// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
// Date        : Wed Nov 20 01:56:34 2024
// Host        : tony running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
// Command     : write_verilog -force -mode funcsim
//               /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_yolo_yolo_top_0_0/design_1_yolo_yolo_top_0_0_sim_netlist.v
// Design      : design_1_yolo_yolo_top_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_yolo_yolo_top_0_0,yolo_yolo_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "yolo_yolo_top,Vivado 2022.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_yolo_yolo_top_0_0
   (s_axi_CTRL_BUS_AWADDR,
    s_axi_CTRL_BUS_AWVALID,
    s_axi_CTRL_BUS_AWREADY,
    s_axi_CTRL_BUS_WDATA,
    s_axi_CTRL_BUS_WSTRB,
    s_axi_CTRL_BUS_WVALID,
    s_axi_CTRL_BUS_WREADY,
    s_axi_CTRL_BUS_BRESP,
    s_axi_CTRL_BUS_BVALID,
    s_axi_CTRL_BUS_BREADY,
    s_axi_CTRL_BUS_ARADDR,
    s_axi_CTRL_BUS_ARVALID,
    s_axi_CTRL_BUS_ARREADY,
    s_axi_CTRL_BUS_RDATA,
    s_axi_CTRL_BUS_RRESP,
    s_axi_CTRL_BUS_RVALID,
    s_axi_CTRL_BUS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    inStream_TVALID,
    inStream_TREADY,
    inStream_TDATA,
    inStream_TDEST,
    inStream_TKEEP,
    inStream_TSTRB,
    inStream_TUSER,
    inStream_TLAST,
    inStream_TID,
    outStream_TVALID,
    outStream_TREADY,
    outStream_TDATA,
    outStream_TDEST,
    outStream_TKEEP,
    outStream_TSTRB,
    outStream_TUSER,
    outStream_TLAST,
    outStream_TID);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS AWADDR" *) input [5:0]s_axi_CTRL_BUS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS AWVALID" *) input s_axi_CTRL_BUS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS AWREADY" *) output s_axi_CTRL_BUS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS WDATA" *) input [31:0]s_axi_CTRL_BUS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS WSTRB" *) input [3:0]s_axi_CTRL_BUS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS WVALID" *) input s_axi_CTRL_BUS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS WREADY" *) output s_axi_CTRL_BUS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS BRESP" *) output [1:0]s_axi_CTRL_BUS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS BVALID" *) output s_axi_CTRL_BUS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS BREADY" *) input s_axi_CTRL_BUS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS ARADDR" *) input [5:0]s_axi_CTRL_BUS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS ARVALID" *) input s_axi_CTRL_BUS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS ARREADY" *) output s_axi_CTRL_BUS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS RDATA" *) output [31:0]s_axi_CTRL_BUS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS RRESP" *) output [1:0]s_axi_CTRL_BUS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS RVALID" *) output s_axi_CTRL_BUS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL_BUS, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CTRL_BUS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL_BUS:inStream:outStream, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TVALID" *) input inStream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TREADY" *) output inStream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TDATA" *) input [63:0]inStream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TDEST" *) input [5:0]inStream_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TKEEP" *) input [7:0]inStream_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TSTRB" *) input [7:0]inStream_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TUSER" *) input [1:0]inStream_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TLAST" *) input [0:0]inStream_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME inStream, TDATA_NUM_BYTES 8, TDEST_WIDTH 6, TID_WIDTH 5, TUSER_WIDTH 2, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [4:0]inStream_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TVALID" *) output outStream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TREADY" *) input outStream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TDATA" *) output [63:0]outStream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TDEST" *) output [5:0]outStream_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TKEEP" *) output [7:0]outStream_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TSTRB" *) output [7:0]outStream_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TUSER" *) output [1:0]outStream_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TLAST" *) output [0:0]outStream_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME outStream, TDATA_NUM_BYTES 8, TDEST_WIDTH 6, TID_WIDTH 5, TUSER_WIDTH 2, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [4:0]outStream_TID;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:0]inStream_TDATA;
  wire [5:0]inStream_TDEST;
  wire [4:0]inStream_TID;
  wire [7:0]inStream_TKEEP;
  wire inStream_TREADY;
  wire [7:0]inStream_TSTRB;
  wire [1:0]inStream_TUSER;
  wire inStream_TVALID;
  wire interrupt;
  wire [63:0]outStream_TDATA;
  wire [5:0]outStream_TDEST;
  wire [4:0]outStream_TID;
  wire [7:0]outStream_TKEEP;
  wire [0:0]outStream_TLAST;
  wire outStream_TREADY;
  wire [7:0]outStream_TSTRB;
  wire [1:0]outStream_TUSER;
  wire outStream_TVALID;
  wire [5:0]s_axi_CTRL_BUS_ARADDR;
  wire s_axi_CTRL_BUS_ARREADY;
  wire s_axi_CTRL_BUS_ARVALID;
  wire [5:0]s_axi_CTRL_BUS_AWADDR;
  wire s_axi_CTRL_BUS_AWREADY;
  wire s_axi_CTRL_BUS_AWVALID;
  wire s_axi_CTRL_BUS_BREADY;
  wire s_axi_CTRL_BUS_BVALID;
  wire [31:0]s_axi_CTRL_BUS_RDATA;
  wire s_axi_CTRL_BUS_RREADY;
  wire s_axi_CTRL_BUS_RVALID;
  wire [31:0]s_axi_CTRL_BUS_WDATA;
  wire s_axi_CTRL_BUS_WREADY;
  wire [3:0]s_axi_CTRL_BUS_WSTRB;
  wire s_axi_CTRL_BUS_WVALID;
  wire [1:0]NLW_inst_s_axi_CTRL_BUS_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_BUS_RRESP_UNCONNECTED;

  assign s_axi_CTRL_BUS_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BUS_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_BUS_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_BUS_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_S_AXI_CTRL_BUS_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CTRL_BUS_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_BUS_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "4'b0001" *) 
  (* ap_ST_fsm_state2 = "4'b0010" *) 
  (* ap_ST_fsm_state3 = "4'b0100" *) 
  (* ap_ST_fsm_state4 = "4'b1000" *) 
  design_1_yolo_yolo_top_0_0_yolo_yolo_top inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .inStream_TDATA(inStream_TDATA),
        .inStream_TDEST(inStream_TDEST),
        .inStream_TID(inStream_TID),
        .inStream_TKEEP(inStream_TKEEP),
        .inStream_TLAST(1'b0),
        .inStream_TREADY(inStream_TREADY),
        .inStream_TSTRB(inStream_TSTRB),
        .inStream_TUSER(inStream_TUSER),
        .inStream_TVALID(inStream_TVALID),
        .interrupt(interrupt),
        .outStream_TDATA(outStream_TDATA),
        .outStream_TDEST(outStream_TDEST),
        .outStream_TID(outStream_TID),
        .outStream_TKEEP(outStream_TKEEP),
        .outStream_TLAST(outStream_TLAST),
        .outStream_TREADY(outStream_TREADY),
        .outStream_TSTRB(outStream_TSTRB),
        .outStream_TUSER(outStream_TUSER),
        .outStream_TVALID(outStream_TVALID),
        .s_axi_CTRL_BUS_ARADDR(s_axi_CTRL_BUS_ARADDR),
        .s_axi_CTRL_BUS_ARREADY(s_axi_CTRL_BUS_ARREADY),
        .s_axi_CTRL_BUS_ARVALID(s_axi_CTRL_BUS_ARVALID),
        .s_axi_CTRL_BUS_AWADDR(s_axi_CTRL_BUS_AWADDR),
        .s_axi_CTRL_BUS_AWREADY(s_axi_CTRL_BUS_AWREADY),
        .s_axi_CTRL_BUS_AWVALID(s_axi_CTRL_BUS_AWVALID),
        .s_axi_CTRL_BUS_BREADY(s_axi_CTRL_BUS_BREADY),
        .s_axi_CTRL_BUS_BRESP(NLW_inst_s_axi_CTRL_BUS_BRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BUS_BVALID(s_axi_CTRL_BUS_BVALID),
        .s_axi_CTRL_BUS_RDATA(s_axi_CTRL_BUS_RDATA),
        .s_axi_CTRL_BUS_RREADY(s_axi_CTRL_BUS_RREADY),
        .s_axi_CTRL_BUS_RRESP(NLW_inst_s_axi_CTRL_BUS_RRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BUS_RVALID(s_axi_CTRL_BUS_RVALID),
        .s_axi_CTRL_BUS_WDATA(s_axi_CTRL_BUS_WDATA),
        .s_axi_CTRL_BUS_WREADY(s_axi_CTRL_BUS_WREADY),
        .s_axi_CTRL_BUS_WSTRB(s_axi_CTRL_BUS_WSTRB),
        .s_axi_CTRL_BUS_WVALID(s_axi_CTRL_BUS_WVALID));
endmodule

(* C_S_AXI_CTRL_BUS_ADDR_WIDTH = "6" *) (* C_S_AXI_CTRL_BUS_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_BUS_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "yolo_yolo_top" *) 
(* ap_ST_fsm_state1 = "4'b0001" *) (* ap_ST_fsm_state2 = "4'b0010" *) (* ap_ST_fsm_state3 = "4'b0100" *) 
(* ap_ST_fsm_state4 = "4'b1000" *) (* hls_module = "yes" *) 
module design_1_yolo_yolo_top_0_0_yolo_yolo_top
   (ap_clk,
    ap_rst_n,
    inStream_TDATA,
    inStream_TVALID,
    inStream_TREADY,
    inStream_TKEEP,
    inStream_TSTRB,
    inStream_TUSER,
    inStream_TLAST,
    inStream_TID,
    inStream_TDEST,
    outStream_TDATA,
    outStream_TVALID,
    outStream_TREADY,
    outStream_TKEEP,
    outStream_TSTRB,
    outStream_TUSER,
    outStream_TLAST,
    outStream_TID,
    outStream_TDEST,
    s_axi_CTRL_BUS_AWVALID,
    s_axi_CTRL_BUS_AWREADY,
    s_axi_CTRL_BUS_AWADDR,
    s_axi_CTRL_BUS_WVALID,
    s_axi_CTRL_BUS_WREADY,
    s_axi_CTRL_BUS_WDATA,
    s_axi_CTRL_BUS_WSTRB,
    s_axi_CTRL_BUS_ARVALID,
    s_axi_CTRL_BUS_ARREADY,
    s_axi_CTRL_BUS_ARADDR,
    s_axi_CTRL_BUS_RVALID,
    s_axi_CTRL_BUS_RREADY,
    s_axi_CTRL_BUS_RDATA,
    s_axi_CTRL_BUS_RRESP,
    s_axi_CTRL_BUS_BVALID,
    s_axi_CTRL_BUS_BREADY,
    s_axi_CTRL_BUS_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input [63:0]inStream_TDATA;
  input inStream_TVALID;
  output inStream_TREADY;
  input [7:0]inStream_TKEEP;
  input [7:0]inStream_TSTRB;
  input [1:0]inStream_TUSER;
  input [0:0]inStream_TLAST;
  input [4:0]inStream_TID;
  input [5:0]inStream_TDEST;
  output [63:0]outStream_TDATA;
  output outStream_TVALID;
  input outStream_TREADY;
  output [7:0]outStream_TKEEP;
  output [7:0]outStream_TSTRB;
  output [1:0]outStream_TUSER;
  output [0:0]outStream_TLAST;
  output [4:0]outStream_TID;
  output [5:0]outStream_TDEST;
  input s_axi_CTRL_BUS_AWVALID;
  output s_axi_CTRL_BUS_AWREADY;
  input [5:0]s_axi_CTRL_BUS_AWADDR;
  input s_axi_CTRL_BUS_WVALID;
  output s_axi_CTRL_BUS_WREADY;
  input [31:0]s_axi_CTRL_BUS_WDATA;
  input [3:0]s_axi_CTRL_BUS_WSTRB;
  input s_axi_CTRL_BUS_ARVALID;
  output s_axi_CTRL_BUS_ARREADY;
  input [5:0]s_axi_CTRL_BUS_ARADDR;
  output s_axi_CTRL_BUS_RVALID;
  input s_axi_CTRL_BUS_RREADY;
  output [31:0]s_axi_CTRL_BUS_RDATA;
  output [1:0]s_axi_CTRL_BUS_RRESP;
  output s_axi_CTRL_BUS_BVALID;
  input s_axi_CTRL_BUS_BREADY;
  output [1:0]s_axi_CTRL_BUS_BRESP;
  output interrupt;

  wire \<const0> ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_0;
  wire B_V_data_1_sel_wr_1;
  wire B_V_data_1_sel_wr_2;
  wire B_V_data_1_sel_wr_3;
  wire B_V_data_1_sel_wr_4;
  wire B_V_data_1_sel_wr_5;
  wire CTRL_BUS_s_axi_U_n_10;
  wire CTRL_BUS_s_axi_U_n_11;
  wire CTRL_BUS_s_axi_U_n_12;
  wire CTRL_BUS_s_axi_U_n_13;
  wire CTRL_BUS_s_axi_U_n_14;
  wire CTRL_BUS_s_axi_U_n_15;
  wire CTRL_BUS_s_axi_U_n_16;
  wire CTRL_BUS_s_axi_U_n_17;
  wire CTRL_BUS_s_axi_U_n_18;
  wire CTRL_BUS_s_axi_U_n_19;
  wire CTRL_BUS_s_axi_U_n_20;
  wire CTRL_BUS_s_axi_U_n_21;
  wire CTRL_BUS_s_axi_U_n_22;
  wire CTRL_BUS_s_axi_U_n_23;
  wire CTRL_BUS_s_axi_U_n_24;
  wire CTRL_BUS_s_axi_U_n_25;
  wire CTRL_BUS_s_axi_U_n_26;
  wire CTRL_BUS_s_axi_U_n_27;
  wire CTRL_BUS_s_axi_U_n_28;
  wire CTRL_BUS_s_axi_U_n_29;
  wire CTRL_BUS_s_axi_U_n_30;
  wire CTRL_BUS_s_axi_U_n_31;
  wire CTRL_BUS_s_axi_U_n_32;
  wire CTRL_BUS_s_axi_U_n_33;
  wire CTRL_BUS_s_axi_U_n_34;
  wire CTRL_BUS_s_axi_U_n_35;
  wire CTRL_BUS_s_axi_U_n_36;
  wire CTRL_BUS_s_axi_U_n_37;
  wire CTRL_BUS_s_axi_U_n_38;
  wire CTRL_BUS_s_axi_U_n_39;
  wire CTRL_BUS_s_axi_U_n_40;
  wire CTRL_BUS_s_axi_U_n_6;
  wire CTRL_BUS_s_axi_U_n_61;
  wire CTRL_BUS_s_axi_U_n_68;
  wire CTRL_BUS_s_axi_U_n_7;
  wire CTRL_BUS_s_axi_U_n_9;
  wire [31:1]activate_en_read_reg_209;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter8;
  wire [15:0]ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire cmp_i_i37_mid111_fu_203_p2;
  wire cmp_i_i37_mid111_reg_239;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_116;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_117;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_118;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_119;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_120;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_121;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_122;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_123;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_124;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_125;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_126;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_127;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_128;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_129;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_130;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_131;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_33;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_51;
  wire [63:48]grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TDATA;
  wire [5:0]grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TDEST;
  wire [4:0]grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TID;
  wire [7:0]grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TKEEP;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TLAST;
  wire [7:0]grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TSTRB;
  wire [1:0]grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TUSER;
  wire [63:0]inStream_TDATA;
  wire [63:0]inStream_TDATA_int_regslice;
  wire [5:0]inStream_TDEST;
  wire [5:0]inStream_TDEST_int_regslice;
  wire [4:0]inStream_TID;
  wire [4:0]inStream_TID_int_regslice;
  wire [7:0]inStream_TKEEP;
  wire [7:0]inStream_TKEEP_int_regslice;
  wire inStream_TREADY;
  wire [7:0]inStream_TSTRB;
  wire [7:0]inStream_TSTRB_int_regslice;
  wire [1:0]inStream_TUSER;
  wire [1:0]inStream_TUSER_int_regslice;
  wire inStream_TVALID;
  wire inStream_TVALID_int_regslice;
  wire [4:0]input_w_cast_fu_161_p1;
  wire [4:0]int_input_h0;
  wire [4:0]int_input_w0;
  wire interrupt;
  wire [12:0]mul_ln3_reg_234;
  wire [63:0]outStream_TDATA;
  wire [5:0]outStream_TDEST;
  wire [4:0]outStream_TID;
  wire [7:0]outStream_TKEEP;
  wire [0:0]outStream_TLAST;
  wire outStream_TREADY;
  wire outStream_TREADY_int_regslice;
  wire [7:0]outStream_TSTRB;
  wire [1:0]outStream_TUSER;
  wire outStream_TVALID;
  wire p_16_in;
  wire regslice_both_inStream_V_data_V_U_n_10;
  wire regslice_both_inStream_V_data_V_U_n_11;
  wire regslice_both_inStream_V_data_V_U_n_12;
  wire regslice_both_inStream_V_data_V_U_n_13;
  wire regslice_both_inStream_V_data_V_U_n_14;
  wire regslice_both_inStream_V_data_V_U_n_15;
  wire regslice_both_inStream_V_data_V_U_n_16;
  wire regslice_both_inStream_V_data_V_U_n_17;
  wire regslice_both_inStream_V_data_V_U_n_18;
  wire regslice_both_inStream_V_data_V_U_n_3;
  wire regslice_both_inStream_V_data_V_U_n_4;
  wire regslice_both_inStream_V_data_V_U_n_5;
  wire regslice_both_inStream_V_data_V_U_n_6;
  wire regslice_both_inStream_V_data_V_U_n_7;
  wire regslice_both_inStream_V_data_V_U_n_8;
  wire regslice_both_inStream_V_data_V_U_n_9;
  wire regslice_both_outStream_V_dest_V_U_n_0;
  wire regslice_both_outStream_V_dest_V_U_n_1;
  wire regslice_both_outStream_V_id_V_U_n_0;
  wire regslice_both_outStream_V_id_V_U_n_1;
  wire regslice_both_outStream_V_keep_V_U_n_0;
  wire regslice_both_outStream_V_keep_V_U_n_1;
  wire regslice_both_outStream_V_last_V_U_n_0;
  wire regslice_both_outStream_V_last_V_U_n_1;
  wire regslice_both_outStream_V_strb_V_U_n_0;
  wire regslice_both_outStream_V_strb_V_U_n_1;
  wire regslice_both_outStream_V_user_V_U_n_0;
  wire regslice_both_outStream_V_user_V_U_n_1;
  wire [5:0]s_axi_CTRL_BUS_ARADDR;
  wire s_axi_CTRL_BUS_ARREADY;
  wire s_axi_CTRL_BUS_ARVALID;
  wire [5:0]s_axi_CTRL_BUS_AWADDR;
  wire s_axi_CTRL_BUS_AWREADY;
  wire s_axi_CTRL_BUS_AWVALID;
  wire s_axi_CTRL_BUS_BREADY;
  wire s_axi_CTRL_BUS_BVALID;
  wire [31:0]s_axi_CTRL_BUS_RDATA;
  wire s_axi_CTRL_BUS_RREADY;
  wire s_axi_CTRL_BUS_RVALID;
  wire [31:0]s_axi_CTRL_BUS_WDATA;
  wire s_axi_CTRL_BUS_WREADY;
  wire [3:0]s_axi_CTRL_BUS_WSTRB;
  wire s_axi_CTRL_BUS_WVALID;
  wire [5:0]sub_i_i60_fu_165_p2;
  wire [5:0]sub_i_i60_reg_219;
  wire [5:0]sub_i_i_fu_175_p2;
  wire [5:0]sub_i_i_reg_224;
  wire [15:0]tmp_data_sub_data_0_V_reg_261;
  wire [15:0]tmp_data_sub_data_1_V_1_reg_896;
  wire [15:0]tmp_data_sub_data_1_V_reg_271;
  wire [7:3]tmp_reg_229;
  wire [28:0]trunc_ln3_reg_214;

  assign s_axi_CTRL_BUS_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BUS_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_BUS_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_BUS_RRESP[0] = \<const0> ;
  design_1_yolo_yolo_top_0_0_yolo_yolo_top_CTRL_BUS_s_axi CTRL_BUS_s_axi_U
       (.D(int_input_h0),
        .E(CTRL_BUS_s_axi_U_n_6),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CTRL_BUS_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CTRL_BUS_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CTRL_BUS_WREADY),
        .Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .cmp_i_i37_mid111_fu_203_p2(cmp_i_i37_mid111_fu_203_p2),
        .\int_activate_en_reg[31]_0 ({CTRL_BUS_s_axi_U_n_9,CTRL_BUS_s_axi_U_n_10,CTRL_BUS_s_axi_U_n_11,CTRL_BUS_s_axi_U_n_12,CTRL_BUS_s_axi_U_n_13,CTRL_BUS_s_axi_U_n_14,CTRL_BUS_s_axi_U_n_15,CTRL_BUS_s_axi_U_n_16,CTRL_BUS_s_axi_U_n_17,CTRL_BUS_s_axi_U_n_18,CTRL_BUS_s_axi_U_n_19,CTRL_BUS_s_axi_U_n_20,CTRL_BUS_s_axi_U_n_21,CTRL_BUS_s_axi_U_n_22,CTRL_BUS_s_axi_U_n_23,CTRL_BUS_s_axi_U_n_24,CTRL_BUS_s_axi_U_n_25,CTRL_BUS_s_axi_U_n_26,CTRL_BUS_s_axi_U_n_27,CTRL_BUS_s_axi_U_n_28,CTRL_BUS_s_axi_U_n_29,CTRL_BUS_s_axi_U_n_30,CTRL_BUS_s_axi_U_n_31,CTRL_BUS_s_axi_U_n_32,CTRL_BUS_s_axi_U_n_33,CTRL_BUS_s_axi_U_n_34,CTRL_BUS_s_axi_U_n_35,CTRL_BUS_s_axi_U_n_36,CTRL_BUS_s_axi_U_n_37,CTRL_BUS_s_axi_U_n_38,CTRL_BUS_s_axi_U_n_39,CTRL_BUS_s_axi_U_n_40}),
        .int_ap_start_reg_0(ap_NS_fsm[1]),
        .\int_input_h_reg[3]_0 ({sub_i_i_fu_175_p2[5:2],CTRL_BUS_s_axi_U_n_68,sub_i_i_fu_175_p2[0]}),
        .\int_input_w_reg[3]_0 ({sub_i_i60_fu_165_p2[5:2],CTRL_BUS_s_axi_U_n_61,sub_i_i60_fu_165_p2[0]}),
        .\int_input_w_reg[4]_0 (input_w_cast_fu_161_p1),
        .interrupt(interrupt),
        .s_axi_CTRL_BUS_ARADDR(s_axi_CTRL_BUS_ARADDR),
        .s_axi_CTRL_BUS_ARVALID(s_axi_CTRL_BUS_ARVALID),
        .s_axi_CTRL_BUS_AWADDR(s_axi_CTRL_BUS_AWADDR),
        .s_axi_CTRL_BUS_AWVALID(s_axi_CTRL_BUS_AWVALID),
        .s_axi_CTRL_BUS_BREADY(s_axi_CTRL_BUS_BREADY),
        .s_axi_CTRL_BUS_BVALID(s_axi_CTRL_BUS_BVALID),
        .s_axi_CTRL_BUS_RDATA(s_axi_CTRL_BUS_RDATA),
        .s_axi_CTRL_BUS_RREADY(s_axi_CTRL_BUS_RREADY),
        .s_axi_CTRL_BUS_RVALID(s_axi_CTRL_BUS_RVALID),
        .s_axi_CTRL_BUS_WDATA(s_axi_CTRL_BUS_WDATA),
        .\s_axi_CTRL_BUS_WDATA[4] (int_input_w0),
        .s_axi_CTRL_BUS_WSTRB(s_axi_CTRL_BUS_WSTRB),
        .s_axi_CTRL_BUS_WVALID(s_axi_CTRL_BUS_WVALID),
        .\waddr_reg[3]_0 (CTRL_BUS_s_axi_U_n_7));
  GND GND
       (.G(\<const0> ));
  FDRE \activate_en_read_reg_209_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_30),
        .Q(activate_en_read_reg_209[10]),
        .R(1'b0));
  FDRE \activate_en_read_reg_209_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_29),
        .Q(activate_en_read_reg_209[11]),
        .R(1'b0));
  FDRE \activate_en_read_reg_209_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_27),
        .Q(activate_en_read_reg_209[13]),
        .R(1'b0));
  FDRE \activate_en_read_reg_209_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_26),
        .Q(activate_en_read_reg_209[14]),
        .R(1'b0));
  FDRE \activate_en_read_reg_209_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_25),
        .Q(activate_en_read_reg_209[15]),
        .R(1'b0));
  FDRE \activate_en_read_reg_209_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_23),
        .Q(activate_en_read_reg_209[17]),
        .R(1'b0));
  FDRE \activate_en_read_reg_209_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_22),
        .Q(activate_en_read_reg_209[18]),
        .R(1'b0));
  FDRE \activate_en_read_reg_209_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_21),
        .Q(activate_en_read_reg_209[19]),
        .R(1'b0));
  FDRE \activate_en_read_reg_209_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_39),
        .Q(activate_en_read_reg_209[1]),
        .R(1'b0));
  FDRE \activate_en_read_reg_209_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_19),
        .Q(activate_en_read_reg_209[21]),
        .R(1'b0));
  FDRE \activate_en_read_reg_209_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_18),
        .Q(activate_en_read_reg_209[22]),
        .R(1'b0));
  FDRE \activate_en_read_reg_209_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_17),
        .Q(activate_en_read_reg_209[23]),
        .R(1'b0));
  FDRE \activate_en_read_reg_209_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_15),
        .Q(activate_en_read_reg_209[25]),
        .R(1'b0));
  FDRE \activate_en_read_reg_209_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_14),
        .Q(activate_en_read_reg_209[26]),
        .R(1'b0));
  FDRE \activate_en_read_reg_209_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_13),
        .Q(activate_en_read_reg_209[27]),
        .R(1'b0));
  FDRE \activate_en_read_reg_209_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_11),
        .Q(activate_en_read_reg_209[29]),
        .R(1'b0));
  FDRE \activate_en_read_reg_209_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_38),
        .Q(activate_en_read_reg_209[2]),
        .R(1'b0));
  FDRE \activate_en_read_reg_209_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_10),
        .Q(activate_en_read_reg_209[30]),
        .R(1'b0));
  FDRE \activate_en_read_reg_209_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_9),
        .Q(activate_en_read_reg_209[31]),
        .R(1'b0));
  FDRE \activate_en_read_reg_209_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_37),
        .Q(activate_en_read_reg_209[3]),
        .R(1'b0));
  FDRE \activate_en_read_reg_209_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_35),
        .Q(activate_en_read_reg_209[5]),
        .R(1'b0));
  FDRE \activate_en_read_reg_209_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_34),
        .Q(activate_en_read_reg_209[6]),
        .R(1'b0));
  FDRE \activate_en_read_reg_209_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_33),
        .Q(activate_en_read_reg_209[7]),
        .R(1'b0));
  FDRE \activate_en_read_reg_209_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_31),
        .Q(activate_en_read_reg_209[9]),
        .R(1'b0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  FDRE \cmp_i_i37_mid111_reg_239_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(cmp_i_i37_mid111_fu_203_p2),
        .Q(cmp_i_i37_mid111_reg_239),
        .R(1'b0));
  design_1_yolo_yolo_top_0_0_yolo_yolo_top_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3 grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112
       (.B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr_2),
        .B_V_data_1_sel_wr_0(B_V_data_1_sel_wr_4),
        .B_V_data_1_sel_wr_1(B_V_data_1_sel_wr_5),
        .B_V_data_1_sel_wr_2(B_V_data_1_sel_wr_3),
        .B_V_data_1_sel_wr_3(B_V_data_1_sel_wr_1),
        .B_V_data_1_sel_wr_4(B_V_data_1_sel_wr_0),
        .B_V_data_1_sel_wr_5(B_V_data_1_sel_wr),
        .\B_V_data_1_state_reg[0] (outStream_TVALID),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_outStream_V_keep_V_U_n_1),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_outStream_V_keep_V_U_n_0),
        .\B_V_data_1_state_reg[0]_10 (regslice_both_outStream_V_dest_V_U_n_1),
        .\B_V_data_1_state_reg[0]_11 (regslice_both_outStream_V_dest_V_U_n_0),
        .\B_V_data_1_state_reg[0]_2 (regslice_both_outStream_V_strb_V_U_n_1),
        .\B_V_data_1_state_reg[0]_3 (regslice_both_outStream_V_strb_V_U_n_0),
        .\B_V_data_1_state_reg[0]_4 (regslice_both_outStream_V_user_V_U_n_1),
        .\B_V_data_1_state_reg[0]_5 (regslice_both_outStream_V_user_V_U_n_0),
        .\B_V_data_1_state_reg[0]_6 (regslice_both_outStream_V_last_V_U_n_1),
        .\B_V_data_1_state_reg[0]_7 (regslice_both_outStream_V_last_V_U_n_0),
        .\B_V_data_1_state_reg[0]_8 (regslice_both_outStream_V_id_V_U_n_1),
        .\B_V_data_1_state_reg[0]_9 (regslice_both_outStream_V_id_V_U_n_0),
        .D(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TKEEP),
        .P(mul_ln3_reg_234),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .activate_en_read_reg_209({activate_en_read_reg_209[31:29],activate_en_read_reg_209[27:25],activate_en_read_reg_209[23:21],activate_en_read_reg_209[19:17],activate_en_read_reg_209[15:13],activate_en_read_reg_209[11:9],activate_en_read_reg_209[7:5],activate_en_read_reg_209[3:1]}),
        .\ap_CS_fsm_reg[1]_0 (ap_NS_fsm[2]),
        .\ap_CS_fsm_reg[1]_1 (grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_116),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg_reg_0(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_117),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_enable_reg_pp0_iter8_reg_0(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_118),
        .ap_enable_reg_pp0_iter8_reg_1(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_119),
        .ap_enable_reg_pp0_iter8_reg_10(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_128),
        .ap_enable_reg_pp0_iter8_reg_11(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_129),
        .ap_enable_reg_pp0_iter8_reg_12(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_130),
        .ap_enable_reg_pp0_iter8_reg_13(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_131),
        .ap_enable_reg_pp0_iter8_reg_2(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_120),
        .ap_enable_reg_pp0_iter8_reg_3(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_121),
        .ap_enable_reg_pp0_iter8_reg_4(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_122),
        .ap_enable_reg_pp0_iter8_reg_5(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_123),
        .ap_enable_reg_pp0_iter8_reg_6(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_124),
        .ap_enable_reg_pp0_iter8_reg_7(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_125),
        .ap_enable_reg_pp0_iter8_reg_8(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_126),
        .ap_enable_reg_pp0_iter8_reg_9(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_127),
        .ap_loop_exit_ready_pp0_iter7_reg_reg_0(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_33),
        .\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 ({grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TDATA,ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281,tmp_data_sub_data_1_V_reg_271,tmp_data_sub_data_0_V_reg_261}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cmp_i_i37_mid111_reg_239(cmp_i_i37_mid111_reg_239),
        .\curr_output_dest_V_reg_885_pp0_iter7_reg_reg[5]_0 (grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TDEST),
        .\curr_output_dest_V_reg_885_reg[5]_0 (inStream_TDEST_int_regslice),
        .\curr_output_id_V_reg_880_pp0_iter7_reg_reg[4]_0 (grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TID),
        .\curr_output_id_V_reg_880_reg[4]_0 (inStream_TID_int_regslice),
        .\curr_output_keep_V_reg_865_reg[7]_0 (inStream_TKEEP_int_regslice),
        .\curr_output_last_V_reg_918[0]_i_4_0 (sub_i_i_reg_224),
        .\curr_output_last_V_reg_918_reg[0]_0 (sub_i_i60_reg_219),
        .\curr_output_strb_V_reg_870_pp0_iter7_reg_reg[7]_0 (grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TSTRB),
        .\curr_output_strb_V_reg_870_reg[7]_0 (inStream_TSTRB_int_regslice),
        .\curr_output_user_V_reg_875_reg[1]_0 (inStream_TUSER_int_regslice),
        .grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TLAST(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TLAST),
        .grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TUSER(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TUSER),
        .\icmp_ln1027_1_reg_833_reg[0]_0 (tmp_reg_229),
        .inStream_TDATA_int_regslice(inStream_TDATA_int_regslice),
        .inStream_TVALID_int_regslice(inStream_TVALID_int_regslice),
        .outStream_TREADY(outStream_TREADY),
        .outStream_TREADY_int_regslice(outStream_TREADY_int_regslice),
        .p_16_in(p_16_in),
        .\p_Result_1_reg_914_reg[0]_0 (grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_51),
        .\tmp_data_sub_data_1_V_1_reg_896_reg[15]_0 (tmp_data_sub_data_1_V_1_reg_896),
        .trunc_ln3_reg_214({trunc_ln3_reg_214[28],trunc_ln3_reg_214[24],trunc_ln3_reg_214[20],trunc_ln3_reg_214[16],trunc_ln3_reg_214[12],trunc_ln3_reg_214[8],trunc_ln3_reg_214[4],trunc_ln3_reg_214[0]}),
        .\val_in_read_reg_208_reg[0] (regslice_both_inStream_V_data_V_U_n_9),
        .\val_in_read_reg_208_reg[10] (regslice_both_inStream_V_data_V_U_n_6),
        .\val_in_read_reg_208_reg[11] (regslice_both_inStream_V_data_V_U_n_16),
        .\val_in_read_reg_208_reg[12] (regslice_both_inStream_V_data_V_U_n_14),
        .\val_in_read_reg_208_reg[13] (regslice_both_inStream_V_data_V_U_n_3),
        .\val_in_read_reg_208_reg[14]_inv (regslice_both_inStream_V_data_V_U_n_12),
        .\val_in_read_reg_208_reg[15]_inv (regslice_both_inStream_V_data_V_U_n_10),
        .\val_in_read_reg_208_reg[1] (regslice_both_inStream_V_data_V_U_n_8),
        .\val_in_read_reg_208_reg[2] (regslice_both_inStream_V_data_V_U_n_7),
        .\val_in_read_reg_208_reg[3] (regslice_both_inStream_V_data_V_U_n_18),
        .\val_in_read_reg_208_reg[4]_inv (regslice_both_inStream_V_data_V_U_n_4),
        .\val_in_read_reg_208_reg[5] (regslice_both_inStream_V_data_V_U_n_5),
        .\val_in_read_reg_208_reg[6]_inv (regslice_both_inStream_V_data_V_U_n_11),
        .\val_in_read_reg_208_reg[7]_inv (regslice_both_inStream_V_data_V_U_n_13),
        .\val_in_read_reg_208_reg[8] (regslice_both_inStream_V_data_V_U_n_15),
        .\val_in_read_reg_208_reg[9] (regslice_both_inStream_V_data_V_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_116),
        .Q(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_yolo_yolo_top_0_0_yolo_yolo_top_mul_5ns_8ns_13_1_1 mul_5ns_8ns_13_1_1_U33
       (.D(int_input_h0),
        .E(CTRL_BUS_s_axi_U_n_6),
        .P(mul_ln3_reg_234),
        .Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_0(CTRL_BUS_s_axi_U_n_7),
        .dout_1(int_input_w0));
  design_1_yolo_yolo_top_0_0_yolo_yolo_top_regslice_both regslice_both_inStream_V_data_V_U
       (.B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_rd_reg_0(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_117),
        .\B_V_data_1_state_reg[1]_0 (inStream_TREADY),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .inStream_TDATA(inStream_TDATA),
        .inStream_TDATA_int_regslice(inStream_TDATA_int_regslice),
        .inStream_TVALID(inStream_TVALID),
        .inStream_TVALID_int_regslice(inStream_TVALID_int_regslice),
        .\tmp_data_sub_data_1_V_1_reg_896_reg[0] (regslice_both_inStream_V_data_V_U_n_9),
        .\tmp_data_sub_data_1_V_1_reg_896_reg[10] (regslice_both_inStream_V_data_V_U_n_6),
        .\tmp_data_sub_data_1_V_1_reg_896_reg[11] (regslice_both_inStream_V_data_V_U_n_16),
        .\tmp_data_sub_data_1_V_1_reg_896_reg[12] (regslice_both_inStream_V_data_V_U_n_14),
        .\tmp_data_sub_data_1_V_1_reg_896_reg[13] (regslice_both_inStream_V_data_V_U_n_3),
        .\tmp_data_sub_data_1_V_1_reg_896_reg[14] (regslice_both_inStream_V_data_V_U_n_12),
        .\tmp_data_sub_data_1_V_1_reg_896_reg[15] (regslice_both_inStream_V_data_V_U_n_10),
        .\tmp_data_sub_data_1_V_1_reg_896_reg[1] (regslice_both_inStream_V_data_V_U_n_8),
        .\tmp_data_sub_data_1_V_1_reg_896_reg[2] (regslice_both_inStream_V_data_V_U_n_7),
        .\tmp_data_sub_data_1_V_1_reg_896_reg[3] (regslice_both_inStream_V_data_V_U_n_18),
        .\tmp_data_sub_data_1_V_1_reg_896_reg[4] (regslice_both_inStream_V_data_V_U_n_4),
        .\tmp_data_sub_data_1_V_1_reg_896_reg[5] (regslice_both_inStream_V_data_V_U_n_5),
        .\tmp_data_sub_data_1_V_1_reg_896_reg[6] (regslice_both_inStream_V_data_V_U_n_11),
        .\tmp_data_sub_data_1_V_1_reg_896_reg[7] (regslice_both_inStream_V_data_V_U_n_13),
        .\tmp_data_sub_data_1_V_1_reg_896_reg[8] (regslice_both_inStream_V_data_V_U_n_15),
        .\tmp_data_sub_data_1_V_1_reg_896_reg[9] (regslice_both_inStream_V_data_V_U_n_17),
        .\val_in_read_reg_208_reg[13] (grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_51),
        .\val_in_read_reg_208_reg[15]_inv (tmp_data_sub_data_1_V_1_reg_896));
  design_1_yolo_yolo_top_0_0_yolo_yolo_top_regslice_both__parameterized4 regslice_both_inStream_V_dest_V_U
       (.\B_V_data_1_payload_B_reg[5]_0 (inStream_TDEST_int_regslice),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .inStream_TDEST(inStream_TDEST),
        .inStream_TVALID(inStream_TVALID));
  design_1_yolo_yolo_top_0_0_yolo_yolo_top_regslice_both__parameterized3 regslice_both_inStream_V_id_V_U
       (.\B_V_data_1_payload_B_reg[4]_0 (inStream_TID_int_regslice),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .inStream_TID(inStream_TID),
        .inStream_TVALID(inStream_TVALID));
  design_1_yolo_yolo_top_0_0_yolo_yolo_top_regslice_both__parameterized0 regslice_both_inStream_V_keep_V_U
       (.\B_V_data_1_payload_B_reg[7]_0 (inStream_TKEEP_int_regslice),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .inStream_TKEEP(inStream_TKEEP),
        .inStream_TVALID(inStream_TVALID));
  design_1_yolo_yolo_top_0_0_yolo_yolo_top_regslice_both__parameterized0_0 regslice_both_inStream_V_strb_V_U
       (.\B_V_data_1_payload_B_reg[7]_0 (inStream_TSTRB_int_regslice),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .inStream_TSTRB(inStream_TSTRB),
        .inStream_TVALID(inStream_TVALID));
  design_1_yolo_yolo_top_0_0_yolo_yolo_top_regslice_both__parameterized1 regslice_both_inStream_V_user_V_U
       (.\B_V_data_1_payload_B_reg[1]_0 (inStream_TUSER_int_regslice),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .inStream_TUSER(inStream_TUSER),
        .inStream_TVALID(inStream_TVALID));
  design_1_yolo_yolo_top_0_0_yolo_yolo_top_regslice_both_1 regslice_both_outStream_V_data_V_U
       (.\B_V_data_1_payload_A_reg[63]_0 ({grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TDATA,ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281,tmp_data_sub_data_1_V_reg_271,tmp_data_sub_data_0_V_reg_261}),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr_reg_0(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_131),
        .\B_V_data_1_state_reg[0]_0 (outStream_TVALID),
        .\B_V_data_1_state_reg[0]_1 (grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_118),
        .D({ap_NS_fsm[3],ap_NS_fsm[0]}),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[3] (grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_33),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .outStream_TDATA(outStream_TDATA),
        .outStream_TREADY(outStream_TREADY),
        .outStream_TREADY_int_regslice(outStream_TREADY_int_regslice),
        .p_16_in(p_16_in));
  design_1_yolo_yolo_top_0_0_yolo_yolo_top_regslice_both__parameterized4_2 regslice_both_outStream_V_dest_V_U
       (.B_V_data_1_sel_wr(B_V_data_1_sel_wr_0),
        .B_V_data_1_sel_wr_reg_0(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_130),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_outStream_V_dest_V_U_n_1),
        .\B_V_data_1_state_reg[0]_1 (grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_129),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_outStream_V_dest_V_U_n_0),
        .D(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TDEST),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_rst_n_inv(ap_rst_n_inv),
        .outStream_TDEST(outStream_TDEST),
        .outStream_TREADY(outStream_TREADY),
        .p_16_in(p_16_in));
  design_1_yolo_yolo_top_0_0_yolo_yolo_top_regslice_both__parameterized3_3 regslice_both_outStream_V_id_V_U
       (.B_V_data_1_sel_wr(B_V_data_1_sel_wr_1),
        .B_V_data_1_sel_wr_reg_0(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_128),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_outStream_V_id_V_U_n_1),
        .\B_V_data_1_state_reg[0]_1 (grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_127),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_outStream_V_id_V_U_n_0),
        .D(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TID),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_rst_n_inv(ap_rst_n_inv),
        .outStream_TID(outStream_TID),
        .outStream_TREADY(outStream_TREADY),
        .p_16_in(p_16_in));
  design_1_yolo_yolo_top_0_0_yolo_yolo_top_regslice_both__parameterized0_4 regslice_both_outStream_V_keep_V_U
       (.B_V_data_1_sel_wr(B_V_data_1_sel_wr_2),
        .B_V_data_1_sel_wr_reg_0(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_120),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_outStream_V_keep_V_U_n_1),
        .\B_V_data_1_state_reg[0]_1 (grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_119),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_outStream_V_keep_V_U_n_0),
        .D(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TKEEP),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_rst_n_inv(ap_rst_n_inv),
        .outStream_TKEEP(outStream_TKEEP),
        .outStream_TREADY(outStream_TREADY),
        .p_16_in(p_16_in));
  design_1_yolo_yolo_top_0_0_yolo_yolo_top_regslice_both__parameterized2 regslice_both_outStream_V_last_V_U
       (.B_V_data_1_sel_wr(B_V_data_1_sel_wr_3),
        .B_V_data_1_sel_wr_reg_0(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_126),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_outStream_V_last_V_U_n_1),
        .\B_V_data_1_state_reg[0]_1 (grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_125),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_outStream_V_last_V_U_n_0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TLAST(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TLAST),
        .outStream_TLAST(outStream_TLAST),
        .outStream_TREADY(outStream_TREADY),
        .p_16_in(p_16_in));
  design_1_yolo_yolo_top_0_0_yolo_yolo_top_regslice_both__parameterized0_5 regslice_both_outStream_V_strb_V_U
       (.B_V_data_1_sel_wr(B_V_data_1_sel_wr_4),
        .B_V_data_1_sel_wr_reg_0(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_122),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_outStream_V_strb_V_U_n_1),
        .\B_V_data_1_state_reg[0]_1 (grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_121),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_outStream_V_strb_V_U_n_0),
        .D(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TSTRB),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_rst_n_inv(ap_rst_n_inv),
        .outStream_TREADY(outStream_TREADY),
        .outStream_TSTRB(outStream_TSTRB),
        .p_16_in(p_16_in));
  design_1_yolo_yolo_top_0_0_yolo_yolo_top_regslice_both__parameterized1_6 regslice_both_outStream_V_user_V_U
       (.B_V_data_1_sel_wr(B_V_data_1_sel_wr_5),
        .B_V_data_1_sel_wr_reg_0(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_124),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_outStream_V_user_V_U_n_1),
        .\B_V_data_1_state_reg[0]_1 (grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_n_123),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_outStream_V_user_V_U_n_0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TUSER(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TUSER),
        .outStream_TREADY(outStream_TREADY),
        .outStream_TUSER(outStream_TUSER),
        .p_16_in(p_16_in));
  FDRE \sub_i_i60_reg_219_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_i_i60_fu_165_p2[0]),
        .Q(sub_i_i60_reg_219[0]),
        .R(1'b0));
  FDRE \sub_i_i60_reg_219_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_61),
        .Q(sub_i_i60_reg_219[1]),
        .R(1'b0));
  FDRE \sub_i_i60_reg_219_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_i_i60_fu_165_p2[2]),
        .Q(sub_i_i60_reg_219[2]),
        .R(1'b0));
  FDRE \sub_i_i60_reg_219_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_i_i60_fu_165_p2[3]),
        .Q(sub_i_i60_reg_219[3]),
        .R(1'b0));
  FDRE \sub_i_i60_reg_219_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_i_i60_fu_165_p2[4]),
        .Q(sub_i_i60_reg_219[4]),
        .R(1'b0));
  FDRE \sub_i_i60_reg_219_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_i_i60_fu_165_p2[5]),
        .Q(sub_i_i60_reg_219[5]),
        .R(1'b0));
  FDRE \sub_i_i_reg_224_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_i_i_fu_175_p2[0]),
        .Q(sub_i_i_reg_224[0]),
        .R(1'b0));
  FDRE \sub_i_i_reg_224_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_68),
        .Q(sub_i_i_reg_224[1]),
        .R(1'b0));
  FDRE \sub_i_i_reg_224_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_i_i_fu_175_p2[2]),
        .Q(sub_i_i_reg_224[2]),
        .R(1'b0));
  FDRE \sub_i_i_reg_224_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_i_i_fu_175_p2[3]),
        .Q(sub_i_i_reg_224[3]),
        .R(1'b0));
  FDRE \sub_i_i_reg_224_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_i_i_fu_175_p2[4]),
        .Q(sub_i_i_reg_224[4]),
        .R(1'b0));
  FDRE \sub_i_i_reg_224_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub_i_i_fu_175_p2[5]),
        .Q(sub_i_i_reg_224[5]),
        .R(1'b0));
  FDRE \tmp_reg_229_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_w_cast_fu_161_p1[0]),
        .Q(tmp_reg_229[3]),
        .R(1'b0));
  FDRE \tmp_reg_229_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_w_cast_fu_161_p1[1]),
        .Q(tmp_reg_229[4]),
        .R(1'b0));
  FDRE \tmp_reg_229_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_w_cast_fu_161_p1[2]),
        .Q(tmp_reg_229[5]),
        .R(1'b0));
  FDRE \tmp_reg_229_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_w_cast_fu_161_p1[3]),
        .Q(tmp_reg_229[6]),
        .R(1'b0));
  FDRE \tmp_reg_229_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_w_cast_fu_161_p1[4]),
        .Q(tmp_reg_229[7]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_214_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_40),
        .Q(trunc_ln3_reg_214[0]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_214_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_28),
        .Q(trunc_ln3_reg_214[12]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_214_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_24),
        .Q(trunc_ln3_reg_214[16]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_214_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_20),
        .Q(trunc_ln3_reg_214[20]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_214_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_16),
        .Q(trunc_ln3_reg_214[24]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_214_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_12),
        .Q(trunc_ln3_reg_214[28]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_214_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_36),
        .Q(trunc_ln3_reg_214[4]),
        .R(1'b0));
  FDRE \trunc_ln3_reg_214_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(CTRL_BUS_s_axi_U_n_32),
        .Q(trunc_ln3_reg_214[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "yolo_yolo_top_CTRL_BUS_s_axi" *) 
module design_1_yolo_yolo_top_0_0_yolo_yolo_top_CTRL_BUS_s_axi
   (ap_rst_n_inv,
    interrupt,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_CTRL_BUS_RVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_CTRL_BUS_BVALID,
    E,
    \waddr_reg[3]_0 ,
    ap_start,
    \int_activate_en_reg[31]_0 ,
    \int_input_w_reg[4]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    D,
    \s_axi_CTRL_BUS_WDATA[4] ,
    \int_input_w_reg[3]_0 ,
    int_ap_start_reg_0,
    \int_input_h_reg[3]_0 ,
    cmp_i_i37_mid111_fu_203_p2,
    s_axi_CTRL_BUS_RDATA,
    ap_clk,
    ap_rst_n,
    s_axi_CTRL_BUS_ARVALID,
    s_axi_CTRL_BUS_RREADY,
    s_axi_CTRL_BUS_WDATA,
    s_axi_CTRL_BUS_WSTRB,
    s_axi_CTRL_BUS_WVALID,
    s_axi_CTRL_BUS_BREADY,
    Q,
    ap_done,
    s_axi_CTRL_BUS_ARADDR,
    s_axi_CTRL_BUS_AWVALID,
    s_axi_CTRL_BUS_AWADDR);
  output ap_rst_n_inv;
  output interrupt;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_CTRL_BUS_RVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_CTRL_BUS_BVALID;
  output [0:0]E;
  output [0:0]\waddr_reg[3]_0 ;
  output ap_start;
  output [31:0]\int_activate_en_reg[31]_0 ;
  output [4:0]\int_input_w_reg[4]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output [4:0]D;
  output [4:0]\s_axi_CTRL_BUS_WDATA[4] ;
  output [5:0]\int_input_w_reg[3]_0 ;
  output [0:0]int_ap_start_reg_0;
  output [5:0]\int_input_h_reg[3]_0 ;
  output cmp_i_i37_mid111_fu_203_p2;
  output [31:0]s_axi_CTRL_BUS_RDATA;
  input ap_clk;
  input ap_rst_n;
  input s_axi_CTRL_BUS_ARVALID;
  input s_axi_CTRL_BUS_RREADY;
  input [31:0]s_axi_CTRL_BUS_WDATA;
  input [3:0]s_axi_CTRL_BUS_WSTRB;
  input s_axi_CTRL_BUS_WVALID;
  input s_axi_CTRL_BUS_BREADY;
  input [0:0]Q;
  input ap_done;
  input [5:0]s_axi_CTRL_BUS_ARADDR;
  input s_axi_CTRL_BUS_AWVALID;
  input [5:0]s_axi_CTRL_BUS_AWADDR;

  wire [4:0]D;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire cmp_i_i37_mid111_fu_203_p2;
  wire [4:0]input_h_cast_fu_171_p1;
  wire \int_activate_en[0]_i_1_n_0 ;
  wire \int_activate_en[10]_i_1_n_0 ;
  wire \int_activate_en[11]_i_1_n_0 ;
  wire \int_activate_en[12]_i_1_n_0 ;
  wire \int_activate_en[13]_i_1_n_0 ;
  wire \int_activate_en[14]_i_1_n_0 ;
  wire \int_activate_en[15]_i_1_n_0 ;
  wire \int_activate_en[16]_i_1_n_0 ;
  wire \int_activate_en[17]_i_1_n_0 ;
  wire \int_activate_en[18]_i_1_n_0 ;
  wire \int_activate_en[19]_i_1_n_0 ;
  wire \int_activate_en[1]_i_1_n_0 ;
  wire \int_activate_en[20]_i_1_n_0 ;
  wire \int_activate_en[21]_i_1_n_0 ;
  wire \int_activate_en[22]_i_1_n_0 ;
  wire \int_activate_en[23]_i_1_n_0 ;
  wire \int_activate_en[24]_i_1_n_0 ;
  wire \int_activate_en[25]_i_1_n_0 ;
  wire \int_activate_en[26]_i_1_n_0 ;
  wire \int_activate_en[27]_i_1_n_0 ;
  wire \int_activate_en[28]_i_1_n_0 ;
  wire \int_activate_en[29]_i_1_n_0 ;
  wire \int_activate_en[2]_i_1_n_0 ;
  wire \int_activate_en[30]_i_1_n_0 ;
  wire \int_activate_en[31]_i_1_n_0 ;
  wire \int_activate_en[31]_i_2_n_0 ;
  wire \int_activate_en[31]_i_3_n_0 ;
  wire \int_activate_en[3]_i_1_n_0 ;
  wire \int_activate_en[4]_i_1_n_0 ;
  wire \int_activate_en[5]_i_1_n_0 ;
  wire \int_activate_en[6]_i_1_n_0 ;
  wire \int_activate_en[7]_i_1_n_0 ;
  wire \int_activate_en[8]_i_1_n_0 ;
  wire \int_activate_en[9]_i_1_n_0 ;
  wire [31:0]\int_activate_en_reg[31]_0 ;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_0;
  wire [0:0]int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire [5:0]\int_input_h_reg[3]_0 ;
  wire \int_input_w[4]_i_3_n_0 ;
  wire [5:0]\int_input_w_reg[3]_0 ;
  wire [4:0]\int_input_w_reg[4]_0 ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[1] ;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_0;
  wire interrupt;
  wire p_0_in;
  wire [7:2]p_3_in;
  wire [9:0]rdata;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire [5:0]s_axi_CTRL_BUS_ARADDR;
  wire s_axi_CTRL_BUS_ARVALID;
  wire [5:0]s_axi_CTRL_BUS_AWADDR;
  wire s_axi_CTRL_BUS_AWVALID;
  wire s_axi_CTRL_BUS_BREADY;
  wire s_axi_CTRL_BUS_BVALID;
  wire [31:0]s_axi_CTRL_BUS_RDATA;
  wire s_axi_CTRL_BUS_RREADY;
  wire s_axi_CTRL_BUS_RVALID;
  wire [31:0]s_axi_CTRL_BUS_WDATA;
  wire [4:0]\s_axi_CTRL_BUS_WDATA[4] ;
  wire [3:0]s_axi_CTRL_BUS_WSTRB;
  wire s_axi_CTRL_BUS_WVALID;
  wire task_ap_done;
  wire waddr;
  wire [0:0]\waddr_reg[3]_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1__11 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_CTRL_BUS_RREADY),
        .I1(s_axi_CTRL_BUS_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_CTRL_BUS_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_CTRL_BUS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CTRL_BUS_RREADY),
        .I3(s_axi_CTRL_BUS_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_CTRL_BUS_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBA30BA3F)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_CTRL_BUS_BREADY),
        .I1(s_axi_CTRL_BUS_AWVALID),
        .I2(\FSM_onehot_wstate_reg[1]_0 ),
        .I3(s_axi_CTRL_BUS_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_CTRL_BUS_AWVALID),
        .I2(s_axi_CTRL_BUS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CTRL_BUS_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_BUS_BREADY),
        .I3(s_axi_CTRL_BUS_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_CTRL_BUS_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_start),
        .I1(Q),
        .O(int_ap_start_reg_0));
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_3_in[7]),
        .I1(ap_start),
        .I2(Q),
        .I3(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \cmp_i_i37_mid111_reg_239[0]_i_1 
       (.I0(\int_input_w_reg[4]_0 [3]),
        .I1(\int_input_w_reg[4]_0 [2]),
        .I2(\int_input_w_reg[4]_0 [4]),
        .I3(\int_input_w_reg[4]_0 [1]),
        .I4(\int_input_w_reg[4]_0 [0]),
        .O(cmp_i_i37_mid111_fu_203_p2));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[0]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[0]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(\int_activate_en_reg[31]_0 [0]),
        .O(\int_activate_en[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[10]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[10]),
        .I1(s_axi_CTRL_BUS_WSTRB[1]),
        .I2(\int_activate_en_reg[31]_0 [10]),
        .O(\int_activate_en[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[11]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[11]),
        .I1(s_axi_CTRL_BUS_WSTRB[1]),
        .I2(\int_activate_en_reg[31]_0 [11]),
        .O(\int_activate_en[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[12]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[12]),
        .I1(s_axi_CTRL_BUS_WSTRB[1]),
        .I2(\int_activate_en_reg[31]_0 [12]),
        .O(\int_activate_en[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[13]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[13]),
        .I1(s_axi_CTRL_BUS_WSTRB[1]),
        .I2(\int_activate_en_reg[31]_0 [13]),
        .O(\int_activate_en[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[14]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[14]),
        .I1(s_axi_CTRL_BUS_WSTRB[1]),
        .I2(\int_activate_en_reg[31]_0 [14]),
        .O(\int_activate_en[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[15]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[15]),
        .I1(s_axi_CTRL_BUS_WSTRB[1]),
        .I2(\int_activate_en_reg[31]_0 [15]),
        .O(\int_activate_en[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[16]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[16]),
        .I1(s_axi_CTRL_BUS_WSTRB[2]),
        .I2(\int_activate_en_reg[31]_0 [16]),
        .O(\int_activate_en[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[17]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[17]),
        .I1(s_axi_CTRL_BUS_WSTRB[2]),
        .I2(\int_activate_en_reg[31]_0 [17]),
        .O(\int_activate_en[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[18]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[18]),
        .I1(s_axi_CTRL_BUS_WSTRB[2]),
        .I2(\int_activate_en_reg[31]_0 [18]),
        .O(\int_activate_en[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[19]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[19]),
        .I1(s_axi_CTRL_BUS_WSTRB[2]),
        .I2(\int_activate_en_reg[31]_0 [19]),
        .O(\int_activate_en[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[1]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[1]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(\int_activate_en_reg[31]_0 [1]),
        .O(\int_activate_en[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[20]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[20]),
        .I1(s_axi_CTRL_BUS_WSTRB[2]),
        .I2(\int_activate_en_reg[31]_0 [20]),
        .O(\int_activate_en[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[21]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[21]),
        .I1(s_axi_CTRL_BUS_WSTRB[2]),
        .I2(\int_activate_en_reg[31]_0 [21]),
        .O(\int_activate_en[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[22]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[22]),
        .I1(s_axi_CTRL_BUS_WSTRB[2]),
        .I2(\int_activate_en_reg[31]_0 [22]),
        .O(\int_activate_en[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[23]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[23]),
        .I1(s_axi_CTRL_BUS_WSTRB[2]),
        .I2(\int_activate_en_reg[31]_0 [23]),
        .O(\int_activate_en[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[24]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[24]),
        .I1(s_axi_CTRL_BUS_WSTRB[3]),
        .I2(\int_activate_en_reg[31]_0 [24]),
        .O(\int_activate_en[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[25]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[25]),
        .I1(s_axi_CTRL_BUS_WSTRB[3]),
        .I2(\int_activate_en_reg[31]_0 [25]),
        .O(\int_activate_en[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[26]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[26]),
        .I1(s_axi_CTRL_BUS_WSTRB[3]),
        .I2(\int_activate_en_reg[31]_0 [26]),
        .O(\int_activate_en[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[27]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[27]),
        .I1(s_axi_CTRL_BUS_WSTRB[3]),
        .I2(\int_activate_en_reg[31]_0 [27]),
        .O(\int_activate_en[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[28]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[28]),
        .I1(s_axi_CTRL_BUS_WSTRB[3]),
        .I2(\int_activate_en_reg[31]_0 [28]),
        .O(\int_activate_en[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[29]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[29]),
        .I1(s_axi_CTRL_BUS_WSTRB[3]),
        .I2(\int_activate_en_reg[31]_0 [29]),
        .O(\int_activate_en[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[2]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[2]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(\int_activate_en_reg[31]_0 [2]),
        .O(\int_activate_en[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[30]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[30]),
        .I1(s_axi_CTRL_BUS_WSTRB[3]),
        .I2(\int_activate_en_reg[31]_0 [30]),
        .O(\int_activate_en[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \int_activate_en[31]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_activate_en[31]_i_3_n_0 ),
        .O(\int_activate_en[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[31]_i_2 
       (.I0(s_axi_CTRL_BUS_WDATA[31]),
        .I1(s_axi_CTRL_BUS_WSTRB[3]),
        .I2(\int_activate_en_reg[31]_0 [31]),
        .O(\int_activate_en[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \int_activate_en[31]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_CTRL_BUS_WVALID),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\int_activate_en[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[3]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[3]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(\int_activate_en_reg[31]_0 [3]),
        .O(\int_activate_en[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[4]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[4]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(\int_activate_en_reg[31]_0 [4]),
        .O(\int_activate_en[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[5]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[5]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(\int_activate_en_reg[31]_0 [5]),
        .O(\int_activate_en[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[6]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[6]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(\int_activate_en_reg[31]_0 [6]),
        .O(\int_activate_en[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[7]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[7]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(\int_activate_en_reg[31]_0 [7]),
        .O(\int_activate_en[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[8]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[8]),
        .I1(s_axi_CTRL_BUS_WSTRB[1]),
        .I2(\int_activate_en_reg[31]_0 [8]),
        .O(\int_activate_en[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activate_en[9]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[9]),
        .I1(s_axi_CTRL_BUS_WSTRB[1]),
        .I2(\int_activate_en_reg[31]_0 [9]),
        .O(\int_activate_en[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[0] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[0]_i_1_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[10] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[10]_i_1_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[11] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[11]_i_1_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[12] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[12]_i_1_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[13] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[13]_i_1_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[14] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[14]_i_1_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[15] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[15]_i_1_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[16] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[16]_i_1_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[17] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[17]_i_1_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[18] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[18]_i_1_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[19] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[19]_i_1_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[1] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[1]_i_1_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[20] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[20]_i_1_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[21] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[21]_i_1_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[22] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[22]_i_1_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[23] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[23]_i_1_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[24] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[24]_i_1_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[25] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[25]_i_1_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[26] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[26]_i_1_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[27] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[27]_i_1_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[28] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[28]_i_1_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[29] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[29]_i_1_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[2] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[2]_i_1_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[30] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[30]_i_1_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[31] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[31]_i_2_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[3] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[3]_i_1_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[4] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[4]_i_1_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[5] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[5]_i_1_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[6] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[6]_i_1_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[7] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[7]_i_1_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[8] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[8]_i_1_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activate_en_reg[9] 
       (.C(ap_clk),
        .CE(\int_activate_en[31]_i_1_n_0 ),
        .D(\int_activate_en[9]_i_1_n_0 ),
        .Q(\int_activate_en_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_3_in[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFFFBFBF00FF0000)) 
    int_ap_ready_i_1
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CTRL_BUS_ARVALID),
        .I3(p_3_in[7]),
        .I4(ap_done),
        .I5(int_ap_ready),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_3_in[7]),
        .I1(ap_done),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    int_ap_start_i_3
       (.I0(s_axi_CTRL_BUS_WDATA[0]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_BUS_WDATA[7]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(s_axi_CTRL_BUS_WSTRB[0]),
        .I5(p_3_in[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_3_in[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_BUS_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(s_axi_CTRL_BUS_WSTRB[0]),
        .I5(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(s_axi_CTRL_BUS_WSTRB[0]),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(s_axi_CTRL_BUS_WSTRB[0]),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(s_axi_CTRL_BUS_WVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_h[0]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[0]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(input_h_cast_fu_171_p1[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_h[1]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[1]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(input_h_cast_fu_171_p1[1]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_h[2]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[2]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(input_h_cast_fu_171_p1[2]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_h[3]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[3]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(input_h_cast_fu_171_p1[3]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h08)) 
    \int_input_h[4]_i_1 
       (.I0(\int_activate_en[31]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .O(E));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_h[4]_i_2 
       (.I0(s_axi_CTRL_BUS_WDATA[4]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(input_h_cast_fu_171_p1[4]),
        .O(D[4]));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_h_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(input_h_cast_fu_171_p1[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_h_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(input_h_cast_fu_171_p1[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_h_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(input_h_cast_fu_171_p1[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_h_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(input_h_cast_fu_171_p1[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_h_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(input_h_cast_fu_171_p1[4]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_w[0]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[0]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(\int_input_w_reg[4]_0 [0]),
        .O(\s_axi_CTRL_BUS_WDATA[4] [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_w[1]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[1]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(\int_input_w_reg[4]_0 [1]),
        .O(\s_axi_CTRL_BUS_WDATA[4] [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_w[2]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[2]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(\int_input_w_reg[4]_0 [2]),
        .O(\s_axi_CTRL_BUS_WDATA[4] [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_w[3]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[3]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(\int_input_w_reg[4]_0 [3]),
        .O(\s_axi_CTRL_BUS_WDATA[4] [3]));
  LUT4 #(
    .INIT(16'h0200)) 
    \int_input_w[4]_i_1 
       (.I0(\int_input_w[4]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[5] ),
        .O(\waddr_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_w[4]_i_2 
       (.I0(s_axi_CTRL_BUS_WDATA[4]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(\int_input_w_reg[4]_0 [4]),
        .O(\s_axi_CTRL_BUS_WDATA[4] [4]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \int_input_w[4]_i_3 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_BUS_WVALID),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[1] ),
        .O(\int_input_w[4]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_w_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_0 ),
        .D(\s_axi_CTRL_BUS_WDATA[4] [0]),
        .Q(\int_input_w_reg[4]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_w_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_0 ),
        .D(\s_axi_CTRL_BUS_WDATA[4] [1]),
        .Q(\int_input_w_reg[4]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_w_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_0 ),
        .D(\s_axi_CTRL_BUS_WDATA[4] [2]),
        .Q(\int_input_w_reg[4]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_w_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_0 ),
        .D(\s_axi_CTRL_BUS_WDATA[4] [3]),
        .Q(\int_input_w_reg[4]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_w_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_0 ),
        .D(\s_axi_CTRL_BUS_WDATA[4] [4]),
        .Q(\int_input_w_reg[4]_0 [4]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_0),
        .I1(\int_isr_reg_n_0_[1] ),
        .I2(\int_isr_reg_n_0_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[0]),
        .I1(int_isr7_out),
        .I2(ap_done),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \int_isr[0]_i_2 
       (.I0(\int_ier[1]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(s_axi_CTRL_BUS_WSTRB[0]),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[1]),
        .I1(int_isr7_out),
        .I2(ap_done),
        .I3(p_0_in),
        .I4(\int_isr_reg_n_0_[1] ),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFBFFF00)) 
    int_task_ap_done_i_1
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CTRL_BUS_ARVALID),
        .I3(task_ap_done),
        .I4(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h04FF0400)) 
    int_task_ap_done_i_2
       (.I0(ap_start),
        .I1(Q),
        .I2(p_3_in[2]),
        .I3(auto_restart_status_reg_n_0),
        .I4(ap_done),
        .O(task_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[0]_i_2 
       (.I0(\int_activate_en_reg[31]_0 [0]),
        .I1(input_h_cast_fu_171_p1[0]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\rdata[31]_i_3_n_0 ),
        .I4(\int_input_w_reg[4]_0 [0]),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_3 
       (.I0(ap_start),
        .I1(int_gie_reg_n_0),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(\rdata[31]_i_3_n_0 ),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\rdata[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[1]_i_2 
       (.I0(\int_activate_en_reg[31]_0 [1]),
        .I1(input_h_cast_fu_171_p1[1]),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\int_input_w_reg[4]_0 [1]),
        .I4(\rdata[31]_i_3_n_0 ),
        .O(\rdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata[1]_i_3 
       (.I0(int_task_ap_done),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(p_0_in),
        .I3(\rdata[31]_i_3_n_0 ),
        .I4(\int_isr_reg_n_0_[1] ),
        .O(\rdata[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_0 ),
        .I1(\rdata[3]_i_2_n_0 ),
        .I2(p_3_in[2]),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'h5540444011400040)) 
    \rdata[2]_i_2 
       (.I0(\rdata[9]_i_2_n_0 ),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(\int_input_w_reg[4]_0 [2]),
        .I3(\rdata[31]_i_4_n_0 ),
        .I4(input_h_cast_fu_171_p1[2]),
        .I5(\int_activate_en_reg[31]_0 [2]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7F000000)) 
    \rdata[31]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(s_axi_CTRL_BUS_ARADDR[4]),
        .I3(s_axi_CTRL_BUS_ARVALID),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CTRL_BUS_ARVALID),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h0000000000000113)) 
    \rdata[31]_i_3 
       (.I0(s_axi_CTRL_BUS_ARADDR[3]),
        .I1(s_axi_CTRL_BUS_ARADDR[2]),
        .I2(s_axi_CTRL_BUS_ARADDR[4]),
        .I3(s_axi_CTRL_BUS_ARADDR[5]),
        .I4(s_axi_CTRL_BUS_ARADDR[0]),
        .I5(s_axi_CTRL_BUS_ARADDR[1]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000101010001)) 
    \rdata[31]_i_4 
       (.I0(s_axi_CTRL_BUS_ARADDR[5]),
        .I1(s_axi_CTRL_BUS_ARADDR[0]),
        .I2(s_axi_CTRL_BUS_ARADDR[1]),
        .I3(s_axi_CTRL_BUS_ARADDR[3]),
        .I4(s_axi_CTRL_BUS_ARADDR[4]),
        .I5(s_axi_CTRL_BUS_ARADDR[2]),
        .O(\rdata[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(int_ap_ready),
        .I2(\rdata[3]_i_3_n_0 ),
        .O(rdata[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rdata[3]_i_2 
       (.I0(s_axi_CTRL_BUS_ARADDR[3]),
        .I1(s_axi_CTRL_BUS_ARADDR[2]),
        .I2(s_axi_CTRL_BUS_ARADDR[4]),
        .I3(s_axi_CTRL_BUS_ARADDR[5]),
        .I4(s_axi_CTRL_BUS_ARADDR[0]),
        .I5(s_axi_CTRL_BUS_ARADDR[1]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rdata[3]_i_3 
       (.I0(\int_input_w_reg[4]_0 [3]),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(input_h_cast_fu_171_p1[3]),
        .I4(\int_activate_en_reg[31]_0 [3]),
        .I5(\rdata[9]_i_2_n_0 ),
        .O(\rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5540444011400040)) 
    \rdata[4]_i_1 
       (.I0(\rdata[9]_i_2_n_0 ),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(\int_input_w_reg[4]_0 [4]),
        .I3(\rdata[31]_i_4_n_0 ),
        .I4(input_h_cast_fu_171_p1[4]),
        .I5(\int_activate_en_reg[31]_0 [4]),
        .O(\rdata[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88800080)) 
    \rdata[7]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(\int_activate_en_reg[31]_0 [7]),
        .I3(\rdata[9]_i_2_n_0 ),
        .I4(p_3_in[7]),
        .O(rdata[7]));
  LUT5 #(
    .INIT(32'h88800080)) 
    \rdata[9]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\rdata[31]_i_3_n_0 ),
        .I2(\int_activate_en_reg[31]_0 [9]),
        .I3(\rdata[9]_i_2_n_0 ),
        .I4(interrupt),
        .O(rdata[9]));
  LUT4 #(
    .INIT(16'h0001)) 
    \rdata[9]_i_2 
       (.I0(s_axi_CTRL_BUS_ARADDR[1]),
        .I1(s_axi_CTRL_BUS_ARADDR[0]),
        .I2(s_axi_CTRL_BUS_ARADDR[4]),
        .I3(s_axi_CTRL_BUS_ARADDR[5]),
        .O(\rdata[9]_i_2_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_CTRL_BUS_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_1 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(\rdata[0]_i_3_n_0 ),
        .O(rdata[0]),
        .S(\rdata[9]_i_2_n_0 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_activate_en_reg[31]_0 [10]),
        .Q(s_axi_CTRL_BUS_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_activate_en_reg[31]_0 [11]),
        .Q(s_axi_CTRL_BUS_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_activate_en_reg[31]_0 [12]),
        .Q(s_axi_CTRL_BUS_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_activate_en_reg[31]_0 [13]),
        .Q(s_axi_CTRL_BUS_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_activate_en_reg[31]_0 [14]),
        .Q(s_axi_CTRL_BUS_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_activate_en_reg[31]_0 [15]),
        .Q(s_axi_CTRL_BUS_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_activate_en_reg[31]_0 [16]),
        .Q(s_axi_CTRL_BUS_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_activate_en_reg[31]_0 [17]),
        .Q(s_axi_CTRL_BUS_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_activate_en_reg[31]_0 [18]),
        .Q(s_axi_CTRL_BUS_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_activate_en_reg[31]_0 [19]),
        .Q(s_axi_CTRL_BUS_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_CTRL_BUS_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(\rdata[1]_i_3_n_0 ),
        .O(rdata[1]),
        .S(\rdata[9]_i_2_n_0 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_activate_en_reg[31]_0 [20]),
        .Q(s_axi_CTRL_BUS_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_activate_en_reg[31]_0 [21]),
        .Q(s_axi_CTRL_BUS_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_activate_en_reg[31]_0 [22]),
        .Q(s_axi_CTRL_BUS_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_activate_en_reg[31]_0 [23]),
        .Q(s_axi_CTRL_BUS_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_activate_en_reg[31]_0 [24]),
        .Q(s_axi_CTRL_BUS_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_activate_en_reg[31]_0 [25]),
        .Q(s_axi_CTRL_BUS_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_activate_en_reg[31]_0 [26]),
        .Q(s_axi_CTRL_BUS_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_activate_en_reg[31]_0 [27]),
        .Q(s_axi_CTRL_BUS_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_activate_en_reg[31]_0 [28]),
        .Q(s_axi_CTRL_BUS_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_activate_en_reg[31]_0 [29]),
        .Q(s_axi_CTRL_BUS_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_CTRL_BUS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_activate_en_reg[31]_0 [30]),
        .Q(s_axi_CTRL_BUS_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_activate_en_reg[31]_0 [31]),
        .Q(s_axi_CTRL_BUS_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_CTRL_BUS_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_CTRL_BUS_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_activate_en_reg[31]_0 [5]),
        .Q(s_axi_CTRL_BUS_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_activate_en_reg[31]_0 [6]),
        .Q(s_axi_CTRL_BUS_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_CTRL_BUS_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\int_activate_en_reg[31]_0 [8]),
        .Q(s_axi_CTRL_BUS_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_CTRL_BUS_RDATA[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i60_reg_219[0]_i_1 
       (.I0(\int_input_w_reg[4]_0 [0]),
        .O(\int_input_w_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_i_i60_reg_219[1]_i_1 
       (.I0(\int_input_w_reg[4]_0 [0]),
        .I1(\int_input_w_reg[4]_0 [1]),
        .O(\int_input_w_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \sub_i_i60_reg_219[2]_i_1 
       (.I0(\int_input_w_reg[4]_0 [2]),
        .I1(\int_input_w_reg[4]_0 [1]),
        .I2(\int_input_w_reg[4]_0 [0]),
        .O(\int_input_w_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \sub_i_i60_reg_219[3]_i_1 
       (.I0(\int_input_w_reg[4]_0 [1]),
        .I1(\int_input_w_reg[4]_0 [0]),
        .I2(\int_input_w_reg[4]_0 [2]),
        .I3(\int_input_w_reg[4]_0 [3]),
        .O(\int_input_w_reg[3]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \sub_i_i60_reg_219[4]_i_1 
       (.I0(\int_input_w_reg[4]_0 [4]),
        .I1(\int_input_w_reg[4]_0 [3]),
        .I2(\int_input_w_reg[4]_0 [1]),
        .I3(\int_input_w_reg[4]_0 [0]),
        .I4(\int_input_w_reg[4]_0 [2]),
        .O(\int_input_w_reg[3]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \sub_i_i60_reg_219[5]_i_1 
       (.I0(\int_input_w_reg[4]_0 [3]),
        .I1(\int_input_w_reg[4]_0 [1]),
        .I2(\int_input_w_reg[4]_0 [0]),
        .I3(\int_input_w_reg[4]_0 [2]),
        .I4(\int_input_w_reg[4]_0 [4]),
        .O(\int_input_w_reg[3]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_224[0]_i_1 
       (.I0(input_h_cast_fu_171_p1[0]),
        .O(\int_input_h_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_i_i_reg_224[1]_i_1 
       (.I0(input_h_cast_fu_171_p1[0]),
        .I1(input_h_cast_fu_171_p1[1]),
        .O(\int_input_h_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \sub_i_i_reg_224[2]_i_1 
       (.I0(input_h_cast_fu_171_p1[2]),
        .I1(input_h_cast_fu_171_p1[1]),
        .I2(input_h_cast_fu_171_p1[0]),
        .O(\int_input_h_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \sub_i_i_reg_224[3]_i_1 
       (.I0(input_h_cast_fu_171_p1[3]),
        .I1(input_h_cast_fu_171_p1[2]),
        .I2(input_h_cast_fu_171_p1[0]),
        .I3(input_h_cast_fu_171_p1[1]),
        .O(\int_input_h_reg[3]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \sub_i_i_reg_224[4]_i_1 
       (.I0(input_h_cast_fu_171_p1[4]),
        .I1(input_h_cast_fu_171_p1[3]),
        .I2(input_h_cast_fu_171_p1[1]),
        .I3(input_h_cast_fu_171_p1[0]),
        .I4(input_h_cast_fu_171_p1[2]),
        .O(\int_input_h_reg[3]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \sub_i_i_reg_224[5]_i_1 
       (.I0(input_h_cast_fu_171_p1[3]),
        .I1(input_h_cast_fu_171_p1[1]),
        .I2(input_h_cast_fu_171_p1[0]),
        .I3(input_h_cast_fu_171_p1[2]),
        .I4(input_h_cast_fu_171_p1[4]),
        .O(\int_input_h_reg[3]_0 [5]));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(s_axi_CTRL_BUS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_BUS_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_BUS_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_BUS_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_BUS_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_BUS_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_BUS_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "yolo_yolo_top_exp_16_8_s" *) 
module design_1_yolo_yolo_top_0_0_yolo_yolo_top_exp_16_8_s
   (\ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[3] ,
    \B_V_data_1_state_reg[1] ,
    ap_enable_reg_pp0_iter0,
    S,
    \icmp_ln1649_reg_522_pp0_iter4_reg_reg[0]_0 ,
    grp_logistic_activate_fu_299_ap_ce,
    O,
    ap_clk,
    ap_rst_n_inv,
    Q,
    grp_exp_16_8_s_fu_59_ap_start_reg,
    D,
    \icmp_ln1653_reg_517_reg[0]_0 ,
    outStream_TREADY_int_regslice,
    \p_Result_1_reg_914_pp0_iter7_reg_reg[0] ,
    \p_Result_1_reg_914_pp0_iter7_reg_reg[0]_0 ,
    \p_Result_1_reg_914_pp0_iter7_reg_reg[0]_1 ,
    inStream_TVALID_int_regslice,
    grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg,
    ap_enable_reg_pp0_iter0_reg,
    \p_Result_s_reg_511_reg[0]_0 ,
    dout__0,
    dout__0_0);
  output \ap_CS_fsm_reg[1] ;
  output \ap_CS_fsm_reg[3] ;
  output \B_V_data_1_state_reg[1] ;
  output ap_enable_reg_pp0_iter0;
  output [1:0]S;
  output [14:0]\icmp_ln1649_reg_522_pp0_iter4_reg_reg[0]_0 ;
  input grp_logistic_activate_fu_299_ap_ce;
  input [3:0]O;
  input ap_clk;
  input ap_rst_n_inv;
  input [3:0]Q;
  input grp_exp_16_8_s_fu_59_ap_start_reg;
  input [3:0]D;
  input [0:0]\icmp_ln1653_reg_517_reg[0]_0 ;
  input outStream_TREADY_int_regslice;
  input [0:0]\p_Result_1_reg_914_pp0_iter7_reg_reg[0] ;
  input \p_Result_1_reg_914_pp0_iter7_reg_reg[0]_0 ;
  input \p_Result_1_reg_914_pp0_iter7_reg_reg[0]_1 ;
  input inStream_TVALID_int_regslice;
  input grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg;
  input ap_enable_reg_pp0_iter0_reg;
  input [1:0]\p_Result_s_reg_511_reg[0]_0 ;
  input [2:0]dout__0;
  input [3:0]dout__0_0;

  wire \B_V_data_1_state_reg[1] ;
  wire [3:0]D;
  wire [3:0]O;
  wire [3:0]Q;
  wire [1:0]S;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_rst_n_inv;
  wire [49:25]dout;
  wire [2:0]dout__0;
  wire [3:0]dout__0_0;
  wire dout__1_i_10_n_0;
  wire dout__1_i_11_n_0;
  wire dout__1_i_12_n_0;
  wire dout__1_i_13_n_0;
  wire dout__1_i_14_n_0;
  wire dout__1_i_15_n_0;
  wire dout__1_i_17_n_0;
  wire dout__1_i_18_n_0;
  wire dout__1_i_19_n_0;
  wire dout__1_i_1_n_0;
  wire dout__1_i_1_n_1;
  wire dout__1_i_1_n_2;
  wire dout__1_i_1_n_3;
  wire dout__1_i_20_n_0;
  wire dout__1_i_21_n_0;
  wire dout__1_i_22_n_0;
  wire dout__1_i_23_n_0;
  wire dout__1_i_24_n_0;
  wire dout__1_i_28_n_0;
  wire dout__1_i_29_n_0;
  wire dout__1_i_2_n_0;
  wire dout__1_i_2_n_1;
  wire dout__1_i_2_n_2;
  wire dout__1_i_2_n_3;
  wire dout__1_i_30_n_0;
  wire dout__1_i_31_n_0;
  wire dout__1_i_32_n_0;
  wire dout__1_i_33_n_0;
  wire dout__1_i_34_n_0;
  wire dout__1_i_3_n_0;
  wire dout__1_i_3_n_1;
  wire dout__1_i_3_n_2;
  wire dout__1_i_3_n_3;
  wire dout__1_i_4_n_0;
  wire dout__1_i_4_n_1;
  wire dout__1_i_4_n_2;
  wire dout__1_i_4_n_3;
  wire dout__1_i_5_n_0;
  wire dout__1_i_6_n_0;
  wire dout__1_i_7_n_0;
  wire dout__1_i_8_n_0;
  wire dout__1_i_9_n_0;
  wire dout_i_10_n_0;
  wire dout_i_11_n_0;
  wire dout_i_3_n_0;
  wire dout_i_3_n_1;
  wire dout_i_3_n_2;
  wire dout_i_3_n_3;
  wire dout_i_4_n_0;
  wire dout_i_4_n_1;
  wire dout_i_4_n_2;
  wire dout_i_4_n_3;
  wire dout_i_5_n_0;
  wire dout_i_6_n_0;
  wire dout_i_7_n_0;
  wire dout_i_8_n_0;
  wire dout_i_9_n_0;
  wire [24:0]exp_x_msb_1_V_reg_580;
  wire [24:0]exp_x_msb_1_V_reg_580_pp0_iter4_reg;
  wire exp_x_msb_1_table_V_U_n_1;
  wire exp_x_msb_1_table_V_U_n_10;
  wire exp_x_msb_1_table_V_U_n_11;
  wire exp_x_msb_1_table_V_U_n_12;
  wire exp_x_msb_1_table_V_U_n_13;
  wire exp_x_msb_1_table_V_U_n_14;
  wire exp_x_msb_1_table_V_U_n_15;
  wire exp_x_msb_1_table_V_U_n_16;
  wire exp_x_msb_1_table_V_U_n_17;
  wire exp_x_msb_1_table_V_U_n_18;
  wire exp_x_msb_1_table_V_U_n_19;
  wire exp_x_msb_1_table_V_U_n_2;
  wire exp_x_msb_1_table_V_U_n_20;
  wire exp_x_msb_1_table_V_U_n_21;
  wire exp_x_msb_1_table_V_U_n_22;
  wire exp_x_msb_1_table_V_U_n_23;
  wire exp_x_msb_1_table_V_U_n_24;
  wire exp_x_msb_1_table_V_U_n_25;
  wire exp_x_msb_1_table_V_U_n_3;
  wire exp_x_msb_1_table_V_U_n_4;
  wire exp_x_msb_1_table_V_U_n_5;
  wire exp_x_msb_1_table_V_U_n_6;
  wire exp_x_msb_1_table_V_U_n_7;
  wire exp_x_msb_1_table_V_U_n_8;
  wire exp_x_msb_1_table_V_U_n_9;
  wire exp_x_msb_1_table_V_ce0;
  wire [24:0]exp_x_msb_2_lsb_m_1_V_fu_378_p2;
  wire [24:0]exp_x_msb_2_m_1_V_reg_559;
  wire [24:0]exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg;
  wire exp_x_msb_2_m_1_table_V_U_n_10;
  wire exp_x_msb_2_m_1_table_V_U_n_11;
  wire exp_x_msb_2_m_1_table_V_U_n_12;
  wire exp_x_msb_2_m_1_table_V_U_n_13;
  wire exp_x_msb_2_m_1_table_V_U_n_14;
  wire exp_x_msb_2_m_1_table_V_U_n_15;
  wire exp_x_msb_2_m_1_table_V_U_n_16;
  wire exp_x_msb_2_m_1_table_V_U_n_17;
  wire exp_x_msb_2_m_1_table_V_U_n_18;
  wire exp_x_msb_2_m_1_table_V_U_n_19;
  wire exp_x_msb_2_m_1_table_V_U_n_20;
  wire exp_x_msb_2_m_1_table_V_U_n_21;
  wire exp_x_msb_2_m_1_table_V_U_n_22;
  wire exp_x_msb_2_m_1_table_V_U_n_23;
  wire exp_x_msb_2_m_1_table_V_U_n_24;
  wire exp_x_msb_2_m_1_table_V_U_n_25;
  wire exp_x_msb_2_m_1_table_V_U_n_26;
  wire exp_x_msb_2_m_1_table_V_U_n_27;
  wire exp_x_msb_2_m_1_table_V_U_n_28;
  wire exp_x_msb_2_m_1_table_V_U_n_4;
  wire exp_x_msb_2_m_1_table_V_U_n_5;
  wire exp_x_msb_2_m_1_table_V_U_n_6;
  wire exp_x_msb_2_m_1_table_V_U_n_7;
  wire exp_x_msb_2_m_1_table_V_U_n_8;
  wire exp_x_msb_2_m_1_table_V_U_n_9;
  wire exp_x_msb_2_m_1_table_V_ce0;
  wire [10:7]f_x_lsb_V_reg_553;
  wire grp_exp_16_8_s_fu_59_ap_start_reg;
  wire grp_logistic_activate_fu_299_ap_ce;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg;
  wire icmp_ln1649_fu_243_p2;
  wire \icmp_ln1649_reg_522_pp0_iter3_reg_reg[0]_srl4_i_2_n_0 ;
  wire \icmp_ln1649_reg_522_pp0_iter3_reg_reg[0]_srl4_n_0 ;
  wire icmp_ln1649_reg_522_pp0_iter4_reg;
  wire [14:0]\icmp_ln1649_reg_522_pp0_iter4_reg_reg[0]_0 ;
  wire \icmp_ln1653_reg_517[0]_i_1_n_0 ;
  wire \icmp_ln1653_reg_517_pp0_iter3_reg_reg[0]_srl3_n_0 ;
  wire icmp_ln1653_reg_517_pp0_iter4_reg;
  wire [0:0]\icmp_ln1653_reg_517_reg[0]_0 ;
  wire \icmp_ln1653_reg_517_reg_n_0_[0] ;
  wire inStream_TVALID_int_regslice;
  wire mul_25ns_18ns_43_1_1_U1_n_0;
  wire mul_25ns_18ns_43_1_1_U1_n_1;
  wire mul_25ns_18ns_43_1_1_U1_n_10;
  wire mul_25ns_18ns_43_1_1_U1_n_11;
  wire mul_25ns_18ns_43_1_1_U1_n_12;
  wire mul_25ns_18ns_43_1_1_U1_n_13;
  wire mul_25ns_18ns_43_1_1_U1_n_14;
  wire mul_25ns_18ns_43_1_1_U1_n_15;
  wire mul_25ns_18ns_43_1_1_U1_n_16;
  wire mul_25ns_18ns_43_1_1_U1_n_17;
  wire mul_25ns_18ns_43_1_1_U1_n_18;
  wire mul_25ns_18ns_43_1_1_U1_n_19;
  wire mul_25ns_18ns_43_1_1_U1_n_2;
  wire mul_25ns_18ns_43_1_1_U1_n_20;
  wire mul_25ns_18ns_43_1_1_U1_n_21;
  wire mul_25ns_18ns_43_1_1_U1_n_22;
  wire mul_25ns_18ns_43_1_1_U1_n_23;
  wire mul_25ns_18ns_43_1_1_U1_n_24;
  wire mul_25ns_18ns_43_1_1_U1_n_3;
  wire mul_25ns_18ns_43_1_1_U1_n_4;
  wire mul_25ns_18ns_43_1_1_U1_n_43;
  wire mul_25ns_18ns_43_1_1_U1_n_44;
  wire mul_25ns_18ns_43_1_1_U1_n_45;
  wire mul_25ns_18ns_43_1_1_U1_n_46;
  wire mul_25ns_18ns_43_1_1_U1_n_5;
  wire mul_25ns_18ns_43_1_1_U1_n_6;
  wire mul_25ns_18ns_43_1_1_U1_n_7;
  wire mul_25ns_18ns_43_1_1_U1_n_8;
  wire mul_25ns_18ns_43_1_1_U1_n_9;
  wire mul_25ns_25ns_50_1_1_U2_n_0;
  wire mul_25ns_25ns_50_1_1_U2_n_1;
  wire mul_25ns_25ns_50_1_1_U2_n_10;
  wire mul_25ns_25ns_50_1_1_U2_n_11;
  wire mul_25ns_25ns_50_1_1_U2_n_12;
  wire mul_25ns_25ns_50_1_1_U2_n_13;
  wire mul_25ns_25ns_50_1_1_U2_n_14;
  wire mul_25ns_25ns_50_1_1_U2_n_15;
  wire mul_25ns_25ns_50_1_1_U2_n_16;
  wire mul_25ns_25ns_50_1_1_U2_n_17;
  wire mul_25ns_25ns_50_1_1_U2_n_18;
  wire mul_25ns_25ns_50_1_1_U2_n_19;
  wire mul_25ns_25ns_50_1_1_U2_n_2;
  wire mul_25ns_25ns_50_1_1_U2_n_20;
  wire mul_25ns_25ns_50_1_1_U2_n_21;
  wire mul_25ns_25ns_50_1_1_U2_n_22;
  wire mul_25ns_25ns_50_1_1_U2_n_23;
  wire mul_25ns_25ns_50_1_1_U2_n_24;
  wire mul_25ns_25ns_50_1_1_U2_n_3;
  wire mul_25ns_25ns_50_1_1_U2_n_4;
  wire mul_25ns_25ns_50_1_1_U2_n_5;
  wire mul_25ns_25ns_50_1_1_U2_n_6;
  wire mul_25ns_25ns_50_1_1_U2_n_7;
  wire mul_25ns_25ns_50_1_1_U2_n_8;
  wire mul_25ns_25ns_50_1_1_U2_n_9;
  wire or_ln202_2_fu_303_p2;
  wire \or_ln202_2_reg_548_pp0_iter3_reg_reg[0]_srl4_n_0 ;
  wire or_ln202_2_reg_548_pp0_iter4_reg;
  wire outStream_TREADY_int_regslice;
  wire [0:0]\p_Result_1_reg_914_pp0_iter7_reg_reg[0] ;
  wire \p_Result_1_reg_914_pp0_iter7_reg_reg[0]_0 ;
  wire \p_Result_1_reg_914_pp0_iter7_reg_reg[0]_1 ;
  wire p_Result_s_reg_511;
  wire \p_Result_s_reg_511_pp0_iter3_reg_reg[0]_srl2_n_0 ;
  wire p_Result_s_reg_511_pp0_iter4_reg;
  wire [1:0]\p_Result_s_reg_511_reg[0]_0 ;
  wire [10:7]q0;
  wire \rhs_reg_217[14]_i_3_n_0 ;
  wire [4:0]sel;
  wire [3:0]tmp_reg_527;
  wire [18:0]trunc_ln1_reg_565;
  wire [1:0]trunc_ln594_1_reg_532;
  wire [1:0]trunc_ln594_1_reg_532_pp0_iter1_reg;
  wire [24:6]y_l_V_fu_422_p2;
  wire y_l_V_fu_422_p2_carry__0_i_1_n_0;
  wire y_l_V_fu_422_p2_carry__0_i_2_n_0;
  wire y_l_V_fu_422_p2_carry__0_i_3_n_0;
  wire y_l_V_fu_422_p2_carry__0_i_4_n_0;
  wire y_l_V_fu_422_p2_carry__0_n_0;
  wire y_l_V_fu_422_p2_carry__0_n_1;
  wire y_l_V_fu_422_p2_carry__0_n_2;
  wire y_l_V_fu_422_p2_carry__0_n_3;
  wire y_l_V_fu_422_p2_carry__1_i_1_n_0;
  wire y_l_V_fu_422_p2_carry__1_i_2_n_0;
  wire y_l_V_fu_422_p2_carry__1_i_3_n_0;
  wire y_l_V_fu_422_p2_carry__1_i_4_n_0;
  wire y_l_V_fu_422_p2_carry__1_n_0;
  wire y_l_V_fu_422_p2_carry__1_n_1;
  wire y_l_V_fu_422_p2_carry__1_n_2;
  wire y_l_V_fu_422_p2_carry__1_n_3;
  wire y_l_V_fu_422_p2_carry__2_i_1_n_0;
  wire y_l_V_fu_422_p2_carry__2_i_2_n_0;
  wire y_l_V_fu_422_p2_carry__2_i_3_n_0;
  wire y_l_V_fu_422_p2_carry__2_i_4_n_0;
  wire y_l_V_fu_422_p2_carry__2_n_0;
  wire y_l_V_fu_422_p2_carry__2_n_1;
  wire y_l_V_fu_422_p2_carry__2_n_2;
  wire y_l_V_fu_422_p2_carry__2_n_3;
  wire y_l_V_fu_422_p2_carry__3_i_1_n_0;
  wire y_l_V_fu_422_p2_carry__3_i_2_n_0;
  wire y_l_V_fu_422_p2_carry__3_i_3_n_0;
  wire y_l_V_fu_422_p2_carry__3_i_4_n_0;
  wire y_l_V_fu_422_p2_carry__3_n_0;
  wire y_l_V_fu_422_p2_carry__3_n_1;
  wire y_l_V_fu_422_p2_carry__3_n_2;
  wire y_l_V_fu_422_p2_carry__3_n_3;
  wire y_l_V_fu_422_p2_carry__4_i_1_n_0;
  wire y_l_V_fu_422_p2_carry__4_i_2_n_0;
  wire y_l_V_fu_422_p2_carry__4_i_3_n_0;
  wire y_l_V_fu_422_p2_carry__4_i_4_n_0;
  wire y_l_V_fu_422_p2_carry__4_n_0;
  wire y_l_V_fu_422_p2_carry__4_n_1;
  wire y_l_V_fu_422_p2_carry__4_n_2;
  wire y_l_V_fu_422_p2_carry__4_n_3;
  wire y_l_V_fu_422_p2_carry__5_i_1_n_0;
  wire y_l_V_fu_422_p2_carry_i_1_n_0;
  wire y_l_V_fu_422_p2_carry_i_2_n_0;
  wire y_l_V_fu_422_p2_carry_i_3_n_0;
  wire y_l_V_fu_422_p2_carry_i_4_n_0;
  wire y_l_V_fu_422_p2_carry_n_0;
  wire y_l_V_fu_422_p2_carry_n_1;
  wire y_l_V_fu_422_p2_carry_n_2;
  wire y_l_V_fu_422_p2_carry_n_3;
  wire [24:0]y_lo_s_V_reg_586;
  wire [18:8]zext_ln1347_fu_364_p1;
  wire [3:0]NLW_dout_i_2_CO_UNCONNECTED;
  wire [3:1]NLW_dout_i_2_O_UNCONNECTED;
  wire [3:0]NLW_y_l_V_fu_422_p2_carry_O_UNCONNECTED;
  wire [1:0]NLW_y_l_V_fu_422_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_y_l_V_fu_422_p2_carry__5_CO_UNCONNECTED;
  wire [3:1]NLW_y_l_V_fu_422_p2_carry__5_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFF0001FFFE0000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(grp_exp_16_8_s_fu_59_ap_start_reg),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFF0001FFFE0000)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout__1_i_1
       (.CI(dout__1_i_2_n_0),
        .CO({dout__1_i_1_n_0,dout__1_i_1_n_1,dout__1_i_1_n_2,dout__1_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({dout__1_i_5_n_0,dout__1_i_6_n_0,dout__1_i_7_n_0,dout__1_i_8_n_0}),
        .O(exp_x_msb_2_lsb_m_1_V_fu_378_p2[15:12]),
        .S({dout__1_i_9_n_0,dout__1_i_10_n_0,dout__1_i_11_n_0,dout__1_i_12_n_0}));
  LUT4 #(
    .INIT(16'h8778)) 
    dout__1_i_10
       (.I0(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[13]),
        .I1(trunc_ln1_reg_565[13]),
        .I2(trunc_ln1_reg_565[14]),
        .I3(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[14]),
        .O(dout__1_i_10_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    dout__1_i_11
       (.I0(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[12]),
        .I1(trunc_ln1_reg_565[12]),
        .I2(trunc_ln1_reg_565[13]),
        .I3(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[13]),
        .O(dout__1_i_11_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    dout__1_i_12
       (.I0(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[11]),
        .I1(zext_ln1347_fu_364_p1[11]),
        .I2(trunc_ln1_reg_565[11]),
        .I3(trunc_ln1_reg_565[12]),
        .I4(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[12]),
        .O(dout__1_i_12_n_0));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    dout__1_i_13
       (.I0(trunc_ln1_reg_565[10]),
        .I1(zext_ln1347_fu_364_p1[10]),
        .I2(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[10]),
        .O(dout__1_i_13_n_0));
  (* HLUTNM = "lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dout__1_i_14
       (.I0(trunc_ln1_reg_565[9]),
        .I1(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[9]),
        .O(dout__1_i_14_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    dout__1_i_15
       (.I0(trunc_ln1_reg_565[8]),
        .I1(zext_ln1347_fu_364_p1[8]),
        .I2(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[8]),
        .O(dout__1_i_15_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    dout__1_i_17
       (.I0(dout__1_i_13_n_0),
        .I1(zext_ln1347_fu_364_p1[11]),
        .I2(trunc_ln1_reg_565[11]),
        .I3(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[11]),
        .O(dout__1_i_17_n_0));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    dout__1_i_18
       (.I0(trunc_ln1_reg_565[10]),
        .I1(zext_ln1347_fu_364_p1[10]),
        .I2(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[10]),
        .I3(dout__1_i_14_n_0),
        .O(dout__1_i_18_n_0));
  (* HLUTNM = "lutpair1" *) 
  LUT5 #(
    .INIT(32'h99969666)) 
    dout__1_i_19
       (.I0(trunc_ln1_reg_565[9]),
        .I1(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[9]),
        .I2(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[8]),
        .I3(zext_ln1347_fu_364_p1[8]),
        .I4(trunc_ln1_reg_565[8]),
        .O(dout__1_i_19_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout__1_i_2
       (.CI(dout__1_i_3_n_0),
        .CO({dout__1_i_2_n_0,dout__1_i_2_n_1,dout__1_i_2_n_2,dout__1_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({dout__1_i_13_n_0,dout__1_i_14_n_0,dout__1_i_15_n_0,mul_25ns_18ns_43_1_1_U1_n_46}),
        .O(exp_x_msb_2_lsb_m_1_V_fu_378_p2[11:8]),
        .S({dout__1_i_17_n_0,dout__1_i_18_n_0,dout__1_i_19_n_0,dout__1_i_20_n_0}));
  LUT4 #(
    .INIT(16'h6996)) 
    dout__1_i_20
       (.I0(mul_25ns_18ns_43_1_1_U1_n_46),
        .I1(zext_ln1347_fu_364_p1[8]),
        .I2(trunc_ln1_reg_565[8]),
        .I3(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[8]),
        .O(dout__1_i_20_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout__1_i_21
       (.I0(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[6]),
        .I1(trunc_ln1_reg_565[6]),
        .O(dout__1_i_21_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout__1_i_22
       (.I0(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[5]),
        .I1(trunc_ln1_reg_565[5]),
        .O(dout__1_i_22_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout__1_i_23
       (.I0(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[4]),
        .I1(trunc_ln1_reg_565[4]),
        .O(dout__1_i_23_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    dout__1_i_24
       (.I0(trunc_ln1_reg_565[3]),
        .I1(zext_ln1347_fu_364_p1[11]),
        .I2(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[3]),
        .O(dout__1_i_24_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    dout__1_i_28
       (.I0(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[3]),
        .I1(zext_ln1347_fu_364_p1[11]),
        .I2(trunc_ln1_reg_565[3]),
        .I3(trunc_ln1_reg_565[4]),
        .I4(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[4]),
        .O(dout__1_i_28_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    dout__1_i_29
       (.I0(trunc_ln1_reg_565[2]),
        .I1(zext_ln1347_fu_364_p1[10]),
        .I2(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[2]),
        .O(dout__1_i_29_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout__1_i_3
       (.CI(dout__1_i_4_n_0),
        .CO({dout__1_i_3_n_0,dout__1_i_3_n_1,dout__1_i_3_n_2,dout__1_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({dout__1_i_21_n_0,dout__1_i_22_n_0,dout__1_i_23_n_0,dout__1_i_24_n_0}),
        .O(exp_x_msb_2_lsb_m_1_V_fu_378_p2[7:4]),
        .S({mul_25ns_18ns_43_1_1_U1_n_43,mul_25ns_18ns_43_1_1_U1_n_44,mul_25ns_18ns_43_1_1_U1_n_45,dout__1_i_28_n_0}));
  LUT3 #(
    .INIT(8'h96)) 
    dout__1_i_30
       (.I0(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[2]),
        .I1(trunc_ln1_reg_565[2]),
        .I2(zext_ln1347_fu_364_p1[10]),
        .O(dout__1_i_30_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    dout__1_i_31
       (.I0(dout__1_i_29_n_0),
        .I1(zext_ln1347_fu_364_p1[11]),
        .I2(trunc_ln1_reg_565[3]),
        .I3(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[3]),
        .O(dout__1_i_31_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    dout__1_i_32
       (.I0(trunc_ln1_reg_565[2]),
        .I1(zext_ln1347_fu_364_p1[10]),
        .I2(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[2]),
        .I3(zext_ln1347_fu_364_p1[11]),
        .I4(trunc_ln1_reg_565[1]),
        .O(dout__1_i_32_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    dout__1_i_33
       (.I0(trunc_ln1_reg_565[1]),
        .I1(zext_ln1347_fu_364_p1[11]),
        .I2(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[1]),
        .O(dout__1_i_33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dout__1_i_34
       (.I0(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[0]),
        .I1(trunc_ln1_reg_565[0]),
        .O(dout__1_i_34_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout__1_i_4
       (.CI(1'b0),
        .CO({dout__1_i_4_n_0,dout__1_i_4_n_1,dout__1_i_4_n_2,dout__1_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({dout__1_i_29_n_0,dout__1_i_30_n_0,exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[1:0]}),
        .O(exp_x_msb_2_lsb_m_1_V_fu_378_p2[3:0]),
        .S({dout__1_i_31_n_0,dout__1_i_32_n_0,dout__1_i_33_n_0,dout__1_i_34_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    dout__1_i_5
       (.I0(trunc_ln1_reg_565[14]),
        .I1(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[14]),
        .O(dout__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout__1_i_6
       (.I0(trunc_ln1_reg_565[13]),
        .I1(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[13]),
        .O(dout__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout__1_i_7
       (.I0(trunc_ln1_reg_565[12]),
        .I1(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[12]),
        .O(dout__1_i_7_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    dout__1_i_8
       (.I0(trunc_ln1_reg_565[11]),
        .I1(zext_ln1347_fu_364_p1[11]),
        .I2(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[11]),
        .O(dout__1_i_8_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    dout__1_i_9
       (.I0(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[14]),
        .I1(trunc_ln1_reg_565[14]),
        .I2(trunc_ln1_reg_565[15]),
        .I3(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[15]),
        .O(dout__1_i_9_n_0));
  (* HLUTNM = "lutpair3" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    dout_i_10
       (.I0(trunc_ln1_reg_565[17]),
        .I1(zext_ln1347_fu_364_p1[17]),
        .I2(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[17]),
        .I3(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[16]),
        .I4(trunc_ln1_reg_565[16]),
        .O(dout_i_10_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    dout_i_11
       (.I0(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[15]),
        .I1(trunc_ln1_reg_565[15]),
        .I2(trunc_ln1_reg_565[16]),
        .I3(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[16]),
        .O(dout_i_11_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_i_2
       (.CI(dout_i_3_n_0),
        .CO(NLW_dout_i_2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_dout_i_2_O_UNCONNECTED[3:1],exp_x_msb_2_lsb_m_1_V_fu_378_p2[24]}),
        .S({1'b0,1'b0,1'b0,exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[24]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_i_3
       (.CI(dout_i_4_n_0),
        .CO({dout_i_3_n_0,dout_i_3_n_1,dout_i_3_n_2,dout_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(exp_x_msb_2_lsb_m_1_V_fu_378_p2[23:20]),
        .S(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[23:20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_i_4
       (.CI(dout__1_i_1_n_0),
        .CO({dout_i_4_n_0,dout_i_4_n_1,dout_i_4_n_2,dout_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[19],dout_i_5_n_0,dout_i_6_n_0,dout_i_7_n_0}),
        .O(exp_x_msb_2_lsb_m_1_V_fu_378_p2[19:16]),
        .S({dout_i_8_n_0,dout_i_9_n_0,dout_i_10_n_0,dout_i_11_n_0}));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    dout_i_5
       (.I0(trunc_ln1_reg_565[17]),
        .I1(zext_ln1347_fu_364_p1[17]),
        .I2(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[17]),
        .O(dout_i_5_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    dout_i_6
       (.I0(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[17]),
        .I1(trunc_ln1_reg_565[17]),
        .I2(zext_ln1347_fu_364_p1[17]),
        .O(dout_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_i_7
       (.I0(trunc_ln1_reg_565[15]),
        .I1(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[15]),
        .O(dout_i_7_n_0));
  LUT4 #(
    .INIT(16'h17E8)) 
    dout_i_8
       (.I0(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[18]),
        .I1(zext_ln1347_fu_364_p1[18]),
        .I2(trunc_ln1_reg_565[18]),
        .I3(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[19]),
        .O(dout_i_8_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    dout_i_9
       (.I0(dout_i_5_n_0),
        .I1(zext_ln1347_fu_364_p1[18]),
        .I2(trunc_ln1_reg_565[18]),
        .I3(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[18]),
        .O(dout_i_9_n_0));
  FDRE \exp_x_msb_1_V_reg_580_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_V_reg_580[0]),
        .Q(exp_x_msb_1_V_reg_580_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_pp0_iter4_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_V_reg_580[10]),
        .Q(exp_x_msb_1_V_reg_580_pp0_iter4_reg[10]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_pp0_iter4_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_V_reg_580[11]),
        .Q(exp_x_msb_1_V_reg_580_pp0_iter4_reg[11]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_pp0_iter4_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_V_reg_580[12]),
        .Q(exp_x_msb_1_V_reg_580_pp0_iter4_reg[12]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_pp0_iter4_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_V_reg_580[13]),
        .Q(exp_x_msb_1_V_reg_580_pp0_iter4_reg[13]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_pp0_iter4_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_V_reg_580[14]),
        .Q(exp_x_msb_1_V_reg_580_pp0_iter4_reg[14]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_pp0_iter4_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_V_reg_580[15]),
        .Q(exp_x_msb_1_V_reg_580_pp0_iter4_reg[15]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_pp0_iter4_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_V_reg_580[16]),
        .Q(exp_x_msb_1_V_reg_580_pp0_iter4_reg[16]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_pp0_iter4_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_V_reg_580[17]),
        .Q(exp_x_msb_1_V_reg_580_pp0_iter4_reg[17]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_pp0_iter4_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_V_reg_580[18]),
        .Q(exp_x_msb_1_V_reg_580_pp0_iter4_reg[18]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_pp0_iter4_reg_reg[19] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_V_reg_580[19]),
        .Q(exp_x_msb_1_V_reg_580_pp0_iter4_reg[19]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_V_reg_580[1]),
        .Q(exp_x_msb_1_V_reg_580_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_pp0_iter4_reg_reg[20] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_V_reg_580[20]),
        .Q(exp_x_msb_1_V_reg_580_pp0_iter4_reg[20]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_pp0_iter4_reg_reg[21] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_V_reg_580[21]),
        .Q(exp_x_msb_1_V_reg_580_pp0_iter4_reg[21]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_pp0_iter4_reg_reg[22] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_V_reg_580[22]),
        .Q(exp_x_msb_1_V_reg_580_pp0_iter4_reg[22]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_pp0_iter4_reg_reg[23] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_V_reg_580[23]),
        .Q(exp_x_msb_1_V_reg_580_pp0_iter4_reg[23]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_pp0_iter4_reg_reg[24] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_V_reg_580[24]),
        .Q(exp_x_msb_1_V_reg_580_pp0_iter4_reg[24]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_V_reg_580[2]),
        .Q(exp_x_msb_1_V_reg_580_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_V_reg_580[3]),
        .Q(exp_x_msb_1_V_reg_580_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_V_reg_580[4]),
        .Q(exp_x_msb_1_V_reg_580_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_V_reg_580[5]),
        .Q(exp_x_msb_1_V_reg_580_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_V_reg_580[6]),
        .Q(exp_x_msb_1_V_reg_580_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_V_reg_580[7]),
        .Q(exp_x_msb_1_V_reg_580_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_V_reg_580[8]),
        .Q(exp_x_msb_1_V_reg_580_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_V_reg_580[9]),
        .Q(exp_x_msb_1_V_reg_580_pp0_iter4_reg[9]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_reg[0] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_table_V_U_n_25),
        .Q(exp_x_msb_1_V_reg_580[0]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_reg[10] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_table_V_U_n_15),
        .Q(exp_x_msb_1_V_reg_580[10]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_reg[11] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_table_V_U_n_14),
        .Q(exp_x_msb_1_V_reg_580[11]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_reg[12] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_table_V_U_n_13),
        .Q(exp_x_msb_1_V_reg_580[12]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_reg[13] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_table_V_U_n_12),
        .Q(exp_x_msb_1_V_reg_580[13]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_reg[14] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_table_V_U_n_11),
        .Q(exp_x_msb_1_V_reg_580[14]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_reg[15] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_table_V_U_n_10),
        .Q(exp_x_msb_1_V_reg_580[15]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_reg[16] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_table_V_U_n_9),
        .Q(exp_x_msb_1_V_reg_580[16]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_reg[17] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_table_V_U_n_8),
        .Q(exp_x_msb_1_V_reg_580[17]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_reg[18] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_table_V_U_n_7),
        .Q(exp_x_msb_1_V_reg_580[18]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_reg[19] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_table_V_U_n_6),
        .Q(exp_x_msb_1_V_reg_580[19]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_reg[1] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_table_V_U_n_24),
        .Q(exp_x_msb_1_V_reg_580[1]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_reg[20] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_table_V_U_n_5),
        .Q(exp_x_msb_1_V_reg_580[20]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_reg[21] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_table_V_U_n_4),
        .Q(exp_x_msb_1_V_reg_580[21]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_reg[22] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_table_V_U_n_3),
        .Q(exp_x_msb_1_V_reg_580[22]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_reg[23] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_table_V_U_n_2),
        .Q(exp_x_msb_1_V_reg_580[23]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_reg[24] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_table_V_U_n_1),
        .Q(exp_x_msb_1_V_reg_580[24]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_reg[2] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_table_V_U_n_23),
        .Q(exp_x_msb_1_V_reg_580[2]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_reg[3] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_table_V_U_n_22),
        .Q(exp_x_msb_1_V_reg_580[3]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_reg[4] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_table_V_U_n_21),
        .Q(exp_x_msb_1_V_reg_580[4]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_reg[5] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_table_V_U_n_20),
        .Q(exp_x_msb_1_V_reg_580[5]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_reg[6] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_table_V_U_n_19),
        .Q(exp_x_msb_1_V_reg_580[6]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_reg[7] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_table_V_U_n_18),
        .Q(exp_x_msb_1_V_reg_580[7]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_reg[8] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_table_V_U_n_17),
        .Q(exp_x_msb_1_V_reg_580[8]),
        .R(1'b0));
  FDRE \exp_x_msb_1_V_reg_580_reg[9] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_1_table_V_U_n_16),
        .Q(exp_x_msb_1_V_reg_580[9]),
        .R(1'b0));
  design_1_yolo_yolo_top_0_0_yolo_yolo_top_exp_16_8_s_exp_x_msb_1_table_V_ROM_AUTO_1R exp_x_msb_1_table_V_U
       (.D({mul_25ns_25ns_50_1_1_U2_n_0,mul_25ns_25ns_50_1_1_U2_n_1,mul_25ns_25ns_50_1_1_U2_n_2,mul_25ns_25ns_50_1_1_U2_n_3,mul_25ns_25ns_50_1_1_U2_n_4,mul_25ns_25ns_50_1_1_U2_n_5,mul_25ns_25ns_50_1_1_U2_n_6,mul_25ns_25ns_50_1_1_U2_n_7,mul_25ns_25ns_50_1_1_U2_n_8,mul_25ns_25ns_50_1_1_U2_n_9,mul_25ns_25ns_50_1_1_U2_n_10,mul_25ns_25ns_50_1_1_U2_n_11,mul_25ns_25ns_50_1_1_U2_n_12,mul_25ns_25ns_50_1_1_U2_n_13,mul_25ns_25ns_50_1_1_U2_n_14,mul_25ns_25ns_50_1_1_U2_n_15,mul_25ns_25ns_50_1_1_U2_n_16,mul_25ns_25ns_50_1_1_U2_n_17,mul_25ns_25ns_50_1_1_U2_n_18,mul_25ns_25ns_50_1_1_U2_n_19,mul_25ns_25ns_50_1_1_U2_n_20,mul_25ns_25ns_50_1_1_U2_n_21,mul_25ns_25ns_50_1_1_U2_n_22,mul_25ns_25ns_50_1_1_U2_n_23,mul_25ns_25ns_50_1_1_U2_n_24}),
        .Q({Q[3:2],Q[0]}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .exp_x_msb_1_table_V_ce0(exp_x_msb_1_table_V_ce0),
        .\q0_reg[24]_0 ({exp_x_msb_1_table_V_U_n_1,exp_x_msb_1_table_V_U_n_2,exp_x_msb_1_table_V_U_n_3,exp_x_msb_1_table_V_U_n_4,exp_x_msb_1_table_V_U_n_5,exp_x_msb_1_table_V_U_n_6,exp_x_msb_1_table_V_U_n_7,exp_x_msb_1_table_V_U_n_8,exp_x_msb_1_table_V_U_n_9,exp_x_msb_1_table_V_U_n_10,exp_x_msb_1_table_V_U_n_11,exp_x_msb_1_table_V_U_n_12,exp_x_msb_1_table_V_U_n_13,exp_x_msb_1_table_V_U_n_14,exp_x_msb_1_table_V_U_n_15,exp_x_msb_1_table_V_U_n_16,exp_x_msb_1_table_V_U_n_17,exp_x_msb_1_table_V_U_n_18,exp_x_msb_1_table_V_U_n_19,exp_x_msb_1_table_V_U_n_20,exp_x_msb_1_table_V_U_n_21,exp_x_msb_1_table_V_U_n_22,exp_x_msb_1_table_V_U_n_23,exp_x_msb_1_table_V_U_n_24,exp_x_msb_1_table_V_U_n_25}),
        .\q0_reg[24]_1 (\ap_CS_fsm_reg[1] ));
  FDRE \exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_V_reg_559[0]),
        .Q(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_V_reg_559[10]),
        .Q(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[10]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_V_reg_559[11]),
        .Q(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[11]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_V_reg_559[12]),
        .Q(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[12]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_V_reg_559[13]),
        .Q(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[13]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_V_reg_559[14]),
        .Q(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[14]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_V_reg_559[15]),
        .Q(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[15]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_V_reg_559[16]),
        .Q(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[16]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_V_reg_559[17]),
        .Q(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[17]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_V_reg_559[18]),
        .Q(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[18]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg_reg[19] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_V_reg_559[19]),
        .Q(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[19]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_V_reg_559[1]),
        .Q(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg_reg[20] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_V_reg_559[20]),
        .Q(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[20]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg_reg[21] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_V_reg_559[21]),
        .Q(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[21]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg_reg[22] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_V_reg_559[22]),
        .Q(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[22]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg_reg[23] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_V_reg_559[23]),
        .Q(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[23]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg_reg[24] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_V_reg_559[24]),
        .Q(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[24]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_V_reg_559[2]),
        .Q(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_V_reg_559[3]),
        .Q(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_V_reg_559[4]),
        .Q(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_V_reg_559[5]),
        .Q(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_V_reg_559[6]),
        .Q(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_V_reg_559[7]),
        .Q(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_V_reg_559[8]),
        .Q(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[8]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_V_reg_559[9]),
        .Q(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[9]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_reg[0] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_table_V_U_n_28),
        .Q(exp_x_msb_2_m_1_V_reg_559[0]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_reg[10] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_table_V_U_n_18),
        .Q(exp_x_msb_2_m_1_V_reg_559[10]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_reg[11] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_table_V_U_n_17),
        .Q(exp_x_msb_2_m_1_V_reg_559[11]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_reg[12] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_table_V_U_n_16),
        .Q(exp_x_msb_2_m_1_V_reg_559[12]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_reg[13] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_table_V_U_n_15),
        .Q(exp_x_msb_2_m_1_V_reg_559[13]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_reg[14] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_table_V_U_n_14),
        .Q(exp_x_msb_2_m_1_V_reg_559[14]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_reg[15] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_table_V_U_n_13),
        .Q(exp_x_msb_2_m_1_V_reg_559[15]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_reg[16] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_table_V_U_n_12),
        .Q(exp_x_msb_2_m_1_V_reg_559[16]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_reg[17] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_table_V_U_n_11),
        .Q(exp_x_msb_2_m_1_V_reg_559[17]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_reg[18] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_table_V_U_n_10),
        .Q(exp_x_msb_2_m_1_V_reg_559[18]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_reg[19] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_table_V_U_n_9),
        .Q(exp_x_msb_2_m_1_V_reg_559[19]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_reg[1] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_table_V_U_n_27),
        .Q(exp_x_msb_2_m_1_V_reg_559[1]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_reg[20] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_table_V_U_n_8),
        .Q(exp_x_msb_2_m_1_V_reg_559[20]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_reg[21] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_table_V_U_n_7),
        .Q(exp_x_msb_2_m_1_V_reg_559[21]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_reg[22] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_table_V_U_n_6),
        .Q(exp_x_msb_2_m_1_V_reg_559[22]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_reg[23] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_table_V_U_n_5),
        .Q(exp_x_msb_2_m_1_V_reg_559[23]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_reg[24] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_table_V_U_n_4),
        .Q(exp_x_msb_2_m_1_V_reg_559[24]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_reg[2] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_table_V_U_n_26),
        .Q(exp_x_msb_2_m_1_V_reg_559[2]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_reg[3] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_table_V_U_n_25),
        .Q(exp_x_msb_2_m_1_V_reg_559[3]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_reg[4] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_table_V_U_n_24),
        .Q(exp_x_msb_2_m_1_V_reg_559[4]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_reg[5] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_table_V_U_n_23),
        .Q(exp_x_msb_2_m_1_V_reg_559[5]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_reg[6] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_table_V_U_n_22),
        .Q(exp_x_msb_2_m_1_V_reg_559[6]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_reg[7] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_table_V_U_n_21),
        .Q(exp_x_msb_2_m_1_V_reg_559[7]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_reg[8] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_table_V_U_n_20),
        .Q(exp_x_msb_2_m_1_V_reg_559[8]),
        .R(1'b0));
  FDRE \exp_x_msb_2_m_1_V_reg_559_reg[9] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(exp_x_msb_2_m_1_table_V_U_n_19),
        .Q(exp_x_msb_2_m_1_V_reg_559[9]),
        .R(1'b0));
  design_1_yolo_yolo_top_0_0_yolo_yolo_top_exp_16_8_s_exp_x_msb_2_m_1_table_V_ROM_AUTO_1R exp_x_msb_2_m_1_table_V_U
       (.\B_V_data_1_state_reg[1] (\B_V_data_1_state_reg[1] ),
        .D({mul_25ns_18ns_43_1_1_U1_n_0,mul_25ns_18ns_43_1_1_U1_n_1,mul_25ns_18ns_43_1_1_U1_n_2,mul_25ns_18ns_43_1_1_U1_n_3,mul_25ns_18ns_43_1_1_U1_n_4,mul_25ns_18ns_43_1_1_U1_n_5,mul_25ns_18ns_43_1_1_U1_n_6,mul_25ns_18ns_43_1_1_U1_n_7,mul_25ns_18ns_43_1_1_U1_n_8,mul_25ns_18ns_43_1_1_U1_n_9,mul_25ns_18ns_43_1_1_U1_n_10,mul_25ns_18ns_43_1_1_U1_n_11,mul_25ns_18ns_43_1_1_U1_n_12,mul_25ns_18ns_43_1_1_U1_n_13,mul_25ns_18ns_43_1_1_U1_n_14,mul_25ns_18ns_43_1_1_U1_n_15,mul_25ns_18ns_43_1_1_U1_n_16,mul_25ns_18ns_43_1_1_U1_n_17,mul_25ns_18ns_43_1_1_U1_n_18,mul_25ns_18ns_43_1_1_U1_n_19,mul_25ns_18ns_43_1_1_U1_n_20,mul_25ns_18ns_43_1_1_U1_n_21,mul_25ns_18ns_43_1_1_U1_n_22,mul_25ns_18ns_43_1_1_U1_n_23,mul_25ns_18ns_43_1_1_U1_n_24}),
        .E(exp_x_msb_2_m_1_table_V_ce0),
        .Q(Q),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .grp_exp_16_8_s_fu_59_ap_start_reg(grp_exp_16_8_s_fu_59_ap_start_reg),
        .grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .inStream_TVALID_int_regslice(inStream_TVALID_int_regslice),
        .outStream_TREADY_int_regslice(outStream_TREADY_int_regslice),
        .\p_Result_1_reg_914_pp0_iter7_reg_reg[0] (\p_Result_1_reg_914_pp0_iter7_reg_reg[0] ),
        .\p_Result_1_reg_914_pp0_iter7_reg_reg[0]_0 (\p_Result_1_reg_914_pp0_iter7_reg_reg[0]_0 ),
        .\p_Result_1_reg_914_pp0_iter7_reg_reg[0]_1 (\p_Result_1_reg_914_pp0_iter7_reg_reg[0]_1 ),
        .\q0_reg[24]_0 ({exp_x_msb_2_m_1_table_V_U_n_4,exp_x_msb_2_m_1_table_V_U_n_5,exp_x_msb_2_m_1_table_V_U_n_6,exp_x_msb_2_m_1_table_V_U_n_7,exp_x_msb_2_m_1_table_V_U_n_8,exp_x_msb_2_m_1_table_V_U_n_9,exp_x_msb_2_m_1_table_V_U_n_10,exp_x_msb_2_m_1_table_V_U_n_11,exp_x_msb_2_m_1_table_V_U_n_12,exp_x_msb_2_m_1_table_V_U_n_13,exp_x_msb_2_m_1_table_V_U_n_14,exp_x_msb_2_m_1_table_V_U_n_15,exp_x_msb_2_m_1_table_V_U_n_16,exp_x_msb_2_m_1_table_V_U_n_17,exp_x_msb_2_m_1_table_V_U_n_18,exp_x_msb_2_m_1_table_V_U_n_19,exp_x_msb_2_m_1_table_V_U_n_20,exp_x_msb_2_m_1_table_V_U_n_21,exp_x_msb_2_m_1_table_V_U_n_22,exp_x_msb_2_m_1_table_V_U_n_23,exp_x_msb_2_m_1_table_V_U_n_24,exp_x_msb_2_m_1_table_V_U_n_25,exp_x_msb_2_m_1_table_V_U_n_26,exp_x_msb_2_m_1_table_V_U_n_27,exp_x_msb_2_m_1_table_V_U_n_28}));
  FDRE \f_x_lsb_V_reg_553_pp0_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(f_x_lsb_V_reg_553[10]),
        .Q(zext_ln1347_fu_364_p1[11]),
        .R(1'b0));
  FDRE \f_x_lsb_V_reg_553_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(f_x_lsb_V_reg_553[7]),
        .Q(zext_ln1347_fu_364_p1[8]),
        .R(1'b0));
  FDRE \f_x_lsb_V_reg_553_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(f_x_lsb_V_reg_553[9]),
        .Q(zext_ln1347_fu_364_p1[10]),
        .R(1'b0));
  FDRE \f_x_lsb_V_reg_553_reg[10] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(q0[10]),
        .Q(f_x_lsb_V_reg_553[10]),
        .R(1'b0));
  FDRE \f_x_lsb_V_reg_553_reg[7] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(q0[7]),
        .Q(f_x_lsb_V_reg_553[7]),
        .R(1'b0));
  FDRE \f_x_lsb_V_reg_553_reg[9] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(q0[9]),
        .Q(f_x_lsb_V_reg_553[9]),
        .R(1'b0));
  design_1_yolo_yolo_top_0_0_yolo_yolo_top_exp_16_8_s_f_x_lsb_table_V_ROM_AUTO_1R f_x_lsb_table_V_U
       (.E(exp_x_msb_2_m_1_table_V_ce0),
        .Q({q0[10:9],q0[7]}),
        .ap_clk(ap_clk),
        .\q0_reg[10]_0 (dout__0_0[1:0]));
  LUT1 #(
    .INIT(2'h1)) 
    grp_exp_16_8_s_fu_59_x_carry__2_i_1
       (.I0(\p_Result_s_reg_511_reg[0]_0 [1]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    grp_exp_16_8_s_fu_59_x_carry__2_i_2
       (.I0(\p_Result_s_reg_511_reg[0]_0 [0]),
        .O(S[0]));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/grp_exp_16_8_s_fu_59/icmp_ln1649_reg_522_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/grp_exp_16_8_s_fu_59/icmp_ln1649_reg_522_pp0_iter3_reg_reg[0]_srl4 " *) 
  SRL16E \icmp_ln1649_reg_522_pp0_iter3_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .CLK(ap_clk),
        .D(icmp_ln1649_fu_243_p2),
        .Q(\icmp_ln1649_reg_522_pp0_iter3_reg_reg[0]_srl4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \icmp_ln1649_reg_522_pp0_iter3_reg_reg[0]_srl4_i_1 
       (.I0(D[0]),
        .I1(dout__0[2]),
        .I2(\icmp_ln1649_reg_522_pp0_iter3_reg_reg[0]_srl4_i_2_n_0 ),
        .O(icmp_ln1649_fu_243_p2));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    \icmp_ln1649_reg_522_pp0_iter3_reg_reg[0]_srl4_i_2 
       (.I0(dout__0_0[2]),
        .I1(dout__0_0[1]),
        .I2(dout__0_0[3]),
        .I3(dout__0[0]),
        .I4(dout__0_0[0]),
        .I5(dout__0[1]),
        .O(\icmp_ln1649_reg_522_pp0_iter3_reg_reg[0]_srl4_i_2_n_0 ));
  FDRE \icmp_ln1649_reg_522_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(\icmp_ln1649_reg_522_pp0_iter3_reg_reg[0]_srl4_n_0 ),
        .Q(icmp_ln1649_reg_522_pp0_iter4_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000C000)) 
    \icmp_ln1653_reg_517[0]_i_1 
       (.I0(\icmp_ln1653_reg_517_reg_n_0_[0] ),
        .I1(D[3]),
        .I2(D[2]),
        .I3(D[1]),
        .I4(\icmp_ln1653_reg_517_reg[0]_0 ),
        .I5(\ap_CS_fsm_reg[3] ),
        .O(\icmp_ln1653_reg_517[0]_i_1_n_0 ));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/grp_exp_16_8_s_fu_59/icmp_ln1653_reg_517_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/grp_exp_16_8_s_fu_59/icmp_ln1653_reg_517_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \icmp_ln1653_reg_517_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .CLK(ap_clk),
        .D(\icmp_ln1653_reg_517_reg_n_0_[0] ),
        .Q(\icmp_ln1653_reg_517_pp0_iter3_reg_reg[0]_srl3_n_0 ));
  FDRE \icmp_ln1653_reg_517_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(\icmp_ln1653_reg_517_pp0_iter3_reg_reg[0]_srl3_n_0 ),
        .Q(icmp_ln1653_reg_517_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln1653_reg_517_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1653_reg_517[0]_i_1_n_0 ),
        .Q(\icmp_ln1653_reg_517_reg_n_0_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    \loop[1].remd_tmp[2][0]_i_2 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\ap_CS_fsm_reg[3] ));
  design_1_yolo_yolo_top_0_0_yolo_yolo_top_mul_25ns_18ns_43_1_1 mul_25ns_18ns_43_1_1_U1
       (.A({trunc_ln594_1_reg_532,q0[10:9],q0[7]}),
        .D({mul_25ns_18ns_43_1_1_U1_n_0,mul_25ns_18ns_43_1_1_U1_n_1,mul_25ns_18ns_43_1_1_U1_n_2,mul_25ns_18ns_43_1_1_U1_n_3,mul_25ns_18ns_43_1_1_U1_n_4,mul_25ns_18ns_43_1_1_U1_n_5,mul_25ns_18ns_43_1_1_U1_n_6,mul_25ns_18ns_43_1_1_U1_n_7,mul_25ns_18ns_43_1_1_U1_n_8,mul_25ns_18ns_43_1_1_U1_n_9,mul_25ns_18ns_43_1_1_U1_n_10,mul_25ns_18ns_43_1_1_U1_n_11,mul_25ns_18ns_43_1_1_U1_n_12,mul_25ns_18ns_43_1_1_U1_n_13,mul_25ns_18ns_43_1_1_U1_n_14,mul_25ns_18ns_43_1_1_U1_n_15,mul_25ns_18ns_43_1_1_U1_n_16,mul_25ns_18ns_43_1_1_U1_n_17,mul_25ns_18ns_43_1_1_U1_n_18,mul_25ns_18ns_43_1_1_U1_n_19,mul_25ns_18ns_43_1_1_U1_n_20,mul_25ns_18ns_43_1_1_U1_n_21,mul_25ns_18ns_43_1_1_U1_n_22,mul_25ns_18ns_43_1_1_U1_n_23,mul_25ns_18ns_43_1_1_U1_n_24}),
        .DI(mul_25ns_18ns_43_1_1_U1_n_46),
        .E(exp_x_msb_2_m_1_table_V_ce0),
        .P({trunc_ln1_reg_565[18:8],trunc_ln1_reg_565[6:0]}),
        .Q(exp_x_msb_2_m_1_V_reg_559_pp0_iter2_reg[7:4]),
        .S({mul_25ns_18ns_43_1_1_U1_n_43,mul_25ns_18ns_43_1_1_U1_n_44,mul_25ns_18ns_43_1_1_U1_n_45}),
        .ap_clk(ap_clk),
        .grp_logistic_activate_fu_299_ap_ce(grp_logistic_activate_fu_299_ap_ce),
        .sel({dout__0,dout__0_0[3:2]}));
  design_1_yolo_yolo_top_0_0_yolo_yolo_top_mul_25ns_25ns_50_1_1 mul_25ns_25ns_50_1_1_U2
       (.D({mul_25ns_25ns_50_1_1_U2_n_0,mul_25ns_25ns_50_1_1_U2_n_1,mul_25ns_25ns_50_1_1_U2_n_2,mul_25ns_25ns_50_1_1_U2_n_3,mul_25ns_25ns_50_1_1_U2_n_4,mul_25ns_25ns_50_1_1_U2_n_5,mul_25ns_25ns_50_1_1_U2_n_6,mul_25ns_25ns_50_1_1_U2_n_7,mul_25ns_25ns_50_1_1_U2_n_8,mul_25ns_25ns_50_1_1_U2_n_9,mul_25ns_25ns_50_1_1_U2_n_10,mul_25ns_25ns_50_1_1_U2_n_11,mul_25ns_25ns_50_1_1_U2_n_12,mul_25ns_25ns_50_1_1_U2_n_13,mul_25ns_25ns_50_1_1_U2_n_14,mul_25ns_25ns_50_1_1_U2_n_15,mul_25ns_25ns_50_1_1_U2_n_16,mul_25ns_25ns_50_1_1_U2_n_17,mul_25ns_25ns_50_1_1_U2_n_18,mul_25ns_25ns_50_1_1_U2_n_19,mul_25ns_25ns_50_1_1_U2_n_20,mul_25ns_25ns_50_1_1_U2_n_21,mul_25ns_25ns_50_1_1_U2_n_22,mul_25ns_25ns_50_1_1_U2_n_23,mul_25ns_25ns_50_1_1_U2_n_24}),
        .ap_clk(ap_clk),
        .dout(dout),
        .exp_x_msb_1_table_V_ce0(exp_x_msb_1_table_V_ce0),
        .exp_x_msb_2_lsb_m_1_V_fu_378_p2(exp_x_msb_2_lsb_m_1_V_fu_378_p2),
        .grp_logistic_activate_fu_299_ap_ce(grp_logistic_activate_fu_299_ap_ce),
        .sel(sel));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/grp_exp_16_8_s_fu_59/or_ln202_2_reg_548_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/grp_exp_16_8_s_fu_59/or_ln202_2_reg_548_pp0_iter3_reg_reg[0]_srl4 " *) 
  SRL16E \or_ln202_2_reg_548_pp0_iter3_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .CLK(ap_clk),
        .D(or_ln202_2_fu_303_p2),
        .Q(\or_ln202_2_reg_548_pp0_iter3_reg_reg[0]_srl4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFE)) 
    \or_ln202_2_reg_548_pp0_iter3_reg_reg[0]_srl4_i_1 
       (.I0(\icmp_ln1653_reg_517_reg[0]_0 ),
        .I1(O[1]),
        .I2(O[3]),
        .I3(O[0]),
        .I4(O[2]),
        .O(or_ln202_2_fu_303_p2));
  FDRE \or_ln202_2_reg_548_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(\or_ln202_2_reg_548_pp0_iter3_reg_reg[0]_srl4_n_0 ),
        .Q(or_ln202_2_reg_548_pp0_iter4_reg),
        .R(1'b0));
  FDRE \p_Result_s_reg_511_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(p_Result_s_reg_511),
        .Q(sel[4]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/grp_exp_16_8_s_fu_59/p_Result_s_reg_511_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/grp_exp_16_8_s_fu_59/p_Result_s_reg_511_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \p_Result_s_reg_511_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .CLK(ap_clk),
        .D(sel[4]),
        .Q(\p_Result_s_reg_511_pp0_iter3_reg_reg[0]_srl2_n_0 ));
  FDRE \p_Result_s_reg_511_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(\p_Result_s_reg_511_pp0_iter3_reg_reg[0]_srl2_n_0 ),
        .Q(p_Result_s_reg_511_pp0_iter4_reg),
        .R(1'b0));
  FDRE \p_Result_s_reg_511_reg[0] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(O[3]),
        .Q(p_Result_s_reg_511),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0F7F0F7F0F7F0F08)) 
    \rhs_reg_217[0]_i_1 
       (.I0(icmp_ln1649_reg_522_pp0_iter4_reg),
        .I1(icmp_ln1653_reg_517_pp0_iter4_reg),
        .I2(p_Result_s_reg_511_pp0_iter4_reg),
        .I3(or_ln202_2_reg_548_pp0_iter4_reg),
        .I4(\rhs_reg_217[14]_i_3_n_0 ),
        .I5(y_l_V_fu_422_p2[6]),
        .O(\icmp_ln1649_reg_522_pp0_iter4_reg_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'h0F7F0F7F0F7F0F08)) 
    \rhs_reg_217[10]_i_1 
       (.I0(icmp_ln1649_reg_522_pp0_iter4_reg),
        .I1(icmp_ln1653_reg_517_pp0_iter4_reg),
        .I2(p_Result_s_reg_511_pp0_iter4_reg),
        .I3(or_ln202_2_reg_548_pp0_iter4_reg),
        .I4(\rhs_reg_217[14]_i_3_n_0 ),
        .I5(y_l_V_fu_422_p2[16]),
        .O(\icmp_ln1649_reg_522_pp0_iter4_reg_reg[0]_0 [10]));
  LUT6 #(
    .INIT(64'h0F7F0F7F0F7F0F08)) 
    \rhs_reg_217[11]_i_1 
       (.I0(icmp_ln1649_reg_522_pp0_iter4_reg),
        .I1(icmp_ln1653_reg_517_pp0_iter4_reg),
        .I2(p_Result_s_reg_511_pp0_iter4_reg),
        .I3(or_ln202_2_reg_548_pp0_iter4_reg),
        .I4(\rhs_reg_217[14]_i_3_n_0 ),
        .I5(y_l_V_fu_422_p2[17]),
        .O(\icmp_ln1649_reg_522_pp0_iter4_reg_reg[0]_0 [11]));
  LUT6 #(
    .INIT(64'h0F7F0F7F0F7F0F08)) 
    \rhs_reg_217[12]_i_1 
       (.I0(icmp_ln1649_reg_522_pp0_iter4_reg),
        .I1(icmp_ln1653_reg_517_pp0_iter4_reg),
        .I2(p_Result_s_reg_511_pp0_iter4_reg),
        .I3(or_ln202_2_reg_548_pp0_iter4_reg),
        .I4(\rhs_reg_217[14]_i_3_n_0 ),
        .I5(y_l_V_fu_422_p2[18]),
        .O(\icmp_ln1649_reg_522_pp0_iter4_reg_reg[0]_0 [12]));
  LUT6 #(
    .INIT(64'h0F7F0F7F0F7F0F08)) 
    \rhs_reg_217[13]_i_1 
       (.I0(icmp_ln1649_reg_522_pp0_iter4_reg),
        .I1(icmp_ln1653_reg_517_pp0_iter4_reg),
        .I2(p_Result_s_reg_511_pp0_iter4_reg),
        .I3(or_ln202_2_reg_548_pp0_iter4_reg),
        .I4(\rhs_reg_217[14]_i_3_n_0 ),
        .I5(y_l_V_fu_422_p2[19]),
        .O(\icmp_ln1649_reg_522_pp0_iter4_reg_reg[0]_0 [13]));
  LUT6 #(
    .INIT(64'h0F7F0F7F0F7F0F08)) 
    \rhs_reg_217[14]_i_2 
       (.I0(icmp_ln1649_reg_522_pp0_iter4_reg),
        .I1(icmp_ln1653_reg_517_pp0_iter4_reg),
        .I2(p_Result_s_reg_511_pp0_iter4_reg),
        .I3(or_ln202_2_reg_548_pp0_iter4_reg),
        .I4(\rhs_reg_217[14]_i_3_n_0 ),
        .I5(y_l_V_fu_422_p2[20]),
        .O(\icmp_ln1649_reg_522_pp0_iter4_reg_reg[0]_0 [14]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rhs_reg_217[14]_i_3 
       (.I0(y_l_V_fu_422_p2[21]),
        .I1(y_l_V_fu_422_p2[23]),
        .I2(y_l_V_fu_422_p2[24]),
        .I3(y_l_V_fu_422_p2[22]),
        .O(\rhs_reg_217[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F7F0F7F0F7F0F08)) 
    \rhs_reg_217[1]_i_1 
       (.I0(icmp_ln1649_reg_522_pp0_iter4_reg),
        .I1(icmp_ln1653_reg_517_pp0_iter4_reg),
        .I2(p_Result_s_reg_511_pp0_iter4_reg),
        .I3(or_ln202_2_reg_548_pp0_iter4_reg),
        .I4(\rhs_reg_217[14]_i_3_n_0 ),
        .I5(y_l_V_fu_422_p2[7]),
        .O(\icmp_ln1649_reg_522_pp0_iter4_reg_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'h0F7F0F7F0F7F0F08)) 
    \rhs_reg_217[2]_i_1 
       (.I0(icmp_ln1649_reg_522_pp0_iter4_reg),
        .I1(icmp_ln1653_reg_517_pp0_iter4_reg),
        .I2(p_Result_s_reg_511_pp0_iter4_reg),
        .I3(or_ln202_2_reg_548_pp0_iter4_reg),
        .I4(\rhs_reg_217[14]_i_3_n_0 ),
        .I5(y_l_V_fu_422_p2[8]),
        .O(\icmp_ln1649_reg_522_pp0_iter4_reg_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'h0F7F0F7F0F7F0F08)) 
    \rhs_reg_217[3]_i_1 
       (.I0(icmp_ln1649_reg_522_pp0_iter4_reg),
        .I1(icmp_ln1653_reg_517_pp0_iter4_reg),
        .I2(p_Result_s_reg_511_pp0_iter4_reg),
        .I3(or_ln202_2_reg_548_pp0_iter4_reg),
        .I4(\rhs_reg_217[14]_i_3_n_0 ),
        .I5(y_l_V_fu_422_p2[9]),
        .O(\icmp_ln1649_reg_522_pp0_iter4_reg_reg[0]_0 [3]));
  LUT6 #(
    .INIT(64'h0F7F0F7F0F7F0F08)) 
    \rhs_reg_217[4]_i_1 
       (.I0(icmp_ln1649_reg_522_pp0_iter4_reg),
        .I1(icmp_ln1653_reg_517_pp0_iter4_reg),
        .I2(p_Result_s_reg_511_pp0_iter4_reg),
        .I3(or_ln202_2_reg_548_pp0_iter4_reg),
        .I4(\rhs_reg_217[14]_i_3_n_0 ),
        .I5(y_l_V_fu_422_p2[10]),
        .O(\icmp_ln1649_reg_522_pp0_iter4_reg_reg[0]_0 [4]));
  LUT6 #(
    .INIT(64'h0F7F0F7F0F7F0F08)) 
    \rhs_reg_217[5]_i_1 
       (.I0(icmp_ln1649_reg_522_pp0_iter4_reg),
        .I1(icmp_ln1653_reg_517_pp0_iter4_reg),
        .I2(p_Result_s_reg_511_pp0_iter4_reg),
        .I3(or_ln202_2_reg_548_pp0_iter4_reg),
        .I4(\rhs_reg_217[14]_i_3_n_0 ),
        .I5(y_l_V_fu_422_p2[11]),
        .O(\icmp_ln1649_reg_522_pp0_iter4_reg_reg[0]_0 [5]));
  LUT6 #(
    .INIT(64'h0F7F0F7F0F7F0F08)) 
    \rhs_reg_217[6]_i_1 
       (.I0(icmp_ln1649_reg_522_pp0_iter4_reg),
        .I1(icmp_ln1653_reg_517_pp0_iter4_reg),
        .I2(p_Result_s_reg_511_pp0_iter4_reg),
        .I3(or_ln202_2_reg_548_pp0_iter4_reg),
        .I4(\rhs_reg_217[14]_i_3_n_0 ),
        .I5(y_l_V_fu_422_p2[12]),
        .O(\icmp_ln1649_reg_522_pp0_iter4_reg_reg[0]_0 [6]));
  LUT6 #(
    .INIT(64'h0F7F0F7F0F7F0F08)) 
    \rhs_reg_217[7]_i_1 
       (.I0(icmp_ln1649_reg_522_pp0_iter4_reg),
        .I1(icmp_ln1653_reg_517_pp0_iter4_reg),
        .I2(p_Result_s_reg_511_pp0_iter4_reg),
        .I3(or_ln202_2_reg_548_pp0_iter4_reg),
        .I4(\rhs_reg_217[14]_i_3_n_0 ),
        .I5(y_l_V_fu_422_p2[13]),
        .O(\icmp_ln1649_reg_522_pp0_iter4_reg_reg[0]_0 [7]));
  LUT6 #(
    .INIT(64'h0F7F0F7F0F7F0F08)) 
    \rhs_reg_217[8]_i_1 
       (.I0(icmp_ln1649_reg_522_pp0_iter4_reg),
        .I1(icmp_ln1653_reg_517_pp0_iter4_reg),
        .I2(p_Result_s_reg_511_pp0_iter4_reg),
        .I3(or_ln202_2_reg_548_pp0_iter4_reg),
        .I4(\rhs_reg_217[14]_i_3_n_0 ),
        .I5(y_l_V_fu_422_p2[14]),
        .O(\icmp_ln1649_reg_522_pp0_iter4_reg_reg[0]_0 [8]));
  LUT6 #(
    .INIT(64'h0F7F0F7F0F7F0F08)) 
    \rhs_reg_217[9]_i_1 
       (.I0(icmp_ln1649_reg_522_pp0_iter4_reg),
        .I1(icmp_ln1653_reg_517_pp0_iter4_reg),
        .I2(p_Result_s_reg_511_pp0_iter4_reg),
        .I3(or_ln202_2_reg_548_pp0_iter4_reg),
        .I4(\rhs_reg_217[14]_i_3_n_0 ),
        .I5(y_l_V_fu_422_p2[15]),
        .O(\icmp_ln1649_reg_522_pp0_iter4_reg_reg[0]_0 [9]));
  FDRE \tmp_reg_527_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(tmp_reg_527[0]),
        .Q(sel[0]),
        .R(1'b0));
  FDRE \tmp_reg_527_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(tmp_reg_527[1]),
        .Q(sel[1]),
        .R(1'b0));
  FDRE \tmp_reg_527_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(tmp_reg_527[2]),
        .Q(sel[2]),
        .R(1'b0));
  FDRE \tmp_reg_527_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(tmp_reg_527[3]),
        .Q(sel[3]),
        .R(1'b0));
  FDRE \tmp_reg_527_reg[0] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(D[0]),
        .Q(tmp_reg_527[0]),
        .R(1'b0));
  FDRE \tmp_reg_527_reg[1] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(D[1]),
        .Q(tmp_reg_527[1]),
        .R(1'b0));
  FDRE \tmp_reg_527_reg[2] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(D[2]),
        .Q(tmp_reg_527[2]),
        .R(1'b0));
  FDRE \tmp_reg_527_reg[3] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(D[3]),
        .Q(tmp_reg_527[3]),
        .R(1'b0));
  FDRE \trunc_ln594_1_reg_532_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(trunc_ln594_1_reg_532[0]),
        .Q(trunc_ln594_1_reg_532_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln594_1_reg_532_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(trunc_ln594_1_reg_532[1]),
        .Q(trunc_ln594_1_reg_532_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln594_1_reg_532_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(trunc_ln594_1_reg_532_pp0_iter1_reg[0]),
        .Q(zext_ln1347_fu_364_p1[17]),
        .R(1'b0));
  FDRE \trunc_ln594_1_reg_532_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(trunc_ln594_1_reg_532_pp0_iter1_reg[1]),
        .Q(zext_ln1347_fu_364_p1[18]),
        .R(1'b0));
  FDRE \trunc_ln594_1_reg_532_reg[0] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(dout__0_0[0]),
        .Q(trunc_ln594_1_reg_532[0]),
        .R(1'b0));
  FDRE \trunc_ln594_1_reg_532_reg[1] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(dout__0_0[1]),
        .Q(trunc_ln594_1_reg_532[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 y_l_V_fu_422_p2_carry
       (.CI(1'b0),
        .CO({y_l_V_fu_422_p2_carry_n_0,y_l_V_fu_422_p2_carry_n_1,y_l_V_fu_422_p2_carry_n_2,y_l_V_fu_422_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(exp_x_msb_1_V_reg_580_pp0_iter4_reg[3:0]),
        .O(NLW_y_l_V_fu_422_p2_carry_O_UNCONNECTED[3:0]),
        .S({y_l_V_fu_422_p2_carry_i_1_n_0,y_l_V_fu_422_p2_carry_i_2_n_0,y_l_V_fu_422_p2_carry_i_3_n_0,y_l_V_fu_422_p2_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 y_l_V_fu_422_p2_carry__0
       (.CI(y_l_V_fu_422_p2_carry_n_0),
        .CO({y_l_V_fu_422_p2_carry__0_n_0,y_l_V_fu_422_p2_carry__0_n_1,y_l_V_fu_422_p2_carry__0_n_2,y_l_V_fu_422_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(exp_x_msb_1_V_reg_580_pp0_iter4_reg[7:4]),
        .O({y_l_V_fu_422_p2[7:6],NLW_y_l_V_fu_422_p2_carry__0_O_UNCONNECTED[1:0]}),
        .S({y_l_V_fu_422_p2_carry__0_i_1_n_0,y_l_V_fu_422_p2_carry__0_i_2_n_0,y_l_V_fu_422_p2_carry__0_i_3_n_0,y_l_V_fu_422_p2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    y_l_V_fu_422_p2_carry__0_i_1
       (.I0(exp_x_msb_1_V_reg_580_pp0_iter4_reg[7]),
        .I1(y_lo_s_V_reg_586[7]),
        .O(y_l_V_fu_422_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    y_l_V_fu_422_p2_carry__0_i_2
       (.I0(exp_x_msb_1_V_reg_580_pp0_iter4_reg[6]),
        .I1(y_lo_s_V_reg_586[6]),
        .O(y_l_V_fu_422_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    y_l_V_fu_422_p2_carry__0_i_3
       (.I0(exp_x_msb_1_V_reg_580_pp0_iter4_reg[5]),
        .I1(y_lo_s_V_reg_586[5]),
        .O(y_l_V_fu_422_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    y_l_V_fu_422_p2_carry__0_i_4
       (.I0(exp_x_msb_1_V_reg_580_pp0_iter4_reg[4]),
        .I1(y_lo_s_V_reg_586[4]),
        .O(y_l_V_fu_422_p2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 y_l_V_fu_422_p2_carry__1
       (.CI(y_l_V_fu_422_p2_carry__0_n_0),
        .CO({y_l_V_fu_422_p2_carry__1_n_0,y_l_V_fu_422_p2_carry__1_n_1,y_l_V_fu_422_p2_carry__1_n_2,y_l_V_fu_422_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(exp_x_msb_1_V_reg_580_pp0_iter4_reg[11:8]),
        .O(y_l_V_fu_422_p2[11:8]),
        .S({y_l_V_fu_422_p2_carry__1_i_1_n_0,y_l_V_fu_422_p2_carry__1_i_2_n_0,y_l_V_fu_422_p2_carry__1_i_3_n_0,y_l_V_fu_422_p2_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    y_l_V_fu_422_p2_carry__1_i_1
       (.I0(exp_x_msb_1_V_reg_580_pp0_iter4_reg[11]),
        .I1(y_lo_s_V_reg_586[11]),
        .O(y_l_V_fu_422_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    y_l_V_fu_422_p2_carry__1_i_2
       (.I0(exp_x_msb_1_V_reg_580_pp0_iter4_reg[10]),
        .I1(y_lo_s_V_reg_586[10]),
        .O(y_l_V_fu_422_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    y_l_V_fu_422_p2_carry__1_i_3
       (.I0(exp_x_msb_1_V_reg_580_pp0_iter4_reg[9]),
        .I1(y_lo_s_V_reg_586[9]),
        .O(y_l_V_fu_422_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    y_l_V_fu_422_p2_carry__1_i_4
       (.I0(exp_x_msb_1_V_reg_580_pp0_iter4_reg[8]),
        .I1(y_lo_s_V_reg_586[8]),
        .O(y_l_V_fu_422_p2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 y_l_V_fu_422_p2_carry__2
       (.CI(y_l_V_fu_422_p2_carry__1_n_0),
        .CO({y_l_V_fu_422_p2_carry__2_n_0,y_l_V_fu_422_p2_carry__2_n_1,y_l_V_fu_422_p2_carry__2_n_2,y_l_V_fu_422_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(exp_x_msb_1_V_reg_580_pp0_iter4_reg[15:12]),
        .O(y_l_V_fu_422_p2[15:12]),
        .S({y_l_V_fu_422_p2_carry__2_i_1_n_0,y_l_V_fu_422_p2_carry__2_i_2_n_0,y_l_V_fu_422_p2_carry__2_i_3_n_0,y_l_V_fu_422_p2_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    y_l_V_fu_422_p2_carry__2_i_1
       (.I0(exp_x_msb_1_V_reg_580_pp0_iter4_reg[15]),
        .I1(y_lo_s_V_reg_586[15]),
        .O(y_l_V_fu_422_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    y_l_V_fu_422_p2_carry__2_i_2
       (.I0(exp_x_msb_1_V_reg_580_pp0_iter4_reg[14]),
        .I1(y_lo_s_V_reg_586[14]),
        .O(y_l_V_fu_422_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    y_l_V_fu_422_p2_carry__2_i_3
       (.I0(exp_x_msb_1_V_reg_580_pp0_iter4_reg[13]),
        .I1(y_lo_s_V_reg_586[13]),
        .O(y_l_V_fu_422_p2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    y_l_V_fu_422_p2_carry__2_i_4
       (.I0(exp_x_msb_1_V_reg_580_pp0_iter4_reg[12]),
        .I1(y_lo_s_V_reg_586[12]),
        .O(y_l_V_fu_422_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 y_l_V_fu_422_p2_carry__3
       (.CI(y_l_V_fu_422_p2_carry__2_n_0),
        .CO({y_l_V_fu_422_p2_carry__3_n_0,y_l_V_fu_422_p2_carry__3_n_1,y_l_V_fu_422_p2_carry__3_n_2,y_l_V_fu_422_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(exp_x_msb_1_V_reg_580_pp0_iter4_reg[19:16]),
        .O(y_l_V_fu_422_p2[19:16]),
        .S({y_l_V_fu_422_p2_carry__3_i_1_n_0,y_l_V_fu_422_p2_carry__3_i_2_n_0,y_l_V_fu_422_p2_carry__3_i_3_n_0,y_l_V_fu_422_p2_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    y_l_V_fu_422_p2_carry__3_i_1
       (.I0(exp_x_msb_1_V_reg_580_pp0_iter4_reg[19]),
        .I1(y_lo_s_V_reg_586[19]),
        .O(y_l_V_fu_422_p2_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    y_l_V_fu_422_p2_carry__3_i_2
       (.I0(exp_x_msb_1_V_reg_580_pp0_iter4_reg[18]),
        .I1(y_lo_s_V_reg_586[18]),
        .O(y_l_V_fu_422_p2_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    y_l_V_fu_422_p2_carry__3_i_3
       (.I0(exp_x_msb_1_V_reg_580_pp0_iter4_reg[17]),
        .I1(y_lo_s_V_reg_586[17]),
        .O(y_l_V_fu_422_p2_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    y_l_V_fu_422_p2_carry__3_i_4
       (.I0(exp_x_msb_1_V_reg_580_pp0_iter4_reg[16]),
        .I1(y_lo_s_V_reg_586[16]),
        .O(y_l_V_fu_422_p2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 y_l_V_fu_422_p2_carry__4
       (.CI(y_l_V_fu_422_p2_carry__3_n_0),
        .CO({y_l_V_fu_422_p2_carry__4_n_0,y_l_V_fu_422_p2_carry__4_n_1,y_l_V_fu_422_p2_carry__4_n_2,y_l_V_fu_422_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(exp_x_msb_1_V_reg_580_pp0_iter4_reg[23:20]),
        .O(y_l_V_fu_422_p2[23:20]),
        .S({y_l_V_fu_422_p2_carry__4_i_1_n_0,y_l_V_fu_422_p2_carry__4_i_2_n_0,y_l_V_fu_422_p2_carry__4_i_3_n_0,y_l_V_fu_422_p2_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    y_l_V_fu_422_p2_carry__4_i_1
       (.I0(exp_x_msb_1_V_reg_580_pp0_iter4_reg[23]),
        .I1(y_lo_s_V_reg_586[23]),
        .O(y_l_V_fu_422_p2_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    y_l_V_fu_422_p2_carry__4_i_2
       (.I0(exp_x_msb_1_V_reg_580_pp0_iter4_reg[22]),
        .I1(y_lo_s_V_reg_586[22]),
        .O(y_l_V_fu_422_p2_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    y_l_V_fu_422_p2_carry__4_i_3
       (.I0(exp_x_msb_1_V_reg_580_pp0_iter4_reg[21]),
        .I1(y_lo_s_V_reg_586[21]),
        .O(y_l_V_fu_422_p2_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    y_l_V_fu_422_p2_carry__4_i_4
       (.I0(exp_x_msb_1_V_reg_580_pp0_iter4_reg[20]),
        .I1(y_lo_s_V_reg_586[20]),
        .O(y_l_V_fu_422_p2_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 y_l_V_fu_422_p2_carry__5
       (.CI(y_l_V_fu_422_p2_carry__4_n_0),
        .CO(NLW_y_l_V_fu_422_p2_carry__5_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_y_l_V_fu_422_p2_carry__5_O_UNCONNECTED[3:1],y_l_V_fu_422_p2[24]}),
        .S({1'b0,1'b0,1'b0,y_l_V_fu_422_p2_carry__5_i_1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    y_l_V_fu_422_p2_carry__5_i_1
       (.I0(y_lo_s_V_reg_586[24]),
        .I1(exp_x_msb_1_V_reg_580_pp0_iter4_reg[24]),
        .O(y_l_V_fu_422_p2_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    y_l_V_fu_422_p2_carry_i_1
       (.I0(exp_x_msb_1_V_reg_580_pp0_iter4_reg[3]),
        .I1(y_lo_s_V_reg_586[3]),
        .O(y_l_V_fu_422_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    y_l_V_fu_422_p2_carry_i_2
       (.I0(exp_x_msb_1_V_reg_580_pp0_iter4_reg[2]),
        .I1(y_lo_s_V_reg_586[2]),
        .O(y_l_V_fu_422_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    y_l_V_fu_422_p2_carry_i_3
       (.I0(exp_x_msb_1_V_reg_580_pp0_iter4_reg[1]),
        .I1(y_lo_s_V_reg_586[1]),
        .O(y_l_V_fu_422_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    y_l_V_fu_422_p2_carry_i_4
       (.I0(exp_x_msb_1_V_reg_580_pp0_iter4_reg[0]),
        .I1(y_lo_s_V_reg_586[0]),
        .O(y_l_V_fu_422_p2_carry_i_4_n_0));
  FDRE \y_lo_s_V_reg_586_reg[0] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(dout[25]),
        .Q(y_lo_s_V_reg_586[0]),
        .R(1'b0));
  FDRE \y_lo_s_V_reg_586_reg[10] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(dout[35]),
        .Q(y_lo_s_V_reg_586[10]),
        .R(1'b0));
  FDRE \y_lo_s_V_reg_586_reg[11] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(dout[36]),
        .Q(y_lo_s_V_reg_586[11]),
        .R(1'b0));
  FDRE \y_lo_s_V_reg_586_reg[12] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(dout[37]),
        .Q(y_lo_s_V_reg_586[12]),
        .R(1'b0));
  FDRE \y_lo_s_V_reg_586_reg[13] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(dout[38]),
        .Q(y_lo_s_V_reg_586[13]),
        .R(1'b0));
  FDRE \y_lo_s_V_reg_586_reg[14] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(dout[39]),
        .Q(y_lo_s_V_reg_586[14]),
        .R(1'b0));
  FDRE \y_lo_s_V_reg_586_reg[15] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(dout[40]),
        .Q(y_lo_s_V_reg_586[15]),
        .R(1'b0));
  FDRE \y_lo_s_V_reg_586_reg[16] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(dout[41]),
        .Q(y_lo_s_V_reg_586[16]),
        .R(1'b0));
  FDRE \y_lo_s_V_reg_586_reg[17] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(dout[42]),
        .Q(y_lo_s_V_reg_586[17]),
        .R(1'b0));
  FDRE \y_lo_s_V_reg_586_reg[18] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(dout[43]),
        .Q(y_lo_s_V_reg_586[18]),
        .R(1'b0));
  FDRE \y_lo_s_V_reg_586_reg[19] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(dout[44]),
        .Q(y_lo_s_V_reg_586[19]),
        .R(1'b0));
  FDRE \y_lo_s_V_reg_586_reg[1] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(dout[26]),
        .Q(y_lo_s_V_reg_586[1]),
        .R(1'b0));
  FDRE \y_lo_s_V_reg_586_reg[20] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(dout[45]),
        .Q(y_lo_s_V_reg_586[20]),
        .R(1'b0));
  FDRE \y_lo_s_V_reg_586_reg[21] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(dout[46]),
        .Q(y_lo_s_V_reg_586[21]),
        .R(1'b0));
  FDRE \y_lo_s_V_reg_586_reg[22] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(dout[47]),
        .Q(y_lo_s_V_reg_586[22]),
        .R(1'b0));
  FDRE \y_lo_s_V_reg_586_reg[23] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(dout[48]),
        .Q(y_lo_s_V_reg_586[23]),
        .R(1'b0));
  FDRE \y_lo_s_V_reg_586_reg[24] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(dout[49]),
        .Q(y_lo_s_V_reg_586[24]),
        .R(1'b0));
  FDRE \y_lo_s_V_reg_586_reg[2] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(dout[27]),
        .Q(y_lo_s_V_reg_586[2]),
        .R(1'b0));
  FDRE \y_lo_s_V_reg_586_reg[3] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(dout[28]),
        .Q(y_lo_s_V_reg_586[3]),
        .R(1'b0));
  FDRE \y_lo_s_V_reg_586_reg[4] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(dout[29]),
        .Q(y_lo_s_V_reg_586[4]),
        .R(1'b0));
  FDRE \y_lo_s_V_reg_586_reg[5] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(dout[30]),
        .Q(y_lo_s_V_reg_586[5]),
        .R(1'b0));
  FDRE \y_lo_s_V_reg_586_reg[6] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(dout[31]),
        .Q(y_lo_s_V_reg_586[6]),
        .R(1'b0));
  FDRE \y_lo_s_V_reg_586_reg[7] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(dout[32]),
        .Q(y_lo_s_V_reg_586[7]),
        .R(1'b0));
  FDRE \y_lo_s_V_reg_586_reg[8] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(dout[33]),
        .Q(y_lo_s_V_reg_586[8]),
        .R(1'b0));
  FDRE \y_lo_s_V_reg_586_reg[9] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(dout[34]),
        .Q(y_lo_s_V_reg_586[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "yolo_yolo_top_exp_16_8_s_exp_x_msb_1_table_V_ROM_AUTO_1R" *) 
module design_1_yolo_yolo_top_0_0_yolo_yolo_top_exp_16_8_s_exp_x_msb_1_table_V_ROM_AUTO_1R
   (exp_x_msb_1_table_V_ce0,
    \q0_reg[24]_0 ,
    ap_enable_reg_pp0_iter2,
    Q,
    \q0_reg[24]_1 ,
    D,
    ap_clk);
  output exp_x_msb_1_table_V_ce0;
  output [24:0]\q0_reg[24]_0 ;
  input ap_enable_reg_pp0_iter2;
  input [2:0]Q;
  input \q0_reg[24]_1 ;
  input [24:0]D;
  input ap_clk;

  wire [24:0]D;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire exp_x_msb_1_table_V_ce0;
  wire [24:0]\q0_reg[24]_0 ;
  wire \q0_reg[24]_1 ;

  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    dout_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\q0_reg[24]_1 ),
        .O(exp_x_msb_1_table_V_ce0));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(exp_x_msb_1_table_V_ce0),
        .D(D[0]),
        .Q(\q0_reg[24]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(exp_x_msb_1_table_V_ce0),
        .D(D[10]),
        .Q(\q0_reg[24]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(exp_x_msb_1_table_V_ce0),
        .D(D[11]),
        .Q(\q0_reg[24]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(exp_x_msb_1_table_V_ce0),
        .D(D[12]),
        .Q(\q0_reg[24]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(exp_x_msb_1_table_V_ce0),
        .D(D[13]),
        .Q(\q0_reg[24]_0 [13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(exp_x_msb_1_table_V_ce0),
        .D(D[14]),
        .Q(\q0_reg[24]_0 [14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(exp_x_msb_1_table_V_ce0),
        .D(D[15]),
        .Q(\q0_reg[24]_0 [15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(exp_x_msb_1_table_V_ce0),
        .D(D[16]),
        .Q(\q0_reg[24]_0 [16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(exp_x_msb_1_table_V_ce0),
        .D(D[17]),
        .Q(\q0_reg[24]_0 [17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(exp_x_msb_1_table_V_ce0),
        .D(D[18]),
        .Q(\q0_reg[24]_0 [18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(exp_x_msb_1_table_V_ce0),
        .D(D[19]),
        .Q(\q0_reg[24]_0 [19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(exp_x_msb_1_table_V_ce0),
        .D(D[1]),
        .Q(\q0_reg[24]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(exp_x_msb_1_table_V_ce0),
        .D(D[20]),
        .Q(\q0_reg[24]_0 [20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(exp_x_msb_1_table_V_ce0),
        .D(D[21]),
        .Q(\q0_reg[24]_0 [21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(exp_x_msb_1_table_V_ce0),
        .D(D[22]),
        .Q(\q0_reg[24]_0 [22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(exp_x_msb_1_table_V_ce0),
        .D(D[23]),
        .Q(\q0_reg[24]_0 [23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(exp_x_msb_1_table_V_ce0),
        .D(D[24]),
        .Q(\q0_reg[24]_0 [24]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(exp_x_msb_1_table_V_ce0),
        .D(D[2]),
        .Q(\q0_reg[24]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(exp_x_msb_1_table_V_ce0),
        .D(D[3]),
        .Q(\q0_reg[24]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(exp_x_msb_1_table_V_ce0),
        .D(D[4]),
        .Q(\q0_reg[24]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(exp_x_msb_1_table_V_ce0),
        .D(D[5]),
        .Q(\q0_reg[24]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(exp_x_msb_1_table_V_ce0),
        .D(D[6]),
        .Q(\q0_reg[24]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(exp_x_msb_1_table_V_ce0),
        .D(D[7]),
        .Q(\q0_reg[24]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(exp_x_msb_1_table_V_ce0),
        .D(D[8]),
        .Q(\q0_reg[24]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(exp_x_msb_1_table_V_ce0),
        .D(D[9]),
        .Q(\q0_reg[24]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "yolo_yolo_top_exp_16_8_s_exp_x_msb_2_m_1_table_V_ROM_AUTO_1R" *) 
module design_1_yolo_yolo_top_0_0_yolo_yolo_top_exp_16_8_s_exp_x_msb_2_m_1_table_V_ROM_AUTO_1R
   (E,
    \ap_CS_fsm_reg[1] ,
    \B_V_data_1_state_reg[1] ,
    ap_enable_reg_pp0_iter0,
    \q0_reg[24]_0 ,
    grp_exp_16_8_s_fu_59_ap_start_reg,
    Q,
    outStream_TREADY_int_regslice,
    \p_Result_1_reg_914_pp0_iter7_reg_reg[0] ,
    \p_Result_1_reg_914_pp0_iter7_reg_reg[0]_0 ,
    \p_Result_1_reg_914_pp0_iter7_reg_reg[0]_1 ,
    inStream_TVALID_int_regslice,
    grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg,
    ap_enable_reg_pp0_iter0_reg,
    D,
    ap_clk);
  output [0:0]E;
  output \ap_CS_fsm_reg[1] ;
  output \B_V_data_1_state_reg[1] ;
  output ap_enable_reg_pp0_iter0;
  output [24:0]\q0_reg[24]_0 ;
  input grp_exp_16_8_s_fu_59_ap_start_reg;
  input [3:0]Q;
  input outStream_TREADY_int_regslice;
  input [0:0]\p_Result_1_reg_914_pp0_iter7_reg_reg[0] ;
  input \p_Result_1_reg_914_pp0_iter7_reg_reg[0]_0 ;
  input \p_Result_1_reg_914_pp0_iter7_reg_reg[0]_1 ;
  input inStream_TVALID_int_regslice;
  input grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg;
  input ap_enable_reg_pp0_iter0_reg;
  input [24:0]D;
  input ap_clk;

  wire \B_V_data_1_state_reg[1] ;
  wire [24:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire grp_exp_16_8_s_fu_59_ap_start_reg;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg;
  wire inStream_TVALID_int_regslice;
  wire outStream_TREADY_int_regslice;
  wire [0:0]\p_Result_1_reg_914_pp0_iter7_reg_reg[0] ;
  wire \p_Result_1_reg_914_pp0_iter7_reg_reg[0]_0 ;
  wire \p_Result_1_reg_914_pp0_iter7_reg_reg[0]_1 ;
  wire [24:0]\q0_reg[24]_0 ;

  LUT6 #(
    .INIT(64'h707070FF70707070)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(outStream_TREADY_int_regslice),
        .I1(\p_Result_1_reg_914_pp0_iter7_reg_reg[0] ),
        .I2(\p_Result_1_reg_914_pp0_iter7_reg_reg[0]_0 ),
        .I3(\p_Result_1_reg_914_pp0_iter7_reg_reg[0]_1 ),
        .I4(inStream_TVALID_int_regslice),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\B_V_data_1_state_reg[1] ));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1
       (.I0(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Result_1_reg_914_pp0_iter6_reg_reg[0]_srl6_i_1 
       (.I0(Q[1]),
        .I1(\B_V_data_1_state_reg[1] ),
        .O(\ap_CS_fsm_reg[1] ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \q0[10]_i_1 
       (.I0(grp_exp_16_8_s_fu_59_ap_start_reg),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\ap_CS_fsm_reg[1] ),
        .O(E));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\q0_reg[24]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\q0_reg[24]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\q0_reg[24]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\q0_reg[24]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\q0_reg[24]_0 [13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\q0_reg[24]_0 [14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\q0_reg[24]_0 [15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\q0_reg[24]_0 [16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\q0_reg[24]_0 [17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\q0_reg[24]_0 [18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\q0_reg[24]_0 [19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\q0_reg[24]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\q0_reg[24]_0 [20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\q0_reg[24]_0 [21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\q0_reg[24]_0 [22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\q0_reg[24]_0 [23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\q0_reg[24]_0 [24]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\q0_reg[24]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\q0_reg[24]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\q0_reg[24]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\q0_reg[24]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\q0_reg[24]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\q0_reg[24]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\q0_reg[24]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\q0_reg[24]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "yolo_yolo_top_exp_16_8_s_f_x_lsb_table_V_ROM_AUTO_1R" *) 
module design_1_yolo_yolo_top_0_0_yolo_yolo_top_exp_16_8_s_f_x_lsb_table_V_ROM_AUTO_1R
   (Q,
    E,
    ap_clk,
    \q0_reg[10]_0 );
  output [2:0]Q;
  input [0:0]E;
  input ap_clk;
  input [1:0]\q0_reg[10]_0 ;

  wire [0:0]E;
  wire [2:0]Q;
  wire ap_clk;
  wire [10:9]p_0_out;
  wire [1:0]\q0_reg[10]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    g0_b10__0
       (.I0(\q0_reg[10]_0 [0]),
        .I1(\q0_reg[10]_0 [1]),
        .O(p_0_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h4)) 
    g0_b9__0
       (.I0(\q0_reg[10]_0 [0]),
        .I1(\q0_reg[10]_0 [1]),
        .O(p_0_out[9]));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out[10]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[10]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out[9]),
        .Q(Q[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "yolo_yolo_top_flow_control_loop_pipe_sequential_init" *) 
module design_1_yolo_yolo_top_0_0_yolo_yolo_top_flow_control_loop_pipe_sequential_init
   (\ap_CS_fsm_reg[1] ,
    ap_loop_exit_ready_pp0_iter7_reg_reg,
    indvar_flatten_fu_164,
    p_Result_s_fu_451_p2,
    \input_ch_idx_fu_156_reg[2] ,
    \input_ch_idx_fu_156_reg[3] ,
    ap_sig_allocacmp_indvar_flatten_load1,
    zext_ln779_fu_435_p1,
    and_ln14_fu_403_p2,
    S,
    ap_sig_allocacmp_indvar_flatten15_load,
    \tmp_reg_229_reg[7] ,
    D,
    \indvar_flatten_fu_164_reg[8] ,
    grp_logistic_activate_fu_299_ap_start_reg_reg,
    dout,
    \indvar_flatten_fu_164_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    \ap_CS_fsm_reg[2] ,
    ap_loop_exit_ready_pp0_iter7_reg,
    ap_rst_n,
    ap_enable_reg_pp0_iter0,
    Q,
    \ap_CS_fsm_reg[2]_0 ,
    grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg,
    E,
    icmp_ln1027_1_reg_833,
    CO,
    \select_ln17_reg_848_reg[3] ,
    trunc_ln3_reg_214,
    \icmp_ln1027_reg_824_reg[0] ,
    P,
    \indvar_flatten_load_reg_819_reg[1] ,
    \indvar_flatten_load_reg_819_reg[2] ,
    \indvar_flatten_fu_164_reg[0]_0 ,
    \icmp_ln1027_1_reg_833_reg[0] ,
    \indvar_flatten_load_reg_819_reg[7] ,
    \indvar_flatten_load_reg_819_reg[8] ,
    \indvar_flatten_load_reg_819_reg[6] ,
    \indvar_flatten_load_reg_819_reg[4] ,
    \indvar_flatten_load_reg_819_reg[5] ,
    \indvar_flatten_load_reg_819_reg[3] ,
    grp_logistic_activate_fu_299_ap_start_reg_reg_0,
    grp_logistic_activate_fu_299_ap_start_reg,
    grp_logistic_activate_fu_299_ap_start_reg_reg_1,
    grp_logistic_activate_fu_299_ap_start_reg_reg_2,
    grp_logistic_activate_fu_299_ap_start_reg_reg_3,
    \indvar_flatten_fu_164_reg[0]_1 );
  output [0:0]\ap_CS_fsm_reg[1] ;
  output ap_loop_exit_ready_pp0_iter7_reg_reg;
  output [0:0]indvar_flatten_fu_164;
  output p_Result_s_fu_451_p2;
  output \input_ch_idx_fu_156_reg[2] ;
  output \input_ch_idx_fu_156_reg[3] ;
  output ap_sig_allocacmp_indvar_flatten_load1;
  output [1:0]zext_ln779_fu_435_p1;
  output and_ln14_fu_403_p2;
  output [3:0]S;
  output [12:0]ap_sig_allocacmp_indvar_flatten15_load;
  output [2:0]\tmp_reg_229_reg[7] ;
  output [0:0]D;
  output [8:0]\indvar_flatten_fu_164_reg[8] ;
  output grp_logistic_activate_fu_299_ap_start_reg_reg;
  output [0:0]dout;
  output \indvar_flatten_fu_164_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \ap_CS_fsm_reg[2] ;
  input ap_loop_exit_ready_pp0_iter7_reg;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter0;
  input [1:0]Q;
  input [1:0]\ap_CS_fsm_reg[2]_0 ;
  input grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg;
  input [0:0]E;
  input icmp_ln1027_1_reg_833;
  input [0:0]CO;
  input [3:0]\select_ln17_reg_848_reg[3] ;
  input [7:0]trunc_ln3_reg_214;
  input [12:0]\icmp_ln1027_reg_824_reg[0] ;
  input [12:0]P;
  input \indvar_flatten_load_reg_819_reg[1] ;
  input \indvar_flatten_load_reg_819_reg[2] ;
  input \indvar_flatten_fu_164_reg[0]_0 ;
  input [4:0]\icmp_ln1027_1_reg_833_reg[0] ;
  input \indvar_flatten_load_reg_819_reg[7] ;
  input \indvar_flatten_load_reg_819_reg[8] ;
  input \indvar_flatten_load_reg_819_reg[6] ;
  input \indvar_flatten_load_reg_819_reg[4] ;
  input \indvar_flatten_load_reg_819_reg[5] ;
  input \indvar_flatten_load_reg_819_reg[3] ;
  input grp_logistic_activate_fu_299_ap_start_reg_reg_0;
  input grp_logistic_activate_fu_299_ap_start_reg;
  input grp_logistic_activate_fu_299_ap_start_reg_reg_1;
  input grp_logistic_activate_fu_299_ap_start_reg_reg_2;
  input grp_logistic_activate_fu_299_ap_start_reg_reg_3;
  input [0:0]\indvar_flatten_fu_164_reg[0]_1 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [12:0]P;
  wire [1:0]Q;
  wire [3:0]S;
  wire and_ln14_fu_403_p2;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire [1:0]\ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_loop_exit_ready_pp0_iter7_reg;
  wire ap_loop_exit_ready_pp0_iter7_reg_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [12:0]ap_sig_allocacmp_indvar_flatten15_load;
  wire ap_sig_allocacmp_indvar_flatten_load1;
  wire [0:0]dout;
  wire grp_logistic_activate_fu_299_ap_start_reg;
  wire grp_logistic_activate_fu_299_ap_start_reg_reg;
  wire grp_logistic_activate_fu_299_ap_start_reg_reg_0;
  wire grp_logistic_activate_fu_299_ap_start_reg_reg_1;
  wire grp_logistic_activate_fu_299_ap_start_reg_reg_2;
  wire grp_logistic_activate_fu_299_ap_start_reg_reg_3;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg;
  wire icmp_ln1027_1_fu_385_p2_carry_i_4_n_0;
  wire icmp_ln1027_1_reg_833;
  wire [4:0]\icmp_ln1027_1_reg_833_reg[0] ;
  wire icmp_ln1027_fu_370_p2_carry_i_5_n_0;
  wire icmp_ln1027_fu_370_p2_carry_i_6_n_0;
  wire icmp_ln1027_fu_370_p2_carry_i_7_n_0;
  wire icmp_ln1027_fu_370_p2_carry_i_8_n_0;
  wire [12:0]\icmp_ln1027_reg_824_reg[0] ;
  wire [0:0]indvar_flatten_fu_164;
  wire \indvar_flatten_fu_164_reg[0] ;
  wire \indvar_flatten_fu_164_reg[0]_0 ;
  wire [0:0]\indvar_flatten_fu_164_reg[0]_1 ;
  wire [8:0]\indvar_flatten_fu_164_reg[8] ;
  wire \indvar_flatten_load_reg_819_reg[1] ;
  wire \indvar_flatten_load_reg_819_reg[2] ;
  wire \indvar_flatten_load_reg_819_reg[3] ;
  wire \indvar_flatten_load_reg_819_reg[4] ;
  wire \indvar_flatten_load_reg_819_reg[5] ;
  wire \indvar_flatten_load_reg_819_reg[6] ;
  wire \indvar_flatten_load_reg_819_reg[7] ;
  wire \indvar_flatten_load_reg_819_reg[8] ;
  wire \input_ch_idx_fu_156_reg[2] ;
  wire \input_ch_idx_fu_156_reg[3] ;
  wire p_Result_s_fu_451_p2;
  wire \p_Result_s_reg_861[0]_i_2_n_0 ;
  wire \p_Result_s_reg_861[0]_i_3_n_0 ;
  wire \p_Result_s_reg_861[0]_i_4_n_0 ;
  wire [3:0]\select_ln17_reg_848_reg[3] ;
  wire [2:0]\tmp_reg_229_reg[7] ;
  wire [7:0]trunc_ln3_reg_214;
  wire [1:0]zext_ln779_fu_435_p1;

  LUT4 #(
    .INIT(16'h2AAA)) 
    add_ln1027_1_fu_376_p2_carry__0_i_1
       (.I0(\icmp_ln1027_reg_824_reg[0] [8]),
        .I1(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_indvar_flatten15_load[8]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    add_ln1027_1_fu_376_p2_carry__0_i_2
       (.I0(\icmp_ln1027_reg_824_reg[0] [7]),
        .I1(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_indvar_flatten15_load[7]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    add_ln1027_1_fu_376_p2_carry__0_i_3
       (.I0(\icmp_ln1027_reg_824_reg[0] [6]),
        .I1(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_indvar_flatten15_load[6]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    add_ln1027_1_fu_376_p2_carry__0_i_4
       (.I0(\icmp_ln1027_reg_824_reg[0] [5]),
        .I1(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_indvar_flatten15_load[5]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    add_ln1027_1_fu_376_p2_carry__1_i_1
       (.I0(\icmp_ln1027_reg_824_reg[0] [12]),
        .I1(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_indvar_flatten15_load[12]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    add_ln1027_1_fu_376_p2_carry__1_i_2
       (.I0(\icmp_ln1027_reg_824_reg[0] [11]),
        .I1(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_indvar_flatten15_load[11]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    add_ln1027_1_fu_376_p2_carry__1_i_3
       (.I0(\icmp_ln1027_reg_824_reg[0] [10]),
        .I1(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_indvar_flatten15_load[10]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    add_ln1027_1_fu_376_p2_carry__1_i_4
       (.I0(\icmp_ln1027_reg_824_reg[0] [9]),
        .I1(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_indvar_flatten15_load[9]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    add_ln1027_1_fu_376_p2_carry_i_1
       (.I0(\icmp_ln1027_reg_824_reg[0] [0]),
        .I1(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_indvar_flatten15_load[0]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    add_ln1027_1_fu_376_p2_carry_i_2
       (.I0(\icmp_ln1027_reg_824_reg[0] [4]),
        .I1(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_indvar_flatten15_load[4]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    add_ln1027_1_fu_376_p2_carry_i_3
       (.I0(\icmp_ln1027_reg_824_reg[0] [3]),
        .I1(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_indvar_flatten15_load[3]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    add_ln1027_1_fu_376_p2_carry_i_4
       (.I0(\icmp_ln1027_reg_824_reg[0] [2]),
        .I1(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_indvar_flatten15_load[2]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    add_ln1027_1_fu_376_p2_carry_i_5
       (.I0(\icmp_ln1027_reg_824_reg[0] [1]),
        .I1(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(ap_sig_allocacmp_indvar_flatten15_load[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \add_ln1027_1_reg_828[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I2(\icmp_ln1027_reg_824_reg[0] [0]),
        .O(D));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \and_ln14_reg_842[0]_i_1 
       (.I0(CO),
        .I1(\select_ln17_reg_848_reg[3] [3]),
        .I2(ap_sig_allocacmp_indvar_flatten_load1),
        .I3(\select_ln17_reg_848_reg[3] [2]),
        .I4(\select_ln17_reg_848_reg[3] [0]),
        .I5(\select_ln17_reg_848_reg[3] [1]),
        .O(and_ln14_fu_403_p2));
  LUT6 #(
    .INIT(64'hBFAABFBFAAAAAAAA)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm_reg[2]_0 [0]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(ap_loop_exit_ready_pp0_iter7_reg),
        .I3(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[2]_0 [1]),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h7077)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(ap_loop_exit_ready_pp0_iter7_reg),
        .I2(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_loop_exit_ready_pp0_iter7_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    ap_done_cache_i_1
       (.I0(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(ap_loop_exit_ready_pp0_iter7_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8FFFFFFF8F8F8F8F)) 
    ap_loop_init_int_i_1
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(ap_loop_exit_ready_pp0_iter7_reg),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(ap_loop_init_int),
        .O(ap_loop_init_int_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFF8FFF8FFFFFFF8)) 
    grp_logistic_activate_fu_299_ap_start_reg_i_1
       (.I0(grp_logistic_activate_fu_299_ap_start_reg_reg_0),
        .I1(grp_logistic_activate_fu_299_ap_start_reg),
        .I2(grp_logistic_activate_fu_299_ap_start_reg_reg_1),
        .I3(grp_logistic_activate_fu_299_ap_start_reg_reg_2),
        .I4(grp_logistic_activate_fu_299_ap_start_reg_reg_3),
        .I5(p_Result_s_fu_451_p2),
        .O(grp_logistic_activate_fu_299_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h0000090055550009)) 
    icmp_ln1027_1_fu_385_p2_carry_i_1
       (.I0(\icmp_ln1027_1_reg_833_reg[0] [4]),
        .I1(\indvar_flatten_load_reg_819_reg[7] ),
        .I2(\indvar_flatten_load_reg_819_reg[8] ),
        .I3(\indvar_flatten_load_reg_819_reg[6] ),
        .I4(ap_sig_allocacmp_indvar_flatten_load1),
        .I5(\icmp_ln1027_1_reg_833_reg[0] [3]),
        .O(\tmp_reg_229_reg[7] [2]));
  LUT6 #(
    .INIT(64'h0000000021440065)) 
    icmp_ln1027_1_fu_385_p2_carry_i_2
       (.I0(\icmp_ln1027_1_reg_833_reg[0] [1]),
        .I1(ap_sig_allocacmp_indvar_flatten_load1),
        .I2(\indvar_flatten_load_reg_819_reg[4] ),
        .I3(\icmp_ln1027_1_reg_833_reg[0] [2]),
        .I4(\indvar_flatten_load_reg_819_reg[5] ),
        .I5(icmp_ln1027_1_fu_385_p2_carry_i_4_n_0),
        .O(\tmp_reg_229_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF0000000F1111111)) 
    icmp_ln1027_1_fu_385_p2_carry_i_3
       (.I0(\indvar_flatten_load_reg_819_reg[1] ),
        .I1(\indvar_flatten_load_reg_819_reg[2] ),
        .I2(ap_loop_init_int),
        .I3(Q[0]),
        .I4(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I5(\indvar_flatten_fu_164_reg[0]_0 ),
        .O(\tmp_reg_229_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h9555AAAA)) 
    icmp_ln1027_1_fu_385_p2_carry_i_4
       (.I0(\icmp_ln1027_1_reg_833_reg[0] [0]),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I4(\indvar_flatten_load_reg_819_reg[3] ),
        .O(icmp_ln1027_1_fu_385_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    icmp_ln1027_fu_370_p2_carry__0_i_1
       (.I0(P[12]),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I4(\icmp_ln1027_reg_824_reg[0] [12]),
        .O(dout));
  LUT6 #(
    .INIT(64'h0000000021440065)) 
    icmp_ln1027_fu_370_p2_carry_i_1
       (.I0(P[10]),
        .I1(ap_sig_allocacmp_indvar_flatten_load1),
        .I2(\icmp_ln1027_reg_824_reg[0] [10]),
        .I3(P[11]),
        .I4(\icmp_ln1027_reg_824_reg[0] [11]),
        .I5(icmp_ln1027_fu_370_p2_carry_i_5_n_0),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h0000000021440065)) 
    icmp_ln1027_fu_370_p2_carry_i_2
       (.I0(P[7]),
        .I1(ap_sig_allocacmp_indvar_flatten_load1),
        .I2(\icmp_ln1027_reg_824_reg[0] [7]),
        .I3(P[8]),
        .I4(\icmp_ln1027_reg_824_reg[0] [8]),
        .I5(icmp_ln1027_fu_370_p2_carry_i_6_n_0),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h0000000021440065)) 
    icmp_ln1027_fu_370_p2_carry_i_3
       (.I0(P[4]),
        .I1(ap_sig_allocacmp_indvar_flatten_load1),
        .I2(\icmp_ln1027_reg_824_reg[0] [4]),
        .I3(P[5]),
        .I4(\icmp_ln1027_reg_824_reg[0] [5]),
        .I5(icmp_ln1027_fu_370_p2_carry_i_7_n_0),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h000000002AAAD555)) 
    icmp_ln1027_fu_370_p2_carry_i_4
       (.I0(\icmp_ln1027_reg_824_reg[0] [0]),
        .I1(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .I4(P[0]),
        .I5(icmp_ln1027_fu_370_p2_carry_i_8_n_0),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h9555AAAA)) 
    icmp_ln1027_fu_370_p2_carry_i_5
       (.I0(P[9]),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I4(\icmp_ln1027_reg_824_reg[0] [9]),
        .O(icmp_ln1027_fu_370_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h9555AAAA)) 
    icmp_ln1027_fu_370_p2_carry_i_6
       (.I0(P[6]),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I4(\icmp_ln1027_reg_824_reg[0] [6]),
        .O(icmp_ln1027_fu_370_p2_carry_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h9555AAAA)) 
    icmp_ln1027_fu_370_p2_carry_i_7
       (.I0(P[3]),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I4(\icmp_ln1027_reg_824_reg[0] [3]),
        .O(icmp_ln1027_fu_370_p2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    icmp_ln1027_fu_370_p2_carry_i_8
       (.I0(\icmp_ln1027_reg_824_reg[0] [2]),
        .I1(P[2]),
        .I2(\icmp_ln1027_reg_824_reg[0] [1]),
        .I3(ap_sig_allocacmp_indvar_flatten_load1),
        .I4(P[1]),
        .O(icmp_ln1027_fu_370_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \indvar_flatten15_fu_172[12]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .O(ap_sig_allocacmp_indvar_flatten_load1));
  LUT5 #(
    .INIT(32'h0000CAFA)) 
    \indvar_flatten_fu_164[0]_i_1 
       (.I0(\indvar_flatten_fu_164_reg[0]_0 ),
        .I1(icmp_ln1027_1_reg_833),
        .I2(E),
        .I3(\indvar_flatten_fu_164_reg[0]_1 ),
        .I4(ap_sig_allocacmp_indvar_flatten_load1),
        .O(\indvar_flatten_fu_164_reg[0] ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \indvar_flatten_fu_164[8]_i_1 
       (.I0(E),
        .I1(icmp_ln1027_1_reg_833),
        .I2(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I3(Q[0]),
        .I4(ap_loop_init_int),
        .O(indvar_flatten_fu_164));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_load_reg_819[0]_i_1 
       (.I0(\indvar_flatten_fu_164_reg[0]_0 ),
        .I1(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_164_reg[8] [0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_load_reg_819[1]_i_1 
       (.I0(\indvar_flatten_load_reg_819_reg[1] ),
        .I1(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_164_reg[8] [1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_load_reg_819[2]_i_1 
       (.I0(\indvar_flatten_load_reg_819_reg[2] ),
        .I1(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_164_reg[8] [2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_load_reg_819[3]_i_1 
       (.I0(\indvar_flatten_load_reg_819_reg[3] ),
        .I1(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_164_reg[8] [3]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_load_reg_819[4]_i_1 
       (.I0(\indvar_flatten_load_reg_819_reg[4] ),
        .I1(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_164_reg[8] [4]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_load_reg_819[5]_i_1 
       (.I0(\indvar_flatten_load_reg_819_reg[5] ),
        .I1(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_164_reg[8] [5]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_load_reg_819[6]_i_1 
       (.I0(\indvar_flatten_load_reg_819_reg[6] ),
        .I1(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_164_reg[8] [6]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_load_reg_819[7]_i_1 
       (.I0(\indvar_flatten_load_reg_819_reg[7] ),
        .I1(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_164_reg[8] [7]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_load_reg_819[8]_i_1 
       (.I0(\indvar_flatten_load_reg_819_reg[8] ),
        .I1(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_164_reg[8] [8]));
  LUT6 #(
    .INIT(64'h3050305F3F503F5F)) 
    \p_Result_s_reg_861[0]_i_2 
       (.I0(trunc_ln3_reg_214[3]),
        .I1(trunc_ln3_reg_214[2]),
        .I2(zext_ln779_fu_435_p1[1]),
        .I3(\p_Result_s_reg_861[0]_i_4_n_0 ),
        .I4(trunc_ln3_reg_214[1]),
        .I5(trunc_ln3_reg_214[0]),
        .O(\p_Result_s_reg_861[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3050305F3F503F5F)) 
    \p_Result_s_reg_861[0]_i_3 
       (.I0(trunc_ln3_reg_214[7]),
        .I1(trunc_ln3_reg_214[6]),
        .I2(zext_ln779_fu_435_p1[1]),
        .I3(\p_Result_s_reg_861[0]_i_4_n_0 ),
        .I4(trunc_ln3_reg_214[5]),
        .I5(trunc_ln3_reg_214[4]),
        .O(\p_Result_s_reg_861[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFFFF80FF)) 
    \p_Result_s_reg_861[0]_i_4 
       (.I0(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_loop_init_int),
        .I3(\select_ln17_reg_848_reg[3] [0]),
        .I4(CO),
        .O(\p_Result_s_reg_861[0]_i_4_n_0 ));
  MUXF7 \p_Result_s_reg_861_reg[0]_i_1 
       (.I0(\p_Result_s_reg_861[0]_i_2_n_0 ),
        .I1(\p_Result_s_reg_861[0]_i_3_n_0 ),
        .O(p_Result_s_fu_451_p2),
        .S(\input_ch_idx_fu_156_reg[2] ));
  LUT6 #(
    .INIT(64'h0404040404040400)) 
    \select_ln17_reg_848[3]_i_1 
       (.I0(CO),
        .I1(\select_ln17_reg_848_reg[3] [3]),
        .I2(ap_sig_allocacmp_indvar_flatten_load1),
        .I3(\select_ln17_reg_848_reg[3] [2]),
        .I4(\select_ln17_reg_848_reg[3] [0]),
        .I5(\select_ln17_reg_848_reg[3] [1]),
        .O(\input_ch_idx_fu_156_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0444)) 
    \shl_ln_reg_854[2]_i_1 
       (.I0(CO),
        .I1(\select_ln17_reg_848_reg[3] [0]),
        .I2(ap_loop_init_int),
        .I3(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .O(zext_ln779_fu_435_p1[0]));
  LUT3 #(
    .INIT(8'h10)) 
    \shl_ln_reg_854[3]_i_1 
       (.I0(CO),
        .I1(ap_sig_allocacmp_indvar_flatten_load1),
        .I2(\select_ln17_reg_848_reg[3] [1]),
        .O(zext_ln779_fu_435_p1[1]));
  LUT3 #(
    .INIT(8'h10)) 
    \shl_ln_reg_854[4]_i_1 
       (.I0(CO),
        .I1(ap_sig_allocacmp_indvar_flatten_load1),
        .I2(\select_ln17_reg_848_reg[3] [2]),
        .O(\input_ch_idx_fu_156_reg[2] ));
endmodule

(* ORIG_REF_NAME = "yolo_yolo_top_logistic_activate" *) 
module design_1_yolo_yolo_top_0_0_yolo_yolo_top_logistic_activate
   (\ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[3] ,
    \B_V_data_1_state_reg[1] ,
    ap_enable_reg_pp0_iter0,
    \p_Result_1_reg_914_reg[0] ,
    D,
    \ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[15] ,
    \ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15] ,
    \ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[15] ,
    ap_clk,
    ap_rst_n_inv,
    Q,
    outStream_TREADY_int_regslice,
    \p_Result_1_reg_914_pp0_iter7_reg_reg[0] ,
    \p_Result_1_reg_914_pp0_iter7_reg_reg[0]_0 ,
    \p_Result_1_reg_914_pp0_iter7_reg_reg[0]_1 ,
    inStream_TVALID_int_regslice,
    \val_in_read_reg_208_reg[15]_inv_0 ,
    \val_in_read_reg_208_reg[3]_0 ,
    \val_in_read_reg_208_reg[15]_inv_1 ,
    grp_exp_16_8_s_fu_59_ap_start_reg_i_6_0,
    inStream_TDATA_int_regslice,
    \val_in_read_reg_208_reg[9]_0 ,
    \val_in_read_reg_208_reg[11]_0 ,
    \val_in_read_reg_208_reg[8]_0 ,
    \val_in_read_reg_208_reg[12]_0 ,
    \val_in_read_reg_208_reg[0]_0 ,
    \val_in_read_reg_208_reg[1]_0 ,
    \val_in_read_reg_208_reg[2]_0 ,
    \val_in_read_reg_208_reg[10]_0 ,
    \val_in_read_reg_208_reg[5]_0 ,
    \val_in_read_reg_208_reg[4]_inv_0 ,
    \val_in_read_reg_208_reg[13]_0 ,
    \val_in_read_reg_208_reg[15]_inv_2 ,
    \val_in_read_reg_208_reg[6]_inv_0 ,
    \val_in_read_reg_208_reg[14]_inv_0 ,
    \val_in_read_reg_208_reg[7]_inv_0 ,
    p_Result_2_reg_923,
    grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg,
    ap_enable_reg_pp0_iter0_reg,
    p_Result_1_reg_914,
    p_Result_3_reg_927,
    ap_enable_reg_pp0_iter1,
    \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[15] ,
    \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[0] ,
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[15] ,
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[0] ,
    \B_V_data_1_payload_A_reg[63] ,
    \B_V_data_1_payload_A_reg[63]_0 ,
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15] ,
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15]_0 ,
    grp_logistic_activate_fu_299_ap_start_reg);
  output \ap_CS_fsm_reg[1] ;
  output \ap_CS_fsm_reg[3] ;
  output \B_V_data_1_state_reg[1] ;
  output ap_enable_reg_pp0_iter0;
  output \p_Result_1_reg_914_reg[0] ;
  output [15:0]D;
  output [15:0]\ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[15] ;
  output [15:0]\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15] ;
  output [15:0]\ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[15] ;
  input ap_clk;
  input ap_rst_n_inv;
  input [3:0]Q;
  input outStream_TREADY_int_regslice;
  input [0:0]\p_Result_1_reg_914_pp0_iter7_reg_reg[0] ;
  input \p_Result_1_reg_914_pp0_iter7_reg_reg[0]_0 ;
  input \p_Result_1_reg_914_pp0_iter7_reg_reg[0]_1 ;
  input inStream_TVALID_int_regslice;
  input [15:0]\val_in_read_reg_208_reg[15]_inv_0 ;
  input \val_in_read_reg_208_reg[3]_0 ;
  input [15:0]\val_in_read_reg_208_reg[15]_inv_1 ;
  input [3:0]grp_exp_16_8_s_fu_59_ap_start_reg_i_6_0;
  input [3:0]inStream_TDATA_int_regslice;
  input \val_in_read_reg_208_reg[9]_0 ;
  input \val_in_read_reg_208_reg[11]_0 ;
  input \val_in_read_reg_208_reg[8]_0 ;
  input \val_in_read_reg_208_reg[12]_0 ;
  input \val_in_read_reg_208_reg[0]_0 ;
  input \val_in_read_reg_208_reg[1]_0 ;
  input \val_in_read_reg_208_reg[2]_0 ;
  input \val_in_read_reg_208_reg[10]_0 ;
  input \val_in_read_reg_208_reg[5]_0 ;
  input \val_in_read_reg_208_reg[4]_inv_0 ;
  input \val_in_read_reg_208_reg[13]_0 ;
  input \val_in_read_reg_208_reg[15]_inv_2 ;
  input \val_in_read_reg_208_reg[6]_inv_0 ;
  input \val_in_read_reg_208_reg[14]_inv_0 ;
  input \val_in_read_reg_208_reg[7]_inv_0 ;
  input p_Result_2_reg_923;
  input grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg;
  input ap_enable_reg_pp0_iter0_reg;
  input p_Result_1_reg_914;
  input p_Result_3_reg_927;
  input ap_enable_reg_pp0_iter1;
  input [15:0]\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[15] ;
  input \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[0] ;
  input [15:0]\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[15] ;
  input \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[0] ;
  input [15:0]\B_V_data_1_payload_A_reg[63] ;
  input \B_V_data_1_payload_A_reg[63]_0 ;
  input [15:0]\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15] ;
  input \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15]_0 ;
  input grp_logistic_activate_fu_299_ap_start_reg;

  wire [15:0]\B_V_data_1_payload_A_reg[63] ;
  wire \B_V_data_1_payload_A_reg[63]_0 ;
  wire \B_V_data_1_state_reg[1] ;
  wire [15:0]D;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[0] ;
  wire [15:0]\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[15] ;
  wire [15:0]\ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[15] ;
  wire [15:0]\ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[15] ;
  wire [15:0]\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15] ;
  wire [15:0]\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15] ;
  wire \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15]_0 ;
  wire \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[0] ;
  wire [15:0]\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[15] ;
  wire ap_rst_n_inv;
  wire \divisor0[10]_i_2_n_0 ;
  wire \divisor0_reg[10]_i_1_n_0 ;
  wire \divisor0_reg[10]_i_1_n_1 ;
  wire \divisor0_reg[10]_i_1_n_2 ;
  wire \divisor0_reg[10]_i_1_n_3 ;
  wire \divisor0_reg[14]_i_1_n_0 ;
  wire \divisor0_reg[14]_i_1_n_1 ;
  wire \divisor0_reg[14]_i_1_n_2 ;
  wire \divisor0_reg[14]_i_1_n_3 ;
  wire [15:0]\divisor_tmp_reg[0]_1 ;
  wire [14:0]grp_exp_16_8_s_fu_59_ap_return;
  wire grp_exp_16_8_s_fu_59_ap_start_reg;
  wire grp_exp_16_8_s_fu_59_ap_start_reg_i_10_n_0;
  wire grp_exp_16_8_s_fu_59_ap_start_reg_i_1_n_0;
  wire grp_exp_16_8_s_fu_59_ap_start_reg_i_2_n_0;
  wire grp_exp_16_8_s_fu_59_ap_start_reg_i_3_n_0;
  wire grp_exp_16_8_s_fu_59_ap_start_reg_i_4_n_0;
  wire grp_exp_16_8_s_fu_59_ap_start_reg_i_5_n_0;
  wire [3:0]grp_exp_16_8_s_fu_59_ap_start_reg_i_6_0;
  wire grp_exp_16_8_s_fu_59_ap_start_reg_i_6_n_0;
  wire grp_exp_16_8_s_fu_59_ap_start_reg_i_7_n_0;
  wire grp_exp_16_8_s_fu_59_ap_start_reg_i_8_n_0;
  wire grp_exp_16_8_s_fu_59_ap_start_reg_i_9_n_0;
  wire grp_exp_16_8_s_fu_59_n_4;
  wire grp_exp_16_8_s_fu_59_n_5;
  wire grp_exp_16_8_s_fu_59_x_carry__0_i_1_n_0;
  wire grp_exp_16_8_s_fu_59_x_carry__0_n_0;
  wire grp_exp_16_8_s_fu_59_x_carry__0_n_1;
  wire grp_exp_16_8_s_fu_59_x_carry__0_n_2;
  wire grp_exp_16_8_s_fu_59_x_carry__0_n_3;
  wire grp_exp_16_8_s_fu_59_x_carry__0_n_4;
  wire grp_exp_16_8_s_fu_59_x_carry__0_n_5;
  wire grp_exp_16_8_s_fu_59_x_carry__0_n_6;
  wire grp_exp_16_8_s_fu_59_x_carry__0_n_7;
  wire grp_exp_16_8_s_fu_59_x_carry__1_i_1_n_0;
  wire grp_exp_16_8_s_fu_59_x_carry__1_i_2_n_0;
  wire grp_exp_16_8_s_fu_59_x_carry__1_i_3_n_0;
  wire grp_exp_16_8_s_fu_59_x_carry__1_i_4_n_0;
  wire grp_exp_16_8_s_fu_59_x_carry__1_n_0;
  wire grp_exp_16_8_s_fu_59_x_carry__1_n_1;
  wire grp_exp_16_8_s_fu_59_x_carry__1_n_2;
  wire grp_exp_16_8_s_fu_59_x_carry__1_n_3;
  wire grp_exp_16_8_s_fu_59_x_carry__1_n_4;
  wire grp_exp_16_8_s_fu_59_x_carry__1_n_5;
  wire grp_exp_16_8_s_fu_59_x_carry__1_n_6;
  wire grp_exp_16_8_s_fu_59_x_carry__1_n_7;
  wire grp_exp_16_8_s_fu_59_x_carry__2_n_1;
  wire grp_exp_16_8_s_fu_59_x_carry__2_n_2;
  wire grp_exp_16_8_s_fu_59_x_carry__2_n_3;
  wire grp_exp_16_8_s_fu_59_x_carry__2_n_4;
  wire grp_exp_16_8_s_fu_59_x_carry__2_n_5;
  wire grp_exp_16_8_s_fu_59_x_carry__2_n_6;
  wire grp_exp_16_8_s_fu_59_x_carry__2_n_7;
  wire grp_exp_16_8_s_fu_59_x_carry_i_1_n_0;
  wire grp_exp_16_8_s_fu_59_x_carry_i_2_n_0;
  wire grp_exp_16_8_s_fu_59_x_carry_i_3_n_0;
  wire grp_exp_16_8_s_fu_59_x_carry_n_0;
  wire grp_exp_16_8_s_fu_59_x_carry_n_1;
  wire grp_exp_16_8_s_fu_59_x_carry_n_2;
  wire grp_exp_16_8_s_fu_59_x_carry_n_3;
  wire grp_exp_16_8_s_fu_59_x_carry_n_4;
  wire grp_exp_16_8_s_fu_59_x_carry_n_5;
  wire grp_exp_16_8_s_fu_59_x_carry_n_6;
  wire [17:15]grp_fu_95_p2;
  wire grp_logistic_activate_fu_299_ap_ce;
  wire grp_logistic_activate_fu_299_ap_start_reg;
  wire [15:0]grp_logistic_activate_fu_299_val_in;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg;
  wire icmp_ln1653_fu_70_p2;
  wire \icmp_ln1653_reg_213_pp0_iter26_reg_reg[0]_srl21_n_0 ;
  wire icmp_ln1653_reg_213_pp0_iter27_reg;
  wire icmp_ln1653_reg_213_pp0_iter28_reg;
  wire \icmp_ln1653_reg_213_pp0_iter4_reg_reg[0]_srl5_i_2_n_0 ;
  wire \icmp_ln1653_reg_213_pp0_iter4_reg_reg[0]_srl5_i_3_n_0 ;
  wire \icmp_ln1653_reg_213_pp0_iter4_reg_reg[0]_srl5_n_0 ;
  wire icmp_ln1653_reg_213_pp0_iter5_reg;
  wire [3:0]inStream_TDATA_int_regslice;
  wire inStream_TVALID_int_regslice;
  wire \loop[0].remd_tmp[1][12]_i_2_n_0 ;
  wire \loop[0].remd_tmp[1][12]_i_3_n_0 ;
  wire \loop[0].remd_tmp[1][12]_i_4_n_0 ;
  wire \loop[0].remd_tmp[1][12]_i_5_n_0 ;
  wire \loop[0].remd_tmp[1][15]_i_3_n_0 ;
  wire \loop[0].remd_tmp[1][15]_i_4_n_0 ;
  wire \loop[0].remd_tmp[1][15]_i_5_n_0 ;
  wire \loop[0].remd_tmp[1][4]_i_2_n_0 ;
  wire \loop[0].remd_tmp[1][4]_i_3_n_0 ;
  wire \loop[0].remd_tmp[1][4]_i_4_n_0 ;
  wire \loop[0].remd_tmp[1][4]_i_5_n_0 ;
  wire \loop[0].remd_tmp[1][4]_i_6_n_0 ;
  wire \loop[0].remd_tmp[1][8]_i_2_n_0 ;
  wire \loop[0].remd_tmp[1][8]_i_3_n_0 ;
  wire \loop[0].remd_tmp[1][8]_i_4_n_0 ;
  wire \loop[0].remd_tmp[1][8]_i_5_n_0 ;
  wire outStream_TREADY_int_regslice;
  wire overflow_fu_149_p2__0;
  wire overflow_reg_233;
  wire overflow_reg_2330;
  wire [7:7]p_0_out;
  wire p_Result_1_reg_914;
  wire [0:0]\p_Result_1_reg_914_pp0_iter7_reg_reg[0] ;
  wire \p_Result_1_reg_914_pp0_iter7_reg_reg[0]_0 ;
  wire \p_Result_1_reg_914_pp0_iter7_reg_reg[0]_1 ;
  wire \p_Result_1_reg_914_reg[0] ;
  wire p_Result_2_reg_923;
  wire p_Result_3_reg_927;
  wire [15:0]p_Val2_s_reg_227;
  wire [15:7]ret_V_fu_85_p2;
  wire [14:0]rhs_reg_217;
  wire rhs_reg_2170;
  wire sdiv_18ns_17s_18_22_1_U9_n_10;
  wire sdiv_18ns_17s_18_22_1_U9_n_11;
  wire sdiv_18ns_17s_18_22_1_U9_n_12;
  wire sdiv_18ns_17s_18_22_1_U9_n_13;
  wire sdiv_18ns_17s_18_22_1_U9_n_14;
  wire sdiv_18ns_17s_18_22_1_U9_n_15;
  wire sdiv_18ns_17s_18_22_1_U9_n_16;
  wire sdiv_18ns_17s_18_22_1_U9_n_2;
  wire sdiv_18ns_17s_18_22_1_U9_n_3;
  wire sdiv_18ns_17s_18_22_1_U9_n_4;
  wire sdiv_18ns_17s_18_22_1_U9_n_5;
  wire sdiv_18ns_17s_18_22_1_U9_n_6;
  wire sdiv_18ns_17s_18_22_1_U9_n_7;
  wire sdiv_18ns_17s_18_22_1_U9_n_8;
  wire sdiv_18ns_17s_18_22_1_U9_n_9;
  wire underflow_fu_173_p2__0;
  wire underflow_reg_239;
  wire [15:0]val_in_read_reg_208;
  wire \val_in_read_reg_208[15]_inv_i_3_n_0 ;
  wire \val_in_read_reg_208[15]_inv_i_4_n_0 ;
  wire \val_in_read_reg_208_reg[0]_0 ;
  wire \val_in_read_reg_208_reg[10]_0 ;
  wire \val_in_read_reg_208_reg[11]_0 ;
  wire \val_in_read_reg_208_reg[12]_0 ;
  wire \val_in_read_reg_208_reg[13]_0 ;
  wire \val_in_read_reg_208_reg[14]_inv_0 ;
  wire [15:0]\val_in_read_reg_208_reg[15]_inv_0 ;
  wire [15:0]\val_in_read_reg_208_reg[15]_inv_1 ;
  wire \val_in_read_reg_208_reg[15]_inv_2 ;
  wire \val_in_read_reg_208_reg[1]_0 ;
  wire \val_in_read_reg_208_reg[2]_0 ;
  wire \val_in_read_reg_208_reg[3]_0 ;
  wire \val_in_read_reg_208_reg[4]_inv_0 ;
  wire \val_in_read_reg_208_reg[5]_0 ;
  wire \val_in_read_reg_208_reg[6]_inv_0 ;
  wire \val_in_read_reg_208_reg[7]_inv_0 ;
  wire \val_in_read_reg_208_reg[8]_0 ;
  wire \val_in_read_reg_208_reg[9]_0 ;
  wire [3:1]\NLW_divisor0_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_divisor0_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:3]NLW_grp_exp_16_8_s_fu_59_x_carry__2_CO_UNCONNECTED;
  wire \NLW_icmp_ln1653_reg_213_pp0_iter26_reg_reg[0]_srl21_Q31_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \B_V_data_1_payload_A[48]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[63] [0]),
        .I1(\B_V_data_1_payload_A_reg[63]_0 ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[0]),
        .O(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15] [0]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \B_V_data_1_payload_A[49]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[63] [1]),
        .I1(\B_V_data_1_payload_A_reg[63]_0 ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[1]),
        .O(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15] [1]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \B_V_data_1_payload_A[50]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[63] [2]),
        .I1(\B_V_data_1_payload_A_reg[63]_0 ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[2]),
        .O(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15] [2]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \B_V_data_1_payload_A[51]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[63] [3]),
        .I1(\B_V_data_1_payload_A_reg[63]_0 ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[3]),
        .O(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15] [3]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \B_V_data_1_payload_A[52]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[63] [4]),
        .I1(\B_V_data_1_payload_A_reg[63]_0 ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[4]),
        .O(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15] [4]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \B_V_data_1_payload_A[53]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[63] [5]),
        .I1(\B_V_data_1_payload_A_reg[63]_0 ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[5]),
        .O(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15] [5]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \B_V_data_1_payload_A[54]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[63] [6]),
        .I1(\B_V_data_1_payload_A_reg[63]_0 ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[6]),
        .O(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15] [6]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \B_V_data_1_payload_A[55]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[63] [7]),
        .I1(\B_V_data_1_payload_A_reg[63]_0 ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[7]),
        .O(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15] [7]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \B_V_data_1_payload_A[56]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[63] [8]),
        .I1(\B_V_data_1_payload_A_reg[63]_0 ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[8]),
        .O(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15] [8]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \B_V_data_1_payload_A[57]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[63] [9]),
        .I1(\B_V_data_1_payload_A_reg[63]_0 ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[9]),
        .O(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15] [9]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \B_V_data_1_payload_A[58]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[63] [10]),
        .I1(\B_V_data_1_payload_A_reg[63]_0 ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[10]),
        .O(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15] [10]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \B_V_data_1_payload_A[59]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[63] [11]),
        .I1(\B_V_data_1_payload_A_reg[63]_0 ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[11]),
        .O(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15] [11]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \B_V_data_1_payload_A[60]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[63] [12]),
        .I1(\B_V_data_1_payload_A_reg[63]_0 ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[12]),
        .O(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15] [12]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \B_V_data_1_payload_A[61]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[63] [13]),
        .I1(\B_V_data_1_payload_A_reg[63]_0 ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[13]),
        .O(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15] [13]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \B_V_data_1_payload_A[62]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[63] [14]),
        .I1(\B_V_data_1_payload_A_reg[63]_0 ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[14]),
        .O(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15] [14]));
  LUT6 #(
    .INIT(64'h888888888888BBB8)) 
    \B_V_data_1_payload_A[63]_i_2 
       (.I0(\B_V_data_1_payload_A_reg[63] [15]),
        .I1(\B_V_data_1_payload_A_reg[63]_0 ),
        .I2(p_Val2_s_reg_227[15]),
        .I3(underflow_reg_239),
        .I4(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I5(overflow_reg_233),
        .O(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15] [15]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[15] [0]),
        .I1(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[0] ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[10]_i_1 
       (.I0(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[15] [10]),
        .I1(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[0] ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[11]_i_1 
       (.I0(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[15] [11]),
        .I1(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[0] ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[12]_i_1 
       (.I0(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[15] [12]),
        .I1(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[0] ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[13]_i_1 
       (.I0(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[15] [13]),
        .I1(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[0] ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[14]_i_1 
       (.I0(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[15] [14]),
        .I1(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[0] ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h888888888888BBB8)) 
    \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[15]_i_2 
       (.I0(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[15] [15]),
        .I1(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[0] ),
        .I2(p_Val2_s_reg_227[15]),
        .I3(underflow_reg_239),
        .I4(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I5(overflow_reg_233),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[15] [1]),
        .I1(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[0] ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[15] [2]),
        .I1(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[0] ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[15] [3]),
        .I1(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[0] ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[15] [4]),
        .I1(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[0] ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[15] [5]),
        .I1(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[0] ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[15] [6]),
        .I1(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[0] ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[15] [7]),
        .I1(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[0] ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[8]_i_1 
       (.I0(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[15] [8]),
        .I1(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[0] ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[9]_i_1 
       (.I0(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[15] [9]),
        .I1(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[0] ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15] [0]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15]_0 ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[0]),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[15] [0]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[10]_i_1 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15] [10]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15]_0 ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[10]),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[15] [10]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[11]_i_1 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15] [11]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15]_0 ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[11]),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[15] [11]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[12]_i_1 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15] [12]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15]_0 ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[12]),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[15] [12]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[13]_i_1 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15] [13]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15]_0 ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[13]),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[15] [13]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[14]_i_1 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15] [14]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15]_0 ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[14]),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[15] [14]));
  LUT6 #(
    .INIT(64'h888888888888BBB8)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[15]_i_1 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15] [15]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15]_0 ),
        .I2(p_Val2_s_reg_227[15]),
        .I3(underflow_reg_239),
        .I4(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I5(overflow_reg_233),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[15] [15]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15] [1]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15]_0 ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[1]),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[15] [1]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15] [2]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15]_0 ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[2]),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[15] [2]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15] [3]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15]_0 ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[3]),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[15] [3]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15] [4]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15]_0 ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[4]),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[15] [4]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15] [5]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15]_0 ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[5]),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[15] [5]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15] [6]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15]_0 ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[6]),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[15] [6]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15] [7]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15]_0 ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[7]),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[15] [7]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[8]_i_1 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15] [8]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15]_0 ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[8]),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[15] [8]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[9]_i_1 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15] [9]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15]_0 ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[9]),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[15] [9]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[15] [0]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[0] ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[0]),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[15] [0]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[10]_i_1 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[15] [10]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[0] ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[10]),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[15] [10]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[11]_i_1 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[15] [11]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[0] ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[11]),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[15] [11]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[12]_i_1 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[15] [12]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[0] ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[12]),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[15] [12]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[13]_i_1 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[15] [13]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[0] ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[13]),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[15] [13]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[14]_i_1 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[15] [14]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[0] ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[14]),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[15] [14]));
  LUT6 #(
    .INIT(64'h888888888888BBB8)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[15]_i_2 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[15] [15]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[0] ),
        .I2(p_Val2_s_reg_227[15]),
        .I3(underflow_reg_239),
        .I4(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I5(overflow_reg_233),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[15] [15]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[15] [1]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[0] ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[1]),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[15] [1]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[15] [2]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[0] ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[2]),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[15] [2]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[15] [3]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[0] ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[3]),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[15] [3]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[15] [4]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[0] ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[4]),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[15] [4]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[15] [5]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[0] ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[5]),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[15] [5]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[15] [6]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[0] ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[6]),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[15] [6]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[15] [7]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[0] ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[7]),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[15] [7]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[8]_i_1 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[15] [8]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[0] ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[8]),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[15] [8]));
  LUT6 #(
    .INIT(64'h8B888B8B8B888B88)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[9]_i_1 
       (.I0(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[15] [9]),
        .I1(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[0] ),
        .I2(icmp_ln1653_reg_213_pp0_iter28_reg),
        .I3(overflow_reg_233),
        .I4(underflow_reg_239),
        .I5(p_Val2_s_reg_227[9]),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[15] [9]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[10]_i_2 
       (.I0(rhs_reg_217[8]),
        .O(\divisor0[10]_i_2_n_0 ));
  CARRY4 \divisor0_reg[10]_i_1 
       (.CI(1'b0),
        .CO({\divisor0_reg[10]_i_1_n_0 ,\divisor0_reg[10]_i_1_n_1 ,\divisor0_reg[10]_i_1_n_2 ,\divisor0_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,rhs_reg_217[8],1'b0}),
        .O(ret_V_fu_85_p2[10:7]),
        .S({rhs_reg_217[10:9],\divisor0[10]_i_2_n_0 ,rhs_reg_217[7]}));
  CARRY4 \divisor0_reg[14]_i_1 
       (.CI(\divisor0_reg[10]_i_1_n_0 ),
        .CO({\divisor0_reg[14]_i_1_n_0 ,\divisor0_reg[14]_i_1_n_1 ,\divisor0_reg[14]_i_1_n_2 ,\divisor0_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_fu_85_p2[14:11]),
        .S(rhs_reg_217[14:11]));
  CARRY4 \divisor0_reg[15]_i_1 
       (.CI(\divisor0_reg[14]_i_1_n_0 ),
        .CO({\NLW_divisor0_reg[15]_i_1_CO_UNCONNECTED [3:1],ret_V_fu_85_p2[15]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_divisor0_reg[15]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  design_1_yolo_yolo_top_0_0_yolo_yolo_top_exp_16_8_s grp_exp_16_8_s_fu_59
       (.\B_V_data_1_state_reg[1] (\B_V_data_1_state_reg[1] ),
        .D({grp_exp_16_8_s_fu_59_x_carry__1_n_5,grp_exp_16_8_s_fu_59_x_carry__1_n_6,grp_exp_16_8_s_fu_59_x_carry__1_n_7,grp_exp_16_8_s_fu_59_x_carry__0_n_4}),
        .O({grp_exp_16_8_s_fu_59_x_carry__2_n_4,grp_exp_16_8_s_fu_59_x_carry__2_n_5,grp_exp_16_8_s_fu_59_x_carry__2_n_6,grp_exp_16_8_s_fu_59_x_carry__2_n_7}),
        .Q(Q),
        .S({grp_exp_16_8_s_fu_59_n_4,grp_exp_16_8_s_fu_59_n_5}),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout__0({grp_exp_16_8_s_fu_59_x_carry__0_n_5,grp_exp_16_8_s_fu_59_x_carry__0_n_6,grp_exp_16_8_s_fu_59_x_carry__0_n_7}),
        .dout__0_0({grp_exp_16_8_s_fu_59_x_carry_n_4,grp_exp_16_8_s_fu_59_x_carry_n_5,grp_exp_16_8_s_fu_59_x_carry_n_6,p_0_out}),
        .grp_exp_16_8_s_fu_59_ap_start_reg(grp_exp_16_8_s_fu_59_ap_start_reg),
        .grp_logistic_activate_fu_299_ap_ce(grp_logistic_activate_fu_299_ap_ce),
        .grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .\icmp_ln1649_reg_522_pp0_iter4_reg_reg[0]_0 (grp_exp_16_8_s_fu_59_ap_return),
        .\icmp_ln1653_reg_517_reg[0]_0 (grp_exp_16_8_s_fu_59_x_carry__1_n_4),
        .inStream_TVALID_int_regslice(inStream_TVALID_int_regslice),
        .outStream_TREADY_int_regslice(outStream_TREADY_int_regslice),
        .\p_Result_1_reg_914_pp0_iter7_reg_reg[0] (\p_Result_1_reg_914_pp0_iter7_reg_reg[0] ),
        .\p_Result_1_reg_914_pp0_iter7_reg_reg[0]_0 (\p_Result_1_reg_914_pp0_iter7_reg_reg[0]_0 ),
        .\p_Result_1_reg_914_pp0_iter7_reg_reg[0]_1 (\p_Result_1_reg_914_pp0_iter7_reg_reg[0]_1 ),
        .\p_Result_s_reg_511_reg[0]_0 (val_in_read_reg_208[13:12]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFF30000)) 
    grp_exp_16_8_s_fu_59_ap_start_reg_i_1
       (.I0(grp_exp_16_8_s_fu_59_ap_start_reg),
        .I1(grp_exp_16_8_s_fu_59_ap_start_reg_i_2_n_0),
        .I2(grp_exp_16_8_s_fu_59_ap_start_reg_i_3_n_0),
        .I3(grp_exp_16_8_s_fu_59_ap_start_reg_i_4_n_0),
        .I4(grp_logistic_activate_fu_299_ap_start_reg),
        .I5(\ap_CS_fsm_reg[3] ),
        .O(grp_exp_16_8_s_fu_59_ap_start_reg_i_1_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    grp_exp_16_8_s_fu_59_ap_start_reg_i_10
       (.I0(grp_exp_16_8_s_fu_59_ap_start_reg_i_6_0[3]),
        .I1(\p_Result_1_reg_914_reg[0] ),
        .I2(inStream_TDATA_int_regslice[3]),
        .I3(\val_in_read_reg_208[15]_inv_i_4_n_0 ),
        .I4(\val_in_read_reg_208_reg[15]_inv_1 [11]),
        .O(grp_exp_16_8_s_fu_59_ap_start_reg_i_10_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    grp_exp_16_8_s_fu_59_ap_start_reg_i_2
       (.I0(grp_logistic_activate_fu_299_val_in[4]),
        .I1(grp_logistic_activate_fu_299_val_in[5]),
        .I2(grp_logistic_activate_fu_299_val_in[13]),
        .I3(grp_logistic_activate_fu_299_val_in[10]),
        .O(grp_exp_16_8_s_fu_59_ap_start_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    grp_exp_16_8_s_fu_59_ap_start_reg_i_3
       (.I0(grp_logistic_activate_fu_299_val_in[7]),
        .I1(grp_logistic_activate_fu_299_val_in[12]),
        .I2(grp_logistic_activate_fu_299_val_in[6]),
        .I3(grp_logistic_activate_fu_299_val_in[14]),
        .I4(grp_exp_16_8_s_fu_59_ap_start_reg_i_5_n_0),
        .I5(grp_exp_16_8_s_fu_59_ap_start_reg_i_6_n_0),
        .O(grp_exp_16_8_s_fu_59_ap_start_reg_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_exp_16_8_s_fu_59_ap_start_reg_i_4
       (.I0(grp_logistic_activate_fu_299_val_in[1]),
        .I1(grp_logistic_activate_fu_299_val_in[2]),
        .I2(grp_logistic_activate_fu_299_val_in[15]),
        .I3(grp_logistic_activate_fu_299_val_in[0]),
        .O(grp_exp_16_8_s_fu_59_ap_start_reg_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    grp_exp_16_8_s_fu_59_ap_start_reg_i_5
       (.I0(grp_exp_16_8_s_fu_59_ap_start_reg_i_7_n_0),
        .I1(\val_in_read_reg_208_reg[15]_inv_0 [9]),
        .I2(grp_exp_16_8_s_fu_59_ap_start_reg_i_8_n_0),
        .I3(\val_in_read_reg_208[15]_inv_i_3_n_0 ),
        .I4(\val_in_read_reg_208_reg[15]_inv_0 [3]),
        .O(grp_exp_16_8_s_fu_59_ap_start_reg_i_5_n_0));
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    grp_exp_16_8_s_fu_59_ap_start_reg_i_6
       (.I0(grp_exp_16_8_s_fu_59_ap_start_reg_i_9_n_0),
        .I1(\val_in_read_reg_208_reg[15]_inv_0 [8]),
        .I2(grp_exp_16_8_s_fu_59_ap_start_reg_i_10_n_0),
        .I3(\val_in_read_reg_208[15]_inv_i_3_n_0 ),
        .I4(\val_in_read_reg_208_reg[15]_inv_0 [11]),
        .O(grp_exp_16_8_s_fu_59_ap_start_reg_i_6_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    grp_exp_16_8_s_fu_59_ap_start_reg_i_7
       (.I0(grp_exp_16_8_s_fu_59_ap_start_reg_i_6_0[2]),
        .I1(\p_Result_1_reg_914_reg[0] ),
        .I2(inStream_TDATA_int_regslice[2]),
        .I3(\val_in_read_reg_208[15]_inv_i_4_n_0 ),
        .I4(\val_in_read_reg_208_reg[15]_inv_1 [9]),
        .O(grp_exp_16_8_s_fu_59_ap_start_reg_i_7_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    grp_exp_16_8_s_fu_59_ap_start_reg_i_8
       (.I0(grp_exp_16_8_s_fu_59_ap_start_reg_i_6_0[0]),
        .I1(\p_Result_1_reg_914_reg[0] ),
        .I2(inStream_TDATA_int_regslice[0]),
        .I3(\val_in_read_reg_208[15]_inv_i_4_n_0 ),
        .I4(\val_in_read_reg_208_reg[15]_inv_1 [3]),
        .O(grp_exp_16_8_s_fu_59_ap_start_reg_i_8_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    grp_exp_16_8_s_fu_59_ap_start_reg_i_9
       (.I0(grp_exp_16_8_s_fu_59_ap_start_reg_i_6_0[1]),
        .I1(\p_Result_1_reg_914_reg[0] ),
        .I2(inStream_TDATA_int_regslice[1]),
        .I3(\val_in_read_reg_208[15]_inv_i_4_n_0 ),
        .I4(\val_in_read_reg_208_reg[15]_inv_1 [8]),
        .O(grp_exp_16_8_s_fu_59_ap_start_reg_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_exp_16_8_s_fu_59_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_exp_16_8_s_fu_59_ap_start_reg_i_1_n_0),
        .Q(grp_exp_16_8_s_fu_59_ap_start_reg),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 grp_exp_16_8_s_fu_59_x_carry
       (.CI(1'b0),
        .CO({grp_exp_16_8_s_fu_59_x_carry_n_0,grp_exp_16_8_s_fu_59_x_carry_n_1,grp_exp_16_8_s_fu_59_x_carry_n_2,grp_exp_16_8_s_fu_59_x_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({grp_exp_16_8_s_fu_59_x_carry_n_4,grp_exp_16_8_s_fu_59_x_carry_n_5,grp_exp_16_8_s_fu_59_x_carry_n_6,p_0_out}),
        .S({grp_exp_16_8_s_fu_59_x_carry_i_1_n_0,grp_exp_16_8_s_fu_59_x_carry_i_2_n_0,grp_exp_16_8_s_fu_59_x_carry_i_3_n_0,val_in_read_reg_208[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 grp_exp_16_8_s_fu_59_x_carry__0
       (.CI(grp_exp_16_8_s_fu_59_x_carry_n_0),
        .CO({grp_exp_16_8_s_fu_59_x_carry__0_n_0,grp_exp_16_8_s_fu_59_x_carry__0_n_1,grp_exp_16_8_s_fu_59_x_carry__0_n_2,grp_exp_16_8_s_fu_59_x_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({grp_exp_16_8_s_fu_59_x_carry__0_n_4,grp_exp_16_8_s_fu_59_x_carry__0_n_5,grp_exp_16_8_s_fu_59_x_carry__0_n_6,grp_exp_16_8_s_fu_59_x_carry__0_n_7}),
        .S({val_in_read_reg_208[7:6],grp_exp_16_8_s_fu_59_x_carry__0_i_1_n_0,val_in_read_reg_208[4]}));
  LUT1 #(
    .INIT(2'h1)) 
    grp_exp_16_8_s_fu_59_x_carry__0_i_1
       (.I0(val_in_read_reg_208[5]),
        .O(grp_exp_16_8_s_fu_59_x_carry__0_i_1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 grp_exp_16_8_s_fu_59_x_carry__1
       (.CI(grp_exp_16_8_s_fu_59_x_carry__0_n_0),
        .CO({grp_exp_16_8_s_fu_59_x_carry__1_n_0,grp_exp_16_8_s_fu_59_x_carry__1_n_1,grp_exp_16_8_s_fu_59_x_carry__1_n_2,grp_exp_16_8_s_fu_59_x_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({grp_exp_16_8_s_fu_59_x_carry__1_n_4,grp_exp_16_8_s_fu_59_x_carry__1_n_5,grp_exp_16_8_s_fu_59_x_carry__1_n_6,grp_exp_16_8_s_fu_59_x_carry__1_n_7}),
        .S({grp_exp_16_8_s_fu_59_x_carry__1_i_1_n_0,grp_exp_16_8_s_fu_59_x_carry__1_i_2_n_0,grp_exp_16_8_s_fu_59_x_carry__1_i_3_n_0,grp_exp_16_8_s_fu_59_x_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    grp_exp_16_8_s_fu_59_x_carry__1_i_1
       (.I0(val_in_read_reg_208[11]),
        .O(grp_exp_16_8_s_fu_59_x_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    grp_exp_16_8_s_fu_59_x_carry__1_i_2
       (.I0(val_in_read_reg_208[10]),
        .O(grp_exp_16_8_s_fu_59_x_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    grp_exp_16_8_s_fu_59_x_carry__1_i_3
       (.I0(val_in_read_reg_208[9]),
        .O(grp_exp_16_8_s_fu_59_x_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    grp_exp_16_8_s_fu_59_x_carry__1_i_4
       (.I0(val_in_read_reg_208[8]),
        .O(grp_exp_16_8_s_fu_59_x_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 grp_exp_16_8_s_fu_59_x_carry__2
       (.CI(grp_exp_16_8_s_fu_59_x_carry__1_n_0),
        .CO({NLW_grp_exp_16_8_s_fu_59_x_carry__2_CO_UNCONNECTED[3],grp_exp_16_8_s_fu_59_x_carry__2_n_1,grp_exp_16_8_s_fu_59_x_carry__2_n_2,grp_exp_16_8_s_fu_59_x_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({grp_exp_16_8_s_fu_59_x_carry__2_n_4,grp_exp_16_8_s_fu_59_x_carry__2_n_5,grp_exp_16_8_s_fu_59_x_carry__2_n_6,grp_exp_16_8_s_fu_59_x_carry__2_n_7}),
        .S({val_in_read_reg_208[15:14],grp_exp_16_8_s_fu_59_n_4,grp_exp_16_8_s_fu_59_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    grp_exp_16_8_s_fu_59_x_carry_i_1
       (.I0(val_in_read_reg_208[3]),
        .O(grp_exp_16_8_s_fu_59_x_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    grp_exp_16_8_s_fu_59_x_carry_i_2
       (.I0(val_in_read_reg_208[2]),
        .O(grp_exp_16_8_s_fu_59_x_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    grp_exp_16_8_s_fu_59_x_carry_i_3
       (.I0(val_in_read_reg_208[1]),
        .O(grp_exp_16_8_s_fu_59_x_carry_i_3_n_0));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/icmp_ln1653_reg_213_pp0_iter26_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/icmp_ln1653_reg_213_pp0_iter26_reg_reg[0]_srl21 " *) 
  SRLC32E \icmp_ln1653_reg_213_pp0_iter26_reg_reg[0]_srl21 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .CLK(ap_clk),
        .D(icmp_ln1653_reg_213_pp0_iter5_reg),
        .Q(\icmp_ln1653_reg_213_pp0_iter26_reg_reg[0]_srl21_n_0 ),
        .Q31(\NLW_icmp_ln1653_reg_213_pp0_iter26_reg_reg[0]_srl21_Q31_UNCONNECTED ));
  FDRE \icmp_ln1653_reg_213_pp0_iter27_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(\icmp_ln1653_reg_213_pp0_iter26_reg_reg[0]_srl21_n_0 ),
        .Q(icmp_ln1653_reg_213_pp0_iter27_reg),
        .R(1'b0));
  FDRE \icmp_ln1653_reg_213_pp0_iter28_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(icmp_ln1653_reg_213_pp0_iter27_reg),
        .Q(icmp_ln1653_reg_213_pp0_iter28_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/icmp_ln1653_reg_213_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/icmp_ln1653_reg_213_pp0_iter4_reg_reg[0]_srl5 " *) 
  SRL16E \icmp_ln1653_reg_213_pp0_iter4_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .CLK(ap_clk),
        .D(icmp_ln1653_fu_70_p2),
        .Q(\icmp_ln1653_reg_213_pp0_iter4_reg_reg[0]_srl5_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \icmp_ln1653_reg_213_pp0_iter4_reg_reg[0]_srl5_i_1 
       (.I0(grp_exp_16_8_s_fu_59_ap_start_reg_i_2_n_0),
        .I1(\icmp_ln1653_reg_213_pp0_iter4_reg_reg[0]_srl5_i_2_n_0 ),
        .I2(\icmp_ln1653_reg_213_pp0_iter4_reg_reg[0]_srl5_i_3_n_0 ),
        .I3(grp_exp_16_8_s_fu_59_ap_start_reg_i_4_n_0),
        .O(icmp_ln1653_fu_70_p2));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \icmp_ln1653_reg_213_pp0_iter4_reg_reg[0]_srl5_i_2 
       (.I0(grp_logistic_activate_fu_299_val_in[14]),
        .I1(grp_logistic_activate_fu_299_val_in[6]),
        .I2(grp_logistic_activate_fu_299_val_in[12]),
        .I3(grp_logistic_activate_fu_299_val_in[7]),
        .O(\icmp_ln1653_reg_213_pp0_iter4_reg_reg[0]_srl5_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \icmp_ln1653_reg_213_pp0_iter4_reg_reg[0]_srl5_i_3 
       (.I0(grp_logistic_activate_fu_299_val_in[11]),
        .I1(grp_logistic_activate_fu_299_val_in[8]),
        .I2(grp_logistic_activate_fu_299_val_in[3]),
        .I3(grp_logistic_activate_fu_299_val_in[9]),
        .O(\icmp_ln1653_reg_213_pp0_iter4_reg_reg[0]_srl5_i_3_n_0 ));
  FDRE \icmp_ln1653_reg_213_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(\icmp_ln1653_reg_213_pp0_iter4_reg_reg[0]_srl5_n_0 ),
        .Q(icmp_ln1653_reg_213_pp0_iter5_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][12]_i_2 
       (.I0(\divisor_tmp_reg[0]_1 [12]),
        .O(\loop[0].remd_tmp[1][12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][12]_i_3 
       (.I0(\divisor_tmp_reg[0]_1 [11]),
        .O(\loop[0].remd_tmp[1][12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][12]_i_4 
       (.I0(\divisor_tmp_reg[0]_1 [10]),
        .O(\loop[0].remd_tmp[1][12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][12]_i_5 
       (.I0(\divisor_tmp_reg[0]_1 [9]),
        .O(\loop[0].remd_tmp[1][12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][15]_i_3 
       (.I0(\divisor_tmp_reg[0]_1 [15]),
        .O(\loop[0].remd_tmp[1][15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][15]_i_4 
       (.I0(\divisor_tmp_reg[0]_1 [14]),
        .O(\loop[0].remd_tmp[1][15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][15]_i_5 
       (.I0(\divisor_tmp_reg[0]_1 [13]),
        .O(\loop[0].remd_tmp[1][15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][4]_i_2 
       (.I0(\divisor_tmp_reg[0]_1 [0]),
        .O(\loop[0].remd_tmp[1][4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][4]_i_3 
       (.I0(\divisor_tmp_reg[0]_1 [4]),
        .O(\loop[0].remd_tmp[1][4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][4]_i_4 
       (.I0(\divisor_tmp_reg[0]_1 [3]),
        .O(\loop[0].remd_tmp[1][4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][4]_i_5 
       (.I0(\divisor_tmp_reg[0]_1 [2]),
        .O(\loop[0].remd_tmp[1][4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][4]_i_6 
       (.I0(\divisor_tmp_reg[0]_1 [1]),
        .O(\loop[0].remd_tmp[1][4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][8]_i_2 
       (.I0(\divisor_tmp_reg[0]_1 [8]),
        .O(\loop[0].remd_tmp[1][8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][8]_i_3 
       (.I0(\divisor_tmp_reg[0]_1 [7]),
        .O(\loop[0].remd_tmp[1][8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][8]_i_4 
       (.I0(\divisor_tmp_reg[0]_1 [6]),
        .O(\loop[0].remd_tmp[1][8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][8]_i_5 
       (.I0(\divisor_tmp_reg[0]_1 [5]),
        .O(\loop[0].remd_tmp[1][8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    overflow_fu_149_p2
       (.I0(grp_fu_95_p2[16]),
        .I1(grp_fu_95_p2[15]),
        .I2(grp_fu_95_p2[17]),
        .O(overflow_fu_149_p2__0));
  FDRE \overflow_reg_233_reg[0] 
       (.C(ap_clk),
        .CE(overflow_reg_2330),
        .D(overflow_fu_149_p2__0),
        .Q(overflow_reg_233),
        .R(1'b0));
  FDRE \p_Val2_s_reg_227_reg[0] 
       (.C(ap_clk),
        .CE(overflow_reg_2330),
        .D(sdiv_18ns_17s_18_22_1_U9_n_16),
        .Q(p_Val2_s_reg_227[0]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_227_reg[10] 
       (.C(ap_clk),
        .CE(overflow_reg_2330),
        .D(sdiv_18ns_17s_18_22_1_U9_n_6),
        .Q(p_Val2_s_reg_227[10]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_227_reg[11] 
       (.C(ap_clk),
        .CE(overflow_reg_2330),
        .D(sdiv_18ns_17s_18_22_1_U9_n_5),
        .Q(p_Val2_s_reg_227[11]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_227_reg[12] 
       (.C(ap_clk),
        .CE(overflow_reg_2330),
        .D(sdiv_18ns_17s_18_22_1_U9_n_4),
        .Q(p_Val2_s_reg_227[12]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_227_reg[13] 
       (.C(ap_clk),
        .CE(overflow_reg_2330),
        .D(sdiv_18ns_17s_18_22_1_U9_n_3),
        .Q(p_Val2_s_reg_227[13]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_227_reg[14] 
       (.C(ap_clk),
        .CE(overflow_reg_2330),
        .D(sdiv_18ns_17s_18_22_1_U9_n_2),
        .Q(p_Val2_s_reg_227[14]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_227_reg[15] 
       (.C(ap_clk),
        .CE(overflow_reg_2330),
        .D(grp_fu_95_p2[15]),
        .Q(p_Val2_s_reg_227[15]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_227_reg[1] 
       (.C(ap_clk),
        .CE(overflow_reg_2330),
        .D(sdiv_18ns_17s_18_22_1_U9_n_15),
        .Q(p_Val2_s_reg_227[1]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_227_reg[2] 
       (.C(ap_clk),
        .CE(overflow_reg_2330),
        .D(sdiv_18ns_17s_18_22_1_U9_n_14),
        .Q(p_Val2_s_reg_227[2]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_227_reg[3] 
       (.C(ap_clk),
        .CE(overflow_reg_2330),
        .D(sdiv_18ns_17s_18_22_1_U9_n_13),
        .Q(p_Val2_s_reg_227[3]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_227_reg[4] 
       (.C(ap_clk),
        .CE(overflow_reg_2330),
        .D(sdiv_18ns_17s_18_22_1_U9_n_12),
        .Q(p_Val2_s_reg_227[4]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_227_reg[5] 
       (.C(ap_clk),
        .CE(overflow_reg_2330),
        .D(sdiv_18ns_17s_18_22_1_U9_n_11),
        .Q(p_Val2_s_reg_227[5]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_227_reg[6] 
       (.C(ap_clk),
        .CE(overflow_reg_2330),
        .D(sdiv_18ns_17s_18_22_1_U9_n_10),
        .Q(p_Val2_s_reg_227[6]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_227_reg[7] 
       (.C(ap_clk),
        .CE(overflow_reg_2330),
        .D(sdiv_18ns_17s_18_22_1_U9_n_9),
        .Q(p_Val2_s_reg_227[7]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_227_reg[8] 
       (.C(ap_clk),
        .CE(overflow_reg_2330),
        .D(sdiv_18ns_17s_18_22_1_U9_n_8),
        .Q(p_Val2_s_reg_227[8]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_227_reg[9] 
       (.C(ap_clk),
        .CE(overflow_reg_2330),
        .D(sdiv_18ns_17s_18_22_1_U9_n_7),
        .Q(p_Val2_s_reg_227[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h55555554)) 
    \rhs_reg_217[14]_i_1 
       (.I0(icmp_ln1653_reg_213_pp0_iter5_reg),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\ap_CS_fsm_reg[1] ),
        .O(rhs_reg_2170));
  FDRE \rhs_reg_217_reg[0] 
       (.C(ap_clk),
        .CE(rhs_reg_2170),
        .D(grp_exp_16_8_s_fu_59_ap_return[0]),
        .Q(rhs_reg_217[0]),
        .R(1'b0));
  FDRE \rhs_reg_217_reg[10] 
       (.C(ap_clk),
        .CE(rhs_reg_2170),
        .D(grp_exp_16_8_s_fu_59_ap_return[10]),
        .Q(rhs_reg_217[10]),
        .R(1'b0));
  FDRE \rhs_reg_217_reg[11] 
       (.C(ap_clk),
        .CE(rhs_reg_2170),
        .D(grp_exp_16_8_s_fu_59_ap_return[11]),
        .Q(rhs_reg_217[11]),
        .R(1'b0));
  FDRE \rhs_reg_217_reg[12] 
       (.C(ap_clk),
        .CE(rhs_reg_2170),
        .D(grp_exp_16_8_s_fu_59_ap_return[12]),
        .Q(rhs_reg_217[12]),
        .R(1'b0));
  FDRE \rhs_reg_217_reg[13] 
       (.C(ap_clk),
        .CE(rhs_reg_2170),
        .D(grp_exp_16_8_s_fu_59_ap_return[13]),
        .Q(rhs_reg_217[13]),
        .R(1'b0));
  FDRE \rhs_reg_217_reg[14] 
       (.C(ap_clk),
        .CE(rhs_reg_2170),
        .D(grp_exp_16_8_s_fu_59_ap_return[14]),
        .Q(rhs_reg_217[14]),
        .R(1'b0));
  FDRE \rhs_reg_217_reg[1] 
       (.C(ap_clk),
        .CE(rhs_reg_2170),
        .D(grp_exp_16_8_s_fu_59_ap_return[1]),
        .Q(rhs_reg_217[1]),
        .R(1'b0));
  FDRE \rhs_reg_217_reg[2] 
       (.C(ap_clk),
        .CE(rhs_reg_2170),
        .D(grp_exp_16_8_s_fu_59_ap_return[2]),
        .Q(rhs_reg_217[2]),
        .R(1'b0));
  FDRE \rhs_reg_217_reg[3] 
       (.C(ap_clk),
        .CE(rhs_reg_2170),
        .D(grp_exp_16_8_s_fu_59_ap_return[3]),
        .Q(rhs_reg_217[3]),
        .R(1'b0));
  FDRE \rhs_reg_217_reg[4] 
       (.C(ap_clk),
        .CE(rhs_reg_2170),
        .D(grp_exp_16_8_s_fu_59_ap_return[4]),
        .Q(rhs_reg_217[4]),
        .R(1'b0));
  FDRE \rhs_reg_217_reg[5] 
       (.C(ap_clk),
        .CE(rhs_reg_2170),
        .D(grp_exp_16_8_s_fu_59_ap_return[5]),
        .Q(rhs_reg_217[5]),
        .R(1'b0));
  FDRE \rhs_reg_217_reg[6] 
       (.C(ap_clk),
        .CE(rhs_reg_2170),
        .D(grp_exp_16_8_s_fu_59_ap_return[6]),
        .Q(rhs_reg_217[6]),
        .R(1'b0));
  FDRE \rhs_reg_217_reg[7] 
       (.C(ap_clk),
        .CE(rhs_reg_2170),
        .D(grp_exp_16_8_s_fu_59_ap_return[7]),
        .Q(rhs_reg_217[7]),
        .R(1'b0));
  FDRE \rhs_reg_217_reg[8] 
       (.C(ap_clk),
        .CE(rhs_reg_2170),
        .D(grp_exp_16_8_s_fu_59_ap_return[8]),
        .Q(rhs_reg_217[8]),
        .R(1'b0));
  FDRE \rhs_reg_217_reg[9] 
       (.C(ap_clk),
        .CE(rhs_reg_2170),
        .D(grp_exp_16_8_s_fu_59_ap_return[9]),
        .Q(rhs_reg_217[9]),
        .R(1'b0));
  design_1_yolo_yolo_top_0_0_yolo_yolo_top_sdiv_18ns_17s_18_22_1 sdiv_18ns_17s_18_22_1_U9
       (.D({grp_fu_95_p2[15],sdiv_18ns_17s_18_22_1_U9_n_2,sdiv_18ns_17s_18_22_1_U9_n_3,sdiv_18ns_17s_18_22_1_U9_n_4,sdiv_18ns_17s_18_22_1_U9_n_5,sdiv_18ns_17s_18_22_1_U9_n_6,sdiv_18ns_17s_18_22_1_U9_n_7,sdiv_18ns_17s_18_22_1_U9_n_8,sdiv_18ns_17s_18_22_1_U9_n_9,sdiv_18ns_17s_18_22_1_U9_n_10,sdiv_18ns_17s_18_22_1_U9_n_11,sdiv_18ns_17s_18_22_1_U9_n_12,sdiv_18ns_17s_18_22_1_U9_n_13,sdiv_18ns_17s_18_22_1_U9_n_14,sdiv_18ns_17s_18_22_1_U9_n_15,sdiv_18ns_17s_18_22_1_U9_n_16}),
        .Q({Q[3:2],Q[0]}),
        .S({\loop[0].remd_tmp[1][4]_i_3_n_0 ,\loop[0].remd_tmp[1][4]_i_4_n_0 ,\loop[0].remd_tmp[1][4]_i_5_n_0 ,\loop[0].remd_tmp[1][4]_i_6_n_0 }),
        .ap_clk(ap_clk),
        .\divisor0_reg[15]_0 ({ret_V_fu_85_p2,rhs_reg_217[6:0]}),
        .\divisor_tmp_reg[0][15] (\divisor_tmp_reg[0]_1 ),
        .grp_fu_95_p2(grp_fu_95_p2[17:16]),
        .grp_logistic_activate_fu_299_ap_ce(grp_logistic_activate_fu_299_ap_ce),
        .\loop[0].remd_tmp_reg[1][0] (\ap_CS_fsm_reg[1] ),
        .\loop[0].remd_tmp_reg[1][12] ({\loop[0].remd_tmp[1][12]_i_2_n_0 ,\loop[0].remd_tmp[1][12]_i_3_n_0 ,\loop[0].remd_tmp[1][12]_i_4_n_0 ,\loop[0].remd_tmp[1][12]_i_5_n_0 }),
        .\loop[0].remd_tmp_reg[1][15] ({\loop[0].remd_tmp[1][15]_i_3_n_0 ,\loop[0].remd_tmp[1][15]_i_4_n_0 ,\loop[0].remd_tmp[1][15]_i_5_n_0 }),
        .\loop[0].remd_tmp_reg[1][4] (\loop[0].remd_tmp[1][4]_i_2_n_0 ),
        .\loop[0].remd_tmp_reg[1][8] ({\loop[0].remd_tmp[1][8]_i_2_n_0 ,\loop[0].remd_tmp[1][8]_i_3_n_0 ,\loop[0].remd_tmp[1][8]_i_4_n_0 ,\loop[0].remd_tmp[1][8]_i_5_n_0 }),
        .\loop[1].remd_tmp_reg[2][0] (\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h70)) 
    underflow_fu_173_p2
       (.I0(grp_fu_95_p2[15]),
        .I1(grp_fu_95_p2[16]),
        .I2(grp_fu_95_p2[17]),
        .O(underflow_fu_173_p2__0));
  LUT5 #(
    .INIT(32'h55555554)) 
    \underflow_reg_239[0]_i_1 
       (.I0(icmp_ln1653_reg_213_pp0_iter27_reg),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\ap_CS_fsm_reg[1] ),
        .O(overflow_reg_2330));
  FDRE \underflow_reg_239_reg[0] 
       (.C(ap_clk),
        .CE(overflow_reg_2330),
        .D(underflow_fu_173_p2__0),
        .Q(underflow_reg_239),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \val_in_read_reg_208[0]_i_1 
       (.I0(\val_in_read_reg_208_reg[15]_inv_0 [0]),
        .I1(\val_in_read_reg_208[15]_inv_i_3_n_0 ),
        .I2(\val_in_read_reg_208_reg[0]_0 ),
        .I3(\val_in_read_reg_208[15]_inv_i_4_n_0 ),
        .I4(\val_in_read_reg_208_reg[15]_inv_1 [0]),
        .O(grp_logistic_activate_fu_299_val_in[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \val_in_read_reg_208[10]_i_1 
       (.I0(\val_in_read_reg_208_reg[15]_inv_0 [10]),
        .I1(\val_in_read_reg_208[15]_inv_i_3_n_0 ),
        .I2(\val_in_read_reg_208_reg[10]_0 ),
        .I3(\val_in_read_reg_208[15]_inv_i_4_n_0 ),
        .I4(\val_in_read_reg_208_reg[15]_inv_1 [10]),
        .O(grp_logistic_activate_fu_299_val_in[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \val_in_read_reg_208[11]_i_1 
       (.I0(\val_in_read_reg_208_reg[15]_inv_0 [11]),
        .I1(\val_in_read_reg_208[15]_inv_i_3_n_0 ),
        .I2(\val_in_read_reg_208_reg[11]_0 ),
        .I3(\val_in_read_reg_208[15]_inv_i_4_n_0 ),
        .I4(\val_in_read_reg_208_reg[15]_inv_1 [11]),
        .O(grp_logistic_activate_fu_299_val_in[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \val_in_read_reg_208[12]_i_1 
       (.I0(\val_in_read_reg_208_reg[15]_inv_0 [12]),
        .I1(\val_in_read_reg_208[15]_inv_i_3_n_0 ),
        .I2(\val_in_read_reg_208_reg[12]_0 ),
        .I3(\val_in_read_reg_208[15]_inv_i_4_n_0 ),
        .I4(\val_in_read_reg_208_reg[15]_inv_1 [12]),
        .O(grp_logistic_activate_fu_299_val_in[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \val_in_read_reg_208[13]_i_1 
       (.I0(\val_in_read_reg_208_reg[15]_inv_0 [13]),
        .I1(\val_in_read_reg_208[15]_inv_i_3_n_0 ),
        .I2(\val_in_read_reg_208_reg[13]_0 ),
        .I3(\val_in_read_reg_208[15]_inv_i_4_n_0 ),
        .I4(\val_in_read_reg_208_reg[15]_inv_1 [13]),
        .O(grp_logistic_activate_fu_299_val_in[13]));
  LUT5 #(
    .INIT(32'h44477477)) 
    \val_in_read_reg_208[14]_inv_i_1 
       (.I0(\val_in_read_reg_208_reg[15]_inv_0 [14]),
        .I1(\val_in_read_reg_208[15]_inv_i_3_n_0 ),
        .I2(\val_in_read_reg_208[15]_inv_i_4_n_0 ),
        .I3(\val_in_read_reg_208_reg[15]_inv_1 [14]),
        .I4(\val_in_read_reg_208_reg[14]_inv_0 ),
        .O(grp_logistic_activate_fu_299_val_in[14]));
  LUT5 #(
    .INIT(32'h44477477)) 
    \val_in_read_reg_208[15]_inv_i_2 
       (.I0(\val_in_read_reg_208_reg[15]_inv_0 [15]),
        .I1(\val_in_read_reg_208[15]_inv_i_3_n_0 ),
        .I2(\val_in_read_reg_208[15]_inv_i_4_n_0 ),
        .I3(\val_in_read_reg_208_reg[15]_inv_1 [15]),
        .I4(\val_in_read_reg_208_reg[15]_inv_2 ),
        .O(grp_logistic_activate_fu_299_val_in[15]));
  LUT4 #(
    .INIT(16'h0040)) 
    \val_in_read_reg_208[15]_inv_i_3 
       (.I0(p_Result_3_reg_927),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\p_Result_1_reg_914_pp0_iter7_reg_reg[0]_1 ),
        .O(\val_in_read_reg_208[15]_inv_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFBFBFBFFFFFF)) 
    \val_in_read_reg_208[15]_inv_i_4 
       (.I0(p_Result_2_reg_923),
        .I1(Q[3]),
        .I2(\p_Result_1_reg_914_pp0_iter7_reg_reg[0]_1 ),
        .I3(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(\val_in_read_reg_208[15]_inv_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0400040404000000)) 
    \val_in_read_reg_208[15]_inv_i_6 
       (.I0(p_Result_1_reg_914),
        .I1(Q[2]),
        .I2(\p_Result_1_reg_914_pp0_iter7_reg_reg[0]_1 ),
        .I3(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(\p_Result_1_reg_914_reg[0] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \val_in_read_reg_208[1]_i_1 
       (.I0(\val_in_read_reg_208_reg[15]_inv_0 [1]),
        .I1(\val_in_read_reg_208[15]_inv_i_3_n_0 ),
        .I2(\val_in_read_reg_208_reg[1]_0 ),
        .I3(\val_in_read_reg_208[15]_inv_i_4_n_0 ),
        .I4(\val_in_read_reg_208_reg[15]_inv_1 [1]),
        .O(grp_logistic_activate_fu_299_val_in[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \val_in_read_reg_208[2]_i_1 
       (.I0(\val_in_read_reg_208_reg[15]_inv_0 [2]),
        .I1(\val_in_read_reg_208[15]_inv_i_3_n_0 ),
        .I2(\val_in_read_reg_208_reg[2]_0 ),
        .I3(\val_in_read_reg_208[15]_inv_i_4_n_0 ),
        .I4(\val_in_read_reg_208_reg[15]_inv_1 [2]),
        .O(grp_logistic_activate_fu_299_val_in[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \val_in_read_reg_208[3]_i_1 
       (.I0(\val_in_read_reg_208_reg[15]_inv_0 [3]),
        .I1(\val_in_read_reg_208[15]_inv_i_3_n_0 ),
        .I2(\val_in_read_reg_208_reg[3]_0 ),
        .I3(\val_in_read_reg_208[15]_inv_i_4_n_0 ),
        .I4(\val_in_read_reg_208_reg[15]_inv_1 [3]),
        .O(grp_logistic_activate_fu_299_val_in[3]));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \val_in_read_reg_208[4]_inv_i_1 
       (.I0(\val_in_read_reg_208[15]_inv_i_4_n_0 ),
        .I1(\val_in_read_reg_208_reg[15]_inv_1 [4]),
        .I2(\val_in_read_reg_208_reg[4]_inv_0 ),
        .I3(\val_in_read_reg_208_reg[15]_inv_0 [4]),
        .I4(\val_in_read_reg_208[15]_inv_i_3_n_0 ),
        .O(grp_logistic_activate_fu_299_val_in[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \val_in_read_reg_208[5]_i_1 
       (.I0(\val_in_read_reg_208_reg[15]_inv_0 [5]),
        .I1(\val_in_read_reg_208[15]_inv_i_3_n_0 ),
        .I2(\val_in_read_reg_208_reg[5]_0 ),
        .I3(\val_in_read_reg_208[15]_inv_i_4_n_0 ),
        .I4(\val_in_read_reg_208_reg[15]_inv_1 [5]),
        .O(grp_logistic_activate_fu_299_val_in[5]));
  LUT5 #(
    .INIT(32'h44477477)) 
    \val_in_read_reg_208[6]_inv_i_1 
       (.I0(\val_in_read_reg_208_reg[15]_inv_0 [6]),
        .I1(\val_in_read_reg_208[15]_inv_i_3_n_0 ),
        .I2(\val_in_read_reg_208[15]_inv_i_4_n_0 ),
        .I3(\val_in_read_reg_208_reg[15]_inv_1 [6]),
        .I4(\val_in_read_reg_208_reg[6]_inv_0 ),
        .O(grp_logistic_activate_fu_299_val_in[6]));
  LUT5 #(
    .INIT(32'h44477477)) 
    \val_in_read_reg_208[7]_inv_i_1 
       (.I0(\val_in_read_reg_208_reg[15]_inv_0 [7]),
        .I1(\val_in_read_reg_208[15]_inv_i_3_n_0 ),
        .I2(\val_in_read_reg_208[15]_inv_i_4_n_0 ),
        .I3(\val_in_read_reg_208_reg[15]_inv_1 [7]),
        .I4(\val_in_read_reg_208_reg[7]_inv_0 ),
        .O(grp_logistic_activate_fu_299_val_in[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \val_in_read_reg_208[8]_i_1 
       (.I0(\val_in_read_reg_208_reg[15]_inv_0 [8]),
        .I1(\val_in_read_reg_208[15]_inv_i_3_n_0 ),
        .I2(\val_in_read_reg_208_reg[8]_0 ),
        .I3(\val_in_read_reg_208[15]_inv_i_4_n_0 ),
        .I4(\val_in_read_reg_208_reg[15]_inv_1 [8]),
        .O(grp_logistic_activate_fu_299_val_in[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \val_in_read_reg_208[9]_i_1 
       (.I0(\val_in_read_reg_208_reg[15]_inv_0 [9]),
        .I1(\val_in_read_reg_208[15]_inv_i_3_n_0 ),
        .I2(\val_in_read_reg_208_reg[9]_0 ),
        .I3(\val_in_read_reg_208[15]_inv_i_4_n_0 ),
        .I4(\val_in_read_reg_208_reg[15]_inv_1 [9]),
        .O(grp_logistic_activate_fu_299_val_in[9]));
  FDRE \val_in_read_reg_208_reg[0] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(grp_logistic_activate_fu_299_val_in[0]),
        .Q(val_in_read_reg_208[0]),
        .R(1'b0));
  FDRE \val_in_read_reg_208_reg[10] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(grp_logistic_activate_fu_299_val_in[10]),
        .Q(val_in_read_reg_208[10]),
        .R(1'b0));
  FDRE \val_in_read_reg_208_reg[11] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(grp_logistic_activate_fu_299_val_in[11]),
        .Q(val_in_read_reg_208[11]),
        .R(1'b0));
  FDRE \val_in_read_reg_208_reg[12] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(grp_logistic_activate_fu_299_val_in[12]),
        .Q(val_in_read_reg_208[12]),
        .R(1'b0));
  FDRE \val_in_read_reg_208_reg[13] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(grp_logistic_activate_fu_299_val_in[13]),
        .Q(val_in_read_reg_208[13]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \val_in_read_reg_208_reg[14]_inv 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(grp_logistic_activate_fu_299_val_in[14]),
        .Q(val_in_read_reg_208[14]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \val_in_read_reg_208_reg[15]_inv 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(grp_logistic_activate_fu_299_val_in[15]),
        .Q(val_in_read_reg_208[15]),
        .R(1'b0));
  FDRE \val_in_read_reg_208_reg[1] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(grp_logistic_activate_fu_299_val_in[1]),
        .Q(val_in_read_reg_208[1]),
        .R(1'b0));
  FDRE \val_in_read_reg_208_reg[2] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(grp_logistic_activate_fu_299_val_in[2]),
        .Q(val_in_read_reg_208[2]),
        .R(1'b0));
  FDRE \val_in_read_reg_208_reg[3] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(grp_logistic_activate_fu_299_val_in[3]),
        .Q(val_in_read_reg_208[3]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \val_in_read_reg_208_reg[4]_inv 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(grp_logistic_activate_fu_299_val_in[4]),
        .Q(val_in_read_reg_208[4]),
        .R(1'b0));
  FDRE \val_in_read_reg_208_reg[5] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(grp_logistic_activate_fu_299_val_in[5]),
        .Q(val_in_read_reg_208[5]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \val_in_read_reg_208_reg[6]_inv 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(grp_logistic_activate_fu_299_val_in[6]),
        .Q(val_in_read_reg_208[6]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \val_in_read_reg_208_reg[7]_inv 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(grp_logistic_activate_fu_299_val_in[7]),
        .Q(val_in_read_reg_208[7]),
        .R(1'b0));
  FDRE \val_in_read_reg_208_reg[8] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(grp_logistic_activate_fu_299_val_in[8]),
        .Q(val_in_read_reg_208[8]),
        .R(1'b0));
  FDRE \val_in_read_reg_208_reg[9] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(grp_logistic_activate_fu_299_val_in[9]),
        .Q(val_in_read_reg_208[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "yolo_yolo_top_mul_25ns_18ns_43_1_1" *) 
module design_1_yolo_yolo_top_0_0_yolo_yolo_top_mul_25ns_18ns_43_1_1
   (D,
    P,
    S,
    DI,
    grp_logistic_activate_fu_299_ap_ce,
    E,
    ap_clk,
    A,
    Q,
    sel);
  output [24:0]D;
  output [17:0]P;
  output [2:0]S;
  output [0:0]DI;
  input grp_logistic_activate_fu_299_ap_ce;
  input [0:0]E;
  input ap_clk;
  input [4:0]A;
  input [3:0]Q;
  input [4:0]sel;

  wire [4:0]A;
  wire [24:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [17:0]P;
  wire [3:0]Q;
  wire [2:0]S;
  wire ap_clk;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_99;
  wire dout_n_106;
  wire dout_n_107;
  wire dout_n_108;
  wire dout_n_109;
  wire dout_n_110;
  wire dout_n_111;
  wire dout_n_112;
  wire dout_n_113;
  wire dout_n_114;
  wire dout_n_115;
  wire dout_n_116;
  wire dout_n_117;
  wire dout_n_118;
  wire dout_n_119;
  wire dout_n_120;
  wire dout_n_121;
  wire dout_n_122;
  wire dout_n_123;
  wire dout_n_124;
  wire dout_n_125;
  wire dout_n_126;
  wire dout_n_127;
  wire dout_n_128;
  wire dout_n_129;
  wire dout_n_130;
  wire dout_n_131;
  wire dout_n_132;
  wire dout_n_133;
  wire dout_n_134;
  wire dout_n_135;
  wire dout_n_136;
  wire dout_n_137;
  wire dout_n_138;
  wire dout_n_139;
  wire dout_n_140;
  wire dout_n_141;
  wire dout_n_142;
  wire dout_n_143;
  wire dout_n_144;
  wire dout_n_145;
  wire dout_n_146;
  wire dout_n_147;
  wire dout_n_148;
  wire dout_n_149;
  wire dout_n_150;
  wire dout_n_151;
  wire dout_n_152;
  wire dout_n_153;
  wire grp_logistic_activate_fu_299_ap_ce;
  wire [4:0]sel;
  wire [7:7]trunc_ln1_reg_565;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_P_UNCONNECTED;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_dout__0_P_UNCONNECTED;
  wire [47:0]NLW_dout__0_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[4:3],1'b0,1'b0,1'b0,1'b0,1'b0,A[2:1],1'b0,A[0],1'b0,1'b0,1'b0,1'b0,A[2:1],A[2]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,D[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_logistic_activate_fu_299_ap_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_logistic_activate_fu_299_ap_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P(NLW_dout_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[4:3],1'b0,1'b0,1'b0,1'b0,1'b0,A[2:1],1'b0,A[0],1'b0,1'b0,1'b0,1'b0,A[2:1],A[2]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[24:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_logistic_activate_fu_299_ap_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_logistic_activate_fu_299_ap_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_logistic_activate_fu_299_ap_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({NLW_dout__0_P_UNCONNECTED[47:26],P[17:7],trunc_ln1_reg_565,P[6:0],dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .PCOUT(NLW_dout__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* HLUTNM = "lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dout__1_i_16
       (.I0(trunc_ln1_reg_565),
        .I1(Q[3]),
        .O(DI));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    dout__1_i_25
       (.I0(trunc_ln1_reg_565),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(P[6]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h8778)) 
    dout__1_i_26
       (.I0(Q[1]),
        .I1(P[5]),
        .I2(P[6]),
        .I3(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h8778)) 
    dout__1_i_27
       (.I0(Q[0]),
        .I1(P[4]),
        .I2(P[5]),
        .I3(Q[1]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'hB8B0751A)) 
    g0_b0__0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hEBA21790)) 
    g0_b10__1
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hE64D83A0)) 
    g0_b11__0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'h2D38F46A)) 
    g0_b12__0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'h6B89C180)) 
    g0_b13__0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'h21BF2244)) 
    g0_b14__0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'h0F3A1428)) 
    g0_b15__0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB093F2B0)) 
    g0_b16__0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hC076A4C0)) 
    g0_b17__0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hAAA4C700)) 
    g0_b18__0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'h999252AA)) 
    g0_b19__0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'h69721AD8)) 
    g0_b1__0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hD2DB64CC)) 
    g0_b20__0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hE31C78F0)) 
    g0_b21__0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[21]));
  LUT5 #(
    .INIT(32'h03E07F00)) 
    g0_b22__0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[22]));
  LUT5 #(
    .INIT(32'h03FF8000)) 
    g0_b23__0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hE000)) 
    g0_b24__0
       (.I0(sel[1]),
        .I1(sel[2]),
        .I2(sel[3]),
        .I3(sel[4]),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hCA52604E)) 
    g0_b2__0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h9A9BC954)) 
    g0_b3__0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hE2A64E02)) 
    g0_b4__0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h6DFC46F4)) 
    g0_b5__0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hDEA12AD8)) 
    g0_b6__0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h8B89EE24)) 
    g0_b7__0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h22E15890)) 
    g0_b8__0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h86B79E68)) 
    g0_b9__1
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "yolo_yolo_top_mul_25ns_25ns_50_1_1" *) 
module design_1_yolo_yolo_top_0_0_yolo_yolo_top_mul_25ns_25ns_50_1_1
   (D,
    dout,
    exp_x_msb_1_table_V_ce0,
    grp_logistic_activate_fu_299_ap_ce,
    ap_clk,
    exp_x_msb_2_lsb_m_1_V_fu_378_p2,
    sel);
  output [24:0]D;
  output [24:0]dout;
  input exp_x_msb_1_table_V_ce0;
  input grp_logistic_activate_fu_299_ap_ce;
  input ap_clk;
  input [24:0]exp_x_msb_2_lsb_m_1_V_fu_378_p2;
  input [4:0]sel;

  wire [24:0]D;
  wire ap_clk;
  wire [24:0]dout;
  wire dout__0__0_n_100;
  wire dout__0__0_n_101;
  wire dout__0__0_n_102;
  wire dout__0__0_n_103;
  wire dout__0__0_n_104;
  wire dout__0__0_n_105;
  wire dout__0__0_n_90;
  wire dout__0__0_n_91;
  wire dout__0__0_n_92;
  wire dout__0__0_n_93;
  wire dout__0__0_n_94;
  wire dout__0__0_n_95;
  wire dout__0__0_n_96;
  wire dout__0__0_n_97;
  wire dout__0__0_n_98;
  wire dout__0__0_n_99;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_129;
  wire dout__0_n_130;
  wire dout__0_n_131;
  wire dout__0_n_132;
  wire dout__0_n_133;
  wire dout__0_n_134;
  wire dout__0_n_135;
  wire dout__0_n_136;
  wire dout__0_n_137;
  wire dout__0_n_138;
  wire dout__0_n_139;
  wire dout__0_n_140;
  wire dout__0_n_141;
  wire dout__0_n_142;
  wire dout__0_n_143;
  wire dout__0_n_144;
  wire dout__0_n_145;
  wire dout__0_n_146;
  wire dout__0_n_147;
  wire dout__0_n_148;
  wire dout__0_n_149;
  wire dout__0_n_150;
  wire dout__0_n_151;
  wire dout__0_n_152;
  wire dout__0_n_153;
  wire dout__0_n_58;
  wire dout__0_n_59;
  wire dout__0_n_60;
  wire dout__0_n_61;
  wire dout__0_n_62;
  wire dout__0_n_63;
  wire dout__0_n_64;
  wire dout__0_n_65;
  wire dout__0_n_66;
  wire dout__0_n_67;
  wire dout__0_n_68;
  wire dout__0_n_69;
  wire dout__0_n_70;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire dout__1_n_100;
  wire dout__1_n_101;
  wire dout__1_n_102;
  wire dout__1_n_103;
  wire dout__1_n_104;
  wire dout__1_n_105;
  wire dout__1_n_106;
  wire dout__1_n_107;
  wire dout__1_n_108;
  wire dout__1_n_109;
  wire dout__1_n_110;
  wire dout__1_n_111;
  wire dout__1_n_112;
  wire dout__1_n_113;
  wire dout__1_n_114;
  wire dout__1_n_115;
  wire dout__1_n_116;
  wire dout__1_n_117;
  wire dout__1_n_118;
  wire dout__1_n_119;
  wire dout__1_n_120;
  wire dout__1_n_121;
  wire dout__1_n_122;
  wire dout__1_n_123;
  wire dout__1_n_124;
  wire dout__1_n_125;
  wire dout__1_n_126;
  wire dout__1_n_127;
  wire dout__1_n_128;
  wire dout__1_n_129;
  wire dout__1_n_130;
  wire dout__1_n_131;
  wire dout__1_n_132;
  wire dout__1_n_133;
  wire dout__1_n_134;
  wire dout__1_n_135;
  wire dout__1_n_136;
  wire dout__1_n_137;
  wire dout__1_n_138;
  wire dout__1_n_139;
  wire dout__1_n_140;
  wire dout__1_n_141;
  wire dout__1_n_142;
  wire dout__1_n_143;
  wire dout__1_n_144;
  wire dout__1_n_145;
  wire dout__1_n_146;
  wire dout__1_n_147;
  wire dout__1_n_148;
  wire dout__1_n_149;
  wire dout__1_n_150;
  wire dout__1_n_151;
  wire dout__1_n_152;
  wire dout__1_n_153;
  wire dout__1_n_24;
  wire dout__1_n_25;
  wire dout__1_n_26;
  wire dout__1_n_27;
  wire dout__1_n_28;
  wire dout__1_n_29;
  wire dout__1_n_30;
  wire dout__1_n_31;
  wire dout__1_n_32;
  wire dout__1_n_33;
  wire dout__1_n_34;
  wire dout__1_n_35;
  wire dout__1_n_36;
  wire dout__1_n_37;
  wire dout__1_n_38;
  wire dout__1_n_39;
  wire dout__1_n_40;
  wire dout__1_n_41;
  wire dout__1_n_42;
  wire dout__1_n_43;
  wire dout__1_n_44;
  wire dout__1_n_45;
  wire dout__1_n_46;
  wire dout__1_n_47;
  wire dout__1_n_48;
  wire dout__1_n_49;
  wire dout__1_n_50;
  wire dout__1_n_51;
  wire dout__1_n_52;
  wire dout__1_n_53;
  wire dout__1_n_58;
  wire dout__1_n_59;
  wire dout__1_n_60;
  wire dout__1_n_61;
  wire dout__1_n_62;
  wire dout__1_n_63;
  wire dout__1_n_64;
  wire dout__1_n_65;
  wire dout__1_n_66;
  wire dout__1_n_67;
  wire dout__1_n_68;
  wire dout__1_n_69;
  wire dout__1_n_70;
  wire dout__1_n_71;
  wire dout__1_n_72;
  wire dout__1_n_73;
  wire dout__1_n_74;
  wire dout__1_n_75;
  wire dout__1_n_76;
  wire dout__1_n_77;
  wire dout__1_n_78;
  wire dout__1_n_79;
  wire dout__1_n_80;
  wire dout__1_n_81;
  wire dout__1_n_82;
  wire dout__1_n_83;
  wire dout__1_n_84;
  wire dout__1_n_85;
  wire dout__1_n_86;
  wire dout__1_n_87;
  wire dout__1_n_88;
  wire dout__1_n_89;
  wire dout__1_n_90;
  wire dout__1_n_91;
  wire dout__1_n_92;
  wire dout__1_n_93;
  wire dout__1_n_94;
  wire dout__1_n_95;
  wire dout__1_n_96;
  wire dout__1_n_97;
  wire dout__1_n_98;
  wire dout__1_n_99;
  wire dout__2_n_100;
  wire dout__2_n_101;
  wire dout__2_n_102;
  wire dout__2_n_103;
  wire dout__2_n_104;
  wire dout__2_n_105;
  wire dout__2_n_73;
  wire dout__2_n_74;
  wire dout__2_n_75;
  wire dout__2_n_76;
  wire dout__2_n_77;
  wire dout__2_n_78;
  wire dout__2_n_79;
  wire dout__2_n_80;
  wire dout__2_n_81;
  wire dout__2_n_82;
  wire dout__2_n_83;
  wire dout__2_n_84;
  wire dout__2_n_85;
  wire dout__2_n_86;
  wire dout__2_n_87;
  wire dout__2_n_88;
  wire dout__2_n_89;
  wire dout__2_n_90;
  wire dout__2_n_91;
  wire dout__2_n_92;
  wire dout__2_n_93;
  wire dout__2_n_94;
  wire dout__2_n_95;
  wire dout__2_n_96;
  wire dout__2_n_97;
  wire dout__2_n_98;
  wire dout__2_n_99;
  wire exp_x_msb_1_table_V_ce0;
  wire [24:0]exp_x_msb_2_lsb_m_1_V_fu_378_p2;
  wire grp_logistic_activate_fu_299_ap_ce;
  wire [4:0]sel;
  wire \y_lo_s_V_reg_586[10]_i_2_n_0 ;
  wire \y_lo_s_V_reg_586[10]_i_3_n_0 ;
  wire \y_lo_s_V_reg_586[10]_i_4_n_0 ;
  wire \y_lo_s_V_reg_586[10]_i_5_n_0 ;
  wire \y_lo_s_V_reg_586[14]_i_2_n_0 ;
  wire \y_lo_s_V_reg_586[14]_i_3_n_0 ;
  wire \y_lo_s_V_reg_586[14]_i_4_n_0 ;
  wire \y_lo_s_V_reg_586[14]_i_5_n_0 ;
  wire \y_lo_s_V_reg_586[18]_i_2_n_0 ;
  wire \y_lo_s_V_reg_586[18]_i_3_n_0 ;
  wire \y_lo_s_V_reg_586[18]_i_4_n_0 ;
  wire \y_lo_s_V_reg_586[18]_i_5_n_0 ;
  wire \y_lo_s_V_reg_586[22]_i_2_n_0 ;
  wire \y_lo_s_V_reg_586[22]_i_3_n_0 ;
  wire \y_lo_s_V_reg_586[22]_i_4_n_0 ;
  wire \y_lo_s_V_reg_586[22]_i_5_n_0 ;
  wire \y_lo_s_V_reg_586[24]_i_2_n_0 ;
  wire \y_lo_s_V_reg_586[24]_i_3_n_0 ;
  wire \y_lo_s_V_reg_586[2]_i_10_n_0 ;
  wire \y_lo_s_V_reg_586[2]_i_11_n_0 ;
  wire \y_lo_s_V_reg_586[2]_i_12_n_0 ;
  wire \y_lo_s_V_reg_586[2]_i_13_n_0 ;
  wire \y_lo_s_V_reg_586[2]_i_14_n_0 ;
  wire \y_lo_s_V_reg_586[2]_i_3_n_0 ;
  wire \y_lo_s_V_reg_586[2]_i_4_n_0 ;
  wire \y_lo_s_V_reg_586[2]_i_5_n_0 ;
  wire \y_lo_s_V_reg_586[2]_i_6_n_0 ;
  wire \y_lo_s_V_reg_586[2]_i_8_n_0 ;
  wire \y_lo_s_V_reg_586[2]_i_9_n_0 ;
  wire \y_lo_s_V_reg_586[6]_i_2_n_0 ;
  wire \y_lo_s_V_reg_586[6]_i_3_n_0 ;
  wire \y_lo_s_V_reg_586[6]_i_4_n_0 ;
  wire \y_lo_s_V_reg_586[6]_i_5_n_0 ;
  wire \y_lo_s_V_reg_586_reg[10]_i_1_n_0 ;
  wire \y_lo_s_V_reg_586_reg[10]_i_1_n_1 ;
  wire \y_lo_s_V_reg_586_reg[10]_i_1_n_2 ;
  wire \y_lo_s_V_reg_586_reg[10]_i_1_n_3 ;
  wire \y_lo_s_V_reg_586_reg[14]_i_1_n_0 ;
  wire \y_lo_s_V_reg_586_reg[14]_i_1_n_1 ;
  wire \y_lo_s_V_reg_586_reg[14]_i_1_n_2 ;
  wire \y_lo_s_V_reg_586_reg[14]_i_1_n_3 ;
  wire \y_lo_s_V_reg_586_reg[18]_i_1_n_0 ;
  wire \y_lo_s_V_reg_586_reg[18]_i_1_n_1 ;
  wire \y_lo_s_V_reg_586_reg[18]_i_1_n_2 ;
  wire \y_lo_s_V_reg_586_reg[18]_i_1_n_3 ;
  wire \y_lo_s_V_reg_586_reg[22]_i_1_n_0 ;
  wire \y_lo_s_V_reg_586_reg[22]_i_1_n_1 ;
  wire \y_lo_s_V_reg_586_reg[22]_i_1_n_2 ;
  wire \y_lo_s_V_reg_586_reg[22]_i_1_n_3 ;
  wire \y_lo_s_V_reg_586_reg[24]_i_1_n_3 ;
  wire \y_lo_s_V_reg_586_reg[2]_i_1_n_0 ;
  wire \y_lo_s_V_reg_586_reg[2]_i_1_n_1 ;
  wire \y_lo_s_V_reg_586_reg[2]_i_1_n_2 ;
  wire \y_lo_s_V_reg_586_reg[2]_i_1_n_3 ;
  wire \y_lo_s_V_reg_586_reg[2]_i_2_n_0 ;
  wire \y_lo_s_V_reg_586_reg[2]_i_2_n_1 ;
  wire \y_lo_s_V_reg_586_reg[2]_i_2_n_2 ;
  wire \y_lo_s_V_reg_586_reg[2]_i_2_n_3 ;
  wire \y_lo_s_V_reg_586_reg[2]_i_7_n_0 ;
  wire \y_lo_s_V_reg_586_reg[2]_i_7_n_1 ;
  wire \y_lo_s_V_reg_586_reg[2]_i_7_n_2 ;
  wire \y_lo_s_V_reg_586_reg[2]_i_7_n_3 ;
  wire \y_lo_s_V_reg_586_reg[6]_i_1_n_0 ;
  wire \y_lo_s_V_reg_586_reg[6]_i_1_n_1 ;
  wire \y_lo_s_V_reg_586_reg[6]_i_1_n_2 ;
  wire \y_lo_s_V_reg_586_reg[6]_i_1_n_3 ;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0__0_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_dout__0__0_P_UNCONNECTED;
  wire [47:0]NLW_dout__0__0_PCOUT_UNCONNECTED;
  wire NLW_dout__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__1_OVERFLOW_UNCONNECTED;
  wire NLW_dout__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_dout__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__1_CARRYOUT_UNCONNECTED;
  wire NLW_dout__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__2_OVERFLOW_UNCONNECTED;
  wire NLW_dout__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__2_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_dout__2_P_UNCONNECTED;
  wire [47:0]NLW_dout__2_PCOUT_UNCONNECTED;
  wire [3:1]\NLW_y_lo_s_V_reg_586_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_y_lo_s_V_reg_586_reg[24]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_y_lo_s_V_reg_586_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_y_lo_s_V_reg_586_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_y_lo_s_V_reg_586_reg[2]_i_7_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 9x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,exp_x_msb_2_lsb_m_1_V_fu_378_p2[24:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(exp_x_msb_1_table_V_ce0),
        .CEA2(grp_logistic_activate_fu_299_ap_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_logistic_activate_fu_299_ap_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_58,dout__0_n_59,dout__0_n_60,dout__0_n_61,dout__0_n_62,dout__0_n_63,dout__0_n_64,dout__0_n_65,dout__0_n_66,dout__0_n_67,dout__0_n_68,dout__0_n_69,dout__0_n_70,dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109,dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 9x9 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,exp_x_msb_2_lsb_m_1_V_fu_378_p2[24:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[24:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_logistic_activate_fu_299_ap_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(exp_x_msb_1_table_V_ce0),
        .CEB2(grp_logistic_activate_fu_299_ap_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0__0_OVERFLOW_UNCONNECTED),
        .P({NLW_dout__0__0_P_UNCONNECTED[47:16],dout__0__0_n_90,dout__0__0_n_91,dout__0__0_n_92,dout__0__0_n_93,dout__0__0_n_94,dout__0__0_n_95,dout__0__0_n_96,dout__0__0_n_97,dout__0__0_n_98,dout__0__0_n_99,dout__0__0_n_100,dout__0__0_n_101,dout__0__0_n_102,dout__0__0_n_103,dout__0__0_n_104,dout__0__0_n_105}),
        .PATTERNBDETECT(NLW_dout__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109,dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128,dout__0_n_129,dout__0_n_130,dout__0_n_131,dout__0_n_132,dout__0_n_133,dout__0_n_134,dout__0_n_135,dout__0_n_136,dout__0_n_137,dout__0_n_138,dout__0_n_139,dout__0_n_140,dout__0_n_141,dout__0_n_142,dout__0_n_143,dout__0_n_144,dout__0_n_145,dout__0_n_146,dout__0_n_147,dout__0_n_148,dout__0_n_149,dout__0_n_150,dout__0_n_151,dout__0_n_152,dout__0_n_153}),
        .PCOUT(NLW_dout__0__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,exp_x_msb_2_lsb_m_1_V_fu_378_p2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({dout__1_n_24,dout__1_n_25,dout__1_n_26,dout__1_n_27,dout__1_n_28,dout__1_n_29,dout__1_n_30,dout__1_n_31,dout__1_n_32,dout__1_n_33,dout__1_n_34,dout__1_n_35,dout__1_n_36,dout__1_n_37,dout__1_n_38,dout__1_n_39,dout__1_n_40,dout__1_n_41,dout__1_n_42,dout__1_n_43,dout__1_n_44,dout__1_n_45,dout__1_n_46,dout__1_n_47,dout__1_n_48,dout__1_n_49,dout__1_n_50,dout__1_n_51,dout__1_n_52,dout__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,D[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_logistic_activate_fu_299_ap_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(exp_x_msb_1_table_V_ce0),
        .CEB2(grp_logistic_activate_fu_299_ap_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__1_OVERFLOW_UNCONNECTED),
        .P({dout__1_n_58,dout__1_n_59,dout__1_n_60,dout__1_n_61,dout__1_n_62,dout__1_n_63,dout__1_n_64,dout__1_n_65,dout__1_n_66,dout__1_n_67,dout__1_n_68,dout__1_n_69,dout__1_n_70,dout__1_n_71,dout__1_n_72,dout__1_n_73,dout__1_n_74,dout__1_n_75,dout__1_n_76,dout__1_n_77,dout__1_n_78,dout__1_n_79,dout__1_n_80,dout__1_n_81,dout__1_n_82,dout__1_n_83,dout__1_n_84,dout__1_n_85,dout__1_n_86,dout__1_n_87,dout__1_n_88,dout__1_n_89,dout__1_n_90,dout__1_n_91,dout__1_n_92,dout__1_n_93,dout__1_n_94,dout__1_n_95,dout__1_n_96,dout__1_n_97,dout__1_n_98,dout__1_n_99,dout__1_n_100,dout__1_n_101,dout__1_n_102,dout__1_n_103,dout__1_n_104,dout__1_n_105}),
        .PATTERNBDETECT(NLW_dout__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout__1_n_106,dout__1_n_107,dout__1_n_108,dout__1_n_109,dout__1_n_110,dout__1_n_111,dout__1_n_112,dout__1_n_113,dout__1_n_114,dout__1_n_115,dout__1_n_116,dout__1_n_117,dout__1_n_118,dout__1_n_119,dout__1_n_120,dout__1_n_121,dout__1_n_122,dout__1_n_123,dout__1_n_124,dout__1_n_125,dout__1_n_126,dout__1_n_127,dout__1_n_128,dout__1_n_129,dout__1_n_130,dout__1_n_131,dout__1_n_132,dout__1_n_133,dout__1_n_134,dout__1_n_135,dout__1_n_136,dout__1_n_137,dout__1_n_138,dout__1_n_139,dout__1_n_140,dout__1_n_141,dout__1_n_142,dout__1_n_143,dout__1_n_144,dout__1_n_145,dout__1_n_146,dout__1_n_147,dout__1_n_148,dout__1_n_149,dout__1_n_150,dout__1_n_151,dout__1_n_152,dout__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x9 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({dout__1_n_24,dout__1_n_25,dout__1_n_26,dout__1_n_27,dout__1_n_28,dout__1_n_29,dout__1_n_30,dout__1_n_31,dout__1_n_32,dout__1_n_33,dout__1_n_34,dout__1_n_35,dout__1_n_36,dout__1_n_37,dout__1_n_38,dout__1_n_39,dout__1_n_40,dout__1_n_41,dout__1_n_42,dout__1_n_43,dout__1_n_44,dout__1_n_45,dout__1_n_46,dout__1_n_47,dout__1_n_48,dout__1_n_49,dout__1_n_50,dout__1_n_51,dout__1_n_52,dout__1_n_53}),
        .ACOUT(NLW_dout__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[24:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(exp_x_msb_1_table_V_ce0),
        .CEB2(grp_logistic_activate_fu_299_ap_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__2_OVERFLOW_UNCONNECTED),
        .P({NLW_dout__2_P_UNCONNECTED[47:33],dout__2_n_73,dout__2_n_74,dout__2_n_75,dout__2_n_76,dout__2_n_77,dout__2_n_78,dout__2_n_79,dout__2_n_80,dout__2_n_81,dout__2_n_82,dout__2_n_83,dout__2_n_84,dout__2_n_85,dout__2_n_86,dout__2_n_87,dout__2_n_88,dout__2_n_89,dout__2_n_90,dout__2_n_91,dout__2_n_92,dout__2_n_93,dout__2_n_94,dout__2_n_95,dout__2_n_96,dout__2_n_97,dout__2_n_98,dout__2_n_99,dout__2_n_100,dout__2_n_101,dout__2_n_102,dout__2_n_103,dout__2_n_104,dout__2_n_105}),
        .PATTERNBDETECT(NLW_dout__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout__1_n_106,dout__1_n_107,dout__1_n_108,dout__1_n_109,dout__1_n_110,dout__1_n_111,dout__1_n_112,dout__1_n_113,dout__1_n_114,dout__1_n_115,dout__1_n_116,dout__1_n_117,dout__1_n_118,dout__1_n_119,dout__1_n_120,dout__1_n_121,dout__1_n_122,dout__1_n_123,dout__1_n_124,dout__1_n_125,dout__1_n_126,dout__1_n_127,dout__1_n_128,dout__1_n_129,dout__1_n_130,dout__1_n_131,dout__1_n_132,dout__1_n_133,dout__1_n_134,dout__1_n_135,dout__1_n_136,dout__1_n_137,dout__1_n_138,dout__1_n_139,dout__1_n_140,dout__1_n_141,dout__1_n_142,dout__1_n_143,dout__1_n_144,dout__1_n_145,dout__1_n_146,dout__1_n_147,dout__1_n_148,dout__1_n_149,dout__1_n_150,dout__1_n_151,dout__1_n_152,dout__1_n_153}),
        .PCOUT(NLW_dout__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__2_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hDA3FBE42)) 
    g0_b0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h42E4C030)) 
    g0_b1
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hE80009CC)) 
    g0_b10
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'h30007C3E)) 
    g0_b11
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'h40001418)) 
    g0_b12
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'h80004906)) 
    g0_b13
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'h00003093)) 
    g0_b14
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'h00001314)) 
    g0_b15
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'h00000D78)) 
    g0_b16
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'h00006220)) 
    g0_b17
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'h0000BF40)) 
    g0_b18
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'h00000980)) 
    g0_b19
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'h03C5C0BA)) 
    g0_b2
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h00004A00)) 
    g0_b20
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'h0060)) 
    g0_b21
       (.I0(sel[1]),
        .I1(sel[2]),
        .I2(sel[3]),
        .I3(sel[4]),
        .O(D[21]));
  LUT5 #(
    .INIT(32'h00009000)) 
    g0_b22
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'h0080)) 
    g0_b23
       (.I0(sel[0]),
        .I1(sel[2]),
        .I2(sel[3]),
        .I3(sel[4]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'h0080)) 
    g0_b24
       (.I0(sel[1]),
        .I1(sel[2]),
        .I2(sel[3]),
        .I3(sel[4]),
        .O(D[24]));
  LUT5 #(
    .INIT(32'h735E0B64)) 
    g0_b3
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h8488B64C)) 
    g0_b4
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h17D094F4)) 
    g0_b5
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hAA601DDC)) 
    g0_b6
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hD280C03E)) 
    g0_b7
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h4F0032E6)) 
    g0_b8
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hE40095A8)) 
    g0_b9
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .O(D[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[10]_i_2 
       (.I0(dout__2_n_87),
        .I1(dout__0__0_n_104),
        .O(\y_lo_s_V_reg_586[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[10]_i_3 
       (.I0(dout__2_n_88),
        .I1(dout__0__0_n_105),
        .O(\y_lo_s_V_reg_586[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[10]_i_4 
       (.I0(dout__2_n_89),
        .I1(dout__0_n_89),
        .O(\y_lo_s_V_reg_586[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[10]_i_5 
       (.I0(dout__2_n_90),
        .I1(dout__0_n_90),
        .O(\y_lo_s_V_reg_586[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[14]_i_2 
       (.I0(dout__2_n_83),
        .I1(dout__0__0_n_100),
        .O(\y_lo_s_V_reg_586[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[14]_i_3 
       (.I0(dout__2_n_84),
        .I1(dout__0__0_n_101),
        .O(\y_lo_s_V_reg_586[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[14]_i_4 
       (.I0(dout__2_n_85),
        .I1(dout__0__0_n_102),
        .O(\y_lo_s_V_reg_586[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[14]_i_5 
       (.I0(dout__2_n_86),
        .I1(dout__0__0_n_103),
        .O(\y_lo_s_V_reg_586[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[18]_i_2 
       (.I0(dout__2_n_79),
        .I1(dout__0__0_n_96),
        .O(\y_lo_s_V_reg_586[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[18]_i_3 
       (.I0(dout__2_n_80),
        .I1(dout__0__0_n_97),
        .O(\y_lo_s_V_reg_586[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[18]_i_4 
       (.I0(dout__2_n_81),
        .I1(dout__0__0_n_98),
        .O(\y_lo_s_V_reg_586[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[18]_i_5 
       (.I0(dout__2_n_82),
        .I1(dout__0__0_n_99),
        .O(\y_lo_s_V_reg_586[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[22]_i_2 
       (.I0(dout__2_n_75),
        .I1(dout__0__0_n_92),
        .O(\y_lo_s_V_reg_586[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[22]_i_3 
       (.I0(dout__2_n_76),
        .I1(dout__0__0_n_93),
        .O(\y_lo_s_V_reg_586[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[22]_i_4 
       (.I0(dout__2_n_77),
        .I1(dout__0__0_n_94),
        .O(\y_lo_s_V_reg_586[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[22]_i_5 
       (.I0(dout__2_n_78),
        .I1(dout__0__0_n_95),
        .O(\y_lo_s_V_reg_586[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[24]_i_2 
       (.I0(dout__2_n_73),
        .I1(dout__0__0_n_90),
        .O(\y_lo_s_V_reg_586[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[24]_i_3 
       (.I0(dout__2_n_74),
        .I1(dout__0__0_n_91),
        .O(\y_lo_s_V_reg_586[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[2]_i_10 
       (.I0(dout__2_n_101),
        .I1(dout__0_n_101),
        .O(\y_lo_s_V_reg_586[2]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[2]_i_11 
       (.I0(dout__2_n_102),
        .I1(dout__0_n_102),
        .O(\y_lo_s_V_reg_586[2]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[2]_i_12 
       (.I0(dout__2_n_103),
        .I1(dout__0_n_103),
        .O(\y_lo_s_V_reg_586[2]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[2]_i_13 
       (.I0(dout__2_n_104),
        .I1(dout__0_n_104),
        .O(\y_lo_s_V_reg_586[2]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[2]_i_14 
       (.I0(dout__2_n_105),
        .I1(dout__0_n_105),
        .O(\y_lo_s_V_reg_586[2]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[2]_i_3 
       (.I0(dout__2_n_95),
        .I1(dout__0_n_95),
        .O(\y_lo_s_V_reg_586[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[2]_i_4 
       (.I0(dout__2_n_96),
        .I1(dout__0_n_96),
        .O(\y_lo_s_V_reg_586[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[2]_i_5 
       (.I0(dout__2_n_97),
        .I1(dout__0_n_97),
        .O(\y_lo_s_V_reg_586[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[2]_i_6 
       (.I0(dout__2_n_98),
        .I1(dout__0_n_98),
        .O(\y_lo_s_V_reg_586[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[2]_i_8 
       (.I0(dout__2_n_99),
        .I1(dout__0_n_99),
        .O(\y_lo_s_V_reg_586[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[2]_i_9 
       (.I0(dout__2_n_100),
        .I1(dout__0_n_100),
        .O(\y_lo_s_V_reg_586[2]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[6]_i_2 
       (.I0(dout__2_n_91),
        .I1(dout__0_n_91),
        .O(\y_lo_s_V_reg_586[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[6]_i_3 
       (.I0(dout__2_n_92),
        .I1(dout__0_n_92),
        .O(\y_lo_s_V_reg_586[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[6]_i_4 
       (.I0(dout__2_n_93),
        .I1(dout__0_n_93),
        .O(\y_lo_s_V_reg_586[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_lo_s_V_reg_586[6]_i_5 
       (.I0(dout__2_n_94),
        .I1(dout__0_n_94),
        .O(\y_lo_s_V_reg_586[6]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_lo_s_V_reg_586_reg[10]_i_1 
       (.CI(\y_lo_s_V_reg_586_reg[6]_i_1_n_0 ),
        .CO({\y_lo_s_V_reg_586_reg[10]_i_1_n_0 ,\y_lo_s_V_reg_586_reg[10]_i_1_n_1 ,\y_lo_s_V_reg_586_reg[10]_i_1_n_2 ,\y_lo_s_V_reg_586_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout__2_n_87,dout__2_n_88,dout__2_n_89,dout__2_n_90}),
        .O(dout[10:7]),
        .S({\y_lo_s_V_reg_586[10]_i_2_n_0 ,\y_lo_s_V_reg_586[10]_i_3_n_0 ,\y_lo_s_V_reg_586[10]_i_4_n_0 ,\y_lo_s_V_reg_586[10]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_lo_s_V_reg_586_reg[14]_i_1 
       (.CI(\y_lo_s_V_reg_586_reg[10]_i_1_n_0 ),
        .CO({\y_lo_s_V_reg_586_reg[14]_i_1_n_0 ,\y_lo_s_V_reg_586_reg[14]_i_1_n_1 ,\y_lo_s_V_reg_586_reg[14]_i_1_n_2 ,\y_lo_s_V_reg_586_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout__2_n_83,dout__2_n_84,dout__2_n_85,dout__2_n_86}),
        .O(dout[14:11]),
        .S({\y_lo_s_V_reg_586[14]_i_2_n_0 ,\y_lo_s_V_reg_586[14]_i_3_n_0 ,\y_lo_s_V_reg_586[14]_i_4_n_0 ,\y_lo_s_V_reg_586[14]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_lo_s_V_reg_586_reg[18]_i_1 
       (.CI(\y_lo_s_V_reg_586_reg[14]_i_1_n_0 ),
        .CO({\y_lo_s_V_reg_586_reg[18]_i_1_n_0 ,\y_lo_s_V_reg_586_reg[18]_i_1_n_1 ,\y_lo_s_V_reg_586_reg[18]_i_1_n_2 ,\y_lo_s_V_reg_586_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout__2_n_79,dout__2_n_80,dout__2_n_81,dout__2_n_82}),
        .O(dout[18:15]),
        .S({\y_lo_s_V_reg_586[18]_i_2_n_0 ,\y_lo_s_V_reg_586[18]_i_3_n_0 ,\y_lo_s_V_reg_586[18]_i_4_n_0 ,\y_lo_s_V_reg_586[18]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_lo_s_V_reg_586_reg[22]_i_1 
       (.CI(\y_lo_s_V_reg_586_reg[18]_i_1_n_0 ),
        .CO({\y_lo_s_V_reg_586_reg[22]_i_1_n_0 ,\y_lo_s_V_reg_586_reg[22]_i_1_n_1 ,\y_lo_s_V_reg_586_reg[22]_i_1_n_2 ,\y_lo_s_V_reg_586_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout__2_n_75,dout__2_n_76,dout__2_n_77,dout__2_n_78}),
        .O(dout[22:19]),
        .S({\y_lo_s_V_reg_586[22]_i_2_n_0 ,\y_lo_s_V_reg_586[22]_i_3_n_0 ,\y_lo_s_V_reg_586[22]_i_4_n_0 ,\y_lo_s_V_reg_586[22]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_lo_s_V_reg_586_reg[24]_i_1 
       (.CI(\y_lo_s_V_reg_586_reg[22]_i_1_n_0 ),
        .CO({\NLW_y_lo_s_V_reg_586_reg[24]_i_1_CO_UNCONNECTED [3:1],\y_lo_s_V_reg_586_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,dout__2_n_74}),
        .O({\NLW_y_lo_s_V_reg_586_reg[24]_i_1_O_UNCONNECTED [3:2],dout[24:23]}),
        .S({1'b0,1'b0,\y_lo_s_V_reg_586[24]_i_2_n_0 ,\y_lo_s_V_reg_586[24]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_lo_s_V_reg_586_reg[2]_i_1 
       (.CI(\y_lo_s_V_reg_586_reg[2]_i_2_n_0 ),
        .CO({\y_lo_s_V_reg_586_reg[2]_i_1_n_0 ,\y_lo_s_V_reg_586_reg[2]_i_1_n_1 ,\y_lo_s_V_reg_586_reg[2]_i_1_n_2 ,\y_lo_s_V_reg_586_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout__2_n_95,dout__2_n_96,dout__2_n_97,dout__2_n_98}),
        .O({dout[2:0],\NLW_y_lo_s_V_reg_586_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\y_lo_s_V_reg_586[2]_i_3_n_0 ,\y_lo_s_V_reg_586[2]_i_4_n_0 ,\y_lo_s_V_reg_586[2]_i_5_n_0 ,\y_lo_s_V_reg_586[2]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_lo_s_V_reg_586_reg[2]_i_2 
       (.CI(\y_lo_s_V_reg_586_reg[2]_i_7_n_0 ),
        .CO({\y_lo_s_V_reg_586_reg[2]_i_2_n_0 ,\y_lo_s_V_reg_586_reg[2]_i_2_n_1 ,\y_lo_s_V_reg_586_reg[2]_i_2_n_2 ,\y_lo_s_V_reg_586_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({dout__2_n_99,dout__2_n_100,dout__2_n_101,dout__2_n_102}),
        .O(\NLW_y_lo_s_V_reg_586_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({\y_lo_s_V_reg_586[2]_i_8_n_0 ,\y_lo_s_V_reg_586[2]_i_9_n_0 ,\y_lo_s_V_reg_586[2]_i_10_n_0 ,\y_lo_s_V_reg_586[2]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_lo_s_V_reg_586_reg[2]_i_7 
       (.CI(1'b0),
        .CO({\y_lo_s_V_reg_586_reg[2]_i_7_n_0 ,\y_lo_s_V_reg_586_reg[2]_i_7_n_1 ,\y_lo_s_V_reg_586_reg[2]_i_7_n_2 ,\y_lo_s_V_reg_586_reg[2]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({dout__2_n_103,dout__2_n_104,dout__2_n_105,1'b0}),
        .O(\NLW_y_lo_s_V_reg_586_reg[2]_i_7_O_UNCONNECTED [3:0]),
        .S({\y_lo_s_V_reg_586[2]_i_12_n_0 ,\y_lo_s_V_reg_586[2]_i_13_n_0 ,\y_lo_s_V_reg_586[2]_i_14_n_0 ,dout__1_n_89}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_lo_s_V_reg_586_reg[6]_i_1 
       (.CI(\y_lo_s_V_reg_586_reg[2]_i_1_n_0 ),
        .CO({\y_lo_s_V_reg_586_reg[6]_i_1_n_0 ,\y_lo_s_V_reg_586_reg[6]_i_1_n_1 ,\y_lo_s_V_reg_586_reg[6]_i_1_n_2 ,\y_lo_s_V_reg_586_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({dout__2_n_91,dout__2_n_92,dout__2_n_93,dout__2_n_94}),
        .O(dout[6:3]),
        .S({\y_lo_s_V_reg_586[6]_i_2_n_0 ,\y_lo_s_V_reg_586[6]_i_3_n_0 ,\y_lo_s_V_reg_586[6]_i_4_n_0 ,\y_lo_s_V_reg_586[6]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "yolo_yolo_top_mul_5ns_8ns_13_1_1" *) 
module design_1_yolo_yolo_top_0_0_yolo_yolo_top_mul_5ns_8ns_13_1_1
   (P,
    dout_0,
    E,
    Q,
    ap_clk,
    ap_rst_n_inv,
    D,
    dout_1);
  output [12:0]P;
  input [0:0]dout_0;
  input [0:0]E;
  input [0:0]Q;
  input ap_clk;
  input ap_rst_n_inv;
  input [4:0]D;
  input [4:0]dout_1;

  wire [4:0]D;
  wire [0:0]E;
  wire [12:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]dout_0;
  wire [4:0]dout_1;
  wire dout_n_91;
  wire dout_n_92;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout_1,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(dout_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:15],dout_n_91,dout_n_92,P}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(ap_rst_n_inv),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_rst_n_inv),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "yolo_yolo_top_regslice_both" *) 
module design_1_yolo_yolo_top_0_0_yolo_yolo_top_regslice_both
   (\B_V_data_1_state_reg[1]_0 ,
    inStream_TVALID_int_regslice,
    B_V_data_1_sel,
    \tmp_data_sub_data_1_V_1_reg_896_reg[13] ,
    \tmp_data_sub_data_1_V_1_reg_896_reg[4] ,
    \tmp_data_sub_data_1_V_1_reg_896_reg[5] ,
    \tmp_data_sub_data_1_V_1_reg_896_reg[10] ,
    \tmp_data_sub_data_1_V_1_reg_896_reg[2] ,
    \tmp_data_sub_data_1_V_1_reg_896_reg[1] ,
    \tmp_data_sub_data_1_V_1_reg_896_reg[0] ,
    \tmp_data_sub_data_1_V_1_reg_896_reg[15] ,
    \tmp_data_sub_data_1_V_1_reg_896_reg[6] ,
    \tmp_data_sub_data_1_V_1_reg_896_reg[14] ,
    \tmp_data_sub_data_1_V_1_reg_896_reg[7] ,
    \tmp_data_sub_data_1_V_1_reg_896_reg[12] ,
    \tmp_data_sub_data_1_V_1_reg_896_reg[8] ,
    \tmp_data_sub_data_1_V_1_reg_896_reg[11] ,
    \tmp_data_sub_data_1_V_1_reg_896_reg[9] ,
    \tmp_data_sub_data_1_V_1_reg_896_reg[3] ,
    inStream_TDATA_int_regslice,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_rd_reg_0,
    Q,
    grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY,
    inStream_TVALID,
    \val_in_read_reg_208_reg[15]_inv ,
    \val_in_read_reg_208_reg[13] ,
    inStream_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output inStream_TVALID_int_regslice;
  output B_V_data_1_sel;
  output \tmp_data_sub_data_1_V_1_reg_896_reg[13] ;
  output \tmp_data_sub_data_1_V_1_reg_896_reg[4] ;
  output \tmp_data_sub_data_1_V_1_reg_896_reg[5] ;
  output \tmp_data_sub_data_1_V_1_reg_896_reg[10] ;
  output \tmp_data_sub_data_1_V_1_reg_896_reg[2] ;
  output \tmp_data_sub_data_1_V_1_reg_896_reg[1] ;
  output \tmp_data_sub_data_1_V_1_reg_896_reg[0] ;
  output \tmp_data_sub_data_1_V_1_reg_896_reg[15] ;
  output \tmp_data_sub_data_1_V_1_reg_896_reg[6] ;
  output \tmp_data_sub_data_1_V_1_reg_896_reg[14] ;
  output \tmp_data_sub_data_1_V_1_reg_896_reg[7] ;
  output \tmp_data_sub_data_1_V_1_reg_896_reg[12] ;
  output \tmp_data_sub_data_1_V_1_reg_896_reg[8] ;
  output \tmp_data_sub_data_1_V_1_reg_896_reg[11] ;
  output \tmp_data_sub_data_1_V_1_reg_896_reg[9] ;
  output \tmp_data_sub_data_1_V_1_reg_896_reg[3] ;
  output [63:0]inStream_TDATA_int_regslice;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_rd_reg_0;
  input [0:0]Q;
  input grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY;
  input inStream_TVALID;
  input [15:0]\val_in_read_reg_208_reg[15]_inv ;
  input \val_in_read_reg_208_reg[13] ;
  input [63:0]inStream_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_0_[0] ;
  wire \B_V_data_1_payload_A_reg_n_0_[10] ;
  wire \B_V_data_1_payload_A_reg_n_0_[11] ;
  wire \B_V_data_1_payload_A_reg_n_0_[12] ;
  wire \B_V_data_1_payload_A_reg_n_0_[13] ;
  wire \B_V_data_1_payload_A_reg_n_0_[14] ;
  wire \B_V_data_1_payload_A_reg_n_0_[15] ;
  wire \B_V_data_1_payload_A_reg_n_0_[16] ;
  wire \B_V_data_1_payload_A_reg_n_0_[17] ;
  wire \B_V_data_1_payload_A_reg_n_0_[18] ;
  wire \B_V_data_1_payload_A_reg_n_0_[19] ;
  wire \B_V_data_1_payload_A_reg_n_0_[1] ;
  wire \B_V_data_1_payload_A_reg_n_0_[20] ;
  wire \B_V_data_1_payload_A_reg_n_0_[21] ;
  wire \B_V_data_1_payload_A_reg_n_0_[22] ;
  wire \B_V_data_1_payload_A_reg_n_0_[23] ;
  wire \B_V_data_1_payload_A_reg_n_0_[24] ;
  wire \B_V_data_1_payload_A_reg_n_0_[25] ;
  wire \B_V_data_1_payload_A_reg_n_0_[26] ;
  wire \B_V_data_1_payload_A_reg_n_0_[27] ;
  wire \B_V_data_1_payload_A_reg_n_0_[28] ;
  wire \B_V_data_1_payload_A_reg_n_0_[29] ;
  wire \B_V_data_1_payload_A_reg_n_0_[2] ;
  wire \B_V_data_1_payload_A_reg_n_0_[30] ;
  wire \B_V_data_1_payload_A_reg_n_0_[31] ;
  wire \B_V_data_1_payload_A_reg_n_0_[32] ;
  wire \B_V_data_1_payload_A_reg_n_0_[33] ;
  wire \B_V_data_1_payload_A_reg_n_0_[34] ;
  wire \B_V_data_1_payload_A_reg_n_0_[35] ;
  wire \B_V_data_1_payload_A_reg_n_0_[36] ;
  wire \B_V_data_1_payload_A_reg_n_0_[37] ;
  wire \B_V_data_1_payload_A_reg_n_0_[38] ;
  wire \B_V_data_1_payload_A_reg_n_0_[39] ;
  wire \B_V_data_1_payload_A_reg_n_0_[3] ;
  wire \B_V_data_1_payload_A_reg_n_0_[40] ;
  wire \B_V_data_1_payload_A_reg_n_0_[41] ;
  wire \B_V_data_1_payload_A_reg_n_0_[42] ;
  wire \B_V_data_1_payload_A_reg_n_0_[43] ;
  wire \B_V_data_1_payload_A_reg_n_0_[44] ;
  wire \B_V_data_1_payload_A_reg_n_0_[45] ;
  wire \B_V_data_1_payload_A_reg_n_0_[46] ;
  wire \B_V_data_1_payload_A_reg_n_0_[47] ;
  wire \B_V_data_1_payload_A_reg_n_0_[48] ;
  wire \B_V_data_1_payload_A_reg_n_0_[49] ;
  wire \B_V_data_1_payload_A_reg_n_0_[4] ;
  wire \B_V_data_1_payload_A_reg_n_0_[50] ;
  wire \B_V_data_1_payload_A_reg_n_0_[51] ;
  wire \B_V_data_1_payload_A_reg_n_0_[52] ;
  wire \B_V_data_1_payload_A_reg_n_0_[53] ;
  wire \B_V_data_1_payload_A_reg_n_0_[54] ;
  wire \B_V_data_1_payload_A_reg_n_0_[55] ;
  wire \B_V_data_1_payload_A_reg_n_0_[56] ;
  wire \B_V_data_1_payload_A_reg_n_0_[57] ;
  wire \B_V_data_1_payload_A_reg_n_0_[58] ;
  wire \B_V_data_1_payload_A_reg_n_0_[59] ;
  wire \B_V_data_1_payload_A_reg_n_0_[5] ;
  wire \B_V_data_1_payload_A_reg_n_0_[60] ;
  wire \B_V_data_1_payload_A_reg_n_0_[61] ;
  wire \B_V_data_1_payload_A_reg_n_0_[62] ;
  wire \B_V_data_1_payload_A_reg_n_0_[63] ;
  wire \B_V_data_1_payload_A_reg_n_0_[6] ;
  wire \B_V_data_1_payload_A_reg_n_0_[7] ;
  wire \B_V_data_1_payload_A_reg_n_0_[8] ;
  wire \B_V_data_1_payload_A_reg_n_0_[9] ;
  wire \B_V_data_1_payload_B_reg_n_0_[0] ;
  wire \B_V_data_1_payload_B_reg_n_0_[10] ;
  wire \B_V_data_1_payload_B_reg_n_0_[11] ;
  wire \B_V_data_1_payload_B_reg_n_0_[12] ;
  wire \B_V_data_1_payload_B_reg_n_0_[13] ;
  wire \B_V_data_1_payload_B_reg_n_0_[14] ;
  wire \B_V_data_1_payload_B_reg_n_0_[15] ;
  wire \B_V_data_1_payload_B_reg_n_0_[16] ;
  wire \B_V_data_1_payload_B_reg_n_0_[17] ;
  wire \B_V_data_1_payload_B_reg_n_0_[18] ;
  wire \B_V_data_1_payload_B_reg_n_0_[19] ;
  wire \B_V_data_1_payload_B_reg_n_0_[1] ;
  wire \B_V_data_1_payload_B_reg_n_0_[20] ;
  wire \B_V_data_1_payload_B_reg_n_0_[21] ;
  wire \B_V_data_1_payload_B_reg_n_0_[22] ;
  wire \B_V_data_1_payload_B_reg_n_0_[23] ;
  wire \B_V_data_1_payload_B_reg_n_0_[24] ;
  wire \B_V_data_1_payload_B_reg_n_0_[25] ;
  wire \B_V_data_1_payload_B_reg_n_0_[26] ;
  wire \B_V_data_1_payload_B_reg_n_0_[27] ;
  wire \B_V_data_1_payload_B_reg_n_0_[28] ;
  wire \B_V_data_1_payload_B_reg_n_0_[29] ;
  wire \B_V_data_1_payload_B_reg_n_0_[2] ;
  wire \B_V_data_1_payload_B_reg_n_0_[30] ;
  wire \B_V_data_1_payload_B_reg_n_0_[31] ;
  wire \B_V_data_1_payload_B_reg_n_0_[32] ;
  wire \B_V_data_1_payload_B_reg_n_0_[33] ;
  wire \B_V_data_1_payload_B_reg_n_0_[34] ;
  wire \B_V_data_1_payload_B_reg_n_0_[35] ;
  wire \B_V_data_1_payload_B_reg_n_0_[36] ;
  wire \B_V_data_1_payload_B_reg_n_0_[37] ;
  wire \B_V_data_1_payload_B_reg_n_0_[38] ;
  wire \B_V_data_1_payload_B_reg_n_0_[39] ;
  wire \B_V_data_1_payload_B_reg_n_0_[3] ;
  wire \B_V_data_1_payload_B_reg_n_0_[40] ;
  wire \B_V_data_1_payload_B_reg_n_0_[41] ;
  wire \B_V_data_1_payload_B_reg_n_0_[42] ;
  wire \B_V_data_1_payload_B_reg_n_0_[43] ;
  wire \B_V_data_1_payload_B_reg_n_0_[44] ;
  wire \B_V_data_1_payload_B_reg_n_0_[45] ;
  wire \B_V_data_1_payload_B_reg_n_0_[46] ;
  wire \B_V_data_1_payload_B_reg_n_0_[47] ;
  wire \B_V_data_1_payload_B_reg_n_0_[48] ;
  wire \B_V_data_1_payload_B_reg_n_0_[49] ;
  wire \B_V_data_1_payload_B_reg_n_0_[4] ;
  wire \B_V_data_1_payload_B_reg_n_0_[50] ;
  wire \B_V_data_1_payload_B_reg_n_0_[51] ;
  wire \B_V_data_1_payload_B_reg_n_0_[52] ;
  wire \B_V_data_1_payload_B_reg_n_0_[53] ;
  wire \B_V_data_1_payload_B_reg_n_0_[54] ;
  wire \B_V_data_1_payload_B_reg_n_0_[55] ;
  wire \B_V_data_1_payload_B_reg_n_0_[56] ;
  wire \B_V_data_1_payload_B_reg_n_0_[57] ;
  wire \B_V_data_1_payload_B_reg_n_0_[58] ;
  wire \B_V_data_1_payload_B_reg_n_0_[59] ;
  wire \B_V_data_1_payload_B_reg_n_0_[5] ;
  wire \B_V_data_1_payload_B_reg_n_0_[60] ;
  wire \B_V_data_1_payload_B_reg_n_0_[61] ;
  wire \B_V_data_1_payload_B_reg_n_0_[62] ;
  wire \B_V_data_1_payload_B_reg_n_0_[63] ;
  wire \B_V_data_1_payload_B_reg_n_0_[6] ;
  wire \B_V_data_1_payload_B_reg_n_0_[7] ;
  wire \B_V_data_1_payload_B_reg_n_0_[8] ;
  wire \B_V_data_1_payload_B_reg_n_0_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__6_n_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__4_n_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY;
  wire [63:0]inStream_TDATA;
  wire [63:0]inStream_TDATA_int_regslice;
  wire inStream_TVALID;
  wire inStream_TVALID_int_regslice;
  wire \tmp_data_sub_data_1_V_1_reg_896_reg[0] ;
  wire \tmp_data_sub_data_1_V_1_reg_896_reg[10] ;
  wire \tmp_data_sub_data_1_V_1_reg_896_reg[11] ;
  wire \tmp_data_sub_data_1_V_1_reg_896_reg[12] ;
  wire \tmp_data_sub_data_1_V_1_reg_896_reg[13] ;
  wire \tmp_data_sub_data_1_V_1_reg_896_reg[14] ;
  wire \tmp_data_sub_data_1_V_1_reg_896_reg[15] ;
  wire \tmp_data_sub_data_1_V_1_reg_896_reg[1] ;
  wire \tmp_data_sub_data_1_V_1_reg_896_reg[2] ;
  wire \tmp_data_sub_data_1_V_1_reg_896_reg[3] ;
  wire \tmp_data_sub_data_1_V_1_reg_896_reg[4] ;
  wire \tmp_data_sub_data_1_V_1_reg_896_reg[5] ;
  wire \tmp_data_sub_data_1_V_1_reg_896_reg[6] ;
  wire \tmp_data_sub_data_1_V_1_reg_896_reg[7] ;
  wire \tmp_data_sub_data_1_V_1_reg_896_reg[8] ;
  wire \tmp_data_sub_data_1_V_1_reg_896_reg[9] ;
  wire \val_in_read_reg_208_reg[13] ;
  wire [15:0]\val_in_read_reg_208_reg[15]_inv ;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[63]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(inStream_TVALID_int_regslice),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[24]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[25]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[26]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[27]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[28]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[29]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[30]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[31]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[32]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[33]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[34]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[35]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[36]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[37]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[38]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[39]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[40]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[41]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[42]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[43]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[44]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[45]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[46]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[47]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[48]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[49]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[50]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[51]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[52]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[53]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[54]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[55]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[56]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[57]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[58]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[59]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[60]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[61]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[62]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[63]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[63]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(inStream_TVALID_int_regslice),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[24]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[25]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[26]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[27]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[28]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[29]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[30]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[31]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[32]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[33]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[34]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[35]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[36]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[37]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[38]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[39]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[40]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[41]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[42]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[43]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[44]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[45]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[46]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[47]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[48]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[49]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[50]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[51]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[52]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[53]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[54]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[55]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[56]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[57]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[58]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[59]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[60]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[61]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[62]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[63]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[9] ),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__6
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(inStream_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__6_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__6_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hD8F8F8F8)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(inStream_TVALID),
        .I2(inStream_TVALID_int_regslice),
        .I3(Q),
        .I4(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .O(\B_V_data_1_state[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hD5FFD5D5)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(inStream_TVALID_int_regslice),
        .I1(Q),
        .I2(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .I3(inStream_TVALID),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_0 ),
        .Q(inStream_TVALID_int_regslice),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .O(inStream_TDATA_int_regslice[0]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[10] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[10] ),
        .O(inStream_TDATA_int_regslice[10]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[11] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[11] ),
        .O(inStream_TDATA_int_regslice[11]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[12] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[12] ),
        .O(inStream_TDATA_int_regslice[12]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[13] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[13] ),
        .O(inStream_TDATA_int_regslice[13]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[14] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[14] ),
        .O(inStream_TDATA_int_regslice[14]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[15]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[15] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[15] ),
        .O(inStream_TDATA_int_regslice[15]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .O(inStream_TDATA_int_regslice[1]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .O(inStream_TDATA_int_regslice[2]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .O(inStream_TDATA_int_regslice[3]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .O(inStream_TDATA_int_regslice[4]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .O(inStream_TDATA_int_regslice[5]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .O(inStream_TDATA_int_regslice[6]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .O(inStream_TDATA_int_regslice[7]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[8] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[8] ),
        .O(inStream_TDATA_int_regslice[8]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[9] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[9] ),
        .O(inStream_TDATA_int_regslice[9]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[16] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[16] ),
        .O(inStream_TDATA_int_regslice[16]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[26] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[26] ),
        .O(inStream_TDATA_int_regslice[26]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[27] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[27] ),
        .O(inStream_TDATA_int_regslice[27]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[28] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[28] ),
        .O(inStream_TDATA_int_regslice[28]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[29] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[29] ),
        .O(inStream_TDATA_int_regslice[29]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[30] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[30] ),
        .O(inStream_TDATA_int_regslice[30]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[15]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[31] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[31] ),
        .O(inStream_TDATA_int_regslice[31]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[17] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[17] ),
        .O(inStream_TDATA_int_regslice[17]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[18] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[18] ),
        .O(inStream_TDATA_int_regslice[18]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[19] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[19] ),
        .O(inStream_TDATA_int_regslice[19]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[20] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[20] ),
        .O(inStream_TDATA_int_regslice[20]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[21] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[21] ),
        .O(inStream_TDATA_int_regslice[21]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[22] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[22] ),
        .O(inStream_TDATA_int_regslice[22]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[23] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[23] ),
        .O(inStream_TDATA_int_regslice[23]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[24] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[24] ),
        .O(inStream_TDATA_int_regslice[24]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[25] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[25] ),
        .O(inStream_TDATA_int_regslice[25]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_2_V_1_reg_902[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[32] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[32] ),
        .O(inStream_TDATA_int_regslice[32]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_2_V_1_reg_902[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[42] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[42] ),
        .O(inStream_TDATA_int_regslice[42]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_2_V_1_reg_902[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[43] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[43] ),
        .O(inStream_TDATA_int_regslice[43]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_2_V_1_reg_902[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[44] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[44] ),
        .O(inStream_TDATA_int_regslice[44]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_2_V_1_reg_902[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[45] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[45] ),
        .O(inStream_TDATA_int_regslice[45]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_2_V_1_reg_902[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[46] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[46] ),
        .O(inStream_TDATA_int_regslice[46]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_2_V_1_reg_902[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[47] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[47] ),
        .O(inStream_TDATA_int_regslice[47]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_2_V_1_reg_902[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[33] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[33] ),
        .O(inStream_TDATA_int_regslice[33]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_2_V_1_reg_902[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[34] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[34] ),
        .O(inStream_TDATA_int_regslice[34]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_2_V_1_reg_902[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[35] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[35] ),
        .O(inStream_TDATA_int_regslice[35]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_2_V_1_reg_902[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[36] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[36] ),
        .O(inStream_TDATA_int_regslice[36]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_2_V_1_reg_902[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[37] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[37] ),
        .O(inStream_TDATA_int_regslice[37]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_2_V_1_reg_902[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[38] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[38] ),
        .O(inStream_TDATA_int_regslice[38]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_2_V_1_reg_902[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[39] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[39] ),
        .O(inStream_TDATA_int_regslice[39]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_2_V_1_reg_902[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[40] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[40] ),
        .O(inStream_TDATA_int_regslice[40]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_2_V_1_reg_902[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[41] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[41] ),
        .O(inStream_TDATA_int_regslice[41]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_3_V_reg_908[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[48] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[48] ),
        .O(inStream_TDATA_int_regslice[48]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_3_V_reg_908[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[58] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[58] ),
        .O(inStream_TDATA_int_regslice[58]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_3_V_reg_908[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[59] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[59] ),
        .O(inStream_TDATA_int_regslice[59]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_3_V_reg_908[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[60] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[60] ),
        .O(inStream_TDATA_int_regslice[60]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_3_V_reg_908[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[61] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[61] ),
        .O(inStream_TDATA_int_regslice[61]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_3_V_reg_908[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[62] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[62] ),
        .O(inStream_TDATA_int_regslice[62]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_3_V_reg_908[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[63] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[63] ),
        .O(inStream_TDATA_int_regslice[63]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_3_V_reg_908[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[49] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[49] ),
        .O(inStream_TDATA_int_regslice[49]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_3_V_reg_908[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[50] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[50] ),
        .O(inStream_TDATA_int_regslice[50]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_3_V_reg_908[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[51] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[51] ),
        .O(inStream_TDATA_int_regslice[51]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_3_V_reg_908[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[52] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[52] ),
        .O(inStream_TDATA_int_regslice[52]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_3_V_reg_908[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[53] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[53] ),
        .O(inStream_TDATA_int_regslice[53]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_3_V_reg_908[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[54] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[54] ),
        .O(inStream_TDATA_int_regslice[54]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_3_V_reg_908[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[55] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[55] ),
        .O(inStream_TDATA_int_regslice[55]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_3_V_reg_908[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[56] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[56] ),
        .O(inStream_TDATA_int_regslice[56]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_sub_data_3_V_reg_908[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[57] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_0_[57] ),
        .O(inStream_TDATA_int_regslice[57]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \val_in_read_reg_208[0]_i_2 
       (.I0(\val_in_read_reg_208_reg[15]_inv [0]),
        .I1(\val_in_read_reg_208_reg[13] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .O(\tmp_data_sub_data_1_V_1_reg_896_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \val_in_read_reg_208[10]_i_2 
       (.I0(\val_in_read_reg_208_reg[15]_inv [10]),
        .I1(\val_in_read_reg_208_reg[13] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[10] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_0_[10] ),
        .O(\tmp_data_sub_data_1_V_1_reg_896_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \val_in_read_reg_208[11]_i_2 
       (.I0(\val_in_read_reg_208_reg[15]_inv [11]),
        .I1(\val_in_read_reg_208_reg[13] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[11] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_0_[11] ),
        .O(\tmp_data_sub_data_1_V_1_reg_896_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \val_in_read_reg_208[12]_i_2 
       (.I0(\val_in_read_reg_208_reg[15]_inv [12]),
        .I1(\val_in_read_reg_208_reg[13] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[12] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_0_[12] ),
        .O(\tmp_data_sub_data_1_V_1_reg_896_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \val_in_read_reg_208[13]_i_2 
       (.I0(\val_in_read_reg_208_reg[15]_inv [13]),
        .I1(\val_in_read_reg_208_reg[13] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[13] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_0_[13] ),
        .O(\tmp_data_sub_data_1_V_1_reg_896_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \val_in_read_reg_208[14]_inv_i_2 
       (.I0(\val_in_read_reg_208_reg[15]_inv [14]),
        .I1(\val_in_read_reg_208_reg[13] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[14] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_0_[14] ),
        .O(\tmp_data_sub_data_1_V_1_reg_896_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \val_in_read_reg_208[15]_inv_i_5 
       (.I0(\val_in_read_reg_208_reg[15]_inv [15]),
        .I1(\val_in_read_reg_208_reg[13] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[15] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_0_[15] ),
        .O(\tmp_data_sub_data_1_V_1_reg_896_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \val_in_read_reg_208[1]_i_2 
       (.I0(\val_in_read_reg_208_reg[15]_inv [1]),
        .I1(\val_in_read_reg_208_reg[13] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .O(\tmp_data_sub_data_1_V_1_reg_896_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \val_in_read_reg_208[2]_i_2 
       (.I0(\val_in_read_reg_208_reg[15]_inv [2]),
        .I1(\val_in_read_reg_208_reg[13] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .O(\tmp_data_sub_data_1_V_1_reg_896_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \val_in_read_reg_208[3]_i_2 
       (.I0(\val_in_read_reg_208_reg[15]_inv [3]),
        .I1(\val_in_read_reg_208_reg[13] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .O(\tmp_data_sub_data_1_V_1_reg_896_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \val_in_read_reg_208[4]_inv_i_2 
       (.I0(\val_in_read_reg_208_reg[15]_inv [4]),
        .I1(\val_in_read_reg_208_reg[13] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .O(\tmp_data_sub_data_1_V_1_reg_896_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \val_in_read_reg_208[5]_i_2 
       (.I0(\val_in_read_reg_208_reg[15]_inv [5]),
        .I1(\val_in_read_reg_208_reg[13] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .O(\tmp_data_sub_data_1_V_1_reg_896_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \val_in_read_reg_208[6]_inv_i_2 
       (.I0(\val_in_read_reg_208_reg[15]_inv [6]),
        .I1(\val_in_read_reg_208_reg[13] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .O(\tmp_data_sub_data_1_V_1_reg_896_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \val_in_read_reg_208[7]_inv_i_2 
       (.I0(\val_in_read_reg_208_reg[15]_inv [7]),
        .I1(\val_in_read_reg_208_reg[13] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .O(\tmp_data_sub_data_1_V_1_reg_896_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \val_in_read_reg_208[8]_i_2 
       (.I0(\val_in_read_reg_208_reg[15]_inv [8]),
        .I1(\val_in_read_reg_208_reg[13] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[8] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_0_[8] ),
        .O(\tmp_data_sub_data_1_V_1_reg_896_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \val_in_read_reg_208[9]_i_2 
       (.I0(\val_in_read_reg_208_reg[15]_inv [9]),
        .I1(\val_in_read_reg_208_reg[13] ),
        .I2(\B_V_data_1_payload_B_reg_n_0_[9] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_0_[9] ),
        .O(\tmp_data_sub_data_1_V_1_reg_896_reg[9] ));
endmodule

(* ORIG_REF_NAME = "yolo_yolo_top_regslice_both" *) 
module design_1_yolo_yolo_top_0_0_yolo_yolo_top_regslice_both_1
   (outStream_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    D,
    ap_done,
    outStream_TDATA,
    ap_rst_n_inv,
    ap_clk,
    \B_V_data_1_state_reg[0]_1 ,
    B_V_data_1_sel_wr_reg_0,
    outStream_TREADY,
    Q,
    \ap_CS_fsm_reg[3] ,
    ap_enable_reg_pp0_iter8,
    p_16_in,
    ap_start,
    \B_V_data_1_payload_A_reg[63]_0 );
  output outStream_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output [1:0]D;
  output ap_done;
  output [63:0]outStream_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input \B_V_data_1_state_reg[0]_1 ;
  input B_V_data_1_sel_wr_reg_0;
  input outStream_TREADY;
  input [2:0]Q;
  input \ap_CS_fsm_reg[3] ;
  input ap_enable_reg_pp0_iter8;
  input p_16_in;
  input ap_start;
  input [63:0]\B_V_data_1_payload_A_reg[63]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [63:0]\B_V_data_1_payload_A_reg[63]_0 ;
  wire \B_V_data_1_payload_A_reg_n_0_[0] ;
  wire \B_V_data_1_payload_A_reg_n_0_[10] ;
  wire \B_V_data_1_payload_A_reg_n_0_[11] ;
  wire \B_V_data_1_payload_A_reg_n_0_[12] ;
  wire \B_V_data_1_payload_A_reg_n_0_[13] ;
  wire \B_V_data_1_payload_A_reg_n_0_[14] ;
  wire \B_V_data_1_payload_A_reg_n_0_[15] ;
  wire \B_V_data_1_payload_A_reg_n_0_[16] ;
  wire \B_V_data_1_payload_A_reg_n_0_[17] ;
  wire \B_V_data_1_payload_A_reg_n_0_[18] ;
  wire \B_V_data_1_payload_A_reg_n_0_[19] ;
  wire \B_V_data_1_payload_A_reg_n_0_[1] ;
  wire \B_V_data_1_payload_A_reg_n_0_[20] ;
  wire \B_V_data_1_payload_A_reg_n_0_[21] ;
  wire \B_V_data_1_payload_A_reg_n_0_[22] ;
  wire \B_V_data_1_payload_A_reg_n_0_[23] ;
  wire \B_V_data_1_payload_A_reg_n_0_[24] ;
  wire \B_V_data_1_payload_A_reg_n_0_[25] ;
  wire \B_V_data_1_payload_A_reg_n_0_[26] ;
  wire \B_V_data_1_payload_A_reg_n_0_[27] ;
  wire \B_V_data_1_payload_A_reg_n_0_[28] ;
  wire \B_V_data_1_payload_A_reg_n_0_[29] ;
  wire \B_V_data_1_payload_A_reg_n_0_[2] ;
  wire \B_V_data_1_payload_A_reg_n_0_[30] ;
  wire \B_V_data_1_payload_A_reg_n_0_[31] ;
  wire \B_V_data_1_payload_A_reg_n_0_[32] ;
  wire \B_V_data_1_payload_A_reg_n_0_[33] ;
  wire \B_V_data_1_payload_A_reg_n_0_[34] ;
  wire \B_V_data_1_payload_A_reg_n_0_[35] ;
  wire \B_V_data_1_payload_A_reg_n_0_[36] ;
  wire \B_V_data_1_payload_A_reg_n_0_[37] ;
  wire \B_V_data_1_payload_A_reg_n_0_[38] ;
  wire \B_V_data_1_payload_A_reg_n_0_[39] ;
  wire \B_V_data_1_payload_A_reg_n_0_[3] ;
  wire \B_V_data_1_payload_A_reg_n_0_[40] ;
  wire \B_V_data_1_payload_A_reg_n_0_[41] ;
  wire \B_V_data_1_payload_A_reg_n_0_[42] ;
  wire \B_V_data_1_payload_A_reg_n_0_[43] ;
  wire \B_V_data_1_payload_A_reg_n_0_[44] ;
  wire \B_V_data_1_payload_A_reg_n_0_[45] ;
  wire \B_V_data_1_payload_A_reg_n_0_[46] ;
  wire \B_V_data_1_payload_A_reg_n_0_[47] ;
  wire \B_V_data_1_payload_A_reg_n_0_[48] ;
  wire \B_V_data_1_payload_A_reg_n_0_[49] ;
  wire \B_V_data_1_payload_A_reg_n_0_[4] ;
  wire \B_V_data_1_payload_A_reg_n_0_[50] ;
  wire \B_V_data_1_payload_A_reg_n_0_[51] ;
  wire \B_V_data_1_payload_A_reg_n_0_[52] ;
  wire \B_V_data_1_payload_A_reg_n_0_[53] ;
  wire \B_V_data_1_payload_A_reg_n_0_[54] ;
  wire \B_V_data_1_payload_A_reg_n_0_[55] ;
  wire \B_V_data_1_payload_A_reg_n_0_[56] ;
  wire \B_V_data_1_payload_A_reg_n_0_[57] ;
  wire \B_V_data_1_payload_A_reg_n_0_[58] ;
  wire \B_V_data_1_payload_A_reg_n_0_[59] ;
  wire \B_V_data_1_payload_A_reg_n_0_[5] ;
  wire \B_V_data_1_payload_A_reg_n_0_[60] ;
  wire \B_V_data_1_payload_A_reg_n_0_[61] ;
  wire \B_V_data_1_payload_A_reg_n_0_[62] ;
  wire \B_V_data_1_payload_A_reg_n_0_[63] ;
  wire \B_V_data_1_payload_A_reg_n_0_[6] ;
  wire \B_V_data_1_payload_A_reg_n_0_[7] ;
  wire \B_V_data_1_payload_A_reg_n_0_[8] ;
  wire \B_V_data_1_payload_A_reg_n_0_[9] ;
  wire \B_V_data_1_payload_B_reg_n_0_[0] ;
  wire \B_V_data_1_payload_B_reg_n_0_[10] ;
  wire \B_V_data_1_payload_B_reg_n_0_[11] ;
  wire \B_V_data_1_payload_B_reg_n_0_[12] ;
  wire \B_V_data_1_payload_B_reg_n_0_[13] ;
  wire \B_V_data_1_payload_B_reg_n_0_[14] ;
  wire \B_V_data_1_payload_B_reg_n_0_[15] ;
  wire \B_V_data_1_payload_B_reg_n_0_[16] ;
  wire \B_V_data_1_payload_B_reg_n_0_[17] ;
  wire \B_V_data_1_payload_B_reg_n_0_[18] ;
  wire \B_V_data_1_payload_B_reg_n_0_[19] ;
  wire \B_V_data_1_payload_B_reg_n_0_[1] ;
  wire \B_V_data_1_payload_B_reg_n_0_[20] ;
  wire \B_V_data_1_payload_B_reg_n_0_[21] ;
  wire \B_V_data_1_payload_B_reg_n_0_[22] ;
  wire \B_V_data_1_payload_B_reg_n_0_[23] ;
  wire \B_V_data_1_payload_B_reg_n_0_[24] ;
  wire \B_V_data_1_payload_B_reg_n_0_[25] ;
  wire \B_V_data_1_payload_B_reg_n_0_[26] ;
  wire \B_V_data_1_payload_B_reg_n_0_[27] ;
  wire \B_V_data_1_payload_B_reg_n_0_[28] ;
  wire \B_V_data_1_payload_B_reg_n_0_[29] ;
  wire \B_V_data_1_payload_B_reg_n_0_[2] ;
  wire \B_V_data_1_payload_B_reg_n_0_[30] ;
  wire \B_V_data_1_payload_B_reg_n_0_[31] ;
  wire \B_V_data_1_payload_B_reg_n_0_[32] ;
  wire \B_V_data_1_payload_B_reg_n_0_[33] ;
  wire \B_V_data_1_payload_B_reg_n_0_[34] ;
  wire \B_V_data_1_payload_B_reg_n_0_[35] ;
  wire \B_V_data_1_payload_B_reg_n_0_[36] ;
  wire \B_V_data_1_payload_B_reg_n_0_[37] ;
  wire \B_V_data_1_payload_B_reg_n_0_[38] ;
  wire \B_V_data_1_payload_B_reg_n_0_[39] ;
  wire \B_V_data_1_payload_B_reg_n_0_[3] ;
  wire \B_V_data_1_payload_B_reg_n_0_[40] ;
  wire \B_V_data_1_payload_B_reg_n_0_[41] ;
  wire \B_V_data_1_payload_B_reg_n_0_[42] ;
  wire \B_V_data_1_payload_B_reg_n_0_[43] ;
  wire \B_V_data_1_payload_B_reg_n_0_[44] ;
  wire \B_V_data_1_payload_B_reg_n_0_[45] ;
  wire \B_V_data_1_payload_B_reg_n_0_[46] ;
  wire \B_V_data_1_payload_B_reg_n_0_[47] ;
  wire \B_V_data_1_payload_B_reg_n_0_[48] ;
  wire \B_V_data_1_payload_B_reg_n_0_[49] ;
  wire \B_V_data_1_payload_B_reg_n_0_[4] ;
  wire \B_V_data_1_payload_B_reg_n_0_[50] ;
  wire \B_V_data_1_payload_B_reg_n_0_[51] ;
  wire \B_V_data_1_payload_B_reg_n_0_[52] ;
  wire \B_V_data_1_payload_B_reg_n_0_[53] ;
  wire \B_V_data_1_payload_B_reg_n_0_[54] ;
  wire \B_V_data_1_payload_B_reg_n_0_[55] ;
  wire \B_V_data_1_payload_B_reg_n_0_[56] ;
  wire \B_V_data_1_payload_B_reg_n_0_[57] ;
  wire \B_V_data_1_payload_B_reg_n_0_[58] ;
  wire \B_V_data_1_payload_B_reg_n_0_[59] ;
  wire \B_V_data_1_payload_B_reg_n_0_[5] ;
  wire \B_V_data_1_payload_B_reg_n_0_[60] ;
  wire \B_V_data_1_payload_B_reg_n_0_[61] ;
  wire \B_V_data_1_payload_B_reg_n_0_[62] ;
  wire \B_V_data_1_payload_B_reg_n_0_[63] ;
  wire \B_V_data_1_payload_B_reg_n_0_[6] ;
  wire \B_V_data_1_payload_B_reg_n_0_[7] ;
  wire \B_V_data_1_payload_B_reg_n_0_[8] ;
  wire \B_V_data_1_payload_B_reg_n_0_[9] ;
  wire B_V_data_1_sel_rd_i_1__5_n_0;
  wire B_V_data_1_sel_rd_reg_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire [1:0]D;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter8;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [63:0]outStream_TDATA;
  wire outStream_TREADY;
  wire outStream_TREADY_int_regslice;
  wire p_16_in;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[63]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(outStream_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [24]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [25]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [26]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [27]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [28]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [29]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [30]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [31]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [32]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [33]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [34]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [35]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [36]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [37]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [38]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [39]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [40]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [41]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [42]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [43]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [44]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [45]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [46]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [47]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [48]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [49]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [50]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [51]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [52]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [53]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [54]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [55]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [56]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [57]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [58]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [59]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [60]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [61]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [62]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [63]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[63]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(outStream_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [24]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [25]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [26]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [27]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [28]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [29]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [30]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [31]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [32]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [33]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [34]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [35]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [36]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [37]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [38]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [39]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [40]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [41]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [42]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [43]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [44]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [45]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [46]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [47]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [48]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [49]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [50]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [51]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [52]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [53]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [54]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [55]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [56]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [57]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [58]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [59]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [60]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [61]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [62]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [63]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__5
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(outStream_TREADY),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(B_V_data_1_sel_rd_i_1__5_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__5_n_0),
        .Q(B_V_data_1_sel_rd_reg_n_0),
        .R(ap_rst_n_inv));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBBFBFBFB)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(outStream_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(outStream_TREADY_int_regslice),
        .I3(ap_enable_reg_pp0_iter8),
        .I4(p_16_in),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state_reg[0]_1 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(outStream_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF444FFFF44444444)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(outStream_TREADY_int_regslice),
        .I3(outStream_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .I5(Q[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h7000FFFF70007000)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(outStream_TREADY_int_regslice),
        .I1(outStream_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[2]),
        .I4(\ap_CS_fsm_reg[3] ),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    int_ap_start_i_2
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(outStream_TREADY),
        .I3(outStream_TREADY_int_regslice),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[10] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[11] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[12] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[13] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[14] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[15] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[16] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[17] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[18] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[19] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[20] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[21] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[22] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[23] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[24]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[24] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[24] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[25]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[25] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[25] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[26]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[26] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[26] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[27]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[27] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[27] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[28]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[28] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[28] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[29]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[29] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[29] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[30]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[30] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[30] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[30]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[31]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[31] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[31] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[31]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[32]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[32] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[32] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[32]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[33]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[33] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[33] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[33]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[34]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[34] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[34] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[34]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[35]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[35] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[35] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[35]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[36]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[36] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[36] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[36]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[37]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[37] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[37] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[37]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[38]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[38] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[38] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[38]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[39]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[39] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[39] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[39]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[40]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[40] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[40] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[40]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[41]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[41] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[41] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[41]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[42]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[42] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[42] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[42]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[43]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[43] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[43] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[43]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[44]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[44] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[44] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[44]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[45]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[45] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[45] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[45]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[46]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[46] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[46] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[46]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[47]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[47] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[47] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[47]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[48]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[48] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[48] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[48]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[49]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[49] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[49] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[49]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[50]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[50] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[50] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[50]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[51]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[51] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[51] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[51]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[52]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[52] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[52] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[52]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[53]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[53] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[53] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[53]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[54]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[54] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[54] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[54]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[55]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[55] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[55] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[55]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[56]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[56] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[56] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[56]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[57]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[57] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[57] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[57]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[58]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[58] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[58] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[58]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[59]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[59] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[59] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[59]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[60]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[60] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[60] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[60]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[61]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[61] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[61] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[61]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[62]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[62] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[62] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[62]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[63]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[63] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[63] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[63]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[8] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[9] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[9]));
endmodule

(* ORIG_REF_NAME = "yolo_yolo_top_regslice_both" *) 
module design_1_yolo_yolo_top_0_0_yolo_yolo_top_regslice_both__parameterized0
   (\B_V_data_1_payload_B_reg[7]_0 ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY,
    inStream_TVALID,
    inStream_TKEEP);
  output [7:0]\B_V_data_1_payload_B_reg[7]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]Q;
  input grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY;
  input inStream_TVALID;
  input [7:0]inStream_TKEEP;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_0_[0] ;
  wire \B_V_data_1_payload_A_reg_n_0_[1] ;
  wire \B_V_data_1_payload_A_reg_n_0_[2] ;
  wire \B_V_data_1_payload_A_reg_n_0_[3] ;
  wire \B_V_data_1_payload_A_reg_n_0_[4] ;
  wire \B_V_data_1_payload_A_reg_n_0_[5] ;
  wire \B_V_data_1_payload_A_reg_n_0_[6] ;
  wire \B_V_data_1_payload_A_reg_n_0_[7] ;
  wire [7:0]\B_V_data_1_payload_B_reg[7]_0 ;
  wire \B_V_data_1_payload_B_reg_n_0_[0] ;
  wire \B_V_data_1_payload_B_reg_n_0_[1] ;
  wire \B_V_data_1_payload_B_reg_n_0_[2] ;
  wire \B_V_data_1_payload_B_reg_n_0_[3] ;
  wire \B_V_data_1_payload_B_reg_n_0_[4] ;
  wire \B_V_data_1_payload_B_reg_n_0_[5] ;
  wire \B_V_data_1_payload_B_reg_n_0_[6] ;
  wire \B_V_data_1_payload_B_reg_n_0_[7] ;
  wire B_V_data_1_sel_rd_i_1__3_n_0;
  wire B_V_data_1_sel_rd_reg_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__7_n_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__3_n_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY;
  wire [7:0]inStream_TKEEP;
  wire inStream_TVALID;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TKEEP[0]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TKEEP[1]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TKEEP[2]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TKEEP[3]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TKEEP[4]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TKEEP[5]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TKEEP[6]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TKEEP[7]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[7]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TKEEP[0]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TKEEP[1]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TKEEP[2]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TKEEP[3]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TKEEP[4]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TKEEP[5]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TKEEP[6]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TKEEP[7]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(\B_V_data_1_state_reg_n_0_[0] ),
        .I1(Q),
        .I2(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .I3(B_V_data_1_sel_rd_reg_n_0),
        .O(B_V_data_1_sel_rd_i_1__3_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_0),
        .Q(B_V_data_1_sel_rd_reg_n_0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__7
       (.I0(\B_V_data_1_state_reg_n_0_[1] ),
        .I1(inStream_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__7_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__7_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hD8F8F8F8)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(\B_V_data_1_state_reg_n_0_[1] ),
        .I1(inStream_TVALID),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(Q),
        .I4(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .O(\B_V_data_1_state[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hD5FFD5D5)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(\B_V_data_1_state_reg_n_0_[0] ),
        .I1(Q),
        .I2(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .I3(inStream_TVALID),
        .I4(\B_V_data_1_state_reg_n_0_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \curr_output_keep_V_reg_865[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \curr_output_keep_V_reg_865[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \curr_output_keep_V_reg_865[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \curr_output_keep_V_reg_865[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \curr_output_keep_V_reg_865[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \curr_output_keep_V_reg_865[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \curr_output_keep_V_reg_865[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \curr_output_keep_V_reg_865[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [7]));
endmodule

(* ORIG_REF_NAME = "yolo_yolo_top_regslice_both" *) 
module design_1_yolo_yolo_top_0_0_yolo_yolo_top_regslice_both__parameterized0_0
   (\B_V_data_1_payload_B_reg[7]_0 ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY,
    inStream_TVALID,
    inStream_TSTRB);
  output [7:0]\B_V_data_1_payload_B_reg[7]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]Q;
  input grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY;
  input inStream_TVALID;
  input [7:0]inStream_TSTRB;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_0_[0] ;
  wire \B_V_data_1_payload_A_reg_n_0_[1] ;
  wire \B_V_data_1_payload_A_reg_n_0_[2] ;
  wire \B_V_data_1_payload_A_reg_n_0_[3] ;
  wire \B_V_data_1_payload_A_reg_n_0_[4] ;
  wire \B_V_data_1_payload_A_reg_n_0_[5] ;
  wire \B_V_data_1_payload_A_reg_n_0_[6] ;
  wire \B_V_data_1_payload_A_reg_n_0_[7] ;
  wire [7:0]\B_V_data_1_payload_B_reg[7]_0 ;
  wire \B_V_data_1_payload_B_reg_n_0_[0] ;
  wire \B_V_data_1_payload_B_reg_n_0_[1] ;
  wire \B_V_data_1_payload_B_reg_n_0_[2] ;
  wire \B_V_data_1_payload_B_reg_n_0_[3] ;
  wire \B_V_data_1_payload_B_reg_n_0_[4] ;
  wire \B_V_data_1_payload_B_reg_n_0_[5] ;
  wire \B_V_data_1_payload_B_reg_n_0_[6] ;
  wire \B_V_data_1_payload_B_reg_n_0_[7] ;
  wire B_V_data_1_sel_rd_i_1__2_n_0;
  wire B_V_data_1_sel_rd_reg_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__8_n_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__2_n_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY;
  wire [7:0]inStream_TSTRB;
  wire inStream_TVALID;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[7]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TSTRB[0]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TSTRB[1]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TSTRB[2]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TSTRB[3]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TSTRB[4]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TSTRB[5]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TSTRB[6]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TSTRB[7]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[7]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TSTRB[0]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TSTRB[1]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TSTRB[2]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TSTRB[3]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TSTRB[4]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TSTRB[5]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TSTRB[6]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TSTRB[7]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(\B_V_data_1_state_reg_n_0_[0] ),
        .I1(Q),
        .I2(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .I3(B_V_data_1_sel_rd_reg_n_0),
        .O(B_V_data_1_sel_rd_i_1__2_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_0),
        .Q(B_V_data_1_sel_rd_reg_n_0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__8
       (.I0(\B_V_data_1_state_reg_n_0_[1] ),
        .I1(inStream_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__8_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__8_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'hD8F8F8F8)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(\B_V_data_1_state_reg_n_0_[1] ),
        .I1(inStream_TVALID),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(Q),
        .I4(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .O(\B_V_data_1_state[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'hD5FFD5D5)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(\B_V_data_1_state_reg_n_0_[0] ),
        .I1(Q),
        .I2(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .I3(inStream_TVALID),
        .I4(\B_V_data_1_state_reg_n_0_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \curr_output_strb_V_reg_870[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \curr_output_strb_V_reg_870[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \curr_output_strb_V_reg_870[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \curr_output_strb_V_reg_870[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \curr_output_strb_V_reg_870[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \curr_output_strb_V_reg_870[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \curr_output_strb_V_reg_870[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \curr_output_strb_V_reg_870[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [7]));
endmodule

(* ORIG_REF_NAME = "yolo_yolo_top_regslice_both" *) 
module design_1_yolo_yolo_top_0_0_yolo_yolo_top_regslice_both__parameterized0_4
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    outStream_TKEEP,
    ap_rst_n_inv,
    ap_clk,
    \B_V_data_1_state_reg[0]_1 ,
    B_V_data_1_sel_wr_reg_0,
    outStream_TREADY,
    ap_enable_reg_pp0_iter8,
    p_16_in,
    D);
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output [7:0]outStream_TKEEP;
  input ap_rst_n_inv;
  input ap_clk;
  input \B_V_data_1_state_reg[0]_1 ;
  input B_V_data_1_sel_wr_reg_0;
  input outStream_TREADY;
  input ap_enable_reg_pp0_iter8;
  input p_16_in;
  input [7:0]D;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_0_[0] ;
  wire \B_V_data_1_payload_A_reg_n_0_[1] ;
  wire \B_V_data_1_payload_A_reg_n_0_[2] ;
  wire \B_V_data_1_payload_A_reg_n_0_[3] ;
  wire \B_V_data_1_payload_A_reg_n_0_[4] ;
  wire \B_V_data_1_payload_A_reg_n_0_[5] ;
  wire \B_V_data_1_payload_A_reg_n_0_[6] ;
  wire \B_V_data_1_payload_A_reg_n_0_[7] ;
  wire \B_V_data_1_payload_B_reg_n_0_[0] ;
  wire \B_V_data_1_payload_B_reg_n_0_[1] ;
  wire \B_V_data_1_payload_B_reg_n_0_[2] ;
  wire \B_V_data_1_payload_B_reg_n_0_[3] ;
  wire \B_V_data_1_payload_B_reg_n_0_[4] ;
  wire \B_V_data_1_payload_B_reg_n_0_[5] ;
  wire \B_V_data_1_payload_B_reg_n_0_[6] ;
  wire \B_V_data_1_payload_B_reg_n_0_[7] ;
  wire B_V_data_1_sel_rd_i_1__6_n_0;
  wire B_V_data_1_sel_rd_reg_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [7:0]D;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter8;
  wire ap_rst_n_inv;
  wire [7:0]outStream_TKEEP;
  wire outStream_TREADY;
  wire p_16_in;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[7]_i_1__1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[0]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[1]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[2]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[3]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[4]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[5]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[6]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[7]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[7]_i_1__1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[0]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[1]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[2]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[3]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[4]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[5]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[6]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[7]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__6
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(outStream_TREADY),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(B_V_data_1_sel_rd_i_1__6_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__6_n_0),
        .Q(B_V_data_1_sel_rd_reg_n_0),
        .R(ap_rst_n_inv));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBBFBFBFB)) 
    \B_V_data_1_state[1]_i_1__5 
       (.I0(outStream_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter8),
        .I4(p_16_in),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state_reg[0]_1 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TKEEP[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TKEEP[0]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TKEEP[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TKEEP[1]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TKEEP[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TKEEP[2]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TKEEP[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TKEEP[3]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TKEEP[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TKEEP[4]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TKEEP[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TKEEP[5]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TKEEP[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TKEEP[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TKEEP[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TKEEP[7]));
endmodule

(* ORIG_REF_NAME = "yolo_yolo_top_regslice_both" *) 
module design_1_yolo_yolo_top_0_0_yolo_yolo_top_regslice_both__parameterized0_5
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    outStream_TSTRB,
    ap_rst_n_inv,
    ap_clk,
    \B_V_data_1_state_reg[0]_1 ,
    B_V_data_1_sel_wr_reg_0,
    outStream_TREADY,
    ap_enable_reg_pp0_iter8,
    p_16_in,
    D);
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output [7:0]outStream_TSTRB;
  input ap_rst_n_inv;
  input ap_clk;
  input \B_V_data_1_state_reg[0]_1 ;
  input B_V_data_1_sel_wr_reg_0;
  input outStream_TREADY;
  input ap_enable_reg_pp0_iter8;
  input p_16_in;
  input [7:0]D;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_0_[0] ;
  wire \B_V_data_1_payload_A_reg_n_0_[1] ;
  wire \B_V_data_1_payload_A_reg_n_0_[2] ;
  wire \B_V_data_1_payload_A_reg_n_0_[3] ;
  wire \B_V_data_1_payload_A_reg_n_0_[4] ;
  wire \B_V_data_1_payload_A_reg_n_0_[5] ;
  wire \B_V_data_1_payload_A_reg_n_0_[6] ;
  wire \B_V_data_1_payload_A_reg_n_0_[7] ;
  wire \B_V_data_1_payload_B_reg_n_0_[0] ;
  wire \B_V_data_1_payload_B_reg_n_0_[1] ;
  wire \B_V_data_1_payload_B_reg_n_0_[2] ;
  wire \B_V_data_1_payload_B_reg_n_0_[3] ;
  wire \B_V_data_1_payload_B_reg_n_0_[4] ;
  wire \B_V_data_1_payload_B_reg_n_0_[5] ;
  wire \B_V_data_1_payload_B_reg_n_0_[6] ;
  wire \B_V_data_1_payload_B_reg_n_0_[7] ;
  wire B_V_data_1_sel_rd_i_1__7_n_0;
  wire B_V_data_1_sel_rd_reg_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [7:0]D;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter8;
  wire ap_rst_n_inv;
  wire outStream_TREADY;
  wire [7:0]outStream_TSTRB;
  wire p_16_in;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[7]_i_1__2 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[0]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[1]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[2]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[3]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[4]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[5]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[6]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[7]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[7]_i_1__2 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[0]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[1]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[2]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[3]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[4]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[5]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[6]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[7]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__7
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(outStream_TREADY),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(B_V_data_1_sel_rd_i_1__7_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__7_n_0),
        .Q(B_V_data_1_sel_rd_reg_n_0),
        .R(ap_rst_n_inv));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBBFBFBFB)) 
    \B_V_data_1_state[1]_i_1__6 
       (.I0(outStream_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter8),
        .I4(p_16_in),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state_reg[0]_1 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TSTRB[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TSTRB[0]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TSTRB[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TSTRB[1]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TSTRB[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TSTRB[2]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TSTRB[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TSTRB[3]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TSTRB[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TSTRB[4]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TSTRB[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TSTRB[5]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TSTRB[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TSTRB[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TSTRB[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TSTRB[7]));
endmodule

(* ORIG_REF_NAME = "yolo_yolo_top_regslice_both" *) 
module design_1_yolo_yolo_top_0_0_yolo_yolo_top_regslice_both__parameterized1
   (\B_V_data_1_payload_B_reg[1]_0 ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY,
    inStream_TVALID,
    inStream_TUSER);
  output [1:0]\B_V_data_1_payload_B_reg[1]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]Q;
  input grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY;
  input inStream_TVALID;
  input [1:0]inStream_TUSER;

  wire [1:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_0 ;
  wire \B_V_data_1_payload_A[1]_i_1_n_0 ;
  wire [1:0]B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_0 ;
  wire \B_V_data_1_payload_B[1]_i_1_n_0 ;
  wire [1:0]\B_V_data_1_payload_B_reg[1]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__9_n_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY;
  wire [1:0]inStream_TUSER;
  wire inStream_TVALID;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(inStream_TUSER[0]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(\B_V_data_1_state_reg_n_0_[0] ),
        .I4(B_V_data_1_payload_A[0]),
        .O(\B_V_data_1_payload_A[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(inStream_TUSER[1]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(\B_V_data_1_state_reg_n_0_[0] ),
        .I4(B_V_data_1_payload_A[1]),
        .O(\B_V_data_1_payload_A[1]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_0 ),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[1]_i_1_n_0 ),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(inStream_TUSER[0]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(\B_V_data_1_state_reg_n_0_[0] ),
        .I4(B_V_data_1_payload_B[0]),
        .O(\B_V_data_1_payload_B[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[1]_i_1 
       (.I0(inStream_TUSER[1]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(\B_V_data_1_state_reg_n_0_[0] ),
        .I4(B_V_data_1_payload_B[1]),
        .O(\B_V_data_1_payload_B[1]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_0 ),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[1]_i_1_n_0 ),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(\B_V_data_1_state_reg_n_0_[0] ),
        .I1(Q),
        .I2(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__9
       (.I0(\B_V_data_1_state_reg_n_0_[1] ),
        .I1(inStream_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__9_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__9_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hD8F8F8F8)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(\B_V_data_1_state_reg_n_0_[1] ),
        .I1(inStream_TVALID),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(Q),
        .I4(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .O(\B_V_data_1_state[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hD5FFD5D5)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(\B_V_data_1_state_reg_n_0_[0] ),
        .I1(Q),
        .I2(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .I3(inStream_TVALID),
        .I4(\B_V_data_1_state_reg_n_0_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \curr_output_user_V_reg_875[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(\B_V_data_1_payload_B_reg[1]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \curr_output_user_V_reg_875[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(\B_V_data_1_payload_B_reg[1]_0 [1]));
endmodule

(* ORIG_REF_NAME = "yolo_yolo_top_regslice_both" *) 
module design_1_yolo_yolo_top_0_0_yolo_yolo_top_regslice_both__parameterized1_6
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    outStream_TUSER,
    ap_rst_n_inv,
    ap_clk,
    \B_V_data_1_state_reg[0]_1 ,
    B_V_data_1_sel_wr_reg_0,
    outStream_TREADY,
    ap_enable_reg_pp0_iter8,
    p_16_in,
    grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TUSER);
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output [1:0]outStream_TUSER;
  input ap_rst_n_inv;
  input ap_clk;
  input \B_V_data_1_state_reg[0]_1 ;
  input B_V_data_1_sel_wr_reg_0;
  input outStream_TREADY;
  input ap_enable_reg_pp0_iter8;
  input p_16_in;
  input [1:0]grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TUSER;

  wire [1:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_0 ;
  wire \B_V_data_1_payload_A[1]_i_1_n_0 ;
  wire [1:0]B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_0 ;
  wire \B_V_data_1_payload_B[1]_i_1_n_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__8_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter8;
  wire ap_rst_n_inv;
  wire [1:0]grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TUSER;
  wire outStream_TREADY;
  wire [1:0]outStream_TUSER;
  wire p_16_in;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TUSER[0]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_A[0]),
        .O(\B_V_data_1_payload_A[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TUSER[1]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_A[1]),
        .O(\B_V_data_1_payload_A[1]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_0 ),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[1]_i_1_n_0 ),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TUSER[0]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_B[0]),
        .O(\B_V_data_1_payload_B[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[1]_i_1 
       (.I0(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TUSER[1]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_B[1]),
        .O(\B_V_data_1_payload_B[1]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_0 ),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[1]_i_1_n_0 ),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__8
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(outStream_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__8_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__8_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBBFBFBFB)) 
    \B_V_data_1_state[1]_i_1__7 
       (.I0(outStream_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter8),
        .I4(p_16_in),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state_reg[0]_1 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outStream_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(outStream_TUSER[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \outStream_TUSER[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(outStream_TUSER[1]));
endmodule

(* ORIG_REF_NAME = "yolo_yolo_top_regslice_both" *) 
module design_1_yolo_yolo_top_0_0_yolo_yolo_top_regslice_both__parameterized2
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    outStream_TLAST,
    ap_rst_n_inv,
    ap_clk,
    \B_V_data_1_state_reg[0]_1 ,
    B_V_data_1_sel_wr_reg_0,
    outStream_TREADY,
    ap_enable_reg_pp0_iter8,
    p_16_in,
    grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TLAST);
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output [0:0]outStream_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input \B_V_data_1_state_reg[0]_1 ;
  input B_V_data_1_sel_wr_reg_0;
  input outStream_TREADY;
  input ap_enable_reg_pp0_iter8;
  input p_16_in;
  input grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TLAST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__9_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter8;
  wire ap_rst_n_inv;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TLAST;
  wire [0:0]outStream_TLAST;
  wire outStream_TREADY;
  wire p_16_in;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_0 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_0 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__9
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(outStream_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__9_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__9_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBBFBFBFB)) 
    \B_V_data_1_state[1]_i_1__8 
       (.I0(outStream_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter8),
        .I4(p_16_in),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state_reg[0]_1 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outStream_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(outStream_TLAST));
endmodule

(* ORIG_REF_NAME = "yolo_yolo_top_regslice_both" *) 
module design_1_yolo_yolo_top_0_0_yolo_yolo_top_regslice_both__parameterized3
   (\B_V_data_1_payload_B_reg[4]_0 ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY,
    inStream_TVALID,
    inStream_TID);
  output [4:0]\B_V_data_1_payload_B_reg[4]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]Q;
  input grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY;
  input inStream_TVALID;
  input [4:0]inStream_TID;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [4:0]B_V_data_1_payload_A;
  wire [4:0]B_V_data_1_payload_B;
  wire [4:0]\B_V_data_1_payload_B_reg[4]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__10_n_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY;
  wire [4:0]inStream_TID;
  wire inStream_TVALID;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TID[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TID[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TID[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TID[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TID[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[4]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TID[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TID[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TID[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TID[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TID[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(\B_V_data_1_state_reg_n_0_[0] ),
        .I1(Q),
        .I2(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__10
       (.I0(\B_V_data_1_state_reg_n_0_[1] ),
        .I1(inStream_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__10_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__10_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hD8F8F8F8)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_0_[1] ),
        .I1(inStream_TVALID),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(Q),
        .I4(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .O(\B_V_data_1_state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hD5FFD5D5)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_0_[0] ),
        .I1(Q),
        .I2(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .I3(inStream_TVALID),
        .I4(\B_V_data_1_state_reg_n_0_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \curr_output_id_V_reg_880[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(\B_V_data_1_payload_B_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \curr_output_id_V_reg_880[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(\B_V_data_1_payload_B_reg[4]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \curr_output_id_V_reg_880[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(\B_V_data_1_payload_B_reg[4]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \curr_output_id_V_reg_880[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(\B_V_data_1_payload_B_reg[4]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \curr_output_id_V_reg_880[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[4]),
        .O(\B_V_data_1_payload_B_reg[4]_0 [4]));
endmodule

(* ORIG_REF_NAME = "yolo_yolo_top_regslice_both" *) 
module design_1_yolo_yolo_top_0_0_yolo_yolo_top_regslice_both__parameterized3_3
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    outStream_TID,
    ap_rst_n_inv,
    ap_clk,
    \B_V_data_1_state_reg[0]_1 ,
    B_V_data_1_sel_wr_reg_0,
    outStream_TREADY,
    ap_enable_reg_pp0_iter8,
    p_16_in,
    D);
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output [4:0]outStream_TID;
  input ap_rst_n_inv;
  input ap_clk;
  input \B_V_data_1_state_reg[0]_1 ;
  input B_V_data_1_sel_wr_reg_0;
  input outStream_TREADY;
  input ap_enable_reg_pp0_iter8;
  input p_16_in;
  input [4:0]D;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [4:0]B_V_data_1_payload_A;
  wire [4:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__10_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [4:0]D;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter8;
  wire ap_rst_n_inv;
  wire [4:0]outStream_TID;
  wire outStream_TREADY;
  wire p_16_in;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[4]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[4]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__10
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(outStream_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__10_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__10_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBBFBFBFB)) 
    \B_V_data_1_state[1]_i_1__9 
       (.I0(outStream_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter8),
        .I4(p_16_in),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state_reg[0]_1 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outStream_TID[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(outStream_TID[0]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outStream_TID[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(outStream_TID[1]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outStream_TID[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(outStream_TID[2]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outStream_TID[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(outStream_TID[3]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outStream_TID[4]_INST_0 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[4]),
        .O(outStream_TID[4]));
endmodule

(* ORIG_REF_NAME = "yolo_yolo_top_regslice_both" *) 
module design_1_yolo_yolo_top_0_0_yolo_yolo_top_regslice_both__parameterized4
   (\B_V_data_1_payload_B_reg[5]_0 ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY,
    inStream_TVALID,
    inStream_TDEST);
  output [5:0]\B_V_data_1_payload_B_reg[5]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]Q;
  input grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY;
  input inStream_TVALID;
  input [5:0]inStream_TDEST;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [5:0]B_V_data_1_payload_A;
  wire [5:0]B_V_data_1_payload_B;
  wire [5:0]\B_V_data_1_payload_B_reg[5]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__11_n_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY;
  wire [5:0]inStream_TDEST;
  wire inStream_TVALID;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDEST[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDEST[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDEST[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDEST[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDEST[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDEST[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[5]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDEST[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDEST[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDEST[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDEST[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDEST[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDEST[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_i_1
       (.I0(\B_V_data_1_state_reg_n_0_[0] ),
        .I1(Q),
        .I2(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__11
       (.I0(\B_V_data_1_state_reg_n_0_[1] ),
        .I1(inStream_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__11_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__11_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hD8F8F8F8)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(\B_V_data_1_state_reg_n_0_[1] ),
        .I1(inStream_TVALID),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(Q),
        .I4(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .O(\B_V_data_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hD5FFD5D5)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(\B_V_data_1_state_reg_n_0_[0] ),
        .I1(Q),
        .I2(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .I3(inStream_TVALID),
        .I4(\B_V_data_1_state_reg_n_0_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \curr_output_dest_V_reg_885[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(\B_V_data_1_payload_B_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \curr_output_dest_V_reg_885[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(\B_V_data_1_payload_B_reg[5]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \curr_output_dest_V_reg_885[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(\B_V_data_1_payload_B_reg[5]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \curr_output_dest_V_reg_885[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(\B_V_data_1_payload_B_reg[5]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \curr_output_dest_V_reg_885[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[4]),
        .O(\B_V_data_1_payload_B_reg[5]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \curr_output_dest_V_reg_885[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[5]),
        .O(\B_V_data_1_payload_B_reg[5]_0 [5]));
endmodule

(* ORIG_REF_NAME = "yolo_yolo_top_regslice_both" *) 
module design_1_yolo_yolo_top_0_0_yolo_yolo_top_regslice_both__parameterized4_2
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    outStream_TDEST,
    ap_rst_n_inv,
    ap_clk,
    \B_V_data_1_state_reg[0]_1 ,
    B_V_data_1_sel_wr_reg_0,
    outStream_TREADY,
    ap_enable_reg_pp0_iter8,
    p_16_in,
    D);
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output [5:0]outStream_TDEST;
  input ap_rst_n_inv;
  input ap_clk;
  input \B_V_data_1_state_reg[0]_1 ;
  input B_V_data_1_sel_wr_reg_0;
  input outStream_TREADY;
  input ap_enable_reg_pp0_iter8;
  input p_16_in;
  input [5:0]D;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [5:0]B_V_data_1_payload_A;
  wire [5:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__11_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [5:0]D;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter8;
  wire ap_rst_n_inv;
  wire [5:0]outStream_TDEST;
  wire outStream_TREADY;
  wire p_16_in;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[5]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[5]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__11
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(outStream_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__11_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__11_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBBFBFBFB)) 
    \B_V_data_1_state[1]_i_1__10 
       (.I0(outStream_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter8),
        .I4(p_16_in),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state_reg[0]_1 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outStream_TDEST[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(outStream_TDEST[0]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outStream_TDEST[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(outStream_TDEST[1]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outStream_TDEST[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(outStream_TDEST[2]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outStream_TDEST[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(outStream_TDEST[3]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outStream_TDEST[4]_INST_0 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[4]),
        .O(outStream_TDEST[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \outStream_TDEST[5]_INST_0 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[5]),
        .O(outStream_TDEST[5]));
endmodule

(* ORIG_REF_NAME = "yolo_yolo_top_sdiv_18ns_17s_18_22_1" *) 
module design_1_yolo_yolo_top_0_0_yolo_yolo_top_sdiv_18ns_17s_18_22_1
   (grp_logistic_activate_fu_299_ap_ce,
    D,
    grp_fu_95_p2,
    \divisor_tmp_reg[0][15] ,
    ap_clk,
    Q,
    \loop[0].remd_tmp_reg[1][0] ,
    \loop[0].remd_tmp_reg[1][4] ,
    S,
    \loop[0].remd_tmp_reg[1][8] ,
    \loop[0].remd_tmp_reg[1][12] ,
    \loop[0].remd_tmp_reg[1][15] ,
    \divisor0_reg[15]_0 ,
    \loop[1].remd_tmp_reg[2][0] );
  output grp_logistic_activate_fu_299_ap_ce;
  output [15:0]D;
  output [1:0]grp_fu_95_p2;
  output [15:0]\divisor_tmp_reg[0][15] ;
  input ap_clk;
  input [2:0]Q;
  input \loop[0].remd_tmp_reg[1][0] ;
  input \loop[0].remd_tmp_reg[1][4] ;
  input [3:0]S;
  input [3:0]\loop[0].remd_tmp_reg[1][8] ;
  input [3:0]\loop[0].remd_tmp_reg[1][12] ;
  input [2:0]\loop[0].remd_tmp_reg[1][15] ;
  input [15:0]\divisor0_reg[15]_0 ;
  input \loop[1].remd_tmp_reg[2][0] ;

  wire [15:0]D;
  wire [2:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire [15:0]\divisor0_reg[15]_0 ;
  wire \divisor0_reg_n_0_[0] ;
  wire \divisor0_reg_n_0_[10] ;
  wire \divisor0_reg_n_0_[11] ;
  wire \divisor0_reg_n_0_[12] ;
  wire \divisor0_reg_n_0_[13] ;
  wire \divisor0_reg_n_0_[14] ;
  wire \divisor0_reg_n_0_[15] ;
  wire \divisor0_reg_n_0_[1] ;
  wire \divisor0_reg_n_0_[2] ;
  wire \divisor0_reg_n_0_[3] ;
  wire \divisor0_reg_n_0_[4] ;
  wire \divisor0_reg_n_0_[5] ;
  wire \divisor0_reg_n_0_[6] ;
  wire \divisor0_reg_n_0_[7] ;
  wire \divisor0_reg_n_0_[8] ;
  wire \divisor0_reg_n_0_[9] ;
  wire [15:0]\divisor_tmp_reg[0][15] ;
  wire [1:0]grp_fu_95_p2;
  wire grp_logistic_activate_fu_299_ap_ce;
  wire \loop[0].remd_tmp_reg[1][0] ;
  wire [3:0]\loop[0].remd_tmp_reg[1][12] ;
  wire [2:0]\loop[0].remd_tmp_reg[1][15] ;
  wire \loop[0].remd_tmp_reg[1][4] ;
  wire [3:0]\loop[0].remd_tmp_reg[1][8] ;
  wire [0:0]\loop[17].dividend_tmp_reg[18]_0 ;
  wire \loop[1].remd_tmp_reg[2][0] ;
  wire yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_2;
  wire yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_21;
  wire yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_22;
  wire yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_23;
  wire yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_24;
  wire yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_25;
  wire yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_26;
  wire yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_27;
  wire yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_28;
  wire yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_29;
  wire yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_3;
  wire yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_30;
  wire yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_31;
  wire yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_32;
  wire yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_33;
  wire yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_34;
  wire yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_4;

  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(\divisor0_reg[15]_0 [0]),
        .Q(\divisor0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(\divisor0_reg[15]_0 [10]),
        .Q(\divisor0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \divisor0_reg[11] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(\divisor0_reg[15]_0 [11]),
        .Q(\divisor0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \divisor0_reg[12] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(\divisor0_reg[15]_0 [12]),
        .Q(\divisor0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \divisor0_reg[13] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(\divisor0_reg[15]_0 [13]),
        .Q(\divisor0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \divisor0_reg[14] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(\divisor0_reg[15]_0 [14]),
        .Q(\divisor0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \divisor0_reg[15] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(\divisor0_reg[15]_0 [15]),
        .Q(\divisor0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(\divisor0_reg[15]_0 [1]),
        .Q(\divisor0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(\divisor0_reg[15]_0 [2]),
        .Q(\divisor0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(\divisor0_reg[15]_0 [3]),
        .Q(\divisor0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(\divisor0_reg[15]_0 [4]),
        .Q(\divisor0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(\divisor0_reg[15]_0 [5]),
        .Q(\divisor0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(\divisor0_reg[15]_0 [6]),
        .Q(\divisor0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(\divisor0_reg[15]_0 [7]),
        .Q(\divisor0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(\divisor0_reg[15]_0 [8]),
        .Q(\divisor0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(\divisor0_reg[15]_0 [9]),
        .Q(\divisor0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \quot_reg[0] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(\loop[17].dividend_tmp_reg[18]_0 ),
        .Q(D[0]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg[10]_srl12 " *) 
  SRL16E \quot_reg[10]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .CLK(ap_clk),
        .D(yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_25),
        .Q(D[10]));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg[11]_srl13 " *) 
  SRL16E \quot_reg[11]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .CLK(ap_clk),
        .D(yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_24),
        .Q(D[11]));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg[12]_srl14 " *) 
  SRL16E \quot_reg[12]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .CLK(ap_clk),
        .D(yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_23),
        .Q(D[12]));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg[13]_srl15 " *) 
  SRL16E \quot_reg[13]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .CLK(ap_clk),
        .D(yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_22),
        .Q(D[13]));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg[14]_srl16 " *) 
  SRL16E \quot_reg[14]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .CLK(ap_clk),
        .D(yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_21),
        .Q(D[14]));
  FDRE \quot_reg[15] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_4),
        .Q(D[15]),
        .R(1'b0));
  FDRE \quot_reg[16] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_3),
        .Q(grp_fu_95_p2[0]),
        .R(1'b0));
  FDRE \quot_reg[17] 
       (.C(ap_clk),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .D(yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_2),
        .Q(grp_fu_95_p2[1]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg[1]_srl3 " *) 
  SRL16E \quot_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .CLK(ap_clk),
        .D(yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_34),
        .Q(D[1]));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg[2]_srl4 " *) 
  SRL16E \quot_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .CLK(ap_clk),
        .D(yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_33),
        .Q(D[2]));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg[3]_srl5 " *) 
  SRL16E \quot_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .CLK(ap_clk),
        .D(yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_32),
        .Q(D[3]));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg[4]_srl6 " *) 
  SRL16E \quot_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .CLK(ap_clk),
        .D(yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_31),
        .Q(D[4]));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg[5]_srl7 " *) 
  SRL16E \quot_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .CLK(ap_clk),
        .D(yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_30),
        .Q(D[5]));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg[6]_srl8 " *) 
  SRL16E \quot_reg[6]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .CLK(ap_clk),
        .D(yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_29),
        .Q(D[6]));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg[7]_srl9 " *) 
  SRL16E \quot_reg[7]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .CLK(ap_clk),
        .D(yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_28),
        .Q(D[7]));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg[8]_srl10 " *) 
  SRL16E \quot_reg[8]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .CLK(ap_clk),
        .D(yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_27),
        .Q(D[8]));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg[9]_srl11 " *) 
  SRL16E \quot_reg[9]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(grp_logistic_activate_fu_299_ap_ce),
        .CLK(ap_clk),
        .D(yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_26),
        .Q(D[9]));
  design_1_yolo_yolo_top_0_0_yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u
       (.D(yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_21),
        .E(grp_logistic_activate_fu_299_ap_ce),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .ap_clk_0(yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_2),
        .ap_clk_1(yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_3),
        .ap_clk_2(yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_4),
        .\divisor_tmp_reg[0][15]_0 (\divisor_tmp_reg[0][15] ),
        .\divisor_tmp_reg[0][15]_1 ({\divisor0_reg_n_0_[15] ,\divisor0_reg_n_0_[14] ,\divisor0_reg_n_0_[13] ,\divisor0_reg_n_0_[12] ,\divisor0_reg_n_0_[11] ,\divisor0_reg_n_0_[10] ,\divisor0_reg_n_0_[9] ,\divisor0_reg_n_0_[8] ,\divisor0_reg_n_0_[7] ,\divisor0_reg_n_0_[6] ,\divisor0_reg_n_0_[5] ,\divisor0_reg_n_0_[4] ,\divisor0_reg_n_0_[3] ,\divisor0_reg_n_0_[2] ,\divisor0_reg_n_0_[1] ,\divisor0_reg_n_0_[0] }),
        .\loop[0].remd_tmp_reg[1][0]_0 (\loop[0].remd_tmp_reg[1][0] ),
        .\loop[0].remd_tmp_reg[1][12]_0 (\loop[0].remd_tmp_reg[1][12] ),
        .\loop[0].remd_tmp_reg[1][15]_0 (\loop[0].remd_tmp_reg[1][15] ),
        .\loop[0].remd_tmp_reg[1][4]_0 (\loop[0].remd_tmp_reg[1][4] ),
        .\loop[0].remd_tmp_reg[1][8]_0 (\loop[0].remd_tmp_reg[1][8] ),
        .\loop[10].remd_tmp_reg[11][16]_0 (yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_29),
        .\loop[11].remd_tmp_reg[12][16]_0 (yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_30),
        .\loop[12].remd_tmp_reg[13][16]_0 (yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_31),
        .\loop[13].remd_tmp_reg[14][16]_0 (yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_32),
        .\loop[14].remd_tmp_reg[15][16]_0 (yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_33),
        .\loop[15].remd_tmp_reg[16][16]_0 (yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_34),
        .\loop[17].dividend_tmp_reg[18]_0 (\loop[17].dividend_tmp_reg[18]_0 ),
        .\loop[1].remd_tmp_reg[2][0]_0 (\loop[1].remd_tmp_reg[2][0] ),
        .\loop[3].remd_tmp_reg[4][16]_0 (yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_22),
        .\loop[4].remd_tmp_reg[5][16]_0 (yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_23),
        .\loop[5].remd_tmp_reg[6][16]_0 (yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_24),
        .\loop[6].remd_tmp_reg[7][16]_0 (yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_25),
        .\loop[7].remd_tmp_reg[8][16]_0 (yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_26),
        .\loop[8].remd_tmp_reg[9][16]_0 (yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_27),
        .\loop[9].remd_tmp_reg[10][16]_0 (yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u_n_28));
endmodule

(* ORIG_REF_NAME = "yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider" *) 
module design_1_yolo_yolo_top_0_0_yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider
   (\loop[17].dividend_tmp_reg[18]_0 ,
    E,
    ap_clk_0,
    ap_clk_1,
    ap_clk_2,
    \divisor_tmp_reg[0][15]_0 ,
    D,
    \loop[3].remd_tmp_reg[4][16]_0 ,
    \loop[4].remd_tmp_reg[5][16]_0 ,
    \loop[5].remd_tmp_reg[6][16]_0 ,
    \loop[6].remd_tmp_reg[7][16]_0 ,
    \loop[7].remd_tmp_reg[8][16]_0 ,
    \loop[8].remd_tmp_reg[9][16]_0 ,
    \loop[9].remd_tmp_reg[10][16]_0 ,
    \loop[10].remd_tmp_reg[11][16]_0 ,
    \loop[11].remd_tmp_reg[12][16]_0 ,
    \loop[12].remd_tmp_reg[13][16]_0 ,
    \loop[13].remd_tmp_reg[14][16]_0 ,
    \loop[14].remd_tmp_reg[15][16]_0 ,
    \loop[15].remd_tmp_reg[16][16]_0 ,
    ap_clk,
    Q,
    \loop[0].remd_tmp_reg[1][0]_0 ,
    \loop[0].remd_tmp_reg[1][4]_0 ,
    S,
    \loop[0].remd_tmp_reg[1][8]_0 ,
    \loop[0].remd_tmp_reg[1][12]_0 ,
    \loop[0].remd_tmp_reg[1][15]_0 ,
    \divisor_tmp_reg[0][15]_1 ,
    \loop[1].remd_tmp_reg[2][0]_0 );
  output [0:0]\loop[17].dividend_tmp_reg[18]_0 ;
  output [0:0]E;
  output ap_clk_0;
  output ap_clk_1;
  output ap_clk_2;
  output [15:0]\divisor_tmp_reg[0][15]_0 ;
  output [0:0]D;
  output [0:0]\loop[3].remd_tmp_reg[4][16]_0 ;
  output [0:0]\loop[4].remd_tmp_reg[5][16]_0 ;
  output [0:0]\loop[5].remd_tmp_reg[6][16]_0 ;
  output [0:0]\loop[6].remd_tmp_reg[7][16]_0 ;
  output [0:0]\loop[7].remd_tmp_reg[8][16]_0 ;
  output [0:0]\loop[8].remd_tmp_reg[9][16]_0 ;
  output [0:0]\loop[9].remd_tmp_reg[10][16]_0 ;
  output [0:0]\loop[10].remd_tmp_reg[11][16]_0 ;
  output [0:0]\loop[11].remd_tmp_reg[12][16]_0 ;
  output [0:0]\loop[12].remd_tmp_reg[13][16]_0 ;
  output [0:0]\loop[13].remd_tmp_reg[14][16]_0 ;
  output [0:0]\loop[14].remd_tmp_reg[15][16]_0 ;
  output [0:0]\loop[15].remd_tmp_reg[16][16]_0 ;
  input ap_clk;
  input [2:0]Q;
  input \loop[0].remd_tmp_reg[1][0]_0 ;
  input \loop[0].remd_tmp_reg[1][4]_0 ;
  input [3:0]S;
  input [3:0]\loop[0].remd_tmp_reg[1][8]_0 ;
  input [3:0]\loop[0].remd_tmp_reg[1][12]_0 ;
  input [2:0]\loop[0].remd_tmp_reg[1][15]_0 ;
  input [15:0]\divisor_tmp_reg[0][15]_1 ;
  input \loop[1].remd_tmp_reg[2][0]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_clk_0;
  wire ap_clk_1;
  wire ap_clk_2;
  wire \cal_tmp[10]_carry__0_i_1_n_0 ;
  wire \cal_tmp[10]_carry__0_i_2_n_0 ;
  wire \cal_tmp[10]_carry__0_i_3_n_0 ;
  wire \cal_tmp[10]_carry__0_i_4_n_0 ;
  wire \cal_tmp[10]_carry__0_n_0 ;
  wire \cal_tmp[10]_carry__0_n_1 ;
  wire \cal_tmp[10]_carry__0_n_2 ;
  wire \cal_tmp[10]_carry__0_n_3 ;
  wire \cal_tmp[10]_carry__0_n_4 ;
  wire \cal_tmp[10]_carry__0_n_5 ;
  wire \cal_tmp[10]_carry__0_n_6 ;
  wire \cal_tmp[10]_carry__0_n_7 ;
  wire \cal_tmp[10]_carry__1_i_1_n_0 ;
  wire \cal_tmp[10]_carry__1_i_2_n_0 ;
  wire \cal_tmp[10]_carry__1_i_3_n_0 ;
  wire \cal_tmp[10]_carry__1_i_4_n_0 ;
  wire \cal_tmp[10]_carry__1_n_0 ;
  wire \cal_tmp[10]_carry__1_n_1 ;
  wire \cal_tmp[10]_carry__1_n_2 ;
  wire \cal_tmp[10]_carry__1_n_3 ;
  wire \cal_tmp[10]_carry__1_n_4 ;
  wire \cal_tmp[10]_carry__1_n_5 ;
  wire \cal_tmp[10]_carry__1_n_6 ;
  wire \cal_tmp[10]_carry__1_n_7 ;
  wire \cal_tmp[10]_carry__2_i_1_n_0 ;
  wire \cal_tmp[10]_carry__2_i_2_n_0 ;
  wire \cal_tmp[10]_carry__2_i_3_n_0 ;
  wire \cal_tmp[10]_carry__2_i_4_n_0 ;
  wire \cal_tmp[10]_carry__2_n_0 ;
  wire \cal_tmp[10]_carry__2_n_1 ;
  wire \cal_tmp[10]_carry__2_n_2 ;
  wire \cal_tmp[10]_carry__2_n_3 ;
  wire \cal_tmp[10]_carry__2_n_4 ;
  wire \cal_tmp[10]_carry__2_n_5 ;
  wire \cal_tmp[10]_carry__2_n_6 ;
  wire \cal_tmp[10]_carry__2_n_7 ;
  wire \cal_tmp[10]_carry__3_i_1_n_0 ;
  wire \cal_tmp[10]_carry_i_1_n_0 ;
  wire \cal_tmp[10]_carry_i_2_n_0 ;
  wire \cal_tmp[10]_carry_i_3_n_0 ;
  wire \cal_tmp[10]_carry_i_4_n_0 ;
  wire \cal_tmp[10]_carry_i_5_n_0 ;
  wire \cal_tmp[10]_carry_n_0 ;
  wire \cal_tmp[10]_carry_n_1 ;
  wire \cal_tmp[10]_carry_n_2 ;
  wire \cal_tmp[10]_carry_n_3 ;
  wire \cal_tmp[10]_carry_n_4 ;
  wire \cal_tmp[10]_carry_n_5 ;
  wire \cal_tmp[10]_carry_n_6 ;
  wire \cal_tmp[10]_carry_n_7 ;
  wire \cal_tmp[11]_carry__0_i_1_n_0 ;
  wire \cal_tmp[11]_carry__0_i_2_n_0 ;
  wire \cal_tmp[11]_carry__0_i_3_n_0 ;
  wire \cal_tmp[11]_carry__0_i_4_n_0 ;
  wire \cal_tmp[11]_carry__0_n_0 ;
  wire \cal_tmp[11]_carry__0_n_1 ;
  wire \cal_tmp[11]_carry__0_n_2 ;
  wire \cal_tmp[11]_carry__0_n_3 ;
  wire \cal_tmp[11]_carry__0_n_4 ;
  wire \cal_tmp[11]_carry__0_n_5 ;
  wire \cal_tmp[11]_carry__0_n_6 ;
  wire \cal_tmp[11]_carry__0_n_7 ;
  wire \cal_tmp[11]_carry__1_i_1_n_0 ;
  wire \cal_tmp[11]_carry__1_i_2_n_0 ;
  wire \cal_tmp[11]_carry__1_i_3_n_0 ;
  wire \cal_tmp[11]_carry__1_i_4_n_0 ;
  wire \cal_tmp[11]_carry__1_n_0 ;
  wire \cal_tmp[11]_carry__1_n_1 ;
  wire \cal_tmp[11]_carry__1_n_2 ;
  wire \cal_tmp[11]_carry__1_n_3 ;
  wire \cal_tmp[11]_carry__1_n_4 ;
  wire \cal_tmp[11]_carry__1_n_5 ;
  wire \cal_tmp[11]_carry__1_n_6 ;
  wire \cal_tmp[11]_carry__1_n_7 ;
  wire \cal_tmp[11]_carry__2_i_1_n_0 ;
  wire \cal_tmp[11]_carry__2_i_2_n_0 ;
  wire \cal_tmp[11]_carry__2_i_3_n_0 ;
  wire \cal_tmp[11]_carry__2_i_4_n_0 ;
  wire \cal_tmp[11]_carry__2_n_0 ;
  wire \cal_tmp[11]_carry__2_n_1 ;
  wire \cal_tmp[11]_carry__2_n_2 ;
  wire \cal_tmp[11]_carry__2_n_3 ;
  wire \cal_tmp[11]_carry__2_n_4 ;
  wire \cal_tmp[11]_carry__2_n_5 ;
  wire \cal_tmp[11]_carry__2_n_6 ;
  wire \cal_tmp[11]_carry__2_n_7 ;
  wire \cal_tmp[11]_carry__3_i_1_n_0 ;
  wire \cal_tmp[11]_carry_i_1_n_0 ;
  wire \cal_tmp[11]_carry_i_2_n_0 ;
  wire \cal_tmp[11]_carry_i_3_n_0 ;
  wire \cal_tmp[11]_carry_i_4_n_0 ;
  wire \cal_tmp[11]_carry_i_5_n_0 ;
  wire \cal_tmp[11]_carry_n_0 ;
  wire \cal_tmp[11]_carry_n_1 ;
  wire \cal_tmp[11]_carry_n_2 ;
  wire \cal_tmp[11]_carry_n_3 ;
  wire \cal_tmp[11]_carry_n_4 ;
  wire \cal_tmp[11]_carry_n_5 ;
  wire \cal_tmp[11]_carry_n_6 ;
  wire \cal_tmp[11]_carry_n_7 ;
  wire \cal_tmp[12]_carry__0_i_1_n_0 ;
  wire \cal_tmp[12]_carry__0_i_2_n_0 ;
  wire \cal_tmp[12]_carry__0_i_3_n_0 ;
  wire \cal_tmp[12]_carry__0_i_4_n_0 ;
  wire \cal_tmp[12]_carry__0_n_0 ;
  wire \cal_tmp[12]_carry__0_n_1 ;
  wire \cal_tmp[12]_carry__0_n_2 ;
  wire \cal_tmp[12]_carry__0_n_3 ;
  wire \cal_tmp[12]_carry__0_n_4 ;
  wire \cal_tmp[12]_carry__0_n_5 ;
  wire \cal_tmp[12]_carry__0_n_6 ;
  wire \cal_tmp[12]_carry__0_n_7 ;
  wire \cal_tmp[12]_carry__1_i_1_n_0 ;
  wire \cal_tmp[12]_carry__1_i_2_n_0 ;
  wire \cal_tmp[12]_carry__1_i_3_n_0 ;
  wire \cal_tmp[12]_carry__1_i_4_n_0 ;
  wire \cal_tmp[12]_carry__1_n_0 ;
  wire \cal_tmp[12]_carry__1_n_1 ;
  wire \cal_tmp[12]_carry__1_n_2 ;
  wire \cal_tmp[12]_carry__1_n_3 ;
  wire \cal_tmp[12]_carry__1_n_4 ;
  wire \cal_tmp[12]_carry__1_n_5 ;
  wire \cal_tmp[12]_carry__1_n_6 ;
  wire \cal_tmp[12]_carry__1_n_7 ;
  wire \cal_tmp[12]_carry__2_i_1_n_0 ;
  wire \cal_tmp[12]_carry__2_i_2_n_0 ;
  wire \cal_tmp[12]_carry__2_i_3_n_0 ;
  wire \cal_tmp[12]_carry__2_i_4_n_0 ;
  wire \cal_tmp[12]_carry__2_n_0 ;
  wire \cal_tmp[12]_carry__2_n_1 ;
  wire \cal_tmp[12]_carry__2_n_2 ;
  wire \cal_tmp[12]_carry__2_n_3 ;
  wire \cal_tmp[12]_carry__2_n_4 ;
  wire \cal_tmp[12]_carry__2_n_5 ;
  wire \cal_tmp[12]_carry__2_n_6 ;
  wire \cal_tmp[12]_carry__2_n_7 ;
  wire \cal_tmp[12]_carry__3_i_1_n_0 ;
  wire \cal_tmp[12]_carry_i_1_n_0 ;
  wire \cal_tmp[12]_carry_i_2_n_0 ;
  wire \cal_tmp[12]_carry_i_3_n_0 ;
  wire \cal_tmp[12]_carry_i_4_n_0 ;
  wire \cal_tmp[12]_carry_i_5_n_0 ;
  wire \cal_tmp[12]_carry_n_0 ;
  wire \cal_tmp[12]_carry_n_1 ;
  wire \cal_tmp[12]_carry_n_2 ;
  wire \cal_tmp[12]_carry_n_3 ;
  wire \cal_tmp[12]_carry_n_4 ;
  wire \cal_tmp[12]_carry_n_5 ;
  wire \cal_tmp[12]_carry_n_6 ;
  wire \cal_tmp[12]_carry_n_7 ;
  wire \cal_tmp[13]_carry__0_i_1_n_0 ;
  wire \cal_tmp[13]_carry__0_i_2_n_0 ;
  wire \cal_tmp[13]_carry__0_i_3_n_0 ;
  wire \cal_tmp[13]_carry__0_i_4_n_0 ;
  wire \cal_tmp[13]_carry__0_n_0 ;
  wire \cal_tmp[13]_carry__0_n_1 ;
  wire \cal_tmp[13]_carry__0_n_2 ;
  wire \cal_tmp[13]_carry__0_n_3 ;
  wire \cal_tmp[13]_carry__0_n_4 ;
  wire \cal_tmp[13]_carry__0_n_5 ;
  wire \cal_tmp[13]_carry__0_n_6 ;
  wire \cal_tmp[13]_carry__0_n_7 ;
  wire \cal_tmp[13]_carry__1_i_1_n_0 ;
  wire \cal_tmp[13]_carry__1_i_2_n_0 ;
  wire \cal_tmp[13]_carry__1_i_3_n_0 ;
  wire \cal_tmp[13]_carry__1_i_4_n_0 ;
  wire \cal_tmp[13]_carry__1_n_0 ;
  wire \cal_tmp[13]_carry__1_n_1 ;
  wire \cal_tmp[13]_carry__1_n_2 ;
  wire \cal_tmp[13]_carry__1_n_3 ;
  wire \cal_tmp[13]_carry__1_n_4 ;
  wire \cal_tmp[13]_carry__1_n_5 ;
  wire \cal_tmp[13]_carry__1_n_6 ;
  wire \cal_tmp[13]_carry__1_n_7 ;
  wire \cal_tmp[13]_carry__2_i_1_n_0 ;
  wire \cal_tmp[13]_carry__2_i_2_n_0 ;
  wire \cal_tmp[13]_carry__2_i_3_n_0 ;
  wire \cal_tmp[13]_carry__2_i_4_n_0 ;
  wire \cal_tmp[13]_carry__2_n_0 ;
  wire \cal_tmp[13]_carry__2_n_1 ;
  wire \cal_tmp[13]_carry__2_n_2 ;
  wire \cal_tmp[13]_carry__2_n_3 ;
  wire \cal_tmp[13]_carry__2_n_4 ;
  wire \cal_tmp[13]_carry__2_n_5 ;
  wire \cal_tmp[13]_carry__2_n_6 ;
  wire \cal_tmp[13]_carry__2_n_7 ;
  wire \cal_tmp[13]_carry__3_i_1_n_0 ;
  wire \cal_tmp[13]_carry_i_1_n_0 ;
  wire \cal_tmp[13]_carry_i_2_n_0 ;
  wire \cal_tmp[13]_carry_i_3_n_0 ;
  wire \cal_tmp[13]_carry_i_4_n_0 ;
  wire \cal_tmp[13]_carry_i_5_n_0 ;
  wire \cal_tmp[13]_carry_n_0 ;
  wire \cal_tmp[13]_carry_n_1 ;
  wire \cal_tmp[13]_carry_n_2 ;
  wire \cal_tmp[13]_carry_n_3 ;
  wire \cal_tmp[13]_carry_n_4 ;
  wire \cal_tmp[13]_carry_n_5 ;
  wire \cal_tmp[13]_carry_n_6 ;
  wire \cal_tmp[13]_carry_n_7 ;
  wire \cal_tmp[14]_carry__0_i_1_n_0 ;
  wire \cal_tmp[14]_carry__0_i_2_n_0 ;
  wire \cal_tmp[14]_carry__0_i_3_n_0 ;
  wire \cal_tmp[14]_carry__0_i_4_n_0 ;
  wire \cal_tmp[14]_carry__0_n_0 ;
  wire \cal_tmp[14]_carry__0_n_1 ;
  wire \cal_tmp[14]_carry__0_n_2 ;
  wire \cal_tmp[14]_carry__0_n_3 ;
  wire \cal_tmp[14]_carry__0_n_4 ;
  wire \cal_tmp[14]_carry__0_n_5 ;
  wire \cal_tmp[14]_carry__0_n_6 ;
  wire \cal_tmp[14]_carry__0_n_7 ;
  wire \cal_tmp[14]_carry__1_i_1_n_0 ;
  wire \cal_tmp[14]_carry__1_i_2_n_0 ;
  wire \cal_tmp[14]_carry__1_i_3_n_0 ;
  wire \cal_tmp[14]_carry__1_i_4_n_0 ;
  wire \cal_tmp[14]_carry__1_n_0 ;
  wire \cal_tmp[14]_carry__1_n_1 ;
  wire \cal_tmp[14]_carry__1_n_2 ;
  wire \cal_tmp[14]_carry__1_n_3 ;
  wire \cal_tmp[14]_carry__1_n_4 ;
  wire \cal_tmp[14]_carry__1_n_5 ;
  wire \cal_tmp[14]_carry__1_n_6 ;
  wire \cal_tmp[14]_carry__1_n_7 ;
  wire \cal_tmp[14]_carry__2_i_1_n_0 ;
  wire \cal_tmp[14]_carry__2_i_2_n_0 ;
  wire \cal_tmp[14]_carry__2_i_3_n_0 ;
  wire \cal_tmp[14]_carry__2_i_4_n_0 ;
  wire \cal_tmp[14]_carry__2_n_0 ;
  wire \cal_tmp[14]_carry__2_n_1 ;
  wire \cal_tmp[14]_carry__2_n_2 ;
  wire \cal_tmp[14]_carry__2_n_3 ;
  wire \cal_tmp[14]_carry__2_n_4 ;
  wire \cal_tmp[14]_carry__2_n_5 ;
  wire \cal_tmp[14]_carry__2_n_6 ;
  wire \cal_tmp[14]_carry__2_n_7 ;
  wire \cal_tmp[14]_carry__3_i_1_n_0 ;
  wire \cal_tmp[14]_carry_i_1_n_0 ;
  wire \cal_tmp[14]_carry_i_2_n_0 ;
  wire \cal_tmp[14]_carry_i_3_n_0 ;
  wire \cal_tmp[14]_carry_i_4_n_0 ;
  wire \cal_tmp[14]_carry_i_5_n_0 ;
  wire \cal_tmp[14]_carry_n_0 ;
  wire \cal_tmp[14]_carry_n_1 ;
  wire \cal_tmp[14]_carry_n_2 ;
  wire \cal_tmp[14]_carry_n_3 ;
  wire \cal_tmp[14]_carry_n_4 ;
  wire \cal_tmp[14]_carry_n_5 ;
  wire \cal_tmp[14]_carry_n_6 ;
  wire \cal_tmp[14]_carry_n_7 ;
  wire \cal_tmp[15]_carry__0_i_1_n_0 ;
  wire \cal_tmp[15]_carry__0_i_2_n_0 ;
  wire \cal_tmp[15]_carry__0_i_3_n_0 ;
  wire \cal_tmp[15]_carry__0_i_4_n_0 ;
  wire \cal_tmp[15]_carry__0_n_0 ;
  wire \cal_tmp[15]_carry__0_n_1 ;
  wire \cal_tmp[15]_carry__0_n_2 ;
  wire \cal_tmp[15]_carry__0_n_3 ;
  wire \cal_tmp[15]_carry__0_n_4 ;
  wire \cal_tmp[15]_carry__0_n_5 ;
  wire \cal_tmp[15]_carry__0_n_6 ;
  wire \cal_tmp[15]_carry__0_n_7 ;
  wire \cal_tmp[15]_carry__1_i_1_n_0 ;
  wire \cal_tmp[15]_carry__1_i_2_n_0 ;
  wire \cal_tmp[15]_carry__1_i_3_n_0 ;
  wire \cal_tmp[15]_carry__1_i_4_n_0 ;
  wire \cal_tmp[15]_carry__1_n_0 ;
  wire \cal_tmp[15]_carry__1_n_1 ;
  wire \cal_tmp[15]_carry__1_n_2 ;
  wire \cal_tmp[15]_carry__1_n_3 ;
  wire \cal_tmp[15]_carry__1_n_4 ;
  wire \cal_tmp[15]_carry__1_n_5 ;
  wire \cal_tmp[15]_carry__1_n_6 ;
  wire \cal_tmp[15]_carry__1_n_7 ;
  wire \cal_tmp[15]_carry__2_i_1_n_0 ;
  wire \cal_tmp[15]_carry__2_i_2_n_0 ;
  wire \cal_tmp[15]_carry__2_i_3_n_0 ;
  wire \cal_tmp[15]_carry__2_i_4_n_0 ;
  wire \cal_tmp[15]_carry__2_n_0 ;
  wire \cal_tmp[15]_carry__2_n_1 ;
  wire \cal_tmp[15]_carry__2_n_2 ;
  wire \cal_tmp[15]_carry__2_n_3 ;
  wire \cal_tmp[15]_carry__2_n_4 ;
  wire \cal_tmp[15]_carry__2_n_5 ;
  wire \cal_tmp[15]_carry__2_n_6 ;
  wire \cal_tmp[15]_carry__2_n_7 ;
  wire \cal_tmp[15]_carry__3_i_1_n_0 ;
  wire \cal_tmp[15]_carry_i_1_n_0 ;
  wire \cal_tmp[15]_carry_i_2_n_0 ;
  wire \cal_tmp[15]_carry_i_3_n_0 ;
  wire \cal_tmp[15]_carry_i_4_n_0 ;
  wire \cal_tmp[15]_carry_i_5_n_0 ;
  wire \cal_tmp[15]_carry_n_0 ;
  wire \cal_tmp[15]_carry_n_1 ;
  wire \cal_tmp[15]_carry_n_2 ;
  wire \cal_tmp[15]_carry_n_3 ;
  wire \cal_tmp[15]_carry_n_4 ;
  wire \cal_tmp[15]_carry_n_5 ;
  wire \cal_tmp[15]_carry_n_6 ;
  wire \cal_tmp[15]_carry_n_7 ;
  wire \cal_tmp[16]_carry__0_i_1_n_0 ;
  wire \cal_tmp[16]_carry__0_i_2_n_0 ;
  wire \cal_tmp[16]_carry__0_i_3_n_0 ;
  wire \cal_tmp[16]_carry__0_i_4_n_0 ;
  wire \cal_tmp[16]_carry__0_n_0 ;
  wire \cal_tmp[16]_carry__0_n_1 ;
  wire \cal_tmp[16]_carry__0_n_2 ;
  wire \cal_tmp[16]_carry__0_n_3 ;
  wire \cal_tmp[16]_carry__0_n_4 ;
  wire \cal_tmp[16]_carry__0_n_5 ;
  wire \cal_tmp[16]_carry__0_n_6 ;
  wire \cal_tmp[16]_carry__0_n_7 ;
  wire \cal_tmp[16]_carry__1_i_1_n_0 ;
  wire \cal_tmp[16]_carry__1_i_2_n_0 ;
  wire \cal_tmp[16]_carry__1_i_3_n_0 ;
  wire \cal_tmp[16]_carry__1_i_4_n_0 ;
  wire \cal_tmp[16]_carry__1_n_0 ;
  wire \cal_tmp[16]_carry__1_n_1 ;
  wire \cal_tmp[16]_carry__1_n_2 ;
  wire \cal_tmp[16]_carry__1_n_3 ;
  wire \cal_tmp[16]_carry__1_n_4 ;
  wire \cal_tmp[16]_carry__1_n_5 ;
  wire \cal_tmp[16]_carry__1_n_6 ;
  wire \cal_tmp[16]_carry__1_n_7 ;
  wire \cal_tmp[16]_carry__2_i_1_n_0 ;
  wire \cal_tmp[16]_carry__2_i_2_n_0 ;
  wire \cal_tmp[16]_carry__2_i_3_n_0 ;
  wire \cal_tmp[16]_carry__2_i_4_n_0 ;
  wire \cal_tmp[16]_carry__2_n_0 ;
  wire \cal_tmp[16]_carry__2_n_1 ;
  wire \cal_tmp[16]_carry__2_n_2 ;
  wire \cal_tmp[16]_carry__2_n_3 ;
  wire \cal_tmp[16]_carry__2_n_4 ;
  wire \cal_tmp[16]_carry__2_n_5 ;
  wire \cal_tmp[16]_carry__2_n_6 ;
  wire \cal_tmp[16]_carry__2_n_7 ;
  wire \cal_tmp[16]_carry__3_i_1_n_0 ;
  wire \cal_tmp[16]_carry_i_1_n_0 ;
  wire \cal_tmp[16]_carry_i_2_n_0 ;
  wire \cal_tmp[16]_carry_i_3_n_0 ;
  wire \cal_tmp[16]_carry_i_4_n_0 ;
  wire \cal_tmp[16]_carry_i_5_n_0 ;
  wire \cal_tmp[16]_carry_n_0 ;
  wire \cal_tmp[16]_carry_n_1 ;
  wire \cal_tmp[16]_carry_n_2 ;
  wire \cal_tmp[16]_carry_n_3 ;
  wire \cal_tmp[16]_carry_n_4 ;
  wire \cal_tmp[16]_carry_n_5 ;
  wire \cal_tmp[16]_carry_n_6 ;
  wire \cal_tmp[16]_carry_n_7 ;
  wire \cal_tmp[17]_carry__0_i_1_n_0 ;
  wire \cal_tmp[17]_carry__0_i_2_n_0 ;
  wire \cal_tmp[17]_carry__0_i_3_n_0 ;
  wire \cal_tmp[17]_carry__0_i_4_n_0 ;
  wire \cal_tmp[17]_carry__0_n_0 ;
  wire \cal_tmp[17]_carry__0_n_1 ;
  wire \cal_tmp[17]_carry__0_n_2 ;
  wire \cal_tmp[17]_carry__0_n_3 ;
  wire \cal_tmp[17]_carry__1_i_1_n_0 ;
  wire \cal_tmp[17]_carry__1_i_2_n_0 ;
  wire \cal_tmp[17]_carry__1_i_3_n_0 ;
  wire \cal_tmp[17]_carry__1_i_4_n_0 ;
  wire \cal_tmp[17]_carry__1_n_0 ;
  wire \cal_tmp[17]_carry__1_n_1 ;
  wire \cal_tmp[17]_carry__1_n_2 ;
  wire \cal_tmp[17]_carry__1_n_3 ;
  wire \cal_tmp[17]_carry__2_i_1_n_0 ;
  wire \cal_tmp[17]_carry__2_i_2_n_0 ;
  wire \cal_tmp[17]_carry__2_i_3_n_0 ;
  wire \cal_tmp[17]_carry__2_i_4_n_0 ;
  wire \cal_tmp[17]_carry__2_n_0 ;
  wire \cal_tmp[17]_carry__2_n_1 ;
  wire \cal_tmp[17]_carry__2_n_2 ;
  wire \cal_tmp[17]_carry__2_n_3 ;
  wire \cal_tmp[17]_carry__3_i_1_n_0 ;
  wire \cal_tmp[17]_carry__3_n_3 ;
  wire \cal_tmp[17]_carry_i_1_n_0 ;
  wire \cal_tmp[17]_carry_i_2_n_0 ;
  wire \cal_tmp[17]_carry_i_3_n_0 ;
  wire \cal_tmp[17]_carry_i_4_n_0 ;
  wire \cal_tmp[17]_carry_i_5_n_0 ;
  wire \cal_tmp[17]_carry_n_0 ;
  wire \cal_tmp[17]_carry_n_1 ;
  wire \cal_tmp[17]_carry_n_2 ;
  wire \cal_tmp[17]_carry_n_3 ;
  wire [18:18]\cal_tmp[1]_36 ;
  wire \cal_tmp[1]_carry__0_i_1_n_0 ;
  wire \cal_tmp[1]_carry__0_i_2_n_0 ;
  wire \cal_tmp[1]_carry__0_i_3_n_0 ;
  wire \cal_tmp[1]_carry__0_i_4_n_0 ;
  wire \cal_tmp[1]_carry__0_n_0 ;
  wire \cal_tmp[1]_carry__0_n_1 ;
  wire \cal_tmp[1]_carry__0_n_2 ;
  wire \cal_tmp[1]_carry__0_n_3 ;
  wire \cal_tmp[1]_carry__0_n_4 ;
  wire \cal_tmp[1]_carry__0_n_5 ;
  wire \cal_tmp[1]_carry__0_n_6 ;
  wire \cal_tmp[1]_carry__0_n_7 ;
  wire \cal_tmp[1]_carry__1_i_1_n_0 ;
  wire \cal_tmp[1]_carry__1_i_2_n_0 ;
  wire \cal_tmp[1]_carry__1_i_3_n_0 ;
  wire \cal_tmp[1]_carry__1_i_4_n_0 ;
  wire \cal_tmp[1]_carry__1_n_0 ;
  wire \cal_tmp[1]_carry__1_n_1 ;
  wire \cal_tmp[1]_carry__1_n_2 ;
  wire \cal_tmp[1]_carry__1_n_3 ;
  wire \cal_tmp[1]_carry__1_n_4 ;
  wire \cal_tmp[1]_carry__1_n_5 ;
  wire \cal_tmp[1]_carry__1_n_6 ;
  wire \cal_tmp[1]_carry__1_n_7 ;
  wire \cal_tmp[1]_carry__2_i_1_n_0 ;
  wire \cal_tmp[1]_carry__2_i_2_n_0 ;
  wire \cal_tmp[1]_carry__2_i_3_n_0 ;
  wire \cal_tmp[1]_carry__2_i_4_n_0 ;
  wire \cal_tmp[1]_carry__2_n_0 ;
  wire \cal_tmp[1]_carry__2_n_1 ;
  wire \cal_tmp[1]_carry__2_n_2 ;
  wire \cal_tmp[1]_carry__2_n_3 ;
  wire \cal_tmp[1]_carry__2_n_4 ;
  wire \cal_tmp[1]_carry__2_n_5 ;
  wire \cal_tmp[1]_carry__2_n_6 ;
  wire \cal_tmp[1]_carry__2_n_7 ;
  wire \cal_tmp[1]_carry_i_1_n_0 ;
  wire \cal_tmp[1]_carry_i_2_n_0 ;
  wire \cal_tmp[1]_carry_i_3_n_0 ;
  wire \cal_tmp[1]_carry_i_4_n_0 ;
  wire \cal_tmp[1]_carry_n_0 ;
  wire \cal_tmp[1]_carry_n_1 ;
  wire \cal_tmp[1]_carry_n_2 ;
  wire \cal_tmp[1]_carry_n_3 ;
  wire \cal_tmp[1]_carry_n_4 ;
  wire \cal_tmp[1]_carry_n_5 ;
  wire \cal_tmp[1]_carry_n_6 ;
  wire \cal_tmp[1]_carry_n_7 ;
  wire \cal_tmp[2]_carry__0_i_1_n_0 ;
  wire \cal_tmp[2]_carry__0_i_2_n_0 ;
  wire \cal_tmp[2]_carry__0_i_3_n_0 ;
  wire \cal_tmp[2]_carry__0_i_4_n_0 ;
  wire \cal_tmp[2]_carry__0_n_0 ;
  wire \cal_tmp[2]_carry__0_n_1 ;
  wire \cal_tmp[2]_carry__0_n_2 ;
  wire \cal_tmp[2]_carry__0_n_3 ;
  wire \cal_tmp[2]_carry__0_n_4 ;
  wire \cal_tmp[2]_carry__0_n_5 ;
  wire \cal_tmp[2]_carry__0_n_6 ;
  wire \cal_tmp[2]_carry__0_n_7 ;
  wire \cal_tmp[2]_carry__1_i_1_n_0 ;
  wire \cal_tmp[2]_carry__1_i_2_n_0 ;
  wire \cal_tmp[2]_carry__1_i_3_n_0 ;
  wire \cal_tmp[2]_carry__1_i_4_n_0 ;
  wire \cal_tmp[2]_carry__1_n_0 ;
  wire \cal_tmp[2]_carry__1_n_1 ;
  wire \cal_tmp[2]_carry__1_n_2 ;
  wire \cal_tmp[2]_carry__1_n_3 ;
  wire \cal_tmp[2]_carry__1_n_4 ;
  wire \cal_tmp[2]_carry__1_n_5 ;
  wire \cal_tmp[2]_carry__1_n_6 ;
  wire \cal_tmp[2]_carry__1_n_7 ;
  wire \cal_tmp[2]_carry__2_i_1_n_0 ;
  wire \cal_tmp[2]_carry__2_i_2_n_0 ;
  wire \cal_tmp[2]_carry__2_i_3_n_0 ;
  wire \cal_tmp[2]_carry__2_i_4_n_0 ;
  wire \cal_tmp[2]_carry__2_n_0 ;
  wire \cal_tmp[2]_carry__2_n_1 ;
  wire \cal_tmp[2]_carry__2_n_2 ;
  wire \cal_tmp[2]_carry__2_n_3 ;
  wire \cal_tmp[2]_carry__2_n_4 ;
  wire \cal_tmp[2]_carry__2_n_5 ;
  wire \cal_tmp[2]_carry__2_n_6 ;
  wire \cal_tmp[2]_carry__2_n_7 ;
  wire \cal_tmp[2]_carry__3_i_1_n_0 ;
  wire \cal_tmp[2]_carry__3_n_3 ;
  wire \cal_tmp[2]_carry_i_1_n_0 ;
  wire \cal_tmp[2]_carry_i_2_n_0 ;
  wire \cal_tmp[2]_carry_i_3_n_0 ;
  wire \cal_tmp[2]_carry_i_4_n_0 ;
  wire \cal_tmp[2]_carry_i_5_n_0 ;
  wire \cal_tmp[2]_carry_n_0 ;
  wire \cal_tmp[2]_carry_n_1 ;
  wire \cal_tmp[2]_carry_n_2 ;
  wire \cal_tmp[2]_carry_n_3 ;
  wire \cal_tmp[2]_carry_n_4 ;
  wire \cal_tmp[2]_carry_n_5 ;
  wire \cal_tmp[2]_carry_n_6 ;
  wire \cal_tmp[2]_carry_n_7 ;
  wire \cal_tmp[3]_carry__0_i_1_n_0 ;
  wire \cal_tmp[3]_carry__0_i_2_n_0 ;
  wire \cal_tmp[3]_carry__0_i_3_n_0 ;
  wire \cal_tmp[3]_carry__0_i_4_n_0 ;
  wire \cal_tmp[3]_carry__0_n_0 ;
  wire \cal_tmp[3]_carry__0_n_1 ;
  wire \cal_tmp[3]_carry__0_n_2 ;
  wire \cal_tmp[3]_carry__0_n_3 ;
  wire \cal_tmp[3]_carry__0_n_4 ;
  wire \cal_tmp[3]_carry__0_n_5 ;
  wire \cal_tmp[3]_carry__0_n_6 ;
  wire \cal_tmp[3]_carry__0_n_7 ;
  wire \cal_tmp[3]_carry__1_i_1_n_0 ;
  wire \cal_tmp[3]_carry__1_i_2_n_0 ;
  wire \cal_tmp[3]_carry__1_i_3_n_0 ;
  wire \cal_tmp[3]_carry__1_i_4_n_0 ;
  wire \cal_tmp[3]_carry__1_n_0 ;
  wire \cal_tmp[3]_carry__1_n_1 ;
  wire \cal_tmp[3]_carry__1_n_2 ;
  wire \cal_tmp[3]_carry__1_n_3 ;
  wire \cal_tmp[3]_carry__1_n_4 ;
  wire \cal_tmp[3]_carry__1_n_5 ;
  wire \cal_tmp[3]_carry__1_n_6 ;
  wire \cal_tmp[3]_carry__1_n_7 ;
  wire \cal_tmp[3]_carry__2_i_1_n_0 ;
  wire \cal_tmp[3]_carry__2_i_2_n_0 ;
  wire \cal_tmp[3]_carry__2_i_3_n_0 ;
  wire \cal_tmp[3]_carry__2_i_4_n_0 ;
  wire \cal_tmp[3]_carry__2_n_0 ;
  wire \cal_tmp[3]_carry__2_n_1 ;
  wire \cal_tmp[3]_carry__2_n_2 ;
  wire \cal_tmp[3]_carry__2_n_3 ;
  wire \cal_tmp[3]_carry__2_n_4 ;
  wire \cal_tmp[3]_carry__2_n_5 ;
  wire \cal_tmp[3]_carry__2_n_6 ;
  wire \cal_tmp[3]_carry__2_n_7 ;
  wire \cal_tmp[3]_carry__3_i_1_n_0 ;
  wire \cal_tmp[3]_carry_i_1_n_0 ;
  wire \cal_tmp[3]_carry_i_2_n_0 ;
  wire \cal_tmp[3]_carry_i_3_n_0 ;
  wire \cal_tmp[3]_carry_i_4_n_0 ;
  wire \cal_tmp[3]_carry_i_5_n_0 ;
  wire \cal_tmp[3]_carry_n_0 ;
  wire \cal_tmp[3]_carry_n_1 ;
  wire \cal_tmp[3]_carry_n_2 ;
  wire \cal_tmp[3]_carry_n_3 ;
  wire \cal_tmp[3]_carry_n_4 ;
  wire \cal_tmp[3]_carry_n_5 ;
  wire \cal_tmp[3]_carry_n_6 ;
  wire \cal_tmp[3]_carry_n_7 ;
  wire \cal_tmp[4]_carry__0_i_1_n_0 ;
  wire \cal_tmp[4]_carry__0_i_2_n_0 ;
  wire \cal_tmp[4]_carry__0_i_3_n_0 ;
  wire \cal_tmp[4]_carry__0_i_4_n_0 ;
  wire \cal_tmp[4]_carry__0_n_0 ;
  wire \cal_tmp[4]_carry__0_n_1 ;
  wire \cal_tmp[4]_carry__0_n_2 ;
  wire \cal_tmp[4]_carry__0_n_3 ;
  wire \cal_tmp[4]_carry__0_n_4 ;
  wire \cal_tmp[4]_carry__0_n_5 ;
  wire \cal_tmp[4]_carry__0_n_6 ;
  wire \cal_tmp[4]_carry__0_n_7 ;
  wire \cal_tmp[4]_carry__1_i_1_n_0 ;
  wire \cal_tmp[4]_carry__1_i_2_n_0 ;
  wire \cal_tmp[4]_carry__1_i_3_n_0 ;
  wire \cal_tmp[4]_carry__1_i_4_n_0 ;
  wire \cal_tmp[4]_carry__1_n_0 ;
  wire \cal_tmp[4]_carry__1_n_1 ;
  wire \cal_tmp[4]_carry__1_n_2 ;
  wire \cal_tmp[4]_carry__1_n_3 ;
  wire \cal_tmp[4]_carry__1_n_4 ;
  wire \cal_tmp[4]_carry__1_n_5 ;
  wire \cal_tmp[4]_carry__1_n_6 ;
  wire \cal_tmp[4]_carry__1_n_7 ;
  wire \cal_tmp[4]_carry__2_i_1_n_0 ;
  wire \cal_tmp[4]_carry__2_i_2_n_0 ;
  wire \cal_tmp[4]_carry__2_i_3_n_0 ;
  wire \cal_tmp[4]_carry__2_i_4_n_0 ;
  wire \cal_tmp[4]_carry__2_n_0 ;
  wire \cal_tmp[4]_carry__2_n_1 ;
  wire \cal_tmp[4]_carry__2_n_2 ;
  wire \cal_tmp[4]_carry__2_n_3 ;
  wire \cal_tmp[4]_carry__2_n_4 ;
  wire \cal_tmp[4]_carry__2_n_5 ;
  wire \cal_tmp[4]_carry__2_n_6 ;
  wire \cal_tmp[4]_carry__2_n_7 ;
  wire \cal_tmp[4]_carry__3_i_1_n_0 ;
  wire \cal_tmp[4]_carry_i_1_n_0 ;
  wire \cal_tmp[4]_carry_i_2_n_0 ;
  wire \cal_tmp[4]_carry_i_3_n_0 ;
  wire \cal_tmp[4]_carry_i_4_n_0 ;
  wire \cal_tmp[4]_carry_i_5_n_0 ;
  wire \cal_tmp[4]_carry_n_0 ;
  wire \cal_tmp[4]_carry_n_1 ;
  wire \cal_tmp[4]_carry_n_2 ;
  wire \cal_tmp[4]_carry_n_3 ;
  wire \cal_tmp[4]_carry_n_4 ;
  wire \cal_tmp[4]_carry_n_5 ;
  wire \cal_tmp[4]_carry_n_6 ;
  wire \cal_tmp[4]_carry_n_7 ;
  wire \cal_tmp[5]_carry__0_i_1_n_0 ;
  wire \cal_tmp[5]_carry__0_i_2_n_0 ;
  wire \cal_tmp[5]_carry__0_i_3_n_0 ;
  wire \cal_tmp[5]_carry__0_i_4_n_0 ;
  wire \cal_tmp[5]_carry__0_n_0 ;
  wire \cal_tmp[5]_carry__0_n_1 ;
  wire \cal_tmp[5]_carry__0_n_2 ;
  wire \cal_tmp[5]_carry__0_n_3 ;
  wire \cal_tmp[5]_carry__0_n_4 ;
  wire \cal_tmp[5]_carry__0_n_5 ;
  wire \cal_tmp[5]_carry__0_n_6 ;
  wire \cal_tmp[5]_carry__0_n_7 ;
  wire \cal_tmp[5]_carry__1_i_1_n_0 ;
  wire \cal_tmp[5]_carry__1_i_2_n_0 ;
  wire \cal_tmp[5]_carry__1_i_3_n_0 ;
  wire \cal_tmp[5]_carry__1_i_4_n_0 ;
  wire \cal_tmp[5]_carry__1_n_0 ;
  wire \cal_tmp[5]_carry__1_n_1 ;
  wire \cal_tmp[5]_carry__1_n_2 ;
  wire \cal_tmp[5]_carry__1_n_3 ;
  wire \cal_tmp[5]_carry__1_n_4 ;
  wire \cal_tmp[5]_carry__1_n_5 ;
  wire \cal_tmp[5]_carry__1_n_6 ;
  wire \cal_tmp[5]_carry__1_n_7 ;
  wire \cal_tmp[5]_carry__2_i_1_n_0 ;
  wire \cal_tmp[5]_carry__2_i_2_n_0 ;
  wire \cal_tmp[5]_carry__2_i_3_n_0 ;
  wire \cal_tmp[5]_carry__2_i_4_n_0 ;
  wire \cal_tmp[5]_carry__2_n_0 ;
  wire \cal_tmp[5]_carry__2_n_1 ;
  wire \cal_tmp[5]_carry__2_n_2 ;
  wire \cal_tmp[5]_carry__2_n_3 ;
  wire \cal_tmp[5]_carry__2_n_4 ;
  wire \cal_tmp[5]_carry__2_n_5 ;
  wire \cal_tmp[5]_carry__2_n_6 ;
  wire \cal_tmp[5]_carry__2_n_7 ;
  wire \cal_tmp[5]_carry__3_i_1_n_0 ;
  wire \cal_tmp[5]_carry_i_1_n_0 ;
  wire \cal_tmp[5]_carry_i_2_n_0 ;
  wire \cal_tmp[5]_carry_i_3_n_0 ;
  wire \cal_tmp[5]_carry_i_4_n_0 ;
  wire \cal_tmp[5]_carry_i_5_n_0 ;
  wire \cal_tmp[5]_carry_n_0 ;
  wire \cal_tmp[5]_carry_n_1 ;
  wire \cal_tmp[5]_carry_n_2 ;
  wire \cal_tmp[5]_carry_n_3 ;
  wire \cal_tmp[5]_carry_n_4 ;
  wire \cal_tmp[5]_carry_n_5 ;
  wire \cal_tmp[5]_carry_n_6 ;
  wire \cal_tmp[5]_carry_n_7 ;
  wire \cal_tmp[6]_carry__0_i_1_n_0 ;
  wire \cal_tmp[6]_carry__0_i_2_n_0 ;
  wire \cal_tmp[6]_carry__0_i_3_n_0 ;
  wire \cal_tmp[6]_carry__0_i_4_n_0 ;
  wire \cal_tmp[6]_carry__0_n_0 ;
  wire \cal_tmp[6]_carry__0_n_1 ;
  wire \cal_tmp[6]_carry__0_n_2 ;
  wire \cal_tmp[6]_carry__0_n_3 ;
  wire \cal_tmp[6]_carry__0_n_4 ;
  wire \cal_tmp[6]_carry__0_n_5 ;
  wire \cal_tmp[6]_carry__0_n_6 ;
  wire \cal_tmp[6]_carry__0_n_7 ;
  wire \cal_tmp[6]_carry__1_i_1_n_0 ;
  wire \cal_tmp[6]_carry__1_i_2_n_0 ;
  wire \cal_tmp[6]_carry__1_i_3_n_0 ;
  wire \cal_tmp[6]_carry__1_i_4_n_0 ;
  wire \cal_tmp[6]_carry__1_n_0 ;
  wire \cal_tmp[6]_carry__1_n_1 ;
  wire \cal_tmp[6]_carry__1_n_2 ;
  wire \cal_tmp[6]_carry__1_n_3 ;
  wire \cal_tmp[6]_carry__1_n_4 ;
  wire \cal_tmp[6]_carry__1_n_5 ;
  wire \cal_tmp[6]_carry__1_n_6 ;
  wire \cal_tmp[6]_carry__1_n_7 ;
  wire \cal_tmp[6]_carry__2_i_1_n_0 ;
  wire \cal_tmp[6]_carry__2_i_2_n_0 ;
  wire \cal_tmp[6]_carry__2_i_3_n_0 ;
  wire \cal_tmp[6]_carry__2_i_4_n_0 ;
  wire \cal_tmp[6]_carry__2_n_0 ;
  wire \cal_tmp[6]_carry__2_n_1 ;
  wire \cal_tmp[6]_carry__2_n_2 ;
  wire \cal_tmp[6]_carry__2_n_3 ;
  wire \cal_tmp[6]_carry__2_n_4 ;
  wire \cal_tmp[6]_carry__2_n_5 ;
  wire \cal_tmp[6]_carry__2_n_6 ;
  wire \cal_tmp[6]_carry__2_n_7 ;
  wire \cal_tmp[6]_carry__3_i_1_n_0 ;
  wire \cal_tmp[6]_carry_i_1_n_0 ;
  wire \cal_tmp[6]_carry_i_2_n_0 ;
  wire \cal_tmp[6]_carry_i_3_n_0 ;
  wire \cal_tmp[6]_carry_i_4_n_0 ;
  wire \cal_tmp[6]_carry_i_5_n_0 ;
  wire \cal_tmp[6]_carry_n_0 ;
  wire \cal_tmp[6]_carry_n_1 ;
  wire \cal_tmp[6]_carry_n_2 ;
  wire \cal_tmp[6]_carry_n_3 ;
  wire \cal_tmp[6]_carry_n_4 ;
  wire \cal_tmp[6]_carry_n_5 ;
  wire \cal_tmp[6]_carry_n_6 ;
  wire \cal_tmp[6]_carry_n_7 ;
  wire \cal_tmp[7]_carry__0_i_1_n_0 ;
  wire \cal_tmp[7]_carry__0_i_2_n_0 ;
  wire \cal_tmp[7]_carry__0_i_3_n_0 ;
  wire \cal_tmp[7]_carry__0_i_4_n_0 ;
  wire \cal_tmp[7]_carry__0_n_0 ;
  wire \cal_tmp[7]_carry__0_n_1 ;
  wire \cal_tmp[7]_carry__0_n_2 ;
  wire \cal_tmp[7]_carry__0_n_3 ;
  wire \cal_tmp[7]_carry__0_n_4 ;
  wire \cal_tmp[7]_carry__0_n_5 ;
  wire \cal_tmp[7]_carry__0_n_6 ;
  wire \cal_tmp[7]_carry__0_n_7 ;
  wire \cal_tmp[7]_carry__1_i_1_n_0 ;
  wire \cal_tmp[7]_carry__1_i_2_n_0 ;
  wire \cal_tmp[7]_carry__1_i_3_n_0 ;
  wire \cal_tmp[7]_carry__1_i_4_n_0 ;
  wire \cal_tmp[7]_carry__1_n_0 ;
  wire \cal_tmp[7]_carry__1_n_1 ;
  wire \cal_tmp[7]_carry__1_n_2 ;
  wire \cal_tmp[7]_carry__1_n_3 ;
  wire \cal_tmp[7]_carry__1_n_4 ;
  wire \cal_tmp[7]_carry__1_n_5 ;
  wire \cal_tmp[7]_carry__1_n_6 ;
  wire \cal_tmp[7]_carry__1_n_7 ;
  wire \cal_tmp[7]_carry__2_i_1_n_0 ;
  wire \cal_tmp[7]_carry__2_i_2_n_0 ;
  wire \cal_tmp[7]_carry__2_i_3_n_0 ;
  wire \cal_tmp[7]_carry__2_i_4_n_0 ;
  wire \cal_tmp[7]_carry__2_n_0 ;
  wire \cal_tmp[7]_carry__2_n_1 ;
  wire \cal_tmp[7]_carry__2_n_2 ;
  wire \cal_tmp[7]_carry__2_n_3 ;
  wire \cal_tmp[7]_carry__2_n_4 ;
  wire \cal_tmp[7]_carry__2_n_5 ;
  wire \cal_tmp[7]_carry__2_n_6 ;
  wire \cal_tmp[7]_carry__2_n_7 ;
  wire \cal_tmp[7]_carry__3_i_1_n_0 ;
  wire \cal_tmp[7]_carry_i_1_n_0 ;
  wire \cal_tmp[7]_carry_i_2_n_0 ;
  wire \cal_tmp[7]_carry_i_3_n_0 ;
  wire \cal_tmp[7]_carry_i_4_n_0 ;
  wire \cal_tmp[7]_carry_i_5_n_0 ;
  wire \cal_tmp[7]_carry_n_0 ;
  wire \cal_tmp[7]_carry_n_1 ;
  wire \cal_tmp[7]_carry_n_2 ;
  wire \cal_tmp[7]_carry_n_3 ;
  wire \cal_tmp[7]_carry_n_4 ;
  wire \cal_tmp[7]_carry_n_5 ;
  wire \cal_tmp[7]_carry_n_6 ;
  wire \cal_tmp[7]_carry_n_7 ;
  wire \cal_tmp[8]_carry__0_i_1_n_0 ;
  wire \cal_tmp[8]_carry__0_i_2_n_0 ;
  wire \cal_tmp[8]_carry__0_i_3_n_0 ;
  wire \cal_tmp[8]_carry__0_i_4_n_0 ;
  wire \cal_tmp[8]_carry__0_n_0 ;
  wire \cal_tmp[8]_carry__0_n_1 ;
  wire \cal_tmp[8]_carry__0_n_2 ;
  wire \cal_tmp[8]_carry__0_n_3 ;
  wire \cal_tmp[8]_carry__0_n_4 ;
  wire \cal_tmp[8]_carry__0_n_5 ;
  wire \cal_tmp[8]_carry__0_n_6 ;
  wire \cal_tmp[8]_carry__0_n_7 ;
  wire \cal_tmp[8]_carry__1_i_1_n_0 ;
  wire \cal_tmp[8]_carry__1_i_2_n_0 ;
  wire \cal_tmp[8]_carry__1_i_3_n_0 ;
  wire \cal_tmp[8]_carry__1_i_4_n_0 ;
  wire \cal_tmp[8]_carry__1_n_0 ;
  wire \cal_tmp[8]_carry__1_n_1 ;
  wire \cal_tmp[8]_carry__1_n_2 ;
  wire \cal_tmp[8]_carry__1_n_3 ;
  wire \cal_tmp[8]_carry__1_n_4 ;
  wire \cal_tmp[8]_carry__1_n_5 ;
  wire \cal_tmp[8]_carry__1_n_6 ;
  wire \cal_tmp[8]_carry__1_n_7 ;
  wire \cal_tmp[8]_carry__2_i_1_n_0 ;
  wire \cal_tmp[8]_carry__2_i_2_n_0 ;
  wire \cal_tmp[8]_carry__2_i_3_n_0 ;
  wire \cal_tmp[8]_carry__2_i_4_n_0 ;
  wire \cal_tmp[8]_carry__2_n_0 ;
  wire \cal_tmp[8]_carry__2_n_1 ;
  wire \cal_tmp[8]_carry__2_n_2 ;
  wire \cal_tmp[8]_carry__2_n_3 ;
  wire \cal_tmp[8]_carry__2_n_4 ;
  wire \cal_tmp[8]_carry__2_n_5 ;
  wire \cal_tmp[8]_carry__2_n_6 ;
  wire \cal_tmp[8]_carry__2_n_7 ;
  wire \cal_tmp[8]_carry__3_i_1_n_0 ;
  wire \cal_tmp[8]_carry_i_1_n_0 ;
  wire \cal_tmp[8]_carry_i_2_n_0 ;
  wire \cal_tmp[8]_carry_i_3_n_0 ;
  wire \cal_tmp[8]_carry_i_4_n_0 ;
  wire \cal_tmp[8]_carry_i_5_n_0 ;
  wire \cal_tmp[8]_carry_n_0 ;
  wire \cal_tmp[8]_carry_n_1 ;
  wire \cal_tmp[8]_carry_n_2 ;
  wire \cal_tmp[8]_carry_n_3 ;
  wire \cal_tmp[8]_carry_n_4 ;
  wire \cal_tmp[8]_carry_n_5 ;
  wire \cal_tmp[8]_carry_n_6 ;
  wire \cal_tmp[8]_carry_n_7 ;
  wire \cal_tmp[9]_carry__0_i_1_n_0 ;
  wire \cal_tmp[9]_carry__0_i_2_n_0 ;
  wire \cal_tmp[9]_carry__0_i_3_n_0 ;
  wire \cal_tmp[9]_carry__0_i_4_n_0 ;
  wire \cal_tmp[9]_carry__0_n_0 ;
  wire \cal_tmp[9]_carry__0_n_1 ;
  wire \cal_tmp[9]_carry__0_n_2 ;
  wire \cal_tmp[9]_carry__0_n_3 ;
  wire \cal_tmp[9]_carry__0_n_4 ;
  wire \cal_tmp[9]_carry__0_n_5 ;
  wire \cal_tmp[9]_carry__0_n_6 ;
  wire \cal_tmp[9]_carry__0_n_7 ;
  wire \cal_tmp[9]_carry__1_i_1_n_0 ;
  wire \cal_tmp[9]_carry__1_i_2_n_0 ;
  wire \cal_tmp[9]_carry__1_i_3_n_0 ;
  wire \cal_tmp[9]_carry__1_i_4_n_0 ;
  wire \cal_tmp[9]_carry__1_n_0 ;
  wire \cal_tmp[9]_carry__1_n_1 ;
  wire \cal_tmp[9]_carry__1_n_2 ;
  wire \cal_tmp[9]_carry__1_n_3 ;
  wire \cal_tmp[9]_carry__1_n_4 ;
  wire \cal_tmp[9]_carry__1_n_5 ;
  wire \cal_tmp[9]_carry__1_n_6 ;
  wire \cal_tmp[9]_carry__1_n_7 ;
  wire \cal_tmp[9]_carry__2_i_1_n_0 ;
  wire \cal_tmp[9]_carry__2_i_2_n_0 ;
  wire \cal_tmp[9]_carry__2_i_3_n_0 ;
  wire \cal_tmp[9]_carry__2_i_4_n_0 ;
  wire \cal_tmp[9]_carry__2_n_0 ;
  wire \cal_tmp[9]_carry__2_n_1 ;
  wire \cal_tmp[9]_carry__2_n_2 ;
  wire \cal_tmp[9]_carry__2_n_3 ;
  wire \cal_tmp[9]_carry__2_n_4 ;
  wire \cal_tmp[9]_carry__2_n_5 ;
  wire \cal_tmp[9]_carry__2_n_6 ;
  wire \cal_tmp[9]_carry__2_n_7 ;
  wire \cal_tmp[9]_carry__3_i_1_n_0 ;
  wire \cal_tmp[9]_carry_i_1_n_0 ;
  wire \cal_tmp[9]_carry_i_2_n_0 ;
  wire \cal_tmp[9]_carry_i_3_n_0 ;
  wire \cal_tmp[9]_carry_i_4_n_0 ;
  wire \cal_tmp[9]_carry_i_5_n_0 ;
  wire \cal_tmp[9]_carry_n_0 ;
  wire \cal_tmp[9]_carry_n_1 ;
  wire \cal_tmp[9]_carry_n_2 ;
  wire \cal_tmp[9]_carry_n_3 ;
  wire \cal_tmp[9]_carry_n_4 ;
  wire \cal_tmp[9]_carry_n_5 ;
  wire \cal_tmp[9]_carry_n_6 ;
  wire \cal_tmp[9]_carry_n_7 ;
  wire [15:0]\divisor_tmp_reg[0][15]_0 ;
  wire [15:0]\divisor_tmp_reg[0][15]_1 ;
  wire [15:0]\loop[0].divisor_tmp_reg[1]_2 ;
  wire \loop[0].remd_tmp[1][15]_i_1_n_0 ;
  wire \loop[0].remd_tmp_reg[1][0]_0 ;
  wire [3:0]\loop[0].remd_tmp_reg[1][12]_0 ;
  wire \loop[0].remd_tmp_reg[1][12]_i_1_n_0 ;
  wire \loop[0].remd_tmp_reg[1][12]_i_1_n_1 ;
  wire \loop[0].remd_tmp_reg[1][12]_i_1_n_2 ;
  wire \loop[0].remd_tmp_reg[1][12]_i_1_n_3 ;
  wire \loop[0].remd_tmp_reg[1][12]_i_1_n_4 ;
  wire \loop[0].remd_tmp_reg[1][12]_i_1_n_5 ;
  wire \loop[0].remd_tmp_reg[1][12]_i_1_n_6 ;
  wire \loop[0].remd_tmp_reg[1][12]_i_1_n_7 ;
  wire [2:0]\loop[0].remd_tmp_reg[1][15]_0 ;
  wire \loop[0].remd_tmp_reg[1][15]_i_2_n_2 ;
  wire \loop[0].remd_tmp_reg[1][15]_i_2_n_3 ;
  wire \loop[0].remd_tmp_reg[1][15]_i_2_n_5 ;
  wire \loop[0].remd_tmp_reg[1][15]_i_2_n_6 ;
  wire \loop[0].remd_tmp_reg[1][15]_i_2_n_7 ;
  wire \loop[0].remd_tmp_reg[1][4]_0 ;
  wire \loop[0].remd_tmp_reg[1][4]_i_1_n_0 ;
  wire \loop[0].remd_tmp_reg[1][4]_i_1_n_1 ;
  wire \loop[0].remd_tmp_reg[1][4]_i_1_n_2 ;
  wire \loop[0].remd_tmp_reg[1][4]_i_1_n_3 ;
  wire \loop[0].remd_tmp_reg[1][4]_i_1_n_4 ;
  wire \loop[0].remd_tmp_reg[1][4]_i_1_n_5 ;
  wire \loop[0].remd_tmp_reg[1][4]_i_1_n_6 ;
  wire \loop[0].remd_tmp_reg[1][4]_i_1_n_7 ;
  wire [3:0]\loop[0].remd_tmp_reg[1][8]_0 ;
  wire \loop[0].remd_tmp_reg[1][8]_i_1_n_0 ;
  wire \loop[0].remd_tmp_reg[1][8]_i_1_n_1 ;
  wire \loop[0].remd_tmp_reg[1][8]_i_1_n_2 ;
  wire \loop[0].remd_tmp_reg[1][8]_i_1_n_3 ;
  wire \loop[0].remd_tmp_reg[1][8]_i_1_n_4 ;
  wire \loop[0].remd_tmp_reg[1][8]_i_1_n_5 ;
  wire \loop[0].remd_tmp_reg[1][8]_i_1_n_6 ;
  wire \loop[0].remd_tmp_reg[1][8]_i_1_n_7 ;
  wire [15:0]\loop[0].remd_tmp_reg[1]_3 ;
  wire [15:0]\loop[10].divisor_tmp_reg[11]_22 ;
  wire \loop[10].remd_tmp[11][0]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][10]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][11]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][12]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][13]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][14]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][15]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][16]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][1]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][2]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][3]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][4]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][5]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][6]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][7]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][8]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][9]_i_1_n_0 ;
  wire [0:0]\loop[10].remd_tmp_reg[11][16]_0 ;
  wire [16:0]\loop[10].remd_tmp_reg[11]_23 ;
  wire [15:0]\loop[11].divisor_tmp_reg[12]_24 ;
  wire \loop[11].remd_tmp[12][0]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][10]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][11]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][12]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][13]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][14]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][15]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][16]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][1]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][2]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][3]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][4]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][5]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][6]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][7]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][8]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][9]_i_1_n_0 ;
  wire [0:0]\loop[11].remd_tmp_reg[12][16]_0 ;
  wire [16:0]\loop[11].remd_tmp_reg[12]_25 ;
  wire [15:0]\loop[12].divisor_tmp_reg[13]_26 ;
  wire \loop[12].remd_tmp[13][0]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][10]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][11]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][12]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][13]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][14]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][15]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][16]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][1]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][2]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][3]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][4]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][5]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][6]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][7]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][8]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][9]_i_1_n_0 ;
  wire [0:0]\loop[12].remd_tmp_reg[13][16]_0 ;
  wire [16:0]\loop[12].remd_tmp_reg[13]_27 ;
  wire [15:0]\loop[13].divisor_tmp_reg[14]_28 ;
  wire \loop[13].remd_tmp[14][0]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][10]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][11]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][12]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][13]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][14]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][15]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][16]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][1]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][2]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][3]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][4]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][5]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][6]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][7]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][8]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][9]_i_1_n_0 ;
  wire [0:0]\loop[13].remd_tmp_reg[14][16]_0 ;
  wire [16:0]\loop[13].remd_tmp_reg[14]_29 ;
  wire [15:0]\loop[14].divisor_tmp_reg[15]_30 ;
  wire \loop[14].remd_tmp[15][0]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][10]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][11]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][12]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][13]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][14]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][15]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][16]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][1]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][2]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][3]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][4]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][5]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][6]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][7]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][8]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][9]_i_1_n_0 ;
  wire [0:0]\loop[14].remd_tmp_reg[15][16]_0 ;
  wire [16:0]\loop[14].remd_tmp_reg[15]_31 ;
  wire [15:0]\loop[15].divisor_tmp_reg[16]_32 ;
  wire \loop[15].remd_tmp[16][0]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][10]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][11]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][12]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][13]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][14]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][15]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][16]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][1]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][2]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][3]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][4]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][5]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][6]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][7]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][8]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][9]_i_1_n_0 ;
  wire [0:0]\loop[15].remd_tmp_reg[16][16]_0 ;
  wire [16:0]\loop[15].remd_tmp_reg[16]_33 ;
  wire [15:0]\loop[16].divisor_tmp_reg[17]_34 ;
  wire \loop[16].remd_tmp[17][0]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][10]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][11]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][12]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][13]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][14]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][15]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][16]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][1]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][2]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][3]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][4]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][5]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][6]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][7]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][8]_i_1_n_0 ;
  wire \loop[16].remd_tmp[17][9]_i_1_n_0 ;
  wire [16:0]\loop[16].remd_tmp_reg[17]_35 ;
  wire [0:0]\loop[17].dividend_tmp_reg[18]_0 ;
  wire [15:0]\loop[1].divisor_tmp_reg[2]_4 ;
  wire \loop[1].remd_tmp[2][0]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][10]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][11]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][12]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][13]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][14]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][15]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][16]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][1]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][2]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][3]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][4]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][5]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][6]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][7]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][8]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][9]_i_1_n_0 ;
  wire \loop[1].remd_tmp_reg[2][0]_0 ;
  wire [16:0]\loop[1].remd_tmp_reg[2]_5 ;
  wire [15:0]\loop[2].divisor_tmp_reg[3]_6 ;
  wire \loop[2].remd_tmp[3][0]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][10]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][11]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][12]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][13]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][14]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][15]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][16]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][1]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][2]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][3]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][4]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][5]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][6]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][7]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][8]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][9]_i_1_n_0 ;
  wire [16:0]\loop[2].remd_tmp_reg[3]_7 ;
  wire [15:0]\loop[3].divisor_tmp_reg[4]_8 ;
  wire \loop[3].remd_tmp[4][0]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][10]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][11]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][12]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][13]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][14]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][15]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][16]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][1]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][2]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][3]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][4]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][5]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][6]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][7]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][8]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][9]_i_1_n_0 ;
  wire [0:0]\loop[3].remd_tmp_reg[4][16]_0 ;
  wire [16:0]\loop[3].remd_tmp_reg[4]_9 ;
  wire [15:0]\loop[4].divisor_tmp_reg[5]_10 ;
  wire \loop[4].remd_tmp[5][0]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][10]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][11]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][12]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][13]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][14]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][15]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][16]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][1]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][2]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][3]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][4]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][5]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][6]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][7]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][8]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][9]_i_1_n_0 ;
  wire [0:0]\loop[4].remd_tmp_reg[5][16]_0 ;
  wire [16:0]\loop[4].remd_tmp_reg[5]_11 ;
  wire [15:0]\loop[5].divisor_tmp_reg[6]_12 ;
  wire \loop[5].remd_tmp[6][0]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][10]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][11]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][12]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][13]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][14]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][15]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][16]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][1]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][2]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][3]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][4]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][5]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][6]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][7]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][8]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][9]_i_1_n_0 ;
  wire [0:0]\loop[5].remd_tmp_reg[6][16]_0 ;
  wire [16:0]\loop[5].remd_tmp_reg[6]_13 ;
  wire [15:0]\loop[6].divisor_tmp_reg[7]_14 ;
  wire \loop[6].remd_tmp[7][0]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][10]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][11]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][12]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][13]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][14]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][15]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][16]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][1]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][2]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][3]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][4]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][5]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][6]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][7]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][8]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][9]_i_1_n_0 ;
  wire [0:0]\loop[6].remd_tmp_reg[7][16]_0 ;
  wire [16:0]\loop[6].remd_tmp_reg[7]_15 ;
  wire [15:0]\loop[7].divisor_tmp_reg[8]_16 ;
  wire \loop[7].remd_tmp[8][0]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][10]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][11]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][12]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][13]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][14]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][15]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][16]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][1]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][2]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][3]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][4]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][5]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][6]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][7]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][8]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][9]_i_1_n_0 ;
  wire [0:0]\loop[7].remd_tmp_reg[8][16]_0 ;
  wire [16:0]\loop[7].remd_tmp_reg[8]_17 ;
  wire [15:0]\loop[8].divisor_tmp_reg[9]_18 ;
  wire \loop[8].remd_tmp[9][0]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][10]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][11]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][12]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][13]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][14]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][15]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][16]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][1]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][2]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][3]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][4]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][5]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][6]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][7]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][8]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][9]_i_1_n_0 ;
  wire [0:0]\loop[8].remd_tmp_reg[9][16]_0 ;
  wire [16:0]\loop[8].remd_tmp_reg[9]_19 ;
  wire [15:0]\loop[9].divisor_tmp_reg[10]_20 ;
  wire \loop[9].remd_tmp[10][0]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][10]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][11]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][12]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][13]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][14]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][15]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][16]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][1]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][2]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][3]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][4]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][5]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][6]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][7]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][8]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][9]_i_1_n_0 ;
  wire [0:0]\loop[9].remd_tmp_reg[10][16]_0 ;
  wire [16:0]\loop[9].remd_tmp_reg[10]_21 ;
  wire [0:0]p_2_out;
  wire [3:1]\NLW_cal_tmp[10]_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[10]_carry__3_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[11]_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[11]_carry__3_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[12]_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[12]_carry__3_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[13]_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[13]_carry__3_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[14]_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[14]_carry__3_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[15]_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[15]_carry__3_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[16]_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[16]_carry__3_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[17]_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[17]_carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[17]_carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[17]_carry__2_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[17]_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[17]_carry__3_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[1]_carry__3_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[1]_carry__3_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[2]_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[2]_carry__3_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[3]_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[3]_carry__3_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[4]_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[4]_carry__3_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[5]_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[5]_carry__3_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[6]_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[6]_carry__3_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[7]_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[7]_carry__3_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[8]_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[8]_carry__3_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[9]_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[9]_carry__3_O_UNCONNECTED ;
  wire [2:2]\NLW_loop[0].remd_tmp_reg[1][15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_loop[0].remd_tmp_reg[1][15]_i_2_O_UNCONNECTED ;
  wire \NLW_loop[17].dividend_tmp_reg[18][16]_srl17_Q31_UNCONNECTED ;
  wire \NLW_loop[17].dividend_tmp_reg[18][17]_srl18_Q31_UNCONNECTED ;

  CARRY4 \cal_tmp[10]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[10]_carry_n_0 ,\cal_tmp[10]_carry_n_1 ,\cal_tmp[10]_carry_n_2 ,\cal_tmp[10]_carry_n_3 }),
        .CYINIT(\cal_tmp[10]_carry_i_1_n_0 ),
        .DI(\loop[9].remd_tmp_reg[10]_21 [3:0]),
        .O({\cal_tmp[10]_carry_n_4 ,\cal_tmp[10]_carry_n_5 ,\cal_tmp[10]_carry_n_6 ,\cal_tmp[10]_carry_n_7 }),
        .S({\cal_tmp[10]_carry_i_2_n_0 ,\cal_tmp[10]_carry_i_3_n_0 ,\cal_tmp[10]_carry_i_4_n_0 ,\cal_tmp[10]_carry_i_5_n_0 }));
  CARRY4 \cal_tmp[10]_carry__0 
       (.CI(\cal_tmp[10]_carry_n_0 ),
        .CO({\cal_tmp[10]_carry__0_n_0 ,\cal_tmp[10]_carry__0_n_1 ,\cal_tmp[10]_carry__0_n_2 ,\cal_tmp[10]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[9].remd_tmp_reg[10]_21 [7:4]),
        .O({\cal_tmp[10]_carry__0_n_4 ,\cal_tmp[10]_carry__0_n_5 ,\cal_tmp[10]_carry__0_n_6 ,\cal_tmp[10]_carry__0_n_7 }),
        .S({\cal_tmp[10]_carry__0_i_1_n_0 ,\cal_tmp[10]_carry__0_i_2_n_0 ,\cal_tmp[10]_carry__0_i_3_n_0 ,\cal_tmp[10]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__0_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [7]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [8]),
        .O(\cal_tmp[10]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__0_i_2 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [6]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [7]),
        .O(\cal_tmp[10]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__0_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [5]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [6]),
        .O(\cal_tmp[10]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__0_i_4 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [4]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [5]),
        .O(\cal_tmp[10]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[10]_carry__1 
       (.CI(\cal_tmp[10]_carry__0_n_0 ),
        .CO({\cal_tmp[10]_carry__1_n_0 ,\cal_tmp[10]_carry__1_n_1 ,\cal_tmp[10]_carry__1_n_2 ,\cal_tmp[10]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[9].remd_tmp_reg[10]_21 [11:8]),
        .O({\cal_tmp[10]_carry__1_n_4 ,\cal_tmp[10]_carry__1_n_5 ,\cal_tmp[10]_carry__1_n_6 ,\cal_tmp[10]_carry__1_n_7 }),
        .S({\cal_tmp[10]_carry__1_i_1_n_0 ,\cal_tmp[10]_carry__1_i_2_n_0 ,\cal_tmp[10]_carry__1_i_3_n_0 ,\cal_tmp[10]_carry__1_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__1_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [11]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [12]),
        .O(\cal_tmp[10]_carry__1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__1_i_2 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [10]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [11]),
        .O(\cal_tmp[10]_carry__1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__1_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [9]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [10]),
        .O(\cal_tmp[10]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__1_i_4 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [8]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [9]),
        .O(\cal_tmp[10]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[10]_carry__2 
       (.CI(\cal_tmp[10]_carry__1_n_0 ),
        .CO({\cal_tmp[10]_carry__2_n_0 ,\cal_tmp[10]_carry__2_n_1 ,\cal_tmp[10]_carry__2_n_2 ,\cal_tmp[10]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[9].remd_tmp_reg[10]_21 [15:12]),
        .O({\cal_tmp[10]_carry__2_n_4 ,\cal_tmp[10]_carry__2_n_5 ,\cal_tmp[10]_carry__2_n_6 ,\cal_tmp[10]_carry__2_n_7 }),
        .S({\cal_tmp[10]_carry__2_i_1_n_0 ,\cal_tmp[10]_carry__2_i_2_n_0 ,\cal_tmp[10]_carry__2_i_3_n_0 ,\cal_tmp[10]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__2_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [15]),
        .O(\cal_tmp[10]_carry__2_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__2_i_2 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [14]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [15]),
        .O(\cal_tmp[10]_carry__2_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__2_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [13]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [14]),
        .O(\cal_tmp[10]_carry__2_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__2_i_4 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [12]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [13]),
        .O(\cal_tmp[10]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[10]_carry__3 
       (.CI(\cal_tmp[10]_carry__2_n_0 ),
        .CO({\NLW_cal_tmp[10]_carry__3_CO_UNCONNECTED [3:1],\loop[9].remd_tmp_reg[10][16]_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[9].remd_tmp_reg[10]_21 [16]}),
        .O(\NLW_cal_tmp[10]_carry__3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cal_tmp[10]_carry__3_i_1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__3_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [16]),
        .O(\cal_tmp[10]_carry__3_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry_i_1 
       (.I0(\loop[9].divisor_tmp_reg[10]_20 [0]),
        .O(\cal_tmp[10]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry_i_2 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [3]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [4]),
        .O(\cal_tmp[10]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [2]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [3]),
        .O(\cal_tmp[10]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry_i_4 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [1]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [2]),
        .O(\cal_tmp[10]_carry_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry_i_5 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [0]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [1]),
        .O(\cal_tmp[10]_carry_i_5_n_0 ));
  CARRY4 \cal_tmp[11]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[11]_carry_n_0 ,\cal_tmp[11]_carry_n_1 ,\cal_tmp[11]_carry_n_2 ,\cal_tmp[11]_carry_n_3 }),
        .CYINIT(\cal_tmp[11]_carry_i_1_n_0 ),
        .DI(\loop[10].remd_tmp_reg[11]_23 [3:0]),
        .O({\cal_tmp[11]_carry_n_4 ,\cal_tmp[11]_carry_n_5 ,\cal_tmp[11]_carry_n_6 ,\cal_tmp[11]_carry_n_7 }),
        .S({\cal_tmp[11]_carry_i_2_n_0 ,\cal_tmp[11]_carry_i_3_n_0 ,\cal_tmp[11]_carry_i_4_n_0 ,\cal_tmp[11]_carry_i_5_n_0 }));
  CARRY4 \cal_tmp[11]_carry__0 
       (.CI(\cal_tmp[11]_carry_n_0 ),
        .CO({\cal_tmp[11]_carry__0_n_0 ,\cal_tmp[11]_carry__0_n_1 ,\cal_tmp[11]_carry__0_n_2 ,\cal_tmp[11]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[10].remd_tmp_reg[11]_23 [7:4]),
        .O({\cal_tmp[11]_carry__0_n_4 ,\cal_tmp[11]_carry__0_n_5 ,\cal_tmp[11]_carry__0_n_6 ,\cal_tmp[11]_carry__0_n_7 }),
        .S({\cal_tmp[11]_carry__0_i_1_n_0 ,\cal_tmp[11]_carry__0_i_2_n_0 ,\cal_tmp[11]_carry__0_i_3_n_0 ,\cal_tmp[11]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__0_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [7]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [8]),
        .O(\cal_tmp[11]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__0_i_2 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [6]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [7]),
        .O(\cal_tmp[11]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__0_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [5]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [6]),
        .O(\cal_tmp[11]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__0_i_4 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [4]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [5]),
        .O(\cal_tmp[11]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[11]_carry__1 
       (.CI(\cal_tmp[11]_carry__0_n_0 ),
        .CO({\cal_tmp[11]_carry__1_n_0 ,\cal_tmp[11]_carry__1_n_1 ,\cal_tmp[11]_carry__1_n_2 ,\cal_tmp[11]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[10].remd_tmp_reg[11]_23 [11:8]),
        .O({\cal_tmp[11]_carry__1_n_4 ,\cal_tmp[11]_carry__1_n_5 ,\cal_tmp[11]_carry__1_n_6 ,\cal_tmp[11]_carry__1_n_7 }),
        .S({\cal_tmp[11]_carry__1_i_1_n_0 ,\cal_tmp[11]_carry__1_i_2_n_0 ,\cal_tmp[11]_carry__1_i_3_n_0 ,\cal_tmp[11]_carry__1_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__1_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [11]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [12]),
        .O(\cal_tmp[11]_carry__1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__1_i_2 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [10]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [11]),
        .O(\cal_tmp[11]_carry__1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__1_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [9]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [10]),
        .O(\cal_tmp[11]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__1_i_4 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [8]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [9]),
        .O(\cal_tmp[11]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[11]_carry__2 
       (.CI(\cal_tmp[11]_carry__1_n_0 ),
        .CO({\cal_tmp[11]_carry__2_n_0 ,\cal_tmp[11]_carry__2_n_1 ,\cal_tmp[11]_carry__2_n_2 ,\cal_tmp[11]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[10].remd_tmp_reg[11]_23 [15:12]),
        .O({\cal_tmp[11]_carry__2_n_4 ,\cal_tmp[11]_carry__2_n_5 ,\cal_tmp[11]_carry__2_n_6 ,\cal_tmp[11]_carry__2_n_7 }),
        .S({\cal_tmp[11]_carry__2_i_1_n_0 ,\cal_tmp[11]_carry__2_i_2_n_0 ,\cal_tmp[11]_carry__2_i_3_n_0 ,\cal_tmp[11]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__2_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [15]),
        .O(\cal_tmp[11]_carry__2_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__2_i_2 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [14]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [15]),
        .O(\cal_tmp[11]_carry__2_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__2_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [13]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [14]),
        .O(\cal_tmp[11]_carry__2_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__2_i_4 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [12]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [13]),
        .O(\cal_tmp[11]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[11]_carry__3 
       (.CI(\cal_tmp[11]_carry__2_n_0 ),
        .CO({\NLW_cal_tmp[11]_carry__3_CO_UNCONNECTED [3:1],\loop[10].remd_tmp_reg[11][16]_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[10].remd_tmp_reg[11]_23 [16]}),
        .O(\NLW_cal_tmp[11]_carry__3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cal_tmp[11]_carry__3_i_1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__3_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [16]),
        .O(\cal_tmp[11]_carry__3_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry_i_1 
       (.I0(\loop[10].divisor_tmp_reg[11]_22 [0]),
        .O(\cal_tmp[11]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry_i_2 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [3]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [4]),
        .O(\cal_tmp[11]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [2]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [3]),
        .O(\cal_tmp[11]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry_i_4 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [1]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [2]),
        .O(\cal_tmp[11]_carry_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry_i_5 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [0]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [1]),
        .O(\cal_tmp[11]_carry_i_5_n_0 ));
  CARRY4 \cal_tmp[12]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[12]_carry_n_0 ,\cal_tmp[12]_carry_n_1 ,\cal_tmp[12]_carry_n_2 ,\cal_tmp[12]_carry_n_3 }),
        .CYINIT(\cal_tmp[12]_carry_i_1_n_0 ),
        .DI(\loop[11].remd_tmp_reg[12]_25 [3:0]),
        .O({\cal_tmp[12]_carry_n_4 ,\cal_tmp[12]_carry_n_5 ,\cal_tmp[12]_carry_n_6 ,\cal_tmp[12]_carry_n_7 }),
        .S({\cal_tmp[12]_carry_i_2_n_0 ,\cal_tmp[12]_carry_i_3_n_0 ,\cal_tmp[12]_carry_i_4_n_0 ,\cal_tmp[12]_carry_i_5_n_0 }));
  CARRY4 \cal_tmp[12]_carry__0 
       (.CI(\cal_tmp[12]_carry_n_0 ),
        .CO({\cal_tmp[12]_carry__0_n_0 ,\cal_tmp[12]_carry__0_n_1 ,\cal_tmp[12]_carry__0_n_2 ,\cal_tmp[12]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[11].remd_tmp_reg[12]_25 [7:4]),
        .O({\cal_tmp[12]_carry__0_n_4 ,\cal_tmp[12]_carry__0_n_5 ,\cal_tmp[12]_carry__0_n_6 ,\cal_tmp[12]_carry__0_n_7 }),
        .S({\cal_tmp[12]_carry__0_i_1_n_0 ,\cal_tmp[12]_carry__0_i_2_n_0 ,\cal_tmp[12]_carry__0_i_3_n_0 ,\cal_tmp[12]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__0_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [7]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [8]),
        .O(\cal_tmp[12]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__0_i_2 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [6]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [7]),
        .O(\cal_tmp[12]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__0_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [5]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [6]),
        .O(\cal_tmp[12]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__0_i_4 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [4]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [5]),
        .O(\cal_tmp[12]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[12]_carry__1 
       (.CI(\cal_tmp[12]_carry__0_n_0 ),
        .CO({\cal_tmp[12]_carry__1_n_0 ,\cal_tmp[12]_carry__1_n_1 ,\cal_tmp[12]_carry__1_n_2 ,\cal_tmp[12]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[11].remd_tmp_reg[12]_25 [11:8]),
        .O({\cal_tmp[12]_carry__1_n_4 ,\cal_tmp[12]_carry__1_n_5 ,\cal_tmp[12]_carry__1_n_6 ,\cal_tmp[12]_carry__1_n_7 }),
        .S({\cal_tmp[12]_carry__1_i_1_n_0 ,\cal_tmp[12]_carry__1_i_2_n_0 ,\cal_tmp[12]_carry__1_i_3_n_0 ,\cal_tmp[12]_carry__1_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__1_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [11]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [12]),
        .O(\cal_tmp[12]_carry__1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__1_i_2 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [10]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [11]),
        .O(\cal_tmp[12]_carry__1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__1_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [9]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [10]),
        .O(\cal_tmp[12]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__1_i_4 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [8]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [9]),
        .O(\cal_tmp[12]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[12]_carry__2 
       (.CI(\cal_tmp[12]_carry__1_n_0 ),
        .CO({\cal_tmp[12]_carry__2_n_0 ,\cal_tmp[12]_carry__2_n_1 ,\cal_tmp[12]_carry__2_n_2 ,\cal_tmp[12]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[11].remd_tmp_reg[12]_25 [15:12]),
        .O({\cal_tmp[12]_carry__2_n_4 ,\cal_tmp[12]_carry__2_n_5 ,\cal_tmp[12]_carry__2_n_6 ,\cal_tmp[12]_carry__2_n_7 }),
        .S({\cal_tmp[12]_carry__2_i_1_n_0 ,\cal_tmp[12]_carry__2_i_2_n_0 ,\cal_tmp[12]_carry__2_i_3_n_0 ,\cal_tmp[12]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__2_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [15]),
        .O(\cal_tmp[12]_carry__2_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__2_i_2 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [14]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [15]),
        .O(\cal_tmp[12]_carry__2_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__2_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [13]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [14]),
        .O(\cal_tmp[12]_carry__2_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__2_i_4 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [12]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [13]),
        .O(\cal_tmp[12]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[12]_carry__3 
       (.CI(\cal_tmp[12]_carry__2_n_0 ),
        .CO({\NLW_cal_tmp[12]_carry__3_CO_UNCONNECTED [3:1],\loop[11].remd_tmp_reg[12][16]_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[11].remd_tmp_reg[12]_25 [16]}),
        .O(\NLW_cal_tmp[12]_carry__3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cal_tmp[12]_carry__3_i_1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__3_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [16]),
        .O(\cal_tmp[12]_carry__3_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry_i_1 
       (.I0(\loop[11].divisor_tmp_reg[12]_24 [0]),
        .O(\cal_tmp[12]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry_i_2 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [3]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [4]),
        .O(\cal_tmp[12]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [2]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [3]),
        .O(\cal_tmp[12]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry_i_4 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [1]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [2]),
        .O(\cal_tmp[12]_carry_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry_i_5 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [0]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [1]),
        .O(\cal_tmp[12]_carry_i_5_n_0 ));
  CARRY4 \cal_tmp[13]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[13]_carry_n_0 ,\cal_tmp[13]_carry_n_1 ,\cal_tmp[13]_carry_n_2 ,\cal_tmp[13]_carry_n_3 }),
        .CYINIT(\cal_tmp[13]_carry_i_1_n_0 ),
        .DI(\loop[12].remd_tmp_reg[13]_27 [3:0]),
        .O({\cal_tmp[13]_carry_n_4 ,\cal_tmp[13]_carry_n_5 ,\cal_tmp[13]_carry_n_6 ,\cal_tmp[13]_carry_n_7 }),
        .S({\cal_tmp[13]_carry_i_2_n_0 ,\cal_tmp[13]_carry_i_3_n_0 ,\cal_tmp[13]_carry_i_4_n_0 ,\cal_tmp[13]_carry_i_5_n_0 }));
  CARRY4 \cal_tmp[13]_carry__0 
       (.CI(\cal_tmp[13]_carry_n_0 ),
        .CO({\cal_tmp[13]_carry__0_n_0 ,\cal_tmp[13]_carry__0_n_1 ,\cal_tmp[13]_carry__0_n_2 ,\cal_tmp[13]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[12].remd_tmp_reg[13]_27 [7:4]),
        .O({\cal_tmp[13]_carry__0_n_4 ,\cal_tmp[13]_carry__0_n_5 ,\cal_tmp[13]_carry__0_n_6 ,\cal_tmp[13]_carry__0_n_7 }),
        .S({\cal_tmp[13]_carry__0_i_1_n_0 ,\cal_tmp[13]_carry__0_i_2_n_0 ,\cal_tmp[13]_carry__0_i_3_n_0 ,\cal_tmp[13]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__0_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [7]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [8]),
        .O(\cal_tmp[13]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__0_i_2 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [6]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [7]),
        .O(\cal_tmp[13]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__0_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [5]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [6]),
        .O(\cal_tmp[13]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__0_i_4 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [4]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [5]),
        .O(\cal_tmp[13]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[13]_carry__1 
       (.CI(\cal_tmp[13]_carry__0_n_0 ),
        .CO({\cal_tmp[13]_carry__1_n_0 ,\cal_tmp[13]_carry__1_n_1 ,\cal_tmp[13]_carry__1_n_2 ,\cal_tmp[13]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[12].remd_tmp_reg[13]_27 [11:8]),
        .O({\cal_tmp[13]_carry__1_n_4 ,\cal_tmp[13]_carry__1_n_5 ,\cal_tmp[13]_carry__1_n_6 ,\cal_tmp[13]_carry__1_n_7 }),
        .S({\cal_tmp[13]_carry__1_i_1_n_0 ,\cal_tmp[13]_carry__1_i_2_n_0 ,\cal_tmp[13]_carry__1_i_3_n_0 ,\cal_tmp[13]_carry__1_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__1_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [11]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [12]),
        .O(\cal_tmp[13]_carry__1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__1_i_2 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [10]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [11]),
        .O(\cal_tmp[13]_carry__1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__1_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [9]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [10]),
        .O(\cal_tmp[13]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__1_i_4 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [8]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [9]),
        .O(\cal_tmp[13]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[13]_carry__2 
       (.CI(\cal_tmp[13]_carry__1_n_0 ),
        .CO({\cal_tmp[13]_carry__2_n_0 ,\cal_tmp[13]_carry__2_n_1 ,\cal_tmp[13]_carry__2_n_2 ,\cal_tmp[13]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[12].remd_tmp_reg[13]_27 [15:12]),
        .O({\cal_tmp[13]_carry__2_n_4 ,\cal_tmp[13]_carry__2_n_5 ,\cal_tmp[13]_carry__2_n_6 ,\cal_tmp[13]_carry__2_n_7 }),
        .S({\cal_tmp[13]_carry__2_i_1_n_0 ,\cal_tmp[13]_carry__2_i_2_n_0 ,\cal_tmp[13]_carry__2_i_3_n_0 ,\cal_tmp[13]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__2_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [15]),
        .O(\cal_tmp[13]_carry__2_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__2_i_2 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [14]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [15]),
        .O(\cal_tmp[13]_carry__2_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__2_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [13]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [14]),
        .O(\cal_tmp[13]_carry__2_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__2_i_4 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [12]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [13]),
        .O(\cal_tmp[13]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[13]_carry__3 
       (.CI(\cal_tmp[13]_carry__2_n_0 ),
        .CO({\NLW_cal_tmp[13]_carry__3_CO_UNCONNECTED [3:1],\loop[12].remd_tmp_reg[13][16]_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[12].remd_tmp_reg[13]_27 [16]}),
        .O(\NLW_cal_tmp[13]_carry__3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cal_tmp[13]_carry__3_i_1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__3_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [16]),
        .O(\cal_tmp[13]_carry__3_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry_i_1 
       (.I0(\loop[12].divisor_tmp_reg[13]_26 [0]),
        .O(\cal_tmp[13]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry_i_2 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [3]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [4]),
        .O(\cal_tmp[13]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [2]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [3]),
        .O(\cal_tmp[13]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry_i_4 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [1]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [2]),
        .O(\cal_tmp[13]_carry_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry_i_5 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [0]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [1]),
        .O(\cal_tmp[13]_carry_i_5_n_0 ));
  CARRY4 \cal_tmp[14]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[14]_carry_n_0 ,\cal_tmp[14]_carry_n_1 ,\cal_tmp[14]_carry_n_2 ,\cal_tmp[14]_carry_n_3 }),
        .CYINIT(\cal_tmp[14]_carry_i_1_n_0 ),
        .DI(\loop[13].remd_tmp_reg[14]_29 [3:0]),
        .O({\cal_tmp[14]_carry_n_4 ,\cal_tmp[14]_carry_n_5 ,\cal_tmp[14]_carry_n_6 ,\cal_tmp[14]_carry_n_7 }),
        .S({\cal_tmp[14]_carry_i_2_n_0 ,\cal_tmp[14]_carry_i_3_n_0 ,\cal_tmp[14]_carry_i_4_n_0 ,\cal_tmp[14]_carry_i_5_n_0 }));
  CARRY4 \cal_tmp[14]_carry__0 
       (.CI(\cal_tmp[14]_carry_n_0 ),
        .CO({\cal_tmp[14]_carry__0_n_0 ,\cal_tmp[14]_carry__0_n_1 ,\cal_tmp[14]_carry__0_n_2 ,\cal_tmp[14]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[13].remd_tmp_reg[14]_29 [7:4]),
        .O({\cal_tmp[14]_carry__0_n_4 ,\cal_tmp[14]_carry__0_n_5 ,\cal_tmp[14]_carry__0_n_6 ,\cal_tmp[14]_carry__0_n_7 }),
        .S({\cal_tmp[14]_carry__0_i_1_n_0 ,\cal_tmp[14]_carry__0_i_2_n_0 ,\cal_tmp[14]_carry__0_i_3_n_0 ,\cal_tmp[14]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__0_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [7]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [8]),
        .O(\cal_tmp[14]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__0_i_2 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [6]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [7]),
        .O(\cal_tmp[14]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__0_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [5]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [6]),
        .O(\cal_tmp[14]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__0_i_4 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [4]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [5]),
        .O(\cal_tmp[14]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[14]_carry__1 
       (.CI(\cal_tmp[14]_carry__0_n_0 ),
        .CO({\cal_tmp[14]_carry__1_n_0 ,\cal_tmp[14]_carry__1_n_1 ,\cal_tmp[14]_carry__1_n_2 ,\cal_tmp[14]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[13].remd_tmp_reg[14]_29 [11:8]),
        .O({\cal_tmp[14]_carry__1_n_4 ,\cal_tmp[14]_carry__1_n_5 ,\cal_tmp[14]_carry__1_n_6 ,\cal_tmp[14]_carry__1_n_7 }),
        .S({\cal_tmp[14]_carry__1_i_1_n_0 ,\cal_tmp[14]_carry__1_i_2_n_0 ,\cal_tmp[14]_carry__1_i_3_n_0 ,\cal_tmp[14]_carry__1_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__1_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [11]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [12]),
        .O(\cal_tmp[14]_carry__1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__1_i_2 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [10]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [11]),
        .O(\cal_tmp[14]_carry__1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__1_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [9]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [10]),
        .O(\cal_tmp[14]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__1_i_4 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [8]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [9]),
        .O(\cal_tmp[14]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[14]_carry__2 
       (.CI(\cal_tmp[14]_carry__1_n_0 ),
        .CO({\cal_tmp[14]_carry__2_n_0 ,\cal_tmp[14]_carry__2_n_1 ,\cal_tmp[14]_carry__2_n_2 ,\cal_tmp[14]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[13].remd_tmp_reg[14]_29 [15:12]),
        .O({\cal_tmp[14]_carry__2_n_4 ,\cal_tmp[14]_carry__2_n_5 ,\cal_tmp[14]_carry__2_n_6 ,\cal_tmp[14]_carry__2_n_7 }),
        .S({\cal_tmp[14]_carry__2_i_1_n_0 ,\cal_tmp[14]_carry__2_i_2_n_0 ,\cal_tmp[14]_carry__2_i_3_n_0 ,\cal_tmp[14]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__2_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [15]),
        .O(\cal_tmp[14]_carry__2_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__2_i_2 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [14]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [15]),
        .O(\cal_tmp[14]_carry__2_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__2_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [13]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [14]),
        .O(\cal_tmp[14]_carry__2_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__2_i_4 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [12]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [13]),
        .O(\cal_tmp[14]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[14]_carry__3 
       (.CI(\cal_tmp[14]_carry__2_n_0 ),
        .CO({\NLW_cal_tmp[14]_carry__3_CO_UNCONNECTED [3:1],\loop[13].remd_tmp_reg[14][16]_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[13].remd_tmp_reg[14]_29 [16]}),
        .O(\NLW_cal_tmp[14]_carry__3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cal_tmp[14]_carry__3_i_1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__3_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [16]),
        .O(\cal_tmp[14]_carry__3_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry_i_1 
       (.I0(\loop[13].divisor_tmp_reg[14]_28 [0]),
        .O(\cal_tmp[14]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry_i_2 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [3]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [4]),
        .O(\cal_tmp[14]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [2]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [3]),
        .O(\cal_tmp[14]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry_i_4 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [1]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [2]),
        .O(\cal_tmp[14]_carry_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry_i_5 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [0]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [1]),
        .O(\cal_tmp[14]_carry_i_5_n_0 ));
  CARRY4 \cal_tmp[15]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[15]_carry_n_0 ,\cal_tmp[15]_carry_n_1 ,\cal_tmp[15]_carry_n_2 ,\cal_tmp[15]_carry_n_3 }),
        .CYINIT(\cal_tmp[15]_carry_i_1_n_0 ),
        .DI(\loop[14].remd_tmp_reg[15]_31 [3:0]),
        .O({\cal_tmp[15]_carry_n_4 ,\cal_tmp[15]_carry_n_5 ,\cal_tmp[15]_carry_n_6 ,\cal_tmp[15]_carry_n_7 }),
        .S({\cal_tmp[15]_carry_i_2_n_0 ,\cal_tmp[15]_carry_i_3_n_0 ,\cal_tmp[15]_carry_i_4_n_0 ,\cal_tmp[15]_carry_i_5_n_0 }));
  CARRY4 \cal_tmp[15]_carry__0 
       (.CI(\cal_tmp[15]_carry_n_0 ),
        .CO({\cal_tmp[15]_carry__0_n_0 ,\cal_tmp[15]_carry__0_n_1 ,\cal_tmp[15]_carry__0_n_2 ,\cal_tmp[15]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[14].remd_tmp_reg[15]_31 [7:4]),
        .O({\cal_tmp[15]_carry__0_n_4 ,\cal_tmp[15]_carry__0_n_5 ,\cal_tmp[15]_carry__0_n_6 ,\cal_tmp[15]_carry__0_n_7 }),
        .S({\cal_tmp[15]_carry__0_i_1_n_0 ,\cal_tmp[15]_carry__0_i_2_n_0 ,\cal_tmp[15]_carry__0_i_3_n_0 ,\cal_tmp[15]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__0_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [7]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [8]),
        .O(\cal_tmp[15]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__0_i_2 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [6]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [7]),
        .O(\cal_tmp[15]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__0_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [5]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [6]),
        .O(\cal_tmp[15]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__0_i_4 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [4]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [5]),
        .O(\cal_tmp[15]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[15]_carry__1 
       (.CI(\cal_tmp[15]_carry__0_n_0 ),
        .CO({\cal_tmp[15]_carry__1_n_0 ,\cal_tmp[15]_carry__1_n_1 ,\cal_tmp[15]_carry__1_n_2 ,\cal_tmp[15]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[14].remd_tmp_reg[15]_31 [11:8]),
        .O({\cal_tmp[15]_carry__1_n_4 ,\cal_tmp[15]_carry__1_n_5 ,\cal_tmp[15]_carry__1_n_6 ,\cal_tmp[15]_carry__1_n_7 }),
        .S({\cal_tmp[15]_carry__1_i_1_n_0 ,\cal_tmp[15]_carry__1_i_2_n_0 ,\cal_tmp[15]_carry__1_i_3_n_0 ,\cal_tmp[15]_carry__1_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__1_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [11]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [12]),
        .O(\cal_tmp[15]_carry__1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__1_i_2 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [10]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [11]),
        .O(\cal_tmp[15]_carry__1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__1_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [9]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [10]),
        .O(\cal_tmp[15]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__1_i_4 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [8]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [9]),
        .O(\cal_tmp[15]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[15]_carry__2 
       (.CI(\cal_tmp[15]_carry__1_n_0 ),
        .CO({\cal_tmp[15]_carry__2_n_0 ,\cal_tmp[15]_carry__2_n_1 ,\cal_tmp[15]_carry__2_n_2 ,\cal_tmp[15]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[14].remd_tmp_reg[15]_31 [15:12]),
        .O({\cal_tmp[15]_carry__2_n_4 ,\cal_tmp[15]_carry__2_n_5 ,\cal_tmp[15]_carry__2_n_6 ,\cal_tmp[15]_carry__2_n_7 }),
        .S({\cal_tmp[15]_carry__2_i_1_n_0 ,\cal_tmp[15]_carry__2_i_2_n_0 ,\cal_tmp[15]_carry__2_i_3_n_0 ,\cal_tmp[15]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__2_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [15]),
        .O(\cal_tmp[15]_carry__2_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__2_i_2 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [14]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [15]),
        .O(\cal_tmp[15]_carry__2_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__2_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [13]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [14]),
        .O(\cal_tmp[15]_carry__2_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__2_i_4 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [12]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [13]),
        .O(\cal_tmp[15]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[15]_carry__3 
       (.CI(\cal_tmp[15]_carry__2_n_0 ),
        .CO({\NLW_cal_tmp[15]_carry__3_CO_UNCONNECTED [3:1],\loop[14].remd_tmp_reg[15][16]_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[14].remd_tmp_reg[15]_31 [16]}),
        .O(\NLW_cal_tmp[15]_carry__3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cal_tmp[15]_carry__3_i_1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__3_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [16]),
        .O(\cal_tmp[15]_carry__3_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry_i_1 
       (.I0(\loop[14].divisor_tmp_reg[15]_30 [0]),
        .O(\cal_tmp[15]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry_i_2 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [3]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [4]),
        .O(\cal_tmp[15]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [2]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [3]),
        .O(\cal_tmp[15]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry_i_4 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [1]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [2]),
        .O(\cal_tmp[15]_carry_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry_i_5 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [0]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [1]),
        .O(\cal_tmp[15]_carry_i_5_n_0 ));
  CARRY4 \cal_tmp[16]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[16]_carry_n_0 ,\cal_tmp[16]_carry_n_1 ,\cal_tmp[16]_carry_n_2 ,\cal_tmp[16]_carry_n_3 }),
        .CYINIT(\cal_tmp[16]_carry_i_1_n_0 ),
        .DI(\loop[15].remd_tmp_reg[16]_33 [3:0]),
        .O({\cal_tmp[16]_carry_n_4 ,\cal_tmp[16]_carry_n_5 ,\cal_tmp[16]_carry_n_6 ,\cal_tmp[16]_carry_n_7 }),
        .S({\cal_tmp[16]_carry_i_2_n_0 ,\cal_tmp[16]_carry_i_3_n_0 ,\cal_tmp[16]_carry_i_4_n_0 ,\cal_tmp[16]_carry_i_5_n_0 }));
  CARRY4 \cal_tmp[16]_carry__0 
       (.CI(\cal_tmp[16]_carry_n_0 ),
        .CO({\cal_tmp[16]_carry__0_n_0 ,\cal_tmp[16]_carry__0_n_1 ,\cal_tmp[16]_carry__0_n_2 ,\cal_tmp[16]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[15].remd_tmp_reg[16]_33 [7:4]),
        .O({\cal_tmp[16]_carry__0_n_4 ,\cal_tmp[16]_carry__0_n_5 ,\cal_tmp[16]_carry__0_n_6 ,\cal_tmp[16]_carry__0_n_7 }),
        .S({\cal_tmp[16]_carry__0_i_1_n_0 ,\cal_tmp[16]_carry__0_i_2_n_0 ,\cal_tmp[16]_carry__0_i_3_n_0 ,\cal_tmp[16]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__0_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [7]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [8]),
        .O(\cal_tmp[16]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__0_i_2 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [6]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [7]),
        .O(\cal_tmp[16]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__0_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [5]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [6]),
        .O(\cal_tmp[16]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__0_i_4 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [4]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [5]),
        .O(\cal_tmp[16]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[16]_carry__1 
       (.CI(\cal_tmp[16]_carry__0_n_0 ),
        .CO({\cal_tmp[16]_carry__1_n_0 ,\cal_tmp[16]_carry__1_n_1 ,\cal_tmp[16]_carry__1_n_2 ,\cal_tmp[16]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[15].remd_tmp_reg[16]_33 [11:8]),
        .O({\cal_tmp[16]_carry__1_n_4 ,\cal_tmp[16]_carry__1_n_5 ,\cal_tmp[16]_carry__1_n_6 ,\cal_tmp[16]_carry__1_n_7 }),
        .S({\cal_tmp[16]_carry__1_i_1_n_0 ,\cal_tmp[16]_carry__1_i_2_n_0 ,\cal_tmp[16]_carry__1_i_3_n_0 ,\cal_tmp[16]_carry__1_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__1_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [11]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [12]),
        .O(\cal_tmp[16]_carry__1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__1_i_2 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [10]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [11]),
        .O(\cal_tmp[16]_carry__1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__1_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [9]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [10]),
        .O(\cal_tmp[16]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__1_i_4 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [8]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [9]),
        .O(\cal_tmp[16]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[16]_carry__2 
       (.CI(\cal_tmp[16]_carry__1_n_0 ),
        .CO({\cal_tmp[16]_carry__2_n_0 ,\cal_tmp[16]_carry__2_n_1 ,\cal_tmp[16]_carry__2_n_2 ,\cal_tmp[16]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[15].remd_tmp_reg[16]_33 [15:12]),
        .O({\cal_tmp[16]_carry__2_n_4 ,\cal_tmp[16]_carry__2_n_5 ,\cal_tmp[16]_carry__2_n_6 ,\cal_tmp[16]_carry__2_n_7 }),
        .S({\cal_tmp[16]_carry__2_i_1_n_0 ,\cal_tmp[16]_carry__2_i_2_n_0 ,\cal_tmp[16]_carry__2_i_3_n_0 ,\cal_tmp[16]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__2_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [15]),
        .O(\cal_tmp[16]_carry__2_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__2_i_2 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [14]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [15]),
        .O(\cal_tmp[16]_carry__2_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__2_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [13]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [14]),
        .O(\cal_tmp[16]_carry__2_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__2_i_4 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [12]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [13]),
        .O(\cal_tmp[16]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[16]_carry__3 
       (.CI(\cal_tmp[16]_carry__2_n_0 ),
        .CO({\NLW_cal_tmp[16]_carry__3_CO_UNCONNECTED [3:1],\loop[15].remd_tmp_reg[16][16]_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[15].remd_tmp_reg[16]_33 [16]}),
        .O(\NLW_cal_tmp[16]_carry__3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cal_tmp[16]_carry__3_i_1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__3_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [16]),
        .O(\cal_tmp[16]_carry__3_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry_i_1 
       (.I0(\loop[15].divisor_tmp_reg[16]_32 [0]),
        .O(\cal_tmp[16]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry_i_2 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [3]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [4]),
        .O(\cal_tmp[16]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [2]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [3]),
        .O(\cal_tmp[16]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry_i_4 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [1]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [2]),
        .O(\cal_tmp[16]_carry_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry_i_5 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [0]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [1]),
        .O(\cal_tmp[16]_carry_i_5_n_0 ));
  CARRY4 \cal_tmp[17]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[17]_carry_n_0 ,\cal_tmp[17]_carry_n_1 ,\cal_tmp[17]_carry_n_2 ,\cal_tmp[17]_carry_n_3 }),
        .CYINIT(\cal_tmp[17]_carry_i_1_n_0 ),
        .DI(\loop[16].remd_tmp_reg[17]_35 [3:0]),
        .O(\NLW_cal_tmp[17]_carry_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[17]_carry_i_2_n_0 ,\cal_tmp[17]_carry_i_3_n_0 ,\cal_tmp[17]_carry_i_4_n_0 ,\cal_tmp[17]_carry_i_5_n_0 }));
  CARRY4 \cal_tmp[17]_carry__0 
       (.CI(\cal_tmp[17]_carry_n_0 ),
        .CO({\cal_tmp[17]_carry__0_n_0 ,\cal_tmp[17]_carry__0_n_1 ,\cal_tmp[17]_carry__0_n_2 ,\cal_tmp[17]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[16].remd_tmp_reg[17]_35 [7:4]),
        .O(\NLW_cal_tmp[17]_carry__0_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[17]_carry__0_i_1_n_0 ,\cal_tmp[17]_carry__0_i_2_n_0 ,\cal_tmp[17]_carry__0_i_3_n_0 ,\cal_tmp[17]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__0_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [7]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [8]),
        .O(\cal_tmp[17]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__0_i_2 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [6]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [7]),
        .O(\cal_tmp[17]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__0_i_3 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [5]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [6]),
        .O(\cal_tmp[17]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__0_i_4 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [4]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [5]),
        .O(\cal_tmp[17]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[17]_carry__1 
       (.CI(\cal_tmp[17]_carry__0_n_0 ),
        .CO({\cal_tmp[17]_carry__1_n_0 ,\cal_tmp[17]_carry__1_n_1 ,\cal_tmp[17]_carry__1_n_2 ,\cal_tmp[17]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[16].remd_tmp_reg[17]_35 [11:8]),
        .O(\NLW_cal_tmp[17]_carry__1_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[17]_carry__1_i_1_n_0 ,\cal_tmp[17]_carry__1_i_2_n_0 ,\cal_tmp[17]_carry__1_i_3_n_0 ,\cal_tmp[17]_carry__1_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__1_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [11]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [12]),
        .O(\cal_tmp[17]_carry__1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__1_i_2 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [10]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [11]),
        .O(\cal_tmp[17]_carry__1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__1_i_3 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [9]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [10]),
        .O(\cal_tmp[17]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__1_i_4 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [8]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [9]),
        .O(\cal_tmp[17]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[17]_carry__2 
       (.CI(\cal_tmp[17]_carry__1_n_0 ),
        .CO({\cal_tmp[17]_carry__2_n_0 ,\cal_tmp[17]_carry__2_n_1 ,\cal_tmp[17]_carry__2_n_2 ,\cal_tmp[17]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[16].remd_tmp_reg[17]_35 [15:12]),
        .O(\NLW_cal_tmp[17]_carry__2_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[17]_carry__2_i_1_n_0 ,\cal_tmp[17]_carry__2_i_2_n_0 ,\cal_tmp[17]_carry__2_i_3_n_0 ,\cal_tmp[17]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__2_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [15]),
        .O(\cal_tmp[17]_carry__2_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__2_i_2 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [14]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [15]),
        .O(\cal_tmp[17]_carry__2_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__2_i_3 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [13]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [14]),
        .O(\cal_tmp[17]_carry__2_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__2_i_4 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [12]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [13]),
        .O(\cal_tmp[17]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[17]_carry__3 
       (.CI(\cal_tmp[17]_carry__2_n_0 ),
        .CO({\NLW_cal_tmp[17]_carry__3_CO_UNCONNECTED [3:1],\cal_tmp[17]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[16].remd_tmp_reg[17]_35 [16]}),
        .O(\NLW_cal_tmp[17]_carry__3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cal_tmp[17]_carry__3_i_1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__3_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [16]),
        .O(\cal_tmp[17]_carry__3_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry_i_1 
       (.I0(\loop[16].divisor_tmp_reg[17]_34 [0]),
        .O(\cal_tmp[17]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry_i_2 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [3]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [4]),
        .O(\cal_tmp[17]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry_i_3 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [2]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [3]),
        .O(\cal_tmp[17]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry_i_4 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [1]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [2]),
        .O(\cal_tmp[17]_carry_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry_i_5 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [0]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [1]),
        .O(\cal_tmp[17]_carry_i_5_n_0 ));
  CARRY4 \cal_tmp[1]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[1]_carry_n_0 ,\cal_tmp[1]_carry_n_1 ,\cal_tmp[1]_carry_n_2 ,\cal_tmp[1]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI(\loop[0].remd_tmp_reg[1]_3 [3:0]),
        .O({\cal_tmp[1]_carry_n_4 ,\cal_tmp[1]_carry_n_5 ,\cal_tmp[1]_carry_n_6 ,\cal_tmp[1]_carry_n_7 }),
        .S({\cal_tmp[1]_carry_i_1_n_0 ,\cal_tmp[1]_carry_i_2_n_0 ,\cal_tmp[1]_carry_i_3_n_0 ,\cal_tmp[1]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[1]_carry__0 
       (.CI(\cal_tmp[1]_carry_n_0 ),
        .CO({\cal_tmp[1]_carry__0_n_0 ,\cal_tmp[1]_carry__0_n_1 ,\cal_tmp[1]_carry__0_n_2 ,\cal_tmp[1]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[0].remd_tmp_reg[1]_3 [7:4]),
        .O({\cal_tmp[1]_carry__0_n_4 ,\cal_tmp[1]_carry__0_n_5 ,\cal_tmp[1]_carry__0_n_6 ,\cal_tmp[1]_carry__0_n_7 }),
        .S({\cal_tmp[1]_carry__0_i_1_n_0 ,\cal_tmp[1]_carry__0_i_2_n_0 ,\cal_tmp[1]_carry__0_i_3_n_0 ,\cal_tmp[1]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__0_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [7]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [8]),
        .O(\cal_tmp[1]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__0_i_2 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [6]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [7]),
        .O(\cal_tmp[1]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__0_i_3 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [5]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [6]),
        .O(\cal_tmp[1]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__0_i_4 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [4]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [5]),
        .O(\cal_tmp[1]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[1]_carry__1 
       (.CI(\cal_tmp[1]_carry__0_n_0 ),
        .CO({\cal_tmp[1]_carry__1_n_0 ,\cal_tmp[1]_carry__1_n_1 ,\cal_tmp[1]_carry__1_n_2 ,\cal_tmp[1]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[0].remd_tmp_reg[1]_3 [11:8]),
        .O({\cal_tmp[1]_carry__1_n_4 ,\cal_tmp[1]_carry__1_n_5 ,\cal_tmp[1]_carry__1_n_6 ,\cal_tmp[1]_carry__1_n_7 }),
        .S({\cal_tmp[1]_carry__1_i_1_n_0 ,\cal_tmp[1]_carry__1_i_2_n_0 ,\cal_tmp[1]_carry__1_i_3_n_0 ,\cal_tmp[1]_carry__1_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__1_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [11]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [12]),
        .O(\cal_tmp[1]_carry__1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__1_i_2 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [10]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [11]),
        .O(\cal_tmp[1]_carry__1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__1_i_3 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [9]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [10]),
        .O(\cal_tmp[1]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__1_i_4 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [8]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [9]),
        .O(\cal_tmp[1]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[1]_carry__2 
       (.CI(\cal_tmp[1]_carry__1_n_0 ),
        .CO({\cal_tmp[1]_carry__2_n_0 ,\cal_tmp[1]_carry__2_n_1 ,\cal_tmp[1]_carry__2_n_2 ,\cal_tmp[1]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[0].remd_tmp_reg[1]_3 [15:12]),
        .O({\cal_tmp[1]_carry__2_n_4 ,\cal_tmp[1]_carry__2_n_5 ,\cal_tmp[1]_carry__2_n_6 ,\cal_tmp[1]_carry__2_n_7 }),
        .S({\cal_tmp[1]_carry__2_i_1_n_0 ,\cal_tmp[1]_carry__2_i_2_n_0 ,\cal_tmp[1]_carry__2_i_3_n_0 ,\cal_tmp[1]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[1]_carry__2_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [15]),
        .O(\cal_tmp[1]_carry__2_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__2_i_2 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [14]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [15]),
        .O(\cal_tmp[1]_carry__2_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__2_i_3 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [13]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [14]),
        .O(\cal_tmp[1]_carry__2_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__2_i_4 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [12]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [13]),
        .O(\cal_tmp[1]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[1]_carry__3 
       (.CI(\cal_tmp[1]_carry__2_n_0 ),
        .CO(\NLW_cal_tmp[1]_carry__3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[1]_carry__3_O_UNCONNECTED [3:1],\cal_tmp[1]_36 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [3]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [4]),
        .O(\cal_tmp[1]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry_i_2 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [2]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [3]),
        .O(\cal_tmp[1]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry_i_3 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [1]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [2]),
        .O(\cal_tmp[1]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry_i_4 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [0]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [1]),
        .O(\cal_tmp[1]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[2]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[2]_carry_n_0 ,\cal_tmp[2]_carry_n_1 ,\cal_tmp[2]_carry_n_2 ,\cal_tmp[2]_carry_n_3 }),
        .CYINIT(\cal_tmp[2]_carry_i_1_n_0 ),
        .DI(\loop[1].remd_tmp_reg[2]_5 [3:0]),
        .O({\cal_tmp[2]_carry_n_4 ,\cal_tmp[2]_carry_n_5 ,\cal_tmp[2]_carry_n_6 ,\cal_tmp[2]_carry_n_7 }),
        .S({\cal_tmp[2]_carry_i_2_n_0 ,\cal_tmp[2]_carry_i_3_n_0 ,\cal_tmp[2]_carry_i_4_n_0 ,\cal_tmp[2]_carry_i_5_n_0 }));
  CARRY4 \cal_tmp[2]_carry__0 
       (.CI(\cal_tmp[2]_carry_n_0 ),
        .CO({\cal_tmp[2]_carry__0_n_0 ,\cal_tmp[2]_carry__0_n_1 ,\cal_tmp[2]_carry__0_n_2 ,\cal_tmp[2]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[1].remd_tmp_reg[2]_5 [7:4]),
        .O({\cal_tmp[2]_carry__0_n_4 ,\cal_tmp[2]_carry__0_n_5 ,\cal_tmp[2]_carry__0_n_6 ,\cal_tmp[2]_carry__0_n_7 }),
        .S({\cal_tmp[2]_carry__0_i_1_n_0 ,\cal_tmp[2]_carry__0_i_2_n_0 ,\cal_tmp[2]_carry__0_i_3_n_0 ,\cal_tmp[2]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__0_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [7]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [8]),
        .O(\cal_tmp[2]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__0_i_2 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [6]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [7]),
        .O(\cal_tmp[2]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__0_i_3 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [5]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [6]),
        .O(\cal_tmp[2]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__0_i_4 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [4]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [5]),
        .O(\cal_tmp[2]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[2]_carry__1 
       (.CI(\cal_tmp[2]_carry__0_n_0 ),
        .CO({\cal_tmp[2]_carry__1_n_0 ,\cal_tmp[2]_carry__1_n_1 ,\cal_tmp[2]_carry__1_n_2 ,\cal_tmp[2]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[1].remd_tmp_reg[2]_5 [11:8]),
        .O({\cal_tmp[2]_carry__1_n_4 ,\cal_tmp[2]_carry__1_n_5 ,\cal_tmp[2]_carry__1_n_6 ,\cal_tmp[2]_carry__1_n_7 }),
        .S({\cal_tmp[2]_carry__1_i_1_n_0 ,\cal_tmp[2]_carry__1_i_2_n_0 ,\cal_tmp[2]_carry__1_i_3_n_0 ,\cal_tmp[2]_carry__1_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__1_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [11]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [12]),
        .O(\cal_tmp[2]_carry__1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__1_i_2 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [10]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [11]),
        .O(\cal_tmp[2]_carry__1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__1_i_3 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [9]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [10]),
        .O(\cal_tmp[2]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__1_i_4 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [8]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [9]),
        .O(\cal_tmp[2]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[2]_carry__2 
       (.CI(\cal_tmp[2]_carry__1_n_0 ),
        .CO({\cal_tmp[2]_carry__2_n_0 ,\cal_tmp[2]_carry__2_n_1 ,\cal_tmp[2]_carry__2_n_2 ,\cal_tmp[2]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[1].remd_tmp_reg[2]_5 [15:12]),
        .O({\cal_tmp[2]_carry__2_n_4 ,\cal_tmp[2]_carry__2_n_5 ,\cal_tmp[2]_carry__2_n_6 ,\cal_tmp[2]_carry__2_n_7 }),
        .S({\cal_tmp[2]_carry__2_i_1_n_0 ,\cal_tmp[2]_carry__2_i_2_n_0 ,\cal_tmp[2]_carry__2_i_3_n_0 ,\cal_tmp[2]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[2]_carry__2_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [15]),
        .O(\cal_tmp[2]_carry__2_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__2_i_2 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [14]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [15]),
        .O(\cal_tmp[2]_carry__2_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__2_i_3 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [13]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [14]),
        .O(\cal_tmp[2]_carry__2_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__2_i_4 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [12]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [13]),
        .O(\cal_tmp[2]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[2]_carry__3 
       (.CI(\cal_tmp[2]_carry__2_n_0 ),
        .CO({\NLW_cal_tmp[2]_carry__3_CO_UNCONNECTED [3:1],\cal_tmp[2]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[1].remd_tmp_reg[2]_5 [16]}),
        .O(\NLW_cal_tmp[2]_carry__3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cal_tmp[2]_carry__3_i_1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[2]_carry__3_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [16]),
        .O(\cal_tmp[2]_carry__3_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[2]_carry_i_1 
       (.I0(\loop[1].divisor_tmp_reg[2]_4 [0]),
        .O(\cal_tmp[2]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry_i_2 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [3]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [4]),
        .O(\cal_tmp[2]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry_i_3 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [2]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [3]),
        .O(\cal_tmp[2]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry_i_4 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [1]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [2]),
        .O(\cal_tmp[2]_carry_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry_i_5 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [0]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [1]),
        .O(\cal_tmp[2]_carry_i_5_n_0 ));
  CARRY4 \cal_tmp[3]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[3]_carry_n_0 ,\cal_tmp[3]_carry_n_1 ,\cal_tmp[3]_carry_n_2 ,\cal_tmp[3]_carry_n_3 }),
        .CYINIT(\cal_tmp[3]_carry_i_1_n_0 ),
        .DI(\loop[2].remd_tmp_reg[3]_7 [3:0]),
        .O({\cal_tmp[3]_carry_n_4 ,\cal_tmp[3]_carry_n_5 ,\cal_tmp[3]_carry_n_6 ,\cal_tmp[3]_carry_n_7 }),
        .S({\cal_tmp[3]_carry_i_2_n_0 ,\cal_tmp[3]_carry_i_3_n_0 ,\cal_tmp[3]_carry_i_4_n_0 ,\cal_tmp[3]_carry_i_5_n_0 }));
  CARRY4 \cal_tmp[3]_carry__0 
       (.CI(\cal_tmp[3]_carry_n_0 ),
        .CO({\cal_tmp[3]_carry__0_n_0 ,\cal_tmp[3]_carry__0_n_1 ,\cal_tmp[3]_carry__0_n_2 ,\cal_tmp[3]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[2].remd_tmp_reg[3]_7 [7:4]),
        .O({\cal_tmp[3]_carry__0_n_4 ,\cal_tmp[3]_carry__0_n_5 ,\cal_tmp[3]_carry__0_n_6 ,\cal_tmp[3]_carry__0_n_7 }),
        .S({\cal_tmp[3]_carry__0_i_1_n_0 ,\cal_tmp[3]_carry__0_i_2_n_0 ,\cal_tmp[3]_carry__0_i_3_n_0 ,\cal_tmp[3]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__0_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [7]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [8]),
        .O(\cal_tmp[3]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__0_i_2 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [6]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [7]),
        .O(\cal_tmp[3]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__0_i_3 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [5]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [6]),
        .O(\cal_tmp[3]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__0_i_4 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [4]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [5]),
        .O(\cal_tmp[3]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[3]_carry__1 
       (.CI(\cal_tmp[3]_carry__0_n_0 ),
        .CO({\cal_tmp[3]_carry__1_n_0 ,\cal_tmp[3]_carry__1_n_1 ,\cal_tmp[3]_carry__1_n_2 ,\cal_tmp[3]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[2].remd_tmp_reg[3]_7 [11:8]),
        .O({\cal_tmp[3]_carry__1_n_4 ,\cal_tmp[3]_carry__1_n_5 ,\cal_tmp[3]_carry__1_n_6 ,\cal_tmp[3]_carry__1_n_7 }),
        .S({\cal_tmp[3]_carry__1_i_1_n_0 ,\cal_tmp[3]_carry__1_i_2_n_0 ,\cal_tmp[3]_carry__1_i_3_n_0 ,\cal_tmp[3]_carry__1_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__1_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [11]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [12]),
        .O(\cal_tmp[3]_carry__1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__1_i_2 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [10]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [11]),
        .O(\cal_tmp[3]_carry__1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__1_i_3 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [9]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [10]),
        .O(\cal_tmp[3]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__1_i_4 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [8]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [9]),
        .O(\cal_tmp[3]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[3]_carry__2 
       (.CI(\cal_tmp[3]_carry__1_n_0 ),
        .CO({\cal_tmp[3]_carry__2_n_0 ,\cal_tmp[3]_carry__2_n_1 ,\cal_tmp[3]_carry__2_n_2 ,\cal_tmp[3]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[2].remd_tmp_reg[3]_7 [15:12]),
        .O({\cal_tmp[3]_carry__2_n_4 ,\cal_tmp[3]_carry__2_n_5 ,\cal_tmp[3]_carry__2_n_6 ,\cal_tmp[3]_carry__2_n_7 }),
        .S({\cal_tmp[3]_carry__2_i_1_n_0 ,\cal_tmp[3]_carry__2_i_2_n_0 ,\cal_tmp[3]_carry__2_i_3_n_0 ,\cal_tmp[3]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry__2_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [15]),
        .O(\cal_tmp[3]_carry__2_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__2_i_2 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [14]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [15]),
        .O(\cal_tmp[3]_carry__2_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__2_i_3 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [13]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [14]),
        .O(\cal_tmp[3]_carry__2_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__2_i_4 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [12]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [13]),
        .O(\cal_tmp[3]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[3]_carry__3 
       (.CI(\cal_tmp[3]_carry__2_n_0 ),
        .CO({\NLW_cal_tmp[3]_carry__3_CO_UNCONNECTED [3:1],D}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[2].remd_tmp_reg[3]_7 [16]}),
        .O(\NLW_cal_tmp[3]_carry__3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cal_tmp[3]_carry__3_i_1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry__3_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [16]),
        .O(\cal_tmp[3]_carry__3_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry_i_1 
       (.I0(\loop[2].divisor_tmp_reg[3]_6 [0]),
        .O(\cal_tmp[3]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry_i_2 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [3]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [4]),
        .O(\cal_tmp[3]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry_i_3 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [2]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [3]),
        .O(\cal_tmp[3]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry_i_4 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [1]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [2]),
        .O(\cal_tmp[3]_carry_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry_i_5 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [0]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [1]),
        .O(\cal_tmp[3]_carry_i_5_n_0 ));
  CARRY4 \cal_tmp[4]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[4]_carry_n_0 ,\cal_tmp[4]_carry_n_1 ,\cal_tmp[4]_carry_n_2 ,\cal_tmp[4]_carry_n_3 }),
        .CYINIT(\cal_tmp[4]_carry_i_1_n_0 ),
        .DI(\loop[3].remd_tmp_reg[4]_9 [3:0]),
        .O({\cal_tmp[4]_carry_n_4 ,\cal_tmp[4]_carry_n_5 ,\cal_tmp[4]_carry_n_6 ,\cal_tmp[4]_carry_n_7 }),
        .S({\cal_tmp[4]_carry_i_2_n_0 ,\cal_tmp[4]_carry_i_3_n_0 ,\cal_tmp[4]_carry_i_4_n_0 ,\cal_tmp[4]_carry_i_5_n_0 }));
  CARRY4 \cal_tmp[4]_carry__0 
       (.CI(\cal_tmp[4]_carry_n_0 ),
        .CO({\cal_tmp[4]_carry__0_n_0 ,\cal_tmp[4]_carry__0_n_1 ,\cal_tmp[4]_carry__0_n_2 ,\cal_tmp[4]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[3].remd_tmp_reg[4]_9 [7:4]),
        .O({\cal_tmp[4]_carry__0_n_4 ,\cal_tmp[4]_carry__0_n_5 ,\cal_tmp[4]_carry__0_n_6 ,\cal_tmp[4]_carry__0_n_7 }),
        .S({\cal_tmp[4]_carry__0_i_1_n_0 ,\cal_tmp[4]_carry__0_i_2_n_0 ,\cal_tmp[4]_carry__0_i_3_n_0 ,\cal_tmp[4]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__0_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [7]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [8]),
        .O(\cal_tmp[4]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__0_i_2 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [6]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [7]),
        .O(\cal_tmp[4]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__0_i_3 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [5]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [6]),
        .O(\cal_tmp[4]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__0_i_4 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [4]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [5]),
        .O(\cal_tmp[4]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[4]_carry__1 
       (.CI(\cal_tmp[4]_carry__0_n_0 ),
        .CO({\cal_tmp[4]_carry__1_n_0 ,\cal_tmp[4]_carry__1_n_1 ,\cal_tmp[4]_carry__1_n_2 ,\cal_tmp[4]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[3].remd_tmp_reg[4]_9 [11:8]),
        .O({\cal_tmp[4]_carry__1_n_4 ,\cal_tmp[4]_carry__1_n_5 ,\cal_tmp[4]_carry__1_n_6 ,\cal_tmp[4]_carry__1_n_7 }),
        .S({\cal_tmp[4]_carry__1_i_1_n_0 ,\cal_tmp[4]_carry__1_i_2_n_0 ,\cal_tmp[4]_carry__1_i_3_n_0 ,\cal_tmp[4]_carry__1_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__1_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [11]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [12]),
        .O(\cal_tmp[4]_carry__1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__1_i_2 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [10]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [11]),
        .O(\cal_tmp[4]_carry__1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__1_i_3 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [9]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [10]),
        .O(\cal_tmp[4]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__1_i_4 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [8]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [9]),
        .O(\cal_tmp[4]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[4]_carry__2 
       (.CI(\cal_tmp[4]_carry__1_n_0 ),
        .CO({\cal_tmp[4]_carry__2_n_0 ,\cal_tmp[4]_carry__2_n_1 ,\cal_tmp[4]_carry__2_n_2 ,\cal_tmp[4]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[3].remd_tmp_reg[4]_9 [15:12]),
        .O({\cal_tmp[4]_carry__2_n_4 ,\cal_tmp[4]_carry__2_n_5 ,\cal_tmp[4]_carry__2_n_6 ,\cal_tmp[4]_carry__2_n_7 }),
        .S({\cal_tmp[4]_carry__2_i_1_n_0 ,\cal_tmp[4]_carry__2_i_2_n_0 ,\cal_tmp[4]_carry__2_i_3_n_0 ,\cal_tmp[4]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__2_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [15]),
        .O(\cal_tmp[4]_carry__2_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__2_i_2 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [14]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [15]),
        .O(\cal_tmp[4]_carry__2_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__2_i_3 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [13]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [14]),
        .O(\cal_tmp[4]_carry__2_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__2_i_4 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [12]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [13]),
        .O(\cal_tmp[4]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[4]_carry__3 
       (.CI(\cal_tmp[4]_carry__2_n_0 ),
        .CO({\NLW_cal_tmp[4]_carry__3_CO_UNCONNECTED [3:1],\loop[3].remd_tmp_reg[4][16]_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[3].remd_tmp_reg[4]_9 [16]}),
        .O(\NLW_cal_tmp[4]_carry__3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cal_tmp[4]_carry__3_i_1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__3_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [16]),
        .O(\cal_tmp[4]_carry__3_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry_i_1 
       (.I0(\loop[3].divisor_tmp_reg[4]_8 [0]),
        .O(\cal_tmp[4]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry_i_2 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [3]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [4]),
        .O(\cal_tmp[4]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry_i_3 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [2]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [3]),
        .O(\cal_tmp[4]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry_i_4 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [1]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [2]),
        .O(\cal_tmp[4]_carry_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry_i_5 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [0]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [1]),
        .O(\cal_tmp[4]_carry_i_5_n_0 ));
  CARRY4 \cal_tmp[5]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[5]_carry_n_0 ,\cal_tmp[5]_carry_n_1 ,\cal_tmp[5]_carry_n_2 ,\cal_tmp[5]_carry_n_3 }),
        .CYINIT(\cal_tmp[5]_carry_i_1_n_0 ),
        .DI(\loop[4].remd_tmp_reg[5]_11 [3:0]),
        .O({\cal_tmp[5]_carry_n_4 ,\cal_tmp[5]_carry_n_5 ,\cal_tmp[5]_carry_n_6 ,\cal_tmp[5]_carry_n_7 }),
        .S({\cal_tmp[5]_carry_i_2_n_0 ,\cal_tmp[5]_carry_i_3_n_0 ,\cal_tmp[5]_carry_i_4_n_0 ,\cal_tmp[5]_carry_i_5_n_0 }));
  CARRY4 \cal_tmp[5]_carry__0 
       (.CI(\cal_tmp[5]_carry_n_0 ),
        .CO({\cal_tmp[5]_carry__0_n_0 ,\cal_tmp[5]_carry__0_n_1 ,\cal_tmp[5]_carry__0_n_2 ,\cal_tmp[5]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[4].remd_tmp_reg[5]_11 [7:4]),
        .O({\cal_tmp[5]_carry__0_n_4 ,\cal_tmp[5]_carry__0_n_5 ,\cal_tmp[5]_carry__0_n_6 ,\cal_tmp[5]_carry__0_n_7 }),
        .S({\cal_tmp[5]_carry__0_i_1_n_0 ,\cal_tmp[5]_carry__0_i_2_n_0 ,\cal_tmp[5]_carry__0_i_3_n_0 ,\cal_tmp[5]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__0_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [7]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [8]),
        .O(\cal_tmp[5]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__0_i_2 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [6]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [7]),
        .O(\cal_tmp[5]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__0_i_3 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [5]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [6]),
        .O(\cal_tmp[5]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__0_i_4 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [4]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [5]),
        .O(\cal_tmp[5]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[5]_carry__1 
       (.CI(\cal_tmp[5]_carry__0_n_0 ),
        .CO({\cal_tmp[5]_carry__1_n_0 ,\cal_tmp[5]_carry__1_n_1 ,\cal_tmp[5]_carry__1_n_2 ,\cal_tmp[5]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[4].remd_tmp_reg[5]_11 [11:8]),
        .O({\cal_tmp[5]_carry__1_n_4 ,\cal_tmp[5]_carry__1_n_5 ,\cal_tmp[5]_carry__1_n_6 ,\cal_tmp[5]_carry__1_n_7 }),
        .S({\cal_tmp[5]_carry__1_i_1_n_0 ,\cal_tmp[5]_carry__1_i_2_n_0 ,\cal_tmp[5]_carry__1_i_3_n_0 ,\cal_tmp[5]_carry__1_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__1_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [11]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [12]),
        .O(\cal_tmp[5]_carry__1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__1_i_2 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [10]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [11]),
        .O(\cal_tmp[5]_carry__1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__1_i_3 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [9]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [10]),
        .O(\cal_tmp[5]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__1_i_4 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [8]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [9]),
        .O(\cal_tmp[5]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[5]_carry__2 
       (.CI(\cal_tmp[5]_carry__1_n_0 ),
        .CO({\cal_tmp[5]_carry__2_n_0 ,\cal_tmp[5]_carry__2_n_1 ,\cal_tmp[5]_carry__2_n_2 ,\cal_tmp[5]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[4].remd_tmp_reg[5]_11 [15:12]),
        .O({\cal_tmp[5]_carry__2_n_4 ,\cal_tmp[5]_carry__2_n_5 ,\cal_tmp[5]_carry__2_n_6 ,\cal_tmp[5]_carry__2_n_7 }),
        .S({\cal_tmp[5]_carry__2_i_1_n_0 ,\cal_tmp[5]_carry__2_i_2_n_0 ,\cal_tmp[5]_carry__2_i_3_n_0 ,\cal_tmp[5]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__2_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [15]),
        .O(\cal_tmp[5]_carry__2_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__2_i_2 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [14]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [15]),
        .O(\cal_tmp[5]_carry__2_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__2_i_3 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [13]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [14]),
        .O(\cal_tmp[5]_carry__2_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__2_i_4 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [12]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [13]),
        .O(\cal_tmp[5]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[5]_carry__3 
       (.CI(\cal_tmp[5]_carry__2_n_0 ),
        .CO({\NLW_cal_tmp[5]_carry__3_CO_UNCONNECTED [3:1],\loop[4].remd_tmp_reg[5][16]_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[4].remd_tmp_reg[5]_11 [16]}),
        .O(\NLW_cal_tmp[5]_carry__3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cal_tmp[5]_carry__3_i_1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__3_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [16]),
        .O(\cal_tmp[5]_carry__3_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_1 
       (.I0(\loop[4].divisor_tmp_reg[5]_10 [0]),
        .O(\cal_tmp[5]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry_i_2 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [3]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [4]),
        .O(\cal_tmp[5]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry_i_3 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [2]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [3]),
        .O(\cal_tmp[5]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry_i_4 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [1]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [2]),
        .O(\cal_tmp[5]_carry_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry_i_5 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [0]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [1]),
        .O(\cal_tmp[5]_carry_i_5_n_0 ));
  CARRY4 \cal_tmp[6]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[6]_carry_n_0 ,\cal_tmp[6]_carry_n_1 ,\cal_tmp[6]_carry_n_2 ,\cal_tmp[6]_carry_n_3 }),
        .CYINIT(\cal_tmp[6]_carry_i_1_n_0 ),
        .DI(\loop[5].remd_tmp_reg[6]_13 [3:0]),
        .O({\cal_tmp[6]_carry_n_4 ,\cal_tmp[6]_carry_n_5 ,\cal_tmp[6]_carry_n_6 ,\cal_tmp[6]_carry_n_7 }),
        .S({\cal_tmp[6]_carry_i_2_n_0 ,\cal_tmp[6]_carry_i_3_n_0 ,\cal_tmp[6]_carry_i_4_n_0 ,\cal_tmp[6]_carry_i_5_n_0 }));
  CARRY4 \cal_tmp[6]_carry__0 
       (.CI(\cal_tmp[6]_carry_n_0 ),
        .CO({\cal_tmp[6]_carry__0_n_0 ,\cal_tmp[6]_carry__0_n_1 ,\cal_tmp[6]_carry__0_n_2 ,\cal_tmp[6]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[5].remd_tmp_reg[6]_13 [7:4]),
        .O({\cal_tmp[6]_carry__0_n_4 ,\cal_tmp[6]_carry__0_n_5 ,\cal_tmp[6]_carry__0_n_6 ,\cal_tmp[6]_carry__0_n_7 }),
        .S({\cal_tmp[6]_carry__0_i_1_n_0 ,\cal_tmp[6]_carry__0_i_2_n_0 ,\cal_tmp[6]_carry__0_i_3_n_0 ,\cal_tmp[6]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__0_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [7]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [8]),
        .O(\cal_tmp[6]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__0_i_2 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [6]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [7]),
        .O(\cal_tmp[6]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__0_i_3 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [5]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [6]),
        .O(\cal_tmp[6]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__0_i_4 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [4]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [5]),
        .O(\cal_tmp[6]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[6]_carry__1 
       (.CI(\cal_tmp[6]_carry__0_n_0 ),
        .CO({\cal_tmp[6]_carry__1_n_0 ,\cal_tmp[6]_carry__1_n_1 ,\cal_tmp[6]_carry__1_n_2 ,\cal_tmp[6]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[5].remd_tmp_reg[6]_13 [11:8]),
        .O({\cal_tmp[6]_carry__1_n_4 ,\cal_tmp[6]_carry__1_n_5 ,\cal_tmp[6]_carry__1_n_6 ,\cal_tmp[6]_carry__1_n_7 }),
        .S({\cal_tmp[6]_carry__1_i_1_n_0 ,\cal_tmp[6]_carry__1_i_2_n_0 ,\cal_tmp[6]_carry__1_i_3_n_0 ,\cal_tmp[6]_carry__1_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__1_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [11]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [12]),
        .O(\cal_tmp[6]_carry__1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__1_i_2 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [10]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [11]),
        .O(\cal_tmp[6]_carry__1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__1_i_3 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [9]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [10]),
        .O(\cal_tmp[6]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__1_i_4 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [8]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [9]),
        .O(\cal_tmp[6]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[6]_carry__2 
       (.CI(\cal_tmp[6]_carry__1_n_0 ),
        .CO({\cal_tmp[6]_carry__2_n_0 ,\cal_tmp[6]_carry__2_n_1 ,\cal_tmp[6]_carry__2_n_2 ,\cal_tmp[6]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[5].remd_tmp_reg[6]_13 [15:12]),
        .O({\cal_tmp[6]_carry__2_n_4 ,\cal_tmp[6]_carry__2_n_5 ,\cal_tmp[6]_carry__2_n_6 ,\cal_tmp[6]_carry__2_n_7 }),
        .S({\cal_tmp[6]_carry__2_i_1_n_0 ,\cal_tmp[6]_carry__2_i_2_n_0 ,\cal_tmp[6]_carry__2_i_3_n_0 ,\cal_tmp[6]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__2_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [15]),
        .O(\cal_tmp[6]_carry__2_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__2_i_2 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [14]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [15]),
        .O(\cal_tmp[6]_carry__2_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__2_i_3 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [13]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [14]),
        .O(\cal_tmp[6]_carry__2_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__2_i_4 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [12]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [13]),
        .O(\cal_tmp[6]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[6]_carry__3 
       (.CI(\cal_tmp[6]_carry__2_n_0 ),
        .CO({\NLW_cal_tmp[6]_carry__3_CO_UNCONNECTED [3:1],\loop[5].remd_tmp_reg[6][16]_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[5].remd_tmp_reg[6]_13 [16]}),
        .O(\NLW_cal_tmp[6]_carry__3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cal_tmp[6]_carry__3_i_1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__3_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [16]),
        .O(\cal_tmp[6]_carry__3_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_1 
       (.I0(\loop[5].divisor_tmp_reg[6]_12 [0]),
        .O(\cal_tmp[6]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry_i_2 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [3]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [4]),
        .O(\cal_tmp[6]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry_i_3 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [2]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [3]),
        .O(\cal_tmp[6]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry_i_4 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [1]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [2]),
        .O(\cal_tmp[6]_carry_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry_i_5 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [0]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [1]),
        .O(\cal_tmp[6]_carry_i_5_n_0 ));
  CARRY4 \cal_tmp[7]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[7]_carry_n_0 ,\cal_tmp[7]_carry_n_1 ,\cal_tmp[7]_carry_n_2 ,\cal_tmp[7]_carry_n_3 }),
        .CYINIT(\cal_tmp[7]_carry_i_1_n_0 ),
        .DI(\loop[6].remd_tmp_reg[7]_15 [3:0]),
        .O({\cal_tmp[7]_carry_n_4 ,\cal_tmp[7]_carry_n_5 ,\cal_tmp[7]_carry_n_6 ,\cal_tmp[7]_carry_n_7 }),
        .S({\cal_tmp[7]_carry_i_2_n_0 ,\cal_tmp[7]_carry_i_3_n_0 ,\cal_tmp[7]_carry_i_4_n_0 ,\cal_tmp[7]_carry_i_5_n_0 }));
  CARRY4 \cal_tmp[7]_carry__0 
       (.CI(\cal_tmp[7]_carry_n_0 ),
        .CO({\cal_tmp[7]_carry__0_n_0 ,\cal_tmp[7]_carry__0_n_1 ,\cal_tmp[7]_carry__0_n_2 ,\cal_tmp[7]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[6].remd_tmp_reg[7]_15 [7:4]),
        .O({\cal_tmp[7]_carry__0_n_4 ,\cal_tmp[7]_carry__0_n_5 ,\cal_tmp[7]_carry__0_n_6 ,\cal_tmp[7]_carry__0_n_7 }),
        .S({\cal_tmp[7]_carry__0_i_1_n_0 ,\cal_tmp[7]_carry__0_i_2_n_0 ,\cal_tmp[7]_carry__0_i_3_n_0 ,\cal_tmp[7]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__0_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [7]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [8]),
        .O(\cal_tmp[7]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__0_i_2 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [6]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [7]),
        .O(\cal_tmp[7]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__0_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [5]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [6]),
        .O(\cal_tmp[7]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__0_i_4 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [4]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [5]),
        .O(\cal_tmp[7]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[7]_carry__1 
       (.CI(\cal_tmp[7]_carry__0_n_0 ),
        .CO({\cal_tmp[7]_carry__1_n_0 ,\cal_tmp[7]_carry__1_n_1 ,\cal_tmp[7]_carry__1_n_2 ,\cal_tmp[7]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[6].remd_tmp_reg[7]_15 [11:8]),
        .O({\cal_tmp[7]_carry__1_n_4 ,\cal_tmp[7]_carry__1_n_5 ,\cal_tmp[7]_carry__1_n_6 ,\cal_tmp[7]_carry__1_n_7 }),
        .S({\cal_tmp[7]_carry__1_i_1_n_0 ,\cal_tmp[7]_carry__1_i_2_n_0 ,\cal_tmp[7]_carry__1_i_3_n_0 ,\cal_tmp[7]_carry__1_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__1_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [11]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [12]),
        .O(\cal_tmp[7]_carry__1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__1_i_2 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [10]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [11]),
        .O(\cal_tmp[7]_carry__1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__1_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [9]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [10]),
        .O(\cal_tmp[7]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__1_i_4 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [8]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [9]),
        .O(\cal_tmp[7]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[7]_carry__2 
       (.CI(\cal_tmp[7]_carry__1_n_0 ),
        .CO({\cal_tmp[7]_carry__2_n_0 ,\cal_tmp[7]_carry__2_n_1 ,\cal_tmp[7]_carry__2_n_2 ,\cal_tmp[7]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[6].remd_tmp_reg[7]_15 [15:12]),
        .O({\cal_tmp[7]_carry__2_n_4 ,\cal_tmp[7]_carry__2_n_5 ,\cal_tmp[7]_carry__2_n_6 ,\cal_tmp[7]_carry__2_n_7 }),
        .S({\cal_tmp[7]_carry__2_i_1_n_0 ,\cal_tmp[7]_carry__2_i_2_n_0 ,\cal_tmp[7]_carry__2_i_3_n_0 ,\cal_tmp[7]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__2_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [15]),
        .O(\cal_tmp[7]_carry__2_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__2_i_2 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [14]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [15]),
        .O(\cal_tmp[7]_carry__2_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__2_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [13]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [14]),
        .O(\cal_tmp[7]_carry__2_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__2_i_4 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [12]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [13]),
        .O(\cal_tmp[7]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[7]_carry__3 
       (.CI(\cal_tmp[7]_carry__2_n_0 ),
        .CO({\NLW_cal_tmp[7]_carry__3_CO_UNCONNECTED [3:1],\loop[6].remd_tmp_reg[7][16]_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[6].remd_tmp_reg[7]_15 [16]}),
        .O(\NLW_cal_tmp[7]_carry__3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cal_tmp[7]_carry__3_i_1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__3_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [16]),
        .O(\cal_tmp[7]_carry__3_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_1 
       (.I0(\loop[6].divisor_tmp_reg[7]_14 [0]),
        .O(\cal_tmp[7]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry_i_2 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [3]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [4]),
        .O(\cal_tmp[7]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [2]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [3]),
        .O(\cal_tmp[7]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry_i_4 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [1]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [2]),
        .O(\cal_tmp[7]_carry_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry_i_5 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [0]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [1]),
        .O(\cal_tmp[7]_carry_i_5_n_0 ));
  CARRY4 \cal_tmp[8]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[8]_carry_n_0 ,\cal_tmp[8]_carry_n_1 ,\cal_tmp[8]_carry_n_2 ,\cal_tmp[8]_carry_n_3 }),
        .CYINIT(\cal_tmp[8]_carry_i_1_n_0 ),
        .DI(\loop[7].remd_tmp_reg[8]_17 [3:0]),
        .O({\cal_tmp[8]_carry_n_4 ,\cal_tmp[8]_carry_n_5 ,\cal_tmp[8]_carry_n_6 ,\cal_tmp[8]_carry_n_7 }),
        .S({\cal_tmp[8]_carry_i_2_n_0 ,\cal_tmp[8]_carry_i_3_n_0 ,\cal_tmp[8]_carry_i_4_n_0 ,\cal_tmp[8]_carry_i_5_n_0 }));
  CARRY4 \cal_tmp[8]_carry__0 
       (.CI(\cal_tmp[8]_carry_n_0 ),
        .CO({\cal_tmp[8]_carry__0_n_0 ,\cal_tmp[8]_carry__0_n_1 ,\cal_tmp[8]_carry__0_n_2 ,\cal_tmp[8]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[7].remd_tmp_reg[8]_17 [7:4]),
        .O({\cal_tmp[8]_carry__0_n_4 ,\cal_tmp[8]_carry__0_n_5 ,\cal_tmp[8]_carry__0_n_6 ,\cal_tmp[8]_carry__0_n_7 }),
        .S({\cal_tmp[8]_carry__0_i_1_n_0 ,\cal_tmp[8]_carry__0_i_2_n_0 ,\cal_tmp[8]_carry__0_i_3_n_0 ,\cal_tmp[8]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__0_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [7]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [8]),
        .O(\cal_tmp[8]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__0_i_2 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [6]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [7]),
        .O(\cal_tmp[8]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__0_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [5]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [6]),
        .O(\cal_tmp[8]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__0_i_4 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [4]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [5]),
        .O(\cal_tmp[8]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[8]_carry__1 
       (.CI(\cal_tmp[8]_carry__0_n_0 ),
        .CO({\cal_tmp[8]_carry__1_n_0 ,\cal_tmp[8]_carry__1_n_1 ,\cal_tmp[8]_carry__1_n_2 ,\cal_tmp[8]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[7].remd_tmp_reg[8]_17 [11:8]),
        .O({\cal_tmp[8]_carry__1_n_4 ,\cal_tmp[8]_carry__1_n_5 ,\cal_tmp[8]_carry__1_n_6 ,\cal_tmp[8]_carry__1_n_7 }),
        .S({\cal_tmp[8]_carry__1_i_1_n_0 ,\cal_tmp[8]_carry__1_i_2_n_0 ,\cal_tmp[8]_carry__1_i_3_n_0 ,\cal_tmp[8]_carry__1_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__1_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [11]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [12]),
        .O(\cal_tmp[8]_carry__1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__1_i_2 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [10]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [11]),
        .O(\cal_tmp[8]_carry__1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__1_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [9]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [10]),
        .O(\cal_tmp[8]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__1_i_4 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [8]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [9]),
        .O(\cal_tmp[8]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[8]_carry__2 
       (.CI(\cal_tmp[8]_carry__1_n_0 ),
        .CO({\cal_tmp[8]_carry__2_n_0 ,\cal_tmp[8]_carry__2_n_1 ,\cal_tmp[8]_carry__2_n_2 ,\cal_tmp[8]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[7].remd_tmp_reg[8]_17 [15:12]),
        .O({\cal_tmp[8]_carry__2_n_4 ,\cal_tmp[8]_carry__2_n_5 ,\cal_tmp[8]_carry__2_n_6 ,\cal_tmp[8]_carry__2_n_7 }),
        .S({\cal_tmp[8]_carry__2_i_1_n_0 ,\cal_tmp[8]_carry__2_i_2_n_0 ,\cal_tmp[8]_carry__2_i_3_n_0 ,\cal_tmp[8]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__2_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [15]),
        .O(\cal_tmp[8]_carry__2_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__2_i_2 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [14]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [15]),
        .O(\cal_tmp[8]_carry__2_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__2_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [13]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [14]),
        .O(\cal_tmp[8]_carry__2_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__2_i_4 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [12]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [13]),
        .O(\cal_tmp[8]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[8]_carry__3 
       (.CI(\cal_tmp[8]_carry__2_n_0 ),
        .CO({\NLW_cal_tmp[8]_carry__3_CO_UNCONNECTED [3:1],\loop[7].remd_tmp_reg[8][16]_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[7].remd_tmp_reg[8]_17 [16]}),
        .O(\NLW_cal_tmp[8]_carry__3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cal_tmp[8]_carry__3_i_1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__3_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [16]),
        .O(\cal_tmp[8]_carry__3_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_1 
       (.I0(\loop[7].divisor_tmp_reg[8]_16 [0]),
        .O(\cal_tmp[8]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry_i_2 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [3]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [4]),
        .O(\cal_tmp[8]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [2]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [3]),
        .O(\cal_tmp[8]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry_i_4 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [1]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [2]),
        .O(\cal_tmp[8]_carry_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry_i_5 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [0]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [1]),
        .O(\cal_tmp[8]_carry_i_5_n_0 ));
  CARRY4 \cal_tmp[9]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[9]_carry_n_0 ,\cal_tmp[9]_carry_n_1 ,\cal_tmp[9]_carry_n_2 ,\cal_tmp[9]_carry_n_3 }),
        .CYINIT(\cal_tmp[9]_carry_i_1_n_0 ),
        .DI(\loop[8].remd_tmp_reg[9]_19 [3:0]),
        .O({\cal_tmp[9]_carry_n_4 ,\cal_tmp[9]_carry_n_5 ,\cal_tmp[9]_carry_n_6 ,\cal_tmp[9]_carry_n_7 }),
        .S({\cal_tmp[9]_carry_i_2_n_0 ,\cal_tmp[9]_carry_i_3_n_0 ,\cal_tmp[9]_carry_i_4_n_0 ,\cal_tmp[9]_carry_i_5_n_0 }));
  CARRY4 \cal_tmp[9]_carry__0 
       (.CI(\cal_tmp[9]_carry_n_0 ),
        .CO({\cal_tmp[9]_carry__0_n_0 ,\cal_tmp[9]_carry__0_n_1 ,\cal_tmp[9]_carry__0_n_2 ,\cal_tmp[9]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[8].remd_tmp_reg[9]_19 [7:4]),
        .O({\cal_tmp[9]_carry__0_n_4 ,\cal_tmp[9]_carry__0_n_5 ,\cal_tmp[9]_carry__0_n_6 ,\cal_tmp[9]_carry__0_n_7 }),
        .S({\cal_tmp[9]_carry__0_i_1_n_0 ,\cal_tmp[9]_carry__0_i_2_n_0 ,\cal_tmp[9]_carry__0_i_3_n_0 ,\cal_tmp[9]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__0_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [7]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [8]),
        .O(\cal_tmp[9]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__0_i_2 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [6]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [7]),
        .O(\cal_tmp[9]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__0_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [5]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [6]),
        .O(\cal_tmp[9]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__0_i_4 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [4]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [5]),
        .O(\cal_tmp[9]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[9]_carry__1 
       (.CI(\cal_tmp[9]_carry__0_n_0 ),
        .CO({\cal_tmp[9]_carry__1_n_0 ,\cal_tmp[9]_carry__1_n_1 ,\cal_tmp[9]_carry__1_n_2 ,\cal_tmp[9]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[8].remd_tmp_reg[9]_19 [11:8]),
        .O({\cal_tmp[9]_carry__1_n_4 ,\cal_tmp[9]_carry__1_n_5 ,\cal_tmp[9]_carry__1_n_6 ,\cal_tmp[9]_carry__1_n_7 }),
        .S({\cal_tmp[9]_carry__1_i_1_n_0 ,\cal_tmp[9]_carry__1_i_2_n_0 ,\cal_tmp[9]_carry__1_i_3_n_0 ,\cal_tmp[9]_carry__1_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__1_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [11]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [12]),
        .O(\cal_tmp[9]_carry__1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__1_i_2 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [10]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [11]),
        .O(\cal_tmp[9]_carry__1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__1_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [9]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [10]),
        .O(\cal_tmp[9]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__1_i_4 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [8]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [9]),
        .O(\cal_tmp[9]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[9]_carry__2 
       (.CI(\cal_tmp[9]_carry__1_n_0 ),
        .CO({\cal_tmp[9]_carry__2_n_0 ,\cal_tmp[9]_carry__2_n_1 ,\cal_tmp[9]_carry__2_n_2 ,\cal_tmp[9]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[8].remd_tmp_reg[9]_19 [15:12]),
        .O({\cal_tmp[9]_carry__2_n_4 ,\cal_tmp[9]_carry__2_n_5 ,\cal_tmp[9]_carry__2_n_6 ,\cal_tmp[9]_carry__2_n_7 }),
        .S({\cal_tmp[9]_carry__2_i_1_n_0 ,\cal_tmp[9]_carry__2_i_2_n_0 ,\cal_tmp[9]_carry__2_i_3_n_0 ,\cal_tmp[9]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__2_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [15]),
        .O(\cal_tmp[9]_carry__2_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__2_i_2 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [14]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [15]),
        .O(\cal_tmp[9]_carry__2_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__2_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [13]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [14]),
        .O(\cal_tmp[9]_carry__2_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__2_i_4 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [12]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [13]),
        .O(\cal_tmp[9]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[9]_carry__3 
       (.CI(\cal_tmp[9]_carry__2_n_0 ),
        .CO({\NLW_cal_tmp[9]_carry__3_CO_UNCONNECTED [3:1],\loop[8].remd_tmp_reg[9][16]_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[8].remd_tmp_reg[9]_19 [16]}),
        .O(\NLW_cal_tmp[9]_carry__3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cal_tmp[9]_carry__3_i_1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__3_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [16]),
        .O(\cal_tmp[9]_carry__3_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_1 
       (.I0(\loop[8].divisor_tmp_reg[9]_18 [0]),
        .O(\cal_tmp[9]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry_i_2 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [3]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [4]),
        .O(\cal_tmp[9]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [2]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [3]),
        .O(\cal_tmp[9]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry_i_4 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [1]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [2]),
        .O(\cal_tmp[9]_carry_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry_i_5 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [0]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [1]),
        .O(\cal_tmp[9]_carry_i_5_n_0 ));
  FDRE \divisor_tmp_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_1 [0]),
        .Q(\divisor_tmp_reg[0][15]_0 [0]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_1 [10]),
        .Q(\divisor_tmp_reg[0][15]_0 [10]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_1 [11]),
        .Q(\divisor_tmp_reg[0][15]_0 [11]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_1 [12]),
        .Q(\divisor_tmp_reg[0][15]_0 [12]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_1 [13]),
        .Q(\divisor_tmp_reg[0][15]_0 [13]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_1 [14]),
        .Q(\divisor_tmp_reg[0][15]_0 [14]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_1 [15]),
        .Q(\divisor_tmp_reg[0][15]_0 [15]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_1 [1]),
        .Q(\divisor_tmp_reg[0][15]_0 [1]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_1 [2]),
        .Q(\divisor_tmp_reg[0][15]_0 [2]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_1 [3]),
        .Q(\divisor_tmp_reg[0][15]_0 [3]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_1 [4]),
        .Q(\divisor_tmp_reg[0][15]_0 [4]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_1 [5]),
        .Q(\divisor_tmp_reg[0][15]_0 [5]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_1 [6]),
        .Q(\divisor_tmp_reg[0][15]_0 [6]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_1 [7]),
        .Q(\divisor_tmp_reg[0][15]_0 [7]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_1 [8]),
        .Q(\divisor_tmp_reg[0][15]_0 [8]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_1 [9]),
        .Q(\divisor_tmp_reg[0][15]_0 [9]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_0 [0]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_0 [10]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [10]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_0 [11]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [11]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_0 [12]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [12]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_0 [13]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [13]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_0 [14]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [14]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_0 [15]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [15]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_0 [1]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_0 [2]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_0 [3]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_0 [4]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_0 [5]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_0 [6]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_0 [7]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [7]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_0 [8]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [8]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_0 [9]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h55555554)) 
    \loop[0].remd_tmp[1][15]_i_1 
       (.I0(p_2_out),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\loop[0].remd_tmp_reg[1][0]_0 ),
        .O(\loop[0].remd_tmp[1][15]_i_1_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor_tmp_reg[0][15]_0 [0]),
        .Q(\loop[0].remd_tmp_reg[1]_3 [0]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].remd_tmp_reg[1][12]_i_1_n_6 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [10]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].remd_tmp_reg[1][12]_i_1_n_5 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [11]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].remd_tmp_reg[1][12]_i_1_n_4 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [12]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_0 ));
  CARRY4 \loop[0].remd_tmp_reg[1][12]_i_1 
       (.CI(\loop[0].remd_tmp_reg[1][8]_i_1_n_0 ),
        .CO({\loop[0].remd_tmp_reg[1][12]_i_1_n_0 ,\loop[0].remd_tmp_reg[1][12]_i_1_n_1 ,\loop[0].remd_tmp_reg[1][12]_i_1_n_2 ,\loop[0].remd_tmp_reg[1][12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop[0].remd_tmp_reg[1][12]_i_1_n_4 ,\loop[0].remd_tmp_reg[1][12]_i_1_n_5 ,\loop[0].remd_tmp_reg[1][12]_i_1_n_6 ,\loop[0].remd_tmp_reg[1][12]_i_1_n_7 }),
        .S(\loop[0].remd_tmp_reg[1][12]_0 ));
  FDRE \loop[0].remd_tmp_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].remd_tmp_reg[1][15]_i_2_n_7 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [13]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].remd_tmp_reg[1][15]_i_2_n_6 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [14]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].remd_tmp_reg[1][15]_i_2_n_5 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [15]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_0 ));
  CARRY4 \loop[0].remd_tmp_reg[1][15]_i_2 
       (.CI(\loop[0].remd_tmp_reg[1][12]_i_1_n_0 ),
        .CO({p_2_out,\NLW_loop[0].remd_tmp_reg[1][15]_i_2_CO_UNCONNECTED [2],\loop[0].remd_tmp_reg[1][15]_i_2_n_2 ,\loop[0].remd_tmp_reg[1][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop[0].remd_tmp_reg[1][15]_i_2_O_UNCONNECTED [3],\loop[0].remd_tmp_reg[1][15]_i_2_n_5 ,\loop[0].remd_tmp_reg[1][15]_i_2_n_6 ,\loop[0].remd_tmp_reg[1][15]_i_2_n_7 }),
        .S({1'b1,\loop[0].remd_tmp_reg[1][15]_0 }));
  FDRE \loop[0].remd_tmp_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].remd_tmp_reg[1][4]_i_1_n_7 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [1]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].remd_tmp_reg[1][4]_i_1_n_6 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [2]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].remd_tmp_reg[1][4]_i_1_n_5 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [3]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].remd_tmp_reg[1][4]_i_1_n_4 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [4]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_0 ));
  CARRY4 \loop[0].remd_tmp_reg[1][4]_i_1 
       (.CI(1'b0),
        .CO({\loop[0].remd_tmp_reg[1][4]_i_1_n_0 ,\loop[0].remd_tmp_reg[1][4]_i_1_n_1 ,\loop[0].remd_tmp_reg[1][4]_i_1_n_2 ,\loop[0].remd_tmp_reg[1][4]_i_1_n_3 }),
        .CYINIT(\loop[0].remd_tmp_reg[1][4]_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop[0].remd_tmp_reg[1][4]_i_1_n_4 ,\loop[0].remd_tmp_reg[1][4]_i_1_n_5 ,\loop[0].remd_tmp_reg[1][4]_i_1_n_6 ,\loop[0].remd_tmp_reg[1][4]_i_1_n_7 }),
        .S(S));
  FDRE \loop[0].remd_tmp_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].remd_tmp_reg[1][8]_i_1_n_7 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [5]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].remd_tmp_reg[1][8]_i_1_n_6 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [6]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].remd_tmp_reg[1][8]_i_1_n_5 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [7]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].remd_tmp_reg[1][8]_i_1_n_4 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [8]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_0 ));
  CARRY4 \loop[0].remd_tmp_reg[1][8]_i_1 
       (.CI(\loop[0].remd_tmp_reg[1][4]_i_1_n_0 ),
        .CO({\loop[0].remd_tmp_reg[1][8]_i_1_n_0 ,\loop[0].remd_tmp_reg[1][8]_i_1_n_1 ,\loop[0].remd_tmp_reg[1][8]_i_1_n_2 ,\loop[0].remd_tmp_reg[1][8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop[0].remd_tmp_reg[1][8]_i_1_n_4 ,\loop[0].remd_tmp_reg[1][8]_i_1_n_5 ,\loop[0].remd_tmp_reg[1][8]_i_1_n_6 ,\loop[0].remd_tmp_reg[1][8]_i_1_n_7 }),
        .S(\loop[0].remd_tmp_reg[1][8]_0 ));
  FDRE \loop[0].remd_tmp_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].remd_tmp_reg[1][12]_i_1_n_7 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [9]),
        .R(\loop[0].remd_tmp[1][15]_i_1_n_0 ));
  FDRE \loop[10].divisor_tmp_reg[11][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].divisor_tmp_reg[10]_20 [0]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [0]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].divisor_tmp_reg[10]_20 [10]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [10]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].divisor_tmp_reg[10]_20 [11]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [11]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].divisor_tmp_reg[10]_20 [12]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [12]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].divisor_tmp_reg[10]_20 [13]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [13]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].divisor_tmp_reg[10]_20 [14]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [14]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].divisor_tmp_reg[10]_20 [15]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [15]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].divisor_tmp_reg[10]_20 [1]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [1]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].divisor_tmp_reg[10]_20 [2]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [2]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].divisor_tmp_reg[10]_20 [3]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [3]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].divisor_tmp_reg[10]_20 [4]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [4]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].divisor_tmp_reg[10]_20 [5]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [5]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].divisor_tmp_reg[10]_20 [6]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [6]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].divisor_tmp_reg[10]_20 [7]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [7]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].divisor_tmp_reg[10]_20 [8]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [8]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].divisor_tmp_reg[10]_20 [9]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[10].remd_tmp[11][0]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10][16]_0 ),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [0]),
        .O(\loop[10].remd_tmp[11][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][10]_i_1 
       (.I0(\cal_tmp[10]_carry__1_n_6 ),
        .I1(\loop[9].remd_tmp_reg[10][16]_0 ),
        .I2(\loop[9].remd_tmp_reg[10]_21 [9]),
        .O(\loop[10].remd_tmp[11][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][11]_i_1 
       (.I0(\cal_tmp[10]_carry__1_n_5 ),
        .I1(\loop[9].remd_tmp_reg[10][16]_0 ),
        .I2(\loop[9].remd_tmp_reg[10]_21 [10]),
        .O(\loop[10].remd_tmp[11][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][12]_i_1 
       (.I0(\cal_tmp[10]_carry__1_n_4 ),
        .I1(\loop[9].remd_tmp_reg[10][16]_0 ),
        .I2(\loop[9].remd_tmp_reg[10]_21 [11]),
        .O(\loop[10].remd_tmp[11][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][13]_i_1 
       (.I0(\cal_tmp[10]_carry__2_n_7 ),
        .I1(\loop[9].remd_tmp_reg[10][16]_0 ),
        .I2(\loop[9].remd_tmp_reg[10]_21 [12]),
        .O(\loop[10].remd_tmp[11][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][14]_i_1 
       (.I0(\cal_tmp[10]_carry__2_n_6 ),
        .I1(\loop[9].remd_tmp_reg[10][16]_0 ),
        .I2(\loop[9].remd_tmp_reg[10]_21 [13]),
        .O(\loop[10].remd_tmp[11][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][15]_i_1 
       (.I0(\cal_tmp[10]_carry__2_n_5 ),
        .I1(\loop[9].remd_tmp_reg[10][16]_0 ),
        .I2(\loop[9].remd_tmp_reg[10]_21 [14]),
        .O(\loop[10].remd_tmp[11][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][16]_i_1 
       (.I0(\cal_tmp[10]_carry__2_n_4 ),
        .I1(\loop[9].remd_tmp_reg[10][16]_0 ),
        .I2(\loop[9].remd_tmp_reg[10]_21 [15]),
        .O(\loop[10].remd_tmp[11][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][1]_i_1 
       (.I0(\cal_tmp[10]_carry_n_7 ),
        .I1(\loop[9].remd_tmp_reg[10][16]_0 ),
        .I2(\loop[9].remd_tmp_reg[10]_21 [0]),
        .O(\loop[10].remd_tmp[11][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][2]_i_1 
       (.I0(\cal_tmp[10]_carry_n_6 ),
        .I1(\loop[9].remd_tmp_reg[10][16]_0 ),
        .I2(\loop[9].remd_tmp_reg[10]_21 [1]),
        .O(\loop[10].remd_tmp[11][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][3]_i_1 
       (.I0(\cal_tmp[10]_carry_n_5 ),
        .I1(\loop[9].remd_tmp_reg[10][16]_0 ),
        .I2(\loop[9].remd_tmp_reg[10]_21 [2]),
        .O(\loop[10].remd_tmp[11][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][4]_i_1 
       (.I0(\cal_tmp[10]_carry_n_4 ),
        .I1(\loop[9].remd_tmp_reg[10][16]_0 ),
        .I2(\loop[9].remd_tmp_reg[10]_21 [3]),
        .O(\loop[10].remd_tmp[11][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][5]_i_1 
       (.I0(\cal_tmp[10]_carry__0_n_7 ),
        .I1(\loop[9].remd_tmp_reg[10][16]_0 ),
        .I2(\loop[9].remd_tmp_reg[10]_21 [4]),
        .O(\loop[10].remd_tmp[11][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][6]_i_1 
       (.I0(\cal_tmp[10]_carry__0_n_6 ),
        .I1(\loop[9].remd_tmp_reg[10][16]_0 ),
        .I2(\loop[9].remd_tmp_reg[10]_21 [5]),
        .O(\loop[10].remd_tmp[11][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][7]_i_1 
       (.I0(\cal_tmp[10]_carry__0_n_5 ),
        .I1(\loop[9].remd_tmp_reg[10][16]_0 ),
        .I2(\loop[9].remd_tmp_reg[10]_21 [6]),
        .O(\loop[10].remd_tmp[11][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][8]_i_1 
       (.I0(\cal_tmp[10]_carry__0_n_4 ),
        .I1(\loop[9].remd_tmp_reg[10][16]_0 ),
        .I2(\loop[9].remd_tmp_reg[10]_21 [7]),
        .O(\loop[10].remd_tmp[11][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][9]_i_1 
       (.I0(\cal_tmp[10]_carry__1_n_7 ),
        .I1(\loop[9].remd_tmp_reg[10][16]_0 ),
        .I2(\loop[9].remd_tmp_reg[10]_21 [8]),
        .O(\loop[10].remd_tmp[11][9]_i_1_n_0 ));
  FDRE \loop[10].remd_tmp_reg[11][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].remd_tmp[11][0]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [0]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].remd_tmp[11][10]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [10]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].remd_tmp[11][11]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [11]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].remd_tmp[11][12]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [12]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].remd_tmp[11][13]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [13]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].remd_tmp[11][14]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [14]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].remd_tmp[11][15]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [15]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].remd_tmp[11][16]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [16]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].remd_tmp[11][1]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [1]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].remd_tmp[11][2]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [2]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].remd_tmp[11][3]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [3]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].remd_tmp[11][4]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [4]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].remd_tmp[11][5]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [5]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].remd_tmp[11][6]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [6]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].remd_tmp[11][7]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [7]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].remd_tmp[11][8]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [8]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].remd_tmp[11][9]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [9]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].divisor_tmp_reg[11]_22 [0]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [0]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].divisor_tmp_reg[11]_22 [10]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [10]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].divisor_tmp_reg[11]_22 [11]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [11]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].divisor_tmp_reg[11]_22 [12]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [12]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].divisor_tmp_reg[11]_22 [13]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [13]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].divisor_tmp_reg[11]_22 [14]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [14]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].divisor_tmp_reg[11]_22 [15]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [15]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].divisor_tmp_reg[11]_22 [1]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [1]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].divisor_tmp_reg[11]_22 [2]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [2]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].divisor_tmp_reg[11]_22 [3]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [3]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].divisor_tmp_reg[11]_22 [4]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [4]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].divisor_tmp_reg[11]_22 [5]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [5]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].divisor_tmp_reg[11]_22 [6]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [6]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].divisor_tmp_reg[11]_22 [7]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [7]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].divisor_tmp_reg[11]_22 [8]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [8]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[10].divisor_tmp_reg[11]_22 [9]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[11].remd_tmp[12][0]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11][16]_0 ),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [0]),
        .O(\loop[11].remd_tmp[12][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][10]_i_1 
       (.I0(\cal_tmp[11]_carry__1_n_6 ),
        .I1(\loop[10].remd_tmp_reg[11][16]_0 ),
        .I2(\loop[10].remd_tmp_reg[11]_23 [9]),
        .O(\loop[11].remd_tmp[12][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][11]_i_1 
       (.I0(\cal_tmp[11]_carry__1_n_5 ),
        .I1(\loop[10].remd_tmp_reg[11][16]_0 ),
        .I2(\loop[10].remd_tmp_reg[11]_23 [10]),
        .O(\loop[11].remd_tmp[12][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][12]_i_1 
       (.I0(\cal_tmp[11]_carry__1_n_4 ),
        .I1(\loop[10].remd_tmp_reg[11][16]_0 ),
        .I2(\loop[10].remd_tmp_reg[11]_23 [11]),
        .O(\loop[11].remd_tmp[12][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][13]_i_1 
       (.I0(\cal_tmp[11]_carry__2_n_7 ),
        .I1(\loop[10].remd_tmp_reg[11][16]_0 ),
        .I2(\loop[10].remd_tmp_reg[11]_23 [12]),
        .O(\loop[11].remd_tmp[12][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][14]_i_1 
       (.I0(\cal_tmp[11]_carry__2_n_6 ),
        .I1(\loop[10].remd_tmp_reg[11][16]_0 ),
        .I2(\loop[10].remd_tmp_reg[11]_23 [13]),
        .O(\loop[11].remd_tmp[12][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][15]_i_1 
       (.I0(\cal_tmp[11]_carry__2_n_5 ),
        .I1(\loop[10].remd_tmp_reg[11][16]_0 ),
        .I2(\loop[10].remd_tmp_reg[11]_23 [14]),
        .O(\loop[11].remd_tmp[12][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][16]_i_1 
       (.I0(\cal_tmp[11]_carry__2_n_4 ),
        .I1(\loop[10].remd_tmp_reg[11][16]_0 ),
        .I2(\loop[10].remd_tmp_reg[11]_23 [15]),
        .O(\loop[11].remd_tmp[12][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][1]_i_1 
       (.I0(\cal_tmp[11]_carry_n_7 ),
        .I1(\loop[10].remd_tmp_reg[11][16]_0 ),
        .I2(\loop[10].remd_tmp_reg[11]_23 [0]),
        .O(\loop[11].remd_tmp[12][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][2]_i_1 
       (.I0(\cal_tmp[11]_carry_n_6 ),
        .I1(\loop[10].remd_tmp_reg[11][16]_0 ),
        .I2(\loop[10].remd_tmp_reg[11]_23 [1]),
        .O(\loop[11].remd_tmp[12][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][3]_i_1 
       (.I0(\cal_tmp[11]_carry_n_5 ),
        .I1(\loop[10].remd_tmp_reg[11][16]_0 ),
        .I2(\loop[10].remd_tmp_reg[11]_23 [2]),
        .O(\loop[11].remd_tmp[12][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][4]_i_1 
       (.I0(\cal_tmp[11]_carry_n_4 ),
        .I1(\loop[10].remd_tmp_reg[11][16]_0 ),
        .I2(\loop[10].remd_tmp_reg[11]_23 [3]),
        .O(\loop[11].remd_tmp[12][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][5]_i_1 
       (.I0(\cal_tmp[11]_carry__0_n_7 ),
        .I1(\loop[10].remd_tmp_reg[11][16]_0 ),
        .I2(\loop[10].remd_tmp_reg[11]_23 [4]),
        .O(\loop[11].remd_tmp[12][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][6]_i_1 
       (.I0(\cal_tmp[11]_carry__0_n_6 ),
        .I1(\loop[10].remd_tmp_reg[11][16]_0 ),
        .I2(\loop[10].remd_tmp_reg[11]_23 [5]),
        .O(\loop[11].remd_tmp[12][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][7]_i_1 
       (.I0(\cal_tmp[11]_carry__0_n_5 ),
        .I1(\loop[10].remd_tmp_reg[11][16]_0 ),
        .I2(\loop[10].remd_tmp_reg[11]_23 [6]),
        .O(\loop[11].remd_tmp[12][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][8]_i_1 
       (.I0(\cal_tmp[11]_carry__0_n_4 ),
        .I1(\loop[10].remd_tmp_reg[11][16]_0 ),
        .I2(\loop[10].remd_tmp_reg[11]_23 [7]),
        .O(\loop[11].remd_tmp[12][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][9]_i_1 
       (.I0(\cal_tmp[11]_carry__1_n_7 ),
        .I1(\loop[10].remd_tmp_reg[11][16]_0 ),
        .I2(\loop[10].remd_tmp_reg[11]_23 [8]),
        .O(\loop[11].remd_tmp[12][9]_i_1_n_0 ));
  FDRE \loop[11].remd_tmp_reg[12][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].remd_tmp[12][0]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [0]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].remd_tmp[12][10]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [10]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].remd_tmp[12][11]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [11]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].remd_tmp[12][12]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [12]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].remd_tmp[12][13]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [13]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].remd_tmp[12][14]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [14]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].remd_tmp[12][15]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [15]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].remd_tmp[12][16]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [16]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].remd_tmp[12][1]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [1]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].remd_tmp[12][2]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [2]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].remd_tmp[12][3]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [3]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].remd_tmp[12][4]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [4]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].remd_tmp[12][5]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [5]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].remd_tmp[12][6]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [6]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].remd_tmp[12][7]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [7]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].remd_tmp[12][8]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [8]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].remd_tmp[12][9]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [9]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].divisor_tmp_reg[12]_24 [0]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [0]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].divisor_tmp_reg[12]_24 [10]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [10]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].divisor_tmp_reg[12]_24 [11]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [11]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].divisor_tmp_reg[12]_24 [12]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [12]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].divisor_tmp_reg[12]_24 [13]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [13]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].divisor_tmp_reg[12]_24 [14]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [14]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].divisor_tmp_reg[12]_24 [15]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [15]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].divisor_tmp_reg[12]_24 [1]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [1]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].divisor_tmp_reg[12]_24 [2]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [2]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].divisor_tmp_reg[12]_24 [3]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [3]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].divisor_tmp_reg[12]_24 [4]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [4]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].divisor_tmp_reg[12]_24 [5]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [5]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].divisor_tmp_reg[12]_24 [6]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [6]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].divisor_tmp_reg[12]_24 [7]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [7]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].divisor_tmp_reg[12]_24 [8]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [8]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[11].divisor_tmp_reg[12]_24 [9]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[12].remd_tmp[13][0]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12][16]_0 ),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [0]),
        .O(\loop[12].remd_tmp[13][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][10]_i_1 
       (.I0(\cal_tmp[12]_carry__1_n_6 ),
        .I1(\loop[11].remd_tmp_reg[12][16]_0 ),
        .I2(\loop[11].remd_tmp_reg[12]_25 [9]),
        .O(\loop[12].remd_tmp[13][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][11]_i_1 
       (.I0(\cal_tmp[12]_carry__1_n_5 ),
        .I1(\loop[11].remd_tmp_reg[12][16]_0 ),
        .I2(\loop[11].remd_tmp_reg[12]_25 [10]),
        .O(\loop[12].remd_tmp[13][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][12]_i_1 
       (.I0(\cal_tmp[12]_carry__1_n_4 ),
        .I1(\loop[11].remd_tmp_reg[12][16]_0 ),
        .I2(\loop[11].remd_tmp_reg[12]_25 [11]),
        .O(\loop[12].remd_tmp[13][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][13]_i_1 
       (.I0(\cal_tmp[12]_carry__2_n_7 ),
        .I1(\loop[11].remd_tmp_reg[12][16]_0 ),
        .I2(\loop[11].remd_tmp_reg[12]_25 [12]),
        .O(\loop[12].remd_tmp[13][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][14]_i_1 
       (.I0(\cal_tmp[12]_carry__2_n_6 ),
        .I1(\loop[11].remd_tmp_reg[12][16]_0 ),
        .I2(\loop[11].remd_tmp_reg[12]_25 [13]),
        .O(\loop[12].remd_tmp[13][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][15]_i_1 
       (.I0(\cal_tmp[12]_carry__2_n_5 ),
        .I1(\loop[11].remd_tmp_reg[12][16]_0 ),
        .I2(\loop[11].remd_tmp_reg[12]_25 [14]),
        .O(\loop[12].remd_tmp[13][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][16]_i_1 
       (.I0(\cal_tmp[12]_carry__2_n_4 ),
        .I1(\loop[11].remd_tmp_reg[12][16]_0 ),
        .I2(\loop[11].remd_tmp_reg[12]_25 [15]),
        .O(\loop[12].remd_tmp[13][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][1]_i_1 
       (.I0(\cal_tmp[12]_carry_n_7 ),
        .I1(\loop[11].remd_tmp_reg[12][16]_0 ),
        .I2(\loop[11].remd_tmp_reg[12]_25 [0]),
        .O(\loop[12].remd_tmp[13][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][2]_i_1 
       (.I0(\cal_tmp[12]_carry_n_6 ),
        .I1(\loop[11].remd_tmp_reg[12][16]_0 ),
        .I2(\loop[11].remd_tmp_reg[12]_25 [1]),
        .O(\loop[12].remd_tmp[13][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][3]_i_1 
       (.I0(\cal_tmp[12]_carry_n_5 ),
        .I1(\loop[11].remd_tmp_reg[12][16]_0 ),
        .I2(\loop[11].remd_tmp_reg[12]_25 [2]),
        .O(\loop[12].remd_tmp[13][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][4]_i_1 
       (.I0(\cal_tmp[12]_carry_n_4 ),
        .I1(\loop[11].remd_tmp_reg[12][16]_0 ),
        .I2(\loop[11].remd_tmp_reg[12]_25 [3]),
        .O(\loop[12].remd_tmp[13][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][5]_i_1 
       (.I0(\cal_tmp[12]_carry__0_n_7 ),
        .I1(\loop[11].remd_tmp_reg[12][16]_0 ),
        .I2(\loop[11].remd_tmp_reg[12]_25 [4]),
        .O(\loop[12].remd_tmp[13][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][6]_i_1 
       (.I0(\cal_tmp[12]_carry__0_n_6 ),
        .I1(\loop[11].remd_tmp_reg[12][16]_0 ),
        .I2(\loop[11].remd_tmp_reg[12]_25 [5]),
        .O(\loop[12].remd_tmp[13][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][7]_i_1 
       (.I0(\cal_tmp[12]_carry__0_n_5 ),
        .I1(\loop[11].remd_tmp_reg[12][16]_0 ),
        .I2(\loop[11].remd_tmp_reg[12]_25 [6]),
        .O(\loop[12].remd_tmp[13][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][8]_i_1 
       (.I0(\cal_tmp[12]_carry__0_n_4 ),
        .I1(\loop[11].remd_tmp_reg[12][16]_0 ),
        .I2(\loop[11].remd_tmp_reg[12]_25 [7]),
        .O(\loop[12].remd_tmp[13][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][9]_i_1 
       (.I0(\cal_tmp[12]_carry__1_n_7 ),
        .I1(\loop[11].remd_tmp_reg[12][16]_0 ),
        .I2(\loop[11].remd_tmp_reg[12]_25 [8]),
        .O(\loop[12].remd_tmp[13][9]_i_1_n_0 ));
  FDRE \loop[12].remd_tmp_reg[13][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].remd_tmp[13][0]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [0]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].remd_tmp[13][10]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [10]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].remd_tmp[13][11]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [11]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].remd_tmp[13][12]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [12]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].remd_tmp[13][13]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [13]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].remd_tmp[13][14]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [14]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].remd_tmp[13][15]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [15]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].remd_tmp[13][16]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [16]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].remd_tmp[13][1]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [1]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].remd_tmp[13][2]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [2]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].remd_tmp[13][3]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [3]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].remd_tmp[13][4]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [4]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].remd_tmp[13][5]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [5]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].remd_tmp[13][6]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [6]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].remd_tmp[13][7]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [7]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].remd_tmp[13][8]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [8]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].remd_tmp[13][9]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [9]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].divisor_tmp_reg[13]_26 [0]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [0]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].divisor_tmp_reg[13]_26 [10]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [10]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].divisor_tmp_reg[13]_26 [11]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [11]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].divisor_tmp_reg[13]_26 [12]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [12]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].divisor_tmp_reg[13]_26 [13]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [13]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].divisor_tmp_reg[13]_26 [14]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [14]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].divisor_tmp_reg[13]_26 [15]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [15]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].divisor_tmp_reg[13]_26 [1]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [1]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].divisor_tmp_reg[13]_26 [2]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [2]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].divisor_tmp_reg[13]_26 [3]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [3]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].divisor_tmp_reg[13]_26 [4]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [4]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].divisor_tmp_reg[13]_26 [5]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [5]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].divisor_tmp_reg[13]_26 [6]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [6]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].divisor_tmp_reg[13]_26 [7]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [7]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].divisor_tmp_reg[13]_26 [8]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [8]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[12].divisor_tmp_reg[13]_26 [9]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[13].remd_tmp[14][0]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13][16]_0 ),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [0]),
        .O(\loop[13].remd_tmp[14][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][10]_i_1 
       (.I0(\cal_tmp[13]_carry__1_n_6 ),
        .I1(\loop[12].remd_tmp_reg[13][16]_0 ),
        .I2(\loop[12].remd_tmp_reg[13]_27 [9]),
        .O(\loop[13].remd_tmp[14][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][11]_i_1 
       (.I0(\cal_tmp[13]_carry__1_n_5 ),
        .I1(\loop[12].remd_tmp_reg[13][16]_0 ),
        .I2(\loop[12].remd_tmp_reg[13]_27 [10]),
        .O(\loop[13].remd_tmp[14][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][12]_i_1 
       (.I0(\cal_tmp[13]_carry__1_n_4 ),
        .I1(\loop[12].remd_tmp_reg[13][16]_0 ),
        .I2(\loop[12].remd_tmp_reg[13]_27 [11]),
        .O(\loop[13].remd_tmp[14][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][13]_i_1 
       (.I0(\cal_tmp[13]_carry__2_n_7 ),
        .I1(\loop[12].remd_tmp_reg[13][16]_0 ),
        .I2(\loop[12].remd_tmp_reg[13]_27 [12]),
        .O(\loop[13].remd_tmp[14][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][14]_i_1 
       (.I0(\cal_tmp[13]_carry__2_n_6 ),
        .I1(\loop[12].remd_tmp_reg[13][16]_0 ),
        .I2(\loop[12].remd_tmp_reg[13]_27 [13]),
        .O(\loop[13].remd_tmp[14][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][15]_i_1 
       (.I0(\cal_tmp[13]_carry__2_n_5 ),
        .I1(\loop[12].remd_tmp_reg[13][16]_0 ),
        .I2(\loop[12].remd_tmp_reg[13]_27 [14]),
        .O(\loop[13].remd_tmp[14][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][16]_i_1 
       (.I0(\cal_tmp[13]_carry__2_n_4 ),
        .I1(\loop[12].remd_tmp_reg[13][16]_0 ),
        .I2(\loop[12].remd_tmp_reg[13]_27 [15]),
        .O(\loop[13].remd_tmp[14][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][1]_i_1 
       (.I0(\cal_tmp[13]_carry_n_7 ),
        .I1(\loop[12].remd_tmp_reg[13][16]_0 ),
        .I2(\loop[12].remd_tmp_reg[13]_27 [0]),
        .O(\loop[13].remd_tmp[14][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][2]_i_1 
       (.I0(\cal_tmp[13]_carry_n_6 ),
        .I1(\loop[12].remd_tmp_reg[13][16]_0 ),
        .I2(\loop[12].remd_tmp_reg[13]_27 [1]),
        .O(\loop[13].remd_tmp[14][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][3]_i_1 
       (.I0(\cal_tmp[13]_carry_n_5 ),
        .I1(\loop[12].remd_tmp_reg[13][16]_0 ),
        .I2(\loop[12].remd_tmp_reg[13]_27 [2]),
        .O(\loop[13].remd_tmp[14][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][4]_i_1 
       (.I0(\cal_tmp[13]_carry_n_4 ),
        .I1(\loop[12].remd_tmp_reg[13][16]_0 ),
        .I2(\loop[12].remd_tmp_reg[13]_27 [3]),
        .O(\loop[13].remd_tmp[14][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][5]_i_1 
       (.I0(\cal_tmp[13]_carry__0_n_7 ),
        .I1(\loop[12].remd_tmp_reg[13][16]_0 ),
        .I2(\loop[12].remd_tmp_reg[13]_27 [4]),
        .O(\loop[13].remd_tmp[14][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][6]_i_1 
       (.I0(\cal_tmp[13]_carry__0_n_6 ),
        .I1(\loop[12].remd_tmp_reg[13][16]_0 ),
        .I2(\loop[12].remd_tmp_reg[13]_27 [5]),
        .O(\loop[13].remd_tmp[14][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][7]_i_1 
       (.I0(\cal_tmp[13]_carry__0_n_5 ),
        .I1(\loop[12].remd_tmp_reg[13][16]_0 ),
        .I2(\loop[12].remd_tmp_reg[13]_27 [6]),
        .O(\loop[13].remd_tmp[14][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][8]_i_1 
       (.I0(\cal_tmp[13]_carry__0_n_4 ),
        .I1(\loop[12].remd_tmp_reg[13][16]_0 ),
        .I2(\loop[12].remd_tmp_reg[13]_27 [7]),
        .O(\loop[13].remd_tmp[14][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][9]_i_1 
       (.I0(\cal_tmp[13]_carry__1_n_7 ),
        .I1(\loop[12].remd_tmp_reg[13][16]_0 ),
        .I2(\loop[12].remd_tmp_reg[13]_27 [8]),
        .O(\loop[13].remd_tmp[14][9]_i_1_n_0 ));
  FDRE \loop[13].remd_tmp_reg[14][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].remd_tmp[14][0]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [0]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].remd_tmp[14][10]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [10]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].remd_tmp[14][11]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [11]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].remd_tmp[14][12]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [12]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].remd_tmp[14][13]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [13]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].remd_tmp[14][14]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [14]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].remd_tmp[14][15]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [15]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].remd_tmp[14][16]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [16]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].remd_tmp[14][1]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [1]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].remd_tmp[14][2]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [2]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].remd_tmp[14][3]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [3]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].remd_tmp[14][4]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [4]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].remd_tmp[14][5]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [5]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].remd_tmp[14][6]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [6]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].remd_tmp[14][7]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [7]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].remd_tmp[14][8]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [8]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].remd_tmp[14][9]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [9]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].divisor_tmp_reg[14]_28 [0]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [0]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].divisor_tmp_reg[14]_28 [10]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [10]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].divisor_tmp_reg[14]_28 [11]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [11]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].divisor_tmp_reg[14]_28 [12]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [12]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].divisor_tmp_reg[14]_28 [13]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [13]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].divisor_tmp_reg[14]_28 [14]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [14]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].divisor_tmp_reg[14]_28 [15]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [15]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].divisor_tmp_reg[14]_28 [1]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [1]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].divisor_tmp_reg[14]_28 [2]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [2]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].divisor_tmp_reg[14]_28 [3]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [3]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].divisor_tmp_reg[14]_28 [4]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [4]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].divisor_tmp_reg[14]_28 [5]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [5]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].divisor_tmp_reg[14]_28 [6]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [6]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].divisor_tmp_reg[14]_28 [7]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [7]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].divisor_tmp_reg[14]_28 [8]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [8]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[13].divisor_tmp_reg[14]_28 [9]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[14].remd_tmp[15][0]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14][16]_0 ),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [0]),
        .O(\loop[14].remd_tmp[15][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][10]_i_1 
       (.I0(\cal_tmp[14]_carry__1_n_6 ),
        .I1(\loop[13].remd_tmp_reg[14][16]_0 ),
        .I2(\loop[13].remd_tmp_reg[14]_29 [9]),
        .O(\loop[14].remd_tmp[15][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][11]_i_1 
       (.I0(\cal_tmp[14]_carry__1_n_5 ),
        .I1(\loop[13].remd_tmp_reg[14][16]_0 ),
        .I2(\loop[13].remd_tmp_reg[14]_29 [10]),
        .O(\loop[14].remd_tmp[15][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][12]_i_1 
       (.I0(\cal_tmp[14]_carry__1_n_4 ),
        .I1(\loop[13].remd_tmp_reg[14][16]_0 ),
        .I2(\loop[13].remd_tmp_reg[14]_29 [11]),
        .O(\loop[14].remd_tmp[15][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][13]_i_1 
       (.I0(\cal_tmp[14]_carry__2_n_7 ),
        .I1(\loop[13].remd_tmp_reg[14][16]_0 ),
        .I2(\loop[13].remd_tmp_reg[14]_29 [12]),
        .O(\loop[14].remd_tmp[15][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][14]_i_1 
       (.I0(\cal_tmp[14]_carry__2_n_6 ),
        .I1(\loop[13].remd_tmp_reg[14][16]_0 ),
        .I2(\loop[13].remd_tmp_reg[14]_29 [13]),
        .O(\loop[14].remd_tmp[15][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][15]_i_1 
       (.I0(\cal_tmp[14]_carry__2_n_5 ),
        .I1(\loop[13].remd_tmp_reg[14][16]_0 ),
        .I2(\loop[13].remd_tmp_reg[14]_29 [14]),
        .O(\loop[14].remd_tmp[15][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][16]_i_1 
       (.I0(\cal_tmp[14]_carry__2_n_4 ),
        .I1(\loop[13].remd_tmp_reg[14][16]_0 ),
        .I2(\loop[13].remd_tmp_reg[14]_29 [15]),
        .O(\loop[14].remd_tmp[15][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][1]_i_1 
       (.I0(\cal_tmp[14]_carry_n_7 ),
        .I1(\loop[13].remd_tmp_reg[14][16]_0 ),
        .I2(\loop[13].remd_tmp_reg[14]_29 [0]),
        .O(\loop[14].remd_tmp[15][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][2]_i_1 
       (.I0(\cal_tmp[14]_carry_n_6 ),
        .I1(\loop[13].remd_tmp_reg[14][16]_0 ),
        .I2(\loop[13].remd_tmp_reg[14]_29 [1]),
        .O(\loop[14].remd_tmp[15][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][3]_i_1 
       (.I0(\cal_tmp[14]_carry_n_5 ),
        .I1(\loop[13].remd_tmp_reg[14][16]_0 ),
        .I2(\loop[13].remd_tmp_reg[14]_29 [2]),
        .O(\loop[14].remd_tmp[15][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][4]_i_1 
       (.I0(\cal_tmp[14]_carry_n_4 ),
        .I1(\loop[13].remd_tmp_reg[14][16]_0 ),
        .I2(\loop[13].remd_tmp_reg[14]_29 [3]),
        .O(\loop[14].remd_tmp[15][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][5]_i_1 
       (.I0(\cal_tmp[14]_carry__0_n_7 ),
        .I1(\loop[13].remd_tmp_reg[14][16]_0 ),
        .I2(\loop[13].remd_tmp_reg[14]_29 [4]),
        .O(\loop[14].remd_tmp[15][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][6]_i_1 
       (.I0(\cal_tmp[14]_carry__0_n_6 ),
        .I1(\loop[13].remd_tmp_reg[14][16]_0 ),
        .I2(\loop[13].remd_tmp_reg[14]_29 [5]),
        .O(\loop[14].remd_tmp[15][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][7]_i_1 
       (.I0(\cal_tmp[14]_carry__0_n_5 ),
        .I1(\loop[13].remd_tmp_reg[14][16]_0 ),
        .I2(\loop[13].remd_tmp_reg[14]_29 [6]),
        .O(\loop[14].remd_tmp[15][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][8]_i_1 
       (.I0(\cal_tmp[14]_carry__0_n_4 ),
        .I1(\loop[13].remd_tmp_reg[14][16]_0 ),
        .I2(\loop[13].remd_tmp_reg[14]_29 [7]),
        .O(\loop[14].remd_tmp[15][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][9]_i_1 
       (.I0(\cal_tmp[14]_carry__1_n_7 ),
        .I1(\loop[13].remd_tmp_reg[14][16]_0 ),
        .I2(\loop[13].remd_tmp_reg[14]_29 [8]),
        .O(\loop[14].remd_tmp[15][9]_i_1_n_0 ));
  FDRE \loop[14].remd_tmp_reg[15][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].remd_tmp[15][0]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [0]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].remd_tmp[15][10]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [10]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].remd_tmp[15][11]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [11]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].remd_tmp[15][12]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [12]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].remd_tmp[15][13]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [13]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].remd_tmp[15][14]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [14]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].remd_tmp[15][15]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [15]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].remd_tmp[15][16]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [16]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].remd_tmp[15][1]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [1]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].remd_tmp[15][2]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [2]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].remd_tmp[15][3]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [3]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].remd_tmp[15][4]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [4]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].remd_tmp[15][5]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [5]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].remd_tmp[15][6]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [6]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].remd_tmp[15][7]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [7]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].remd_tmp[15][8]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [8]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].remd_tmp[15][9]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [9]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].divisor_tmp_reg[15]_30 [0]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [0]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].divisor_tmp_reg[15]_30 [10]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [10]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].divisor_tmp_reg[15]_30 [11]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [11]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].divisor_tmp_reg[15]_30 [12]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [12]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].divisor_tmp_reg[15]_30 [13]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [13]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].divisor_tmp_reg[15]_30 [14]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [14]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].divisor_tmp_reg[15]_30 [15]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [15]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].divisor_tmp_reg[15]_30 [1]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [1]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].divisor_tmp_reg[15]_30 [2]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [2]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].divisor_tmp_reg[15]_30 [3]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [3]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].divisor_tmp_reg[15]_30 [4]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [4]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].divisor_tmp_reg[15]_30 [5]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [5]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].divisor_tmp_reg[15]_30 [6]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [6]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].divisor_tmp_reg[15]_30 [7]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [7]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].divisor_tmp_reg[15]_30 [8]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [8]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[14].divisor_tmp_reg[15]_30 [9]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[15].remd_tmp[16][0]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15][16]_0 ),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [0]),
        .O(\loop[15].remd_tmp[16][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][10]_i_1 
       (.I0(\cal_tmp[15]_carry__1_n_6 ),
        .I1(\loop[14].remd_tmp_reg[15][16]_0 ),
        .I2(\loop[14].remd_tmp_reg[15]_31 [9]),
        .O(\loop[15].remd_tmp[16][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][11]_i_1 
       (.I0(\cal_tmp[15]_carry__1_n_5 ),
        .I1(\loop[14].remd_tmp_reg[15][16]_0 ),
        .I2(\loop[14].remd_tmp_reg[15]_31 [10]),
        .O(\loop[15].remd_tmp[16][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][12]_i_1 
       (.I0(\cal_tmp[15]_carry__1_n_4 ),
        .I1(\loop[14].remd_tmp_reg[15][16]_0 ),
        .I2(\loop[14].remd_tmp_reg[15]_31 [11]),
        .O(\loop[15].remd_tmp[16][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][13]_i_1 
       (.I0(\cal_tmp[15]_carry__2_n_7 ),
        .I1(\loop[14].remd_tmp_reg[15][16]_0 ),
        .I2(\loop[14].remd_tmp_reg[15]_31 [12]),
        .O(\loop[15].remd_tmp[16][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][14]_i_1 
       (.I0(\cal_tmp[15]_carry__2_n_6 ),
        .I1(\loop[14].remd_tmp_reg[15][16]_0 ),
        .I2(\loop[14].remd_tmp_reg[15]_31 [13]),
        .O(\loop[15].remd_tmp[16][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][15]_i_1 
       (.I0(\cal_tmp[15]_carry__2_n_5 ),
        .I1(\loop[14].remd_tmp_reg[15][16]_0 ),
        .I2(\loop[14].remd_tmp_reg[15]_31 [14]),
        .O(\loop[15].remd_tmp[16][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][16]_i_1 
       (.I0(\cal_tmp[15]_carry__2_n_4 ),
        .I1(\loop[14].remd_tmp_reg[15][16]_0 ),
        .I2(\loop[14].remd_tmp_reg[15]_31 [15]),
        .O(\loop[15].remd_tmp[16][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][1]_i_1 
       (.I0(\cal_tmp[15]_carry_n_7 ),
        .I1(\loop[14].remd_tmp_reg[15][16]_0 ),
        .I2(\loop[14].remd_tmp_reg[15]_31 [0]),
        .O(\loop[15].remd_tmp[16][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][2]_i_1 
       (.I0(\cal_tmp[15]_carry_n_6 ),
        .I1(\loop[14].remd_tmp_reg[15][16]_0 ),
        .I2(\loop[14].remd_tmp_reg[15]_31 [1]),
        .O(\loop[15].remd_tmp[16][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][3]_i_1 
       (.I0(\cal_tmp[15]_carry_n_5 ),
        .I1(\loop[14].remd_tmp_reg[15][16]_0 ),
        .I2(\loop[14].remd_tmp_reg[15]_31 [2]),
        .O(\loop[15].remd_tmp[16][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][4]_i_1 
       (.I0(\cal_tmp[15]_carry_n_4 ),
        .I1(\loop[14].remd_tmp_reg[15][16]_0 ),
        .I2(\loop[14].remd_tmp_reg[15]_31 [3]),
        .O(\loop[15].remd_tmp[16][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][5]_i_1 
       (.I0(\cal_tmp[15]_carry__0_n_7 ),
        .I1(\loop[14].remd_tmp_reg[15][16]_0 ),
        .I2(\loop[14].remd_tmp_reg[15]_31 [4]),
        .O(\loop[15].remd_tmp[16][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][6]_i_1 
       (.I0(\cal_tmp[15]_carry__0_n_6 ),
        .I1(\loop[14].remd_tmp_reg[15][16]_0 ),
        .I2(\loop[14].remd_tmp_reg[15]_31 [5]),
        .O(\loop[15].remd_tmp[16][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][7]_i_1 
       (.I0(\cal_tmp[15]_carry__0_n_5 ),
        .I1(\loop[14].remd_tmp_reg[15][16]_0 ),
        .I2(\loop[14].remd_tmp_reg[15]_31 [6]),
        .O(\loop[15].remd_tmp[16][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][8]_i_1 
       (.I0(\cal_tmp[15]_carry__0_n_4 ),
        .I1(\loop[14].remd_tmp_reg[15][16]_0 ),
        .I2(\loop[14].remd_tmp_reg[15]_31 [7]),
        .O(\loop[15].remd_tmp[16][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][9]_i_1 
       (.I0(\cal_tmp[15]_carry__1_n_7 ),
        .I1(\loop[14].remd_tmp_reg[15][16]_0 ),
        .I2(\loop[14].remd_tmp_reg[15]_31 [8]),
        .O(\loop[15].remd_tmp[16][9]_i_1_n_0 ));
  FDRE \loop[15].remd_tmp_reg[16][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].remd_tmp[16][0]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [0]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].remd_tmp[16][10]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [10]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].remd_tmp[16][11]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [11]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].remd_tmp[16][12]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [12]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].remd_tmp[16][13]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [13]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].remd_tmp[16][14]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [14]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].remd_tmp[16][15]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [15]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].remd_tmp[16][16]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [16]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].remd_tmp[16][1]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [1]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].remd_tmp[16][2]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [2]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].remd_tmp[16][3]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [3]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].remd_tmp[16][4]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [4]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].remd_tmp[16][5]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [5]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].remd_tmp[16][6]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [6]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].remd_tmp[16][7]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [7]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].remd_tmp[16][8]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [8]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].remd_tmp[16][9]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [9]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].divisor_tmp_reg[16]_32 [0]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [0]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].divisor_tmp_reg[16]_32 [10]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [10]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].divisor_tmp_reg[16]_32 [11]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [11]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].divisor_tmp_reg[16]_32 [12]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [12]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].divisor_tmp_reg[16]_32 [13]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [13]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].divisor_tmp_reg[16]_32 [14]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [14]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].divisor_tmp_reg[16]_32 [15]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [15]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].divisor_tmp_reg[16]_32 [1]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [1]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].divisor_tmp_reg[16]_32 [2]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [2]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].divisor_tmp_reg[16]_32 [3]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [3]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].divisor_tmp_reg[16]_32 [4]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [4]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].divisor_tmp_reg[16]_32 [5]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [5]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].divisor_tmp_reg[16]_32 [6]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [6]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].divisor_tmp_reg[16]_32 [7]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [7]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].divisor_tmp_reg[16]_32 [8]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [8]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[15].divisor_tmp_reg[16]_32 [9]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[16].remd_tmp[17][0]_i_1 
       (.I0(\loop[15].remd_tmp_reg[16][16]_0 ),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [0]),
        .O(\loop[16].remd_tmp[17][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][10]_i_1 
       (.I0(\cal_tmp[16]_carry__1_n_6 ),
        .I1(\loop[15].remd_tmp_reg[16][16]_0 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [9]),
        .O(\loop[16].remd_tmp[17][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][11]_i_1 
       (.I0(\cal_tmp[16]_carry__1_n_5 ),
        .I1(\loop[15].remd_tmp_reg[16][16]_0 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [10]),
        .O(\loop[16].remd_tmp[17][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][12]_i_1 
       (.I0(\cal_tmp[16]_carry__1_n_4 ),
        .I1(\loop[15].remd_tmp_reg[16][16]_0 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [11]),
        .O(\loop[16].remd_tmp[17][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][13]_i_1 
       (.I0(\cal_tmp[16]_carry__2_n_7 ),
        .I1(\loop[15].remd_tmp_reg[16][16]_0 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [12]),
        .O(\loop[16].remd_tmp[17][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][14]_i_1 
       (.I0(\cal_tmp[16]_carry__2_n_6 ),
        .I1(\loop[15].remd_tmp_reg[16][16]_0 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [13]),
        .O(\loop[16].remd_tmp[17][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][15]_i_1 
       (.I0(\cal_tmp[16]_carry__2_n_5 ),
        .I1(\loop[15].remd_tmp_reg[16][16]_0 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [14]),
        .O(\loop[16].remd_tmp[17][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][16]_i_1 
       (.I0(\cal_tmp[16]_carry__2_n_4 ),
        .I1(\loop[15].remd_tmp_reg[16][16]_0 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [15]),
        .O(\loop[16].remd_tmp[17][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][1]_i_1 
       (.I0(\cal_tmp[16]_carry_n_7 ),
        .I1(\loop[15].remd_tmp_reg[16][16]_0 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [0]),
        .O(\loop[16].remd_tmp[17][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][2]_i_1 
       (.I0(\cal_tmp[16]_carry_n_6 ),
        .I1(\loop[15].remd_tmp_reg[16][16]_0 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [1]),
        .O(\loop[16].remd_tmp[17][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][3]_i_1 
       (.I0(\cal_tmp[16]_carry_n_5 ),
        .I1(\loop[15].remd_tmp_reg[16][16]_0 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [2]),
        .O(\loop[16].remd_tmp[17][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][4]_i_1 
       (.I0(\cal_tmp[16]_carry_n_4 ),
        .I1(\loop[15].remd_tmp_reg[16][16]_0 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [3]),
        .O(\loop[16].remd_tmp[17][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][5]_i_1 
       (.I0(\cal_tmp[16]_carry__0_n_7 ),
        .I1(\loop[15].remd_tmp_reg[16][16]_0 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [4]),
        .O(\loop[16].remd_tmp[17][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][6]_i_1 
       (.I0(\cal_tmp[16]_carry__0_n_6 ),
        .I1(\loop[15].remd_tmp_reg[16][16]_0 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [5]),
        .O(\loop[16].remd_tmp[17][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][7]_i_1 
       (.I0(\cal_tmp[16]_carry__0_n_5 ),
        .I1(\loop[15].remd_tmp_reg[16][16]_0 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [6]),
        .O(\loop[16].remd_tmp[17][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][8]_i_1 
       (.I0(\cal_tmp[16]_carry__0_n_4 ),
        .I1(\loop[15].remd_tmp_reg[16][16]_0 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [7]),
        .O(\loop[16].remd_tmp[17][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][9]_i_1 
       (.I0(\cal_tmp[16]_carry__1_n_7 ),
        .I1(\loop[15].remd_tmp_reg[16][16]_0 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [8]),
        .O(\loop[16].remd_tmp[17][9]_i_1_n_0 ));
  FDRE \loop[16].remd_tmp_reg[17][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[16].remd_tmp[17][0]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [0]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[16].remd_tmp[17][10]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [10]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[16].remd_tmp[17][11]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [11]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[16].remd_tmp[17][12]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [12]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[16].remd_tmp[17][13]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [13]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[16].remd_tmp[17][14]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [14]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[16].remd_tmp[17][15]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [15]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[16].remd_tmp[17][16]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [16]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[16].remd_tmp[17][1]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [1]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[16].remd_tmp[17][2]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [2]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[16].remd_tmp[17][3]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [3]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[16].remd_tmp[17][4]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [4]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[16].remd_tmp[17][5]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [5]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[16].remd_tmp[17][6]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [6]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[16].remd_tmp[17][7]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [7]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[16].remd_tmp[17][8]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [8]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[16].remd_tmp[17][9]_i_1_n_0 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [9]),
        .R(1'b0));
  FDRE \loop[17].dividend_tmp_reg[18][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\cal_tmp[17]_carry__3_n_3 ),
        .Q(\loop[17].dividend_tmp_reg[18]_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u/loop[17].dividend_tmp_reg[18] " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u/loop[17].dividend_tmp_reg[18][15]_srl16 " *) 
  SRL16E \loop[17].dividend_tmp_reg[18][15]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(E),
        .CLK(ap_clk),
        .D(\cal_tmp[2]_carry__3_n_3 ),
        .Q(ap_clk_2));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u/loop[17].dividend_tmp_reg[18] " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u/loop[17].dividend_tmp_reg[18][16]_srl17 " *) 
  SRLC32E \loop[17].dividend_tmp_reg[18][16]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(E),
        .CLK(ap_clk),
        .D(\cal_tmp[1]_carry__2_n_0 ),
        .Q(ap_clk_1),
        .Q31(\NLW_loop[17].dividend_tmp_reg[18][16]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u/loop[17].dividend_tmp_reg[18] " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider_u/loop[17].dividend_tmp_reg[18][17]_srl18 " *) 
  SRLC32E \loop[17].dividend_tmp_reg[18][17]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(E),
        .CLK(ap_clk),
        .D(p_2_out),
        .Q(ap_clk_0),
        .Q31(\NLW_loop[17].dividend_tmp_reg[18][17]_srl18_Q31_UNCONNECTED ));
  FDRE \loop[1].divisor_tmp_reg[2][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].divisor_tmp_reg[1]_2 [0]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [0]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].divisor_tmp_reg[1]_2 [10]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [10]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].divisor_tmp_reg[1]_2 [11]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [11]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].divisor_tmp_reg[1]_2 [12]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [12]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].divisor_tmp_reg[1]_2 [13]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [13]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].divisor_tmp_reg[1]_2 [14]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [14]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].divisor_tmp_reg[1]_2 [15]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [15]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].divisor_tmp_reg[1]_2 [1]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [1]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].divisor_tmp_reg[1]_2 [2]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [2]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].divisor_tmp_reg[1]_2 [3]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [3]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].divisor_tmp_reg[1]_2 [4]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [4]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].divisor_tmp_reg[1]_2 [5]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [5]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].divisor_tmp_reg[1]_2 [6]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [6]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].divisor_tmp_reg[1]_2 [7]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [7]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].divisor_tmp_reg[1]_2 [8]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [8]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].divisor_tmp_reg[1]_2 [9]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAFA3)) 
    \loop[1].remd_tmp[2][0]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [0]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [0]),
        .I2(\loop[1].remd_tmp_reg[2][0]_0 ),
        .I3(\cal_tmp[1]_36 ),
        .O(\loop[1].remd_tmp[2][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][10]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [9]),
        .I1(\cal_tmp[1]_36 ),
        .I2(\cal_tmp[1]_carry__1_n_6 ),
        .O(\loop[1].remd_tmp[2][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][11]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [10]),
        .I1(\cal_tmp[1]_36 ),
        .I2(\cal_tmp[1]_carry__1_n_5 ),
        .O(\loop[1].remd_tmp[2][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][12]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [11]),
        .I1(\cal_tmp[1]_36 ),
        .I2(\cal_tmp[1]_carry__1_n_4 ),
        .O(\loop[1].remd_tmp[2][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][13]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [12]),
        .I1(\cal_tmp[1]_36 ),
        .I2(\cal_tmp[1]_carry__2_n_7 ),
        .O(\loop[1].remd_tmp[2][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][14]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [13]),
        .I1(\cal_tmp[1]_36 ),
        .I2(\cal_tmp[1]_carry__2_n_6 ),
        .O(\loop[1].remd_tmp[2][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][15]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [14]),
        .I1(\cal_tmp[1]_36 ),
        .I2(\cal_tmp[1]_carry__2_n_5 ),
        .O(\loop[1].remd_tmp[2][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][16]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [15]),
        .I1(\cal_tmp[1]_36 ),
        .I2(\cal_tmp[1]_carry__2_n_4 ),
        .O(\loop[1].remd_tmp[2][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][1]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [0]),
        .I1(\cal_tmp[1]_36 ),
        .I2(\cal_tmp[1]_carry_n_7 ),
        .O(\loop[1].remd_tmp[2][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][2]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [1]),
        .I1(\cal_tmp[1]_36 ),
        .I2(\cal_tmp[1]_carry_n_6 ),
        .O(\loop[1].remd_tmp[2][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][3]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [2]),
        .I1(\cal_tmp[1]_36 ),
        .I2(\cal_tmp[1]_carry_n_5 ),
        .O(\loop[1].remd_tmp[2][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][4]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [3]),
        .I1(\cal_tmp[1]_36 ),
        .I2(\cal_tmp[1]_carry_n_4 ),
        .O(\loop[1].remd_tmp[2][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][5]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [4]),
        .I1(\cal_tmp[1]_36 ),
        .I2(\cal_tmp[1]_carry__0_n_7 ),
        .O(\loop[1].remd_tmp[2][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][6]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [5]),
        .I1(\cal_tmp[1]_36 ),
        .I2(\cal_tmp[1]_carry__0_n_6 ),
        .O(\loop[1].remd_tmp[2][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][7]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [6]),
        .I1(\cal_tmp[1]_36 ),
        .I2(\cal_tmp[1]_carry__0_n_5 ),
        .O(\loop[1].remd_tmp[2][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][8]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [7]),
        .I1(\cal_tmp[1]_36 ),
        .I2(\cal_tmp[1]_carry__0_n_4 ),
        .O(\loop[1].remd_tmp[2][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][9]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [8]),
        .I1(\cal_tmp[1]_36 ),
        .I2(\cal_tmp[1]_carry__1_n_7 ),
        .O(\loop[1].remd_tmp[2][9]_i_1_n_0 ));
  FDRE \loop[1].remd_tmp_reg[2][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][0]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [0]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].remd_tmp[2][10]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [10]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].remd_tmp[2][11]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [11]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].remd_tmp[2][12]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [12]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].remd_tmp[2][13]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [13]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].remd_tmp[2][14]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [14]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].remd_tmp[2][15]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [15]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].remd_tmp[2][16]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [16]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].remd_tmp[2][1]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [1]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].remd_tmp[2][2]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [2]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].remd_tmp[2][3]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [3]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].remd_tmp[2][4]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [4]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].remd_tmp[2][5]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [5]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].remd_tmp[2][6]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [6]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].remd_tmp[2][7]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [7]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].remd_tmp[2][8]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [8]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].remd_tmp[2][9]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [9]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].divisor_tmp_reg[2]_4 [0]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [0]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].divisor_tmp_reg[2]_4 [10]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [10]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].divisor_tmp_reg[2]_4 [11]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [11]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].divisor_tmp_reg[2]_4 [12]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [12]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].divisor_tmp_reg[2]_4 [13]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [13]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].divisor_tmp_reg[2]_4 [14]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [14]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].divisor_tmp_reg[2]_4 [15]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [15]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].divisor_tmp_reg[2]_4 [1]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [1]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].divisor_tmp_reg[2]_4 [2]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [2]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].divisor_tmp_reg[2]_4 [3]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [3]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].divisor_tmp_reg[2]_4 [4]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [4]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].divisor_tmp_reg[2]_4 [5]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [5]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].divisor_tmp_reg[2]_4 [6]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [6]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].divisor_tmp_reg[2]_4 [7]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [7]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].divisor_tmp_reg[2]_4 [8]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [8]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].divisor_tmp_reg[2]_4 [9]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[2].remd_tmp[3][0]_i_1 
       (.I0(\cal_tmp[2]_carry__3_n_3 ),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [0]),
        .O(\loop[2].remd_tmp[3][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][10]_i_1 
       (.I0(\cal_tmp[2]_carry__1_n_6 ),
        .I1(\cal_tmp[2]_carry__3_n_3 ),
        .I2(\loop[1].remd_tmp_reg[2]_5 [9]),
        .O(\loop[2].remd_tmp[3][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][11]_i_1 
       (.I0(\cal_tmp[2]_carry__1_n_5 ),
        .I1(\cal_tmp[2]_carry__3_n_3 ),
        .I2(\loop[1].remd_tmp_reg[2]_5 [10]),
        .O(\loop[2].remd_tmp[3][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][12]_i_1 
       (.I0(\cal_tmp[2]_carry__1_n_4 ),
        .I1(\cal_tmp[2]_carry__3_n_3 ),
        .I2(\loop[1].remd_tmp_reg[2]_5 [11]),
        .O(\loop[2].remd_tmp[3][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][13]_i_1 
       (.I0(\cal_tmp[2]_carry__2_n_7 ),
        .I1(\cal_tmp[2]_carry__3_n_3 ),
        .I2(\loop[1].remd_tmp_reg[2]_5 [12]),
        .O(\loop[2].remd_tmp[3][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][14]_i_1 
       (.I0(\cal_tmp[2]_carry__2_n_6 ),
        .I1(\cal_tmp[2]_carry__3_n_3 ),
        .I2(\loop[1].remd_tmp_reg[2]_5 [13]),
        .O(\loop[2].remd_tmp[3][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][15]_i_1 
       (.I0(\cal_tmp[2]_carry__2_n_5 ),
        .I1(\cal_tmp[2]_carry__3_n_3 ),
        .I2(\loop[1].remd_tmp_reg[2]_5 [14]),
        .O(\loop[2].remd_tmp[3][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][16]_i_1 
       (.I0(\cal_tmp[2]_carry__2_n_4 ),
        .I1(\cal_tmp[2]_carry__3_n_3 ),
        .I2(\loop[1].remd_tmp_reg[2]_5 [15]),
        .O(\loop[2].remd_tmp[3][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][1]_i_1 
       (.I0(\cal_tmp[2]_carry_n_7 ),
        .I1(\cal_tmp[2]_carry__3_n_3 ),
        .I2(\loop[1].remd_tmp_reg[2]_5 [0]),
        .O(\loop[2].remd_tmp[3][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][2]_i_1 
       (.I0(\cal_tmp[2]_carry_n_6 ),
        .I1(\cal_tmp[2]_carry__3_n_3 ),
        .I2(\loop[1].remd_tmp_reg[2]_5 [1]),
        .O(\loop[2].remd_tmp[3][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][3]_i_1 
       (.I0(\cal_tmp[2]_carry_n_5 ),
        .I1(\cal_tmp[2]_carry__3_n_3 ),
        .I2(\loop[1].remd_tmp_reg[2]_5 [2]),
        .O(\loop[2].remd_tmp[3][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][4]_i_1 
       (.I0(\cal_tmp[2]_carry_n_4 ),
        .I1(\cal_tmp[2]_carry__3_n_3 ),
        .I2(\loop[1].remd_tmp_reg[2]_5 [3]),
        .O(\loop[2].remd_tmp[3][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][5]_i_1 
       (.I0(\cal_tmp[2]_carry__0_n_7 ),
        .I1(\cal_tmp[2]_carry__3_n_3 ),
        .I2(\loop[1].remd_tmp_reg[2]_5 [4]),
        .O(\loop[2].remd_tmp[3][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][6]_i_1 
       (.I0(\cal_tmp[2]_carry__0_n_6 ),
        .I1(\cal_tmp[2]_carry__3_n_3 ),
        .I2(\loop[1].remd_tmp_reg[2]_5 [5]),
        .O(\loop[2].remd_tmp[3][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][7]_i_1 
       (.I0(\cal_tmp[2]_carry__0_n_5 ),
        .I1(\cal_tmp[2]_carry__3_n_3 ),
        .I2(\loop[1].remd_tmp_reg[2]_5 [6]),
        .O(\loop[2].remd_tmp[3][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][8]_i_1 
       (.I0(\cal_tmp[2]_carry__0_n_4 ),
        .I1(\cal_tmp[2]_carry__3_n_3 ),
        .I2(\loop[1].remd_tmp_reg[2]_5 [7]),
        .O(\loop[2].remd_tmp[3][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][9]_i_1 
       (.I0(\cal_tmp[2]_carry__1_n_7 ),
        .I1(\cal_tmp[2]_carry__3_n_3 ),
        .I2(\loop[1].remd_tmp_reg[2]_5 [8]),
        .O(\loop[2].remd_tmp[3][9]_i_1_n_0 ));
  FDRE \loop[2].remd_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].remd_tmp[3][0]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [0]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].remd_tmp[3][10]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [10]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].remd_tmp[3][11]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [11]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].remd_tmp[3][12]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [12]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].remd_tmp[3][13]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [13]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].remd_tmp[3][14]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [14]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].remd_tmp[3][15]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [15]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].remd_tmp[3][16]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [16]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].remd_tmp[3][1]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [1]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].remd_tmp[3][2]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [2]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].remd_tmp[3][3]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [3]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].remd_tmp[3][4]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [4]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].remd_tmp[3][5]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [5]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].remd_tmp[3][6]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [6]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].remd_tmp[3][7]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [7]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].remd_tmp[3][8]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [8]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].remd_tmp[3][9]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [9]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].divisor_tmp_reg[3]_6 [0]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [0]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].divisor_tmp_reg[3]_6 [10]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [10]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].divisor_tmp_reg[3]_6 [11]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [11]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].divisor_tmp_reg[3]_6 [12]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [12]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].divisor_tmp_reg[3]_6 [13]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [13]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].divisor_tmp_reg[3]_6 [14]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [14]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].divisor_tmp_reg[3]_6 [15]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [15]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].divisor_tmp_reg[3]_6 [1]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [1]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].divisor_tmp_reg[3]_6 [2]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [2]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].divisor_tmp_reg[3]_6 [3]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [3]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].divisor_tmp_reg[3]_6 [4]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [4]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].divisor_tmp_reg[3]_6 [5]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [5]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].divisor_tmp_reg[3]_6 [6]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [6]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].divisor_tmp_reg[3]_6 [7]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [7]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].divisor_tmp_reg[3]_6 [8]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [8]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].divisor_tmp_reg[3]_6 [9]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[3].remd_tmp[4][0]_i_1 
       (.I0(D),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [0]),
        .O(\loop[3].remd_tmp[4][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][10]_i_1 
       (.I0(\cal_tmp[3]_carry__1_n_6 ),
        .I1(D),
        .I2(\loop[2].remd_tmp_reg[3]_7 [9]),
        .O(\loop[3].remd_tmp[4][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][11]_i_1 
       (.I0(\cal_tmp[3]_carry__1_n_5 ),
        .I1(D),
        .I2(\loop[2].remd_tmp_reg[3]_7 [10]),
        .O(\loop[3].remd_tmp[4][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][12]_i_1 
       (.I0(\cal_tmp[3]_carry__1_n_4 ),
        .I1(D),
        .I2(\loop[2].remd_tmp_reg[3]_7 [11]),
        .O(\loop[3].remd_tmp[4][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][13]_i_1 
       (.I0(\cal_tmp[3]_carry__2_n_7 ),
        .I1(D),
        .I2(\loop[2].remd_tmp_reg[3]_7 [12]),
        .O(\loop[3].remd_tmp[4][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][14]_i_1 
       (.I0(\cal_tmp[3]_carry__2_n_6 ),
        .I1(D),
        .I2(\loop[2].remd_tmp_reg[3]_7 [13]),
        .O(\loop[3].remd_tmp[4][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][15]_i_1 
       (.I0(\cal_tmp[3]_carry__2_n_5 ),
        .I1(D),
        .I2(\loop[2].remd_tmp_reg[3]_7 [14]),
        .O(\loop[3].remd_tmp[4][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][16]_i_1 
       (.I0(\cal_tmp[3]_carry__2_n_4 ),
        .I1(D),
        .I2(\loop[2].remd_tmp_reg[3]_7 [15]),
        .O(\loop[3].remd_tmp[4][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][1]_i_1 
       (.I0(\cal_tmp[3]_carry_n_7 ),
        .I1(D),
        .I2(\loop[2].remd_tmp_reg[3]_7 [0]),
        .O(\loop[3].remd_tmp[4][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][2]_i_1 
       (.I0(\cal_tmp[3]_carry_n_6 ),
        .I1(D),
        .I2(\loop[2].remd_tmp_reg[3]_7 [1]),
        .O(\loop[3].remd_tmp[4][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][3]_i_1 
       (.I0(\cal_tmp[3]_carry_n_5 ),
        .I1(D),
        .I2(\loop[2].remd_tmp_reg[3]_7 [2]),
        .O(\loop[3].remd_tmp[4][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][4]_i_1 
       (.I0(\cal_tmp[3]_carry_n_4 ),
        .I1(D),
        .I2(\loop[2].remd_tmp_reg[3]_7 [3]),
        .O(\loop[3].remd_tmp[4][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][5]_i_1 
       (.I0(\cal_tmp[3]_carry__0_n_7 ),
        .I1(D),
        .I2(\loop[2].remd_tmp_reg[3]_7 [4]),
        .O(\loop[3].remd_tmp[4][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][6]_i_1 
       (.I0(\cal_tmp[3]_carry__0_n_6 ),
        .I1(D),
        .I2(\loop[2].remd_tmp_reg[3]_7 [5]),
        .O(\loop[3].remd_tmp[4][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][7]_i_1 
       (.I0(\cal_tmp[3]_carry__0_n_5 ),
        .I1(D),
        .I2(\loop[2].remd_tmp_reg[3]_7 [6]),
        .O(\loop[3].remd_tmp[4][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][8]_i_1 
       (.I0(\cal_tmp[3]_carry__0_n_4 ),
        .I1(D),
        .I2(\loop[2].remd_tmp_reg[3]_7 [7]),
        .O(\loop[3].remd_tmp[4][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][9]_i_1 
       (.I0(\cal_tmp[3]_carry__1_n_7 ),
        .I1(D),
        .I2(\loop[2].remd_tmp_reg[3]_7 [8]),
        .O(\loop[3].remd_tmp[4][9]_i_1_n_0 ));
  FDRE \loop[3].remd_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].remd_tmp[4][0]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [0]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].remd_tmp[4][10]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [10]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].remd_tmp[4][11]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [11]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].remd_tmp[4][12]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [12]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].remd_tmp[4][13]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [13]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].remd_tmp[4][14]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [14]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].remd_tmp[4][15]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [15]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].remd_tmp[4][16]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [16]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].remd_tmp[4][1]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [1]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].remd_tmp[4][2]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [2]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].remd_tmp[4][3]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [3]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].remd_tmp[4][4]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [4]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].remd_tmp[4][5]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [5]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].remd_tmp[4][6]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [6]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].remd_tmp[4][7]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [7]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].remd_tmp[4][8]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [8]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].remd_tmp[4][9]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [9]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].divisor_tmp_reg[4]_8 [0]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [0]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].divisor_tmp_reg[4]_8 [10]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [10]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].divisor_tmp_reg[4]_8 [11]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [11]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].divisor_tmp_reg[4]_8 [12]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [12]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].divisor_tmp_reg[4]_8 [13]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [13]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].divisor_tmp_reg[4]_8 [14]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [14]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].divisor_tmp_reg[4]_8 [15]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [15]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].divisor_tmp_reg[4]_8 [1]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [1]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].divisor_tmp_reg[4]_8 [2]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [2]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].divisor_tmp_reg[4]_8 [3]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [3]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].divisor_tmp_reg[4]_8 [4]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [4]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].divisor_tmp_reg[4]_8 [5]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [5]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].divisor_tmp_reg[4]_8 [6]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [6]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].divisor_tmp_reg[4]_8 [7]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [7]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].divisor_tmp_reg[4]_8 [8]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [8]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].divisor_tmp_reg[4]_8 [9]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[4].remd_tmp[5][0]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4][16]_0 ),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [0]),
        .O(\loop[4].remd_tmp[5][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][10]_i_1 
       (.I0(\cal_tmp[4]_carry__1_n_6 ),
        .I1(\loop[3].remd_tmp_reg[4][16]_0 ),
        .I2(\loop[3].remd_tmp_reg[4]_9 [9]),
        .O(\loop[4].remd_tmp[5][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][11]_i_1 
       (.I0(\cal_tmp[4]_carry__1_n_5 ),
        .I1(\loop[3].remd_tmp_reg[4][16]_0 ),
        .I2(\loop[3].remd_tmp_reg[4]_9 [10]),
        .O(\loop[4].remd_tmp[5][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][12]_i_1 
       (.I0(\cal_tmp[4]_carry__1_n_4 ),
        .I1(\loop[3].remd_tmp_reg[4][16]_0 ),
        .I2(\loop[3].remd_tmp_reg[4]_9 [11]),
        .O(\loop[4].remd_tmp[5][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][13]_i_1 
       (.I0(\cal_tmp[4]_carry__2_n_7 ),
        .I1(\loop[3].remd_tmp_reg[4][16]_0 ),
        .I2(\loop[3].remd_tmp_reg[4]_9 [12]),
        .O(\loop[4].remd_tmp[5][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][14]_i_1 
       (.I0(\cal_tmp[4]_carry__2_n_6 ),
        .I1(\loop[3].remd_tmp_reg[4][16]_0 ),
        .I2(\loop[3].remd_tmp_reg[4]_9 [13]),
        .O(\loop[4].remd_tmp[5][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][15]_i_1 
       (.I0(\cal_tmp[4]_carry__2_n_5 ),
        .I1(\loop[3].remd_tmp_reg[4][16]_0 ),
        .I2(\loop[3].remd_tmp_reg[4]_9 [14]),
        .O(\loop[4].remd_tmp[5][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][16]_i_1 
       (.I0(\cal_tmp[4]_carry__2_n_4 ),
        .I1(\loop[3].remd_tmp_reg[4][16]_0 ),
        .I2(\loop[3].remd_tmp_reg[4]_9 [15]),
        .O(\loop[4].remd_tmp[5][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][1]_i_1 
       (.I0(\cal_tmp[4]_carry_n_7 ),
        .I1(\loop[3].remd_tmp_reg[4][16]_0 ),
        .I2(\loop[3].remd_tmp_reg[4]_9 [0]),
        .O(\loop[4].remd_tmp[5][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][2]_i_1 
       (.I0(\cal_tmp[4]_carry_n_6 ),
        .I1(\loop[3].remd_tmp_reg[4][16]_0 ),
        .I2(\loop[3].remd_tmp_reg[4]_9 [1]),
        .O(\loop[4].remd_tmp[5][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][3]_i_1 
       (.I0(\cal_tmp[4]_carry_n_5 ),
        .I1(\loop[3].remd_tmp_reg[4][16]_0 ),
        .I2(\loop[3].remd_tmp_reg[4]_9 [2]),
        .O(\loop[4].remd_tmp[5][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][4]_i_1 
       (.I0(\cal_tmp[4]_carry_n_4 ),
        .I1(\loop[3].remd_tmp_reg[4][16]_0 ),
        .I2(\loop[3].remd_tmp_reg[4]_9 [3]),
        .O(\loop[4].remd_tmp[5][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][5]_i_1 
       (.I0(\cal_tmp[4]_carry__0_n_7 ),
        .I1(\loop[3].remd_tmp_reg[4][16]_0 ),
        .I2(\loop[3].remd_tmp_reg[4]_9 [4]),
        .O(\loop[4].remd_tmp[5][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][6]_i_1 
       (.I0(\cal_tmp[4]_carry__0_n_6 ),
        .I1(\loop[3].remd_tmp_reg[4][16]_0 ),
        .I2(\loop[3].remd_tmp_reg[4]_9 [5]),
        .O(\loop[4].remd_tmp[5][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][7]_i_1 
       (.I0(\cal_tmp[4]_carry__0_n_5 ),
        .I1(\loop[3].remd_tmp_reg[4][16]_0 ),
        .I2(\loop[3].remd_tmp_reg[4]_9 [6]),
        .O(\loop[4].remd_tmp[5][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][8]_i_1 
       (.I0(\cal_tmp[4]_carry__0_n_4 ),
        .I1(\loop[3].remd_tmp_reg[4][16]_0 ),
        .I2(\loop[3].remd_tmp_reg[4]_9 [7]),
        .O(\loop[4].remd_tmp[5][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][9]_i_1 
       (.I0(\cal_tmp[4]_carry__1_n_7 ),
        .I1(\loop[3].remd_tmp_reg[4][16]_0 ),
        .I2(\loop[3].remd_tmp_reg[4]_9 [8]),
        .O(\loop[4].remd_tmp[5][9]_i_1_n_0 ));
  FDRE \loop[4].remd_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].remd_tmp[5][0]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [0]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].remd_tmp[5][10]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [10]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].remd_tmp[5][11]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [11]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].remd_tmp[5][12]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [12]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].remd_tmp[5][13]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [13]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].remd_tmp[5][14]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [14]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].remd_tmp[5][15]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [15]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].remd_tmp[5][16]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [16]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].remd_tmp[5][1]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [1]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].remd_tmp[5][2]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [2]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].remd_tmp[5][3]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [3]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].remd_tmp[5][4]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [4]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].remd_tmp[5][5]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [5]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].remd_tmp[5][6]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [6]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].remd_tmp[5][7]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [7]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].remd_tmp[5][8]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [8]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].remd_tmp[5][9]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [9]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].divisor_tmp_reg[5]_10 [0]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [0]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].divisor_tmp_reg[5]_10 [10]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [10]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].divisor_tmp_reg[5]_10 [11]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [11]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].divisor_tmp_reg[5]_10 [12]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [12]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].divisor_tmp_reg[5]_10 [13]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [13]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].divisor_tmp_reg[5]_10 [14]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [14]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].divisor_tmp_reg[5]_10 [15]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [15]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].divisor_tmp_reg[5]_10 [1]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [1]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].divisor_tmp_reg[5]_10 [2]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [2]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].divisor_tmp_reg[5]_10 [3]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [3]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].divisor_tmp_reg[5]_10 [4]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [4]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].divisor_tmp_reg[5]_10 [5]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [5]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].divisor_tmp_reg[5]_10 [6]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [6]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].divisor_tmp_reg[5]_10 [7]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [7]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].divisor_tmp_reg[5]_10 [8]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [8]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].divisor_tmp_reg[5]_10 [9]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[5].remd_tmp[6][0]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5][16]_0 ),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [0]),
        .O(\loop[5].remd_tmp[6][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][10]_i_1 
       (.I0(\cal_tmp[5]_carry__1_n_6 ),
        .I1(\loop[4].remd_tmp_reg[5][16]_0 ),
        .I2(\loop[4].remd_tmp_reg[5]_11 [9]),
        .O(\loop[5].remd_tmp[6][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][11]_i_1 
       (.I0(\cal_tmp[5]_carry__1_n_5 ),
        .I1(\loop[4].remd_tmp_reg[5][16]_0 ),
        .I2(\loop[4].remd_tmp_reg[5]_11 [10]),
        .O(\loop[5].remd_tmp[6][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][12]_i_1 
       (.I0(\cal_tmp[5]_carry__1_n_4 ),
        .I1(\loop[4].remd_tmp_reg[5][16]_0 ),
        .I2(\loop[4].remd_tmp_reg[5]_11 [11]),
        .O(\loop[5].remd_tmp[6][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][13]_i_1 
       (.I0(\cal_tmp[5]_carry__2_n_7 ),
        .I1(\loop[4].remd_tmp_reg[5][16]_0 ),
        .I2(\loop[4].remd_tmp_reg[5]_11 [12]),
        .O(\loop[5].remd_tmp[6][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][14]_i_1 
       (.I0(\cal_tmp[5]_carry__2_n_6 ),
        .I1(\loop[4].remd_tmp_reg[5][16]_0 ),
        .I2(\loop[4].remd_tmp_reg[5]_11 [13]),
        .O(\loop[5].remd_tmp[6][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][15]_i_1 
       (.I0(\cal_tmp[5]_carry__2_n_5 ),
        .I1(\loop[4].remd_tmp_reg[5][16]_0 ),
        .I2(\loop[4].remd_tmp_reg[5]_11 [14]),
        .O(\loop[5].remd_tmp[6][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][16]_i_1 
       (.I0(\cal_tmp[5]_carry__2_n_4 ),
        .I1(\loop[4].remd_tmp_reg[5][16]_0 ),
        .I2(\loop[4].remd_tmp_reg[5]_11 [15]),
        .O(\loop[5].remd_tmp[6][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][1]_i_1 
       (.I0(\cal_tmp[5]_carry_n_7 ),
        .I1(\loop[4].remd_tmp_reg[5][16]_0 ),
        .I2(\loop[4].remd_tmp_reg[5]_11 [0]),
        .O(\loop[5].remd_tmp[6][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][2]_i_1 
       (.I0(\cal_tmp[5]_carry_n_6 ),
        .I1(\loop[4].remd_tmp_reg[5][16]_0 ),
        .I2(\loop[4].remd_tmp_reg[5]_11 [1]),
        .O(\loop[5].remd_tmp[6][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][3]_i_1 
       (.I0(\cal_tmp[5]_carry_n_5 ),
        .I1(\loop[4].remd_tmp_reg[5][16]_0 ),
        .I2(\loop[4].remd_tmp_reg[5]_11 [2]),
        .O(\loop[5].remd_tmp[6][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][4]_i_1 
       (.I0(\cal_tmp[5]_carry_n_4 ),
        .I1(\loop[4].remd_tmp_reg[5][16]_0 ),
        .I2(\loop[4].remd_tmp_reg[5]_11 [3]),
        .O(\loop[5].remd_tmp[6][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][5]_i_1 
       (.I0(\cal_tmp[5]_carry__0_n_7 ),
        .I1(\loop[4].remd_tmp_reg[5][16]_0 ),
        .I2(\loop[4].remd_tmp_reg[5]_11 [4]),
        .O(\loop[5].remd_tmp[6][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][6]_i_1 
       (.I0(\cal_tmp[5]_carry__0_n_6 ),
        .I1(\loop[4].remd_tmp_reg[5][16]_0 ),
        .I2(\loop[4].remd_tmp_reg[5]_11 [5]),
        .O(\loop[5].remd_tmp[6][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][7]_i_1 
       (.I0(\cal_tmp[5]_carry__0_n_5 ),
        .I1(\loop[4].remd_tmp_reg[5][16]_0 ),
        .I2(\loop[4].remd_tmp_reg[5]_11 [6]),
        .O(\loop[5].remd_tmp[6][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][8]_i_1 
       (.I0(\cal_tmp[5]_carry__0_n_4 ),
        .I1(\loop[4].remd_tmp_reg[5][16]_0 ),
        .I2(\loop[4].remd_tmp_reg[5]_11 [7]),
        .O(\loop[5].remd_tmp[6][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][9]_i_1 
       (.I0(\cal_tmp[5]_carry__1_n_7 ),
        .I1(\loop[4].remd_tmp_reg[5][16]_0 ),
        .I2(\loop[4].remd_tmp_reg[5]_11 [8]),
        .O(\loop[5].remd_tmp[6][9]_i_1_n_0 ));
  FDRE \loop[5].remd_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].remd_tmp[6][0]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [0]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].remd_tmp[6][10]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [10]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].remd_tmp[6][11]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [11]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].remd_tmp[6][12]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [12]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].remd_tmp[6][13]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [13]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].remd_tmp[6][14]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [14]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].remd_tmp[6][15]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [15]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].remd_tmp[6][16]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [16]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].remd_tmp[6][1]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [1]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].remd_tmp[6][2]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [2]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].remd_tmp[6][3]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [3]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].remd_tmp[6][4]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [4]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].remd_tmp[6][5]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [5]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].remd_tmp[6][6]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [6]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].remd_tmp[6][7]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [7]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].remd_tmp[6][8]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [8]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].remd_tmp[6][9]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [9]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].divisor_tmp_reg[6]_12 [0]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [0]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].divisor_tmp_reg[6]_12 [10]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [10]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].divisor_tmp_reg[6]_12 [11]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [11]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].divisor_tmp_reg[6]_12 [12]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [12]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].divisor_tmp_reg[6]_12 [13]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [13]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].divisor_tmp_reg[6]_12 [14]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [14]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].divisor_tmp_reg[6]_12 [15]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [15]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].divisor_tmp_reg[6]_12 [1]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [1]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].divisor_tmp_reg[6]_12 [2]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [2]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].divisor_tmp_reg[6]_12 [3]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [3]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].divisor_tmp_reg[6]_12 [4]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [4]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].divisor_tmp_reg[6]_12 [5]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [5]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].divisor_tmp_reg[6]_12 [6]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [6]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].divisor_tmp_reg[6]_12 [7]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [7]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].divisor_tmp_reg[6]_12 [8]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [8]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].divisor_tmp_reg[6]_12 [9]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[6].remd_tmp[7][0]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6][16]_0 ),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [0]),
        .O(\loop[6].remd_tmp[7][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][10]_i_1 
       (.I0(\cal_tmp[6]_carry__1_n_6 ),
        .I1(\loop[5].remd_tmp_reg[6][16]_0 ),
        .I2(\loop[5].remd_tmp_reg[6]_13 [9]),
        .O(\loop[6].remd_tmp[7][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][11]_i_1 
       (.I0(\cal_tmp[6]_carry__1_n_5 ),
        .I1(\loop[5].remd_tmp_reg[6][16]_0 ),
        .I2(\loop[5].remd_tmp_reg[6]_13 [10]),
        .O(\loop[6].remd_tmp[7][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][12]_i_1 
       (.I0(\cal_tmp[6]_carry__1_n_4 ),
        .I1(\loop[5].remd_tmp_reg[6][16]_0 ),
        .I2(\loop[5].remd_tmp_reg[6]_13 [11]),
        .O(\loop[6].remd_tmp[7][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][13]_i_1 
       (.I0(\cal_tmp[6]_carry__2_n_7 ),
        .I1(\loop[5].remd_tmp_reg[6][16]_0 ),
        .I2(\loop[5].remd_tmp_reg[6]_13 [12]),
        .O(\loop[6].remd_tmp[7][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][14]_i_1 
       (.I0(\cal_tmp[6]_carry__2_n_6 ),
        .I1(\loop[5].remd_tmp_reg[6][16]_0 ),
        .I2(\loop[5].remd_tmp_reg[6]_13 [13]),
        .O(\loop[6].remd_tmp[7][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][15]_i_1 
       (.I0(\cal_tmp[6]_carry__2_n_5 ),
        .I1(\loop[5].remd_tmp_reg[6][16]_0 ),
        .I2(\loop[5].remd_tmp_reg[6]_13 [14]),
        .O(\loop[6].remd_tmp[7][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][16]_i_1 
       (.I0(\cal_tmp[6]_carry__2_n_4 ),
        .I1(\loop[5].remd_tmp_reg[6][16]_0 ),
        .I2(\loop[5].remd_tmp_reg[6]_13 [15]),
        .O(\loop[6].remd_tmp[7][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][1]_i_1 
       (.I0(\cal_tmp[6]_carry_n_7 ),
        .I1(\loop[5].remd_tmp_reg[6][16]_0 ),
        .I2(\loop[5].remd_tmp_reg[6]_13 [0]),
        .O(\loop[6].remd_tmp[7][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][2]_i_1 
       (.I0(\cal_tmp[6]_carry_n_6 ),
        .I1(\loop[5].remd_tmp_reg[6][16]_0 ),
        .I2(\loop[5].remd_tmp_reg[6]_13 [1]),
        .O(\loop[6].remd_tmp[7][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][3]_i_1 
       (.I0(\cal_tmp[6]_carry_n_5 ),
        .I1(\loop[5].remd_tmp_reg[6][16]_0 ),
        .I2(\loop[5].remd_tmp_reg[6]_13 [2]),
        .O(\loop[6].remd_tmp[7][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][4]_i_1 
       (.I0(\cal_tmp[6]_carry_n_4 ),
        .I1(\loop[5].remd_tmp_reg[6][16]_0 ),
        .I2(\loop[5].remd_tmp_reg[6]_13 [3]),
        .O(\loop[6].remd_tmp[7][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][5]_i_1 
       (.I0(\cal_tmp[6]_carry__0_n_7 ),
        .I1(\loop[5].remd_tmp_reg[6][16]_0 ),
        .I2(\loop[5].remd_tmp_reg[6]_13 [4]),
        .O(\loop[6].remd_tmp[7][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][6]_i_1 
       (.I0(\cal_tmp[6]_carry__0_n_6 ),
        .I1(\loop[5].remd_tmp_reg[6][16]_0 ),
        .I2(\loop[5].remd_tmp_reg[6]_13 [5]),
        .O(\loop[6].remd_tmp[7][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][7]_i_1 
       (.I0(\cal_tmp[6]_carry__0_n_5 ),
        .I1(\loop[5].remd_tmp_reg[6][16]_0 ),
        .I2(\loop[5].remd_tmp_reg[6]_13 [6]),
        .O(\loop[6].remd_tmp[7][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][8]_i_1 
       (.I0(\cal_tmp[6]_carry__0_n_4 ),
        .I1(\loop[5].remd_tmp_reg[6][16]_0 ),
        .I2(\loop[5].remd_tmp_reg[6]_13 [7]),
        .O(\loop[6].remd_tmp[7][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][9]_i_1 
       (.I0(\cal_tmp[6]_carry__1_n_7 ),
        .I1(\loop[5].remd_tmp_reg[6][16]_0 ),
        .I2(\loop[5].remd_tmp_reg[6]_13 [8]),
        .O(\loop[6].remd_tmp[7][9]_i_1_n_0 ));
  FDRE \loop[6].remd_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].remd_tmp[7][0]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [0]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].remd_tmp[7][10]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [10]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].remd_tmp[7][11]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [11]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].remd_tmp[7][12]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [12]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].remd_tmp[7][13]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [13]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].remd_tmp[7][14]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [14]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].remd_tmp[7][15]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [15]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].remd_tmp[7][16]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [16]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].remd_tmp[7][1]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [1]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].remd_tmp[7][2]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [2]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].remd_tmp[7][3]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [3]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].remd_tmp[7][4]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [4]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].remd_tmp[7][5]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [5]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].remd_tmp[7][6]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [6]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].remd_tmp[7][7]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [7]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].remd_tmp[7][8]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [8]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].remd_tmp[7][9]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [9]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].divisor_tmp_reg[7]_14 [0]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [0]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].divisor_tmp_reg[7]_14 [10]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [10]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].divisor_tmp_reg[7]_14 [11]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [11]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].divisor_tmp_reg[7]_14 [12]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [12]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].divisor_tmp_reg[7]_14 [13]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [13]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].divisor_tmp_reg[7]_14 [14]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [14]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].divisor_tmp_reg[7]_14 [15]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [15]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].divisor_tmp_reg[7]_14 [1]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [1]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].divisor_tmp_reg[7]_14 [2]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [2]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].divisor_tmp_reg[7]_14 [3]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [3]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].divisor_tmp_reg[7]_14 [4]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [4]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].divisor_tmp_reg[7]_14 [5]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [5]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].divisor_tmp_reg[7]_14 [6]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [6]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].divisor_tmp_reg[7]_14 [7]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [7]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].divisor_tmp_reg[7]_14 [8]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [8]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].divisor_tmp_reg[7]_14 [9]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[7].remd_tmp[8][0]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7][16]_0 ),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [0]),
        .O(\loop[7].remd_tmp[8][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][10]_i_1 
       (.I0(\cal_tmp[7]_carry__1_n_6 ),
        .I1(\loop[6].remd_tmp_reg[7][16]_0 ),
        .I2(\loop[6].remd_tmp_reg[7]_15 [9]),
        .O(\loop[7].remd_tmp[8][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][11]_i_1 
       (.I0(\cal_tmp[7]_carry__1_n_5 ),
        .I1(\loop[6].remd_tmp_reg[7][16]_0 ),
        .I2(\loop[6].remd_tmp_reg[7]_15 [10]),
        .O(\loop[7].remd_tmp[8][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][12]_i_1 
       (.I0(\cal_tmp[7]_carry__1_n_4 ),
        .I1(\loop[6].remd_tmp_reg[7][16]_0 ),
        .I2(\loop[6].remd_tmp_reg[7]_15 [11]),
        .O(\loop[7].remd_tmp[8][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][13]_i_1 
       (.I0(\cal_tmp[7]_carry__2_n_7 ),
        .I1(\loop[6].remd_tmp_reg[7][16]_0 ),
        .I2(\loop[6].remd_tmp_reg[7]_15 [12]),
        .O(\loop[7].remd_tmp[8][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][14]_i_1 
       (.I0(\cal_tmp[7]_carry__2_n_6 ),
        .I1(\loop[6].remd_tmp_reg[7][16]_0 ),
        .I2(\loop[6].remd_tmp_reg[7]_15 [13]),
        .O(\loop[7].remd_tmp[8][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][15]_i_1 
       (.I0(\cal_tmp[7]_carry__2_n_5 ),
        .I1(\loop[6].remd_tmp_reg[7][16]_0 ),
        .I2(\loop[6].remd_tmp_reg[7]_15 [14]),
        .O(\loop[7].remd_tmp[8][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][16]_i_1 
       (.I0(\cal_tmp[7]_carry__2_n_4 ),
        .I1(\loop[6].remd_tmp_reg[7][16]_0 ),
        .I2(\loop[6].remd_tmp_reg[7]_15 [15]),
        .O(\loop[7].remd_tmp[8][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][1]_i_1 
       (.I0(\cal_tmp[7]_carry_n_7 ),
        .I1(\loop[6].remd_tmp_reg[7][16]_0 ),
        .I2(\loop[6].remd_tmp_reg[7]_15 [0]),
        .O(\loop[7].remd_tmp[8][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][2]_i_1 
       (.I0(\cal_tmp[7]_carry_n_6 ),
        .I1(\loop[6].remd_tmp_reg[7][16]_0 ),
        .I2(\loop[6].remd_tmp_reg[7]_15 [1]),
        .O(\loop[7].remd_tmp[8][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][3]_i_1 
       (.I0(\cal_tmp[7]_carry_n_5 ),
        .I1(\loop[6].remd_tmp_reg[7][16]_0 ),
        .I2(\loop[6].remd_tmp_reg[7]_15 [2]),
        .O(\loop[7].remd_tmp[8][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][4]_i_1 
       (.I0(\cal_tmp[7]_carry_n_4 ),
        .I1(\loop[6].remd_tmp_reg[7][16]_0 ),
        .I2(\loop[6].remd_tmp_reg[7]_15 [3]),
        .O(\loop[7].remd_tmp[8][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][5]_i_1 
       (.I0(\cal_tmp[7]_carry__0_n_7 ),
        .I1(\loop[6].remd_tmp_reg[7][16]_0 ),
        .I2(\loop[6].remd_tmp_reg[7]_15 [4]),
        .O(\loop[7].remd_tmp[8][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][6]_i_1 
       (.I0(\cal_tmp[7]_carry__0_n_6 ),
        .I1(\loop[6].remd_tmp_reg[7][16]_0 ),
        .I2(\loop[6].remd_tmp_reg[7]_15 [5]),
        .O(\loop[7].remd_tmp[8][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][7]_i_1 
       (.I0(\cal_tmp[7]_carry__0_n_5 ),
        .I1(\loop[6].remd_tmp_reg[7][16]_0 ),
        .I2(\loop[6].remd_tmp_reg[7]_15 [6]),
        .O(\loop[7].remd_tmp[8][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][8]_i_1 
       (.I0(\cal_tmp[7]_carry__0_n_4 ),
        .I1(\loop[6].remd_tmp_reg[7][16]_0 ),
        .I2(\loop[6].remd_tmp_reg[7]_15 [7]),
        .O(\loop[7].remd_tmp[8][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][9]_i_1 
       (.I0(\cal_tmp[7]_carry__1_n_7 ),
        .I1(\loop[6].remd_tmp_reg[7][16]_0 ),
        .I2(\loop[6].remd_tmp_reg[7]_15 [8]),
        .O(\loop[7].remd_tmp[8][9]_i_1_n_0 ));
  FDRE \loop[7].remd_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].remd_tmp[8][0]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [0]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].remd_tmp[8][10]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [10]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].remd_tmp[8][11]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [11]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].remd_tmp[8][12]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [12]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].remd_tmp[8][13]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [13]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].remd_tmp[8][14]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [14]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].remd_tmp[8][15]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [15]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].remd_tmp[8][16]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [16]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].remd_tmp[8][1]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [1]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].remd_tmp[8][2]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [2]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].remd_tmp[8][3]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [3]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].remd_tmp[8][4]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [4]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].remd_tmp[8][5]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [5]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].remd_tmp[8][6]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [6]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].remd_tmp[8][7]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [7]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].remd_tmp[8][8]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [8]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].remd_tmp[8][9]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [9]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].divisor_tmp_reg[8]_16 [0]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [0]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].divisor_tmp_reg[8]_16 [10]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [10]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].divisor_tmp_reg[8]_16 [11]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [11]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].divisor_tmp_reg[8]_16 [12]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [12]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].divisor_tmp_reg[8]_16 [13]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [13]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].divisor_tmp_reg[8]_16 [14]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [14]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].divisor_tmp_reg[8]_16 [15]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [15]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].divisor_tmp_reg[8]_16 [1]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [1]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].divisor_tmp_reg[8]_16 [2]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [2]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].divisor_tmp_reg[8]_16 [3]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [3]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].divisor_tmp_reg[8]_16 [4]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [4]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].divisor_tmp_reg[8]_16 [5]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [5]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].divisor_tmp_reg[8]_16 [6]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [6]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].divisor_tmp_reg[8]_16 [7]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [7]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].divisor_tmp_reg[8]_16 [8]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [8]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].divisor_tmp_reg[8]_16 [9]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[8].remd_tmp[9][0]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8][16]_0 ),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [0]),
        .O(\loop[8].remd_tmp[9][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][10]_i_1 
       (.I0(\cal_tmp[8]_carry__1_n_6 ),
        .I1(\loop[7].remd_tmp_reg[8][16]_0 ),
        .I2(\loop[7].remd_tmp_reg[8]_17 [9]),
        .O(\loop[8].remd_tmp[9][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][11]_i_1 
       (.I0(\cal_tmp[8]_carry__1_n_5 ),
        .I1(\loop[7].remd_tmp_reg[8][16]_0 ),
        .I2(\loop[7].remd_tmp_reg[8]_17 [10]),
        .O(\loop[8].remd_tmp[9][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][12]_i_1 
       (.I0(\cal_tmp[8]_carry__1_n_4 ),
        .I1(\loop[7].remd_tmp_reg[8][16]_0 ),
        .I2(\loop[7].remd_tmp_reg[8]_17 [11]),
        .O(\loop[8].remd_tmp[9][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][13]_i_1 
       (.I0(\cal_tmp[8]_carry__2_n_7 ),
        .I1(\loop[7].remd_tmp_reg[8][16]_0 ),
        .I2(\loop[7].remd_tmp_reg[8]_17 [12]),
        .O(\loop[8].remd_tmp[9][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][14]_i_1 
       (.I0(\cal_tmp[8]_carry__2_n_6 ),
        .I1(\loop[7].remd_tmp_reg[8][16]_0 ),
        .I2(\loop[7].remd_tmp_reg[8]_17 [13]),
        .O(\loop[8].remd_tmp[9][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][15]_i_1 
       (.I0(\cal_tmp[8]_carry__2_n_5 ),
        .I1(\loop[7].remd_tmp_reg[8][16]_0 ),
        .I2(\loop[7].remd_tmp_reg[8]_17 [14]),
        .O(\loop[8].remd_tmp[9][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][16]_i_1 
       (.I0(\cal_tmp[8]_carry__2_n_4 ),
        .I1(\loop[7].remd_tmp_reg[8][16]_0 ),
        .I2(\loop[7].remd_tmp_reg[8]_17 [15]),
        .O(\loop[8].remd_tmp[9][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][1]_i_1 
       (.I0(\cal_tmp[8]_carry_n_7 ),
        .I1(\loop[7].remd_tmp_reg[8][16]_0 ),
        .I2(\loop[7].remd_tmp_reg[8]_17 [0]),
        .O(\loop[8].remd_tmp[9][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][2]_i_1 
       (.I0(\cal_tmp[8]_carry_n_6 ),
        .I1(\loop[7].remd_tmp_reg[8][16]_0 ),
        .I2(\loop[7].remd_tmp_reg[8]_17 [1]),
        .O(\loop[8].remd_tmp[9][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][3]_i_1 
       (.I0(\cal_tmp[8]_carry_n_5 ),
        .I1(\loop[7].remd_tmp_reg[8][16]_0 ),
        .I2(\loop[7].remd_tmp_reg[8]_17 [2]),
        .O(\loop[8].remd_tmp[9][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][4]_i_1 
       (.I0(\cal_tmp[8]_carry_n_4 ),
        .I1(\loop[7].remd_tmp_reg[8][16]_0 ),
        .I2(\loop[7].remd_tmp_reg[8]_17 [3]),
        .O(\loop[8].remd_tmp[9][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][5]_i_1 
       (.I0(\cal_tmp[8]_carry__0_n_7 ),
        .I1(\loop[7].remd_tmp_reg[8][16]_0 ),
        .I2(\loop[7].remd_tmp_reg[8]_17 [4]),
        .O(\loop[8].remd_tmp[9][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][6]_i_1 
       (.I0(\cal_tmp[8]_carry__0_n_6 ),
        .I1(\loop[7].remd_tmp_reg[8][16]_0 ),
        .I2(\loop[7].remd_tmp_reg[8]_17 [5]),
        .O(\loop[8].remd_tmp[9][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][7]_i_1 
       (.I0(\cal_tmp[8]_carry__0_n_5 ),
        .I1(\loop[7].remd_tmp_reg[8][16]_0 ),
        .I2(\loop[7].remd_tmp_reg[8]_17 [6]),
        .O(\loop[8].remd_tmp[9][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][8]_i_1 
       (.I0(\cal_tmp[8]_carry__0_n_4 ),
        .I1(\loop[7].remd_tmp_reg[8][16]_0 ),
        .I2(\loop[7].remd_tmp_reg[8]_17 [7]),
        .O(\loop[8].remd_tmp[9][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][9]_i_1 
       (.I0(\cal_tmp[8]_carry__1_n_7 ),
        .I1(\loop[7].remd_tmp_reg[8][16]_0 ),
        .I2(\loop[7].remd_tmp_reg[8]_17 [8]),
        .O(\loop[8].remd_tmp[9][9]_i_1_n_0 ));
  FDRE \loop[8].remd_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].remd_tmp[9][0]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [0]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].remd_tmp[9][10]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [10]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].remd_tmp[9][11]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [11]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].remd_tmp[9][12]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [12]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].remd_tmp[9][13]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [13]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].remd_tmp[9][14]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [14]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].remd_tmp[9][15]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [15]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].remd_tmp[9][16]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [16]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].remd_tmp[9][1]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [1]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].remd_tmp[9][2]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [2]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].remd_tmp[9][3]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [3]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].remd_tmp[9][4]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [4]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].remd_tmp[9][5]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [5]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].remd_tmp[9][6]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [6]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].remd_tmp[9][7]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [7]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].remd_tmp[9][8]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [8]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].remd_tmp[9][9]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [9]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].divisor_tmp_reg[9]_18 [0]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [0]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].divisor_tmp_reg[9]_18 [10]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [10]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].divisor_tmp_reg[9]_18 [11]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [11]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].divisor_tmp_reg[9]_18 [12]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [12]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].divisor_tmp_reg[9]_18 [13]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [13]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].divisor_tmp_reg[9]_18 [14]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [14]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].divisor_tmp_reg[9]_18 [15]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [15]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].divisor_tmp_reg[9]_18 [1]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [1]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].divisor_tmp_reg[9]_18 [2]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [2]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].divisor_tmp_reg[9]_18 [3]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [3]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].divisor_tmp_reg[9]_18 [4]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [4]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].divisor_tmp_reg[9]_18 [5]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [5]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].divisor_tmp_reg[9]_18 [6]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [6]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].divisor_tmp_reg[9]_18 [7]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [7]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].divisor_tmp_reg[9]_18 [8]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [8]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].divisor_tmp_reg[9]_18 [9]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[9].remd_tmp[10][0]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9][16]_0 ),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [0]),
        .O(\loop[9].remd_tmp[10][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][10]_i_1 
       (.I0(\cal_tmp[9]_carry__1_n_6 ),
        .I1(\loop[8].remd_tmp_reg[9][16]_0 ),
        .I2(\loop[8].remd_tmp_reg[9]_19 [9]),
        .O(\loop[9].remd_tmp[10][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][11]_i_1 
       (.I0(\cal_tmp[9]_carry__1_n_5 ),
        .I1(\loop[8].remd_tmp_reg[9][16]_0 ),
        .I2(\loop[8].remd_tmp_reg[9]_19 [10]),
        .O(\loop[9].remd_tmp[10][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][12]_i_1 
       (.I0(\cal_tmp[9]_carry__1_n_4 ),
        .I1(\loop[8].remd_tmp_reg[9][16]_0 ),
        .I2(\loop[8].remd_tmp_reg[9]_19 [11]),
        .O(\loop[9].remd_tmp[10][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][13]_i_1 
       (.I0(\cal_tmp[9]_carry__2_n_7 ),
        .I1(\loop[8].remd_tmp_reg[9][16]_0 ),
        .I2(\loop[8].remd_tmp_reg[9]_19 [12]),
        .O(\loop[9].remd_tmp[10][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][14]_i_1 
       (.I0(\cal_tmp[9]_carry__2_n_6 ),
        .I1(\loop[8].remd_tmp_reg[9][16]_0 ),
        .I2(\loop[8].remd_tmp_reg[9]_19 [13]),
        .O(\loop[9].remd_tmp[10][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][15]_i_1 
       (.I0(\cal_tmp[9]_carry__2_n_5 ),
        .I1(\loop[8].remd_tmp_reg[9][16]_0 ),
        .I2(\loop[8].remd_tmp_reg[9]_19 [14]),
        .O(\loop[9].remd_tmp[10][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][16]_i_1 
       (.I0(\cal_tmp[9]_carry__2_n_4 ),
        .I1(\loop[8].remd_tmp_reg[9][16]_0 ),
        .I2(\loop[8].remd_tmp_reg[9]_19 [15]),
        .O(\loop[9].remd_tmp[10][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][1]_i_1 
       (.I0(\cal_tmp[9]_carry_n_7 ),
        .I1(\loop[8].remd_tmp_reg[9][16]_0 ),
        .I2(\loop[8].remd_tmp_reg[9]_19 [0]),
        .O(\loop[9].remd_tmp[10][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][2]_i_1 
       (.I0(\cal_tmp[9]_carry_n_6 ),
        .I1(\loop[8].remd_tmp_reg[9][16]_0 ),
        .I2(\loop[8].remd_tmp_reg[9]_19 [1]),
        .O(\loop[9].remd_tmp[10][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][3]_i_1 
       (.I0(\cal_tmp[9]_carry_n_5 ),
        .I1(\loop[8].remd_tmp_reg[9][16]_0 ),
        .I2(\loop[8].remd_tmp_reg[9]_19 [2]),
        .O(\loop[9].remd_tmp[10][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][4]_i_1 
       (.I0(\cal_tmp[9]_carry_n_4 ),
        .I1(\loop[8].remd_tmp_reg[9][16]_0 ),
        .I2(\loop[8].remd_tmp_reg[9]_19 [3]),
        .O(\loop[9].remd_tmp[10][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][5]_i_1 
       (.I0(\cal_tmp[9]_carry__0_n_7 ),
        .I1(\loop[8].remd_tmp_reg[9][16]_0 ),
        .I2(\loop[8].remd_tmp_reg[9]_19 [4]),
        .O(\loop[9].remd_tmp[10][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][6]_i_1 
       (.I0(\cal_tmp[9]_carry__0_n_6 ),
        .I1(\loop[8].remd_tmp_reg[9][16]_0 ),
        .I2(\loop[8].remd_tmp_reg[9]_19 [5]),
        .O(\loop[9].remd_tmp[10][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][7]_i_1 
       (.I0(\cal_tmp[9]_carry__0_n_5 ),
        .I1(\loop[8].remd_tmp_reg[9][16]_0 ),
        .I2(\loop[8].remd_tmp_reg[9]_19 [6]),
        .O(\loop[9].remd_tmp[10][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][8]_i_1 
       (.I0(\cal_tmp[9]_carry__0_n_4 ),
        .I1(\loop[8].remd_tmp_reg[9][16]_0 ),
        .I2(\loop[8].remd_tmp_reg[9]_19 [7]),
        .O(\loop[9].remd_tmp[10][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][9]_i_1 
       (.I0(\cal_tmp[9]_carry__1_n_7 ),
        .I1(\loop[8].remd_tmp_reg[9][16]_0 ),
        .I2(\loop[8].remd_tmp_reg[9]_19 [8]),
        .O(\loop[9].remd_tmp[10][9]_i_1_n_0 ));
  FDRE \loop[9].remd_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].remd_tmp[10][0]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [0]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].remd_tmp[10][10]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [10]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].remd_tmp[10][11]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [11]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].remd_tmp[10][12]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [12]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].remd_tmp[10][13]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [13]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].remd_tmp[10][14]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [14]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].remd_tmp[10][15]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [15]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].remd_tmp[10][16]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [16]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].remd_tmp[10][1]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [1]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].remd_tmp[10][2]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [2]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].remd_tmp[10][3]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [3]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].remd_tmp[10][4]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [4]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].remd_tmp[10][5]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [5]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].remd_tmp[10][6]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [6]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].remd_tmp[10][7]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [7]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].remd_tmp[10][8]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [8]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[9].remd_tmp[10][9]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \val_in_read_reg_208[15]_inv_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\loop[0].remd_tmp_reg[1][0]_0 ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "yolo_yolo_top_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3" *) 
module design_1_yolo_yolo_top_0_0_yolo_yolo_top_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3
   (ap_enable_reg_pp0_iter8,
    p_16_in,
    D,
    \curr_output_strb_V_reg_870_pp0_iter7_reg_reg[7]_0 ,
    grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TUSER,
    grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TLAST,
    \curr_output_id_V_reg_880_pp0_iter7_reg_reg[4]_0 ,
    \curr_output_dest_V_reg_885_pp0_iter7_reg_reg[5]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    ap_loop_exit_ready_pp0_iter7_reg_reg_0,
    grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY,
    \tmp_data_sub_data_1_V_1_reg_896_reg[15]_0 ,
    \p_Result_1_reg_914_reg[0]_0 ,
    \ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    ap_enable_reg_pp0_iter0_reg_reg_0,
    ap_enable_reg_pp0_iter8_reg_0,
    ap_enable_reg_pp0_iter8_reg_1,
    ap_enable_reg_pp0_iter8_reg_2,
    ap_enable_reg_pp0_iter8_reg_3,
    ap_enable_reg_pp0_iter8_reg_4,
    ap_enable_reg_pp0_iter8_reg_5,
    ap_enable_reg_pp0_iter8_reg_6,
    ap_enable_reg_pp0_iter8_reg_7,
    ap_enable_reg_pp0_iter8_reg_8,
    ap_enable_reg_pp0_iter8_reg_9,
    ap_enable_reg_pp0_iter8_reg_10,
    ap_enable_reg_pp0_iter8_reg_11,
    ap_enable_reg_pp0_iter8_reg_12,
    ap_enable_reg_pp0_iter8_reg_13,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    Q,
    grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg,
    outStream_TREADY_int_regslice,
    inStream_TVALID_int_regslice,
    \val_in_read_reg_208_reg[3] ,
    inStream_TDATA_int_regslice,
    \val_in_read_reg_208_reg[9] ,
    \val_in_read_reg_208_reg[11] ,
    \val_in_read_reg_208_reg[8] ,
    \val_in_read_reg_208_reg[12] ,
    \val_in_read_reg_208_reg[0] ,
    \val_in_read_reg_208_reg[1] ,
    \val_in_read_reg_208_reg[2] ,
    \val_in_read_reg_208_reg[10] ,
    \val_in_read_reg_208_reg[5] ,
    \val_in_read_reg_208_reg[4]_inv ,
    \val_in_read_reg_208_reg[13] ,
    \val_in_read_reg_208_reg[15]_inv ,
    \val_in_read_reg_208_reg[6]_inv ,
    \val_in_read_reg_208_reg[14]_inv ,
    \val_in_read_reg_208_reg[7]_inv ,
    trunc_ln3_reg_214,
    P,
    \icmp_ln1027_1_reg_833_reg[0]_0 ,
    activate_en_read_reg_209,
    cmp_i_i37_mid111_reg_239,
    \curr_output_last_V_reg_918[0]_i_4_0 ,
    \curr_output_last_V_reg_918_reg[0]_0 ,
    B_V_data_1_sel,
    \B_V_data_1_state_reg[0] ,
    outStream_TREADY,
    \B_V_data_1_state_reg[0]_0 ,
    \B_V_data_1_state_reg[0]_1 ,
    B_V_data_1_sel_wr,
    \B_V_data_1_state_reg[0]_2 ,
    \B_V_data_1_state_reg[0]_3 ,
    B_V_data_1_sel_wr_0,
    \B_V_data_1_state_reg[0]_4 ,
    \B_V_data_1_state_reg[0]_5 ,
    B_V_data_1_sel_wr_1,
    \B_V_data_1_state_reg[0]_6 ,
    \B_V_data_1_state_reg[0]_7 ,
    B_V_data_1_sel_wr_2,
    \B_V_data_1_state_reg[0]_8 ,
    \B_V_data_1_state_reg[0]_9 ,
    B_V_data_1_sel_wr_3,
    \B_V_data_1_state_reg[0]_10 ,
    \B_V_data_1_state_reg[0]_11 ,
    B_V_data_1_sel_wr_4,
    B_V_data_1_sel_wr_5,
    \curr_output_keep_V_reg_865_reg[7]_0 ,
    \curr_output_strb_V_reg_870_reg[7]_0 ,
    \curr_output_user_V_reg_875_reg[1]_0 ,
    \curr_output_id_V_reg_880_reg[4]_0 ,
    \curr_output_dest_V_reg_885_reg[5]_0 );
  output ap_enable_reg_pp0_iter8;
  output p_16_in;
  output [7:0]D;
  output [7:0]\curr_output_strb_V_reg_870_pp0_iter7_reg_reg[7]_0 ;
  output [1:0]grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TUSER;
  output grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TLAST;
  output [4:0]\curr_output_id_V_reg_880_pp0_iter7_reg_reg[4]_0 ;
  output [5:0]\curr_output_dest_V_reg_885_pp0_iter7_reg_reg[5]_0 ;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output ap_loop_exit_ready_pp0_iter7_reg_reg_0;
  output grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY;
  output [15:0]\tmp_data_sub_data_1_V_1_reg_896_reg[15]_0 ;
  output \p_Result_1_reg_914_reg[0]_0 ;
  output [63:0]\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 ;
  output \ap_CS_fsm_reg[1]_1 ;
  output ap_enable_reg_pp0_iter0_reg_reg_0;
  output ap_enable_reg_pp0_iter8_reg_0;
  output ap_enable_reg_pp0_iter8_reg_1;
  output ap_enable_reg_pp0_iter8_reg_2;
  output ap_enable_reg_pp0_iter8_reg_3;
  output ap_enable_reg_pp0_iter8_reg_4;
  output ap_enable_reg_pp0_iter8_reg_5;
  output ap_enable_reg_pp0_iter8_reg_6;
  output ap_enable_reg_pp0_iter8_reg_7;
  output ap_enable_reg_pp0_iter8_reg_8;
  output ap_enable_reg_pp0_iter8_reg_9;
  output ap_enable_reg_pp0_iter8_reg_10;
  output ap_enable_reg_pp0_iter8_reg_11;
  output ap_enable_reg_pp0_iter8_reg_12;
  output ap_enable_reg_pp0_iter8_reg_13;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input [1:0]Q;
  input grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg;
  input outStream_TREADY_int_regslice;
  input inStream_TVALID_int_regslice;
  input \val_in_read_reg_208_reg[3] ;
  input [63:0]inStream_TDATA_int_regslice;
  input \val_in_read_reg_208_reg[9] ;
  input \val_in_read_reg_208_reg[11] ;
  input \val_in_read_reg_208_reg[8] ;
  input \val_in_read_reg_208_reg[12] ;
  input \val_in_read_reg_208_reg[0] ;
  input \val_in_read_reg_208_reg[1] ;
  input \val_in_read_reg_208_reg[2] ;
  input \val_in_read_reg_208_reg[10] ;
  input \val_in_read_reg_208_reg[5] ;
  input \val_in_read_reg_208_reg[4]_inv ;
  input \val_in_read_reg_208_reg[13] ;
  input \val_in_read_reg_208_reg[15]_inv ;
  input \val_in_read_reg_208_reg[6]_inv ;
  input \val_in_read_reg_208_reg[14]_inv ;
  input \val_in_read_reg_208_reg[7]_inv ;
  input [7:0]trunc_ln3_reg_214;
  input [12:0]P;
  input [4:0]\icmp_ln1027_1_reg_833_reg[0]_0 ;
  input [23:0]activate_en_read_reg_209;
  input cmp_i_i37_mid111_reg_239;
  input [5:0]\curr_output_last_V_reg_918[0]_i_4_0 ;
  input [5:0]\curr_output_last_V_reg_918_reg[0]_0 ;
  input B_V_data_1_sel;
  input \B_V_data_1_state_reg[0] ;
  input outStream_TREADY;
  input \B_V_data_1_state_reg[0]_0 ;
  input \B_V_data_1_state_reg[0]_1 ;
  input B_V_data_1_sel_wr;
  input \B_V_data_1_state_reg[0]_2 ;
  input \B_V_data_1_state_reg[0]_3 ;
  input B_V_data_1_sel_wr_0;
  input \B_V_data_1_state_reg[0]_4 ;
  input \B_V_data_1_state_reg[0]_5 ;
  input B_V_data_1_sel_wr_1;
  input \B_V_data_1_state_reg[0]_6 ;
  input \B_V_data_1_state_reg[0]_7 ;
  input B_V_data_1_sel_wr_2;
  input \B_V_data_1_state_reg[0]_8 ;
  input \B_V_data_1_state_reg[0]_9 ;
  input B_V_data_1_sel_wr_3;
  input \B_V_data_1_state_reg[0]_10 ;
  input \B_V_data_1_state_reg[0]_11 ;
  input B_V_data_1_sel_wr_4;
  input B_V_data_1_sel_wr_5;
  input [7:0]\curr_output_keep_V_reg_865_reg[7]_0 ;
  input [7:0]\curr_output_strb_V_reg_870_reg[7]_0 ;
  input [1:0]\curr_output_user_V_reg_875_reg[1]_0 ;
  input [4:0]\curr_output_id_V_reg_880_reg[4]_0 ;
  input [5:0]\curr_output_dest_V_reg_885_reg[5]_0 ;

  wire \B_V_data_1_payload_A[63]_i_3_n_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_0;
  wire B_V_data_1_sel_wr_1;
  wire B_V_data_1_sel_wr_2;
  wire B_V_data_1_sel_wr_3;
  wire B_V_data_1_sel_wr_4;
  wire B_V_data_1_sel_wr_5;
  wire \B_V_data_1_state_reg[0] ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[0]_10 ;
  wire \B_V_data_1_state_reg[0]_11 ;
  wire \B_V_data_1_state_reg[0]_2 ;
  wire \B_V_data_1_state_reg[0]_3 ;
  wire \B_V_data_1_state_reg[0]_4 ;
  wire \B_V_data_1_state_reg[0]_5 ;
  wire \B_V_data_1_state_reg[0]_6 ;
  wire \B_V_data_1_state_reg[0]_7 ;
  wire \B_V_data_1_state_reg[0]_8 ;
  wire \B_V_data_1_state_reg[0]_9 ;
  wire [7:0]D;
  wire [12:0]P;
  wire [1:0]Q;
  wire [23:0]activate_en_read_reg_209;
  wire [12:0]add_ln1027_1_fu_376_p2;
  wire add_ln1027_1_fu_376_p2_carry__0_n_0;
  wire add_ln1027_1_fu_376_p2_carry__0_n_1;
  wire add_ln1027_1_fu_376_p2_carry__0_n_2;
  wire add_ln1027_1_fu_376_p2_carry__0_n_3;
  wire add_ln1027_1_fu_376_p2_carry__1_n_1;
  wire add_ln1027_1_fu_376_p2_carry__1_n_2;
  wire add_ln1027_1_fu_376_p2_carry__1_n_3;
  wire add_ln1027_1_fu_376_p2_carry_n_0;
  wire add_ln1027_1_fu_376_p2_carry_n_1;
  wire add_ln1027_1_fu_376_p2_carry_n_2;
  wire add_ln1027_1_fu_376_p2_carry_n_3;
  wire [12:0]add_ln1027_1_reg_828;
  wire [8:1]add_ln1027_fu_725_p2;
  wire and_ln14_fu_403_p2;
  wire and_ln14_reg_842;
  wire and_ln14_reg_8420;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[2]_i_2_n_0 ;
  wire \ap_CS_fsm[2]_i_3_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_condition_339;
  wire ap_condition_864;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter8_i_1_n_0;
  wire ap_enable_reg_pp0_iter8_reg_0;
  wire ap_enable_reg_pp0_iter8_reg_1;
  wire ap_enable_reg_pp0_iter8_reg_10;
  wire ap_enable_reg_pp0_iter8_reg_11;
  wire ap_enable_reg_pp0_iter8_reg_12;
  wire ap_enable_reg_pp0_iter8_reg_13;
  wire ap_enable_reg_pp0_iter8_reg_2;
  wire ap_enable_reg_pp0_iter8_reg_3;
  wire ap_enable_reg_pp0_iter8_reg_4;
  wire ap_enable_reg_pp0_iter8_reg_5;
  wire ap_enable_reg_pp0_iter8_reg_6;
  wire ap_enable_reg_pp0_iter8_reg_7;
  wire ap_enable_reg_pp0_iter8_reg_8;
  wire ap_enable_reg_pp0_iter8_reg_9;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_exit_ready_pp0_iter4_reg;
  wire ap_loop_exit_ready_pp0_iter5_reg;
  wire ap_loop_exit_ready_pp0_iter6_reg;
  wire ap_loop_exit_ready_pp0_iter7_reg;
  wire ap_loop_exit_ready_pp0_iter7_reg_reg_0;
  wire [15:0]ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261;
  wire ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_2610;
  wire [15:0]ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271;
  wire ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_2710;
  wire [15:0]ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281;
  wire ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_2810;
  wire \ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[15]_i_3_n_0 ;
  wire \ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[15]_i_4_n_0 ;
  wire \ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[15]_i_5_n_0 ;
  wire \ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[15]_i_6_n_0 ;
  wire \ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[15]_i_7_n_0 ;
  wire [15:0]ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290;
  wire [15:0]ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261;
  wire [15:0]ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271;
  wire [15:0]ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281;
  wire [15:0]ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290;
  wire ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900;
  wire [15:0]ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261;
  wire [15:0]ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271;
  wire [15:0]ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281;
  wire [15:0]ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290;
  wire ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900;
  wire [15:0]ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261;
  wire [15:0]ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271;
  wire [15:0]ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281;
  wire [15:0]ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290;
  wire ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900;
  wire [15:0]ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261;
  wire [15:0]ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271;
  wire [15:0]ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281;
  wire [15:0]ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290;
  wire ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900;
  wire [15:0]ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261;
  wire [15:0]ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271;
  wire [15:0]ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281;
  wire [15:0]ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290;
  wire ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900;
  wire [15:0]ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261;
  wire [15:0]ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271;
  wire [15:0]ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281;
  wire [15:0]ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290;
  wire [15:0]ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261;
  wire ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610;
  wire \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[15]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[15]_i_3_n_0 ;
  wire [15:0]ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271;
  wire [15:0]ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281;
  wire [15:0]ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290;
  wire [63:0]\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 ;
  wire [15:0]ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271;
  wire \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[15]_i_2_n_0 ;
  wire \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[15]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[15]_i_3_n_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [12:0]ap_sig_allocacmp_indvar_flatten15_load;
  wire [8:0]ap_sig_allocacmp_indvar_flatten_load;
  wire ap_sig_allocacmp_indvar_flatten_load1;
  wire cmp_i_i37_mid111_reg_239;
  wire [4:0]col_idx_fu_160;
  wire \col_idx_fu_160[4]_i_2_n_0 ;
  wire [5:0]curr_output_dest_V_reg_885;
  wire curr_output_dest_V_reg_8850;
  wire \curr_output_dest_V_reg_885_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire \curr_output_dest_V_reg_885_pp0_iter6_reg_reg[1]_srl6_n_0 ;
  wire \curr_output_dest_V_reg_885_pp0_iter6_reg_reg[2]_srl6_n_0 ;
  wire \curr_output_dest_V_reg_885_pp0_iter6_reg_reg[3]_srl6_n_0 ;
  wire \curr_output_dest_V_reg_885_pp0_iter6_reg_reg[4]_srl6_n_0 ;
  wire \curr_output_dest_V_reg_885_pp0_iter6_reg_reg[5]_srl6_n_0 ;
  wire [5:0]\curr_output_dest_V_reg_885_pp0_iter7_reg_reg[5]_0 ;
  wire [5:0]\curr_output_dest_V_reg_885_reg[5]_0 ;
  wire [4:0]curr_output_id_V_reg_880;
  wire \curr_output_id_V_reg_880_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire \curr_output_id_V_reg_880_pp0_iter6_reg_reg[1]_srl6_n_0 ;
  wire \curr_output_id_V_reg_880_pp0_iter6_reg_reg[2]_srl6_n_0 ;
  wire \curr_output_id_V_reg_880_pp0_iter6_reg_reg[3]_srl6_n_0 ;
  wire \curr_output_id_V_reg_880_pp0_iter6_reg_reg[4]_srl6_n_0 ;
  wire [4:0]\curr_output_id_V_reg_880_pp0_iter7_reg_reg[4]_0 ;
  wire [4:0]\curr_output_id_V_reg_880_reg[4]_0 ;
  wire [7:0]curr_output_keep_V_reg_865;
  wire \curr_output_keep_V_reg_865_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire \curr_output_keep_V_reg_865_pp0_iter6_reg_reg[1]_srl6_n_0 ;
  wire \curr_output_keep_V_reg_865_pp0_iter6_reg_reg[2]_srl6_n_0 ;
  wire \curr_output_keep_V_reg_865_pp0_iter6_reg_reg[3]_srl6_n_0 ;
  wire \curr_output_keep_V_reg_865_pp0_iter6_reg_reg[4]_srl6_n_0 ;
  wire \curr_output_keep_V_reg_865_pp0_iter6_reg_reg[5]_srl6_n_0 ;
  wire \curr_output_keep_V_reg_865_pp0_iter6_reg_reg[6]_srl6_n_0 ;
  wire \curr_output_keep_V_reg_865_pp0_iter6_reg_reg[7]_srl6_n_0 ;
  wire [7:0]\curr_output_keep_V_reg_865_reg[7]_0 ;
  wire curr_output_last_V_fu_648_p2;
  wire curr_output_last_V_reg_918;
  wire \curr_output_last_V_reg_918[0]_i_10_n_0 ;
  wire \curr_output_last_V_reg_918[0]_i_11_n_0 ;
  wire \curr_output_last_V_reg_918[0]_i_12_n_0 ;
  wire \curr_output_last_V_reg_918[0]_i_13_n_0 ;
  wire \curr_output_last_V_reg_918[0]_i_2_n_0 ;
  wire \curr_output_last_V_reg_918[0]_i_3_n_0 ;
  wire [5:0]\curr_output_last_V_reg_918[0]_i_4_0 ;
  wire \curr_output_last_V_reg_918[0]_i_4_n_0 ;
  wire \curr_output_last_V_reg_918[0]_i_5_n_0 ;
  wire \curr_output_last_V_reg_918[0]_i_6_n_0 ;
  wire \curr_output_last_V_reg_918[0]_i_7_n_0 ;
  wire \curr_output_last_V_reg_918[0]_i_8_n_0 ;
  wire \curr_output_last_V_reg_918[0]_i_9_n_0 ;
  wire \curr_output_last_V_reg_918_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire [5:0]\curr_output_last_V_reg_918_reg[0]_0 ;
  wire [7:0]curr_output_strb_V_reg_870;
  wire \curr_output_strb_V_reg_870_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire \curr_output_strb_V_reg_870_pp0_iter6_reg_reg[1]_srl6_n_0 ;
  wire \curr_output_strb_V_reg_870_pp0_iter6_reg_reg[2]_srl6_n_0 ;
  wire \curr_output_strb_V_reg_870_pp0_iter6_reg_reg[3]_srl6_n_0 ;
  wire \curr_output_strb_V_reg_870_pp0_iter6_reg_reg[4]_srl6_n_0 ;
  wire \curr_output_strb_V_reg_870_pp0_iter6_reg_reg[5]_srl6_n_0 ;
  wire \curr_output_strb_V_reg_870_pp0_iter6_reg_reg[6]_srl6_n_0 ;
  wire \curr_output_strb_V_reg_870_pp0_iter6_reg_reg[7]_srl6_n_0 ;
  wire [7:0]\curr_output_strb_V_reg_870_pp0_iter7_reg_reg[7]_0 ;
  wire [7:0]\curr_output_strb_V_reg_870_reg[7]_0 ;
  wire [1:0]curr_output_user_V_reg_875;
  wire \curr_output_user_V_reg_875_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire \curr_output_user_V_reg_875_pp0_iter6_reg_reg[1]_srl6_n_0 ;
  wire [1:0]\curr_output_user_V_reg_875_reg[1]_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire grp_logistic_activate_fu_299_ap_start_reg;
  wire grp_logistic_activate_fu_299_ap_start_reg_i_2_n_0;
  wire grp_logistic_activate_fu_299_ap_start_reg_i_3_n_0;
  wire grp_logistic_activate_fu_299_ap_start_reg_i_4_n_0;
  wire grp_logistic_activate_fu_299_n_1;
  wire grp_logistic_activate_fu_299_n_2;
  wire grp_logistic_activate_fu_299_n_21;
  wire grp_logistic_activate_fu_299_n_22;
  wire grp_logistic_activate_fu_299_n_23;
  wire grp_logistic_activate_fu_299_n_24;
  wire grp_logistic_activate_fu_299_n_25;
  wire grp_logistic_activate_fu_299_n_26;
  wire grp_logistic_activate_fu_299_n_27;
  wire grp_logistic_activate_fu_299_n_28;
  wire grp_logistic_activate_fu_299_n_29;
  wire grp_logistic_activate_fu_299_n_30;
  wire grp_logistic_activate_fu_299_n_31;
  wire grp_logistic_activate_fu_299_n_32;
  wire grp_logistic_activate_fu_299_n_33;
  wire grp_logistic_activate_fu_299_n_34;
  wire grp_logistic_activate_fu_299_n_35;
  wire grp_logistic_activate_fu_299_n_36;
  wire grp_logistic_activate_fu_299_n_53;
  wire grp_logistic_activate_fu_299_n_54;
  wire grp_logistic_activate_fu_299_n_55;
  wire grp_logistic_activate_fu_299_n_56;
  wire grp_logistic_activate_fu_299_n_57;
  wire grp_logistic_activate_fu_299_n_58;
  wire grp_logistic_activate_fu_299_n_59;
  wire grp_logistic_activate_fu_299_n_60;
  wire grp_logistic_activate_fu_299_n_61;
  wire grp_logistic_activate_fu_299_n_62;
  wire grp_logistic_activate_fu_299_n_63;
  wire grp_logistic_activate_fu_299_n_64;
  wire grp_logistic_activate_fu_299_n_65;
  wire grp_logistic_activate_fu_299_n_66;
  wire grp_logistic_activate_fu_299_n_67;
  wire grp_logistic_activate_fu_299_n_68;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_ready;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY;
  wire grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TLAST;
  wire [1:0]grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TUSER;
  wire icmp_ln1027_1_fu_385_p2;
  wire icmp_ln1027_1_fu_385_p2_carry_n_2;
  wire icmp_ln1027_1_fu_385_p2_carry_n_3;
  wire icmp_ln1027_1_reg_833;
  wire [4:0]\icmp_ln1027_1_reg_833_reg[0]_0 ;
  wire icmp_ln1027_fu_370_p2;
  wire icmp_ln1027_fu_370_p2_carry_n_0;
  wire icmp_ln1027_fu_370_p2_carry_n_1;
  wire icmp_ln1027_fu_370_p2_carry_n_2;
  wire icmp_ln1027_fu_370_p2_carry_n_3;
  wire \icmp_ln1027_reg_824_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire icmp_ln1027_reg_824_pp0_iter7_reg;
  wire icmp_ln1027_reg_824_pp0_iter8_reg;
  wire \icmp_ln1027_reg_824_reg_n_0_[0] ;
  wire [63:0]inStream_TDATA_int_regslice;
  wire inStream_TVALID_int_regslice;
  wire [12:0]indvar_flatten15_fu_172;
  wire [2:2]indvar_flatten_fu_164;
  wire indvar_flatten_fu_1640;
  wire \indvar_flatten_fu_164[8]_i_4_n_0 ;
  wire \indvar_flatten_fu_164_reg_n_0_[0] ;
  wire \indvar_flatten_fu_164_reg_n_0_[1] ;
  wire \indvar_flatten_fu_164_reg_n_0_[2] ;
  wire \indvar_flatten_fu_164_reg_n_0_[3] ;
  wire \indvar_flatten_fu_164_reg_n_0_[4] ;
  wire \indvar_flatten_fu_164_reg_n_0_[5] ;
  wire \indvar_flatten_fu_164_reg_n_0_[6] ;
  wire \indvar_flatten_fu_164_reg_n_0_[7] ;
  wire \indvar_flatten_fu_164_reg_n_0_[8] ;
  wire [8:0]indvar_flatten_load_reg_819;
  wire [3:0]input_ch_idx_1_fu_720_p2;
  wire [3:0]input_ch_idx_fu_156;
  wire \input_ch_idx_fu_156[2]_i_1_n_0 ;
  wire outStream_TREADY;
  wire outStream_TREADY_int_regslice;
  wire p_16_in;
  wire [15:0]p_1_in;
  wire p_Result_1_fu_631_p2;
  wire p_Result_1_reg_914;
  wire \p_Result_1_reg_914[0]_i_3_n_0 ;
  wire \p_Result_1_reg_914[0]_i_4_n_0 ;
  wire \p_Result_1_reg_914[0]_i_5_n_0 ;
  wire \p_Result_1_reg_914[0]_i_6_n_0 ;
  wire \p_Result_1_reg_914_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire p_Result_1_reg_914_pp0_iter7_reg;
  wire \p_Result_1_reg_914_reg[0]_0 ;
  wire p_Result_2_fu_688_p2;
  wire p_Result_2_reg_923;
  wire \p_Result_2_reg_923[0]_i_1_n_0 ;
  wire \p_Result_2_reg_923_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire p_Result_2_reg_923_pp0_iter7_reg;
  wire p_Result_3_fu_714_p2;
  wire p_Result_3_reg_927;
  wire \p_Result_3_reg_927[0]_i_1_n_0 ;
  wire \p_Result_3_reg_927[0]_i_3_n_0 ;
  wire \p_Result_3_reg_927[0]_i_4_n_0 ;
  wire \p_Result_3_reg_927[0]_i_5_n_0 ;
  wire \p_Result_3_reg_927[0]_i_6_n_0 ;
  wire \p_Result_3_reg_927_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire p_Result_3_reg_927_pp0_iter7_reg;
  wire p_Result_s_fu_451_p2;
  wire p_Result_s_reg_861;
  wire \p_Result_s_reg_861_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire p_Result_s_reg_861_pp0_iter7_reg;
  wire [4:0]row_idx_cast_mid1_fu_494_p1;
  wire row_idx_fu_168;
  wire [4:0]row_idx_fu_168_reg;
  wire [4:0]select_ln1027_1_fu_545_p3;
  wire [3:3]select_ln17_reg_848;
  wire [15:0]\tmp_data_sub_data_1_V_1_reg_896_reg[15]_0 ;
  wire tmp_data_sub_data_1_V_reg_2710;
  wire [15:0]tmp_data_sub_data_2_V_1_reg_902;
  wire [15:0]tmp_data_sub_data_3_V_reg_908;
  wire [7:0]trunc_ln3_reg_214;
  wire \val_in_read_reg_208_reg[0] ;
  wire \val_in_read_reg_208_reg[10] ;
  wire \val_in_read_reg_208_reg[11] ;
  wire \val_in_read_reg_208_reg[12] ;
  wire \val_in_read_reg_208_reg[13] ;
  wire \val_in_read_reg_208_reg[14]_inv ;
  wire \val_in_read_reg_208_reg[15]_inv ;
  wire \val_in_read_reg_208_reg[1] ;
  wire \val_in_read_reg_208_reg[2] ;
  wire \val_in_read_reg_208_reg[3] ;
  wire \val_in_read_reg_208_reg[4]_inv ;
  wire \val_in_read_reg_208_reg[5] ;
  wire \val_in_read_reg_208_reg[6]_inv ;
  wire \val_in_read_reg_208_reg[7]_inv ;
  wire \val_in_read_reg_208_reg[8] ;
  wire \val_in_read_reg_208_reg[9] ;
  wire [4:2]zext_ln779_3_fu_699_p1;
  wire [3:2]zext_ln779_fu_435_p1;
  wire [3:3]NLW_add_ln1027_1_fu_376_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_icmp_ln1027_1_fu_385_p2_carry_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1027_1_fu_385_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1027_fu_370_p2_carry_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln1027_fu_370_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1027_fu_370_p2_carry__0_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'hE)) 
    \B_V_data_1_payload_A[63]_i_3 
       (.I0(icmp_ln1027_reg_824_pp0_iter8_reg),
        .I1(p_Result_3_reg_927_pp0_iter7_reg),
        .O(\B_V_data_1_payload_A[63]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1DFFFFFFE2000000)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I3(curr_output_dest_V_reg_8850),
        .I4(Q[1]),
        .I5(B_V_data_1_sel),
        .O(ap_enable_reg_pp0_iter0_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_wr_i_1
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(p_16_in),
        .I2(\B_V_data_1_state_reg[0]_1 ),
        .I3(B_V_data_1_sel_wr),
        .O(ap_enable_reg_pp0_iter8_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(p_16_in),
        .I2(\B_V_data_1_state_reg[0]_3 ),
        .I3(B_V_data_1_sel_wr_0),
        .O(ap_enable_reg_pp0_iter8_reg_4));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(p_16_in),
        .I2(\B_V_data_1_state_reg[0]_5 ),
        .I3(B_V_data_1_sel_wr_1),
        .O(ap_enable_reg_pp0_iter8_reg_6));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(p_16_in),
        .I2(\B_V_data_1_state_reg[0]_7 ),
        .I3(B_V_data_1_sel_wr_2),
        .O(ap_enable_reg_pp0_iter8_reg_8));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(p_16_in),
        .I2(\B_V_data_1_state_reg[0]_9 ),
        .I3(B_V_data_1_sel_wr_3),
        .O(ap_enable_reg_pp0_iter8_reg_10));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(p_16_in),
        .I2(\B_V_data_1_state_reg[0]_11 ),
        .I3(B_V_data_1_sel_wr_4),
        .O(ap_enable_reg_pp0_iter8_reg_12));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__5
       (.I0(p_16_in),
        .I1(ap_enable_reg_pp0_iter8),
        .I2(B_V_data_1_sel_wr_5),
        .O(ap_enable_reg_pp0_iter8_reg_13));
  LUT5 #(
    .INIT(32'h88F8F0F0)) 
    \B_V_data_1_state[0]_i_1__10 
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(p_16_in),
        .I2(\B_V_data_1_state_reg[0]_8 ),
        .I3(outStream_TREADY),
        .I4(\B_V_data_1_state_reg[0]_9 ),
        .O(ap_enable_reg_pp0_iter8_reg_9));
  LUT5 #(
    .INIT(32'h88F8F0F0)) 
    \B_V_data_1_state[0]_i_1__11 
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(p_16_in),
        .I2(\B_V_data_1_state_reg[0]_10 ),
        .I3(outStream_TREADY),
        .I4(\B_V_data_1_state_reg[0]_11 ),
        .O(ap_enable_reg_pp0_iter8_reg_11));
  LUT5 #(
    .INIT(32'h88F8F8F8)) 
    \B_V_data_1_state[0]_i_1__5 
       (.I0(p_16_in),
        .I1(ap_enable_reg_pp0_iter8),
        .I2(\B_V_data_1_state_reg[0] ),
        .I3(outStream_TREADY),
        .I4(outStream_TREADY_int_regslice),
        .O(ap_enable_reg_pp0_iter8_reg_0));
  LUT5 #(
    .INIT(32'h88F8F0F0)) 
    \B_V_data_1_state[0]_i_1__6 
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(p_16_in),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(outStream_TREADY),
        .I4(\B_V_data_1_state_reg[0]_1 ),
        .O(ap_enable_reg_pp0_iter8_reg_1));
  LUT5 #(
    .INIT(32'h88F8F0F0)) 
    \B_V_data_1_state[0]_i_1__7 
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(p_16_in),
        .I2(\B_V_data_1_state_reg[0]_2 ),
        .I3(outStream_TREADY),
        .I4(\B_V_data_1_state_reg[0]_3 ),
        .O(ap_enable_reg_pp0_iter8_reg_3));
  LUT5 #(
    .INIT(32'h88F8F0F0)) 
    \B_V_data_1_state[0]_i_1__8 
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(p_16_in),
        .I2(\B_V_data_1_state_reg[0]_4 ),
        .I3(outStream_TREADY),
        .I4(\B_V_data_1_state_reg[0]_5 ),
        .O(ap_enable_reg_pp0_iter8_reg_5));
  LUT5 #(
    .INIT(32'h88F8F0F0)) 
    \B_V_data_1_state[0]_i_1__9 
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(p_16_in),
        .I2(\B_V_data_1_state_reg[0]_6 ),
        .I3(outStream_TREADY),
        .I4(\B_V_data_1_state_reg[0]_7 ),
        .O(ap_enable_reg_pp0_iter8_reg_7));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln1027_1_fu_376_p2_carry
       (.CI(1'b0),
        .CO({add_ln1027_1_fu_376_p2_carry_n_0,add_ln1027_1_fu_376_p2_carry_n_1,add_ln1027_1_fu_376_p2_carry_n_2,add_ln1027_1_fu_376_p2_carry_n_3}),
        .CYINIT(ap_sig_allocacmp_indvar_flatten15_load[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_1_fu_376_p2[4:1]),
        .S(ap_sig_allocacmp_indvar_flatten15_load[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln1027_1_fu_376_p2_carry__0
       (.CI(add_ln1027_1_fu_376_p2_carry_n_0),
        .CO({add_ln1027_1_fu_376_p2_carry__0_n_0,add_ln1027_1_fu_376_p2_carry__0_n_1,add_ln1027_1_fu_376_p2_carry__0_n_2,add_ln1027_1_fu_376_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_1_fu_376_p2[8:5]),
        .S(ap_sig_allocacmp_indvar_flatten15_load[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln1027_1_fu_376_p2_carry__1
       (.CI(add_ln1027_1_fu_376_p2_carry__0_n_0),
        .CO({NLW_add_ln1027_1_fu_376_p2_carry__1_CO_UNCONNECTED[3],add_ln1027_1_fu_376_p2_carry__1_n_1,add_ln1027_1_fu_376_p2_carry__1_n_2,add_ln1027_1_fu_376_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_1_fu_376_p2[12:9]),
        .S(ap_sig_allocacmp_indvar_flatten15_load[12:9]));
  FDRE \add_ln1027_1_reg_828_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1027_1_fu_376_p2[0]),
        .Q(add_ln1027_1_reg_828[0]),
        .R(1'b0));
  FDRE \add_ln1027_1_reg_828_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1027_1_fu_376_p2[10]),
        .Q(add_ln1027_1_reg_828[10]),
        .R(1'b0));
  FDRE \add_ln1027_1_reg_828_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1027_1_fu_376_p2[11]),
        .Q(add_ln1027_1_reg_828[11]),
        .R(1'b0));
  FDRE \add_ln1027_1_reg_828_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1027_1_fu_376_p2[12]),
        .Q(add_ln1027_1_reg_828[12]),
        .R(1'b0));
  FDRE \add_ln1027_1_reg_828_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1027_1_fu_376_p2[1]),
        .Q(add_ln1027_1_reg_828[1]),
        .R(1'b0));
  FDRE \add_ln1027_1_reg_828_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1027_1_fu_376_p2[2]),
        .Q(add_ln1027_1_reg_828[2]),
        .R(1'b0));
  FDRE \add_ln1027_1_reg_828_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1027_1_fu_376_p2[3]),
        .Q(add_ln1027_1_reg_828[3]),
        .R(1'b0));
  FDRE \add_ln1027_1_reg_828_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1027_1_fu_376_p2[4]),
        .Q(add_ln1027_1_reg_828[4]),
        .R(1'b0));
  FDRE \add_ln1027_1_reg_828_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1027_1_fu_376_p2[5]),
        .Q(add_ln1027_1_reg_828[5]),
        .R(1'b0));
  FDRE \add_ln1027_1_reg_828_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1027_1_fu_376_p2[6]),
        .Q(add_ln1027_1_reg_828[6]),
        .R(1'b0));
  FDRE \add_ln1027_1_reg_828_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1027_1_fu_376_p2[7]),
        .Q(add_ln1027_1_reg_828[7]),
        .R(1'b0));
  FDRE \add_ln1027_1_reg_828_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1027_1_fu_376_p2[8]),
        .Q(add_ln1027_1_reg_828[8]),
        .R(1'b0));
  FDRE \add_ln1027_1_reg_828_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1027_1_fu_376_p2[9]),
        .Q(add_ln1027_1_reg_828[9]),
        .R(1'b0));
  FDRE \and_ln14_reg_842_reg[0] 
       (.C(ap_clk),
        .CE(and_ln14_reg_8420),
        .D(and_ln14_fu_403_p2),
        .Q(and_ln14_reg_842),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(p_16_in),
        .I1(\ap_CS_fsm[2]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[1]_i_2_n_0 ),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h888888B8)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm[1]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_logistic_activate_fu_299_n_2),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(ap_enable_reg_pp0_iter7),
        .I4(ap_enable_reg_pp0_iter8),
        .I5(\ap_CS_fsm[2]_i_3_n_0 ),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(p_16_in),
        .I1(\ap_CS_fsm[2]_i_2_n_0 ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(icmp_ln1027_reg_824_pp0_iter7_reg),
        .I1(ap_enable_reg_pp0_iter7),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\ap_CS_fsm[2]_i_3_n_0 ),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_enable_reg_pp0_iter5),
        .O(\ap_CS_fsm[2]_i_3_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h0808A808)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\icmp_ln1027_reg_824_reg_n_0_[0] ),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h008A8080)) 
    ap_enable_reg_pp0_iter8_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter7),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(p_16_in),
        .I4(ap_enable_reg_pp0_iter8),
        .O(ap_enable_reg_pp0_iter8_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter8_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter8),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(p_16_in),
        .I1(\ap_CS_fsm[2]_i_2_n_0 ),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h8A80)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_2
       (.I0(\icmp_ln1027_reg_824_reg_n_0_[0] ),
        .I1(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .O(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_ready));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(ap_NS_fsm1));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(ap_NS_fsm1));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(ap_loop_exit_ready_pp0_iter2_reg),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(ap_NS_fsm1));
  FDRE ap_loop_exit_ready_pp0_iter4_reg_reg
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(ap_loop_exit_ready_pp0_iter3_reg),
        .Q(ap_loop_exit_ready_pp0_iter4_reg),
        .R(ap_NS_fsm1));
  FDRE ap_loop_exit_ready_pp0_iter5_reg_reg
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(ap_loop_exit_ready_pp0_iter4_reg),
        .Q(ap_loop_exit_ready_pp0_iter5_reg),
        .R(ap_NS_fsm1));
  FDRE ap_loop_exit_ready_pp0_iter6_reg_reg
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(ap_loop_exit_ready_pp0_iter5_reg),
        .Q(ap_loop_exit_ready_pp0_iter6_reg),
        .R(ap_NS_fsm1));
  FDRE ap_loop_exit_ready_pp0_iter7_reg_reg
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(ap_loop_exit_ready_pp0_iter6_reg),
        .Q(ap_loop_exit_ready_pp0_iter7_reg),
        .R(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'h0800080808000000)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[15]_i_1 
       (.I0(p_Result_s_reg_861),
        .I1(p_16_in),
        .I2(\icmp_ln1027_reg_824_reg_n_0_[0] ),
        .I3(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_2610));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_2610),
        .D(inStream_TDATA_int_regslice[0]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_2610),
        .D(inStream_TDATA_int_regslice[10]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_2610),
        .D(inStream_TDATA_int_regslice[11]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_2610),
        .D(inStream_TDATA_int_regslice[12]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_2610),
        .D(inStream_TDATA_int_regslice[13]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_2610),
        .D(inStream_TDATA_int_regslice[14]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_2610),
        .D(inStream_TDATA_int_regslice[15]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_2610),
        .D(inStream_TDATA_int_regslice[1]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_2610),
        .D(inStream_TDATA_int_regslice[2]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_2610),
        .D(inStream_TDATA_int_regslice[3]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_2610),
        .D(inStream_TDATA_int_regslice[4]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_2610),
        .D(inStream_TDATA_int_regslice[5]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_2610),
        .D(inStream_TDATA_int_regslice[6]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_2610),
        .D(inStream_TDATA_int_regslice[7]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_2610),
        .D(inStream_TDATA_int_regslice[8]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_2610),
        .D(inStream_TDATA_int_regslice[9]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2022200000000000)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[15]_i_1 
       (.I0(p_16_in),
        .I1(\icmp_ln1027_reg_824_reg_n_0_[0] ),
        .I2(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(p_Result_1_fu_631_p2),
        .O(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_2710));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_2710),
        .D(inStream_TDATA_int_regslice[16]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_2710),
        .D(inStream_TDATA_int_regslice[26]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_2710),
        .D(inStream_TDATA_int_regslice[27]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_2710),
        .D(inStream_TDATA_int_regslice[28]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_2710),
        .D(inStream_TDATA_int_regslice[29]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_2710),
        .D(inStream_TDATA_int_regslice[30]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_2710),
        .D(inStream_TDATA_int_regslice[31]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_2710),
        .D(inStream_TDATA_int_regslice[17]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_2710),
        .D(inStream_TDATA_int_regslice[18]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_2710),
        .D(inStream_TDATA_int_regslice[19]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_2710),
        .D(inStream_TDATA_int_regslice[20]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_2710),
        .D(inStream_TDATA_int_regslice[21]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_2710),
        .D(inStream_TDATA_int_regslice[22]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_2710),
        .D(inStream_TDATA_int_regslice[23]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_2710),
        .D(inStream_TDATA_int_regslice[24]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_2710),
        .D(inStream_TDATA_int_regslice[25]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0800080808000000)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[15]_i_1 
       (.I0(p_Result_2_fu_688_p2),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\icmp_ln1027_reg_824_reg_n_0_[0] ),
        .I3(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_2810));
  LUT6 #(
    .INIT(64'h00000000B0BB0000)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[15]_i_2 
       (.I0(\ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[15]_i_3_n_0 ),
        .I1(activate_en_read_reg_209[7]),
        .I2(\ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[15]_i_4_n_0 ),
        .I3(activate_en_read_reg_209[22]),
        .I4(\ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[15]_i_5_n_0 ),
        .I5(\ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[15]_i_6_n_0 ),
        .O(p_Result_2_fu_688_p2));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[15]_i_3 
       (.I0(zext_ln779_3_fu_699_p1[4]),
        .I1(zext_ln779_3_fu_699_p1[3]),
        .I2(zext_ln779_3_fu_699_p1[2]),
        .O(\ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[15]_i_4 
       (.I0(zext_ln779_3_fu_699_p1[2]),
        .I1(zext_ln779_3_fu_699_p1[3]),
        .I2(zext_ln779_3_fu_699_p1[4]),
        .O(\ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hFFCDFFFD)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[15]_i_5 
       (.I0(activate_en_read_reg_209[1]),
        .I1(zext_ln779_3_fu_699_p1[4]),
        .I2(zext_ln779_3_fu_699_p1[2]),
        .I3(zext_ln779_3_fu_699_p1[3]),
        .I4(activate_en_read_reg_209[4]),
        .O(\ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF080C0800)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[15]_i_6 
       (.I0(activate_en_read_reg_209[19]),
        .I1(zext_ln779_3_fu_699_p1[4]),
        .I2(zext_ln779_3_fu_699_p1[2]),
        .I3(zext_ln779_3_fu_699_p1[3]),
        .I4(activate_en_read_reg_209[13]),
        .I5(\ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[15]_i_7_n_0 ),
        .O(\ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h0C800080)) 
    \ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[15]_i_7 
       (.I0(activate_en_read_reg_209[10]),
        .I1(zext_ln779_3_fu_699_p1[2]),
        .I2(zext_ln779_3_fu_699_p1[3]),
        .I3(zext_ln779_3_fu_699_p1[4]),
        .I4(activate_en_read_reg_209[16]),
        .O(\ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[15]_i_7_n_0 ));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_2810),
        .D(tmp_data_sub_data_2_V_1_reg_902[0]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_2810),
        .D(tmp_data_sub_data_2_V_1_reg_902[10]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_2810),
        .D(tmp_data_sub_data_2_V_1_reg_902[11]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_2810),
        .D(tmp_data_sub_data_2_V_1_reg_902[12]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_2810),
        .D(tmp_data_sub_data_2_V_1_reg_902[13]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_2810),
        .D(tmp_data_sub_data_2_V_1_reg_902[14]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_2810),
        .D(tmp_data_sub_data_2_V_1_reg_902[15]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_2810),
        .D(tmp_data_sub_data_2_V_1_reg_902[1]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_2810),
        .D(tmp_data_sub_data_2_V_1_reg_902[2]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_2810),
        .D(tmp_data_sub_data_2_V_1_reg_902[3]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_2810),
        .D(tmp_data_sub_data_2_V_1_reg_902[4]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_2810),
        .D(tmp_data_sub_data_2_V_1_reg_902[5]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_2810),
        .D(tmp_data_sub_data_2_V_1_reg_902[6]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_2810),
        .D(tmp_data_sub_data_2_V_1_reg_902[7]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_2810),
        .D(tmp_data_sub_data_2_V_1_reg_902[8]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_2810),
        .D(tmp_data_sub_data_2_V_1_reg_902[9]),
        .Q(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB800)) 
    \ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[15]_i_1 
       (.I0(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(ap_condition_864));
  FDRE \ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(tmp_data_sub_data_3_V_reg_908[0]),
        .Q(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(tmp_data_sub_data_3_V_reg_908[10]),
        .Q(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(tmp_data_sub_data_3_V_reg_908[11]),
        .Q(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(tmp_data_sub_data_3_V_reg_908[12]),
        .Q(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(tmp_data_sub_data_3_V_reg_908[13]),
        .Q(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(tmp_data_sub_data_3_V_reg_908[14]),
        .Q(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(tmp_data_sub_data_3_V_reg_908[15]),
        .Q(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(tmp_data_sub_data_3_V_reg_908[1]),
        .Q(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(tmp_data_sub_data_3_V_reg_908[2]),
        .Q(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(tmp_data_sub_data_3_V_reg_908[3]),
        .Q(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(tmp_data_sub_data_3_V_reg_908[4]),
        .Q(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(tmp_data_sub_data_3_V_reg_908[5]),
        .Q(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(tmp_data_sub_data_3_V_reg_908[6]),
        .Q(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(tmp_data_sub_data_3_V_reg_908[7]),
        .Q(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(tmp_data_sub_data_3_V_reg_908[8]),
        .Q(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(tmp_data_sub_data_3_V_reg_908[9]),
        .Q(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[0]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[10]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[11]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[12]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[13]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[14]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[15]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[1]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[2]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[3]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[4]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[5]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[6]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[7]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[8]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_0_V_reg_261[9]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[0]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[10]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[11]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[12]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[13]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[14]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[15]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[1]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[2]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[3]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[4]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[5]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[6]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[7]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[8]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_1_V_reg_271[9]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[0]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[10]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[11]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[12]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[13]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[14]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[15]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[1]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[2]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[3]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[4]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[5]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[6]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[7]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[8]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_864),
        .D(ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[9]),
        .Q(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900));
  FDRE \ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[0]),
        .Q(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[10]),
        .Q(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[11]),
        .Q(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[12]),
        .Q(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[13]),
        .Q(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[14]),
        .Q(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[15]),
        .Q(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[1]),
        .Q(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[2]),
        .Q(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[3]),
        .Q(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[4]),
        .Q(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[5]),
        .Q(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[6]),
        .Q(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[7]),
        .Q(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[8]),
        .Q(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_curr_output_data_sub_data_3_V_2_reg_290[9]),
        .Q(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[0]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[10]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[11]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[12]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[13]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[14]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[15]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[1]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[2]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[3]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[4]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[5]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[6]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[7]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[8]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_0_V_reg_261[9]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[0]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[10]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[11]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[12]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[13]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[14]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[15]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[1]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[2]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[3]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[4]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[5]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[6]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[7]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[8]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_1_V_reg_271[9]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[0]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[10]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[11]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[12]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[13]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[14]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[15]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[1]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[2]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[3]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[4]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[5]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[6]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[7]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[8]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter1_tmp_data_sub_data_2_V_reg_281[9]),
        .Q(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter2),
        .O(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900));
  FDRE \ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[0]),
        .Q(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[10]),
        .Q(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[11]),
        .Q(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[12]),
        .Q(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[13]),
        .Q(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[14]),
        .Q(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[15]),
        .Q(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[1]),
        .Q(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[2]),
        .Q(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[3]),
        .Q(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[4]),
        .Q(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[5]),
        .Q(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[6]),
        .Q(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[7]),
        .Q(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[8]),
        .Q(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_curr_output_data_sub_data_3_V_2_reg_290[9]),
        .Q(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[0]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[10]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[11]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[12]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[13]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[14]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[15]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[1]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[2]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[3]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[4]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[5]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[6]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[7]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[8]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_V_reg_261[9]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[0]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[10]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[11]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[12]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[13]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[14]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[15]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[1]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[2]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[3]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[4]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[5]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[6]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[7]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[8]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_1_V_reg_271[9]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[0]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[10]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[11]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[12]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[13]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[14]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[15]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[1]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[2]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[3]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[4]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[5]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[6]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[7]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[8]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter2_tmp_data_sub_data_2_V_reg_281[9]),
        .Q(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter3),
        .O(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900));
  FDRE \ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[0]),
        .Q(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[10]),
        .Q(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[11]),
        .Q(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[12]),
        .Q(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[13]),
        .Q(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[14]),
        .Q(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[15]),
        .Q(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[1]),
        .Q(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[2]),
        .Q(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[3]),
        .Q(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[4]),
        .Q(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[5]),
        .Q(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[6]),
        .Q(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[7]),
        .Q(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[8]),
        .Q(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_curr_output_data_sub_data_3_V_2_reg_290[9]),
        .Q(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[0]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[10]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[11]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[12]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[13]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[14]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[15]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[1]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[2]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[3]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[4]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[5]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[6]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[7]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[8]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_V_reg_261[9]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[0]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[10]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[11]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[12]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[13]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[14]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[15]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[1]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[2]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[3]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[4]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[5]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[6]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[7]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[8]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_1_V_reg_271[9]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[0]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[10]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[11]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[12]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[13]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[14]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[15]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[1]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[2]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[3]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[4]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[5]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[6]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[7]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[8]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter3_tmp_data_sub_data_2_V_reg_281[9]),
        .Q(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter4),
        .O(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900));
  FDRE \ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[0]),
        .Q(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[10]),
        .Q(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[11]),
        .Q(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[12]),
        .Q(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[13]),
        .Q(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[14]),
        .Q(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[15]),
        .Q(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[1]),
        .Q(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[2]),
        .Q(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[3]),
        .Q(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[4]),
        .Q(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[5]),
        .Q(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[6]),
        .Q(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[7]),
        .Q(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[8]),
        .Q(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_curr_output_data_sub_data_3_V_2_reg_290[9]),
        .Q(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[0]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[10]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[11]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[12]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[13]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[14]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[15]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[1]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[2]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[3]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[4]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[5]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[6]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[7]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[8]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_V_reg_261[9]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[0]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[10]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[11]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[12]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[13]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[14]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[15]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[1]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[2]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[3]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[4]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[5]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[6]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[7]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[8]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_1_V_reg_271[9]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[0]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[10]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[11]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[12]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[13]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[14]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[15]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[1]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[2]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[3]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[4]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[5]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[6]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[7]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[8]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter4_tmp_data_sub_data_2_V_reg_281[9]),
        .Q(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter5),
        .O(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900));
  FDRE \ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[0]),
        .Q(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[10]),
        .Q(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[11]),
        .Q(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[12]),
        .Q(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[13]),
        .Q(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[14]),
        .Q(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[15]),
        .Q(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[1]),
        .Q(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[2]),
        .Q(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[3]),
        .Q(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[4]),
        .Q(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[5]),
        .Q(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[6]),
        .Q(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[7]),
        .Q(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[8]),
        .Q(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_curr_output_data_sub_data_3_V_2_reg_290[9]),
        .Q(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[0]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[10]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[11]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[12]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[13]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[14]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[15]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[1]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[2]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[3]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[4]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[5]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[6]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[7]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[8]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_V_reg_261[9]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[0]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[10]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[11]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[12]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[13]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[14]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[15]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[1]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[2]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[3]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[4]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[5]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[6]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[7]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[8]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_1_V_reg_271[9]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[0]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[10]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[11]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[12]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[13]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[14]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[15]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[1]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[2]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[3]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[4]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[5]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[6]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[7]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[8]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_2900),
        .D(ap_phi_reg_pp0_iter5_tmp_data_sub_data_2_V_reg_281[9]),
        .Q(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter6),
        .O(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610));
  FDRE \ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[0]),
        .Q(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[10]),
        .Q(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[11]),
        .Q(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[12]),
        .Q(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[13]),
        .Q(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[14]),
        .Q(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[15]),
        .Q(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[1]),
        .Q(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[2]),
        .Q(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[3]),
        .Q(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[4]),
        .Q(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[5]),
        .Q(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[6]),
        .Q(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[7]),
        .Q(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[8]),
        .Q(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_curr_output_data_sub_data_3_V_2_reg_290[9]),
        .Q(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h888F888888888888)) 
    \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(icmp_ln1027_reg_824_pp0_iter7_reg),
        .I3(p_Result_s_reg_861_pp0_iter7_reg),
        .I4(ap_enable_reg_pp0_iter7),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[15]_i_3 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter7),
        .I2(p_Result_s_reg_861_pp0_iter7_reg),
        .I3(icmp_ln1027_reg_824_pp0_iter7_reg),
        .O(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[15]_i_3_n_0 ));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[0] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[15]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[10] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[15]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[11] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[15]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[12] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[15]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[13] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[15]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[14] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[15]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[15] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[15]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[1] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[15]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[2] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[15]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[3] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[15]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[4] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[15]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[5] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[15]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[6] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[15]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[15]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[8] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[15]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[9] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[15]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[0]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[10]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[11]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[12]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[13]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[14]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[15]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[1]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[2]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[3]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[4]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[5]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[6]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[7]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[8]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_1_V_reg_271[9]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[0]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[10]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[11]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[12]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[13]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[14]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[15]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[1]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[2]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[3]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[4]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[5]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[6]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[7]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[8]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_2610),
        .D(ap_phi_reg_pp0_iter6_tmp_data_sub_data_2_V_reg_281[9]),
        .Q(ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter7),
        .O(ap_condition_339));
  FDRE \ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[0]),
        .Q(ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[10]),
        .Q(ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[11]),
        .Q(ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[12]),
        .Q(ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[13]),
        .Q(ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[14]),
        .Q(ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[15]),
        .Q(ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[1]),
        .Q(ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[2]),
        .Q(ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[3]),
        .Q(ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[4]),
        .Q(ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[5]),
        .Q(ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[6]),
        .Q(ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[7]),
        .Q(ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[8]),
        .Q(ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_curr_output_data_sub_data_3_V_2_reg_290[9]),
        .Q(ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[15]_i_2 
       (.I0(p_Result_1_reg_914_pp0_iter7_reg),
        .I1(icmp_ln1027_reg_824_pp0_iter7_reg),
        .O(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[15]_i_2_n_0 ));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(grp_logistic_activate_fu_299_n_68),
        .Q(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(grp_logistic_activate_fu_299_n_58),
        .Q(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(grp_logistic_activate_fu_299_n_57),
        .Q(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(grp_logistic_activate_fu_299_n_56),
        .Q(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(grp_logistic_activate_fu_299_n_55),
        .Q(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(grp_logistic_activate_fu_299_n_54),
        .Q(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(grp_logistic_activate_fu_299_n_53),
        .Q(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(grp_logistic_activate_fu_299_n_67),
        .Q(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(grp_logistic_activate_fu_299_n_66),
        .Q(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(grp_logistic_activate_fu_299_n_65),
        .Q(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(grp_logistic_activate_fu_299_n_64),
        .Q(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(grp_logistic_activate_fu_299_n_63),
        .Q(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(grp_logistic_activate_fu_299_n_62),
        .Q(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(grp_logistic_activate_fu_299_n_61),
        .Q(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(grp_logistic_activate_fu_299_n_60),
        .Q(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(grp_logistic_activate_fu_299_n_59),
        .Q(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h888888888888F888)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter7),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter8),
        .I4(icmp_ln1027_reg_824_pp0_iter7_reg),
        .I5(p_Result_2_reg_923_pp0_iter7_reg),
        .O(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[15]_i_3 
       (.I0(p_Result_2_reg_923_pp0_iter7_reg),
        .I1(icmp_ln1027_reg_824_pp0_iter7_reg),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[15]_i_3_n_0 ));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[0] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[15]_i_1_n_0 ),
        .D(grp_logistic_activate_fu_299_n_36),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [32]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[10] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[15]_i_1_n_0 ),
        .D(grp_logistic_activate_fu_299_n_26),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [42]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[11] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[15]_i_1_n_0 ),
        .D(grp_logistic_activate_fu_299_n_25),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [43]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[12] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[15]_i_1_n_0 ),
        .D(grp_logistic_activate_fu_299_n_24),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [44]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[13] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[15]_i_1_n_0 ),
        .D(grp_logistic_activate_fu_299_n_23),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [45]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[14] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[15]_i_1_n_0 ),
        .D(grp_logistic_activate_fu_299_n_22),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [46]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[15] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[15]_i_1_n_0 ),
        .D(grp_logistic_activate_fu_299_n_21),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [47]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[1] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[15]_i_1_n_0 ),
        .D(grp_logistic_activate_fu_299_n_35),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [33]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[2] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[15]_i_1_n_0 ),
        .D(grp_logistic_activate_fu_299_n_34),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [34]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[3] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[15]_i_1_n_0 ),
        .D(grp_logistic_activate_fu_299_n_33),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [35]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[4] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[15]_i_1_n_0 ),
        .D(grp_logistic_activate_fu_299_n_32),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [36]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[5] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[15]_i_1_n_0 ),
        .D(grp_logistic_activate_fu_299_n_31),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [37]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[6] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[15]_i_1_n_0 ),
        .D(grp_logistic_activate_fu_299_n_30),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [38]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[15]_i_1_n_0 ),
        .D(grp_logistic_activate_fu_299_n_29),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [39]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[8] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[15]_i_1_n_0 ),
        .D(grp_logistic_activate_fu_299_n_28),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [40]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[9] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[15]_i_1_n_0 ),
        .D(grp_logistic_activate_fu_299_n_27),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [41]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \col_idx_fu_160[0]_i_1 
       (.I0(and_ln14_reg_842),
        .I1(icmp_ln1027_1_reg_833),
        .I2(col_idx_fu_160[0]),
        .O(select_ln1027_1_fu_545_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \col_idx_fu_160[1]_i_1 
       (.I0(col_idx_fu_160[0]),
        .I1(and_ln14_reg_842),
        .I2(col_idx_fu_160[1]),
        .I3(icmp_ln1027_1_reg_833),
        .O(select_ln1027_1_fu_545_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \col_idx_fu_160[2]_i_1 
       (.I0(col_idx_fu_160[1]),
        .I1(col_idx_fu_160[0]),
        .I2(and_ln14_reg_842),
        .I3(col_idx_fu_160[2]),
        .I4(icmp_ln1027_1_reg_833),
        .O(select_ln1027_1_fu_545_p3[2]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \col_idx_fu_160[3]_i_1 
       (.I0(col_idx_fu_160[0]),
        .I1(col_idx_fu_160[1]),
        .I2(col_idx_fu_160[2]),
        .I3(and_ln14_reg_842),
        .I4(col_idx_fu_160[3]),
        .I5(icmp_ln1027_1_reg_833),
        .O(select_ln1027_1_fu_545_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \col_idx_fu_160[4]_i_1 
       (.I0(\col_idx_fu_160[4]_i_2_n_0 ),
        .I1(and_ln14_reg_842),
        .I2(col_idx_fu_160[4]),
        .I3(icmp_ln1027_1_reg_833),
        .O(select_ln1027_1_fu_545_p3[4]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \col_idx_fu_160[4]_i_2 
       (.I0(col_idx_fu_160[3]),
        .I1(col_idx_fu_160[2]),
        .I2(col_idx_fu_160[1]),
        .I3(col_idx_fu_160[0]),
        .I4(icmp_ln1027_1_reg_833),
        .I5(col_idx_fu_160[4]),
        .O(\col_idx_fu_160[4]_i_2_n_0 ));
  FDRE \col_idx_fu_160_reg[0] 
       (.C(ap_clk),
        .CE(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .D(select_ln1027_1_fu_545_p3[0]),
        .Q(col_idx_fu_160[0]),
        .R(ap_sig_allocacmp_indvar_flatten_load1));
  FDRE \col_idx_fu_160_reg[1] 
       (.C(ap_clk),
        .CE(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .D(select_ln1027_1_fu_545_p3[1]),
        .Q(col_idx_fu_160[1]),
        .R(ap_sig_allocacmp_indvar_flatten_load1));
  FDRE \col_idx_fu_160_reg[2] 
       (.C(ap_clk),
        .CE(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .D(select_ln1027_1_fu_545_p3[2]),
        .Q(col_idx_fu_160[2]),
        .R(ap_sig_allocacmp_indvar_flatten_load1));
  FDRE \col_idx_fu_160_reg[3] 
       (.C(ap_clk),
        .CE(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .D(select_ln1027_1_fu_545_p3[3]),
        .Q(col_idx_fu_160[3]),
        .R(ap_sig_allocacmp_indvar_flatten_load1));
  FDRE \col_idx_fu_160_reg[4] 
       (.C(ap_clk),
        .CE(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .D(select_ln1027_1_fu_545_p3[4]),
        .Q(col_idx_fu_160[4]),
        .R(ap_sig_allocacmp_indvar_flatten_load1));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_dest_V_reg_885_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_dest_V_reg_885_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \curr_output_dest_V_reg_885_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_16_in),
        .CLK(ap_clk),
        .D(curr_output_dest_V_reg_885[0]),
        .Q(\curr_output_dest_V_reg_885_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_dest_V_reg_885_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_dest_V_reg_885_pp0_iter6_reg_reg[1]_srl6 " *) 
  SRL16E \curr_output_dest_V_reg_885_pp0_iter6_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_16_in),
        .CLK(ap_clk),
        .D(curr_output_dest_V_reg_885[1]),
        .Q(\curr_output_dest_V_reg_885_pp0_iter6_reg_reg[1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_dest_V_reg_885_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_dest_V_reg_885_pp0_iter6_reg_reg[2]_srl6 " *) 
  SRL16E \curr_output_dest_V_reg_885_pp0_iter6_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_16_in),
        .CLK(ap_clk),
        .D(curr_output_dest_V_reg_885[2]),
        .Q(\curr_output_dest_V_reg_885_pp0_iter6_reg_reg[2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_dest_V_reg_885_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_dest_V_reg_885_pp0_iter6_reg_reg[3]_srl6 " *) 
  SRL16E \curr_output_dest_V_reg_885_pp0_iter6_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_16_in),
        .CLK(ap_clk),
        .D(curr_output_dest_V_reg_885[3]),
        .Q(\curr_output_dest_V_reg_885_pp0_iter6_reg_reg[3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_dest_V_reg_885_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_dest_V_reg_885_pp0_iter6_reg_reg[4]_srl6 " *) 
  SRL16E \curr_output_dest_V_reg_885_pp0_iter6_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_16_in),
        .CLK(ap_clk),
        .D(curr_output_dest_V_reg_885[4]),
        .Q(\curr_output_dest_V_reg_885_pp0_iter6_reg_reg[4]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_dest_V_reg_885_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_dest_V_reg_885_pp0_iter6_reg_reg[5]_srl6 " *) 
  SRL16E \curr_output_dest_V_reg_885_pp0_iter6_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_16_in),
        .CLK(ap_clk),
        .D(curr_output_dest_V_reg_885[5]),
        .Q(\curr_output_dest_V_reg_885_pp0_iter6_reg_reg[5]_srl6_n_0 ));
  FDRE \curr_output_dest_V_reg_885_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\curr_output_dest_V_reg_885_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(\curr_output_dest_V_reg_885_pp0_iter7_reg_reg[5]_0 [0]),
        .R(1'b0));
  FDRE \curr_output_dest_V_reg_885_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\curr_output_dest_V_reg_885_pp0_iter6_reg_reg[1]_srl6_n_0 ),
        .Q(\curr_output_dest_V_reg_885_pp0_iter7_reg_reg[5]_0 [1]),
        .R(1'b0));
  FDRE \curr_output_dest_V_reg_885_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\curr_output_dest_V_reg_885_pp0_iter6_reg_reg[2]_srl6_n_0 ),
        .Q(\curr_output_dest_V_reg_885_pp0_iter7_reg_reg[5]_0 [2]),
        .R(1'b0));
  FDRE \curr_output_dest_V_reg_885_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\curr_output_dest_V_reg_885_pp0_iter6_reg_reg[3]_srl6_n_0 ),
        .Q(\curr_output_dest_V_reg_885_pp0_iter7_reg_reg[5]_0 [3]),
        .R(1'b0));
  FDRE \curr_output_dest_V_reg_885_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\curr_output_dest_V_reg_885_pp0_iter6_reg_reg[4]_srl6_n_0 ),
        .Q(\curr_output_dest_V_reg_885_pp0_iter7_reg_reg[5]_0 [4]),
        .R(1'b0));
  FDRE \curr_output_dest_V_reg_885_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\curr_output_dest_V_reg_885_pp0_iter6_reg_reg[5]_srl6_n_0 ),
        .Q(\curr_output_dest_V_reg_885_pp0_iter7_reg_reg[5]_0 [5]),
        .R(1'b0));
  FDRE \curr_output_dest_V_reg_885_reg[0] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(\curr_output_dest_V_reg_885_reg[5]_0 [0]),
        .Q(curr_output_dest_V_reg_885[0]),
        .R(1'b0));
  FDRE \curr_output_dest_V_reg_885_reg[1] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(\curr_output_dest_V_reg_885_reg[5]_0 [1]),
        .Q(curr_output_dest_V_reg_885[1]),
        .R(1'b0));
  FDRE \curr_output_dest_V_reg_885_reg[2] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(\curr_output_dest_V_reg_885_reg[5]_0 [2]),
        .Q(curr_output_dest_V_reg_885[2]),
        .R(1'b0));
  FDRE \curr_output_dest_V_reg_885_reg[3] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(\curr_output_dest_V_reg_885_reg[5]_0 [3]),
        .Q(curr_output_dest_V_reg_885[3]),
        .R(1'b0));
  FDRE \curr_output_dest_V_reg_885_reg[4] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(\curr_output_dest_V_reg_885_reg[5]_0 [4]),
        .Q(curr_output_dest_V_reg_885[4]),
        .R(1'b0));
  FDRE \curr_output_dest_V_reg_885_reg[5] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(\curr_output_dest_V_reg_885_reg[5]_0 [5]),
        .Q(curr_output_dest_V_reg_885[5]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_id_V_reg_880_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_id_V_reg_880_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \curr_output_id_V_reg_880_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_16_in),
        .CLK(ap_clk),
        .D(curr_output_id_V_reg_880[0]),
        .Q(\curr_output_id_V_reg_880_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_id_V_reg_880_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_id_V_reg_880_pp0_iter6_reg_reg[1]_srl6 " *) 
  SRL16E \curr_output_id_V_reg_880_pp0_iter6_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_16_in),
        .CLK(ap_clk),
        .D(curr_output_id_V_reg_880[1]),
        .Q(\curr_output_id_V_reg_880_pp0_iter6_reg_reg[1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_id_V_reg_880_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_id_V_reg_880_pp0_iter6_reg_reg[2]_srl6 " *) 
  SRL16E \curr_output_id_V_reg_880_pp0_iter6_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_16_in),
        .CLK(ap_clk),
        .D(curr_output_id_V_reg_880[2]),
        .Q(\curr_output_id_V_reg_880_pp0_iter6_reg_reg[2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_id_V_reg_880_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_id_V_reg_880_pp0_iter6_reg_reg[3]_srl6 " *) 
  SRL16E \curr_output_id_V_reg_880_pp0_iter6_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_16_in),
        .CLK(ap_clk),
        .D(curr_output_id_V_reg_880[3]),
        .Q(\curr_output_id_V_reg_880_pp0_iter6_reg_reg[3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_id_V_reg_880_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_id_V_reg_880_pp0_iter6_reg_reg[4]_srl6 " *) 
  SRL16E \curr_output_id_V_reg_880_pp0_iter6_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_16_in),
        .CLK(ap_clk),
        .D(curr_output_id_V_reg_880[4]),
        .Q(\curr_output_id_V_reg_880_pp0_iter6_reg_reg[4]_srl6_n_0 ));
  FDRE \curr_output_id_V_reg_880_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\curr_output_id_V_reg_880_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(\curr_output_id_V_reg_880_pp0_iter7_reg_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \curr_output_id_V_reg_880_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\curr_output_id_V_reg_880_pp0_iter6_reg_reg[1]_srl6_n_0 ),
        .Q(\curr_output_id_V_reg_880_pp0_iter7_reg_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \curr_output_id_V_reg_880_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\curr_output_id_V_reg_880_pp0_iter6_reg_reg[2]_srl6_n_0 ),
        .Q(\curr_output_id_V_reg_880_pp0_iter7_reg_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \curr_output_id_V_reg_880_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\curr_output_id_V_reg_880_pp0_iter6_reg_reg[3]_srl6_n_0 ),
        .Q(\curr_output_id_V_reg_880_pp0_iter7_reg_reg[4]_0 [3]),
        .R(1'b0));
  FDRE \curr_output_id_V_reg_880_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\curr_output_id_V_reg_880_pp0_iter6_reg_reg[4]_srl6_n_0 ),
        .Q(\curr_output_id_V_reg_880_pp0_iter7_reg_reg[4]_0 [4]),
        .R(1'b0));
  FDRE \curr_output_id_V_reg_880_reg[0] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(\curr_output_id_V_reg_880_reg[4]_0 [0]),
        .Q(curr_output_id_V_reg_880[0]),
        .R(1'b0));
  FDRE \curr_output_id_V_reg_880_reg[1] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(\curr_output_id_V_reg_880_reg[4]_0 [1]),
        .Q(curr_output_id_V_reg_880[1]),
        .R(1'b0));
  FDRE \curr_output_id_V_reg_880_reg[2] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(\curr_output_id_V_reg_880_reg[4]_0 [2]),
        .Q(curr_output_id_V_reg_880[2]),
        .R(1'b0));
  FDRE \curr_output_id_V_reg_880_reg[3] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(\curr_output_id_V_reg_880_reg[4]_0 [3]),
        .Q(curr_output_id_V_reg_880[3]),
        .R(1'b0));
  FDRE \curr_output_id_V_reg_880_reg[4] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(\curr_output_id_V_reg_880_reg[4]_0 [4]),
        .Q(curr_output_id_V_reg_880[4]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_keep_V_reg_865_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_keep_V_reg_865_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \curr_output_keep_V_reg_865_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_16_in),
        .CLK(ap_clk),
        .D(curr_output_keep_V_reg_865[0]),
        .Q(\curr_output_keep_V_reg_865_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_keep_V_reg_865_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_keep_V_reg_865_pp0_iter6_reg_reg[1]_srl6 " *) 
  SRL16E \curr_output_keep_V_reg_865_pp0_iter6_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_16_in),
        .CLK(ap_clk),
        .D(curr_output_keep_V_reg_865[1]),
        .Q(\curr_output_keep_V_reg_865_pp0_iter6_reg_reg[1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_keep_V_reg_865_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_keep_V_reg_865_pp0_iter6_reg_reg[2]_srl6 " *) 
  SRL16E \curr_output_keep_V_reg_865_pp0_iter6_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_16_in),
        .CLK(ap_clk),
        .D(curr_output_keep_V_reg_865[2]),
        .Q(\curr_output_keep_V_reg_865_pp0_iter6_reg_reg[2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_keep_V_reg_865_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_keep_V_reg_865_pp0_iter6_reg_reg[3]_srl6 " *) 
  SRL16E \curr_output_keep_V_reg_865_pp0_iter6_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_16_in),
        .CLK(ap_clk),
        .D(curr_output_keep_V_reg_865[3]),
        .Q(\curr_output_keep_V_reg_865_pp0_iter6_reg_reg[3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_keep_V_reg_865_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_keep_V_reg_865_pp0_iter6_reg_reg[4]_srl6 " *) 
  SRL16E \curr_output_keep_V_reg_865_pp0_iter6_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_16_in),
        .CLK(ap_clk),
        .D(curr_output_keep_V_reg_865[4]),
        .Q(\curr_output_keep_V_reg_865_pp0_iter6_reg_reg[4]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_keep_V_reg_865_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_keep_V_reg_865_pp0_iter6_reg_reg[5]_srl6 " *) 
  SRL16E \curr_output_keep_V_reg_865_pp0_iter6_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_16_in),
        .CLK(ap_clk),
        .D(curr_output_keep_V_reg_865[5]),
        .Q(\curr_output_keep_V_reg_865_pp0_iter6_reg_reg[5]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_keep_V_reg_865_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_keep_V_reg_865_pp0_iter6_reg_reg[6]_srl6 " *) 
  SRL16E \curr_output_keep_V_reg_865_pp0_iter6_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_16_in),
        .CLK(ap_clk),
        .D(curr_output_keep_V_reg_865[6]),
        .Q(\curr_output_keep_V_reg_865_pp0_iter6_reg_reg[6]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_keep_V_reg_865_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_keep_V_reg_865_pp0_iter6_reg_reg[7]_srl6 " *) 
  SRL16E \curr_output_keep_V_reg_865_pp0_iter6_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_16_in),
        .CLK(ap_clk),
        .D(curr_output_keep_V_reg_865[7]),
        .Q(\curr_output_keep_V_reg_865_pp0_iter6_reg_reg[7]_srl6_n_0 ));
  FDRE \curr_output_keep_V_reg_865_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\curr_output_keep_V_reg_865_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \curr_output_keep_V_reg_865_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\curr_output_keep_V_reg_865_pp0_iter6_reg_reg[1]_srl6_n_0 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \curr_output_keep_V_reg_865_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\curr_output_keep_V_reg_865_pp0_iter6_reg_reg[2]_srl6_n_0 ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \curr_output_keep_V_reg_865_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\curr_output_keep_V_reg_865_pp0_iter6_reg_reg[3]_srl6_n_0 ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \curr_output_keep_V_reg_865_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\curr_output_keep_V_reg_865_pp0_iter6_reg_reg[4]_srl6_n_0 ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \curr_output_keep_V_reg_865_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\curr_output_keep_V_reg_865_pp0_iter6_reg_reg[5]_srl6_n_0 ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \curr_output_keep_V_reg_865_pp0_iter7_reg_reg[6] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\curr_output_keep_V_reg_865_pp0_iter6_reg_reg[6]_srl6_n_0 ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \curr_output_keep_V_reg_865_pp0_iter7_reg_reg[7] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\curr_output_keep_V_reg_865_pp0_iter6_reg_reg[7]_srl6_n_0 ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \curr_output_keep_V_reg_865_reg[0] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(\curr_output_keep_V_reg_865_reg[7]_0 [0]),
        .Q(curr_output_keep_V_reg_865[0]),
        .R(1'b0));
  FDRE \curr_output_keep_V_reg_865_reg[1] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(\curr_output_keep_V_reg_865_reg[7]_0 [1]),
        .Q(curr_output_keep_V_reg_865[1]),
        .R(1'b0));
  FDRE \curr_output_keep_V_reg_865_reg[2] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(\curr_output_keep_V_reg_865_reg[7]_0 [2]),
        .Q(curr_output_keep_V_reg_865[2]),
        .R(1'b0));
  FDRE \curr_output_keep_V_reg_865_reg[3] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(\curr_output_keep_V_reg_865_reg[7]_0 [3]),
        .Q(curr_output_keep_V_reg_865[3]),
        .R(1'b0));
  FDRE \curr_output_keep_V_reg_865_reg[4] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(\curr_output_keep_V_reg_865_reg[7]_0 [4]),
        .Q(curr_output_keep_V_reg_865[4]),
        .R(1'b0));
  FDRE \curr_output_keep_V_reg_865_reg[5] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(\curr_output_keep_V_reg_865_reg[7]_0 [5]),
        .Q(curr_output_keep_V_reg_865[5]),
        .R(1'b0));
  FDRE \curr_output_keep_V_reg_865_reg[6] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(\curr_output_keep_V_reg_865_reg[7]_0 [6]),
        .Q(curr_output_keep_V_reg_865[6]),
        .R(1'b0));
  FDRE \curr_output_keep_V_reg_865_reg[7] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(\curr_output_keep_V_reg_865_reg[7]_0 [7]),
        .Q(curr_output_keep_V_reg_865[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \curr_output_last_V_reg_918[0]_i_1 
       (.I0(\curr_output_last_V_reg_918[0]_i_2_n_0 ),
        .I1(icmp_ln1027_1_reg_833),
        .I2(cmp_i_i37_mid111_reg_239),
        .I3(and_ln14_reg_842),
        .I4(\curr_output_last_V_reg_918[0]_i_3_n_0 ),
        .I5(\curr_output_last_V_reg_918[0]_i_4_n_0 ),
        .O(curr_output_last_V_fu_648_p2));
  LUT6 #(
    .INIT(64'hE7FFFFE7FDBFBFFD)) 
    \curr_output_last_V_reg_918[0]_i_10 
       (.I0(\curr_output_last_V_reg_918[0]_i_4_0 [0]),
        .I1(row_idx_fu_168_reg[1]),
        .I2(row_idx_fu_168_reg[0]),
        .I3(\curr_output_last_V_reg_918[0]_i_4_0 [2]),
        .I4(row_idx_fu_168_reg[2]),
        .I5(\curr_output_last_V_reg_918[0]_i_4_0 [1]),
        .O(\curr_output_last_V_reg_918[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h007F0080)) 
    \curr_output_last_V_reg_918[0]_i_11 
       (.I0(col_idx_fu_160[0]),
        .I1(col_idx_fu_160[1]),
        .I2(col_idx_fu_160[2]),
        .I3(icmp_ln1027_1_reg_833),
        .I4(col_idx_fu_160[3]),
        .O(\curr_output_last_V_reg_918[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \curr_output_last_V_reg_918[0]_i_12 
       (.I0(\curr_output_last_V_reg_918[0]_i_4_0 [0]),
        .I1(row_idx_fu_168_reg[0]),
        .I2(row_idx_fu_168_reg[1]),
        .I3(\curr_output_last_V_reg_918[0]_i_4_0 [1]),
        .I4(row_idx_fu_168_reg[2]),
        .I5(\curr_output_last_V_reg_918[0]_i_4_0 [2]),
        .O(\curr_output_last_V_reg_918[0]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \curr_output_last_V_reg_918[0]_i_13 
       (.I0(row_idx_fu_168_reg[2]),
        .I1(row_idx_fu_168_reg[1]),
        .I2(row_idx_fu_168_reg[0]),
        .O(\curr_output_last_V_reg_918[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000041000041)) 
    \curr_output_last_V_reg_918[0]_i_2 
       (.I0(\curr_output_last_V_reg_918_reg[0]_0 [5]),
        .I1(\curr_output_last_V_reg_918_reg[0]_0 [4]),
        .I2(col_idx_fu_160[4]),
        .I3(col_idx_fu_160[3]),
        .I4(\curr_output_last_V_reg_918_reg[0]_0 [3]),
        .I5(\curr_output_last_V_reg_918[0]_i_5_n_0 ),
        .O(\curr_output_last_V_reg_918[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h80088080)) 
    \curr_output_last_V_reg_918[0]_i_3 
       (.I0(\curr_output_last_V_reg_918[0]_i_6_n_0 ),
        .I1(\curr_output_last_V_reg_918[0]_i_7_n_0 ),
        .I2(\curr_output_last_V_reg_918_reg[0]_0 [0]),
        .I3(icmp_ln1027_1_reg_833),
        .I4(col_idx_fu_160[0]),
        .O(\curr_output_last_V_reg_918[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEEEFEFFFE)) 
    \curr_output_last_V_reg_918[0]_i_4 
       (.I0(\ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[15]_i_4_n_0 ),
        .I1(select_ln17_reg_848),
        .I2(\curr_output_last_V_reg_918[0]_i_8_n_0 ),
        .I3(icmp_ln1027_1_reg_833),
        .I4(\curr_output_last_V_reg_918[0]_i_9_n_0 ),
        .I5(\curr_output_last_V_reg_918[0]_i_10_n_0 ),
        .O(\curr_output_last_V_reg_918[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \curr_output_last_V_reg_918[0]_i_5 
       (.I0(\curr_output_last_V_reg_918_reg[0]_0 [0]),
        .I1(col_idx_fu_160[0]),
        .I2(col_idx_fu_160[2]),
        .I3(\curr_output_last_V_reg_918_reg[0]_0 [2]),
        .I4(col_idx_fu_160[1]),
        .I5(\curr_output_last_V_reg_918_reg[0]_0 [1]),
        .O(\curr_output_last_V_reg_918[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h09000009)) 
    \curr_output_last_V_reg_918[0]_i_6 
       (.I0(\curr_output_last_V_reg_918_reg[0]_0 [4]),
        .I1(\col_idx_fu_160[4]_i_2_n_0 ),
        .I2(\curr_output_last_V_reg_918_reg[0]_0 [5]),
        .I3(\curr_output_last_V_reg_918[0]_i_11_n_0 ),
        .I4(\curr_output_last_V_reg_918_reg[0]_0 [3]),
        .O(\curr_output_last_V_reg_918[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0029004055405529)) 
    \curr_output_last_V_reg_918[0]_i_7 
       (.I0(\curr_output_last_V_reg_918_reg[0]_0 [1]),
        .I1(col_idx_fu_160[1]),
        .I2(col_idx_fu_160[0]),
        .I3(icmp_ln1027_1_reg_833),
        .I4(col_idx_fu_160[2]),
        .I5(\curr_output_last_V_reg_918_reg[0]_0 [2]),
        .O(\curr_output_last_V_reg_918[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \curr_output_last_V_reg_918[0]_i_8 
       (.I0(\curr_output_last_V_reg_918[0]_i_4_0 [5]),
        .I1(\curr_output_last_V_reg_918[0]_i_4_0 [4]),
        .I2(row_idx_fu_168_reg[4]),
        .I3(row_idx_fu_168_reg[3]),
        .I4(\curr_output_last_V_reg_918[0]_i_4_0 [3]),
        .I5(\curr_output_last_V_reg_918[0]_i_12_n_0 ),
        .O(\curr_output_last_V_reg_918[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000029404029)) 
    \curr_output_last_V_reg_918[0]_i_9 
       (.I0(\curr_output_last_V_reg_918[0]_i_4_0 [3]),
        .I1(row_idx_fu_168_reg[3]),
        .I2(\curr_output_last_V_reg_918[0]_i_13_n_0 ),
        .I3(\curr_output_last_V_reg_918[0]_i_4_0 [4]),
        .I4(row_idx_fu_168_reg[4]),
        .I5(\curr_output_last_V_reg_918[0]_i_4_0 [5]),
        .O(\curr_output_last_V_reg_918[0]_i_9_n_0 ));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_last_V_reg_918_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_last_V_reg_918_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \curr_output_last_V_reg_918_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_16_in),
        .CLK(ap_clk),
        .D(curr_output_last_V_reg_918),
        .Q(\curr_output_last_V_reg_918_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  FDRE \curr_output_last_V_reg_918_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\curr_output_last_V_reg_918_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TLAST),
        .R(1'b0));
  FDRE \curr_output_last_V_reg_918_reg[0] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(curr_output_last_V_fu_648_p2),
        .Q(curr_output_last_V_reg_918),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_strb_V_reg_870_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_strb_V_reg_870_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \curr_output_strb_V_reg_870_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_16_in),
        .CLK(ap_clk),
        .D(curr_output_strb_V_reg_870[0]),
        .Q(\curr_output_strb_V_reg_870_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_strb_V_reg_870_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_strb_V_reg_870_pp0_iter6_reg_reg[1]_srl6 " *) 
  SRL16E \curr_output_strb_V_reg_870_pp0_iter6_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_16_in),
        .CLK(ap_clk),
        .D(curr_output_strb_V_reg_870[1]),
        .Q(\curr_output_strb_V_reg_870_pp0_iter6_reg_reg[1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_strb_V_reg_870_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_strb_V_reg_870_pp0_iter6_reg_reg[2]_srl6 " *) 
  SRL16E \curr_output_strb_V_reg_870_pp0_iter6_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_16_in),
        .CLK(ap_clk),
        .D(curr_output_strb_V_reg_870[2]),
        .Q(\curr_output_strb_V_reg_870_pp0_iter6_reg_reg[2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_strb_V_reg_870_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_strb_V_reg_870_pp0_iter6_reg_reg[3]_srl6 " *) 
  SRL16E \curr_output_strb_V_reg_870_pp0_iter6_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_16_in),
        .CLK(ap_clk),
        .D(curr_output_strb_V_reg_870[3]),
        .Q(\curr_output_strb_V_reg_870_pp0_iter6_reg_reg[3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_strb_V_reg_870_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_strb_V_reg_870_pp0_iter6_reg_reg[4]_srl6 " *) 
  SRL16E \curr_output_strb_V_reg_870_pp0_iter6_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_16_in),
        .CLK(ap_clk),
        .D(curr_output_strb_V_reg_870[4]),
        .Q(\curr_output_strb_V_reg_870_pp0_iter6_reg_reg[4]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_strb_V_reg_870_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_strb_V_reg_870_pp0_iter6_reg_reg[5]_srl6 " *) 
  SRL16E \curr_output_strb_V_reg_870_pp0_iter6_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_16_in),
        .CLK(ap_clk),
        .D(curr_output_strb_V_reg_870[5]),
        .Q(\curr_output_strb_V_reg_870_pp0_iter6_reg_reg[5]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_strb_V_reg_870_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_strb_V_reg_870_pp0_iter6_reg_reg[6]_srl6 " *) 
  SRL16E \curr_output_strb_V_reg_870_pp0_iter6_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_16_in),
        .CLK(ap_clk),
        .D(curr_output_strb_V_reg_870[6]),
        .Q(\curr_output_strb_V_reg_870_pp0_iter6_reg_reg[6]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_strb_V_reg_870_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_strb_V_reg_870_pp0_iter6_reg_reg[7]_srl6 " *) 
  SRL16E \curr_output_strb_V_reg_870_pp0_iter6_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_16_in),
        .CLK(ap_clk),
        .D(curr_output_strb_V_reg_870[7]),
        .Q(\curr_output_strb_V_reg_870_pp0_iter6_reg_reg[7]_srl6_n_0 ));
  FDRE \curr_output_strb_V_reg_870_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\curr_output_strb_V_reg_870_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(\curr_output_strb_V_reg_870_pp0_iter7_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \curr_output_strb_V_reg_870_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\curr_output_strb_V_reg_870_pp0_iter6_reg_reg[1]_srl6_n_0 ),
        .Q(\curr_output_strb_V_reg_870_pp0_iter7_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \curr_output_strb_V_reg_870_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\curr_output_strb_V_reg_870_pp0_iter6_reg_reg[2]_srl6_n_0 ),
        .Q(\curr_output_strb_V_reg_870_pp0_iter7_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \curr_output_strb_V_reg_870_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\curr_output_strb_V_reg_870_pp0_iter6_reg_reg[3]_srl6_n_0 ),
        .Q(\curr_output_strb_V_reg_870_pp0_iter7_reg_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \curr_output_strb_V_reg_870_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\curr_output_strb_V_reg_870_pp0_iter6_reg_reg[4]_srl6_n_0 ),
        .Q(\curr_output_strb_V_reg_870_pp0_iter7_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \curr_output_strb_V_reg_870_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\curr_output_strb_V_reg_870_pp0_iter6_reg_reg[5]_srl6_n_0 ),
        .Q(\curr_output_strb_V_reg_870_pp0_iter7_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \curr_output_strb_V_reg_870_pp0_iter7_reg_reg[6] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\curr_output_strb_V_reg_870_pp0_iter6_reg_reg[6]_srl6_n_0 ),
        .Q(\curr_output_strb_V_reg_870_pp0_iter7_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \curr_output_strb_V_reg_870_pp0_iter7_reg_reg[7] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\curr_output_strb_V_reg_870_pp0_iter6_reg_reg[7]_srl6_n_0 ),
        .Q(\curr_output_strb_V_reg_870_pp0_iter7_reg_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \curr_output_strb_V_reg_870_reg[0] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(\curr_output_strb_V_reg_870_reg[7]_0 [0]),
        .Q(curr_output_strb_V_reg_870[0]),
        .R(1'b0));
  FDRE \curr_output_strb_V_reg_870_reg[1] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(\curr_output_strb_V_reg_870_reg[7]_0 [1]),
        .Q(curr_output_strb_V_reg_870[1]),
        .R(1'b0));
  FDRE \curr_output_strb_V_reg_870_reg[2] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(\curr_output_strb_V_reg_870_reg[7]_0 [2]),
        .Q(curr_output_strb_V_reg_870[2]),
        .R(1'b0));
  FDRE \curr_output_strb_V_reg_870_reg[3] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(\curr_output_strb_V_reg_870_reg[7]_0 [3]),
        .Q(curr_output_strb_V_reg_870[3]),
        .R(1'b0));
  FDRE \curr_output_strb_V_reg_870_reg[4] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(\curr_output_strb_V_reg_870_reg[7]_0 [4]),
        .Q(curr_output_strb_V_reg_870[4]),
        .R(1'b0));
  FDRE \curr_output_strb_V_reg_870_reg[5] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(\curr_output_strb_V_reg_870_reg[7]_0 [5]),
        .Q(curr_output_strb_V_reg_870[5]),
        .R(1'b0));
  FDRE \curr_output_strb_V_reg_870_reg[6] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(\curr_output_strb_V_reg_870_reg[7]_0 [6]),
        .Q(curr_output_strb_V_reg_870[6]),
        .R(1'b0));
  FDRE \curr_output_strb_V_reg_870_reg[7] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(\curr_output_strb_V_reg_870_reg[7]_0 [7]),
        .Q(curr_output_strb_V_reg_870[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_user_V_reg_875_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_user_V_reg_875_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \curr_output_user_V_reg_875_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_16_in),
        .CLK(ap_clk),
        .D(curr_output_user_V_reg_875[0]),
        .Q(\curr_output_user_V_reg_875_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_user_V_reg_875_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_user_V_reg_875_pp0_iter6_reg_reg[1]_srl6 " *) 
  SRL16E \curr_output_user_V_reg_875_pp0_iter6_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_16_in),
        .CLK(ap_clk),
        .D(curr_output_user_V_reg_875[1]),
        .Q(\curr_output_user_V_reg_875_pp0_iter6_reg_reg[1]_srl6_n_0 ));
  FDRE \curr_output_user_V_reg_875_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\curr_output_user_V_reg_875_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TUSER[0]),
        .R(1'b0));
  FDRE \curr_output_user_V_reg_875_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\curr_output_user_V_reg_875_pp0_iter6_reg_reg[1]_srl6_n_0 ),
        .Q(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_outStream_TUSER[1]),
        .R(1'b0));
  FDRE \curr_output_user_V_reg_875_reg[0] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(\curr_output_user_V_reg_875_reg[1]_0 [0]),
        .Q(curr_output_user_V_reg_875[0]),
        .R(1'b0));
  FDRE \curr_output_user_V_reg_875_reg[1] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(\curr_output_user_V_reg_875_reg[1]_0 [1]),
        .Q(curr_output_user_V_reg_875[1]),
        .R(1'b0));
  design_1_yolo_yolo_top_0_0_yolo_yolo_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln1027_1_fu_385_p2),
        .D(add_ln1027_1_fu_376_p2[0]),
        .E(indvar_flatten_fu_1640),
        .P(P),
        .Q({ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage0}),
        .S({flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13}),
        .and_ln14_fu_403_p2(and_ln14_fu_403_p2),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[2] (p_16_in),
        .\ap_CS_fsm_reg[2]_0 (Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_loop_exit_ready_pp0_iter7_reg(ap_loop_exit_ready_pp0_iter7_reg),
        .ap_loop_exit_ready_pp0_iter7_reg_reg(ap_loop_exit_ready_pp0_iter7_reg_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_indvar_flatten15_load(ap_sig_allocacmp_indvar_flatten15_load),
        .ap_sig_allocacmp_indvar_flatten_load1(ap_sig_allocacmp_indvar_flatten_load1),
        .dout(flow_control_loop_pipe_sequential_init_U_n_41),
        .grp_logistic_activate_fu_299_ap_start_reg(grp_logistic_activate_fu_299_ap_start_reg),
        .grp_logistic_activate_fu_299_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_40),
        .grp_logistic_activate_fu_299_ap_start_reg_reg_0(grp_logistic_activate_fu_299_n_1),
        .grp_logistic_activate_fu_299_ap_start_reg_reg_1(grp_logistic_activate_fu_299_ap_start_reg_i_2_n_0),
        .grp_logistic_activate_fu_299_ap_start_reg_reg_2(grp_logistic_activate_fu_299_ap_start_reg_i_3_n_0),
        .grp_logistic_activate_fu_299_ap_start_reg_reg_3(grp_logistic_activate_fu_299_ap_start_reg_i_4_n_0),
        .grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .icmp_ln1027_1_reg_833(icmp_ln1027_1_reg_833),
        .\icmp_ln1027_1_reg_833_reg[0] (\icmp_ln1027_1_reg_833_reg[0]_0 ),
        .\icmp_ln1027_reg_824_reg[0] (indvar_flatten15_fu_172),
        .indvar_flatten_fu_164(indvar_flatten_fu_164),
        .\indvar_flatten_fu_164_reg[0] (flow_control_loop_pipe_sequential_init_U_n_42),
        .\indvar_flatten_fu_164_reg[0]_0 (\indvar_flatten_fu_164_reg_n_0_[0] ),
        .\indvar_flatten_fu_164_reg[0]_1 (indvar_flatten_load_reg_819[0]),
        .\indvar_flatten_fu_164_reg[8] (ap_sig_allocacmp_indvar_flatten_load),
        .\indvar_flatten_load_reg_819_reg[1] (\indvar_flatten_fu_164_reg_n_0_[1] ),
        .\indvar_flatten_load_reg_819_reg[2] (\indvar_flatten_fu_164_reg_n_0_[2] ),
        .\indvar_flatten_load_reg_819_reg[3] (\indvar_flatten_fu_164_reg_n_0_[3] ),
        .\indvar_flatten_load_reg_819_reg[4] (\indvar_flatten_fu_164_reg_n_0_[4] ),
        .\indvar_flatten_load_reg_819_reg[5] (\indvar_flatten_fu_164_reg_n_0_[5] ),
        .\indvar_flatten_load_reg_819_reg[6] (\indvar_flatten_fu_164_reg_n_0_[6] ),
        .\indvar_flatten_load_reg_819_reg[7] (\indvar_flatten_fu_164_reg_n_0_[7] ),
        .\indvar_flatten_load_reg_819_reg[8] (\indvar_flatten_fu_164_reg_n_0_[8] ),
        .\input_ch_idx_fu_156_reg[2] (flow_control_loop_pipe_sequential_init_U_n_4),
        .\input_ch_idx_fu_156_reg[3] (flow_control_loop_pipe_sequential_init_U_n_5),
        .p_Result_s_fu_451_p2(p_Result_s_fu_451_p2),
        .\select_ln17_reg_848_reg[3] (input_ch_idx_fu_156),
        .\tmp_reg_229_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29}),
        .trunc_ln3_reg_214(trunc_ln3_reg_214),
        .zext_ln779_fu_435_p1(zext_ln779_fu_435_p1));
  design_1_yolo_yolo_top_0_0_yolo_yolo_top_logistic_activate grp_logistic_activate_fu_299
       (.\B_V_data_1_payload_A_reg[63] (ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290),
        .\B_V_data_1_payload_A_reg[63]_0 (\B_V_data_1_payload_A[63]_i_3_n_0 ),
        .\B_V_data_1_state_reg[1] (grp_logistic_activate_fu_299_n_2),
        .D(p_1_in),
        .Q({ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .\ap_CS_fsm_reg[1] (p_16_in),
        .\ap_CS_fsm_reg[3] (grp_logistic_activate_fu_299_n_1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[0] (\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[15]_i_3_n_0 ),
        .\ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261_reg[15] (ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_V_reg_261),
        .\ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271_reg[15] ({grp_logistic_activate_fu_299_n_53,grp_logistic_activate_fu_299_n_54,grp_logistic_activate_fu_299_n_55,grp_logistic_activate_fu_299_n_56,grp_logistic_activate_fu_299_n_57,grp_logistic_activate_fu_299_n_58,grp_logistic_activate_fu_299_n_59,grp_logistic_activate_fu_299_n_60,grp_logistic_activate_fu_299_n_61,grp_logistic_activate_fu_299_n_62,grp_logistic_activate_fu_299_n_63,grp_logistic_activate_fu_299_n_64,grp_logistic_activate_fu_299_n_65,grp_logistic_activate_fu_299_n_66,grp_logistic_activate_fu_299_n_67,grp_logistic_activate_fu_299_n_68}),
        .\ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281_reg[15] ({grp_logistic_activate_fu_299_n_21,grp_logistic_activate_fu_299_n_22,grp_logistic_activate_fu_299_n_23,grp_logistic_activate_fu_299_n_24,grp_logistic_activate_fu_299_n_25,grp_logistic_activate_fu_299_n_26,grp_logistic_activate_fu_299_n_27,grp_logistic_activate_fu_299_n_28,grp_logistic_activate_fu_299_n_29,grp_logistic_activate_fu_299_n_30,grp_logistic_activate_fu_299_n_31,grp_logistic_activate_fu_299_n_32,grp_logistic_activate_fu_299_n_33,grp_logistic_activate_fu_299_n_34,grp_logistic_activate_fu_299_n_35,grp_logistic_activate_fu_299_n_36}),
        .\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15] (\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [63:48]),
        .\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15] (ap_phi_reg_pp0_iter7_tmp_data_sub_data_1_V_reg_271),
        .\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271_reg[15]_0 (\ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[15]_i_2_n_0 ),
        .\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[0] (\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281[15]_i_3_n_0 ),
        .\ap_phi_reg_pp0_iter8_tmp_data_sub_data_2_V_reg_281_reg[15] (ap_phi_reg_pp0_iter7_tmp_data_sub_data_2_V_reg_281),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_exp_16_8_s_fu_59_ap_start_reg_i_6_0({\tmp_data_sub_data_1_V_1_reg_896_reg[15]_0 [11],\tmp_data_sub_data_1_V_1_reg_896_reg[15]_0 [9:8],\tmp_data_sub_data_1_V_1_reg_896_reg[15]_0 [3]}),
        .grp_logistic_activate_fu_299_ap_start_reg(grp_logistic_activate_fu_299_ap_start_reg),
        .grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .inStream_TDATA_int_regslice({inStream_TDATA_int_regslice[11],inStream_TDATA_int_regslice[9:8],inStream_TDATA_int_regslice[3]}),
        .inStream_TVALID_int_regslice(inStream_TVALID_int_regslice),
        .outStream_TREADY_int_regslice(outStream_TREADY_int_regslice),
        .p_Result_1_reg_914(p_Result_1_reg_914),
        .\p_Result_1_reg_914_pp0_iter7_reg_reg[0] (Q[1]),
        .\p_Result_1_reg_914_pp0_iter7_reg_reg[0]_0 (ap_enable_reg_pp0_iter8),
        .\p_Result_1_reg_914_pp0_iter7_reg_reg[0]_1 (\icmp_ln1027_reg_824_reg_n_0_[0] ),
        .\p_Result_1_reg_914_reg[0] (\p_Result_1_reg_914_reg[0]_0 ),
        .p_Result_2_reg_923(p_Result_2_reg_923),
        .p_Result_3_reg_927(p_Result_3_reg_927),
        .\val_in_read_reg_208_reg[0]_0 (\val_in_read_reg_208_reg[0] ),
        .\val_in_read_reg_208_reg[10]_0 (\val_in_read_reg_208_reg[10] ),
        .\val_in_read_reg_208_reg[11]_0 (\val_in_read_reg_208_reg[11] ),
        .\val_in_read_reg_208_reg[12]_0 (\val_in_read_reg_208_reg[12] ),
        .\val_in_read_reg_208_reg[13]_0 (\val_in_read_reg_208_reg[13] ),
        .\val_in_read_reg_208_reg[14]_inv_0 (\val_in_read_reg_208_reg[14]_inv ),
        .\val_in_read_reg_208_reg[15]_inv_0 (tmp_data_sub_data_3_V_reg_908),
        .\val_in_read_reg_208_reg[15]_inv_1 (tmp_data_sub_data_2_V_1_reg_902),
        .\val_in_read_reg_208_reg[15]_inv_2 (\val_in_read_reg_208_reg[15]_inv ),
        .\val_in_read_reg_208_reg[1]_0 (\val_in_read_reg_208_reg[1] ),
        .\val_in_read_reg_208_reg[2]_0 (\val_in_read_reg_208_reg[2] ),
        .\val_in_read_reg_208_reg[3]_0 (\val_in_read_reg_208_reg[3] ),
        .\val_in_read_reg_208_reg[4]_inv_0 (\val_in_read_reg_208_reg[4]_inv ),
        .\val_in_read_reg_208_reg[5]_0 (\val_in_read_reg_208_reg[5] ),
        .\val_in_read_reg_208_reg[6]_inv_0 (\val_in_read_reg_208_reg[6]_inv ),
        .\val_in_read_reg_208_reg[7]_inv_0 (\val_in_read_reg_208_reg[7]_inv ),
        .\val_in_read_reg_208_reg[8]_0 (\val_in_read_reg_208_reg[8] ),
        .\val_in_read_reg_208_reg[9]_0 (\val_in_read_reg_208_reg[9] ));
  LUT6 #(
    .INIT(64'h0000000020222000)) 
    grp_logistic_activate_fu_299_ap_start_reg_i_2
       (.I0(p_16_in),
        .I1(\icmp_ln1027_reg_824_reg_n_0_[0] ),
        .I2(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(p_Result_1_fu_631_p2),
        .O(grp_logistic_activate_fu_299_ap_start_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'h00004F0000004400)) 
    grp_logistic_activate_fu_299_ap_start_reg_i_3
       (.I0(p_Result_2_fu_688_p2),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(p_Result_3_fu_714_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\icmp_ln1027_reg_824_reg_n_0_[0] ),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(grp_logistic_activate_fu_299_ap_start_reg_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h20)) 
    grp_logistic_activate_fu_299_ap_start_reg_i_4
       (.I0(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I1(icmp_ln1027_fu_370_p2),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(grp_logistic_activate_fu_299_ap_start_reg_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_logistic_activate_fu_299_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(grp_logistic_activate_fu_299_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBBBFAAAAFFFFAAAA)) 
    grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I5(\icmp_ln1027_reg_824_reg_n_0_[0] ),
        .O(\ap_CS_fsm_reg[1]_1 ));
  CARRY4 icmp_ln1027_1_fu_385_p2_carry
       (.CI(1'b0),
        .CO({NLW_icmp_ln1027_1_fu_385_p2_carry_CO_UNCONNECTED[3],icmp_ln1027_1_fu_385_p2,icmp_ln1027_1_fu_385_p2_carry_n_2,icmp_ln1027_1_fu_385_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1027_1_fu_385_p2_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29}));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1027_1_reg_833[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln1027_fu_370_p2),
        .O(and_ln14_reg_8420));
  FDRE \icmp_ln1027_1_reg_833_reg[0] 
       (.C(ap_clk),
        .CE(and_ln14_reg_8420),
        .D(icmp_ln1027_1_fu_385_p2),
        .Q(icmp_ln1027_1_reg_833),
        .R(1'b0));
  CARRY4 icmp_ln1027_fu_370_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1027_fu_370_p2_carry_n_0,icmp_ln1027_fu_370_p2_carry_n_1,icmp_ln1027_fu_370_p2_carry_n_2,icmp_ln1027_fu_370_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1027_fu_370_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13}));
  CARRY4 icmp_ln1027_fu_370_p2_carry__0
       (.CI(icmp_ln1027_fu_370_p2_carry_n_0),
        .CO({NLW_icmp_ln1027_fu_370_p2_carry__0_CO_UNCONNECTED[3:1],icmp_ln1027_fu_370_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1027_fu_370_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_41}));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/icmp_ln1027_reg_824_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/icmp_ln1027_reg_824_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \icmp_ln1027_reg_824_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(\icmp_ln1027_reg_824_reg_n_0_[0] ),
        .Q(\icmp_ln1027_reg_824_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  FDRE \icmp_ln1027_reg_824_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln1027_reg_824_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(icmp_ln1027_reg_824_pp0_iter7_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_reg_824_pp0_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln1027_reg_824_pp0_iter7_reg),
        .Q(icmp_ln1027_reg_824_pp0_iter8_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_reg_824_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln1027_fu_370_p2),
        .Q(\icmp_ln1027_reg_824_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E20000)) 
    \indvar_flatten15_fu_172[12]_i_2 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I3(\icmp_ln1027_reg_824_reg_n_0_[0] ),
        .I4(p_16_in),
        .O(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY));
  FDRE \indvar_flatten15_fu_172_reg[0] 
       (.C(ap_clk),
        .CE(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .D(add_ln1027_1_reg_828[0]),
        .Q(indvar_flatten15_fu_172[0]),
        .R(ap_sig_allocacmp_indvar_flatten_load1));
  FDRE \indvar_flatten15_fu_172_reg[10] 
       (.C(ap_clk),
        .CE(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .D(add_ln1027_1_reg_828[10]),
        .Q(indvar_flatten15_fu_172[10]),
        .R(ap_sig_allocacmp_indvar_flatten_load1));
  FDRE \indvar_flatten15_fu_172_reg[11] 
       (.C(ap_clk),
        .CE(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .D(add_ln1027_1_reg_828[11]),
        .Q(indvar_flatten15_fu_172[11]),
        .R(ap_sig_allocacmp_indvar_flatten_load1));
  FDRE \indvar_flatten15_fu_172_reg[12] 
       (.C(ap_clk),
        .CE(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .D(add_ln1027_1_reg_828[12]),
        .Q(indvar_flatten15_fu_172[12]),
        .R(ap_sig_allocacmp_indvar_flatten_load1));
  FDRE \indvar_flatten15_fu_172_reg[1] 
       (.C(ap_clk),
        .CE(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .D(add_ln1027_1_reg_828[1]),
        .Q(indvar_flatten15_fu_172[1]),
        .R(ap_sig_allocacmp_indvar_flatten_load1));
  FDRE \indvar_flatten15_fu_172_reg[2] 
       (.C(ap_clk),
        .CE(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .D(add_ln1027_1_reg_828[2]),
        .Q(indvar_flatten15_fu_172[2]),
        .R(ap_sig_allocacmp_indvar_flatten_load1));
  FDRE \indvar_flatten15_fu_172_reg[3] 
       (.C(ap_clk),
        .CE(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .D(add_ln1027_1_reg_828[3]),
        .Q(indvar_flatten15_fu_172[3]),
        .R(ap_sig_allocacmp_indvar_flatten_load1));
  FDRE \indvar_flatten15_fu_172_reg[4] 
       (.C(ap_clk),
        .CE(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .D(add_ln1027_1_reg_828[4]),
        .Q(indvar_flatten15_fu_172[4]),
        .R(ap_sig_allocacmp_indvar_flatten_load1));
  FDRE \indvar_flatten15_fu_172_reg[5] 
       (.C(ap_clk),
        .CE(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .D(add_ln1027_1_reg_828[5]),
        .Q(indvar_flatten15_fu_172[5]),
        .R(ap_sig_allocacmp_indvar_flatten_load1));
  FDRE \indvar_flatten15_fu_172_reg[6] 
       (.C(ap_clk),
        .CE(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .D(add_ln1027_1_reg_828[6]),
        .Q(indvar_flatten15_fu_172[6]),
        .R(ap_sig_allocacmp_indvar_flatten_load1));
  FDRE \indvar_flatten15_fu_172_reg[7] 
       (.C(ap_clk),
        .CE(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .D(add_ln1027_1_reg_828[7]),
        .Q(indvar_flatten15_fu_172[7]),
        .R(ap_sig_allocacmp_indvar_flatten_load1));
  FDRE \indvar_flatten15_fu_172_reg[8] 
       (.C(ap_clk),
        .CE(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .D(add_ln1027_1_reg_828[8]),
        .Q(indvar_flatten15_fu_172[8]),
        .R(ap_sig_allocacmp_indvar_flatten_load1));
  FDRE \indvar_flatten15_fu_172_reg[9] 
       (.C(ap_clk),
        .CE(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_inStream_TREADY),
        .D(add_ln1027_1_reg_828[9]),
        .Q(indvar_flatten15_fu_172[9]),
        .R(ap_sig_allocacmp_indvar_flatten_load1));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_fu_164[1]_i_1 
       (.I0(indvar_flatten_load_reg_819[0]),
        .I1(indvar_flatten_load_reg_819[1]),
        .O(add_ln1027_fu_725_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten_fu_164[2]_i_1 
       (.I0(indvar_flatten_load_reg_819[0]),
        .I1(indvar_flatten_load_reg_819[1]),
        .I2(indvar_flatten_load_reg_819[2]),
        .O(add_ln1027_fu_725_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten_fu_164[3]_i_1 
       (.I0(indvar_flatten_load_reg_819[1]),
        .I1(indvar_flatten_load_reg_819[0]),
        .I2(indvar_flatten_load_reg_819[2]),
        .I3(indvar_flatten_load_reg_819[3]),
        .O(add_ln1027_fu_725_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten_fu_164[4]_i_1 
       (.I0(indvar_flatten_load_reg_819[2]),
        .I1(indvar_flatten_load_reg_819[0]),
        .I2(indvar_flatten_load_reg_819[1]),
        .I3(indvar_flatten_load_reg_819[3]),
        .I4(indvar_flatten_load_reg_819[4]),
        .O(add_ln1027_fu_725_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indvar_flatten_fu_164[5]_i_1 
       (.I0(indvar_flatten_load_reg_819[3]),
        .I1(indvar_flatten_load_reg_819[1]),
        .I2(indvar_flatten_load_reg_819[0]),
        .I3(indvar_flatten_load_reg_819[2]),
        .I4(indvar_flatten_load_reg_819[4]),
        .I5(indvar_flatten_load_reg_819[5]),
        .O(add_ln1027_fu_725_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_fu_164[6]_i_1 
       (.I0(\indvar_flatten_fu_164[8]_i_4_n_0 ),
        .I1(indvar_flatten_load_reg_819[6]),
        .O(add_ln1027_fu_725_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten_fu_164[7]_i_1 
       (.I0(\indvar_flatten_fu_164[8]_i_4_n_0 ),
        .I1(indvar_flatten_load_reg_819[6]),
        .I2(indvar_flatten_load_reg_819[7]),
        .O(add_ln1027_fu_725_p2[7]));
  LUT5 #(
    .INIT(32'h00E20000)) 
    \indvar_flatten_fu_164[8]_i_2 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I3(\icmp_ln1027_reg_824_reg_n_0_[0] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(indvar_flatten_fu_1640));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten_fu_164[8]_i_3 
       (.I0(indvar_flatten_load_reg_819[6]),
        .I1(\indvar_flatten_fu_164[8]_i_4_n_0 ),
        .I2(indvar_flatten_load_reg_819[7]),
        .I3(indvar_flatten_load_reg_819[8]),
        .O(add_ln1027_fu_725_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \indvar_flatten_fu_164[8]_i_4 
       (.I0(indvar_flatten_load_reg_819[5]),
        .I1(indvar_flatten_load_reg_819[3]),
        .I2(indvar_flatten_load_reg_819[1]),
        .I3(indvar_flatten_load_reg_819[0]),
        .I4(indvar_flatten_load_reg_819[2]),
        .I5(indvar_flatten_load_reg_819[4]),
        .O(\indvar_flatten_fu_164[8]_i_4_n_0 ));
  FDRE \indvar_flatten_fu_164_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(\indvar_flatten_fu_164_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \indvar_flatten_fu_164_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_1640),
        .D(add_ln1027_fu_725_p2[1]),
        .Q(\indvar_flatten_fu_164_reg_n_0_[1] ),
        .R(indvar_flatten_fu_164));
  FDRE \indvar_flatten_fu_164_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_1640),
        .D(add_ln1027_fu_725_p2[2]),
        .Q(\indvar_flatten_fu_164_reg_n_0_[2] ),
        .R(indvar_flatten_fu_164));
  FDRE \indvar_flatten_fu_164_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_1640),
        .D(add_ln1027_fu_725_p2[3]),
        .Q(\indvar_flatten_fu_164_reg_n_0_[3] ),
        .R(indvar_flatten_fu_164));
  FDRE \indvar_flatten_fu_164_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_1640),
        .D(add_ln1027_fu_725_p2[4]),
        .Q(\indvar_flatten_fu_164_reg_n_0_[4] ),
        .R(indvar_flatten_fu_164));
  FDRE \indvar_flatten_fu_164_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_1640),
        .D(add_ln1027_fu_725_p2[5]),
        .Q(\indvar_flatten_fu_164_reg_n_0_[5] ),
        .R(indvar_flatten_fu_164));
  FDRE \indvar_flatten_fu_164_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_1640),
        .D(add_ln1027_fu_725_p2[6]),
        .Q(\indvar_flatten_fu_164_reg_n_0_[6] ),
        .R(indvar_flatten_fu_164));
  FDRE \indvar_flatten_fu_164_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_1640),
        .D(add_ln1027_fu_725_p2[7]),
        .Q(\indvar_flatten_fu_164_reg_n_0_[7] ),
        .R(indvar_flatten_fu_164));
  FDRE \indvar_flatten_fu_164_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_1640),
        .D(add_ln1027_fu_725_p2[8]),
        .Q(\indvar_flatten_fu_164_reg_n_0_[8] ),
        .R(indvar_flatten_fu_164));
  FDRE \indvar_flatten_load_reg_819_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_indvar_flatten_load[0]),
        .Q(indvar_flatten_load_reg_819[0]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_819_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_indvar_flatten_load[1]),
        .Q(indvar_flatten_load_reg_819[1]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_819_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_indvar_flatten_load[2]),
        .Q(indvar_flatten_load_reg_819[2]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_819_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_indvar_flatten_load[3]),
        .Q(indvar_flatten_load_reg_819[3]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_819_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_indvar_flatten_load[4]),
        .Q(indvar_flatten_load_reg_819[4]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_819_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_indvar_flatten_load[5]),
        .Q(indvar_flatten_load_reg_819[5]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_819_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_indvar_flatten_load[6]),
        .Q(indvar_flatten_load_reg_819[6]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_819_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_indvar_flatten_load[7]),
        .Q(indvar_flatten_load_reg_819[7]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_819_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_indvar_flatten_load[8]),
        .Q(indvar_flatten_load_reg_819[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \input_ch_idx_fu_156[0]_i_1 
       (.I0(zext_ln779_3_fu_699_p1[2]),
        .O(input_ch_idx_1_fu_720_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \input_ch_idx_fu_156[1]_i_1 
       (.I0(zext_ln779_3_fu_699_p1[3]),
        .I1(zext_ln779_3_fu_699_p1[2]),
        .O(input_ch_idx_1_fu_720_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \input_ch_idx_fu_156[2]_i_1 
       (.I0(zext_ln779_3_fu_699_p1[4]),
        .I1(zext_ln779_3_fu_699_p1[2]),
        .I2(zext_ln779_3_fu_699_p1[3]),
        .O(\input_ch_idx_fu_156[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \input_ch_idx_fu_156[3]_i_1 
       (.I0(zext_ln779_3_fu_699_p1[2]),
        .I1(zext_ln779_3_fu_699_p1[3]),
        .I2(zext_ln779_3_fu_699_p1[4]),
        .I3(select_ln17_reg_848),
        .O(input_ch_idx_1_fu_720_p2[3]));
  FDRE \input_ch_idx_fu_156_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_1640),
        .D(input_ch_idx_1_fu_720_p2[0]),
        .Q(input_ch_idx_fu_156[0]),
        .R(ap_sig_allocacmp_indvar_flatten_load1));
  FDRE \input_ch_idx_fu_156_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_1640),
        .D(input_ch_idx_1_fu_720_p2[1]),
        .Q(input_ch_idx_fu_156[1]),
        .R(ap_sig_allocacmp_indvar_flatten_load1));
  FDRE \input_ch_idx_fu_156_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_1640),
        .D(\input_ch_idx_fu_156[2]_i_1_n_0 ),
        .Q(input_ch_idx_fu_156[2]),
        .R(ap_sig_allocacmp_indvar_flatten_load1));
  FDRE \input_ch_idx_fu_156_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_1640),
        .D(input_ch_idx_1_fu_720_p2[3]),
        .Q(input_ch_idx_fu_156[3]),
        .R(ap_sig_allocacmp_indvar_flatten_load1));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Result_1_reg_914[0]_i_1 
       (.I0(p_16_in),
        .I1(\icmp_ln1027_reg_824_reg_n_0_[0] ),
        .O(curr_output_dest_V_reg_8850));
  LUT6 #(
    .INIT(64'h00000000CDFD0000)) 
    \p_Result_1_reg_914[0]_i_2 
       (.I0(activate_en_read_reg_209[9]),
        .I1(\p_Result_1_reg_914[0]_i_3_n_0 ),
        .I2(zext_ln779_3_fu_699_p1[4]),
        .I3(activate_en_read_reg_209[21]),
        .I4(\p_Result_1_reg_914[0]_i_4_n_0 ),
        .I5(\p_Result_1_reg_914[0]_i_5_n_0 ),
        .O(p_Result_1_fu_631_p2));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \p_Result_1_reg_914[0]_i_3 
       (.I0(zext_ln779_3_fu_699_p1[3]),
        .I1(zext_ln779_3_fu_699_p1[2]),
        .O(\p_Result_1_reg_914[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \p_Result_1_reg_914[0]_i_4 
       (.I0(activate_en_read_reg_209[3]),
        .I1(zext_ln779_3_fu_699_p1[2]),
        .I2(zext_ln779_3_fu_699_p1[4]),
        .I3(zext_ln779_3_fu_699_p1[3]),
        .I4(activate_en_read_reg_209[0]),
        .O(\p_Result_1_reg_914[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF080C0800)) 
    \p_Result_1_reg_914[0]_i_5 
       (.I0(activate_en_read_reg_209[18]),
        .I1(zext_ln779_3_fu_699_p1[4]),
        .I2(zext_ln779_3_fu_699_p1[2]),
        .I3(zext_ln779_3_fu_699_p1[3]),
        .I4(activate_en_read_reg_209[12]),
        .I5(\p_Result_1_reg_914[0]_i_6_n_0 ),
        .O(\p_Result_1_reg_914[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h0C200020)) 
    \p_Result_1_reg_914[0]_i_6 
       (.I0(activate_en_read_reg_209[6]),
        .I1(zext_ln779_3_fu_699_p1[2]),
        .I2(zext_ln779_3_fu_699_p1[3]),
        .I3(zext_ln779_3_fu_699_p1[4]),
        .I4(activate_en_read_reg_209[15]),
        .O(\p_Result_1_reg_914[0]_i_6_n_0 ));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/p_Result_1_reg_914_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/p_Result_1_reg_914_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \p_Result_1_reg_914_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_16_in),
        .CLK(ap_clk),
        .D(p_Result_1_reg_914),
        .Q(\p_Result_1_reg_914_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  FDRE \p_Result_1_reg_914_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\p_Result_1_reg_914_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(p_Result_1_reg_914_pp0_iter7_reg),
        .R(1'b0));
  FDRE \p_Result_1_reg_914_reg[0] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(p_Result_1_fu_631_p2),
        .Q(p_Result_1_reg_914),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_2_reg_923[0]_i_1 
       (.I0(p_Result_2_fu_688_p2),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\icmp_ln1027_reg_824_reg_n_0_[0] ),
        .I3(p_Result_2_reg_923),
        .O(\p_Result_2_reg_923[0]_i_1_n_0 ));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/p_Result_2_reg_923_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/p_Result_2_reg_923_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \p_Result_2_reg_923_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage2),
        .CLK(ap_clk),
        .D(p_Result_2_reg_923),
        .Q(\p_Result_2_reg_923_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  FDRE \p_Result_2_reg_923_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\p_Result_2_reg_923_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(p_Result_2_reg_923_pp0_iter7_reg),
        .R(1'b0));
  FDRE \p_Result_2_reg_923_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Result_2_reg_923[0]_i_1_n_0 ),
        .Q(p_Result_2_reg_923),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_3_reg_927[0]_i_1 
       (.I0(p_Result_3_fu_714_p2),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(\icmp_ln1027_reg_824_reg_n_0_[0] ),
        .I3(p_Result_3_reg_927),
        .O(\p_Result_3_reg_927[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B0BB0000)) 
    \p_Result_3_reg_927[0]_i_2 
       (.I0(\p_Result_3_reg_927[0]_i_3_n_0 ),
        .I1(activate_en_read_reg_209[20]),
        .I2(\ap_phi_reg_pp0_iter0_tmp_data_sub_data_2_V_reg_281[15]_i_4_n_0 ),
        .I3(activate_en_read_reg_209[23]),
        .I4(\p_Result_3_reg_927[0]_i_4_n_0 ),
        .I5(\p_Result_3_reg_927[0]_i_5_n_0 ),
        .O(p_Result_3_fu_714_p2));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \p_Result_3_reg_927[0]_i_3 
       (.I0(zext_ln779_3_fu_699_p1[3]),
        .I1(zext_ln779_3_fu_699_p1[2]),
        .I2(zext_ln779_3_fu_699_p1[4]),
        .O(\p_Result_3_reg_927[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hF1FFFDFF)) 
    \p_Result_3_reg_927[0]_i_4 
       (.I0(activate_en_read_reg_209[14]),
        .I1(zext_ln779_3_fu_699_p1[2]),
        .I2(zext_ln779_3_fu_699_p1[3]),
        .I3(zext_ln779_3_fu_699_p1[4]),
        .I4(activate_en_read_reg_209[17]),
        .O(\p_Result_3_reg_927[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF008C0080)) 
    \p_Result_3_reg_927[0]_i_5 
       (.I0(activate_en_read_reg_209[11]),
        .I1(zext_ln779_3_fu_699_p1[3]),
        .I2(zext_ln779_3_fu_699_p1[2]),
        .I3(zext_ln779_3_fu_699_p1[4]),
        .I4(activate_en_read_reg_209[8]),
        .I5(\p_Result_3_reg_927[0]_i_6_n_0 ),
        .O(\p_Result_3_reg_927[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h00320002)) 
    \p_Result_3_reg_927[0]_i_6 
       (.I0(activate_en_read_reg_209[2]),
        .I1(zext_ln779_3_fu_699_p1[4]),
        .I2(zext_ln779_3_fu_699_p1[2]),
        .I3(zext_ln779_3_fu_699_p1[3]),
        .I4(activate_en_read_reg_209[5]),
        .O(\p_Result_3_reg_927[0]_i_6_n_0 ));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/p_Result_3_reg_927_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/p_Result_3_reg_927_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \p_Result_3_reg_927_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage3),
        .CLK(ap_clk),
        .D(p_Result_3_reg_927),
        .Q(\p_Result_3_reg_927_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  FDRE \p_Result_3_reg_927_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\p_Result_3_reg_927_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(p_Result_3_reg_927_pp0_iter7_reg),
        .R(1'b0));
  FDRE \p_Result_3_reg_927_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Result_3_reg_927[0]_i_1_n_0 ),
        .Q(p_Result_3_reg_927),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/p_Result_s_reg_861_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/p_Result_s_reg_861_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \p_Result_s_reg_861_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(p_Result_s_reg_861),
        .Q(\p_Result_s_reg_861_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  FDRE \p_Result_s_reg_861_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\p_Result_s_reg_861_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(p_Result_s_reg_861_pp0_iter7_reg),
        .R(1'b0));
  FDRE \p_Result_s_reg_861_reg[0] 
       (.C(ap_clk),
        .CE(and_ln14_reg_8420),
        .D(p_Result_s_fu_451_p2),
        .Q(p_Result_s_reg_861),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \row_idx_fu_168[0]_i_1 
       (.I0(row_idx_fu_168_reg[0]),
        .O(row_idx_cast_mid1_fu_494_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_idx_fu_168[1]_i_1 
       (.I0(row_idx_fu_168_reg[0]),
        .I1(row_idx_fu_168_reg[1]),
        .O(row_idx_cast_mid1_fu_494_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \row_idx_fu_168[2]_i_1 
       (.I0(row_idx_fu_168_reg[2]),
        .I1(row_idx_fu_168_reg[1]),
        .I2(row_idx_fu_168_reg[0]),
        .O(row_idx_cast_mid1_fu_494_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \row_idx_fu_168[3]_i_1 
       (.I0(row_idx_fu_168_reg[3]),
        .I1(row_idx_fu_168_reg[0]),
        .I2(row_idx_fu_168_reg[1]),
        .I3(row_idx_fu_168_reg[2]),
        .O(row_idx_cast_mid1_fu_494_p1[3]));
  LUT6 #(
    .INIT(64'h0800080808000000)) 
    \row_idx_fu_168[4]_i_1 
       (.I0(icmp_ln1027_1_reg_833),
        .I1(p_16_in),
        .I2(\icmp_ln1027_reg_824_reg_n_0_[0] ),
        .I3(grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(row_idx_fu_168));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \row_idx_fu_168[4]_i_2 
       (.I0(row_idx_fu_168_reg[4]),
        .I1(row_idx_fu_168_reg[3]),
        .I2(row_idx_fu_168_reg[2]),
        .I3(row_idx_fu_168_reg[1]),
        .I4(row_idx_fu_168_reg[0]),
        .O(row_idx_cast_mid1_fu_494_p1[4]));
  FDRE \row_idx_fu_168_reg[0] 
       (.C(ap_clk),
        .CE(row_idx_fu_168),
        .D(row_idx_cast_mid1_fu_494_p1[0]),
        .Q(row_idx_fu_168_reg[0]),
        .R(ap_sig_allocacmp_indvar_flatten_load1));
  FDRE \row_idx_fu_168_reg[1] 
       (.C(ap_clk),
        .CE(row_idx_fu_168),
        .D(row_idx_cast_mid1_fu_494_p1[1]),
        .Q(row_idx_fu_168_reg[1]),
        .R(ap_sig_allocacmp_indvar_flatten_load1));
  FDRE \row_idx_fu_168_reg[2] 
       (.C(ap_clk),
        .CE(row_idx_fu_168),
        .D(row_idx_cast_mid1_fu_494_p1[2]),
        .Q(row_idx_fu_168_reg[2]),
        .R(ap_sig_allocacmp_indvar_flatten_load1));
  FDRE \row_idx_fu_168_reg[3] 
       (.C(ap_clk),
        .CE(row_idx_fu_168),
        .D(row_idx_cast_mid1_fu_494_p1[3]),
        .Q(row_idx_fu_168_reg[3]),
        .R(ap_sig_allocacmp_indvar_flatten_load1));
  FDRE \row_idx_fu_168_reg[4] 
       (.C(ap_clk),
        .CE(row_idx_fu_168),
        .D(row_idx_cast_mid1_fu_494_p1[4]),
        .Q(row_idx_fu_168_reg[4]),
        .R(ap_sig_allocacmp_indvar_flatten_load1));
  FDRE \select_ln17_reg_848_reg[3] 
       (.C(ap_clk),
        .CE(and_ln14_reg_8420),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(select_ln17_reg_848),
        .R(1'b0));
  FDRE \shl_ln_reg_854_reg[2] 
       (.C(ap_clk),
        .CE(and_ln14_reg_8420),
        .D(zext_ln779_fu_435_p1[2]),
        .Q(zext_ln779_3_fu_699_p1[2]),
        .R(1'b0));
  FDRE \shl_ln_reg_854_reg[3] 
       (.C(ap_clk),
        .CE(and_ln14_reg_8420),
        .D(zext_ln779_fu_435_p1[3]),
        .Q(zext_ln779_3_fu_699_p1[3]),
        .R(1'b0));
  FDRE \shl_ln_reg_854_reg[4] 
       (.C(ap_clk),
        .CE(and_ln14_reg_8420),
        .D(flow_control_loop_pipe_sequential_init_U_n_4),
        .Q(zext_ln779_3_fu_699_p1[4]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_0_V_reg_261_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[0]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_0_V_reg_261_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[10]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_0_V_reg_261_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[11]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_0_V_reg_261_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[12]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_0_V_reg_261_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[13]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_0_V_reg_261_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[14]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_0_V_reg_261_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[15]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_0_V_reg_261_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[1]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_0_V_reg_261_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[2]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_0_V_reg_261_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[3]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_0_V_reg_261_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[4]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_0_V_reg_261_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[5]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_0_V_reg_261_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[6]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_0_V_reg_261_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[7]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_0_V_reg_261_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[8]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_0_V_reg_261_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_339),
        .D(ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_V_reg_261[9]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [9]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_896_reg[0] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[16]),
        .Q(\tmp_data_sub_data_1_V_1_reg_896_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_896_reg[10] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[26]),
        .Q(\tmp_data_sub_data_1_V_1_reg_896_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_896_reg[11] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[27]),
        .Q(\tmp_data_sub_data_1_V_1_reg_896_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_896_reg[12] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[28]),
        .Q(\tmp_data_sub_data_1_V_1_reg_896_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_896_reg[13] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[29]),
        .Q(\tmp_data_sub_data_1_V_1_reg_896_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_896_reg[14] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[30]),
        .Q(\tmp_data_sub_data_1_V_1_reg_896_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_896_reg[15] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[31]),
        .Q(\tmp_data_sub_data_1_V_1_reg_896_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_896_reg[1] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[17]),
        .Q(\tmp_data_sub_data_1_V_1_reg_896_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_896_reg[2] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[18]),
        .Q(\tmp_data_sub_data_1_V_1_reg_896_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_896_reg[3] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[19]),
        .Q(\tmp_data_sub_data_1_V_1_reg_896_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_896_reg[4] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[20]),
        .Q(\tmp_data_sub_data_1_V_1_reg_896_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_896_reg[5] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[21]),
        .Q(\tmp_data_sub_data_1_V_1_reg_896_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_896_reg[6] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[22]),
        .Q(\tmp_data_sub_data_1_V_1_reg_896_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_896_reg[7] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[23]),
        .Q(\tmp_data_sub_data_1_V_1_reg_896_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_896_reg[8] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[24]),
        .Q(\tmp_data_sub_data_1_V_1_reg_896_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_896_reg[9] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[25]),
        .Q(\tmp_data_sub_data_1_V_1_reg_896_reg[15]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_data_sub_data_1_V_reg_271[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter8),
        .O(tmp_data_sub_data_1_V_reg_2710));
  FDRE \tmp_data_sub_data_1_V_reg_271_reg[0] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_1_V_reg_2710),
        .D(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[0]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [16]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_reg_271_reg[10] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_1_V_reg_2710),
        .D(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[10]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [26]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_reg_271_reg[11] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_1_V_reg_2710),
        .D(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[11]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [27]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_reg_271_reg[12] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_1_V_reg_2710),
        .D(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[12]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [28]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_reg_271_reg[13] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_1_V_reg_2710),
        .D(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[13]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [29]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_reg_271_reg[14] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_1_V_reg_2710),
        .D(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[14]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [30]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_reg_271_reg[15] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_1_V_reg_2710),
        .D(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[15]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [31]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_reg_271_reg[1] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_1_V_reg_2710),
        .D(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[1]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [17]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_reg_271_reg[2] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_1_V_reg_2710),
        .D(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[2]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [18]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_reg_271_reg[3] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_1_V_reg_2710),
        .D(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[3]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [19]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_reg_271_reg[4] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_1_V_reg_2710),
        .D(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[4]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [20]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_reg_271_reg[5] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_1_V_reg_2710),
        .D(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[5]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [21]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_reg_271_reg[6] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_1_V_reg_2710),
        .D(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[6]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [22]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_reg_271_reg[7] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_1_V_reg_2710),
        .D(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[7]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [23]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_reg_271_reg[8] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_1_V_reg_2710),
        .D(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[8]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [24]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_reg_271_reg[9] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_1_V_reg_2710),
        .D(ap_phi_reg_pp0_iter8_tmp_data_sub_data_1_V_reg_271[9]),
        .Q(\ap_phi_reg_pp0_iter8_curr_output_data_sub_data_3_V_2_reg_290_reg[15]_0 [25]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_902_reg[0] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[32]),
        .Q(tmp_data_sub_data_2_V_1_reg_902[0]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_902_reg[10] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[42]),
        .Q(tmp_data_sub_data_2_V_1_reg_902[10]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_902_reg[11] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[43]),
        .Q(tmp_data_sub_data_2_V_1_reg_902[11]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_902_reg[12] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[44]),
        .Q(tmp_data_sub_data_2_V_1_reg_902[12]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_902_reg[13] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[45]),
        .Q(tmp_data_sub_data_2_V_1_reg_902[13]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_902_reg[14] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[46]),
        .Q(tmp_data_sub_data_2_V_1_reg_902[14]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_902_reg[15] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[47]),
        .Q(tmp_data_sub_data_2_V_1_reg_902[15]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_902_reg[1] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[33]),
        .Q(tmp_data_sub_data_2_V_1_reg_902[1]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_902_reg[2] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[34]),
        .Q(tmp_data_sub_data_2_V_1_reg_902[2]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_902_reg[3] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[35]),
        .Q(tmp_data_sub_data_2_V_1_reg_902[3]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_902_reg[4] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[36]),
        .Q(tmp_data_sub_data_2_V_1_reg_902[4]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_902_reg[5] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[37]),
        .Q(tmp_data_sub_data_2_V_1_reg_902[5]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_902_reg[6] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[38]),
        .Q(tmp_data_sub_data_2_V_1_reg_902[6]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_902_reg[7] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[39]),
        .Q(tmp_data_sub_data_2_V_1_reg_902[7]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_902_reg[8] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[40]),
        .Q(tmp_data_sub_data_2_V_1_reg_902[8]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_902_reg[9] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[41]),
        .Q(tmp_data_sub_data_2_V_1_reg_902[9]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_reg_908_reg[0] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[48]),
        .Q(tmp_data_sub_data_3_V_reg_908[0]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_reg_908_reg[10] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[58]),
        .Q(tmp_data_sub_data_3_V_reg_908[10]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_reg_908_reg[11] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[59]),
        .Q(tmp_data_sub_data_3_V_reg_908[11]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_reg_908_reg[12] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[60]),
        .Q(tmp_data_sub_data_3_V_reg_908[12]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_reg_908_reg[13] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[61]),
        .Q(tmp_data_sub_data_3_V_reg_908[13]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_reg_908_reg[14] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[62]),
        .Q(tmp_data_sub_data_3_V_reg_908[14]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_reg_908_reg[15] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[63]),
        .Q(tmp_data_sub_data_3_V_reg_908[15]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_reg_908_reg[1] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[49]),
        .Q(tmp_data_sub_data_3_V_reg_908[1]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_reg_908_reg[2] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[50]),
        .Q(tmp_data_sub_data_3_V_reg_908[2]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_reg_908_reg[3] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[51]),
        .Q(tmp_data_sub_data_3_V_reg_908[3]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_reg_908_reg[4] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[52]),
        .Q(tmp_data_sub_data_3_V_reg_908[4]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_reg_908_reg[5] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[53]),
        .Q(tmp_data_sub_data_3_V_reg_908[5]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_reg_908_reg[6] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[54]),
        .Q(tmp_data_sub_data_3_V_reg_908[6]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_reg_908_reg[7] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[55]),
        .Q(tmp_data_sub_data_3_V_reg_908[7]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_reg_908_reg[8] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[56]),
        .Q(tmp_data_sub_data_3_V_reg_908[8]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_reg_908_reg[9] 
       (.C(ap_clk),
        .CE(curr_output_dest_V_reg_8850),
        .D(inStream_TDATA_int_regslice[57]),
        .Q(tmp_data_sub_data_3_V_reg_908[9]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
