<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>tvm: include/tvm/s_tir/analysis.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">tvm
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_b4c7d8e826c599ba55146c099a14beb5.html">tvm</a></li><li class="navelem"><a class="el" href="dir_1b9eee6a331f25f7234a59b5be6cf0c3.html">s_tir</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">analysis.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Analysis utilities for Schedulable TensorIR (S-TIR).  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;<a class="el" href="ir_2module_8h_source.html">tvm/ir/module.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="ir_2transform_8h_source.html">tvm/ir/transform.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="target_8h_source.html">tvm/target/target.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="tir_2function_8h_source.html">tvm/tir/function.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="stmt_8h_source.html">tvm/tir/stmt.h</a>&gt;</code><br />
<code>#include &lt;optional&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for analysis.h:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="s__tir_2analysis_8h__incl.svg" width="6239" height="1380"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="s__tir_2analysis_8h__dep__incl.svg" width="1224" height="723"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="s__tir_2analysis_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtvm_1_1s__tir_1_1MemCpyDetails.html">tvm::s_tir::MemCpyDetails</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper struct for return value of IdentifyMemCpy.  <a href="structtvm_1_1s__tir_1_1MemCpyDetails.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacetvm"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm.html">tvm</a></td></tr>
<tr class="memdesc:namespacetvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performance counters for profiling via the PAPI library. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacetvm_1_1tir"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html">tvm::tir</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacetvm_1_1arith"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1arith.html">tvm::arith</a></td></tr>
<tr class="memdesc:namespacetvm_1_1arith"><td class="mdescLeft">&#160;</td><td class="mdescRight">namespace of arithmetic analysis. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacetvm_1_1s__tir"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir.html">tvm::s_tir</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacetvm_1_1s__tir_1_1transform"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html">tvm::s_tir::transform</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a044c7001c29b17be7c5d030d8bd8d34c"><td class="memItemLeft" align="right" valign="top">ffi::Array&lt; ffi::Array&lt; <a class="el" href="classtvm_1_1tir_1_1BufferRegion.html">BufferRegion</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a044c7001c29b17be7c5d030d8bd8d34c">tvm::tir::GetSBlockAccessRegion</a> (const <a class="el" href="classtvm_1_1tir_1_1SBlock.html">SBlock</a> &amp;block, const ffi::Map&lt; <a class="el" href="classtvm_1_1tir_1_1Var.html">Var</a>, <a class="el" href="classtvm_1_1tir_1_1Buffer.html">Buffer</a> &gt; &amp;buffer_var_map)</td></tr>
<tr class="memdesc:a044c7001c29b17be7c5d030d8bd8d34c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto detect the block access region according to its body stmt It will detect the access region as an array in order of appearance in AST.  <a href="namespacetvm_1_1tir.html#a044c7001c29b17be7c5d030d8bd8d34c">More...</a><br /></td></tr>
<tr class="separator:a044c7001c29b17be7c5d030d8bd8d34c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66b26d233a34a675ae2ec3e512bb0a99"><td class="memItemLeft" align="right" valign="top">ffi::Array&lt; ffi::Array&lt; <a class="el" href="classtvm_1_1tir_1_1BufferRegion.html">BufferRegion</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a66b26d233a34a675ae2ec3e512bb0a99">tvm::tir::GetSBlockReadWriteRegion</a> (const <a class="el" href="classtvm_1_1tir_1_1SBlock.html">SBlock</a> &amp;block, const ffi::Map&lt; <a class="el" href="classtvm_1_1tir_1_1Var.html">Var</a>, <a class="el" href="classtvm_1_1tir_1_1Buffer.html">Buffer</a> &gt; &amp;buffer_var_map)</td></tr>
<tr class="memdesc:a66b26d233a34a675ae2ec3e512bb0a99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto detect the block read/write region according to its body stmt. An opaque access will be counted as both a read and a write access.  <a href="namespacetvm_1_1tir.html#a66b26d233a34a675ae2ec3e512bb0a99">More...</a><br /></td></tr>
<tr class="separator:a66b26d233a34a675ae2ec3e512bb0a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4277d7f667f2fdb6d8dedefbbdbb6d8"><td class="memItemLeft" align="right" valign="top">ffi::Map&lt; <a class="el" href="classtvm_1_1tir_1_1Buffer.html">Buffer</a>, ffi::Optional&lt; <a class="el" href="classtvm_1_1tir_1_1Stmt.html">Stmt</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#ae4277d7f667f2fdb6d8dedefbbdbb6d8">tvm::tir::DetectBufferAccessLCA</a> (const <a class="el" href="classtvm_1_1tir_1_1PrimFunc.html">PrimFunc</a> &amp;func)</td></tr>
<tr class="memdesc:ae4277d7f667f2fdb6d8dedefbbdbb6d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect the lowest common ancestor(LCA) of buffer access, including both high-level access(BufferLoad, BufferStore) and low-level access(Load, Store and opaque access). The LCA may be a <a class="el" href="classtvm_1_1tir_1_1For.html" title="Managed reference to ForNode.">For</a> loop or a Block.  <a href="namespacetvm_1_1tir.html#ae4277d7f667f2fdb6d8dedefbbdbb6d8">More...</a><br /></td></tr>
<tr class="separator:ae4277d7f667f2fdb6d8dedefbbdbb6d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d546671b72767bd72737fde5474adf4"><td class="memItemLeft" align="right" valign="top">const tir::SBlockNode *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a1d546671b72767bd72737fde5474adf4">tvm::tir::FindAnchorBlock</a> (const IRModule &amp;mod)</td></tr>
<tr class="memdesc:a1d546671b72767bd72737fde5474adf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find the "anchor block" of the given module. We define the anchor block to be the block with (1) an init statement and (2) having the biggest flops count. The latter condition is only used when there are multiple blocks with an init statement. <a class="el" href="classtvm_1_1tir_1_1For.html" title="Managed reference to ForNode.">For</a> example, if the input module is conv2d + fused spatial blocks, conv2d is the anchor block. The input module may not contain more than one such block. <a class="el" href="classtvm_1_1tir_1_1For.html" title="Managed reference to ForNode.">For</a> example, a module having two conv2d is not allowed as an input. However, a module created from winograd convolution has multiple blocks with an init statement (input transform, batched GEMM, and output transform). We use the second condition, the flops count, to determine that the batched GEMM block is the anchor block.  <a href="namespacetvm_1_1tir.html#a1d546671b72767bd72737fde5474adf4">More...</a><br /></td></tr>
<tr class="separator:a1d546671b72767bd72737fde5474adf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d55e638b12a93273bea1fe7afa2807a"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir.html#a7d55e638b12a93273bea1fe7afa2807a">tvm::s_tir::EstimateTIRFlops</a> (const <a class="el" href="classtvm_1_1tir_1_1Stmt.html">Stmt</a> &amp;stmt)</td></tr>
<tr class="memdesc:a7d55e638b12a93273bea1fe7afa2807a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Estimate the FLOPs of a TIR fragment.  <a href="namespacetvm_1_1s__tir.html#a7d55e638b12a93273bea1fe7afa2807a">More...</a><br /></td></tr>
<tr class="separator:a7d55e638b12a93273bea1fe7afa2807a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b1f9a479db6877f2d4e03161dbed696"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir.html#a8b1f9a479db6877f2d4e03161dbed696">tvm::s_tir::EstimateTIRFlops</a> (const IRModule &amp;mod)</td></tr>
<tr class="memdesc:a8b1f9a479db6877f2d4e03161dbed696"><td class="mdescLeft">&#160;</td><td class="mdescRight">Estimate the FLOPs of TIRs in an <a class="el" href="classtvm_1_1IRModule.html" title="Managed reference class to IRModuleNode.">IRModule</a>.  <a href="namespacetvm_1_1s__tir.html#a8b1f9a479db6877f2d4e03161dbed696">More...</a><br /></td></tr>
<tr class="separator:a8b1f9a479db6877f2d4e03161dbed696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48aec715e994877d1221980b5979a961"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir.html#a48aec715e994877d1221980b5979a961">tvm::s_tir::IsPureFunction</a> (const <a class="el" href="classtvm_1_1tir_1_1PrimFunc.html">PrimFunc</a> &amp;func, bool assert_on_error=false)</td></tr>
<tr class="memdesc:a48aec715e994877d1221980b5979a961"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analyze the side effect of a function.  <a href="namespacetvm_1_1s__tir.html#a48aec715e994877d1221980b5979a961">More...</a><br /></td></tr>
<tr class="separator:a48aec715e994877d1221980b5979a961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a459894b924503ba1c48257435b14f69d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir.html#a459894b924503ba1c48257435b14f69d">tvm::s_tir::VerifyGPUCode</a> (const <a class="el" href="classtvm_1_1tir_1_1PrimFunc.html">PrimFunc</a> &amp;func, ffi::Map&lt; ffi::String, PrimExpr &gt; constraints)</td></tr>
<tr class="memdesc:a459894b924503ba1c48257435b14f69d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verify the correctness of a GPU code.  <a href="namespacetvm_1_1s__tir.html#a459894b924503ba1c48257435b14f69d">More...</a><br /></td></tr>
<tr class="separator:a459894b924503ba1c48257435b14f69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14876dbd6a12a36951c5c8b21d3909c6"><td class="memItemLeft" align="right" valign="top">std::optional&lt; MemCpyDetails &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir.html#a14876dbd6a12a36951c5c8b21d3909c6">tvm::s_tir::IdentifyMemCpy</a> (const <a class="el" href="classtvm_1_1tir_1_1For.html">For</a> &amp;loop, arith::Analyzer *analyzer)</td></tr>
<tr class="memdesc:a14876dbd6a12a36951c5c8b21d3909c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Identify whether a For loop is semantically equivalent to MemCpy.  <a href="namespacetvm_1_1s__tir.html#a14876dbd6a12a36951c5c8b21d3909c6">More...</a><br /></td></tr>
<tr class="separator:a14876dbd6a12a36951c5c8b21d3909c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37b8e7fc6ed383be740bb00886746a6d"><td class="memItemLeft" align="right" valign="top">ffi::Map&lt; ffi::String, ffi::Map&lt; ffi::String, Integer &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir.html#a37b8e7fc6ed383be740bb00886746a6d">tvm::s_tir::CalculateAllocatedBytes</a> (const <a class="el" href="classtvm_1_1tir_1_1PrimFunc.html">PrimFunc</a> &amp;func)</td></tr>
<tr class="memdesc:a37b8e7fc6ed383be740bb00886746a6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculate the allocated memory per scope in bytes needed inside the TIR PrimFunc.  <a href="namespacetvm_1_1s__tir.html#a37b8e7fc6ed383be740bb00886746a6d">More...</a><br /></td></tr>
<tr class="separator:a37b8e7fc6ed383be740bb00886746a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85eb0c7e49e08155c2ffc8bac711d8cb"><td class="memItemLeft" align="right" valign="top">ffi::Map&lt; ffi::String, ffi::Map&lt; ffi::String, Integer &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir.html#a85eb0c7e49e08155c2ffc8bac711d8cb">tvm::s_tir::CalculateAllocatedBytes</a> (const IRModule &amp;mod)</td></tr>
<tr class="memdesc:a85eb0c7e49e08155c2ffc8bac711d8cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculate the allocated memory per scope in bytes for each function inside the module.  <a href="namespacetvm_1_1s__tir.html#a85eb0c7e49e08155c2ffc8bac711d8cb">More...</a><br /></td></tr>
<tr class="separator:a85eb0c7e49e08155c2ffc8bac711d8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2f297d98ed1ac839b2daa4d35793b79"><td class="memItemLeft" align="right" valign="top">ffi::Array&lt; <a class="el" href="classtvm_1_1transform_1_1Pass.html">tvm::transform::Pass</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir.html#af2f297d98ed1ac839b2daa4d35793b79">tvm::s_tir::GetVTCMCompactionPasses</a> ()</td></tr>
<tr class="memdesc:af2f297d98ed1ac839b2daa4d35793b79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the list of lowering passes to calculate the compacted VTCM allocation size.  <a href="namespacetvm_1_1s__tir.html#af2f297d98ed1ac839b2daa4d35793b79">More...</a><br /></td></tr>
<tr class="separator:af2f297d98ed1ac839b2daa4d35793b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47c582f8947ea888257cba33324a47fd"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir.html#a47c582f8947ea888257cba33324a47fd">tvm::s_tir::VerifyVTCMLimit</a> (const IRModule &amp;mod, Integer limit)</td></tr>
<tr class="memdesc:a47c582f8947ea888257cba33324a47fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verifies that the VTCM usage for all prim_funcs in the given <a class="el" href="classtvm_1_1IRModule.html" title="Managed reference class to IRModuleNode.">IRModule</a>.  <a href="namespacetvm_1_1s__tir.html#a47c582f8947ea888257cba33324a47fd">More...</a><br /></td></tr>
<tr class="separator:a47c582f8947ea888257cba33324a47fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a463282fa00882b48841b4b1939fbec34"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir.html#a463282fa00882b48841b4b1939fbec34">tvm::s_tir::VerifyVTCMLimit</a> (const <a class="el" href="classtvm_1_1tir_1_1PrimFunc.html">PrimFunc</a> &amp;func, Integer limit)</td></tr>
<tr class="memdesc:a463282fa00882b48841b4b1939fbec34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verifies that the VTCM usage of the given prim_func is within the provided limit.  <a href="namespacetvm_1_1s__tir.html#a463282fa00882b48841b4b1939fbec34">More...</a><br /></td></tr>
<tr class="separator:a463282fa00882b48841b4b1939fbec34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d6f2452b3d4b86ba260ee8be7621f42"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#a0d6f2452b3d4b86ba260ee8be7621f42">tvm::s_tir::transform::VerifyGPUCode</a> (ffi::Map&lt; ffi::String, PrimExpr &gt; constraints)</td></tr>
<tr class="memdesc:a0d6f2452b3d4b86ba260ee8be7621f42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pass to verify GPU code constraints.  <a href="namespacetvm_1_1s__tir_1_1transform.html#a0d6f2452b3d4b86ba260ee8be7621f42">More...</a><br /></td></tr>
<tr class="separator:a0d6f2452b3d4b86ba260ee8be7621f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb60dc3a48a32b13f39c7d6ade2894f5"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#adb60dc3a48a32b13f39c7d6ade2894f5">tvm::s_tir::transform::VerifyVTCMLimit</a> (ffi::Optional&lt; Target &gt; default_target=std::nullopt)</td></tr>
<tr class="memdesc:adb60dc3a48a32b13f39c7d6ade2894f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pass to check if VTCM usage is within limit.  <a href="namespacetvm_1_1s__tir_1_1transform.html#adb60dc3a48a32b13f39c7d6ade2894f5">More...</a><br /></td></tr>
<tr class="separator:adb60dc3a48a32b13f39c7d6ade2894f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb41fe047152ae0e6804c1a29d3fa401"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1s__tir_1_1transform.html#afb41fe047152ae0e6804c1a29d3fa401">tvm::s_tir::transform::OOBChecker</a> ()</td></tr>
<tr class="memdesc:afb41fe047152ae0e6804c1a29d3fa401"><td class="mdescLeft">&#160;</td><td class="mdescRight">Statically check TIR code for out of bounds array access.  <a href="namespacetvm_1_1s__tir_1_1transform.html#afb41fe047152ae0e6804c1a29d3fa401">More...</a><br /></td></tr>
<tr class="separator:afb41fe047152ae0e6804c1a29d3fa401"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Analysis utilities for Schedulable TensorIR (S-TIR). </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
