

================================================================
== Vitis HLS Report for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'
================================================================
* Date:           Thu Mar 27 00:01:07 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.802 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12308|    12308|  98.464 us|  98.464 us|  12308|  12308|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |                            |                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance          |      Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Configurable_PE_fu_308  |Configurable_PE  |       17|       17|  0.136 us|  0.136 us|    1|    1|      yes|
        +----------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP  |    12306|    12306|        22|          3|          1|  4096|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 3, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.86>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 25 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 26 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sub_ln189_read = read i41 @_ssdm_op_Read.ap_auto.i41, i41 %sub_ln189"   --->   Operation 28 'read' 'sub_ln189_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sub_ln188_read = read i41 @_ssdm_op_Read.ap_auto.i41, i41 %sub_ln188"   --->   Operation 29 'read' 'sub_ln188_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten20"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %k"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %POLY_ADD_PE_LOOP_READ"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i13 %indvar_flatten20" [Crypto1.cpp:172]   --->   Operation 34 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.67ns)   --->   "%icmp_ln172 = icmp_eq  i13 %indvar_flatten20_load, i13 4096" [Crypto1.cpp:172]   --->   Operation 36 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.67ns)   --->   "%add_ln172_2 = add i13 %indvar_flatten20_load, i13 1" [Crypto1.cpp:172]   --->   Operation 37 'add' 'add_ln172_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln172 = br i1 %icmp_ln172, void %for.inc295, void %POLY_ADD_PE_LOOP_READ.1.preheader.exitStub" [Crypto1.cpp:172]   --->   Operation 38 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%k_load = load i7 %k" [Crypto1.cpp:181]   --->   Operation 39 'load' 'k_load' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [Crypto1.cpp:172]   --->   Operation 40 'load' 'j_load' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.87ns)   --->   "%add_ln172 = add i7 %j_load, i7 1" [Crypto1.cpp:172]   --->   Operation 41 'add' 'add_ln172' <Predicate = (!icmp_ln172)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.87ns)   --->   "%icmp_ln181 = icmp_eq  i7 %k_load, i7 64" [Crypto1.cpp:181]   --->   Operation 42 'icmp' 'icmp_ln181' <Predicate = (!icmp_ln172)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.99ns)   --->   "%select_ln172_1 = select i1 %icmp_ln181, i7 %add_ln172, i7 %j_load" [Crypto1.cpp:172]   --->   Operation 43 'select' 'select_ln172_1' <Predicate = (!icmp_ln172)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.98>
ST_2 : Operation 44 [1/1] (0.99ns)   --->   "%select_ln172 = select i1 %icmp_ln181, i7 0, i7 %k_load" [Crypto1.cpp:172]   --->   Operation 44 'select' 'select_ln172' <Predicate = (!icmp_ln172)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i41 %sub_ln188_read" [Crypto1.cpp:188]   --->   Operation 45 'trunc' 'trunc_ln188' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i7 %select_ln172_1" [Crypto1.cpp:188]   --->   Operation 46 'zext' 'zext_ln188' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.73ns)   --->   "%add_ln189 = add i10 %trunc_ln188, i10 %zext_ln188" [Crypto1.cpp:189]   --->   Operation 47 'add' 'add_ln189' <Predicate = (!icmp_ln172)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i41 %sub_ln189_read" [Crypto1.cpp:189]   --->   Operation 48 'trunc' 'trunc_ln189' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i7 %select_ln172_1" [Crypto1.cpp:189]   --->   Operation 49 'zext' 'zext_ln189' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.73ns)   --->   "%add_ln189_5 = add i10 %trunc_ln189, i10 %zext_ln189" [Crypto1.cpp:189]   --->   Operation 50 'add' 'add_ln189_5' <Predicate = (!icmp_ln172)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty = trunc i7 %select_ln172" [Crypto1.cpp:172]   --->   Operation 51 'trunc' 'empty' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln189, i3 %empty" [Crypto1.cpp:188]   --->   Operation 52 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln188_3 = zext i13 %tmp_s" [Crypto1.cpp:188]   --->   Operation 53 'zext' 'zext_ln188_3' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%DataRAM_addr_2 = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln188_3" [Crypto1.cpp:188]   --->   Operation 54 'getelementptr' 'DataRAM_addr_2' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_64 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln189_5, i3 %empty" [Crypto1.cpp:189]   --->   Operation 55 'bitconcatenate' 'tmp_64' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln189_3 = zext i13 %tmp_64" [Crypto1.cpp:189]   --->   Operation 56 'zext' 'zext_ln189_3' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%DataRAM_addr_3 = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln189_3" [Crypto1.cpp:189]   --->   Operation 57 'getelementptr' 'DataRAM_addr_3' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%DataRAM_1_addr_2 = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln188_3" [Crypto1.cpp:188]   --->   Operation 58 'getelementptr' 'DataRAM_1_addr_2' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%DataRAM_1_addr_3 = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln189_3" [Crypto1.cpp:189]   --->   Operation 59 'getelementptr' 'DataRAM_1_addr_3' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%DataRAM_2_addr_2 = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln188_3" [Crypto1.cpp:188]   --->   Operation 60 'getelementptr' 'DataRAM_2_addr_2' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%DataRAM_2_addr_3 = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln189_3" [Crypto1.cpp:189]   --->   Operation 61 'getelementptr' 'DataRAM_2_addr_3' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%DataRAM_3_addr_2 = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln188_3" [Crypto1.cpp:188]   --->   Operation 62 'getelementptr' 'DataRAM_3_addr_2' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%DataRAM_3_addr_3 = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln189_3" [Crypto1.cpp:189]   --->   Operation 63 'getelementptr' 'DataRAM_3_addr_3' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%DataRAM_4_addr_2 = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln188_3" [Crypto1.cpp:188]   --->   Operation 64 'getelementptr' 'DataRAM_4_addr_2' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%DataRAM_4_addr_3 = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln189_3" [Crypto1.cpp:189]   --->   Operation 65 'getelementptr' 'DataRAM_4_addr_3' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%DataRAM_5_addr_2 = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln188_3" [Crypto1.cpp:188]   --->   Operation 66 'getelementptr' 'DataRAM_5_addr_2' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%DataRAM_5_addr_3 = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln189_3" [Crypto1.cpp:189]   --->   Operation 67 'getelementptr' 'DataRAM_5_addr_3' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%DataRAM_6_addr_2 = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln188_3" [Crypto1.cpp:188]   --->   Operation 68 'getelementptr' 'DataRAM_6_addr_2' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%DataRAM_6_addr_3 = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln189_3" [Crypto1.cpp:189]   --->   Operation 69 'getelementptr' 'DataRAM_6_addr_3' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%DataRAM_7_addr_2 = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln188_3" [Crypto1.cpp:188]   --->   Operation 70 'getelementptr' 'DataRAM_7_addr_2' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%DataRAM_7_addr_3 = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln189_3" [Crypto1.cpp:189]   --->   Operation 71 'getelementptr' 'DataRAM_7_addr_3' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln172, i32 3, i32 5" [Crypto1.cpp:181]   --->   Operation 72 'partselect' 'trunc_ln' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%DataRAM_load_1 = load i13 %DataRAM_addr_2" [Crypto1.cpp:188]   --->   Operation 73 'load' 'DataRAM_load_1' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%DataRAM_1_load_1 = load i13 %DataRAM_1_addr_2" [Crypto1.cpp:188]   --->   Operation 74 'load' 'DataRAM_1_load_1' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 75 [2/2] (3.25ns)   --->   "%DataRAM_2_load_1 = load i13 %DataRAM_2_addr_2" [Crypto1.cpp:188]   --->   Operation 75 'load' 'DataRAM_2_load_1' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 76 [2/2] (3.25ns)   --->   "%DataRAM_3_load_1 = load i13 %DataRAM_3_addr_2" [Crypto1.cpp:188]   --->   Operation 76 'load' 'DataRAM_3_load_1' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 77 [2/2] (3.25ns)   --->   "%DataRAM_4_load_1 = load i13 %DataRAM_4_addr_2" [Crypto1.cpp:188]   --->   Operation 77 'load' 'DataRAM_4_load_1' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 78 [2/2] (3.25ns)   --->   "%DataRAM_5_load_1 = load i13 %DataRAM_5_addr_2" [Crypto1.cpp:188]   --->   Operation 78 'load' 'DataRAM_5_load_1' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 79 [2/2] (3.25ns)   --->   "%DataRAM_6_load_1 = load i13 %DataRAM_6_addr_2" [Crypto1.cpp:188]   --->   Operation 79 'load' 'DataRAM_6_load_1' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 80 [2/2] (3.25ns)   --->   "%DataRAM_7_load_1 = load i13 %DataRAM_7_addr_2" [Crypto1.cpp:188]   --->   Operation 80 'load' 'DataRAM_7_load_1' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 81 [2/2] (3.25ns)   --->   "%DataRAM_load_2 = load i13 %DataRAM_addr_3" [Crypto1.cpp:189]   --->   Operation 81 'load' 'DataRAM_load_2' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 82 [2/2] (3.25ns)   --->   "%DataRAM_1_load_2 = load i13 %DataRAM_1_addr_3" [Crypto1.cpp:189]   --->   Operation 82 'load' 'DataRAM_1_load_2' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 83 [2/2] (3.25ns)   --->   "%DataRAM_2_load_2 = load i13 %DataRAM_2_addr_3" [Crypto1.cpp:189]   --->   Operation 83 'load' 'DataRAM_2_load_2' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 84 [2/2] (3.25ns)   --->   "%DataRAM_3_load_2 = load i13 %DataRAM_3_addr_3" [Crypto1.cpp:189]   --->   Operation 84 'load' 'DataRAM_3_load_2' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 85 [2/2] (3.25ns)   --->   "%DataRAM_4_load_2 = load i13 %DataRAM_4_addr_3" [Crypto1.cpp:189]   --->   Operation 85 'load' 'DataRAM_4_load_2' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 86 [2/2] (3.25ns)   --->   "%DataRAM_5_load_2 = load i13 %DataRAM_5_addr_3" [Crypto1.cpp:189]   --->   Operation 86 'load' 'DataRAM_5_load_2' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 87 [2/2] (3.25ns)   --->   "%DataRAM_6_load_2 = load i13 %DataRAM_6_addr_3" [Crypto1.cpp:189]   --->   Operation 87 'load' 'DataRAM_6_load_2' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 88 [2/2] (3.25ns)   --->   "%DataRAM_7_load_2 = load i13 %DataRAM_7_addr_3" [Crypto1.cpp:189]   --->   Operation 88 'load' 'DataRAM_7_load_2' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 89 [1/1] (1.87ns)   --->   "%switch_ln203 = switch i3 %trunc_ln, void %arrayidx24256.case.7, i3 0, void %arrayidx24256.case.0, i3 1, void %arrayidx24256.case.1, i3 2, void %arrayidx24256.case.2, i3 3, void %arrayidx24256.case.3, i3 4, void %arrayidx24256.case.4, i3 5, void %arrayidx24256.case.5, i3 6, void %arrayidx24256.case.6" [Crypto1.cpp:203]   --->   Operation 89 'switch' 'switch_ln203' <Predicate = (!icmp_ln172)> <Delay = 1.87>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln203 = br void %arrayidx24256.exit" [Crypto1.cpp:203]   --->   Operation 90 'br' 'br_ln203' <Predicate = (!icmp_ln172 & trunc_ln == 6)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln203 = br void %arrayidx24256.exit" [Crypto1.cpp:203]   --->   Operation 91 'br' 'br_ln203' <Predicate = (!icmp_ln172 & trunc_ln == 5)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln203 = br void %arrayidx24256.exit" [Crypto1.cpp:203]   --->   Operation 92 'br' 'br_ln203' <Predicate = (!icmp_ln172 & trunc_ln == 4)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln203 = br void %arrayidx24256.exit" [Crypto1.cpp:203]   --->   Operation 93 'br' 'br_ln203' <Predicate = (!icmp_ln172 & trunc_ln == 3)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln203 = br void %arrayidx24256.exit" [Crypto1.cpp:203]   --->   Operation 94 'br' 'br_ln203' <Predicate = (!icmp_ln172 & trunc_ln == 2)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln203 = br void %arrayidx24256.exit" [Crypto1.cpp:203]   --->   Operation 95 'br' 'br_ln203' <Predicate = (!icmp_ln172 & trunc_ln == 1)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln203 = br void %arrayidx24256.exit" [Crypto1.cpp:203]   --->   Operation 96 'br' 'br_ln203' <Predicate = (!icmp_ln172 & trunc_ln == 0)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln203 = br void %arrayidx24256.exit" [Crypto1.cpp:203]   --->   Operation 97 'br' 'br_ln203' <Predicate = (!icmp_ln172 & trunc_ln == 7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.55>
ST_3 : Operation 98 [1/2] (3.25ns)   --->   "%DataRAM_load_1 = load i13 %DataRAM_addr_2" [Crypto1.cpp:188]   --->   Operation 98 'load' 'DataRAM_load_1' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 99 [1/2] (3.25ns)   --->   "%DataRAM_1_load_1 = load i13 %DataRAM_1_addr_2" [Crypto1.cpp:188]   --->   Operation 99 'load' 'DataRAM_1_load_1' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 100 [1/2] (3.25ns)   --->   "%DataRAM_2_load_1 = load i13 %DataRAM_2_addr_2" [Crypto1.cpp:188]   --->   Operation 100 'load' 'DataRAM_2_load_1' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 101 [1/2] (3.25ns)   --->   "%DataRAM_3_load_1 = load i13 %DataRAM_3_addr_2" [Crypto1.cpp:188]   --->   Operation 101 'load' 'DataRAM_3_load_1' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 102 [1/2] (3.25ns)   --->   "%DataRAM_4_load_1 = load i13 %DataRAM_4_addr_2" [Crypto1.cpp:188]   --->   Operation 102 'load' 'DataRAM_4_load_1' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 103 [1/2] (3.25ns)   --->   "%DataRAM_5_load_1 = load i13 %DataRAM_5_addr_2" [Crypto1.cpp:188]   --->   Operation 103 'load' 'DataRAM_5_load_1' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 104 [1/2] (3.25ns)   --->   "%DataRAM_6_load_1 = load i13 %DataRAM_6_addr_2" [Crypto1.cpp:188]   --->   Operation 104 'load' 'DataRAM_6_load_1' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 105 [1/2] (3.25ns)   --->   "%DataRAM_7_load_1 = load i13 %DataRAM_7_addr_2" [Crypto1.cpp:188]   --->   Operation 105 'load' 'DataRAM_7_load_1' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 106 [1/1] (2.30ns)   --->   "%AddInput1_Reg = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %DataRAM_load_1, i32 %DataRAM_1_load_1, i32 %DataRAM_2_load_1, i32 %DataRAM_3_load_1, i32 %DataRAM_4_load_1, i32 %DataRAM_5_load_1, i32 %DataRAM_6_load_1, i32 %DataRAM_7_load_1, i3 %trunc_ln" [Crypto1.cpp:188]   --->   Operation 106 'mux' 'AddInput1_Reg' <Predicate = (!icmp_ln172)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/2] (3.25ns)   --->   "%DataRAM_load_2 = load i13 %DataRAM_addr_3" [Crypto1.cpp:189]   --->   Operation 107 'load' 'DataRAM_load_2' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 108 [1/2] (3.25ns)   --->   "%DataRAM_1_load_2 = load i13 %DataRAM_1_addr_3" [Crypto1.cpp:189]   --->   Operation 108 'load' 'DataRAM_1_load_2' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 109 [1/2] (3.25ns)   --->   "%DataRAM_2_load_2 = load i13 %DataRAM_2_addr_3" [Crypto1.cpp:189]   --->   Operation 109 'load' 'DataRAM_2_load_2' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 110 [1/2] (3.25ns)   --->   "%DataRAM_3_load_2 = load i13 %DataRAM_3_addr_3" [Crypto1.cpp:189]   --->   Operation 110 'load' 'DataRAM_3_load_2' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 111 [1/2] (3.25ns)   --->   "%DataRAM_4_load_2 = load i13 %DataRAM_4_addr_3" [Crypto1.cpp:189]   --->   Operation 111 'load' 'DataRAM_4_load_2' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 112 [1/2] (3.25ns)   --->   "%DataRAM_5_load_2 = load i13 %DataRAM_5_addr_3" [Crypto1.cpp:189]   --->   Operation 112 'load' 'DataRAM_5_load_2' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 113 [1/2] (3.25ns)   --->   "%DataRAM_6_load_2 = load i13 %DataRAM_6_addr_3" [Crypto1.cpp:189]   --->   Operation 113 'load' 'DataRAM_6_load_2' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 114 [1/2] (3.25ns)   --->   "%DataRAM_7_load_2 = load i13 %DataRAM_7_addr_3" [Crypto1.cpp:189]   --->   Operation 114 'load' 'DataRAM_7_load_2' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 115 [1/1] (2.30ns)   --->   "%AddInput2_Reg = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %DataRAM_load_2, i32 %DataRAM_1_load_2, i32 %DataRAM_2_load_2, i32 %DataRAM_3_load_2, i32 %DataRAM_4_load_2, i32 %DataRAM_5_load_2, i32 %DataRAM_6_load_2, i32 %DataRAM_7_load_2, i3 %trunc_ln" [Crypto1.cpp:189]   --->   Operation 115 'mux' 'AddInput2_Reg' <Predicate = (!icmp_ln172)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (1.87ns)   --->   "%add_ln181 = add i7 %select_ln172, i7 1" [Crypto1.cpp:181]   --->   Operation 116 'add' 'add_ln181' <Predicate = (!icmp_ln172)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (1.58ns)   --->   "%store_ln181 = store i13 %add_ln172_2, i13 %indvar_flatten20" [Crypto1.cpp:181]   --->   Operation 117 'store' 'store_ln181' <Predicate = (!icmp_ln172)> <Delay = 1.58>
ST_3 : Operation 118 [1/1] (1.58ns)   --->   "%store_ln181 = store i7 %select_ln172_1, i7 %j" [Crypto1.cpp:181]   --->   Operation 118 'store' 'store_ln181' <Predicate = (!icmp_ln172)> <Delay = 1.58>
ST_3 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln181 = store i7 %add_ln181, i7 %k" [Crypto1.cpp:181]   --->   Operation 119 'store' 'store_ln181' <Predicate = (!icmp_ln172)> <Delay = 1.58>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln181 = br void %POLY_ADD_PE_LOOP_READ" [Crypto1.cpp:181]   --->   Operation 120 'br' 'br_ln181' <Predicate = (!icmp_ln172)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.98>
ST_4 : Operation 121 [19/19] (4.98ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0" [Crypto1.cpp:196]   --->   Operation 121 'call' 'AddRes_Final' <Predicate = (!icmp_ln172)> <Delay = 4.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.80>
ST_5 : Operation 122 [18/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0" [Crypto1.cpp:196]   --->   Operation 122 'call' 'AddRes_Final' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 5.80>
ST_6 : Operation 123 [17/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0" [Crypto1.cpp:196]   --->   Operation 123 'call' 'AddRes_Final' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 5.80>
ST_7 : Operation 124 [16/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0" [Crypto1.cpp:196]   --->   Operation 124 'call' 'AddRes_Final' <Predicate = (!icmp_ln172)> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 5.80>
ST_8 : Operation 125 [15/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0" [Crypto1.cpp:196]   --->   Operation 125 'call' 'AddRes_Final' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 5.80>
ST_9 : Operation 126 [14/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0" [Crypto1.cpp:196]   --->   Operation 126 'call' 'AddRes_Final' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 5.80>
ST_10 : Operation 127 [13/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0" [Crypto1.cpp:196]   --->   Operation 127 'call' 'AddRes_Final' <Predicate = (!icmp_ln172)> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 5.80>
ST_11 : Operation 128 [12/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0" [Crypto1.cpp:196]   --->   Operation 128 'call' 'AddRes_Final' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 5.80>
ST_12 : Operation 129 [11/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0" [Crypto1.cpp:196]   --->   Operation 129 'call' 'AddRes_Final' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 5.80>
ST_13 : Operation 130 [10/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0" [Crypto1.cpp:196]   --->   Operation 130 'call' 'AddRes_Final' <Predicate = (!icmp_ln172)> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 5.80>
ST_14 : Operation 131 [9/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0" [Crypto1.cpp:196]   --->   Operation 131 'call' 'AddRes_Final' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 5.80>
ST_15 : Operation 132 [8/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0" [Crypto1.cpp:196]   --->   Operation 132 'call' 'AddRes_Final' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 5.80>
ST_16 : Operation 133 [7/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0" [Crypto1.cpp:196]   --->   Operation 133 'call' 'AddRes_Final' <Predicate = (!icmp_ln172)> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 5.80>
ST_17 : Operation 134 [6/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0" [Crypto1.cpp:196]   --->   Operation 134 'call' 'AddRes_Final' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 5.80>
ST_18 : Operation 135 [5/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0" [Crypto1.cpp:196]   --->   Operation 135 'call' 'AddRes_Final' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 5.80>
ST_19 : Operation 136 [4/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0" [Crypto1.cpp:196]   --->   Operation 136 'call' 'AddRes_Final' <Predicate = (!icmp_ln172)> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 152 'ret' 'ret_ln0' <Predicate = (icmp_ln172)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 5.80>
ST_20 : Operation 137 [3/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0" [Crypto1.cpp:196]   --->   Operation 137 'call' 'AddRes_Final' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 5.80>
ST_21 : Operation 138 [2/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0" [Crypto1.cpp:196]   --->   Operation 138 'call' 'AddRes_Final' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 5.08>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_str"   --->   Operation 139 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 140 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 141 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln181 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [Crypto1.cpp:181]   --->   Operation 142 'specloopname' 'specloopname_ln181' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 143 [1/19] (1.82ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 0, i2 0" [Crypto1.cpp:196]   --->   Operation 143 'call' 'AddRes_Final' <Predicate = (!icmp_ln172)> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 144 [1/1] (3.25ns)   --->   "%store_ln203 = store i32 %AddRes_Final, i13 %DataRAM_6_addr_2" [Crypto1.cpp:203]   --->   Operation 144 'store' 'store_ln203' <Predicate = (trunc_ln == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_22 : Operation 145 [1/1] (3.25ns)   --->   "%store_ln203 = store i32 %AddRes_Final, i13 %DataRAM_5_addr_2" [Crypto1.cpp:203]   --->   Operation 145 'store' 'store_ln203' <Predicate = (trunc_ln == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_22 : Operation 146 [1/1] (3.25ns)   --->   "%store_ln203 = store i32 %AddRes_Final, i13 %DataRAM_4_addr_2" [Crypto1.cpp:203]   --->   Operation 146 'store' 'store_ln203' <Predicate = (trunc_ln == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_22 : Operation 147 [1/1] (3.25ns)   --->   "%store_ln203 = store i32 %AddRes_Final, i13 %DataRAM_3_addr_2" [Crypto1.cpp:203]   --->   Operation 147 'store' 'store_ln203' <Predicate = (trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_22 : Operation 148 [1/1] (3.25ns)   --->   "%store_ln203 = store i32 %AddRes_Final, i13 %DataRAM_2_addr_2" [Crypto1.cpp:203]   --->   Operation 148 'store' 'store_ln203' <Predicate = (trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_22 : Operation 149 [1/1] (3.25ns)   --->   "%store_ln203 = store i32 %AddRes_Final, i13 %DataRAM_1_addr_2" [Crypto1.cpp:203]   --->   Operation 149 'store' 'store_ln203' <Predicate = (trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_22 : Operation 150 [1/1] (3.25ns)   --->   "%store_ln203 = store i32 %AddRes_Final, i13 %DataRAM_addr_2" [Crypto1.cpp:203]   --->   Operation 150 'store' 'store_ln203' <Predicate = (trunc_ln == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_22 : Operation 151 [1/1] (3.25ns)   --->   "%store_ln203 = store i32 %AddRes_Final, i13 %DataRAM_7_addr_2" [Crypto1.cpp:203]   --->   Operation 151 'store' 'store_ln203' <Predicate = (trunc_ln == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub_ln188]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_ln189]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ DataRAM]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ DataRAM_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ DataRAM_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ DataRAM_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ DataRAM_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ DataRAM_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ DataRAM_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ DataRAM_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                     (alloca           ) [ 01110000000000000000000]
j                     (alloca           ) [ 01110000000000000000000]
indvar_flatten20      (alloca           ) [ 01110000000000000000000]
sub_ln189_read        (read             ) [ 00100000000000000000000]
sub_ln188_read        (read             ) [ 00100000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000]
indvar_flatten20_load (load             ) [ 00000000000000000000000]
specpipeline_ln0      (specpipeline     ) [ 00000000000000000000000]
icmp_ln172            (icmp             ) [ 01111111111111111111111]
add_ln172_2           (add              ) [ 00110000000000000000000]
br_ln172              (br               ) [ 00000000000000000000000]
k_load                (load             ) [ 00100000000000000000000]
j_load                (load             ) [ 00000000000000000000000]
add_ln172             (add              ) [ 00000000000000000000000]
icmp_ln181            (icmp             ) [ 00100000000000000000000]
select_ln172_1        (select           ) [ 00110000000000000000000]
select_ln172          (select           ) [ 00010000000000000000000]
trunc_ln188           (trunc            ) [ 00000000000000000000000]
zext_ln188            (zext             ) [ 00000000000000000000000]
add_ln189             (add              ) [ 00000000000000000000000]
trunc_ln189           (trunc            ) [ 00000000000000000000000]
zext_ln189            (zext             ) [ 00000000000000000000000]
add_ln189_5           (add              ) [ 00000000000000000000000]
empty                 (trunc            ) [ 00000000000000000000000]
tmp_s                 (bitconcatenate   ) [ 00000000000000000000000]
zext_ln188_3          (zext             ) [ 00000000000000000000000]
DataRAM_addr_2        (getelementptr    ) [ 01111111111111111111111]
tmp_64                (bitconcatenate   ) [ 00000000000000000000000]
zext_ln189_3          (zext             ) [ 00000000000000000000000]
DataRAM_addr_3        (getelementptr    ) [ 00010000000000000000000]
DataRAM_1_addr_2      (getelementptr    ) [ 01111111111111111111111]
DataRAM_1_addr_3      (getelementptr    ) [ 00010000000000000000000]
DataRAM_2_addr_2      (getelementptr    ) [ 01111111111111111111111]
DataRAM_2_addr_3      (getelementptr    ) [ 00010000000000000000000]
DataRAM_3_addr_2      (getelementptr    ) [ 01111111111111111111111]
DataRAM_3_addr_3      (getelementptr    ) [ 00010000000000000000000]
DataRAM_4_addr_2      (getelementptr    ) [ 01111111111111111111111]
DataRAM_4_addr_3      (getelementptr    ) [ 00010000000000000000000]
DataRAM_5_addr_2      (getelementptr    ) [ 01111111111111111111111]
DataRAM_5_addr_3      (getelementptr    ) [ 00010000000000000000000]
DataRAM_6_addr_2      (getelementptr    ) [ 01111111111111111111111]
DataRAM_6_addr_3      (getelementptr    ) [ 00010000000000000000000]
DataRAM_7_addr_2      (getelementptr    ) [ 01111111111111111111111]
DataRAM_7_addr_3      (getelementptr    ) [ 00010000000000000000000]
trunc_ln              (partselect       ) [ 01111111111111111111111]
switch_ln203          (switch           ) [ 00000000000000000000000]
br_ln203              (br               ) [ 00000000000000000000000]
br_ln203              (br               ) [ 00000000000000000000000]
br_ln203              (br               ) [ 00000000000000000000000]
br_ln203              (br               ) [ 00000000000000000000000]
br_ln203              (br               ) [ 00000000000000000000000]
br_ln203              (br               ) [ 00000000000000000000000]
br_ln203              (br               ) [ 00000000000000000000000]
br_ln203              (br               ) [ 00000000000000000000000]
DataRAM_load_1        (load             ) [ 00000000000000000000000]
DataRAM_1_load_1      (load             ) [ 00000000000000000000000]
DataRAM_2_load_1      (load             ) [ 00000000000000000000000]
DataRAM_3_load_1      (load             ) [ 00000000000000000000000]
DataRAM_4_load_1      (load             ) [ 00000000000000000000000]
DataRAM_5_load_1      (load             ) [ 00000000000000000000000]
DataRAM_6_load_1      (load             ) [ 00000000000000000000000]
DataRAM_7_load_1      (load             ) [ 00000000000000000000000]
AddInput1_Reg         (mux              ) [ 01111111111111111111111]
DataRAM_load_2        (load             ) [ 00000000000000000000000]
DataRAM_1_load_2      (load             ) [ 00000000000000000000000]
DataRAM_2_load_2      (load             ) [ 00000000000000000000000]
DataRAM_3_load_2      (load             ) [ 00000000000000000000000]
DataRAM_4_load_2      (load             ) [ 00000000000000000000000]
DataRAM_5_load_2      (load             ) [ 00000000000000000000000]
DataRAM_6_load_2      (load             ) [ 00000000000000000000000]
DataRAM_7_load_2      (load             ) [ 00000000000000000000000]
AddInput2_Reg         (mux              ) [ 01111111111111111111111]
add_ln181             (add              ) [ 00000000000000000000000]
store_ln181           (store            ) [ 00000000000000000000000]
store_ln181           (store            ) [ 00000000000000000000000]
store_ln181           (store            ) [ 00000000000000000000000]
br_ln181              (br               ) [ 00000000000000000000000]
specloopname_ln0      (specloopname     ) [ 00000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000]
specpipeline_ln0      (specpipeline     ) [ 00000000000000000000000]
specloopname_ln181    (specloopname     ) [ 00000000000000000000000]
AddRes_Final          (call             ) [ 00000000000000000000000]
store_ln203           (store            ) [ 00000000000000000000000]
store_ln203           (store            ) [ 00000000000000000000000]
store_ln203           (store            ) [ 00000000000000000000000]
store_ln203           (store            ) [ 00000000000000000000000]
store_ln203           (store            ) [ 00000000000000000000000]
store_ln203           (store            ) [ 00000000000000000000000]
store_ln203           (store            ) [ 00000000000000000000000]
store_ln203           (store            ) [ 00000000000000000000000]
ret_ln0               (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub_ln188">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln188"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sub_ln189">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln189"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DataRAM">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="DataRAM_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="DataRAM_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="DataRAM_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="DataRAM_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_4"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="DataRAM_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_5"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="DataRAM_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_6"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="DataRAM_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_7"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i41"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Configurable_PE"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="k_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="j_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvar_flatten20_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten20/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sub_ln189_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="41" slack="0"/>
<pin id="98" dir="0" index="1" bw="41" slack="0"/>
<pin id="99" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln189_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sub_ln188_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="41" slack="0"/>
<pin id="104" dir="0" index="1" bw="41" slack="0"/>
<pin id="105" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln188_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="DataRAM_addr_2_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="13" slack="0"/>
<pin id="112" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_addr_2/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="DataRAM_addr_3_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="13" slack="0"/>
<pin id="119" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_addr_3/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="DataRAM_1_addr_2_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="13" slack="0"/>
<pin id="126" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_1_addr_2/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="DataRAM_1_addr_3_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="13" slack="0"/>
<pin id="133" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_1_addr_3/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="DataRAM_2_addr_2_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="13" slack="0"/>
<pin id="140" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_2_addr_2/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="DataRAM_2_addr_3_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="13" slack="0"/>
<pin id="147" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_2_addr_3/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="DataRAM_3_addr_2_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="13" slack="0"/>
<pin id="154" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_3_addr_2/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="DataRAM_3_addr_3_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="13" slack="0"/>
<pin id="161" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_3_addr_3/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="DataRAM_4_addr_2_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="13" slack="0"/>
<pin id="168" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_4_addr_2/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="DataRAM_4_addr_3_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="13" slack="0"/>
<pin id="175" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_4_addr_3/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="DataRAM_5_addr_2_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="13" slack="0"/>
<pin id="182" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_5_addr_2/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="DataRAM_5_addr_3_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="13" slack="0"/>
<pin id="189" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_5_addr_3/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="DataRAM_6_addr_2_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="13" slack="0"/>
<pin id="196" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_6_addr_2/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="DataRAM_6_addr_3_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="13" slack="0"/>
<pin id="203" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_6_addr_3/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="DataRAM_7_addr_2_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="13" slack="0"/>
<pin id="210" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_7_addr_2/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="DataRAM_7_addr_3_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="13" slack="0"/>
<pin id="217" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_7_addr_3/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="13" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="0" slack="0"/>
<pin id="225" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="226" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="227" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="0"/>
<pin id="228" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_load_1/2 DataRAM_load_2/2 store_ln203/22 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="13" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="0" index="2" bw="0" slack="0"/>
<pin id="235" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="236" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="237" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="32" slack="0"/>
<pin id="238" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_1_load_1/2 DataRAM_1_load_2/2 store_ln203/22 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="13" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="0" slack="0"/>
<pin id="245" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="246" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="32" slack="0"/>
<pin id="248" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_2_load_1/2 DataRAM_2_load_2/2 store_ln203/22 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="13" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="0" slack="0"/>
<pin id="255" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="256" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="257" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="32" slack="0"/>
<pin id="258" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_3_load_1/2 DataRAM_3_load_2/2 store_ln203/22 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="13" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="0" slack="0"/>
<pin id="265" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="266" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="32" slack="0"/>
<pin id="268" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_4_load_1/2 DataRAM_4_load_2/2 store_ln203/22 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="13" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="0" index="2" bw="0" slack="0"/>
<pin id="275" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="276" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="32" slack="0"/>
<pin id="278" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_5_load_1/2 DataRAM_5_load_2/2 store_ln203/22 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="13" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="0" slack="0"/>
<pin id="285" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="286" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="32" slack="0"/>
<pin id="288" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_6_load_1/2 DataRAM_6_load_2/2 store_ln203/22 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="13" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="0" index="2" bw="0" slack="0"/>
<pin id="295" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="296" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="32" slack="0"/>
<pin id="298" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_7_load_1/2 DataRAM_7_load_2/2 store_ln203/22 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_Configurable_PE_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="1"/>
<pin id="311" dir="0" index="2" bw="32" slack="1"/>
<pin id="312" dir="0" index="3" bw="1" slack="0"/>
<pin id="313" dir="0" index="4" bw="1" slack="0"/>
<pin id="314" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="AddRes_Final/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln0_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="13" slack="0"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln0_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="7" slack="0"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln0_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="7" slack="0"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="indvar_flatten20_load_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="13" slack="0"/>
<pin id="343" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten20_load/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="icmp_ln172_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="13" slack="0"/>
<pin id="346" dir="0" index="1" bw="13" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln172_2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="13" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172_2/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="k_load_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="0"/>
<pin id="358" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="j_load_load_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="0"/>
<pin id="361" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln172_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="7" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln181_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="0"/>
<pin id="370" dir="0" index="1" bw="7" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln181/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="select_ln172_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="7" slack="0"/>
<pin id="377" dir="0" index="2" bw="7" slack="0"/>
<pin id="378" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln172_1/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="select_ln172_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="1"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="7" slack="1"/>
<pin id="386" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln172/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="trunc_ln188_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="41" slack="1"/>
<pin id="390" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln188/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln188_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="7" slack="1"/>
<pin id="393" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln188/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln189_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="10" slack="0"/>
<pin id="396" dir="0" index="1" bw="7" slack="0"/>
<pin id="397" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln189/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="trunc_ln189_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="41" slack="1"/>
<pin id="402" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln189_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="7" slack="1"/>
<pin id="405" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln189_5_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="10" slack="0"/>
<pin id="408" dir="0" index="1" bw="7" slack="0"/>
<pin id="409" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln189_5/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="empty_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="7" slack="0"/>
<pin id="414" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_s_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="13" slack="0"/>
<pin id="418" dir="0" index="1" bw="10" slack="0"/>
<pin id="419" dir="0" index="2" bw="3" slack="0"/>
<pin id="420" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln188_3_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="13" slack="0"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln188_3/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_64_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="13" slack="0"/>
<pin id="438" dir="0" index="1" bw="10" slack="0"/>
<pin id="439" dir="0" index="2" bw="3" slack="0"/>
<pin id="440" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_64/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln189_3_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="13" slack="0"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189_3/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="trunc_ln_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="3" slack="0"/>
<pin id="458" dir="0" index="1" bw="7" slack="0"/>
<pin id="459" dir="0" index="2" bw="3" slack="0"/>
<pin id="460" dir="0" index="3" bw="4" slack="0"/>
<pin id="461" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="AddInput1_Reg_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="0" index="2" bw="32" slack="0"/>
<pin id="470" dir="0" index="3" bw="32" slack="0"/>
<pin id="471" dir="0" index="4" bw="32" slack="0"/>
<pin id="472" dir="0" index="5" bw="32" slack="0"/>
<pin id="473" dir="0" index="6" bw="32" slack="0"/>
<pin id="474" dir="0" index="7" bw="32" slack="0"/>
<pin id="475" dir="0" index="8" bw="32" slack="0"/>
<pin id="476" dir="0" index="9" bw="3" slack="1"/>
<pin id="477" dir="1" index="10" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="AddInput1_Reg/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="AddInput2_Reg_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="0"/>
<pin id="490" dir="0" index="2" bw="32" slack="0"/>
<pin id="491" dir="0" index="3" bw="32" slack="0"/>
<pin id="492" dir="0" index="4" bw="32" slack="0"/>
<pin id="493" dir="0" index="5" bw="32" slack="0"/>
<pin id="494" dir="0" index="6" bw="32" slack="0"/>
<pin id="495" dir="0" index="7" bw="32" slack="0"/>
<pin id="496" dir="0" index="8" bw="32" slack="0"/>
<pin id="497" dir="0" index="9" bw="3" slack="1"/>
<pin id="498" dir="1" index="10" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="AddInput2_Reg/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln181_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="7" slack="1"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="store_ln181_store_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="13" slack="2"/>
<pin id="515" dir="0" index="1" bw="13" slack="2"/>
<pin id="516" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln181/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="store_ln181_store_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="7" slack="2"/>
<pin id="519" dir="0" index="1" bw="7" slack="2"/>
<pin id="520" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln181/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="store_ln181_store_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="7" slack="0"/>
<pin id="523" dir="0" index="1" bw="7" slack="2"/>
<pin id="524" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln181/3 "/>
</bind>
</comp>

<comp id="526" class="1005" name="k_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="7" slack="0"/>
<pin id="528" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="533" class="1005" name="j_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="7" slack="0"/>
<pin id="535" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="540" class="1005" name="indvar_flatten20_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="13" slack="0"/>
<pin id="542" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten20 "/>
</bind>
</comp>

<comp id="547" class="1005" name="sub_ln189_read_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="41" slack="1"/>
<pin id="549" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln189_read "/>
</bind>
</comp>

<comp id="552" class="1005" name="sub_ln188_read_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="41" slack="1"/>
<pin id="554" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln188_read "/>
</bind>
</comp>

<comp id="557" class="1005" name="icmp_ln172_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="1"/>
<pin id="559" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln172 "/>
</bind>
</comp>

<comp id="561" class="1005" name="add_ln172_2_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="13" slack="2"/>
<pin id="563" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="add_ln172_2 "/>
</bind>
</comp>

<comp id="566" class="1005" name="k_load_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="7" slack="1"/>
<pin id="568" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k_load "/>
</bind>
</comp>

<comp id="571" class="1005" name="icmp_ln181_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="1"/>
<pin id="573" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln181 "/>
</bind>
</comp>

<comp id="576" class="1005" name="select_ln172_1_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="7" slack="1"/>
<pin id="578" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln172_1 "/>
</bind>
</comp>

<comp id="583" class="1005" name="select_ln172_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="7" slack="1"/>
<pin id="585" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln172 "/>
</bind>
</comp>

<comp id="588" class="1005" name="DataRAM_addr_2_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="13" slack="1"/>
<pin id="590" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_addr_2 "/>
</bind>
</comp>

<comp id="594" class="1005" name="DataRAM_addr_3_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="13" slack="1"/>
<pin id="596" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_addr_3 "/>
</bind>
</comp>

<comp id="599" class="1005" name="DataRAM_1_addr_2_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="13" slack="1"/>
<pin id="601" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_1_addr_2 "/>
</bind>
</comp>

<comp id="605" class="1005" name="DataRAM_1_addr_3_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="13" slack="1"/>
<pin id="607" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_1_addr_3 "/>
</bind>
</comp>

<comp id="610" class="1005" name="DataRAM_2_addr_2_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="13" slack="1"/>
<pin id="612" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_2_addr_2 "/>
</bind>
</comp>

<comp id="616" class="1005" name="DataRAM_2_addr_3_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="13" slack="1"/>
<pin id="618" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_2_addr_3 "/>
</bind>
</comp>

<comp id="621" class="1005" name="DataRAM_3_addr_2_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="13" slack="1"/>
<pin id="623" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_3_addr_2 "/>
</bind>
</comp>

<comp id="627" class="1005" name="DataRAM_3_addr_3_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="13" slack="1"/>
<pin id="629" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_3_addr_3 "/>
</bind>
</comp>

<comp id="632" class="1005" name="DataRAM_4_addr_2_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="13" slack="1"/>
<pin id="634" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_4_addr_2 "/>
</bind>
</comp>

<comp id="638" class="1005" name="DataRAM_4_addr_3_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="13" slack="1"/>
<pin id="640" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_4_addr_3 "/>
</bind>
</comp>

<comp id="643" class="1005" name="DataRAM_5_addr_2_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="13" slack="1"/>
<pin id="645" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_5_addr_2 "/>
</bind>
</comp>

<comp id="649" class="1005" name="DataRAM_5_addr_3_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="13" slack="1"/>
<pin id="651" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_5_addr_3 "/>
</bind>
</comp>

<comp id="654" class="1005" name="DataRAM_6_addr_2_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="13" slack="1"/>
<pin id="656" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_6_addr_2 "/>
</bind>
</comp>

<comp id="660" class="1005" name="DataRAM_6_addr_3_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="13" slack="1"/>
<pin id="662" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_6_addr_3 "/>
</bind>
</comp>

<comp id="665" class="1005" name="DataRAM_7_addr_2_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="13" slack="1"/>
<pin id="667" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_7_addr_2 "/>
</bind>
</comp>

<comp id="671" class="1005" name="DataRAM_7_addr_3_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="13" slack="1"/>
<pin id="673" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_7_addr_3 "/>
</bind>
</comp>

<comp id="676" class="1005" name="trunc_ln_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="3" slack="1"/>
<pin id="678" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="682" class="1005" name="AddInput1_Reg_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="AddInput1_Reg "/>
</bind>
</comp>

<comp id="687" class="1005" name="AddInput2_Reg_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="1"/>
<pin id="689" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="AddInput2_Reg "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="46" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="46" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="46" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="46" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="46" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="46" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="46" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="46" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="12" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="46" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="46" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="14" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="46" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="16" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="46" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="46" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="18" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="46" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="229"><net_src comp="108" pin="3"/><net_sink comp="220" pin=2"/></net>

<net id="239"><net_src comp="122" pin="3"/><net_sink comp="230" pin=2"/></net>

<net id="249"><net_src comp="136" pin="3"/><net_sink comp="240" pin=2"/></net>

<net id="259"><net_src comp="150" pin="3"/><net_sink comp="250" pin=2"/></net>

<net id="269"><net_src comp="164" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="279"><net_src comp="178" pin="3"/><net_sink comp="270" pin=2"/></net>

<net id="289"><net_src comp="192" pin="3"/><net_sink comp="280" pin=2"/></net>

<net id="299"><net_src comp="206" pin="3"/><net_sink comp="290" pin=2"/></net>

<net id="300"><net_src comp="115" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="301"><net_src comp="129" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="302"><net_src comp="143" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="303"><net_src comp="157" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="304"><net_src comp="171" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="305"><net_src comp="185" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="306"><net_src comp="199" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="307"><net_src comp="213" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="315"><net_src comp="308" pin="5"/><net_sink comp="280" pin=1"/></net>

<net id="316"><net_src comp="308" pin="5"/><net_sink comp="270" pin=1"/></net>

<net id="317"><net_src comp="308" pin="5"/><net_sink comp="260" pin=1"/></net>

<net id="318"><net_src comp="308" pin="5"/><net_sink comp="250" pin=1"/></net>

<net id="319"><net_src comp="308" pin="5"/><net_sink comp="240" pin=1"/></net>

<net id="320"><net_src comp="308" pin="5"/><net_sink comp="230" pin=1"/></net>

<net id="321"><net_src comp="308" pin="5"/><net_sink comp="220" pin=1"/></net>

<net id="322"><net_src comp="308" pin="5"/><net_sink comp="290" pin=1"/></net>

<net id="323"><net_src comp="70" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="324"><net_src comp="72" pin="0"/><net_sink comp="308" pin=3"/></net>

<net id="325"><net_src comp="72" pin="0"/><net_sink comp="308" pin=4"/></net>

<net id="330"><net_src comp="24" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="26" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="26" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="348"><net_src comp="341" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="36" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="341" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="38" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="366"><net_src comp="359" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="40" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="356" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="42" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="362" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="359" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="387"><net_src comp="26" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="398"><net_src comp="388" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="410"><net_src comp="400" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="403" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="382" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="44" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="394" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="412" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="427"><net_src comp="416" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="430"><net_src comp="424" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="431"><net_src comp="424" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="432"><net_src comp="424" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="433"><net_src comp="424" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="434"><net_src comp="424" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="435"><net_src comp="424" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="441"><net_src comp="44" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="406" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="412" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="447"><net_src comp="436" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="450"><net_src comp="444" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="451"><net_src comp="444" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="452"><net_src comp="444" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="453"><net_src comp="444" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="454"><net_src comp="444" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="455"><net_src comp="444" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="462"><net_src comp="48" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="382" pin="3"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="50" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="465"><net_src comp="52" pin="0"/><net_sink comp="456" pin=3"/></net>

<net id="478"><net_src comp="68" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="479"><net_src comp="220" pin="7"/><net_sink comp="466" pin=1"/></net>

<net id="480"><net_src comp="230" pin="7"/><net_sink comp="466" pin=2"/></net>

<net id="481"><net_src comp="240" pin="7"/><net_sink comp="466" pin=3"/></net>

<net id="482"><net_src comp="250" pin="7"/><net_sink comp="466" pin=4"/></net>

<net id="483"><net_src comp="260" pin="7"/><net_sink comp="466" pin=5"/></net>

<net id="484"><net_src comp="270" pin="7"/><net_sink comp="466" pin=6"/></net>

<net id="485"><net_src comp="280" pin="7"/><net_sink comp="466" pin=7"/></net>

<net id="486"><net_src comp="290" pin="7"/><net_sink comp="466" pin=8"/></net>

<net id="499"><net_src comp="68" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="500"><net_src comp="220" pin="3"/><net_sink comp="487" pin=1"/></net>

<net id="501"><net_src comp="230" pin="3"/><net_sink comp="487" pin=2"/></net>

<net id="502"><net_src comp="240" pin="3"/><net_sink comp="487" pin=3"/></net>

<net id="503"><net_src comp="250" pin="3"/><net_sink comp="487" pin=4"/></net>

<net id="504"><net_src comp="260" pin="3"/><net_sink comp="487" pin=5"/></net>

<net id="505"><net_src comp="270" pin="3"/><net_sink comp="487" pin=6"/></net>

<net id="506"><net_src comp="280" pin="3"/><net_sink comp="487" pin=7"/></net>

<net id="507"><net_src comp="290" pin="3"/><net_sink comp="487" pin=8"/></net>

<net id="512"><net_src comp="40" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="525"><net_src comp="508" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="84" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="532"><net_src comp="526" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="536"><net_src comp="88" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="539"><net_src comp="533" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="543"><net_src comp="92" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="546"><net_src comp="540" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="550"><net_src comp="96" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="555"><net_src comp="102" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="560"><net_src comp="344" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="350" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="569"><net_src comp="356" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="574"><net_src comp="368" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="579"><net_src comp="374" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="582"><net_src comp="576" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="586"><net_src comp="382" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="591"><net_src comp="108" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="597"><net_src comp="115" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="602"><net_src comp="122" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="608"><net_src comp="129" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="613"><net_src comp="136" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="619"><net_src comp="143" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="624"><net_src comp="150" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="630"><net_src comp="157" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="635"><net_src comp="164" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="641"><net_src comp="171" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="646"><net_src comp="178" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="652"><net_src comp="185" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="657"><net_src comp="192" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="663"><net_src comp="199" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="668"><net_src comp="206" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="674"><net_src comp="213" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="679"><net_src comp="456" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="466" pin=9"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="487" pin=9"/></net>

<net id="685"><net_src comp="466" pin="10"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="690"><net_src comp="487" pin="10"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="308" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DataRAM | {22 }
	Port: DataRAM_1 | {22 }
	Port: DataRAM_2 | {22 }
	Port: DataRAM_3 | {22 }
	Port: DataRAM_4 | {22 }
	Port: DataRAM_5 | {22 }
	Port: DataRAM_6 | {22 }
	Port: DataRAM_7 | {22 }
 - Input state : 
	Port: Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP : sub_ln188 | {1 }
	Port: Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP : sub_ln189 | {1 }
	Port: Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP : DataRAM | {2 3 }
	Port: Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP : DataRAM_1 | {2 3 }
	Port: Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP : DataRAM_2 | {2 3 }
	Port: Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP : DataRAM_3 | {2 3 }
	Port: Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP : DataRAM_4 | {2 3 }
	Port: Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP : DataRAM_5 | {2 3 }
	Port: Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP : DataRAM_6 | {2 3 }
	Port: Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP : DataRAM_7 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten20_load : 1
		icmp_ln172 : 2
		add_ln172_2 : 2
		br_ln172 : 3
		k_load : 1
		j_load : 1
		add_ln172 : 2
		icmp_ln181 : 2
		select_ln172_1 : 3
	State 2
		add_ln189 : 1
		add_ln189_5 : 1
		empty : 1
		tmp_s : 2
		zext_ln188_3 : 3
		DataRAM_addr_2 : 4
		tmp_64 : 2
		zext_ln189_3 : 3
		DataRAM_addr_3 : 4
		DataRAM_1_addr_2 : 4
		DataRAM_1_addr_3 : 4
		DataRAM_2_addr_2 : 4
		DataRAM_2_addr_3 : 4
		DataRAM_3_addr_2 : 4
		DataRAM_3_addr_3 : 4
		DataRAM_4_addr_2 : 4
		DataRAM_4_addr_3 : 4
		DataRAM_5_addr_2 : 4
		DataRAM_5_addr_3 : 4
		DataRAM_6_addr_2 : 4
		DataRAM_6_addr_3 : 4
		DataRAM_7_addr_2 : 4
		DataRAM_7_addr_3 : 4
		trunc_ln : 1
		DataRAM_load_1 : 5
		DataRAM_1_load_1 : 5
		DataRAM_2_load_1 : 5
		DataRAM_3_load_1 : 5
		DataRAM_4_load_1 : 5
		DataRAM_5_load_1 : 5
		DataRAM_6_load_1 : 5
		DataRAM_7_load_1 : 5
		DataRAM_load_2 : 5
		DataRAM_1_load_2 : 5
		DataRAM_2_load_2 : 5
		DataRAM_3_load_2 : 5
		DataRAM_4_load_2 : 5
		DataRAM_5_load_2 : 5
		DataRAM_6_load_2 : 5
		DataRAM_7_load_2 : 5
		switch_ln203 : 2
	State 3
		AddInput1_Reg : 1
		AddInput2_Reg : 1
		store_ln181 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		store_ln203 : 1
		store_ln203 : 1
		store_ln203 : 1
		store_ln203 : 1
		store_ln203 : 1
		store_ln203 : 1
		store_ln203 : 1
		store_ln203 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|   call   | grp_Configurable_PE_fu_308 |    9    |  9.8859 |   1100  |   1105  |
|----------|----------------------------|---------|---------|---------|---------|
|    mux   |    AddInput1_Reg_fu_466    |    0    |    0    |    0    |    42   |
|          |    AddInput2_Reg_fu_487    |    0    |    0    |    0    |    42   |
|----------|----------------------------|---------|---------|---------|---------|
|          |     add_ln172_2_fu_350     |    0    |    0    |    0    |    14   |
|          |      add_ln172_fu_362      |    0    |    0    |    0    |    14   |
|    add   |      add_ln189_fu_394      |    0    |    0    |    0    |    13   |
|          |     add_ln189_5_fu_406     |    0    |    0    |    0    |    13   |
|          |      add_ln181_fu_508      |    0    |    0    |    0    |    14   |
|----------|----------------------------|---------|---------|---------|---------|
|   icmp   |      icmp_ln172_fu_344     |    0    |    0    |    0    |    14   |
|          |      icmp_ln181_fu_368     |    0    |    0    |    0    |    14   |
|----------|----------------------------|---------|---------|---------|---------|
|  select  |    select_ln172_1_fu_374   |    0    |    0    |    0    |    7    |
|          |     select_ln172_fu_382    |    0    |    0    |    0    |    7    |
|----------|----------------------------|---------|---------|---------|---------|
|   read   |  sub_ln189_read_read_fu_96 |    0    |    0    |    0    |    0    |
|          | sub_ln188_read_read_fu_102 |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |     trunc_ln188_fu_388     |    0    |    0    |    0    |    0    |
|   trunc  |     trunc_ln189_fu_400     |    0    |    0    |    0    |    0    |
|          |        empty_fu_412        |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |      zext_ln188_fu_391     |    0    |    0    |    0    |    0    |
|   zext   |      zext_ln189_fu_403     |    0    |    0    |    0    |    0    |
|          |     zext_ln188_3_fu_424    |    0    |    0    |    0    |    0    |
|          |     zext_ln189_3_fu_444    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|bitconcatenate|        tmp_s_fu_416        |    0    |    0    |    0    |    0    |
|          |        tmp_64_fu_436       |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|partselect|       trunc_ln_fu_456      |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |    9    |  9.8859 |   1100  |   1299  |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  AddInput1_Reg_reg_682 |   32   |
|  AddInput2_Reg_reg_687 |   32   |
|DataRAM_1_addr_2_reg_599|   13   |
|DataRAM_1_addr_3_reg_605|   13   |
|DataRAM_2_addr_2_reg_610|   13   |
|DataRAM_2_addr_3_reg_616|   13   |
|DataRAM_3_addr_2_reg_621|   13   |
|DataRAM_3_addr_3_reg_627|   13   |
|DataRAM_4_addr_2_reg_632|   13   |
|DataRAM_4_addr_3_reg_638|   13   |
|DataRAM_5_addr_2_reg_643|   13   |
|DataRAM_5_addr_3_reg_649|   13   |
|DataRAM_6_addr_2_reg_654|   13   |
|DataRAM_6_addr_3_reg_660|   13   |
|DataRAM_7_addr_2_reg_665|   13   |
|DataRAM_7_addr_3_reg_671|   13   |
| DataRAM_addr_2_reg_588 |   13   |
| DataRAM_addr_3_reg_594 |   13   |
|   add_ln172_2_reg_561  |   13   |
|   icmp_ln172_reg_557   |    1   |
|   icmp_ln181_reg_571   |    1   |
|indvar_flatten20_reg_540|   13   |
|        j_reg_533       |    7   |
|     k_load_reg_566     |    7   |
|        k_reg_526       |    7   |
| select_ln172_1_reg_576 |    7   |
|  select_ln172_reg_583  |    7   |
| sub_ln188_read_reg_552 |   41   |
| sub_ln189_read_reg_547 |   41   |
|    trunc_ln_reg_676    |    3   |
+------------------------+--------+
|          Total         |   420  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_220 |  p0  |   3  |  13  |   39   ||    14   |
| grp_access_fu_220 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_230 |  p0  |   3  |  13  |   39   ||    14   |
| grp_access_fu_230 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_240 |  p0  |   3  |  13  |   39   ||    14   |
| grp_access_fu_240 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_250 |  p0  |   3  |  13  |   39   ||    14   |
| grp_access_fu_250 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_260 |  p0  |   3  |  13  |   39   ||    14   |
| grp_access_fu_260 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_270 |  p0  |   3  |  13  |   39   ||    14   |
| grp_access_fu_270 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_280 |  p0  |   3  |  13  |   39   ||    14   |
| grp_access_fu_280 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_290 |  p0  |   3  |  13  |   39   ||    14   |
| grp_access_fu_290 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   312  || 26.3624 ||   184   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    9   |  1100  |  1299  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   26   |    -   |   184  |
|  Register |    -   |    -   |   420  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   36   |  1520  |  1483  |
+-----------+--------+--------+--------+--------+
