

================================================================
== Vitis HLS Report for 'kNN_PredictAll'
================================================================
* Date:           Wed Sep  6 02:17:31 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        knn_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.800 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+-----------+-----------+-----------+----------+-----------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |       Interval       | Pipeline|
    |    min   |    max    |    min    |    max    |    min   |    max    |   Type  |
    +----------+-----------+-----------+-----------+----------+-----------+---------+
    |  67265182|  189610842|  0.673 sec|  1.896 sec|  67265183|  189610843|       no|
    +----------+-----------+-----------+-----------+----------+-----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+---------------+---------+---------+----------+----------+--------+--------+---------+
        |                         |               |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |         Instance        |     Module    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +-------------------------+---------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_kNN_Predict_4_fu_62  |kNN_Predict_4  |   248209|   699669|  2.482 ms|  6.997 ms|  248209|  699669|       no|
        +-------------------------+---------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +--------------------+----------+-----------+-----------------+-----------+-----------+------+----------+
        |                    |   Latency (cycles)   |    Iteration    |  Initiation Interval  | Trip |          |
        |      Loop Name     |    min   |    max    |     Latency     |  achieved |   target  | Count| Pipelined|
        +--------------------+----------+-----------+-----------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_194_1  |  67265181|  189610841|  248211 ~ 699671|          -|          -|   271|        no|
        +--------------------+----------+-----------+-----------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln181 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [knn/knn.cpp:181]   --->   Operation 5 'spectopmodule' 'spectopmodule_ln181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %training_X_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %training_X_0"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %training_X_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %training_X_1"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %training_X_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %training_X_2"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %training_X_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %training_X_3"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %training_Y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %training_Y"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %testing_X, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %testing_X"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %testing_Y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %testing_Y"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %min, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %min"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %max, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %max"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln194 = store i11 0, i11 %i" [knn/knn.cpp:194]   --->   Operation 24 'store' 'store_ln194' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln194 = br void %for.inc" [knn/knn.cpp:194]   --->   Operation 25 'br' 'br_ln194' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.47>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_3 = load i11 %i" [knn/knn.cpp:194]   --->   Operation 26 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.94ns)   --->   "%icmp_ln194 = icmp_ult  i11 %i_3, i11 1082" [knn/knn.cpp:194]   --->   Operation 27 'icmp' 'icmp_ln194' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 271, i64 271, i64 271"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln194 = br i1 %icmp_ln194, void %for.end, void %for.inc.split" [knn/knn.cpp:194]   --->   Operation 29 'br' 'br_ln194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%or_ln196 = or i11 %i_3, i11 1" [knn/knn.cpp:196]   --->   Operation 30 'or' 'or_ln196' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln196_1 = or i11 %i_3, i11 2" [knn/knn.cpp:196]   --->   Operation 31 'or' 'or_ln196_1' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln196_2 = or i11 %i_3, i11 3" [knn/knn.cpp:196]   --->   Operation 32 'or' 'or_ln196_2' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (0.53ns)   --->   "%call_ln196 = call void @kNN_Predict_4, i32 %training_X_0, i32 %training_X_1, i32 %training_X_2, i32 %training_X_3, i8 %training_Y, i32 %min, i32 %max, i32 %testing_X, i11 %i_3, i11 %or_ln196, i11 %or_ln196_1, i11 %or_ln196_2, i8 %testing_Y" [knn/knn.cpp:196]   --->   Operation 33 'call' 'call_ln196' <Predicate = (icmp_ln194)> <Delay = 0.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 34 [1/1] (0.79ns)   --->   "%add_ln194 = add i11 %i_3, i11 4" [knn/knn.cpp:194]   --->   Operation 34 'add' 'add_ln194' <Predicate = (icmp_ln194)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln194 = store i11 %add_ln194, i11 %i" [knn/knn.cpp:194]   --->   Operation 35 'store' 'store_ln194' <Predicate = (icmp_ln194)> <Delay = 0.42>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln202 = ret" [knn/knn.cpp:202]   --->   Operation 36 'ret' 'ret_ln202' <Predicate = (!icmp_ln194)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln194 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [knn/knn.cpp:194]   --->   Operation 37 'specloopname' 'specloopname_ln194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln196 = call void @kNN_Predict_4, i32 %training_X_0, i32 %training_X_1, i32 %training_X_2, i32 %training_X_3, i8 %training_Y, i32 %min, i32 %max, i32 %testing_X, i11 %i_3, i11 %or_ln196, i11 %or_ln196_1, i11 %or_ln196_2, i8 %testing_Y" [knn/knn.cpp:196]   --->   Operation 38 'call' 'call_ln196' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln194 = br void %for.inc" [knn/knn.cpp:194]   --->   Operation 39 'br' 'br_ln194' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ training_X_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ training_X_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ training_X_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ training_X_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ training_Y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ testing_X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ testing_Y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ min]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca           ) [ 0111]
spectopmodule_ln181 (spectopmodule    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specbitsmap_ln0     (specbitsmap      ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specbitsmap_ln0     (specbitsmap      ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specbitsmap_ln0     (specbitsmap      ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specbitsmap_ln0     (specbitsmap      ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specbitsmap_ln0     (specbitsmap      ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specbitsmap_ln0     (specbitsmap      ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specbitsmap_ln0     (specbitsmap      ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specbitsmap_ln0     (specbitsmap      ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specbitsmap_ln0     (specbitsmap      ) [ 0000]
store_ln194         (store            ) [ 0000]
br_ln194            (br               ) [ 0000]
i_3                 (load             ) [ 0001]
icmp_ln194          (icmp             ) [ 0011]
empty               (speclooptripcount) [ 0000]
br_ln194            (br               ) [ 0000]
or_ln196            (or               ) [ 0001]
or_ln196_1          (or               ) [ 0001]
or_ln196_2          (or               ) [ 0001]
add_ln194           (add              ) [ 0000]
store_ln194         (store            ) [ 0000]
ret_ln202           (ret              ) [ 0000]
specloopname_ln194  (specloopname     ) [ 0000]
call_ln196          (call             ) [ 0000]
br_ln194            (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="training_X_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_X_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="training_X_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_X_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="training_X_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_X_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="training_X_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_X_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="training_Y">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_Y"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="testing_X">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="testing_X"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="testing_Y">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="testing_Y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="min">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="max">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kNN_Predict_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_kNN_Predict_4_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="0" index="3" bw="32" slack="0"/>
<pin id="67" dir="0" index="4" bw="32" slack="0"/>
<pin id="68" dir="0" index="5" bw="8" slack="0"/>
<pin id="69" dir="0" index="6" bw="32" slack="0"/>
<pin id="70" dir="0" index="7" bw="32" slack="0"/>
<pin id="71" dir="0" index="8" bw="32" slack="0"/>
<pin id="72" dir="0" index="9" bw="11" slack="0"/>
<pin id="73" dir="0" index="10" bw="11" slack="0"/>
<pin id="74" dir="0" index="11" bw="11" slack="0"/>
<pin id="75" dir="0" index="12" bw="11" slack="0"/>
<pin id="76" dir="0" index="13" bw="8" slack="0"/>
<pin id="77" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln196/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln194_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="11" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln194/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="i_3_load_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="11" slack="1"/>
<pin id="95" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="icmp_ln194_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="11" slack="0"/>
<pin id="99" dir="0" index="1" bw="11" slack="0"/>
<pin id="100" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln194/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="or_ln196_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="11" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln196/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="or_ln196_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="11" slack="0"/>
<pin id="112" dir="0" index="1" bw="3" slack="0"/>
<pin id="113" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln196_1/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="or_ln196_2_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="11" slack="0"/>
<pin id="119" dir="0" index="1" bw="3" slack="0"/>
<pin id="120" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln196_2/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln194_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="0"/>
<pin id="126" dir="0" index="1" bw="4" slack="0"/>
<pin id="127" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln194_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="11" slack="0"/>
<pin id="132" dir="0" index="1" bw="11" slack="1"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln194/2 "/>
</bind>
</comp>

<comp id="135" class="1005" name="i_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="11" slack="0"/>
<pin id="137" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="142" class="1005" name="i_3_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="11" slack="1"/>
<pin id="144" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="150" class="1005" name="or_ln196_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="11" slack="1"/>
<pin id="152" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="or_ln196 "/>
</bind>
</comp>

<comp id="155" class="1005" name="or_ln196_1_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="11" slack="1"/>
<pin id="157" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="or_ln196_1 "/>
</bind>
</comp>

<comp id="160" class="1005" name="or_ln196_2_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="11" slack="1"/>
<pin id="162" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="or_ln196_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="78"><net_src comp="50" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="62" pin=3"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="62" pin=4"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="62" pin=5"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="62" pin=6"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="62" pin=7"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="62" pin=8"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="62" pin=13"/></net>

<net id="92"><net_src comp="36" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="93" pin="1"/><net_sink comp="62" pin=9"/></net>

<net id="101"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="38" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="93" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="44" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="109"><net_src comp="103" pin="2"/><net_sink comp="62" pin=10"/></net>

<net id="114"><net_src comp="93" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="46" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="116"><net_src comp="110" pin="2"/><net_sink comp="62" pin=11"/></net>

<net id="121"><net_src comp="93" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="48" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="123"><net_src comp="117" pin="2"/><net_sink comp="62" pin=12"/></net>

<net id="128"><net_src comp="93" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="52" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="124" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="58" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="140"><net_src comp="135" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="141"><net_src comp="135" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="145"><net_src comp="93" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="62" pin=9"/></net>

<net id="153"><net_src comp="103" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="62" pin=10"/></net>

<net id="158"><net_src comp="110" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="62" pin=11"/></net>

<net id="163"><net_src comp="117" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="62" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: testing_X | {2 3 }
	Port: testing_Y | {2 3 }
 - Input state : 
	Port: kNN_PredictAll : training_X_0 | {2 3 }
	Port: kNN_PredictAll : training_X_1 | {2 3 }
	Port: kNN_PredictAll : training_X_2 | {2 3 }
	Port: kNN_PredictAll : training_X_3 | {2 3 }
	Port: kNN_PredictAll : training_Y | {2 3 }
	Port: kNN_PredictAll : testing_X | {2 3 }
	Port: kNN_PredictAll : min | {2 3 }
	Port: kNN_PredictAll : max | {2 3 }
  - Chain level:
	State 1
		store_ln194 : 1
	State 2
		icmp_ln194 : 1
		br_ln194 : 2
		or_ln196 : 1
		or_ln196_1 : 1
		or_ln196_2 : 1
		call_ln196 : 1
		add_ln194 : 1
		store_ln194 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|---------|---------|
| Operation|     Functional Unit     |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_kNN_Predict_4_fu_62 |    0    |    75   | 278.558 |  140085 |  46237  |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|---------|
|    add   |     add_ln194_fu_124    |    0    |    0    |    0    |    0    |    18   |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |     icmp_ln194_fu_97    |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|---------|
|          |     or_ln196_fu_103     |    0    |    0    |    0    |    0    |    0    |    0    |
|    or    |    or_ln196_1_fu_110    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    or_ln196_2_fu_117    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                         |    0    |    75   | 278.558 |  140085 |  46266  |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_3_reg_142   |   11   |
|     i_reg_135    |   11   |
|or_ln196_1_reg_155|   11   |
|or_ln196_2_reg_160|   11   |
| or_ln196_reg_150 |   11   |
+------------------+--------+
|       Total      |   55   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
| grp_kNN_Predict_4_fu_62 |  p9  |   2  |  11  |   22   ||    9    |
| grp_kNN_Predict_4_fu_62 |  p10 |   2  |  11  |   22   ||    9    |
| grp_kNN_Predict_4_fu_62 |  p11 |   2  |  11  |   22   ||    9    |
| grp_kNN_Predict_4_fu_62 |  p12 |   2  |  11  |   22   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   88   ||  1.708  ||    36   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   75   |   278  | 140085 |  46266 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    1   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   55   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   75   |   280  | 140140 |  46302 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
