|uart_test
clk_50M => clk_50M.IN2
rst_n => rst_n.IN1
tx <= uart:uart_obj.tx
rx => store.DATAB
rx => store.DATAB
rx => store.DATAB
rx => store.DATAB
rx => store.DATAB
rx => store.DATAB
rx => store.DATAB
rx => store.DATAB
rx => rec_temp.DATAA
rx => always1.IN1
rx => Selector0.IN2
rx => Selector1.IN0
status[0] <= status[0].DB_MAX_OUTPUT_PORT_TYPE
status[1] <= status[1].DB_MAX_OUTPUT_PORT_TYPE
status[2] <= <GND>
status[3] <= <GND>
status[4] <= <GND>
status[5] <= <GND>
status[6] <= <GND>
status[7] <= <GND>
rec[0] <= rec_temp[0].DB_MAX_OUTPUT_PORT_TYPE
rec[1] <= rec_temp[1].DB_MAX_OUTPUT_PORT_TYPE
rec[2] <= rec_temp[2].DB_MAX_OUTPUT_PORT_TYPE
rec[3] <= rec_temp[3].DB_MAX_OUTPUT_PORT_TYPE
rec[4] <= rec_temp[4].DB_MAX_OUTPUT_PORT_TYPE
rec[5] <= rec_temp[5].DB_MAX_OUTPUT_PORT_TYPE
rec[6] <= rec_temp[6].DB_MAX_OUTPUT_PORT_TYPE
rec[7] <= rec_temp[7].DB_MAX_OUTPUT_PORT_TYPE
ledA <= leda.DB_MAX_OUTPUT_PORT_TYPE
ledS <= leds.DB_MAX_OUTPUT_PORT_TYPE
ledD <= ledd.DB_MAX_OUTPUT_PORT_TYPE
ledW <= ledw.DB_MAX_OUTPUT_PORT_TYPE
uart_clk <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
l_motor <= PWM:p.out


|uart_test|uart:uart_obj
rst_n => clk_div[0].ACLR
rst_n => clk_div[1].ACLR
rst_n => clk_div[2].ACLR
rst_n => clk_div[3].ACLR
rst_n => clk_div[4].ACLR
rst_n => clk_div[5].ACLR
rst_n => clk_div[6].ACLR
rst_n => clk_div[7].ACLR
rst_n => clk_div[8].ACLR
rst_n => clk_div[9].ACLR
rst_n => clk_div[10].ACLR
rst_n => clk_div[11].ACLR
rst_n => clk_div[12].ACLR
rst_n => clk_div[13].ACLR
rst_n => PS~3.DATAIN
clk_50M => clk_div[0].CLK
clk_50M => clk_div[1].CLK
clk_50M => clk_div[2].CLK
clk_50M => clk_div[3].CLK
clk_50M => clk_div[4].CLK
clk_50M => clk_div[5].CLK
clk_50M => clk_div[6].CLK
clk_50M => clk_div[7].CLK
clk_50M => clk_div[8].CLK
clk_50M => clk_div[9].CLK
clk_50M => clk_div[10].CLK
clk_50M => clk_div[11].CLK
clk_50M => clk_div[12].CLK
clk_50M => clk_div[13].CLK
in_data[0] => data1[5][0].DATAIN
in_data[1] => data1[5][1].DATAIN
in_data[2] => data1[5][2].DATAIN
in_data[3] => data1[5][3].DATAIN
in_data[4] => data1[5][4].DATAIN
in_data[5] => data1[5][5].DATAIN
in_data[6] => data1[5][6].DATAIN
in_data[7] => data1[5][7].DATAIN
tx <= tx_temp.DB_MAX_OUTPUT_PORT_TYPE


|uart_test|PWM:p
clk_50 => edge_counter[0].CLK
clk_50 => edge_counter[1].CLK
clk_50 => edge_counter[2].CLK
clk_50 => edge_counter[3].CLK
clk_50 => edge_counter[4].CLK
clk_50 => edge_counter[5].CLK
clk_50 => edge_counter[6].CLK
clk_50 => edge_counter[7].CLK
clk_50 => edge_counter[8].CLK
clk_50 => edge_counter[9].CLK
clk_50 => edge_counter[10].CLK
clk_50 => edge_counter[11].CLK
clk_50 => edge_counter[12].CLK
clk_50 => edge_counter[13].CLK
clk_50 => edge_counter[14].CLK
clk_50 => edge_counter[15].CLK
clk_50 => edge_counter[16].CLK
clk_50 => edge_counter[17].CLK
clk_50 => edge_counter[18].CLK
clk_50 => edge_counter[19].CLK
clk_50 => edge_counter[20].CLK
clk_50 => edge_counter[21].CLK
clk_50 => edge_counter[22].CLK
clk_50 => edge_counter[23].CLK
clk_50 => edge_counter[24].CLK
clk_50 => edge_counter[25].CLK
clk_50 => edge_counter[26].CLK
clk_50 => edge_counter[27].CLK
clk_50 => edge_counter[28].CLK
clk_50 => edge_counter[29].CLK
DUTY_CYCLE[0] => Mult0.IN16
DUTY_CYCLE[1] => Mult0.IN15
DUTY_CYCLE[2] => Mult0.IN14
DUTY_CYCLE[3] => Mult0.IN13
DUTY_CYCLE[4] => Mult0.IN12
DUTY_CYCLE[5] => Mult0.IN11
DUTY_CYCLE[6] => Mult0.IN10
DUTY_CYCLE[7] => Mult0.IN9
out <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


