================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sun Jan 11 14:57:09 CET 2026
    * Version:         2025.1 (Build 6135595 on May 21 2025)
    * Project:         GaussianFilter
    * Solution:        hls (Vitis Kernel Flow Target)
    * Product family:  zynq
    * Target device:   xc7z007s-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  8 ns
    * C-Synthesis target clock:    8 ns
    * C-Synthesis uncertainty:     12%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              289
FF:               362
DSP:              17
BRAM:             0
URAM:             0
SRL:              8


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 8.000       |
| Post-Synthesis | 5.166       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+--------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                 | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+--------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| U0                                   | 289 | 362 | 17  |      |      |     |        |      |         |          |        |
|   (U0)                               | 9   | 251 |     |      |      |     |        |      |         |          |        |
|   CTRL_s_axi_U                       | 139 | 103 |     |      |      |     |        |      |         |          |        |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U10 |     |     |     |      |      |     |        |      |         |          |        |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U12 |     |     |     |      |      |     |        |      |         |          |        |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U13 |     |     |     |      |      |     |        |      |         |          |        |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U16 |     |     |     |      |      |     |        |      |         |          |        |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U17 |     |     |     |      |      |     |        |      |         |          |        |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U6  |     |     |     |      |      |     |        |      |         |          |        |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U7  |     |     |     |      |      |     |        |      |         |          |        |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U8  |     |     |     |      |      |     |        |      |         |          |        |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U9  |     |     |     |      |      |     |        |      |         |          |        |
|   mac_muladd_8ns_8ns_17ns_17_4_1_U11 |     |     |     |      |      |     |        |      |         |          |        |
|   mac_muladd_8ns_8ns_17ns_17_4_1_U14 |     |     |     |      |      |     |        |      |         |          |        |
|   mac_muladd_8ns_8ns_17ns_17_4_1_U15 |     |     |     |      |      |     |        |      |         |          |        |
+--------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 2.01%  | OK     |
| FD                                                        | 50%       | 1.26%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.13%  | OK     |
| MUXF7                                                     | 15%       | 0.09%  | OK     |
| DSP                                                       | 80%       | 25.76% | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 25.76% | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 270       | 16     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.81   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                           | ENDPOINT PIN                                                                                               | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                          |                                                                                                            |              |            |                |          DELAY |        DELAY |
+-------+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 2.834 | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_0_reg[6]/C              | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[14] |            2 |          4 |          3.206 |          1.399 |        1.807 |
| Path2 | 2.834 | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[6]/C              | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[14]  |            2 |          4 |          3.206 |          1.399 |        1.807 |
| Path3 | 2.847 | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_2_load_reg_981_reg[6]/C | mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[14] |            2 |          2 |          3.193 |          1.399 |        1.794 |
| Path4 | 2.857 | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_0_reg[6]/C              | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[15] |            2 |          4 |          3.153 |          1.346 |        1.807 |
| Path5 | 2.857 | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[6]/C              | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[15]  |            2 |          4 |          3.153 |          1.346 |        1.807 |
+-------+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                                 | Primitive Type       |
    +-------------------------------------------------------------------------------------------------------------+----------------------+
    | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_0_reg[6]                                   | FLOP_LATCH.flop.FDRE |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__2 | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__2 | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg        | MULT.dsp.DSP48E1     |
    | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[6]                                   | FLOP_LATCH.flop.FDRE |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__0  | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__0  | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg         | MULT.dsp.DSP48E1     |
    | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_2_load_reg_981_reg[6]                      | FLOP_LATCH.flop.FDRE |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__1 | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__1 | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg        | MULT.dsp.DSP48E1     |
    | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_0_reg[6]                                   | FLOP_LATCH.flop.FDRE |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__2 | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__2 | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg        | MULT.dsp.DSP48E1     |
    | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[6]                                   | FLOP_LATCH.flop.FDRE |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__0  | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__0  | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg         | MULT.dsp.DSP48E1     |
    +-------------------------------------------------------------------------------------------------------------+----------------------+

    +-------------------------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                                 | Primitive Type       |
    +-------------------------------------------------------------------------------------------------------------+----------------------+
    | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_0_reg[6]                                   | FLOP_LATCH.flop.FDRE |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__2 | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__2 | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg        | MULT.dsp.DSP48E1     |
    | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[6]                                   | FLOP_LATCH.flop.FDRE |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__0  | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__0  | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg         | MULT.dsp.DSP48E1     |
    | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_2_load_reg_981_reg[6]                      | FLOP_LATCH.flop.FDRE |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__1 | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__1 | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg        | MULT.dsp.DSP48E1     |
    | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_0_reg[6]                                   | FLOP_LATCH.flop.FDRE |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__2 | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__2 | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg        | MULT.dsp.DSP48E1     |
    | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[6]                                   | FLOP_LATCH.flop.FDRE |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__0  | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__0  | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg         | MULT.dsp.DSP48E1     |
    +-------------------------------------------------------------------------------------------------------------+----------------------+

    +-------------------------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                                 | Primitive Type       |
    +-------------------------------------------------------------------------------------------------------------+----------------------+
    | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_0_reg[6]                                   | FLOP_LATCH.flop.FDRE |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__2 | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__2 | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg        | MULT.dsp.DSP48E1     |
    | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[6]                                   | FLOP_LATCH.flop.FDRE |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__0  | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__0  | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg         | MULT.dsp.DSP48E1     |
    | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_2_load_reg_981_reg[6]                      | FLOP_LATCH.flop.FDRE |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__1 | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__1 | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg        | MULT.dsp.DSP48E1     |
    | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_0_reg[6]                                   | FLOP_LATCH.flop.FDRE |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__2 | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__2 | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg        | MULT.dsp.DSP48E1     |
    | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[6]                                   | FLOP_LATCH.flop.FDRE |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__0  | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__0  | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg         | MULT.dsp.DSP48E1     |
    +-------------------------------------------------------------------------------------------------------------+----------------------+

    +-------------------------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                                 | Primitive Type       |
    +-------------------------------------------------------------------------------------------------------------+----------------------+
    | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_0_reg[6]                                   | FLOP_LATCH.flop.FDRE |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__2 | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__2 | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg        | MULT.dsp.DSP48E1     |
    | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[6]                                   | FLOP_LATCH.flop.FDRE |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__0  | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__0  | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg         | MULT.dsp.DSP48E1     |
    | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_2_load_reg_981_reg[6]                      | FLOP_LATCH.flop.FDRE |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__1 | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__1 | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg        | MULT.dsp.DSP48E1     |
    | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_0_reg[6]                                   | FLOP_LATCH.flop.FDRE |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__2 | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__2 | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg        | MULT.dsp.DSP48E1     |
    | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[6]                                   | FLOP_LATCH.flop.FDRE |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__0  | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__0  | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg         | MULT.dsp.DSP48E1     |
    +-------------------------------------------------------------------------------------------------------------+----------------------+

    +-------------------------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                                                 | Primitive Type       |
    +-------------------------------------------------------------------------------------------------------------+----------------------+
    | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_0_reg[6]                                   | FLOP_LATCH.flop.FDRE |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__2 | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__2 | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg        | MULT.dsp.DSP48E1     |
    | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[6]                                   | FLOP_LATCH.flop.FDRE |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__0  | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__0  | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg         | MULT.dsp.DSP48E1     |
    | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_2_load_reg_981_reg[6]                      | FLOP_LATCH.flop.FDRE |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__1 | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__1 | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg        | MULT.dsp.DSP48E1     |
    | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_0_reg[6]                                   | FLOP_LATCH.flop.FDRE |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__2 | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__2 | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg        | MULT.dsp.DSP48E1     |
    | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0_reg[6]                                   | FLOP_LATCH.flop.FDRE |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_2__0  | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_i_1__0  | CARRY.others.CARRY4  |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg         | MULT.dsp.DSP48E1     |
    +-------------------------------------------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------------+
| Report Type              | Report Location                                                    |
+--------------------------+--------------------------------------------------------------------+
| design_analysis          | impl/vhdl/report/GaussianFilter_design_analysis_synth.rpt          |
| failfast                 | impl/vhdl/report/GaussianFilter_failfast_synth.rpt                 |
| power                    | impl/vhdl/report/GaussianFilter_power_synth.rpt                    |
| timing                   | impl/vhdl/report/GaussianFilter_timing_synth.rpt                   |
| timing_paths             | impl/vhdl/report/GaussianFilter_timing_paths_synth.rpt             |
| utilization              | impl/vhdl/report/GaussianFilter_utilization_synth.rpt              |
| utilization_hierarchical | impl/vhdl/report/GaussianFilter_utilization_hierarchical_synth.rpt |
+--------------------------+--------------------------------------------------------------------+


