

Implementation tool: Xilinx Vivado v.2017.2
Project:             hipacc_project
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Sat Apr 14 19:31:38 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:         7557
LUT:          17495
FF:           23554
DSP:            192
BRAM:            60
SRL:              1
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    6.912
CP achieved post-implementation:    9.565
Timing met
