DECL|CC2650_PRCM_CLKLOADCTL_LOAD_DONE_MASK|enumerator|CC2650_PRCM_CLKLOADCTL_LOAD_DONE_MASK = 0x00000002
DECL|CC2650_PRCM_CLKLOADCTL_LOAD_DONE_POS|enumerator|CC2650_PRCM_CLKLOADCTL_LOAD_DONE_POS = 1
DECL|CC2650_PRCM_CLKLOADCTL_LOAD_MASK|enumerator|CC2650_PRCM_CLKLOADCTL_LOAD_MASK = 0x00000001,
DECL|CC2650_PRCM_CLKLOADCTL_LOAD_POS|enumerator|CC2650_PRCM_CLKLOADCTL_LOAD_POS = 0,
DECL|CC2650_PRCM_CLKLOADCTL_MASK|enum|enum CC2650_PRCM_CLKLOADCTL_MASK {
DECL|CC2650_PRCM_CLKLOADCTL|enumerator|CC2650_PRCM_CLKLOADCTL = 0x28,
DECL|CC2650_PRCM_CLKLOADCT_POS|enum|enum CC2650_PRCM_CLKLOADCT_POS {
DECL|CC2650_PRCM_GPIOCLKGR_CLK_EN_MASK|enumerator|CC2650_PRCM_GPIOCLKGR_CLK_EN_MASK = 0x00000001
DECL|CC2650_PRCM_GPIOCLKGR_CLK_EN_POS|enumerator|CC2650_PRCM_GPIOCLKGR_CLK_EN_POS = 0
DECL|CC2650_PRCM_GPIOCLKGR_MASK|enum|enum CC2650_PRCM_GPIOCLKGR_MASK {
DECL|CC2650_PRCM_GPIOCLKGR_POS|enum|enum CC2650_PRCM_GPIOCLKGR_POS {
DECL|CC2650_PRCM_GPIOCLKGR|enumerator|CC2650_PRCM_GPIOCLKGR = 0x48,
DECL|CC2650_PRCM_PDCTL0_MASK|enum|enum CC2650_PRCM_PDCTL0_MASK {
DECL|CC2650_PRCM_PDCTL0_PERIPH_ON_MASK|enumerator|CC2650_PRCM_PDCTL0_PERIPH_ON_MASK = 0x00000004
DECL|CC2650_PRCM_PDCTL0_PERIPH_ON_POS|enumerator|CC2650_PRCM_PDCTL0_PERIPH_ON_POS = 2
DECL|CC2650_PRCM_PDCTL0_POS|enum|enum CC2650_PRCM_PDCTL0_POS {
DECL|CC2650_PRCM_PDCTL0_SERIAL_ON_MASK|enumerator|CC2650_PRCM_PDCTL0_SERIAL_ON_MASK = 0x00000002,
DECL|CC2650_PRCM_PDCTL0_SERIAL_ON_POS|enumerator|CC2650_PRCM_PDCTL0_SERIAL_ON_POS = 1,
DECL|CC2650_PRCM_PDCTL0|enumerator|CC2650_PRCM_PDCTL0 = 0x12C,
DECL|CC2650_PRCM_PDSTAT0_MASK|enum|enum CC2650_PRCM_PDSTAT0_MASK {
DECL|CC2650_PRCM_PDSTAT0_PERIPH_ON_MASK|enumerator|CC2650_PRCM_PDSTAT0_PERIPH_ON_MASK = 0x00000004
DECL|CC2650_PRCM_PDSTAT0_PERIPH_ON_POS|enumerator|CC2650_PRCM_PDSTAT0_PERIPH_ON_POS = 2
DECL|CC2650_PRCM_PDSTAT0_POS|enum|enum CC2650_PRCM_PDSTAT0_POS {
DECL|CC2650_PRCM_PDSTAT0_RFC_ON_MASK|enumerator|CC2650_PRCM_PDSTAT0_RFC_ON_MASK = 0x00000001,
DECL|CC2650_PRCM_PDSTAT0_RFC_ON_POS|enumerator|CC2650_PRCM_PDSTAT0_RFC_ON_POS = 0,
DECL|CC2650_PRCM_PDSTAT0_SERIAL_ON_MASK|enumerator|CC2650_PRCM_PDSTAT0_SERIAL_ON_MASK = 0x00000002,
DECL|CC2650_PRCM_PDSTAT0_SERIAL_ON_POS|enumerator|CC2650_PRCM_PDSTAT0_SERIAL_ON_POS = 1,
DECL|CC2650_PRCM_PDSTAT0|enumerator|CC2650_PRCM_PDSTAT0 = 0x140
DECL|CC2650_PRCM_Registers|enum|enum CC2650_PRCM_Registers {
DECL|CC2650_PRCM_SECDMACLKGR_MASK|enum|enum CC2650_PRCM_SECDMACLKGR_MASK {
DECL|CC2650_PRCM_SECDMACLKGR_POS|enum|enum CC2650_PRCM_SECDMACLKGR_POS {
DECL|CC2650_PRCM_SECDMACLKGR_TRNG_CLK_EN_MASK|enumerator|CC2650_PRCM_SECDMACLKGR_TRNG_CLK_EN_MASK = 0x00000002
DECL|CC2650_PRCM_SECDMACLKGR_TRNG_CLK_EN_POS|enumerator|CC2650_PRCM_SECDMACLKGR_TRNG_CLK_EN_POS = 1
DECL|CC2650_PRCM_SECDMACLKGR|enumerator|CC2650_PRCM_SECDMACLKGR = 0x3C,
DECL|CC2650_PRCM_UARTCLKGDS_CLK_EN_MASK|enumerator|CC2650_PRCM_UARTCLKGDS_CLK_EN_MASK = 0x00000001
DECL|CC2650_PRCM_UARTCLKGDS_CLK_EN_POS|enumerator|CC2650_PRCM_UARTCLKGDS_CLK_EN_POS = 0
DECL|CC2650_PRCM_UARTCLKGDS_MASK|enum|enum CC2650_PRCM_UARTCLKGDS_MASK {
DECL|CC2650_PRCM_UARTCLKGDS_POS|enum|enum CC2650_PRCM_UARTCLKGDS_POS {
DECL|CC2650_PRCM_UARTCLKGDS|enumerator|CC2650_PRCM_UARTCLKGDS = 0x74,
DECL|CC2650_PRCM_UARTCLKGR_CLK_EN_MASK|enumerator|CC2650_PRCM_UARTCLKGR_CLK_EN_MASK = 0x00000001
DECL|CC2650_PRCM_UARTCLKGR_CLK_EN_POS|enumerator|CC2650_PRCM_UARTCLKGR_CLK_EN_POS = 0
DECL|CC2650_PRCM_UARTCLKGR_MASK|enum|enum CC2650_PRCM_UARTCLKGR_MASK {
DECL|CC2650_PRCM_UARTCLKGR_POS|enum|enum CC2650_PRCM_UARTCLKGR_POS {
DECL|CC2650_PRCM_UARTCLKGR|enumerator|CC2650_PRCM_UARTCLKGR = 0x6C,
DECL|CC2650_PRCM_UARTCLKGS_CLK_EN_MASK|enumerator|CC2650_PRCM_UARTCLKGS_CLK_EN_MASK = 0x00000001
DECL|CC2650_PRCM_UARTCLKGS_CLK_EN_POS|enumerator|CC2650_PRCM_UARTCLKGS_CLK_EN_POS = 0
DECL|CC2650_PRCM_UARTCLKGS_MASK|enum|enum CC2650_PRCM_UARTCLKGS_MASK {
DECL|CC2650_PRCM_UARTCLKGS_POS|enum|enum CC2650_PRCM_UARTCLKGS_POS {
DECL|CC2650_PRCM_UARTCLKGS|enumerator|CC2650_PRCM_UARTCLKGS = 0x70,
DECL|_CC2650_PRCM_H_|macro|_CC2650_PRCM_H_
