 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : proc
Version: B-2008.09-SP3
Date   : Wed May  4 18:25:22 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top

  Startpoint: regEXMem0/dff8/mod7/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regEXMem0/dff7/mod0/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regEXMem0/dff8/mod7/state_reg/CLK (DFFPOSX1)            0.00 #     0.00 r
  regEXMem0/dff8/mod7/state_reg/Q (DFFPOSX1)              0.11       0.11 f
  regEXMem0/dff8/mod7/q (dff_715)                         0.00       0.11 f
  regEXMem0/dff8/out<7> (dff_16bit_15)                    0.00       0.11 f
  regEXMem0/RegDataSrc_out<0> (regEXMem)                  0.00       0.11 f
  EXMemFwdDataMux/sel<0> (mux8_1_16bit_6)                 0.00       0.11 f
  EXMemFwdDataMux/mux4_1_1/sel<0> (mux4_1_16bit_14)       0.00       0.11 f
  EXMemFwdDataMux/mux4_1_1/U11/Y (INVX1)                  0.01       0.12 r
  EXMemFwdDataMux/mux4_1_1/U10/Y (INVX1)                  0.02       0.13 f
  EXMemFwdDataMux/mux4_1_1/mux0/S<0> (mux4_1_239)         0.00       0.13 f
  EXMemFwdDataMux/mux4_1_1/mux0/mod2/S (mux2_1_1196)      0.00       0.13 f
  EXMemFwdDataMux/mux4_1_1/mux0/mod2/U3/Y (NAND2X1)       0.01       0.15 r
  EXMemFwdDataMux/mux4_1_1/mux0/mod2/U1/Y (AND2X2)        0.03       0.18 r
  EXMemFwdDataMux/mux4_1_1/mux0/mod2/Out (mux2_1_1196)
                                                          0.00       0.18 r
  EXMemFwdDataMux/mux4_1_1/mux0/mod3/InB (mux2_1_1195)
                                                          0.00       0.18 r
  EXMemFwdDataMux/mux4_1_1/mux0/mod3/U2/Y (INVX1)         0.02       0.20 f
  EXMemFwdDataMux/mux4_1_1/mux0/mod3/U3/Y (MUX2X1)        0.04       0.23 r
  EXMemFwdDataMux/mux4_1_1/mux0/mod3/Out (mux2_1_1195)
                                                          0.00       0.23 r
  EXMemFwdDataMux/mux4_1_1/mux0/Out (mux4_1_239)          0.00       0.23 r
  EXMemFwdDataMux/mux4_1_1/out<0> (mux4_1_16bit_14)       0.00       0.23 r
  EXMemFwdDataMux/mux2_1/in0<0> (mux2_1_16bit_47)         0.00       0.23 r
  EXMemFwdDataMux/mux2_1/mux0/InA (mux2_1_1873)           0.00       0.23 r
  EXMemFwdDataMux/mux2_1/mux0/U1/Y (AND2X2)               0.03       0.27 r
  EXMemFwdDataMux/mux2_1/mux0/U7/Y (INVX1)                0.01       0.28 f
  EXMemFwdDataMux/mux2_1/mux0/U4/Y (AND2X2)               0.04       0.32 f
  EXMemFwdDataMux/mux2_1/mux0/U5/Y (INVX1)                0.00       0.32 r
  EXMemFwdDataMux/mux2_1/mux0/Out (mux2_1_1873)           0.00       0.32 r
  EXMemFwdDataMux/mux2_1/out<0> (mux2_1_16bit_47)         0.00       0.32 r
  EXMemFwdDataMux/out<0> (mux8_1_16bit_6)                 0.00       0.32 r
  exec/EXMEM_DATA<0> (execution)                          0.00       0.32 r
  exec/alu_fwdB_mux/in1<0> (mux4_1_16bit_16)              0.00       0.32 r
  exec/alu_fwdB_mux/mux0/InB (mux4_1_271)                 0.00       0.32 r
  exec/alu_fwdB_mux/mux0/mod1/InB (mux2_1_1533)           0.00       0.32 r
  exec/alu_fwdB_mux/mux0/mod1/U1/Y (INVX1)                0.01       0.33 f
  exec/alu_fwdB_mux/mux0/mod1/U3/Y (MUX2X1)               0.04       0.37 r
  exec/alu_fwdB_mux/mux0/mod1/Out (mux2_1_1533)           0.00       0.37 r
  exec/alu_fwdB_mux/mux0/mod3/InA (mux2_1_1531)           0.00       0.37 r
  exec/alu_fwdB_mux/mux0/mod3/U2/Y (AND2X2)               0.03       0.40 r
  exec/alu_fwdB_mux/mux0/mod3/U1/Y (OR2X2)                0.05       0.46 r
  exec/alu_fwdB_mux/mux0/mod3/Out (mux2_1_1531)           0.00       0.46 r
  exec/alu_fwdB_mux/mux0/Out (mux4_1_271)                 0.00       0.46 r
  exec/alu_fwdB_mux/out<0> (mux4_1_16bit_16)              0.00       0.46 r
  exec/ror_amt_adder2/in<0> (special_adder_2)             0.00       0.46 r
  exec/ror_amt_adder2/U23/Y (OR2X2)                       0.05       0.50 r
  exec/ror_amt_adder2/U20/Y (AND2X2)                      0.03       0.53 r
  exec/ror_amt_adder2/U21/Y (INVX1)                       0.01       0.55 f
  exec/ror_amt_adder2/U16/Y (AND2X2)                      0.03       0.58 f
  exec/ror_amt_adder2/U17/Y (INVX1)                       0.00       0.58 r
  exec/ror_amt_adder2/out<2> (special_adder_2)            0.00       0.58 r
  exec/alu_actual_src_mux_b/in1<2> (mux2_1_16bit_49)      0.00       0.58 r
  exec/alu_actual_src_mux_b/mux2/InB (mux2_1_1903)        0.00       0.58 r
  exec/alu_actual_src_mux_b/mux2/U4/Y (INVX1)             0.01       0.59 f
  exec/alu_actual_src_mux_b/mux2/U5/Y (AOI22X1)           0.03       0.62 r
  exec/alu_actual_src_mux_b/mux2/Out (mux2_1_1903)        0.00       0.62 r
  exec/alu_actual_src_mux_b/out<2> (mux2_1_16bit_49)      0.00       0.62 r
  exec/alu_src_b_last_level_mux/in0<2> (mux2_1_16bit_48)
                                                          0.00       0.62 r
  exec/alu_src_b_last_level_mux/mux2/InA (mux2_1_1887)
                                                          0.00       0.62 r
  exec/alu_src_b_last_level_mux/mux2/U1/Y (INVX1)         0.03       0.64 f
  exec/alu_src_b_last_level_mux/mux2/U4/Y (AOI22X1)       0.03       0.67 r
  exec/alu_src_b_last_level_mux/mux2/Out (mux2_1_1887)
                                                          0.00       0.67 r
  exec/alu_src_b_last_level_mux/out<2> (mux2_1_16bit_48)
                                                          0.00       0.67 r
  exec/alu0/B<2> (alu)                                    0.00       0.67 r
  exec/alu0/mod2/In<2> (inverter_16bit_0)                 0.00       0.67 r
  exec/alu0/mod2/U1/Y (BUFX2)                             0.04       0.71 r
  exec/alu0/mod2/mux2/InA (mux2_1_1387)                   0.00       0.71 r
  exec/alu0/mod2/mux2/U1/Y (AND2X2)                       0.03       0.74 r
  exec/alu0/mod2/mux2/U2/Y (INVX1)                        0.01       0.75 f
  exec/alu0/mod2/mux2/U3/Y (OAI21X1)                      0.03       0.78 r
  exec/alu0/mod2/mux2/Out (mux2_1_1387)                   0.00       0.78 r
  exec/alu0/mod2/Out<2> (inverter_16bit_0)                0.00       0.78 r
  exec/alu0/adder0/B<2> (fast_adder_wrapper)              0.00       0.78 r
  exec/alu0/adder0/fast_adder0/B<2> (fast_adder_0)        0.00       0.78 r
  exec/alu0/adder0/fast_adder0/fulladder2/InB (fulladder_13)
                                                          0.00       0.78 r
  exec/alu0/adder0/fast_adder0/fulladder2/mod3/in2 (and2_13)
                                                          0.00       0.78 r
  exec/alu0/adder0/fast_adder0/fulladder2/mod3/U1/Y (AND2X2)
                                                          0.04       0.82 r
  exec/alu0/adder0/fast_adder0/fulladder2/mod3/out (and2_13)
                                                          0.00       0.82 r
  exec/alu0/adder0/fast_adder0/fulladder2/G (fulladder_13)
                                                          0.00       0.82 r
  exec/alu0/adder0/fast_adder0/cla_4b_0/g2 (carry_look_ahead_4)
                                                          0.00       0.82 r
  exec/alu0/adder0/fast_adder0/cla_4b_0/U32/Y (OR2X2)     0.04       0.85 r
  exec/alu0/adder0/fast_adder0/cla_4b_0/U10/Y (OR2X2)     0.04       0.89 r
  exec/alu0/adder0/fast_adder0/cla_4b_0/U5/Y (OR2X2)      0.04       0.93 r
  exec/alu0/adder0/fast_adder0/cla_4b_0/U15/Y (AND2X2)
                                                          0.03       0.96 r
  exec/alu0/adder0/fast_adder0/cla_4b_0/U16/Y (INVX1)     0.02       0.97 f
  exec/alu0/adder0/fast_adder0/cla_4b_0/U33/Y (AOI21X1)
                                                          0.02       0.99 r
  exec/alu0/adder0/fast_adder0/cla_4b_0/gg (carry_look_ahead_4)
                                                          0.00       0.99 r
  exec/alu0/adder0/fast_adder0/top_level_cla/g0 (carry_look_ahead_0)
                                                          0.00       0.99 r
  exec/alu0/adder0/fast_adder0/top_level_cla/U18/Y (BUFX2)
                                                          0.04       1.02 r
  exec/alu0/adder0/fast_adder0/top_level_cla/U9/Y (AND2X2)
                                                          0.03       1.05 r
  exec/alu0/adder0/fast_adder0/top_level_cla/U10/Y (INVX1)
                                                          0.02       1.07 f
  exec/alu0/adder0/fast_adder0/top_level_cla/U48/Y (NAND3X1)
                                                          0.03       1.10 r
  exec/alu0/adder0/fast_adder0/top_level_cla/c3 (carry_look_ahead_0)
                                                          0.00       1.10 r
  exec/alu0/adder0/fast_adder0/U2/Y (BUFX2)               0.04       1.14 r
  exec/alu0/adder0/fast_adder0/cla_4b_3/c0 (carry_look_ahead_1)
                                                          0.00       1.14 r
  exec/alu0/adder0/fast_adder0/cla_4b_3/U17/Y (OR2X2)     0.04       1.18 r
  exec/alu0/adder0/fast_adder0/cla_4b_3/U18/Y (INVX1)     0.02       1.19 f
  exec/alu0/adder0/fast_adder0/cla_4b_3/U49/Y (AOI21X1)
                                                          0.02       1.21 r
  exec/alu0/adder0/fast_adder0/cla_4b_3/c3 (carry_look_ahead_1)
                                                          0.00       1.21 r
  exec/alu0/adder0/fast_adder0/fulladder15/Cin (fulladder_0)
                                                          0.00       1.21 r
  exec/alu0/adder0/fast_adder0/fulladder15/mod1/in2 (xor2_2)
                                                          0.00       1.21 r
  exec/alu0/adder0/fast_adder0/fulladder15/mod1/U2/Y (INVX1)
                                                          0.03       1.23 f
  exec/alu0/adder0/fast_adder0/fulladder15/mod1/U1/Y (XOR2X1)
                                                          0.04       1.28 r
  exec/alu0/adder0/fast_adder0/fulladder15/mod1/out (xor2_2)
                                                          0.00       1.28 r
  exec/alu0/adder0/fast_adder0/fulladder15/mod2/in2 (xor2_1)
                                                          0.00       1.28 r
  exec/alu0/adder0/fast_adder0/fulladder15/mod2/U2/Y (XNOR2X1)
                                                          0.04       1.32 r
  exec/alu0/adder0/fast_adder0/fulladder15/mod2/out (xor2_1)
                                                          0.00       1.32 r
  exec/alu0/adder0/fast_adder0/fulladder15/S (fulladder_0)
                                                          0.00       1.32 r
  exec/alu0/adder0/fast_adder0/S<15> (fast_adder_0)       0.00       1.32 r
  exec/alu0/adder0/OUT<15> (fast_adder_wrapper)           0.00       1.32 r
  exec/alu0/mod8/in0<15> (mux4_1_16bit_8)                 0.00       1.32 r
  exec/alu0/mod8/mux15/InA (mux4_1_128)                   0.00       1.32 r
  exec/alu0/mod8/mux15/mod1/InA (mux2_1_704)              0.00       1.32 r
  exec/alu0/mod8/mux15/mod1/U1/Y (INVX1)                  0.03       1.35 f
  exec/alu0/mod8/mux15/mod1/U4/Y (AOI22X1)                0.03       1.37 r
  exec/alu0/mod8/mux15/mod1/Out (mux2_1_704)              0.00       1.37 r
  exec/alu0/mod8/mux15/U1/Y (BUFX2)                       0.04       1.41 r
  exec/alu0/mod8/mux15/mod3/InA (mux2_1_702)              0.00       1.41 r
  exec/alu0/mod8/mux15/mod3/U2/Y (AOI21X1)                0.01       1.42 f
  exec/alu0/mod8/mux15/mod3/U4/Y (INVX1)                  0.00       1.43 r
  exec/alu0/mod8/mux15/mod3/Out (mux2_1_702)              0.00       1.43 r
  exec/alu0/mod8/mux15/Out (mux4_1_128)                   0.00       1.43 r
  exec/alu0/mod8/out<15> (mux4_1_16bit_8)                 0.00       1.43 r
  exec/alu0/mod9/in1<15> (mux2_1_16bit_29)                0.00       1.43 r
  exec/alu0/mod9/mux15/InB (mux2_1_1358)                  0.00       1.43 r
  exec/alu0/mod9/mux15/U1/Y (AND2X1)                      0.03       1.45 r
  exec/alu0/mod9/mux15/U5/Y (INVX1)                       0.02       1.47 f
  exec/alu0/mod9/mux15/U3/Y (AND2X2)                      0.03       1.50 f
  exec/alu0/mod9/mux15/U4/Y (INVX1)                       0.00       1.50 r
  exec/alu0/mod9/mux15/Out (mux2_1_1358)                  0.00       1.50 r
  exec/alu0/mod9/out<15> (mux2_1_16bit_29)                0.00       1.50 r
  exec/alu0/mod10/in<15> (zero_detect)                    0.00       1.50 r
  exec/alu0/mod10/mod7/in2 (or2_7)                        0.00       1.50 r
  exec/alu0/mod10/mod7/U4/Y (INVX1)                       0.01       1.51 f
  exec/alu0/mod10/mod7/U1/Y (AND2X2)                      0.03       1.55 f
  exec/alu0/mod10/mod7/U2/Y (INVX1)                       0.00       1.54 r
  exec/alu0/mod10/mod7/out (or2_7)                        0.00       1.54 r
  exec/alu0/mod10/mod11/in2 (or2_3)                       0.00       1.54 r
  exec/alu0/mod10/mod11/U3/Y (INVX1)                      0.01       1.55 f
  exec/alu0/mod10/mod11/U1/Y (AND2X2)                     0.03       1.59 f
  exec/alu0/mod10/mod11/U2/Y (INVX1)                      0.00       1.58 r
  exec/alu0/mod10/mod11/out (or2_3)                       0.00       1.58 r
  exec/alu0/mod10/mod13/in2 (or2_1)                       0.00       1.58 r
  exec/alu0/mod10/mod13/U3/Y (INVX1)                      0.01       1.59 f
  exec/alu0/mod10/mod13/U1/Y (AND2X2)                     0.03       1.63 f
  exec/alu0/mod10/mod13/U2/Y (INVX1)                      0.00       1.62 r
  exec/alu0/mod10/mod13/out (or2_1)                       0.00       1.62 r
  exec/alu0/mod10/mod14/in2 (or2_0)                       0.00       1.62 r
  exec/alu0/mod10/mod14/U3/Y (INVX1)                      0.01       1.63 f
  exec/alu0/mod10/mod14/U1/Y (AND2X2)                     0.03       1.67 f
  exec/alu0/mod10/mod14/U2/Y (INVX1)                      0.00       1.66 r
  exec/alu0/mod10/mod14/out (or2_0)                       0.00       1.66 r
  exec/alu0/mod10/U1/Y (INVX1)                            0.01       1.67 f
  exec/alu0/mod10/out (zero_detect)                       0.00       1.67 f
  exec/alu0/Z (alu)                                       0.00       1.67 f
  exec/cond_set0/zero (cond_set)                          0.00       1.67 f
  exec/cond_set0/U21/Y (INVX1)                            0.00       1.68 r
  exec/cond_set0/U20/Y (NOR2X1)                           0.01       1.68 f
  exec/cond_set0/U22/Y (INVX1)                            0.00       1.68 r
  exec/cond_set0/U17/Y (AND2X2)                           0.03       1.71 r
  exec/cond_set0/U18/Y (INVX1)                            0.01       1.72 f
  exec/cond_set0/set<0> (cond_set)                        0.00       1.72 f
  exec/set<0> (execution)                                 0.00       1.72 f
  regEXMem0/set_in<0> (regEXMem)                          0.00       1.72 f
  regEXMem0/dff7/in<0> (dff_16bit_16)                     0.00       1.72 f
  regEXMem0/dff7/mod16/in1<0> (mux2_1_16bit_20)           0.00       1.72 f
  regEXMem0/dff7/mod16/mux0/InB (mux2_1_1229)             0.00       1.72 f
  regEXMem0/dff7/mod16/mux0/U4/Y (INVX1)                  0.00       1.73 r
  regEXMem0/dff7/mod16/mux0/U5/Y (AOI22X1)                0.01       1.74 f
  regEXMem0/dff7/mod16/mux0/Out (mux2_1_1229)             0.00       1.74 f
  regEXMem0/dff7/mod16/out<0> (mux2_1_16bit_20)           0.00       1.74 f
  regEXMem0/dff7/mod0/d (dff_738)                         0.00       1.74 f
  regEXMem0/dff7/mod0/U4/Y (INVX1)                        0.01       1.75 r
  regEXMem0/dff7/mod0/U3/Y (NOR2X1)                       0.01       1.76 f
  regEXMem0/dff7/mod0/state_reg/D (DFFPOSX1)              0.00       1.76 f
  data arrival time                                                  1.76

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  regEXMem0/dff7/mod0/state_reg/CLK (DFFPOSX1)            0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.81


  Startpoint: memory0/dataMem/state_reg/state_flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory0/dataMem/victimway/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[2]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[2]/state_reg/Q (DFFPOSX1)
                                                          0.10       0.10 f
  memory0/dataMem/state_reg/state_flops[2]/q (dff_537)
                                                          0.00       0.10 f
  memory0/dataMem/state_reg/state<2> (statereg_0)         0.00       0.10 f
  memory0/dataMem/U49/Y (INVX1)                           0.00       0.11 r
  memory0/dataMem/U23/Y (INVX1)                           0.02       0.13 f
  memory0/dataMem/fsm_logic/state<2> (statelogic_0)       0.00       0.13 f
  memory0/dataMem/fsm_logic/U35/Y (INVX1)                 0.01       0.14 r
  memory0/dataMem/fsm_logic/U60/Y (AND2X2)                0.04       0.18 r
  memory0/dataMem/fsm_logic/U41/Y (OR2X2)                 0.04       0.22 r
  memory0/dataMem/fsm_logic/U128/Y (INVX1)                0.02       0.24 f
  memory0/dataMem/fsm_logic/U169/Y (NAND3X1)              0.03       0.27 r
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.27 r
  memory0/dataMem/U111/Y (BUFX2)                          0.04       0.31 r
  memory0/dataMem/U229/Y (AND2X2)                         0.04       0.34 r
  memory0/dataMem/U133/Y (NAND2X1)                        0.01       0.36 f
  memory0/dataMem/U110/Y (BUFX2)                          0.03       0.39 f
  memory0/dataMem/U132/Y (NAND3X1)                        0.03       0.42 r
  memory0/dataMem/U108/Y (BUFX2)                          0.04       0.46 r
  memory0/dataMem/U276/Y (OAI21X1)                        0.02       0.47 f
  memory0/dataMem/U89/Y (OR2X2)                           0.04       0.51 f
  memory0/dataMem/U90/Y (INVX1)                           0.00       0.51 r
  memory0/dataMem/U279/Y (AOI21X1)                        0.02       0.53 f
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.53 f
  memory0/dataMem/c0/U33/Y (BUFX2)                        0.04       0.57 f
  memory0/dataMem/c0/U36/Y (AND2X2)                       0.03       0.60 f
  memory0/dataMem/c0/U9/Y (AND2X2)                        0.03       0.63 f
  memory0/dataMem/c0/U125/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U113/Y (BUFX2)                          0.04       0.74 r
  memory0/dataMem/U93/Y (AND2X2)                          0.03       0.77 r
  memory0/dataMem/U94/Y (INVX1)                           0.02       0.79 f
  memory0/dataMem/U55/Y (MUX2X1)                          0.04       0.82 r
  memory0/dataMem/U187/Y (AND2X2)                         0.03       0.86 r
  memory0/dataMem/U47/Y (MUX2X1)                          0.02       0.88 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.88 f
  memory0/dataMem/c1/U33/Y (AND2X2)                       0.04       0.92 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.92 f
  memory0/dataMem/c1/mem_tg/U8/Y (INVX1)                  0.00       0.91 r
  memory0/dataMem/c1/mem_tg/U9/Y (AND2X2)                 0.04       0.95 r
  memory0/dataMem/c1/mem_tg/U813/Y (AND2X2)               0.04       0.99 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       0.99 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.02 r
  memory0/dataMem/c1/U17/Y (AND2X2)                       0.03       1.05 r
  memory0/dataMem/c1/U19/Y (AND2X2)                       0.03       1.08 r
  memory0/dataMem/c1/U108/Y (INVX1)                       0.02       1.10 f
  memory0/dataMem/c1/U24/Y (OR2X2)                        0.04       1.14 f
  memory0/dataMem/c1/U183/Y (INVX1)                       0.00       1.14 r
  memory0/dataMem/c1/U112/Y (AND2X2)                      0.04       1.17 r
  memory0/dataMem/c1/hit (cache_cache_id2_0)              0.00       1.17 r
  memory0/dataMem/U104/Y (AND2X2)                         0.04       1.21 r
  memory0/dataMem/U25/Y (OR2X2)                           0.04       1.25 r
  memory0/dataMem/fsm_logic/hit (statelogic_0)            0.00       1.25 r
  memory0/dataMem/fsm_logic/U161/Y (AND2X2)               0.04       1.29 r
  memory0/dataMem/fsm_logic/U72/Y (AND2X2)                0.03       1.32 r
  memory0/dataMem/fsm_logic/U73/Y (INVX1)                 0.01       1.34 f
  memory0/dataMem/fsm_logic/U58/Y (AND2X2)                0.03       1.37 f
  memory0/dataMem/fsm_logic/U183/Y (NAND3X1)              0.03       1.40 r
  memory0/dataMem/fsm_logic/U83/Y (BUFX2)                 0.04       1.43 r
  memory0/dataMem/fsm_logic/U90/Y (INVX1)                 0.01       1.45 f
  memory0/dataMem/fsm_logic/U91/Y (INVX1)                 0.00       1.45 r
  memory0/dataMem/fsm_logic/U191/Y (NAND3X1)              0.02       1.46 f
  memory0/dataMem/fsm_logic/next_state<0> (statelogic_0)
                                                          0.00       1.46 f
  memory0/dataMem/U114/Y (BUFX2)                          0.04       1.50 f
  memory0/dataMem/U243/Y (INVX1)                          0.00       1.50 r
  memory0/dataMem/U68/Y (AND2X2)                          0.03       1.53 r
  memory0/dataMem/U69/Y (INVX1)                           0.01       1.54 f
  memory0/dataMem/U79/Y (AND2X2)                          0.03       1.58 f
  memory0/dataMem/U80/Y (INVX1)                           0.00       1.57 r
  memory0/dataMem/U64/Y (AND2X2)                          0.03       1.60 r
  memory0/dataMem/U57/Y (OR2X2)                           0.04       1.64 r
  memory0/dataMem/U66/Y (OR2X2)                           0.04       1.68 r
  memory0/dataMem/U67/Y (INVX1)                           0.01       1.70 f
  memory0/dataMem/victimway/d (dff_696)                   0.00       1.70 f
  memory0/dataMem/victimway/U3/Y (AND2X1)                 0.03       1.73 f
  memory0/dataMem/victimway/state_reg/D (DFFPOSX1)        0.00       1.73 f
  data arrival time                                                  1.73

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  memory0/dataMem/victimway/state_reg/CLK (DFFPOSX1)      0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.79


  Startpoint: memory0/dataMem/state_reg/state_flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regMemWB0/dff2/mod12/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[2]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[2]/state_reg/Q (DFFPOSX1)
                                                          0.10       0.10 f
  memory0/dataMem/state_reg/state_flops[2]/q (dff_537)
                                                          0.00       0.10 f
  memory0/dataMem/state_reg/state<2> (statereg_0)         0.00       0.10 f
  memory0/dataMem/U49/Y (INVX1)                           0.00       0.11 r
  memory0/dataMem/U23/Y (INVX1)                           0.02       0.13 f
  memory0/dataMem/fsm_logic/state<2> (statelogic_0)       0.00       0.13 f
  memory0/dataMem/fsm_logic/U35/Y (INVX1)                 0.01       0.14 r
  memory0/dataMem/fsm_logic/U60/Y (AND2X2)                0.04       0.18 r
  memory0/dataMem/fsm_logic/U41/Y (OR2X2)                 0.04       0.22 r
  memory0/dataMem/fsm_logic/U128/Y (INVX1)                0.02       0.24 f
  memory0/dataMem/fsm_logic/U169/Y (NAND3X1)              0.03       0.27 r
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.27 r
  memory0/dataMem/U111/Y (BUFX2)                          0.04       0.31 r
  memory0/dataMem/U229/Y (AND2X2)                         0.04       0.34 r
  memory0/dataMem/U133/Y (NAND2X1)                        0.01       0.36 f
  memory0/dataMem/U110/Y (BUFX2)                          0.03       0.39 f
  memory0/dataMem/U132/Y (NAND3X1)                        0.03       0.42 r
  memory0/dataMem/U108/Y (BUFX2)                          0.04       0.46 r
  memory0/dataMem/U276/Y (OAI21X1)                        0.02       0.47 f
  memory0/dataMem/U89/Y (OR2X2)                           0.04       0.51 f
  memory0/dataMem/U90/Y (INVX1)                           0.00       0.51 r
  memory0/dataMem/U279/Y (AOI21X1)                        0.02       0.53 f
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.53 f
  memory0/dataMem/c0/U33/Y (BUFX2)                        0.04       0.57 f
  memory0/dataMem/c0/U36/Y (AND2X2)                       0.03       0.60 f
  memory0/dataMem/c0/U9/Y (AND2X2)                        0.03       0.63 f
  memory0/dataMem/c0/U125/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U113/Y (BUFX2)                          0.04       0.74 r
  memory0/dataMem/U93/Y (AND2X2)                          0.03       0.77 r
  memory0/dataMem/U94/Y (INVX1)                           0.02       0.79 f
  memory0/dataMem/U55/Y (MUX2X1)                          0.04       0.82 r
  memory0/dataMem/U187/Y (AND2X2)                         0.03       0.86 r
  memory0/dataMem/U47/Y (MUX2X1)                          0.02       0.88 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.88 f
  memory0/dataMem/c1/U33/Y (AND2X2)                       0.04       0.92 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.92 f
  memory0/dataMem/c1/mem_tg/U8/Y (INVX1)                  0.00       0.91 r
  memory0/dataMem/c1/mem_tg/U9/Y (AND2X2)                 0.04       0.95 r
  memory0/dataMem/c1/mem_tg/U813/Y (AND2X2)               0.04       0.99 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       0.99 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.02 r
  memory0/dataMem/c1/U17/Y (AND2X2)                       0.03       1.05 r
  memory0/dataMem/c1/U19/Y (AND2X2)                       0.03       1.08 r
  memory0/dataMem/c1/U108/Y (INVX1)                       0.02       1.10 f
  memory0/dataMem/c1/U24/Y (OR2X2)                        0.04       1.14 f
  memory0/dataMem/c1/U183/Y (INVX1)                       0.00       1.14 r
  memory0/dataMem/c1/U112/Y (AND2X2)                      0.04       1.17 r
  memory0/dataMem/c1/U12/Y (BUFX2)                        0.03       1.21 r
  memory0/dataMem/c1/U113/Y (INVX1)                       0.02       1.22 f
  memory0/dataMem/c1/U178/Y (OAI21X1)                     0.05       1.27 r
  memory0/dataMem/c1/U124/Y (INVX2)                       0.02       1.30 f
  memory0/dataMem/c1/U22/Y (OR2X2)                        0.04       1.34 f
  memory0/dataMem/c1/U23/Y (INVX1)                        0.01       1.34 r
  memory0/dataMem/c1/mem_w1/write (memc_Size16_2)         0.00       1.34 r
  memory0/dataMem/c1/mem_w1/U201/Y (OR2X2)                0.04       1.39 r
  memory0/dataMem/c1/mem_w1/U240/Y (INVX1)                0.03       1.42 f
  memory0/dataMem/c1/mem_w1/U1256/Y (AND2X2)              0.04       1.46 f
  memory0/dataMem/c1/mem_w1/data_out<12> (memc_Size16_2)
                                                          0.00       1.46 f
  memory0/dataMem/c1/U155/Y (AOI22X1)                     0.02       1.48 r
  memory0/dataMem/c1/U80/Y (BUFX2)                        0.03       1.52 r
  memory0/dataMem/c1/U61/Y (AND2X2)                       0.03       1.55 r
  memory0/dataMem/c1/U62/Y (INVX1)                        0.01       1.56 f
  memory0/dataMem/c1/data_out<12> (cache_cache_id2_0)     0.00       1.56 f
  memory0/dataMem/U213/Y (INVX1)                          0.00       1.56 r
  memory0/dataMem/U221/Y (MUX2X1)                         0.03       1.59 f
  memory0/dataMem/DataOut<12> (mem_system_0)              0.00       1.59 f
  memory0/readData<12> (memory)                           0.00       1.59 f
  regMemWB0/readData_in<12> (regMemWB)                    0.00       1.59 f
  regMemWB0/dff2/in<12> (dff_16bit_13)                    0.00       1.59 f
  regMemWB0/dff2/mod16/in1<12> (mux2_1_16bit_16)          0.00       1.59 f
  regMemWB0/dff2/mod16/mux12/InB (mux2_1_1057)            0.00       1.59 f
  regMemWB0/dff2/mod16/mux12/U4/Y (INVX1)                 0.01       1.60 r
  regMemWB0/dff2/mod16/mux12/U3/Y (MUX2X1)                0.02       1.62 f
  regMemWB0/dff2/mod16/mux12/Out (mux2_1_1057)            0.00       1.62 f
  regMemWB0/dff2/mod16/out<12> (mux2_1_16bit_16)          0.00       1.62 f
  regMemWB0/dff2/mod12/d (dff_667)                        0.00       1.62 f
  regMemWB0/dff2/mod12/U3/Y (AND2X2)                      0.03       1.65 f
  regMemWB0/dff2/mod12/state_reg/D (DFFPOSX1)             0.00       1.65 f
  data arrival time                                                  1.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  regMemWB0/dff2/mod12/state_reg/CLK (DFFPOSX1)           0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.70


  Startpoint: memory0/dataMem/state_reg/state_flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regMemWB0/dff2/mod15/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[2]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[2]/state_reg/Q (DFFPOSX1)
                                                          0.10       0.10 f
  memory0/dataMem/state_reg/state_flops[2]/q (dff_537)
                                                          0.00       0.10 f
  memory0/dataMem/state_reg/state<2> (statereg_0)         0.00       0.10 f
  memory0/dataMem/U49/Y (INVX1)                           0.00       0.11 r
  memory0/dataMem/U23/Y (INVX1)                           0.02       0.13 f
  memory0/dataMem/fsm_logic/state<2> (statelogic_0)       0.00       0.13 f
  memory0/dataMem/fsm_logic/U35/Y (INVX1)                 0.01       0.14 r
  memory0/dataMem/fsm_logic/U60/Y (AND2X2)                0.04       0.18 r
  memory0/dataMem/fsm_logic/U41/Y (OR2X2)                 0.04       0.22 r
  memory0/dataMem/fsm_logic/U128/Y (INVX1)                0.02       0.24 f
  memory0/dataMem/fsm_logic/U169/Y (NAND3X1)              0.03       0.27 r
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.27 r
  memory0/dataMem/U111/Y (BUFX2)                          0.04       0.31 r
  memory0/dataMem/U229/Y (AND2X2)                         0.04       0.34 r
  memory0/dataMem/U133/Y (NAND2X1)                        0.01       0.36 f
  memory0/dataMem/U110/Y (BUFX2)                          0.03       0.39 f
  memory0/dataMem/U132/Y (NAND3X1)                        0.03       0.42 r
  memory0/dataMem/U108/Y (BUFX2)                          0.04       0.46 r
  memory0/dataMem/U276/Y (OAI21X1)                        0.02       0.47 f
  memory0/dataMem/U89/Y (OR2X2)                           0.04       0.51 f
  memory0/dataMem/U90/Y (INVX1)                           0.00       0.51 r
  memory0/dataMem/U279/Y (AOI21X1)                        0.02       0.53 f
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.53 f
  memory0/dataMem/c0/U33/Y (BUFX2)                        0.04       0.57 f
  memory0/dataMem/c0/U36/Y (AND2X2)                       0.03       0.60 f
  memory0/dataMem/c0/U9/Y (AND2X2)                        0.03       0.63 f
  memory0/dataMem/c0/U125/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U113/Y (BUFX2)                          0.04       0.74 r
  memory0/dataMem/U93/Y (AND2X2)                          0.03       0.77 r
  memory0/dataMem/U94/Y (INVX1)                           0.02       0.79 f
  memory0/dataMem/U55/Y (MUX2X1)                          0.04       0.82 r
  memory0/dataMem/U187/Y (AND2X2)                         0.03       0.86 r
  memory0/dataMem/U47/Y (MUX2X1)                          0.02       0.88 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.88 f
  memory0/dataMem/c1/U33/Y (AND2X2)                       0.04       0.92 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.92 f
  memory0/dataMem/c1/mem_tg/U8/Y (INVX1)                  0.00       0.91 r
  memory0/dataMem/c1/mem_tg/U9/Y (AND2X2)                 0.04       0.95 r
  memory0/dataMem/c1/mem_tg/U813/Y (AND2X2)               0.04       0.99 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       0.99 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.02 r
  memory0/dataMem/c1/U17/Y (AND2X2)                       0.03       1.05 r
  memory0/dataMem/c1/U19/Y (AND2X2)                       0.03       1.08 r
  memory0/dataMem/c1/U108/Y (INVX1)                       0.02       1.10 f
  memory0/dataMem/c1/U24/Y (OR2X2)                        0.04       1.14 f
  memory0/dataMem/c1/U183/Y (INVX1)                       0.00       1.14 r
  memory0/dataMem/c1/U112/Y (AND2X2)                      0.04       1.17 r
  memory0/dataMem/c1/U12/Y (BUFX2)                        0.03       1.21 r
  memory0/dataMem/c1/U113/Y (INVX1)                       0.02       1.22 f
  memory0/dataMem/c1/U178/Y (OAI21X1)                     0.05       1.27 r
  memory0/dataMem/c1/U124/Y (INVX2)                       0.02       1.30 f
  memory0/dataMem/c1/U22/Y (OR2X2)                        0.04       1.34 f
  memory0/dataMem/c1/U23/Y (INVX1)                        0.01       1.34 r
  memory0/dataMem/c1/mem_w1/write (memc_Size16_2)         0.00       1.34 r
  memory0/dataMem/c1/mem_w1/U201/Y (OR2X2)                0.04       1.39 r
  memory0/dataMem/c1/mem_w1/U240/Y (INVX1)                0.03       1.42 f
  memory0/dataMem/c1/mem_w1/U1259/Y (AND2X2)              0.04       1.46 f
  memory0/dataMem/c1/mem_w1/data_out<15> (memc_Size16_2)
                                                          0.00       1.46 f
  memory0/dataMem/c1/U153/Y (AOI22X1)                     0.02       1.48 r
  memory0/dataMem/c1/U78/Y (BUFX2)                        0.03       1.52 r
  memory0/dataMem/c1/U67/Y (AND2X2)                       0.03       1.55 r
  memory0/dataMem/c1/U68/Y (INVX1)                        0.01       1.56 f
  memory0/dataMem/c1/data_out<15> (cache_cache_id2_0)     0.00       1.56 f
  memory0/dataMem/U210/Y (INVX1)                          0.00       1.56 r
  memory0/dataMem/U220/Y (MUX2X1)                         0.03       1.59 f
  memory0/dataMem/DataOut<15> (mem_system_0)              0.00       1.59 f
  memory0/readData<15> (memory)                           0.00       1.59 f
  regMemWB0/readData_in<15> (regMemWB)                    0.00       1.59 f
  regMemWB0/dff2/in<15> (dff_16bit_13)                    0.00       1.59 f
  regMemWB0/dff2/mod16/in1<15> (mux2_1_16bit_16)          0.00       1.59 f
  regMemWB0/dff2/mod16/mux15/InB (mux2_1_1054)            0.00       1.59 f
  regMemWB0/dff2/mod16/mux15/U4/Y (INVX1)                 0.01       1.60 r
  regMemWB0/dff2/mod16/mux15/U3/Y (MUX2X1)                0.02       1.62 f
  regMemWB0/dff2/mod16/mux15/Out (mux2_1_1054)            0.00       1.62 f
  regMemWB0/dff2/mod16/out<15> (mux2_1_16bit_16)          0.00       1.62 f
  regMemWB0/dff2/mod15/d (dff_664)                        0.00       1.62 f
  regMemWB0/dff2/mod15/U3/Y (AND2X2)                      0.03       1.65 f
  regMemWB0/dff2/mod15/state_reg/D (DFFPOSX1)             0.00       1.65 f
  data arrival time                                                  1.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  regMemWB0/dff2/mod15/state_reg/CLK (DFFPOSX1)           0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.70


  Startpoint: memory0/dataMem/state_reg/state_flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regMemWB0/dff2/mod1/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[2]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[2]/state_reg/Q (DFFPOSX1)
                                                          0.10       0.10 f
  memory0/dataMem/state_reg/state_flops[2]/q (dff_537)
                                                          0.00       0.10 f
  memory0/dataMem/state_reg/state<2> (statereg_0)         0.00       0.10 f
  memory0/dataMem/U49/Y (INVX1)                           0.00       0.11 r
  memory0/dataMem/U23/Y (INVX1)                           0.02       0.13 f
  memory0/dataMem/fsm_logic/state<2> (statelogic_0)       0.00       0.13 f
  memory0/dataMem/fsm_logic/U35/Y (INVX1)                 0.01       0.14 r
  memory0/dataMem/fsm_logic/U60/Y (AND2X2)                0.04       0.18 r
  memory0/dataMem/fsm_logic/U41/Y (OR2X2)                 0.04       0.22 r
  memory0/dataMem/fsm_logic/U128/Y (INVX1)                0.02       0.24 f
  memory0/dataMem/fsm_logic/U169/Y (NAND3X1)              0.03       0.27 r
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.27 r
  memory0/dataMem/U111/Y (BUFX2)                          0.04       0.31 r
  memory0/dataMem/U229/Y (AND2X2)                         0.04       0.34 r
  memory0/dataMem/U133/Y (NAND2X1)                        0.01       0.36 f
  memory0/dataMem/U110/Y (BUFX2)                          0.03       0.39 f
  memory0/dataMem/U132/Y (NAND3X1)                        0.03       0.42 r
  memory0/dataMem/U108/Y (BUFX2)                          0.04       0.46 r
  memory0/dataMem/U276/Y (OAI21X1)                        0.02       0.47 f
  memory0/dataMem/U89/Y (OR2X2)                           0.04       0.51 f
  memory0/dataMem/U90/Y (INVX1)                           0.00       0.51 r
  memory0/dataMem/U279/Y (AOI21X1)                        0.02       0.53 f
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.53 f
  memory0/dataMem/c0/U33/Y (BUFX2)                        0.04       0.57 f
  memory0/dataMem/c0/U36/Y (AND2X2)                       0.03       0.60 f
  memory0/dataMem/c0/U9/Y (AND2X2)                        0.03       0.63 f
  memory0/dataMem/c0/U125/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U113/Y (BUFX2)                          0.04       0.74 r
  memory0/dataMem/U93/Y (AND2X2)                          0.03       0.77 r
  memory0/dataMem/U94/Y (INVX1)                           0.02       0.79 f
  memory0/dataMem/U55/Y (MUX2X1)                          0.04       0.82 r
  memory0/dataMem/U187/Y (AND2X2)                         0.03       0.86 r
  memory0/dataMem/U47/Y (MUX2X1)                          0.02       0.88 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.88 f
  memory0/dataMem/c1/U33/Y (AND2X2)                       0.04       0.92 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.92 f
  memory0/dataMem/c1/mem_tg/U8/Y (INVX1)                  0.00       0.91 r
  memory0/dataMem/c1/mem_tg/U9/Y (AND2X2)                 0.04       0.95 r
  memory0/dataMem/c1/mem_tg/U813/Y (AND2X2)               0.04       0.99 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       0.99 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.02 r
  memory0/dataMem/c1/U17/Y (AND2X2)                       0.03       1.05 r
  memory0/dataMem/c1/U19/Y (AND2X2)                       0.03       1.08 r
  memory0/dataMem/c1/U108/Y (INVX1)                       0.02       1.10 f
  memory0/dataMem/c1/U24/Y (OR2X2)                        0.04       1.14 f
  memory0/dataMem/c1/U183/Y (INVX1)                       0.00       1.14 r
  memory0/dataMem/c1/U112/Y (AND2X2)                      0.04       1.17 r
  memory0/dataMem/c1/U12/Y (BUFX2)                        0.03       1.21 r
  memory0/dataMem/c1/U113/Y (INVX1)                       0.02       1.22 f
  memory0/dataMem/c1/U178/Y (OAI21X1)                     0.05       1.27 r
  memory0/dataMem/c1/U124/Y (INVX2)                       0.02       1.30 f
  memory0/dataMem/c1/U22/Y (OR2X2)                        0.04       1.34 f
  memory0/dataMem/c1/U23/Y (INVX1)                        0.01       1.34 r
  memory0/dataMem/c1/mem_w1/write (memc_Size16_2)         0.00       1.34 r
  memory0/dataMem/c1/mem_w1/U201/Y (OR2X2)                0.04       1.39 r
  memory0/dataMem/c1/mem_w1/U134/Y (INVX2)                0.03       1.42 f
  memory0/dataMem/c1/mem_w1/U1245/Y (AND2X2)              0.04       1.46 f
  memory0/dataMem/c1/mem_w1/data_out<1> (memc_Size16_2)
                                                          0.00       1.46 f
  memory0/dataMem/c1/U151/Y (AOI22X1)                     0.02       1.48 r
  memory0/dataMem/c1/U76/Y (BUFX2)                        0.03       1.51 r
  memory0/dataMem/c1/U39/Y (AND2X2)                       0.03       1.54 r
  memory0/dataMem/c1/U40/Y (INVX1)                        0.01       1.56 f
  memory0/dataMem/c1/data_out<1> (cache_cache_id2_0)      0.00       1.56 f
  memory0/dataMem/U208/Y (INVX1)                          0.00       1.56 r
  memory0/dataMem/U219/Y (MUX2X1)                         0.03       1.59 f
  memory0/dataMem/DataOut<1> (mem_system_0)               0.00       1.59 f
  memory0/readData<1> (memory)                            0.00       1.59 f
  regMemWB0/readData_in<1> (regMemWB)                     0.00       1.59 f
  regMemWB0/dff2/in<1> (dff_16bit_13)                     0.00       1.59 f
  regMemWB0/dff2/mod16/in1<1> (mux2_1_16bit_16)           0.00       1.59 f
  regMemWB0/dff2/mod16/mux1/InB (mux2_1_1068)             0.00       1.59 f
  regMemWB0/dff2/mod16/mux1/U4/Y (INVX1)                  0.01       1.60 r
  regMemWB0/dff2/mod16/mux1/U3/Y (MUX2X1)                 0.02       1.61 f
  regMemWB0/dff2/mod16/mux1/Out (mux2_1_1068)             0.00       1.61 f
  regMemWB0/dff2/mod16/out<1> (mux2_1_16bit_16)           0.00       1.61 f
  regMemWB0/dff2/mod1/d (dff_678)                         0.00       1.61 f
  regMemWB0/dff2/mod1/U3/Y (AND2X2)                       0.03       1.65 f
  regMemWB0/dff2/mod1/state_reg/D (DFFPOSX1)              0.00       1.65 f
  data arrival time                                                  1.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  regMemWB0/dff2/mod1/state_reg/CLK (DFFPOSX1)            0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.70


  Startpoint: memory0/dataMem/state_reg/state_flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regMemWB0/dff2/mod3/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[2]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[2]/state_reg/Q (DFFPOSX1)
                                                          0.10       0.10 f
  memory0/dataMem/state_reg/state_flops[2]/q (dff_537)
                                                          0.00       0.10 f
  memory0/dataMem/state_reg/state<2> (statereg_0)         0.00       0.10 f
  memory0/dataMem/U49/Y (INVX1)                           0.00       0.11 r
  memory0/dataMem/U23/Y (INVX1)                           0.02       0.13 f
  memory0/dataMem/fsm_logic/state<2> (statelogic_0)       0.00       0.13 f
  memory0/dataMem/fsm_logic/U35/Y (INVX1)                 0.01       0.14 r
  memory0/dataMem/fsm_logic/U60/Y (AND2X2)                0.04       0.18 r
  memory0/dataMem/fsm_logic/U41/Y (OR2X2)                 0.04       0.22 r
  memory0/dataMem/fsm_logic/U128/Y (INVX1)                0.02       0.24 f
  memory0/dataMem/fsm_logic/U169/Y (NAND3X1)              0.03       0.27 r
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.27 r
  memory0/dataMem/U111/Y (BUFX2)                          0.04       0.31 r
  memory0/dataMem/U229/Y (AND2X2)                         0.04       0.34 r
  memory0/dataMem/U133/Y (NAND2X1)                        0.01       0.36 f
  memory0/dataMem/U110/Y (BUFX2)                          0.03       0.39 f
  memory0/dataMem/U132/Y (NAND3X1)                        0.03       0.42 r
  memory0/dataMem/U108/Y (BUFX2)                          0.04       0.46 r
  memory0/dataMem/U276/Y (OAI21X1)                        0.02       0.47 f
  memory0/dataMem/U89/Y (OR2X2)                           0.04       0.51 f
  memory0/dataMem/U90/Y (INVX1)                           0.00       0.51 r
  memory0/dataMem/U279/Y (AOI21X1)                        0.02       0.53 f
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.53 f
  memory0/dataMem/c0/U33/Y (BUFX2)                        0.04       0.57 f
  memory0/dataMem/c0/U36/Y (AND2X2)                       0.03       0.60 f
  memory0/dataMem/c0/U9/Y (AND2X2)                        0.03       0.63 f
  memory0/dataMem/c0/U125/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U113/Y (BUFX2)                          0.04       0.74 r
  memory0/dataMem/U93/Y (AND2X2)                          0.03       0.77 r
  memory0/dataMem/U94/Y (INVX1)                           0.02       0.79 f
  memory0/dataMem/U55/Y (MUX2X1)                          0.04       0.82 r
  memory0/dataMem/U187/Y (AND2X2)                         0.03       0.86 r
  memory0/dataMem/U47/Y (MUX2X1)                          0.02       0.88 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.88 f
  memory0/dataMem/c1/U33/Y (AND2X2)                       0.04       0.92 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.92 f
  memory0/dataMem/c1/mem_tg/U8/Y (INVX1)                  0.00       0.91 r
  memory0/dataMem/c1/mem_tg/U9/Y (AND2X2)                 0.04       0.95 r
  memory0/dataMem/c1/mem_tg/U813/Y (AND2X2)               0.04       0.99 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       0.99 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.02 r
  memory0/dataMem/c1/U17/Y (AND2X2)                       0.03       1.05 r
  memory0/dataMem/c1/U19/Y (AND2X2)                       0.03       1.08 r
  memory0/dataMem/c1/U108/Y (INVX1)                       0.02       1.10 f
  memory0/dataMem/c1/U24/Y (OR2X2)                        0.04       1.14 f
  memory0/dataMem/c1/U183/Y (INVX1)                       0.00       1.14 r
  memory0/dataMem/c1/U112/Y (AND2X2)                      0.04       1.17 r
  memory0/dataMem/c1/U12/Y (BUFX2)                        0.03       1.21 r
  memory0/dataMem/c1/U113/Y (INVX1)                       0.02       1.22 f
  memory0/dataMem/c1/U178/Y (OAI21X1)                     0.05       1.27 r
  memory0/dataMem/c1/U124/Y (INVX2)                       0.02       1.30 f
  memory0/dataMem/c1/U22/Y (OR2X2)                        0.04       1.34 f
  memory0/dataMem/c1/U23/Y (INVX1)                        0.01       1.34 r
  memory0/dataMem/c1/mem_w1/write (memc_Size16_2)         0.00       1.34 r
  memory0/dataMem/c1/mem_w1/U201/Y (OR2X2)                0.04       1.39 r
  memory0/dataMem/c1/mem_w1/U134/Y (INVX2)                0.03       1.42 f
  memory0/dataMem/c1/mem_w1/U1247/Y (AND2X2)              0.04       1.46 f
  memory0/dataMem/c1/mem_w1/data_out<3> (memc_Size16_2)
                                                          0.00       1.46 f
  memory0/dataMem/c1/U150/Y (AOI22X1)                     0.02       1.48 r
  memory0/dataMem/c1/U75/Y (BUFX2)                        0.03       1.51 r
  memory0/dataMem/c1/U43/Y (AND2X2)                       0.03       1.54 r
  memory0/dataMem/c1/U44/Y (INVX1)                        0.01       1.56 f
  memory0/dataMem/c1/data_out<3> (cache_cache_id2_0)      0.00       1.56 f
  memory0/dataMem/U207/Y (INVX1)                          0.00       1.56 r
  memory0/dataMem/U218/Y (MUX2X1)                         0.03       1.59 f
  memory0/dataMem/DataOut<3> (mem_system_0)               0.00       1.59 f
  memory0/readData<3> (memory)                            0.00       1.59 f
  regMemWB0/readData_in<3> (regMemWB)                     0.00       1.59 f
  regMemWB0/dff2/in<3> (dff_16bit_13)                     0.00       1.59 f
  regMemWB0/dff2/mod16/in1<3> (mux2_1_16bit_16)           0.00       1.59 f
  regMemWB0/dff2/mod16/mux3/InB (mux2_1_1066)             0.00       1.59 f
  regMemWB0/dff2/mod16/mux3/U4/Y (INVX1)                  0.01       1.60 r
  regMemWB0/dff2/mod16/mux3/U3/Y (MUX2X1)                 0.02       1.61 f
  regMemWB0/dff2/mod16/mux3/Out (mux2_1_1066)             0.00       1.61 f
  regMemWB0/dff2/mod16/out<3> (mux2_1_16bit_16)           0.00       1.61 f
  regMemWB0/dff2/mod3/d (dff_676)                         0.00       1.61 f
  regMemWB0/dff2/mod3/U3/Y (AND2X2)                       0.03       1.65 f
  regMemWB0/dff2/mod3/state_reg/D (DFFPOSX1)              0.00       1.65 f
  data arrival time                                                  1.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  regMemWB0/dff2/mod3/state_reg/CLK (DFFPOSX1)            0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.70


  Startpoint: memory0/dataMem/state_reg/state_flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regMemWB0/dff2/mod6/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[2]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[2]/state_reg/Q (DFFPOSX1)
                                                          0.10       0.10 f
  memory0/dataMem/state_reg/state_flops[2]/q (dff_537)
                                                          0.00       0.10 f
  memory0/dataMem/state_reg/state<2> (statereg_0)         0.00       0.10 f
  memory0/dataMem/U49/Y (INVX1)                           0.00       0.11 r
  memory0/dataMem/U23/Y (INVX1)                           0.02       0.13 f
  memory0/dataMem/fsm_logic/state<2> (statelogic_0)       0.00       0.13 f
  memory0/dataMem/fsm_logic/U35/Y (INVX1)                 0.01       0.14 r
  memory0/dataMem/fsm_logic/U60/Y (AND2X2)                0.04       0.18 r
  memory0/dataMem/fsm_logic/U41/Y (OR2X2)                 0.04       0.22 r
  memory0/dataMem/fsm_logic/U128/Y (INVX1)                0.02       0.24 f
  memory0/dataMem/fsm_logic/U169/Y (NAND3X1)              0.03       0.27 r
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.27 r
  memory0/dataMem/U111/Y (BUFX2)                          0.04       0.31 r
  memory0/dataMem/U229/Y (AND2X2)                         0.04       0.34 r
  memory0/dataMem/U133/Y (NAND2X1)                        0.01       0.36 f
  memory0/dataMem/U110/Y (BUFX2)                          0.03       0.39 f
  memory0/dataMem/U132/Y (NAND3X1)                        0.03       0.42 r
  memory0/dataMem/U108/Y (BUFX2)                          0.04       0.46 r
  memory0/dataMem/U276/Y (OAI21X1)                        0.02       0.47 f
  memory0/dataMem/U89/Y (OR2X2)                           0.04       0.51 f
  memory0/dataMem/U90/Y (INVX1)                           0.00       0.51 r
  memory0/dataMem/U279/Y (AOI21X1)                        0.02       0.53 f
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.53 f
  memory0/dataMem/c0/U33/Y (BUFX2)                        0.04       0.57 f
  memory0/dataMem/c0/U36/Y (AND2X2)                       0.03       0.60 f
  memory0/dataMem/c0/U9/Y (AND2X2)                        0.03       0.63 f
  memory0/dataMem/c0/U125/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U113/Y (BUFX2)                          0.04       0.74 r
  memory0/dataMem/U93/Y (AND2X2)                          0.03       0.77 r
  memory0/dataMem/U94/Y (INVX1)                           0.02       0.79 f
  memory0/dataMem/U55/Y (MUX2X1)                          0.04       0.82 r
  memory0/dataMem/U187/Y (AND2X2)                         0.03       0.86 r
  memory0/dataMem/U47/Y (MUX2X1)                          0.02       0.88 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.88 f
  memory0/dataMem/c1/U33/Y (AND2X2)                       0.04       0.92 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.92 f
  memory0/dataMem/c1/mem_tg/U8/Y (INVX1)                  0.00       0.91 r
  memory0/dataMem/c1/mem_tg/U9/Y (AND2X2)                 0.04       0.95 r
  memory0/dataMem/c1/mem_tg/U813/Y (AND2X2)               0.04       0.99 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       0.99 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.02 r
  memory0/dataMem/c1/U17/Y (AND2X2)                       0.03       1.05 r
  memory0/dataMem/c1/U19/Y (AND2X2)                       0.03       1.08 r
  memory0/dataMem/c1/U108/Y (INVX1)                       0.02       1.10 f
  memory0/dataMem/c1/U24/Y (OR2X2)                        0.04       1.14 f
  memory0/dataMem/c1/U183/Y (INVX1)                       0.00       1.14 r
  memory0/dataMem/c1/U112/Y (AND2X2)                      0.04       1.17 r
  memory0/dataMem/c1/U12/Y (BUFX2)                        0.03       1.21 r
  memory0/dataMem/c1/U113/Y (INVX1)                       0.02       1.22 f
  memory0/dataMem/c1/U178/Y (OAI21X1)                     0.05       1.27 r
  memory0/dataMem/c1/U124/Y (INVX2)                       0.02       1.30 f
  memory0/dataMem/c1/U22/Y (OR2X2)                        0.04       1.34 f
  memory0/dataMem/c1/U23/Y (INVX1)                        0.01       1.34 r
  memory0/dataMem/c1/mem_w1/write (memc_Size16_2)         0.00       1.34 r
  memory0/dataMem/c1/mem_w1/U201/Y (OR2X2)                0.04       1.39 r
  memory0/dataMem/c1/mem_w1/U134/Y (INVX2)                0.03       1.42 f
  memory0/dataMem/c1/mem_w1/U1250/Y (AND2X2)              0.04       1.46 f
  memory0/dataMem/c1/mem_w1/data_out<6> (memc_Size16_2)
                                                          0.00       1.46 f
  memory0/dataMem/c1/U159/Y (AOI22X1)                     0.02       1.48 r
  memory0/dataMem/c1/U84/Y (BUFX2)                        0.03       1.51 r
  memory0/dataMem/c1/U49/Y (AND2X2)                       0.03       1.54 r
  memory0/dataMem/c1/U50/Y (INVX1)                        0.01       1.56 f
  memory0/dataMem/c1/data_out<6> (cache_cache_id2_0)      0.00       1.56 f
  memory0/dataMem/U216/Y (INVX1)                          0.00       1.56 r
  memory0/dataMem/U224/Y (MUX2X1)                         0.03       1.59 f
  memory0/dataMem/DataOut<6> (mem_system_0)               0.00       1.59 f
  memory0/readData<6> (memory)                            0.00       1.59 f
  regMemWB0/readData_in<6> (regMemWB)                     0.00       1.59 f
  regMemWB0/dff2/in<6> (dff_16bit_13)                     0.00       1.59 f
  regMemWB0/dff2/mod16/in1<6> (mux2_1_16bit_16)           0.00       1.59 f
  regMemWB0/dff2/mod16/mux6/InB (mux2_1_1063)             0.00       1.59 f
  regMemWB0/dff2/mod16/mux6/U4/Y (INVX1)                  0.01       1.60 r
  regMemWB0/dff2/mod16/mux6/U3/Y (MUX2X1)                 0.02       1.61 f
  regMemWB0/dff2/mod16/mux6/Out (mux2_1_1063)             0.00       1.61 f
  regMemWB0/dff2/mod16/out<6> (mux2_1_16bit_16)           0.00       1.61 f
  regMemWB0/dff2/mod6/d (dff_673)                         0.00       1.61 f
  regMemWB0/dff2/mod6/U3/Y (AND2X2)                       0.03       1.65 f
  regMemWB0/dff2/mod6/state_reg/D (DFFPOSX1)              0.00       1.65 f
  data arrival time                                                  1.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  regMemWB0/dff2/mod6/state_reg/CLK (DFFPOSX1)            0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.70


  Startpoint: memory0/dataMem/state_reg/state_flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regMemWB0/dff2/mod8/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[2]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[2]/state_reg/Q (DFFPOSX1)
                                                          0.10       0.10 f
  memory0/dataMem/state_reg/state_flops[2]/q (dff_537)
                                                          0.00       0.10 f
  memory0/dataMem/state_reg/state<2> (statereg_0)         0.00       0.10 f
  memory0/dataMem/U49/Y (INVX1)                           0.00       0.11 r
  memory0/dataMem/U23/Y (INVX1)                           0.02       0.13 f
  memory0/dataMem/fsm_logic/state<2> (statelogic_0)       0.00       0.13 f
  memory0/dataMem/fsm_logic/U35/Y (INVX1)                 0.01       0.14 r
  memory0/dataMem/fsm_logic/U60/Y (AND2X2)                0.04       0.18 r
  memory0/dataMem/fsm_logic/U41/Y (OR2X2)                 0.04       0.22 r
  memory0/dataMem/fsm_logic/U128/Y (INVX1)                0.02       0.24 f
  memory0/dataMem/fsm_logic/U169/Y (NAND3X1)              0.03       0.27 r
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.27 r
  memory0/dataMem/U111/Y (BUFX2)                          0.04       0.31 r
  memory0/dataMem/U229/Y (AND2X2)                         0.04       0.34 r
  memory0/dataMem/U133/Y (NAND2X1)                        0.01       0.36 f
  memory0/dataMem/U110/Y (BUFX2)                          0.03       0.39 f
  memory0/dataMem/U132/Y (NAND3X1)                        0.03       0.42 r
  memory0/dataMem/U108/Y (BUFX2)                          0.04       0.46 r
  memory0/dataMem/U276/Y (OAI21X1)                        0.02       0.47 f
  memory0/dataMem/U89/Y (OR2X2)                           0.04       0.51 f
  memory0/dataMem/U90/Y (INVX1)                           0.00       0.51 r
  memory0/dataMem/U279/Y (AOI21X1)                        0.02       0.53 f
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.53 f
  memory0/dataMem/c0/U33/Y (BUFX2)                        0.04       0.57 f
  memory0/dataMem/c0/U36/Y (AND2X2)                       0.03       0.60 f
  memory0/dataMem/c0/U9/Y (AND2X2)                        0.03       0.63 f
  memory0/dataMem/c0/U125/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U113/Y (BUFX2)                          0.04       0.74 r
  memory0/dataMem/U93/Y (AND2X2)                          0.03       0.77 r
  memory0/dataMem/U94/Y (INVX1)                           0.02       0.79 f
  memory0/dataMem/U55/Y (MUX2X1)                          0.04       0.82 r
  memory0/dataMem/U187/Y (AND2X2)                         0.03       0.86 r
  memory0/dataMem/U47/Y (MUX2X1)                          0.02       0.88 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.88 f
  memory0/dataMem/c1/U33/Y (AND2X2)                       0.04       0.92 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.92 f
  memory0/dataMem/c1/mem_tg/U8/Y (INVX1)                  0.00       0.91 r
  memory0/dataMem/c1/mem_tg/U9/Y (AND2X2)                 0.04       0.95 r
  memory0/dataMem/c1/mem_tg/U813/Y (AND2X2)               0.04       0.99 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       0.99 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.02 r
  memory0/dataMem/c1/U17/Y (AND2X2)                       0.03       1.05 r
  memory0/dataMem/c1/U19/Y (AND2X2)                       0.03       1.08 r
  memory0/dataMem/c1/U108/Y (INVX1)                       0.02       1.10 f
  memory0/dataMem/c1/U24/Y (OR2X2)                        0.04       1.14 f
  memory0/dataMem/c1/U183/Y (INVX1)                       0.00       1.14 r
  memory0/dataMem/c1/U112/Y (AND2X2)                      0.04       1.17 r
  memory0/dataMem/c1/U12/Y (BUFX2)                        0.03       1.21 r
  memory0/dataMem/c1/U113/Y (INVX1)                       0.02       1.22 f
  memory0/dataMem/c1/U178/Y (OAI21X1)                     0.05       1.27 r
  memory0/dataMem/c1/U124/Y (INVX2)                       0.02       1.30 f
  memory0/dataMem/c1/U22/Y (OR2X2)                        0.04       1.34 f
  memory0/dataMem/c1/U23/Y (INVX1)                        0.01       1.34 r
  memory0/dataMem/c1/mem_w1/write (memc_Size16_2)         0.00       1.34 r
  memory0/dataMem/c1/mem_w1/U201/Y (OR2X2)                0.04       1.39 r
  memory0/dataMem/c1/mem_w1/U134/Y (INVX2)                0.03       1.42 f
  memory0/dataMem/c1/mem_w1/U1252/Y (AND2X2)              0.04       1.46 f
  memory0/dataMem/c1/mem_w1/data_out<8> (memc_Size16_2)
                                                          0.00       1.46 f
  memory0/dataMem/c1/U157/Y (AOI22X1)                     0.02       1.48 r
  memory0/dataMem/c1/U82/Y (BUFX2)                        0.03       1.51 r
  memory0/dataMem/c1/U53/Y (AND2X2)                       0.03       1.54 r
  memory0/dataMem/c1/U54/Y (INVX1)                        0.01       1.56 f
  memory0/dataMem/c1/data_out<8> (cache_cache_id2_0)      0.00       1.56 f
  memory0/dataMem/U215/Y (INVX1)                          0.00       1.56 r
  memory0/dataMem/U223/Y (MUX2X1)                         0.03       1.59 f
  memory0/dataMem/DataOut<8> (mem_system_0)               0.00       1.59 f
  memory0/readData<8> (memory)                            0.00       1.59 f
  regMemWB0/readData_in<8> (regMemWB)                     0.00       1.59 f
  regMemWB0/dff2/in<8> (dff_16bit_13)                     0.00       1.59 f
  regMemWB0/dff2/mod16/in1<8> (mux2_1_16bit_16)           0.00       1.59 f
  regMemWB0/dff2/mod16/mux8/InB (mux2_1_1061)             0.00       1.59 f
  regMemWB0/dff2/mod16/mux8/U4/Y (INVX1)                  0.01       1.60 r
  regMemWB0/dff2/mod16/mux8/U3/Y (MUX2X1)                 0.02       1.61 f
  regMemWB0/dff2/mod16/mux8/Out (mux2_1_1061)             0.00       1.61 f
  regMemWB0/dff2/mod16/out<8> (mux2_1_16bit_16)           0.00       1.61 f
  regMemWB0/dff2/mod8/d (dff_671)                         0.00       1.61 f
  regMemWB0/dff2/mod8/U3/Y (AND2X2)                       0.03       1.65 f
  regMemWB0/dff2/mod8/state_reg/D (DFFPOSX1)              0.00       1.65 f
  data arrival time                                                  1.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  regMemWB0/dff2/mod8/state_reg/CLK (DFFPOSX1)            0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.70


  Startpoint: memory0/dataMem/state_reg/state_flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regMemWB0/dff2/mod10/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[2]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[2]/state_reg/Q (DFFPOSX1)
                                                          0.10       0.10 f
  memory0/dataMem/state_reg/state_flops[2]/q (dff_537)
                                                          0.00       0.10 f
  memory0/dataMem/state_reg/state<2> (statereg_0)         0.00       0.10 f
  memory0/dataMem/U49/Y (INVX1)                           0.00       0.11 r
  memory0/dataMem/U23/Y (INVX1)                           0.02       0.13 f
  memory0/dataMem/fsm_logic/state<2> (statelogic_0)       0.00       0.13 f
  memory0/dataMem/fsm_logic/U35/Y (INVX1)                 0.01       0.14 r
  memory0/dataMem/fsm_logic/U60/Y (AND2X2)                0.04       0.18 r
  memory0/dataMem/fsm_logic/U41/Y (OR2X2)                 0.04       0.22 r
  memory0/dataMem/fsm_logic/U128/Y (INVX1)                0.02       0.24 f
  memory0/dataMem/fsm_logic/U169/Y (NAND3X1)              0.03       0.27 r
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.27 r
  memory0/dataMem/U111/Y (BUFX2)                          0.04       0.31 r
  memory0/dataMem/U229/Y (AND2X2)                         0.04       0.34 r
  memory0/dataMem/U133/Y (NAND2X1)                        0.01       0.36 f
  memory0/dataMem/U110/Y (BUFX2)                          0.03       0.39 f
  memory0/dataMem/U132/Y (NAND3X1)                        0.03       0.42 r
  memory0/dataMem/U108/Y (BUFX2)                          0.04       0.46 r
  memory0/dataMem/U276/Y (OAI21X1)                        0.02       0.47 f
  memory0/dataMem/U89/Y (OR2X2)                           0.04       0.51 f
  memory0/dataMem/U90/Y (INVX1)                           0.00       0.51 r
  memory0/dataMem/U279/Y (AOI21X1)                        0.02       0.53 f
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.53 f
  memory0/dataMem/c0/U33/Y (BUFX2)                        0.04       0.57 f
  memory0/dataMem/c0/U36/Y (AND2X2)                       0.03       0.60 f
  memory0/dataMem/c0/U9/Y (AND2X2)                        0.03       0.63 f
  memory0/dataMem/c0/U125/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U113/Y (BUFX2)                          0.04       0.74 r
  memory0/dataMem/U93/Y (AND2X2)                          0.03       0.77 r
  memory0/dataMem/U94/Y (INVX1)                           0.02       0.79 f
  memory0/dataMem/U55/Y (MUX2X1)                          0.04       0.82 r
  memory0/dataMem/U187/Y (AND2X2)                         0.03       0.86 r
  memory0/dataMem/U47/Y (MUX2X1)                          0.02       0.88 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.88 f
  memory0/dataMem/c1/U33/Y (AND2X2)                       0.04       0.92 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.92 f
  memory0/dataMem/c1/mem_tg/U8/Y (INVX1)                  0.00       0.91 r
  memory0/dataMem/c1/mem_tg/U9/Y (AND2X2)                 0.04       0.95 r
  memory0/dataMem/c1/mem_tg/U813/Y (AND2X2)               0.04       0.99 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       0.99 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.02 r
  memory0/dataMem/c1/U17/Y (AND2X2)                       0.03       1.05 r
  memory0/dataMem/c1/U19/Y (AND2X2)                       0.03       1.08 r
  memory0/dataMem/c1/U108/Y (INVX1)                       0.02       1.10 f
  memory0/dataMem/c1/U24/Y (OR2X2)                        0.04       1.14 f
  memory0/dataMem/c1/U183/Y (INVX1)                       0.00       1.14 r
  memory0/dataMem/c1/U112/Y (AND2X2)                      0.04       1.17 r
  memory0/dataMem/c1/U12/Y (BUFX2)                        0.03       1.21 r
  memory0/dataMem/c1/U113/Y (INVX1)                       0.02       1.22 f
  memory0/dataMem/c1/U178/Y (OAI21X1)                     0.05       1.27 r
  memory0/dataMem/c1/U124/Y (INVX2)                       0.02       1.30 f
  memory0/dataMem/c1/U22/Y (OR2X2)                        0.04       1.34 f
  memory0/dataMem/c1/U23/Y (INVX1)                        0.01       1.34 r
  memory0/dataMem/c1/mem_w1/write (memc_Size16_2)         0.00       1.34 r
  memory0/dataMem/c1/mem_w1/U201/Y (OR2X2)                0.04       1.39 r
  memory0/dataMem/c1/mem_w1/U134/Y (INVX2)                0.03       1.42 f
  memory0/dataMem/c1/mem_w1/U1254/Y (AND2X2)              0.04       1.46 f
  memory0/dataMem/c1/mem_w1/data_out<10> (memc_Size16_2)
                                                          0.00       1.46 f
  memory0/dataMem/c1/U156/Y (AOI22X1)                     0.02       1.48 r
  memory0/dataMem/c1/U81/Y (BUFX2)                        0.03       1.51 r
  memory0/dataMem/c1/U57/Y (AND2X2)                       0.03       1.54 r
  memory0/dataMem/c1/U58/Y (INVX1)                        0.01       1.56 f
  memory0/dataMem/c1/data_out<10> (cache_cache_id2_0)     0.00       1.56 f
  memory0/dataMem/U214/Y (INVX1)                          0.00       1.56 r
  memory0/dataMem/U222/Y (MUX2X1)                         0.03       1.59 f
  memory0/dataMem/DataOut<10> (mem_system_0)              0.00       1.59 f
  memory0/readData<10> (memory)                           0.00       1.59 f
  regMemWB0/readData_in<10> (regMemWB)                    0.00       1.59 f
  regMemWB0/dff2/in<10> (dff_16bit_13)                    0.00       1.59 f
  regMemWB0/dff2/mod16/in1<10> (mux2_1_16bit_16)          0.00       1.59 f
  regMemWB0/dff2/mod16/mux10/InB (mux2_1_1059)            0.00       1.59 f
  regMemWB0/dff2/mod16/mux10/U4/Y (INVX1)                 0.01       1.60 r
  regMemWB0/dff2/mod16/mux10/U3/Y (MUX2X1)                0.02       1.61 f
  regMemWB0/dff2/mod16/mux10/Out (mux2_1_1059)            0.00       1.61 f
  regMemWB0/dff2/mod16/out<10> (mux2_1_16bit_16)          0.00       1.61 f
  regMemWB0/dff2/mod10/d (dff_669)                        0.00       1.61 f
  regMemWB0/dff2/mod10/U3/Y (AND2X2)                      0.03       1.65 f
  regMemWB0/dff2/mod10/state_reg/D (DFFPOSX1)             0.00       1.65 f
  data arrival time                                                  1.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  regMemWB0/dff2/mod10/state_reg/CLK (DFFPOSX1)           0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.70


  Startpoint: memory0/dataMem/state_reg/state_flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regMemWB0/dff2/mod13/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[2]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[2]/state_reg/Q (DFFPOSX1)
                                                          0.10       0.10 f
  memory0/dataMem/state_reg/state_flops[2]/q (dff_537)
                                                          0.00       0.10 f
  memory0/dataMem/state_reg/state<2> (statereg_0)         0.00       0.10 f
  memory0/dataMem/U49/Y (INVX1)                           0.00       0.11 r
  memory0/dataMem/U23/Y (INVX1)                           0.02       0.13 f
  memory0/dataMem/fsm_logic/state<2> (statelogic_0)       0.00       0.13 f
  memory0/dataMem/fsm_logic/U35/Y (INVX1)                 0.01       0.14 r
  memory0/dataMem/fsm_logic/U60/Y (AND2X2)                0.04       0.18 r
  memory0/dataMem/fsm_logic/U41/Y (OR2X2)                 0.04       0.22 r
  memory0/dataMem/fsm_logic/U128/Y (INVX1)                0.02       0.24 f
  memory0/dataMem/fsm_logic/U169/Y (NAND3X1)              0.03       0.27 r
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.27 r
  memory0/dataMem/U111/Y (BUFX2)                          0.04       0.31 r
  memory0/dataMem/U229/Y (AND2X2)                         0.04       0.34 r
  memory0/dataMem/U133/Y (NAND2X1)                        0.01       0.36 f
  memory0/dataMem/U110/Y (BUFX2)                          0.03       0.39 f
  memory0/dataMem/U132/Y (NAND3X1)                        0.03       0.42 r
  memory0/dataMem/U108/Y (BUFX2)                          0.04       0.46 r
  memory0/dataMem/U276/Y (OAI21X1)                        0.02       0.47 f
  memory0/dataMem/U89/Y (OR2X2)                           0.04       0.51 f
  memory0/dataMem/U90/Y (INVX1)                           0.00       0.51 r
  memory0/dataMem/U279/Y (AOI21X1)                        0.02       0.53 f
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.53 f
  memory0/dataMem/c0/U33/Y (BUFX2)                        0.04       0.57 f
  memory0/dataMem/c0/U36/Y (AND2X2)                       0.03       0.60 f
  memory0/dataMem/c0/U9/Y (AND2X2)                        0.03       0.63 f
  memory0/dataMem/c0/U125/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U113/Y (BUFX2)                          0.04       0.74 r
  memory0/dataMem/U93/Y (AND2X2)                          0.03       0.77 r
  memory0/dataMem/U94/Y (INVX1)                           0.02       0.79 f
  memory0/dataMem/U55/Y (MUX2X1)                          0.04       0.82 r
  memory0/dataMem/U187/Y (AND2X2)                         0.03       0.86 r
  memory0/dataMem/U47/Y (MUX2X1)                          0.02       0.88 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.88 f
  memory0/dataMem/c1/U33/Y (AND2X2)                       0.04       0.92 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.92 f
  memory0/dataMem/c1/mem_tg/U8/Y (INVX1)                  0.00       0.91 r
  memory0/dataMem/c1/mem_tg/U9/Y (AND2X2)                 0.04       0.95 r
  memory0/dataMem/c1/mem_tg/U813/Y (AND2X2)               0.04       0.99 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       0.99 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.02 r
  memory0/dataMem/c1/U17/Y (AND2X2)                       0.03       1.05 r
  memory0/dataMem/c1/U19/Y (AND2X2)                       0.03       1.08 r
  memory0/dataMem/c1/U108/Y (INVX1)                       0.02       1.10 f
  memory0/dataMem/c1/U24/Y (OR2X2)                        0.04       1.14 f
  memory0/dataMem/c1/U183/Y (INVX1)                       0.00       1.14 r
  memory0/dataMem/c1/U112/Y (AND2X2)                      0.04       1.17 r
  memory0/dataMem/c1/U12/Y (BUFX2)                        0.03       1.21 r
  memory0/dataMem/c1/U113/Y (INVX1)                       0.02       1.22 f
  memory0/dataMem/c1/U178/Y (OAI21X1)                     0.05       1.27 r
  memory0/dataMem/c1/U124/Y (INVX2)                       0.02       1.30 f
  memory0/dataMem/c1/U22/Y (OR2X2)                        0.04       1.34 f
  memory0/dataMem/c1/U23/Y (INVX1)                        0.01       1.34 r
  memory0/dataMem/c1/mem_w1/write (memc_Size16_2)         0.00       1.34 r
  memory0/dataMem/c1/mem_w1/U201/Y (OR2X2)                0.04       1.39 r
  memory0/dataMem/c1/mem_w1/U134/Y (INVX2)                0.03       1.42 f
  memory0/dataMem/c1/mem_w1/U1257/Y (AND2X2)              0.04       1.46 f
  memory0/dataMem/c1/mem_w1/data_out<13> (memc_Size16_2)
                                                          0.00       1.46 f
  memory0/dataMem/c1/U154/Y (AOI22X1)                     0.02       1.48 r
  memory0/dataMem/c1/U79/Y (BUFX2)                        0.03       1.51 r
  memory0/dataMem/c1/U63/Y (AND2X2)                       0.03       1.54 r
  memory0/dataMem/c1/U64/Y (INVX1)                        0.01       1.56 f
  memory0/dataMem/c1/data_out<13> (cache_cache_id2_0)     0.00       1.56 f
  memory0/dataMem/U211/Y (INVX1)                          0.00       1.56 r
  memory0/dataMem/U238/Y (MUX2X1)                         0.03       1.59 f
  memory0/dataMem/DataOut<13> (mem_system_0)              0.00       1.59 f
  memory0/readData<13> (memory)                           0.00       1.59 f
  regMemWB0/readData_in<13> (regMemWB)                    0.00       1.59 f
  regMemWB0/dff2/in<13> (dff_16bit_13)                    0.00       1.59 f
  regMemWB0/dff2/mod16/in1<13> (mux2_1_16bit_16)          0.00       1.59 f
  regMemWB0/dff2/mod16/mux13/InB (mux2_1_1056)            0.00       1.59 f
  regMemWB0/dff2/mod16/mux13/U4/Y (INVX1)                 0.01       1.60 r
  regMemWB0/dff2/mod16/mux13/U3/Y (MUX2X1)                0.02       1.61 f
  regMemWB0/dff2/mod16/mux13/Out (mux2_1_1056)            0.00       1.61 f
  regMemWB0/dff2/mod16/out<13> (mux2_1_16bit_16)          0.00       1.61 f
  regMemWB0/dff2/mod13/d (dff_666)                        0.00       1.61 f
  regMemWB0/dff2/mod13/U3/Y (AND2X2)                      0.03       1.65 f
  regMemWB0/dff2/mod13/state_reg/D (DFFPOSX1)             0.00       1.65 f
  data arrival time                                                  1.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  regMemWB0/dff2/mod13/state_reg/CLK (DFFPOSX1)           0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.70


  Startpoint: memory0/dataMem/state_reg/state_flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regMemWB0/dff2/mod14/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[2]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[2]/state_reg/Q (DFFPOSX1)
                                                          0.10       0.10 f
  memory0/dataMem/state_reg/state_flops[2]/q (dff_537)
                                                          0.00       0.10 f
  memory0/dataMem/state_reg/state<2> (statereg_0)         0.00       0.10 f
  memory0/dataMem/U49/Y (INVX1)                           0.00       0.11 r
  memory0/dataMem/U23/Y (INVX1)                           0.02       0.13 f
  memory0/dataMem/fsm_logic/state<2> (statelogic_0)       0.00       0.13 f
  memory0/dataMem/fsm_logic/U35/Y (INVX1)                 0.01       0.14 r
  memory0/dataMem/fsm_logic/U60/Y (AND2X2)                0.04       0.18 r
  memory0/dataMem/fsm_logic/U41/Y (OR2X2)                 0.04       0.22 r
  memory0/dataMem/fsm_logic/U128/Y (INVX1)                0.02       0.24 f
  memory0/dataMem/fsm_logic/U169/Y (NAND3X1)              0.03       0.27 r
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.27 r
  memory0/dataMem/U111/Y (BUFX2)                          0.04       0.31 r
  memory0/dataMem/U229/Y (AND2X2)                         0.04       0.34 r
  memory0/dataMem/U133/Y (NAND2X1)                        0.01       0.36 f
  memory0/dataMem/U110/Y (BUFX2)                          0.03       0.39 f
  memory0/dataMem/U132/Y (NAND3X1)                        0.03       0.42 r
  memory0/dataMem/U108/Y (BUFX2)                          0.04       0.46 r
  memory0/dataMem/U276/Y (OAI21X1)                        0.02       0.47 f
  memory0/dataMem/U89/Y (OR2X2)                           0.04       0.51 f
  memory0/dataMem/U90/Y (INVX1)                           0.00       0.51 r
  memory0/dataMem/U279/Y (AOI21X1)                        0.02       0.53 f
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.53 f
  memory0/dataMem/c0/U33/Y (BUFX2)                        0.04       0.57 f
  memory0/dataMem/c0/U36/Y (AND2X2)                       0.03       0.60 f
  memory0/dataMem/c0/U9/Y (AND2X2)                        0.03       0.63 f
  memory0/dataMem/c0/U125/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U113/Y (BUFX2)                          0.04       0.74 r
  memory0/dataMem/U93/Y (AND2X2)                          0.03       0.77 r
  memory0/dataMem/U94/Y (INVX1)                           0.02       0.79 f
  memory0/dataMem/U55/Y (MUX2X1)                          0.04       0.82 r
  memory0/dataMem/U187/Y (AND2X2)                         0.03       0.86 r
  memory0/dataMem/U47/Y (MUX2X1)                          0.02       0.88 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.88 f
  memory0/dataMem/c1/U33/Y (AND2X2)                       0.04       0.92 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.92 f
  memory0/dataMem/c1/mem_tg/U8/Y (INVX1)                  0.00       0.91 r
  memory0/dataMem/c1/mem_tg/U9/Y (AND2X2)                 0.04       0.95 r
  memory0/dataMem/c1/mem_tg/U813/Y (AND2X2)               0.04       0.99 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       0.99 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.02 r
  memory0/dataMem/c1/U17/Y (AND2X2)                       0.03       1.05 r
  memory0/dataMem/c1/U19/Y (AND2X2)                       0.03       1.08 r
  memory0/dataMem/c1/U108/Y (INVX1)                       0.02       1.10 f
  memory0/dataMem/c1/U24/Y (OR2X2)                        0.04       1.14 f
  memory0/dataMem/c1/U183/Y (INVX1)                       0.00       1.14 r
  memory0/dataMem/c1/U112/Y (AND2X2)                      0.04       1.17 r
  memory0/dataMem/c1/U12/Y (BUFX2)                        0.03       1.21 r
  memory0/dataMem/c1/U113/Y (INVX1)                       0.02       1.22 f
  memory0/dataMem/c1/U178/Y (OAI21X1)                     0.05       1.27 r
  memory0/dataMem/c1/U124/Y (INVX2)                       0.02       1.30 f
  memory0/dataMem/c1/U22/Y (OR2X2)                        0.04       1.34 f
  memory0/dataMem/c1/U23/Y (INVX1)                        0.01       1.34 r
  memory0/dataMem/c1/mem_w1/write (memc_Size16_2)         0.00       1.34 r
  memory0/dataMem/c1/mem_w1/U201/Y (OR2X2)                0.04       1.39 r
  memory0/dataMem/c1/mem_w1/U134/Y (INVX2)                0.03       1.42 f
  memory0/dataMem/c1/mem_w1/U1258/Y (AND2X2)              0.04       1.46 f
  memory0/dataMem/c1/mem_w1/data_out<14> (memc_Size16_2)
                                                          0.00       1.46 f
  memory0/dataMem/c1/U152/Y (AOI22X1)                     0.02       1.48 r
  memory0/dataMem/c1/U77/Y (BUFX2)                        0.03       1.51 r
  memory0/dataMem/c1/U65/Y (AND2X2)                       0.03       1.54 r
  memory0/dataMem/c1/U66/Y (INVX1)                        0.01       1.56 f
  memory0/dataMem/c1/data_out<14> (cache_cache_id2_0)     0.00       1.56 f
  memory0/dataMem/U209/Y (INVX1)                          0.00       1.56 r
  memory0/dataMem/U237/Y (MUX2X1)                         0.03       1.59 f
  memory0/dataMem/DataOut<14> (mem_system_0)              0.00       1.59 f
  memory0/readData<14> (memory)                           0.00       1.59 f
  regMemWB0/readData_in<14> (regMemWB)                    0.00       1.59 f
  regMemWB0/dff2/in<14> (dff_16bit_13)                    0.00       1.59 f
  regMemWB0/dff2/mod16/in1<14> (mux2_1_16bit_16)          0.00       1.59 f
  regMemWB0/dff2/mod16/mux14/InB (mux2_1_1055)            0.00       1.59 f
  regMemWB0/dff2/mod16/mux14/U4/Y (INVX1)                 0.01       1.60 r
  regMemWB0/dff2/mod16/mux14/U3/Y (MUX2X1)                0.02       1.61 f
  regMemWB0/dff2/mod16/mux14/Out (mux2_1_1055)            0.00       1.61 f
  regMemWB0/dff2/mod16/out<14> (mux2_1_16bit_16)          0.00       1.61 f
  regMemWB0/dff2/mod14/d (dff_665)                        0.00       1.61 f
  regMemWB0/dff2/mod14/U3/Y (AND2X2)                      0.03       1.65 f
  regMemWB0/dff2/mod14/state_reg/D (DFFPOSX1)             0.00       1.65 f
  data arrival time                                                  1.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  regMemWB0/dff2/mod14/state_reg/CLK (DFFPOSX1)           0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.70


  Startpoint: regEXMem0/dff8/mod7/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regEXMem0/dff3/mod11/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regEXMem0/dff8/mod7/state_reg/CLK (DFFPOSX1)            0.00 #     0.00 r
  regEXMem0/dff8/mod7/state_reg/Q (DFFPOSX1)              0.11       0.11 f
  regEXMem0/dff8/mod7/q (dff_715)                         0.00       0.11 f
  regEXMem0/dff8/out<7> (dff_16bit_15)                    0.00       0.11 f
  regEXMem0/RegDataSrc_out<0> (regEXMem)                  0.00       0.11 f
  EXMemFwdDataMux/sel<0> (mux8_1_16bit_6)                 0.00       0.11 f
  EXMemFwdDataMux/mux4_1_1/sel<0> (mux4_1_16bit_14)       0.00       0.11 f
  EXMemFwdDataMux/mux4_1_1/U11/Y (INVX1)                  0.01       0.12 r
  EXMemFwdDataMux/mux4_1_1/U10/Y (INVX1)                  0.02       0.13 f
  EXMemFwdDataMux/mux4_1_1/mux0/S<0> (mux4_1_239)         0.00       0.13 f
  EXMemFwdDataMux/mux4_1_1/mux0/mod2/S (mux2_1_1196)      0.00       0.13 f
  EXMemFwdDataMux/mux4_1_1/mux0/mod2/U3/Y (NAND2X1)       0.01       0.15 r
  EXMemFwdDataMux/mux4_1_1/mux0/mod2/U1/Y (AND2X2)        0.03       0.18 r
  EXMemFwdDataMux/mux4_1_1/mux0/mod2/Out (mux2_1_1196)
                                                          0.00       0.18 r
  EXMemFwdDataMux/mux4_1_1/mux0/mod3/InB (mux2_1_1195)
                                                          0.00       0.18 r
  EXMemFwdDataMux/mux4_1_1/mux0/mod3/U2/Y (INVX1)         0.02       0.20 f
  EXMemFwdDataMux/mux4_1_1/mux0/mod3/U3/Y (MUX2X1)        0.04       0.23 r
  EXMemFwdDataMux/mux4_1_1/mux0/mod3/Out (mux2_1_1195)
                                                          0.00       0.23 r
  EXMemFwdDataMux/mux4_1_1/mux0/Out (mux4_1_239)          0.00       0.23 r
  EXMemFwdDataMux/mux4_1_1/out<0> (mux4_1_16bit_14)       0.00       0.23 r
  EXMemFwdDataMux/mux2_1/in0<0> (mux2_1_16bit_47)         0.00       0.23 r
  EXMemFwdDataMux/mux2_1/mux0/InA (mux2_1_1873)           0.00       0.23 r
  EXMemFwdDataMux/mux2_1/mux0/U1/Y (AND2X2)               0.03       0.27 r
  EXMemFwdDataMux/mux2_1/mux0/U7/Y (INVX1)                0.01       0.28 f
  EXMemFwdDataMux/mux2_1/mux0/U4/Y (AND2X2)               0.04       0.32 f
  EXMemFwdDataMux/mux2_1/mux0/U5/Y (INVX1)                0.00       0.32 r
  EXMemFwdDataMux/mux2_1/mux0/Out (mux2_1_1873)           0.00       0.32 r
  EXMemFwdDataMux/mux2_1/out<0> (mux2_1_16bit_47)         0.00       0.32 r
  EXMemFwdDataMux/out<0> (mux8_1_16bit_6)                 0.00       0.32 r
  exec/EXMEM_DATA<0> (execution)                          0.00       0.32 r
  exec/alu_fwdB_mux/in1<0> (mux4_1_16bit_16)              0.00       0.32 r
  exec/alu_fwdB_mux/mux0/InB (mux4_1_271)                 0.00       0.32 r
  exec/alu_fwdB_mux/mux0/mod1/InB (mux2_1_1533)           0.00       0.32 r
  exec/alu_fwdB_mux/mux0/mod1/U1/Y (INVX1)                0.01       0.33 f
  exec/alu_fwdB_mux/mux0/mod1/U3/Y (MUX2X1)               0.04       0.37 r
  exec/alu_fwdB_mux/mux0/mod1/Out (mux2_1_1533)           0.00       0.37 r
  exec/alu_fwdB_mux/mux0/mod3/InA (mux2_1_1531)           0.00       0.37 r
  exec/alu_fwdB_mux/mux0/mod3/U2/Y (AND2X2)               0.03       0.40 r
  exec/alu_fwdB_mux/mux0/mod3/U1/Y (OR2X2)                0.05       0.46 r
  exec/alu_fwdB_mux/mux0/mod3/Out (mux2_1_1531)           0.00       0.46 r
  exec/alu_fwdB_mux/mux0/Out (mux4_1_271)                 0.00       0.46 r
  exec/alu_fwdB_mux/out<0> (mux4_1_16bit_16)              0.00       0.46 r
  exec/ror_amt_adder2/in<0> (special_adder_2)             0.00       0.46 r
  exec/ror_amt_adder2/U23/Y (OR2X2)                       0.05       0.50 r
  exec/ror_amt_adder2/U20/Y (AND2X2)                      0.03       0.53 r
  exec/ror_amt_adder2/U21/Y (INVX1)                       0.01       0.55 f
  exec/ror_amt_adder2/U16/Y (AND2X2)                      0.03       0.58 f
  exec/ror_amt_adder2/U17/Y (INVX1)                       0.00       0.58 r
  exec/ror_amt_adder2/out<2> (special_adder_2)            0.00       0.58 r
  exec/alu_actual_src_mux_b/in1<2> (mux2_1_16bit_49)      0.00       0.58 r
  exec/alu_actual_src_mux_b/mux2/InB (mux2_1_1903)        0.00       0.58 r
  exec/alu_actual_src_mux_b/mux2/U4/Y (INVX1)             0.01       0.59 f
  exec/alu_actual_src_mux_b/mux2/U5/Y (AOI22X1)           0.03       0.62 r
  exec/alu_actual_src_mux_b/mux2/Out (mux2_1_1903)        0.00       0.62 r
  exec/alu_actual_src_mux_b/out<2> (mux2_1_16bit_49)      0.00       0.62 r
  exec/alu_src_b_last_level_mux/in0<2> (mux2_1_16bit_48)
                                                          0.00       0.62 r
  exec/alu_src_b_last_level_mux/mux2/InA (mux2_1_1887)
                                                          0.00       0.62 r
  exec/alu_src_b_last_level_mux/mux2/U1/Y (INVX1)         0.03       0.64 f
  exec/alu_src_b_last_level_mux/mux2/U4/Y (AOI22X1)       0.03       0.67 r
  exec/alu_src_b_last_level_mux/mux2/Out (mux2_1_1887)
                                                          0.00       0.67 r
  exec/alu_src_b_last_level_mux/out<2> (mux2_1_16bit_48)
                                                          0.00       0.67 r
  exec/alu0/B<2> (alu)                                    0.00       0.67 r
  exec/alu0/mod2/In<2> (inverter_16bit_0)                 0.00       0.67 r
  exec/alu0/mod2/U1/Y (BUFX2)                             0.04       0.71 r
  exec/alu0/mod2/mux2/InA (mux2_1_1387)                   0.00       0.71 r
  exec/alu0/mod2/mux2/U1/Y (AND2X2)                       0.03       0.74 r
  exec/alu0/mod2/mux2/U2/Y (INVX1)                        0.01       0.75 f
  exec/alu0/mod2/mux2/U3/Y (OAI21X1)                      0.03       0.78 r
  exec/alu0/mod2/mux2/Out (mux2_1_1387)                   0.00       0.78 r
  exec/alu0/mod2/Out<2> (inverter_16bit_0)                0.00       0.78 r
  exec/alu0/adder0/B<2> (fast_adder_wrapper)              0.00       0.78 r
  exec/alu0/adder0/fast_adder0/B<2> (fast_adder_0)        0.00       0.78 r
  exec/alu0/adder0/fast_adder0/fulladder2/InB (fulladder_13)
                                                          0.00       0.78 r
  exec/alu0/adder0/fast_adder0/fulladder2/mod3/in2 (and2_13)
                                                          0.00       0.78 r
  exec/alu0/adder0/fast_adder0/fulladder2/mod3/U1/Y (AND2X2)
                                                          0.04       0.82 r
  exec/alu0/adder0/fast_adder0/fulladder2/mod3/out (and2_13)
                                                          0.00       0.82 r
  exec/alu0/adder0/fast_adder0/fulladder2/G (fulladder_13)
                                                          0.00       0.82 r
  exec/alu0/adder0/fast_adder0/cla_4b_0/g2 (carry_look_ahead_4)
                                                          0.00       0.82 r
  exec/alu0/adder0/fast_adder0/cla_4b_0/U32/Y (OR2X2)     0.04       0.85 r
  exec/alu0/adder0/fast_adder0/cla_4b_0/U10/Y (OR2X2)     0.04       0.89 r
  exec/alu0/adder0/fast_adder0/cla_4b_0/U5/Y (OR2X2)      0.04       0.93 r
  exec/alu0/adder0/fast_adder0/cla_4b_0/U15/Y (AND2X2)
                                                          0.03       0.96 r
  exec/alu0/adder0/fast_adder0/cla_4b_0/U16/Y (INVX1)     0.02       0.97 f
  exec/alu0/adder0/fast_adder0/cla_4b_0/U33/Y (AOI21X1)
                                                          0.02       0.99 r
  exec/alu0/adder0/fast_adder0/cla_4b_0/gg (carry_look_ahead_4)
                                                          0.00       0.99 r
  exec/alu0/adder0/fast_adder0/top_level_cla/g0 (carry_look_ahead_0)
                                                          0.00       0.99 r
  exec/alu0/adder0/fast_adder0/top_level_cla/U18/Y (BUFX2)
                                                          0.04       1.02 r
  exec/alu0/adder0/fast_adder0/top_level_cla/U1/Y (BUFX2)
                                                          0.04       1.06 r
  exec/alu0/adder0/fast_adder0/top_level_cla/U16/Y (OR2X2)
                                                          0.04       1.10 r
  exec/alu0/adder0/fast_adder0/top_level_cla/U2/Y (INVX1)
                                                          0.02       1.11 f
  exec/alu0/adder0/fast_adder0/top_level_cla/U49/Y (AOI21X1)
                                                          0.03       1.14 r
  exec/alu0/adder0/fast_adder0/top_level_cla/c2 (carry_look_ahead_0)
                                                          0.00       1.14 r
  exec/alu0/adder0/fast_adder0/U3/Y (BUFX2)               0.04       1.18 r
  exec/alu0/adder0/fast_adder0/cla_4b_2/c0 (carry_look_ahead_2)
                                                          0.00       1.18 r
  exec/alu0/adder0/fast_adder0/cla_4b_2/U33/Y (INVX1)     0.02       1.20 f
  exec/alu0/adder0/fast_adder0/cla_4b_2/U34/Y (INVX1)     0.01       1.21 r
  exec/alu0/adder0/fast_adder0/cla_4b_2/U20/Y (OR2X2)     0.03       1.24 r
  exec/alu0/adder0/fast_adder0/cla_4b_2/U21/Y (INVX1)     0.02       1.26 f
  exec/alu0/adder0/fast_adder0/cla_4b_2/U45/Y (AOI21X1)
                                                          0.02       1.27 r
  exec/alu0/adder0/fast_adder0/cla_4b_2/c3 (carry_look_ahead_2)
                                                          0.00       1.27 r
  exec/alu0/adder0/fast_adder0/fulladder11/Cin (fulladder_4)
                                                          0.00       1.27 r
  exec/alu0/adder0/fast_adder0/fulladder11/mod1/in2 (xor2_14)
                                                          0.00       1.27 r
  exec/alu0/adder0/fast_adder0/fulladder11/mod1/U2/Y (BUFX2)
                                                          0.04       1.31 r
  exec/alu0/adder0/fast_adder0/fulladder11/mod1/U3/Y (XOR2X1)
                                                          0.04       1.36 r
  exec/alu0/adder0/fast_adder0/fulladder11/mod1/out (xor2_14)
                                                          0.00       1.36 r
  exec/alu0/adder0/fast_adder0/fulladder11/mod2/in2 (xor2_13)
                                                          0.00       1.36 r
  exec/alu0/adder0/fast_adder0/fulladder11/mod2/U2/Y (XNOR2X1)
                                                          0.04       1.39 f
  exec/alu0/adder0/fast_adder0/fulladder11/mod2/out (xor2_13)
                                                          0.00       1.39 f
  exec/alu0/adder0/fast_adder0/fulladder11/S (fulladder_4)
                                                          0.00       1.39 f
  exec/alu0/adder0/fast_adder0/S<11> (fast_adder_0)       0.00       1.39 f
  exec/alu0/adder0/OUT<11> (fast_adder_wrapper)           0.00       1.39 f
  exec/alu0/mod8/in0<11> (mux4_1_16bit_8)                 0.00       1.39 f
  exec/alu0/mod8/mux11/InA (mux4_1_132)                   0.00       1.39 f
  exec/alu0/mod8/mux11/mod1/InA (mux2_1_716)              0.00       1.39 f
  exec/alu0/mod8/mux11/mod1/U1/Y (MUX2X1)                 0.04       1.43 r
  exec/alu0/mod8/mux11/mod1/U3/Y (INVX1)                  0.02       1.45 f
  exec/alu0/mod8/mux11/mod1/Out (mux2_1_716)              0.00       1.45 f
  exec/alu0/mod8/mux11/mod3/InA (mux2_1_714)              0.00       1.45 f
  exec/alu0/mod8/mux11/mod3/U1/Y (MUX2X1)                 0.04       1.50 r
  exec/alu0/mod8/mux11/mod3/U4/Y (INVX1)                  0.02       1.52 f
  exec/alu0/mod8/mux11/mod3/Out (mux2_1_714)              0.00       1.52 f
  exec/alu0/mod8/mux11/Out (mux4_1_132)                   0.00       1.52 f
  exec/alu0/mod8/out<11> (mux4_1_16bit_8)                 0.00       1.52 f
  exec/alu0/mod9/in1<11> (mux2_1_16bit_29)                0.00       1.52 f
  exec/alu0/mod9/mux11/InB (mux2_1_1362)                  0.00       1.52 f
  exec/alu0/mod9/mux11/U1/Y (MUX2X1)                      0.04       1.56 r
  exec/alu0/mod9/mux11/U4/Y (INVX1)                       0.03       1.58 f
  exec/alu0/mod9/mux11/Out (mux2_1_1362)                  0.00       1.58 f
  exec/alu0/mod9/out<11> (mux2_1_16bit_29)                0.00       1.58 f
  exec/alu0/U55/Y (BUFX2)                                 0.03       1.62 f
  exec/alu0/Out<11> (alu)                                 0.00       1.62 f
  exec/Out<11> (execution)                                0.00       1.62 f
  regEXMem0/Out_in<11> (regEXMem)                         0.00       1.62 f
  regEXMem0/dff3/in<11> (dff_16bit_20)                    0.00       1.62 f
  regEXMem0/dff3/mod16/in1<11> (mux2_1_16bit_24)          0.00       1.62 f
  regEXMem0/dff3/mod16/mux11/InB (mux2_1_1282)            0.00       1.62 f
  regEXMem0/dff3/mod16/mux11/U2/Y (INVX1)                 0.00       1.62 r
  regEXMem0/dff3/mod16/mux11/U3/Y (MUX2X1)                0.02       1.64 f
  regEXMem0/dff3/mod16/mux11/Out (mux2_1_1282)            0.00       1.64 f
  regEXMem0/dff3/mod16/out<11> (mux2_1_16bit_24)          0.00       1.64 f
  regEXMem0/dff3/mod11/d (dff_791)                        0.00       1.64 f
  regEXMem0/dff3/mod11/U4/Y (INVX1)                       0.00       1.64 r
  regEXMem0/dff3/mod11/U3/Y (NOR2X1)                      0.01       1.64 f
  regEXMem0/dff3/mod11/state_reg/D (DFFPOSX1)             0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  regEXMem0/dff3/mod11/state_reg/CLK (DFFPOSX1)           0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.70


  Startpoint: memory0/dataMem/state_reg/state_flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regMemWB0/dff2/mod5/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[2]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[2]/state_reg/Q (DFFPOSX1)
                                                          0.10       0.10 f
  memory0/dataMem/state_reg/state_flops[2]/q (dff_537)
                                                          0.00       0.10 f
  memory0/dataMem/state_reg/state<2> (statereg_0)         0.00       0.10 f
  memory0/dataMem/U49/Y (INVX1)                           0.00       0.11 r
  memory0/dataMem/U23/Y (INVX1)                           0.02       0.13 f
  memory0/dataMem/fsm_logic/state<2> (statelogic_0)       0.00       0.13 f
  memory0/dataMem/fsm_logic/U35/Y (INVX1)                 0.01       0.14 r
  memory0/dataMem/fsm_logic/U60/Y (AND2X2)                0.04       0.18 r
  memory0/dataMem/fsm_logic/U41/Y (OR2X2)                 0.04       0.22 r
  memory0/dataMem/fsm_logic/U128/Y (INVX1)                0.02       0.24 f
  memory0/dataMem/fsm_logic/U169/Y (NAND3X1)              0.03       0.27 r
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.27 r
  memory0/dataMem/U111/Y (BUFX2)                          0.04       0.31 r
  memory0/dataMem/U229/Y (AND2X2)                         0.04       0.34 r
  memory0/dataMem/U133/Y (NAND2X1)                        0.01       0.36 f
  memory0/dataMem/U110/Y (BUFX2)                          0.03       0.39 f
  memory0/dataMem/U132/Y (NAND3X1)                        0.03       0.42 r
  memory0/dataMem/U108/Y (BUFX2)                          0.04       0.46 r
  memory0/dataMem/U276/Y (OAI21X1)                        0.02       0.47 f
  memory0/dataMem/U89/Y (OR2X2)                           0.04       0.51 f
  memory0/dataMem/U90/Y (INVX1)                           0.00       0.51 r
  memory0/dataMem/U279/Y (AOI21X1)                        0.02       0.53 f
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.53 f
  memory0/dataMem/c0/U33/Y (BUFX2)                        0.04       0.57 f
  memory0/dataMem/c0/U36/Y (AND2X2)                       0.03       0.60 f
  memory0/dataMem/c0/U9/Y (AND2X2)                        0.03       0.63 f
  memory0/dataMem/c0/U125/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U113/Y (BUFX2)                          0.04       0.74 r
  memory0/dataMem/U93/Y (AND2X2)                          0.03       0.77 r
  memory0/dataMem/U94/Y (INVX1)                           0.02       0.79 f
  memory0/dataMem/U55/Y (MUX2X1)                          0.04       0.82 r
  memory0/dataMem/U187/Y (AND2X2)                         0.03       0.86 r
  memory0/dataMem/U47/Y (MUX2X1)                          0.02       0.88 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.88 f
  memory0/dataMem/c1/U33/Y (AND2X2)                       0.04       0.92 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.92 f
  memory0/dataMem/c1/mem_tg/U8/Y (INVX1)                  0.00       0.91 r
  memory0/dataMem/c1/mem_tg/U9/Y (AND2X2)                 0.04       0.95 r
  memory0/dataMem/c1/mem_tg/U813/Y (AND2X2)               0.04       0.99 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       0.99 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.02 r
  memory0/dataMem/c1/U17/Y (AND2X2)                       0.03       1.05 r
  memory0/dataMem/c1/U19/Y (AND2X2)                       0.03       1.08 r
  memory0/dataMem/c1/U108/Y (INVX1)                       0.02       1.10 f
  memory0/dataMem/c1/U24/Y (OR2X2)                        0.04       1.14 f
  memory0/dataMem/c1/U183/Y (INVX1)                       0.00       1.14 r
  memory0/dataMem/c1/U112/Y (AND2X2)                      0.04       1.17 r
  memory0/dataMem/c1/U12/Y (BUFX2)                        0.03       1.21 r
  memory0/dataMem/c1/U113/Y (INVX1)                       0.02       1.22 f
  memory0/dataMem/c1/U178/Y (OAI21X1)                     0.05       1.27 r
  memory0/dataMem/c1/U124/Y (INVX2)                       0.02       1.30 f
  memory0/dataMem/c1/U20/Y (OR2X2)                        0.04       1.34 f
  memory0/dataMem/c1/U21/Y (INVX1)                        0.01       1.34 r
  memory0/dataMem/c1/mem_w3/write (memc_Size16_0)         0.00       1.34 r
  memory0/dataMem/c1/mem_w3/U226/Y (OR2X2)                0.04       1.39 r
  memory0/dataMem/c1/mem_w3/U150/Y (INVX2)                0.03       1.42 f
  memory0/dataMem/c1/mem_w3/U1268/Y (AND2X2)              0.04       1.46 f
  memory0/dataMem/c1/mem_w3/data_out<5> (memc_Size16_0)
                                                          0.00       1.46 f
  memory0/dataMem/c1/U176/Y (AOI22X1)                     0.02       1.48 r
  memory0/dataMem/c1/U101/Y (BUFX2)                       0.03       1.51 r
  memory0/dataMem/c1/U47/Y (AND2X2)                       0.03       1.54 r
  memory0/dataMem/c1/U48/Y (INVX1)                        0.01       1.56 f
  memory0/dataMem/c1/data_out<5> (cache_cache_id2_0)      0.00       1.56 f
  memory0/dataMem/U234/Y (INVX1)                          0.00       1.56 r
  memory0/dataMem/U242/Y (MUX2X1)                         0.03       1.59 f
  memory0/dataMem/DataOut<5> (mem_system_0)               0.00       1.59 f
  memory0/readData<5> (memory)                            0.00       1.59 f
  regMemWB0/readData_in<5> (regMemWB)                     0.00       1.59 f
  regMemWB0/dff2/in<5> (dff_16bit_13)                     0.00       1.59 f
  regMemWB0/dff2/mod16/in1<5> (mux2_1_16bit_16)           0.00       1.59 f
  regMemWB0/dff2/mod16/mux5/InB (mux2_1_1064)             0.00       1.59 f
  regMemWB0/dff2/mod16/mux5/U4/Y (INVX1)                  0.01       1.60 r
  regMemWB0/dff2/mod16/mux5/U3/Y (MUX2X1)                 0.02       1.61 f
  regMemWB0/dff2/mod16/mux5/Out (mux2_1_1064)             0.00       1.61 f
  regMemWB0/dff2/mod16/out<5> (mux2_1_16bit_16)           0.00       1.61 f
  regMemWB0/dff2/mod5/d (dff_674)                         0.00       1.61 f
  regMemWB0/dff2/mod5/U3/Y (AND2X2)                       0.03       1.64 f
  regMemWB0/dff2/mod5/state_reg/D (DFFPOSX1)              0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  regMemWB0/dff2/mod5/state_reg/CLK (DFFPOSX1)            0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.70


  Startpoint: memory0/dataMem/state_reg/state_flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regMemWB0/dff2/mod7/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[2]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[2]/state_reg/Q (DFFPOSX1)
                                                          0.10       0.10 f
  memory0/dataMem/state_reg/state_flops[2]/q (dff_537)
                                                          0.00       0.10 f
  memory0/dataMem/state_reg/state<2> (statereg_0)         0.00       0.10 f
  memory0/dataMem/U49/Y (INVX1)                           0.00       0.11 r
  memory0/dataMem/U23/Y (INVX1)                           0.02       0.13 f
  memory0/dataMem/fsm_logic/state<2> (statelogic_0)       0.00       0.13 f
  memory0/dataMem/fsm_logic/U35/Y (INVX1)                 0.01       0.14 r
  memory0/dataMem/fsm_logic/U60/Y (AND2X2)                0.04       0.18 r
  memory0/dataMem/fsm_logic/U41/Y (OR2X2)                 0.04       0.22 r
  memory0/dataMem/fsm_logic/U128/Y (INVX1)                0.02       0.24 f
  memory0/dataMem/fsm_logic/U169/Y (NAND3X1)              0.03       0.27 r
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.27 r
  memory0/dataMem/U111/Y (BUFX2)                          0.04       0.31 r
  memory0/dataMem/U229/Y (AND2X2)                         0.04       0.34 r
  memory0/dataMem/U133/Y (NAND2X1)                        0.01       0.36 f
  memory0/dataMem/U110/Y (BUFX2)                          0.03       0.39 f
  memory0/dataMem/U132/Y (NAND3X1)                        0.03       0.42 r
  memory0/dataMem/U108/Y (BUFX2)                          0.04       0.46 r
  memory0/dataMem/U276/Y (OAI21X1)                        0.02       0.47 f
  memory0/dataMem/U89/Y (OR2X2)                           0.04       0.51 f
  memory0/dataMem/U90/Y (INVX1)                           0.00       0.51 r
  memory0/dataMem/U279/Y (AOI21X1)                        0.02       0.53 f
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.53 f
  memory0/dataMem/c0/U33/Y (BUFX2)                        0.04       0.57 f
  memory0/dataMem/c0/U36/Y (AND2X2)                       0.03       0.60 f
  memory0/dataMem/c0/U9/Y (AND2X2)                        0.03       0.63 f
  memory0/dataMem/c0/U125/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U113/Y (BUFX2)                          0.04       0.74 r
  memory0/dataMem/U93/Y (AND2X2)                          0.03       0.77 r
  memory0/dataMem/U94/Y (INVX1)                           0.02       0.79 f
  memory0/dataMem/U55/Y (MUX2X1)                          0.04       0.82 r
  memory0/dataMem/U187/Y (AND2X2)                         0.03       0.86 r
  memory0/dataMem/U47/Y (MUX2X1)                          0.02       0.88 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.88 f
  memory0/dataMem/c1/U33/Y (AND2X2)                       0.04       0.92 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.92 f
  memory0/dataMem/c1/mem_tg/U8/Y (INVX1)                  0.00       0.91 r
  memory0/dataMem/c1/mem_tg/U9/Y (AND2X2)                 0.04       0.95 r
  memory0/dataMem/c1/mem_tg/U813/Y (AND2X2)               0.04       0.99 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       0.99 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.02 r
  memory0/dataMem/c1/U17/Y (AND2X2)                       0.03       1.05 r
  memory0/dataMem/c1/U19/Y (AND2X2)                       0.03       1.08 r
  memory0/dataMem/c1/U108/Y (INVX1)                       0.02       1.10 f
  memory0/dataMem/c1/U24/Y (OR2X2)                        0.04       1.14 f
  memory0/dataMem/c1/U183/Y (INVX1)                       0.00       1.14 r
  memory0/dataMem/c1/U112/Y (AND2X2)                      0.04       1.17 r
  memory0/dataMem/c1/U12/Y (BUFX2)                        0.03       1.21 r
  memory0/dataMem/c1/U113/Y (INVX1)                       0.02       1.22 f
  memory0/dataMem/c1/U178/Y (OAI21X1)                     0.05       1.27 r
  memory0/dataMem/c1/U124/Y (INVX2)                       0.02       1.30 f
  memory0/dataMem/c1/U20/Y (OR2X2)                        0.04       1.34 f
  memory0/dataMem/c1/U21/Y (INVX1)                        0.01       1.34 r
  memory0/dataMem/c1/mem_w3/write (memc_Size16_0)         0.00       1.34 r
  memory0/dataMem/c1/mem_w3/U226/Y (OR2X2)                0.04       1.39 r
  memory0/dataMem/c1/mem_w3/U150/Y (INVX2)                0.03       1.42 f
  memory0/dataMem/c1/mem_w3/U1270/Y (AND2X2)              0.04       1.46 f
  memory0/dataMem/c1/mem_w3/data_out<7> (memc_Size16_0)
                                                          0.00       1.46 f
  memory0/dataMem/c1/U174/Y (AOI22X1)                     0.02       1.48 r
  memory0/dataMem/c1/U99/Y (BUFX2)                        0.03       1.51 r
  memory0/dataMem/c1/U51/Y (AND2X2)                       0.03       1.54 r
  memory0/dataMem/c1/U52/Y (INVX1)                        0.01       1.56 f
  memory0/dataMem/c1/data_out<7> (cache_cache_id2_0)      0.00       1.56 f
  memory0/dataMem/U232/Y (INVX1)                          0.00       1.56 r
  memory0/dataMem/U241/Y (MUX2X1)                         0.03       1.59 f
  memory0/dataMem/DataOut<7> (mem_system_0)               0.00       1.59 f
  memory0/readData<7> (memory)                            0.00       1.59 f
  regMemWB0/readData_in<7> (regMemWB)                     0.00       1.59 f
  regMemWB0/dff2/in<7> (dff_16bit_13)                     0.00       1.59 f
  regMemWB0/dff2/mod16/in1<7> (mux2_1_16bit_16)           0.00       1.59 f
  regMemWB0/dff2/mod16/mux7/InB (mux2_1_1062)             0.00       1.59 f
  regMemWB0/dff2/mod16/mux7/U4/Y (INVX1)                  0.01       1.60 r
  regMemWB0/dff2/mod16/mux7/U3/Y (MUX2X1)                 0.02       1.61 f
  regMemWB0/dff2/mod16/mux7/Out (mux2_1_1062)             0.00       1.61 f
  regMemWB0/dff2/mod16/out<7> (mux2_1_16bit_16)           0.00       1.61 f
  regMemWB0/dff2/mod7/d (dff_672)                         0.00       1.61 f
  regMemWB0/dff2/mod7/U3/Y (AND2X2)                       0.03       1.64 f
  regMemWB0/dff2/mod7/state_reg/D (DFFPOSX1)              0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  regMemWB0/dff2/mod7/state_reg/CLK (DFFPOSX1)            0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.70


  Startpoint: memory0/dataMem/state_reg/state_flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory0/dataMem/mem/m0/reg1[0]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[2]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[2]/state_reg/Q (DFFPOSX1)
                                                          0.10       0.10 f
  memory0/dataMem/state_reg/state_flops[2]/q (dff_537)
                                                          0.00       0.10 f
  memory0/dataMem/state_reg/state<2> (statereg_0)         0.00       0.10 f
  memory0/dataMem/U49/Y (INVX1)                           0.00       0.11 r
  memory0/dataMem/U23/Y (INVX1)                           0.02       0.13 f
  memory0/dataMem/fsm_logic/state<2> (statelogic_0)       0.00       0.13 f
  memory0/dataMem/fsm_logic/U35/Y (INVX1)                 0.01       0.14 r
  memory0/dataMem/fsm_logic/U60/Y (AND2X2)                0.04       0.18 r
  memory0/dataMem/fsm_logic/U41/Y (OR2X2)                 0.04       0.22 r
  memory0/dataMem/fsm_logic/U128/Y (INVX1)                0.02       0.24 f
  memory0/dataMem/fsm_logic/U169/Y (NAND3X1)              0.03       0.27 r
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.27 r
  memory0/dataMem/U111/Y (BUFX2)                          0.04       0.31 r
  memory0/dataMem/U229/Y (AND2X2)                         0.04       0.34 r
  memory0/dataMem/U133/Y (NAND2X1)                        0.01       0.36 f
  memory0/dataMem/U110/Y (BUFX2)                          0.03       0.39 f
  memory0/dataMem/U132/Y (NAND3X1)                        0.03       0.42 r
  memory0/dataMem/U108/Y (BUFX2)                          0.04       0.46 r
  memory0/dataMem/U276/Y (OAI21X1)                        0.02       0.47 f
  memory0/dataMem/U89/Y (OR2X2)                           0.04       0.51 f
  memory0/dataMem/U90/Y (INVX1)                           0.00       0.51 r
  memory0/dataMem/U279/Y (AOI21X1)                        0.02       0.53 f
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.53 f
  memory0/dataMem/c0/U33/Y (BUFX2)                        0.04       0.57 f
  memory0/dataMem/c0/U36/Y (AND2X2)                       0.03       0.60 f
  memory0/dataMem/c0/U9/Y (AND2X2)                        0.03       0.63 f
  memory0/dataMem/c0/U125/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U113/Y (BUFX2)                          0.04       0.74 r
  memory0/dataMem/U93/Y (AND2X2)                          0.03       0.77 r
  memory0/dataMem/U94/Y (INVX1)                           0.02       0.79 f
  memory0/dataMem/U55/Y (MUX2X1)                          0.04       0.82 r
  memory0/dataMem/U187/Y (AND2X2)                         0.03       0.86 r
  memory0/dataMem/U47/Y (MUX2X1)                          0.02       0.88 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.88 f
  memory0/dataMem/c1/U33/Y (AND2X2)                       0.04       0.92 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.92 f
  memory0/dataMem/c1/mem_tg/U8/Y (INVX1)                  0.00       0.91 r
  memory0/dataMem/c1/mem_tg/U9/Y (AND2X2)                 0.04       0.95 r
  memory0/dataMem/c1/mem_tg/U813/Y (AND2X2)               0.04       0.99 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       0.99 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.02 r
  memory0/dataMem/c1/U17/Y (AND2X2)                       0.03       1.05 r
  memory0/dataMem/c1/U19/Y (AND2X2)                       0.03       1.08 r
  memory0/dataMem/c1/U108/Y (INVX1)                       0.02       1.10 f
  memory0/dataMem/c1/U24/Y (OR2X2)                        0.04       1.14 f
  memory0/dataMem/c1/U183/Y (INVX1)                       0.00       1.14 r
  memory0/dataMem/c1/U112/Y (AND2X2)                      0.04       1.17 r
  memory0/dataMem/c1/U12/Y (BUFX2)                        0.03       1.21 r
  memory0/dataMem/c1/U113/Y (INVX1)                       0.02       1.22 f
  memory0/dataMem/c1/U178/Y (OAI21X1)                     0.05       1.27 r
  memory0/dataMem/c1/U124/Y (INVX2)                       0.02       1.30 f
  memory0/dataMem/c1/U22/Y (OR2X2)                        0.04       1.34 f
  memory0/dataMem/c1/U23/Y (INVX1)                        0.01       1.34 r
  memory0/dataMem/c1/mem_w1/write (memc_Size16_2)         0.00       1.34 r
  memory0/dataMem/c1/mem_w1/U201/Y (OR2X2)                0.04       1.39 r
  memory0/dataMem/c1/mem_w1/U240/Y (INVX1)                0.03       1.42 f
  memory0/dataMem/c1/mem_w1/U1244/Y (AND2X2)              0.04       1.46 f
  memory0/dataMem/c1/mem_w1/data_out<0> (memc_Size16_2)
                                                          0.00       1.46 f
  memory0/dataMem/c1/U146/Y (AOI22X1)                     0.02       1.48 r
  memory0/dataMem/c1/U71/Y (BUFX2)                        0.03       1.52 r
  memory0/dataMem/c1/U37/Y (AND2X2)                       0.03       1.55 r
  memory0/dataMem/c1/U38/Y (INVX1)                        0.01       1.56 f
  memory0/dataMem/c1/data_out<0> (cache_cache_id2_0)      0.00       1.56 f
  memory0/dataMem/U226/Y (INVX1)                          0.00       1.56 r
  memory0/dataMem/U235/Y (MUX2X1)                         0.02       1.58 f
  memory0/dataMem/U196/Y (INVX1)                          0.00       1.58 r
  memory0/dataMem/U197/Y (INVX1)                          0.02       1.60 f
  memory0/dataMem/mem/data_in<0> (four_bank_mem_0)        0.00       1.60 f
  memory0/dataMem/mem/m0/data_in<0> (final_memory_3)      0.00       1.60 f
  memory0/dataMem/mem/m0/reg1[0]/d (dff_188)              0.00       1.60 f
  memory0/dataMem/mem/m0/reg1[0]/U4/Y (AND2X2)            0.04       1.64 f
  memory0/dataMem/mem/m0/reg1[0]/state_reg/D (DFFPOSX1)
                                                          0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  memory0/dataMem/mem/m0/reg1[0]/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.70


  Startpoint: memory0/dataMem/state_reg/state_flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory0/dataMem/mem/m0/reg1[9]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[2]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[2]/state_reg/Q (DFFPOSX1)
                                                          0.10       0.10 f
  memory0/dataMem/state_reg/state_flops[2]/q (dff_537)
                                                          0.00       0.10 f
  memory0/dataMem/state_reg/state<2> (statereg_0)         0.00       0.10 f
  memory0/dataMem/U49/Y (INVX1)                           0.00       0.11 r
  memory0/dataMem/U23/Y (INVX1)                           0.02       0.13 f
  memory0/dataMem/fsm_logic/state<2> (statelogic_0)       0.00       0.13 f
  memory0/dataMem/fsm_logic/U35/Y (INVX1)                 0.01       0.14 r
  memory0/dataMem/fsm_logic/U60/Y (AND2X2)                0.04       0.18 r
  memory0/dataMem/fsm_logic/U41/Y (OR2X2)                 0.04       0.22 r
  memory0/dataMem/fsm_logic/U128/Y (INVX1)                0.02       0.24 f
  memory0/dataMem/fsm_logic/U169/Y (NAND3X1)              0.03       0.27 r
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.27 r
  memory0/dataMem/U111/Y (BUFX2)                          0.04       0.31 r
  memory0/dataMem/U229/Y (AND2X2)                         0.04       0.34 r
  memory0/dataMem/U133/Y (NAND2X1)                        0.01       0.36 f
  memory0/dataMem/U110/Y (BUFX2)                          0.03       0.39 f
  memory0/dataMem/U132/Y (NAND3X1)                        0.03       0.42 r
  memory0/dataMem/U108/Y (BUFX2)                          0.04       0.46 r
  memory0/dataMem/U276/Y (OAI21X1)                        0.02       0.47 f
  memory0/dataMem/U89/Y (OR2X2)                           0.04       0.51 f
  memory0/dataMem/U90/Y (INVX1)                           0.00       0.51 r
  memory0/dataMem/U279/Y (AOI21X1)                        0.02       0.53 f
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.53 f
  memory0/dataMem/c0/U33/Y (BUFX2)                        0.04       0.57 f
  memory0/dataMem/c0/U36/Y (AND2X2)                       0.03       0.60 f
  memory0/dataMem/c0/U9/Y (AND2X2)                        0.03       0.63 f
  memory0/dataMem/c0/U125/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U113/Y (BUFX2)                          0.04       0.74 r
  memory0/dataMem/U93/Y (AND2X2)                          0.03       0.77 r
  memory0/dataMem/U94/Y (INVX1)                           0.02       0.79 f
  memory0/dataMem/U55/Y (MUX2X1)                          0.04       0.82 r
  memory0/dataMem/U187/Y (AND2X2)                         0.03       0.86 r
  memory0/dataMem/U47/Y (MUX2X1)                          0.02       0.88 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.88 f
  memory0/dataMem/c1/U33/Y (AND2X2)                       0.04       0.92 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.92 f
  memory0/dataMem/c1/mem_tg/U8/Y (INVX1)                  0.00       0.91 r
  memory0/dataMem/c1/mem_tg/U9/Y (AND2X2)                 0.04       0.95 r
  memory0/dataMem/c1/mem_tg/U813/Y (AND2X2)               0.04       0.99 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       0.99 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.02 r
  memory0/dataMem/c1/U17/Y (AND2X2)                       0.03       1.05 r
  memory0/dataMem/c1/U19/Y (AND2X2)                       0.03       1.08 r
  memory0/dataMem/c1/U108/Y (INVX1)                       0.02       1.10 f
  memory0/dataMem/c1/U24/Y (OR2X2)                        0.04       1.14 f
  memory0/dataMem/c1/U183/Y (INVX1)                       0.00       1.14 r
  memory0/dataMem/c1/U112/Y (AND2X2)                      0.04       1.17 r
  memory0/dataMem/c1/U12/Y (BUFX2)                        0.03       1.21 r
  memory0/dataMem/c1/U113/Y (INVX1)                       0.02       1.22 f
  memory0/dataMem/c1/U178/Y (OAI21X1)                     0.05       1.27 r
  memory0/dataMem/c1/U124/Y (INVX2)                       0.02       1.30 f
  memory0/dataMem/c1/U22/Y (OR2X2)                        0.04       1.34 f
  memory0/dataMem/c1/U23/Y (INVX1)                        0.01       1.34 r
  memory0/dataMem/c1/mem_w1/write (memc_Size16_2)         0.00       1.34 r
  memory0/dataMem/c1/mem_w1/U201/Y (OR2X2)                0.04       1.39 r
  memory0/dataMem/c1/mem_w1/U240/Y (INVX1)                0.03       1.42 f
  memory0/dataMem/c1/mem_w1/U1253/Y (AND2X2)              0.04       1.46 f
  memory0/dataMem/c1/mem_w1/data_out<9> (memc_Size16_2)
                                                          0.00       1.46 f
  memory0/dataMem/c1/U149/Y (AOI22X1)                     0.02       1.48 r
  memory0/dataMem/c1/U74/Y (BUFX2)                        0.03       1.52 r
  memory0/dataMem/c1/U55/Y (AND2X2)                       0.03       1.55 r
  memory0/dataMem/c1/U56/Y (INVX1)                        0.01       1.56 f
  memory0/dataMem/c1/data_out<9> (cache_cache_id2_0)      0.00       1.56 f
  memory0/dataMem/U231/Y (INVX1)                          0.00       1.56 r
  memory0/dataMem/U240/Y (MUX2X1)                         0.02       1.58 f
  memory0/dataMem/U202/Y (INVX1)                          0.00       1.58 r
  memory0/dataMem/U203/Y (INVX1)                          0.02       1.60 f
  memory0/dataMem/mem/data_in<9> (four_bank_mem_0)        0.00       1.60 f
  memory0/dataMem/mem/m0/data_in<9> (final_memory_3)      0.00       1.60 f
  memory0/dataMem/mem/m0/reg1[9]/d (dff_179)              0.00       1.60 f
  memory0/dataMem/mem/m0/reg1[9]/U4/Y (AND2X2)            0.04       1.64 f
  memory0/dataMem/mem/m0/reg1[9]/state_reg/D (DFFPOSX1)
                                                          0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  memory0/dataMem/mem/m0/reg1[9]/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.70


  Startpoint: memory0/dataMem/state_reg/state_flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory0/dataMem/mem/m1/reg1[0]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[2]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[2]/state_reg/Q (DFFPOSX1)
                                                          0.10       0.10 f
  memory0/dataMem/state_reg/state_flops[2]/q (dff_537)
                                                          0.00       0.10 f
  memory0/dataMem/state_reg/state<2> (statereg_0)         0.00       0.10 f
  memory0/dataMem/U49/Y (INVX1)                           0.00       0.11 r
  memory0/dataMem/U23/Y (INVX1)                           0.02       0.13 f
  memory0/dataMem/fsm_logic/state<2> (statelogic_0)       0.00       0.13 f
  memory0/dataMem/fsm_logic/U35/Y (INVX1)                 0.01       0.14 r
  memory0/dataMem/fsm_logic/U60/Y (AND2X2)                0.04       0.18 r
  memory0/dataMem/fsm_logic/U41/Y (OR2X2)                 0.04       0.22 r
  memory0/dataMem/fsm_logic/U128/Y (INVX1)                0.02       0.24 f
  memory0/dataMem/fsm_logic/U169/Y (NAND3X1)              0.03       0.27 r
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.27 r
  memory0/dataMem/U111/Y (BUFX2)                          0.04       0.31 r
  memory0/dataMem/U229/Y (AND2X2)                         0.04       0.34 r
  memory0/dataMem/U133/Y (NAND2X1)                        0.01       0.36 f
  memory0/dataMem/U110/Y (BUFX2)                          0.03       0.39 f
  memory0/dataMem/U132/Y (NAND3X1)                        0.03       0.42 r
  memory0/dataMem/U108/Y (BUFX2)                          0.04       0.46 r
  memory0/dataMem/U276/Y (OAI21X1)                        0.02       0.47 f
  memory0/dataMem/U89/Y (OR2X2)                           0.04       0.51 f
  memory0/dataMem/U90/Y (INVX1)                           0.00       0.51 r
  memory0/dataMem/U279/Y (AOI21X1)                        0.02       0.53 f
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.53 f
  memory0/dataMem/c0/U33/Y (BUFX2)                        0.04       0.57 f
  memory0/dataMem/c0/U36/Y (AND2X2)                       0.03       0.60 f
  memory0/dataMem/c0/U9/Y (AND2X2)                        0.03       0.63 f
  memory0/dataMem/c0/U125/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U113/Y (BUFX2)                          0.04       0.74 r
  memory0/dataMem/U93/Y (AND2X2)                          0.03       0.77 r
  memory0/dataMem/U94/Y (INVX1)                           0.02       0.79 f
  memory0/dataMem/U55/Y (MUX2X1)                          0.04       0.82 r
  memory0/dataMem/U187/Y (AND2X2)                         0.03       0.86 r
  memory0/dataMem/U47/Y (MUX2X1)                          0.02       0.88 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.88 f
  memory0/dataMem/c1/U33/Y (AND2X2)                       0.04       0.92 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.92 f
  memory0/dataMem/c1/mem_tg/U8/Y (INVX1)                  0.00       0.91 r
  memory0/dataMem/c1/mem_tg/U9/Y (AND2X2)                 0.04       0.95 r
  memory0/dataMem/c1/mem_tg/U813/Y (AND2X2)               0.04       0.99 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       0.99 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.02 r
  memory0/dataMem/c1/U17/Y (AND2X2)                       0.03       1.05 r
  memory0/dataMem/c1/U19/Y (AND2X2)                       0.03       1.08 r
  memory0/dataMem/c1/U108/Y (INVX1)                       0.02       1.10 f
  memory0/dataMem/c1/U24/Y (OR2X2)                        0.04       1.14 f
  memory0/dataMem/c1/U183/Y (INVX1)                       0.00       1.14 r
  memory0/dataMem/c1/U112/Y (AND2X2)                      0.04       1.17 r
  memory0/dataMem/c1/U12/Y (BUFX2)                        0.03       1.21 r
  memory0/dataMem/c1/U113/Y (INVX1)                       0.02       1.22 f
  memory0/dataMem/c1/U178/Y (OAI21X1)                     0.05       1.27 r
  memory0/dataMem/c1/U124/Y (INVX2)                       0.02       1.30 f
  memory0/dataMem/c1/U22/Y (OR2X2)                        0.04       1.34 f
  memory0/dataMem/c1/U23/Y (INVX1)                        0.01       1.34 r
  memory0/dataMem/c1/mem_w1/write (memc_Size16_2)         0.00       1.34 r
  memory0/dataMem/c1/mem_w1/U201/Y (OR2X2)                0.04       1.39 r
  memory0/dataMem/c1/mem_w1/U240/Y (INVX1)                0.03       1.42 f
  memory0/dataMem/c1/mem_w1/U1244/Y (AND2X2)              0.04       1.46 f
  memory0/dataMem/c1/mem_w1/data_out<0> (memc_Size16_2)
                                                          0.00       1.46 f
  memory0/dataMem/c1/U146/Y (AOI22X1)                     0.02       1.48 r
  memory0/dataMem/c1/U71/Y (BUFX2)                        0.03       1.52 r
  memory0/dataMem/c1/U37/Y (AND2X2)                       0.03       1.55 r
  memory0/dataMem/c1/U38/Y (INVX1)                        0.01       1.56 f
  memory0/dataMem/c1/data_out<0> (cache_cache_id2_0)      0.00       1.56 f
  memory0/dataMem/U226/Y (INVX1)                          0.00       1.56 r
  memory0/dataMem/U235/Y (MUX2X1)                         0.02       1.58 f
  memory0/dataMem/U196/Y (INVX1)                          0.00       1.58 r
  memory0/dataMem/U197/Y (INVX1)                          0.02       1.60 f
  memory0/dataMem/mem/data_in<0> (four_bank_mem_0)        0.00       1.60 f
  memory0/dataMem/mem/m1/data_in<0> (final_memory_2)      0.00       1.60 f
  memory0/dataMem/mem/m1/reg1[0]/d (dff_137)              0.00       1.60 f
  memory0/dataMem/mem/m1/reg1[0]/U4/Y (AND2X2)            0.04       1.64 f
  memory0/dataMem/mem/m1/reg1[0]/state_reg/D (DFFPOSX1)
                                                          0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  memory0/dataMem/mem/m1/reg1[0]/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.70


  Startpoint: memory0/dataMem/state_reg/state_flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory0/dataMem/mem/m1/reg1[9]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[2]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[2]/state_reg/Q (DFFPOSX1)
                                                          0.10       0.10 f
  memory0/dataMem/state_reg/state_flops[2]/q (dff_537)
                                                          0.00       0.10 f
  memory0/dataMem/state_reg/state<2> (statereg_0)         0.00       0.10 f
  memory0/dataMem/U49/Y (INVX1)                           0.00       0.11 r
  memory0/dataMem/U23/Y (INVX1)                           0.02       0.13 f
  memory0/dataMem/fsm_logic/state<2> (statelogic_0)       0.00       0.13 f
  memory0/dataMem/fsm_logic/U35/Y (INVX1)                 0.01       0.14 r
  memory0/dataMem/fsm_logic/U60/Y (AND2X2)                0.04       0.18 r
  memory0/dataMem/fsm_logic/U41/Y (OR2X2)                 0.04       0.22 r
  memory0/dataMem/fsm_logic/U128/Y (INVX1)                0.02       0.24 f
  memory0/dataMem/fsm_logic/U169/Y (NAND3X1)              0.03       0.27 r
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.27 r
  memory0/dataMem/U111/Y (BUFX2)                          0.04       0.31 r
  memory0/dataMem/U229/Y (AND2X2)                         0.04       0.34 r
  memory0/dataMem/U133/Y (NAND2X1)                        0.01       0.36 f
  memory0/dataMem/U110/Y (BUFX2)                          0.03       0.39 f
  memory0/dataMem/U132/Y (NAND3X1)                        0.03       0.42 r
  memory0/dataMem/U108/Y (BUFX2)                          0.04       0.46 r
  memory0/dataMem/U276/Y (OAI21X1)                        0.02       0.47 f
  memory0/dataMem/U89/Y (OR2X2)                           0.04       0.51 f
  memory0/dataMem/U90/Y (INVX1)                           0.00       0.51 r
  memory0/dataMem/U279/Y (AOI21X1)                        0.02       0.53 f
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.53 f
  memory0/dataMem/c0/U33/Y (BUFX2)                        0.04       0.57 f
  memory0/dataMem/c0/U36/Y (AND2X2)                       0.03       0.60 f
  memory0/dataMem/c0/U9/Y (AND2X2)                        0.03       0.63 f
  memory0/dataMem/c0/U125/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U113/Y (BUFX2)                          0.04       0.74 r
  memory0/dataMem/U93/Y (AND2X2)                          0.03       0.77 r
  memory0/dataMem/U94/Y (INVX1)                           0.02       0.79 f
  memory0/dataMem/U55/Y (MUX2X1)                          0.04       0.82 r
  memory0/dataMem/U187/Y (AND2X2)                         0.03       0.86 r
  memory0/dataMem/U47/Y (MUX2X1)                          0.02       0.88 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.88 f
  memory0/dataMem/c1/U33/Y (AND2X2)                       0.04       0.92 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.92 f
  memory0/dataMem/c1/mem_tg/U8/Y (INVX1)                  0.00       0.91 r
  memory0/dataMem/c1/mem_tg/U9/Y (AND2X2)                 0.04       0.95 r
  memory0/dataMem/c1/mem_tg/U813/Y (AND2X2)               0.04       0.99 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       0.99 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.02 r
  memory0/dataMem/c1/U17/Y (AND2X2)                       0.03       1.05 r
  memory0/dataMem/c1/U19/Y (AND2X2)                       0.03       1.08 r
  memory0/dataMem/c1/U108/Y (INVX1)                       0.02       1.10 f
  memory0/dataMem/c1/U24/Y (OR2X2)                        0.04       1.14 f
  memory0/dataMem/c1/U183/Y (INVX1)                       0.00       1.14 r
  memory0/dataMem/c1/U112/Y (AND2X2)                      0.04       1.17 r
  memory0/dataMem/c1/U12/Y (BUFX2)                        0.03       1.21 r
  memory0/dataMem/c1/U113/Y (INVX1)                       0.02       1.22 f
  memory0/dataMem/c1/U178/Y (OAI21X1)                     0.05       1.27 r
  memory0/dataMem/c1/U124/Y (INVX2)                       0.02       1.30 f
  memory0/dataMem/c1/U22/Y (OR2X2)                        0.04       1.34 f
  memory0/dataMem/c1/U23/Y (INVX1)                        0.01       1.34 r
  memory0/dataMem/c1/mem_w1/write (memc_Size16_2)         0.00       1.34 r
  memory0/dataMem/c1/mem_w1/U201/Y (OR2X2)                0.04       1.39 r
  memory0/dataMem/c1/mem_w1/U240/Y (INVX1)                0.03       1.42 f
  memory0/dataMem/c1/mem_w1/U1253/Y (AND2X2)              0.04       1.46 f
  memory0/dataMem/c1/mem_w1/data_out<9> (memc_Size16_2)
                                                          0.00       1.46 f
  memory0/dataMem/c1/U149/Y (AOI22X1)                     0.02       1.48 r
  memory0/dataMem/c1/U74/Y (BUFX2)                        0.03       1.52 r
  memory0/dataMem/c1/U55/Y (AND2X2)                       0.03       1.55 r
  memory0/dataMem/c1/U56/Y (INVX1)                        0.01       1.56 f
  memory0/dataMem/c1/data_out<9> (cache_cache_id2_0)      0.00       1.56 f
  memory0/dataMem/U231/Y (INVX1)                          0.00       1.56 r
  memory0/dataMem/U240/Y (MUX2X1)                         0.02       1.58 f
  memory0/dataMem/U202/Y (INVX1)                          0.00       1.58 r
  memory0/dataMem/U203/Y (INVX1)                          0.02       1.60 f
  memory0/dataMem/mem/data_in<9> (four_bank_mem_0)        0.00       1.60 f
  memory0/dataMem/mem/m1/data_in<9> (final_memory_2)      0.00       1.60 f
  memory0/dataMem/mem/m1/reg1[9]/d (dff_128)              0.00       1.60 f
  memory0/dataMem/mem/m1/reg1[9]/U4/Y (AND2X2)            0.04       1.64 f
  memory0/dataMem/mem/m1/reg1[9]/state_reg/D (DFFPOSX1)
                                                          0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  memory0/dataMem/mem/m1/reg1[9]/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.70


  Startpoint: memory0/dataMem/state_reg/state_flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory0/dataMem/mem/m2/reg1[0]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[2]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[2]/state_reg/Q (DFFPOSX1)
                                                          0.10       0.10 f
  memory0/dataMem/state_reg/state_flops[2]/q (dff_537)
                                                          0.00       0.10 f
  memory0/dataMem/state_reg/state<2> (statereg_0)         0.00       0.10 f
  memory0/dataMem/U49/Y (INVX1)                           0.00       0.11 r
  memory0/dataMem/U23/Y (INVX1)                           0.02       0.13 f
  memory0/dataMem/fsm_logic/state<2> (statelogic_0)       0.00       0.13 f
  memory0/dataMem/fsm_logic/U35/Y (INVX1)                 0.01       0.14 r
  memory0/dataMem/fsm_logic/U60/Y (AND2X2)                0.04       0.18 r
  memory0/dataMem/fsm_logic/U41/Y (OR2X2)                 0.04       0.22 r
  memory0/dataMem/fsm_logic/U128/Y (INVX1)                0.02       0.24 f
  memory0/dataMem/fsm_logic/U169/Y (NAND3X1)              0.03       0.27 r
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.27 r
  memory0/dataMem/U111/Y (BUFX2)                          0.04       0.31 r
  memory0/dataMem/U229/Y (AND2X2)                         0.04       0.34 r
  memory0/dataMem/U133/Y (NAND2X1)                        0.01       0.36 f
  memory0/dataMem/U110/Y (BUFX2)                          0.03       0.39 f
  memory0/dataMem/U132/Y (NAND3X1)                        0.03       0.42 r
  memory0/dataMem/U108/Y (BUFX2)                          0.04       0.46 r
  memory0/dataMem/U276/Y (OAI21X1)                        0.02       0.47 f
  memory0/dataMem/U89/Y (OR2X2)                           0.04       0.51 f
  memory0/dataMem/U90/Y (INVX1)                           0.00       0.51 r
  memory0/dataMem/U279/Y (AOI21X1)                        0.02       0.53 f
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.53 f
  memory0/dataMem/c0/U33/Y (BUFX2)                        0.04       0.57 f
  memory0/dataMem/c0/U36/Y (AND2X2)                       0.03       0.60 f
  memory0/dataMem/c0/U9/Y (AND2X2)                        0.03       0.63 f
  memory0/dataMem/c0/U125/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U113/Y (BUFX2)                          0.04       0.74 r
  memory0/dataMem/U93/Y (AND2X2)                          0.03       0.77 r
  memory0/dataMem/U94/Y (INVX1)                           0.02       0.79 f
  memory0/dataMem/U55/Y (MUX2X1)                          0.04       0.82 r
  memory0/dataMem/U187/Y (AND2X2)                         0.03       0.86 r
  memory0/dataMem/U47/Y (MUX2X1)                          0.02       0.88 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.88 f
  memory0/dataMem/c1/U33/Y (AND2X2)                       0.04       0.92 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.92 f
  memory0/dataMem/c1/mem_tg/U8/Y (INVX1)                  0.00       0.91 r
  memory0/dataMem/c1/mem_tg/U9/Y (AND2X2)                 0.04       0.95 r
  memory0/dataMem/c1/mem_tg/U813/Y (AND2X2)               0.04       0.99 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       0.99 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.02 r
  memory0/dataMem/c1/U17/Y (AND2X2)                       0.03       1.05 r
  memory0/dataMem/c1/U19/Y (AND2X2)                       0.03       1.08 r
  memory0/dataMem/c1/U108/Y (INVX1)                       0.02       1.10 f
  memory0/dataMem/c1/U24/Y (OR2X2)                        0.04       1.14 f
  memory0/dataMem/c1/U183/Y (INVX1)                       0.00       1.14 r
  memory0/dataMem/c1/U112/Y (AND2X2)                      0.04       1.17 r
  memory0/dataMem/c1/U12/Y (BUFX2)                        0.03       1.21 r
  memory0/dataMem/c1/U113/Y (INVX1)                       0.02       1.22 f
  memory0/dataMem/c1/U178/Y (OAI21X1)                     0.05       1.27 r
  memory0/dataMem/c1/U124/Y (INVX2)                       0.02       1.30 f
  memory0/dataMem/c1/U22/Y (OR2X2)                        0.04       1.34 f
  memory0/dataMem/c1/U23/Y (INVX1)                        0.01       1.34 r
  memory0/dataMem/c1/mem_w1/write (memc_Size16_2)         0.00       1.34 r
  memory0/dataMem/c1/mem_w1/U201/Y (OR2X2)                0.04       1.39 r
  memory0/dataMem/c1/mem_w1/U240/Y (INVX1)                0.03       1.42 f
  memory0/dataMem/c1/mem_w1/U1244/Y (AND2X2)              0.04       1.46 f
  memory0/dataMem/c1/mem_w1/data_out<0> (memc_Size16_2)
                                                          0.00       1.46 f
  memory0/dataMem/c1/U146/Y (AOI22X1)                     0.02       1.48 r
  memory0/dataMem/c1/U71/Y (BUFX2)                        0.03       1.52 r
  memory0/dataMem/c1/U37/Y (AND2X2)                       0.03       1.55 r
  memory0/dataMem/c1/U38/Y (INVX1)                        0.01       1.56 f
  memory0/dataMem/c1/data_out<0> (cache_cache_id2_0)      0.00       1.56 f
  memory0/dataMem/U226/Y (INVX1)                          0.00       1.56 r
  memory0/dataMem/U235/Y (MUX2X1)                         0.02       1.58 f
  memory0/dataMem/U196/Y (INVX1)                          0.00       1.58 r
  memory0/dataMem/U197/Y (INVX1)                          0.02       1.60 f
  memory0/dataMem/mem/data_in<0> (four_bank_mem_0)        0.00       1.60 f
  memory0/dataMem/mem/m2/data_in<0> (final_memory_1)      0.00       1.60 f
  memory0/dataMem/mem/m2/reg1[0]/d (dff_86)               0.00       1.60 f
  memory0/dataMem/mem/m2/reg1[0]/U4/Y (AND2X2)            0.04       1.64 f
  memory0/dataMem/mem/m2/reg1[0]/state_reg/D (DFFPOSX1)
                                                          0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  memory0/dataMem/mem/m2/reg1[0]/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.70


  Startpoint: memory0/dataMem/state_reg/state_flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory0/dataMem/mem/m2/reg1[9]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[2]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[2]/state_reg/Q (DFFPOSX1)
                                                          0.10       0.10 f
  memory0/dataMem/state_reg/state_flops[2]/q (dff_537)
                                                          0.00       0.10 f
  memory0/dataMem/state_reg/state<2> (statereg_0)         0.00       0.10 f
  memory0/dataMem/U49/Y (INVX1)                           0.00       0.11 r
  memory0/dataMem/U23/Y (INVX1)                           0.02       0.13 f
  memory0/dataMem/fsm_logic/state<2> (statelogic_0)       0.00       0.13 f
  memory0/dataMem/fsm_logic/U35/Y (INVX1)                 0.01       0.14 r
  memory0/dataMem/fsm_logic/U60/Y (AND2X2)                0.04       0.18 r
  memory0/dataMem/fsm_logic/U41/Y (OR2X2)                 0.04       0.22 r
  memory0/dataMem/fsm_logic/U128/Y (INVX1)                0.02       0.24 f
  memory0/dataMem/fsm_logic/U169/Y (NAND3X1)              0.03       0.27 r
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.27 r
  memory0/dataMem/U111/Y (BUFX2)                          0.04       0.31 r
  memory0/dataMem/U229/Y (AND2X2)                         0.04       0.34 r
  memory0/dataMem/U133/Y (NAND2X1)                        0.01       0.36 f
  memory0/dataMem/U110/Y (BUFX2)                          0.03       0.39 f
  memory0/dataMem/U132/Y (NAND3X1)                        0.03       0.42 r
  memory0/dataMem/U108/Y (BUFX2)                          0.04       0.46 r
  memory0/dataMem/U276/Y (OAI21X1)                        0.02       0.47 f
  memory0/dataMem/U89/Y (OR2X2)                           0.04       0.51 f
  memory0/dataMem/U90/Y (INVX1)                           0.00       0.51 r
  memory0/dataMem/U279/Y (AOI21X1)                        0.02       0.53 f
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.53 f
  memory0/dataMem/c0/U33/Y (BUFX2)                        0.04       0.57 f
  memory0/dataMem/c0/U36/Y (AND2X2)                       0.03       0.60 f
  memory0/dataMem/c0/U9/Y (AND2X2)                        0.03       0.63 f
  memory0/dataMem/c0/U125/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U113/Y (BUFX2)                          0.04       0.74 r
  memory0/dataMem/U93/Y (AND2X2)                          0.03       0.77 r
  memory0/dataMem/U94/Y (INVX1)                           0.02       0.79 f
  memory0/dataMem/U55/Y (MUX2X1)                          0.04       0.82 r
  memory0/dataMem/U187/Y (AND2X2)                         0.03       0.86 r
  memory0/dataMem/U47/Y (MUX2X1)                          0.02       0.88 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.88 f
  memory0/dataMem/c1/U33/Y (AND2X2)                       0.04       0.92 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.92 f
  memory0/dataMem/c1/mem_tg/U8/Y (INVX1)                  0.00       0.91 r
  memory0/dataMem/c1/mem_tg/U9/Y (AND2X2)                 0.04       0.95 r
  memory0/dataMem/c1/mem_tg/U813/Y (AND2X2)               0.04       0.99 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       0.99 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.02 r
  memory0/dataMem/c1/U17/Y (AND2X2)                       0.03       1.05 r
  memory0/dataMem/c1/U19/Y (AND2X2)                       0.03       1.08 r
  memory0/dataMem/c1/U108/Y (INVX1)                       0.02       1.10 f
  memory0/dataMem/c1/U24/Y (OR2X2)                        0.04       1.14 f
  memory0/dataMem/c1/U183/Y (INVX1)                       0.00       1.14 r
  memory0/dataMem/c1/U112/Y (AND2X2)                      0.04       1.17 r
  memory0/dataMem/c1/U12/Y (BUFX2)                        0.03       1.21 r
  memory0/dataMem/c1/U113/Y (INVX1)                       0.02       1.22 f
  memory0/dataMem/c1/U178/Y (OAI21X1)                     0.05       1.27 r
  memory0/dataMem/c1/U124/Y (INVX2)                       0.02       1.30 f
  memory0/dataMem/c1/U22/Y (OR2X2)                        0.04       1.34 f
  memory0/dataMem/c1/U23/Y (INVX1)                        0.01       1.34 r
  memory0/dataMem/c1/mem_w1/write (memc_Size16_2)         0.00       1.34 r
  memory0/dataMem/c1/mem_w1/U201/Y (OR2X2)                0.04       1.39 r
  memory0/dataMem/c1/mem_w1/U240/Y (INVX1)                0.03       1.42 f
  memory0/dataMem/c1/mem_w1/U1253/Y (AND2X2)              0.04       1.46 f
  memory0/dataMem/c1/mem_w1/data_out<9> (memc_Size16_2)
                                                          0.00       1.46 f
  memory0/dataMem/c1/U149/Y (AOI22X1)                     0.02       1.48 r
  memory0/dataMem/c1/U74/Y (BUFX2)                        0.03       1.52 r
  memory0/dataMem/c1/U55/Y (AND2X2)                       0.03       1.55 r
  memory0/dataMem/c1/U56/Y (INVX1)                        0.01       1.56 f
  memory0/dataMem/c1/data_out<9> (cache_cache_id2_0)      0.00       1.56 f
  memory0/dataMem/U231/Y (INVX1)                          0.00       1.56 r
  memory0/dataMem/U240/Y (MUX2X1)                         0.02       1.58 f
  memory0/dataMem/U202/Y (INVX1)                          0.00       1.58 r
  memory0/dataMem/U203/Y (INVX1)                          0.02       1.60 f
  memory0/dataMem/mem/data_in<9> (four_bank_mem_0)        0.00       1.60 f
  memory0/dataMem/mem/m2/data_in<9> (final_memory_1)      0.00       1.60 f
  memory0/dataMem/mem/m2/reg1[9]/d (dff_77)               0.00       1.60 f
  memory0/dataMem/mem/m2/reg1[9]/U4/Y (AND2X2)            0.04       1.64 f
  memory0/dataMem/mem/m2/reg1[9]/state_reg/D (DFFPOSX1)
                                                          0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  memory0/dataMem/mem/m2/reg1[9]/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.70


1
