KEY LIBERO "9.1"
KEY CAPTURE "9.1.0.18"
KEY DEFAULT_IMPORT_LOC "F:\Actel\CD"
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "c117109a-f381-4ac3-b7a9-eb353111991a"
KEY HDLTechnology "VHDL"
KEY VendorTechnology_Family "ProASIC3"
KEY VendorTechnology_Die "IS4X4M1"
KEY VendorTechnology_Package "pq208"
KEY ProjectLocation "E:\workspaces\activehdl\03_ProASIC3demo_actel"
KEY SimulationType "VHDL"
KEY Vendor "Actel"
KEY ActiveRoot "TEST::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST FileManager
VALUE "<project>\designer\impl1\TEST.adb,adb"
STATE="ood"
TIME="1379909925"
SIZE="194048"
ENDFILE
VALUE "<project>\designer\impl1\TEST.stp,stp"
STATE="ood"
TIME="1379909925"
SIZE="57210"
ENDFILE
VALUE "<project>\designer\impl1\TEST_fp\TEST.pro,pro"
STATE="utd"
TIME="1384849782"
SIZE="1552"
ENDFILE
VALUE "<project>\hdl\test.vhd,hdl"
STATE="utd"
TIME="1385289458"
SIZE="13541"
ENDFILE
VALUE "<project>\synthesis\TEST.edn,syn_edn"
STATE="ood"
TIME="1385270236"
SIZE="154971"
ENDFILE
VALUE "<project>\synthesis\TEST_sdc.sdc,syn_sdc"
STATE="ood"
TIME="1385270236"
SIZE="377"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "TEST::work"
FILE "<project>\hdl\test.vhd,hdl"
LIST ProjectState5.1
LIST Impl1
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
VALUE "<project>\synthesis\TEST.edn,syn_edn"
VALUE "<project>\synthesis\TEST_sdc.sdc,syn_sdc"
VALUE "<project>\synthesis\TEST.vhd,syn_hdl"
VALUE "<project>\phy_synthesis\TEST_palace.edn,palace_edn"
VALUE "<project>\phy_synthesis\TEST_palace.gcf,palace_gcf"
VALUE "<project>\phy_synthesis\TEST_palace.pdc,palace_pdc"
VALUE "<project>\phy_synthesis\TEST_palace.sdc,palace_sdc"
VALUE "<project>\phy_synthesis\TEST_palace.vhd,palace_hdl"
VALUE "<project>\designer\impl1\TEST.adb,adb"
VALUE "<project>\designer\impl1\TEST.prb,prb"
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
ENDLIST
LIST Other_Association
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1ps
VsimOpt=
EntityName=testbench
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DumpVCD=false
VCDFileName=power.vcd
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateViewDrawIni=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
GenerateHDLFromSchematic=TRUE
FlashProInputFile=stp
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="Synplify AE"
FUNCTION="Synthesis"
TOOL="Synplify"
LOCATION="C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\bin\synplify_pro.exe"
PARAM=""
BATCH=0
EndProfile
NAME="ModelSim AE"
FUNCTION="Simulation"
TOOL="ModelSim"
LOCATION="C:\Actel\Libero_v9.1\Model\win32acoem\modelsim.exe"
PARAM=""
BATCH=0
EndProfile
NAME="WFL"
FUNCTION="Stimulus"
TOOL="WFL"
LOCATION="syncad.exe"
PARAM="-pwflite"
BATCH=0
EndProfile
NAME="FlashPro"
FUNCTION="Program"
TOOL="FlashPro"
LOCATION="C:\Actel\Libero_v9.1\Designer\bin\FlashPro.exe"
PARAM=""
BATCH=0
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "TEST::work"
LIST Impl1
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
VALUE "<project>\synthesis\TEST.edn,syn_edn"
VALUE "<project>\synthesis\TEST_sdc.sdc,syn_sdc"
VALUE "<project>\synthesis\TEST.vhd,syn_hdl"
VALUE "<project>\phy_synthesis\TEST_palace.edn,palace_edn"
VALUE "<project>\phy_synthesis\TEST_palace.gcf,palace_gcf"
VALUE "<project>\phy_synthesis\TEST_palace.pdc,palace_pdc"
VALUE "<project>\phy_synthesis\TEST_palace.sdc,palace_sdc"
VALUE "<project>\phy_synthesis\TEST_palace.vhd,palace_hdl"
VALUE "<project>\designer\impl1\TEST.adb,adb"
VALUE "<project>\designer\impl1\TEST.prb,prb"
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
DESIGNFLOW:
FILE:<project>\hdl\test.vhd,hdl
ACTIVE_VIEW:1
ENDLIST
