Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue Nov 14 22:50:12 2017
| Host         : tinytangent_laptop1 running 64-bit Arch Linux
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'TopLevelDesign_SimpleArithmeticAXI_0_0'

1. Summary
----------

SUCCESS in the conversion of TopLevelDesign_SimpleArithmeticAXI_0_0 (user.org:user:SimpleArithmeticAXI:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue Nov 14 19:09:56 2017
| Host         : tinytangent_laptop1 running 64-bit Arch Linux
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'TopLevelDesign_SimpleArithmeticAXI_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of TopLevelDesign_SimpleArithmeticAXI_0_0 (user.org:user:SimpleArithmeticAXI:1.0 (Rev. 1)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'TopLevelDesign_SimpleArithmeticAXI_0_0'. These changes may impact your design.


-Upgrade has added port 'arith_oprand_1'

-Upgrade has added port 'arith_oprand_2'

-Upgrade has added port 'arith_result'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue Nov 14 19:02:41 2017
| Host         : tinytangent_laptop1 running 64-bit Arch Linux
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'TopLevelDesign_SimpleArithmeticAXI_0_0'

1. Summary
----------

SUCCESS in the conversion of TopLevelDesign_SimpleArithmeticAXI_0_0 (user.org:user:SimpleArithmeticAXI:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue Nov 14 18:53:15 2017
| Host         : tinytangent_laptop1 running 64-bit Arch Linux
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'TopLevelDesign_SimpleArithmeticAXI_0_0'

1. Summary
----------

SUCCESS in the conversion of TopLevelDesign_SimpleArithmeticAXI_0_0 (user.org:user:SimpleArithmeticAXI:1.0 (Rev. 1)) to Vivado generation flows.

