0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/matth/Documents/ECE369A_ComputerFundamentals/FinalProject/Files for Labs 1-18/Datapath_tb.v,1543392853,verilog,,,,Datapath_tb,,,,,,,,
C:/Users/matth/Documents/ECE369A_ComputerFundamentals/FinalProject/FinalProject.sim/sim_1/synth/func/xsim/Datapath_tb_func_synth.v,1580149972,verilog,,C:/Users/matth/Documents/ECE369A_ComputerFundamentals/FinalProject/Files for Labs 1-18/Datapath_tb.v,,ALU32Bit;ALU32Bit__1;BranchComparator;Controller;DataMemory;Datapath;EXMERegister;Forward;HazardDetection;HiLoRegister;IDEXRegister;IFIDRegister;InstructionMemory;MEWBRegister;Mux32Bit2To1;Mux32Bit2To1_0;Mux32Bit2To1_1;Mux32Bit2To1_2;Mux32Bit2To1_3;Mux32Bit2To1_4;Mux32Bit2To1_5;Mux32Bit4To1;Mux32Bit4To1__1;Mux32Bit4To1__2;Mux32Bit4To1__3;Mux32Bit4To1__4;Mux32Bit4To1__5;Mux32Bit4To1__6;Mux32Bit4To1__7;Mux32Bit4To1__8;Mux32Bit4To1__9;Mux64Bit4To1;PCAdder;ProgramCounter;RegisterFile;glbl,,,,,,,,
