# Building-a-Processor-with-Verilog-HDL-from-Scratch
It introduces an instruction set that covers key tasks such as basic Arithmetic and logical Operation, Data Movement,
Jumping to Different Sections, and making decisions based on given conditions.

The codeâ€™s State Machine encompasses Instruction Fetching, Decoding and Execution, a brief delay for preparation
of the next instruction, and a state for checking a Halt Condition

the design code and the testbench code are present in folder *processor designing.srcs* and further in sim_
