Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: mac_controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mac_controller.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mac_controller"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : mac_controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Windows\System32\DSD_Project\mac.v" into library work
Parsing module <mac>.
WARNING:HDLCompiler:31 - "C:\Windows\System32\DSD_Project\mac.v" Line 52: <acc_5> is already declared.
WARNING:HDLCompiler:770 - "C:\Windows\System32\DSD_Project\mac.v" Line 52: Second declaration of acc_5 ignored
INFO:HDLCompiler:1408 - "C:\Windows\System32\DSD_Project\mac.v" Line 52. acc_5 is declared here
Analyzing Verilog file "C:\Windows\System32\DSD_Project\mac_datapath.v" into library work
Parsing module <mac_datapath>.
Analyzing Verilog file "C:\Windows\System32\DSD_Project\mac_controller.v" into library work
Parsing module <mac_controller>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
ERROR:HDLCompiler:329 - "C:\Windows\System32\DSD_Project\mac_controller.v" Line 156: Target <Result_0> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:329 - "C:\Windows\System32\DSD_Project\mac_controller.v" Line 157: Target <Result_1> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:329 - "C:\Windows\System32\DSD_Project\mac_controller.v" Line 158: Target <Result_2> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:329 - "C:\Windows\System32\DSD_Project\mac_controller.v" Line 159: Target <Result_3> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:329 - "C:\Windows\System32\DSD_Project\mac_controller.v" Line 160: Target <Result_4> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:329 - "C:\Windows\System32\DSD_Project\mac_controller.v" Line 161: Target <Result_5> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:329 - "C:\Windows\System32\DSD_Project\mac_controller.v" Line 162: Target <Result_6> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:329 - "C:\Windows\System32\DSD_Project\mac_controller.v" Line 163: Target <Result_7> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:329 - "C:\Windows\System32\DSD_Project\mac_controller.v" Line 164: Target <Result_8> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:329 - "C:\Windows\System32\DSD_Project\mac_controller.v" Line 165: Target <Result_8> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:329 - "C:\Windows\System32\DSD_Project\mac_controller.v" Line 167: Target <Result_10> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:329 - "C:\Windows\System32\DSD_Project\mac_controller.v" Line 168: Target <Result_11> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:329 - "C:\Windows\System32\DSD_Project\mac_controller.v" Line 169: Target <Result_12> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:329 - "C:\Windows\System32\DSD_Project\mac_controller.v" Line 170: Target <Result_13> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:329 - "C:\Windows\System32\DSD_Project\mac_controller.v" Line 171: Target <Result_14> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:329 - "C:\Windows\System32\DSD_Project\mac_controller.v" Line 172: Target <Result_15> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:329 - "C:\Windows\System32\DSD_Project\mac_controller.v" Line 173: Target <Result_16> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:329 - "C:\Windows\System32\DSD_Project\mac_controller.v" Line 174: Target <Result_17> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:329 - "C:\Windows\System32\DSD_Project\mac_controller.v" Line 175: Target <Result_18> of concurrent assignment or output port connection should be a net type.
Sorry, too many errors..
--> 

Total memory usage is 4445724 kilobytes

Number of errors   :   19 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

