## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Mon Nov 17 08:16:10 PM EST 2014
##
vlib work
vlog +acc  "../../clock_divider.v"
vlog +acc  "/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/verilog/src/glbl.v"
vsim -t 1ps   -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip -lib work i2c_clock_divider glbl
do {i2c_clock_divider_wave.fdo}
view wave
view structure
view signals
run 1000ns
do {i2c_clock_divider.udo}
