#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5626a80564d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5626a8079650 .scope module, "mini_cpu_tb" "mini_cpu_tb" 3 1;
 .timescale 0 0;
v0x5626a80ea930 .array "RAM", 0 63, 31 0;
v0x5626a80eaa10_0 .net "active", 0 0, v0x5626a80e9610_0;  1 drivers
v0x5626a80eaad0_0 .net "address", 31 0, L_0x5626a80ba880;  1 drivers
v0x5626a80eab70_0 .var "clk", 0 0;
v0x5626a80eac10_0 .net "read", 0 0, v0x5626a80e4580_0;  1 drivers
v0x5626a80ead00_0 .var "readdata", 31 0;
v0x5626a80eada0_0 .var "reset", 0 0;
v0x5626a80eae40_0 .var "waitrequest", 0 0;
v0x5626a80eaee0_0 .net "write", 0 0, v0x5626a80e4620_0;  1 drivers
v0x5626a80eb010_0 .net "writedata", 31 0, L_0x5626a80a6d40;  1 drivers
S_0x5626a8079220 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 34, 3 34 0, S_0x5626a8079650;
 .timescale 0 0;
v0x5626a80ba9a0_0 .var/i "idx", 31 0;
S_0x5626a80e2ef0 .scope module, "dut" "top_level_CPU" 3 74, 4 1 0, S_0x5626a8079650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "address";
    .port_info 4 /OUTPUT 1 "write";
    .port_info 5 /OUTPUT 1 "read";
    .port_info 6 /INPUT 1 "waitrequest";
    .port_info 7 /OUTPUT 32 "writedata";
    .port_info 8 /INPUT 32 "readdata";
L_0x5626a80ba880 .functor BUFZ 32, L_0x5626a80fb2f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5626a80a6d40 .functor BUFZ 32, v0x5626a80e7b10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5626a80e8d30_0 .net "ALUSrc", 0 0, v0x5626a80e4400_0;  1 drivers
v0x5626a80e8e20_0 .net "JRcontrol", 0 0, v0x5626a80e44c0_0;  1 drivers
v0x5626a80e8ec0_0 .net "MemtoReg", 0 0, v0x5626a80e46e0_0;  1 drivers
v0x5626a80e8fb0_0 .net "PCSrc", 0 0, v0x5626a80e47f0_0;  1 drivers
v0x5626a80e9050_0 .net "RegDest", 0 0, v0x5626a80e48b0_0;  1 drivers
v0x5626a80e9190_0 .net "RegWrite", 0 0, v0x5626a80e4970_0;  1 drivers
v0x5626a80e9280_0 .net *"_ivl_0", 31 0, L_0x5626a80eb0b0;  1 drivers
L_0x7f99d8b8d018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5626a80e9320_0 .net *"_ivl_3", 30 0, L_0x7f99d8b8d018;  1 drivers
L_0x7f99d8b8d060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5626a80e93e0_0 .net/2u *"_ivl_4", 31 0, L_0x7f99d8b8d060;  1 drivers
v0x5626a80e9550_0 .net *"_ivl_6", 0 0, L_0x5626a80fb1b0;  1 drivers
v0x5626a80e9610_0 .var "active", 0 0;
v0x5626a80e96b0_0 .net "addr", 31 0, L_0x5626a80fb2f0;  1 drivers
v0x5626a80e9770_0 .net "address", 31 0, L_0x5626a80ba880;  alias, 1 drivers
v0x5626a80e9850_0 .net "alu_data", 31 0, v0x5626a807b790_0;  1 drivers
v0x5626a80e9910_0 .net "clk", 0 0, v0x5626a80eab70_0;  1 drivers
v0x5626a80e99b0_0 .net "data_reg_a", 31 0, v0x5626a80e7a50_0;  1 drivers
v0x5626a80e9a70_0 .net "data_reg_b", 31 0, v0x5626a80e7b10_0;  1 drivers
v0x5626a80e9c90_0 .net "end_of_inst_reg", 0 0, v0x5626a80e8440_0;  1 drivers
v0x5626a80e9d80_0 .var "end_of_inst_store", 0 0;
v0x5626a80e9e20_0 .net "fetch", 0 0, v0x5626a80e4d00_0;  1 drivers
v0x5626a80e9f10_0 .net "inst_addr", 31 0, v0x5626a80e7060_0;  1 drivers
v0x5626a80e9fb0_0 .net "instr", 31 0, v0x5626a80e63d0_0;  1 drivers
v0x5626a80ea050_0 .net "read", 0 0, v0x5626a80e4580_0;  alias, 1 drivers
v0x5626a80ea0f0_0 .net "readdata", 31 0, v0x5626a80ead00_0;  1 drivers
v0x5626a80ea1e0_0 .net "reg_data_in", 31 0, v0x5626a80e5790_0;  1 drivers
v0x5626a80ea2f0_0 .net "reset", 0 0, v0x5626a80eada0_0;  1 drivers
v0x5626a80ea390_0 .net "valid_read", 0 0, v0x5626a80e66b0_0;  1 drivers
v0x5626a80ea480_0 .net "valid_write", 0 0, v0x5626a80e5da0_0;  1 drivers
v0x5626a80ea570_0 .net "waitrequest", 0 0, v0x5626a80eae40_0;  1 drivers
v0x5626a80ea660_0 .net "write", 0 0, v0x5626a80e4620_0;  alias, 1 drivers
v0x5626a80ea700_0 .net "writedata", 31 0, L_0x5626a80a6d40;  alias, 1 drivers
E_0x5626a809d3c0 .event anyedge, v0x5626a80e96b0_0;
L_0x5626a80eb0b0 .concat [ 1 31 0 0], v0x5626a80e4d00_0, L_0x7f99d8b8d018;
L_0x5626a80fb1b0 .cmp/eq 32, L_0x5626a80eb0b0, L_0x7f99d8b8d060;
L_0x5626a80fb2f0 .functor MUXZ 32, v0x5626a807b790_0, v0x5626a80e7060_0, L_0x5626a80fb1b0, C4<>;
S_0x5626a80e3240 .scope module, "alu_dut" "ALU" 4 86, 5 1 0, S_0x5626a80e2ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 32 "ReadData1";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "ReadData2";
    .port_info 4 /OUTPUT 32 "ALUResult";
v0x5626a807b790_0 .var "ALUResult", 31 0;
v0x5626a80e3500_0 .net "ReadData1", 31 0, v0x5626a80e7a50_0;  alias, 1 drivers
v0x5626a80e35e0_0 .net "ReadData2", 31 0, v0x5626a80e7b10_0;  alias, 1 drivers
L_0x7f99d8b8d180 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5626a80e36a0_0 .net/2u *"_ivl_10", 15 0, L_0x7f99d8b8d180;  1 drivers
v0x5626a80e3780_0 .net *"_ivl_13", 15 0, L_0x5626a80fc020;  1 drivers
v0x5626a80e38b0_0 .net *"_ivl_5", 15 0, L_0x5626a80fbdf0;  1 drivers
L_0x7f99d8b8d138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5626a80e3990_0 .net *"_ivl_9", 15 0, L_0x7f99d8b8d138;  1 drivers
v0x5626a80e3a70_0 .net "func", 5 0, L_0x5626a80fbd50;  1 drivers
v0x5626a80e3b50_0 .net "immediateSE", 31 0, L_0x5626a80fbe90;  1 drivers
v0x5626a80e3c30_0 .net "immediateZE", 31 0, L_0x5626a80fc0c0;  1 drivers
v0x5626a80e3d10_0 .net "instruction", 31 0, v0x5626a80e63d0_0;  alias, 1 drivers
v0x5626a80e3df0_0 .net "opcode", 5 0, L_0x5626a80fbcb0;  1 drivers
v0x5626a80e3ed0_0 .net "reset", 0 0, v0x5626a80eada0_0;  alias, 1 drivers
E_0x5626a809acd0/0 .event anyedge, v0x5626a80e3df0_0, v0x5626a80e3a70_0, v0x5626a80e3500_0, v0x5626a80e35e0_0;
E_0x5626a809acd0/1 .event anyedge, v0x5626a80e3c30_0, v0x5626a80e3b50_0;
E_0x5626a809acd0 .event/or E_0x5626a809acd0/0, E_0x5626a809acd0/1;
L_0x5626a80fbcb0 .part v0x5626a80e63d0_0, 26, 6;
L_0x5626a80fbd50 .part v0x5626a80e63d0_0, 0, 6;
L_0x5626a80fbdf0 .part v0x5626a80e63d0_0, 0, 16;
L_0x5626a80fbe90 .concat [ 16 16 0 0], L_0x5626a80fbdf0, L_0x7f99d8b8d138;
L_0x5626a80fc020 .part v0x5626a80e63d0_0, 0, 16;
L_0x5626a80fc0c0 .concat [ 16 16 0 0], L_0x5626a80fc020, L_0x7f99d8b8d180;
S_0x5626a80e4030 .scope module, "control_dut" "control_signals" 4 104, 6 1 0, S_0x5626a80e2ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst";
    .port_info 1 /INPUT 1 "end_of_inst_reg";
    .port_info 2 /INPUT 1 "end_of_inst_store";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegDest";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "PCSrc";
    .port_info 11 /OUTPUT 1 "MemtoReg";
    .port_info 12 /OUTPUT 1 "fetch";
    .port_info 13 /OUTPUT 1 "JRcontrol";
v0x5626a80e4400_0 .var "ALUSrc", 0 0;
v0x5626a80e44c0_0 .var "JRcontrol", 0 0;
v0x5626a80e4580_0 .var "MemRead", 0 0;
v0x5626a80e4620_0 .var "MemWrite", 0 0;
v0x5626a80e46e0_0 .var "MemtoReg", 0 0;
v0x5626a80e47f0_0 .var "PCSrc", 0 0;
v0x5626a80e48b0_0 .var "RegDest", 0 0;
v0x5626a80e4970_0 .var "RegWrite", 0 0;
v0x5626a80e4a30_0 .net "clk", 0 0, v0x5626a80eab70_0;  alias, 1 drivers
v0x5626a80e4b80_0 .net "end_of_inst_reg", 0 0, v0x5626a80e8440_0;  alias, 1 drivers
v0x5626a80e4c40_0 .net "end_of_inst_store", 0 0, v0x5626a80e9d80_0;  1 drivers
v0x5626a80e4d00_0 .var "fetch", 0 0;
v0x5626a80e4dc0_0 .net "inst", 31 0, v0x5626a80e63d0_0;  alias, 1 drivers
v0x5626a80e4e80_0 .var "jmp", 3 0;
v0x5626a80e4f40_0 .var "l_s", 2 0;
v0x5626a80e5020_0 .var "op", 5 0;
v0x5626a80e5100_0 .net "reset", 0 0, v0x5626a80eada0_0;  alias, 1 drivers
E_0x5626a809c020 .event posedge, v0x5626a80e4a30_0;
E_0x5626a809b410 .event negedge, v0x5626a80e4c40_0;
E_0x5626a80686f0 .event anyedge, v0x5626a80e4f40_0, v0x5626a80e4b80_0, v0x5626a80e5020_0, v0x5626a80e4e80_0;
E_0x5626a80c9270 .event anyedge, v0x5626a80e3ed0_0;
S_0x5626a80e53c0 .scope module, "data_dut" "data_mem" 4 94, 7 1 0, S_0x5626a80e2ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_in";
    .port_info 1 /INPUT 32 "alu_in";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 1 "mem_sel";
    .port_info 4 /INPUT 1 "delay";
    .port_info 5 /OUTPUT 32 "data_to_reg";
    .port_info 6 /OUTPUT 1 "valid";
v0x5626a80e56b0_0 .net "alu_in", 31 0, v0x5626a807b790_0;  alias, 1 drivers
v0x5626a80e5790_0 .var "data_to_reg", 31 0;
v0x5626a80e5850_0 .net "delay", 0 0, v0x5626a80eae40_0;  alias, 1 drivers
v0x5626a80e5920_0 .net "instr", 31 0, v0x5626a80e63d0_0;  alias, 1 drivers
v0x5626a80e5a30_0 .var "load_op", 5 0;
v0x5626a80e5b60_0 .net "mem_in", 31 0, v0x5626a80ead00_0;  alias, 1 drivers
v0x5626a80e5c40_0 .net "mem_sel", 0 0, v0x5626a80e46e0_0;  alias, 1 drivers
v0x5626a80e5ce0_0 .var "mem_type", 31 0;
v0x5626a80e5da0_0 .var "valid", 0 0;
E_0x5626a80e5640/0 .event anyedge, v0x5626a80e5a30_0, v0x5626a80e5b60_0, v0x5626a80e5850_0, v0x5626a80e46e0_0;
E_0x5626a80e5640/1 .event anyedge, v0x5626a807b790_0;
E_0x5626a80e5640 .event/or E_0x5626a80e5640/0, E_0x5626a80e5640/1;
S_0x5626a80e5f80 .scope module, "instreg_dut" "instr_reg" 4 61, 8 1 0, S_0x5626a80e2ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_in";
    .port_info 1 /INPUT 1 "delay";
    .port_info 2 /OUTPUT 32 "instruction";
    .port_info 3 /OUTPUT 1 "valid";
    .port_info 4 /INPUT 1 "fetch";
    .port_info 5 /INPUT 1 "reset";
v0x5626a80e6240_0 .net "delay", 0 0, v0x5626a80eae40_0;  alias, 1 drivers
v0x5626a80e6300_0 .net "fetch", 0 0, v0x5626a80e4d00_0;  alias, 1 drivers
v0x5626a80e63d0_0 .var "instruction", 31 0;
v0x5626a80e64a0_0 .net "mem_in", 31 0, v0x5626a80ead00_0;  alias, 1 drivers
v0x5626a80e6570_0 .net "reset", 0 0, v0x5626a80eada0_0;  alias, 1 drivers
v0x5626a80e66b0_0 .var "valid", 0 0;
E_0x5626a80e61b0 .event anyedge, v0x5626a80e3ed0_0, v0x5626a80e4d00_0, v0x5626a80e5850_0, v0x5626a80e5b60_0;
S_0x5626a80e6830 .scope module, "pc_dut" "PC" 4 53, 9 1 0, S_0x5626a80e2ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pcout";
    .port_info 3 /INPUT 1 "JRcontrol";
    .port_info 4 /INPUT 32 "jumpaddr";
v0x5626a80e6ab0_0 .net "JRcontrol", 0 0, v0x5626a80e44c0_0;  alias, 1 drivers
v0x5626a80e6b70_0 .var "addrtojumpto", 31 0;
v0x5626a80e6c30_0 .net "clk", 0 0, v0x5626a80eab70_0;  alias, 1 drivers
v0x5626a80e6d00_0 .net "jumpaddr", 31 0, v0x5626a80e7a50_0;  alias, 1 drivers
v0x5626a80e6dd0_0 .var "noop", 0 0;
v0x5626a80e6ec0_0 .var "pcin", 31 0;
v0x5626a80e6f80_0 .var "pcnext", 31 0;
v0x5626a80e7060_0 .var "pcout", 31 0;
v0x5626a80e7140_0 .net "reset", 0 0, v0x5626a80eada0_0;  alias, 1 drivers
E_0x5626a80e5550/0 .event anyedge, v0x5626a80e6dd0_0, v0x5626a80e6b70_0, v0x5626a80e6ec0_0, v0x5626a80e44c0_0;
E_0x5626a80e5550/1 .event anyedge, v0x5626a80e3500_0;
E_0x5626a80e5550 .event/or E_0x5626a80e5550/0, E_0x5626a80e5550/1;
S_0x5626a80e7310 .scope module, "reg_dut" "regfile" 4 70, 10 1 0, S_0x5626a80e2ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "reg_dst";
    .port_info 3 /INPUT 1 "valid_read";
    .port_info 4 /INPUT 1 "valid_write";
    .port_info 5 /INPUT 32 "Instruction";
    .port_info 6 /INPUT 32 "WriteData";
    .port_info 7 /INPUT 1 "W_en";
    .port_info 8 /INPUT 1 "active";
    .port_info 9 /OUTPUT 1 "end_instr";
    .port_info 10 /OUTPUT 32 "ReadData1";
    .port_info 11 /OUTPUT 32 "ReadData2";
    .port_info 12 /OUTPUT 160 "reg_out";
v0x5626a80e78e0_0 .net "Instruction", 31 0, v0x5626a80e63d0_0;  alias, 1 drivers
v0x5626a80e7a50_0 .var "ReadData1", 31 0;
v0x5626a80e7b10_0 .var "ReadData2", 31 0;
v0x5626a80e7bb0_0 .net "W_en", 0 0, v0x5626a80e4970_0;  alias, 1 drivers
v0x5626a80e7c80_0 .net "WriteData", 31 0, v0x5626a80e5790_0;  alias, 1 drivers
v0x5626a80e7d70_0 .net *"_ivl_10", 0 0, L_0x5626a80fb750;  1 drivers
v0x5626a80e7e10_0 .net *"_ivl_13", 4 0, L_0x5626a80fb890;  1 drivers
v0x5626a80e7ed0_0 .net *"_ivl_15", 4 0, L_0x5626a80fba40;  1 drivers
v0x5626a80e7fb0_0 .net *"_ivl_4", 31 0, L_0x5626a80fb660;  1 drivers
L_0x7f99d8b8d0a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5626a80e8120_0 .net *"_ivl_7", 30 0, L_0x7f99d8b8d0a8;  1 drivers
L_0x7f99d8b8d0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5626a80e8200_0 .net/2u *"_ivl_8", 31 0, L_0x7f99d8b8d0f0;  1 drivers
v0x5626a80e82e0_0 .net "active", 0 0, v0x5626a80e9610_0;  alias, 1 drivers
v0x5626a80e83a0_0 .net "clk", 0 0, v0x5626a80eab70_0;  alias, 1 drivers
v0x5626a80e8440_0 .var "end_instr", 0 0;
v0x5626a80e84e0_0 .net "read_addr_1", 4 0, L_0x5626a80fb520;  1 drivers
v0x5626a80e85a0_0 .net "read_addr_2", 4 0, L_0x5626a80fb5c0;  1 drivers
v0x5626a80e8680_0 .net "reg_dst", 0 0, v0x5626a80e48b0_0;  alias, 1 drivers
v0x5626a80e8750 .array "reg_out", 0 4, 31 0;
v0x5626a80e87f0 .array "regs", 0 32, 31 0;
v0x5626a80e88b0_0 .net "reset", 0 0, v0x5626a80eada0_0;  alias, 1 drivers
v0x5626a80e8950_0 .net "valid_read", 0 0, v0x5626a80e66b0_0;  alias, 1 drivers
v0x5626a80e8a20_0 .net "valid_write", 0 0, v0x5626a80e5da0_0;  alias, 1 drivers
v0x5626a80e8af0_0 .net "write_addr", 4 0, L_0x5626a80fbb20;  1 drivers
L_0x5626a80fb520 .part v0x5626a80e63d0_0, 21, 5;
L_0x5626a80fb5c0 .part v0x5626a80e63d0_0, 16, 5;
L_0x5626a80fb660 .concat [ 1 31 0 0], v0x5626a80e48b0_0, L_0x7f99d8b8d0a8;
L_0x5626a80fb750 .cmp/eq 32, L_0x5626a80fb660, L_0x7f99d8b8d0f0;
L_0x5626a80fb890 .part v0x5626a80e63d0_0, 11, 5;
L_0x5626a80fba40 .part v0x5626a80e63d0_0, 16, 5;
L_0x5626a80fbb20 .functor MUXZ 5, L_0x5626a80fba40, L_0x5626a80fb890, L_0x5626a80fb750, C4<>;
S_0x5626a80e75e0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 10 31, 10 31 0, S_0x5626a80e7310;
 .timescale 0 0;
v0x5626a80e77e0_0 .var/i "idx", 31 0;
    .scope S_0x5626a80e6830;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5626a80e6ec0_0, 0, 32;
    %end;
    .thread T_0, $init;
    .scope S_0x5626a80e6830;
T_1 ;
Ewait_0 .event/or E_0x5626a80e5550, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5626a80e6dd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x5626a80e6b70_0;
    %store/vec4 v0x5626a80e6f80_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5626a80e6ec0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5626a80e6f80_0, 0, 32;
    %load/vec4 v0x5626a80e6ab0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x5626a80e6d00_0;
    %store/vec4 v0x5626a80e6b70_0, 0, 32;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5626a80e6830;
T_2 ;
    %wait E_0x5626a809c020;
    %load/vec4 v0x5626a80e6f80_0;
    %assign/vec4 v0x5626a80e6ec0_0, 0;
    %load/vec4 v0x5626a80e6ab0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %pad/s 1;
    %assign/vec4 v0x5626a80e6dd0_0, 0;
    %load/vec4 v0x5626a80e7140_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x5626a80e7060_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x5626a80e6ec0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5626a80e6f80_0;
    %assign/vec4 v0x5626a80e7060_0, 0;
T_2.3 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5626a80e5f80;
T_3 ;
Ewait_1 .event/or E_0x5626a80e61b0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x5626a80e6570_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5626a80e63d0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5626a80e6300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x5626a80e6240_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5626a80e66b0_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x5626a80e64a0_0;
    %store/vec4 v0x5626a80e63d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5626a80e66b0_0, 0, 1;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5626a80e66b0_0, 0, 1;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5626a80e7310;
T_4 ;
    %wait E_0x5626a809c020;
    %load/vec4 v0x5626a80e82e0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x5626a80e88b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %fork t_1, S_0x5626a80e75e0;
    %jmp t_0;
    .scope S_0x5626a80e75e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5626a80e77e0_0, 0, 32;
T_4.4 ;
    %load/vec4 v0x5626a80e77e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5626a80e77e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5626a80e87f0, 0, 4;
    %load/vec4 v0x5626a80e77e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5626a80e77e0_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %end;
    .scope S_0x5626a80e7310;
t_0 %join;
T_4.2 ;
    %load/vec4 v0x5626a80e8950_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0x5626a80e84e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5626a80e87f0, 4;
    %assign/vec4 v0x5626a80e7a50_0, 0;
    %load/vec4 v0x5626a80e85a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5626a80e87f0, 4;
    %assign/vec4 v0x5626a80e7b10_0, 0;
T_4.6 ;
    %load/vec4 v0x5626a80e7bb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5626a80e8a20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x5626a80e7c80_0;
    %load/vec4 v0x5626a80e8af0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5626a80e87f0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5626a80e8440_0, 0;
T_4.8 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5626a80e3240;
T_5 ;
Ewait_2 .event/or E_0x5626a809acd0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x5626a80e3df0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x5626a80e3a70_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5626a80e3500_0;
    %load/vec4 v0x5626a80e35e0_0;
    %add;
    %store/vec4 v0x5626a807b790_0, 0, 32;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5626a80e3df0_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x5626a80e3500_0;
    %load/vec4 v0x5626a80e3c30_0;
    %add;
    %store/vec4 v0x5626a807b790_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x5626a80e3df0_0;
    %cmpi/e 35, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x5626a80e3df0_0;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0x5626a80e3500_0;
    %load/vec4 v0x5626a80e3b50_0;
    %add;
    %store/vec4 v0x5626a807b790_0, 0, 32;
T_5.6 ;
T_5.5 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5626a80e53c0;
T_6 ;
    %load/vec4 v0x5626a80e5920_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x5626a80e5a30_0, 0, 6;
    %end;
    .thread T_6, $init;
    .scope S_0x5626a80e53c0;
T_7 ;
Ewait_3 .event/or E_0x5626a80e5640, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x5626a80e5a30_0;
    %pad/u 17;
    %dup/vec4;
    %pushi/vec4 100011, 0, 17;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5626a80e5b60_0;
    %store/vec4 v0x5626a80e5ce0_0, 0, 32;
    %jmp T_7.1;
T_7.1 ;
    %pop/vec4 1;
    %load/vec4 v0x5626a80e5850_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5626a80e5da0_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5626a80e5c40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.4, 8;
    %load/vec4 v0x5626a80e5ce0_0;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %load/vec4 v0x5626a80e56b0_0;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %store/vec4 v0x5626a80e5790_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5626a80e5da0_0, 0, 1;
T_7.3 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5626a80e4030;
T_8 ;
    %load/vec4 v0x5626a80e4dc0_0;
    %parti/s 3, 29, 6;
    %store/vec4 v0x5626a80e4f40_0, 0, 3;
    %load/vec4 v0x5626a80e4dc0_0;
    %parti/s 7, 25, 6;
    %pad/u 6;
    %store/vec4 v0x5626a80e5020_0, 0, 6;
    %load/vec4 v0x5626a80e4dc0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x5626a80e4e80_0, 0, 4;
    %end;
    .thread T_8, $init;
    .scope S_0x5626a80e4030;
T_9 ;
    %wait E_0x5626a80c9270;
    %load/vec4 v0x5626a80e5100_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5626a80e4580_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5626a80e4620_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5626a80e4400_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5626a80e48b0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5626a80e4970_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5626a80e47f0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5626a80e46e0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5626a80e4d00_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5626a80e44c0_0;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5626a80e4030;
T_10 ;
Ewait_4 .event/or E_0x5626a80686f0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x5626a80e4f40_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5626a80e4580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5626a80e4400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5626a80e4970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5626a80e46e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5626a80e4620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5626a80e48b0_0, 0, 1;
    %load/vec4 v0x5626a80e4b80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_10.3, 8;
T_10.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_10.3, 8;
 ; End of false expr.
    %blend;
T_10.3;
    %pad/s 1;
    %store/vec4 v0x5626a80e4d00_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5626a80e5020_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_10.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5626a80e4580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5626a80e4400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5626a80e4970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5626a80e4620_0, 0, 1;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x5626a80e5020_0;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x5626a80e4f40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5626a80e4580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5626a80e4400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5626a80e4970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5626a80e46e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5626a80e48b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5626a80e4620_0, 0, 1;
    %load/vec4 v0x5626a80e4b80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_10.9, 8;
T_10.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_10.9, 8;
 ; End of false expr.
    %blend;
T_10.9;
    %pad/s 1;
    %store/vec4 v0x5626a80e4d00_0, 0, 1;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x5626a80e5020_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5626a80e4e80_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5626a80e44c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5626a80e4580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5626a80e4620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5626a80e4970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5626a80e4400_0, 0, 1;
T_10.10 ;
T_10.7 ;
T_10.5 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5626a80e4030;
T_11 ;
    %wait E_0x5626a809b410;
    %load/vec4 v0x5626a80e5020_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5626a80e4d00_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5626a80e4030;
T_12 ;
    %wait E_0x5626a809c020;
    %load/vec4 v0x5626a80e5020_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5626a80e4e80_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5626a80e4d00_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5626a80e2ef0;
T_13 ;
    %wait E_0x5626a809d3c0;
    %load/vec4 v0x5626a80e96b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5626a80e9610_0, 0, 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5626a8079650;
T_14 ;
    %vpi_call/w 3 22 "$dumpfile", "mini_CPU_Waveforms.vcd" {0 0 0};
    %vpi_call/w 3 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5626a8079650 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x5626a8079650;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5626a80eab70_0, 0, 1;
    %pushi/vec4 2000, 0, 32;
T_15.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.1, 5;
    %jmp/1 T_15.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5626a80eab70_0;
    %nor/r;
    %store/vec4 v0x5626a80eab70_0, 0, 1;
    %delay 5, 0;
    %jmp T_15.0;
T_15.1 ;
    %pop/vec4 1;
    %end;
    .thread T_15;
    .scope S_0x5626a8079650;
T_16 ;
    %fork t_3, S_0x5626a8079220;
    %jmp t_2;
    .scope S_0x5626a8079220;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5626a80ba9a0_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x5626a80ba9a0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5626a80ba9a0_0;
    %store/vec4a v0x5626a80ea930, 4, 0;
    %load/vec4 v0x5626a80ba9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5626a80ba9a0_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %end;
    .scope S_0x5626a8079650;
t_2 %join;
    %pushi/vec4 606732300, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5626a80ea930, 4, 0;
    %pushi/vec4 2370895872, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5626a80ea930, 4, 0;
    %pushi/vec4 22095905, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5626a80ea930, 4, 0;
    %pushi/vec4 607977481, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5626a80ea930, 4, 0;
    %pushi/vec4 2946826244, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5626a80ea930, 4, 0;
    %pushi/vec4 60817416, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5626a80ea930, 4, 0;
    %pushi/vec4 607387914, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5626a80ea930, 4, 0;
    %pushi/vec4 607060388, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5626a80ea930, 4, 0;
    %pushi/vec4 636420165, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5626a80ea930, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5626a80ea930, 4, 0;
    %pushi/vec4 123, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5626a80ea930, 4, 0;
    %end;
    .thread T_16;
    .scope S_0x5626a8079650;
T_17 ;
    %load/vec4 v0x5626a80eac10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %ix/getv 4, v0x5626a80eaad0_0;
    %load/vec4a v0x5626a80ea930, 4;
    %store/vec4 v0x5626a80ead00_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x5626a80eaee0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v0x5626a80eb010_0;
    %ix/getv 4, v0x5626a80eaad0_0;
    %store/vec4a v0x5626a80ea930, 4, 0;
T_17.2 ;
    %end;
    .thread T_17;
    .scope S_0x5626a8079650;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5626a80eada0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5626a80eada0_0, 0, 1;
    %load/vec4 v0x5626a80eaa10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %vpi_call/w 3 70 "$display", "RAM[52] = %x", &A<v0x5626a80ea930, 52> {0 0 0};
T_18.0 ;
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "cpu_tb.v";
    "Top_Level_CPU.v";
    "ALU.v";
    "control_signals.v";
    "mem_to_cpu_datapath.v";
    "mem_to_cpu_intruction.v";
    "PC.v";
    "regfile_32.v";
