#ifndef _CDPD_H_
#define _CDPD_H_

// ******************************************************************************
// ------------------------------------------------------------------------------
//                               INTEL CONFIDENTIAL
// ------------------------------------------------------------------------------
//    Copyright (c) 2018 - 2024 Intel Corporation
//
//    This software and the related documents are Intel copyrighted materials,
//    and your use of them is governed by the express license under which they
//    were provided to you ("License").
//    Unless the License provides otherwise, you may not use, modify, copy, publish,
//    distribute, disclose or transmit this software or the related documents
//    without Intel's prior written permission.
//
//    This software and the related documents are provided as is, with no express or
//    implied warranties, other than those that are expressly stated in the License.
// ------------------------------------------------------------------------------
//
//    DO NOT EDIT THIS FILE !!!
//
//    This file has been automatically generated by OneSource
//
// ******************************************************************************

#ifndef __KERNEL__
#include <stdint.h>
#endif // __KERNEL__
// ******************************************* Base address macros

#define TRX_ANT0_CDPD0_BASE   ( 0x05120000 )
#define TRX_ANT0_CDPD1_BASE   ( 0x05130000 )
#define TRX_ANT1_CDPD0_BASE   ( 0x05140000 )
#define TRX_ANT1_CDPD1_BASE   ( 0x05150000 )
#define TRX_ANT2_CDPD0_BASE   ( 0x05160000 )
#define TRX_ANT2_CDPD1_BASE   ( 0x05170000 )
#define TRX_ANT3_CDPD0_BASE   ( 0x05180000 )
#define TRX_ANT3_CDPD1_BASE   ( 0x05190000 )
#define TRX_ANT4_CDPD0_BASE   ( 0x051a0000 )
#define TRX_ANT4_CDPD1_BASE   ( 0x051b0000 )
#define TRX_ANT5_CDPD0_BASE   ( 0x051c0000 )
#define TRX_ANT5_CDPD1_BASE   ( 0x051d0000 )
#define TRX_ANT6_CDPD0_BASE   ( 0x051e0000 )
#define TRX_ANT6_CDPD1_BASE   ( 0x051f0000 )
#define TRX_ANT7_CDPD0_BASE   ( 0x05200000 )
#define TRX_ANT7_CDPD1_BASE   ( 0x05210000 )

// ******************************************* /Base address macros


// ******************************************* Register offset macros

#define CDPD_D00_SHDW0_OFFSET    ( 0x00000000U )
#define CDPD_D00_SHDW1_OFFSET    ( 0x00000004U )
#define CDPD_D00_SHDW2_OFFSET    ( 0x00000008U )
#define CDPD_D00_SHDW3_OFFSET    ( 0x0000000cU )
#define CDPD_D00_SHDW4_OFFSET    ( 0x00000010U )
#define CDPD_D00_SHDW5_OFFSET    ( 0x00000014U )
#define CDPD_D00_SHDW6_OFFSET    ( 0x00000018U )
#define CDPD_D00_SHDW7_OFFSET    ( 0x0000001cU )
#define CDPD_D00_SHDW8_OFFSET    ( 0x00000020U )
#define CDPD_D00_SHDW9_OFFSET    ( 0x00000024U )
#define CDPD_D00_SHDW10_OFFSET   ( 0x00000028U )
#define CDPD_D00_SHDW11_OFFSET   ( 0x0000002cU )
#define CDPD_D00_SHDW12_OFFSET   ( 0x00000030U )
#define CDPD_D00_SHDW13_OFFSET   ( 0x00000034U )
#define CDPD_D00_SHDW14_OFFSET   ( 0x00000038U )
#define CDPD_D00_SHDW15_OFFSET   ( 0x0000003cU )
#define CDPD_D00_SHDW16_OFFSET   ( 0x00000040U )
#define CDPD_D00_SHDW17_OFFSET   ( 0x00000044U )
#define CDPD_D00_SHDW18_OFFSET   ( 0x00000048U )
#define CDPD_D00_SHDW19_OFFSET   ( 0x0000004cU )
#define CDPD_D00_SHDW20_OFFSET   ( 0x00000050U )
#define CDPD_D00_SHDW21_OFFSET   ( 0x00000054U )
#define CDPD_D00_SHDW22_OFFSET   ( 0x00000058U )
#define CDPD_D00_SHDW23_OFFSET   ( 0x0000005cU )
#define CDPD_D00_SHDW24_OFFSET   ( 0x00000060U )
#define CDPD_D00_SHDW25_OFFSET   ( 0x00000064U )
#define CDPD_D00_SHDW26_OFFSET   ( 0x00000068U )
#define CDPD_D00_SHDW27_OFFSET   ( 0x0000006cU )
#define CDPD_D00_SHDW28_OFFSET   ( 0x00000070U )
#define CDPD_D00_SHDW29_OFFSET   ( 0x00000074U )
#define CDPD_D00_SHDW30_OFFSET   ( 0x00000078U )
#define CDPD_D00_SHDW31_OFFSET   ( 0x0000007cU )
#define CDPD_D00_SHDW32_OFFSET   ( 0x00000080U )
#define CDPD_D01_SHDW0_OFFSET    ( 0x00000100U )
#define CDPD_D01_SHDW1_OFFSET    ( 0x00000104U )
#define CDPD_D01_SHDW2_OFFSET    ( 0x00000108U )
#define CDPD_D01_SHDW3_OFFSET    ( 0x0000010cU )
#define CDPD_D01_SHDW4_OFFSET    ( 0x00000110U )
#define CDPD_D01_SHDW5_OFFSET    ( 0x00000114U )
#define CDPD_D01_SHDW6_OFFSET    ( 0x00000118U )
#define CDPD_D01_SHDW7_OFFSET    ( 0x0000011cU )
#define CDPD_D01_SHDW8_OFFSET    ( 0x00000120U )
#define CDPD_D01_SHDW9_OFFSET    ( 0x00000124U )
#define CDPD_D01_SHDW10_OFFSET   ( 0x00000128U )
#define CDPD_D01_SHDW11_OFFSET   ( 0x0000012cU )
#define CDPD_D01_SHDW12_OFFSET   ( 0x00000130U )
#define CDPD_D01_SHDW13_OFFSET   ( 0x00000134U )
#define CDPD_D01_SHDW14_OFFSET   ( 0x00000138U )
#define CDPD_D01_SHDW15_OFFSET   ( 0x0000013cU )
#define CDPD_D01_SHDW16_OFFSET   ( 0x00000140U )
#define CDPD_D01_SHDW17_OFFSET   ( 0x00000144U )
#define CDPD_D01_SHDW18_OFFSET   ( 0x00000148U )
#define CDPD_D01_SHDW19_OFFSET   ( 0x0000014cU )
#define CDPD_D01_SHDW20_OFFSET   ( 0x00000150U )
#define CDPD_D01_SHDW21_OFFSET   ( 0x00000154U )
#define CDPD_D01_SHDW22_OFFSET   ( 0x00000158U )
#define CDPD_D01_SHDW23_OFFSET   ( 0x0000015cU )
#define CDPD_D01_SHDW24_OFFSET   ( 0x00000160U )
#define CDPD_D01_SHDW25_OFFSET   ( 0x00000164U )
#define CDPD_D01_SHDW26_OFFSET   ( 0x00000168U )
#define CDPD_D01_SHDW27_OFFSET   ( 0x0000016cU )
#define CDPD_D01_SHDW28_OFFSET   ( 0x00000170U )
#define CDPD_D01_SHDW29_OFFSET   ( 0x00000174U )
#define CDPD_D01_SHDW30_OFFSET   ( 0x00000178U )
#define CDPD_D01_SHDW31_OFFSET   ( 0x0000017cU )
#define CDPD_D01_SHDW32_OFFSET   ( 0x00000180U )
#define CDPD_D10_SHDW0_OFFSET    ( 0x00000200U )
#define CDPD_D10_SHDW1_OFFSET    ( 0x00000204U )
#define CDPD_D10_SHDW2_OFFSET    ( 0x00000208U )
#define CDPD_D10_SHDW3_OFFSET    ( 0x0000020cU )
#define CDPD_D10_SHDW4_OFFSET    ( 0x00000210U )
#define CDPD_D10_SHDW5_OFFSET    ( 0x00000214U )
#define CDPD_D10_SHDW6_OFFSET    ( 0x00000218U )
#define CDPD_D10_SHDW7_OFFSET    ( 0x0000021cU )
#define CDPD_D10_SHDW8_OFFSET    ( 0x00000220U )
#define CDPD_D10_SHDW9_OFFSET    ( 0x00000224U )
#define CDPD_D10_SHDW10_OFFSET   ( 0x00000228U )
#define CDPD_D10_SHDW11_OFFSET   ( 0x0000022cU )
#define CDPD_D10_SHDW12_OFFSET   ( 0x00000230U )
#define CDPD_D10_SHDW13_OFFSET   ( 0x00000234U )
#define CDPD_D10_SHDW14_OFFSET   ( 0x00000238U )
#define CDPD_D10_SHDW15_OFFSET   ( 0x0000023cU )
#define CDPD_D10_SHDW16_OFFSET   ( 0x00000240U )
#define CDPD_D10_SHDW17_OFFSET   ( 0x00000244U )
#define CDPD_D10_SHDW18_OFFSET   ( 0x00000248U )
#define CDPD_D10_SHDW19_OFFSET   ( 0x0000024cU )
#define CDPD_D10_SHDW20_OFFSET   ( 0x00000250U )
#define CDPD_D10_SHDW21_OFFSET   ( 0x00000254U )
#define CDPD_D10_SHDW22_OFFSET   ( 0x00000258U )
#define CDPD_D10_SHDW23_OFFSET   ( 0x0000025cU )
#define CDPD_D10_SHDW24_OFFSET   ( 0x00000260U )
#define CDPD_D10_SHDW25_OFFSET   ( 0x00000264U )
#define CDPD_D10_SHDW26_OFFSET   ( 0x00000268U )
#define CDPD_D10_SHDW27_OFFSET   ( 0x0000026cU )
#define CDPD_D10_SHDW28_OFFSET   ( 0x00000270U )
#define CDPD_D10_SHDW29_OFFSET   ( 0x00000274U )
#define CDPD_D10_SHDW30_OFFSET   ( 0x00000278U )
#define CDPD_D10_SHDW31_OFFSET   ( 0x0000027cU )
#define CDPD_D10_SHDW32_OFFSET   ( 0x00000280U )
#define CDPD_D11_SHDW0_OFFSET    ( 0x00000300U )
#define CDPD_D11_SHDW1_OFFSET    ( 0x00000304U )
#define CDPD_D11_SHDW2_OFFSET    ( 0x00000308U )
#define CDPD_D11_SHDW3_OFFSET    ( 0x0000030cU )
#define CDPD_D11_SHDW4_OFFSET    ( 0x00000310U )
#define CDPD_D11_SHDW5_OFFSET    ( 0x00000314U )
#define CDPD_D11_SHDW6_OFFSET    ( 0x00000318U )
#define CDPD_D11_SHDW7_OFFSET    ( 0x0000031cU )
#define CDPD_D11_SHDW8_OFFSET    ( 0x00000320U )
#define CDPD_D11_SHDW9_OFFSET    ( 0x00000324U )
#define CDPD_D11_SHDW10_OFFSET   ( 0x00000328U )
#define CDPD_D11_SHDW11_OFFSET   ( 0x0000032cU )
#define CDPD_D11_SHDW12_OFFSET   ( 0x00000330U )
#define CDPD_D11_SHDW13_OFFSET   ( 0x00000334U )
#define CDPD_D11_SHDW14_OFFSET   ( 0x00000338U )
#define CDPD_D11_SHDW15_OFFSET   ( 0x0000033cU )
#define CDPD_D11_SHDW16_OFFSET   ( 0x00000340U )
#define CDPD_D11_SHDW17_OFFSET   ( 0x00000344U )
#define CDPD_D11_SHDW18_OFFSET   ( 0x00000348U )
#define CDPD_D11_SHDW19_OFFSET   ( 0x0000034cU )
#define CDPD_D11_SHDW20_OFFSET   ( 0x00000350U )
#define CDPD_D11_SHDW21_OFFSET   ( 0x00000354U )
#define CDPD_D11_SHDW22_OFFSET   ( 0x00000358U )
#define CDPD_D11_SHDW23_OFFSET   ( 0x0000035cU )
#define CDPD_D11_SHDW24_OFFSET   ( 0x00000360U )
#define CDPD_D11_SHDW25_OFFSET   ( 0x00000364U )
#define CDPD_D11_SHDW26_OFFSET   ( 0x00000368U )
#define CDPD_D11_SHDW27_OFFSET   ( 0x0000036cU )
#define CDPD_D11_SHDW28_OFFSET   ( 0x00000370U )
#define CDPD_D11_SHDW29_OFFSET   ( 0x00000374U )
#define CDPD_D11_SHDW30_OFFSET   ( 0x00000378U )
#define CDPD_D11_SHDW31_OFFSET   ( 0x0000037cU )
#define CDPD_D11_SHDW32_OFFSET   ( 0x00000380U )
#define CDPD_D20_SHDW0_OFFSET    ( 0x00000400U )
#define CDPD_D20_SHDW1_OFFSET    ( 0x00000404U )
#define CDPD_D20_SHDW2_OFFSET    ( 0x00000408U )
#define CDPD_D20_SHDW3_OFFSET    ( 0x0000040cU )
#define CDPD_D20_SHDW4_OFFSET    ( 0x00000410U )
#define CDPD_D20_SHDW5_OFFSET    ( 0x00000414U )
#define CDPD_D20_SHDW6_OFFSET    ( 0x00000418U )
#define CDPD_D20_SHDW7_OFFSET    ( 0x0000041cU )
#define CDPD_D20_SHDW8_OFFSET    ( 0x00000420U )
#define CDPD_D20_SHDW9_OFFSET    ( 0x00000424U )
#define CDPD_D20_SHDW10_OFFSET   ( 0x00000428U )
#define CDPD_D20_SHDW11_OFFSET   ( 0x0000042cU )
#define CDPD_D20_SHDW12_OFFSET   ( 0x00000430U )
#define CDPD_D20_SHDW13_OFFSET   ( 0x00000434U )
#define CDPD_D20_SHDW14_OFFSET   ( 0x00000438U )
#define CDPD_D20_SHDW15_OFFSET   ( 0x0000043cU )
#define CDPD_D20_SHDW16_OFFSET   ( 0x00000440U )
#define CDPD_D20_SHDW17_OFFSET   ( 0x00000444U )
#define CDPD_D20_SHDW18_OFFSET   ( 0x00000448U )
#define CDPD_D20_SHDW19_OFFSET   ( 0x0000044cU )
#define CDPD_D20_SHDW20_OFFSET   ( 0x00000450U )
#define CDPD_D20_SHDW21_OFFSET   ( 0x00000454U )
#define CDPD_D20_SHDW22_OFFSET   ( 0x00000458U )
#define CDPD_D20_SHDW23_OFFSET   ( 0x0000045cU )
#define CDPD_D20_SHDW24_OFFSET   ( 0x00000460U )
#define CDPD_D20_SHDW25_OFFSET   ( 0x00000464U )
#define CDPD_D20_SHDW26_OFFSET   ( 0x00000468U )
#define CDPD_D20_SHDW27_OFFSET   ( 0x0000046cU )
#define CDPD_D20_SHDW28_OFFSET   ( 0x00000470U )
#define CDPD_D20_SHDW29_OFFSET   ( 0x00000474U )
#define CDPD_D20_SHDW30_OFFSET   ( 0x00000478U )
#define CDPD_D20_SHDW31_OFFSET   ( 0x0000047cU )
#define CDPD_D20_SHDW32_OFFSET   ( 0x00000480U )
#define CDPD_D21_SHDW0_OFFSET    ( 0x00000500U )
#define CDPD_D21_SHDW1_OFFSET    ( 0x00000504U )
#define CDPD_D21_SHDW2_OFFSET    ( 0x00000508U )
#define CDPD_D21_SHDW3_OFFSET    ( 0x0000050cU )
#define CDPD_D21_SHDW4_OFFSET    ( 0x00000510U )
#define CDPD_D21_SHDW5_OFFSET    ( 0x00000514U )
#define CDPD_D21_SHDW6_OFFSET    ( 0x00000518U )
#define CDPD_D21_SHDW7_OFFSET    ( 0x0000051cU )
#define CDPD_D21_SHDW8_OFFSET    ( 0x00000520U )
#define CDPD_D21_SHDW9_OFFSET    ( 0x00000524U )
#define CDPD_D21_SHDW10_OFFSET   ( 0x00000528U )
#define CDPD_D21_SHDW11_OFFSET   ( 0x0000052cU )
#define CDPD_D21_SHDW12_OFFSET   ( 0x00000530U )
#define CDPD_D21_SHDW13_OFFSET   ( 0x00000534U )
#define CDPD_D21_SHDW14_OFFSET   ( 0x00000538U )
#define CDPD_D21_SHDW15_OFFSET   ( 0x0000053cU )
#define CDPD_D21_SHDW16_OFFSET   ( 0x00000540U )
#define CDPD_D21_SHDW17_OFFSET   ( 0x00000544U )
#define CDPD_D21_SHDW18_OFFSET   ( 0x00000548U )
#define CDPD_D21_SHDW19_OFFSET   ( 0x0000054cU )
#define CDPD_D21_SHDW20_OFFSET   ( 0x00000550U )
#define CDPD_D21_SHDW21_OFFSET   ( 0x00000554U )
#define CDPD_D21_SHDW22_OFFSET   ( 0x00000558U )
#define CDPD_D21_SHDW23_OFFSET   ( 0x0000055cU )
#define CDPD_D21_SHDW24_OFFSET   ( 0x00000560U )
#define CDPD_D21_SHDW25_OFFSET   ( 0x00000564U )
#define CDPD_D21_SHDW26_OFFSET   ( 0x00000568U )
#define CDPD_D21_SHDW27_OFFSET   ( 0x0000056cU )
#define CDPD_D21_SHDW28_OFFSET   ( 0x00000570U )
#define CDPD_D21_SHDW29_OFFSET   ( 0x00000574U )
#define CDPD_D21_SHDW30_OFFSET   ( 0x00000578U )
#define CDPD_D21_SHDW31_OFFSET   ( 0x0000057cU )
#define CDPD_D21_SHDW32_OFFSET   ( 0x00000580U )
#define CDPD_D30_SHDW0_OFFSET    ( 0x00000600U )
#define CDPD_D30_SHDW1_OFFSET    ( 0x00000604U )
#define CDPD_D30_SHDW2_OFFSET    ( 0x00000608U )
#define CDPD_D30_SHDW3_OFFSET    ( 0x0000060cU )
#define CDPD_D30_SHDW4_OFFSET    ( 0x00000610U )
#define CDPD_D30_SHDW5_OFFSET    ( 0x00000614U )
#define CDPD_D30_SHDW6_OFFSET    ( 0x00000618U )
#define CDPD_D30_SHDW7_OFFSET    ( 0x0000061cU )
#define CDPD_D30_SHDW8_OFFSET    ( 0x00000620U )
#define CDPD_D30_SHDW9_OFFSET    ( 0x00000624U )
#define CDPD_D30_SHDW10_OFFSET   ( 0x00000628U )
#define CDPD_D30_SHDW11_OFFSET   ( 0x0000062cU )
#define CDPD_D30_SHDW12_OFFSET   ( 0x00000630U )
#define CDPD_D30_SHDW13_OFFSET   ( 0x00000634U )
#define CDPD_D30_SHDW14_OFFSET   ( 0x00000638U )
#define CDPD_D30_SHDW15_OFFSET   ( 0x0000063cU )
#define CDPD_D30_SHDW16_OFFSET   ( 0x00000640U )
#define CDPD_D30_SHDW17_OFFSET   ( 0x00000644U )
#define CDPD_D30_SHDW18_OFFSET   ( 0x00000648U )
#define CDPD_D30_SHDW19_OFFSET   ( 0x0000064cU )
#define CDPD_D30_SHDW20_OFFSET   ( 0x00000650U )
#define CDPD_D30_SHDW21_OFFSET   ( 0x00000654U )
#define CDPD_D30_SHDW22_OFFSET   ( 0x00000658U )
#define CDPD_D30_SHDW23_OFFSET   ( 0x0000065cU )
#define CDPD_D30_SHDW24_OFFSET   ( 0x00000660U )
#define CDPD_D30_SHDW25_OFFSET   ( 0x00000664U )
#define CDPD_D30_SHDW26_OFFSET   ( 0x00000668U )
#define CDPD_D30_SHDW27_OFFSET   ( 0x0000066cU )
#define CDPD_D30_SHDW28_OFFSET   ( 0x00000670U )
#define CDPD_D30_SHDW29_OFFSET   ( 0x00000674U )
#define CDPD_D30_SHDW30_OFFSET   ( 0x00000678U )
#define CDPD_D30_SHDW31_OFFSET   ( 0x0000067cU )
#define CDPD_D30_SHDW32_OFFSET   ( 0x00000680U )
#define CDPD_D31_SHDW0_OFFSET    ( 0x00000700U )
#define CDPD_D31_SHDW1_OFFSET    ( 0x00000704U )
#define CDPD_D31_SHDW2_OFFSET    ( 0x00000708U )
#define CDPD_D31_SHDW3_OFFSET    ( 0x0000070cU )
#define CDPD_D31_SHDW4_OFFSET    ( 0x00000710U )
#define CDPD_D31_SHDW5_OFFSET    ( 0x00000714U )
#define CDPD_D31_SHDW6_OFFSET    ( 0x00000718U )
#define CDPD_D31_SHDW7_OFFSET    ( 0x0000071cU )
#define CDPD_D31_SHDW8_OFFSET    ( 0x00000720U )
#define CDPD_D31_SHDW9_OFFSET    ( 0x00000724U )
#define CDPD_D31_SHDW10_OFFSET   ( 0x00000728U )
#define CDPD_D31_SHDW11_OFFSET   ( 0x0000072cU )
#define CDPD_D31_SHDW12_OFFSET   ( 0x00000730U )
#define CDPD_D31_SHDW13_OFFSET   ( 0x00000734U )
#define CDPD_D31_SHDW14_OFFSET   ( 0x00000738U )
#define CDPD_D31_SHDW15_OFFSET   ( 0x0000073cU )
#define CDPD_D31_SHDW16_OFFSET   ( 0x00000740U )
#define CDPD_D31_SHDW17_OFFSET   ( 0x00000744U )
#define CDPD_D31_SHDW18_OFFSET   ( 0x00000748U )
#define CDPD_D31_SHDW19_OFFSET   ( 0x0000074cU )
#define CDPD_D31_SHDW20_OFFSET   ( 0x00000750U )
#define CDPD_D31_SHDW21_OFFSET   ( 0x00000754U )
#define CDPD_D31_SHDW22_OFFSET   ( 0x00000758U )
#define CDPD_D31_SHDW23_OFFSET   ( 0x0000075cU )
#define CDPD_D31_SHDW24_OFFSET   ( 0x00000760U )
#define CDPD_D31_SHDW25_OFFSET   ( 0x00000764U )
#define CDPD_D31_SHDW26_OFFSET   ( 0x00000768U )
#define CDPD_D31_SHDW27_OFFSET   ( 0x0000076cU )
#define CDPD_D31_SHDW28_OFFSET   ( 0x00000770U )
#define CDPD_D31_SHDW29_OFFSET   ( 0x00000774U )
#define CDPD_D31_SHDW30_OFFSET   ( 0x00000778U )
#define CDPD_D31_SHDW31_OFFSET   ( 0x0000077cU )
#define CDPD_D31_SHDW32_OFFSET   ( 0x00000780U )
#define CDPD_D40_SHDW0_OFFSET    ( 0x00000800U )
#define CDPD_D40_SHDW1_OFFSET    ( 0x00000804U )
#define CDPD_D40_SHDW2_OFFSET    ( 0x00000808U )
#define CDPD_D40_SHDW3_OFFSET    ( 0x0000080cU )
#define CDPD_D40_SHDW4_OFFSET    ( 0x00000810U )
#define CDPD_D40_SHDW5_OFFSET    ( 0x00000814U )
#define CDPD_D40_SHDW6_OFFSET    ( 0x00000818U )
#define CDPD_D40_SHDW7_OFFSET    ( 0x0000081cU )
#define CDPD_D40_SHDW8_OFFSET    ( 0x00000820U )
#define CDPD_D40_SHDW9_OFFSET    ( 0x00000824U )
#define CDPD_D40_SHDW10_OFFSET   ( 0x00000828U )
#define CDPD_D40_SHDW11_OFFSET   ( 0x0000082cU )
#define CDPD_D40_SHDW12_OFFSET   ( 0x00000830U )
#define CDPD_D40_SHDW13_OFFSET   ( 0x00000834U )
#define CDPD_D40_SHDW14_OFFSET   ( 0x00000838U )
#define CDPD_D40_SHDW15_OFFSET   ( 0x0000083cU )
#define CDPD_D40_SHDW16_OFFSET   ( 0x00000840U )
#define CDPD_D40_SHDW17_OFFSET   ( 0x00000844U )
#define CDPD_D40_SHDW18_OFFSET   ( 0x00000848U )
#define CDPD_D40_SHDW19_OFFSET   ( 0x0000084cU )
#define CDPD_D40_SHDW20_OFFSET   ( 0x00000850U )
#define CDPD_D40_SHDW21_OFFSET   ( 0x00000854U )
#define CDPD_D40_SHDW22_OFFSET   ( 0x00000858U )
#define CDPD_D40_SHDW23_OFFSET   ( 0x0000085cU )
#define CDPD_D40_SHDW24_OFFSET   ( 0x00000860U )
#define CDPD_D40_SHDW25_OFFSET   ( 0x00000864U )
#define CDPD_D40_SHDW26_OFFSET   ( 0x00000868U )
#define CDPD_D40_SHDW27_OFFSET   ( 0x0000086cU )
#define CDPD_D40_SHDW28_OFFSET   ( 0x00000870U )
#define CDPD_D40_SHDW29_OFFSET   ( 0x00000874U )
#define CDPD_D40_SHDW30_OFFSET   ( 0x00000878U )
#define CDPD_D40_SHDW31_OFFSET   ( 0x0000087cU )
#define CDPD_D40_SHDW32_OFFSET   ( 0x00000880U )
#define CDPD_D41_SHDW0_OFFSET    ( 0x00000900U )
#define CDPD_D41_SHDW1_OFFSET    ( 0x00000904U )
#define CDPD_D41_SHDW2_OFFSET    ( 0x00000908U )
#define CDPD_D41_SHDW3_OFFSET    ( 0x0000090cU )
#define CDPD_D41_SHDW4_OFFSET    ( 0x00000910U )
#define CDPD_D41_SHDW5_OFFSET    ( 0x00000914U )
#define CDPD_D41_SHDW6_OFFSET    ( 0x00000918U )
#define CDPD_D41_SHDW7_OFFSET    ( 0x0000091cU )
#define CDPD_D41_SHDW8_OFFSET    ( 0x00000920U )
#define CDPD_D41_SHDW9_OFFSET    ( 0x00000924U )
#define CDPD_D41_SHDW10_OFFSET   ( 0x00000928U )
#define CDPD_D41_SHDW11_OFFSET   ( 0x0000092cU )
#define CDPD_D41_SHDW12_OFFSET   ( 0x00000930U )
#define CDPD_D41_SHDW13_OFFSET   ( 0x00000934U )
#define CDPD_D41_SHDW14_OFFSET   ( 0x00000938U )
#define CDPD_D41_SHDW15_OFFSET   ( 0x0000093cU )
#define CDPD_D41_SHDW16_OFFSET   ( 0x00000940U )
#define CDPD_D41_SHDW17_OFFSET   ( 0x00000944U )
#define CDPD_D41_SHDW18_OFFSET   ( 0x00000948U )
#define CDPD_D41_SHDW19_OFFSET   ( 0x0000094cU )
#define CDPD_D41_SHDW20_OFFSET   ( 0x00000950U )
#define CDPD_D41_SHDW21_OFFSET   ( 0x00000954U )
#define CDPD_D41_SHDW22_OFFSET   ( 0x00000958U )
#define CDPD_D41_SHDW23_OFFSET   ( 0x0000095cU )
#define CDPD_D41_SHDW24_OFFSET   ( 0x00000960U )
#define CDPD_D41_SHDW25_OFFSET   ( 0x00000964U )
#define CDPD_D41_SHDW26_OFFSET   ( 0x00000968U )
#define CDPD_D41_SHDW27_OFFSET   ( 0x0000096cU )
#define CDPD_D41_SHDW28_OFFSET   ( 0x00000970U )
#define CDPD_D41_SHDW29_OFFSET   ( 0x00000974U )
#define CDPD_D41_SHDW30_OFFSET   ( 0x00000978U )
#define CDPD_D41_SHDW31_OFFSET   ( 0x0000097cU )
#define CDPD_D41_SHDW32_OFFSET   ( 0x00000980U )
#define CDPD_F_SHDW0_OFFSET      ( 0x00000a00U )
#define CDPD_F_SHDW1_OFFSET      ( 0x00000a04U )
#define CDPD_F_SHDW2_OFFSET      ( 0x00000a08U )
#define CDPD_F_SHDW3_OFFSET      ( 0x00000a0cU )
#define CDPD_F_SHDW4_OFFSET      ( 0x00000a10U )
#define CDPD_LUT_GAIN_SHDW_OFFSET ( 0x00000b00U )
#define CDPD_D00_LIVE0_OFFSET    ( 0x00001000U )
#define CDPD_D00_LIVE1_OFFSET    ( 0x00001004U )
#define CDPD_D00_LIVE2_OFFSET    ( 0x00001008U )
#define CDPD_D00_LIVE3_OFFSET    ( 0x0000100cU )
#define CDPD_D00_LIVE4_OFFSET    ( 0x00001010U )
#define CDPD_D00_LIVE5_OFFSET    ( 0x00001014U )
#define CDPD_D00_LIVE6_OFFSET    ( 0x00001018U )
#define CDPD_D00_LIVE7_OFFSET    ( 0x0000101cU )
#define CDPD_D00_LIVE8_OFFSET    ( 0x00001020U )
#define CDPD_D00_LIVE9_OFFSET    ( 0x00001024U )
#define CDPD_D00_LIVE10_OFFSET   ( 0x00001028U )
#define CDPD_D00_LIVE11_OFFSET   ( 0x0000102cU )
#define CDPD_D00_LIVE12_OFFSET   ( 0x00001030U )
#define CDPD_D00_LIVE13_OFFSET   ( 0x00001034U )
#define CDPD_D00_LIVE14_OFFSET   ( 0x00001038U )
#define CDPD_D00_LIVE15_OFFSET   ( 0x0000103cU )
#define CDPD_D00_LIVE16_OFFSET   ( 0x00001040U )
#define CDPD_D00_LIVE17_OFFSET   ( 0x00001044U )
#define CDPD_D00_LIVE18_OFFSET   ( 0x00001048U )
#define CDPD_D00_LIVE19_OFFSET   ( 0x0000104cU )
#define CDPD_D00_LIVE20_OFFSET   ( 0x00001050U )
#define CDPD_D00_LIVE21_OFFSET   ( 0x00001054U )
#define CDPD_D00_LIVE22_OFFSET   ( 0x00001058U )
#define CDPD_D00_LIVE23_OFFSET   ( 0x0000105cU )
#define CDPD_D00_LIVE24_OFFSET   ( 0x00001060U )
#define CDPD_D00_LIVE25_OFFSET   ( 0x00001064U )
#define CDPD_D00_LIVE26_OFFSET   ( 0x00001068U )
#define CDPD_D00_LIVE27_OFFSET   ( 0x0000106cU )
#define CDPD_D00_LIVE28_OFFSET   ( 0x00001070U )
#define CDPD_D00_LIVE29_OFFSET   ( 0x00001074U )
#define CDPD_D00_LIVE30_OFFSET   ( 0x00001078U )
#define CDPD_D00_LIVE31_OFFSET   ( 0x0000107cU )
#define CDPD_D00_LIVE32_OFFSET   ( 0x00001080U )
#define CDPD_D01_LIVE0_OFFSET    ( 0x00001100U )
#define CDPD_D01_LIVE1_OFFSET    ( 0x00001104U )
#define CDPD_D01_LIVE2_OFFSET    ( 0x00001108U )
#define CDPD_D01_LIVE3_OFFSET    ( 0x0000110cU )
#define CDPD_D01_LIVE4_OFFSET    ( 0x00001110U )
#define CDPD_D01_LIVE5_OFFSET    ( 0x00001114U )
#define CDPD_D01_LIVE6_OFFSET    ( 0x00001118U )
#define CDPD_D01_LIVE7_OFFSET    ( 0x0000111cU )
#define CDPD_D01_LIVE8_OFFSET    ( 0x00001120U )
#define CDPD_D01_LIVE9_OFFSET    ( 0x00001124U )
#define CDPD_D01_LIVE10_OFFSET   ( 0x00001128U )
#define CDPD_D01_LIVE11_OFFSET   ( 0x0000112cU )
#define CDPD_D01_LIVE12_OFFSET   ( 0x00001130U )
#define CDPD_D01_LIVE13_OFFSET   ( 0x00001134U )
#define CDPD_D01_LIVE14_OFFSET   ( 0x00001138U )
#define CDPD_D01_LIVE15_OFFSET   ( 0x0000113cU )
#define CDPD_D01_LIVE16_OFFSET   ( 0x00001140U )
#define CDPD_D01_LIVE17_OFFSET   ( 0x00001144U )
#define CDPD_D01_LIVE18_OFFSET   ( 0x00001148U )
#define CDPD_D01_LIVE19_OFFSET   ( 0x0000114cU )
#define CDPD_D01_LIVE20_OFFSET   ( 0x00001150U )
#define CDPD_D01_LIVE21_OFFSET   ( 0x00001154U )
#define CDPD_D01_LIVE22_OFFSET   ( 0x00001158U )
#define CDPD_D01_LIVE23_OFFSET   ( 0x0000115cU )
#define CDPD_D01_LIVE24_OFFSET   ( 0x00001160U )
#define CDPD_D01_LIVE25_OFFSET   ( 0x00001164U )
#define CDPD_D01_LIVE26_OFFSET   ( 0x00001168U )
#define CDPD_D01_LIVE27_OFFSET   ( 0x0000116cU )
#define CDPD_D01_LIVE28_OFFSET   ( 0x00001170U )
#define CDPD_D01_LIVE29_OFFSET   ( 0x00001174U )
#define CDPD_D01_LIVE30_OFFSET   ( 0x00001178U )
#define CDPD_D01_LIVE31_OFFSET   ( 0x0000117cU )
#define CDPD_D01_LIVE32_OFFSET   ( 0x00001180U )
#define CDPD_D10_LIVE0_OFFSET    ( 0x00001200U )
#define CDPD_D10_LIVE1_OFFSET    ( 0x00001204U )
#define CDPD_D10_LIVE2_OFFSET    ( 0x00001208U )
#define CDPD_D10_LIVE3_OFFSET    ( 0x0000120cU )
#define CDPD_D10_LIVE4_OFFSET    ( 0x00001210U )
#define CDPD_D10_LIVE5_OFFSET    ( 0x00001214U )
#define CDPD_D10_LIVE6_OFFSET    ( 0x00001218U )
#define CDPD_D10_LIVE7_OFFSET    ( 0x0000121cU )
#define CDPD_D10_LIVE8_OFFSET    ( 0x00001220U )
#define CDPD_D10_LIVE9_OFFSET    ( 0x00001224U )
#define CDPD_D10_LIVE10_OFFSET   ( 0x00001228U )
#define CDPD_D10_LIVE11_OFFSET   ( 0x0000122cU )
#define CDPD_D10_LIVE12_OFFSET   ( 0x00001230U )
#define CDPD_D10_LIVE13_OFFSET   ( 0x00001234U )
#define CDPD_D10_LIVE14_OFFSET   ( 0x00001238U )
#define CDPD_D10_LIVE15_OFFSET   ( 0x0000123cU )
#define CDPD_D10_LIVE16_OFFSET   ( 0x00001240U )
#define CDPD_D10_LIVE17_OFFSET   ( 0x00001244U )
#define CDPD_D10_LIVE18_OFFSET   ( 0x00001248U )
#define CDPD_D10_LIVE19_OFFSET   ( 0x0000124cU )
#define CDPD_D10_LIVE20_OFFSET   ( 0x00001250U )
#define CDPD_D10_LIVE21_OFFSET   ( 0x00001254U )
#define CDPD_D10_LIVE22_OFFSET   ( 0x00001258U )
#define CDPD_D10_LIVE23_OFFSET   ( 0x0000125cU )
#define CDPD_D10_LIVE24_OFFSET   ( 0x00001260U )
#define CDPD_D10_LIVE25_OFFSET   ( 0x00001264U )
#define CDPD_D10_LIVE26_OFFSET   ( 0x00001268U )
#define CDPD_D10_LIVE27_OFFSET   ( 0x0000126cU )
#define CDPD_D10_LIVE28_OFFSET   ( 0x00001270U )
#define CDPD_D10_LIVE29_OFFSET   ( 0x00001274U )
#define CDPD_D10_LIVE30_OFFSET   ( 0x00001278U )
#define CDPD_D10_LIVE31_OFFSET   ( 0x0000127cU )
#define CDPD_D10_LIVE32_OFFSET   ( 0x00001280U )
#define CDPD_D11_LIVE0_OFFSET    ( 0x00001300U )
#define CDPD_D11_LIVE1_OFFSET    ( 0x00001304U )
#define CDPD_D11_LIVE2_OFFSET    ( 0x00001308U )
#define CDPD_D11_LIVE3_OFFSET    ( 0x0000130cU )
#define CDPD_D11_LIVE4_OFFSET    ( 0x00001310U )
#define CDPD_D11_LIVE5_OFFSET    ( 0x00001314U )
#define CDPD_D11_LIVE6_OFFSET    ( 0x00001318U )
#define CDPD_D11_LIVE7_OFFSET    ( 0x0000131cU )
#define CDPD_D11_LIVE8_OFFSET    ( 0x00001320U )
#define CDPD_D11_LIVE9_OFFSET    ( 0x00001324U )
#define CDPD_D11_LIVE10_OFFSET   ( 0x00001328U )
#define CDPD_D11_LIVE11_OFFSET   ( 0x0000132cU )
#define CDPD_D11_LIVE12_OFFSET   ( 0x00001330U )
#define CDPD_D11_LIVE13_OFFSET   ( 0x00001334U )
#define CDPD_D11_LIVE14_OFFSET   ( 0x00001338U )
#define CDPD_D11_LIVE15_OFFSET   ( 0x0000133cU )
#define CDPD_D11_LIVE16_OFFSET   ( 0x00001340U )
#define CDPD_D11_LIVE17_OFFSET   ( 0x00001344U )
#define CDPD_D11_LIVE18_OFFSET   ( 0x00001348U )
#define CDPD_D11_LIVE19_OFFSET   ( 0x0000134cU )
#define CDPD_D11_LIVE20_OFFSET   ( 0x00001350U )
#define CDPD_D11_LIVE21_OFFSET   ( 0x00001354U )
#define CDPD_D11_LIVE22_OFFSET   ( 0x00001358U )
#define CDPD_D11_LIVE23_OFFSET   ( 0x0000135cU )
#define CDPD_D11_LIVE24_OFFSET   ( 0x00001360U )
#define CDPD_D11_LIVE25_OFFSET   ( 0x00001364U )
#define CDPD_D11_LIVE26_OFFSET   ( 0x00001368U )
#define CDPD_D11_LIVE27_OFFSET   ( 0x0000136cU )
#define CDPD_D11_LIVE28_OFFSET   ( 0x00001370U )
#define CDPD_D11_LIVE29_OFFSET   ( 0x00001374U )
#define CDPD_D11_LIVE30_OFFSET   ( 0x00001378U )
#define CDPD_D11_LIVE31_OFFSET   ( 0x0000137cU )
#define CDPD_D11_LIVE32_OFFSET   ( 0x00001380U )
#define CDPD_D20_LIVE0_OFFSET    ( 0x00001400U )
#define CDPD_D20_LIVE1_OFFSET    ( 0x00001404U )
#define CDPD_D20_LIVE2_OFFSET    ( 0x00001408U )
#define CDPD_D20_LIVE3_OFFSET    ( 0x0000140cU )
#define CDPD_D20_LIVE4_OFFSET    ( 0x00001410U )
#define CDPD_D20_LIVE5_OFFSET    ( 0x00001414U )
#define CDPD_D20_LIVE6_OFFSET    ( 0x00001418U )
#define CDPD_D20_LIVE7_OFFSET    ( 0x0000141cU )
#define CDPD_D20_LIVE8_OFFSET    ( 0x00001420U )
#define CDPD_D20_LIVE9_OFFSET    ( 0x00001424U )
#define CDPD_D20_LIVE10_OFFSET   ( 0x00001428U )
#define CDPD_D20_LIVE11_OFFSET   ( 0x0000142cU )
#define CDPD_D20_LIVE12_OFFSET   ( 0x00001430U )
#define CDPD_D20_LIVE13_OFFSET   ( 0x00001434U )
#define CDPD_D20_LIVE14_OFFSET   ( 0x00001438U )
#define CDPD_D20_LIVE15_OFFSET   ( 0x0000143cU )
#define CDPD_D20_LIVE16_OFFSET   ( 0x00001440U )
#define CDPD_D20_LIVE17_OFFSET   ( 0x00001444U )
#define CDPD_D20_LIVE18_OFFSET   ( 0x00001448U )
#define CDPD_D20_LIVE19_OFFSET   ( 0x0000144cU )
#define CDPD_D20_LIVE20_OFFSET   ( 0x00001450U )
#define CDPD_D20_LIVE21_OFFSET   ( 0x00001454U )
#define CDPD_D20_LIVE22_OFFSET   ( 0x00001458U )
#define CDPD_D20_LIVE23_OFFSET   ( 0x0000145cU )
#define CDPD_D20_LIVE24_OFFSET   ( 0x00001460U )
#define CDPD_D20_LIVE25_OFFSET   ( 0x00001464U )
#define CDPD_D20_LIVE26_OFFSET   ( 0x00001468U )
#define CDPD_D20_LIVE27_OFFSET   ( 0x0000146cU )
#define CDPD_D20_LIVE28_OFFSET   ( 0x00001470U )
#define CDPD_D20_LIVE29_OFFSET   ( 0x00001474U )
#define CDPD_D20_LIVE30_OFFSET   ( 0x00001478U )
#define CDPD_D20_LIVE31_OFFSET   ( 0x0000147cU )
#define CDPD_D20_LIVE32_OFFSET   ( 0x00001480U )
#define CDPD_D21_LIVE0_OFFSET    ( 0x00001500U )
#define CDPD_D21_LIVE1_OFFSET    ( 0x00001504U )
#define CDPD_D21_LIVE2_OFFSET    ( 0x00001508U )
#define CDPD_D21_LIVE3_OFFSET    ( 0x0000150cU )
#define CDPD_D21_LIVE4_OFFSET    ( 0x00001510U )
#define CDPD_D21_LIVE5_OFFSET    ( 0x00001514U )
#define CDPD_D21_LIVE6_OFFSET    ( 0x00001518U )
#define CDPD_D21_LIVE7_OFFSET    ( 0x0000151cU )
#define CDPD_D21_LIVE8_OFFSET    ( 0x00001520U )
#define CDPD_D21_LIVE9_OFFSET    ( 0x00001524U )
#define CDPD_D21_LIVE10_OFFSET   ( 0x00001528U )
#define CDPD_D21_LIVE11_OFFSET   ( 0x0000152cU )
#define CDPD_D21_LIVE12_OFFSET   ( 0x00001530U )
#define CDPD_D21_LIVE13_OFFSET   ( 0x00001534U )
#define CDPD_D21_LIVE14_OFFSET   ( 0x00001538U )
#define CDPD_D21_LIVE15_OFFSET   ( 0x0000153cU )
#define CDPD_D21_LIVE16_OFFSET   ( 0x00001540U )
#define CDPD_D21_LIVE17_OFFSET   ( 0x00001544U )
#define CDPD_D21_LIVE18_OFFSET   ( 0x00001548U )
#define CDPD_D21_LIVE19_OFFSET   ( 0x0000154cU )
#define CDPD_D21_LIVE20_OFFSET   ( 0x00001550U )
#define CDPD_D21_LIVE21_OFFSET   ( 0x00001554U )
#define CDPD_D21_LIVE22_OFFSET   ( 0x00001558U )
#define CDPD_D21_LIVE23_OFFSET   ( 0x0000155cU )
#define CDPD_D21_LIVE24_OFFSET   ( 0x00001560U )
#define CDPD_D21_LIVE25_OFFSET   ( 0x00001564U )
#define CDPD_D21_LIVE26_OFFSET   ( 0x00001568U )
#define CDPD_D21_LIVE27_OFFSET   ( 0x0000156cU )
#define CDPD_D21_LIVE28_OFFSET   ( 0x00001570U )
#define CDPD_D21_LIVE29_OFFSET   ( 0x00001574U )
#define CDPD_D21_LIVE30_OFFSET   ( 0x00001578U )
#define CDPD_D21_LIVE31_OFFSET   ( 0x0000157cU )
#define CDPD_D21_LIVE32_OFFSET   ( 0x00001580U )
#define CDPD_D30_LIVE0_OFFSET    ( 0x00001600U )
#define CDPD_D30_LIVE1_OFFSET    ( 0x00001604U )
#define CDPD_D30_LIVE2_OFFSET    ( 0x00001608U )
#define CDPD_D30_LIVE3_OFFSET    ( 0x0000160cU )
#define CDPD_D30_LIVE4_OFFSET    ( 0x00001610U )
#define CDPD_D30_LIVE5_OFFSET    ( 0x00001614U )
#define CDPD_D30_LIVE6_OFFSET    ( 0x00001618U )
#define CDPD_D30_LIVE7_OFFSET    ( 0x0000161cU )
#define CDPD_D30_LIVE8_OFFSET    ( 0x00001620U )
#define CDPD_D30_LIVE9_OFFSET    ( 0x00001624U )
#define CDPD_D30_LIVE10_OFFSET   ( 0x00001628U )
#define CDPD_D30_LIVE11_OFFSET   ( 0x0000162cU )
#define CDPD_D30_LIVE12_OFFSET   ( 0x00001630U )
#define CDPD_D30_LIVE13_OFFSET   ( 0x00001634U )
#define CDPD_D30_LIVE14_OFFSET   ( 0x00001638U )
#define CDPD_D30_LIVE15_OFFSET   ( 0x0000163cU )
#define CDPD_D30_LIVE16_OFFSET   ( 0x00001640U )
#define CDPD_D30_LIVE17_OFFSET   ( 0x00001644U )
#define CDPD_D30_LIVE18_OFFSET   ( 0x00001648U )
#define CDPD_D30_LIVE19_OFFSET   ( 0x0000164cU )
#define CDPD_D30_LIVE20_OFFSET   ( 0x00001650U )
#define CDPD_D30_LIVE21_OFFSET   ( 0x00001654U )
#define CDPD_D30_LIVE22_OFFSET   ( 0x00001658U )
#define CDPD_D30_LIVE23_OFFSET   ( 0x0000165cU )
#define CDPD_D30_LIVE24_OFFSET   ( 0x00001660U )
#define CDPD_D30_LIVE25_OFFSET   ( 0x00001664U )
#define CDPD_D30_LIVE26_OFFSET   ( 0x00001668U )
#define CDPD_D30_LIVE27_OFFSET   ( 0x0000166cU )
#define CDPD_D30_LIVE28_OFFSET   ( 0x00001670U )
#define CDPD_D30_LIVE29_OFFSET   ( 0x00001674U )
#define CDPD_D30_LIVE30_OFFSET   ( 0x00001678U )
#define CDPD_D30_LIVE31_OFFSET   ( 0x0000167cU )
#define CDPD_D30_LIVE32_OFFSET   ( 0x00001680U )
#define CDPD_D31_LIVE0_OFFSET    ( 0x00001700U )
#define CDPD_D31_LIVE1_OFFSET    ( 0x00001704U )
#define CDPD_D31_LIVE2_OFFSET    ( 0x00001708U )
#define CDPD_D31_LIVE3_OFFSET    ( 0x0000170cU )
#define CDPD_D31_LIVE4_OFFSET    ( 0x00001710U )
#define CDPD_D31_LIVE5_OFFSET    ( 0x00001714U )
#define CDPD_D31_LIVE6_OFFSET    ( 0x00001718U )
#define CDPD_D31_LIVE7_OFFSET    ( 0x0000171cU )
#define CDPD_D31_LIVE8_OFFSET    ( 0x00001720U )
#define CDPD_D31_LIVE9_OFFSET    ( 0x00001724U )
#define CDPD_D31_LIVE10_OFFSET   ( 0x00001728U )
#define CDPD_D31_LIVE11_OFFSET   ( 0x0000172cU )
#define CDPD_D31_LIVE12_OFFSET   ( 0x00001730U )
#define CDPD_D31_LIVE13_OFFSET   ( 0x00001734U )
#define CDPD_D31_LIVE14_OFFSET   ( 0x00001738U )
#define CDPD_D31_LIVE15_OFFSET   ( 0x0000173cU )
#define CDPD_D31_LIVE16_OFFSET   ( 0x00001740U )
#define CDPD_D31_LIVE17_OFFSET   ( 0x00001744U )
#define CDPD_D31_LIVE18_OFFSET   ( 0x00001748U )
#define CDPD_D31_LIVE19_OFFSET   ( 0x0000174cU )
#define CDPD_D31_LIVE20_OFFSET   ( 0x00001750U )
#define CDPD_D31_LIVE21_OFFSET   ( 0x00001754U )
#define CDPD_D31_LIVE22_OFFSET   ( 0x00001758U )
#define CDPD_D31_LIVE23_OFFSET   ( 0x0000175cU )
#define CDPD_D31_LIVE24_OFFSET   ( 0x00001760U )
#define CDPD_D31_LIVE25_OFFSET   ( 0x00001764U )
#define CDPD_D31_LIVE26_OFFSET   ( 0x00001768U )
#define CDPD_D31_LIVE27_OFFSET   ( 0x0000176cU )
#define CDPD_D31_LIVE28_OFFSET   ( 0x00001770U )
#define CDPD_D31_LIVE29_OFFSET   ( 0x00001774U )
#define CDPD_D31_LIVE30_OFFSET   ( 0x00001778U )
#define CDPD_D31_LIVE31_OFFSET   ( 0x0000177cU )
#define CDPD_D31_LIVE32_OFFSET   ( 0x00001780U )
#define CDPD_D40_LIVE0_OFFSET    ( 0x00001800U )
#define CDPD_D40_LIVE1_OFFSET    ( 0x00001804U )
#define CDPD_D40_LIVE2_OFFSET    ( 0x00001808U )
#define CDPD_D40_LIVE3_OFFSET    ( 0x0000180cU )
#define CDPD_D40_LIVE4_OFFSET    ( 0x00001810U )
#define CDPD_D40_LIVE5_OFFSET    ( 0x00001814U )
#define CDPD_D40_LIVE6_OFFSET    ( 0x00001818U )
#define CDPD_D40_LIVE7_OFFSET    ( 0x0000181cU )
#define CDPD_D40_LIVE8_OFFSET    ( 0x00001820U )
#define CDPD_D40_LIVE9_OFFSET    ( 0x00001824U )
#define CDPD_D40_LIVE10_OFFSET   ( 0x00001828U )
#define CDPD_D40_LIVE11_OFFSET   ( 0x0000182cU )
#define CDPD_D40_LIVE12_OFFSET   ( 0x00001830U )
#define CDPD_D40_LIVE13_OFFSET   ( 0x00001834U )
#define CDPD_D40_LIVE14_OFFSET   ( 0x00001838U )
#define CDPD_D40_LIVE15_OFFSET   ( 0x0000183cU )
#define CDPD_D40_LIVE16_OFFSET   ( 0x00001840U )
#define CDPD_D40_LIVE17_OFFSET   ( 0x00001844U )
#define CDPD_D40_LIVE18_OFFSET   ( 0x00001848U )
#define CDPD_D40_LIVE19_OFFSET   ( 0x0000184cU )
#define CDPD_D40_LIVE20_OFFSET   ( 0x00001850U )
#define CDPD_D40_LIVE21_OFFSET   ( 0x00001854U )
#define CDPD_D40_LIVE22_OFFSET   ( 0x00001858U )
#define CDPD_D40_LIVE23_OFFSET   ( 0x0000185cU )
#define CDPD_D40_LIVE24_OFFSET   ( 0x00001860U )
#define CDPD_D40_LIVE25_OFFSET   ( 0x00001864U )
#define CDPD_D40_LIVE26_OFFSET   ( 0x00001868U )
#define CDPD_D40_LIVE27_OFFSET   ( 0x0000186cU )
#define CDPD_D40_LIVE28_OFFSET   ( 0x00001870U )
#define CDPD_D40_LIVE29_OFFSET   ( 0x00001874U )
#define CDPD_D40_LIVE30_OFFSET   ( 0x00001878U )
#define CDPD_D40_LIVE31_OFFSET   ( 0x0000187cU )
#define CDPD_D40_LIVE32_OFFSET   ( 0x00001880U )
#define CDPD_D41_LIVE0_OFFSET    ( 0x00001900U )
#define CDPD_D41_LIVE1_OFFSET    ( 0x00001904U )
#define CDPD_D41_LIVE2_OFFSET    ( 0x00001908U )
#define CDPD_D41_LIVE3_OFFSET    ( 0x0000190cU )
#define CDPD_D41_LIVE4_OFFSET    ( 0x00001910U )
#define CDPD_D41_LIVE5_OFFSET    ( 0x00001914U )
#define CDPD_D41_LIVE6_OFFSET    ( 0x00001918U )
#define CDPD_D41_LIVE7_OFFSET    ( 0x0000191cU )
#define CDPD_D41_LIVE8_OFFSET    ( 0x00001920U )
#define CDPD_D41_LIVE9_OFFSET    ( 0x00001924U )
#define CDPD_D41_LIVE10_OFFSET   ( 0x00001928U )
#define CDPD_D41_LIVE11_OFFSET   ( 0x0000192cU )
#define CDPD_D41_LIVE12_OFFSET   ( 0x00001930U )
#define CDPD_D41_LIVE13_OFFSET   ( 0x00001934U )
#define CDPD_D41_LIVE14_OFFSET   ( 0x00001938U )
#define CDPD_D41_LIVE15_OFFSET   ( 0x0000193cU )
#define CDPD_D41_LIVE16_OFFSET   ( 0x00001940U )
#define CDPD_D41_LIVE17_OFFSET   ( 0x00001944U )
#define CDPD_D41_LIVE18_OFFSET   ( 0x00001948U )
#define CDPD_D41_LIVE19_OFFSET   ( 0x0000194cU )
#define CDPD_D41_LIVE20_OFFSET   ( 0x00001950U )
#define CDPD_D41_LIVE21_OFFSET   ( 0x00001954U )
#define CDPD_D41_LIVE22_OFFSET   ( 0x00001958U )
#define CDPD_D41_LIVE23_OFFSET   ( 0x0000195cU )
#define CDPD_D41_LIVE24_OFFSET   ( 0x00001960U )
#define CDPD_D41_LIVE25_OFFSET   ( 0x00001964U )
#define CDPD_D41_LIVE26_OFFSET   ( 0x00001968U )
#define CDPD_D41_LIVE27_OFFSET   ( 0x0000196cU )
#define CDPD_D41_LIVE28_OFFSET   ( 0x00001970U )
#define CDPD_D41_LIVE29_OFFSET   ( 0x00001974U )
#define CDPD_D41_LIVE30_OFFSET   ( 0x00001978U )
#define CDPD_D41_LIVE31_OFFSET   ( 0x0000197cU )
#define CDPD_D41_LIVE32_OFFSET   ( 0x00001980U )
#define CDPD_F_LIVE0_OFFSET      ( 0x00001a00U )
#define CDPD_F_LIVE1_OFFSET      ( 0x00001a04U )
#define CDPD_F_LIVE2_OFFSET      ( 0x00001a08U )
#define CDPD_F_LIVE3_OFFSET      ( 0x00001a0cU )
#define CDPD_F_LIVE4_OFFSET      ( 0x00001a10U )
#define CDPD_LUT_GAIN_LIVE_OFFSET ( 0x00001b00U )
#define CDPD_SCRATCH_OFFSET      ( 0x00001c00U )
#define CDPD_CFG_OFFSET       ( 0x00001c04U )
#define CDPD_CTRL_OFFSET      ( 0x00001c08U )
#define CDPD_TMR_CFG_OFFSET   ( 0x00001c0cU )
#define CDPD_TMR_ERR_OFFSET    ( 0x00001c10U )
#define CDPD_APB_BRDG_STAT_OFFSET ( 0x00001c14U )
#define CDPD_INT_STAT_OFFSET   ( 0x00001c40U )
#define CDPD_INT_HIGH_EN_OFFSET  ( 0x00001c44U )
#define CDPD_INT_LOW_EN_OFFSET   ( 0x00001c48U )
#define CDPD_INT_CLR_OFFSET    ( 0x00001c4cU )
#define CDPD_INT_FORCE_OFFSET    ( 0x00001c50U )

// ******************************************* /Register offset macros


// ******************************************* AddressSpace macros
#define CDPD_D00_SHDW0_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D00_SHDW0_OFFSET ) ))
#define CDPD_D00_SHDW1_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D00_SHDW1_OFFSET ) ))
#define CDPD_D00_SHDW2_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D00_SHDW2_OFFSET ) ))
#define CDPD_D00_SHDW3_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D00_SHDW3_OFFSET ) ))
#define CDPD_D00_SHDW4_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D00_SHDW4_OFFSET ) ))
#define CDPD_D00_SHDW5_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D00_SHDW5_OFFSET ) ))
#define CDPD_D00_SHDW6_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D00_SHDW6_OFFSET ) ))
#define CDPD_D00_SHDW7_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D00_SHDW7_OFFSET ) ))
#define CDPD_D00_SHDW8_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D00_SHDW8_OFFSET ) ))
#define CDPD_D00_SHDW9_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D00_SHDW9_OFFSET ) ))
#define CDPD_D00_SHDW10_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_SHDW10_OFFSET ) ))
#define CDPD_D00_SHDW11_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_SHDW11_OFFSET ) ))
#define CDPD_D00_SHDW12_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_SHDW12_OFFSET ) ))
#define CDPD_D00_SHDW13_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_SHDW13_OFFSET ) ))
#define CDPD_D00_SHDW14_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_SHDW14_OFFSET ) ))
#define CDPD_D00_SHDW15_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_SHDW15_OFFSET ) ))
#define CDPD_D00_SHDW16_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_SHDW16_OFFSET ) ))
#define CDPD_D00_SHDW17_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_SHDW17_OFFSET ) ))
#define CDPD_D00_SHDW18_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_SHDW18_OFFSET ) ))
#define CDPD_D00_SHDW19_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_SHDW19_OFFSET ) ))
#define CDPD_D00_SHDW20_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_SHDW20_OFFSET ) ))
#define CDPD_D00_SHDW21_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_SHDW21_OFFSET ) ))
#define CDPD_D00_SHDW22_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_SHDW22_OFFSET ) ))
#define CDPD_D00_SHDW23_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_SHDW23_OFFSET ) ))
#define CDPD_D00_SHDW24_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_SHDW24_OFFSET ) ))
#define CDPD_D00_SHDW25_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_SHDW25_OFFSET ) ))
#define CDPD_D00_SHDW26_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_SHDW26_OFFSET ) ))
#define CDPD_D00_SHDW27_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_SHDW27_OFFSET ) ))
#define CDPD_D00_SHDW28_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_SHDW28_OFFSET ) ))
#define CDPD_D00_SHDW29_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_SHDW29_OFFSET ) ))
#define CDPD_D00_SHDW30_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_SHDW30_OFFSET ) ))
#define CDPD_D00_SHDW31_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_SHDW31_OFFSET ) ))
#define CDPD_D00_SHDW32_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_SHDW32_OFFSET ) ))
#define CDPD_D01_SHDW0_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D01_SHDW0_OFFSET ) ))
#define CDPD_D01_SHDW1_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D01_SHDW1_OFFSET ) ))
#define CDPD_D01_SHDW2_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D01_SHDW2_OFFSET ) ))
#define CDPD_D01_SHDW3_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D01_SHDW3_OFFSET ) ))
#define CDPD_D01_SHDW4_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D01_SHDW4_OFFSET ) ))
#define CDPD_D01_SHDW5_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D01_SHDW5_OFFSET ) ))
#define CDPD_D01_SHDW6_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D01_SHDW6_OFFSET ) ))
#define CDPD_D01_SHDW7_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D01_SHDW7_OFFSET ) ))
#define CDPD_D01_SHDW8_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D01_SHDW8_OFFSET ) ))
#define CDPD_D01_SHDW9_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D01_SHDW9_OFFSET ) ))
#define CDPD_D01_SHDW10_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_SHDW10_OFFSET ) ))
#define CDPD_D01_SHDW11_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_SHDW11_OFFSET ) ))
#define CDPD_D01_SHDW12_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_SHDW12_OFFSET ) ))
#define CDPD_D01_SHDW13_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_SHDW13_OFFSET ) ))
#define CDPD_D01_SHDW14_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_SHDW14_OFFSET ) ))
#define CDPD_D01_SHDW15_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_SHDW15_OFFSET ) ))
#define CDPD_D01_SHDW16_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_SHDW16_OFFSET ) ))
#define CDPD_D01_SHDW17_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_SHDW17_OFFSET ) ))
#define CDPD_D01_SHDW18_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_SHDW18_OFFSET ) ))
#define CDPD_D01_SHDW19_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_SHDW19_OFFSET ) ))
#define CDPD_D01_SHDW20_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_SHDW20_OFFSET ) ))
#define CDPD_D01_SHDW21_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_SHDW21_OFFSET ) ))
#define CDPD_D01_SHDW22_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_SHDW22_OFFSET ) ))
#define CDPD_D01_SHDW23_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_SHDW23_OFFSET ) ))
#define CDPD_D01_SHDW24_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_SHDW24_OFFSET ) ))
#define CDPD_D01_SHDW25_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_SHDW25_OFFSET ) ))
#define CDPD_D01_SHDW26_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_SHDW26_OFFSET ) ))
#define CDPD_D01_SHDW27_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_SHDW27_OFFSET ) ))
#define CDPD_D01_SHDW28_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_SHDW28_OFFSET ) ))
#define CDPD_D01_SHDW29_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_SHDW29_OFFSET ) ))
#define CDPD_D01_SHDW30_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_SHDW30_OFFSET ) ))
#define CDPD_D01_SHDW31_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_SHDW31_OFFSET ) ))
#define CDPD_D01_SHDW32_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_SHDW32_OFFSET ) ))
#define CDPD_D10_SHDW0_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D10_SHDW0_OFFSET ) ))
#define CDPD_D10_SHDW1_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D10_SHDW1_OFFSET ) ))
#define CDPD_D10_SHDW2_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D10_SHDW2_OFFSET ) ))
#define CDPD_D10_SHDW3_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D10_SHDW3_OFFSET ) ))
#define CDPD_D10_SHDW4_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D10_SHDW4_OFFSET ) ))
#define CDPD_D10_SHDW5_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D10_SHDW5_OFFSET ) ))
#define CDPD_D10_SHDW6_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D10_SHDW6_OFFSET ) ))
#define CDPD_D10_SHDW7_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D10_SHDW7_OFFSET ) ))
#define CDPD_D10_SHDW8_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D10_SHDW8_OFFSET ) ))
#define CDPD_D10_SHDW9_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D10_SHDW9_OFFSET ) ))
#define CDPD_D10_SHDW10_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_SHDW10_OFFSET ) ))
#define CDPD_D10_SHDW11_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_SHDW11_OFFSET ) ))
#define CDPD_D10_SHDW12_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_SHDW12_OFFSET ) ))
#define CDPD_D10_SHDW13_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_SHDW13_OFFSET ) ))
#define CDPD_D10_SHDW14_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_SHDW14_OFFSET ) ))
#define CDPD_D10_SHDW15_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_SHDW15_OFFSET ) ))
#define CDPD_D10_SHDW16_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_SHDW16_OFFSET ) ))
#define CDPD_D10_SHDW17_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_SHDW17_OFFSET ) ))
#define CDPD_D10_SHDW18_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_SHDW18_OFFSET ) ))
#define CDPD_D10_SHDW19_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_SHDW19_OFFSET ) ))
#define CDPD_D10_SHDW20_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_SHDW20_OFFSET ) ))
#define CDPD_D10_SHDW21_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_SHDW21_OFFSET ) ))
#define CDPD_D10_SHDW22_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_SHDW22_OFFSET ) ))
#define CDPD_D10_SHDW23_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_SHDW23_OFFSET ) ))
#define CDPD_D10_SHDW24_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_SHDW24_OFFSET ) ))
#define CDPD_D10_SHDW25_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_SHDW25_OFFSET ) ))
#define CDPD_D10_SHDW26_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_SHDW26_OFFSET ) ))
#define CDPD_D10_SHDW27_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_SHDW27_OFFSET ) ))
#define CDPD_D10_SHDW28_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_SHDW28_OFFSET ) ))
#define CDPD_D10_SHDW29_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_SHDW29_OFFSET ) ))
#define CDPD_D10_SHDW30_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_SHDW30_OFFSET ) ))
#define CDPD_D10_SHDW31_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_SHDW31_OFFSET ) ))
#define CDPD_D10_SHDW32_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_SHDW32_OFFSET ) ))
#define CDPD_D11_SHDW0_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D11_SHDW0_OFFSET ) ))
#define CDPD_D11_SHDW1_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D11_SHDW1_OFFSET ) ))
#define CDPD_D11_SHDW2_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D11_SHDW2_OFFSET ) ))
#define CDPD_D11_SHDW3_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D11_SHDW3_OFFSET ) ))
#define CDPD_D11_SHDW4_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D11_SHDW4_OFFSET ) ))
#define CDPD_D11_SHDW5_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D11_SHDW5_OFFSET ) ))
#define CDPD_D11_SHDW6_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D11_SHDW6_OFFSET ) ))
#define CDPD_D11_SHDW7_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D11_SHDW7_OFFSET ) ))
#define CDPD_D11_SHDW8_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D11_SHDW8_OFFSET ) ))
#define CDPD_D11_SHDW9_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D11_SHDW9_OFFSET ) ))
#define CDPD_D11_SHDW10_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_SHDW10_OFFSET ) ))
#define CDPD_D11_SHDW11_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_SHDW11_OFFSET ) ))
#define CDPD_D11_SHDW12_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_SHDW12_OFFSET ) ))
#define CDPD_D11_SHDW13_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_SHDW13_OFFSET ) ))
#define CDPD_D11_SHDW14_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_SHDW14_OFFSET ) ))
#define CDPD_D11_SHDW15_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_SHDW15_OFFSET ) ))
#define CDPD_D11_SHDW16_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_SHDW16_OFFSET ) ))
#define CDPD_D11_SHDW17_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_SHDW17_OFFSET ) ))
#define CDPD_D11_SHDW18_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_SHDW18_OFFSET ) ))
#define CDPD_D11_SHDW19_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_SHDW19_OFFSET ) ))
#define CDPD_D11_SHDW20_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_SHDW20_OFFSET ) ))
#define CDPD_D11_SHDW21_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_SHDW21_OFFSET ) ))
#define CDPD_D11_SHDW22_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_SHDW22_OFFSET ) ))
#define CDPD_D11_SHDW23_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_SHDW23_OFFSET ) ))
#define CDPD_D11_SHDW24_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_SHDW24_OFFSET ) ))
#define CDPD_D11_SHDW25_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_SHDW25_OFFSET ) ))
#define CDPD_D11_SHDW26_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_SHDW26_OFFSET ) ))
#define CDPD_D11_SHDW27_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_SHDW27_OFFSET ) ))
#define CDPD_D11_SHDW28_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_SHDW28_OFFSET ) ))
#define CDPD_D11_SHDW29_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_SHDW29_OFFSET ) ))
#define CDPD_D11_SHDW30_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_SHDW30_OFFSET ) ))
#define CDPD_D11_SHDW31_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_SHDW31_OFFSET ) ))
#define CDPD_D11_SHDW32_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_SHDW32_OFFSET ) ))
#define CDPD_D20_SHDW0_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D20_SHDW0_OFFSET ) ))
#define CDPD_D20_SHDW1_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D20_SHDW1_OFFSET ) ))
#define CDPD_D20_SHDW2_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D20_SHDW2_OFFSET ) ))
#define CDPD_D20_SHDW3_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D20_SHDW3_OFFSET ) ))
#define CDPD_D20_SHDW4_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D20_SHDW4_OFFSET ) ))
#define CDPD_D20_SHDW5_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D20_SHDW5_OFFSET ) ))
#define CDPD_D20_SHDW6_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D20_SHDW6_OFFSET ) ))
#define CDPD_D20_SHDW7_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D20_SHDW7_OFFSET ) ))
#define CDPD_D20_SHDW8_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D20_SHDW8_OFFSET ) ))
#define CDPD_D20_SHDW9_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D20_SHDW9_OFFSET ) ))
#define CDPD_D20_SHDW10_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_SHDW10_OFFSET ) ))
#define CDPD_D20_SHDW11_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_SHDW11_OFFSET ) ))
#define CDPD_D20_SHDW12_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_SHDW12_OFFSET ) ))
#define CDPD_D20_SHDW13_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_SHDW13_OFFSET ) ))
#define CDPD_D20_SHDW14_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_SHDW14_OFFSET ) ))
#define CDPD_D20_SHDW15_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_SHDW15_OFFSET ) ))
#define CDPD_D20_SHDW16_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_SHDW16_OFFSET ) ))
#define CDPD_D20_SHDW17_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_SHDW17_OFFSET ) ))
#define CDPD_D20_SHDW18_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_SHDW18_OFFSET ) ))
#define CDPD_D20_SHDW19_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_SHDW19_OFFSET ) ))
#define CDPD_D20_SHDW20_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_SHDW20_OFFSET ) ))
#define CDPD_D20_SHDW21_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_SHDW21_OFFSET ) ))
#define CDPD_D20_SHDW22_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_SHDW22_OFFSET ) ))
#define CDPD_D20_SHDW23_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_SHDW23_OFFSET ) ))
#define CDPD_D20_SHDW24_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_SHDW24_OFFSET ) ))
#define CDPD_D20_SHDW25_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_SHDW25_OFFSET ) ))
#define CDPD_D20_SHDW26_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_SHDW26_OFFSET ) ))
#define CDPD_D20_SHDW27_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_SHDW27_OFFSET ) ))
#define CDPD_D20_SHDW28_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_SHDW28_OFFSET ) ))
#define CDPD_D20_SHDW29_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_SHDW29_OFFSET ) ))
#define CDPD_D20_SHDW30_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_SHDW30_OFFSET ) ))
#define CDPD_D20_SHDW31_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_SHDW31_OFFSET ) ))
#define CDPD_D20_SHDW32_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_SHDW32_OFFSET ) ))
#define CDPD_D21_SHDW0_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D21_SHDW0_OFFSET ) ))
#define CDPD_D21_SHDW1_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D21_SHDW1_OFFSET ) ))
#define CDPD_D21_SHDW2_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D21_SHDW2_OFFSET ) ))
#define CDPD_D21_SHDW3_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D21_SHDW3_OFFSET ) ))
#define CDPD_D21_SHDW4_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D21_SHDW4_OFFSET ) ))
#define CDPD_D21_SHDW5_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D21_SHDW5_OFFSET ) ))
#define CDPD_D21_SHDW6_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D21_SHDW6_OFFSET ) ))
#define CDPD_D21_SHDW7_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D21_SHDW7_OFFSET ) ))
#define CDPD_D21_SHDW8_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D21_SHDW8_OFFSET ) ))
#define CDPD_D21_SHDW9_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D21_SHDW9_OFFSET ) ))
#define CDPD_D21_SHDW10_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_SHDW10_OFFSET ) ))
#define CDPD_D21_SHDW11_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_SHDW11_OFFSET ) ))
#define CDPD_D21_SHDW12_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_SHDW12_OFFSET ) ))
#define CDPD_D21_SHDW13_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_SHDW13_OFFSET ) ))
#define CDPD_D21_SHDW14_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_SHDW14_OFFSET ) ))
#define CDPD_D21_SHDW15_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_SHDW15_OFFSET ) ))
#define CDPD_D21_SHDW16_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_SHDW16_OFFSET ) ))
#define CDPD_D21_SHDW17_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_SHDW17_OFFSET ) ))
#define CDPD_D21_SHDW18_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_SHDW18_OFFSET ) ))
#define CDPD_D21_SHDW19_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_SHDW19_OFFSET ) ))
#define CDPD_D21_SHDW20_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_SHDW20_OFFSET ) ))
#define CDPD_D21_SHDW21_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_SHDW21_OFFSET ) ))
#define CDPD_D21_SHDW22_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_SHDW22_OFFSET ) ))
#define CDPD_D21_SHDW23_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_SHDW23_OFFSET ) ))
#define CDPD_D21_SHDW24_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_SHDW24_OFFSET ) ))
#define CDPD_D21_SHDW25_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_SHDW25_OFFSET ) ))
#define CDPD_D21_SHDW26_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_SHDW26_OFFSET ) ))
#define CDPD_D21_SHDW27_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_SHDW27_OFFSET ) ))
#define CDPD_D21_SHDW28_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_SHDW28_OFFSET ) ))
#define CDPD_D21_SHDW29_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_SHDW29_OFFSET ) ))
#define CDPD_D21_SHDW30_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_SHDW30_OFFSET ) ))
#define CDPD_D21_SHDW31_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_SHDW31_OFFSET ) ))
#define CDPD_D21_SHDW32_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_SHDW32_OFFSET ) ))
#define CDPD_D30_SHDW0_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D30_SHDW0_OFFSET ) ))
#define CDPD_D30_SHDW1_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D30_SHDW1_OFFSET ) ))
#define CDPD_D30_SHDW2_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D30_SHDW2_OFFSET ) ))
#define CDPD_D30_SHDW3_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D30_SHDW3_OFFSET ) ))
#define CDPD_D30_SHDW4_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D30_SHDW4_OFFSET ) ))
#define CDPD_D30_SHDW5_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D30_SHDW5_OFFSET ) ))
#define CDPD_D30_SHDW6_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D30_SHDW6_OFFSET ) ))
#define CDPD_D30_SHDW7_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D30_SHDW7_OFFSET ) ))
#define CDPD_D30_SHDW8_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D30_SHDW8_OFFSET ) ))
#define CDPD_D30_SHDW9_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D30_SHDW9_OFFSET ) ))
#define CDPD_D30_SHDW10_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_SHDW10_OFFSET ) ))
#define CDPD_D30_SHDW11_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_SHDW11_OFFSET ) ))
#define CDPD_D30_SHDW12_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_SHDW12_OFFSET ) ))
#define CDPD_D30_SHDW13_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_SHDW13_OFFSET ) ))
#define CDPD_D30_SHDW14_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_SHDW14_OFFSET ) ))
#define CDPD_D30_SHDW15_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_SHDW15_OFFSET ) ))
#define CDPD_D30_SHDW16_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_SHDW16_OFFSET ) ))
#define CDPD_D30_SHDW17_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_SHDW17_OFFSET ) ))
#define CDPD_D30_SHDW18_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_SHDW18_OFFSET ) ))
#define CDPD_D30_SHDW19_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_SHDW19_OFFSET ) ))
#define CDPD_D30_SHDW20_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_SHDW20_OFFSET ) ))
#define CDPD_D30_SHDW21_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_SHDW21_OFFSET ) ))
#define CDPD_D30_SHDW22_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_SHDW22_OFFSET ) ))
#define CDPD_D30_SHDW23_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_SHDW23_OFFSET ) ))
#define CDPD_D30_SHDW24_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_SHDW24_OFFSET ) ))
#define CDPD_D30_SHDW25_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_SHDW25_OFFSET ) ))
#define CDPD_D30_SHDW26_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_SHDW26_OFFSET ) ))
#define CDPD_D30_SHDW27_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_SHDW27_OFFSET ) ))
#define CDPD_D30_SHDW28_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_SHDW28_OFFSET ) ))
#define CDPD_D30_SHDW29_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_SHDW29_OFFSET ) ))
#define CDPD_D30_SHDW30_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_SHDW30_OFFSET ) ))
#define CDPD_D30_SHDW31_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_SHDW31_OFFSET ) ))
#define CDPD_D30_SHDW32_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_SHDW32_OFFSET ) ))
#define CDPD_D31_SHDW0_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D31_SHDW0_OFFSET ) ))
#define CDPD_D31_SHDW1_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D31_SHDW1_OFFSET ) ))
#define CDPD_D31_SHDW2_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D31_SHDW2_OFFSET ) ))
#define CDPD_D31_SHDW3_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D31_SHDW3_OFFSET ) ))
#define CDPD_D31_SHDW4_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D31_SHDW4_OFFSET ) ))
#define CDPD_D31_SHDW5_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D31_SHDW5_OFFSET ) ))
#define CDPD_D31_SHDW6_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D31_SHDW6_OFFSET ) ))
#define CDPD_D31_SHDW7_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D31_SHDW7_OFFSET ) ))
#define CDPD_D31_SHDW8_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D31_SHDW8_OFFSET ) ))
#define CDPD_D31_SHDW9_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D31_SHDW9_OFFSET ) ))
#define CDPD_D31_SHDW10_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_SHDW10_OFFSET ) ))
#define CDPD_D31_SHDW11_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_SHDW11_OFFSET ) ))
#define CDPD_D31_SHDW12_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_SHDW12_OFFSET ) ))
#define CDPD_D31_SHDW13_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_SHDW13_OFFSET ) ))
#define CDPD_D31_SHDW14_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_SHDW14_OFFSET ) ))
#define CDPD_D31_SHDW15_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_SHDW15_OFFSET ) ))
#define CDPD_D31_SHDW16_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_SHDW16_OFFSET ) ))
#define CDPD_D31_SHDW17_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_SHDW17_OFFSET ) ))
#define CDPD_D31_SHDW18_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_SHDW18_OFFSET ) ))
#define CDPD_D31_SHDW19_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_SHDW19_OFFSET ) ))
#define CDPD_D31_SHDW20_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_SHDW20_OFFSET ) ))
#define CDPD_D31_SHDW21_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_SHDW21_OFFSET ) ))
#define CDPD_D31_SHDW22_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_SHDW22_OFFSET ) ))
#define CDPD_D31_SHDW23_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_SHDW23_OFFSET ) ))
#define CDPD_D31_SHDW24_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_SHDW24_OFFSET ) ))
#define CDPD_D31_SHDW25_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_SHDW25_OFFSET ) ))
#define CDPD_D31_SHDW26_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_SHDW26_OFFSET ) ))
#define CDPD_D31_SHDW27_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_SHDW27_OFFSET ) ))
#define CDPD_D31_SHDW28_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_SHDW28_OFFSET ) ))
#define CDPD_D31_SHDW29_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_SHDW29_OFFSET ) ))
#define CDPD_D31_SHDW30_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_SHDW30_OFFSET ) ))
#define CDPD_D31_SHDW31_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_SHDW31_OFFSET ) ))
#define CDPD_D31_SHDW32_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_SHDW32_OFFSET ) ))
#define CDPD_D40_SHDW0_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D40_SHDW0_OFFSET ) ))
#define CDPD_D40_SHDW1_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D40_SHDW1_OFFSET ) ))
#define CDPD_D40_SHDW2_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D40_SHDW2_OFFSET ) ))
#define CDPD_D40_SHDW3_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D40_SHDW3_OFFSET ) ))
#define CDPD_D40_SHDW4_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D40_SHDW4_OFFSET ) ))
#define CDPD_D40_SHDW5_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D40_SHDW5_OFFSET ) ))
#define CDPD_D40_SHDW6_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D40_SHDW6_OFFSET ) ))
#define CDPD_D40_SHDW7_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D40_SHDW7_OFFSET ) ))
#define CDPD_D40_SHDW8_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D40_SHDW8_OFFSET ) ))
#define CDPD_D40_SHDW9_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D40_SHDW9_OFFSET ) ))
#define CDPD_D40_SHDW10_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_SHDW10_OFFSET ) ))
#define CDPD_D40_SHDW11_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_SHDW11_OFFSET ) ))
#define CDPD_D40_SHDW12_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_SHDW12_OFFSET ) ))
#define CDPD_D40_SHDW13_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_SHDW13_OFFSET ) ))
#define CDPD_D40_SHDW14_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_SHDW14_OFFSET ) ))
#define CDPD_D40_SHDW15_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_SHDW15_OFFSET ) ))
#define CDPD_D40_SHDW16_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_SHDW16_OFFSET ) ))
#define CDPD_D40_SHDW17_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_SHDW17_OFFSET ) ))
#define CDPD_D40_SHDW18_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_SHDW18_OFFSET ) ))
#define CDPD_D40_SHDW19_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_SHDW19_OFFSET ) ))
#define CDPD_D40_SHDW20_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_SHDW20_OFFSET ) ))
#define CDPD_D40_SHDW21_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_SHDW21_OFFSET ) ))
#define CDPD_D40_SHDW22_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_SHDW22_OFFSET ) ))
#define CDPD_D40_SHDW23_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_SHDW23_OFFSET ) ))
#define CDPD_D40_SHDW24_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_SHDW24_OFFSET ) ))
#define CDPD_D40_SHDW25_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_SHDW25_OFFSET ) ))
#define CDPD_D40_SHDW26_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_SHDW26_OFFSET ) ))
#define CDPD_D40_SHDW27_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_SHDW27_OFFSET ) ))
#define CDPD_D40_SHDW28_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_SHDW28_OFFSET ) ))
#define CDPD_D40_SHDW29_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_SHDW29_OFFSET ) ))
#define CDPD_D40_SHDW30_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_SHDW30_OFFSET ) ))
#define CDPD_D40_SHDW31_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_SHDW31_OFFSET ) ))
#define CDPD_D40_SHDW32_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_SHDW32_OFFSET ) ))
#define CDPD_D41_SHDW0_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D41_SHDW0_OFFSET ) ))
#define CDPD_D41_SHDW1_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D41_SHDW1_OFFSET ) ))
#define CDPD_D41_SHDW2_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D41_SHDW2_OFFSET ) ))
#define CDPD_D41_SHDW3_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D41_SHDW3_OFFSET ) ))
#define CDPD_D41_SHDW4_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D41_SHDW4_OFFSET ) ))
#define CDPD_D41_SHDW5_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D41_SHDW5_OFFSET ) ))
#define CDPD_D41_SHDW6_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D41_SHDW6_OFFSET ) ))
#define CDPD_D41_SHDW7_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D41_SHDW7_OFFSET ) ))
#define CDPD_D41_SHDW8_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D41_SHDW8_OFFSET ) ))
#define CDPD_D41_SHDW9_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D41_SHDW9_OFFSET ) ))
#define CDPD_D41_SHDW10_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_SHDW10_OFFSET ) ))
#define CDPD_D41_SHDW11_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_SHDW11_OFFSET ) ))
#define CDPD_D41_SHDW12_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_SHDW12_OFFSET ) ))
#define CDPD_D41_SHDW13_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_SHDW13_OFFSET ) ))
#define CDPD_D41_SHDW14_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_SHDW14_OFFSET ) ))
#define CDPD_D41_SHDW15_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_SHDW15_OFFSET ) ))
#define CDPD_D41_SHDW16_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_SHDW16_OFFSET ) ))
#define CDPD_D41_SHDW17_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_SHDW17_OFFSET ) ))
#define CDPD_D41_SHDW18_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_SHDW18_OFFSET ) ))
#define CDPD_D41_SHDW19_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_SHDW19_OFFSET ) ))
#define CDPD_D41_SHDW20_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_SHDW20_OFFSET ) ))
#define CDPD_D41_SHDW21_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_SHDW21_OFFSET ) ))
#define CDPD_D41_SHDW22_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_SHDW22_OFFSET ) ))
#define CDPD_D41_SHDW23_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_SHDW23_OFFSET ) ))
#define CDPD_D41_SHDW24_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_SHDW24_OFFSET ) ))
#define CDPD_D41_SHDW25_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_SHDW25_OFFSET ) ))
#define CDPD_D41_SHDW26_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_SHDW26_OFFSET ) ))
#define CDPD_D41_SHDW27_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_SHDW27_OFFSET ) ))
#define CDPD_D41_SHDW28_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_SHDW28_OFFSET ) ))
#define CDPD_D41_SHDW29_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_SHDW29_OFFSET ) ))
#define CDPD_D41_SHDW30_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_SHDW30_OFFSET ) ))
#define CDPD_D41_SHDW31_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_SHDW31_OFFSET ) ))
#define CDPD_D41_SHDW32_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_SHDW32_OFFSET ) ))
#define CDPD_F_SHDW0_ADR(_BASE)         (( ( _BASE ) + ( CDPD_F_SHDW0_OFFSET ) ))
#define CDPD_F_SHDW1_ADR(_BASE)         (( ( _BASE ) + ( CDPD_F_SHDW1_OFFSET ) ))
#define CDPD_F_SHDW2_ADR(_BASE)         (( ( _BASE ) + ( CDPD_F_SHDW2_OFFSET ) ))
#define CDPD_F_SHDW3_ADR(_BASE)         (( ( _BASE ) + ( CDPD_F_SHDW3_OFFSET ) ))
#define CDPD_F_SHDW4_ADR(_BASE)         (( ( _BASE ) + ( CDPD_F_SHDW4_OFFSET ) ))
#define CDPD_LUT_GAIN_SHDW_ADR(_BASE)   (( ( _BASE ) + ( CDPD_LUT_GAIN_SHDW_OFFSET ) ))
#define CDPD_D00_LIVE0_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D00_LIVE0_OFFSET ) ))
#define CDPD_D00_LIVE1_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D00_LIVE1_OFFSET ) ))
#define CDPD_D00_LIVE2_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D00_LIVE2_OFFSET ) ))
#define CDPD_D00_LIVE3_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D00_LIVE3_OFFSET ) ))
#define CDPD_D00_LIVE4_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D00_LIVE4_OFFSET ) ))
#define CDPD_D00_LIVE5_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D00_LIVE5_OFFSET ) ))
#define CDPD_D00_LIVE6_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D00_LIVE6_OFFSET ) ))
#define CDPD_D00_LIVE7_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D00_LIVE7_OFFSET ) ))
#define CDPD_D00_LIVE8_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D00_LIVE8_OFFSET ) ))
#define CDPD_D00_LIVE9_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D00_LIVE9_OFFSET ) ))
#define CDPD_D00_LIVE10_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_LIVE10_OFFSET ) ))
#define CDPD_D00_LIVE11_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_LIVE11_OFFSET ) ))
#define CDPD_D00_LIVE12_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_LIVE12_OFFSET ) ))
#define CDPD_D00_LIVE13_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_LIVE13_OFFSET ) ))
#define CDPD_D00_LIVE14_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_LIVE14_OFFSET ) ))
#define CDPD_D00_LIVE15_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_LIVE15_OFFSET ) ))
#define CDPD_D00_LIVE16_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_LIVE16_OFFSET ) ))
#define CDPD_D00_LIVE17_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_LIVE17_OFFSET ) ))
#define CDPD_D00_LIVE18_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_LIVE18_OFFSET ) ))
#define CDPD_D00_LIVE19_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_LIVE19_OFFSET ) ))
#define CDPD_D00_LIVE20_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_LIVE20_OFFSET ) ))
#define CDPD_D00_LIVE21_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_LIVE21_OFFSET ) ))
#define CDPD_D00_LIVE22_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_LIVE22_OFFSET ) ))
#define CDPD_D00_LIVE23_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_LIVE23_OFFSET ) ))
#define CDPD_D00_LIVE24_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_LIVE24_OFFSET ) ))
#define CDPD_D00_LIVE25_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_LIVE25_OFFSET ) ))
#define CDPD_D00_LIVE26_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_LIVE26_OFFSET ) ))
#define CDPD_D00_LIVE27_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_LIVE27_OFFSET ) ))
#define CDPD_D00_LIVE28_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_LIVE28_OFFSET ) ))
#define CDPD_D00_LIVE29_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_LIVE29_OFFSET ) ))
#define CDPD_D00_LIVE30_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_LIVE30_OFFSET ) ))
#define CDPD_D00_LIVE31_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_LIVE31_OFFSET ) ))
#define CDPD_D00_LIVE32_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D00_LIVE32_OFFSET ) ))
#define CDPD_D01_LIVE0_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D01_LIVE0_OFFSET ) ))
#define CDPD_D01_LIVE1_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D01_LIVE1_OFFSET ) ))
#define CDPD_D01_LIVE2_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D01_LIVE2_OFFSET ) ))
#define CDPD_D01_LIVE3_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D01_LIVE3_OFFSET ) ))
#define CDPD_D01_LIVE4_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D01_LIVE4_OFFSET ) ))
#define CDPD_D01_LIVE5_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D01_LIVE5_OFFSET ) ))
#define CDPD_D01_LIVE6_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D01_LIVE6_OFFSET ) ))
#define CDPD_D01_LIVE7_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D01_LIVE7_OFFSET ) ))
#define CDPD_D01_LIVE8_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D01_LIVE8_OFFSET ) ))
#define CDPD_D01_LIVE9_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D01_LIVE9_OFFSET ) ))
#define CDPD_D01_LIVE10_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_LIVE10_OFFSET ) ))
#define CDPD_D01_LIVE11_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_LIVE11_OFFSET ) ))
#define CDPD_D01_LIVE12_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_LIVE12_OFFSET ) ))
#define CDPD_D01_LIVE13_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_LIVE13_OFFSET ) ))
#define CDPD_D01_LIVE14_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_LIVE14_OFFSET ) ))
#define CDPD_D01_LIVE15_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_LIVE15_OFFSET ) ))
#define CDPD_D01_LIVE16_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_LIVE16_OFFSET ) ))
#define CDPD_D01_LIVE17_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_LIVE17_OFFSET ) ))
#define CDPD_D01_LIVE18_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_LIVE18_OFFSET ) ))
#define CDPD_D01_LIVE19_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_LIVE19_OFFSET ) ))
#define CDPD_D01_LIVE20_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_LIVE20_OFFSET ) ))
#define CDPD_D01_LIVE21_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_LIVE21_OFFSET ) ))
#define CDPD_D01_LIVE22_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_LIVE22_OFFSET ) ))
#define CDPD_D01_LIVE23_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_LIVE23_OFFSET ) ))
#define CDPD_D01_LIVE24_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_LIVE24_OFFSET ) ))
#define CDPD_D01_LIVE25_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_LIVE25_OFFSET ) ))
#define CDPD_D01_LIVE26_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_LIVE26_OFFSET ) ))
#define CDPD_D01_LIVE27_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_LIVE27_OFFSET ) ))
#define CDPD_D01_LIVE28_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_LIVE28_OFFSET ) ))
#define CDPD_D01_LIVE29_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_LIVE29_OFFSET ) ))
#define CDPD_D01_LIVE30_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_LIVE30_OFFSET ) ))
#define CDPD_D01_LIVE31_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_LIVE31_OFFSET ) ))
#define CDPD_D01_LIVE32_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D01_LIVE32_OFFSET ) ))
#define CDPD_D10_LIVE0_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D10_LIVE0_OFFSET ) ))
#define CDPD_D10_LIVE1_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D10_LIVE1_OFFSET ) ))
#define CDPD_D10_LIVE2_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D10_LIVE2_OFFSET ) ))
#define CDPD_D10_LIVE3_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D10_LIVE3_OFFSET ) ))
#define CDPD_D10_LIVE4_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D10_LIVE4_OFFSET ) ))
#define CDPD_D10_LIVE5_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D10_LIVE5_OFFSET ) ))
#define CDPD_D10_LIVE6_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D10_LIVE6_OFFSET ) ))
#define CDPD_D10_LIVE7_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D10_LIVE7_OFFSET ) ))
#define CDPD_D10_LIVE8_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D10_LIVE8_OFFSET ) ))
#define CDPD_D10_LIVE9_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D10_LIVE9_OFFSET ) ))
#define CDPD_D10_LIVE10_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_LIVE10_OFFSET ) ))
#define CDPD_D10_LIVE11_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_LIVE11_OFFSET ) ))
#define CDPD_D10_LIVE12_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_LIVE12_OFFSET ) ))
#define CDPD_D10_LIVE13_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_LIVE13_OFFSET ) ))
#define CDPD_D10_LIVE14_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_LIVE14_OFFSET ) ))
#define CDPD_D10_LIVE15_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_LIVE15_OFFSET ) ))
#define CDPD_D10_LIVE16_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_LIVE16_OFFSET ) ))
#define CDPD_D10_LIVE17_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_LIVE17_OFFSET ) ))
#define CDPD_D10_LIVE18_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_LIVE18_OFFSET ) ))
#define CDPD_D10_LIVE19_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_LIVE19_OFFSET ) ))
#define CDPD_D10_LIVE20_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_LIVE20_OFFSET ) ))
#define CDPD_D10_LIVE21_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_LIVE21_OFFSET ) ))
#define CDPD_D10_LIVE22_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_LIVE22_OFFSET ) ))
#define CDPD_D10_LIVE23_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_LIVE23_OFFSET ) ))
#define CDPD_D10_LIVE24_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_LIVE24_OFFSET ) ))
#define CDPD_D10_LIVE25_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_LIVE25_OFFSET ) ))
#define CDPD_D10_LIVE26_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_LIVE26_OFFSET ) ))
#define CDPD_D10_LIVE27_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_LIVE27_OFFSET ) ))
#define CDPD_D10_LIVE28_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_LIVE28_OFFSET ) ))
#define CDPD_D10_LIVE29_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_LIVE29_OFFSET ) ))
#define CDPD_D10_LIVE30_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_LIVE30_OFFSET ) ))
#define CDPD_D10_LIVE31_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_LIVE31_OFFSET ) ))
#define CDPD_D10_LIVE32_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D10_LIVE32_OFFSET ) ))
#define CDPD_D11_LIVE0_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D11_LIVE0_OFFSET ) ))
#define CDPD_D11_LIVE1_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D11_LIVE1_OFFSET ) ))
#define CDPD_D11_LIVE2_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D11_LIVE2_OFFSET ) ))
#define CDPD_D11_LIVE3_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D11_LIVE3_OFFSET ) ))
#define CDPD_D11_LIVE4_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D11_LIVE4_OFFSET ) ))
#define CDPD_D11_LIVE5_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D11_LIVE5_OFFSET ) ))
#define CDPD_D11_LIVE6_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D11_LIVE6_OFFSET ) ))
#define CDPD_D11_LIVE7_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D11_LIVE7_OFFSET ) ))
#define CDPD_D11_LIVE8_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D11_LIVE8_OFFSET ) ))
#define CDPD_D11_LIVE9_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D11_LIVE9_OFFSET ) ))
#define CDPD_D11_LIVE10_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_LIVE10_OFFSET ) ))
#define CDPD_D11_LIVE11_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_LIVE11_OFFSET ) ))
#define CDPD_D11_LIVE12_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_LIVE12_OFFSET ) ))
#define CDPD_D11_LIVE13_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_LIVE13_OFFSET ) ))
#define CDPD_D11_LIVE14_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_LIVE14_OFFSET ) ))
#define CDPD_D11_LIVE15_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_LIVE15_OFFSET ) ))
#define CDPD_D11_LIVE16_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_LIVE16_OFFSET ) ))
#define CDPD_D11_LIVE17_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_LIVE17_OFFSET ) ))
#define CDPD_D11_LIVE18_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_LIVE18_OFFSET ) ))
#define CDPD_D11_LIVE19_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_LIVE19_OFFSET ) ))
#define CDPD_D11_LIVE20_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_LIVE20_OFFSET ) ))
#define CDPD_D11_LIVE21_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_LIVE21_OFFSET ) ))
#define CDPD_D11_LIVE22_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_LIVE22_OFFSET ) ))
#define CDPD_D11_LIVE23_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_LIVE23_OFFSET ) ))
#define CDPD_D11_LIVE24_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_LIVE24_OFFSET ) ))
#define CDPD_D11_LIVE25_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_LIVE25_OFFSET ) ))
#define CDPD_D11_LIVE26_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_LIVE26_OFFSET ) ))
#define CDPD_D11_LIVE27_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_LIVE27_OFFSET ) ))
#define CDPD_D11_LIVE28_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_LIVE28_OFFSET ) ))
#define CDPD_D11_LIVE29_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_LIVE29_OFFSET ) ))
#define CDPD_D11_LIVE30_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_LIVE30_OFFSET ) ))
#define CDPD_D11_LIVE31_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_LIVE31_OFFSET ) ))
#define CDPD_D11_LIVE32_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D11_LIVE32_OFFSET ) ))
#define CDPD_D20_LIVE0_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D20_LIVE0_OFFSET ) ))
#define CDPD_D20_LIVE1_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D20_LIVE1_OFFSET ) ))
#define CDPD_D20_LIVE2_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D20_LIVE2_OFFSET ) ))
#define CDPD_D20_LIVE3_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D20_LIVE3_OFFSET ) ))
#define CDPD_D20_LIVE4_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D20_LIVE4_OFFSET ) ))
#define CDPD_D20_LIVE5_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D20_LIVE5_OFFSET ) ))
#define CDPD_D20_LIVE6_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D20_LIVE6_OFFSET ) ))
#define CDPD_D20_LIVE7_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D20_LIVE7_OFFSET ) ))
#define CDPD_D20_LIVE8_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D20_LIVE8_OFFSET ) ))
#define CDPD_D20_LIVE9_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D20_LIVE9_OFFSET ) ))
#define CDPD_D20_LIVE10_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_LIVE10_OFFSET ) ))
#define CDPD_D20_LIVE11_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_LIVE11_OFFSET ) ))
#define CDPD_D20_LIVE12_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_LIVE12_OFFSET ) ))
#define CDPD_D20_LIVE13_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_LIVE13_OFFSET ) ))
#define CDPD_D20_LIVE14_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_LIVE14_OFFSET ) ))
#define CDPD_D20_LIVE15_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_LIVE15_OFFSET ) ))
#define CDPD_D20_LIVE16_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_LIVE16_OFFSET ) ))
#define CDPD_D20_LIVE17_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_LIVE17_OFFSET ) ))
#define CDPD_D20_LIVE18_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_LIVE18_OFFSET ) ))
#define CDPD_D20_LIVE19_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_LIVE19_OFFSET ) ))
#define CDPD_D20_LIVE20_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_LIVE20_OFFSET ) ))
#define CDPD_D20_LIVE21_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_LIVE21_OFFSET ) ))
#define CDPD_D20_LIVE22_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_LIVE22_OFFSET ) ))
#define CDPD_D20_LIVE23_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_LIVE23_OFFSET ) ))
#define CDPD_D20_LIVE24_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_LIVE24_OFFSET ) ))
#define CDPD_D20_LIVE25_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_LIVE25_OFFSET ) ))
#define CDPD_D20_LIVE26_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_LIVE26_OFFSET ) ))
#define CDPD_D20_LIVE27_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_LIVE27_OFFSET ) ))
#define CDPD_D20_LIVE28_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_LIVE28_OFFSET ) ))
#define CDPD_D20_LIVE29_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_LIVE29_OFFSET ) ))
#define CDPD_D20_LIVE30_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_LIVE30_OFFSET ) ))
#define CDPD_D20_LIVE31_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_LIVE31_OFFSET ) ))
#define CDPD_D20_LIVE32_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D20_LIVE32_OFFSET ) ))
#define CDPD_D21_LIVE0_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D21_LIVE0_OFFSET ) ))
#define CDPD_D21_LIVE1_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D21_LIVE1_OFFSET ) ))
#define CDPD_D21_LIVE2_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D21_LIVE2_OFFSET ) ))
#define CDPD_D21_LIVE3_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D21_LIVE3_OFFSET ) ))
#define CDPD_D21_LIVE4_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D21_LIVE4_OFFSET ) ))
#define CDPD_D21_LIVE5_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D21_LIVE5_OFFSET ) ))
#define CDPD_D21_LIVE6_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D21_LIVE6_OFFSET ) ))
#define CDPD_D21_LIVE7_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D21_LIVE7_OFFSET ) ))
#define CDPD_D21_LIVE8_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D21_LIVE8_OFFSET ) ))
#define CDPD_D21_LIVE9_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D21_LIVE9_OFFSET ) ))
#define CDPD_D21_LIVE10_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_LIVE10_OFFSET ) ))
#define CDPD_D21_LIVE11_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_LIVE11_OFFSET ) ))
#define CDPD_D21_LIVE12_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_LIVE12_OFFSET ) ))
#define CDPD_D21_LIVE13_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_LIVE13_OFFSET ) ))
#define CDPD_D21_LIVE14_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_LIVE14_OFFSET ) ))
#define CDPD_D21_LIVE15_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_LIVE15_OFFSET ) ))
#define CDPD_D21_LIVE16_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_LIVE16_OFFSET ) ))
#define CDPD_D21_LIVE17_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_LIVE17_OFFSET ) ))
#define CDPD_D21_LIVE18_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_LIVE18_OFFSET ) ))
#define CDPD_D21_LIVE19_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_LIVE19_OFFSET ) ))
#define CDPD_D21_LIVE20_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_LIVE20_OFFSET ) ))
#define CDPD_D21_LIVE21_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_LIVE21_OFFSET ) ))
#define CDPD_D21_LIVE22_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_LIVE22_OFFSET ) ))
#define CDPD_D21_LIVE23_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_LIVE23_OFFSET ) ))
#define CDPD_D21_LIVE24_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_LIVE24_OFFSET ) ))
#define CDPD_D21_LIVE25_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_LIVE25_OFFSET ) ))
#define CDPD_D21_LIVE26_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_LIVE26_OFFSET ) ))
#define CDPD_D21_LIVE27_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_LIVE27_OFFSET ) ))
#define CDPD_D21_LIVE28_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_LIVE28_OFFSET ) ))
#define CDPD_D21_LIVE29_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_LIVE29_OFFSET ) ))
#define CDPD_D21_LIVE30_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_LIVE30_OFFSET ) ))
#define CDPD_D21_LIVE31_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_LIVE31_OFFSET ) ))
#define CDPD_D21_LIVE32_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D21_LIVE32_OFFSET ) ))
#define CDPD_D30_LIVE0_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D30_LIVE0_OFFSET ) ))
#define CDPD_D30_LIVE1_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D30_LIVE1_OFFSET ) ))
#define CDPD_D30_LIVE2_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D30_LIVE2_OFFSET ) ))
#define CDPD_D30_LIVE3_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D30_LIVE3_OFFSET ) ))
#define CDPD_D30_LIVE4_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D30_LIVE4_OFFSET ) ))
#define CDPD_D30_LIVE5_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D30_LIVE5_OFFSET ) ))
#define CDPD_D30_LIVE6_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D30_LIVE6_OFFSET ) ))
#define CDPD_D30_LIVE7_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D30_LIVE7_OFFSET ) ))
#define CDPD_D30_LIVE8_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D30_LIVE8_OFFSET ) ))
#define CDPD_D30_LIVE9_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D30_LIVE9_OFFSET ) ))
#define CDPD_D30_LIVE10_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_LIVE10_OFFSET ) ))
#define CDPD_D30_LIVE11_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_LIVE11_OFFSET ) ))
#define CDPD_D30_LIVE12_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_LIVE12_OFFSET ) ))
#define CDPD_D30_LIVE13_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_LIVE13_OFFSET ) ))
#define CDPD_D30_LIVE14_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_LIVE14_OFFSET ) ))
#define CDPD_D30_LIVE15_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_LIVE15_OFFSET ) ))
#define CDPD_D30_LIVE16_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_LIVE16_OFFSET ) ))
#define CDPD_D30_LIVE17_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_LIVE17_OFFSET ) ))
#define CDPD_D30_LIVE18_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_LIVE18_OFFSET ) ))
#define CDPD_D30_LIVE19_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_LIVE19_OFFSET ) ))
#define CDPD_D30_LIVE20_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_LIVE20_OFFSET ) ))
#define CDPD_D30_LIVE21_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_LIVE21_OFFSET ) ))
#define CDPD_D30_LIVE22_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_LIVE22_OFFSET ) ))
#define CDPD_D30_LIVE23_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_LIVE23_OFFSET ) ))
#define CDPD_D30_LIVE24_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_LIVE24_OFFSET ) ))
#define CDPD_D30_LIVE25_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_LIVE25_OFFSET ) ))
#define CDPD_D30_LIVE26_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_LIVE26_OFFSET ) ))
#define CDPD_D30_LIVE27_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_LIVE27_OFFSET ) ))
#define CDPD_D30_LIVE28_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_LIVE28_OFFSET ) ))
#define CDPD_D30_LIVE29_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_LIVE29_OFFSET ) ))
#define CDPD_D30_LIVE30_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_LIVE30_OFFSET ) ))
#define CDPD_D30_LIVE31_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_LIVE31_OFFSET ) ))
#define CDPD_D30_LIVE32_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D30_LIVE32_OFFSET ) ))
#define CDPD_D31_LIVE0_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D31_LIVE0_OFFSET ) ))
#define CDPD_D31_LIVE1_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D31_LIVE1_OFFSET ) ))
#define CDPD_D31_LIVE2_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D31_LIVE2_OFFSET ) ))
#define CDPD_D31_LIVE3_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D31_LIVE3_OFFSET ) ))
#define CDPD_D31_LIVE4_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D31_LIVE4_OFFSET ) ))
#define CDPD_D31_LIVE5_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D31_LIVE5_OFFSET ) ))
#define CDPD_D31_LIVE6_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D31_LIVE6_OFFSET ) ))
#define CDPD_D31_LIVE7_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D31_LIVE7_OFFSET ) ))
#define CDPD_D31_LIVE8_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D31_LIVE8_OFFSET ) ))
#define CDPD_D31_LIVE9_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D31_LIVE9_OFFSET ) ))
#define CDPD_D31_LIVE10_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_LIVE10_OFFSET ) ))
#define CDPD_D31_LIVE11_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_LIVE11_OFFSET ) ))
#define CDPD_D31_LIVE12_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_LIVE12_OFFSET ) ))
#define CDPD_D31_LIVE13_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_LIVE13_OFFSET ) ))
#define CDPD_D31_LIVE14_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_LIVE14_OFFSET ) ))
#define CDPD_D31_LIVE15_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_LIVE15_OFFSET ) ))
#define CDPD_D31_LIVE16_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_LIVE16_OFFSET ) ))
#define CDPD_D31_LIVE17_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_LIVE17_OFFSET ) ))
#define CDPD_D31_LIVE18_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_LIVE18_OFFSET ) ))
#define CDPD_D31_LIVE19_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_LIVE19_OFFSET ) ))
#define CDPD_D31_LIVE20_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_LIVE20_OFFSET ) ))
#define CDPD_D31_LIVE21_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_LIVE21_OFFSET ) ))
#define CDPD_D31_LIVE22_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_LIVE22_OFFSET ) ))
#define CDPD_D31_LIVE23_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_LIVE23_OFFSET ) ))
#define CDPD_D31_LIVE24_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_LIVE24_OFFSET ) ))
#define CDPD_D31_LIVE25_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_LIVE25_OFFSET ) ))
#define CDPD_D31_LIVE26_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_LIVE26_OFFSET ) ))
#define CDPD_D31_LIVE27_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_LIVE27_OFFSET ) ))
#define CDPD_D31_LIVE28_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_LIVE28_OFFSET ) ))
#define CDPD_D31_LIVE29_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_LIVE29_OFFSET ) ))
#define CDPD_D31_LIVE30_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_LIVE30_OFFSET ) ))
#define CDPD_D31_LIVE31_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_LIVE31_OFFSET ) ))
#define CDPD_D31_LIVE32_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D31_LIVE32_OFFSET ) ))
#define CDPD_D40_LIVE0_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D40_LIVE0_OFFSET ) ))
#define CDPD_D40_LIVE1_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D40_LIVE1_OFFSET ) ))
#define CDPD_D40_LIVE2_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D40_LIVE2_OFFSET ) ))
#define CDPD_D40_LIVE3_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D40_LIVE3_OFFSET ) ))
#define CDPD_D40_LIVE4_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D40_LIVE4_OFFSET ) ))
#define CDPD_D40_LIVE5_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D40_LIVE5_OFFSET ) ))
#define CDPD_D40_LIVE6_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D40_LIVE6_OFFSET ) ))
#define CDPD_D40_LIVE7_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D40_LIVE7_OFFSET ) ))
#define CDPD_D40_LIVE8_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D40_LIVE8_OFFSET ) ))
#define CDPD_D40_LIVE9_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D40_LIVE9_OFFSET ) ))
#define CDPD_D40_LIVE10_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_LIVE10_OFFSET ) ))
#define CDPD_D40_LIVE11_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_LIVE11_OFFSET ) ))
#define CDPD_D40_LIVE12_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_LIVE12_OFFSET ) ))
#define CDPD_D40_LIVE13_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_LIVE13_OFFSET ) ))
#define CDPD_D40_LIVE14_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_LIVE14_OFFSET ) ))
#define CDPD_D40_LIVE15_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_LIVE15_OFFSET ) ))
#define CDPD_D40_LIVE16_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_LIVE16_OFFSET ) ))
#define CDPD_D40_LIVE17_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_LIVE17_OFFSET ) ))
#define CDPD_D40_LIVE18_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_LIVE18_OFFSET ) ))
#define CDPD_D40_LIVE19_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_LIVE19_OFFSET ) ))
#define CDPD_D40_LIVE20_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_LIVE20_OFFSET ) ))
#define CDPD_D40_LIVE21_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_LIVE21_OFFSET ) ))
#define CDPD_D40_LIVE22_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_LIVE22_OFFSET ) ))
#define CDPD_D40_LIVE23_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_LIVE23_OFFSET ) ))
#define CDPD_D40_LIVE24_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_LIVE24_OFFSET ) ))
#define CDPD_D40_LIVE25_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_LIVE25_OFFSET ) ))
#define CDPD_D40_LIVE26_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_LIVE26_OFFSET ) ))
#define CDPD_D40_LIVE27_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_LIVE27_OFFSET ) ))
#define CDPD_D40_LIVE28_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_LIVE28_OFFSET ) ))
#define CDPD_D40_LIVE29_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_LIVE29_OFFSET ) ))
#define CDPD_D40_LIVE30_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_LIVE30_OFFSET ) ))
#define CDPD_D40_LIVE31_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_LIVE31_OFFSET ) ))
#define CDPD_D40_LIVE32_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D40_LIVE32_OFFSET ) ))
#define CDPD_D41_LIVE0_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D41_LIVE0_OFFSET ) ))
#define CDPD_D41_LIVE1_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D41_LIVE1_OFFSET ) ))
#define CDPD_D41_LIVE2_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D41_LIVE2_OFFSET ) ))
#define CDPD_D41_LIVE3_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D41_LIVE3_OFFSET ) ))
#define CDPD_D41_LIVE4_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D41_LIVE4_OFFSET ) ))
#define CDPD_D41_LIVE5_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D41_LIVE5_OFFSET ) ))
#define CDPD_D41_LIVE6_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D41_LIVE6_OFFSET ) ))
#define CDPD_D41_LIVE7_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D41_LIVE7_OFFSET ) ))
#define CDPD_D41_LIVE8_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D41_LIVE8_OFFSET ) ))
#define CDPD_D41_LIVE9_ADR(_BASE)       (( ( _BASE ) + ( CDPD_D41_LIVE9_OFFSET ) ))
#define CDPD_D41_LIVE10_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_LIVE10_OFFSET ) ))
#define CDPD_D41_LIVE11_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_LIVE11_OFFSET ) ))
#define CDPD_D41_LIVE12_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_LIVE12_OFFSET ) ))
#define CDPD_D41_LIVE13_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_LIVE13_OFFSET ) ))
#define CDPD_D41_LIVE14_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_LIVE14_OFFSET ) ))
#define CDPD_D41_LIVE15_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_LIVE15_OFFSET ) ))
#define CDPD_D41_LIVE16_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_LIVE16_OFFSET ) ))
#define CDPD_D41_LIVE17_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_LIVE17_OFFSET ) ))
#define CDPD_D41_LIVE18_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_LIVE18_OFFSET ) ))
#define CDPD_D41_LIVE19_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_LIVE19_OFFSET ) ))
#define CDPD_D41_LIVE20_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_LIVE20_OFFSET ) ))
#define CDPD_D41_LIVE21_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_LIVE21_OFFSET ) ))
#define CDPD_D41_LIVE22_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_LIVE22_OFFSET ) ))
#define CDPD_D41_LIVE23_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_LIVE23_OFFSET ) ))
#define CDPD_D41_LIVE24_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_LIVE24_OFFSET ) ))
#define CDPD_D41_LIVE25_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_LIVE25_OFFSET ) ))
#define CDPD_D41_LIVE26_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_LIVE26_OFFSET ) ))
#define CDPD_D41_LIVE27_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_LIVE27_OFFSET ) ))
#define CDPD_D41_LIVE28_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_LIVE28_OFFSET ) ))
#define CDPD_D41_LIVE29_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_LIVE29_OFFSET ) ))
#define CDPD_D41_LIVE30_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_LIVE30_OFFSET ) ))
#define CDPD_D41_LIVE31_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_LIVE31_OFFSET ) ))
#define CDPD_D41_LIVE32_ADR(_BASE)      (( ( _BASE ) + ( CDPD_D41_LIVE32_OFFSET ) ))
#define CDPD_F_LIVE0_ADR(_BASE)         (( ( _BASE ) + ( CDPD_F_LIVE0_OFFSET ) ))
#define CDPD_F_LIVE1_ADR(_BASE)         (( ( _BASE ) + ( CDPD_F_LIVE1_OFFSET ) ))
#define CDPD_F_LIVE2_ADR(_BASE)         (( ( _BASE ) + ( CDPD_F_LIVE2_OFFSET ) ))
#define CDPD_F_LIVE3_ADR(_BASE)         (( ( _BASE ) + ( CDPD_F_LIVE3_OFFSET ) ))
#define CDPD_F_LIVE4_ADR(_BASE)         (( ( _BASE ) + ( CDPD_F_LIVE4_OFFSET ) ))
#define CDPD_LUT_GAIN_LIVE_ADR(_BASE)   (( ( _BASE ) + ( CDPD_LUT_GAIN_LIVE_OFFSET ) ))
#define CDPD_SCRATCH_ADR(_BASE)         (( ( _BASE ) + ( CDPD_SCRATCH_OFFSET ) ))
#define CDPD_CFG_ADR(_BASE)          (( ( _BASE ) + ( CDPD_CFG_OFFSET ) ))
#define CDPD_CTRL_ADR(_BASE)         (( ( _BASE ) + ( CDPD_CTRL_OFFSET ) ))
#define CDPD_TMR_CFG_ADR(_BASE)      (( ( _BASE ) + ( CDPD_TMR_CFG_OFFSET ) ))
#define CDPD_TMR_ERR_ADR(_BASE)       (( ( _BASE ) + ( CDPD_TMR_ERR_OFFSET ) ))
#define CDPD_APB_BRDG_STAT_ADR(_BASE) (( ( _BASE ) + ( CDPD_APB_BRDG_STAT_OFFSET ) ))
#define CDPD_INT_STAT_ADR(_BASE)      (( ( _BASE ) + ( CDPD_INT_STAT_OFFSET ) ))
#define CDPD_INT_HIGH_EN_ADR(_BASE)     (( ( _BASE ) + ( CDPD_INT_HIGH_EN_OFFSET ) ))
#define CDPD_INT_LOW_EN_ADR(_BASE)      (( ( _BASE ) + ( CDPD_INT_LOW_EN_OFFSET ) ))
#define CDPD_INT_CLR_ADR(_BASE)       (( ( _BASE ) + ( CDPD_INT_CLR_OFFSET ) ))
#define CDPD_INT_FORCE_ADR(_BASE)       (( ( _BASE ) + ( CDPD_INT_FORCE_OFFSET ) ))

// ******************************************* /Address Space

//************************************************ RegisterStructs


/** @brief CDPD_MAP_REG_D00_SHDW[33] register description at address offset 0x0
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/D00_SHDW
  * Dynamic Coefficient Register
  */

typedef union {
  struct {
    uint32_t COEFF : 12;
    ///< Coefficient
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 20;
    ///< Reserved
    ///< AccessType="RO" BitOffset="12" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_d00_shdw_reg_t;

#define CDPD_D00_SHDW_DEFAULT (0x00000000U)
#define CDPD_D00_SHDW_RD_MASK (0x00000fffU)
#define CDPD_D00_SHDW_WR_MASK (0x00000fffU)


///< Coefficient
#define CDPD_D00_SHDW_COEFF_BF_OFF ( 0)
#define CDPD_D00_SHDW_COEFF_BF_WID (12)
#define CDPD_D00_SHDW_COEFF_BF_MSK (0x00000FFF)
#define CDPD_D00_SHDW_COEFF_BF_DEF (0x00000000)
#define CDPD_D00_SHDW_ARR_SZ0 (33)
#define CDPD_D00_SHDW_ARRAY_STRIDE0 (0x0004)


/** @brief CDPD_MAP_REG_D01_SHDW[33] register description at address offset 0x100
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/D01_SHDW
  * Dynamic Coefficient Register
  */

typedef union {
  struct {
    uint32_t COEFF : 12;
    ///< Coefficient
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 20;
    ///< Reserved
    ///< AccessType="RO" BitOffset="12" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_d01_shdw_reg_t;

#define CDPD_D01_SHDW_DEFAULT (0x00000000U)
#define CDPD_D01_SHDW_RD_MASK (0x00000fffU)
#define CDPD_D01_SHDW_WR_MASK (0x00000fffU)


///< Coefficient
#define CDPD_D01_SHDW_COEFF_BF_OFF ( 0)
#define CDPD_D01_SHDW_COEFF_BF_WID (12)
#define CDPD_D01_SHDW_COEFF_BF_MSK (0x00000FFF)
#define CDPD_D01_SHDW_COEFF_BF_DEF (0x00000000)
#define CDPD_D01_SHDW_ARR_SZ0 (33)
#define CDPD_D01_SHDW_ARRAY_STRIDE0 (0x0004)


/** @brief CDPD_MAP_REG_D10_SHDW[33] register description at address offset 0x200
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/D10_SHDW
  * Dynamic Coefficient Register
  */

typedef union {
  struct {
    uint32_t COEFF : 12;
    ///< Coefficient
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 20;
    ///< Reserved
    ///< AccessType="RO" BitOffset="12" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_d10_shdw_reg_t;

#define CDPD_D10_SHDW_DEFAULT (0x00000000U)
#define CDPD_D10_SHDW_RD_MASK (0x00000fffU)
#define CDPD_D10_SHDW_WR_MASK (0x00000fffU)


///< Coefficient
#define CDPD_D10_SHDW_COEFF_BF_OFF ( 0)
#define CDPD_D10_SHDW_COEFF_BF_WID (12)
#define CDPD_D10_SHDW_COEFF_BF_MSK (0x00000FFF)
#define CDPD_D10_SHDW_COEFF_BF_DEF (0x00000000)
#define CDPD_D10_SHDW_ARR_SZ0 (33)
#define CDPD_D10_SHDW_ARRAY_STRIDE0 (0x0004)


/** @brief CDPD_MAP_REG_D11_SHDW[33] register description at address offset 0x300
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/D11_SHDW
  * Dynamic Coefficient Register
  */

typedef union {
  struct {
    uint32_t COEFF : 12;
    ///< Coefficient
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 20;
    ///< Reserved
    ///< AccessType="RO" BitOffset="12" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_d11_shdw_reg_t;

#define CDPD_D11_SHDW_DEFAULT (0x00000000U)
#define CDPD_D11_SHDW_RD_MASK (0x00000fffU)
#define CDPD_D11_SHDW_WR_MASK (0x00000fffU)


///< Coefficient
#define CDPD_D11_SHDW_COEFF_BF_OFF ( 0)
#define CDPD_D11_SHDW_COEFF_BF_WID (12)
#define CDPD_D11_SHDW_COEFF_BF_MSK (0x00000FFF)
#define CDPD_D11_SHDW_COEFF_BF_DEF (0x00000000)
#define CDPD_D11_SHDW_ARR_SZ0 (33)
#define CDPD_D11_SHDW_ARRAY_STRIDE0 (0x0004)


/** @brief CDPD_MAP_REG_D20_SHDW[33] register description at address offset 0x400
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/D20_SHDW
  * Dynamic Coefficient Register
  */

typedef union {
  struct {
    uint32_t COEFF : 12;
    ///< Coefficient
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 20;
    ///< Reserved
    ///< AccessType="RO" BitOffset="12" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_d20_shdw_reg_t;

#define CDPD_D20_SHDW_DEFAULT (0x00000000U)
#define CDPD_D20_SHDW_RD_MASK (0x00000fffU)
#define CDPD_D20_SHDW_WR_MASK (0x00000fffU)


///< Coefficient
#define CDPD_D20_SHDW_COEFF_BF_OFF ( 0)
#define CDPD_D20_SHDW_COEFF_BF_WID (12)
#define CDPD_D20_SHDW_COEFF_BF_MSK (0x00000FFF)
#define CDPD_D20_SHDW_COEFF_BF_DEF (0x00000000)
#define CDPD_D20_SHDW_ARR_SZ0 (33)
#define CDPD_D20_SHDW_ARRAY_STRIDE0 (0x0004)


/** @brief CDPD_MAP_REG_D21_SHDW[33] register description at address offset 0x500
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/D21_SHDW
  * Dynamic Coefficient Register
  */

typedef union {
  struct {
    uint32_t COEFF : 12;
    ///< Coefficient
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 20;
    ///< Reserved
    ///< AccessType="RO" BitOffset="12" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_d21_shdw_reg_t;

#define CDPD_D21_SHDW_DEFAULT (0x00000000U)
#define CDPD_D21_SHDW_RD_MASK (0x00000fffU)
#define CDPD_D21_SHDW_WR_MASK (0x00000fffU)


///< Coefficient
#define CDPD_D21_SHDW_COEFF_BF_OFF ( 0)
#define CDPD_D21_SHDW_COEFF_BF_WID (12)
#define CDPD_D21_SHDW_COEFF_BF_MSK (0x00000FFF)
#define CDPD_D21_SHDW_COEFF_BF_DEF (0x00000000)
#define CDPD_D21_SHDW_ARR_SZ0 (33)
#define CDPD_D21_SHDW_ARRAY_STRIDE0 (0x0004)


/** @brief CDPD_MAP_REG_D30_SHDW[33] register description at address offset 0x600
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/D30_SHDW
  * Dynamic Coefficient Register
  */

typedef union {
  struct {
    uint32_t COEFF : 12;
    ///< Coefficient
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 20;
    ///< Reserved
    ///< AccessType="RO" BitOffset="12" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_d30_shdw_reg_t;

#define CDPD_D30_SHDW_DEFAULT (0x00000000U)
#define CDPD_D30_SHDW_RD_MASK (0x00000fffU)
#define CDPD_D30_SHDW_WR_MASK (0x00000fffU)


///< Coefficient
#define CDPD_D30_SHDW_COEFF_BF_OFF ( 0)
#define CDPD_D30_SHDW_COEFF_BF_WID (12)
#define CDPD_D30_SHDW_COEFF_BF_MSK (0x00000FFF)
#define CDPD_D30_SHDW_COEFF_BF_DEF (0x00000000)
#define CDPD_D30_SHDW_ARR_SZ0 (33)
#define CDPD_D30_SHDW_ARRAY_STRIDE0 (0x0004)


/** @brief CDPD_MAP_REG_D31_SHDW[33] register description at address offset 0x700
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/D31_SHDW
  * Dynamic Coefficient Register
  */

typedef union {
  struct {
    uint32_t COEFF : 12;
    ///< Coefficient
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 20;
    ///< Reserved
    ///< AccessType="RO" BitOffset="12" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_d31_shdw_reg_t;

#define CDPD_D31_SHDW_DEFAULT (0x00000000U)
#define CDPD_D31_SHDW_RD_MASK (0x00000fffU)
#define CDPD_D31_SHDW_WR_MASK (0x00000fffU)


///< Coefficient
#define CDPD_D31_SHDW_COEFF_BF_OFF ( 0)
#define CDPD_D31_SHDW_COEFF_BF_WID (12)
#define CDPD_D31_SHDW_COEFF_BF_MSK (0x00000FFF)
#define CDPD_D31_SHDW_COEFF_BF_DEF (0x00000000)
#define CDPD_D31_SHDW_ARR_SZ0 (33)
#define CDPD_D31_SHDW_ARRAY_STRIDE0 (0x0004)


/** @brief CDPD_MAP_REG_D40_SHDW[33] register description at address offset 0x800
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/D40_SHDW
  * Dynamic Coefficient Register
  */

typedef union {
  struct {
    uint32_t COEFF : 12;
    ///< Coefficient
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 20;
    ///< Reserved
    ///< AccessType="RO" BitOffset="12" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_d40_shdw_reg_t;

#define CDPD_D40_SHDW_DEFAULT (0x00000000U)
#define CDPD_D40_SHDW_RD_MASK (0x00000fffU)
#define CDPD_D40_SHDW_WR_MASK (0x00000fffU)


///< Coefficient
#define CDPD_D40_SHDW_COEFF_BF_OFF ( 0)
#define CDPD_D40_SHDW_COEFF_BF_WID (12)
#define CDPD_D40_SHDW_COEFF_BF_MSK (0x00000FFF)
#define CDPD_D40_SHDW_COEFF_BF_DEF (0x00000000)
#define CDPD_D40_SHDW_ARR_SZ0 (33)
#define CDPD_D40_SHDW_ARRAY_STRIDE0 (0x0004)


/** @brief CDPD_MAP_REG_D41_SHDW[33] register description at address offset 0x900
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/D41_SHDW
  * Dynamic Coefficient Register
  */

typedef union {
  struct {
    uint32_t COEFF : 12;
    ///< Coefficient
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 20;
    ///< Reserved
    ///< AccessType="RO" BitOffset="12" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_d41_shdw_reg_t;

#define CDPD_D41_SHDW_DEFAULT (0x00000000U)
#define CDPD_D41_SHDW_RD_MASK (0x00000fffU)
#define CDPD_D41_SHDW_WR_MASK (0x00000fffU)


///< Coefficient
#define CDPD_D41_SHDW_COEFF_BF_OFF ( 0)
#define CDPD_D41_SHDW_COEFF_BF_WID (12)
#define CDPD_D41_SHDW_COEFF_BF_MSK (0x00000FFF)
#define CDPD_D41_SHDW_COEFF_BF_DEF (0x00000000)
#define CDPD_D41_SHDW_ARR_SZ0 (33)
#define CDPD_D41_SHDW_ARRAY_STRIDE0 (0x0004)


/** @brief CDPD_MAP_REG_F_SHDW[5] register description at address offset 0xa00
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/F_SHDW
  * Fixed Coefficient Register
  */

typedef union {
  struct {
    uint32_t COEFF : 16;
    ///< Coefficient
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 16;
    ///< Reserved
    ///< AccessType="RO" BitOffset="16" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_f_shdw_reg_t;

#define CDPD_F_SHDW_DEFAULT (0x00000000U)
#define CDPD_F_SHDW_RD_MASK (0x0000ffffU)
#define CDPD_F_SHDW_WR_MASK (0x0000ffffU)


///< Coefficient
#define CDPD_F_SHDW_COEFF_BF_OFF ( 0)
#define CDPD_F_SHDW_COEFF_BF_WID (16)
#define CDPD_F_SHDW_COEFF_BF_MSK (0x0000FFFF)
#define CDPD_F_SHDW_COEFF_BF_DEF (0x00000000)
#define CDPD_F_SHDW_ARR_SZ0 (5)
#define CDPD_F_SHDW_ARRAY_STRIDE0 (0x0004)


/** @brief CDPD_MAP_REG_LUT_GAIN_SHDW register description at address offset 0xb00
  *
  * Register default value:        0x00000008
  * Register full path in IP: cdpd_map/reg/LUT_GAIN_SHDW
  * LUT Input Gain Register
  */

typedef union {
  struct {
    uint32_t COEFF : 6;
    ///< Coefficient
    ///< AccessType="RW" BitOffset="0" ResetValue="0x8"
    uint32_t  : 26;
    ///< Reserved
    ///< AccessType="RO" BitOffset="6" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_lut_gain_shdw_reg_t;

#define CDPD_LUT_GAIN_SHDW_DEFAULT (0x00000008U)
#define CDPD_LUT_GAIN_SHDW_RD_MASK (0x0000003fU)
#define CDPD_LUT_GAIN_SHDW_WR_MASK (0x0000003fU)


///< Coefficient
#define CDPD_LUT_GAIN_SHDW_COEFF_BF_OFF ( 0)
#define CDPD_LUT_GAIN_SHDW_COEFF_BF_WID ( 6)
#define CDPD_LUT_GAIN_SHDW_COEFF_BF_MSK (0x0000003F)
#define CDPD_LUT_GAIN_SHDW_COEFF_BF_DEF (0x00000008)


/** @brief CDPD_MAP_REG_D00_LIVE[33] register description at address offset 0x1000
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/D00_LIVE
  * Dynamic Coefficient Register
  */

typedef union {
  struct {
    uint32_t COEFF : 12;
    ///< Coefficient
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t  : 20;
    ///< Reserved
    ///< AccessType="RO" BitOffset="12" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_d00_live_reg_t;

#define CDPD_D00_LIVE_DEFAULT (0x00000000U)
#define CDPD_D00_LIVE_RD_MASK (0x00000fffU)
#define CDPD_D00_LIVE_WR_MASK (0x00000fffU)


///< Coefficient
#define CDPD_D00_LIVE_COEFF_BF_OFF ( 0)
#define CDPD_D00_LIVE_COEFF_BF_WID (12)
#define CDPD_D00_LIVE_COEFF_BF_MSK (0x00000FFF)
#define CDPD_D00_LIVE_COEFF_BF_DEF (0x00000000)
#define CDPD_D00_LIVE_ARR_SZ0 (33)
#define CDPD_D00_LIVE_ARRAY_STRIDE0 (0x0004)


/** @brief CDPD_MAP_REG_D01_LIVE[33] register description at address offset 0x1100
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/D01_LIVE
  * Dynamic Coefficient Register
  */

typedef union {
  struct {
    uint32_t COEFF : 12;
    ///< Coefficient
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t  : 20;
    ///< Reserved
    ///< AccessType="RO" BitOffset="12" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_d01_live_reg_t;

#define CDPD_D01_LIVE_DEFAULT (0x00000000U)
#define CDPD_D01_LIVE_RD_MASK (0x00000fffU)
#define CDPD_D01_LIVE_WR_MASK (0x00000fffU)


///< Coefficient
#define CDPD_D01_LIVE_COEFF_BF_OFF ( 0)
#define CDPD_D01_LIVE_COEFF_BF_WID (12)
#define CDPD_D01_LIVE_COEFF_BF_MSK (0x00000FFF)
#define CDPD_D01_LIVE_COEFF_BF_DEF (0x00000000)
#define CDPD_D01_LIVE_ARR_SZ0 (33)
#define CDPD_D01_LIVE_ARRAY_STRIDE0 (0x0004)


/** @brief CDPD_MAP_REG_D10_LIVE[33] register description at address offset 0x1200
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/D10_LIVE
  * Dynamic Coefficient Register
  */

typedef union {
  struct {
    uint32_t COEFF : 12;
    ///< Coefficient
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t  : 20;
    ///< Reserved
    ///< AccessType="RO" BitOffset="12" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_d10_live_reg_t;

#define CDPD_D10_LIVE_DEFAULT (0x00000000U)
#define CDPD_D10_LIVE_RD_MASK (0x00000fffU)
#define CDPD_D10_LIVE_WR_MASK (0x00000fffU)


///< Coefficient
#define CDPD_D10_LIVE_COEFF_BF_OFF ( 0)
#define CDPD_D10_LIVE_COEFF_BF_WID (12)
#define CDPD_D10_LIVE_COEFF_BF_MSK (0x00000FFF)
#define CDPD_D10_LIVE_COEFF_BF_DEF (0x00000000)
#define CDPD_D10_LIVE_ARR_SZ0 (33)
#define CDPD_D10_LIVE_ARRAY_STRIDE0 (0x0004)


/** @brief CDPD_MAP_REG_D11_LIVE[33] register description at address offset 0x1300
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/D11_LIVE
  * Dynamic Coefficient Register
  */

typedef union {
  struct {
    uint32_t COEFF : 12;
    ///< Coefficient
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t  : 20;
    ///< Reserved
    ///< AccessType="RO" BitOffset="12" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_d11_live_reg_t;

#define CDPD_D11_LIVE_DEFAULT (0x00000000U)
#define CDPD_D11_LIVE_RD_MASK (0x00000fffU)
#define CDPD_D11_LIVE_WR_MASK (0x00000fffU)


///< Coefficient
#define CDPD_D11_LIVE_COEFF_BF_OFF ( 0)
#define CDPD_D11_LIVE_COEFF_BF_WID (12)
#define CDPD_D11_LIVE_COEFF_BF_MSK (0x00000FFF)
#define CDPD_D11_LIVE_COEFF_BF_DEF (0x00000000)
#define CDPD_D11_LIVE_ARR_SZ0 (33)
#define CDPD_D11_LIVE_ARRAY_STRIDE0 (0x0004)


/** @brief CDPD_MAP_REG_D20_LIVE[33] register description at address offset 0x1400
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/D20_LIVE
  * Dynamic Coefficient Register
  */

typedef union {
  struct {
    uint32_t COEFF : 12;
    ///< Coefficient
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t  : 20;
    ///< Reserved
    ///< AccessType="RO" BitOffset="12" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_d20_live_reg_t;

#define CDPD_D20_LIVE_DEFAULT (0x00000000U)
#define CDPD_D20_LIVE_RD_MASK (0x00000fffU)
#define CDPD_D20_LIVE_WR_MASK (0x00000fffU)


///< Coefficient
#define CDPD_D20_LIVE_COEFF_BF_OFF ( 0)
#define CDPD_D20_LIVE_COEFF_BF_WID (12)
#define CDPD_D20_LIVE_COEFF_BF_MSK (0x00000FFF)
#define CDPD_D20_LIVE_COEFF_BF_DEF (0x00000000)
#define CDPD_D20_LIVE_ARR_SZ0 (33)
#define CDPD_D20_LIVE_ARRAY_STRIDE0 (0x0004)


/** @brief CDPD_MAP_REG_D21_LIVE[33] register description at address offset 0x1500
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/D21_LIVE
  * Dynamic Coefficient Register
  */

typedef union {
  struct {
    uint32_t COEFF : 12;
    ///< Coefficient
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t  : 20;
    ///< Reserved
    ///< AccessType="RO" BitOffset="12" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_d21_live_reg_t;

#define CDPD_D21_LIVE_DEFAULT (0x00000000U)
#define CDPD_D21_LIVE_RD_MASK (0x00000fffU)
#define CDPD_D21_LIVE_WR_MASK (0x00000fffU)


///< Coefficient
#define CDPD_D21_LIVE_COEFF_BF_OFF ( 0)
#define CDPD_D21_LIVE_COEFF_BF_WID (12)
#define CDPD_D21_LIVE_COEFF_BF_MSK (0x00000FFF)
#define CDPD_D21_LIVE_COEFF_BF_DEF (0x00000000)
#define CDPD_D21_LIVE_ARR_SZ0 (33)
#define CDPD_D21_LIVE_ARRAY_STRIDE0 (0x0004)


/** @brief CDPD_MAP_REG_D30_LIVE[33] register description at address offset 0x1600
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/D30_LIVE
  * Dynamic Coefficient Register
  */

typedef union {
  struct {
    uint32_t COEFF : 12;
    ///< Coefficient
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t  : 20;
    ///< Reserved
    ///< AccessType="RO" BitOffset="12" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_d30_live_reg_t;

#define CDPD_D30_LIVE_DEFAULT (0x00000000U)
#define CDPD_D30_LIVE_RD_MASK (0x00000fffU)
#define CDPD_D30_LIVE_WR_MASK (0x00000fffU)


///< Coefficient
#define CDPD_D30_LIVE_COEFF_BF_OFF ( 0)
#define CDPD_D30_LIVE_COEFF_BF_WID (12)
#define CDPD_D30_LIVE_COEFF_BF_MSK (0x00000FFF)
#define CDPD_D30_LIVE_COEFF_BF_DEF (0x00000000)
#define CDPD_D30_LIVE_ARR_SZ0 (33)
#define CDPD_D30_LIVE_ARRAY_STRIDE0 (0x0004)


/** @brief CDPD_MAP_REG_D31_LIVE[33] register description at address offset 0x1700
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/D31_LIVE
  * Dynamic Coefficient Register
  */

typedef union {
  struct {
    uint32_t COEFF : 12;
    ///< Coefficient
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t  : 20;
    ///< Reserved
    ///< AccessType="RO" BitOffset="12" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_d31_live_reg_t;

#define CDPD_D31_LIVE_DEFAULT (0x00000000U)
#define CDPD_D31_LIVE_RD_MASK (0x00000fffU)
#define CDPD_D31_LIVE_WR_MASK (0x00000fffU)


///< Coefficient
#define CDPD_D31_LIVE_COEFF_BF_OFF ( 0)
#define CDPD_D31_LIVE_COEFF_BF_WID (12)
#define CDPD_D31_LIVE_COEFF_BF_MSK (0x00000FFF)
#define CDPD_D31_LIVE_COEFF_BF_DEF (0x00000000)
#define CDPD_D31_LIVE_ARR_SZ0 (33)
#define CDPD_D31_LIVE_ARRAY_STRIDE0 (0x0004)


/** @brief CDPD_MAP_REG_D40_LIVE[33] register description at address offset 0x1800
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/D40_LIVE
  * Dynamic Coefficient Register
  */

typedef union {
  struct {
    uint32_t COEFF : 12;
    ///< Coefficient
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t  : 20;
    ///< Reserved
    ///< AccessType="RO" BitOffset="12" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_d40_live_reg_t;

#define CDPD_D40_LIVE_DEFAULT (0x00000000U)
#define CDPD_D40_LIVE_RD_MASK (0x00000fffU)
#define CDPD_D40_LIVE_WR_MASK (0x00000fffU)


///< Coefficient
#define CDPD_D40_LIVE_COEFF_BF_OFF ( 0)
#define CDPD_D40_LIVE_COEFF_BF_WID (12)
#define CDPD_D40_LIVE_COEFF_BF_MSK (0x00000FFF)
#define CDPD_D40_LIVE_COEFF_BF_DEF (0x00000000)
#define CDPD_D40_LIVE_ARR_SZ0 (33)
#define CDPD_D40_LIVE_ARRAY_STRIDE0 (0x0004)


/** @brief CDPD_MAP_REG_D41_LIVE[33] register description at address offset 0x1900
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/D41_LIVE
  * Dynamic Coefficient Register
  */

typedef union {
  struct {
    uint32_t COEFF : 12;
    ///< Coefficient
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t  : 20;
    ///< Reserved
    ///< AccessType="RO" BitOffset="12" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_d41_live_reg_t;

#define CDPD_D41_LIVE_DEFAULT (0x00000000U)
#define CDPD_D41_LIVE_RD_MASK (0x00000fffU)
#define CDPD_D41_LIVE_WR_MASK (0x00000fffU)


///< Coefficient
#define CDPD_D41_LIVE_COEFF_BF_OFF ( 0)
#define CDPD_D41_LIVE_COEFF_BF_WID (12)
#define CDPD_D41_LIVE_COEFF_BF_MSK (0x00000FFF)
#define CDPD_D41_LIVE_COEFF_BF_DEF (0x00000000)
#define CDPD_D41_LIVE_ARR_SZ0 (33)
#define CDPD_D41_LIVE_ARRAY_STRIDE0 (0x0004)


/** @brief CDPD_MAP_REG_F_LIVE[5] register description at address offset 0x1a00
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/F_LIVE
  * Fixed Coefficient Register
  */

typedef union {
  struct {
    uint32_t COEFF : 16;
    ///< Coefficient
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t  : 16;
    ///< Reserved
    ///< AccessType="RO" BitOffset="16" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_f_live_reg_t;

#define CDPD_F_LIVE_DEFAULT (0x00000000U)
#define CDPD_F_LIVE_RD_MASK (0x0000ffffU)
#define CDPD_F_LIVE_WR_MASK (0x0000ffffU)


///< Coefficient
#define CDPD_F_LIVE_COEFF_BF_OFF ( 0)
#define CDPD_F_LIVE_COEFF_BF_WID (16)
#define CDPD_F_LIVE_COEFF_BF_MSK (0x0000FFFF)
#define CDPD_F_LIVE_COEFF_BF_DEF (0x00000000)
#define CDPD_F_LIVE_ARR_SZ0 (5)
#define CDPD_F_LIVE_ARRAY_STRIDE0 (0x0004)


/** @brief CDPD_MAP_REG_LUT_GAIN_LIVE register description at address offset 0x1b00
  *
  * Register default value:        0x00000008
  * Register full path in IP: cdpd_map/reg/LUT_GAIN_LIVE
  * LUT Input Gain Register
  */

typedef union {
  struct {
    uint32_t COEFF : 6;
    ///< Coefficient
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x8"
    uint32_t  : 26;
    ///< Reserved
    ///< AccessType="RO" BitOffset="6" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_lut_gain_live_reg_t;

#define CDPD_LUT_GAIN_LIVE_DEFAULT (0x00000008U)
#define CDPD_LUT_GAIN_LIVE_RD_MASK (0x0000003fU)
#define CDPD_LUT_GAIN_LIVE_WR_MASK (0x0000003fU)


///< Coefficient
#define CDPD_LUT_GAIN_LIVE_COEFF_BF_OFF ( 0)
#define CDPD_LUT_GAIN_LIVE_COEFF_BF_WID ( 6)
#define CDPD_LUT_GAIN_LIVE_COEFF_BF_MSK (0x0000003F)
#define CDPD_LUT_GAIN_LIVE_COEFF_BF_DEF (0x00000008)


/** @brief CDPD_MAP_REG_SCRATCH register description at address offset 0x1c00
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/SCRATCH
  * CDPD scratchpad register.
  */

typedef union {
  struct {
    uint32_t SCRATCHPAD : 32;
    ///< Do anything with this field.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} cdpd_scratch_reg_t;

#define CDPD_SCRATCH_DEFAULT (0x00000000U)
#define CDPD_SCRATCH_RD_MASK (0xffffffffU)
#define CDPD_SCRATCH_WR_MASK (0xffffffffU)


///< Do anything with this field.
#define CDPD_SCRATCH_SCRATCHPAD_BF_OFF ( 0)
#define CDPD_SCRATCH_SCRATCHPAD_BF_WID (32)
#define CDPD_SCRATCH_SCRATCHPAD_BF_MSK (0xFFFFFFFF)
#define CDPD_SCRATCH_SCRATCHPAD_BF_DEF (0x00000000)


/** @brief CDPD_MAP_REG_CONFIG register description at address offset 0x1c04
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/CONFIG
  * CDPD Configuration Register
  */

typedef union {
  struct {
    uint32_t MODE : 2;
    ///< Datapath ganging mode.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t EXT_CTRL_UPDATE : 1;
    ///< 0: Live coefficient update is controlled by the CONTROL register
    ///< 1: Live coefficient update is controlled externally, e.g. via BFN
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t  : 29;
    ///< Reserved
    ///< AccessType="RO" BitOffset="3" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_cfg_reg_t;

#define CDPD_CFG_DEFAULT (0x00000000U)
#define CDPD_CFG_RD_MASK (0x00000007U)
#define CDPD_CFG_WR_MASK (0x00000007U)


///< Datapath ganging mode.
#define CDPD_CFG_MODE_BF_OFF ( 0)
#define CDPD_CFG_MODE_BF_WID ( 2)
#define CDPD_CFG_MODE_BF_MSK (0x00000003)
#define CDPD_CFG_MODE_BF_DEF (0x00000000)

///< 0: Live coefficient update is controlled by the CONTROL register
///< 1: Live coefficient update is controlled externally, e.g. via BFN
#define CDPD_CFG_EXT_CTRL_UPDATE_BF_OFF ( 2)
#define CDPD_CFG_EXT_CTRL_UPDATE_BF_WID ( 1)
#define CDPD_CFG_EXT_CTRL_UPDATE_BF_MSK (0x00000004)
#define CDPD_CFG_EXT_CTRL_UPDATE_BF_DEF (0x00000000)


/** @brief CDPD_MAP_REG_CONTROL register description at address offset 0x1c08
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/CONTROL
  * CDPD Control Register
  */

typedef union {
  struct {
    uint32_t UPDATE : 1;
    ///< Writing a 1 to this bit causes causes all of the shadow coefficient
    ///< registers to be copied to their live counterparts. This bit is self-clearing.
    ///< AccessType="RW/AC" BitOffset="0" ResetValue="0x0"
    uint32_t  : 31;
    ///< Reserved
    ///< AccessType="RO" BitOffset="1" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_ctrl_reg_t;

#define CDPD_CTRL_DEFAULT (0x00000000U)
#define CDPD_CTRL_RD_MASK (0x00000001U)
#define CDPD_CTRL_WR_MASK (0x00000001U)


///< Writing a 1 to this bit causes causes all of the shadow coefficient
///< registers to be copied to their live counterparts. This bit is self-clearing.
#define CDPD_CTRL_UPDATE_BF_OFF ( 0)
#define CDPD_CTRL_UPDATE_BF_WID ( 1)
#define CDPD_CTRL_UPDATE_BF_MSK (0x00000001)
#define CDPD_CTRL_UPDATE_BF_DEF (0x00000000)


/** @brief CDPD_MAP_REG_TMR_CONFIG register description at address offset 0x1c0c
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/TMR_CONFIG
  * CDPD Triple Module Redundancy Configuration Register
  */

typedef union {
  struct {
    uint32_t TEST_CTRL : 2;
    ///< TMR Test Control:                                               0:
    ///< write all 3 copies (default behavior)
    ///< 1: write copy 1 only
    ///< 2: write copy 2 only
    ///< 3: write copy 3 only
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 30;
    ///< Reserved
    ///< AccessType="RO" BitOffset="2" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_tmr_cfg_reg_t;

#define CDPD_TMR_CFG_DEFAULT (0x00000000U)
#define CDPD_TMR_CFG_RD_MASK (0x00000003U)
#define CDPD_TMR_CFG_WR_MASK (0x00000003U)


///< TMR Test Control:                                               0:
///< write all 3 copies (default behavior)
///< 1: write copy 1 only
///< 2: write copy 2 only
///< 3: write copy 3 only
#define CDPD_TMR_CFG_TEST_CTRL_BF_OFF ( 0)
#define CDPD_TMR_CFG_TEST_CTRL_BF_WID ( 2)
#define CDPD_TMR_CFG_TEST_CTRL_BF_MSK (0x00000003)
#define CDPD_TMR_CFG_TEST_CTRL_BF_DEF (0x00000000)


/** @brief CDPD_MAP_REG_TMR_ERROR register description at address offset 0x1c10
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/TMR_ERROR
  * CDPD Triple Module Redundancy Error Register
  */

typedef union {
  struct {
    uint32_t D00_SHDW : 1;
    ///< D00 Coeff, shadow bank.
    ///< AccessType="RW/1C/V" BitOffset="0" ResetValue="0x0"
    uint32_t D00_LIVE : 1;
    ///< D00 Coeff, live bank.
    ///< AccessType="RW/1C/V" BitOffset="1" ResetValue="0x0"
    uint32_t D01_SHDW : 1;
    ///< D01 Coeff, shadow bank.
    ///< AccessType="RW/1C/V" BitOffset="2" ResetValue="0x0"
    uint32_t D01_LIVE : 1;
    ///< D01 Coeff, live bank.
    ///< AccessType="RW/1C/V" BitOffset="3" ResetValue="0x0"
    uint32_t D10_SHDW : 1;
    ///< D10 Coeff, shadow bank.
    ///< AccessType="RW/1C/V" BitOffset="4" ResetValue="0x0"
    uint32_t D10_LIVE : 1;
    ///< D10 Coeff, live bank.
    ///< AccessType="RW/1C/V" BitOffset="5" ResetValue="0x0"
    uint32_t D11_SHDW : 1;
    ///< D11 Coeff, shadow bank.
    ///< AccessType="RW/1C/V" BitOffset="6" ResetValue="0x0"
    uint32_t D11_LIVE : 1;
    ///< D11 Coeff, live bank.
    ///< AccessType="RW/1C/V" BitOffset="7" ResetValue="0x0"
    uint32_t D20_SHDW : 1;
    ///< D20 Coeff, shadow bank.
    ///< AccessType="RW/1C/V" BitOffset="8" ResetValue="0x0"
    uint32_t D20_LIVE : 1;
    ///< D20 Coeff, live bank.
    ///< AccessType="RW/1C/V" BitOffset="9" ResetValue="0x0"
    uint32_t D21_SHDW : 1;
    ///< D21 Coeff, shadow bank.
    ///< AccessType="RW/1C/V" BitOffset="10" ResetValue="0x0"
    uint32_t D21_LIVE : 1;
    ///< D21 Coeff, live bank.
    ///< AccessType="RW/1C/V" BitOffset="11" ResetValue="0x0"
    uint32_t D30_SHDW : 1;
    ///< D30 Coeff, shadow bank.
    ///< AccessType="RW/1C/V" BitOffset="12" ResetValue="0x0"
    uint32_t D30_LIVE : 1;
    ///< D30 Coeff, live bank.
    ///< AccessType="RW/1C/V" BitOffset="13" ResetValue="0x0"
    uint32_t D31_SHDW : 1;
    ///< D31 Coeff, shadow bank.
    ///< AccessType="RW/1C/V" BitOffset="14" ResetValue="0x0"
    uint32_t D31_LIVE : 1;
    ///< D31 Coeff, live bank.
    ///< AccessType="RW/1C/V" BitOffset="15" ResetValue="0x0"
    uint32_t D40_SHDW : 1;
    ///< D40 Coeff, shadow bank.
    ///< AccessType="RW/1C/V" BitOffset="16" ResetValue="0x0"
    uint32_t D40_LIVE : 1;
    ///< D40 Coeff, live bank.
    ///< AccessType="RW/1C/V" BitOffset="17" ResetValue="0x0"
    uint32_t D41_SHDW : 1;
    ///< D41 Coeff, shadow bank.
    ///< AccessType="RW/1C/V" BitOffset="18" ResetValue="0x0"
    uint32_t D41_LIVE : 1;
    ///< D41 Coeff, live bank.
    ///< AccessType="RW/1C/V" BitOffset="19" ResetValue="0x0"
    uint32_t F_SHDW : 1;
    ///< F Coeff, shadow bank.
    ///< AccessType="RW/1C/V" BitOffset="20" ResetValue="0x0"
    uint32_t F_LIVE : 1;
    ///< F Coeff, live bank.
    ///< AccessType="RW/1C/V" BitOffset="21" ResetValue="0x0"
    uint32_t LUT_GAIN_SHDW : 1;
    ///< LUT_GAIN Coeff, shadow bank.
    ///< AccessType="RW/1C/V" BitOffset="22" ResetValue="0x0"
    uint32_t LUT_GAIN_LIVE : 1;
    ///< LUT_GAIN Coeff, live bank.
    ///< AccessType="RW/1C/V" BitOffset="23" ResetValue="0x0"
    uint32_t CDPD_CONFIG : 1;
    ///< CDPD Configuration.
    ///< AccessType="RW/1C/V" BitOffset="24" ResetValue="0x0"
    uint32_t CONTROL : 1;
    ///< CDPD Control.
    ///< AccessType="RW/1C/V" BitOffset="25" ResetValue="0x0"
    uint32_t TMR_CONFIG : 1;
    ///< TMR Configuration.
    ///< AccessType="RW/1C/V" BitOffset="26" ResetValue="0x0"
    uint32_t  : 5;
    ///< Reserved
    ///< AccessType="RO" BitOffset="27" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_tmr_err_reg_t;

#define CDPD_TMR_ERR_DEFAULT (0x00000000U)
#define CDPD_TMR_ERR_RD_MASK (0x07ffffffU)
#define CDPD_TMR_ERR_WR_MASK (0x07ffffffU)


///< D00 Coeff, shadow bank.
#define CDPD_TMR_ERR_D00_SHDW_BF_OFF ( 0)
#define CDPD_TMR_ERR_D00_SHDW_BF_WID ( 1)
#define CDPD_TMR_ERR_D00_SHDW_BF_MSK (0x00000001)
#define CDPD_TMR_ERR_D00_SHDW_BF_DEF (0x00000000)

///< D00 Coeff, live bank.
#define CDPD_TMR_ERR_D00_LIVE_BF_OFF ( 1)
#define CDPD_TMR_ERR_D00_LIVE_BF_WID ( 1)
#define CDPD_TMR_ERR_D00_LIVE_BF_MSK (0x00000002)
#define CDPD_TMR_ERR_D00_LIVE_BF_DEF (0x00000000)

///< D01 Coeff, shadow bank.
#define CDPD_TMR_ERR_D01_SHDW_BF_OFF ( 2)
#define CDPD_TMR_ERR_D01_SHDW_BF_WID ( 1)
#define CDPD_TMR_ERR_D01_SHDW_BF_MSK (0x00000004)
#define CDPD_TMR_ERR_D01_SHDW_BF_DEF (0x00000000)

///< D01 Coeff, live bank.
#define CDPD_TMR_ERR_D01_LIVE_BF_OFF ( 3)
#define CDPD_TMR_ERR_D01_LIVE_BF_WID ( 1)
#define CDPD_TMR_ERR_D01_LIVE_BF_MSK (0x00000008)
#define CDPD_TMR_ERR_D01_LIVE_BF_DEF (0x00000000)

///< D10 Coeff, shadow bank.
#define CDPD_TMR_ERR_D10_SHDW_BF_OFF ( 4)
#define CDPD_TMR_ERR_D10_SHDW_BF_WID ( 1)
#define CDPD_TMR_ERR_D10_SHDW_BF_MSK (0x00000010)
#define CDPD_TMR_ERR_D10_SHDW_BF_DEF (0x00000000)

///< D10 Coeff, live bank.
#define CDPD_TMR_ERR_D10_LIVE_BF_OFF ( 5)
#define CDPD_TMR_ERR_D10_LIVE_BF_WID ( 1)
#define CDPD_TMR_ERR_D10_LIVE_BF_MSK (0x00000020)
#define CDPD_TMR_ERR_D10_LIVE_BF_DEF (0x00000000)

///< D11 Coeff, shadow bank.
#define CDPD_TMR_ERR_D11_SHDW_BF_OFF ( 6)
#define CDPD_TMR_ERR_D11_SHDW_BF_WID ( 1)
#define CDPD_TMR_ERR_D11_SHDW_BF_MSK (0x00000040)
#define CDPD_TMR_ERR_D11_SHDW_BF_DEF (0x00000000)

///< D11 Coeff, live bank.
#define CDPD_TMR_ERR_D11_LIVE_BF_OFF ( 7)
#define CDPD_TMR_ERR_D11_LIVE_BF_WID ( 1)
#define CDPD_TMR_ERR_D11_LIVE_BF_MSK (0x00000080)
#define CDPD_TMR_ERR_D11_LIVE_BF_DEF (0x00000000)

///< D20 Coeff, shadow bank.
#define CDPD_TMR_ERR_D20_SHDW_BF_OFF ( 8)
#define CDPD_TMR_ERR_D20_SHDW_BF_WID ( 1)
#define CDPD_TMR_ERR_D20_SHDW_BF_MSK (0x00000100)
#define CDPD_TMR_ERR_D20_SHDW_BF_DEF (0x00000000)

///< D20 Coeff, live bank.
#define CDPD_TMR_ERR_D20_LIVE_BF_OFF ( 9)
#define CDPD_TMR_ERR_D20_LIVE_BF_WID ( 1)
#define CDPD_TMR_ERR_D20_LIVE_BF_MSK (0x00000200)
#define CDPD_TMR_ERR_D20_LIVE_BF_DEF (0x00000000)

///< D21 Coeff, shadow bank.
#define CDPD_TMR_ERR_D21_SHDW_BF_OFF (10)
#define CDPD_TMR_ERR_D21_SHDW_BF_WID ( 1)
#define CDPD_TMR_ERR_D21_SHDW_BF_MSK (0x00000400)
#define CDPD_TMR_ERR_D21_SHDW_BF_DEF (0x00000000)

///< D21 Coeff, live bank.
#define CDPD_TMR_ERR_D21_LIVE_BF_OFF (11)
#define CDPD_TMR_ERR_D21_LIVE_BF_WID ( 1)
#define CDPD_TMR_ERR_D21_LIVE_BF_MSK (0x00000800)
#define CDPD_TMR_ERR_D21_LIVE_BF_DEF (0x00000000)

///< D30 Coeff, shadow bank.
#define CDPD_TMR_ERR_D30_SHDW_BF_OFF (12)
#define CDPD_TMR_ERR_D30_SHDW_BF_WID ( 1)
#define CDPD_TMR_ERR_D30_SHDW_BF_MSK (0x00001000)
#define CDPD_TMR_ERR_D30_SHDW_BF_DEF (0x00000000)

///< D30 Coeff, live bank.
#define CDPD_TMR_ERR_D30_LIVE_BF_OFF (13)
#define CDPD_TMR_ERR_D30_LIVE_BF_WID ( 1)
#define CDPD_TMR_ERR_D30_LIVE_BF_MSK (0x00002000)
#define CDPD_TMR_ERR_D30_LIVE_BF_DEF (0x00000000)

///< D31 Coeff, shadow bank.
#define CDPD_TMR_ERR_D31_SHDW_BF_OFF (14)
#define CDPD_TMR_ERR_D31_SHDW_BF_WID ( 1)
#define CDPD_TMR_ERR_D31_SHDW_BF_MSK (0x00004000)
#define CDPD_TMR_ERR_D31_SHDW_BF_DEF (0x00000000)

///< D31 Coeff, live bank.
#define CDPD_TMR_ERR_D31_LIVE_BF_OFF (15)
#define CDPD_TMR_ERR_D31_LIVE_BF_WID ( 1)
#define CDPD_TMR_ERR_D31_LIVE_BF_MSK (0x00008000)
#define CDPD_TMR_ERR_D31_LIVE_BF_DEF (0x00000000)

///< D40 Coeff, shadow bank.
#define CDPD_TMR_ERR_D40_SHDW_BF_OFF (16)
#define CDPD_TMR_ERR_D40_SHDW_BF_WID ( 1)
#define CDPD_TMR_ERR_D40_SHDW_BF_MSK (0x00010000)
#define CDPD_TMR_ERR_D40_SHDW_BF_DEF (0x00000000)

///< D40 Coeff, live bank.
#define CDPD_TMR_ERR_D40_LIVE_BF_OFF (17)
#define CDPD_TMR_ERR_D40_LIVE_BF_WID ( 1)
#define CDPD_TMR_ERR_D40_LIVE_BF_MSK (0x00020000)
#define CDPD_TMR_ERR_D40_LIVE_BF_DEF (0x00000000)

///< D41 Coeff, shadow bank.
#define CDPD_TMR_ERR_D41_SHDW_BF_OFF (18)
#define CDPD_TMR_ERR_D41_SHDW_BF_WID ( 1)
#define CDPD_TMR_ERR_D41_SHDW_BF_MSK (0x00040000)
#define CDPD_TMR_ERR_D41_SHDW_BF_DEF (0x00000000)

///< D41 Coeff, live bank.
#define CDPD_TMR_ERR_D41_LIVE_BF_OFF (19)
#define CDPD_TMR_ERR_D41_LIVE_BF_WID ( 1)
#define CDPD_TMR_ERR_D41_LIVE_BF_MSK (0x00080000)
#define CDPD_TMR_ERR_D41_LIVE_BF_DEF (0x00000000)

///< F Coeff, shadow bank.
#define CDPD_TMR_ERR_F_SHDW_BF_OFF (20)
#define CDPD_TMR_ERR_F_SHDW_BF_WID ( 1)
#define CDPD_TMR_ERR_F_SHDW_BF_MSK (0x00100000)
#define CDPD_TMR_ERR_F_SHDW_BF_DEF (0x00000000)

///< F Coeff, live bank.
#define CDPD_TMR_ERR_F_LIVE_BF_OFF (21)
#define CDPD_TMR_ERR_F_LIVE_BF_WID ( 1)
#define CDPD_TMR_ERR_F_LIVE_BF_MSK (0x00200000)
#define CDPD_TMR_ERR_F_LIVE_BF_DEF (0x00000000)

///< LUT_GAIN Coeff, shadow bank.
#define CDPD_TMR_ERR_LUT_GAIN_SHDW_BF_OFF (22)
#define CDPD_TMR_ERR_LUT_GAIN_SHDW_BF_WID ( 1)
#define CDPD_TMR_ERR_LUT_GAIN_SHDW_BF_MSK (0x00400000)
#define CDPD_TMR_ERR_LUT_GAIN_SHDW_BF_DEF (0x00000000)

///< LUT_GAIN Coeff, live bank.
#define CDPD_TMR_ERR_LUT_GAIN_LIVE_BF_OFF (23)
#define CDPD_TMR_ERR_LUT_GAIN_LIVE_BF_WID ( 1)
#define CDPD_TMR_ERR_LUT_GAIN_LIVE_BF_MSK (0x00800000)
#define CDPD_TMR_ERR_LUT_GAIN_LIVE_BF_DEF (0x00000000)

///< CDPD Configuration.
#define CDPD_TMR_ERR_CDPD_CFG_BF_OFF (24)
#define CDPD_TMR_ERR_CDPD_CFG_BF_WID ( 1)
#define CDPD_TMR_ERR_CDPD_CFG_BF_MSK (0x01000000)
#define CDPD_TMR_ERR_CDPD_CFG_BF_DEF (0x00000000)

///< CDPD Control.
#define CDPD_TMR_ERR_CTRL_BF_OFF (25)
#define CDPD_TMR_ERR_CTRL_BF_WID ( 1)
#define CDPD_TMR_ERR_CTRL_BF_MSK (0x02000000)
#define CDPD_TMR_ERR_CTRL_BF_DEF (0x00000000)

///< TMR Configuration.
#define CDPD_TMR_ERR_TMR_CFG_BF_OFF (26)
#define CDPD_TMR_ERR_TMR_CFG_BF_WID ( 1)
#define CDPD_TMR_ERR_TMR_CFG_BF_MSK (0x04000000)
#define CDPD_TMR_ERR_TMR_CFG_BF_DEF (0x00000000)


/** @brief CDPD_MAP_REG_APB_BRIDGE_STATUS register description at address offset 0x1c14
  *
  * Register default value:        0x00010000
  * Register full path in IP: cdpd_map/reg/APB_BRIDGE_STATUS
  * APB Bridge Status Register
  */

typedef union {
  struct {
    uint32_t TIMEOUT_VALUE : 20;
    ///< Number of core clocks to wait before timing out an APB request
    ///< AccessType="RW/L" BitOffset="0" ResetValue="0x10000"
    uint32_t REVISION : 8;
    ///< Module Revision Number
    ///< AccessType="RO" BitOffset="20" ResetValue="0x0"
    uint32_t SW_LOCK_CTRL : 1;
    ///< Block software writes to timeout_value if set
    ///< AccessType="RW/1S/V/L" BitOffset="28" ResetValue="0x0"
    uint32_t UNSOL_ACK : 1;
    ///< An unsolicited acknowledge was received
    ///< AccessType="RW/1C/V" BitOffset="29" ResetValue="0x0"
    uint32_t ACK_ERROR : 1;
    ///< Acknowledgement had error bit set
    ///< AccessType="RW/1C/V" BitOffset="30" ResetValue="0x0"
    uint32_t TIMEOUT : 1;
    ///< An APB request has timed out
    ///< AccessType="RW/1C/V" BitOffset="31" ResetValue="0x0"
  } ;
  uint32_t value;
} cdpd_apb_brdg_stat_reg_t;

#define CDPD_APB_BRDG_STAT_DEFAULT (0x00010000U)
#define CDPD_APB_BRDG_STAT_RD_MASK (0xffffffffU)
#define CDPD_APB_BRDG_STAT_WR_MASK (0xf00fffffU)


///< Number of core clocks to wait before timing out an APB request
#define CDPD_APB_BRDG_STAT_TIMEOUT_VAL_BF_OFF ( 0)
#define CDPD_APB_BRDG_STAT_TIMEOUT_VAL_BF_WID (20)
#define CDPD_APB_BRDG_STAT_TIMEOUT_VAL_BF_MSK (0x000FFFFF)
#define CDPD_APB_BRDG_STAT_TIMEOUT_VAL_BF_DEF (0x00010000)

///< Module Revision Number
#define CDPD_APB_BRDG_STAT_REVISION_BF_OFF (20)
#define CDPD_APB_BRDG_STAT_REVISION_BF_WID ( 8)
#define CDPD_APB_BRDG_STAT_REVISION_BF_MSK (0x0FF00000)
#define CDPD_APB_BRDG_STAT_REVISION_BF_DEF (0x00000000)

///< Block software writes to timeout_value if set
#define CDPD_APB_BRDG_STAT_SW_LOCK_CTRL_BF_OFF (28)
#define CDPD_APB_BRDG_STAT_SW_LOCK_CTRL_BF_WID ( 1)
#define CDPD_APB_BRDG_STAT_SW_LOCK_CTRL_BF_MSK (0x10000000)
#define CDPD_APB_BRDG_STAT_SW_LOCK_CTRL_BF_DEF (0x00000000)

///< An unsolicited acknowledge was received
#define CDPD_APB_BRDG_STAT_UNSOL_ACK_BF_OFF (29)
#define CDPD_APB_BRDG_STAT_UNSOL_ACK_BF_WID ( 1)
#define CDPD_APB_BRDG_STAT_UNSOL_ACK_BF_MSK (0x20000000)
#define CDPD_APB_BRDG_STAT_UNSOL_ACK_BF_DEF (0x00000000)

///< Acknowledgement had error bit set
#define CDPD_APB_BRDG_STAT_ACK_ERR_BF_OFF (30)
#define CDPD_APB_BRDG_STAT_ACK_ERR_BF_WID ( 1)
#define CDPD_APB_BRDG_STAT_ACK_ERR_BF_MSK (0x40000000)
#define CDPD_APB_BRDG_STAT_ACK_ERR_BF_DEF (0x00000000)

///< An APB request has timed out
#define CDPD_APB_BRDG_STAT_TIMEOUT_BF_OFF (31)
#define CDPD_APB_BRDG_STAT_TIMEOUT_BF_WID ( 1)
#define CDPD_APB_BRDG_STAT_TIMEOUT_BF_MSK (0x80000000)
#define CDPD_APB_BRDG_STAT_TIMEOUT_BF_DEF (0x00000000)


/** @brief CDPD_MAP_REG_INT_STATUS register description at address offset 0x1c40
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/INT_STATUS
  * CDPD Interrupt Status Register
  */

typedef union {
  struct {
    uint32_t REG_ERROR : 1;
    ///< Indicates register error interrupt status
    ///< AccessType="RO/V" BitOffset="0" ResetValue="0x0"
    uint32_t  : 31;
    ///< Reserved
    ///< AccessType="RO" BitOffset="1" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_int_stat_reg_t;

#define CDPD_INT_STAT_DEFAULT (0x00000000U)
#define CDPD_INT_STAT_RD_MASK (0x00000001U)
#define CDPD_INT_STAT_WR_MASK (0x00000000U)


///< Indicates register error interrupt status
#define CDPD_INT_STAT_ERR_BF_OFF ( 0)
#define CDPD_INT_STAT_ERR_BF_WID ( 1)
#define CDPD_INT_STAT_ERR_BF_MSK (0x00000001)
#define CDPD_INT_STAT_ERR_BF_DEF (0x00000000)


/** @brief CDPD_MAP_REG_INT_HIGH_EN register description at address offset 0x1c44
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/INT_HIGH_EN
  * CDPD Interrupt High Enable Register
  */

typedef union {
  struct {
    uint32_t REG_ERROR : 1;
    ///< Register error interrupt high enable
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 31;
    ///< Reserved
    ///< AccessType="RO" BitOffset="1" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_int_high_en_reg_t;

#define CDPD_INT_HIGH_EN_DEFAULT (0x00000000U)
#define CDPD_INT_HIGH_EN_RD_MASK (0x00000001U)
#define CDPD_INT_HIGH_EN_WR_MASK (0x00000001U)


///< Register error interrupt high enable
#define CDPD_INT_HIGH_EN_ERR_BF_OFF ( 0)
#define CDPD_INT_HIGH_EN_ERR_BF_WID ( 1)
#define CDPD_INT_HIGH_EN_ERR_BF_MSK (0x00000001)
#define CDPD_INT_HIGH_EN_ERR_BF_DEF (0x00000000)


/** @brief CDPD_MAP_REG_INT_LOW_EN register description at address offset 0x1c48
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/INT_LOW_EN
  * CDPD Interrupt Low Enable Register
  */

typedef union {
  struct {
    uint32_t REG_ERROR : 1;
    ///< Register error interrupt low enable
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 31;
    ///< Reserved
    ///< AccessType="RO" BitOffset="1" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_int_low_en_reg_t;

#define CDPD_INT_LOW_EN_DEFAULT (0x00000000U)
#define CDPD_INT_LOW_EN_RD_MASK (0x00000001U)
#define CDPD_INT_LOW_EN_WR_MASK (0x00000001U)


///< Register error interrupt low enable
#define CDPD_INT_LOW_EN_ERR_BF_OFF ( 0)
#define CDPD_INT_LOW_EN_ERR_BF_WID ( 1)
#define CDPD_INT_LOW_EN_ERR_BF_MSK (0x00000001)
#define CDPD_INT_LOW_EN_ERR_BF_DEF (0x00000000)


/** @brief CDPD_MAP_REG_INT_CLEAR register description at address offset 0x1c4c
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/INT_CLEAR
  * CDPD Interrupt Clear Register
  */

typedef union {
  struct {
    uint32_t REG_ERROR : 1;
    ///< Register error interrupt clear
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 31;
    ///< Reserved
    ///< AccessType="RO" BitOffset="1" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_int_clr_reg_t;

#define CDPD_INT_CLR_DEFAULT (0x00000000U)
#define CDPD_INT_CLR_RD_MASK (0x00000001U)
#define CDPD_INT_CLR_WR_MASK (0x00000001U)


///< Register error interrupt clear
#define CDPD_INT_CLR_ERR_BF_OFF ( 0)
#define CDPD_INT_CLR_ERR_BF_WID ( 1)
#define CDPD_INT_CLR_ERR_BF_MSK (0x00000001)
#define CDPD_INT_CLR_ERR_BF_DEF (0x00000000)


/** @brief CDPD_MAP_REG_INT_FORCE register description at address offset 0x1c50
  *
  * Register default value:        0x00000000
  * Register full path in IP: cdpd_map/reg/INT_FORCE
  * CDPD Interrupt Force Register
  */

typedef union {
  struct {
    uint32_t REG_ERROR : 1;
    ///< Register error interrupt force
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 31;
    ///< Reserved
    ///< AccessType="RO" BitOffset="1" ResetValue="None"
  } ;
  uint32_t value;
} cdpd_int_force_reg_t;

#define CDPD_INT_FORCE_DEFAULT (0x00000000U)
#define CDPD_INT_FORCE_RD_MASK (0x00000001U)
#define CDPD_INT_FORCE_WR_MASK (0x00000001U)


///< Register error interrupt force
#define CDPD_INT_FORCE_ERR_BF_OFF ( 0)
#define CDPD_INT_FORCE_ERR_BF_WID ( 1)
#define CDPD_INT_FORCE_ERR_BF_MSK (0x00000001)
#define CDPD_INT_FORCE_ERR_BF_DEF (0x00000000)

//************************************************ /RegisterStructs


// ******************************************* Register pointer macros

#define CDPD_D00_SHDW0_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW0_ADR(_BASE))
#define CDPD_D00_SHDW1_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW1_ADR(_BASE))
#define CDPD_D00_SHDW2_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW2_ADR(_BASE))
#define CDPD_D00_SHDW3_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW3_ADR(_BASE))
#define CDPD_D00_SHDW4_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW4_ADR(_BASE))
#define CDPD_D00_SHDW5_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW5_ADR(_BASE))
#define CDPD_D00_SHDW6_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW6_ADR(_BASE))
#define CDPD_D00_SHDW7_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW7_ADR(_BASE))
#define CDPD_D00_SHDW8_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW8_ADR(_BASE))
#define CDPD_D00_SHDW9_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW9_ADR(_BASE))
#define CDPD_D00_SHDW10_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW10_ADR(_BASE))
#define CDPD_D00_SHDW11_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW11_ADR(_BASE))
#define CDPD_D00_SHDW12_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW12_ADR(_BASE))
#define CDPD_D00_SHDW13_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW13_ADR(_BASE))
#define CDPD_D00_SHDW14_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW14_ADR(_BASE))
#define CDPD_D00_SHDW15_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW15_ADR(_BASE))
#define CDPD_D00_SHDW16_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW16_ADR(_BASE))
#define CDPD_D00_SHDW17_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW17_ADR(_BASE))
#define CDPD_D00_SHDW18_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW18_ADR(_BASE))
#define CDPD_D00_SHDW19_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW19_ADR(_BASE))
#define CDPD_D00_SHDW20_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW20_ADR(_BASE))
#define CDPD_D00_SHDW21_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW21_ADR(_BASE))
#define CDPD_D00_SHDW22_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW22_ADR(_BASE))
#define CDPD_D00_SHDW23_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW23_ADR(_BASE))
#define CDPD_D00_SHDW24_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW24_ADR(_BASE))
#define CDPD_D00_SHDW25_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW25_ADR(_BASE))
#define CDPD_D00_SHDW26_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW26_ADR(_BASE))
#define CDPD_D00_SHDW27_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW27_ADR(_BASE))
#define CDPD_D00_SHDW28_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW28_ADR(_BASE))
#define CDPD_D00_SHDW29_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW29_ADR(_BASE))
#define CDPD_D00_SHDW30_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW30_ADR(_BASE))
#define CDPD_D00_SHDW31_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW31_ADR(_BASE))
#define CDPD_D00_SHDW32_REG(_BASE) ((cdpd_d00_shdw_reg_t*) CDPD_D00_SHDW32_ADR(_BASE))
#define CDPD_D01_SHDW0_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW0_ADR(_BASE))
#define CDPD_D01_SHDW1_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW1_ADR(_BASE))
#define CDPD_D01_SHDW2_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW2_ADR(_BASE))
#define CDPD_D01_SHDW3_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW3_ADR(_BASE))
#define CDPD_D01_SHDW4_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW4_ADR(_BASE))
#define CDPD_D01_SHDW5_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW5_ADR(_BASE))
#define CDPD_D01_SHDW6_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW6_ADR(_BASE))
#define CDPD_D01_SHDW7_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW7_ADR(_BASE))
#define CDPD_D01_SHDW8_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW8_ADR(_BASE))
#define CDPD_D01_SHDW9_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW9_ADR(_BASE))
#define CDPD_D01_SHDW10_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW10_ADR(_BASE))
#define CDPD_D01_SHDW11_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW11_ADR(_BASE))
#define CDPD_D01_SHDW12_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW12_ADR(_BASE))
#define CDPD_D01_SHDW13_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW13_ADR(_BASE))
#define CDPD_D01_SHDW14_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW14_ADR(_BASE))
#define CDPD_D01_SHDW15_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW15_ADR(_BASE))
#define CDPD_D01_SHDW16_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW16_ADR(_BASE))
#define CDPD_D01_SHDW17_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW17_ADR(_BASE))
#define CDPD_D01_SHDW18_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW18_ADR(_BASE))
#define CDPD_D01_SHDW19_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW19_ADR(_BASE))
#define CDPD_D01_SHDW20_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW20_ADR(_BASE))
#define CDPD_D01_SHDW21_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW21_ADR(_BASE))
#define CDPD_D01_SHDW22_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW22_ADR(_BASE))
#define CDPD_D01_SHDW23_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW23_ADR(_BASE))
#define CDPD_D01_SHDW24_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW24_ADR(_BASE))
#define CDPD_D01_SHDW25_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW25_ADR(_BASE))
#define CDPD_D01_SHDW26_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW26_ADR(_BASE))
#define CDPD_D01_SHDW27_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW27_ADR(_BASE))
#define CDPD_D01_SHDW28_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW28_ADR(_BASE))
#define CDPD_D01_SHDW29_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW29_ADR(_BASE))
#define CDPD_D01_SHDW30_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW30_ADR(_BASE))
#define CDPD_D01_SHDW31_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW31_ADR(_BASE))
#define CDPD_D01_SHDW32_REG(_BASE) ((cdpd_d01_shdw_reg_t*) CDPD_D01_SHDW32_ADR(_BASE))
#define CDPD_D10_SHDW0_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW0_ADR(_BASE))
#define CDPD_D10_SHDW1_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW1_ADR(_BASE))
#define CDPD_D10_SHDW2_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW2_ADR(_BASE))
#define CDPD_D10_SHDW3_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW3_ADR(_BASE))
#define CDPD_D10_SHDW4_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW4_ADR(_BASE))
#define CDPD_D10_SHDW5_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW5_ADR(_BASE))
#define CDPD_D10_SHDW6_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW6_ADR(_BASE))
#define CDPD_D10_SHDW7_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW7_ADR(_BASE))
#define CDPD_D10_SHDW8_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW8_ADR(_BASE))
#define CDPD_D10_SHDW9_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW9_ADR(_BASE))
#define CDPD_D10_SHDW10_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW10_ADR(_BASE))
#define CDPD_D10_SHDW11_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW11_ADR(_BASE))
#define CDPD_D10_SHDW12_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW12_ADR(_BASE))
#define CDPD_D10_SHDW13_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW13_ADR(_BASE))
#define CDPD_D10_SHDW14_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW14_ADR(_BASE))
#define CDPD_D10_SHDW15_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW15_ADR(_BASE))
#define CDPD_D10_SHDW16_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW16_ADR(_BASE))
#define CDPD_D10_SHDW17_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW17_ADR(_BASE))
#define CDPD_D10_SHDW18_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW18_ADR(_BASE))
#define CDPD_D10_SHDW19_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW19_ADR(_BASE))
#define CDPD_D10_SHDW20_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW20_ADR(_BASE))
#define CDPD_D10_SHDW21_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW21_ADR(_BASE))
#define CDPD_D10_SHDW22_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW22_ADR(_BASE))
#define CDPD_D10_SHDW23_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW23_ADR(_BASE))
#define CDPD_D10_SHDW24_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW24_ADR(_BASE))
#define CDPD_D10_SHDW25_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW25_ADR(_BASE))
#define CDPD_D10_SHDW26_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW26_ADR(_BASE))
#define CDPD_D10_SHDW27_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW27_ADR(_BASE))
#define CDPD_D10_SHDW28_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW28_ADR(_BASE))
#define CDPD_D10_SHDW29_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW29_ADR(_BASE))
#define CDPD_D10_SHDW30_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW30_ADR(_BASE))
#define CDPD_D10_SHDW31_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW31_ADR(_BASE))
#define CDPD_D10_SHDW32_REG(_BASE) ((cdpd_d10_shdw_reg_t*) CDPD_D10_SHDW32_ADR(_BASE))
#define CDPD_D11_SHDW0_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW0_ADR(_BASE))
#define CDPD_D11_SHDW1_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW1_ADR(_BASE))
#define CDPD_D11_SHDW2_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW2_ADR(_BASE))
#define CDPD_D11_SHDW3_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW3_ADR(_BASE))
#define CDPD_D11_SHDW4_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW4_ADR(_BASE))
#define CDPD_D11_SHDW5_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW5_ADR(_BASE))
#define CDPD_D11_SHDW6_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW6_ADR(_BASE))
#define CDPD_D11_SHDW7_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW7_ADR(_BASE))
#define CDPD_D11_SHDW8_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW8_ADR(_BASE))
#define CDPD_D11_SHDW9_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW9_ADR(_BASE))
#define CDPD_D11_SHDW10_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW10_ADR(_BASE))
#define CDPD_D11_SHDW11_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW11_ADR(_BASE))
#define CDPD_D11_SHDW12_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW12_ADR(_BASE))
#define CDPD_D11_SHDW13_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW13_ADR(_BASE))
#define CDPD_D11_SHDW14_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW14_ADR(_BASE))
#define CDPD_D11_SHDW15_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW15_ADR(_BASE))
#define CDPD_D11_SHDW16_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW16_ADR(_BASE))
#define CDPD_D11_SHDW17_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW17_ADR(_BASE))
#define CDPD_D11_SHDW18_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW18_ADR(_BASE))
#define CDPD_D11_SHDW19_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW19_ADR(_BASE))
#define CDPD_D11_SHDW20_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW20_ADR(_BASE))
#define CDPD_D11_SHDW21_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW21_ADR(_BASE))
#define CDPD_D11_SHDW22_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW22_ADR(_BASE))
#define CDPD_D11_SHDW23_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW23_ADR(_BASE))
#define CDPD_D11_SHDW24_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW24_ADR(_BASE))
#define CDPD_D11_SHDW25_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW25_ADR(_BASE))
#define CDPD_D11_SHDW26_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW26_ADR(_BASE))
#define CDPD_D11_SHDW27_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW27_ADR(_BASE))
#define CDPD_D11_SHDW28_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW28_ADR(_BASE))
#define CDPD_D11_SHDW29_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW29_ADR(_BASE))
#define CDPD_D11_SHDW30_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW30_ADR(_BASE))
#define CDPD_D11_SHDW31_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW31_ADR(_BASE))
#define CDPD_D11_SHDW32_REG(_BASE) ((cdpd_d11_shdw_reg_t*) CDPD_D11_SHDW32_ADR(_BASE))
#define CDPD_D20_SHDW0_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW0_ADR(_BASE))
#define CDPD_D20_SHDW1_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW1_ADR(_BASE))
#define CDPD_D20_SHDW2_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW2_ADR(_BASE))
#define CDPD_D20_SHDW3_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW3_ADR(_BASE))
#define CDPD_D20_SHDW4_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW4_ADR(_BASE))
#define CDPD_D20_SHDW5_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW5_ADR(_BASE))
#define CDPD_D20_SHDW6_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW6_ADR(_BASE))
#define CDPD_D20_SHDW7_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW7_ADR(_BASE))
#define CDPD_D20_SHDW8_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW8_ADR(_BASE))
#define CDPD_D20_SHDW9_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW9_ADR(_BASE))
#define CDPD_D20_SHDW10_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW10_ADR(_BASE))
#define CDPD_D20_SHDW11_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW11_ADR(_BASE))
#define CDPD_D20_SHDW12_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW12_ADR(_BASE))
#define CDPD_D20_SHDW13_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW13_ADR(_BASE))
#define CDPD_D20_SHDW14_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW14_ADR(_BASE))
#define CDPD_D20_SHDW15_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW15_ADR(_BASE))
#define CDPD_D20_SHDW16_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW16_ADR(_BASE))
#define CDPD_D20_SHDW17_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW17_ADR(_BASE))
#define CDPD_D20_SHDW18_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW18_ADR(_BASE))
#define CDPD_D20_SHDW19_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW19_ADR(_BASE))
#define CDPD_D20_SHDW20_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW20_ADR(_BASE))
#define CDPD_D20_SHDW21_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW21_ADR(_BASE))
#define CDPD_D20_SHDW22_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW22_ADR(_BASE))
#define CDPD_D20_SHDW23_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW23_ADR(_BASE))
#define CDPD_D20_SHDW24_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW24_ADR(_BASE))
#define CDPD_D20_SHDW25_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW25_ADR(_BASE))
#define CDPD_D20_SHDW26_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW26_ADR(_BASE))
#define CDPD_D20_SHDW27_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW27_ADR(_BASE))
#define CDPD_D20_SHDW28_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW28_ADR(_BASE))
#define CDPD_D20_SHDW29_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW29_ADR(_BASE))
#define CDPD_D20_SHDW30_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW30_ADR(_BASE))
#define CDPD_D20_SHDW31_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW31_ADR(_BASE))
#define CDPD_D20_SHDW32_REG(_BASE) ((cdpd_d20_shdw_reg_t*) CDPD_D20_SHDW32_ADR(_BASE))
#define CDPD_D21_SHDW0_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW0_ADR(_BASE))
#define CDPD_D21_SHDW1_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW1_ADR(_BASE))
#define CDPD_D21_SHDW2_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW2_ADR(_BASE))
#define CDPD_D21_SHDW3_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW3_ADR(_BASE))
#define CDPD_D21_SHDW4_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW4_ADR(_BASE))
#define CDPD_D21_SHDW5_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW5_ADR(_BASE))
#define CDPD_D21_SHDW6_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW6_ADR(_BASE))
#define CDPD_D21_SHDW7_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW7_ADR(_BASE))
#define CDPD_D21_SHDW8_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW8_ADR(_BASE))
#define CDPD_D21_SHDW9_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW9_ADR(_BASE))
#define CDPD_D21_SHDW10_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW10_ADR(_BASE))
#define CDPD_D21_SHDW11_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW11_ADR(_BASE))
#define CDPD_D21_SHDW12_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW12_ADR(_BASE))
#define CDPD_D21_SHDW13_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW13_ADR(_BASE))
#define CDPD_D21_SHDW14_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW14_ADR(_BASE))
#define CDPD_D21_SHDW15_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW15_ADR(_BASE))
#define CDPD_D21_SHDW16_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW16_ADR(_BASE))
#define CDPD_D21_SHDW17_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW17_ADR(_BASE))
#define CDPD_D21_SHDW18_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW18_ADR(_BASE))
#define CDPD_D21_SHDW19_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW19_ADR(_BASE))
#define CDPD_D21_SHDW20_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW20_ADR(_BASE))
#define CDPD_D21_SHDW21_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW21_ADR(_BASE))
#define CDPD_D21_SHDW22_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW22_ADR(_BASE))
#define CDPD_D21_SHDW23_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW23_ADR(_BASE))
#define CDPD_D21_SHDW24_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW24_ADR(_BASE))
#define CDPD_D21_SHDW25_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW25_ADR(_BASE))
#define CDPD_D21_SHDW26_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW26_ADR(_BASE))
#define CDPD_D21_SHDW27_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW27_ADR(_BASE))
#define CDPD_D21_SHDW28_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW28_ADR(_BASE))
#define CDPD_D21_SHDW29_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW29_ADR(_BASE))
#define CDPD_D21_SHDW30_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW30_ADR(_BASE))
#define CDPD_D21_SHDW31_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW31_ADR(_BASE))
#define CDPD_D21_SHDW32_REG(_BASE) ((cdpd_d21_shdw_reg_t*) CDPD_D21_SHDW32_ADR(_BASE))
#define CDPD_D30_SHDW0_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW0_ADR(_BASE))
#define CDPD_D30_SHDW1_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW1_ADR(_BASE))
#define CDPD_D30_SHDW2_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW2_ADR(_BASE))
#define CDPD_D30_SHDW3_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW3_ADR(_BASE))
#define CDPD_D30_SHDW4_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW4_ADR(_BASE))
#define CDPD_D30_SHDW5_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW5_ADR(_BASE))
#define CDPD_D30_SHDW6_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW6_ADR(_BASE))
#define CDPD_D30_SHDW7_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW7_ADR(_BASE))
#define CDPD_D30_SHDW8_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW8_ADR(_BASE))
#define CDPD_D30_SHDW9_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW9_ADR(_BASE))
#define CDPD_D30_SHDW10_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW10_ADR(_BASE))
#define CDPD_D30_SHDW11_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW11_ADR(_BASE))
#define CDPD_D30_SHDW12_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW12_ADR(_BASE))
#define CDPD_D30_SHDW13_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW13_ADR(_BASE))
#define CDPD_D30_SHDW14_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW14_ADR(_BASE))
#define CDPD_D30_SHDW15_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW15_ADR(_BASE))
#define CDPD_D30_SHDW16_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW16_ADR(_BASE))
#define CDPD_D30_SHDW17_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW17_ADR(_BASE))
#define CDPD_D30_SHDW18_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW18_ADR(_BASE))
#define CDPD_D30_SHDW19_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW19_ADR(_BASE))
#define CDPD_D30_SHDW20_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW20_ADR(_BASE))
#define CDPD_D30_SHDW21_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW21_ADR(_BASE))
#define CDPD_D30_SHDW22_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW22_ADR(_BASE))
#define CDPD_D30_SHDW23_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW23_ADR(_BASE))
#define CDPD_D30_SHDW24_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW24_ADR(_BASE))
#define CDPD_D30_SHDW25_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW25_ADR(_BASE))
#define CDPD_D30_SHDW26_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW26_ADR(_BASE))
#define CDPD_D30_SHDW27_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW27_ADR(_BASE))
#define CDPD_D30_SHDW28_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW28_ADR(_BASE))
#define CDPD_D30_SHDW29_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW29_ADR(_BASE))
#define CDPD_D30_SHDW30_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW30_ADR(_BASE))
#define CDPD_D30_SHDW31_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW31_ADR(_BASE))
#define CDPD_D30_SHDW32_REG(_BASE) ((cdpd_d30_shdw_reg_t*) CDPD_D30_SHDW32_ADR(_BASE))
#define CDPD_D31_SHDW0_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW0_ADR(_BASE))
#define CDPD_D31_SHDW1_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW1_ADR(_BASE))
#define CDPD_D31_SHDW2_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW2_ADR(_BASE))
#define CDPD_D31_SHDW3_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW3_ADR(_BASE))
#define CDPD_D31_SHDW4_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW4_ADR(_BASE))
#define CDPD_D31_SHDW5_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW5_ADR(_BASE))
#define CDPD_D31_SHDW6_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW6_ADR(_BASE))
#define CDPD_D31_SHDW7_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW7_ADR(_BASE))
#define CDPD_D31_SHDW8_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW8_ADR(_BASE))
#define CDPD_D31_SHDW9_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW9_ADR(_BASE))
#define CDPD_D31_SHDW10_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW10_ADR(_BASE))
#define CDPD_D31_SHDW11_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW11_ADR(_BASE))
#define CDPD_D31_SHDW12_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW12_ADR(_BASE))
#define CDPD_D31_SHDW13_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW13_ADR(_BASE))
#define CDPD_D31_SHDW14_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW14_ADR(_BASE))
#define CDPD_D31_SHDW15_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW15_ADR(_BASE))
#define CDPD_D31_SHDW16_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW16_ADR(_BASE))
#define CDPD_D31_SHDW17_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW17_ADR(_BASE))
#define CDPD_D31_SHDW18_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW18_ADR(_BASE))
#define CDPD_D31_SHDW19_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW19_ADR(_BASE))
#define CDPD_D31_SHDW20_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW20_ADR(_BASE))
#define CDPD_D31_SHDW21_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW21_ADR(_BASE))
#define CDPD_D31_SHDW22_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW22_ADR(_BASE))
#define CDPD_D31_SHDW23_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW23_ADR(_BASE))
#define CDPD_D31_SHDW24_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW24_ADR(_BASE))
#define CDPD_D31_SHDW25_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW25_ADR(_BASE))
#define CDPD_D31_SHDW26_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW26_ADR(_BASE))
#define CDPD_D31_SHDW27_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW27_ADR(_BASE))
#define CDPD_D31_SHDW28_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW28_ADR(_BASE))
#define CDPD_D31_SHDW29_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW29_ADR(_BASE))
#define CDPD_D31_SHDW30_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW30_ADR(_BASE))
#define CDPD_D31_SHDW31_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW31_ADR(_BASE))
#define CDPD_D31_SHDW32_REG(_BASE) ((cdpd_d31_shdw_reg_t*) CDPD_D31_SHDW32_ADR(_BASE))
#define CDPD_D40_SHDW0_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW0_ADR(_BASE))
#define CDPD_D40_SHDW1_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW1_ADR(_BASE))
#define CDPD_D40_SHDW2_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW2_ADR(_BASE))
#define CDPD_D40_SHDW3_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW3_ADR(_BASE))
#define CDPD_D40_SHDW4_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW4_ADR(_BASE))
#define CDPD_D40_SHDW5_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW5_ADR(_BASE))
#define CDPD_D40_SHDW6_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW6_ADR(_BASE))
#define CDPD_D40_SHDW7_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW7_ADR(_BASE))
#define CDPD_D40_SHDW8_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW8_ADR(_BASE))
#define CDPD_D40_SHDW9_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW9_ADR(_BASE))
#define CDPD_D40_SHDW10_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW10_ADR(_BASE))
#define CDPD_D40_SHDW11_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW11_ADR(_BASE))
#define CDPD_D40_SHDW12_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW12_ADR(_BASE))
#define CDPD_D40_SHDW13_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW13_ADR(_BASE))
#define CDPD_D40_SHDW14_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW14_ADR(_BASE))
#define CDPD_D40_SHDW15_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW15_ADR(_BASE))
#define CDPD_D40_SHDW16_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW16_ADR(_BASE))
#define CDPD_D40_SHDW17_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW17_ADR(_BASE))
#define CDPD_D40_SHDW18_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW18_ADR(_BASE))
#define CDPD_D40_SHDW19_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW19_ADR(_BASE))
#define CDPD_D40_SHDW20_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW20_ADR(_BASE))
#define CDPD_D40_SHDW21_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW21_ADR(_BASE))
#define CDPD_D40_SHDW22_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW22_ADR(_BASE))
#define CDPD_D40_SHDW23_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW23_ADR(_BASE))
#define CDPD_D40_SHDW24_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW24_ADR(_BASE))
#define CDPD_D40_SHDW25_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW25_ADR(_BASE))
#define CDPD_D40_SHDW26_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW26_ADR(_BASE))
#define CDPD_D40_SHDW27_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW27_ADR(_BASE))
#define CDPD_D40_SHDW28_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW28_ADR(_BASE))
#define CDPD_D40_SHDW29_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW29_ADR(_BASE))
#define CDPD_D40_SHDW30_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW30_ADR(_BASE))
#define CDPD_D40_SHDW31_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW31_ADR(_BASE))
#define CDPD_D40_SHDW32_REG(_BASE) ((cdpd_d40_shdw_reg_t*) CDPD_D40_SHDW32_ADR(_BASE))
#define CDPD_D41_SHDW0_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW0_ADR(_BASE))
#define CDPD_D41_SHDW1_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW1_ADR(_BASE))
#define CDPD_D41_SHDW2_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW2_ADR(_BASE))
#define CDPD_D41_SHDW3_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW3_ADR(_BASE))
#define CDPD_D41_SHDW4_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW4_ADR(_BASE))
#define CDPD_D41_SHDW5_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW5_ADR(_BASE))
#define CDPD_D41_SHDW6_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW6_ADR(_BASE))
#define CDPD_D41_SHDW7_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW7_ADR(_BASE))
#define CDPD_D41_SHDW8_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW8_ADR(_BASE))
#define CDPD_D41_SHDW9_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW9_ADR(_BASE))
#define CDPD_D41_SHDW10_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW10_ADR(_BASE))
#define CDPD_D41_SHDW11_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW11_ADR(_BASE))
#define CDPD_D41_SHDW12_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW12_ADR(_BASE))
#define CDPD_D41_SHDW13_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW13_ADR(_BASE))
#define CDPD_D41_SHDW14_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW14_ADR(_BASE))
#define CDPD_D41_SHDW15_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW15_ADR(_BASE))
#define CDPD_D41_SHDW16_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW16_ADR(_BASE))
#define CDPD_D41_SHDW17_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW17_ADR(_BASE))
#define CDPD_D41_SHDW18_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW18_ADR(_BASE))
#define CDPD_D41_SHDW19_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW19_ADR(_BASE))
#define CDPD_D41_SHDW20_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW20_ADR(_BASE))
#define CDPD_D41_SHDW21_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW21_ADR(_BASE))
#define CDPD_D41_SHDW22_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW22_ADR(_BASE))
#define CDPD_D41_SHDW23_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW23_ADR(_BASE))
#define CDPD_D41_SHDW24_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW24_ADR(_BASE))
#define CDPD_D41_SHDW25_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW25_ADR(_BASE))
#define CDPD_D41_SHDW26_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW26_ADR(_BASE))
#define CDPD_D41_SHDW27_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW27_ADR(_BASE))
#define CDPD_D41_SHDW28_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW28_ADR(_BASE))
#define CDPD_D41_SHDW29_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW29_ADR(_BASE))
#define CDPD_D41_SHDW30_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW30_ADR(_BASE))
#define CDPD_D41_SHDW31_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW31_ADR(_BASE))
#define CDPD_D41_SHDW32_REG(_BASE) ((cdpd_d41_shdw_reg_t*) CDPD_D41_SHDW32_ADR(_BASE))
#define CDPD_F_SHDW0_REG(_BASE) ((cdpd_f_shdw_reg_t*) CDPD_F_SHDW0_ADR(_BASE))
#define CDPD_F_SHDW1_REG(_BASE) ((cdpd_f_shdw_reg_t*) CDPD_F_SHDW1_ADR(_BASE))
#define CDPD_F_SHDW2_REG(_BASE) ((cdpd_f_shdw_reg_t*) CDPD_F_SHDW2_ADR(_BASE))
#define CDPD_F_SHDW3_REG(_BASE) ((cdpd_f_shdw_reg_t*) CDPD_F_SHDW3_ADR(_BASE))
#define CDPD_F_SHDW4_REG(_BASE) ((cdpd_f_shdw_reg_t*) CDPD_F_SHDW4_ADR(_BASE))
#define CDPD_LUT_GAIN_SHDW_REG(_BASE) ((cdpd_lut_gain_shdw_reg_t*) CDPD_LUT_GAIN_SHDW_ADR(_BASE))
#define CDPD_D00_LIVE0_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE0_ADR(_BASE))
#define CDPD_D00_LIVE1_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE1_ADR(_BASE))
#define CDPD_D00_LIVE2_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE2_ADR(_BASE))
#define CDPD_D00_LIVE3_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE3_ADR(_BASE))
#define CDPD_D00_LIVE4_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE4_ADR(_BASE))
#define CDPD_D00_LIVE5_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE5_ADR(_BASE))
#define CDPD_D00_LIVE6_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE6_ADR(_BASE))
#define CDPD_D00_LIVE7_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE7_ADR(_BASE))
#define CDPD_D00_LIVE8_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE8_ADR(_BASE))
#define CDPD_D00_LIVE9_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE9_ADR(_BASE))
#define CDPD_D00_LIVE10_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE10_ADR(_BASE))
#define CDPD_D00_LIVE11_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE11_ADR(_BASE))
#define CDPD_D00_LIVE12_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE12_ADR(_BASE))
#define CDPD_D00_LIVE13_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE13_ADR(_BASE))
#define CDPD_D00_LIVE14_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE14_ADR(_BASE))
#define CDPD_D00_LIVE15_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE15_ADR(_BASE))
#define CDPD_D00_LIVE16_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE16_ADR(_BASE))
#define CDPD_D00_LIVE17_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE17_ADR(_BASE))
#define CDPD_D00_LIVE18_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE18_ADR(_BASE))
#define CDPD_D00_LIVE19_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE19_ADR(_BASE))
#define CDPD_D00_LIVE20_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE20_ADR(_BASE))
#define CDPD_D00_LIVE21_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE21_ADR(_BASE))
#define CDPD_D00_LIVE22_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE22_ADR(_BASE))
#define CDPD_D00_LIVE23_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE23_ADR(_BASE))
#define CDPD_D00_LIVE24_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE24_ADR(_BASE))
#define CDPD_D00_LIVE25_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE25_ADR(_BASE))
#define CDPD_D00_LIVE26_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE26_ADR(_BASE))
#define CDPD_D00_LIVE27_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE27_ADR(_BASE))
#define CDPD_D00_LIVE28_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE28_ADR(_BASE))
#define CDPD_D00_LIVE29_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE29_ADR(_BASE))
#define CDPD_D00_LIVE30_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE30_ADR(_BASE))
#define CDPD_D00_LIVE31_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE31_ADR(_BASE))
#define CDPD_D00_LIVE32_REG(_BASE) ((cdpd_d00_live_reg_t*) CDPD_D00_LIVE32_ADR(_BASE))
#define CDPD_D01_LIVE0_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE0_ADR(_BASE))
#define CDPD_D01_LIVE1_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE1_ADR(_BASE))
#define CDPD_D01_LIVE2_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE2_ADR(_BASE))
#define CDPD_D01_LIVE3_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE3_ADR(_BASE))
#define CDPD_D01_LIVE4_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE4_ADR(_BASE))
#define CDPD_D01_LIVE5_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE5_ADR(_BASE))
#define CDPD_D01_LIVE6_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE6_ADR(_BASE))
#define CDPD_D01_LIVE7_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE7_ADR(_BASE))
#define CDPD_D01_LIVE8_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE8_ADR(_BASE))
#define CDPD_D01_LIVE9_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE9_ADR(_BASE))
#define CDPD_D01_LIVE10_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE10_ADR(_BASE))
#define CDPD_D01_LIVE11_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE11_ADR(_BASE))
#define CDPD_D01_LIVE12_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE12_ADR(_BASE))
#define CDPD_D01_LIVE13_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE13_ADR(_BASE))
#define CDPD_D01_LIVE14_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE14_ADR(_BASE))
#define CDPD_D01_LIVE15_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE15_ADR(_BASE))
#define CDPD_D01_LIVE16_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE16_ADR(_BASE))
#define CDPD_D01_LIVE17_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE17_ADR(_BASE))
#define CDPD_D01_LIVE18_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE18_ADR(_BASE))
#define CDPD_D01_LIVE19_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE19_ADR(_BASE))
#define CDPD_D01_LIVE20_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE20_ADR(_BASE))
#define CDPD_D01_LIVE21_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE21_ADR(_BASE))
#define CDPD_D01_LIVE22_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE22_ADR(_BASE))
#define CDPD_D01_LIVE23_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE23_ADR(_BASE))
#define CDPD_D01_LIVE24_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE24_ADR(_BASE))
#define CDPD_D01_LIVE25_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE25_ADR(_BASE))
#define CDPD_D01_LIVE26_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE26_ADR(_BASE))
#define CDPD_D01_LIVE27_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE27_ADR(_BASE))
#define CDPD_D01_LIVE28_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE28_ADR(_BASE))
#define CDPD_D01_LIVE29_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE29_ADR(_BASE))
#define CDPD_D01_LIVE30_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE30_ADR(_BASE))
#define CDPD_D01_LIVE31_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE31_ADR(_BASE))
#define CDPD_D01_LIVE32_REG(_BASE) ((cdpd_d01_live_reg_t*) CDPD_D01_LIVE32_ADR(_BASE))
#define CDPD_D10_LIVE0_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE0_ADR(_BASE))
#define CDPD_D10_LIVE1_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE1_ADR(_BASE))
#define CDPD_D10_LIVE2_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE2_ADR(_BASE))
#define CDPD_D10_LIVE3_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE3_ADR(_BASE))
#define CDPD_D10_LIVE4_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE4_ADR(_BASE))
#define CDPD_D10_LIVE5_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE5_ADR(_BASE))
#define CDPD_D10_LIVE6_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE6_ADR(_BASE))
#define CDPD_D10_LIVE7_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE7_ADR(_BASE))
#define CDPD_D10_LIVE8_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE8_ADR(_BASE))
#define CDPD_D10_LIVE9_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE9_ADR(_BASE))
#define CDPD_D10_LIVE10_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE10_ADR(_BASE))
#define CDPD_D10_LIVE11_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE11_ADR(_BASE))
#define CDPD_D10_LIVE12_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE12_ADR(_BASE))
#define CDPD_D10_LIVE13_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE13_ADR(_BASE))
#define CDPD_D10_LIVE14_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE14_ADR(_BASE))
#define CDPD_D10_LIVE15_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE15_ADR(_BASE))
#define CDPD_D10_LIVE16_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE16_ADR(_BASE))
#define CDPD_D10_LIVE17_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE17_ADR(_BASE))
#define CDPD_D10_LIVE18_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE18_ADR(_BASE))
#define CDPD_D10_LIVE19_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE19_ADR(_BASE))
#define CDPD_D10_LIVE20_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE20_ADR(_BASE))
#define CDPD_D10_LIVE21_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE21_ADR(_BASE))
#define CDPD_D10_LIVE22_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE22_ADR(_BASE))
#define CDPD_D10_LIVE23_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE23_ADR(_BASE))
#define CDPD_D10_LIVE24_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE24_ADR(_BASE))
#define CDPD_D10_LIVE25_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE25_ADR(_BASE))
#define CDPD_D10_LIVE26_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE26_ADR(_BASE))
#define CDPD_D10_LIVE27_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE27_ADR(_BASE))
#define CDPD_D10_LIVE28_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE28_ADR(_BASE))
#define CDPD_D10_LIVE29_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE29_ADR(_BASE))
#define CDPD_D10_LIVE30_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE30_ADR(_BASE))
#define CDPD_D10_LIVE31_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE31_ADR(_BASE))
#define CDPD_D10_LIVE32_REG(_BASE) ((cdpd_d10_live_reg_t*) CDPD_D10_LIVE32_ADR(_BASE))
#define CDPD_D11_LIVE0_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE0_ADR(_BASE))
#define CDPD_D11_LIVE1_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE1_ADR(_BASE))
#define CDPD_D11_LIVE2_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE2_ADR(_BASE))
#define CDPD_D11_LIVE3_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE3_ADR(_BASE))
#define CDPD_D11_LIVE4_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE4_ADR(_BASE))
#define CDPD_D11_LIVE5_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE5_ADR(_BASE))
#define CDPD_D11_LIVE6_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE6_ADR(_BASE))
#define CDPD_D11_LIVE7_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE7_ADR(_BASE))
#define CDPD_D11_LIVE8_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE8_ADR(_BASE))
#define CDPD_D11_LIVE9_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE9_ADR(_BASE))
#define CDPD_D11_LIVE10_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE10_ADR(_BASE))
#define CDPD_D11_LIVE11_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE11_ADR(_BASE))
#define CDPD_D11_LIVE12_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE12_ADR(_BASE))
#define CDPD_D11_LIVE13_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE13_ADR(_BASE))
#define CDPD_D11_LIVE14_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE14_ADR(_BASE))
#define CDPD_D11_LIVE15_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE15_ADR(_BASE))
#define CDPD_D11_LIVE16_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE16_ADR(_BASE))
#define CDPD_D11_LIVE17_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE17_ADR(_BASE))
#define CDPD_D11_LIVE18_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE18_ADR(_BASE))
#define CDPD_D11_LIVE19_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE19_ADR(_BASE))
#define CDPD_D11_LIVE20_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE20_ADR(_BASE))
#define CDPD_D11_LIVE21_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE21_ADR(_BASE))
#define CDPD_D11_LIVE22_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE22_ADR(_BASE))
#define CDPD_D11_LIVE23_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE23_ADR(_BASE))
#define CDPD_D11_LIVE24_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE24_ADR(_BASE))
#define CDPD_D11_LIVE25_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE25_ADR(_BASE))
#define CDPD_D11_LIVE26_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE26_ADR(_BASE))
#define CDPD_D11_LIVE27_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE27_ADR(_BASE))
#define CDPD_D11_LIVE28_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE28_ADR(_BASE))
#define CDPD_D11_LIVE29_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE29_ADR(_BASE))
#define CDPD_D11_LIVE30_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE30_ADR(_BASE))
#define CDPD_D11_LIVE31_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE31_ADR(_BASE))
#define CDPD_D11_LIVE32_REG(_BASE) ((cdpd_d11_live_reg_t*) CDPD_D11_LIVE32_ADR(_BASE))
#define CDPD_D20_LIVE0_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE0_ADR(_BASE))
#define CDPD_D20_LIVE1_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE1_ADR(_BASE))
#define CDPD_D20_LIVE2_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE2_ADR(_BASE))
#define CDPD_D20_LIVE3_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE3_ADR(_BASE))
#define CDPD_D20_LIVE4_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE4_ADR(_BASE))
#define CDPD_D20_LIVE5_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE5_ADR(_BASE))
#define CDPD_D20_LIVE6_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE6_ADR(_BASE))
#define CDPD_D20_LIVE7_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE7_ADR(_BASE))
#define CDPD_D20_LIVE8_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE8_ADR(_BASE))
#define CDPD_D20_LIVE9_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE9_ADR(_BASE))
#define CDPD_D20_LIVE10_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE10_ADR(_BASE))
#define CDPD_D20_LIVE11_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE11_ADR(_BASE))
#define CDPD_D20_LIVE12_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE12_ADR(_BASE))
#define CDPD_D20_LIVE13_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE13_ADR(_BASE))
#define CDPD_D20_LIVE14_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE14_ADR(_BASE))
#define CDPD_D20_LIVE15_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE15_ADR(_BASE))
#define CDPD_D20_LIVE16_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE16_ADR(_BASE))
#define CDPD_D20_LIVE17_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE17_ADR(_BASE))
#define CDPD_D20_LIVE18_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE18_ADR(_BASE))
#define CDPD_D20_LIVE19_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE19_ADR(_BASE))
#define CDPD_D20_LIVE20_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE20_ADR(_BASE))
#define CDPD_D20_LIVE21_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE21_ADR(_BASE))
#define CDPD_D20_LIVE22_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE22_ADR(_BASE))
#define CDPD_D20_LIVE23_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE23_ADR(_BASE))
#define CDPD_D20_LIVE24_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE24_ADR(_BASE))
#define CDPD_D20_LIVE25_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE25_ADR(_BASE))
#define CDPD_D20_LIVE26_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE26_ADR(_BASE))
#define CDPD_D20_LIVE27_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE27_ADR(_BASE))
#define CDPD_D20_LIVE28_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE28_ADR(_BASE))
#define CDPD_D20_LIVE29_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE29_ADR(_BASE))
#define CDPD_D20_LIVE30_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE30_ADR(_BASE))
#define CDPD_D20_LIVE31_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE31_ADR(_BASE))
#define CDPD_D20_LIVE32_REG(_BASE) ((cdpd_d20_live_reg_t*) CDPD_D20_LIVE32_ADR(_BASE))
#define CDPD_D21_LIVE0_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE0_ADR(_BASE))
#define CDPD_D21_LIVE1_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE1_ADR(_BASE))
#define CDPD_D21_LIVE2_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE2_ADR(_BASE))
#define CDPD_D21_LIVE3_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE3_ADR(_BASE))
#define CDPD_D21_LIVE4_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE4_ADR(_BASE))
#define CDPD_D21_LIVE5_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE5_ADR(_BASE))
#define CDPD_D21_LIVE6_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE6_ADR(_BASE))
#define CDPD_D21_LIVE7_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE7_ADR(_BASE))
#define CDPD_D21_LIVE8_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE8_ADR(_BASE))
#define CDPD_D21_LIVE9_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE9_ADR(_BASE))
#define CDPD_D21_LIVE10_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE10_ADR(_BASE))
#define CDPD_D21_LIVE11_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE11_ADR(_BASE))
#define CDPD_D21_LIVE12_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE12_ADR(_BASE))
#define CDPD_D21_LIVE13_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE13_ADR(_BASE))
#define CDPD_D21_LIVE14_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE14_ADR(_BASE))
#define CDPD_D21_LIVE15_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE15_ADR(_BASE))
#define CDPD_D21_LIVE16_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE16_ADR(_BASE))
#define CDPD_D21_LIVE17_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE17_ADR(_BASE))
#define CDPD_D21_LIVE18_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE18_ADR(_BASE))
#define CDPD_D21_LIVE19_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE19_ADR(_BASE))
#define CDPD_D21_LIVE20_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE20_ADR(_BASE))
#define CDPD_D21_LIVE21_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE21_ADR(_BASE))
#define CDPD_D21_LIVE22_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE22_ADR(_BASE))
#define CDPD_D21_LIVE23_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE23_ADR(_BASE))
#define CDPD_D21_LIVE24_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE24_ADR(_BASE))
#define CDPD_D21_LIVE25_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE25_ADR(_BASE))
#define CDPD_D21_LIVE26_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE26_ADR(_BASE))
#define CDPD_D21_LIVE27_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE27_ADR(_BASE))
#define CDPD_D21_LIVE28_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE28_ADR(_BASE))
#define CDPD_D21_LIVE29_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE29_ADR(_BASE))
#define CDPD_D21_LIVE30_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE30_ADR(_BASE))
#define CDPD_D21_LIVE31_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE31_ADR(_BASE))
#define CDPD_D21_LIVE32_REG(_BASE) ((cdpd_d21_live_reg_t*) CDPD_D21_LIVE32_ADR(_BASE))
#define CDPD_D30_LIVE0_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE0_ADR(_BASE))
#define CDPD_D30_LIVE1_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE1_ADR(_BASE))
#define CDPD_D30_LIVE2_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE2_ADR(_BASE))
#define CDPD_D30_LIVE3_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE3_ADR(_BASE))
#define CDPD_D30_LIVE4_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE4_ADR(_BASE))
#define CDPD_D30_LIVE5_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE5_ADR(_BASE))
#define CDPD_D30_LIVE6_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE6_ADR(_BASE))
#define CDPD_D30_LIVE7_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE7_ADR(_BASE))
#define CDPD_D30_LIVE8_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE8_ADR(_BASE))
#define CDPD_D30_LIVE9_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE9_ADR(_BASE))
#define CDPD_D30_LIVE10_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE10_ADR(_BASE))
#define CDPD_D30_LIVE11_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE11_ADR(_BASE))
#define CDPD_D30_LIVE12_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE12_ADR(_BASE))
#define CDPD_D30_LIVE13_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE13_ADR(_BASE))
#define CDPD_D30_LIVE14_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE14_ADR(_BASE))
#define CDPD_D30_LIVE15_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE15_ADR(_BASE))
#define CDPD_D30_LIVE16_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE16_ADR(_BASE))
#define CDPD_D30_LIVE17_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE17_ADR(_BASE))
#define CDPD_D30_LIVE18_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE18_ADR(_BASE))
#define CDPD_D30_LIVE19_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE19_ADR(_BASE))
#define CDPD_D30_LIVE20_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE20_ADR(_BASE))
#define CDPD_D30_LIVE21_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE21_ADR(_BASE))
#define CDPD_D30_LIVE22_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE22_ADR(_BASE))
#define CDPD_D30_LIVE23_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE23_ADR(_BASE))
#define CDPD_D30_LIVE24_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE24_ADR(_BASE))
#define CDPD_D30_LIVE25_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE25_ADR(_BASE))
#define CDPD_D30_LIVE26_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE26_ADR(_BASE))
#define CDPD_D30_LIVE27_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE27_ADR(_BASE))
#define CDPD_D30_LIVE28_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE28_ADR(_BASE))
#define CDPD_D30_LIVE29_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE29_ADR(_BASE))
#define CDPD_D30_LIVE30_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE30_ADR(_BASE))
#define CDPD_D30_LIVE31_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE31_ADR(_BASE))
#define CDPD_D30_LIVE32_REG(_BASE) ((cdpd_d30_live_reg_t*) CDPD_D30_LIVE32_ADR(_BASE))
#define CDPD_D31_LIVE0_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE0_ADR(_BASE))
#define CDPD_D31_LIVE1_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE1_ADR(_BASE))
#define CDPD_D31_LIVE2_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE2_ADR(_BASE))
#define CDPD_D31_LIVE3_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE3_ADR(_BASE))
#define CDPD_D31_LIVE4_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE4_ADR(_BASE))
#define CDPD_D31_LIVE5_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE5_ADR(_BASE))
#define CDPD_D31_LIVE6_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE6_ADR(_BASE))
#define CDPD_D31_LIVE7_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE7_ADR(_BASE))
#define CDPD_D31_LIVE8_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE8_ADR(_BASE))
#define CDPD_D31_LIVE9_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE9_ADR(_BASE))
#define CDPD_D31_LIVE10_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE10_ADR(_BASE))
#define CDPD_D31_LIVE11_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE11_ADR(_BASE))
#define CDPD_D31_LIVE12_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE12_ADR(_BASE))
#define CDPD_D31_LIVE13_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE13_ADR(_BASE))
#define CDPD_D31_LIVE14_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE14_ADR(_BASE))
#define CDPD_D31_LIVE15_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE15_ADR(_BASE))
#define CDPD_D31_LIVE16_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE16_ADR(_BASE))
#define CDPD_D31_LIVE17_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE17_ADR(_BASE))
#define CDPD_D31_LIVE18_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE18_ADR(_BASE))
#define CDPD_D31_LIVE19_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE19_ADR(_BASE))
#define CDPD_D31_LIVE20_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE20_ADR(_BASE))
#define CDPD_D31_LIVE21_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE21_ADR(_BASE))
#define CDPD_D31_LIVE22_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE22_ADR(_BASE))
#define CDPD_D31_LIVE23_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE23_ADR(_BASE))
#define CDPD_D31_LIVE24_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE24_ADR(_BASE))
#define CDPD_D31_LIVE25_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE25_ADR(_BASE))
#define CDPD_D31_LIVE26_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE26_ADR(_BASE))
#define CDPD_D31_LIVE27_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE27_ADR(_BASE))
#define CDPD_D31_LIVE28_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE28_ADR(_BASE))
#define CDPD_D31_LIVE29_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE29_ADR(_BASE))
#define CDPD_D31_LIVE30_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE30_ADR(_BASE))
#define CDPD_D31_LIVE31_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE31_ADR(_BASE))
#define CDPD_D31_LIVE32_REG(_BASE) ((cdpd_d31_live_reg_t*) CDPD_D31_LIVE32_ADR(_BASE))
#define CDPD_D40_LIVE0_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE0_ADR(_BASE))
#define CDPD_D40_LIVE1_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE1_ADR(_BASE))
#define CDPD_D40_LIVE2_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE2_ADR(_BASE))
#define CDPD_D40_LIVE3_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE3_ADR(_BASE))
#define CDPD_D40_LIVE4_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE4_ADR(_BASE))
#define CDPD_D40_LIVE5_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE5_ADR(_BASE))
#define CDPD_D40_LIVE6_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE6_ADR(_BASE))
#define CDPD_D40_LIVE7_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE7_ADR(_BASE))
#define CDPD_D40_LIVE8_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE8_ADR(_BASE))
#define CDPD_D40_LIVE9_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE9_ADR(_BASE))
#define CDPD_D40_LIVE10_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE10_ADR(_BASE))
#define CDPD_D40_LIVE11_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE11_ADR(_BASE))
#define CDPD_D40_LIVE12_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE12_ADR(_BASE))
#define CDPD_D40_LIVE13_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE13_ADR(_BASE))
#define CDPD_D40_LIVE14_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE14_ADR(_BASE))
#define CDPD_D40_LIVE15_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE15_ADR(_BASE))
#define CDPD_D40_LIVE16_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE16_ADR(_BASE))
#define CDPD_D40_LIVE17_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE17_ADR(_BASE))
#define CDPD_D40_LIVE18_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE18_ADR(_BASE))
#define CDPD_D40_LIVE19_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE19_ADR(_BASE))
#define CDPD_D40_LIVE20_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE20_ADR(_BASE))
#define CDPD_D40_LIVE21_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE21_ADR(_BASE))
#define CDPD_D40_LIVE22_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE22_ADR(_BASE))
#define CDPD_D40_LIVE23_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE23_ADR(_BASE))
#define CDPD_D40_LIVE24_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE24_ADR(_BASE))
#define CDPD_D40_LIVE25_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE25_ADR(_BASE))
#define CDPD_D40_LIVE26_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE26_ADR(_BASE))
#define CDPD_D40_LIVE27_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE27_ADR(_BASE))
#define CDPD_D40_LIVE28_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE28_ADR(_BASE))
#define CDPD_D40_LIVE29_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE29_ADR(_BASE))
#define CDPD_D40_LIVE30_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE30_ADR(_BASE))
#define CDPD_D40_LIVE31_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE31_ADR(_BASE))
#define CDPD_D40_LIVE32_REG(_BASE) ((cdpd_d40_live_reg_t*) CDPD_D40_LIVE32_ADR(_BASE))
#define CDPD_D41_LIVE0_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE0_ADR(_BASE))
#define CDPD_D41_LIVE1_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE1_ADR(_BASE))
#define CDPD_D41_LIVE2_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE2_ADR(_BASE))
#define CDPD_D41_LIVE3_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE3_ADR(_BASE))
#define CDPD_D41_LIVE4_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE4_ADR(_BASE))
#define CDPD_D41_LIVE5_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE5_ADR(_BASE))
#define CDPD_D41_LIVE6_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE6_ADR(_BASE))
#define CDPD_D41_LIVE7_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE7_ADR(_BASE))
#define CDPD_D41_LIVE8_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE8_ADR(_BASE))
#define CDPD_D41_LIVE9_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE9_ADR(_BASE))
#define CDPD_D41_LIVE10_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE10_ADR(_BASE))
#define CDPD_D41_LIVE11_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE11_ADR(_BASE))
#define CDPD_D41_LIVE12_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE12_ADR(_BASE))
#define CDPD_D41_LIVE13_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE13_ADR(_BASE))
#define CDPD_D41_LIVE14_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE14_ADR(_BASE))
#define CDPD_D41_LIVE15_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE15_ADR(_BASE))
#define CDPD_D41_LIVE16_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE16_ADR(_BASE))
#define CDPD_D41_LIVE17_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE17_ADR(_BASE))
#define CDPD_D41_LIVE18_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE18_ADR(_BASE))
#define CDPD_D41_LIVE19_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE19_ADR(_BASE))
#define CDPD_D41_LIVE20_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE20_ADR(_BASE))
#define CDPD_D41_LIVE21_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE21_ADR(_BASE))
#define CDPD_D41_LIVE22_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE22_ADR(_BASE))
#define CDPD_D41_LIVE23_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE23_ADR(_BASE))
#define CDPD_D41_LIVE24_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE24_ADR(_BASE))
#define CDPD_D41_LIVE25_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE25_ADR(_BASE))
#define CDPD_D41_LIVE26_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE26_ADR(_BASE))
#define CDPD_D41_LIVE27_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE27_ADR(_BASE))
#define CDPD_D41_LIVE28_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE28_ADR(_BASE))
#define CDPD_D41_LIVE29_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE29_ADR(_BASE))
#define CDPD_D41_LIVE30_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE30_ADR(_BASE))
#define CDPD_D41_LIVE31_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE31_ADR(_BASE))
#define CDPD_D41_LIVE32_REG(_BASE) ((cdpd_d41_live_reg_t*) CDPD_D41_LIVE32_ADR(_BASE))
#define CDPD_F_LIVE0_REG(_BASE) ((cdpd_f_live_reg_t*) CDPD_F_LIVE0_ADR(_BASE))
#define CDPD_F_LIVE1_REG(_BASE) ((cdpd_f_live_reg_t*) CDPD_F_LIVE1_ADR(_BASE))
#define CDPD_F_LIVE2_REG(_BASE) ((cdpd_f_live_reg_t*) CDPD_F_LIVE2_ADR(_BASE))
#define CDPD_F_LIVE3_REG(_BASE) ((cdpd_f_live_reg_t*) CDPD_F_LIVE3_ADR(_BASE))
#define CDPD_F_LIVE4_REG(_BASE) ((cdpd_f_live_reg_t*) CDPD_F_LIVE4_ADR(_BASE))
#define CDPD_LUT_GAIN_LIVE_REG(_BASE) ((cdpd_lut_gain_live_reg_t*) CDPD_LUT_GAIN_LIVE_ADR(_BASE))
#define CDPD_SCRATCH_REG(_BASE) ((cdpd_scratch_reg_t*) CDPD_SCRATCH_ADR(_BASE))
#define CDPD_CFG_REG(_BASE) ((cdpd_cfg_reg_t*) CDPD_CFG_ADR(_BASE))
#define CDPD_CTRL_REG(_BASE) ((cdpd_ctrl_reg_t*) CDPD_CTRL_ADR(_BASE))
#define CDPD_TMR_CFG_REG(_BASE) ((cdpd_tmr_cfg_reg_t*) CDPD_TMR_CFG_ADR(_BASE))
#define CDPD_TMR_ERR_REG(_BASE) ((cdpd_tmr_err_reg_t*) CDPD_TMR_ERR_ADR(_BASE))
#define CDPD_APB_BRDG_STAT_REG(_BASE) ((cdpd_apb_brdg_stat_reg_t*) CDPD_APB_BRDG_STAT_ADR(_BASE))
#define CDPD_INT_STAT_REG(_BASE) ((cdpd_int_stat_reg_t*) CDPD_INT_STAT_ADR(_BASE))
#define CDPD_INT_HIGH_EN_REG(_BASE) ((cdpd_int_high_en_reg_t*) CDPD_INT_HIGH_EN_ADR(_BASE))
#define CDPD_INT_LOW_EN_REG(_BASE) ((cdpd_int_low_en_reg_t*) CDPD_INT_LOW_EN_ADR(_BASE))
#define CDPD_INT_CLR_REG(_BASE) ((cdpd_int_clr_reg_t*) CDPD_INT_CLR_ADR(_BASE))
#define CDPD_INT_FORCE_REG(_BASE) ((cdpd_int_force_reg_t*) CDPD_INT_FORCE_ADR(_BASE))

// ******************************************* /Register pointer macros


// ******************************************* AddressSpace struct
typedef struct
{
    cdpd_d00_shdw_reg_t D00_SHDW[33];    /*< Address offset = 0x0 */
    const uint8_t        reservedArea0 [124]; /*< Address offset = 0x84 */
    cdpd_d01_shdw_reg_t D01_SHDW[33];    /*< Address offset = 0x100 */
    const uint8_t        reservedArea1 [124]; /*< Address offset = 0x184 */
    cdpd_d10_shdw_reg_t D10_SHDW[33];    /*< Address offset = 0x200 */
    const uint8_t        reservedArea2 [124]; /*< Address offset = 0x284 */
    cdpd_d11_shdw_reg_t D11_SHDW[33];    /*< Address offset = 0x300 */
    const uint8_t        reservedArea3 [124]; /*< Address offset = 0x384 */
    cdpd_d20_shdw_reg_t D20_SHDW[33];    /*< Address offset = 0x400 */
    const uint8_t        reservedArea4 [124]; /*< Address offset = 0x484 */
    cdpd_d21_shdw_reg_t D21_SHDW[33];    /*< Address offset = 0x500 */
    const uint8_t        reservedArea5 [124]; /*< Address offset = 0x584 */
    cdpd_d30_shdw_reg_t D30_SHDW[33];    /*< Address offset = 0x600 */
    const uint8_t        reservedArea6 [124]; /*< Address offset = 0x684 */
    cdpd_d31_shdw_reg_t D31_SHDW[33];    /*< Address offset = 0x700 */
    const uint8_t        reservedArea7 [124]; /*< Address offset = 0x784 */
    cdpd_d40_shdw_reg_t D40_SHDW[33];    /*< Address offset = 0x800 */
    const uint8_t        reservedArea8 [124]; /*< Address offset = 0x884 */
    cdpd_d41_shdw_reg_t D41_SHDW[33];    /*< Address offset = 0x900 */
    const uint8_t        reservedArea9 [124]; /*< Address offset = 0x984 */
    cdpd_f_shdw_reg_t F_SHDW[5];       /*< Address offset = 0xa00 */
    const uint8_t        reservedArea10 [236]; /*< Address offset = 0xa14 */
    cdpd_lut_gain_shdw_reg_t LUT_GAIN_SHDW;   /*< Address offset = 0xb00 */
    const uint8_t        reservedArea11 [1276]; /*< Address offset = 0xb04 */
    cdpd_d00_live_reg_t D00_LIVE[33];    /*< Address offset = 0x1000 */
    const uint8_t        reservedArea12 [124]; /*< Address offset = 0x1084 */
    cdpd_d01_live_reg_t D01_LIVE[33];    /*< Address offset = 0x1100 */
    const uint8_t        reservedArea13 [124]; /*< Address offset = 0x1184 */
    cdpd_d10_live_reg_t D10_LIVE[33];    /*< Address offset = 0x1200 */
    const uint8_t        reservedArea14 [124]; /*< Address offset = 0x1284 */
    cdpd_d11_live_reg_t D11_LIVE[33];    /*< Address offset = 0x1300 */
    const uint8_t        reservedArea15 [124]; /*< Address offset = 0x1384 */
    cdpd_d20_live_reg_t D20_LIVE[33];    /*< Address offset = 0x1400 */
    const uint8_t        reservedArea16 [124]; /*< Address offset = 0x1484 */
    cdpd_d21_live_reg_t D21_LIVE[33];    /*< Address offset = 0x1500 */
    const uint8_t        reservedArea17 [124]; /*< Address offset = 0x1584 */
    cdpd_d30_live_reg_t D30_LIVE[33];    /*< Address offset = 0x1600 */
    const uint8_t        reservedArea18 [124]; /*< Address offset = 0x1684 */
    cdpd_d31_live_reg_t D31_LIVE[33];    /*< Address offset = 0x1700 */
    const uint8_t        reservedArea19 [124]; /*< Address offset = 0x1784 */
    cdpd_d40_live_reg_t D40_LIVE[33];    /*< Address offset = 0x1800 */
    const uint8_t        reservedArea20 [124]; /*< Address offset = 0x1884 */
    cdpd_d41_live_reg_t D41_LIVE[33];    /*< Address offset = 0x1900 */
    const uint8_t        reservedArea21 [124]; /*< Address offset = 0x1984 */
    cdpd_f_live_reg_t F_LIVE[5];       /*< Address offset = 0x1a00 */
    const uint8_t        reservedArea22 [236]; /*< Address offset = 0x1a14 */
    cdpd_lut_gain_live_reg_t LUT_GAIN_LIVE;   /*< Address offset = 0x1b00 */
    const uint8_t        reservedArea23 [252]; /*< Address offset = 0x1b04 */
    cdpd_scratch_reg_t SCRATCH;         /*< Address offset = 0x1c00 */
    cdpd_cfg_reg_t CFG;          /*< Address offset = 0x1c04 */
    cdpd_ctrl_reg_t CTRL;         /*< Address offset = 0x1c08 */
    cdpd_tmr_cfg_reg_t TMR_CFG;      /*< Address offset = 0x1c0c */
    cdpd_tmr_err_reg_t TMR_ERR;       /*< Address offset = 0x1c10 */
    cdpd_apb_brdg_stat_reg_t APB_BRDG_STAT; /*< Address offset = 0x1c14 */
    const uint8_t        reservedArea24 [40]; /*< Address offset = 0x1c18 */
    cdpd_int_stat_reg_t INT_STAT;      /*< Address offset = 0x1c40 */
    cdpd_int_high_en_reg_t INT_HIGH_EN;     /*< Address offset = 0x1c44 */
    cdpd_int_low_en_reg_t INT_LOW_EN;      /*< Address offset = 0x1c48 */
    cdpd_int_clr_reg_t INT_CLR;       /*< Address offset = 0x1c4c */
    cdpd_int_force_reg_t INT_FORCE;       /*< Address offset = 0x1c50 */
} cdpd_t;     // size: 0x008c

// AddressSpace struct pointer
//
#define TRX_ANT0_CDPD0   ((cdpd_t*) TRX_ANT0_CDPD0_BASE)
#define TRX_ANT0_CDPD1   ((cdpd_t*) TRX_ANT0_CDPD1_BASE)
#define TRX_ANT1_CDPD0   ((cdpd_t*) TRX_ANT1_CDPD0_BASE)
#define TRX_ANT1_CDPD1   ((cdpd_t*) TRX_ANT1_CDPD1_BASE)
#define TRX_ANT2_CDPD0   ((cdpd_t*) TRX_ANT2_CDPD0_BASE)
#define TRX_ANT2_CDPD1   ((cdpd_t*) TRX_ANT2_CDPD1_BASE)
#define TRX_ANT3_CDPD0   ((cdpd_t*) TRX_ANT3_CDPD0_BASE)
#define TRX_ANT3_CDPD1   ((cdpd_t*) TRX_ANT3_CDPD1_BASE)
#define TRX_ANT4_CDPD0   ((cdpd_t*) TRX_ANT4_CDPD0_BASE)
#define TRX_ANT4_CDPD1   ((cdpd_t*) TRX_ANT4_CDPD1_BASE)
#define TRX_ANT5_CDPD0   ((cdpd_t*) TRX_ANT5_CDPD0_BASE)
#define TRX_ANT5_CDPD1   ((cdpd_t*) TRX_ANT5_CDPD1_BASE)
#define TRX_ANT6_CDPD0   ((cdpd_t*) TRX_ANT6_CDPD0_BASE)
#define TRX_ANT6_CDPD1   ((cdpd_t*) TRX_ANT6_CDPD1_BASE)
#define TRX_ANT7_CDPD0   ((cdpd_t*) TRX_ANT7_CDPD0_BASE)
#define TRX_ANT7_CDPD1   ((cdpd_t*) TRX_ANT7_CDPD1_BASE)

// ******************************************* /Address Space

#endif      // _CDPD_H_

