INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/LowerPartApproximateAdderCLA/LowerPartApproximateAdderCLA.srcs/sim_1/new/LACLA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_LowerApproxCLA
