irun: 09.20-s016: (c) Copyright 1995-2010 Cadence Design Systems, Inc.
TOOL:	irun	09.20-s016: Started on Jun 01, 2010 at 06:52:08 PDT
irun
	-incdir ../../../../uvm_ea1.0_042710/src
	-incdir ../../../vmm-1.1.1a-uvm/sv
	-incdir ../../src
	../../../vmm-1.1.1a-uvm/sv/std_lib/vmm_str_dpi.c
	03_channel2tlm.sv
	+incdir+../../examples/src
	+incdir+../src/hfpb
	+incdir+../src/hfpb_components
	-l 03_channel2tlm.log
	+vmm_log_default=trace

   User defined plus("+") options:
	+vmm_log_default=trace

file: 03_channel2tlm.sv
	package worklib.uvm_pkg:sv
		errors: 0, warnings: 0
	package worklib.vmm_std_lib:sv
		errors: 0, warnings: 0
	package worklib.avt_interop_pkg:sv
		errors: 0, warnings: 0
	module worklib.example_03_channel2uvm_tlm:sv
		errors: 0, warnings: 0
     vmm_fifo.tee_mode(1);
                     |
ncvlog: *W,FUNTSK (../../examples/src/apb_scoreboard.sv,51|21): function called as a task without void'().
    v_prod.out_chan.tee_mode(1);
                           |
ncvlog: *W,FUNTSK (03_channel2tlm.sv,62|27): function called as a task without void'().
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 2
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		vmm_std_lib
		avt_interop_pkg
		$unit_0x582a075e
		example_03_channel2uvm_tlm
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.avt_interop_pkg:sv <0x09fe5101>
			streams: 3367, words: 11058775
		worklib.example_03_channel2uvm_tlm:sv <0x3f845007>
			streams:   2, words:   794
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                      Instances  Unique
		Modules:                      1       1
		Verilog packages:             3       3
		Registers:                 5751    6486
		Named events:                 2      25
		Initial blocks:             153     132
		Parallel blocks:             55      56
		Compilation units:            1       1
		SV Class declarations:      170     245
		SV Class specializations:   213     213
	Writing initial simulation snapshot: worklib.example_03_channel2uvm_tlm:sv
Loading snapshot worklib.example_03_channel2uvm_tlm:sv .................... Done
ncsim> source /home/phuynh/sw/IUS/tools/inca/files/ncsimrc
ncsim> run
SVSEED default: 1
----------------------------------------------------------------
UVM-1.0.EA
(C) 2007-2010 Mentor Graphics Corporation
(C) 2007-2010 Cadence Design Systems, Inc.
(C) 2010 Synopsys, Inc.
----------------------------------------------------------------
UVM_INFO @ 0: reporter [RNTST] Running test ...
UVM_INFO @ 0: APB Bus Cycle Atomic Generator output channel [v_prod] tee branch turned ON
UVM_INFO @ 0: APB Bus Cycle Atomic Generator output channel [v_prod] tee branch turned ON
UVM_INFO @ 0: APB Bus Cycle Atomic Generator [v_prod] Started
UVM_INFO @ 0: env.o_cons [recevied] APB WR @ 0xfeca94fd = 0x93d6b627
UVM_INFO @ 0: env.comparator [match] APB WR @ 0xfeca94fd = 0x93d6b627
UVM_INFO @ 100: env.o_cons [recevied] APB WR @ 0xa8a41e51 = 0xb2a53865
UVM_INFO @ 100: env.comparator [match] APB WR @ 0xa8a41e51 = 0xb2a53865
UVM_INFO @ 200: env.o_cons [recevied] APB WR @ 0x5d32e7ba = 0x4c660398
UVM_INFO @ 200: env.comparator [match] APB WR @ 0x5d32e7ba = 0x4c660398
UVM_INFO @ 300: env.o_cons [recevied] APB WR @ 0x8af7bc15 = 0xb5c9ba6b
UVM_INFO @ 300: env.comparator [match] APB WR @ 0x8af7bc15 = 0xb5c9ba6b
UVM_INFO @ 400: env.o_cons [recevied] APB WR @ 0xf44848e8 = 0x14407928
UVM_INFO @ 400: env.comparator [match] APB WR @ 0xf44848e8 = 0x14407928
UVM_INFO @ 400: env.comparator [env.comparator] Scoreboard had 5 matches and 0 mismatches.
UVM_INFO @ 400: env [PASS] Test PASSED

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   16
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[PASS]     1
[RNTST]     1
[env.comparator]     1
[match]     5
[recevied]     5
[v_prod]     3
Simulation complete via $finish(1) at time 400 NS + 7
/home/phuynh/Data/Projects/UVM/uvm_ea1.0_042710/src/base/uvm_root.svh:466       $finish;
ncsim> exit
TOOL:	irun	09.20-s016: Exiting on Jun 01, 2010 at 06:52:14 PDT  (total: 00:00:06)
