
gigaczujnik.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009844  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005ac  08009908  08009908  00019908  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009eb4  08009eb4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08009eb4  08009eb4  00019eb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009ebc  08009ebc  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009ebc  08009ebc  00019ebc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009ec0  08009ec0  00019ec0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08009ec4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000188  200001dc  0800a0a0  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000364  0800a0a0  00020364  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d6b0  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020c4  00000000  00000000  0002d8b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c20  00000000  00000000  0002f978  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b18  00000000  00000000  00030598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016700  00000000  00000000  000310b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f17d  00000000  00000000  000477b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000860f8  00000000  00000000  0005692d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000dca25  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003dd0  00000000  00000000  000dca78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001dc 	.word	0x200001dc
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080098ec 	.word	0x080098ec

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e0 	.word	0x200001e0
 8000104:	080098ec 	.word	0x080098ec

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 ff15 	bl	800226c <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 fe65 	bl	800211c <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 ff07 	bl	800226c <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fefd 	bl	800226c <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 fe8d 	bl	80021a0 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 fe83 	bl	80021a0 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_cfrcmple>:
 80004a8:	4684      	mov	ip, r0
 80004aa:	0008      	movs	r0, r1
 80004ac:	4661      	mov	r1, ip
 80004ae:	e7ff      	b.n	80004b0 <__aeabi_cfcmpeq>

080004b0 <__aeabi_cfcmpeq>:
 80004b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004b2:	f000 fc87 	bl	8000dc4 <__lesf2>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d401      	bmi.n	80004be <__aeabi_cfcmpeq+0xe>
 80004ba:	2100      	movs	r1, #0
 80004bc:	42c8      	cmn	r0, r1
 80004be:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004c0 <__aeabi_fcmpeq>:
 80004c0:	b510      	push	{r4, lr}
 80004c2:	f000 fc13 	bl	8000cec <__eqsf2>
 80004c6:	4240      	negs	r0, r0
 80004c8:	3001      	adds	r0, #1
 80004ca:	bd10      	pop	{r4, pc}

080004cc <__aeabi_fcmplt>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 fc79 	bl	8000dc4 <__lesf2>
 80004d2:	2800      	cmp	r0, #0
 80004d4:	db01      	blt.n	80004da <__aeabi_fcmplt+0xe>
 80004d6:	2000      	movs	r0, #0
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	2001      	movs	r0, #1
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	46c0      	nop			; (mov r8, r8)

080004e0 <__aeabi_fcmple>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fc6f 	bl	8000dc4 <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	dd01      	ble.n	80004ee <__aeabi_fcmple+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)

080004f4 <__aeabi_fcmpgt>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fc1f 	bl	8000d38 <__gesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dc01      	bgt.n	8000502 <__aeabi_fcmpgt+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			; (mov r8, r8)

08000508 <__aeabi_fcmpge>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fc15 	bl	8000d38 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	da01      	bge.n	8000516 <__aeabi_fcmpge+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			; (mov r8, r8)

0800051c <__aeabi_uldivmod>:
 800051c:	2b00      	cmp	r3, #0
 800051e:	d111      	bne.n	8000544 <__aeabi_uldivmod+0x28>
 8000520:	2a00      	cmp	r2, #0
 8000522:	d10f      	bne.n	8000544 <__aeabi_uldivmod+0x28>
 8000524:	2900      	cmp	r1, #0
 8000526:	d100      	bne.n	800052a <__aeabi_uldivmod+0xe>
 8000528:	2800      	cmp	r0, #0
 800052a:	d002      	beq.n	8000532 <__aeabi_uldivmod+0x16>
 800052c:	2100      	movs	r1, #0
 800052e:	43c9      	mvns	r1, r1
 8000530:	0008      	movs	r0, r1
 8000532:	b407      	push	{r0, r1, r2}
 8000534:	4802      	ldr	r0, [pc, #8]	; (8000540 <__aeabi_uldivmod+0x24>)
 8000536:	a102      	add	r1, pc, #8	; (adr r1, 8000540 <__aeabi_uldivmod+0x24>)
 8000538:	1840      	adds	r0, r0, r1
 800053a:	9002      	str	r0, [sp, #8]
 800053c:	bd03      	pop	{r0, r1, pc}
 800053e:	46c0      	nop			; (mov r8, r8)
 8000540:	fffffee9 	.word	0xfffffee9
 8000544:	b403      	push	{r0, r1}
 8000546:	4668      	mov	r0, sp
 8000548:	b501      	push	{r0, lr}
 800054a:	9802      	ldr	r0, [sp, #8]
 800054c:	f000 f84c 	bl	80005e8 <__udivmoddi4>
 8000550:	9b01      	ldr	r3, [sp, #4]
 8000552:	469e      	mov	lr, r3
 8000554:	b002      	add	sp, #8
 8000556:	bc0c      	pop	{r2, r3}
 8000558:	4770      	bx	lr
 800055a:	46c0      	nop			; (mov r8, r8)

0800055c <__aeabi_lmul>:
 800055c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800055e:	46ce      	mov	lr, r9
 8000560:	4647      	mov	r7, r8
 8000562:	b580      	push	{r7, lr}
 8000564:	0007      	movs	r7, r0
 8000566:	4699      	mov	r9, r3
 8000568:	0c3b      	lsrs	r3, r7, #16
 800056a:	469c      	mov	ip, r3
 800056c:	0413      	lsls	r3, r2, #16
 800056e:	0c1b      	lsrs	r3, r3, #16
 8000570:	001d      	movs	r5, r3
 8000572:	000e      	movs	r6, r1
 8000574:	4661      	mov	r1, ip
 8000576:	0400      	lsls	r0, r0, #16
 8000578:	0c14      	lsrs	r4, r2, #16
 800057a:	0c00      	lsrs	r0, r0, #16
 800057c:	4345      	muls	r5, r0
 800057e:	434b      	muls	r3, r1
 8000580:	4360      	muls	r0, r4
 8000582:	4361      	muls	r1, r4
 8000584:	18c0      	adds	r0, r0, r3
 8000586:	0c2c      	lsrs	r4, r5, #16
 8000588:	1820      	adds	r0, r4, r0
 800058a:	468c      	mov	ip, r1
 800058c:	4283      	cmp	r3, r0
 800058e:	d903      	bls.n	8000598 <__aeabi_lmul+0x3c>
 8000590:	2380      	movs	r3, #128	; 0x80
 8000592:	025b      	lsls	r3, r3, #9
 8000594:	4698      	mov	r8, r3
 8000596:	44c4      	add	ip, r8
 8000598:	4649      	mov	r1, r9
 800059a:	4379      	muls	r1, r7
 800059c:	4372      	muls	r2, r6
 800059e:	0c03      	lsrs	r3, r0, #16
 80005a0:	4463      	add	r3, ip
 80005a2:	042d      	lsls	r5, r5, #16
 80005a4:	0c2d      	lsrs	r5, r5, #16
 80005a6:	18c9      	adds	r1, r1, r3
 80005a8:	0400      	lsls	r0, r0, #16
 80005aa:	1940      	adds	r0, r0, r5
 80005ac:	1889      	adds	r1, r1, r2
 80005ae:	bcc0      	pop	{r6, r7}
 80005b0:	46b9      	mov	r9, r7
 80005b2:	46b0      	mov	r8, r6
 80005b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005b6:	46c0      	nop			; (mov r8, r8)

080005b8 <__aeabi_f2uiz>:
 80005b8:	219e      	movs	r1, #158	; 0x9e
 80005ba:	b510      	push	{r4, lr}
 80005bc:	05c9      	lsls	r1, r1, #23
 80005be:	1c04      	adds	r4, r0, #0
 80005c0:	f7ff ffa2 	bl	8000508 <__aeabi_fcmpge>
 80005c4:	2800      	cmp	r0, #0
 80005c6:	d103      	bne.n	80005d0 <__aeabi_f2uiz+0x18>
 80005c8:	1c20      	adds	r0, r4, #0
 80005ca:	f000 ff13 	bl	80013f4 <__aeabi_f2iz>
 80005ce:	bd10      	pop	{r4, pc}
 80005d0:	219e      	movs	r1, #158	; 0x9e
 80005d2:	1c20      	adds	r0, r4, #0
 80005d4:	05c9      	lsls	r1, r1, #23
 80005d6:	f000 fd5f 	bl	8001098 <__aeabi_fsub>
 80005da:	f000 ff0b 	bl	80013f4 <__aeabi_f2iz>
 80005de:	2380      	movs	r3, #128	; 0x80
 80005e0:	061b      	lsls	r3, r3, #24
 80005e2:	469c      	mov	ip, r3
 80005e4:	4460      	add	r0, ip
 80005e6:	e7f2      	b.n	80005ce <__aeabi_f2uiz+0x16>

080005e8 <__udivmoddi4>:
 80005e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005ea:	4657      	mov	r7, sl
 80005ec:	464e      	mov	r6, r9
 80005ee:	4645      	mov	r5, r8
 80005f0:	46de      	mov	lr, fp
 80005f2:	b5e0      	push	{r5, r6, r7, lr}
 80005f4:	0004      	movs	r4, r0
 80005f6:	000d      	movs	r5, r1
 80005f8:	4692      	mov	sl, r2
 80005fa:	4699      	mov	r9, r3
 80005fc:	b083      	sub	sp, #12
 80005fe:	428b      	cmp	r3, r1
 8000600:	d830      	bhi.n	8000664 <__udivmoddi4+0x7c>
 8000602:	d02d      	beq.n	8000660 <__udivmoddi4+0x78>
 8000604:	4649      	mov	r1, r9
 8000606:	4650      	mov	r0, sl
 8000608:	f002 fe2a 	bl	8003260 <__clzdi2>
 800060c:	0029      	movs	r1, r5
 800060e:	0006      	movs	r6, r0
 8000610:	0020      	movs	r0, r4
 8000612:	f002 fe25 	bl	8003260 <__clzdi2>
 8000616:	1a33      	subs	r3, r6, r0
 8000618:	4698      	mov	r8, r3
 800061a:	3b20      	subs	r3, #32
 800061c:	469b      	mov	fp, r3
 800061e:	d433      	bmi.n	8000688 <__udivmoddi4+0xa0>
 8000620:	465a      	mov	r2, fp
 8000622:	4653      	mov	r3, sl
 8000624:	4093      	lsls	r3, r2
 8000626:	4642      	mov	r2, r8
 8000628:	001f      	movs	r7, r3
 800062a:	4653      	mov	r3, sl
 800062c:	4093      	lsls	r3, r2
 800062e:	001e      	movs	r6, r3
 8000630:	42af      	cmp	r7, r5
 8000632:	d83a      	bhi.n	80006aa <__udivmoddi4+0xc2>
 8000634:	42af      	cmp	r7, r5
 8000636:	d100      	bne.n	800063a <__udivmoddi4+0x52>
 8000638:	e078      	b.n	800072c <__udivmoddi4+0x144>
 800063a:	465b      	mov	r3, fp
 800063c:	1ba4      	subs	r4, r4, r6
 800063e:	41bd      	sbcs	r5, r7
 8000640:	2b00      	cmp	r3, #0
 8000642:	da00      	bge.n	8000646 <__udivmoddi4+0x5e>
 8000644:	e075      	b.n	8000732 <__udivmoddi4+0x14a>
 8000646:	2200      	movs	r2, #0
 8000648:	2300      	movs	r3, #0
 800064a:	9200      	str	r2, [sp, #0]
 800064c:	9301      	str	r3, [sp, #4]
 800064e:	2301      	movs	r3, #1
 8000650:	465a      	mov	r2, fp
 8000652:	4093      	lsls	r3, r2
 8000654:	9301      	str	r3, [sp, #4]
 8000656:	2301      	movs	r3, #1
 8000658:	4642      	mov	r2, r8
 800065a:	4093      	lsls	r3, r2
 800065c:	9300      	str	r3, [sp, #0]
 800065e:	e028      	b.n	80006b2 <__udivmoddi4+0xca>
 8000660:	4282      	cmp	r2, r0
 8000662:	d9cf      	bls.n	8000604 <__udivmoddi4+0x1c>
 8000664:	2200      	movs	r2, #0
 8000666:	2300      	movs	r3, #0
 8000668:	9200      	str	r2, [sp, #0]
 800066a:	9301      	str	r3, [sp, #4]
 800066c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800066e:	2b00      	cmp	r3, #0
 8000670:	d001      	beq.n	8000676 <__udivmoddi4+0x8e>
 8000672:	601c      	str	r4, [r3, #0]
 8000674:	605d      	str	r5, [r3, #4]
 8000676:	9800      	ldr	r0, [sp, #0]
 8000678:	9901      	ldr	r1, [sp, #4]
 800067a:	b003      	add	sp, #12
 800067c:	bcf0      	pop	{r4, r5, r6, r7}
 800067e:	46bb      	mov	fp, r7
 8000680:	46b2      	mov	sl, r6
 8000682:	46a9      	mov	r9, r5
 8000684:	46a0      	mov	r8, r4
 8000686:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000688:	4642      	mov	r2, r8
 800068a:	2320      	movs	r3, #32
 800068c:	1a9b      	subs	r3, r3, r2
 800068e:	4652      	mov	r2, sl
 8000690:	40da      	lsrs	r2, r3
 8000692:	4641      	mov	r1, r8
 8000694:	0013      	movs	r3, r2
 8000696:	464a      	mov	r2, r9
 8000698:	408a      	lsls	r2, r1
 800069a:	0017      	movs	r7, r2
 800069c:	4642      	mov	r2, r8
 800069e:	431f      	orrs	r7, r3
 80006a0:	4653      	mov	r3, sl
 80006a2:	4093      	lsls	r3, r2
 80006a4:	001e      	movs	r6, r3
 80006a6:	42af      	cmp	r7, r5
 80006a8:	d9c4      	bls.n	8000634 <__udivmoddi4+0x4c>
 80006aa:	2200      	movs	r2, #0
 80006ac:	2300      	movs	r3, #0
 80006ae:	9200      	str	r2, [sp, #0]
 80006b0:	9301      	str	r3, [sp, #4]
 80006b2:	4643      	mov	r3, r8
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d0d9      	beq.n	800066c <__udivmoddi4+0x84>
 80006b8:	07fb      	lsls	r3, r7, #31
 80006ba:	0872      	lsrs	r2, r6, #1
 80006bc:	431a      	orrs	r2, r3
 80006be:	4646      	mov	r6, r8
 80006c0:	087b      	lsrs	r3, r7, #1
 80006c2:	e00e      	b.n	80006e2 <__udivmoddi4+0xfa>
 80006c4:	42ab      	cmp	r3, r5
 80006c6:	d101      	bne.n	80006cc <__udivmoddi4+0xe4>
 80006c8:	42a2      	cmp	r2, r4
 80006ca:	d80c      	bhi.n	80006e6 <__udivmoddi4+0xfe>
 80006cc:	1aa4      	subs	r4, r4, r2
 80006ce:	419d      	sbcs	r5, r3
 80006d0:	2001      	movs	r0, #1
 80006d2:	1924      	adds	r4, r4, r4
 80006d4:	416d      	adcs	r5, r5
 80006d6:	2100      	movs	r1, #0
 80006d8:	3e01      	subs	r6, #1
 80006da:	1824      	adds	r4, r4, r0
 80006dc:	414d      	adcs	r5, r1
 80006de:	2e00      	cmp	r6, #0
 80006e0:	d006      	beq.n	80006f0 <__udivmoddi4+0x108>
 80006e2:	42ab      	cmp	r3, r5
 80006e4:	d9ee      	bls.n	80006c4 <__udivmoddi4+0xdc>
 80006e6:	3e01      	subs	r6, #1
 80006e8:	1924      	adds	r4, r4, r4
 80006ea:	416d      	adcs	r5, r5
 80006ec:	2e00      	cmp	r6, #0
 80006ee:	d1f8      	bne.n	80006e2 <__udivmoddi4+0xfa>
 80006f0:	9800      	ldr	r0, [sp, #0]
 80006f2:	9901      	ldr	r1, [sp, #4]
 80006f4:	465b      	mov	r3, fp
 80006f6:	1900      	adds	r0, r0, r4
 80006f8:	4169      	adcs	r1, r5
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	db24      	blt.n	8000748 <__udivmoddi4+0x160>
 80006fe:	002b      	movs	r3, r5
 8000700:	465a      	mov	r2, fp
 8000702:	4644      	mov	r4, r8
 8000704:	40d3      	lsrs	r3, r2
 8000706:	002a      	movs	r2, r5
 8000708:	40e2      	lsrs	r2, r4
 800070a:	001c      	movs	r4, r3
 800070c:	465b      	mov	r3, fp
 800070e:	0015      	movs	r5, r2
 8000710:	2b00      	cmp	r3, #0
 8000712:	db2a      	blt.n	800076a <__udivmoddi4+0x182>
 8000714:	0026      	movs	r6, r4
 8000716:	409e      	lsls	r6, r3
 8000718:	0033      	movs	r3, r6
 800071a:	0026      	movs	r6, r4
 800071c:	4647      	mov	r7, r8
 800071e:	40be      	lsls	r6, r7
 8000720:	0032      	movs	r2, r6
 8000722:	1a80      	subs	r0, r0, r2
 8000724:	4199      	sbcs	r1, r3
 8000726:	9000      	str	r0, [sp, #0]
 8000728:	9101      	str	r1, [sp, #4]
 800072a:	e79f      	b.n	800066c <__udivmoddi4+0x84>
 800072c:	42a3      	cmp	r3, r4
 800072e:	d8bc      	bhi.n	80006aa <__udivmoddi4+0xc2>
 8000730:	e783      	b.n	800063a <__udivmoddi4+0x52>
 8000732:	4642      	mov	r2, r8
 8000734:	2320      	movs	r3, #32
 8000736:	2100      	movs	r1, #0
 8000738:	1a9b      	subs	r3, r3, r2
 800073a:	2200      	movs	r2, #0
 800073c:	9100      	str	r1, [sp, #0]
 800073e:	9201      	str	r2, [sp, #4]
 8000740:	2201      	movs	r2, #1
 8000742:	40da      	lsrs	r2, r3
 8000744:	9201      	str	r2, [sp, #4]
 8000746:	e786      	b.n	8000656 <__udivmoddi4+0x6e>
 8000748:	4642      	mov	r2, r8
 800074a:	2320      	movs	r3, #32
 800074c:	1a9b      	subs	r3, r3, r2
 800074e:	002a      	movs	r2, r5
 8000750:	4646      	mov	r6, r8
 8000752:	409a      	lsls	r2, r3
 8000754:	0023      	movs	r3, r4
 8000756:	40f3      	lsrs	r3, r6
 8000758:	4644      	mov	r4, r8
 800075a:	4313      	orrs	r3, r2
 800075c:	002a      	movs	r2, r5
 800075e:	40e2      	lsrs	r2, r4
 8000760:	001c      	movs	r4, r3
 8000762:	465b      	mov	r3, fp
 8000764:	0015      	movs	r5, r2
 8000766:	2b00      	cmp	r3, #0
 8000768:	dad4      	bge.n	8000714 <__udivmoddi4+0x12c>
 800076a:	4642      	mov	r2, r8
 800076c:	002f      	movs	r7, r5
 800076e:	2320      	movs	r3, #32
 8000770:	0026      	movs	r6, r4
 8000772:	4097      	lsls	r7, r2
 8000774:	1a9b      	subs	r3, r3, r2
 8000776:	40de      	lsrs	r6, r3
 8000778:	003b      	movs	r3, r7
 800077a:	4333      	orrs	r3, r6
 800077c:	e7cd      	b.n	800071a <__udivmoddi4+0x132>
 800077e:	46c0      	nop			; (mov r8, r8)

08000780 <__aeabi_fadd>:
 8000780:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000782:	46c6      	mov	lr, r8
 8000784:	0243      	lsls	r3, r0, #9
 8000786:	0a5b      	lsrs	r3, r3, #9
 8000788:	024e      	lsls	r6, r1, #9
 800078a:	0045      	lsls	r5, r0, #1
 800078c:	004f      	lsls	r7, r1, #1
 800078e:	00da      	lsls	r2, r3, #3
 8000790:	0fc4      	lsrs	r4, r0, #31
 8000792:	469c      	mov	ip, r3
 8000794:	0a70      	lsrs	r0, r6, #9
 8000796:	4690      	mov	r8, r2
 8000798:	b500      	push	{lr}
 800079a:	0e2d      	lsrs	r5, r5, #24
 800079c:	0e3f      	lsrs	r7, r7, #24
 800079e:	0fc9      	lsrs	r1, r1, #31
 80007a0:	09b6      	lsrs	r6, r6, #6
 80007a2:	428c      	cmp	r4, r1
 80007a4:	d04b      	beq.n	800083e <__aeabi_fadd+0xbe>
 80007a6:	1bea      	subs	r2, r5, r7
 80007a8:	2a00      	cmp	r2, #0
 80007aa:	dd36      	ble.n	800081a <__aeabi_fadd+0x9a>
 80007ac:	2f00      	cmp	r7, #0
 80007ae:	d061      	beq.n	8000874 <__aeabi_fadd+0xf4>
 80007b0:	2dff      	cmp	r5, #255	; 0xff
 80007b2:	d100      	bne.n	80007b6 <__aeabi_fadd+0x36>
 80007b4:	e0ad      	b.n	8000912 <__aeabi_fadd+0x192>
 80007b6:	2380      	movs	r3, #128	; 0x80
 80007b8:	04db      	lsls	r3, r3, #19
 80007ba:	431e      	orrs	r6, r3
 80007bc:	2a1b      	cmp	r2, #27
 80007be:	dc00      	bgt.n	80007c2 <__aeabi_fadd+0x42>
 80007c0:	e0d3      	b.n	800096a <__aeabi_fadd+0x1ea>
 80007c2:	2001      	movs	r0, #1
 80007c4:	4643      	mov	r3, r8
 80007c6:	1a18      	subs	r0, r3, r0
 80007c8:	0143      	lsls	r3, r0, #5
 80007ca:	d400      	bmi.n	80007ce <__aeabi_fadd+0x4e>
 80007cc:	e08c      	b.n	80008e8 <__aeabi_fadd+0x168>
 80007ce:	0180      	lsls	r0, r0, #6
 80007d0:	0987      	lsrs	r7, r0, #6
 80007d2:	0038      	movs	r0, r7
 80007d4:	f002 fd26 	bl	8003224 <__clzsi2>
 80007d8:	3805      	subs	r0, #5
 80007da:	4087      	lsls	r7, r0
 80007dc:	4285      	cmp	r5, r0
 80007de:	dc00      	bgt.n	80007e2 <__aeabi_fadd+0x62>
 80007e0:	e0b6      	b.n	8000950 <__aeabi_fadd+0x1d0>
 80007e2:	1a2d      	subs	r5, r5, r0
 80007e4:	48b3      	ldr	r0, [pc, #716]	; (8000ab4 <__aeabi_fadd+0x334>)
 80007e6:	4038      	ands	r0, r7
 80007e8:	0743      	lsls	r3, r0, #29
 80007ea:	d004      	beq.n	80007f6 <__aeabi_fadd+0x76>
 80007ec:	230f      	movs	r3, #15
 80007ee:	4003      	ands	r3, r0
 80007f0:	2b04      	cmp	r3, #4
 80007f2:	d000      	beq.n	80007f6 <__aeabi_fadd+0x76>
 80007f4:	3004      	adds	r0, #4
 80007f6:	0143      	lsls	r3, r0, #5
 80007f8:	d400      	bmi.n	80007fc <__aeabi_fadd+0x7c>
 80007fa:	e078      	b.n	80008ee <__aeabi_fadd+0x16e>
 80007fc:	1c6a      	adds	r2, r5, #1
 80007fe:	2dfe      	cmp	r5, #254	; 0xfe
 8000800:	d065      	beq.n	80008ce <__aeabi_fadd+0x14e>
 8000802:	0180      	lsls	r0, r0, #6
 8000804:	0a43      	lsrs	r3, r0, #9
 8000806:	469c      	mov	ip, r3
 8000808:	b2d2      	uxtb	r2, r2
 800080a:	4663      	mov	r3, ip
 800080c:	05d0      	lsls	r0, r2, #23
 800080e:	4318      	orrs	r0, r3
 8000810:	07e4      	lsls	r4, r4, #31
 8000812:	4320      	orrs	r0, r4
 8000814:	bc80      	pop	{r7}
 8000816:	46b8      	mov	r8, r7
 8000818:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800081a:	2a00      	cmp	r2, #0
 800081c:	d035      	beq.n	800088a <__aeabi_fadd+0x10a>
 800081e:	1b7a      	subs	r2, r7, r5
 8000820:	2d00      	cmp	r5, #0
 8000822:	d000      	beq.n	8000826 <__aeabi_fadd+0xa6>
 8000824:	e0af      	b.n	8000986 <__aeabi_fadd+0x206>
 8000826:	4643      	mov	r3, r8
 8000828:	2b00      	cmp	r3, #0
 800082a:	d100      	bne.n	800082e <__aeabi_fadd+0xae>
 800082c:	e0a7      	b.n	800097e <__aeabi_fadd+0x1fe>
 800082e:	1e53      	subs	r3, r2, #1
 8000830:	2a01      	cmp	r2, #1
 8000832:	d100      	bne.n	8000836 <__aeabi_fadd+0xb6>
 8000834:	e12f      	b.n	8000a96 <__aeabi_fadd+0x316>
 8000836:	2aff      	cmp	r2, #255	; 0xff
 8000838:	d069      	beq.n	800090e <__aeabi_fadd+0x18e>
 800083a:	001a      	movs	r2, r3
 800083c:	e0aa      	b.n	8000994 <__aeabi_fadd+0x214>
 800083e:	1be9      	subs	r1, r5, r7
 8000840:	2900      	cmp	r1, #0
 8000842:	dd70      	ble.n	8000926 <__aeabi_fadd+0x1a6>
 8000844:	2f00      	cmp	r7, #0
 8000846:	d037      	beq.n	80008b8 <__aeabi_fadd+0x138>
 8000848:	2dff      	cmp	r5, #255	; 0xff
 800084a:	d062      	beq.n	8000912 <__aeabi_fadd+0x192>
 800084c:	2380      	movs	r3, #128	; 0x80
 800084e:	04db      	lsls	r3, r3, #19
 8000850:	431e      	orrs	r6, r3
 8000852:	291b      	cmp	r1, #27
 8000854:	dc00      	bgt.n	8000858 <__aeabi_fadd+0xd8>
 8000856:	e0b0      	b.n	80009ba <__aeabi_fadd+0x23a>
 8000858:	2001      	movs	r0, #1
 800085a:	4440      	add	r0, r8
 800085c:	0143      	lsls	r3, r0, #5
 800085e:	d543      	bpl.n	80008e8 <__aeabi_fadd+0x168>
 8000860:	3501      	adds	r5, #1
 8000862:	2dff      	cmp	r5, #255	; 0xff
 8000864:	d033      	beq.n	80008ce <__aeabi_fadd+0x14e>
 8000866:	2301      	movs	r3, #1
 8000868:	4a93      	ldr	r2, [pc, #588]	; (8000ab8 <__aeabi_fadd+0x338>)
 800086a:	4003      	ands	r3, r0
 800086c:	0840      	lsrs	r0, r0, #1
 800086e:	4010      	ands	r0, r2
 8000870:	4318      	orrs	r0, r3
 8000872:	e7b9      	b.n	80007e8 <__aeabi_fadd+0x68>
 8000874:	2e00      	cmp	r6, #0
 8000876:	d100      	bne.n	800087a <__aeabi_fadd+0xfa>
 8000878:	e083      	b.n	8000982 <__aeabi_fadd+0x202>
 800087a:	1e51      	subs	r1, r2, #1
 800087c:	2a01      	cmp	r2, #1
 800087e:	d100      	bne.n	8000882 <__aeabi_fadd+0x102>
 8000880:	e0d8      	b.n	8000a34 <__aeabi_fadd+0x2b4>
 8000882:	2aff      	cmp	r2, #255	; 0xff
 8000884:	d045      	beq.n	8000912 <__aeabi_fadd+0x192>
 8000886:	000a      	movs	r2, r1
 8000888:	e798      	b.n	80007bc <__aeabi_fadd+0x3c>
 800088a:	27fe      	movs	r7, #254	; 0xfe
 800088c:	1c6a      	adds	r2, r5, #1
 800088e:	4217      	tst	r7, r2
 8000890:	d000      	beq.n	8000894 <__aeabi_fadd+0x114>
 8000892:	e086      	b.n	80009a2 <__aeabi_fadd+0x222>
 8000894:	2d00      	cmp	r5, #0
 8000896:	d000      	beq.n	800089a <__aeabi_fadd+0x11a>
 8000898:	e0b7      	b.n	8000a0a <__aeabi_fadd+0x28a>
 800089a:	4643      	mov	r3, r8
 800089c:	2b00      	cmp	r3, #0
 800089e:	d100      	bne.n	80008a2 <__aeabi_fadd+0x122>
 80008a0:	e0f3      	b.n	8000a8a <__aeabi_fadd+0x30a>
 80008a2:	2200      	movs	r2, #0
 80008a4:	2e00      	cmp	r6, #0
 80008a6:	d0b0      	beq.n	800080a <__aeabi_fadd+0x8a>
 80008a8:	1b98      	subs	r0, r3, r6
 80008aa:	0143      	lsls	r3, r0, #5
 80008ac:	d400      	bmi.n	80008b0 <__aeabi_fadd+0x130>
 80008ae:	e0fa      	b.n	8000aa6 <__aeabi_fadd+0x326>
 80008b0:	4643      	mov	r3, r8
 80008b2:	000c      	movs	r4, r1
 80008b4:	1af0      	subs	r0, r6, r3
 80008b6:	e797      	b.n	80007e8 <__aeabi_fadd+0x68>
 80008b8:	2e00      	cmp	r6, #0
 80008ba:	d100      	bne.n	80008be <__aeabi_fadd+0x13e>
 80008bc:	e0c8      	b.n	8000a50 <__aeabi_fadd+0x2d0>
 80008be:	1e4a      	subs	r2, r1, #1
 80008c0:	2901      	cmp	r1, #1
 80008c2:	d100      	bne.n	80008c6 <__aeabi_fadd+0x146>
 80008c4:	e0ae      	b.n	8000a24 <__aeabi_fadd+0x2a4>
 80008c6:	29ff      	cmp	r1, #255	; 0xff
 80008c8:	d023      	beq.n	8000912 <__aeabi_fadd+0x192>
 80008ca:	0011      	movs	r1, r2
 80008cc:	e7c1      	b.n	8000852 <__aeabi_fadd+0xd2>
 80008ce:	2300      	movs	r3, #0
 80008d0:	22ff      	movs	r2, #255	; 0xff
 80008d2:	469c      	mov	ip, r3
 80008d4:	e799      	b.n	800080a <__aeabi_fadd+0x8a>
 80008d6:	21fe      	movs	r1, #254	; 0xfe
 80008d8:	1c6a      	adds	r2, r5, #1
 80008da:	4211      	tst	r1, r2
 80008dc:	d077      	beq.n	80009ce <__aeabi_fadd+0x24e>
 80008de:	2aff      	cmp	r2, #255	; 0xff
 80008e0:	d0f5      	beq.n	80008ce <__aeabi_fadd+0x14e>
 80008e2:	0015      	movs	r5, r2
 80008e4:	4446      	add	r6, r8
 80008e6:	0870      	lsrs	r0, r6, #1
 80008e8:	0743      	lsls	r3, r0, #29
 80008ea:	d000      	beq.n	80008ee <__aeabi_fadd+0x16e>
 80008ec:	e77e      	b.n	80007ec <__aeabi_fadd+0x6c>
 80008ee:	08c3      	lsrs	r3, r0, #3
 80008f0:	2dff      	cmp	r5, #255	; 0xff
 80008f2:	d00e      	beq.n	8000912 <__aeabi_fadd+0x192>
 80008f4:	025b      	lsls	r3, r3, #9
 80008f6:	0a5b      	lsrs	r3, r3, #9
 80008f8:	469c      	mov	ip, r3
 80008fa:	b2ea      	uxtb	r2, r5
 80008fc:	e785      	b.n	800080a <__aeabi_fadd+0x8a>
 80008fe:	2e00      	cmp	r6, #0
 8000900:	d007      	beq.n	8000912 <__aeabi_fadd+0x192>
 8000902:	2280      	movs	r2, #128	; 0x80
 8000904:	03d2      	lsls	r2, r2, #15
 8000906:	4213      	tst	r3, r2
 8000908:	d003      	beq.n	8000912 <__aeabi_fadd+0x192>
 800090a:	4210      	tst	r0, r2
 800090c:	d101      	bne.n	8000912 <__aeabi_fadd+0x192>
 800090e:	000c      	movs	r4, r1
 8000910:	0003      	movs	r3, r0
 8000912:	2b00      	cmp	r3, #0
 8000914:	d0db      	beq.n	80008ce <__aeabi_fadd+0x14e>
 8000916:	2080      	movs	r0, #128	; 0x80
 8000918:	03c0      	lsls	r0, r0, #15
 800091a:	4318      	orrs	r0, r3
 800091c:	0240      	lsls	r0, r0, #9
 800091e:	0a43      	lsrs	r3, r0, #9
 8000920:	469c      	mov	ip, r3
 8000922:	22ff      	movs	r2, #255	; 0xff
 8000924:	e771      	b.n	800080a <__aeabi_fadd+0x8a>
 8000926:	2900      	cmp	r1, #0
 8000928:	d0d5      	beq.n	80008d6 <__aeabi_fadd+0x156>
 800092a:	1b7a      	subs	r2, r7, r5
 800092c:	2d00      	cmp	r5, #0
 800092e:	d160      	bne.n	80009f2 <__aeabi_fadd+0x272>
 8000930:	4643      	mov	r3, r8
 8000932:	2b00      	cmp	r3, #0
 8000934:	d024      	beq.n	8000980 <__aeabi_fadd+0x200>
 8000936:	1e53      	subs	r3, r2, #1
 8000938:	2a01      	cmp	r2, #1
 800093a:	d073      	beq.n	8000a24 <__aeabi_fadd+0x2a4>
 800093c:	2aff      	cmp	r2, #255	; 0xff
 800093e:	d0e7      	beq.n	8000910 <__aeabi_fadd+0x190>
 8000940:	001a      	movs	r2, r3
 8000942:	2a1b      	cmp	r2, #27
 8000944:	dc00      	bgt.n	8000948 <__aeabi_fadd+0x1c8>
 8000946:	e085      	b.n	8000a54 <__aeabi_fadd+0x2d4>
 8000948:	2001      	movs	r0, #1
 800094a:	003d      	movs	r5, r7
 800094c:	1980      	adds	r0, r0, r6
 800094e:	e785      	b.n	800085c <__aeabi_fadd+0xdc>
 8000950:	2320      	movs	r3, #32
 8000952:	003a      	movs	r2, r7
 8000954:	1b45      	subs	r5, r0, r5
 8000956:	0038      	movs	r0, r7
 8000958:	3501      	adds	r5, #1
 800095a:	40ea      	lsrs	r2, r5
 800095c:	1b5d      	subs	r5, r3, r5
 800095e:	40a8      	lsls	r0, r5
 8000960:	1e43      	subs	r3, r0, #1
 8000962:	4198      	sbcs	r0, r3
 8000964:	2500      	movs	r5, #0
 8000966:	4310      	orrs	r0, r2
 8000968:	e73e      	b.n	80007e8 <__aeabi_fadd+0x68>
 800096a:	2320      	movs	r3, #32
 800096c:	0030      	movs	r0, r6
 800096e:	1a9b      	subs	r3, r3, r2
 8000970:	0031      	movs	r1, r6
 8000972:	4098      	lsls	r0, r3
 8000974:	40d1      	lsrs	r1, r2
 8000976:	1e43      	subs	r3, r0, #1
 8000978:	4198      	sbcs	r0, r3
 800097a:	4308      	orrs	r0, r1
 800097c:	e722      	b.n	80007c4 <__aeabi_fadd+0x44>
 800097e:	000c      	movs	r4, r1
 8000980:	0003      	movs	r3, r0
 8000982:	0015      	movs	r5, r2
 8000984:	e7b4      	b.n	80008f0 <__aeabi_fadd+0x170>
 8000986:	2fff      	cmp	r7, #255	; 0xff
 8000988:	d0c1      	beq.n	800090e <__aeabi_fadd+0x18e>
 800098a:	2380      	movs	r3, #128	; 0x80
 800098c:	4640      	mov	r0, r8
 800098e:	04db      	lsls	r3, r3, #19
 8000990:	4318      	orrs	r0, r3
 8000992:	4680      	mov	r8, r0
 8000994:	2a1b      	cmp	r2, #27
 8000996:	dd51      	ble.n	8000a3c <__aeabi_fadd+0x2bc>
 8000998:	2001      	movs	r0, #1
 800099a:	000c      	movs	r4, r1
 800099c:	003d      	movs	r5, r7
 800099e:	1a30      	subs	r0, r6, r0
 80009a0:	e712      	b.n	80007c8 <__aeabi_fadd+0x48>
 80009a2:	4643      	mov	r3, r8
 80009a4:	1b9f      	subs	r7, r3, r6
 80009a6:	017b      	lsls	r3, r7, #5
 80009a8:	d42b      	bmi.n	8000a02 <__aeabi_fadd+0x282>
 80009aa:	2f00      	cmp	r7, #0
 80009ac:	d000      	beq.n	80009b0 <__aeabi_fadd+0x230>
 80009ae:	e710      	b.n	80007d2 <__aeabi_fadd+0x52>
 80009b0:	2300      	movs	r3, #0
 80009b2:	2400      	movs	r4, #0
 80009b4:	2200      	movs	r2, #0
 80009b6:	469c      	mov	ip, r3
 80009b8:	e727      	b.n	800080a <__aeabi_fadd+0x8a>
 80009ba:	2320      	movs	r3, #32
 80009bc:	0032      	movs	r2, r6
 80009be:	0030      	movs	r0, r6
 80009c0:	40ca      	lsrs	r2, r1
 80009c2:	1a59      	subs	r1, r3, r1
 80009c4:	4088      	lsls	r0, r1
 80009c6:	1e43      	subs	r3, r0, #1
 80009c8:	4198      	sbcs	r0, r3
 80009ca:	4310      	orrs	r0, r2
 80009cc:	e745      	b.n	800085a <__aeabi_fadd+0xda>
 80009ce:	2d00      	cmp	r5, #0
 80009d0:	d14a      	bne.n	8000a68 <__aeabi_fadd+0x2e8>
 80009d2:	4643      	mov	r3, r8
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d063      	beq.n	8000aa0 <__aeabi_fadd+0x320>
 80009d8:	2200      	movs	r2, #0
 80009da:	2e00      	cmp	r6, #0
 80009dc:	d100      	bne.n	80009e0 <__aeabi_fadd+0x260>
 80009de:	e714      	b.n	800080a <__aeabi_fadd+0x8a>
 80009e0:	0030      	movs	r0, r6
 80009e2:	4440      	add	r0, r8
 80009e4:	0143      	lsls	r3, r0, #5
 80009e6:	d400      	bmi.n	80009ea <__aeabi_fadd+0x26a>
 80009e8:	e77e      	b.n	80008e8 <__aeabi_fadd+0x168>
 80009ea:	4b32      	ldr	r3, [pc, #200]	; (8000ab4 <__aeabi_fadd+0x334>)
 80009ec:	3501      	adds	r5, #1
 80009ee:	4018      	ands	r0, r3
 80009f0:	e77a      	b.n	80008e8 <__aeabi_fadd+0x168>
 80009f2:	2fff      	cmp	r7, #255	; 0xff
 80009f4:	d08c      	beq.n	8000910 <__aeabi_fadd+0x190>
 80009f6:	2380      	movs	r3, #128	; 0x80
 80009f8:	4641      	mov	r1, r8
 80009fa:	04db      	lsls	r3, r3, #19
 80009fc:	4319      	orrs	r1, r3
 80009fe:	4688      	mov	r8, r1
 8000a00:	e79f      	b.n	8000942 <__aeabi_fadd+0x1c2>
 8000a02:	4643      	mov	r3, r8
 8000a04:	000c      	movs	r4, r1
 8000a06:	1af7      	subs	r7, r6, r3
 8000a08:	e6e3      	b.n	80007d2 <__aeabi_fadd+0x52>
 8000a0a:	4642      	mov	r2, r8
 8000a0c:	2a00      	cmp	r2, #0
 8000a0e:	d000      	beq.n	8000a12 <__aeabi_fadd+0x292>
 8000a10:	e775      	b.n	80008fe <__aeabi_fadd+0x17e>
 8000a12:	2e00      	cmp	r6, #0
 8000a14:	d000      	beq.n	8000a18 <__aeabi_fadd+0x298>
 8000a16:	e77a      	b.n	800090e <__aeabi_fadd+0x18e>
 8000a18:	2380      	movs	r3, #128	; 0x80
 8000a1a:	03db      	lsls	r3, r3, #15
 8000a1c:	2400      	movs	r4, #0
 8000a1e:	469c      	mov	ip, r3
 8000a20:	22ff      	movs	r2, #255	; 0xff
 8000a22:	e6f2      	b.n	800080a <__aeabi_fadd+0x8a>
 8000a24:	0030      	movs	r0, r6
 8000a26:	4440      	add	r0, r8
 8000a28:	2501      	movs	r5, #1
 8000a2a:	0143      	lsls	r3, r0, #5
 8000a2c:	d400      	bmi.n	8000a30 <__aeabi_fadd+0x2b0>
 8000a2e:	e75b      	b.n	80008e8 <__aeabi_fadd+0x168>
 8000a30:	2502      	movs	r5, #2
 8000a32:	e718      	b.n	8000866 <__aeabi_fadd+0xe6>
 8000a34:	4643      	mov	r3, r8
 8000a36:	2501      	movs	r5, #1
 8000a38:	1b98      	subs	r0, r3, r6
 8000a3a:	e6c5      	b.n	80007c8 <__aeabi_fadd+0x48>
 8000a3c:	2320      	movs	r3, #32
 8000a3e:	4644      	mov	r4, r8
 8000a40:	4640      	mov	r0, r8
 8000a42:	40d4      	lsrs	r4, r2
 8000a44:	1a9a      	subs	r2, r3, r2
 8000a46:	4090      	lsls	r0, r2
 8000a48:	1e43      	subs	r3, r0, #1
 8000a4a:	4198      	sbcs	r0, r3
 8000a4c:	4320      	orrs	r0, r4
 8000a4e:	e7a4      	b.n	800099a <__aeabi_fadd+0x21a>
 8000a50:	000d      	movs	r5, r1
 8000a52:	e74d      	b.n	80008f0 <__aeabi_fadd+0x170>
 8000a54:	2320      	movs	r3, #32
 8000a56:	4641      	mov	r1, r8
 8000a58:	4640      	mov	r0, r8
 8000a5a:	40d1      	lsrs	r1, r2
 8000a5c:	1a9a      	subs	r2, r3, r2
 8000a5e:	4090      	lsls	r0, r2
 8000a60:	1e43      	subs	r3, r0, #1
 8000a62:	4198      	sbcs	r0, r3
 8000a64:	4308      	orrs	r0, r1
 8000a66:	e770      	b.n	800094a <__aeabi_fadd+0x1ca>
 8000a68:	4642      	mov	r2, r8
 8000a6a:	2a00      	cmp	r2, #0
 8000a6c:	d100      	bne.n	8000a70 <__aeabi_fadd+0x2f0>
 8000a6e:	e74f      	b.n	8000910 <__aeabi_fadd+0x190>
 8000a70:	2e00      	cmp	r6, #0
 8000a72:	d100      	bne.n	8000a76 <__aeabi_fadd+0x2f6>
 8000a74:	e74d      	b.n	8000912 <__aeabi_fadd+0x192>
 8000a76:	2280      	movs	r2, #128	; 0x80
 8000a78:	03d2      	lsls	r2, r2, #15
 8000a7a:	4213      	tst	r3, r2
 8000a7c:	d100      	bne.n	8000a80 <__aeabi_fadd+0x300>
 8000a7e:	e748      	b.n	8000912 <__aeabi_fadd+0x192>
 8000a80:	4210      	tst	r0, r2
 8000a82:	d000      	beq.n	8000a86 <__aeabi_fadd+0x306>
 8000a84:	e745      	b.n	8000912 <__aeabi_fadd+0x192>
 8000a86:	0003      	movs	r3, r0
 8000a88:	e743      	b.n	8000912 <__aeabi_fadd+0x192>
 8000a8a:	2e00      	cmp	r6, #0
 8000a8c:	d090      	beq.n	80009b0 <__aeabi_fadd+0x230>
 8000a8e:	000c      	movs	r4, r1
 8000a90:	4684      	mov	ip, r0
 8000a92:	2200      	movs	r2, #0
 8000a94:	e6b9      	b.n	800080a <__aeabi_fadd+0x8a>
 8000a96:	4643      	mov	r3, r8
 8000a98:	000c      	movs	r4, r1
 8000a9a:	1af0      	subs	r0, r6, r3
 8000a9c:	3501      	adds	r5, #1
 8000a9e:	e693      	b.n	80007c8 <__aeabi_fadd+0x48>
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	e6b1      	b.n	800080a <__aeabi_fadd+0x8a>
 8000aa6:	2800      	cmp	r0, #0
 8000aa8:	d000      	beq.n	8000aac <__aeabi_fadd+0x32c>
 8000aaa:	e71d      	b.n	80008e8 <__aeabi_fadd+0x168>
 8000aac:	2300      	movs	r3, #0
 8000aae:	2400      	movs	r4, #0
 8000ab0:	469c      	mov	ip, r3
 8000ab2:	e6aa      	b.n	800080a <__aeabi_fadd+0x8a>
 8000ab4:	fbffffff 	.word	0xfbffffff
 8000ab8:	7dffffff 	.word	0x7dffffff

08000abc <__aeabi_fdiv>:
 8000abc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000abe:	464f      	mov	r7, r9
 8000ac0:	4646      	mov	r6, r8
 8000ac2:	46d6      	mov	lr, sl
 8000ac4:	0245      	lsls	r5, r0, #9
 8000ac6:	b5c0      	push	{r6, r7, lr}
 8000ac8:	0047      	lsls	r7, r0, #1
 8000aca:	1c0c      	adds	r4, r1, #0
 8000acc:	0a6d      	lsrs	r5, r5, #9
 8000ace:	0e3f      	lsrs	r7, r7, #24
 8000ad0:	0fc6      	lsrs	r6, r0, #31
 8000ad2:	2f00      	cmp	r7, #0
 8000ad4:	d100      	bne.n	8000ad8 <__aeabi_fdiv+0x1c>
 8000ad6:	e070      	b.n	8000bba <__aeabi_fdiv+0xfe>
 8000ad8:	2fff      	cmp	r7, #255	; 0xff
 8000ada:	d100      	bne.n	8000ade <__aeabi_fdiv+0x22>
 8000adc:	e075      	b.n	8000bca <__aeabi_fdiv+0x10e>
 8000ade:	00eb      	lsls	r3, r5, #3
 8000ae0:	2580      	movs	r5, #128	; 0x80
 8000ae2:	04ed      	lsls	r5, r5, #19
 8000ae4:	431d      	orrs	r5, r3
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	4699      	mov	r9, r3
 8000aea:	469a      	mov	sl, r3
 8000aec:	3f7f      	subs	r7, #127	; 0x7f
 8000aee:	0260      	lsls	r0, r4, #9
 8000af0:	0a43      	lsrs	r3, r0, #9
 8000af2:	4698      	mov	r8, r3
 8000af4:	0063      	lsls	r3, r4, #1
 8000af6:	0e1b      	lsrs	r3, r3, #24
 8000af8:	0fe4      	lsrs	r4, r4, #31
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d04e      	beq.n	8000b9c <__aeabi_fdiv+0xe0>
 8000afe:	2bff      	cmp	r3, #255	; 0xff
 8000b00:	d046      	beq.n	8000b90 <__aeabi_fdiv+0xd4>
 8000b02:	4642      	mov	r2, r8
 8000b04:	00d0      	lsls	r0, r2, #3
 8000b06:	2280      	movs	r2, #128	; 0x80
 8000b08:	04d2      	lsls	r2, r2, #19
 8000b0a:	4302      	orrs	r2, r0
 8000b0c:	4690      	mov	r8, r2
 8000b0e:	2200      	movs	r2, #0
 8000b10:	3b7f      	subs	r3, #127	; 0x7f
 8000b12:	0031      	movs	r1, r6
 8000b14:	1aff      	subs	r7, r7, r3
 8000b16:	464b      	mov	r3, r9
 8000b18:	4061      	eors	r1, r4
 8000b1a:	b2c9      	uxtb	r1, r1
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	2b0f      	cmp	r3, #15
 8000b20:	d900      	bls.n	8000b24 <__aeabi_fdiv+0x68>
 8000b22:	e0b5      	b.n	8000c90 <__aeabi_fdiv+0x1d4>
 8000b24:	486e      	ldr	r0, [pc, #440]	; (8000ce0 <__aeabi_fdiv+0x224>)
 8000b26:	009b      	lsls	r3, r3, #2
 8000b28:	58c3      	ldr	r3, [r0, r3]
 8000b2a:	469f      	mov	pc, r3
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	4698      	mov	r8, r3
 8000b30:	0026      	movs	r6, r4
 8000b32:	4645      	mov	r5, r8
 8000b34:	4692      	mov	sl, r2
 8000b36:	4653      	mov	r3, sl
 8000b38:	2b02      	cmp	r3, #2
 8000b3a:	d100      	bne.n	8000b3e <__aeabi_fdiv+0x82>
 8000b3c:	e089      	b.n	8000c52 <__aeabi_fdiv+0x196>
 8000b3e:	2b03      	cmp	r3, #3
 8000b40:	d100      	bne.n	8000b44 <__aeabi_fdiv+0x88>
 8000b42:	e09e      	b.n	8000c82 <__aeabi_fdiv+0x1c6>
 8000b44:	2b01      	cmp	r3, #1
 8000b46:	d018      	beq.n	8000b7a <__aeabi_fdiv+0xbe>
 8000b48:	003b      	movs	r3, r7
 8000b4a:	337f      	adds	r3, #127	; 0x7f
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	dd69      	ble.n	8000c24 <__aeabi_fdiv+0x168>
 8000b50:	076a      	lsls	r2, r5, #29
 8000b52:	d004      	beq.n	8000b5e <__aeabi_fdiv+0xa2>
 8000b54:	220f      	movs	r2, #15
 8000b56:	402a      	ands	r2, r5
 8000b58:	2a04      	cmp	r2, #4
 8000b5a:	d000      	beq.n	8000b5e <__aeabi_fdiv+0xa2>
 8000b5c:	3504      	adds	r5, #4
 8000b5e:	012a      	lsls	r2, r5, #4
 8000b60:	d503      	bpl.n	8000b6a <__aeabi_fdiv+0xae>
 8000b62:	4b60      	ldr	r3, [pc, #384]	; (8000ce4 <__aeabi_fdiv+0x228>)
 8000b64:	401d      	ands	r5, r3
 8000b66:	003b      	movs	r3, r7
 8000b68:	3380      	adds	r3, #128	; 0x80
 8000b6a:	2bfe      	cmp	r3, #254	; 0xfe
 8000b6c:	dd00      	ble.n	8000b70 <__aeabi_fdiv+0xb4>
 8000b6e:	e070      	b.n	8000c52 <__aeabi_fdiv+0x196>
 8000b70:	01ad      	lsls	r5, r5, #6
 8000b72:	0a6d      	lsrs	r5, r5, #9
 8000b74:	b2d8      	uxtb	r0, r3
 8000b76:	e002      	b.n	8000b7e <__aeabi_fdiv+0xc2>
 8000b78:	000e      	movs	r6, r1
 8000b7a:	2000      	movs	r0, #0
 8000b7c:	2500      	movs	r5, #0
 8000b7e:	05c0      	lsls	r0, r0, #23
 8000b80:	4328      	orrs	r0, r5
 8000b82:	07f6      	lsls	r6, r6, #31
 8000b84:	4330      	orrs	r0, r6
 8000b86:	bce0      	pop	{r5, r6, r7}
 8000b88:	46ba      	mov	sl, r7
 8000b8a:	46b1      	mov	r9, r6
 8000b8c:	46a8      	mov	r8, r5
 8000b8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b90:	4643      	mov	r3, r8
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d13f      	bne.n	8000c16 <__aeabi_fdiv+0x15a>
 8000b96:	2202      	movs	r2, #2
 8000b98:	3fff      	subs	r7, #255	; 0xff
 8000b9a:	e003      	b.n	8000ba4 <__aeabi_fdiv+0xe8>
 8000b9c:	4643      	mov	r3, r8
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d12d      	bne.n	8000bfe <__aeabi_fdiv+0x142>
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	0031      	movs	r1, r6
 8000ba6:	464b      	mov	r3, r9
 8000ba8:	4061      	eors	r1, r4
 8000baa:	b2c9      	uxtb	r1, r1
 8000bac:	4313      	orrs	r3, r2
 8000bae:	2b0f      	cmp	r3, #15
 8000bb0:	d834      	bhi.n	8000c1c <__aeabi_fdiv+0x160>
 8000bb2:	484d      	ldr	r0, [pc, #308]	; (8000ce8 <__aeabi_fdiv+0x22c>)
 8000bb4:	009b      	lsls	r3, r3, #2
 8000bb6:	58c3      	ldr	r3, [r0, r3]
 8000bb8:	469f      	mov	pc, r3
 8000bba:	2d00      	cmp	r5, #0
 8000bbc:	d113      	bne.n	8000be6 <__aeabi_fdiv+0x12a>
 8000bbe:	2304      	movs	r3, #4
 8000bc0:	4699      	mov	r9, r3
 8000bc2:	3b03      	subs	r3, #3
 8000bc4:	2700      	movs	r7, #0
 8000bc6:	469a      	mov	sl, r3
 8000bc8:	e791      	b.n	8000aee <__aeabi_fdiv+0x32>
 8000bca:	2d00      	cmp	r5, #0
 8000bcc:	d105      	bne.n	8000bda <__aeabi_fdiv+0x11e>
 8000bce:	2308      	movs	r3, #8
 8000bd0:	4699      	mov	r9, r3
 8000bd2:	3b06      	subs	r3, #6
 8000bd4:	27ff      	movs	r7, #255	; 0xff
 8000bd6:	469a      	mov	sl, r3
 8000bd8:	e789      	b.n	8000aee <__aeabi_fdiv+0x32>
 8000bda:	230c      	movs	r3, #12
 8000bdc:	4699      	mov	r9, r3
 8000bde:	3b09      	subs	r3, #9
 8000be0:	27ff      	movs	r7, #255	; 0xff
 8000be2:	469a      	mov	sl, r3
 8000be4:	e783      	b.n	8000aee <__aeabi_fdiv+0x32>
 8000be6:	0028      	movs	r0, r5
 8000be8:	f002 fb1c 	bl	8003224 <__clzsi2>
 8000bec:	2776      	movs	r7, #118	; 0x76
 8000bee:	1f43      	subs	r3, r0, #5
 8000bf0:	409d      	lsls	r5, r3
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	427f      	negs	r7, r7
 8000bf6:	4699      	mov	r9, r3
 8000bf8:	469a      	mov	sl, r3
 8000bfa:	1a3f      	subs	r7, r7, r0
 8000bfc:	e777      	b.n	8000aee <__aeabi_fdiv+0x32>
 8000bfe:	4640      	mov	r0, r8
 8000c00:	f002 fb10 	bl	8003224 <__clzsi2>
 8000c04:	4642      	mov	r2, r8
 8000c06:	1f43      	subs	r3, r0, #5
 8000c08:	409a      	lsls	r2, r3
 8000c0a:	2376      	movs	r3, #118	; 0x76
 8000c0c:	425b      	negs	r3, r3
 8000c0e:	4690      	mov	r8, r2
 8000c10:	1a1b      	subs	r3, r3, r0
 8000c12:	2200      	movs	r2, #0
 8000c14:	e77d      	b.n	8000b12 <__aeabi_fdiv+0x56>
 8000c16:	23ff      	movs	r3, #255	; 0xff
 8000c18:	2203      	movs	r2, #3
 8000c1a:	e77a      	b.n	8000b12 <__aeabi_fdiv+0x56>
 8000c1c:	000e      	movs	r6, r1
 8000c1e:	20ff      	movs	r0, #255	; 0xff
 8000c20:	2500      	movs	r5, #0
 8000c22:	e7ac      	b.n	8000b7e <__aeabi_fdiv+0xc2>
 8000c24:	2001      	movs	r0, #1
 8000c26:	1ac0      	subs	r0, r0, r3
 8000c28:	281b      	cmp	r0, #27
 8000c2a:	dca6      	bgt.n	8000b7a <__aeabi_fdiv+0xbe>
 8000c2c:	379e      	adds	r7, #158	; 0x9e
 8000c2e:	002a      	movs	r2, r5
 8000c30:	40bd      	lsls	r5, r7
 8000c32:	40c2      	lsrs	r2, r0
 8000c34:	1e6b      	subs	r3, r5, #1
 8000c36:	419d      	sbcs	r5, r3
 8000c38:	4315      	orrs	r5, r2
 8000c3a:	076b      	lsls	r3, r5, #29
 8000c3c:	d004      	beq.n	8000c48 <__aeabi_fdiv+0x18c>
 8000c3e:	230f      	movs	r3, #15
 8000c40:	402b      	ands	r3, r5
 8000c42:	2b04      	cmp	r3, #4
 8000c44:	d000      	beq.n	8000c48 <__aeabi_fdiv+0x18c>
 8000c46:	3504      	adds	r5, #4
 8000c48:	016b      	lsls	r3, r5, #5
 8000c4a:	d544      	bpl.n	8000cd6 <__aeabi_fdiv+0x21a>
 8000c4c:	2001      	movs	r0, #1
 8000c4e:	2500      	movs	r5, #0
 8000c50:	e795      	b.n	8000b7e <__aeabi_fdiv+0xc2>
 8000c52:	20ff      	movs	r0, #255	; 0xff
 8000c54:	2500      	movs	r5, #0
 8000c56:	e792      	b.n	8000b7e <__aeabi_fdiv+0xc2>
 8000c58:	2580      	movs	r5, #128	; 0x80
 8000c5a:	2600      	movs	r6, #0
 8000c5c:	20ff      	movs	r0, #255	; 0xff
 8000c5e:	03ed      	lsls	r5, r5, #15
 8000c60:	e78d      	b.n	8000b7e <__aeabi_fdiv+0xc2>
 8000c62:	2300      	movs	r3, #0
 8000c64:	4698      	mov	r8, r3
 8000c66:	2080      	movs	r0, #128	; 0x80
 8000c68:	03c0      	lsls	r0, r0, #15
 8000c6a:	4205      	tst	r5, r0
 8000c6c:	d009      	beq.n	8000c82 <__aeabi_fdiv+0x1c6>
 8000c6e:	4643      	mov	r3, r8
 8000c70:	4203      	tst	r3, r0
 8000c72:	d106      	bne.n	8000c82 <__aeabi_fdiv+0x1c6>
 8000c74:	4645      	mov	r5, r8
 8000c76:	4305      	orrs	r5, r0
 8000c78:	026d      	lsls	r5, r5, #9
 8000c7a:	0026      	movs	r6, r4
 8000c7c:	20ff      	movs	r0, #255	; 0xff
 8000c7e:	0a6d      	lsrs	r5, r5, #9
 8000c80:	e77d      	b.n	8000b7e <__aeabi_fdiv+0xc2>
 8000c82:	2080      	movs	r0, #128	; 0x80
 8000c84:	03c0      	lsls	r0, r0, #15
 8000c86:	4305      	orrs	r5, r0
 8000c88:	026d      	lsls	r5, r5, #9
 8000c8a:	20ff      	movs	r0, #255	; 0xff
 8000c8c:	0a6d      	lsrs	r5, r5, #9
 8000c8e:	e776      	b.n	8000b7e <__aeabi_fdiv+0xc2>
 8000c90:	4642      	mov	r2, r8
 8000c92:	016b      	lsls	r3, r5, #5
 8000c94:	0150      	lsls	r0, r2, #5
 8000c96:	4283      	cmp	r3, r0
 8000c98:	d219      	bcs.n	8000cce <__aeabi_fdiv+0x212>
 8000c9a:	221b      	movs	r2, #27
 8000c9c:	2500      	movs	r5, #0
 8000c9e:	3f01      	subs	r7, #1
 8000ca0:	2601      	movs	r6, #1
 8000ca2:	001c      	movs	r4, r3
 8000ca4:	006d      	lsls	r5, r5, #1
 8000ca6:	005b      	lsls	r3, r3, #1
 8000ca8:	2c00      	cmp	r4, #0
 8000caa:	db01      	blt.n	8000cb0 <__aeabi_fdiv+0x1f4>
 8000cac:	4298      	cmp	r0, r3
 8000cae:	d801      	bhi.n	8000cb4 <__aeabi_fdiv+0x1f8>
 8000cb0:	1a1b      	subs	r3, r3, r0
 8000cb2:	4335      	orrs	r5, r6
 8000cb4:	3a01      	subs	r2, #1
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	d1f3      	bne.n	8000ca2 <__aeabi_fdiv+0x1e6>
 8000cba:	1e5a      	subs	r2, r3, #1
 8000cbc:	4193      	sbcs	r3, r2
 8000cbe:	431d      	orrs	r5, r3
 8000cc0:	003b      	movs	r3, r7
 8000cc2:	337f      	adds	r3, #127	; 0x7f
 8000cc4:	000e      	movs	r6, r1
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	dd00      	ble.n	8000ccc <__aeabi_fdiv+0x210>
 8000cca:	e741      	b.n	8000b50 <__aeabi_fdiv+0x94>
 8000ccc:	e7aa      	b.n	8000c24 <__aeabi_fdiv+0x168>
 8000cce:	221a      	movs	r2, #26
 8000cd0:	2501      	movs	r5, #1
 8000cd2:	1a1b      	subs	r3, r3, r0
 8000cd4:	e7e4      	b.n	8000ca0 <__aeabi_fdiv+0x1e4>
 8000cd6:	01ad      	lsls	r5, r5, #6
 8000cd8:	2000      	movs	r0, #0
 8000cda:	0a6d      	lsrs	r5, r5, #9
 8000cdc:	e74f      	b.n	8000b7e <__aeabi_fdiv+0xc2>
 8000cde:	46c0      	nop			; (mov r8, r8)
 8000ce0:	0800992c 	.word	0x0800992c
 8000ce4:	f7ffffff 	.word	0xf7ffffff
 8000ce8:	0800996c 	.word	0x0800996c

08000cec <__eqsf2>:
 8000cec:	b570      	push	{r4, r5, r6, lr}
 8000cee:	0042      	lsls	r2, r0, #1
 8000cf0:	0245      	lsls	r5, r0, #9
 8000cf2:	024e      	lsls	r6, r1, #9
 8000cf4:	004c      	lsls	r4, r1, #1
 8000cf6:	0fc3      	lsrs	r3, r0, #31
 8000cf8:	0a6d      	lsrs	r5, r5, #9
 8000cfa:	2001      	movs	r0, #1
 8000cfc:	0e12      	lsrs	r2, r2, #24
 8000cfe:	0a76      	lsrs	r6, r6, #9
 8000d00:	0e24      	lsrs	r4, r4, #24
 8000d02:	0fc9      	lsrs	r1, r1, #31
 8000d04:	2aff      	cmp	r2, #255	; 0xff
 8000d06:	d006      	beq.n	8000d16 <__eqsf2+0x2a>
 8000d08:	2cff      	cmp	r4, #255	; 0xff
 8000d0a:	d003      	beq.n	8000d14 <__eqsf2+0x28>
 8000d0c:	42a2      	cmp	r2, r4
 8000d0e:	d101      	bne.n	8000d14 <__eqsf2+0x28>
 8000d10:	42b5      	cmp	r5, r6
 8000d12:	d006      	beq.n	8000d22 <__eqsf2+0x36>
 8000d14:	bd70      	pop	{r4, r5, r6, pc}
 8000d16:	2d00      	cmp	r5, #0
 8000d18:	d1fc      	bne.n	8000d14 <__eqsf2+0x28>
 8000d1a:	2cff      	cmp	r4, #255	; 0xff
 8000d1c:	d1fa      	bne.n	8000d14 <__eqsf2+0x28>
 8000d1e:	2e00      	cmp	r6, #0
 8000d20:	d1f8      	bne.n	8000d14 <__eqsf2+0x28>
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d006      	beq.n	8000d34 <__eqsf2+0x48>
 8000d26:	2001      	movs	r0, #1
 8000d28:	2a00      	cmp	r2, #0
 8000d2a:	d1f3      	bne.n	8000d14 <__eqsf2+0x28>
 8000d2c:	0028      	movs	r0, r5
 8000d2e:	1e43      	subs	r3, r0, #1
 8000d30:	4198      	sbcs	r0, r3
 8000d32:	e7ef      	b.n	8000d14 <__eqsf2+0x28>
 8000d34:	2000      	movs	r0, #0
 8000d36:	e7ed      	b.n	8000d14 <__eqsf2+0x28>

08000d38 <__gesf2>:
 8000d38:	b570      	push	{r4, r5, r6, lr}
 8000d3a:	0042      	lsls	r2, r0, #1
 8000d3c:	0245      	lsls	r5, r0, #9
 8000d3e:	024e      	lsls	r6, r1, #9
 8000d40:	004c      	lsls	r4, r1, #1
 8000d42:	0fc3      	lsrs	r3, r0, #31
 8000d44:	0a6d      	lsrs	r5, r5, #9
 8000d46:	0e12      	lsrs	r2, r2, #24
 8000d48:	0a76      	lsrs	r6, r6, #9
 8000d4a:	0e24      	lsrs	r4, r4, #24
 8000d4c:	0fc8      	lsrs	r0, r1, #31
 8000d4e:	2aff      	cmp	r2, #255	; 0xff
 8000d50:	d01b      	beq.n	8000d8a <__gesf2+0x52>
 8000d52:	2cff      	cmp	r4, #255	; 0xff
 8000d54:	d00e      	beq.n	8000d74 <__gesf2+0x3c>
 8000d56:	2a00      	cmp	r2, #0
 8000d58:	d11b      	bne.n	8000d92 <__gesf2+0x5a>
 8000d5a:	2c00      	cmp	r4, #0
 8000d5c:	d101      	bne.n	8000d62 <__gesf2+0x2a>
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	d01c      	beq.n	8000d9c <__gesf2+0x64>
 8000d62:	2d00      	cmp	r5, #0
 8000d64:	d00c      	beq.n	8000d80 <__gesf2+0x48>
 8000d66:	4283      	cmp	r3, r0
 8000d68:	d01c      	beq.n	8000da4 <__gesf2+0x6c>
 8000d6a:	2102      	movs	r1, #2
 8000d6c:	1e58      	subs	r0, r3, #1
 8000d6e:	4008      	ands	r0, r1
 8000d70:	3801      	subs	r0, #1
 8000d72:	bd70      	pop	{r4, r5, r6, pc}
 8000d74:	2e00      	cmp	r6, #0
 8000d76:	d122      	bne.n	8000dbe <__gesf2+0x86>
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	d1f4      	bne.n	8000d66 <__gesf2+0x2e>
 8000d7c:	2d00      	cmp	r5, #0
 8000d7e:	d1f2      	bne.n	8000d66 <__gesf2+0x2e>
 8000d80:	2800      	cmp	r0, #0
 8000d82:	d1f6      	bne.n	8000d72 <__gesf2+0x3a>
 8000d84:	2001      	movs	r0, #1
 8000d86:	4240      	negs	r0, r0
 8000d88:	e7f3      	b.n	8000d72 <__gesf2+0x3a>
 8000d8a:	2d00      	cmp	r5, #0
 8000d8c:	d117      	bne.n	8000dbe <__gesf2+0x86>
 8000d8e:	2cff      	cmp	r4, #255	; 0xff
 8000d90:	d0f0      	beq.n	8000d74 <__gesf2+0x3c>
 8000d92:	2c00      	cmp	r4, #0
 8000d94:	d1e7      	bne.n	8000d66 <__gesf2+0x2e>
 8000d96:	2e00      	cmp	r6, #0
 8000d98:	d1e5      	bne.n	8000d66 <__gesf2+0x2e>
 8000d9a:	e7e6      	b.n	8000d6a <__gesf2+0x32>
 8000d9c:	2000      	movs	r0, #0
 8000d9e:	2d00      	cmp	r5, #0
 8000da0:	d0e7      	beq.n	8000d72 <__gesf2+0x3a>
 8000da2:	e7e2      	b.n	8000d6a <__gesf2+0x32>
 8000da4:	42a2      	cmp	r2, r4
 8000da6:	dc05      	bgt.n	8000db4 <__gesf2+0x7c>
 8000da8:	dbea      	blt.n	8000d80 <__gesf2+0x48>
 8000daa:	42b5      	cmp	r5, r6
 8000dac:	d802      	bhi.n	8000db4 <__gesf2+0x7c>
 8000dae:	d3e7      	bcc.n	8000d80 <__gesf2+0x48>
 8000db0:	2000      	movs	r0, #0
 8000db2:	e7de      	b.n	8000d72 <__gesf2+0x3a>
 8000db4:	4243      	negs	r3, r0
 8000db6:	4158      	adcs	r0, r3
 8000db8:	0040      	lsls	r0, r0, #1
 8000dba:	3801      	subs	r0, #1
 8000dbc:	e7d9      	b.n	8000d72 <__gesf2+0x3a>
 8000dbe:	2002      	movs	r0, #2
 8000dc0:	4240      	negs	r0, r0
 8000dc2:	e7d6      	b.n	8000d72 <__gesf2+0x3a>

08000dc4 <__lesf2>:
 8000dc4:	b570      	push	{r4, r5, r6, lr}
 8000dc6:	0042      	lsls	r2, r0, #1
 8000dc8:	0245      	lsls	r5, r0, #9
 8000dca:	024e      	lsls	r6, r1, #9
 8000dcc:	004c      	lsls	r4, r1, #1
 8000dce:	0fc3      	lsrs	r3, r0, #31
 8000dd0:	0a6d      	lsrs	r5, r5, #9
 8000dd2:	0e12      	lsrs	r2, r2, #24
 8000dd4:	0a76      	lsrs	r6, r6, #9
 8000dd6:	0e24      	lsrs	r4, r4, #24
 8000dd8:	0fc8      	lsrs	r0, r1, #31
 8000dda:	2aff      	cmp	r2, #255	; 0xff
 8000ddc:	d00b      	beq.n	8000df6 <__lesf2+0x32>
 8000dde:	2cff      	cmp	r4, #255	; 0xff
 8000de0:	d00d      	beq.n	8000dfe <__lesf2+0x3a>
 8000de2:	2a00      	cmp	r2, #0
 8000de4:	d11f      	bne.n	8000e26 <__lesf2+0x62>
 8000de6:	2c00      	cmp	r4, #0
 8000de8:	d116      	bne.n	8000e18 <__lesf2+0x54>
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d114      	bne.n	8000e18 <__lesf2+0x54>
 8000dee:	2000      	movs	r0, #0
 8000df0:	2d00      	cmp	r5, #0
 8000df2:	d010      	beq.n	8000e16 <__lesf2+0x52>
 8000df4:	e009      	b.n	8000e0a <__lesf2+0x46>
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d10c      	bne.n	8000e14 <__lesf2+0x50>
 8000dfa:	2cff      	cmp	r4, #255	; 0xff
 8000dfc:	d113      	bne.n	8000e26 <__lesf2+0x62>
 8000dfe:	2e00      	cmp	r6, #0
 8000e00:	d108      	bne.n	8000e14 <__lesf2+0x50>
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	d008      	beq.n	8000e18 <__lesf2+0x54>
 8000e06:	4283      	cmp	r3, r0
 8000e08:	d012      	beq.n	8000e30 <__lesf2+0x6c>
 8000e0a:	2102      	movs	r1, #2
 8000e0c:	1e58      	subs	r0, r3, #1
 8000e0e:	4008      	ands	r0, r1
 8000e10:	3801      	subs	r0, #1
 8000e12:	e000      	b.n	8000e16 <__lesf2+0x52>
 8000e14:	2002      	movs	r0, #2
 8000e16:	bd70      	pop	{r4, r5, r6, pc}
 8000e18:	2d00      	cmp	r5, #0
 8000e1a:	d1f4      	bne.n	8000e06 <__lesf2+0x42>
 8000e1c:	2800      	cmp	r0, #0
 8000e1e:	d1fa      	bne.n	8000e16 <__lesf2+0x52>
 8000e20:	2001      	movs	r0, #1
 8000e22:	4240      	negs	r0, r0
 8000e24:	e7f7      	b.n	8000e16 <__lesf2+0x52>
 8000e26:	2c00      	cmp	r4, #0
 8000e28:	d1ed      	bne.n	8000e06 <__lesf2+0x42>
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	d1eb      	bne.n	8000e06 <__lesf2+0x42>
 8000e2e:	e7ec      	b.n	8000e0a <__lesf2+0x46>
 8000e30:	42a2      	cmp	r2, r4
 8000e32:	dc05      	bgt.n	8000e40 <__lesf2+0x7c>
 8000e34:	dbf2      	blt.n	8000e1c <__lesf2+0x58>
 8000e36:	42b5      	cmp	r5, r6
 8000e38:	d802      	bhi.n	8000e40 <__lesf2+0x7c>
 8000e3a:	d3ef      	bcc.n	8000e1c <__lesf2+0x58>
 8000e3c:	2000      	movs	r0, #0
 8000e3e:	e7ea      	b.n	8000e16 <__lesf2+0x52>
 8000e40:	4243      	negs	r3, r0
 8000e42:	4158      	adcs	r0, r3
 8000e44:	0040      	lsls	r0, r0, #1
 8000e46:	3801      	subs	r0, #1
 8000e48:	e7e5      	b.n	8000e16 <__lesf2+0x52>
 8000e4a:	46c0      	nop			; (mov r8, r8)

08000e4c <__aeabi_fmul>:
 8000e4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e4e:	464f      	mov	r7, r9
 8000e50:	4646      	mov	r6, r8
 8000e52:	46d6      	mov	lr, sl
 8000e54:	0244      	lsls	r4, r0, #9
 8000e56:	0045      	lsls	r5, r0, #1
 8000e58:	b5c0      	push	{r6, r7, lr}
 8000e5a:	0a64      	lsrs	r4, r4, #9
 8000e5c:	1c0f      	adds	r7, r1, #0
 8000e5e:	0e2d      	lsrs	r5, r5, #24
 8000e60:	0fc6      	lsrs	r6, r0, #31
 8000e62:	2d00      	cmp	r5, #0
 8000e64:	d100      	bne.n	8000e68 <__aeabi_fmul+0x1c>
 8000e66:	e08d      	b.n	8000f84 <__aeabi_fmul+0x138>
 8000e68:	2dff      	cmp	r5, #255	; 0xff
 8000e6a:	d100      	bne.n	8000e6e <__aeabi_fmul+0x22>
 8000e6c:	e092      	b.n	8000f94 <__aeabi_fmul+0x148>
 8000e6e:	2300      	movs	r3, #0
 8000e70:	2080      	movs	r0, #128	; 0x80
 8000e72:	4699      	mov	r9, r3
 8000e74:	469a      	mov	sl, r3
 8000e76:	00e4      	lsls	r4, r4, #3
 8000e78:	04c0      	lsls	r0, r0, #19
 8000e7a:	4304      	orrs	r4, r0
 8000e7c:	3d7f      	subs	r5, #127	; 0x7f
 8000e7e:	0278      	lsls	r0, r7, #9
 8000e80:	0a43      	lsrs	r3, r0, #9
 8000e82:	4698      	mov	r8, r3
 8000e84:	007b      	lsls	r3, r7, #1
 8000e86:	0e1b      	lsrs	r3, r3, #24
 8000e88:	0fff      	lsrs	r7, r7, #31
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d100      	bne.n	8000e90 <__aeabi_fmul+0x44>
 8000e8e:	e070      	b.n	8000f72 <__aeabi_fmul+0x126>
 8000e90:	2bff      	cmp	r3, #255	; 0xff
 8000e92:	d100      	bne.n	8000e96 <__aeabi_fmul+0x4a>
 8000e94:	e086      	b.n	8000fa4 <__aeabi_fmul+0x158>
 8000e96:	4642      	mov	r2, r8
 8000e98:	00d0      	lsls	r0, r2, #3
 8000e9a:	2280      	movs	r2, #128	; 0x80
 8000e9c:	3b7f      	subs	r3, #127	; 0x7f
 8000e9e:	18ed      	adds	r5, r5, r3
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	04d2      	lsls	r2, r2, #19
 8000ea4:	4302      	orrs	r2, r0
 8000ea6:	4690      	mov	r8, r2
 8000ea8:	469c      	mov	ip, r3
 8000eaa:	0031      	movs	r1, r6
 8000eac:	464b      	mov	r3, r9
 8000eae:	4079      	eors	r1, r7
 8000eb0:	1c68      	adds	r0, r5, #1
 8000eb2:	2b0f      	cmp	r3, #15
 8000eb4:	d81c      	bhi.n	8000ef0 <__aeabi_fmul+0xa4>
 8000eb6:	4a76      	ldr	r2, [pc, #472]	; (8001090 <__aeabi_fmul+0x244>)
 8000eb8:	009b      	lsls	r3, r3, #2
 8000eba:	58d3      	ldr	r3, [r2, r3]
 8000ebc:	469f      	mov	pc, r3
 8000ebe:	0039      	movs	r1, r7
 8000ec0:	4644      	mov	r4, r8
 8000ec2:	46e2      	mov	sl, ip
 8000ec4:	4653      	mov	r3, sl
 8000ec6:	2b02      	cmp	r3, #2
 8000ec8:	d00f      	beq.n	8000eea <__aeabi_fmul+0x9e>
 8000eca:	2b03      	cmp	r3, #3
 8000ecc:	d100      	bne.n	8000ed0 <__aeabi_fmul+0x84>
 8000ece:	e0d7      	b.n	8001080 <__aeabi_fmul+0x234>
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	d137      	bne.n	8000f44 <__aeabi_fmul+0xf8>
 8000ed4:	2000      	movs	r0, #0
 8000ed6:	2400      	movs	r4, #0
 8000ed8:	05c0      	lsls	r0, r0, #23
 8000eda:	4320      	orrs	r0, r4
 8000edc:	07c9      	lsls	r1, r1, #31
 8000ede:	4308      	orrs	r0, r1
 8000ee0:	bce0      	pop	{r5, r6, r7}
 8000ee2:	46ba      	mov	sl, r7
 8000ee4:	46b1      	mov	r9, r6
 8000ee6:	46a8      	mov	r8, r5
 8000ee8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000eea:	20ff      	movs	r0, #255	; 0xff
 8000eec:	2400      	movs	r4, #0
 8000eee:	e7f3      	b.n	8000ed8 <__aeabi_fmul+0x8c>
 8000ef0:	0c26      	lsrs	r6, r4, #16
 8000ef2:	0424      	lsls	r4, r4, #16
 8000ef4:	0c22      	lsrs	r2, r4, #16
 8000ef6:	4644      	mov	r4, r8
 8000ef8:	0424      	lsls	r4, r4, #16
 8000efa:	0c24      	lsrs	r4, r4, #16
 8000efc:	4643      	mov	r3, r8
 8000efe:	0027      	movs	r7, r4
 8000f00:	0c1b      	lsrs	r3, r3, #16
 8000f02:	4357      	muls	r7, r2
 8000f04:	4374      	muls	r4, r6
 8000f06:	435a      	muls	r2, r3
 8000f08:	435e      	muls	r6, r3
 8000f0a:	1912      	adds	r2, r2, r4
 8000f0c:	0c3b      	lsrs	r3, r7, #16
 8000f0e:	189b      	adds	r3, r3, r2
 8000f10:	429c      	cmp	r4, r3
 8000f12:	d903      	bls.n	8000f1c <__aeabi_fmul+0xd0>
 8000f14:	2280      	movs	r2, #128	; 0x80
 8000f16:	0252      	lsls	r2, r2, #9
 8000f18:	4694      	mov	ip, r2
 8000f1a:	4466      	add	r6, ip
 8000f1c:	043f      	lsls	r7, r7, #16
 8000f1e:	041a      	lsls	r2, r3, #16
 8000f20:	0c3f      	lsrs	r7, r7, #16
 8000f22:	19d2      	adds	r2, r2, r7
 8000f24:	0194      	lsls	r4, r2, #6
 8000f26:	1e67      	subs	r7, r4, #1
 8000f28:	41bc      	sbcs	r4, r7
 8000f2a:	0c1b      	lsrs	r3, r3, #16
 8000f2c:	0e92      	lsrs	r2, r2, #26
 8000f2e:	199b      	adds	r3, r3, r6
 8000f30:	4314      	orrs	r4, r2
 8000f32:	019b      	lsls	r3, r3, #6
 8000f34:	431c      	orrs	r4, r3
 8000f36:	011b      	lsls	r3, r3, #4
 8000f38:	d400      	bmi.n	8000f3c <__aeabi_fmul+0xf0>
 8000f3a:	e09b      	b.n	8001074 <__aeabi_fmul+0x228>
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	0862      	lsrs	r2, r4, #1
 8000f40:	401c      	ands	r4, r3
 8000f42:	4314      	orrs	r4, r2
 8000f44:	0002      	movs	r2, r0
 8000f46:	327f      	adds	r2, #127	; 0x7f
 8000f48:	2a00      	cmp	r2, #0
 8000f4a:	dd64      	ble.n	8001016 <__aeabi_fmul+0x1ca>
 8000f4c:	0763      	lsls	r3, r4, #29
 8000f4e:	d004      	beq.n	8000f5a <__aeabi_fmul+0x10e>
 8000f50:	230f      	movs	r3, #15
 8000f52:	4023      	ands	r3, r4
 8000f54:	2b04      	cmp	r3, #4
 8000f56:	d000      	beq.n	8000f5a <__aeabi_fmul+0x10e>
 8000f58:	3404      	adds	r4, #4
 8000f5a:	0123      	lsls	r3, r4, #4
 8000f5c:	d503      	bpl.n	8000f66 <__aeabi_fmul+0x11a>
 8000f5e:	0002      	movs	r2, r0
 8000f60:	4b4c      	ldr	r3, [pc, #304]	; (8001094 <__aeabi_fmul+0x248>)
 8000f62:	3280      	adds	r2, #128	; 0x80
 8000f64:	401c      	ands	r4, r3
 8000f66:	2afe      	cmp	r2, #254	; 0xfe
 8000f68:	dcbf      	bgt.n	8000eea <__aeabi_fmul+0x9e>
 8000f6a:	01a4      	lsls	r4, r4, #6
 8000f6c:	0a64      	lsrs	r4, r4, #9
 8000f6e:	b2d0      	uxtb	r0, r2
 8000f70:	e7b2      	b.n	8000ed8 <__aeabi_fmul+0x8c>
 8000f72:	4643      	mov	r3, r8
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d13d      	bne.n	8000ff4 <__aeabi_fmul+0x1a8>
 8000f78:	464a      	mov	r2, r9
 8000f7a:	3301      	adds	r3, #1
 8000f7c:	431a      	orrs	r2, r3
 8000f7e:	4691      	mov	r9, r2
 8000f80:	469c      	mov	ip, r3
 8000f82:	e792      	b.n	8000eaa <__aeabi_fmul+0x5e>
 8000f84:	2c00      	cmp	r4, #0
 8000f86:	d129      	bne.n	8000fdc <__aeabi_fmul+0x190>
 8000f88:	2304      	movs	r3, #4
 8000f8a:	4699      	mov	r9, r3
 8000f8c:	3b03      	subs	r3, #3
 8000f8e:	2500      	movs	r5, #0
 8000f90:	469a      	mov	sl, r3
 8000f92:	e774      	b.n	8000e7e <__aeabi_fmul+0x32>
 8000f94:	2c00      	cmp	r4, #0
 8000f96:	d11b      	bne.n	8000fd0 <__aeabi_fmul+0x184>
 8000f98:	2308      	movs	r3, #8
 8000f9a:	4699      	mov	r9, r3
 8000f9c:	3b06      	subs	r3, #6
 8000f9e:	25ff      	movs	r5, #255	; 0xff
 8000fa0:	469a      	mov	sl, r3
 8000fa2:	e76c      	b.n	8000e7e <__aeabi_fmul+0x32>
 8000fa4:	4643      	mov	r3, r8
 8000fa6:	35ff      	adds	r5, #255	; 0xff
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d10b      	bne.n	8000fc4 <__aeabi_fmul+0x178>
 8000fac:	2302      	movs	r3, #2
 8000fae:	464a      	mov	r2, r9
 8000fb0:	431a      	orrs	r2, r3
 8000fb2:	4691      	mov	r9, r2
 8000fb4:	469c      	mov	ip, r3
 8000fb6:	e778      	b.n	8000eaa <__aeabi_fmul+0x5e>
 8000fb8:	4653      	mov	r3, sl
 8000fba:	0031      	movs	r1, r6
 8000fbc:	2b02      	cmp	r3, #2
 8000fbe:	d000      	beq.n	8000fc2 <__aeabi_fmul+0x176>
 8000fc0:	e783      	b.n	8000eca <__aeabi_fmul+0x7e>
 8000fc2:	e792      	b.n	8000eea <__aeabi_fmul+0x9e>
 8000fc4:	2303      	movs	r3, #3
 8000fc6:	464a      	mov	r2, r9
 8000fc8:	431a      	orrs	r2, r3
 8000fca:	4691      	mov	r9, r2
 8000fcc:	469c      	mov	ip, r3
 8000fce:	e76c      	b.n	8000eaa <__aeabi_fmul+0x5e>
 8000fd0:	230c      	movs	r3, #12
 8000fd2:	4699      	mov	r9, r3
 8000fd4:	3b09      	subs	r3, #9
 8000fd6:	25ff      	movs	r5, #255	; 0xff
 8000fd8:	469a      	mov	sl, r3
 8000fda:	e750      	b.n	8000e7e <__aeabi_fmul+0x32>
 8000fdc:	0020      	movs	r0, r4
 8000fde:	f002 f921 	bl	8003224 <__clzsi2>
 8000fe2:	2576      	movs	r5, #118	; 0x76
 8000fe4:	1f43      	subs	r3, r0, #5
 8000fe6:	409c      	lsls	r4, r3
 8000fe8:	2300      	movs	r3, #0
 8000fea:	426d      	negs	r5, r5
 8000fec:	4699      	mov	r9, r3
 8000fee:	469a      	mov	sl, r3
 8000ff0:	1a2d      	subs	r5, r5, r0
 8000ff2:	e744      	b.n	8000e7e <__aeabi_fmul+0x32>
 8000ff4:	4640      	mov	r0, r8
 8000ff6:	f002 f915 	bl	8003224 <__clzsi2>
 8000ffa:	4642      	mov	r2, r8
 8000ffc:	1f43      	subs	r3, r0, #5
 8000ffe:	409a      	lsls	r2, r3
 8001000:	2300      	movs	r3, #0
 8001002:	1a2d      	subs	r5, r5, r0
 8001004:	4690      	mov	r8, r2
 8001006:	469c      	mov	ip, r3
 8001008:	3d76      	subs	r5, #118	; 0x76
 800100a:	e74e      	b.n	8000eaa <__aeabi_fmul+0x5e>
 800100c:	2480      	movs	r4, #128	; 0x80
 800100e:	2100      	movs	r1, #0
 8001010:	20ff      	movs	r0, #255	; 0xff
 8001012:	03e4      	lsls	r4, r4, #15
 8001014:	e760      	b.n	8000ed8 <__aeabi_fmul+0x8c>
 8001016:	2301      	movs	r3, #1
 8001018:	1a9b      	subs	r3, r3, r2
 800101a:	2b1b      	cmp	r3, #27
 800101c:	dd00      	ble.n	8001020 <__aeabi_fmul+0x1d4>
 800101e:	e759      	b.n	8000ed4 <__aeabi_fmul+0x88>
 8001020:	0022      	movs	r2, r4
 8001022:	309e      	adds	r0, #158	; 0x9e
 8001024:	40da      	lsrs	r2, r3
 8001026:	4084      	lsls	r4, r0
 8001028:	0013      	movs	r3, r2
 800102a:	1e62      	subs	r2, r4, #1
 800102c:	4194      	sbcs	r4, r2
 800102e:	431c      	orrs	r4, r3
 8001030:	0763      	lsls	r3, r4, #29
 8001032:	d004      	beq.n	800103e <__aeabi_fmul+0x1f2>
 8001034:	230f      	movs	r3, #15
 8001036:	4023      	ands	r3, r4
 8001038:	2b04      	cmp	r3, #4
 800103a:	d000      	beq.n	800103e <__aeabi_fmul+0x1f2>
 800103c:	3404      	adds	r4, #4
 800103e:	0163      	lsls	r3, r4, #5
 8001040:	d51a      	bpl.n	8001078 <__aeabi_fmul+0x22c>
 8001042:	2001      	movs	r0, #1
 8001044:	2400      	movs	r4, #0
 8001046:	e747      	b.n	8000ed8 <__aeabi_fmul+0x8c>
 8001048:	2080      	movs	r0, #128	; 0x80
 800104a:	03c0      	lsls	r0, r0, #15
 800104c:	4204      	tst	r4, r0
 800104e:	d009      	beq.n	8001064 <__aeabi_fmul+0x218>
 8001050:	4643      	mov	r3, r8
 8001052:	4203      	tst	r3, r0
 8001054:	d106      	bne.n	8001064 <__aeabi_fmul+0x218>
 8001056:	4644      	mov	r4, r8
 8001058:	4304      	orrs	r4, r0
 800105a:	0264      	lsls	r4, r4, #9
 800105c:	0039      	movs	r1, r7
 800105e:	20ff      	movs	r0, #255	; 0xff
 8001060:	0a64      	lsrs	r4, r4, #9
 8001062:	e739      	b.n	8000ed8 <__aeabi_fmul+0x8c>
 8001064:	2080      	movs	r0, #128	; 0x80
 8001066:	03c0      	lsls	r0, r0, #15
 8001068:	4304      	orrs	r4, r0
 800106a:	0264      	lsls	r4, r4, #9
 800106c:	0031      	movs	r1, r6
 800106e:	20ff      	movs	r0, #255	; 0xff
 8001070:	0a64      	lsrs	r4, r4, #9
 8001072:	e731      	b.n	8000ed8 <__aeabi_fmul+0x8c>
 8001074:	0028      	movs	r0, r5
 8001076:	e765      	b.n	8000f44 <__aeabi_fmul+0xf8>
 8001078:	01a4      	lsls	r4, r4, #6
 800107a:	2000      	movs	r0, #0
 800107c:	0a64      	lsrs	r4, r4, #9
 800107e:	e72b      	b.n	8000ed8 <__aeabi_fmul+0x8c>
 8001080:	2080      	movs	r0, #128	; 0x80
 8001082:	03c0      	lsls	r0, r0, #15
 8001084:	4304      	orrs	r4, r0
 8001086:	0264      	lsls	r4, r4, #9
 8001088:	20ff      	movs	r0, #255	; 0xff
 800108a:	0a64      	lsrs	r4, r4, #9
 800108c:	e724      	b.n	8000ed8 <__aeabi_fmul+0x8c>
 800108e:	46c0      	nop			; (mov r8, r8)
 8001090:	080099ac 	.word	0x080099ac
 8001094:	f7ffffff 	.word	0xf7ffffff

08001098 <__aeabi_fsub>:
 8001098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800109a:	46ce      	mov	lr, r9
 800109c:	4647      	mov	r7, r8
 800109e:	0243      	lsls	r3, r0, #9
 80010a0:	0a5b      	lsrs	r3, r3, #9
 80010a2:	024e      	lsls	r6, r1, #9
 80010a4:	00da      	lsls	r2, r3, #3
 80010a6:	4694      	mov	ip, r2
 80010a8:	0a72      	lsrs	r2, r6, #9
 80010aa:	4691      	mov	r9, r2
 80010ac:	0045      	lsls	r5, r0, #1
 80010ae:	004a      	lsls	r2, r1, #1
 80010b0:	b580      	push	{r7, lr}
 80010b2:	0e2d      	lsrs	r5, r5, #24
 80010b4:	001f      	movs	r7, r3
 80010b6:	0fc4      	lsrs	r4, r0, #31
 80010b8:	0e12      	lsrs	r2, r2, #24
 80010ba:	0fc9      	lsrs	r1, r1, #31
 80010bc:	09b6      	lsrs	r6, r6, #6
 80010be:	2aff      	cmp	r2, #255	; 0xff
 80010c0:	d05b      	beq.n	800117a <__aeabi_fsub+0xe2>
 80010c2:	2001      	movs	r0, #1
 80010c4:	4041      	eors	r1, r0
 80010c6:	428c      	cmp	r4, r1
 80010c8:	d039      	beq.n	800113e <__aeabi_fsub+0xa6>
 80010ca:	1aa8      	subs	r0, r5, r2
 80010cc:	2800      	cmp	r0, #0
 80010ce:	dd5a      	ble.n	8001186 <__aeabi_fsub+0xee>
 80010d0:	2a00      	cmp	r2, #0
 80010d2:	d06a      	beq.n	80011aa <__aeabi_fsub+0x112>
 80010d4:	2dff      	cmp	r5, #255	; 0xff
 80010d6:	d100      	bne.n	80010da <__aeabi_fsub+0x42>
 80010d8:	e0d9      	b.n	800128e <__aeabi_fsub+0x1f6>
 80010da:	2280      	movs	r2, #128	; 0x80
 80010dc:	04d2      	lsls	r2, r2, #19
 80010de:	4316      	orrs	r6, r2
 80010e0:	281b      	cmp	r0, #27
 80010e2:	dc00      	bgt.n	80010e6 <__aeabi_fsub+0x4e>
 80010e4:	e0e9      	b.n	80012ba <__aeabi_fsub+0x222>
 80010e6:	2001      	movs	r0, #1
 80010e8:	4663      	mov	r3, ip
 80010ea:	1a18      	subs	r0, r3, r0
 80010ec:	0143      	lsls	r3, r0, #5
 80010ee:	d400      	bmi.n	80010f2 <__aeabi_fsub+0x5a>
 80010f0:	e0b4      	b.n	800125c <__aeabi_fsub+0x1c4>
 80010f2:	0180      	lsls	r0, r0, #6
 80010f4:	0987      	lsrs	r7, r0, #6
 80010f6:	0038      	movs	r0, r7
 80010f8:	f002 f894 	bl	8003224 <__clzsi2>
 80010fc:	3805      	subs	r0, #5
 80010fe:	4087      	lsls	r7, r0
 8001100:	4285      	cmp	r5, r0
 8001102:	dc00      	bgt.n	8001106 <__aeabi_fsub+0x6e>
 8001104:	e0cc      	b.n	80012a0 <__aeabi_fsub+0x208>
 8001106:	1a2d      	subs	r5, r5, r0
 8001108:	48b5      	ldr	r0, [pc, #724]	; (80013e0 <__aeabi_fsub+0x348>)
 800110a:	4038      	ands	r0, r7
 800110c:	0743      	lsls	r3, r0, #29
 800110e:	d004      	beq.n	800111a <__aeabi_fsub+0x82>
 8001110:	230f      	movs	r3, #15
 8001112:	4003      	ands	r3, r0
 8001114:	2b04      	cmp	r3, #4
 8001116:	d000      	beq.n	800111a <__aeabi_fsub+0x82>
 8001118:	3004      	adds	r0, #4
 800111a:	0143      	lsls	r3, r0, #5
 800111c:	d400      	bmi.n	8001120 <__aeabi_fsub+0x88>
 800111e:	e0a0      	b.n	8001262 <__aeabi_fsub+0x1ca>
 8001120:	1c6a      	adds	r2, r5, #1
 8001122:	2dfe      	cmp	r5, #254	; 0xfe
 8001124:	d100      	bne.n	8001128 <__aeabi_fsub+0x90>
 8001126:	e08d      	b.n	8001244 <__aeabi_fsub+0x1ac>
 8001128:	0180      	lsls	r0, r0, #6
 800112a:	0a47      	lsrs	r7, r0, #9
 800112c:	b2d2      	uxtb	r2, r2
 800112e:	05d0      	lsls	r0, r2, #23
 8001130:	4338      	orrs	r0, r7
 8001132:	07e4      	lsls	r4, r4, #31
 8001134:	4320      	orrs	r0, r4
 8001136:	bcc0      	pop	{r6, r7}
 8001138:	46b9      	mov	r9, r7
 800113a:	46b0      	mov	r8, r6
 800113c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800113e:	1aa8      	subs	r0, r5, r2
 8001140:	4680      	mov	r8, r0
 8001142:	2800      	cmp	r0, #0
 8001144:	dd45      	ble.n	80011d2 <__aeabi_fsub+0x13a>
 8001146:	2a00      	cmp	r2, #0
 8001148:	d070      	beq.n	800122c <__aeabi_fsub+0x194>
 800114a:	2dff      	cmp	r5, #255	; 0xff
 800114c:	d100      	bne.n	8001150 <__aeabi_fsub+0xb8>
 800114e:	e09e      	b.n	800128e <__aeabi_fsub+0x1f6>
 8001150:	2380      	movs	r3, #128	; 0x80
 8001152:	04db      	lsls	r3, r3, #19
 8001154:	431e      	orrs	r6, r3
 8001156:	4643      	mov	r3, r8
 8001158:	2b1b      	cmp	r3, #27
 800115a:	dc00      	bgt.n	800115e <__aeabi_fsub+0xc6>
 800115c:	e0d2      	b.n	8001304 <__aeabi_fsub+0x26c>
 800115e:	2001      	movs	r0, #1
 8001160:	4460      	add	r0, ip
 8001162:	0143      	lsls	r3, r0, #5
 8001164:	d57a      	bpl.n	800125c <__aeabi_fsub+0x1c4>
 8001166:	3501      	adds	r5, #1
 8001168:	2dff      	cmp	r5, #255	; 0xff
 800116a:	d06b      	beq.n	8001244 <__aeabi_fsub+0x1ac>
 800116c:	2301      	movs	r3, #1
 800116e:	4a9d      	ldr	r2, [pc, #628]	; (80013e4 <__aeabi_fsub+0x34c>)
 8001170:	4003      	ands	r3, r0
 8001172:	0840      	lsrs	r0, r0, #1
 8001174:	4010      	ands	r0, r2
 8001176:	4318      	orrs	r0, r3
 8001178:	e7c8      	b.n	800110c <__aeabi_fsub+0x74>
 800117a:	2e00      	cmp	r6, #0
 800117c:	d020      	beq.n	80011c0 <__aeabi_fsub+0x128>
 800117e:	428c      	cmp	r4, r1
 8001180:	d023      	beq.n	80011ca <__aeabi_fsub+0x132>
 8001182:	0028      	movs	r0, r5
 8001184:	38ff      	subs	r0, #255	; 0xff
 8001186:	2800      	cmp	r0, #0
 8001188:	d039      	beq.n	80011fe <__aeabi_fsub+0x166>
 800118a:	1b57      	subs	r7, r2, r5
 800118c:	2d00      	cmp	r5, #0
 800118e:	d000      	beq.n	8001192 <__aeabi_fsub+0xfa>
 8001190:	e09d      	b.n	80012ce <__aeabi_fsub+0x236>
 8001192:	4663      	mov	r3, ip
 8001194:	2b00      	cmp	r3, #0
 8001196:	d100      	bne.n	800119a <__aeabi_fsub+0x102>
 8001198:	e0db      	b.n	8001352 <__aeabi_fsub+0x2ba>
 800119a:	1e7b      	subs	r3, r7, #1
 800119c:	2f01      	cmp	r7, #1
 800119e:	d100      	bne.n	80011a2 <__aeabi_fsub+0x10a>
 80011a0:	e10d      	b.n	80013be <__aeabi_fsub+0x326>
 80011a2:	2fff      	cmp	r7, #255	; 0xff
 80011a4:	d071      	beq.n	800128a <__aeabi_fsub+0x1f2>
 80011a6:	001f      	movs	r7, r3
 80011a8:	e098      	b.n	80012dc <__aeabi_fsub+0x244>
 80011aa:	2e00      	cmp	r6, #0
 80011ac:	d100      	bne.n	80011b0 <__aeabi_fsub+0x118>
 80011ae:	e0a7      	b.n	8001300 <__aeabi_fsub+0x268>
 80011b0:	1e42      	subs	r2, r0, #1
 80011b2:	2801      	cmp	r0, #1
 80011b4:	d100      	bne.n	80011b8 <__aeabi_fsub+0x120>
 80011b6:	e0e6      	b.n	8001386 <__aeabi_fsub+0x2ee>
 80011b8:	28ff      	cmp	r0, #255	; 0xff
 80011ba:	d068      	beq.n	800128e <__aeabi_fsub+0x1f6>
 80011bc:	0010      	movs	r0, r2
 80011be:	e78f      	b.n	80010e0 <__aeabi_fsub+0x48>
 80011c0:	2001      	movs	r0, #1
 80011c2:	4041      	eors	r1, r0
 80011c4:	42a1      	cmp	r1, r4
 80011c6:	d000      	beq.n	80011ca <__aeabi_fsub+0x132>
 80011c8:	e77f      	b.n	80010ca <__aeabi_fsub+0x32>
 80011ca:	20ff      	movs	r0, #255	; 0xff
 80011cc:	4240      	negs	r0, r0
 80011ce:	4680      	mov	r8, r0
 80011d0:	44a8      	add	r8, r5
 80011d2:	4640      	mov	r0, r8
 80011d4:	2800      	cmp	r0, #0
 80011d6:	d038      	beq.n	800124a <__aeabi_fsub+0x1b2>
 80011d8:	1b51      	subs	r1, r2, r5
 80011da:	2d00      	cmp	r5, #0
 80011dc:	d100      	bne.n	80011e0 <__aeabi_fsub+0x148>
 80011de:	e0ae      	b.n	800133e <__aeabi_fsub+0x2a6>
 80011e0:	2aff      	cmp	r2, #255	; 0xff
 80011e2:	d100      	bne.n	80011e6 <__aeabi_fsub+0x14e>
 80011e4:	e0df      	b.n	80013a6 <__aeabi_fsub+0x30e>
 80011e6:	2380      	movs	r3, #128	; 0x80
 80011e8:	4660      	mov	r0, ip
 80011ea:	04db      	lsls	r3, r3, #19
 80011ec:	4318      	orrs	r0, r3
 80011ee:	4684      	mov	ip, r0
 80011f0:	291b      	cmp	r1, #27
 80011f2:	dc00      	bgt.n	80011f6 <__aeabi_fsub+0x15e>
 80011f4:	e0d9      	b.n	80013aa <__aeabi_fsub+0x312>
 80011f6:	2001      	movs	r0, #1
 80011f8:	0015      	movs	r5, r2
 80011fa:	1980      	adds	r0, r0, r6
 80011fc:	e7b1      	b.n	8001162 <__aeabi_fsub+0xca>
 80011fe:	20fe      	movs	r0, #254	; 0xfe
 8001200:	1c6a      	adds	r2, r5, #1
 8001202:	4210      	tst	r0, r2
 8001204:	d171      	bne.n	80012ea <__aeabi_fsub+0x252>
 8001206:	2d00      	cmp	r5, #0
 8001208:	d000      	beq.n	800120c <__aeabi_fsub+0x174>
 800120a:	e0a6      	b.n	800135a <__aeabi_fsub+0x2c2>
 800120c:	4663      	mov	r3, ip
 800120e:	2b00      	cmp	r3, #0
 8001210:	d100      	bne.n	8001214 <__aeabi_fsub+0x17c>
 8001212:	e0d9      	b.n	80013c8 <__aeabi_fsub+0x330>
 8001214:	2200      	movs	r2, #0
 8001216:	2e00      	cmp	r6, #0
 8001218:	d100      	bne.n	800121c <__aeabi_fsub+0x184>
 800121a:	e788      	b.n	800112e <__aeabi_fsub+0x96>
 800121c:	1b98      	subs	r0, r3, r6
 800121e:	0143      	lsls	r3, r0, #5
 8001220:	d400      	bmi.n	8001224 <__aeabi_fsub+0x18c>
 8001222:	e0e1      	b.n	80013e8 <__aeabi_fsub+0x350>
 8001224:	4663      	mov	r3, ip
 8001226:	000c      	movs	r4, r1
 8001228:	1af0      	subs	r0, r6, r3
 800122a:	e76f      	b.n	800110c <__aeabi_fsub+0x74>
 800122c:	2e00      	cmp	r6, #0
 800122e:	d100      	bne.n	8001232 <__aeabi_fsub+0x19a>
 8001230:	e0b7      	b.n	80013a2 <__aeabi_fsub+0x30a>
 8001232:	0002      	movs	r2, r0
 8001234:	3a01      	subs	r2, #1
 8001236:	2801      	cmp	r0, #1
 8001238:	d100      	bne.n	800123c <__aeabi_fsub+0x1a4>
 800123a:	e09c      	b.n	8001376 <__aeabi_fsub+0x2de>
 800123c:	28ff      	cmp	r0, #255	; 0xff
 800123e:	d026      	beq.n	800128e <__aeabi_fsub+0x1f6>
 8001240:	4690      	mov	r8, r2
 8001242:	e788      	b.n	8001156 <__aeabi_fsub+0xbe>
 8001244:	22ff      	movs	r2, #255	; 0xff
 8001246:	2700      	movs	r7, #0
 8001248:	e771      	b.n	800112e <__aeabi_fsub+0x96>
 800124a:	20fe      	movs	r0, #254	; 0xfe
 800124c:	1c6a      	adds	r2, r5, #1
 800124e:	4210      	tst	r0, r2
 8001250:	d064      	beq.n	800131c <__aeabi_fsub+0x284>
 8001252:	2aff      	cmp	r2, #255	; 0xff
 8001254:	d0f6      	beq.n	8001244 <__aeabi_fsub+0x1ac>
 8001256:	0015      	movs	r5, r2
 8001258:	4466      	add	r6, ip
 800125a:	0870      	lsrs	r0, r6, #1
 800125c:	0743      	lsls	r3, r0, #29
 800125e:	d000      	beq.n	8001262 <__aeabi_fsub+0x1ca>
 8001260:	e756      	b.n	8001110 <__aeabi_fsub+0x78>
 8001262:	08c3      	lsrs	r3, r0, #3
 8001264:	2dff      	cmp	r5, #255	; 0xff
 8001266:	d012      	beq.n	800128e <__aeabi_fsub+0x1f6>
 8001268:	025b      	lsls	r3, r3, #9
 800126a:	0a5f      	lsrs	r7, r3, #9
 800126c:	b2ea      	uxtb	r2, r5
 800126e:	e75e      	b.n	800112e <__aeabi_fsub+0x96>
 8001270:	4662      	mov	r2, ip
 8001272:	2a00      	cmp	r2, #0
 8001274:	d100      	bne.n	8001278 <__aeabi_fsub+0x1e0>
 8001276:	e096      	b.n	80013a6 <__aeabi_fsub+0x30e>
 8001278:	2e00      	cmp	r6, #0
 800127a:	d008      	beq.n	800128e <__aeabi_fsub+0x1f6>
 800127c:	2280      	movs	r2, #128	; 0x80
 800127e:	03d2      	lsls	r2, r2, #15
 8001280:	4213      	tst	r3, r2
 8001282:	d004      	beq.n	800128e <__aeabi_fsub+0x1f6>
 8001284:	4648      	mov	r0, r9
 8001286:	4210      	tst	r0, r2
 8001288:	d101      	bne.n	800128e <__aeabi_fsub+0x1f6>
 800128a:	000c      	movs	r4, r1
 800128c:	464b      	mov	r3, r9
 800128e:	2b00      	cmp	r3, #0
 8001290:	d0d8      	beq.n	8001244 <__aeabi_fsub+0x1ac>
 8001292:	2780      	movs	r7, #128	; 0x80
 8001294:	03ff      	lsls	r7, r7, #15
 8001296:	431f      	orrs	r7, r3
 8001298:	027f      	lsls	r7, r7, #9
 800129a:	22ff      	movs	r2, #255	; 0xff
 800129c:	0a7f      	lsrs	r7, r7, #9
 800129e:	e746      	b.n	800112e <__aeabi_fsub+0x96>
 80012a0:	2320      	movs	r3, #32
 80012a2:	003a      	movs	r2, r7
 80012a4:	1b45      	subs	r5, r0, r5
 80012a6:	0038      	movs	r0, r7
 80012a8:	3501      	adds	r5, #1
 80012aa:	40ea      	lsrs	r2, r5
 80012ac:	1b5d      	subs	r5, r3, r5
 80012ae:	40a8      	lsls	r0, r5
 80012b0:	1e43      	subs	r3, r0, #1
 80012b2:	4198      	sbcs	r0, r3
 80012b4:	2500      	movs	r5, #0
 80012b6:	4310      	orrs	r0, r2
 80012b8:	e728      	b.n	800110c <__aeabi_fsub+0x74>
 80012ba:	2320      	movs	r3, #32
 80012bc:	1a1b      	subs	r3, r3, r0
 80012be:	0032      	movs	r2, r6
 80012c0:	409e      	lsls	r6, r3
 80012c2:	40c2      	lsrs	r2, r0
 80012c4:	0030      	movs	r0, r6
 80012c6:	1e43      	subs	r3, r0, #1
 80012c8:	4198      	sbcs	r0, r3
 80012ca:	4310      	orrs	r0, r2
 80012cc:	e70c      	b.n	80010e8 <__aeabi_fsub+0x50>
 80012ce:	2aff      	cmp	r2, #255	; 0xff
 80012d0:	d0db      	beq.n	800128a <__aeabi_fsub+0x1f2>
 80012d2:	2380      	movs	r3, #128	; 0x80
 80012d4:	4660      	mov	r0, ip
 80012d6:	04db      	lsls	r3, r3, #19
 80012d8:	4318      	orrs	r0, r3
 80012da:	4684      	mov	ip, r0
 80012dc:	2f1b      	cmp	r7, #27
 80012de:	dd56      	ble.n	800138e <__aeabi_fsub+0x2f6>
 80012e0:	2001      	movs	r0, #1
 80012e2:	000c      	movs	r4, r1
 80012e4:	0015      	movs	r5, r2
 80012e6:	1a30      	subs	r0, r6, r0
 80012e8:	e700      	b.n	80010ec <__aeabi_fsub+0x54>
 80012ea:	4663      	mov	r3, ip
 80012ec:	1b9f      	subs	r7, r3, r6
 80012ee:	017b      	lsls	r3, r7, #5
 80012f0:	d43d      	bmi.n	800136e <__aeabi_fsub+0x2d6>
 80012f2:	2f00      	cmp	r7, #0
 80012f4:	d000      	beq.n	80012f8 <__aeabi_fsub+0x260>
 80012f6:	e6fe      	b.n	80010f6 <__aeabi_fsub+0x5e>
 80012f8:	2400      	movs	r4, #0
 80012fa:	2200      	movs	r2, #0
 80012fc:	2700      	movs	r7, #0
 80012fe:	e716      	b.n	800112e <__aeabi_fsub+0x96>
 8001300:	0005      	movs	r5, r0
 8001302:	e7af      	b.n	8001264 <__aeabi_fsub+0x1cc>
 8001304:	0032      	movs	r2, r6
 8001306:	4643      	mov	r3, r8
 8001308:	4641      	mov	r1, r8
 800130a:	40da      	lsrs	r2, r3
 800130c:	2320      	movs	r3, #32
 800130e:	1a5b      	subs	r3, r3, r1
 8001310:	409e      	lsls	r6, r3
 8001312:	0030      	movs	r0, r6
 8001314:	1e43      	subs	r3, r0, #1
 8001316:	4198      	sbcs	r0, r3
 8001318:	4310      	orrs	r0, r2
 800131a:	e721      	b.n	8001160 <__aeabi_fsub+0xc8>
 800131c:	2d00      	cmp	r5, #0
 800131e:	d1a7      	bne.n	8001270 <__aeabi_fsub+0x1d8>
 8001320:	4663      	mov	r3, ip
 8001322:	2b00      	cmp	r3, #0
 8001324:	d059      	beq.n	80013da <__aeabi_fsub+0x342>
 8001326:	2200      	movs	r2, #0
 8001328:	2e00      	cmp	r6, #0
 800132a:	d100      	bne.n	800132e <__aeabi_fsub+0x296>
 800132c:	e6ff      	b.n	800112e <__aeabi_fsub+0x96>
 800132e:	0030      	movs	r0, r6
 8001330:	4460      	add	r0, ip
 8001332:	0143      	lsls	r3, r0, #5
 8001334:	d592      	bpl.n	800125c <__aeabi_fsub+0x1c4>
 8001336:	4b2a      	ldr	r3, [pc, #168]	; (80013e0 <__aeabi_fsub+0x348>)
 8001338:	3501      	adds	r5, #1
 800133a:	4018      	ands	r0, r3
 800133c:	e78e      	b.n	800125c <__aeabi_fsub+0x1c4>
 800133e:	4663      	mov	r3, ip
 8001340:	2b00      	cmp	r3, #0
 8001342:	d047      	beq.n	80013d4 <__aeabi_fsub+0x33c>
 8001344:	1e4b      	subs	r3, r1, #1
 8001346:	2901      	cmp	r1, #1
 8001348:	d015      	beq.n	8001376 <__aeabi_fsub+0x2de>
 800134a:	29ff      	cmp	r1, #255	; 0xff
 800134c:	d02b      	beq.n	80013a6 <__aeabi_fsub+0x30e>
 800134e:	0019      	movs	r1, r3
 8001350:	e74e      	b.n	80011f0 <__aeabi_fsub+0x158>
 8001352:	000c      	movs	r4, r1
 8001354:	464b      	mov	r3, r9
 8001356:	003d      	movs	r5, r7
 8001358:	e784      	b.n	8001264 <__aeabi_fsub+0x1cc>
 800135a:	4662      	mov	r2, ip
 800135c:	2a00      	cmp	r2, #0
 800135e:	d18b      	bne.n	8001278 <__aeabi_fsub+0x1e0>
 8001360:	2e00      	cmp	r6, #0
 8001362:	d192      	bne.n	800128a <__aeabi_fsub+0x1f2>
 8001364:	2780      	movs	r7, #128	; 0x80
 8001366:	2400      	movs	r4, #0
 8001368:	22ff      	movs	r2, #255	; 0xff
 800136a:	03ff      	lsls	r7, r7, #15
 800136c:	e6df      	b.n	800112e <__aeabi_fsub+0x96>
 800136e:	4663      	mov	r3, ip
 8001370:	000c      	movs	r4, r1
 8001372:	1af7      	subs	r7, r6, r3
 8001374:	e6bf      	b.n	80010f6 <__aeabi_fsub+0x5e>
 8001376:	0030      	movs	r0, r6
 8001378:	4460      	add	r0, ip
 800137a:	2501      	movs	r5, #1
 800137c:	0143      	lsls	r3, r0, #5
 800137e:	d400      	bmi.n	8001382 <__aeabi_fsub+0x2ea>
 8001380:	e76c      	b.n	800125c <__aeabi_fsub+0x1c4>
 8001382:	2502      	movs	r5, #2
 8001384:	e6f2      	b.n	800116c <__aeabi_fsub+0xd4>
 8001386:	4663      	mov	r3, ip
 8001388:	2501      	movs	r5, #1
 800138a:	1b98      	subs	r0, r3, r6
 800138c:	e6ae      	b.n	80010ec <__aeabi_fsub+0x54>
 800138e:	2320      	movs	r3, #32
 8001390:	4664      	mov	r4, ip
 8001392:	4660      	mov	r0, ip
 8001394:	40fc      	lsrs	r4, r7
 8001396:	1bdf      	subs	r7, r3, r7
 8001398:	40b8      	lsls	r0, r7
 800139a:	1e43      	subs	r3, r0, #1
 800139c:	4198      	sbcs	r0, r3
 800139e:	4320      	orrs	r0, r4
 80013a0:	e79f      	b.n	80012e2 <__aeabi_fsub+0x24a>
 80013a2:	0005      	movs	r5, r0
 80013a4:	e75e      	b.n	8001264 <__aeabi_fsub+0x1cc>
 80013a6:	464b      	mov	r3, r9
 80013a8:	e771      	b.n	800128e <__aeabi_fsub+0x1f6>
 80013aa:	2320      	movs	r3, #32
 80013ac:	4665      	mov	r5, ip
 80013ae:	4660      	mov	r0, ip
 80013b0:	40cd      	lsrs	r5, r1
 80013b2:	1a59      	subs	r1, r3, r1
 80013b4:	4088      	lsls	r0, r1
 80013b6:	1e43      	subs	r3, r0, #1
 80013b8:	4198      	sbcs	r0, r3
 80013ba:	4328      	orrs	r0, r5
 80013bc:	e71c      	b.n	80011f8 <__aeabi_fsub+0x160>
 80013be:	4663      	mov	r3, ip
 80013c0:	000c      	movs	r4, r1
 80013c2:	2501      	movs	r5, #1
 80013c4:	1af0      	subs	r0, r6, r3
 80013c6:	e691      	b.n	80010ec <__aeabi_fsub+0x54>
 80013c8:	2e00      	cmp	r6, #0
 80013ca:	d095      	beq.n	80012f8 <__aeabi_fsub+0x260>
 80013cc:	000c      	movs	r4, r1
 80013ce:	464f      	mov	r7, r9
 80013d0:	2200      	movs	r2, #0
 80013d2:	e6ac      	b.n	800112e <__aeabi_fsub+0x96>
 80013d4:	464b      	mov	r3, r9
 80013d6:	000d      	movs	r5, r1
 80013d8:	e744      	b.n	8001264 <__aeabi_fsub+0x1cc>
 80013da:	464f      	mov	r7, r9
 80013dc:	2200      	movs	r2, #0
 80013de:	e6a6      	b.n	800112e <__aeabi_fsub+0x96>
 80013e0:	fbffffff 	.word	0xfbffffff
 80013e4:	7dffffff 	.word	0x7dffffff
 80013e8:	2800      	cmp	r0, #0
 80013ea:	d000      	beq.n	80013ee <__aeabi_fsub+0x356>
 80013ec:	e736      	b.n	800125c <__aeabi_fsub+0x1c4>
 80013ee:	2400      	movs	r4, #0
 80013f0:	2700      	movs	r7, #0
 80013f2:	e69c      	b.n	800112e <__aeabi_fsub+0x96>

080013f4 <__aeabi_f2iz>:
 80013f4:	0241      	lsls	r1, r0, #9
 80013f6:	0042      	lsls	r2, r0, #1
 80013f8:	0fc3      	lsrs	r3, r0, #31
 80013fa:	0a49      	lsrs	r1, r1, #9
 80013fc:	2000      	movs	r0, #0
 80013fe:	0e12      	lsrs	r2, r2, #24
 8001400:	2a7e      	cmp	r2, #126	; 0x7e
 8001402:	dd03      	ble.n	800140c <__aeabi_f2iz+0x18>
 8001404:	2a9d      	cmp	r2, #157	; 0x9d
 8001406:	dd02      	ble.n	800140e <__aeabi_f2iz+0x1a>
 8001408:	4a09      	ldr	r2, [pc, #36]	; (8001430 <__aeabi_f2iz+0x3c>)
 800140a:	1898      	adds	r0, r3, r2
 800140c:	4770      	bx	lr
 800140e:	2080      	movs	r0, #128	; 0x80
 8001410:	0400      	lsls	r0, r0, #16
 8001412:	4301      	orrs	r1, r0
 8001414:	2a95      	cmp	r2, #149	; 0x95
 8001416:	dc07      	bgt.n	8001428 <__aeabi_f2iz+0x34>
 8001418:	2096      	movs	r0, #150	; 0x96
 800141a:	1a82      	subs	r2, r0, r2
 800141c:	40d1      	lsrs	r1, r2
 800141e:	4248      	negs	r0, r1
 8001420:	2b00      	cmp	r3, #0
 8001422:	d1f3      	bne.n	800140c <__aeabi_f2iz+0x18>
 8001424:	0008      	movs	r0, r1
 8001426:	e7f1      	b.n	800140c <__aeabi_f2iz+0x18>
 8001428:	3a96      	subs	r2, #150	; 0x96
 800142a:	4091      	lsls	r1, r2
 800142c:	e7f7      	b.n	800141e <__aeabi_f2iz+0x2a>
 800142e:	46c0      	nop			; (mov r8, r8)
 8001430:	7fffffff 	.word	0x7fffffff

08001434 <__aeabi_ui2f>:
 8001434:	b570      	push	{r4, r5, r6, lr}
 8001436:	1e05      	subs	r5, r0, #0
 8001438:	d00e      	beq.n	8001458 <__aeabi_ui2f+0x24>
 800143a:	f001 fef3 	bl	8003224 <__clzsi2>
 800143e:	239e      	movs	r3, #158	; 0x9e
 8001440:	0004      	movs	r4, r0
 8001442:	1a1b      	subs	r3, r3, r0
 8001444:	2b96      	cmp	r3, #150	; 0x96
 8001446:	dc0c      	bgt.n	8001462 <__aeabi_ui2f+0x2e>
 8001448:	2808      	cmp	r0, #8
 800144a:	dd01      	ble.n	8001450 <__aeabi_ui2f+0x1c>
 800144c:	3c08      	subs	r4, #8
 800144e:	40a5      	lsls	r5, r4
 8001450:	026d      	lsls	r5, r5, #9
 8001452:	0a6d      	lsrs	r5, r5, #9
 8001454:	b2d8      	uxtb	r0, r3
 8001456:	e001      	b.n	800145c <__aeabi_ui2f+0x28>
 8001458:	2000      	movs	r0, #0
 800145a:	2500      	movs	r5, #0
 800145c:	05c0      	lsls	r0, r0, #23
 800145e:	4328      	orrs	r0, r5
 8001460:	bd70      	pop	{r4, r5, r6, pc}
 8001462:	2b99      	cmp	r3, #153	; 0x99
 8001464:	dd09      	ble.n	800147a <__aeabi_ui2f+0x46>
 8001466:	0002      	movs	r2, r0
 8001468:	0029      	movs	r1, r5
 800146a:	321b      	adds	r2, #27
 800146c:	4091      	lsls	r1, r2
 800146e:	1e4a      	subs	r2, r1, #1
 8001470:	4191      	sbcs	r1, r2
 8001472:	2205      	movs	r2, #5
 8001474:	1a12      	subs	r2, r2, r0
 8001476:	40d5      	lsrs	r5, r2
 8001478:	430d      	orrs	r5, r1
 800147a:	2c05      	cmp	r4, #5
 800147c:	dc12      	bgt.n	80014a4 <__aeabi_ui2f+0x70>
 800147e:	0029      	movs	r1, r5
 8001480:	4e0c      	ldr	r6, [pc, #48]	; (80014b4 <__aeabi_ui2f+0x80>)
 8001482:	4031      	ands	r1, r6
 8001484:	076a      	lsls	r2, r5, #29
 8001486:	d009      	beq.n	800149c <__aeabi_ui2f+0x68>
 8001488:	200f      	movs	r0, #15
 800148a:	4028      	ands	r0, r5
 800148c:	2804      	cmp	r0, #4
 800148e:	d005      	beq.n	800149c <__aeabi_ui2f+0x68>
 8001490:	3104      	adds	r1, #4
 8001492:	014a      	lsls	r2, r1, #5
 8001494:	d502      	bpl.n	800149c <__aeabi_ui2f+0x68>
 8001496:	239f      	movs	r3, #159	; 0x9f
 8001498:	4031      	ands	r1, r6
 800149a:	1b1b      	subs	r3, r3, r4
 800149c:	0189      	lsls	r1, r1, #6
 800149e:	0a4d      	lsrs	r5, r1, #9
 80014a0:	b2d8      	uxtb	r0, r3
 80014a2:	e7db      	b.n	800145c <__aeabi_ui2f+0x28>
 80014a4:	1f62      	subs	r2, r4, #5
 80014a6:	4095      	lsls	r5, r2
 80014a8:	0029      	movs	r1, r5
 80014aa:	4e02      	ldr	r6, [pc, #8]	; (80014b4 <__aeabi_ui2f+0x80>)
 80014ac:	4031      	ands	r1, r6
 80014ae:	076a      	lsls	r2, r5, #29
 80014b0:	d0f4      	beq.n	800149c <__aeabi_ui2f+0x68>
 80014b2:	e7e9      	b.n	8001488 <__aeabi_ui2f+0x54>
 80014b4:	fbffffff 	.word	0xfbffffff

080014b8 <__aeabi_dadd>:
 80014b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014ba:	464f      	mov	r7, r9
 80014bc:	4646      	mov	r6, r8
 80014be:	46d6      	mov	lr, sl
 80014c0:	000d      	movs	r5, r1
 80014c2:	0004      	movs	r4, r0
 80014c4:	b5c0      	push	{r6, r7, lr}
 80014c6:	001f      	movs	r7, r3
 80014c8:	0011      	movs	r1, r2
 80014ca:	0328      	lsls	r0, r5, #12
 80014cc:	0f62      	lsrs	r2, r4, #29
 80014ce:	0a40      	lsrs	r0, r0, #9
 80014d0:	4310      	orrs	r0, r2
 80014d2:	007a      	lsls	r2, r7, #1
 80014d4:	0d52      	lsrs	r2, r2, #21
 80014d6:	00e3      	lsls	r3, r4, #3
 80014d8:	033c      	lsls	r4, r7, #12
 80014da:	4691      	mov	r9, r2
 80014dc:	0a64      	lsrs	r4, r4, #9
 80014de:	0ffa      	lsrs	r2, r7, #31
 80014e0:	0f4f      	lsrs	r7, r1, #29
 80014e2:	006e      	lsls	r6, r5, #1
 80014e4:	4327      	orrs	r7, r4
 80014e6:	4692      	mov	sl, r2
 80014e8:	46b8      	mov	r8, r7
 80014ea:	0d76      	lsrs	r6, r6, #21
 80014ec:	0fed      	lsrs	r5, r5, #31
 80014ee:	00c9      	lsls	r1, r1, #3
 80014f0:	4295      	cmp	r5, r2
 80014f2:	d100      	bne.n	80014f6 <__aeabi_dadd+0x3e>
 80014f4:	e099      	b.n	800162a <__aeabi_dadd+0x172>
 80014f6:	464c      	mov	r4, r9
 80014f8:	1b34      	subs	r4, r6, r4
 80014fa:	46a4      	mov	ip, r4
 80014fc:	2c00      	cmp	r4, #0
 80014fe:	dc00      	bgt.n	8001502 <__aeabi_dadd+0x4a>
 8001500:	e07c      	b.n	80015fc <__aeabi_dadd+0x144>
 8001502:	464a      	mov	r2, r9
 8001504:	2a00      	cmp	r2, #0
 8001506:	d100      	bne.n	800150a <__aeabi_dadd+0x52>
 8001508:	e0b8      	b.n	800167c <__aeabi_dadd+0x1c4>
 800150a:	4ac5      	ldr	r2, [pc, #788]	; (8001820 <__aeabi_dadd+0x368>)
 800150c:	4296      	cmp	r6, r2
 800150e:	d100      	bne.n	8001512 <__aeabi_dadd+0x5a>
 8001510:	e11c      	b.n	800174c <__aeabi_dadd+0x294>
 8001512:	2280      	movs	r2, #128	; 0x80
 8001514:	003c      	movs	r4, r7
 8001516:	0412      	lsls	r2, r2, #16
 8001518:	4314      	orrs	r4, r2
 800151a:	46a0      	mov	r8, r4
 800151c:	4662      	mov	r2, ip
 800151e:	2a38      	cmp	r2, #56	; 0x38
 8001520:	dd00      	ble.n	8001524 <__aeabi_dadd+0x6c>
 8001522:	e161      	b.n	80017e8 <__aeabi_dadd+0x330>
 8001524:	2a1f      	cmp	r2, #31
 8001526:	dd00      	ble.n	800152a <__aeabi_dadd+0x72>
 8001528:	e1cc      	b.n	80018c4 <__aeabi_dadd+0x40c>
 800152a:	4664      	mov	r4, ip
 800152c:	2220      	movs	r2, #32
 800152e:	1b12      	subs	r2, r2, r4
 8001530:	4644      	mov	r4, r8
 8001532:	4094      	lsls	r4, r2
 8001534:	000f      	movs	r7, r1
 8001536:	46a1      	mov	r9, r4
 8001538:	4664      	mov	r4, ip
 800153a:	4091      	lsls	r1, r2
 800153c:	40e7      	lsrs	r7, r4
 800153e:	464c      	mov	r4, r9
 8001540:	1e4a      	subs	r2, r1, #1
 8001542:	4191      	sbcs	r1, r2
 8001544:	433c      	orrs	r4, r7
 8001546:	4642      	mov	r2, r8
 8001548:	4321      	orrs	r1, r4
 800154a:	4664      	mov	r4, ip
 800154c:	40e2      	lsrs	r2, r4
 800154e:	1a80      	subs	r0, r0, r2
 8001550:	1a5c      	subs	r4, r3, r1
 8001552:	42a3      	cmp	r3, r4
 8001554:	419b      	sbcs	r3, r3
 8001556:	425f      	negs	r7, r3
 8001558:	1bc7      	subs	r7, r0, r7
 800155a:	023b      	lsls	r3, r7, #8
 800155c:	d400      	bmi.n	8001560 <__aeabi_dadd+0xa8>
 800155e:	e0d0      	b.n	8001702 <__aeabi_dadd+0x24a>
 8001560:	027f      	lsls	r7, r7, #9
 8001562:	0a7f      	lsrs	r7, r7, #9
 8001564:	2f00      	cmp	r7, #0
 8001566:	d100      	bne.n	800156a <__aeabi_dadd+0xb2>
 8001568:	e0ff      	b.n	800176a <__aeabi_dadd+0x2b2>
 800156a:	0038      	movs	r0, r7
 800156c:	f001 fe5a 	bl	8003224 <__clzsi2>
 8001570:	0001      	movs	r1, r0
 8001572:	3908      	subs	r1, #8
 8001574:	2320      	movs	r3, #32
 8001576:	0022      	movs	r2, r4
 8001578:	1a5b      	subs	r3, r3, r1
 800157a:	408f      	lsls	r7, r1
 800157c:	40da      	lsrs	r2, r3
 800157e:	408c      	lsls	r4, r1
 8001580:	4317      	orrs	r7, r2
 8001582:	42b1      	cmp	r1, r6
 8001584:	da00      	bge.n	8001588 <__aeabi_dadd+0xd0>
 8001586:	e0ff      	b.n	8001788 <__aeabi_dadd+0x2d0>
 8001588:	1b89      	subs	r1, r1, r6
 800158a:	1c4b      	adds	r3, r1, #1
 800158c:	2b1f      	cmp	r3, #31
 800158e:	dd00      	ble.n	8001592 <__aeabi_dadd+0xda>
 8001590:	e0a8      	b.n	80016e4 <__aeabi_dadd+0x22c>
 8001592:	2220      	movs	r2, #32
 8001594:	0039      	movs	r1, r7
 8001596:	1ad2      	subs	r2, r2, r3
 8001598:	0020      	movs	r0, r4
 800159a:	4094      	lsls	r4, r2
 800159c:	4091      	lsls	r1, r2
 800159e:	40d8      	lsrs	r0, r3
 80015a0:	1e62      	subs	r2, r4, #1
 80015a2:	4194      	sbcs	r4, r2
 80015a4:	40df      	lsrs	r7, r3
 80015a6:	2600      	movs	r6, #0
 80015a8:	4301      	orrs	r1, r0
 80015aa:	430c      	orrs	r4, r1
 80015ac:	0763      	lsls	r3, r4, #29
 80015ae:	d009      	beq.n	80015c4 <__aeabi_dadd+0x10c>
 80015b0:	230f      	movs	r3, #15
 80015b2:	4023      	ands	r3, r4
 80015b4:	2b04      	cmp	r3, #4
 80015b6:	d005      	beq.n	80015c4 <__aeabi_dadd+0x10c>
 80015b8:	1d23      	adds	r3, r4, #4
 80015ba:	42a3      	cmp	r3, r4
 80015bc:	41a4      	sbcs	r4, r4
 80015be:	4264      	negs	r4, r4
 80015c0:	193f      	adds	r7, r7, r4
 80015c2:	001c      	movs	r4, r3
 80015c4:	023b      	lsls	r3, r7, #8
 80015c6:	d400      	bmi.n	80015ca <__aeabi_dadd+0x112>
 80015c8:	e09e      	b.n	8001708 <__aeabi_dadd+0x250>
 80015ca:	4b95      	ldr	r3, [pc, #596]	; (8001820 <__aeabi_dadd+0x368>)
 80015cc:	3601      	adds	r6, #1
 80015ce:	429e      	cmp	r6, r3
 80015d0:	d100      	bne.n	80015d4 <__aeabi_dadd+0x11c>
 80015d2:	e0b7      	b.n	8001744 <__aeabi_dadd+0x28c>
 80015d4:	4a93      	ldr	r2, [pc, #588]	; (8001824 <__aeabi_dadd+0x36c>)
 80015d6:	08e4      	lsrs	r4, r4, #3
 80015d8:	4017      	ands	r7, r2
 80015da:	077b      	lsls	r3, r7, #29
 80015dc:	0571      	lsls	r1, r6, #21
 80015de:	027f      	lsls	r7, r7, #9
 80015e0:	4323      	orrs	r3, r4
 80015e2:	0b3f      	lsrs	r7, r7, #12
 80015e4:	0d4a      	lsrs	r2, r1, #21
 80015e6:	0512      	lsls	r2, r2, #20
 80015e8:	433a      	orrs	r2, r7
 80015ea:	07ed      	lsls	r5, r5, #31
 80015ec:	432a      	orrs	r2, r5
 80015ee:	0018      	movs	r0, r3
 80015f0:	0011      	movs	r1, r2
 80015f2:	bce0      	pop	{r5, r6, r7}
 80015f4:	46ba      	mov	sl, r7
 80015f6:	46b1      	mov	r9, r6
 80015f8:	46a8      	mov	r8, r5
 80015fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015fc:	2c00      	cmp	r4, #0
 80015fe:	d04b      	beq.n	8001698 <__aeabi_dadd+0x1e0>
 8001600:	464c      	mov	r4, r9
 8001602:	1ba4      	subs	r4, r4, r6
 8001604:	46a4      	mov	ip, r4
 8001606:	2e00      	cmp	r6, #0
 8001608:	d000      	beq.n	800160c <__aeabi_dadd+0x154>
 800160a:	e123      	b.n	8001854 <__aeabi_dadd+0x39c>
 800160c:	0004      	movs	r4, r0
 800160e:	431c      	orrs	r4, r3
 8001610:	d100      	bne.n	8001614 <__aeabi_dadd+0x15c>
 8001612:	e1af      	b.n	8001974 <__aeabi_dadd+0x4bc>
 8001614:	4662      	mov	r2, ip
 8001616:	1e54      	subs	r4, r2, #1
 8001618:	2a01      	cmp	r2, #1
 800161a:	d100      	bne.n	800161e <__aeabi_dadd+0x166>
 800161c:	e215      	b.n	8001a4a <__aeabi_dadd+0x592>
 800161e:	4d80      	ldr	r5, [pc, #512]	; (8001820 <__aeabi_dadd+0x368>)
 8001620:	45ac      	cmp	ip, r5
 8001622:	d100      	bne.n	8001626 <__aeabi_dadd+0x16e>
 8001624:	e1c8      	b.n	80019b8 <__aeabi_dadd+0x500>
 8001626:	46a4      	mov	ip, r4
 8001628:	e11b      	b.n	8001862 <__aeabi_dadd+0x3aa>
 800162a:	464a      	mov	r2, r9
 800162c:	1ab2      	subs	r2, r6, r2
 800162e:	4694      	mov	ip, r2
 8001630:	2a00      	cmp	r2, #0
 8001632:	dc00      	bgt.n	8001636 <__aeabi_dadd+0x17e>
 8001634:	e0ac      	b.n	8001790 <__aeabi_dadd+0x2d8>
 8001636:	464a      	mov	r2, r9
 8001638:	2a00      	cmp	r2, #0
 800163a:	d043      	beq.n	80016c4 <__aeabi_dadd+0x20c>
 800163c:	4a78      	ldr	r2, [pc, #480]	; (8001820 <__aeabi_dadd+0x368>)
 800163e:	4296      	cmp	r6, r2
 8001640:	d100      	bne.n	8001644 <__aeabi_dadd+0x18c>
 8001642:	e1af      	b.n	80019a4 <__aeabi_dadd+0x4ec>
 8001644:	2280      	movs	r2, #128	; 0x80
 8001646:	003c      	movs	r4, r7
 8001648:	0412      	lsls	r2, r2, #16
 800164a:	4314      	orrs	r4, r2
 800164c:	46a0      	mov	r8, r4
 800164e:	4662      	mov	r2, ip
 8001650:	2a38      	cmp	r2, #56	; 0x38
 8001652:	dc67      	bgt.n	8001724 <__aeabi_dadd+0x26c>
 8001654:	2a1f      	cmp	r2, #31
 8001656:	dc00      	bgt.n	800165a <__aeabi_dadd+0x1a2>
 8001658:	e15f      	b.n	800191a <__aeabi_dadd+0x462>
 800165a:	4647      	mov	r7, r8
 800165c:	3a20      	subs	r2, #32
 800165e:	40d7      	lsrs	r7, r2
 8001660:	4662      	mov	r2, ip
 8001662:	2a20      	cmp	r2, #32
 8001664:	d005      	beq.n	8001672 <__aeabi_dadd+0x1ba>
 8001666:	4664      	mov	r4, ip
 8001668:	2240      	movs	r2, #64	; 0x40
 800166a:	1b12      	subs	r2, r2, r4
 800166c:	4644      	mov	r4, r8
 800166e:	4094      	lsls	r4, r2
 8001670:	4321      	orrs	r1, r4
 8001672:	1e4a      	subs	r2, r1, #1
 8001674:	4191      	sbcs	r1, r2
 8001676:	000c      	movs	r4, r1
 8001678:	433c      	orrs	r4, r7
 800167a:	e057      	b.n	800172c <__aeabi_dadd+0x274>
 800167c:	003a      	movs	r2, r7
 800167e:	430a      	orrs	r2, r1
 8001680:	d100      	bne.n	8001684 <__aeabi_dadd+0x1cc>
 8001682:	e105      	b.n	8001890 <__aeabi_dadd+0x3d8>
 8001684:	0022      	movs	r2, r4
 8001686:	3a01      	subs	r2, #1
 8001688:	2c01      	cmp	r4, #1
 800168a:	d100      	bne.n	800168e <__aeabi_dadd+0x1d6>
 800168c:	e182      	b.n	8001994 <__aeabi_dadd+0x4dc>
 800168e:	4c64      	ldr	r4, [pc, #400]	; (8001820 <__aeabi_dadd+0x368>)
 8001690:	45a4      	cmp	ip, r4
 8001692:	d05b      	beq.n	800174c <__aeabi_dadd+0x294>
 8001694:	4694      	mov	ip, r2
 8001696:	e741      	b.n	800151c <__aeabi_dadd+0x64>
 8001698:	4c63      	ldr	r4, [pc, #396]	; (8001828 <__aeabi_dadd+0x370>)
 800169a:	1c77      	adds	r7, r6, #1
 800169c:	4227      	tst	r7, r4
 800169e:	d000      	beq.n	80016a2 <__aeabi_dadd+0x1ea>
 80016a0:	e0c4      	b.n	800182c <__aeabi_dadd+0x374>
 80016a2:	0004      	movs	r4, r0
 80016a4:	431c      	orrs	r4, r3
 80016a6:	2e00      	cmp	r6, #0
 80016a8:	d000      	beq.n	80016ac <__aeabi_dadd+0x1f4>
 80016aa:	e169      	b.n	8001980 <__aeabi_dadd+0x4c8>
 80016ac:	2c00      	cmp	r4, #0
 80016ae:	d100      	bne.n	80016b2 <__aeabi_dadd+0x1fa>
 80016b0:	e1bf      	b.n	8001a32 <__aeabi_dadd+0x57a>
 80016b2:	4644      	mov	r4, r8
 80016b4:	430c      	orrs	r4, r1
 80016b6:	d000      	beq.n	80016ba <__aeabi_dadd+0x202>
 80016b8:	e1d0      	b.n	8001a5c <__aeabi_dadd+0x5a4>
 80016ba:	0742      	lsls	r2, r0, #29
 80016bc:	08db      	lsrs	r3, r3, #3
 80016be:	4313      	orrs	r3, r2
 80016c0:	08c0      	lsrs	r0, r0, #3
 80016c2:	e029      	b.n	8001718 <__aeabi_dadd+0x260>
 80016c4:	003a      	movs	r2, r7
 80016c6:	430a      	orrs	r2, r1
 80016c8:	d100      	bne.n	80016cc <__aeabi_dadd+0x214>
 80016ca:	e170      	b.n	80019ae <__aeabi_dadd+0x4f6>
 80016cc:	4662      	mov	r2, ip
 80016ce:	4664      	mov	r4, ip
 80016d0:	3a01      	subs	r2, #1
 80016d2:	2c01      	cmp	r4, #1
 80016d4:	d100      	bne.n	80016d8 <__aeabi_dadd+0x220>
 80016d6:	e0e0      	b.n	800189a <__aeabi_dadd+0x3e2>
 80016d8:	4c51      	ldr	r4, [pc, #324]	; (8001820 <__aeabi_dadd+0x368>)
 80016da:	45a4      	cmp	ip, r4
 80016dc:	d100      	bne.n	80016e0 <__aeabi_dadd+0x228>
 80016de:	e161      	b.n	80019a4 <__aeabi_dadd+0x4ec>
 80016e0:	4694      	mov	ip, r2
 80016e2:	e7b4      	b.n	800164e <__aeabi_dadd+0x196>
 80016e4:	003a      	movs	r2, r7
 80016e6:	391f      	subs	r1, #31
 80016e8:	40ca      	lsrs	r2, r1
 80016ea:	0011      	movs	r1, r2
 80016ec:	2b20      	cmp	r3, #32
 80016ee:	d003      	beq.n	80016f8 <__aeabi_dadd+0x240>
 80016f0:	2240      	movs	r2, #64	; 0x40
 80016f2:	1ad3      	subs	r3, r2, r3
 80016f4:	409f      	lsls	r7, r3
 80016f6:	433c      	orrs	r4, r7
 80016f8:	1e63      	subs	r3, r4, #1
 80016fa:	419c      	sbcs	r4, r3
 80016fc:	2700      	movs	r7, #0
 80016fe:	2600      	movs	r6, #0
 8001700:	430c      	orrs	r4, r1
 8001702:	0763      	lsls	r3, r4, #29
 8001704:	d000      	beq.n	8001708 <__aeabi_dadd+0x250>
 8001706:	e753      	b.n	80015b0 <__aeabi_dadd+0xf8>
 8001708:	46b4      	mov	ip, r6
 800170a:	08e4      	lsrs	r4, r4, #3
 800170c:	077b      	lsls	r3, r7, #29
 800170e:	4323      	orrs	r3, r4
 8001710:	08f8      	lsrs	r0, r7, #3
 8001712:	4a43      	ldr	r2, [pc, #268]	; (8001820 <__aeabi_dadd+0x368>)
 8001714:	4594      	cmp	ip, r2
 8001716:	d01d      	beq.n	8001754 <__aeabi_dadd+0x29c>
 8001718:	4662      	mov	r2, ip
 800171a:	0307      	lsls	r7, r0, #12
 800171c:	0552      	lsls	r2, r2, #21
 800171e:	0b3f      	lsrs	r7, r7, #12
 8001720:	0d52      	lsrs	r2, r2, #21
 8001722:	e760      	b.n	80015e6 <__aeabi_dadd+0x12e>
 8001724:	4644      	mov	r4, r8
 8001726:	430c      	orrs	r4, r1
 8001728:	1e62      	subs	r2, r4, #1
 800172a:	4194      	sbcs	r4, r2
 800172c:	18e4      	adds	r4, r4, r3
 800172e:	429c      	cmp	r4, r3
 8001730:	419b      	sbcs	r3, r3
 8001732:	425f      	negs	r7, r3
 8001734:	183f      	adds	r7, r7, r0
 8001736:	023b      	lsls	r3, r7, #8
 8001738:	d5e3      	bpl.n	8001702 <__aeabi_dadd+0x24a>
 800173a:	4b39      	ldr	r3, [pc, #228]	; (8001820 <__aeabi_dadd+0x368>)
 800173c:	3601      	adds	r6, #1
 800173e:	429e      	cmp	r6, r3
 8001740:	d000      	beq.n	8001744 <__aeabi_dadd+0x28c>
 8001742:	e0b5      	b.n	80018b0 <__aeabi_dadd+0x3f8>
 8001744:	0032      	movs	r2, r6
 8001746:	2700      	movs	r7, #0
 8001748:	2300      	movs	r3, #0
 800174a:	e74c      	b.n	80015e6 <__aeabi_dadd+0x12e>
 800174c:	0742      	lsls	r2, r0, #29
 800174e:	08db      	lsrs	r3, r3, #3
 8001750:	4313      	orrs	r3, r2
 8001752:	08c0      	lsrs	r0, r0, #3
 8001754:	001a      	movs	r2, r3
 8001756:	4302      	orrs	r2, r0
 8001758:	d100      	bne.n	800175c <__aeabi_dadd+0x2a4>
 800175a:	e1e1      	b.n	8001b20 <__aeabi_dadd+0x668>
 800175c:	2780      	movs	r7, #128	; 0x80
 800175e:	033f      	lsls	r7, r7, #12
 8001760:	4307      	orrs	r7, r0
 8001762:	033f      	lsls	r7, r7, #12
 8001764:	4a2e      	ldr	r2, [pc, #184]	; (8001820 <__aeabi_dadd+0x368>)
 8001766:	0b3f      	lsrs	r7, r7, #12
 8001768:	e73d      	b.n	80015e6 <__aeabi_dadd+0x12e>
 800176a:	0020      	movs	r0, r4
 800176c:	f001 fd5a 	bl	8003224 <__clzsi2>
 8001770:	0001      	movs	r1, r0
 8001772:	3118      	adds	r1, #24
 8001774:	291f      	cmp	r1, #31
 8001776:	dc00      	bgt.n	800177a <__aeabi_dadd+0x2c2>
 8001778:	e6fc      	b.n	8001574 <__aeabi_dadd+0xbc>
 800177a:	3808      	subs	r0, #8
 800177c:	4084      	lsls	r4, r0
 800177e:	0027      	movs	r7, r4
 8001780:	2400      	movs	r4, #0
 8001782:	42b1      	cmp	r1, r6
 8001784:	db00      	blt.n	8001788 <__aeabi_dadd+0x2d0>
 8001786:	e6ff      	b.n	8001588 <__aeabi_dadd+0xd0>
 8001788:	4a26      	ldr	r2, [pc, #152]	; (8001824 <__aeabi_dadd+0x36c>)
 800178a:	1a76      	subs	r6, r6, r1
 800178c:	4017      	ands	r7, r2
 800178e:	e70d      	b.n	80015ac <__aeabi_dadd+0xf4>
 8001790:	2a00      	cmp	r2, #0
 8001792:	d02f      	beq.n	80017f4 <__aeabi_dadd+0x33c>
 8001794:	464a      	mov	r2, r9
 8001796:	1b92      	subs	r2, r2, r6
 8001798:	4694      	mov	ip, r2
 800179a:	2e00      	cmp	r6, #0
 800179c:	d100      	bne.n	80017a0 <__aeabi_dadd+0x2e8>
 800179e:	e0ad      	b.n	80018fc <__aeabi_dadd+0x444>
 80017a0:	4a1f      	ldr	r2, [pc, #124]	; (8001820 <__aeabi_dadd+0x368>)
 80017a2:	4591      	cmp	r9, r2
 80017a4:	d100      	bne.n	80017a8 <__aeabi_dadd+0x2f0>
 80017a6:	e10f      	b.n	80019c8 <__aeabi_dadd+0x510>
 80017a8:	2280      	movs	r2, #128	; 0x80
 80017aa:	0412      	lsls	r2, r2, #16
 80017ac:	4310      	orrs	r0, r2
 80017ae:	4662      	mov	r2, ip
 80017b0:	2a38      	cmp	r2, #56	; 0x38
 80017b2:	dd00      	ble.n	80017b6 <__aeabi_dadd+0x2fe>
 80017b4:	e10f      	b.n	80019d6 <__aeabi_dadd+0x51e>
 80017b6:	2a1f      	cmp	r2, #31
 80017b8:	dd00      	ble.n	80017bc <__aeabi_dadd+0x304>
 80017ba:	e180      	b.n	8001abe <__aeabi_dadd+0x606>
 80017bc:	4664      	mov	r4, ip
 80017be:	2220      	movs	r2, #32
 80017c0:	001e      	movs	r6, r3
 80017c2:	1b12      	subs	r2, r2, r4
 80017c4:	4667      	mov	r7, ip
 80017c6:	0004      	movs	r4, r0
 80017c8:	4093      	lsls	r3, r2
 80017ca:	4094      	lsls	r4, r2
 80017cc:	40fe      	lsrs	r6, r7
 80017ce:	1e5a      	subs	r2, r3, #1
 80017d0:	4193      	sbcs	r3, r2
 80017d2:	40f8      	lsrs	r0, r7
 80017d4:	4334      	orrs	r4, r6
 80017d6:	431c      	orrs	r4, r3
 80017d8:	4480      	add	r8, r0
 80017da:	1864      	adds	r4, r4, r1
 80017dc:	428c      	cmp	r4, r1
 80017de:	41bf      	sbcs	r7, r7
 80017e0:	427f      	negs	r7, r7
 80017e2:	464e      	mov	r6, r9
 80017e4:	4447      	add	r7, r8
 80017e6:	e7a6      	b.n	8001736 <__aeabi_dadd+0x27e>
 80017e8:	4642      	mov	r2, r8
 80017ea:	430a      	orrs	r2, r1
 80017ec:	0011      	movs	r1, r2
 80017ee:	1e4a      	subs	r2, r1, #1
 80017f0:	4191      	sbcs	r1, r2
 80017f2:	e6ad      	b.n	8001550 <__aeabi_dadd+0x98>
 80017f4:	4c0c      	ldr	r4, [pc, #48]	; (8001828 <__aeabi_dadd+0x370>)
 80017f6:	1c72      	adds	r2, r6, #1
 80017f8:	4222      	tst	r2, r4
 80017fa:	d000      	beq.n	80017fe <__aeabi_dadd+0x346>
 80017fc:	e0a1      	b.n	8001942 <__aeabi_dadd+0x48a>
 80017fe:	0002      	movs	r2, r0
 8001800:	431a      	orrs	r2, r3
 8001802:	2e00      	cmp	r6, #0
 8001804:	d000      	beq.n	8001808 <__aeabi_dadd+0x350>
 8001806:	e0fa      	b.n	80019fe <__aeabi_dadd+0x546>
 8001808:	2a00      	cmp	r2, #0
 800180a:	d100      	bne.n	800180e <__aeabi_dadd+0x356>
 800180c:	e145      	b.n	8001a9a <__aeabi_dadd+0x5e2>
 800180e:	003a      	movs	r2, r7
 8001810:	430a      	orrs	r2, r1
 8001812:	d000      	beq.n	8001816 <__aeabi_dadd+0x35e>
 8001814:	e146      	b.n	8001aa4 <__aeabi_dadd+0x5ec>
 8001816:	0742      	lsls	r2, r0, #29
 8001818:	08db      	lsrs	r3, r3, #3
 800181a:	4313      	orrs	r3, r2
 800181c:	08c0      	lsrs	r0, r0, #3
 800181e:	e77b      	b.n	8001718 <__aeabi_dadd+0x260>
 8001820:	000007ff 	.word	0x000007ff
 8001824:	ff7fffff 	.word	0xff7fffff
 8001828:	000007fe 	.word	0x000007fe
 800182c:	4647      	mov	r7, r8
 800182e:	1a5c      	subs	r4, r3, r1
 8001830:	1bc2      	subs	r2, r0, r7
 8001832:	42a3      	cmp	r3, r4
 8001834:	41bf      	sbcs	r7, r7
 8001836:	427f      	negs	r7, r7
 8001838:	46b9      	mov	r9, r7
 800183a:	0017      	movs	r7, r2
 800183c:	464a      	mov	r2, r9
 800183e:	1abf      	subs	r7, r7, r2
 8001840:	023a      	lsls	r2, r7, #8
 8001842:	d500      	bpl.n	8001846 <__aeabi_dadd+0x38e>
 8001844:	e08d      	b.n	8001962 <__aeabi_dadd+0x4aa>
 8001846:	0023      	movs	r3, r4
 8001848:	433b      	orrs	r3, r7
 800184a:	d000      	beq.n	800184e <__aeabi_dadd+0x396>
 800184c:	e68a      	b.n	8001564 <__aeabi_dadd+0xac>
 800184e:	2000      	movs	r0, #0
 8001850:	2500      	movs	r5, #0
 8001852:	e761      	b.n	8001718 <__aeabi_dadd+0x260>
 8001854:	4cb4      	ldr	r4, [pc, #720]	; (8001b28 <__aeabi_dadd+0x670>)
 8001856:	45a1      	cmp	r9, r4
 8001858:	d100      	bne.n	800185c <__aeabi_dadd+0x3a4>
 800185a:	e0ad      	b.n	80019b8 <__aeabi_dadd+0x500>
 800185c:	2480      	movs	r4, #128	; 0x80
 800185e:	0424      	lsls	r4, r4, #16
 8001860:	4320      	orrs	r0, r4
 8001862:	4664      	mov	r4, ip
 8001864:	2c38      	cmp	r4, #56	; 0x38
 8001866:	dc3d      	bgt.n	80018e4 <__aeabi_dadd+0x42c>
 8001868:	4662      	mov	r2, ip
 800186a:	2c1f      	cmp	r4, #31
 800186c:	dd00      	ble.n	8001870 <__aeabi_dadd+0x3b8>
 800186e:	e0b7      	b.n	80019e0 <__aeabi_dadd+0x528>
 8001870:	2520      	movs	r5, #32
 8001872:	001e      	movs	r6, r3
 8001874:	1b2d      	subs	r5, r5, r4
 8001876:	0004      	movs	r4, r0
 8001878:	40ab      	lsls	r3, r5
 800187a:	40ac      	lsls	r4, r5
 800187c:	40d6      	lsrs	r6, r2
 800187e:	40d0      	lsrs	r0, r2
 8001880:	4642      	mov	r2, r8
 8001882:	1e5d      	subs	r5, r3, #1
 8001884:	41ab      	sbcs	r3, r5
 8001886:	4334      	orrs	r4, r6
 8001888:	1a12      	subs	r2, r2, r0
 800188a:	4690      	mov	r8, r2
 800188c:	4323      	orrs	r3, r4
 800188e:	e02c      	b.n	80018ea <__aeabi_dadd+0x432>
 8001890:	0742      	lsls	r2, r0, #29
 8001892:	08db      	lsrs	r3, r3, #3
 8001894:	4313      	orrs	r3, r2
 8001896:	08c0      	lsrs	r0, r0, #3
 8001898:	e73b      	b.n	8001712 <__aeabi_dadd+0x25a>
 800189a:	185c      	adds	r4, r3, r1
 800189c:	429c      	cmp	r4, r3
 800189e:	419b      	sbcs	r3, r3
 80018a0:	4440      	add	r0, r8
 80018a2:	425b      	negs	r3, r3
 80018a4:	18c7      	adds	r7, r0, r3
 80018a6:	2601      	movs	r6, #1
 80018a8:	023b      	lsls	r3, r7, #8
 80018aa:	d400      	bmi.n	80018ae <__aeabi_dadd+0x3f6>
 80018ac:	e729      	b.n	8001702 <__aeabi_dadd+0x24a>
 80018ae:	2602      	movs	r6, #2
 80018b0:	4a9e      	ldr	r2, [pc, #632]	; (8001b2c <__aeabi_dadd+0x674>)
 80018b2:	0863      	lsrs	r3, r4, #1
 80018b4:	4017      	ands	r7, r2
 80018b6:	2201      	movs	r2, #1
 80018b8:	4014      	ands	r4, r2
 80018ba:	431c      	orrs	r4, r3
 80018bc:	07fb      	lsls	r3, r7, #31
 80018be:	431c      	orrs	r4, r3
 80018c0:	087f      	lsrs	r7, r7, #1
 80018c2:	e673      	b.n	80015ac <__aeabi_dadd+0xf4>
 80018c4:	4644      	mov	r4, r8
 80018c6:	3a20      	subs	r2, #32
 80018c8:	40d4      	lsrs	r4, r2
 80018ca:	4662      	mov	r2, ip
 80018cc:	2a20      	cmp	r2, #32
 80018ce:	d005      	beq.n	80018dc <__aeabi_dadd+0x424>
 80018d0:	4667      	mov	r7, ip
 80018d2:	2240      	movs	r2, #64	; 0x40
 80018d4:	1bd2      	subs	r2, r2, r7
 80018d6:	4647      	mov	r7, r8
 80018d8:	4097      	lsls	r7, r2
 80018da:	4339      	orrs	r1, r7
 80018dc:	1e4a      	subs	r2, r1, #1
 80018de:	4191      	sbcs	r1, r2
 80018e0:	4321      	orrs	r1, r4
 80018e2:	e635      	b.n	8001550 <__aeabi_dadd+0x98>
 80018e4:	4303      	orrs	r3, r0
 80018e6:	1e58      	subs	r0, r3, #1
 80018e8:	4183      	sbcs	r3, r0
 80018ea:	1acc      	subs	r4, r1, r3
 80018ec:	42a1      	cmp	r1, r4
 80018ee:	41bf      	sbcs	r7, r7
 80018f0:	4643      	mov	r3, r8
 80018f2:	427f      	negs	r7, r7
 80018f4:	4655      	mov	r5, sl
 80018f6:	464e      	mov	r6, r9
 80018f8:	1bdf      	subs	r7, r3, r7
 80018fa:	e62e      	b.n	800155a <__aeabi_dadd+0xa2>
 80018fc:	0002      	movs	r2, r0
 80018fe:	431a      	orrs	r2, r3
 8001900:	d100      	bne.n	8001904 <__aeabi_dadd+0x44c>
 8001902:	e0bd      	b.n	8001a80 <__aeabi_dadd+0x5c8>
 8001904:	4662      	mov	r2, ip
 8001906:	4664      	mov	r4, ip
 8001908:	3a01      	subs	r2, #1
 800190a:	2c01      	cmp	r4, #1
 800190c:	d100      	bne.n	8001910 <__aeabi_dadd+0x458>
 800190e:	e0e5      	b.n	8001adc <__aeabi_dadd+0x624>
 8001910:	4c85      	ldr	r4, [pc, #532]	; (8001b28 <__aeabi_dadd+0x670>)
 8001912:	45a4      	cmp	ip, r4
 8001914:	d058      	beq.n	80019c8 <__aeabi_dadd+0x510>
 8001916:	4694      	mov	ip, r2
 8001918:	e749      	b.n	80017ae <__aeabi_dadd+0x2f6>
 800191a:	4664      	mov	r4, ip
 800191c:	2220      	movs	r2, #32
 800191e:	1b12      	subs	r2, r2, r4
 8001920:	4644      	mov	r4, r8
 8001922:	4094      	lsls	r4, r2
 8001924:	000f      	movs	r7, r1
 8001926:	46a1      	mov	r9, r4
 8001928:	4664      	mov	r4, ip
 800192a:	4091      	lsls	r1, r2
 800192c:	40e7      	lsrs	r7, r4
 800192e:	464c      	mov	r4, r9
 8001930:	1e4a      	subs	r2, r1, #1
 8001932:	4191      	sbcs	r1, r2
 8001934:	433c      	orrs	r4, r7
 8001936:	4642      	mov	r2, r8
 8001938:	430c      	orrs	r4, r1
 800193a:	4661      	mov	r1, ip
 800193c:	40ca      	lsrs	r2, r1
 800193e:	1880      	adds	r0, r0, r2
 8001940:	e6f4      	b.n	800172c <__aeabi_dadd+0x274>
 8001942:	4c79      	ldr	r4, [pc, #484]	; (8001b28 <__aeabi_dadd+0x670>)
 8001944:	42a2      	cmp	r2, r4
 8001946:	d100      	bne.n	800194a <__aeabi_dadd+0x492>
 8001948:	e6fd      	b.n	8001746 <__aeabi_dadd+0x28e>
 800194a:	1859      	adds	r1, r3, r1
 800194c:	4299      	cmp	r1, r3
 800194e:	419b      	sbcs	r3, r3
 8001950:	4440      	add	r0, r8
 8001952:	425f      	negs	r7, r3
 8001954:	19c7      	adds	r7, r0, r7
 8001956:	07fc      	lsls	r4, r7, #31
 8001958:	0849      	lsrs	r1, r1, #1
 800195a:	0016      	movs	r6, r2
 800195c:	430c      	orrs	r4, r1
 800195e:	087f      	lsrs	r7, r7, #1
 8001960:	e6cf      	b.n	8001702 <__aeabi_dadd+0x24a>
 8001962:	1acc      	subs	r4, r1, r3
 8001964:	42a1      	cmp	r1, r4
 8001966:	41bf      	sbcs	r7, r7
 8001968:	4643      	mov	r3, r8
 800196a:	427f      	negs	r7, r7
 800196c:	1a18      	subs	r0, r3, r0
 800196e:	4655      	mov	r5, sl
 8001970:	1bc7      	subs	r7, r0, r7
 8001972:	e5f7      	b.n	8001564 <__aeabi_dadd+0xac>
 8001974:	08c9      	lsrs	r1, r1, #3
 8001976:	077b      	lsls	r3, r7, #29
 8001978:	4655      	mov	r5, sl
 800197a:	430b      	orrs	r3, r1
 800197c:	08f8      	lsrs	r0, r7, #3
 800197e:	e6c8      	b.n	8001712 <__aeabi_dadd+0x25a>
 8001980:	2c00      	cmp	r4, #0
 8001982:	d000      	beq.n	8001986 <__aeabi_dadd+0x4ce>
 8001984:	e081      	b.n	8001a8a <__aeabi_dadd+0x5d2>
 8001986:	4643      	mov	r3, r8
 8001988:	430b      	orrs	r3, r1
 800198a:	d115      	bne.n	80019b8 <__aeabi_dadd+0x500>
 800198c:	2080      	movs	r0, #128	; 0x80
 800198e:	2500      	movs	r5, #0
 8001990:	0300      	lsls	r0, r0, #12
 8001992:	e6e3      	b.n	800175c <__aeabi_dadd+0x2a4>
 8001994:	1a5c      	subs	r4, r3, r1
 8001996:	42a3      	cmp	r3, r4
 8001998:	419b      	sbcs	r3, r3
 800199a:	1bc7      	subs	r7, r0, r7
 800199c:	425b      	negs	r3, r3
 800199e:	2601      	movs	r6, #1
 80019a0:	1aff      	subs	r7, r7, r3
 80019a2:	e5da      	b.n	800155a <__aeabi_dadd+0xa2>
 80019a4:	0742      	lsls	r2, r0, #29
 80019a6:	08db      	lsrs	r3, r3, #3
 80019a8:	4313      	orrs	r3, r2
 80019aa:	08c0      	lsrs	r0, r0, #3
 80019ac:	e6d2      	b.n	8001754 <__aeabi_dadd+0x29c>
 80019ae:	0742      	lsls	r2, r0, #29
 80019b0:	08db      	lsrs	r3, r3, #3
 80019b2:	4313      	orrs	r3, r2
 80019b4:	08c0      	lsrs	r0, r0, #3
 80019b6:	e6ac      	b.n	8001712 <__aeabi_dadd+0x25a>
 80019b8:	4643      	mov	r3, r8
 80019ba:	4642      	mov	r2, r8
 80019bc:	08c9      	lsrs	r1, r1, #3
 80019be:	075b      	lsls	r3, r3, #29
 80019c0:	4655      	mov	r5, sl
 80019c2:	430b      	orrs	r3, r1
 80019c4:	08d0      	lsrs	r0, r2, #3
 80019c6:	e6c5      	b.n	8001754 <__aeabi_dadd+0x29c>
 80019c8:	4643      	mov	r3, r8
 80019ca:	4642      	mov	r2, r8
 80019cc:	075b      	lsls	r3, r3, #29
 80019ce:	08c9      	lsrs	r1, r1, #3
 80019d0:	430b      	orrs	r3, r1
 80019d2:	08d0      	lsrs	r0, r2, #3
 80019d4:	e6be      	b.n	8001754 <__aeabi_dadd+0x29c>
 80019d6:	4303      	orrs	r3, r0
 80019d8:	001c      	movs	r4, r3
 80019da:	1e63      	subs	r3, r4, #1
 80019dc:	419c      	sbcs	r4, r3
 80019de:	e6fc      	b.n	80017da <__aeabi_dadd+0x322>
 80019e0:	0002      	movs	r2, r0
 80019e2:	3c20      	subs	r4, #32
 80019e4:	40e2      	lsrs	r2, r4
 80019e6:	0014      	movs	r4, r2
 80019e8:	4662      	mov	r2, ip
 80019ea:	2a20      	cmp	r2, #32
 80019ec:	d003      	beq.n	80019f6 <__aeabi_dadd+0x53e>
 80019ee:	2540      	movs	r5, #64	; 0x40
 80019f0:	1aad      	subs	r5, r5, r2
 80019f2:	40a8      	lsls	r0, r5
 80019f4:	4303      	orrs	r3, r0
 80019f6:	1e58      	subs	r0, r3, #1
 80019f8:	4183      	sbcs	r3, r0
 80019fa:	4323      	orrs	r3, r4
 80019fc:	e775      	b.n	80018ea <__aeabi_dadd+0x432>
 80019fe:	2a00      	cmp	r2, #0
 8001a00:	d0e2      	beq.n	80019c8 <__aeabi_dadd+0x510>
 8001a02:	003a      	movs	r2, r7
 8001a04:	430a      	orrs	r2, r1
 8001a06:	d0cd      	beq.n	80019a4 <__aeabi_dadd+0x4ec>
 8001a08:	0742      	lsls	r2, r0, #29
 8001a0a:	08db      	lsrs	r3, r3, #3
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	2280      	movs	r2, #128	; 0x80
 8001a10:	08c0      	lsrs	r0, r0, #3
 8001a12:	0312      	lsls	r2, r2, #12
 8001a14:	4210      	tst	r0, r2
 8001a16:	d006      	beq.n	8001a26 <__aeabi_dadd+0x56e>
 8001a18:	08fc      	lsrs	r4, r7, #3
 8001a1a:	4214      	tst	r4, r2
 8001a1c:	d103      	bne.n	8001a26 <__aeabi_dadd+0x56e>
 8001a1e:	0020      	movs	r0, r4
 8001a20:	08cb      	lsrs	r3, r1, #3
 8001a22:	077a      	lsls	r2, r7, #29
 8001a24:	4313      	orrs	r3, r2
 8001a26:	0f5a      	lsrs	r2, r3, #29
 8001a28:	00db      	lsls	r3, r3, #3
 8001a2a:	0752      	lsls	r2, r2, #29
 8001a2c:	08db      	lsrs	r3, r3, #3
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	e690      	b.n	8001754 <__aeabi_dadd+0x29c>
 8001a32:	4643      	mov	r3, r8
 8001a34:	430b      	orrs	r3, r1
 8001a36:	d100      	bne.n	8001a3a <__aeabi_dadd+0x582>
 8001a38:	e709      	b.n	800184e <__aeabi_dadd+0x396>
 8001a3a:	4643      	mov	r3, r8
 8001a3c:	4642      	mov	r2, r8
 8001a3e:	08c9      	lsrs	r1, r1, #3
 8001a40:	075b      	lsls	r3, r3, #29
 8001a42:	4655      	mov	r5, sl
 8001a44:	430b      	orrs	r3, r1
 8001a46:	08d0      	lsrs	r0, r2, #3
 8001a48:	e666      	b.n	8001718 <__aeabi_dadd+0x260>
 8001a4a:	1acc      	subs	r4, r1, r3
 8001a4c:	42a1      	cmp	r1, r4
 8001a4e:	4189      	sbcs	r1, r1
 8001a50:	1a3f      	subs	r7, r7, r0
 8001a52:	4249      	negs	r1, r1
 8001a54:	4655      	mov	r5, sl
 8001a56:	2601      	movs	r6, #1
 8001a58:	1a7f      	subs	r7, r7, r1
 8001a5a:	e57e      	b.n	800155a <__aeabi_dadd+0xa2>
 8001a5c:	4642      	mov	r2, r8
 8001a5e:	1a5c      	subs	r4, r3, r1
 8001a60:	1a87      	subs	r7, r0, r2
 8001a62:	42a3      	cmp	r3, r4
 8001a64:	4192      	sbcs	r2, r2
 8001a66:	4252      	negs	r2, r2
 8001a68:	1abf      	subs	r7, r7, r2
 8001a6a:	023a      	lsls	r2, r7, #8
 8001a6c:	d53d      	bpl.n	8001aea <__aeabi_dadd+0x632>
 8001a6e:	1acc      	subs	r4, r1, r3
 8001a70:	42a1      	cmp	r1, r4
 8001a72:	4189      	sbcs	r1, r1
 8001a74:	4643      	mov	r3, r8
 8001a76:	4249      	negs	r1, r1
 8001a78:	1a1f      	subs	r7, r3, r0
 8001a7a:	4655      	mov	r5, sl
 8001a7c:	1a7f      	subs	r7, r7, r1
 8001a7e:	e595      	b.n	80015ac <__aeabi_dadd+0xf4>
 8001a80:	077b      	lsls	r3, r7, #29
 8001a82:	08c9      	lsrs	r1, r1, #3
 8001a84:	430b      	orrs	r3, r1
 8001a86:	08f8      	lsrs	r0, r7, #3
 8001a88:	e643      	b.n	8001712 <__aeabi_dadd+0x25a>
 8001a8a:	4644      	mov	r4, r8
 8001a8c:	08db      	lsrs	r3, r3, #3
 8001a8e:	430c      	orrs	r4, r1
 8001a90:	d130      	bne.n	8001af4 <__aeabi_dadd+0x63c>
 8001a92:	0742      	lsls	r2, r0, #29
 8001a94:	4313      	orrs	r3, r2
 8001a96:	08c0      	lsrs	r0, r0, #3
 8001a98:	e65c      	b.n	8001754 <__aeabi_dadd+0x29c>
 8001a9a:	077b      	lsls	r3, r7, #29
 8001a9c:	08c9      	lsrs	r1, r1, #3
 8001a9e:	430b      	orrs	r3, r1
 8001aa0:	08f8      	lsrs	r0, r7, #3
 8001aa2:	e639      	b.n	8001718 <__aeabi_dadd+0x260>
 8001aa4:	185c      	adds	r4, r3, r1
 8001aa6:	429c      	cmp	r4, r3
 8001aa8:	419b      	sbcs	r3, r3
 8001aaa:	4440      	add	r0, r8
 8001aac:	425b      	negs	r3, r3
 8001aae:	18c7      	adds	r7, r0, r3
 8001ab0:	023b      	lsls	r3, r7, #8
 8001ab2:	d400      	bmi.n	8001ab6 <__aeabi_dadd+0x5fe>
 8001ab4:	e625      	b.n	8001702 <__aeabi_dadd+0x24a>
 8001ab6:	4b1d      	ldr	r3, [pc, #116]	; (8001b2c <__aeabi_dadd+0x674>)
 8001ab8:	2601      	movs	r6, #1
 8001aba:	401f      	ands	r7, r3
 8001abc:	e621      	b.n	8001702 <__aeabi_dadd+0x24a>
 8001abe:	0004      	movs	r4, r0
 8001ac0:	3a20      	subs	r2, #32
 8001ac2:	40d4      	lsrs	r4, r2
 8001ac4:	4662      	mov	r2, ip
 8001ac6:	2a20      	cmp	r2, #32
 8001ac8:	d004      	beq.n	8001ad4 <__aeabi_dadd+0x61c>
 8001aca:	2240      	movs	r2, #64	; 0x40
 8001acc:	4666      	mov	r6, ip
 8001ace:	1b92      	subs	r2, r2, r6
 8001ad0:	4090      	lsls	r0, r2
 8001ad2:	4303      	orrs	r3, r0
 8001ad4:	1e5a      	subs	r2, r3, #1
 8001ad6:	4193      	sbcs	r3, r2
 8001ad8:	431c      	orrs	r4, r3
 8001ada:	e67e      	b.n	80017da <__aeabi_dadd+0x322>
 8001adc:	185c      	adds	r4, r3, r1
 8001ade:	428c      	cmp	r4, r1
 8001ae0:	4189      	sbcs	r1, r1
 8001ae2:	4440      	add	r0, r8
 8001ae4:	4249      	negs	r1, r1
 8001ae6:	1847      	adds	r7, r0, r1
 8001ae8:	e6dd      	b.n	80018a6 <__aeabi_dadd+0x3ee>
 8001aea:	0023      	movs	r3, r4
 8001aec:	433b      	orrs	r3, r7
 8001aee:	d100      	bne.n	8001af2 <__aeabi_dadd+0x63a>
 8001af0:	e6ad      	b.n	800184e <__aeabi_dadd+0x396>
 8001af2:	e606      	b.n	8001702 <__aeabi_dadd+0x24a>
 8001af4:	0744      	lsls	r4, r0, #29
 8001af6:	4323      	orrs	r3, r4
 8001af8:	2480      	movs	r4, #128	; 0x80
 8001afa:	08c0      	lsrs	r0, r0, #3
 8001afc:	0324      	lsls	r4, r4, #12
 8001afe:	4220      	tst	r0, r4
 8001b00:	d008      	beq.n	8001b14 <__aeabi_dadd+0x65c>
 8001b02:	4642      	mov	r2, r8
 8001b04:	08d6      	lsrs	r6, r2, #3
 8001b06:	4226      	tst	r6, r4
 8001b08:	d104      	bne.n	8001b14 <__aeabi_dadd+0x65c>
 8001b0a:	4655      	mov	r5, sl
 8001b0c:	0030      	movs	r0, r6
 8001b0e:	08cb      	lsrs	r3, r1, #3
 8001b10:	0751      	lsls	r1, r2, #29
 8001b12:	430b      	orrs	r3, r1
 8001b14:	0f5a      	lsrs	r2, r3, #29
 8001b16:	00db      	lsls	r3, r3, #3
 8001b18:	08db      	lsrs	r3, r3, #3
 8001b1a:	0752      	lsls	r2, r2, #29
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	e619      	b.n	8001754 <__aeabi_dadd+0x29c>
 8001b20:	2300      	movs	r3, #0
 8001b22:	4a01      	ldr	r2, [pc, #4]	; (8001b28 <__aeabi_dadd+0x670>)
 8001b24:	001f      	movs	r7, r3
 8001b26:	e55e      	b.n	80015e6 <__aeabi_dadd+0x12e>
 8001b28:	000007ff 	.word	0x000007ff
 8001b2c:	ff7fffff 	.word	0xff7fffff

08001b30 <__aeabi_ddiv>:
 8001b30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b32:	4657      	mov	r7, sl
 8001b34:	464e      	mov	r6, r9
 8001b36:	4645      	mov	r5, r8
 8001b38:	46de      	mov	lr, fp
 8001b3a:	b5e0      	push	{r5, r6, r7, lr}
 8001b3c:	4681      	mov	r9, r0
 8001b3e:	0005      	movs	r5, r0
 8001b40:	030c      	lsls	r4, r1, #12
 8001b42:	0048      	lsls	r0, r1, #1
 8001b44:	4692      	mov	sl, r2
 8001b46:	001f      	movs	r7, r3
 8001b48:	b085      	sub	sp, #20
 8001b4a:	0b24      	lsrs	r4, r4, #12
 8001b4c:	0d40      	lsrs	r0, r0, #21
 8001b4e:	0fce      	lsrs	r6, r1, #31
 8001b50:	2800      	cmp	r0, #0
 8001b52:	d100      	bne.n	8001b56 <__aeabi_ddiv+0x26>
 8001b54:	e156      	b.n	8001e04 <__aeabi_ddiv+0x2d4>
 8001b56:	4bd4      	ldr	r3, [pc, #848]	; (8001ea8 <__aeabi_ddiv+0x378>)
 8001b58:	4298      	cmp	r0, r3
 8001b5a:	d100      	bne.n	8001b5e <__aeabi_ddiv+0x2e>
 8001b5c:	e172      	b.n	8001e44 <__aeabi_ddiv+0x314>
 8001b5e:	0f6b      	lsrs	r3, r5, #29
 8001b60:	00e4      	lsls	r4, r4, #3
 8001b62:	431c      	orrs	r4, r3
 8001b64:	2380      	movs	r3, #128	; 0x80
 8001b66:	041b      	lsls	r3, r3, #16
 8001b68:	4323      	orrs	r3, r4
 8001b6a:	4698      	mov	r8, r3
 8001b6c:	4bcf      	ldr	r3, [pc, #828]	; (8001eac <__aeabi_ddiv+0x37c>)
 8001b6e:	00ed      	lsls	r5, r5, #3
 8001b70:	469b      	mov	fp, r3
 8001b72:	2300      	movs	r3, #0
 8001b74:	4699      	mov	r9, r3
 8001b76:	4483      	add	fp, r0
 8001b78:	9300      	str	r3, [sp, #0]
 8001b7a:	033c      	lsls	r4, r7, #12
 8001b7c:	007b      	lsls	r3, r7, #1
 8001b7e:	4650      	mov	r0, sl
 8001b80:	0b24      	lsrs	r4, r4, #12
 8001b82:	0d5b      	lsrs	r3, r3, #21
 8001b84:	0fff      	lsrs	r7, r7, #31
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d100      	bne.n	8001b8c <__aeabi_ddiv+0x5c>
 8001b8a:	e11f      	b.n	8001dcc <__aeabi_ddiv+0x29c>
 8001b8c:	4ac6      	ldr	r2, [pc, #792]	; (8001ea8 <__aeabi_ddiv+0x378>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d100      	bne.n	8001b94 <__aeabi_ddiv+0x64>
 8001b92:	e162      	b.n	8001e5a <__aeabi_ddiv+0x32a>
 8001b94:	49c5      	ldr	r1, [pc, #788]	; (8001eac <__aeabi_ddiv+0x37c>)
 8001b96:	0f42      	lsrs	r2, r0, #29
 8001b98:	468c      	mov	ip, r1
 8001b9a:	00e4      	lsls	r4, r4, #3
 8001b9c:	4659      	mov	r1, fp
 8001b9e:	4314      	orrs	r4, r2
 8001ba0:	2280      	movs	r2, #128	; 0x80
 8001ba2:	4463      	add	r3, ip
 8001ba4:	0412      	lsls	r2, r2, #16
 8001ba6:	1acb      	subs	r3, r1, r3
 8001ba8:	4314      	orrs	r4, r2
 8001baa:	469b      	mov	fp, r3
 8001bac:	00c2      	lsls	r2, r0, #3
 8001bae:	2000      	movs	r0, #0
 8001bb0:	0033      	movs	r3, r6
 8001bb2:	407b      	eors	r3, r7
 8001bb4:	469a      	mov	sl, r3
 8001bb6:	464b      	mov	r3, r9
 8001bb8:	2b0f      	cmp	r3, #15
 8001bba:	d827      	bhi.n	8001c0c <__aeabi_ddiv+0xdc>
 8001bbc:	49bc      	ldr	r1, [pc, #752]	; (8001eb0 <__aeabi_ddiv+0x380>)
 8001bbe:	009b      	lsls	r3, r3, #2
 8001bc0:	58cb      	ldr	r3, [r1, r3]
 8001bc2:	469f      	mov	pc, r3
 8001bc4:	46b2      	mov	sl, r6
 8001bc6:	9b00      	ldr	r3, [sp, #0]
 8001bc8:	2b02      	cmp	r3, #2
 8001bca:	d016      	beq.n	8001bfa <__aeabi_ddiv+0xca>
 8001bcc:	2b03      	cmp	r3, #3
 8001bce:	d100      	bne.n	8001bd2 <__aeabi_ddiv+0xa2>
 8001bd0:	e28e      	b.n	80020f0 <__aeabi_ddiv+0x5c0>
 8001bd2:	2b01      	cmp	r3, #1
 8001bd4:	d000      	beq.n	8001bd8 <__aeabi_ddiv+0xa8>
 8001bd6:	e0d9      	b.n	8001d8c <__aeabi_ddiv+0x25c>
 8001bd8:	2300      	movs	r3, #0
 8001bda:	2400      	movs	r4, #0
 8001bdc:	2500      	movs	r5, #0
 8001bde:	4652      	mov	r2, sl
 8001be0:	051b      	lsls	r3, r3, #20
 8001be2:	4323      	orrs	r3, r4
 8001be4:	07d2      	lsls	r2, r2, #31
 8001be6:	4313      	orrs	r3, r2
 8001be8:	0028      	movs	r0, r5
 8001bea:	0019      	movs	r1, r3
 8001bec:	b005      	add	sp, #20
 8001bee:	bcf0      	pop	{r4, r5, r6, r7}
 8001bf0:	46bb      	mov	fp, r7
 8001bf2:	46b2      	mov	sl, r6
 8001bf4:	46a9      	mov	r9, r5
 8001bf6:	46a0      	mov	r8, r4
 8001bf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bfa:	2400      	movs	r4, #0
 8001bfc:	2500      	movs	r5, #0
 8001bfe:	4baa      	ldr	r3, [pc, #680]	; (8001ea8 <__aeabi_ddiv+0x378>)
 8001c00:	e7ed      	b.n	8001bde <__aeabi_ddiv+0xae>
 8001c02:	46ba      	mov	sl, r7
 8001c04:	46a0      	mov	r8, r4
 8001c06:	0015      	movs	r5, r2
 8001c08:	9000      	str	r0, [sp, #0]
 8001c0a:	e7dc      	b.n	8001bc6 <__aeabi_ddiv+0x96>
 8001c0c:	4544      	cmp	r4, r8
 8001c0e:	d200      	bcs.n	8001c12 <__aeabi_ddiv+0xe2>
 8001c10:	e1c7      	b.n	8001fa2 <__aeabi_ddiv+0x472>
 8001c12:	d100      	bne.n	8001c16 <__aeabi_ddiv+0xe6>
 8001c14:	e1c2      	b.n	8001f9c <__aeabi_ddiv+0x46c>
 8001c16:	2301      	movs	r3, #1
 8001c18:	425b      	negs	r3, r3
 8001c1a:	469c      	mov	ip, r3
 8001c1c:	002e      	movs	r6, r5
 8001c1e:	4640      	mov	r0, r8
 8001c20:	2500      	movs	r5, #0
 8001c22:	44e3      	add	fp, ip
 8001c24:	0223      	lsls	r3, r4, #8
 8001c26:	0e14      	lsrs	r4, r2, #24
 8001c28:	431c      	orrs	r4, r3
 8001c2a:	0c1b      	lsrs	r3, r3, #16
 8001c2c:	4699      	mov	r9, r3
 8001c2e:	0423      	lsls	r3, r4, #16
 8001c30:	0c1f      	lsrs	r7, r3, #16
 8001c32:	0212      	lsls	r2, r2, #8
 8001c34:	4649      	mov	r1, r9
 8001c36:	9200      	str	r2, [sp, #0]
 8001c38:	9701      	str	r7, [sp, #4]
 8001c3a:	f7fe fb07 	bl	800024c <__aeabi_uidivmod>
 8001c3e:	0002      	movs	r2, r0
 8001c40:	437a      	muls	r2, r7
 8001c42:	040b      	lsls	r3, r1, #16
 8001c44:	0c31      	lsrs	r1, r6, #16
 8001c46:	4680      	mov	r8, r0
 8001c48:	4319      	orrs	r1, r3
 8001c4a:	428a      	cmp	r2, r1
 8001c4c:	d907      	bls.n	8001c5e <__aeabi_ddiv+0x12e>
 8001c4e:	2301      	movs	r3, #1
 8001c50:	425b      	negs	r3, r3
 8001c52:	469c      	mov	ip, r3
 8001c54:	1909      	adds	r1, r1, r4
 8001c56:	44e0      	add	r8, ip
 8001c58:	428c      	cmp	r4, r1
 8001c5a:	d800      	bhi.n	8001c5e <__aeabi_ddiv+0x12e>
 8001c5c:	e207      	b.n	800206e <__aeabi_ddiv+0x53e>
 8001c5e:	1a88      	subs	r0, r1, r2
 8001c60:	4649      	mov	r1, r9
 8001c62:	f7fe faf3 	bl	800024c <__aeabi_uidivmod>
 8001c66:	0409      	lsls	r1, r1, #16
 8001c68:	468c      	mov	ip, r1
 8001c6a:	0431      	lsls	r1, r6, #16
 8001c6c:	4666      	mov	r6, ip
 8001c6e:	9a01      	ldr	r2, [sp, #4]
 8001c70:	0c09      	lsrs	r1, r1, #16
 8001c72:	4342      	muls	r2, r0
 8001c74:	0003      	movs	r3, r0
 8001c76:	4331      	orrs	r1, r6
 8001c78:	428a      	cmp	r2, r1
 8001c7a:	d904      	bls.n	8001c86 <__aeabi_ddiv+0x156>
 8001c7c:	1909      	adds	r1, r1, r4
 8001c7e:	3b01      	subs	r3, #1
 8001c80:	428c      	cmp	r4, r1
 8001c82:	d800      	bhi.n	8001c86 <__aeabi_ddiv+0x156>
 8001c84:	e1ed      	b.n	8002062 <__aeabi_ddiv+0x532>
 8001c86:	1a88      	subs	r0, r1, r2
 8001c88:	4642      	mov	r2, r8
 8001c8a:	0412      	lsls	r2, r2, #16
 8001c8c:	431a      	orrs	r2, r3
 8001c8e:	4690      	mov	r8, r2
 8001c90:	4641      	mov	r1, r8
 8001c92:	9b00      	ldr	r3, [sp, #0]
 8001c94:	040e      	lsls	r6, r1, #16
 8001c96:	0c1b      	lsrs	r3, r3, #16
 8001c98:	001f      	movs	r7, r3
 8001c9a:	9302      	str	r3, [sp, #8]
 8001c9c:	9b00      	ldr	r3, [sp, #0]
 8001c9e:	0c36      	lsrs	r6, r6, #16
 8001ca0:	041b      	lsls	r3, r3, #16
 8001ca2:	0c19      	lsrs	r1, r3, #16
 8001ca4:	000b      	movs	r3, r1
 8001ca6:	4373      	muls	r3, r6
 8001ca8:	0c12      	lsrs	r2, r2, #16
 8001caa:	437e      	muls	r6, r7
 8001cac:	9103      	str	r1, [sp, #12]
 8001cae:	4351      	muls	r1, r2
 8001cb0:	437a      	muls	r2, r7
 8001cb2:	0c1f      	lsrs	r7, r3, #16
 8001cb4:	46bc      	mov	ip, r7
 8001cb6:	1876      	adds	r6, r6, r1
 8001cb8:	4466      	add	r6, ip
 8001cba:	42b1      	cmp	r1, r6
 8001cbc:	d903      	bls.n	8001cc6 <__aeabi_ddiv+0x196>
 8001cbe:	2180      	movs	r1, #128	; 0x80
 8001cc0:	0249      	lsls	r1, r1, #9
 8001cc2:	468c      	mov	ip, r1
 8001cc4:	4462      	add	r2, ip
 8001cc6:	0c31      	lsrs	r1, r6, #16
 8001cc8:	188a      	adds	r2, r1, r2
 8001cca:	0431      	lsls	r1, r6, #16
 8001ccc:	041e      	lsls	r6, r3, #16
 8001cce:	0c36      	lsrs	r6, r6, #16
 8001cd0:	198e      	adds	r6, r1, r6
 8001cd2:	4290      	cmp	r0, r2
 8001cd4:	d302      	bcc.n	8001cdc <__aeabi_ddiv+0x1ac>
 8001cd6:	d112      	bne.n	8001cfe <__aeabi_ddiv+0x1ce>
 8001cd8:	42b5      	cmp	r5, r6
 8001cda:	d210      	bcs.n	8001cfe <__aeabi_ddiv+0x1ce>
 8001cdc:	4643      	mov	r3, r8
 8001cde:	1e59      	subs	r1, r3, #1
 8001ce0:	9b00      	ldr	r3, [sp, #0]
 8001ce2:	469c      	mov	ip, r3
 8001ce4:	4465      	add	r5, ip
 8001ce6:	001f      	movs	r7, r3
 8001ce8:	429d      	cmp	r5, r3
 8001cea:	419b      	sbcs	r3, r3
 8001cec:	425b      	negs	r3, r3
 8001cee:	191b      	adds	r3, r3, r4
 8001cf0:	18c0      	adds	r0, r0, r3
 8001cf2:	4284      	cmp	r4, r0
 8001cf4:	d200      	bcs.n	8001cf8 <__aeabi_ddiv+0x1c8>
 8001cf6:	e1a0      	b.n	800203a <__aeabi_ddiv+0x50a>
 8001cf8:	d100      	bne.n	8001cfc <__aeabi_ddiv+0x1cc>
 8001cfa:	e19b      	b.n	8002034 <__aeabi_ddiv+0x504>
 8001cfc:	4688      	mov	r8, r1
 8001cfe:	1bae      	subs	r6, r5, r6
 8001d00:	42b5      	cmp	r5, r6
 8001d02:	41ad      	sbcs	r5, r5
 8001d04:	1a80      	subs	r0, r0, r2
 8001d06:	426d      	negs	r5, r5
 8001d08:	1b40      	subs	r0, r0, r5
 8001d0a:	4284      	cmp	r4, r0
 8001d0c:	d100      	bne.n	8001d10 <__aeabi_ddiv+0x1e0>
 8001d0e:	e1d5      	b.n	80020bc <__aeabi_ddiv+0x58c>
 8001d10:	4649      	mov	r1, r9
 8001d12:	f7fe fa9b 	bl	800024c <__aeabi_uidivmod>
 8001d16:	9a01      	ldr	r2, [sp, #4]
 8001d18:	040b      	lsls	r3, r1, #16
 8001d1a:	4342      	muls	r2, r0
 8001d1c:	0c31      	lsrs	r1, r6, #16
 8001d1e:	0005      	movs	r5, r0
 8001d20:	4319      	orrs	r1, r3
 8001d22:	428a      	cmp	r2, r1
 8001d24:	d900      	bls.n	8001d28 <__aeabi_ddiv+0x1f8>
 8001d26:	e16c      	b.n	8002002 <__aeabi_ddiv+0x4d2>
 8001d28:	1a88      	subs	r0, r1, r2
 8001d2a:	4649      	mov	r1, r9
 8001d2c:	f7fe fa8e 	bl	800024c <__aeabi_uidivmod>
 8001d30:	9a01      	ldr	r2, [sp, #4]
 8001d32:	0436      	lsls	r6, r6, #16
 8001d34:	4342      	muls	r2, r0
 8001d36:	0409      	lsls	r1, r1, #16
 8001d38:	0c36      	lsrs	r6, r6, #16
 8001d3a:	0003      	movs	r3, r0
 8001d3c:	430e      	orrs	r6, r1
 8001d3e:	42b2      	cmp	r2, r6
 8001d40:	d900      	bls.n	8001d44 <__aeabi_ddiv+0x214>
 8001d42:	e153      	b.n	8001fec <__aeabi_ddiv+0x4bc>
 8001d44:	9803      	ldr	r0, [sp, #12]
 8001d46:	1ab6      	subs	r6, r6, r2
 8001d48:	0002      	movs	r2, r0
 8001d4a:	042d      	lsls	r5, r5, #16
 8001d4c:	431d      	orrs	r5, r3
 8001d4e:	9f02      	ldr	r7, [sp, #8]
 8001d50:	042b      	lsls	r3, r5, #16
 8001d52:	0c1b      	lsrs	r3, r3, #16
 8001d54:	435a      	muls	r2, r3
 8001d56:	437b      	muls	r3, r7
 8001d58:	469c      	mov	ip, r3
 8001d5a:	0c29      	lsrs	r1, r5, #16
 8001d5c:	4348      	muls	r0, r1
 8001d5e:	0c13      	lsrs	r3, r2, #16
 8001d60:	4484      	add	ip, r0
 8001d62:	4463      	add	r3, ip
 8001d64:	4379      	muls	r1, r7
 8001d66:	4298      	cmp	r0, r3
 8001d68:	d903      	bls.n	8001d72 <__aeabi_ddiv+0x242>
 8001d6a:	2080      	movs	r0, #128	; 0x80
 8001d6c:	0240      	lsls	r0, r0, #9
 8001d6e:	4684      	mov	ip, r0
 8001d70:	4461      	add	r1, ip
 8001d72:	0c18      	lsrs	r0, r3, #16
 8001d74:	0412      	lsls	r2, r2, #16
 8001d76:	041b      	lsls	r3, r3, #16
 8001d78:	0c12      	lsrs	r2, r2, #16
 8001d7a:	1841      	adds	r1, r0, r1
 8001d7c:	189b      	adds	r3, r3, r2
 8001d7e:	428e      	cmp	r6, r1
 8001d80:	d200      	bcs.n	8001d84 <__aeabi_ddiv+0x254>
 8001d82:	e0ff      	b.n	8001f84 <__aeabi_ddiv+0x454>
 8001d84:	d100      	bne.n	8001d88 <__aeabi_ddiv+0x258>
 8001d86:	e0fa      	b.n	8001f7e <__aeabi_ddiv+0x44e>
 8001d88:	2301      	movs	r3, #1
 8001d8a:	431d      	orrs	r5, r3
 8001d8c:	4a49      	ldr	r2, [pc, #292]	; (8001eb4 <__aeabi_ddiv+0x384>)
 8001d8e:	445a      	add	r2, fp
 8001d90:	2a00      	cmp	r2, #0
 8001d92:	dc00      	bgt.n	8001d96 <__aeabi_ddiv+0x266>
 8001d94:	e0aa      	b.n	8001eec <__aeabi_ddiv+0x3bc>
 8001d96:	076b      	lsls	r3, r5, #29
 8001d98:	d000      	beq.n	8001d9c <__aeabi_ddiv+0x26c>
 8001d9a:	e13d      	b.n	8002018 <__aeabi_ddiv+0x4e8>
 8001d9c:	08ed      	lsrs	r5, r5, #3
 8001d9e:	4643      	mov	r3, r8
 8001da0:	01db      	lsls	r3, r3, #7
 8001da2:	d506      	bpl.n	8001db2 <__aeabi_ddiv+0x282>
 8001da4:	4642      	mov	r2, r8
 8001da6:	4b44      	ldr	r3, [pc, #272]	; (8001eb8 <__aeabi_ddiv+0x388>)
 8001da8:	401a      	ands	r2, r3
 8001daa:	4690      	mov	r8, r2
 8001dac:	2280      	movs	r2, #128	; 0x80
 8001dae:	00d2      	lsls	r2, r2, #3
 8001db0:	445a      	add	r2, fp
 8001db2:	4b42      	ldr	r3, [pc, #264]	; (8001ebc <__aeabi_ddiv+0x38c>)
 8001db4:	429a      	cmp	r2, r3
 8001db6:	dd00      	ble.n	8001dba <__aeabi_ddiv+0x28a>
 8001db8:	e71f      	b.n	8001bfa <__aeabi_ddiv+0xca>
 8001dba:	4643      	mov	r3, r8
 8001dbc:	075b      	lsls	r3, r3, #29
 8001dbe:	431d      	orrs	r5, r3
 8001dc0:	4643      	mov	r3, r8
 8001dc2:	0552      	lsls	r2, r2, #21
 8001dc4:	025c      	lsls	r4, r3, #9
 8001dc6:	0b24      	lsrs	r4, r4, #12
 8001dc8:	0d53      	lsrs	r3, r2, #21
 8001dca:	e708      	b.n	8001bde <__aeabi_ddiv+0xae>
 8001dcc:	4652      	mov	r2, sl
 8001dce:	4322      	orrs	r2, r4
 8001dd0:	d100      	bne.n	8001dd4 <__aeabi_ddiv+0x2a4>
 8001dd2:	e07b      	b.n	8001ecc <__aeabi_ddiv+0x39c>
 8001dd4:	2c00      	cmp	r4, #0
 8001dd6:	d100      	bne.n	8001dda <__aeabi_ddiv+0x2aa>
 8001dd8:	e0fa      	b.n	8001fd0 <__aeabi_ddiv+0x4a0>
 8001dda:	0020      	movs	r0, r4
 8001ddc:	f001 fa22 	bl	8003224 <__clzsi2>
 8001de0:	0002      	movs	r2, r0
 8001de2:	3a0b      	subs	r2, #11
 8001de4:	231d      	movs	r3, #29
 8001de6:	0001      	movs	r1, r0
 8001de8:	1a9b      	subs	r3, r3, r2
 8001dea:	4652      	mov	r2, sl
 8001dec:	3908      	subs	r1, #8
 8001dee:	40da      	lsrs	r2, r3
 8001df0:	408c      	lsls	r4, r1
 8001df2:	4314      	orrs	r4, r2
 8001df4:	4652      	mov	r2, sl
 8001df6:	408a      	lsls	r2, r1
 8001df8:	4b31      	ldr	r3, [pc, #196]	; (8001ec0 <__aeabi_ddiv+0x390>)
 8001dfa:	4458      	add	r0, fp
 8001dfc:	469b      	mov	fp, r3
 8001dfe:	4483      	add	fp, r0
 8001e00:	2000      	movs	r0, #0
 8001e02:	e6d5      	b.n	8001bb0 <__aeabi_ddiv+0x80>
 8001e04:	464b      	mov	r3, r9
 8001e06:	4323      	orrs	r3, r4
 8001e08:	4698      	mov	r8, r3
 8001e0a:	d044      	beq.n	8001e96 <__aeabi_ddiv+0x366>
 8001e0c:	2c00      	cmp	r4, #0
 8001e0e:	d100      	bne.n	8001e12 <__aeabi_ddiv+0x2e2>
 8001e10:	e0ce      	b.n	8001fb0 <__aeabi_ddiv+0x480>
 8001e12:	0020      	movs	r0, r4
 8001e14:	f001 fa06 	bl	8003224 <__clzsi2>
 8001e18:	0001      	movs	r1, r0
 8001e1a:	0002      	movs	r2, r0
 8001e1c:	390b      	subs	r1, #11
 8001e1e:	231d      	movs	r3, #29
 8001e20:	1a5b      	subs	r3, r3, r1
 8001e22:	4649      	mov	r1, r9
 8001e24:	0010      	movs	r0, r2
 8001e26:	40d9      	lsrs	r1, r3
 8001e28:	3808      	subs	r0, #8
 8001e2a:	4084      	lsls	r4, r0
 8001e2c:	000b      	movs	r3, r1
 8001e2e:	464d      	mov	r5, r9
 8001e30:	4323      	orrs	r3, r4
 8001e32:	4698      	mov	r8, r3
 8001e34:	4085      	lsls	r5, r0
 8001e36:	4823      	ldr	r0, [pc, #140]	; (8001ec4 <__aeabi_ddiv+0x394>)
 8001e38:	1a83      	subs	r3, r0, r2
 8001e3a:	469b      	mov	fp, r3
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	4699      	mov	r9, r3
 8001e40:	9300      	str	r3, [sp, #0]
 8001e42:	e69a      	b.n	8001b7a <__aeabi_ddiv+0x4a>
 8001e44:	464b      	mov	r3, r9
 8001e46:	4323      	orrs	r3, r4
 8001e48:	4698      	mov	r8, r3
 8001e4a:	d11d      	bne.n	8001e88 <__aeabi_ddiv+0x358>
 8001e4c:	2308      	movs	r3, #8
 8001e4e:	4699      	mov	r9, r3
 8001e50:	3b06      	subs	r3, #6
 8001e52:	2500      	movs	r5, #0
 8001e54:	4683      	mov	fp, r0
 8001e56:	9300      	str	r3, [sp, #0]
 8001e58:	e68f      	b.n	8001b7a <__aeabi_ddiv+0x4a>
 8001e5a:	4652      	mov	r2, sl
 8001e5c:	4322      	orrs	r2, r4
 8001e5e:	d109      	bne.n	8001e74 <__aeabi_ddiv+0x344>
 8001e60:	2302      	movs	r3, #2
 8001e62:	4649      	mov	r1, r9
 8001e64:	4319      	orrs	r1, r3
 8001e66:	4b18      	ldr	r3, [pc, #96]	; (8001ec8 <__aeabi_ddiv+0x398>)
 8001e68:	4689      	mov	r9, r1
 8001e6a:	469c      	mov	ip, r3
 8001e6c:	2400      	movs	r4, #0
 8001e6e:	2002      	movs	r0, #2
 8001e70:	44e3      	add	fp, ip
 8001e72:	e69d      	b.n	8001bb0 <__aeabi_ddiv+0x80>
 8001e74:	2303      	movs	r3, #3
 8001e76:	464a      	mov	r2, r9
 8001e78:	431a      	orrs	r2, r3
 8001e7a:	4b13      	ldr	r3, [pc, #76]	; (8001ec8 <__aeabi_ddiv+0x398>)
 8001e7c:	4691      	mov	r9, r2
 8001e7e:	469c      	mov	ip, r3
 8001e80:	4652      	mov	r2, sl
 8001e82:	2003      	movs	r0, #3
 8001e84:	44e3      	add	fp, ip
 8001e86:	e693      	b.n	8001bb0 <__aeabi_ddiv+0x80>
 8001e88:	230c      	movs	r3, #12
 8001e8a:	4699      	mov	r9, r3
 8001e8c:	3b09      	subs	r3, #9
 8001e8e:	46a0      	mov	r8, r4
 8001e90:	4683      	mov	fp, r0
 8001e92:	9300      	str	r3, [sp, #0]
 8001e94:	e671      	b.n	8001b7a <__aeabi_ddiv+0x4a>
 8001e96:	2304      	movs	r3, #4
 8001e98:	4699      	mov	r9, r3
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	469b      	mov	fp, r3
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	2500      	movs	r5, #0
 8001ea2:	9300      	str	r3, [sp, #0]
 8001ea4:	e669      	b.n	8001b7a <__aeabi_ddiv+0x4a>
 8001ea6:	46c0      	nop			; (mov r8, r8)
 8001ea8:	000007ff 	.word	0x000007ff
 8001eac:	fffffc01 	.word	0xfffffc01
 8001eb0:	080099ec 	.word	0x080099ec
 8001eb4:	000003ff 	.word	0x000003ff
 8001eb8:	feffffff 	.word	0xfeffffff
 8001ebc:	000007fe 	.word	0x000007fe
 8001ec0:	000003f3 	.word	0x000003f3
 8001ec4:	fffffc0d 	.word	0xfffffc0d
 8001ec8:	fffff801 	.word	0xfffff801
 8001ecc:	4649      	mov	r1, r9
 8001ece:	2301      	movs	r3, #1
 8001ed0:	4319      	orrs	r1, r3
 8001ed2:	4689      	mov	r9, r1
 8001ed4:	2400      	movs	r4, #0
 8001ed6:	2001      	movs	r0, #1
 8001ed8:	e66a      	b.n	8001bb0 <__aeabi_ddiv+0x80>
 8001eda:	2300      	movs	r3, #0
 8001edc:	2480      	movs	r4, #128	; 0x80
 8001ede:	469a      	mov	sl, r3
 8001ee0:	2500      	movs	r5, #0
 8001ee2:	4b8a      	ldr	r3, [pc, #552]	; (800210c <__aeabi_ddiv+0x5dc>)
 8001ee4:	0324      	lsls	r4, r4, #12
 8001ee6:	e67a      	b.n	8001bde <__aeabi_ddiv+0xae>
 8001ee8:	2501      	movs	r5, #1
 8001eea:	426d      	negs	r5, r5
 8001eec:	2301      	movs	r3, #1
 8001eee:	1a9b      	subs	r3, r3, r2
 8001ef0:	2b38      	cmp	r3, #56	; 0x38
 8001ef2:	dd00      	ble.n	8001ef6 <__aeabi_ddiv+0x3c6>
 8001ef4:	e670      	b.n	8001bd8 <__aeabi_ddiv+0xa8>
 8001ef6:	2b1f      	cmp	r3, #31
 8001ef8:	dc00      	bgt.n	8001efc <__aeabi_ddiv+0x3cc>
 8001efa:	e0bf      	b.n	800207c <__aeabi_ddiv+0x54c>
 8001efc:	211f      	movs	r1, #31
 8001efe:	4249      	negs	r1, r1
 8001f00:	1a8a      	subs	r2, r1, r2
 8001f02:	4641      	mov	r1, r8
 8001f04:	40d1      	lsrs	r1, r2
 8001f06:	000a      	movs	r2, r1
 8001f08:	2b20      	cmp	r3, #32
 8001f0a:	d004      	beq.n	8001f16 <__aeabi_ddiv+0x3e6>
 8001f0c:	4641      	mov	r1, r8
 8001f0e:	4b80      	ldr	r3, [pc, #512]	; (8002110 <__aeabi_ddiv+0x5e0>)
 8001f10:	445b      	add	r3, fp
 8001f12:	4099      	lsls	r1, r3
 8001f14:	430d      	orrs	r5, r1
 8001f16:	1e6b      	subs	r3, r5, #1
 8001f18:	419d      	sbcs	r5, r3
 8001f1a:	2307      	movs	r3, #7
 8001f1c:	432a      	orrs	r2, r5
 8001f1e:	001d      	movs	r5, r3
 8001f20:	2400      	movs	r4, #0
 8001f22:	4015      	ands	r5, r2
 8001f24:	4213      	tst	r3, r2
 8001f26:	d100      	bne.n	8001f2a <__aeabi_ddiv+0x3fa>
 8001f28:	e0d4      	b.n	80020d4 <__aeabi_ddiv+0x5a4>
 8001f2a:	210f      	movs	r1, #15
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	4011      	ands	r1, r2
 8001f30:	2904      	cmp	r1, #4
 8001f32:	d100      	bne.n	8001f36 <__aeabi_ddiv+0x406>
 8001f34:	e0cb      	b.n	80020ce <__aeabi_ddiv+0x59e>
 8001f36:	1d11      	adds	r1, r2, #4
 8001f38:	4291      	cmp	r1, r2
 8001f3a:	4192      	sbcs	r2, r2
 8001f3c:	4252      	negs	r2, r2
 8001f3e:	189b      	adds	r3, r3, r2
 8001f40:	000a      	movs	r2, r1
 8001f42:	0219      	lsls	r1, r3, #8
 8001f44:	d400      	bmi.n	8001f48 <__aeabi_ddiv+0x418>
 8001f46:	e0c2      	b.n	80020ce <__aeabi_ddiv+0x59e>
 8001f48:	2301      	movs	r3, #1
 8001f4a:	2400      	movs	r4, #0
 8001f4c:	2500      	movs	r5, #0
 8001f4e:	e646      	b.n	8001bde <__aeabi_ddiv+0xae>
 8001f50:	2380      	movs	r3, #128	; 0x80
 8001f52:	4641      	mov	r1, r8
 8001f54:	031b      	lsls	r3, r3, #12
 8001f56:	4219      	tst	r1, r3
 8001f58:	d008      	beq.n	8001f6c <__aeabi_ddiv+0x43c>
 8001f5a:	421c      	tst	r4, r3
 8001f5c:	d106      	bne.n	8001f6c <__aeabi_ddiv+0x43c>
 8001f5e:	431c      	orrs	r4, r3
 8001f60:	0324      	lsls	r4, r4, #12
 8001f62:	46ba      	mov	sl, r7
 8001f64:	0015      	movs	r5, r2
 8001f66:	4b69      	ldr	r3, [pc, #420]	; (800210c <__aeabi_ddiv+0x5dc>)
 8001f68:	0b24      	lsrs	r4, r4, #12
 8001f6a:	e638      	b.n	8001bde <__aeabi_ddiv+0xae>
 8001f6c:	2480      	movs	r4, #128	; 0x80
 8001f6e:	4643      	mov	r3, r8
 8001f70:	0324      	lsls	r4, r4, #12
 8001f72:	431c      	orrs	r4, r3
 8001f74:	0324      	lsls	r4, r4, #12
 8001f76:	46b2      	mov	sl, r6
 8001f78:	4b64      	ldr	r3, [pc, #400]	; (800210c <__aeabi_ddiv+0x5dc>)
 8001f7a:	0b24      	lsrs	r4, r4, #12
 8001f7c:	e62f      	b.n	8001bde <__aeabi_ddiv+0xae>
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d100      	bne.n	8001f84 <__aeabi_ddiv+0x454>
 8001f82:	e703      	b.n	8001d8c <__aeabi_ddiv+0x25c>
 8001f84:	19a6      	adds	r6, r4, r6
 8001f86:	1e68      	subs	r0, r5, #1
 8001f88:	42a6      	cmp	r6, r4
 8001f8a:	d200      	bcs.n	8001f8e <__aeabi_ddiv+0x45e>
 8001f8c:	e08d      	b.n	80020aa <__aeabi_ddiv+0x57a>
 8001f8e:	428e      	cmp	r6, r1
 8001f90:	d200      	bcs.n	8001f94 <__aeabi_ddiv+0x464>
 8001f92:	e0a3      	b.n	80020dc <__aeabi_ddiv+0x5ac>
 8001f94:	d100      	bne.n	8001f98 <__aeabi_ddiv+0x468>
 8001f96:	e0b3      	b.n	8002100 <__aeabi_ddiv+0x5d0>
 8001f98:	0005      	movs	r5, r0
 8001f9a:	e6f5      	b.n	8001d88 <__aeabi_ddiv+0x258>
 8001f9c:	42aa      	cmp	r2, r5
 8001f9e:	d900      	bls.n	8001fa2 <__aeabi_ddiv+0x472>
 8001fa0:	e639      	b.n	8001c16 <__aeabi_ddiv+0xe6>
 8001fa2:	4643      	mov	r3, r8
 8001fa4:	07de      	lsls	r6, r3, #31
 8001fa6:	0858      	lsrs	r0, r3, #1
 8001fa8:	086b      	lsrs	r3, r5, #1
 8001faa:	431e      	orrs	r6, r3
 8001fac:	07ed      	lsls	r5, r5, #31
 8001fae:	e639      	b.n	8001c24 <__aeabi_ddiv+0xf4>
 8001fb0:	4648      	mov	r0, r9
 8001fb2:	f001 f937 	bl	8003224 <__clzsi2>
 8001fb6:	0001      	movs	r1, r0
 8001fb8:	0002      	movs	r2, r0
 8001fba:	3115      	adds	r1, #21
 8001fbc:	3220      	adds	r2, #32
 8001fbe:	291c      	cmp	r1, #28
 8001fc0:	dc00      	bgt.n	8001fc4 <__aeabi_ddiv+0x494>
 8001fc2:	e72c      	b.n	8001e1e <__aeabi_ddiv+0x2ee>
 8001fc4:	464b      	mov	r3, r9
 8001fc6:	3808      	subs	r0, #8
 8001fc8:	4083      	lsls	r3, r0
 8001fca:	2500      	movs	r5, #0
 8001fcc:	4698      	mov	r8, r3
 8001fce:	e732      	b.n	8001e36 <__aeabi_ddiv+0x306>
 8001fd0:	f001 f928 	bl	8003224 <__clzsi2>
 8001fd4:	0003      	movs	r3, r0
 8001fd6:	001a      	movs	r2, r3
 8001fd8:	3215      	adds	r2, #21
 8001fda:	3020      	adds	r0, #32
 8001fdc:	2a1c      	cmp	r2, #28
 8001fde:	dc00      	bgt.n	8001fe2 <__aeabi_ddiv+0x4b2>
 8001fe0:	e700      	b.n	8001de4 <__aeabi_ddiv+0x2b4>
 8001fe2:	4654      	mov	r4, sl
 8001fe4:	3b08      	subs	r3, #8
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	409c      	lsls	r4, r3
 8001fea:	e705      	b.n	8001df8 <__aeabi_ddiv+0x2c8>
 8001fec:	1936      	adds	r6, r6, r4
 8001fee:	3b01      	subs	r3, #1
 8001ff0:	42b4      	cmp	r4, r6
 8001ff2:	d900      	bls.n	8001ff6 <__aeabi_ddiv+0x4c6>
 8001ff4:	e6a6      	b.n	8001d44 <__aeabi_ddiv+0x214>
 8001ff6:	42b2      	cmp	r2, r6
 8001ff8:	d800      	bhi.n	8001ffc <__aeabi_ddiv+0x4cc>
 8001ffa:	e6a3      	b.n	8001d44 <__aeabi_ddiv+0x214>
 8001ffc:	1e83      	subs	r3, r0, #2
 8001ffe:	1936      	adds	r6, r6, r4
 8002000:	e6a0      	b.n	8001d44 <__aeabi_ddiv+0x214>
 8002002:	1909      	adds	r1, r1, r4
 8002004:	3d01      	subs	r5, #1
 8002006:	428c      	cmp	r4, r1
 8002008:	d900      	bls.n	800200c <__aeabi_ddiv+0x4dc>
 800200a:	e68d      	b.n	8001d28 <__aeabi_ddiv+0x1f8>
 800200c:	428a      	cmp	r2, r1
 800200e:	d800      	bhi.n	8002012 <__aeabi_ddiv+0x4e2>
 8002010:	e68a      	b.n	8001d28 <__aeabi_ddiv+0x1f8>
 8002012:	1e85      	subs	r5, r0, #2
 8002014:	1909      	adds	r1, r1, r4
 8002016:	e687      	b.n	8001d28 <__aeabi_ddiv+0x1f8>
 8002018:	230f      	movs	r3, #15
 800201a:	402b      	ands	r3, r5
 800201c:	2b04      	cmp	r3, #4
 800201e:	d100      	bne.n	8002022 <__aeabi_ddiv+0x4f2>
 8002020:	e6bc      	b.n	8001d9c <__aeabi_ddiv+0x26c>
 8002022:	2305      	movs	r3, #5
 8002024:	425b      	negs	r3, r3
 8002026:	42ab      	cmp	r3, r5
 8002028:	419b      	sbcs	r3, r3
 800202a:	3504      	adds	r5, #4
 800202c:	425b      	negs	r3, r3
 800202e:	08ed      	lsrs	r5, r5, #3
 8002030:	4498      	add	r8, r3
 8002032:	e6b4      	b.n	8001d9e <__aeabi_ddiv+0x26e>
 8002034:	42af      	cmp	r7, r5
 8002036:	d900      	bls.n	800203a <__aeabi_ddiv+0x50a>
 8002038:	e660      	b.n	8001cfc <__aeabi_ddiv+0x1cc>
 800203a:	4282      	cmp	r2, r0
 800203c:	d804      	bhi.n	8002048 <__aeabi_ddiv+0x518>
 800203e:	d000      	beq.n	8002042 <__aeabi_ddiv+0x512>
 8002040:	e65c      	b.n	8001cfc <__aeabi_ddiv+0x1cc>
 8002042:	42ae      	cmp	r6, r5
 8002044:	d800      	bhi.n	8002048 <__aeabi_ddiv+0x518>
 8002046:	e659      	b.n	8001cfc <__aeabi_ddiv+0x1cc>
 8002048:	2302      	movs	r3, #2
 800204a:	425b      	negs	r3, r3
 800204c:	469c      	mov	ip, r3
 800204e:	9b00      	ldr	r3, [sp, #0]
 8002050:	44e0      	add	r8, ip
 8002052:	469c      	mov	ip, r3
 8002054:	4465      	add	r5, ip
 8002056:	429d      	cmp	r5, r3
 8002058:	419b      	sbcs	r3, r3
 800205a:	425b      	negs	r3, r3
 800205c:	191b      	adds	r3, r3, r4
 800205e:	18c0      	adds	r0, r0, r3
 8002060:	e64d      	b.n	8001cfe <__aeabi_ddiv+0x1ce>
 8002062:	428a      	cmp	r2, r1
 8002064:	d800      	bhi.n	8002068 <__aeabi_ddiv+0x538>
 8002066:	e60e      	b.n	8001c86 <__aeabi_ddiv+0x156>
 8002068:	1e83      	subs	r3, r0, #2
 800206a:	1909      	adds	r1, r1, r4
 800206c:	e60b      	b.n	8001c86 <__aeabi_ddiv+0x156>
 800206e:	428a      	cmp	r2, r1
 8002070:	d800      	bhi.n	8002074 <__aeabi_ddiv+0x544>
 8002072:	e5f4      	b.n	8001c5e <__aeabi_ddiv+0x12e>
 8002074:	1e83      	subs	r3, r0, #2
 8002076:	4698      	mov	r8, r3
 8002078:	1909      	adds	r1, r1, r4
 800207a:	e5f0      	b.n	8001c5e <__aeabi_ddiv+0x12e>
 800207c:	4925      	ldr	r1, [pc, #148]	; (8002114 <__aeabi_ddiv+0x5e4>)
 800207e:	0028      	movs	r0, r5
 8002080:	4459      	add	r1, fp
 8002082:	408d      	lsls	r5, r1
 8002084:	4642      	mov	r2, r8
 8002086:	408a      	lsls	r2, r1
 8002088:	1e69      	subs	r1, r5, #1
 800208a:	418d      	sbcs	r5, r1
 800208c:	4641      	mov	r1, r8
 800208e:	40d8      	lsrs	r0, r3
 8002090:	40d9      	lsrs	r1, r3
 8002092:	4302      	orrs	r2, r0
 8002094:	432a      	orrs	r2, r5
 8002096:	000b      	movs	r3, r1
 8002098:	0751      	lsls	r1, r2, #29
 800209a:	d100      	bne.n	800209e <__aeabi_ddiv+0x56e>
 800209c:	e751      	b.n	8001f42 <__aeabi_ddiv+0x412>
 800209e:	210f      	movs	r1, #15
 80020a0:	4011      	ands	r1, r2
 80020a2:	2904      	cmp	r1, #4
 80020a4:	d000      	beq.n	80020a8 <__aeabi_ddiv+0x578>
 80020a6:	e746      	b.n	8001f36 <__aeabi_ddiv+0x406>
 80020a8:	e74b      	b.n	8001f42 <__aeabi_ddiv+0x412>
 80020aa:	0005      	movs	r5, r0
 80020ac:	428e      	cmp	r6, r1
 80020ae:	d000      	beq.n	80020b2 <__aeabi_ddiv+0x582>
 80020b0:	e66a      	b.n	8001d88 <__aeabi_ddiv+0x258>
 80020b2:	9a00      	ldr	r2, [sp, #0]
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d000      	beq.n	80020ba <__aeabi_ddiv+0x58a>
 80020b8:	e666      	b.n	8001d88 <__aeabi_ddiv+0x258>
 80020ba:	e667      	b.n	8001d8c <__aeabi_ddiv+0x25c>
 80020bc:	4a16      	ldr	r2, [pc, #88]	; (8002118 <__aeabi_ddiv+0x5e8>)
 80020be:	445a      	add	r2, fp
 80020c0:	2a00      	cmp	r2, #0
 80020c2:	dc00      	bgt.n	80020c6 <__aeabi_ddiv+0x596>
 80020c4:	e710      	b.n	8001ee8 <__aeabi_ddiv+0x3b8>
 80020c6:	2301      	movs	r3, #1
 80020c8:	2500      	movs	r5, #0
 80020ca:	4498      	add	r8, r3
 80020cc:	e667      	b.n	8001d9e <__aeabi_ddiv+0x26e>
 80020ce:	075d      	lsls	r5, r3, #29
 80020d0:	025b      	lsls	r3, r3, #9
 80020d2:	0b1c      	lsrs	r4, r3, #12
 80020d4:	08d2      	lsrs	r2, r2, #3
 80020d6:	2300      	movs	r3, #0
 80020d8:	4315      	orrs	r5, r2
 80020da:	e580      	b.n	8001bde <__aeabi_ddiv+0xae>
 80020dc:	9800      	ldr	r0, [sp, #0]
 80020de:	3d02      	subs	r5, #2
 80020e0:	0042      	lsls	r2, r0, #1
 80020e2:	4282      	cmp	r2, r0
 80020e4:	41bf      	sbcs	r7, r7
 80020e6:	427f      	negs	r7, r7
 80020e8:	193c      	adds	r4, r7, r4
 80020ea:	1936      	adds	r6, r6, r4
 80020ec:	9200      	str	r2, [sp, #0]
 80020ee:	e7dd      	b.n	80020ac <__aeabi_ddiv+0x57c>
 80020f0:	2480      	movs	r4, #128	; 0x80
 80020f2:	4643      	mov	r3, r8
 80020f4:	0324      	lsls	r4, r4, #12
 80020f6:	431c      	orrs	r4, r3
 80020f8:	0324      	lsls	r4, r4, #12
 80020fa:	4b04      	ldr	r3, [pc, #16]	; (800210c <__aeabi_ddiv+0x5dc>)
 80020fc:	0b24      	lsrs	r4, r4, #12
 80020fe:	e56e      	b.n	8001bde <__aeabi_ddiv+0xae>
 8002100:	9a00      	ldr	r2, [sp, #0]
 8002102:	429a      	cmp	r2, r3
 8002104:	d3ea      	bcc.n	80020dc <__aeabi_ddiv+0x5ac>
 8002106:	0005      	movs	r5, r0
 8002108:	e7d3      	b.n	80020b2 <__aeabi_ddiv+0x582>
 800210a:	46c0      	nop			; (mov r8, r8)
 800210c:	000007ff 	.word	0x000007ff
 8002110:	0000043e 	.word	0x0000043e
 8002114:	0000041e 	.word	0x0000041e
 8002118:	000003ff 	.word	0x000003ff

0800211c <__eqdf2>:
 800211c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800211e:	464e      	mov	r6, r9
 8002120:	4645      	mov	r5, r8
 8002122:	46de      	mov	lr, fp
 8002124:	4657      	mov	r7, sl
 8002126:	4690      	mov	r8, r2
 8002128:	b5e0      	push	{r5, r6, r7, lr}
 800212a:	0017      	movs	r7, r2
 800212c:	031a      	lsls	r2, r3, #12
 800212e:	0b12      	lsrs	r2, r2, #12
 8002130:	0005      	movs	r5, r0
 8002132:	4684      	mov	ip, r0
 8002134:	4819      	ldr	r0, [pc, #100]	; (800219c <__eqdf2+0x80>)
 8002136:	030e      	lsls	r6, r1, #12
 8002138:	004c      	lsls	r4, r1, #1
 800213a:	4691      	mov	r9, r2
 800213c:	005a      	lsls	r2, r3, #1
 800213e:	0fdb      	lsrs	r3, r3, #31
 8002140:	469b      	mov	fp, r3
 8002142:	0b36      	lsrs	r6, r6, #12
 8002144:	0d64      	lsrs	r4, r4, #21
 8002146:	0fc9      	lsrs	r1, r1, #31
 8002148:	0d52      	lsrs	r2, r2, #21
 800214a:	4284      	cmp	r4, r0
 800214c:	d019      	beq.n	8002182 <__eqdf2+0x66>
 800214e:	4282      	cmp	r2, r0
 8002150:	d010      	beq.n	8002174 <__eqdf2+0x58>
 8002152:	2001      	movs	r0, #1
 8002154:	4294      	cmp	r4, r2
 8002156:	d10e      	bne.n	8002176 <__eqdf2+0x5a>
 8002158:	454e      	cmp	r6, r9
 800215a:	d10c      	bne.n	8002176 <__eqdf2+0x5a>
 800215c:	2001      	movs	r0, #1
 800215e:	45c4      	cmp	ip, r8
 8002160:	d109      	bne.n	8002176 <__eqdf2+0x5a>
 8002162:	4559      	cmp	r1, fp
 8002164:	d017      	beq.n	8002196 <__eqdf2+0x7a>
 8002166:	2c00      	cmp	r4, #0
 8002168:	d105      	bne.n	8002176 <__eqdf2+0x5a>
 800216a:	0030      	movs	r0, r6
 800216c:	4328      	orrs	r0, r5
 800216e:	1e43      	subs	r3, r0, #1
 8002170:	4198      	sbcs	r0, r3
 8002172:	e000      	b.n	8002176 <__eqdf2+0x5a>
 8002174:	2001      	movs	r0, #1
 8002176:	bcf0      	pop	{r4, r5, r6, r7}
 8002178:	46bb      	mov	fp, r7
 800217a:	46b2      	mov	sl, r6
 800217c:	46a9      	mov	r9, r5
 800217e:	46a0      	mov	r8, r4
 8002180:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002182:	0033      	movs	r3, r6
 8002184:	2001      	movs	r0, #1
 8002186:	432b      	orrs	r3, r5
 8002188:	d1f5      	bne.n	8002176 <__eqdf2+0x5a>
 800218a:	42a2      	cmp	r2, r4
 800218c:	d1f3      	bne.n	8002176 <__eqdf2+0x5a>
 800218e:	464b      	mov	r3, r9
 8002190:	433b      	orrs	r3, r7
 8002192:	d1f0      	bne.n	8002176 <__eqdf2+0x5a>
 8002194:	e7e2      	b.n	800215c <__eqdf2+0x40>
 8002196:	2000      	movs	r0, #0
 8002198:	e7ed      	b.n	8002176 <__eqdf2+0x5a>
 800219a:	46c0      	nop			; (mov r8, r8)
 800219c:	000007ff 	.word	0x000007ff

080021a0 <__gedf2>:
 80021a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021a2:	4647      	mov	r7, r8
 80021a4:	46ce      	mov	lr, r9
 80021a6:	0004      	movs	r4, r0
 80021a8:	0018      	movs	r0, r3
 80021aa:	0016      	movs	r6, r2
 80021ac:	031b      	lsls	r3, r3, #12
 80021ae:	0b1b      	lsrs	r3, r3, #12
 80021b0:	4d2d      	ldr	r5, [pc, #180]	; (8002268 <__gedf2+0xc8>)
 80021b2:	004a      	lsls	r2, r1, #1
 80021b4:	4699      	mov	r9, r3
 80021b6:	b580      	push	{r7, lr}
 80021b8:	0043      	lsls	r3, r0, #1
 80021ba:	030f      	lsls	r7, r1, #12
 80021bc:	46a4      	mov	ip, r4
 80021be:	46b0      	mov	r8, r6
 80021c0:	0b3f      	lsrs	r7, r7, #12
 80021c2:	0d52      	lsrs	r2, r2, #21
 80021c4:	0fc9      	lsrs	r1, r1, #31
 80021c6:	0d5b      	lsrs	r3, r3, #21
 80021c8:	0fc0      	lsrs	r0, r0, #31
 80021ca:	42aa      	cmp	r2, r5
 80021cc:	d021      	beq.n	8002212 <__gedf2+0x72>
 80021ce:	42ab      	cmp	r3, r5
 80021d0:	d013      	beq.n	80021fa <__gedf2+0x5a>
 80021d2:	2a00      	cmp	r2, #0
 80021d4:	d122      	bne.n	800221c <__gedf2+0x7c>
 80021d6:	433c      	orrs	r4, r7
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d102      	bne.n	80021e2 <__gedf2+0x42>
 80021dc:	464d      	mov	r5, r9
 80021de:	432e      	orrs	r6, r5
 80021e0:	d022      	beq.n	8002228 <__gedf2+0x88>
 80021e2:	2c00      	cmp	r4, #0
 80021e4:	d010      	beq.n	8002208 <__gedf2+0x68>
 80021e6:	4281      	cmp	r1, r0
 80021e8:	d022      	beq.n	8002230 <__gedf2+0x90>
 80021ea:	2002      	movs	r0, #2
 80021ec:	3901      	subs	r1, #1
 80021ee:	4008      	ands	r0, r1
 80021f0:	3801      	subs	r0, #1
 80021f2:	bcc0      	pop	{r6, r7}
 80021f4:	46b9      	mov	r9, r7
 80021f6:	46b0      	mov	r8, r6
 80021f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021fa:	464d      	mov	r5, r9
 80021fc:	432e      	orrs	r6, r5
 80021fe:	d129      	bne.n	8002254 <__gedf2+0xb4>
 8002200:	2a00      	cmp	r2, #0
 8002202:	d1f0      	bne.n	80021e6 <__gedf2+0x46>
 8002204:	433c      	orrs	r4, r7
 8002206:	d1ee      	bne.n	80021e6 <__gedf2+0x46>
 8002208:	2800      	cmp	r0, #0
 800220a:	d1f2      	bne.n	80021f2 <__gedf2+0x52>
 800220c:	2001      	movs	r0, #1
 800220e:	4240      	negs	r0, r0
 8002210:	e7ef      	b.n	80021f2 <__gedf2+0x52>
 8002212:	003d      	movs	r5, r7
 8002214:	4325      	orrs	r5, r4
 8002216:	d11d      	bne.n	8002254 <__gedf2+0xb4>
 8002218:	4293      	cmp	r3, r2
 800221a:	d0ee      	beq.n	80021fa <__gedf2+0x5a>
 800221c:	2b00      	cmp	r3, #0
 800221e:	d1e2      	bne.n	80021e6 <__gedf2+0x46>
 8002220:	464c      	mov	r4, r9
 8002222:	4326      	orrs	r6, r4
 8002224:	d1df      	bne.n	80021e6 <__gedf2+0x46>
 8002226:	e7e0      	b.n	80021ea <__gedf2+0x4a>
 8002228:	2000      	movs	r0, #0
 800222a:	2c00      	cmp	r4, #0
 800222c:	d0e1      	beq.n	80021f2 <__gedf2+0x52>
 800222e:	e7dc      	b.n	80021ea <__gedf2+0x4a>
 8002230:	429a      	cmp	r2, r3
 8002232:	dc0a      	bgt.n	800224a <__gedf2+0xaa>
 8002234:	dbe8      	blt.n	8002208 <__gedf2+0x68>
 8002236:	454f      	cmp	r7, r9
 8002238:	d8d7      	bhi.n	80021ea <__gedf2+0x4a>
 800223a:	d00e      	beq.n	800225a <__gedf2+0xba>
 800223c:	2000      	movs	r0, #0
 800223e:	454f      	cmp	r7, r9
 8002240:	d2d7      	bcs.n	80021f2 <__gedf2+0x52>
 8002242:	2900      	cmp	r1, #0
 8002244:	d0e2      	beq.n	800220c <__gedf2+0x6c>
 8002246:	0008      	movs	r0, r1
 8002248:	e7d3      	b.n	80021f2 <__gedf2+0x52>
 800224a:	4243      	negs	r3, r0
 800224c:	4158      	adcs	r0, r3
 800224e:	0040      	lsls	r0, r0, #1
 8002250:	3801      	subs	r0, #1
 8002252:	e7ce      	b.n	80021f2 <__gedf2+0x52>
 8002254:	2002      	movs	r0, #2
 8002256:	4240      	negs	r0, r0
 8002258:	e7cb      	b.n	80021f2 <__gedf2+0x52>
 800225a:	45c4      	cmp	ip, r8
 800225c:	d8c5      	bhi.n	80021ea <__gedf2+0x4a>
 800225e:	2000      	movs	r0, #0
 8002260:	45c4      	cmp	ip, r8
 8002262:	d2c6      	bcs.n	80021f2 <__gedf2+0x52>
 8002264:	e7ed      	b.n	8002242 <__gedf2+0xa2>
 8002266:	46c0      	nop			; (mov r8, r8)
 8002268:	000007ff 	.word	0x000007ff

0800226c <__ledf2>:
 800226c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800226e:	4647      	mov	r7, r8
 8002270:	46ce      	mov	lr, r9
 8002272:	0004      	movs	r4, r0
 8002274:	0018      	movs	r0, r3
 8002276:	0016      	movs	r6, r2
 8002278:	031b      	lsls	r3, r3, #12
 800227a:	0b1b      	lsrs	r3, r3, #12
 800227c:	4d2c      	ldr	r5, [pc, #176]	; (8002330 <__ledf2+0xc4>)
 800227e:	004a      	lsls	r2, r1, #1
 8002280:	4699      	mov	r9, r3
 8002282:	b580      	push	{r7, lr}
 8002284:	0043      	lsls	r3, r0, #1
 8002286:	030f      	lsls	r7, r1, #12
 8002288:	46a4      	mov	ip, r4
 800228a:	46b0      	mov	r8, r6
 800228c:	0b3f      	lsrs	r7, r7, #12
 800228e:	0d52      	lsrs	r2, r2, #21
 8002290:	0fc9      	lsrs	r1, r1, #31
 8002292:	0d5b      	lsrs	r3, r3, #21
 8002294:	0fc0      	lsrs	r0, r0, #31
 8002296:	42aa      	cmp	r2, r5
 8002298:	d00d      	beq.n	80022b6 <__ledf2+0x4a>
 800229a:	42ab      	cmp	r3, r5
 800229c:	d010      	beq.n	80022c0 <__ledf2+0x54>
 800229e:	2a00      	cmp	r2, #0
 80022a0:	d127      	bne.n	80022f2 <__ledf2+0x86>
 80022a2:	433c      	orrs	r4, r7
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d111      	bne.n	80022cc <__ledf2+0x60>
 80022a8:	464d      	mov	r5, r9
 80022aa:	432e      	orrs	r6, r5
 80022ac:	d10e      	bne.n	80022cc <__ledf2+0x60>
 80022ae:	2000      	movs	r0, #0
 80022b0:	2c00      	cmp	r4, #0
 80022b2:	d015      	beq.n	80022e0 <__ledf2+0x74>
 80022b4:	e00e      	b.n	80022d4 <__ledf2+0x68>
 80022b6:	003d      	movs	r5, r7
 80022b8:	4325      	orrs	r5, r4
 80022ba:	d110      	bne.n	80022de <__ledf2+0x72>
 80022bc:	4293      	cmp	r3, r2
 80022be:	d118      	bne.n	80022f2 <__ledf2+0x86>
 80022c0:	464d      	mov	r5, r9
 80022c2:	432e      	orrs	r6, r5
 80022c4:	d10b      	bne.n	80022de <__ledf2+0x72>
 80022c6:	2a00      	cmp	r2, #0
 80022c8:	d102      	bne.n	80022d0 <__ledf2+0x64>
 80022ca:	433c      	orrs	r4, r7
 80022cc:	2c00      	cmp	r4, #0
 80022ce:	d00b      	beq.n	80022e8 <__ledf2+0x7c>
 80022d0:	4281      	cmp	r1, r0
 80022d2:	d014      	beq.n	80022fe <__ledf2+0x92>
 80022d4:	2002      	movs	r0, #2
 80022d6:	3901      	subs	r1, #1
 80022d8:	4008      	ands	r0, r1
 80022da:	3801      	subs	r0, #1
 80022dc:	e000      	b.n	80022e0 <__ledf2+0x74>
 80022de:	2002      	movs	r0, #2
 80022e0:	bcc0      	pop	{r6, r7}
 80022e2:	46b9      	mov	r9, r7
 80022e4:	46b0      	mov	r8, r6
 80022e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022e8:	2800      	cmp	r0, #0
 80022ea:	d1f9      	bne.n	80022e0 <__ledf2+0x74>
 80022ec:	2001      	movs	r0, #1
 80022ee:	4240      	negs	r0, r0
 80022f0:	e7f6      	b.n	80022e0 <__ledf2+0x74>
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d1ec      	bne.n	80022d0 <__ledf2+0x64>
 80022f6:	464c      	mov	r4, r9
 80022f8:	4326      	orrs	r6, r4
 80022fa:	d1e9      	bne.n	80022d0 <__ledf2+0x64>
 80022fc:	e7ea      	b.n	80022d4 <__ledf2+0x68>
 80022fe:	429a      	cmp	r2, r3
 8002300:	dd04      	ble.n	800230c <__ledf2+0xa0>
 8002302:	4243      	negs	r3, r0
 8002304:	4158      	adcs	r0, r3
 8002306:	0040      	lsls	r0, r0, #1
 8002308:	3801      	subs	r0, #1
 800230a:	e7e9      	b.n	80022e0 <__ledf2+0x74>
 800230c:	429a      	cmp	r2, r3
 800230e:	dbeb      	blt.n	80022e8 <__ledf2+0x7c>
 8002310:	454f      	cmp	r7, r9
 8002312:	d8df      	bhi.n	80022d4 <__ledf2+0x68>
 8002314:	d006      	beq.n	8002324 <__ledf2+0xb8>
 8002316:	2000      	movs	r0, #0
 8002318:	454f      	cmp	r7, r9
 800231a:	d2e1      	bcs.n	80022e0 <__ledf2+0x74>
 800231c:	2900      	cmp	r1, #0
 800231e:	d0e5      	beq.n	80022ec <__ledf2+0x80>
 8002320:	0008      	movs	r0, r1
 8002322:	e7dd      	b.n	80022e0 <__ledf2+0x74>
 8002324:	45c4      	cmp	ip, r8
 8002326:	d8d5      	bhi.n	80022d4 <__ledf2+0x68>
 8002328:	2000      	movs	r0, #0
 800232a:	45c4      	cmp	ip, r8
 800232c:	d2d8      	bcs.n	80022e0 <__ledf2+0x74>
 800232e:	e7f5      	b.n	800231c <__ledf2+0xb0>
 8002330:	000007ff 	.word	0x000007ff

08002334 <__aeabi_dmul>:
 8002334:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002336:	4657      	mov	r7, sl
 8002338:	464e      	mov	r6, r9
 800233a:	4645      	mov	r5, r8
 800233c:	46de      	mov	lr, fp
 800233e:	b5e0      	push	{r5, r6, r7, lr}
 8002340:	4698      	mov	r8, r3
 8002342:	030c      	lsls	r4, r1, #12
 8002344:	004b      	lsls	r3, r1, #1
 8002346:	0006      	movs	r6, r0
 8002348:	4692      	mov	sl, r2
 800234a:	b087      	sub	sp, #28
 800234c:	0b24      	lsrs	r4, r4, #12
 800234e:	0d5b      	lsrs	r3, r3, #21
 8002350:	0fcf      	lsrs	r7, r1, #31
 8002352:	2b00      	cmp	r3, #0
 8002354:	d100      	bne.n	8002358 <__aeabi_dmul+0x24>
 8002356:	e15c      	b.n	8002612 <__aeabi_dmul+0x2de>
 8002358:	4ad9      	ldr	r2, [pc, #868]	; (80026c0 <__aeabi_dmul+0x38c>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d100      	bne.n	8002360 <__aeabi_dmul+0x2c>
 800235e:	e175      	b.n	800264c <__aeabi_dmul+0x318>
 8002360:	0f42      	lsrs	r2, r0, #29
 8002362:	00e4      	lsls	r4, r4, #3
 8002364:	4314      	orrs	r4, r2
 8002366:	2280      	movs	r2, #128	; 0x80
 8002368:	0412      	lsls	r2, r2, #16
 800236a:	4314      	orrs	r4, r2
 800236c:	4ad5      	ldr	r2, [pc, #852]	; (80026c4 <__aeabi_dmul+0x390>)
 800236e:	00c5      	lsls	r5, r0, #3
 8002370:	4694      	mov	ip, r2
 8002372:	4463      	add	r3, ip
 8002374:	9300      	str	r3, [sp, #0]
 8002376:	2300      	movs	r3, #0
 8002378:	4699      	mov	r9, r3
 800237a:	469b      	mov	fp, r3
 800237c:	4643      	mov	r3, r8
 800237e:	4642      	mov	r2, r8
 8002380:	031e      	lsls	r6, r3, #12
 8002382:	0fd2      	lsrs	r2, r2, #31
 8002384:	005b      	lsls	r3, r3, #1
 8002386:	4650      	mov	r0, sl
 8002388:	4690      	mov	r8, r2
 800238a:	0b36      	lsrs	r6, r6, #12
 800238c:	0d5b      	lsrs	r3, r3, #21
 800238e:	d100      	bne.n	8002392 <__aeabi_dmul+0x5e>
 8002390:	e120      	b.n	80025d4 <__aeabi_dmul+0x2a0>
 8002392:	4acb      	ldr	r2, [pc, #812]	; (80026c0 <__aeabi_dmul+0x38c>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d100      	bne.n	800239a <__aeabi_dmul+0x66>
 8002398:	e162      	b.n	8002660 <__aeabi_dmul+0x32c>
 800239a:	49ca      	ldr	r1, [pc, #808]	; (80026c4 <__aeabi_dmul+0x390>)
 800239c:	0f42      	lsrs	r2, r0, #29
 800239e:	468c      	mov	ip, r1
 80023a0:	9900      	ldr	r1, [sp, #0]
 80023a2:	4463      	add	r3, ip
 80023a4:	00f6      	lsls	r6, r6, #3
 80023a6:	468c      	mov	ip, r1
 80023a8:	4316      	orrs	r6, r2
 80023aa:	2280      	movs	r2, #128	; 0x80
 80023ac:	449c      	add	ip, r3
 80023ae:	0412      	lsls	r2, r2, #16
 80023b0:	4663      	mov	r3, ip
 80023b2:	4316      	orrs	r6, r2
 80023b4:	00c2      	lsls	r2, r0, #3
 80023b6:	2000      	movs	r0, #0
 80023b8:	9300      	str	r3, [sp, #0]
 80023ba:	9900      	ldr	r1, [sp, #0]
 80023bc:	4643      	mov	r3, r8
 80023be:	3101      	adds	r1, #1
 80023c0:	468c      	mov	ip, r1
 80023c2:	4649      	mov	r1, r9
 80023c4:	407b      	eors	r3, r7
 80023c6:	9301      	str	r3, [sp, #4]
 80023c8:	290f      	cmp	r1, #15
 80023ca:	d826      	bhi.n	800241a <__aeabi_dmul+0xe6>
 80023cc:	4bbe      	ldr	r3, [pc, #760]	; (80026c8 <__aeabi_dmul+0x394>)
 80023ce:	0089      	lsls	r1, r1, #2
 80023d0:	5859      	ldr	r1, [r3, r1]
 80023d2:	468f      	mov	pc, r1
 80023d4:	4643      	mov	r3, r8
 80023d6:	9301      	str	r3, [sp, #4]
 80023d8:	0034      	movs	r4, r6
 80023da:	0015      	movs	r5, r2
 80023dc:	4683      	mov	fp, r0
 80023de:	465b      	mov	r3, fp
 80023e0:	2b02      	cmp	r3, #2
 80023e2:	d016      	beq.n	8002412 <__aeabi_dmul+0xde>
 80023e4:	2b03      	cmp	r3, #3
 80023e6:	d100      	bne.n	80023ea <__aeabi_dmul+0xb6>
 80023e8:	e203      	b.n	80027f2 <__aeabi_dmul+0x4be>
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d000      	beq.n	80023f0 <__aeabi_dmul+0xbc>
 80023ee:	e0cd      	b.n	800258c <__aeabi_dmul+0x258>
 80023f0:	2200      	movs	r2, #0
 80023f2:	2400      	movs	r4, #0
 80023f4:	2500      	movs	r5, #0
 80023f6:	9b01      	ldr	r3, [sp, #4]
 80023f8:	0512      	lsls	r2, r2, #20
 80023fa:	4322      	orrs	r2, r4
 80023fc:	07db      	lsls	r3, r3, #31
 80023fe:	431a      	orrs	r2, r3
 8002400:	0028      	movs	r0, r5
 8002402:	0011      	movs	r1, r2
 8002404:	b007      	add	sp, #28
 8002406:	bcf0      	pop	{r4, r5, r6, r7}
 8002408:	46bb      	mov	fp, r7
 800240a:	46b2      	mov	sl, r6
 800240c:	46a9      	mov	r9, r5
 800240e:	46a0      	mov	r8, r4
 8002410:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002412:	2400      	movs	r4, #0
 8002414:	2500      	movs	r5, #0
 8002416:	4aaa      	ldr	r2, [pc, #680]	; (80026c0 <__aeabi_dmul+0x38c>)
 8002418:	e7ed      	b.n	80023f6 <__aeabi_dmul+0xc2>
 800241a:	0c28      	lsrs	r0, r5, #16
 800241c:	042d      	lsls	r5, r5, #16
 800241e:	0c2d      	lsrs	r5, r5, #16
 8002420:	002b      	movs	r3, r5
 8002422:	0c11      	lsrs	r1, r2, #16
 8002424:	0412      	lsls	r2, r2, #16
 8002426:	0c12      	lsrs	r2, r2, #16
 8002428:	4353      	muls	r3, r2
 800242a:	4698      	mov	r8, r3
 800242c:	0013      	movs	r3, r2
 800242e:	002f      	movs	r7, r5
 8002430:	4343      	muls	r3, r0
 8002432:	4699      	mov	r9, r3
 8002434:	434f      	muls	r7, r1
 8002436:	444f      	add	r7, r9
 8002438:	46bb      	mov	fp, r7
 800243a:	4647      	mov	r7, r8
 800243c:	000b      	movs	r3, r1
 800243e:	0c3f      	lsrs	r7, r7, #16
 8002440:	46ba      	mov	sl, r7
 8002442:	4343      	muls	r3, r0
 8002444:	44da      	add	sl, fp
 8002446:	9302      	str	r3, [sp, #8]
 8002448:	45d1      	cmp	r9, sl
 800244a:	d904      	bls.n	8002456 <__aeabi_dmul+0x122>
 800244c:	2780      	movs	r7, #128	; 0x80
 800244e:	027f      	lsls	r7, r7, #9
 8002450:	46b9      	mov	r9, r7
 8002452:	444b      	add	r3, r9
 8002454:	9302      	str	r3, [sp, #8]
 8002456:	4653      	mov	r3, sl
 8002458:	0c1b      	lsrs	r3, r3, #16
 800245a:	469b      	mov	fp, r3
 800245c:	4653      	mov	r3, sl
 800245e:	041f      	lsls	r7, r3, #16
 8002460:	4643      	mov	r3, r8
 8002462:	041b      	lsls	r3, r3, #16
 8002464:	0c1b      	lsrs	r3, r3, #16
 8002466:	4698      	mov	r8, r3
 8002468:	003b      	movs	r3, r7
 800246a:	4443      	add	r3, r8
 800246c:	9304      	str	r3, [sp, #16]
 800246e:	0c33      	lsrs	r3, r6, #16
 8002470:	0436      	lsls	r6, r6, #16
 8002472:	0c36      	lsrs	r6, r6, #16
 8002474:	4698      	mov	r8, r3
 8002476:	0033      	movs	r3, r6
 8002478:	4343      	muls	r3, r0
 800247a:	4699      	mov	r9, r3
 800247c:	4643      	mov	r3, r8
 800247e:	4343      	muls	r3, r0
 8002480:	002f      	movs	r7, r5
 8002482:	469a      	mov	sl, r3
 8002484:	4643      	mov	r3, r8
 8002486:	4377      	muls	r7, r6
 8002488:	435d      	muls	r5, r3
 800248a:	0c38      	lsrs	r0, r7, #16
 800248c:	444d      	add	r5, r9
 800248e:	1945      	adds	r5, r0, r5
 8002490:	45a9      	cmp	r9, r5
 8002492:	d903      	bls.n	800249c <__aeabi_dmul+0x168>
 8002494:	2380      	movs	r3, #128	; 0x80
 8002496:	025b      	lsls	r3, r3, #9
 8002498:	4699      	mov	r9, r3
 800249a:	44ca      	add	sl, r9
 800249c:	043f      	lsls	r7, r7, #16
 800249e:	0c28      	lsrs	r0, r5, #16
 80024a0:	0c3f      	lsrs	r7, r7, #16
 80024a2:	042d      	lsls	r5, r5, #16
 80024a4:	19ed      	adds	r5, r5, r7
 80024a6:	0c27      	lsrs	r7, r4, #16
 80024a8:	0424      	lsls	r4, r4, #16
 80024aa:	0c24      	lsrs	r4, r4, #16
 80024ac:	0003      	movs	r3, r0
 80024ae:	0020      	movs	r0, r4
 80024b0:	4350      	muls	r0, r2
 80024b2:	437a      	muls	r2, r7
 80024b4:	4691      	mov	r9, r2
 80024b6:	003a      	movs	r2, r7
 80024b8:	4453      	add	r3, sl
 80024ba:	9305      	str	r3, [sp, #20]
 80024bc:	0c03      	lsrs	r3, r0, #16
 80024be:	469a      	mov	sl, r3
 80024c0:	434a      	muls	r2, r1
 80024c2:	4361      	muls	r1, r4
 80024c4:	4449      	add	r1, r9
 80024c6:	4451      	add	r1, sl
 80024c8:	44ab      	add	fp, r5
 80024ca:	4589      	cmp	r9, r1
 80024cc:	d903      	bls.n	80024d6 <__aeabi_dmul+0x1a2>
 80024ce:	2380      	movs	r3, #128	; 0x80
 80024d0:	025b      	lsls	r3, r3, #9
 80024d2:	4699      	mov	r9, r3
 80024d4:	444a      	add	r2, r9
 80024d6:	0400      	lsls	r0, r0, #16
 80024d8:	0c0b      	lsrs	r3, r1, #16
 80024da:	0c00      	lsrs	r0, r0, #16
 80024dc:	0409      	lsls	r1, r1, #16
 80024de:	1809      	adds	r1, r1, r0
 80024e0:	0020      	movs	r0, r4
 80024e2:	4699      	mov	r9, r3
 80024e4:	4643      	mov	r3, r8
 80024e6:	4370      	muls	r0, r6
 80024e8:	435c      	muls	r4, r3
 80024ea:	437e      	muls	r6, r7
 80024ec:	435f      	muls	r7, r3
 80024ee:	0c03      	lsrs	r3, r0, #16
 80024f0:	4698      	mov	r8, r3
 80024f2:	19a4      	adds	r4, r4, r6
 80024f4:	4444      	add	r4, r8
 80024f6:	444a      	add	r2, r9
 80024f8:	9703      	str	r7, [sp, #12]
 80024fa:	42a6      	cmp	r6, r4
 80024fc:	d904      	bls.n	8002508 <__aeabi_dmul+0x1d4>
 80024fe:	2380      	movs	r3, #128	; 0x80
 8002500:	025b      	lsls	r3, r3, #9
 8002502:	4698      	mov	r8, r3
 8002504:	4447      	add	r7, r8
 8002506:	9703      	str	r7, [sp, #12]
 8002508:	0423      	lsls	r3, r4, #16
 800250a:	9e02      	ldr	r6, [sp, #8]
 800250c:	469a      	mov	sl, r3
 800250e:	9b05      	ldr	r3, [sp, #20]
 8002510:	445e      	add	r6, fp
 8002512:	4698      	mov	r8, r3
 8002514:	42ae      	cmp	r6, r5
 8002516:	41ad      	sbcs	r5, r5
 8002518:	1876      	adds	r6, r6, r1
 800251a:	428e      	cmp	r6, r1
 800251c:	4189      	sbcs	r1, r1
 800251e:	0400      	lsls	r0, r0, #16
 8002520:	0c00      	lsrs	r0, r0, #16
 8002522:	4450      	add	r0, sl
 8002524:	4440      	add	r0, r8
 8002526:	426d      	negs	r5, r5
 8002528:	1947      	adds	r7, r0, r5
 800252a:	46b8      	mov	r8, r7
 800252c:	4693      	mov	fp, r2
 800252e:	4249      	negs	r1, r1
 8002530:	4689      	mov	r9, r1
 8002532:	44c3      	add	fp, r8
 8002534:	44d9      	add	r9, fp
 8002536:	4298      	cmp	r0, r3
 8002538:	4180      	sbcs	r0, r0
 800253a:	45a8      	cmp	r8, r5
 800253c:	41ad      	sbcs	r5, r5
 800253e:	4593      	cmp	fp, r2
 8002540:	4192      	sbcs	r2, r2
 8002542:	4589      	cmp	r9, r1
 8002544:	4189      	sbcs	r1, r1
 8002546:	426d      	negs	r5, r5
 8002548:	4240      	negs	r0, r0
 800254a:	4328      	orrs	r0, r5
 800254c:	0c24      	lsrs	r4, r4, #16
 800254e:	4252      	negs	r2, r2
 8002550:	4249      	negs	r1, r1
 8002552:	430a      	orrs	r2, r1
 8002554:	9b03      	ldr	r3, [sp, #12]
 8002556:	1900      	adds	r0, r0, r4
 8002558:	1880      	adds	r0, r0, r2
 800255a:	18c7      	adds	r7, r0, r3
 800255c:	464b      	mov	r3, r9
 800255e:	0ddc      	lsrs	r4, r3, #23
 8002560:	9b04      	ldr	r3, [sp, #16]
 8002562:	0275      	lsls	r5, r6, #9
 8002564:	431d      	orrs	r5, r3
 8002566:	1e6a      	subs	r2, r5, #1
 8002568:	4195      	sbcs	r5, r2
 800256a:	464b      	mov	r3, r9
 800256c:	0df6      	lsrs	r6, r6, #23
 800256e:	027f      	lsls	r7, r7, #9
 8002570:	4335      	orrs	r5, r6
 8002572:	025a      	lsls	r2, r3, #9
 8002574:	433c      	orrs	r4, r7
 8002576:	4315      	orrs	r5, r2
 8002578:	01fb      	lsls	r3, r7, #7
 800257a:	d400      	bmi.n	800257e <__aeabi_dmul+0x24a>
 800257c:	e11c      	b.n	80027b8 <__aeabi_dmul+0x484>
 800257e:	2101      	movs	r1, #1
 8002580:	086a      	lsrs	r2, r5, #1
 8002582:	400d      	ands	r5, r1
 8002584:	4315      	orrs	r5, r2
 8002586:	07e2      	lsls	r2, r4, #31
 8002588:	4315      	orrs	r5, r2
 800258a:	0864      	lsrs	r4, r4, #1
 800258c:	494f      	ldr	r1, [pc, #316]	; (80026cc <__aeabi_dmul+0x398>)
 800258e:	4461      	add	r1, ip
 8002590:	2900      	cmp	r1, #0
 8002592:	dc00      	bgt.n	8002596 <__aeabi_dmul+0x262>
 8002594:	e0b0      	b.n	80026f8 <__aeabi_dmul+0x3c4>
 8002596:	076b      	lsls	r3, r5, #29
 8002598:	d009      	beq.n	80025ae <__aeabi_dmul+0x27a>
 800259a:	220f      	movs	r2, #15
 800259c:	402a      	ands	r2, r5
 800259e:	2a04      	cmp	r2, #4
 80025a0:	d005      	beq.n	80025ae <__aeabi_dmul+0x27a>
 80025a2:	1d2a      	adds	r2, r5, #4
 80025a4:	42aa      	cmp	r2, r5
 80025a6:	41ad      	sbcs	r5, r5
 80025a8:	426d      	negs	r5, r5
 80025aa:	1964      	adds	r4, r4, r5
 80025ac:	0015      	movs	r5, r2
 80025ae:	01e3      	lsls	r3, r4, #7
 80025b0:	d504      	bpl.n	80025bc <__aeabi_dmul+0x288>
 80025b2:	2180      	movs	r1, #128	; 0x80
 80025b4:	4a46      	ldr	r2, [pc, #280]	; (80026d0 <__aeabi_dmul+0x39c>)
 80025b6:	00c9      	lsls	r1, r1, #3
 80025b8:	4014      	ands	r4, r2
 80025ba:	4461      	add	r1, ip
 80025bc:	4a45      	ldr	r2, [pc, #276]	; (80026d4 <__aeabi_dmul+0x3a0>)
 80025be:	4291      	cmp	r1, r2
 80025c0:	dd00      	ble.n	80025c4 <__aeabi_dmul+0x290>
 80025c2:	e726      	b.n	8002412 <__aeabi_dmul+0xde>
 80025c4:	0762      	lsls	r2, r4, #29
 80025c6:	08ed      	lsrs	r5, r5, #3
 80025c8:	0264      	lsls	r4, r4, #9
 80025ca:	0549      	lsls	r1, r1, #21
 80025cc:	4315      	orrs	r5, r2
 80025ce:	0b24      	lsrs	r4, r4, #12
 80025d0:	0d4a      	lsrs	r2, r1, #21
 80025d2:	e710      	b.n	80023f6 <__aeabi_dmul+0xc2>
 80025d4:	4652      	mov	r2, sl
 80025d6:	4332      	orrs	r2, r6
 80025d8:	d100      	bne.n	80025dc <__aeabi_dmul+0x2a8>
 80025da:	e07f      	b.n	80026dc <__aeabi_dmul+0x3a8>
 80025dc:	2e00      	cmp	r6, #0
 80025de:	d100      	bne.n	80025e2 <__aeabi_dmul+0x2ae>
 80025e0:	e0dc      	b.n	800279c <__aeabi_dmul+0x468>
 80025e2:	0030      	movs	r0, r6
 80025e4:	f000 fe1e 	bl	8003224 <__clzsi2>
 80025e8:	0002      	movs	r2, r0
 80025ea:	3a0b      	subs	r2, #11
 80025ec:	231d      	movs	r3, #29
 80025ee:	0001      	movs	r1, r0
 80025f0:	1a9b      	subs	r3, r3, r2
 80025f2:	4652      	mov	r2, sl
 80025f4:	3908      	subs	r1, #8
 80025f6:	40da      	lsrs	r2, r3
 80025f8:	408e      	lsls	r6, r1
 80025fa:	4316      	orrs	r6, r2
 80025fc:	4652      	mov	r2, sl
 80025fe:	408a      	lsls	r2, r1
 8002600:	9b00      	ldr	r3, [sp, #0]
 8002602:	4935      	ldr	r1, [pc, #212]	; (80026d8 <__aeabi_dmul+0x3a4>)
 8002604:	1a18      	subs	r0, r3, r0
 8002606:	0003      	movs	r3, r0
 8002608:	468c      	mov	ip, r1
 800260a:	4463      	add	r3, ip
 800260c:	2000      	movs	r0, #0
 800260e:	9300      	str	r3, [sp, #0]
 8002610:	e6d3      	b.n	80023ba <__aeabi_dmul+0x86>
 8002612:	0025      	movs	r5, r4
 8002614:	4305      	orrs	r5, r0
 8002616:	d04a      	beq.n	80026ae <__aeabi_dmul+0x37a>
 8002618:	2c00      	cmp	r4, #0
 800261a:	d100      	bne.n	800261e <__aeabi_dmul+0x2ea>
 800261c:	e0b0      	b.n	8002780 <__aeabi_dmul+0x44c>
 800261e:	0020      	movs	r0, r4
 8002620:	f000 fe00 	bl	8003224 <__clzsi2>
 8002624:	0001      	movs	r1, r0
 8002626:	0002      	movs	r2, r0
 8002628:	390b      	subs	r1, #11
 800262a:	231d      	movs	r3, #29
 800262c:	0010      	movs	r0, r2
 800262e:	1a5b      	subs	r3, r3, r1
 8002630:	0031      	movs	r1, r6
 8002632:	0035      	movs	r5, r6
 8002634:	3808      	subs	r0, #8
 8002636:	4084      	lsls	r4, r0
 8002638:	40d9      	lsrs	r1, r3
 800263a:	4085      	lsls	r5, r0
 800263c:	430c      	orrs	r4, r1
 800263e:	4826      	ldr	r0, [pc, #152]	; (80026d8 <__aeabi_dmul+0x3a4>)
 8002640:	1a83      	subs	r3, r0, r2
 8002642:	9300      	str	r3, [sp, #0]
 8002644:	2300      	movs	r3, #0
 8002646:	4699      	mov	r9, r3
 8002648:	469b      	mov	fp, r3
 800264a:	e697      	b.n	800237c <__aeabi_dmul+0x48>
 800264c:	0005      	movs	r5, r0
 800264e:	4325      	orrs	r5, r4
 8002650:	d126      	bne.n	80026a0 <__aeabi_dmul+0x36c>
 8002652:	2208      	movs	r2, #8
 8002654:	9300      	str	r3, [sp, #0]
 8002656:	2302      	movs	r3, #2
 8002658:	2400      	movs	r4, #0
 800265a:	4691      	mov	r9, r2
 800265c:	469b      	mov	fp, r3
 800265e:	e68d      	b.n	800237c <__aeabi_dmul+0x48>
 8002660:	4652      	mov	r2, sl
 8002662:	9b00      	ldr	r3, [sp, #0]
 8002664:	4332      	orrs	r2, r6
 8002666:	d110      	bne.n	800268a <__aeabi_dmul+0x356>
 8002668:	4915      	ldr	r1, [pc, #84]	; (80026c0 <__aeabi_dmul+0x38c>)
 800266a:	2600      	movs	r6, #0
 800266c:	468c      	mov	ip, r1
 800266e:	4463      	add	r3, ip
 8002670:	4649      	mov	r1, r9
 8002672:	9300      	str	r3, [sp, #0]
 8002674:	2302      	movs	r3, #2
 8002676:	4319      	orrs	r1, r3
 8002678:	4689      	mov	r9, r1
 800267a:	2002      	movs	r0, #2
 800267c:	e69d      	b.n	80023ba <__aeabi_dmul+0x86>
 800267e:	465b      	mov	r3, fp
 8002680:	9701      	str	r7, [sp, #4]
 8002682:	2b02      	cmp	r3, #2
 8002684:	d000      	beq.n	8002688 <__aeabi_dmul+0x354>
 8002686:	e6ad      	b.n	80023e4 <__aeabi_dmul+0xb0>
 8002688:	e6c3      	b.n	8002412 <__aeabi_dmul+0xde>
 800268a:	4a0d      	ldr	r2, [pc, #52]	; (80026c0 <__aeabi_dmul+0x38c>)
 800268c:	2003      	movs	r0, #3
 800268e:	4694      	mov	ip, r2
 8002690:	4463      	add	r3, ip
 8002692:	464a      	mov	r2, r9
 8002694:	9300      	str	r3, [sp, #0]
 8002696:	2303      	movs	r3, #3
 8002698:	431a      	orrs	r2, r3
 800269a:	4691      	mov	r9, r2
 800269c:	4652      	mov	r2, sl
 800269e:	e68c      	b.n	80023ba <__aeabi_dmul+0x86>
 80026a0:	220c      	movs	r2, #12
 80026a2:	9300      	str	r3, [sp, #0]
 80026a4:	2303      	movs	r3, #3
 80026a6:	0005      	movs	r5, r0
 80026a8:	4691      	mov	r9, r2
 80026aa:	469b      	mov	fp, r3
 80026ac:	e666      	b.n	800237c <__aeabi_dmul+0x48>
 80026ae:	2304      	movs	r3, #4
 80026b0:	4699      	mov	r9, r3
 80026b2:	2300      	movs	r3, #0
 80026b4:	9300      	str	r3, [sp, #0]
 80026b6:	3301      	adds	r3, #1
 80026b8:	2400      	movs	r4, #0
 80026ba:	469b      	mov	fp, r3
 80026bc:	e65e      	b.n	800237c <__aeabi_dmul+0x48>
 80026be:	46c0      	nop			; (mov r8, r8)
 80026c0:	000007ff 	.word	0x000007ff
 80026c4:	fffffc01 	.word	0xfffffc01
 80026c8:	08009a2c 	.word	0x08009a2c
 80026cc:	000003ff 	.word	0x000003ff
 80026d0:	feffffff 	.word	0xfeffffff
 80026d4:	000007fe 	.word	0x000007fe
 80026d8:	fffffc0d 	.word	0xfffffc0d
 80026dc:	4649      	mov	r1, r9
 80026de:	2301      	movs	r3, #1
 80026e0:	4319      	orrs	r1, r3
 80026e2:	4689      	mov	r9, r1
 80026e4:	2600      	movs	r6, #0
 80026e6:	2001      	movs	r0, #1
 80026e8:	e667      	b.n	80023ba <__aeabi_dmul+0x86>
 80026ea:	2300      	movs	r3, #0
 80026ec:	2480      	movs	r4, #128	; 0x80
 80026ee:	2500      	movs	r5, #0
 80026f0:	4a43      	ldr	r2, [pc, #268]	; (8002800 <__aeabi_dmul+0x4cc>)
 80026f2:	9301      	str	r3, [sp, #4]
 80026f4:	0324      	lsls	r4, r4, #12
 80026f6:	e67e      	b.n	80023f6 <__aeabi_dmul+0xc2>
 80026f8:	2001      	movs	r0, #1
 80026fa:	1a40      	subs	r0, r0, r1
 80026fc:	2838      	cmp	r0, #56	; 0x38
 80026fe:	dd00      	ble.n	8002702 <__aeabi_dmul+0x3ce>
 8002700:	e676      	b.n	80023f0 <__aeabi_dmul+0xbc>
 8002702:	281f      	cmp	r0, #31
 8002704:	dd5b      	ble.n	80027be <__aeabi_dmul+0x48a>
 8002706:	221f      	movs	r2, #31
 8002708:	0023      	movs	r3, r4
 800270a:	4252      	negs	r2, r2
 800270c:	1a51      	subs	r1, r2, r1
 800270e:	40cb      	lsrs	r3, r1
 8002710:	0019      	movs	r1, r3
 8002712:	2820      	cmp	r0, #32
 8002714:	d003      	beq.n	800271e <__aeabi_dmul+0x3ea>
 8002716:	4a3b      	ldr	r2, [pc, #236]	; (8002804 <__aeabi_dmul+0x4d0>)
 8002718:	4462      	add	r2, ip
 800271a:	4094      	lsls	r4, r2
 800271c:	4325      	orrs	r5, r4
 800271e:	1e6a      	subs	r2, r5, #1
 8002720:	4195      	sbcs	r5, r2
 8002722:	002a      	movs	r2, r5
 8002724:	430a      	orrs	r2, r1
 8002726:	2107      	movs	r1, #7
 8002728:	000d      	movs	r5, r1
 800272a:	2400      	movs	r4, #0
 800272c:	4015      	ands	r5, r2
 800272e:	4211      	tst	r1, r2
 8002730:	d05b      	beq.n	80027ea <__aeabi_dmul+0x4b6>
 8002732:	210f      	movs	r1, #15
 8002734:	2400      	movs	r4, #0
 8002736:	4011      	ands	r1, r2
 8002738:	2904      	cmp	r1, #4
 800273a:	d053      	beq.n	80027e4 <__aeabi_dmul+0x4b0>
 800273c:	1d11      	adds	r1, r2, #4
 800273e:	4291      	cmp	r1, r2
 8002740:	4192      	sbcs	r2, r2
 8002742:	4252      	negs	r2, r2
 8002744:	18a4      	adds	r4, r4, r2
 8002746:	000a      	movs	r2, r1
 8002748:	0223      	lsls	r3, r4, #8
 800274a:	d54b      	bpl.n	80027e4 <__aeabi_dmul+0x4b0>
 800274c:	2201      	movs	r2, #1
 800274e:	2400      	movs	r4, #0
 8002750:	2500      	movs	r5, #0
 8002752:	e650      	b.n	80023f6 <__aeabi_dmul+0xc2>
 8002754:	2380      	movs	r3, #128	; 0x80
 8002756:	031b      	lsls	r3, r3, #12
 8002758:	421c      	tst	r4, r3
 800275a:	d009      	beq.n	8002770 <__aeabi_dmul+0x43c>
 800275c:	421e      	tst	r6, r3
 800275e:	d107      	bne.n	8002770 <__aeabi_dmul+0x43c>
 8002760:	4333      	orrs	r3, r6
 8002762:	031c      	lsls	r4, r3, #12
 8002764:	4643      	mov	r3, r8
 8002766:	0015      	movs	r5, r2
 8002768:	0b24      	lsrs	r4, r4, #12
 800276a:	4a25      	ldr	r2, [pc, #148]	; (8002800 <__aeabi_dmul+0x4cc>)
 800276c:	9301      	str	r3, [sp, #4]
 800276e:	e642      	b.n	80023f6 <__aeabi_dmul+0xc2>
 8002770:	2280      	movs	r2, #128	; 0x80
 8002772:	0312      	lsls	r2, r2, #12
 8002774:	4314      	orrs	r4, r2
 8002776:	0324      	lsls	r4, r4, #12
 8002778:	4a21      	ldr	r2, [pc, #132]	; (8002800 <__aeabi_dmul+0x4cc>)
 800277a:	0b24      	lsrs	r4, r4, #12
 800277c:	9701      	str	r7, [sp, #4]
 800277e:	e63a      	b.n	80023f6 <__aeabi_dmul+0xc2>
 8002780:	f000 fd50 	bl	8003224 <__clzsi2>
 8002784:	0001      	movs	r1, r0
 8002786:	0002      	movs	r2, r0
 8002788:	3115      	adds	r1, #21
 800278a:	3220      	adds	r2, #32
 800278c:	291c      	cmp	r1, #28
 800278e:	dc00      	bgt.n	8002792 <__aeabi_dmul+0x45e>
 8002790:	e74b      	b.n	800262a <__aeabi_dmul+0x2f6>
 8002792:	0034      	movs	r4, r6
 8002794:	3808      	subs	r0, #8
 8002796:	2500      	movs	r5, #0
 8002798:	4084      	lsls	r4, r0
 800279a:	e750      	b.n	800263e <__aeabi_dmul+0x30a>
 800279c:	f000 fd42 	bl	8003224 <__clzsi2>
 80027a0:	0003      	movs	r3, r0
 80027a2:	001a      	movs	r2, r3
 80027a4:	3215      	adds	r2, #21
 80027a6:	3020      	adds	r0, #32
 80027a8:	2a1c      	cmp	r2, #28
 80027aa:	dc00      	bgt.n	80027ae <__aeabi_dmul+0x47a>
 80027ac:	e71e      	b.n	80025ec <__aeabi_dmul+0x2b8>
 80027ae:	4656      	mov	r6, sl
 80027b0:	3b08      	subs	r3, #8
 80027b2:	2200      	movs	r2, #0
 80027b4:	409e      	lsls	r6, r3
 80027b6:	e723      	b.n	8002600 <__aeabi_dmul+0x2cc>
 80027b8:	9b00      	ldr	r3, [sp, #0]
 80027ba:	469c      	mov	ip, r3
 80027bc:	e6e6      	b.n	800258c <__aeabi_dmul+0x258>
 80027be:	4912      	ldr	r1, [pc, #72]	; (8002808 <__aeabi_dmul+0x4d4>)
 80027c0:	0022      	movs	r2, r4
 80027c2:	4461      	add	r1, ip
 80027c4:	002e      	movs	r6, r5
 80027c6:	408d      	lsls	r5, r1
 80027c8:	408a      	lsls	r2, r1
 80027ca:	40c6      	lsrs	r6, r0
 80027cc:	1e69      	subs	r1, r5, #1
 80027ce:	418d      	sbcs	r5, r1
 80027d0:	4332      	orrs	r2, r6
 80027d2:	432a      	orrs	r2, r5
 80027d4:	40c4      	lsrs	r4, r0
 80027d6:	0753      	lsls	r3, r2, #29
 80027d8:	d0b6      	beq.n	8002748 <__aeabi_dmul+0x414>
 80027da:	210f      	movs	r1, #15
 80027dc:	4011      	ands	r1, r2
 80027de:	2904      	cmp	r1, #4
 80027e0:	d1ac      	bne.n	800273c <__aeabi_dmul+0x408>
 80027e2:	e7b1      	b.n	8002748 <__aeabi_dmul+0x414>
 80027e4:	0765      	lsls	r5, r4, #29
 80027e6:	0264      	lsls	r4, r4, #9
 80027e8:	0b24      	lsrs	r4, r4, #12
 80027ea:	08d2      	lsrs	r2, r2, #3
 80027ec:	4315      	orrs	r5, r2
 80027ee:	2200      	movs	r2, #0
 80027f0:	e601      	b.n	80023f6 <__aeabi_dmul+0xc2>
 80027f2:	2280      	movs	r2, #128	; 0x80
 80027f4:	0312      	lsls	r2, r2, #12
 80027f6:	4314      	orrs	r4, r2
 80027f8:	0324      	lsls	r4, r4, #12
 80027fa:	4a01      	ldr	r2, [pc, #4]	; (8002800 <__aeabi_dmul+0x4cc>)
 80027fc:	0b24      	lsrs	r4, r4, #12
 80027fe:	e5fa      	b.n	80023f6 <__aeabi_dmul+0xc2>
 8002800:	000007ff 	.word	0x000007ff
 8002804:	0000043e 	.word	0x0000043e
 8002808:	0000041e 	.word	0x0000041e

0800280c <__aeabi_dsub>:
 800280c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800280e:	4657      	mov	r7, sl
 8002810:	464e      	mov	r6, r9
 8002812:	4645      	mov	r5, r8
 8002814:	46de      	mov	lr, fp
 8002816:	b5e0      	push	{r5, r6, r7, lr}
 8002818:	001e      	movs	r6, r3
 800281a:	0017      	movs	r7, r2
 800281c:	004a      	lsls	r2, r1, #1
 800281e:	030b      	lsls	r3, r1, #12
 8002820:	0d52      	lsrs	r2, r2, #21
 8002822:	0a5b      	lsrs	r3, r3, #9
 8002824:	4690      	mov	r8, r2
 8002826:	0f42      	lsrs	r2, r0, #29
 8002828:	431a      	orrs	r2, r3
 800282a:	0fcd      	lsrs	r5, r1, #31
 800282c:	4ccd      	ldr	r4, [pc, #820]	; (8002b64 <__aeabi_dsub+0x358>)
 800282e:	0331      	lsls	r1, r6, #12
 8002830:	00c3      	lsls	r3, r0, #3
 8002832:	4694      	mov	ip, r2
 8002834:	0070      	lsls	r0, r6, #1
 8002836:	0f7a      	lsrs	r2, r7, #29
 8002838:	0a49      	lsrs	r1, r1, #9
 800283a:	00ff      	lsls	r7, r7, #3
 800283c:	469a      	mov	sl, r3
 800283e:	46b9      	mov	r9, r7
 8002840:	0d40      	lsrs	r0, r0, #21
 8002842:	0ff6      	lsrs	r6, r6, #31
 8002844:	4311      	orrs	r1, r2
 8002846:	42a0      	cmp	r0, r4
 8002848:	d100      	bne.n	800284c <__aeabi_dsub+0x40>
 800284a:	e0b1      	b.n	80029b0 <__aeabi_dsub+0x1a4>
 800284c:	2201      	movs	r2, #1
 800284e:	4056      	eors	r6, r2
 8002850:	46b3      	mov	fp, r6
 8002852:	42b5      	cmp	r5, r6
 8002854:	d100      	bne.n	8002858 <__aeabi_dsub+0x4c>
 8002856:	e088      	b.n	800296a <__aeabi_dsub+0x15e>
 8002858:	4642      	mov	r2, r8
 800285a:	1a12      	subs	r2, r2, r0
 800285c:	2a00      	cmp	r2, #0
 800285e:	dc00      	bgt.n	8002862 <__aeabi_dsub+0x56>
 8002860:	e0ae      	b.n	80029c0 <__aeabi_dsub+0x1b4>
 8002862:	2800      	cmp	r0, #0
 8002864:	d100      	bne.n	8002868 <__aeabi_dsub+0x5c>
 8002866:	e0c1      	b.n	80029ec <__aeabi_dsub+0x1e0>
 8002868:	48be      	ldr	r0, [pc, #760]	; (8002b64 <__aeabi_dsub+0x358>)
 800286a:	4580      	cmp	r8, r0
 800286c:	d100      	bne.n	8002870 <__aeabi_dsub+0x64>
 800286e:	e151      	b.n	8002b14 <__aeabi_dsub+0x308>
 8002870:	2080      	movs	r0, #128	; 0x80
 8002872:	0400      	lsls	r0, r0, #16
 8002874:	4301      	orrs	r1, r0
 8002876:	2a38      	cmp	r2, #56	; 0x38
 8002878:	dd00      	ble.n	800287c <__aeabi_dsub+0x70>
 800287a:	e17b      	b.n	8002b74 <__aeabi_dsub+0x368>
 800287c:	2a1f      	cmp	r2, #31
 800287e:	dd00      	ble.n	8002882 <__aeabi_dsub+0x76>
 8002880:	e1ee      	b.n	8002c60 <__aeabi_dsub+0x454>
 8002882:	2020      	movs	r0, #32
 8002884:	003e      	movs	r6, r7
 8002886:	1a80      	subs	r0, r0, r2
 8002888:	000c      	movs	r4, r1
 800288a:	40d6      	lsrs	r6, r2
 800288c:	40d1      	lsrs	r1, r2
 800288e:	4087      	lsls	r7, r0
 8002890:	4662      	mov	r2, ip
 8002892:	4084      	lsls	r4, r0
 8002894:	1a52      	subs	r2, r2, r1
 8002896:	1e78      	subs	r0, r7, #1
 8002898:	4187      	sbcs	r7, r0
 800289a:	4694      	mov	ip, r2
 800289c:	4334      	orrs	r4, r6
 800289e:	4327      	orrs	r7, r4
 80028a0:	1bdc      	subs	r4, r3, r7
 80028a2:	42a3      	cmp	r3, r4
 80028a4:	419b      	sbcs	r3, r3
 80028a6:	4662      	mov	r2, ip
 80028a8:	425b      	negs	r3, r3
 80028aa:	1ad3      	subs	r3, r2, r3
 80028ac:	4699      	mov	r9, r3
 80028ae:	464b      	mov	r3, r9
 80028b0:	021b      	lsls	r3, r3, #8
 80028b2:	d400      	bmi.n	80028b6 <__aeabi_dsub+0xaa>
 80028b4:	e118      	b.n	8002ae8 <__aeabi_dsub+0x2dc>
 80028b6:	464b      	mov	r3, r9
 80028b8:	0258      	lsls	r0, r3, #9
 80028ba:	0a43      	lsrs	r3, r0, #9
 80028bc:	4699      	mov	r9, r3
 80028be:	464b      	mov	r3, r9
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d100      	bne.n	80028c6 <__aeabi_dsub+0xba>
 80028c4:	e137      	b.n	8002b36 <__aeabi_dsub+0x32a>
 80028c6:	4648      	mov	r0, r9
 80028c8:	f000 fcac 	bl	8003224 <__clzsi2>
 80028cc:	0001      	movs	r1, r0
 80028ce:	3908      	subs	r1, #8
 80028d0:	2320      	movs	r3, #32
 80028d2:	0022      	movs	r2, r4
 80028d4:	4648      	mov	r0, r9
 80028d6:	1a5b      	subs	r3, r3, r1
 80028d8:	40da      	lsrs	r2, r3
 80028da:	4088      	lsls	r0, r1
 80028dc:	408c      	lsls	r4, r1
 80028de:	4643      	mov	r3, r8
 80028e0:	4310      	orrs	r0, r2
 80028e2:	4588      	cmp	r8, r1
 80028e4:	dd00      	ble.n	80028e8 <__aeabi_dsub+0xdc>
 80028e6:	e136      	b.n	8002b56 <__aeabi_dsub+0x34a>
 80028e8:	1ac9      	subs	r1, r1, r3
 80028ea:	1c4b      	adds	r3, r1, #1
 80028ec:	2b1f      	cmp	r3, #31
 80028ee:	dd00      	ble.n	80028f2 <__aeabi_dsub+0xe6>
 80028f0:	e0ea      	b.n	8002ac8 <__aeabi_dsub+0x2bc>
 80028f2:	2220      	movs	r2, #32
 80028f4:	0026      	movs	r6, r4
 80028f6:	1ad2      	subs	r2, r2, r3
 80028f8:	0001      	movs	r1, r0
 80028fa:	4094      	lsls	r4, r2
 80028fc:	40de      	lsrs	r6, r3
 80028fe:	40d8      	lsrs	r0, r3
 8002900:	2300      	movs	r3, #0
 8002902:	4091      	lsls	r1, r2
 8002904:	1e62      	subs	r2, r4, #1
 8002906:	4194      	sbcs	r4, r2
 8002908:	4681      	mov	r9, r0
 800290a:	4698      	mov	r8, r3
 800290c:	4331      	orrs	r1, r6
 800290e:	430c      	orrs	r4, r1
 8002910:	0763      	lsls	r3, r4, #29
 8002912:	d009      	beq.n	8002928 <__aeabi_dsub+0x11c>
 8002914:	230f      	movs	r3, #15
 8002916:	4023      	ands	r3, r4
 8002918:	2b04      	cmp	r3, #4
 800291a:	d005      	beq.n	8002928 <__aeabi_dsub+0x11c>
 800291c:	1d23      	adds	r3, r4, #4
 800291e:	42a3      	cmp	r3, r4
 8002920:	41a4      	sbcs	r4, r4
 8002922:	4264      	negs	r4, r4
 8002924:	44a1      	add	r9, r4
 8002926:	001c      	movs	r4, r3
 8002928:	464b      	mov	r3, r9
 800292a:	021b      	lsls	r3, r3, #8
 800292c:	d400      	bmi.n	8002930 <__aeabi_dsub+0x124>
 800292e:	e0de      	b.n	8002aee <__aeabi_dsub+0x2e2>
 8002930:	4641      	mov	r1, r8
 8002932:	4b8c      	ldr	r3, [pc, #560]	; (8002b64 <__aeabi_dsub+0x358>)
 8002934:	3101      	adds	r1, #1
 8002936:	4299      	cmp	r1, r3
 8002938:	d100      	bne.n	800293c <__aeabi_dsub+0x130>
 800293a:	e0e7      	b.n	8002b0c <__aeabi_dsub+0x300>
 800293c:	464b      	mov	r3, r9
 800293e:	488a      	ldr	r0, [pc, #552]	; (8002b68 <__aeabi_dsub+0x35c>)
 8002940:	08e4      	lsrs	r4, r4, #3
 8002942:	4003      	ands	r3, r0
 8002944:	0018      	movs	r0, r3
 8002946:	0549      	lsls	r1, r1, #21
 8002948:	075b      	lsls	r3, r3, #29
 800294a:	0240      	lsls	r0, r0, #9
 800294c:	4323      	orrs	r3, r4
 800294e:	0d4a      	lsrs	r2, r1, #21
 8002950:	0b04      	lsrs	r4, r0, #12
 8002952:	0512      	lsls	r2, r2, #20
 8002954:	07ed      	lsls	r5, r5, #31
 8002956:	4322      	orrs	r2, r4
 8002958:	432a      	orrs	r2, r5
 800295a:	0018      	movs	r0, r3
 800295c:	0011      	movs	r1, r2
 800295e:	bcf0      	pop	{r4, r5, r6, r7}
 8002960:	46bb      	mov	fp, r7
 8002962:	46b2      	mov	sl, r6
 8002964:	46a9      	mov	r9, r5
 8002966:	46a0      	mov	r8, r4
 8002968:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800296a:	4642      	mov	r2, r8
 800296c:	1a12      	subs	r2, r2, r0
 800296e:	2a00      	cmp	r2, #0
 8002970:	dd52      	ble.n	8002a18 <__aeabi_dsub+0x20c>
 8002972:	2800      	cmp	r0, #0
 8002974:	d100      	bne.n	8002978 <__aeabi_dsub+0x16c>
 8002976:	e09c      	b.n	8002ab2 <__aeabi_dsub+0x2a6>
 8002978:	45a0      	cmp	r8, r4
 800297a:	d100      	bne.n	800297e <__aeabi_dsub+0x172>
 800297c:	e0ca      	b.n	8002b14 <__aeabi_dsub+0x308>
 800297e:	2080      	movs	r0, #128	; 0x80
 8002980:	0400      	lsls	r0, r0, #16
 8002982:	4301      	orrs	r1, r0
 8002984:	2a38      	cmp	r2, #56	; 0x38
 8002986:	dd00      	ble.n	800298a <__aeabi_dsub+0x17e>
 8002988:	e149      	b.n	8002c1e <__aeabi_dsub+0x412>
 800298a:	2a1f      	cmp	r2, #31
 800298c:	dc00      	bgt.n	8002990 <__aeabi_dsub+0x184>
 800298e:	e197      	b.n	8002cc0 <__aeabi_dsub+0x4b4>
 8002990:	0010      	movs	r0, r2
 8002992:	000e      	movs	r6, r1
 8002994:	3820      	subs	r0, #32
 8002996:	40c6      	lsrs	r6, r0
 8002998:	2a20      	cmp	r2, #32
 800299a:	d004      	beq.n	80029a6 <__aeabi_dsub+0x19a>
 800299c:	2040      	movs	r0, #64	; 0x40
 800299e:	1a82      	subs	r2, r0, r2
 80029a0:	4091      	lsls	r1, r2
 80029a2:	430f      	orrs	r7, r1
 80029a4:	46b9      	mov	r9, r7
 80029a6:	464c      	mov	r4, r9
 80029a8:	1e62      	subs	r2, r4, #1
 80029aa:	4194      	sbcs	r4, r2
 80029ac:	4334      	orrs	r4, r6
 80029ae:	e13a      	b.n	8002c26 <__aeabi_dsub+0x41a>
 80029b0:	000a      	movs	r2, r1
 80029b2:	433a      	orrs	r2, r7
 80029b4:	d028      	beq.n	8002a08 <__aeabi_dsub+0x1fc>
 80029b6:	46b3      	mov	fp, r6
 80029b8:	42b5      	cmp	r5, r6
 80029ba:	d02b      	beq.n	8002a14 <__aeabi_dsub+0x208>
 80029bc:	4a6b      	ldr	r2, [pc, #428]	; (8002b6c <__aeabi_dsub+0x360>)
 80029be:	4442      	add	r2, r8
 80029c0:	2a00      	cmp	r2, #0
 80029c2:	d05d      	beq.n	8002a80 <__aeabi_dsub+0x274>
 80029c4:	4642      	mov	r2, r8
 80029c6:	4644      	mov	r4, r8
 80029c8:	1a82      	subs	r2, r0, r2
 80029ca:	2c00      	cmp	r4, #0
 80029cc:	d000      	beq.n	80029d0 <__aeabi_dsub+0x1c4>
 80029ce:	e0f5      	b.n	8002bbc <__aeabi_dsub+0x3b0>
 80029d0:	4665      	mov	r5, ip
 80029d2:	431d      	orrs	r5, r3
 80029d4:	d100      	bne.n	80029d8 <__aeabi_dsub+0x1cc>
 80029d6:	e19c      	b.n	8002d12 <__aeabi_dsub+0x506>
 80029d8:	1e55      	subs	r5, r2, #1
 80029da:	2a01      	cmp	r2, #1
 80029dc:	d100      	bne.n	80029e0 <__aeabi_dsub+0x1d4>
 80029de:	e1fb      	b.n	8002dd8 <__aeabi_dsub+0x5cc>
 80029e0:	4c60      	ldr	r4, [pc, #384]	; (8002b64 <__aeabi_dsub+0x358>)
 80029e2:	42a2      	cmp	r2, r4
 80029e4:	d100      	bne.n	80029e8 <__aeabi_dsub+0x1dc>
 80029e6:	e1bd      	b.n	8002d64 <__aeabi_dsub+0x558>
 80029e8:	002a      	movs	r2, r5
 80029ea:	e0f0      	b.n	8002bce <__aeabi_dsub+0x3c2>
 80029ec:	0008      	movs	r0, r1
 80029ee:	4338      	orrs	r0, r7
 80029f0:	d100      	bne.n	80029f4 <__aeabi_dsub+0x1e8>
 80029f2:	e0c3      	b.n	8002b7c <__aeabi_dsub+0x370>
 80029f4:	1e50      	subs	r0, r2, #1
 80029f6:	2a01      	cmp	r2, #1
 80029f8:	d100      	bne.n	80029fc <__aeabi_dsub+0x1f0>
 80029fa:	e1a8      	b.n	8002d4e <__aeabi_dsub+0x542>
 80029fc:	4c59      	ldr	r4, [pc, #356]	; (8002b64 <__aeabi_dsub+0x358>)
 80029fe:	42a2      	cmp	r2, r4
 8002a00:	d100      	bne.n	8002a04 <__aeabi_dsub+0x1f8>
 8002a02:	e087      	b.n	8002b14 <__aeabi_dsub+0x308>
 8002a04:	0002      	movs	r2, r0
 8002a06:	e736      	b.n	8002876 <__aeabi_dsub+0x6a>
 8002a08:	2201      	movs	r2, #1
 8002a0a:	4056      	eors	r6, r2
 8002a0c:	46b3      	mov	fp, r6
 8002a0e:	42b5      	cmp	r5, r6
 8002a10:	d000      	beq.n	8002a14 <__aeabi_dsub+0x208>
 8002a12:	e721      	b.n	8002858 <__aeabi_dsub+0x4c>
 8002a14:	4a55      	ldr	r2, [pc, #340]	; (8002b6c <__aeabi_dsub+0x360>)
 8002a16:	4442      	add	r2, r8
 8002a18:	2a00      	cmp	r2, #0
 8002a1a:	d100      	bne.n	8002a1e <__aeabi_dsub+0x212>
 8002a1c:	e0b5      	b.n	8002b8a <__aeabi_dsub+0x37e>
 8002a1e:	4642      	mov	r2, r8
 8002a20:	4644      	mov	r4, r8
 8002a22:	1a82      	subs	r2, r0, r2
 8002a24:	2c00      	cmp	r4, #0
 8002a26:	d100      	bne.n	8002a2a <__aeabi_dsub+0x21e>
 8002a28:	e138      	b.n	8002c9c <__aeabi_dsub+0x490>
 8002a2a:	4e4e      	ldr	r6, [pc, #312]	; (8002b64 <__aeabi_dsub+0x358>)
 8002a2c:	42b0      	cmp	r0, r6
 8002a2e:	d100      	bne.n	8002a32 <__aeabi_dsub+0x226>
 8002a30:	e1de      	b.n	8002df0 <__aeabi_dsub+0x5e4>
 8002a32:	2680      	movs	r6, #128	; 0x80
 8002a34:	4664      	mov	r4, ip
 8002a36:	0436      	lsls	r6, r6, #16
 8002a38:	4334      	orrs	r4, r6
 8002a3a:	46a4      	mov	ip, r4
 8002a3c:	2a38      	cmp	r2, #56	; 0x38
 8002a3e:	dd00      	ble.n	8002a42 <__aeabi_dsub+0x236>
 8002a40:	e196      	b.n	8002d70 <__aeabi_dsub+0x564>
 8002a42:	2a1f      	cmp	r2, #31
 8002a44:	dd00      	ble.n	8002a48 <__aeabi_dsub+0x23c>
 8002a46:	e224      	b.n	8002e92 <__aeabi_dsub+0x686>
 8002a48:	2620      	movs	r6, #32
 8002a4a:	1ab4      	subs	r4, r6, r2
 8002a4c:	46a2      	mov	sl, r4
 8002a4e:	4664      	mov	r4, ip
 8002a50:	4656      	mov	r6, sl
 8002a52:	40b4      	lsls	r4, r6
 8002a54:	46a1      	mov	r9, r4
 8002a56:	001c      	movs	r4, r3
 8002a58:	464e      	mov	r6, r9
 8002a5a:	40d4      	lsrs	r4, r2
 8002a5c:	4326      	orrs	r6, r4
 8002a5e:	0034      	movs	r4, r6
 8002a60:	4656      	mov	r6, sl
 8002a62:	40b3      	lsls	r3, r6
 8002a64:	1e5e      	subs	r6, r3, #1
 8002a66:	41b3      	sbcs	r3, r6
 8002a68:	431c      	orrs	r4, r3
 8002a6a:	4663      	mov	r3, ip
 8002a6c:	40d3      	lsrs	r3, r2
 8002a6e:	18c9      	adds	r1, r1, r3
 8002a70:	19e4      	adds	r4, r4, r7
 8002a72:	42bc      	cmp	r4, r7
 8002a74:	41bf      	sbcs	r7, r7
 8002a76:	427f      	negs	r7, r7
 8002a78:	46b9      	mov	r9, r7
 8002a7a:	4680      	mov	r8, r0
 8002a7c:	4489      	add	r9, r1
 8002a7e:	e0d8      	b.n	8002c32 <__aeabi_dsub+0x426>
 8002a80:	4640      	mov	r0, r8
 8002a82:	4c3b      	ldr	r4, [pc, #236]	; (8002b70 <__aeabi_dsub+0x364>)
 8002a84:	3001      	adds	r0, #1
 8002a86:	4220      	tst	r0, r4
 8002a88:	d000      	beq.n	8002a8c <__aeabi_dsub+0x280>
 8002a8a:	e0b4      	b.n	8002bf6 <__aeabi_dsub+0x3ea>
 8002a8c:	4640      	mov	r0, r8
 8002a8e:	2800      	cmp	r0, #0
 8002a90:	d000      	beq.n	8002a94 <__aeabi_dsub+0x288>
 8002a92:	e144      	b.n	8002d1e <__aeabi_dsub+0x512>
 8002a94:	4660      	mov	r0, ip
 8002a96:	4318      	orrs	r0, r3
 8002a98:	d100      	bne.n	8002a9c <__aeabi_dsub+0x290>
 8002a9a:	e190      	b.n	8002dbe <__aeabi_dsub+0x5b2>
 8002a9c:	0008      	movs	r0, r1
 8002a9e:	4338      	orrs	r0, r7
 8002aa0:	d000      	beq.n	8002aa4 <__aeabi_dsub+0x298>
 8002aa2:	e1aa      	b.n	8002dfa <__aeabi_dsub+0x5ee>
 8002aa4:	4661      	mov	r1, ip
 8002aa6:	08db      	lsrs	r3, r3, #3
 8002aa8:	0749      	lsls	r1, r1, #29
 8002aaa:	430b      	orrs	r3, r1
 8002aac:	4661      	mov	r1, ip
 8002aae:	08cc      	lsrs	r4, r1, #3
 8002ab0:	e027      	b.n	8002b02 <__aeabi_dsub+0x2f6>
 8002ab2:	0008      	movs	r0, r1
 8002ab4:	4338      	orrs	r0, r7
 8002ab6:	d061      	beq.n	8002b7c <__aeabi_dsub+0x370>
 8002ab8:	1e50      	subs	r0, r2, #1
 8002aba:	2a01      	cmp	r2, #1
 8002abc:	d100      	bne.n	8002ac0 <__aeabi_dsub+0x2b4>
 8002abe:	e139      	b.n	8002d34 <__aeabi_dsub+0x528>
 8002ac0:	42a2      	cmp	r2, r4
 8002ac2:	d027      	beq.n	8002b14 <__aeabi_dsub+0x308>
 8002ac4:	0002      	movs	r2, r0
 8002ac6:	e75d      	b.n	8002984 <__aeabi_dsub+0x178>
 8002ac8:	0002      	movs	r2, r0
 8002aca:	391f      	subs	r1, #31
 8002acc:	40ca      	lsrs	r2, r1
 8002ace:	0011      	movs	r1, r2
 8002ad0:	2b20      	cmp	r3, #32
 8002ad2:	d003      	beq.n	8002adc <__aeabi_dsub+0x2d0>
 8002ad4:	2240      	movs	r2, #64	; 0x40
 8002ad6:	1ad3      	subs	r3, r2, r3
 8002ad8:	4098      	lsls	r0, r3
 8002ada:	4304      	orrs	r4, r0
 8002adc:	1e63      	subs	r3, r4, #1
 8002ade:	419c      	sbcs	r4, r3
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	4699      	mov	r9, r3
 8002ae4:	4698      	mov	r8, r3
 8002ae6:	430c      	orrs	r4, r1
 8002ae8:	0763      	lsls	r3, r4, #29
 8002aea:	d000      	beq.n	8002aee <__aeabi_dsub+0x2e2>
 8002aec:	e712      	b.n	8002914 <__aeabi_dsub+0x108>
 8002aee:	464b      	mov	r3, r9
 8002af0:	464a      	mov	r2, r9
 8002af2:	08e4      	lsrs	r4, r4, #3
 8002af4:	075b      	lsls	r3, r3, #29
 8002af6:	4323      	orrs	r3, r4
 8002af8:	08d4      	lsrs	r4, r2, #3
 8002afa:	4642      	mov	r2, r8
 8002afc:	4919      	ldr	r1, [pc, #100]	; (8002b64 <__aeabi_dsub+0x358>)
 8002afe:	428a      	cmp	r2, r1
 8002b00:	d00e      	beq.n	8002b20 <__aeabi_dsub+0x314>
 8002b02:	0324      	lsls	r4, r4, #12
 8002b04:	0552      	lsls	r2, r2, #21
 8002b06:	0b24      	lsrs	r4, r4, #12
 8002b08:	0d52      	lsrs	r2, r2, #21
 8002b0a:	e722      	b.n	8002952 <__aeabi_dsub+0x146>
 8002b0c:	000a      	movs	r2, r1
 8002b0e:	2400      	movs	r4, #0
 8002b10:	2300      	movs	r3, #0
 8002b12:	e71e      	b.n	8002952 <__aeabi_dsub+0x146>
 8002b14:	08db      	lsrs	r3, r3, #3
 8002b16:	4662      	mov	r2, ip
 8002b18:	0752      	lsls	r2, r2, #29
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	4662      	mov	r2, ip
 8002b1e:	08d4      	lsrs	r4, r2, #3
 8002b20:	001a      	movs	r2, r3
 8002b22:	4322      	orrs	r2, r4
 8002b24:	d100      	bne.n	8002b28 <__aeabi_dsub+0x31c>
 8002b26:	e1fc      	b.n	8002f22 <__aeabi_dsub+0x716>
 8002b28:	2280      	movs	r2, #128	; 0x80
 8002b2a:	0312      	lsls	r2, r2, #12
 8002b2c:	4314      	orrs	r4, r2
 8002b2e:	0324      	lsls	r4, r4, #12
 8002b30:	4a0c      	ldr	r2, [pc, #48]	; (8002b64 <__aeabi_dsub+0x358>)
 8002b32:	0b24      	lsrs	r4, r4, #12
 8002b34:	e70d      	b.n	8002952 <__aeabi_dsub+0x146>
 8002b36:	0020      	movs	r0, r4
 8002b38:	f000 fb74 	bl	8003224 <__clzsi2>
 8002b3c:	0001      	movs	r1, r0
 8002b3e:	3118      	adds	r1, #24
 8002b40:	291f      	cmp	r1, #31
 8002b42:	dc00      	bgt.n	8002b46 <__aeabi_dsub+0x33a>
 8002b44:	e6c4      	b.n	80028d0 <__aeabi_dsub+0xc4>
 8002b46:	3808      	subs	r0, #8
 8002b48:	4084      	lsls	r4, r0
 8002b4a:	4643      	mov	r3, r8
 8002b4c:	0020      	movs	r0, r4
 8002b4e:	2400      	movs	r4, #0
 8002b50:	4588      	cmp	r8, r1
 8002b52:	dc00      	bgt.n	8002b56 <__aeabi_dsub+0x34a>
 8002b54:	e6c8      	b.n	80028e8 <__aeabi_dsub+0xdc>
 8002b56:	4a04      	ldr	r2, [pc, #16]	; (8002b68 <__aeabi_dsub+0x35c>)
 8002b58:	1a5b      	subs	r3, r3, r1
 8002b5a:	4010      	ands	r0, r2
 8002b5c:	4698      	mov	r8, r3
 8002b5e:	4681      	mov	r9, r0
 8002b60:	e6d6      	b.n	8002910 <__aeabi_dsub+0x104>
 8002b62:	46c0      	nop			; (mov r8, r8)
 8002b64:	000007ff 	.word	0x000007ff
 8002b68:	ff7fffff 	.word	0xff7fffff
 8002b6c:	fffff801 	.word	0xfffff801
 8002b70:	000007fe 	.word	0x000007fe
 8002b74:	430f      	orrs	r7, r1
 8002b76:	1e7a      	subs	r2, r7, #1
 8002b78:	4197      	sbcs	r7, r2
 8002b7a:	e691      	b.n	80028a0 <__aeabi_dsub+0x94>
 8002b7c:	4661      	mov	r1, ip
 8002b7e:	08db      	lsrs	r3, r3, #3
 8002b80:	0749      	lsls	r1, r1, #29
 8002b82:	430b      	orrs	r3, r1
 8002b84:	4661      	mov	r1, ip
 8002b86:	08cc      	lsrs	r4, r1, #3
 8002b88:	e7b8      	b.n	8002afc <__aeabi_dsub+0x2f0>
 8002b8a:	4640      	mov	r0, r8
 8002b8c:	4cd3      	ldr	r4, [pc, #844]	; (8002edc <__aeabi_dsub+0x6d0>)
 8002b8e:	3001      	adds	r0, #1
 8002b90:	4220      	tst	r0, r4
 8002b92:	d000      	beq.n	8002b96 <__aeabi_dsub+0x38a>
 8002b94:	e0a2      	b.n	8002cdc <__aeabi_dsub+0x4d0>
 8002b96:	4640      	mov	r0, r8
 8002b98:	2800      	cmp	r0, #0
 8002b9a:	d000      	beq.n	8002b9e <__aeabi_dsub+0x392>
 8002b9c:	e101      	b.n	8002da2 <__aeabi_dsub+0x596>
 8002b9e:	4660      	mov	r0, ip
 8002ba0:	4318      	orrs	r0, r3
 8002ba2:	d100      	bne.n	8002ba6 <__aeabi_dsub+0x39a>
 8002ba4:	e15e      	b.n	8002e64 <__aeabi_dsub+0x658>
 8002ba6:	0008      	movs	r0, r1
 8002ba8:	4338      	orrs	r0, r7
 8002baa:	d000      	beq.n	8002bae <__aeabi_dsub+0x3a2>
 8002bac:	e15f      	b.n	8002e6e <__aeabi_dsub+0x662>
 8002bae:	4661      	mov	r1, ip
 8002bb0:	08db      	lsrs	r3, r3, #3
 8002bb2:	0749      	lsls	r1, r1, #29
 8002bb4:	430b      	orrs	r3, r1
 8002bb6:	4661      	mov	r1, ip
 8002bb8:	08cc      	lsrs	r4, r1, #3
 8002bba:	e7a2      	b.n	8002b02 <__aeabi_dsub+0x2f6>
 8002bbc:	4dc8      	ldr	r5, [pc, #800]	; (8002ee0 <__aeabi_dsub+0x6d4>)
 8002bbe:	42a8      	cmp	r0, r5
 8002bc0:	d100      	bne.n	8002bc4 <__aeabi_dsub+0x3b8>
 8002bc2:	e0cf      	b.n	8002d64 <__aeabi_dsub+0x558>
 8002bc4:	2580      	movs	r5, #128	; 0x80
 8002bc6:	4664      	mov	r4, ip
 8002bc8:	042d      	lsls	r5, r5, #16
 8002bca:	432c      	orrs	r4, r5
 8002bcc:	46a4      	mov	ip, r4
 8002bce:	2a38      	cmp	r2, #56	; 0x38
 8002bd0:	dc56      	bgt.n	8002c80 <__aeabi_dsub+0x474>
 8002bd2:	2a1f      	cmp	r2, #31
 8002bd4:	dd00      	ble.n	8002bd8 <__aeabi_dsub+0x3cc>
 8002bd6:	e0d1      	b.n	8002d7c <__aeabi_dsub+0x570>
 8002bd8:	2520      	movs	r5, #32
 8002bda:	001e      	movs	r6, r3
 8002bdc:	1aad      	subs	r5, r5, r2
 8002bde:	4664      	mov	r4, ip
 8002be0:	40ab      	lsls	r3, r5
 8002be2:	40ac      	lsls	r4, r5
 8002be4:	40d6      	lsrs	r6, r2
 8002be6:	1e5d      	subs	r5, r3, #1
 8002be8:	41ab      	sbcs	r3, r5
 8002bea:	4334      	orrs	r4, r6
 8002bec:	4323      	orrs	r3, r4
 8002bee:	4664      	mov	r4, ip
 8002bf0:	40d4      	lsrs	r4, r2
 8002bf2:	1b09      	subs	r1, r1, r4
 8002bf4:	e049      	b.n	8002c8a <__aeabi_dsub+0x47e>
 8002bf6:	4660      	mov	r0, ip
 8002bf8:	1bdc      	subs	r4, r3, r7
 8002bfa:	1a46      	subs	r6, r0, r1
 8002bfc:	42a3      	cmp	r3, r4
 8002bfe:	4180      	sbcs	r0, r0
 8002c00:	4240      	negs	r0, r0
 8002c02:	4681      	mov	r9, r0
 8002c04:	0030      	movs	r0, r6
 8002c06:	464e      	mov	r6, r9
 8002c08:	1b80      	subs	r0, r0, r6
 8002c0a:	4681      	mov	r9, r0
 8002c0c:	0200      	lsls	r0, r0, #8
 8002c0e:	d476      	bmi.n	8002cfe <__aeabi_dsub+0x4f2>
 8002c10:	464b      	mov	r3, r9
 8002c12:	4323      	orrs	r3, r4
 8002c14:	d000      	beq.n	8002c18 <__aeabi_dsub+0x40c>
 8002c16:	e652      	b.n	80028be <__aeabi_dsub+0xb2>
 8002c18:	2400      	movs	r4, #0
 8002c1a:	2500      	movs	r5, #0
 8002c1c:	e771      	b.n	8002b02 <__aeabi_dsub+0x2f6>
 8002c1e:	4339      	orrs	r1, r7
 8002c20:	000c      	movs	r4, r1
 8002c22:	1e62      	subs	r2, r4, #1
 8002c24:	4194      	sbcs	r4, r2
 8002c26:	18e4      	adds	r4, r4, r3
 8002c28:	429c      	cmp	r4, r3
 8002c2a:	419b      	sbcs	r3, r3
 8002c2c:	425b      	negs	r3, r3
 8002c2e:	4463      	add	r3, ip
 8002c30:	4699      	mov	r9, r3
 8002c32:	464b      	mov	r3, r9
 8002c34:	021b      	lsls	r3, r3, #8
 8002c36:	d400      	bmi.n	8002c3a <__aeabi_dsub+0x42e>
 8002c38:	e756      	b.n	8002ae8 <__aeabi_dsub+0x2dc>
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	469c      	mov	ip, r3
 8002c3e:	4ba8      	ldr	r3, [pc, #672]	; (8002ee0 <__aeabi_dsub+0x6d4>)
 8002c40:	44e0      	add	r8, ip
 8002c42:	4598      	cmp	r8, r3
 8002c44:	d038      	beq.n	8002cb8 <__aeabi_dsub+0x4ac>
 8002c46:	464b      	mov	r3, r9
 8002c48:	48a6      	ldr	r0, [pc, #664]	; (8002ee4 <__aeabi_dsub+0x6d8>)
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	4003      	ands	r3, r0
 8002c4e:	0018      	movs	r0, r3
 8002c50:	0863      	lsrs	r3, r4, #1
 8002c52:	4014      	ands	r4, r2
 8002c54:	431c      	orrs	r4, r3
 8002c56:	07c3      	lsls	r3, r0, #31
 8002c58:	431c      	orrs	r4, r3
 8002c5a:	0843      	lsrs	r3, r0, #1
 8002c5c:	4699      	mov	r9, r3
 8002c5e:	e657      	b.n	8002910 <__aeabi_dsub+0x104>
 8002c60:	0010      	movs	r0, r2
 8002c62:	000e      	movs	r6, r1
 8002c64:	3820      	subs	r0, #32
 8002c66:	40c6      	lsrs	r6, r0
 8002c68:	2a20      	cmp	r2, #32
 8002c6a:	d004      	beq.n	8002c76 <__aeabi_dsub+0x46a>
 8002c6c:	2040      	movs	r0, #64	; 0x40
 8002c6e:	1a82      	subs	r2, r0, r2
 8002c70:	4091      	lsls	r1, r2
 8002c72:	430f      	orrs	r7, r1
 8002c74:	46b9      	mov	r9, r7
 8002c76:	464f      	mov	r7, r9
 8002c78:	1e7a      	subs	r2, r7, #1
 8002c7a:	4197      	sbcs	r7, r2
 8002c7c:	4337      	orrs	r7, r6
 8002c7e:	e60f      	b.n	80028a0 <__aeabi_dsub+0x94>
 8002c80:	4662      	mov	r2, ip
 8002c82:	431a      	orrs	r2, r3
 8002c84:	0013      	movs	r3, r2
 8002c86:	1e5a      	subs	r2, r3, #1
 8002c88:	4193      	sbcs	r3, r2
 8002c8a:	1afc      	subs	r4, r7, r3
 8002c8c:	42a7      	cmp	r7, r4
 8002c8e:	41bf      	sbcs	r7, r7
 8002c90:	427f      	negs	r7, r7
 8002c92:	1bcb      	subs	r3, r1, r7
 8002c94:	4699      	mov	r9, r3
 8002c96:	465d      	mov	r5, fp
 8002c98:	4680      	mov	r8, r0
 8002c9a:	e608      	b.n	80028ae <__aeabi_dsub+0xa2>
 8002c9c:	4666      	mov	r6, ip
 8002c9e:	431e      	orrs	r6, r3
 8002ca0:	d100      	bne.n	8002ca4 <__aeabi_dsub+0x498>
 8002ca2:	e0be      	b.n	8002e22 <__aeabi_dsub+0x616>
 8002ca4:	1e56      	subs	r6, r2, #1
 8002ca6:	2a01      	cmp	r2, #1
 8002ca8:	d100      	bne.n	8002cac <__aeabi_dsub+0x4a0>
 8002caa:	e109      	b.n	8002ec0 <__aeabi_dsub+0x6b4>
 8002cac:	4c8c      	ldr	r4, [pc, #560]	; (8002ee0 <__aeabi_dsub+0x6d4>)
 8002cae:	42a2      	cmp	r2, r4
 8002cb0:	d100      	bne.n	8002cb4 <__aeabi_dsub+0x4a8>
 8002cb2:	e119      	b.n	8002ee8 <__aeabi_dsub+0x6dc>
 8002cb4:	0032      	movs	r2, r6
 8002cb6:	e6c1      	b.n	8002a3c <__aeabi_dsub+0x230>
 8002cb8:	4642      	mov	r2, r8
 8002cba:	2400      	movs	r4, #0
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	e648      	b.n	8002952 <__aeabi_dsub+0x146>
 8002cc0:	2020      	movs	r0, #32
 8002cc2:	000c      	movs	r4, r1
 8002cc4:	1a80      	subs	r0, r0, r2
 8002cc6:	003e      	movs	r6, r7
 8002cc8:	4087      	lsls	r7, r0
 8002cca:	4084      	lsls	r4, r0
 8002ccc:	40d6      	lsrs	r6, r2
 8002cce:	1e78      	subs	r0, r7, #1
 8002cd0:	4187      	sbcs	r7, r0
 8002cd2:	40d1      	lsrs	r1, r2
 8002cd4:	4334      	orrs	r4, r6
 8002cd6:	433c      	orrs	r4, r7
 8002cd8:	448c      	add	ip, r1
 8002cda:	e7a4      	b.n	8002c26 <__aeabi_dsub+0x41a>
 8002cdc:	4a80      	ldr	r2, [pc, #512]	; (8002ee0 <__aeabi_dsub+0x6d4>)
 8002cde:	4290      	cmp	r0, r2
 8002ce0:	d100      	bne.n	8002ce4 <__aeabi_dsub+0x4d8>
 8002ce2:	e0e9      	b.n	8002eb8 <__aeabi_dsub+0x6ac>
 8002ce4:	19df      	adds	r7, r3, r7
 8002ce6:	429f      	cmp	r7, r3
 8002ce8:	419b      	sbcs	r3, r3
 8002cea:	4461      	add	r1, ip
 8002cec:	425b      	negs	r3, r3
 8002cee:	18c9      	adds	r1, r1, r3
 8002cf0:	07cc      	lsls	r4, r1, #31
 8002cf2:	087f      	lsrs	r7, r7, #1
 8002cf4:	084b      	lsrs	r3, r1, #1
 8002cf6:	4699      	mov	r9, r3
 8002cf8:	4680      	mov	r8, r0
 8002cfa:	433c      	orrs	r4, r7
 8002cfc:	e6f4      	b.n	8002ae8 <__aeabi_dsub+0x2dc>
 8002cfe:	1afc      	subs	r4, r7, r3
 8002d00:	42a7      	cmp	r7, r4
 8002d02:	41bf      	sbcs	r7, r7
 8002d04:	4663      	mov	r3, ip
 8002d06:	427f      	negs	r7, r7
 8002d08:	1ac9      	subs	r1, r1, r3
 8002d0a:	1bcb      	subs	r3, r1, r7
 8002d0c:	4699      	mov	r9, r3
 8002d0e:	465d      	mov	r5, fp
 8002d10:	e5d5      	b.n	80028be <__aeabi_dsub+0xb2>
 8002d12:	08ff      	lsrs	r7, r7, #3
 8002d14:	074b      	lsls	r3, r1, #29
 8002d16:	465d      	mov	r5, fp
 8002d18:	433b      	orrs	r3, r7
 8002d1a:	08cc      	lsrs	r4, r1, #3
 8002d1c:	e6ee      	b.n	8002afc <__aeabi_dsub+0x2f0>
 8002d1e:	4662      	mov	r2, ip
 8002d20:	431a      	orrs	r2, r3
 8002d22:	d000      	beq.n	8002d26 <__aeabi_dsub+0x51a>
 8002d24:	e082      	b.n	8002e2c <__aeabi_dsub+0x620>
 8002d26:	000b      	movs	r3, r1
 8002d28:	433b      	orrs	r3, r7
 8002d2a:	d11b      	bne.n	8002d64 <__aeabi_dsub+0x558>
 8002d2c:	2480      	movs	r4, #128	; 0x80
 8002d2e:	2500      	movs	r5, #0
 8002d30:	0324      	lsls	r4, r4, #12
 8002d32:	e6f9      	b.n	8002b28 <__aeabi_dsub+0x31c>
 8002d34:	19dc      	adds	r4, r3, r7
 8002d36:	429c      	cmp	r4, r3
 8002d38:	419b      	sbcs	r3, r3
 8002d3a:	4461      	add	r1, ip
 8002d3c:	4689      	mov	r9, r1
 8002d3e:	425b      	negs	r3, r3
 8002d40:	4499      	add	r9, r3
 8002d42:	464b      	mov	r3, r9
 8002d44:	021b      	lsls	r3, r3, #8
 8002d46:	d444      	bmi.n	8002dd2 <__aeabi_dsub+0x5c6>
 8002d48:	2301      	movs	r3, #1
 8002d4a:	4698      	mov	r8, r3
 8002d4c:	e6cc      	b.n	8002ae8 <__aeabi_dsub+0x2dc>
 8002d4e:	1bdc      	subs	r4, r3, r7
 8002d50:	4662      	mov	r2, ip
 8002d52:	42a3      	cmp	r3, r4
 8002d54:	419b      	sbcs	r3, r3
 8002d56:	1a51      	subs	r1, r2, r1
 8002d58:	425b      	negs	r3, r3
 8002d5a:	1acb      	subs	r3, r1, r3
 8002d5c:	4699      	mov	r9, r3
 8002d5e:	2301      	movs	r3, #1
 8002d60:	4698      	mov	r8, r3
 8002d62:	e5a4      	b.n	80028ae <__aeabi_dsub+0xa2>
 8002d64:	08ff      	lsrs	r7, r7, #3
 8002d66:	074b      	lsls	r3, r1, #29
 8002d68:	465d      	mov	r5, fp
 8002d6a:	433b      	orrs	r3, r7
 8002d6c:	08cc      	lsrs	r4, r1, #3
 8002d6e:	e6d7      	b.n	8002b20 <__aeabi_dsub+0x314>
 8002d70:	4662      	mov	r2, ip
 8002d72:	431a      	orrs	r2, r3
 8002d74:	0014      	movs	r4, r2
 8002d76:	1e63      	subs	r3, r4, #1
 8002d78:	419c      	sbcs	r4, r3
 8002d7a:	e679      	b.n	8002a70 <__aeabi_dsub+0x264>
 8002d7c:	0015      	movs	r5, r2
 8002d7e:	4664      	mov	r4, ip
 8002d80:	3d20      	subs	r5, #32
 8002d82:	40ec      	lsrs	r4, r5
 8002d84:	46a0      	mov	r8, r4
 8002d86:	2a20      	cmp	r2, #32
 8002d88:	d005      	beq.n	8002d96 <__aeabi_dsub+0x58a>
 8002d8a:	2540      	movs	r5, #64	; 0x40
 8002d8c:	4664      	mov	r4, ip
 8002d8e:	1aaa      	subs	r2, r5, r2
 8002d90:	4094      	lsls	r4, r2
 8002d92:	4323      	orrs	r3, r4
 8002d94:	469a      	mov	sl, r3
 8002d96:	4654      	mov	r4, sl
 8002d98:	1e63      	subs	r3, r4, #1
 8002d9a:	419c      	sbcs	r4, r3
 8002d9c:	4643      	mov	r3, r8
 8002d9e:	4323      	orrs	r3, r4
 8002da0:	e773      	b.n	8002c8a <__aeabi_dsub+0x47e>
 8002da2:	4662      	mov	r2, ip
 8002da4:	431a      	orrs	r2, r3
 8002da6:	d023      	beq.n	8002df0 <__aeabi_dsub+0x5e4>
 8002da8:	000a      	movs	r2, r1
 8002daa:	433a      	orrs	r2, r7
 8002dac:	d000      	beq.n	8002db0 <__aeabi_dsub+0x5a4>
 8002dae:	e0a0      	b.n	8002ef2 <__aeabi_dsub+0x6e6>
 8002db0:	4662      	mov	r2, ip
 8002db2:	08db      	lsrs	r3, r3, #3
 8002db4:	0752      	lsls	r2, r2, #29
 8002db6:	4313      	orrs	r3, r2
 8002db8:	4662      	mov	r2, ip
 8002dba:	08d4      	lsrs	r4, r2, #3
 8002dbc:	e6b0      	b.n	8002b20 <__aeabi_dsub+0x314>
 8002dbe:	000b      	movs	r3, r1
 8002dc0:	433b      	orrs	r3, r7
 8002dc2:	d100      	bne.n	8002dc6 <__aeabi_dsub+0x5ba>
 8002dc4:	e728      	b.n	8002c18 <__aeabi_dsub+0x40c>
 8002dc6:	08ff      	lsrs	r7, r7, #3
 8002dc8:	074b      	lsls	r3, r1, #29
 8002dca:	465d      	mov	r5, fp
 8002dcc:	433b      	orrs	r3, r7
 8002dce:	08cc      	lsrs	r4, r1, #3
 8002dd0:	e697      	b.n	8002b02 <__aeabi_dsub+0x2f6>
 8002dd2:	2302      	movs	r3, #2
 8002dd4:	4698      	mov	r8, r3
 8002dd6:	e736      	b.n	8002c46 <__aeabi_dsub+0x43a>
 8002dd8:	1afc      	subs	r4, r7, r3
 8002dda:	42a7      	cmp	r7, r4
 8002ddc:	41bf      	sbcs	r7, r7
 8002dde:	4663      	mov	r3, ip
 8002de0:	427f      	negs	r7, r7
 8002de2:	1ac9      	subs	r1, r1, r3
 8002de4:	1bcb      	subs	r3, r1, r7
 8002de6:	4699      	mov	r9, r3
 8002de8:	2301      	movs	r3, #1
 8002dea:	465d      	mov	r5, fp
 8002dec:	4698      	mov	r8, r3
 8002dee:	e55e      	b.n	80028ae <__aeabi_dsub+0xa2>
 8002df0:	074b      	lsls	r3, r1, #29
 8002df2:	08ff      	lsrs	r7, r7, #3
 8002df4:	433b      	orrs	r3, r7
 8002df6:	08cc      	lsrs	r4, r1, #3
 8002df8:	e692      	b.n	8002b20 <__aeabi_dsub+0x314>
 8002dfa:	1bdc      	subs	r4, r3, r7
 8002dfc:	4660      	mov	r0, ip
 8002dfe:	42a3      	cmp	r3, r4
 8002e00:	41b6      	sbcs	r6, r6
 8002e02:	1a40      	subs	r0, r0, r1
 8002e04:	4276      	negs	r6, r6
 8002e06:	1b80      	subs	r0, r0, r6
 8002e08:	4681      	mov	r9, r0
 8002e0a:	0200      	lsls	r0, r0, #8
 8002e0c:	d560      	bpl.n	8002ed0 <__aeabi_dsub+0x6c4>
 8002e0e:	1afc      	subs	r4, r7, r3
 8002e10:	42a7      	cmp	r7, r4
 8002e12:	41bf      	sbcs	r7, r7
 8002e14:	4663      	mov	r3, ip
 8002e16:	427f      	negs	r7, r7
 8002e18:	1ac9      	subs	r1, r1, r3
 8002e1a:	1bcb      	subs	r3, r1, r7
 8002e1c:	4699      	mov	r9, r3
 8002e1e:	465d      	mov	r5, fp
 8002e20:	e576      	b.n	8002910 <__aeabi_dsub+0x104>
 8002e22:	08ff      	lsrs	r7, r7, #3
 8002e24:	074b      	lsls	r3, r1, #29
 8002e26:	433b      	orrs	r3, r7
 8002e28:	08cc      	lsrs	r4, r1, #3
 8002e2a:	e667      	b.n	8002afc <__aeabi_dsub+0x2f0>
 8002e2c:	000a      	movs	r2, r1
 8002e2e:	08db      	lsrs	r3, r3, #3
 8002e30:	433a      	orrs	r2, r7
 8002e32:	d100      	bne.n	8002e36 <__aeabi_dsub+0x62a>
 8002e34:	e66f      	b.n	8002b16 <__aeabi_dsub+0x30a>
 8002e36:	4662      	mov	r2, ip
 8002e38:	0752      	lsls	r2, r2, #29
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	4662      	mov	r2, ip
 8002e3e:	08d4      	lsrs	r4, r2, #3
 8002e40:	2280      	movs	r2, #128	; 0x80
 8002e42:	0312      	lsls	r2, r2, #12
 8002e44:	4214      	tst	r4, r2
 8002e46:	d007      	beq.n	8002e58 <__aeabi_dsub+0x64c>
 8002e48:	08c8      	lsrs	r0, r1, #3
 8002e4a:	4210      	tst	r0, r2
 8002e4c:	d104      	bne.n	8002e58 <__aeabi_dsub+0x64c>
 8002e4e:	465d      	mov	r5, fp
 8002e50:	0004      	movs	r4, r0
 8002e52:	08fb      	lsrs	r3, r7, #3
 8002e54:	0749      	lsls	r1, r1, #29
 8002e56:	430b      	orrs	r3, r1
 8002e58:	0f5a      	lsrs	r2, r3, #29
 8002e5a:	00db      	lsls	r3, r3, #3
 8002e5c:	08db      	lsrs	r3, r3, #3
 8002e5e:	0752      	lsls	r2, r2, #29
 8002e60:	4313      	orrs	r3, r2
 8002e62:	e65d      	b.n	8002b20 <__aeabi_dsub+0x314>
 8002e64:	074b      	lsls	r3, r1, #29
 8002e66:	08ff      	lsrs	r7, r7, #3
 8002e68:	433b      	orrs	r3, r7
 8002e6a:	08cc      	lsrs	r4, r1, #3
 8002e6c:	e649      	b.n	8002b02 <__aeabi_dsub+0x2f6>
 8002e6e:	19dc      	adds	r4, r3, r7
 8002e70:	429c      	cmp	r4, r3
 8002e72:	419b      	sbcs	r3, r3
 8002e74:	4461      	add	r1, ip
 8002e76:	4689      	mov	r9, r1
 8002e78:	425b      	negs	r3, r3
 8002e7a:	4499      	add	r9, r3
 8002e7c:	464b      	mov	r3, r9
 8002e7e:	021b      	lsls	r3, r3, #8
 8002e80:	d400      	bmi.n	8002e84 <__aeabi_dsub+0x678>
 8002e82:	e631      	b.n	8002ae8 <__aeabi_dsub+0x2dc>
 8002e84:	464a      	mov	r2, r9
 8002e86:	4b17      	ldr	r3, [pc, #92]	; (8002ee4 <__aeabi_dsub+0x6d8>)
 8002e88:	401a      	ands	r2, r3
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	4691      	mov	r9, r2
 8002e8e:	4698      	mov	r8, r3
 8002e90:	e62a      	b.n	8002ae8 <__aeabi_dsub+0x2dc>
 8002e92:	0016      	movs	r6, r2
 8002e94:	4664      	mov	r4, ip
 8002e96:	3e20      	subs	r6, #32
 8002e98:	40f4      	lsrs	r4, r6
 8002e9a:	46a0      	mov	r8, r4
 8002e9c:	2a20      	cmp	r2, #32
 8002e9e:	d005      	beq.n	8002eac <__aeabi_dsub+0x6a0>
 8002ea0:	2640      	movs	r6, #64	; 0x40
 8002ea2:	4664      	mov	r4, ip
 8002ea4:	1ab2      	subs	r2, r6, r2
 8002ea6:	4094      	lsls	r4, r2
 8002ea8:	4323      	orrs	r3, r4
 8002eaa:	469a      	mov	sl, r3
 8002eac:	4654      	mov	r4, sl
 8002eae:	1e63      	subs	r3, r4, #1
 8002eb0:	419c      	sbcs	r4, r3
 8002eb2:	4643      	mov	r3, r8
 8002eb4:	431c      	orrs	r4, r3
 8002eb6:	e5db      	b.n	8002a70 <__aeabi_dsub+0x264>
 8002eb8:	0002      	movs	r2, r0
 8002eba:	2400      	movs	r4, #0
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	e548      	b.n	8002952 <__aeabi_dsub+0x146>
 8002ec0:	19dc      	adds	r4, r3, r7
 8002ec2:	42bc      	cmp	r4, r7
 8002ec4:	41bf      	sbcs	r7, r7
 8002ec6:	4461      	add	r1, ip
 8002ec8:	4689      	mov	r9, r1
 8002eca:	427f      	negs	r7, r7
 8002ecc:	44b9      	add	r9, r7
 8002ece:	e738      	b.n	8002d42 <__aeabi_dsub+0x536>
 8002ed0:	464b      	mov	r3, r9
 8002ed2:	4323      	orrs	r3, r4
 8002ed4:	d100      	bne.n	8002ed8 <__aeabi_dsub+0x6cc>
 8002ed6:	e69f      	b.n	8002c18 <__aeabi_dsub+0x40c>
 8002ed8:	e606      	b.n	8002ae8 <__aeabi_dsub+0x2dc>
 8002eda:	46c0      	nop			; (mov r8, r8)
 8002edc:	000007fe 	.word	0x000007fe
 8002ee0:	000007ff 	.word	0x000007ff
 8002ee4:	ff7fffff 	.word	0xff7fffff
 8002ee8:	08ff      	lsrs	r7, r7, #3
 8002eea:	074b      	lsls	r3, r1, #29
 8002eec:	433b      	orrs	r3, r7
 8002eee:	08cc      	lsrs	r4, r1, #3
 8002ef0:	e616      	b.n	8002b20 <__aeabi_dsub+0x314>
 8002ef2:	4662      	mov	r2, ip
 8002ef4:	08db      	lsrs	r3, r3, #3
 8002ef6:	0752      	lsls	r2, r2, #29
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	4662      	mov	r2, ip
 8002efc:	08d4      	lsrs	r4, r2, #3
 8002efe:	2280      	movs	r2, #128	; 0x80
 8002f00:	0312      	lsls	r2, r2, #12
 8002f02:	4214      	tst	r4, r2
 8002f04:	d007      	beq.n	8002f16 <__aeabi_dsub+0x70a>
 8002f06:	08c8      	lsrs	r0, r1, #3
 8002f08:	4210      	tst	r0, r2
 8002f0a:	d104      	bne.n	8002f16 <__aeabi_dsub+0x70a>
 8002f0c:	465d      	mov	r5, fp
 8002f0e:	0004      	movs	r4, r0
 8002f10:	08fb      	lsrs	r3, r7, #3
 8002f12:	0749      	lsls	r1, r1, #29
 8002f14:	430b      	orrs	r3, r1
 8002f16:	0f5a      	lsrs	r2, r3, #29
 8002f18:	00db      	lsls	r3, r3, #3
 8002f1a:	0752      	lsls	r2, r2, #29
 8002f1c:	08db      	lsrs	r3, r3, #3
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	e5fe      	b.n	8002b20 <__aeabi_dsub+0x314>
 8002f22:	2300      	movs	r3, #0
 8002f24:	4a01      	ldr	r2, [pc, #4]	; (8002f2c <__aeabi_dsub+0x720>)
 8002f26:	001c      	movs	r4, r3
 8002f28:	e513      	b.n	8002952 <__aeabi_dsub+0x146>
 8002f2a:	46c0      	nop			; (mov r8, r8)
 8002f2c:	000007ff 	.word	0x000007ff

08002f30 <__aeabi_dcmpun>:
 8002f30:	b570      	push	{r4, r5, r6, lr}
 8002f32:	0005      	movs	r5, r0
 8002f34:	480c      	ldr	r0, [pc, #48]	; (8002f68 <__aeabi_dcmpun+0x38>)
 8002f36:	031c      	lsls	r4, r3, #12
 8002f38:	0016      	movs	r6, r2
 8002f3a:	005b      	lsls	r3, r3, #1
 8002f3c:	030a      	lsls	r2, r1, #12
 8002f3e:	0049      	lsls	r1, r1, #1
 8002f40:	0b12      	lsrs	r2, r2, #12
 8002f42:	0d49      	lsrs	r1, r1, #21
 8002f44:	0b24      	lsrs	r4, r4, #12
 8002f46:	0d5b      	lsrs	r3, r3, #21
 8002f48:	4281      	cmp	r1, r0
 8002f4a:	d008      	beq.n	8002f5e <__aeabi_dcmpun+0x2e>
 8002f4c:	4a06      	ldr	r2, [pc, #24]	; (8002f68 <__aeabi_dcmpun+0x38>)
 8002f4e:	2000      	movs	r0, #0
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d103      	bne.n	8002f5c <__aeabi_dcmpun+0x2c>
 8002f54:	0020      	movs	r0, r4
 8002f56:	4330      	orrs	r0, r6
 8002f58:	1e43      	subs	r3, r0, #1
 8002f5a:	4198      	sbcs	r0, r3
 8002f5c:	bd70      	pop	{r4, r5, r6, pc}
 8002f5e:	2001      	movs	r0, #1
 8002f60:	432a      	orrs	r2, r5
 8002f62:	d1fb      	bne.n	8002f5c <__aeabi_dcmpun+0x2c>
 8002f64:	e7f2      	b.n	8002f4c <__aeabi_dcmpun+0x1c>
 8002f66:	46c0      	nop			; (mov r8, r8)
 8002f68:	000007ff 	.word	0x000007ff

08002f6c <__aeabi_d2iz>:
 8002f6c:	000a      	movs	r2, r1
 8002f6e:	b530      	push	{r4, r5, lr}
 8002f70:	4c13      	ldr	r4, [pc, #76]	; (8002fc0 <__aeabi_d2iz+0x54>)
 8002f72:	0053      	lsls	r3, r2, #1
 8002f74:	0309      	lsls	r1, r1, #12
 8002f76:	0005      	movs	r5, r0
 8002f78:	0b09      	lsrs	r1, r1, #12
 8002f7a:	2000      	movs	r0, #0
 8002f7c:	0d5b      	lsrs	r3, r3, #21
 8002f7e:	0fd2      	lsrs	r2, r2, #31
 8002f80:	42a3      	cmp	r3, r4
 8002f82:	dd04      	ble.n	8002f8e <__aeabi_d2iz+0x22>
 8002f84:	480f      	ldr	r0, [pc, #60]	; (8002fc4 <__aeabi_d2iz+0x58>)
 8002f86:	4283      	cmp	r3, r0
 8002f88:	dd02      	ble.n	8002f90 <__aeabi_d2iz+0x24>
 8002f8a:	4b0f      	ldr	r3, [pc, #60]	; (8002fc8 <__aeabi_d2iz+0x5c>)
 8002f8c:	18d0      	adds	r0, r2, r3
 8002f8e:	bd30      	pop	{r4, r5, pc}
 8002f90:	2080      	movs	r0, #128	; 0x80
 8002f92:	0340      	lsls	r0, r0, #13
 8002f94:	4301      	orrs	r1, r0
 8002f96:	480d      	ldr	r0, [pc, #52]	; (8002fcc <__aeabi_d2iz+0x60>)
 8002f98:	1ac0      	subs	r0, r0, r3
 8002f9a:	281f      	cmp	r0, #31
 8002f9c:	dd08      	ble.n	8002fb0 <__aeabi_d2iz+0x44>
 8002f9e:	480c      	ldr	r0, [pc, #48]	; (8002fd0 <__aeabi_d2iz+0x64>)
 8002fa0:	1ac3      	subs	r3, r0, r3
 8002fa2:	40d9      	lsrs	r1, r3
 8002fa4:	000b      	movs	r3, r1
 8002fa6:	4258      	negs	r0, r3
 8002fa8:	2a00      	cmp	r2, #0
 8002faa:	d1f0      	bne.n	8002f8e <__aeabi_d2iz+0x22>
 8002fac:	0018      	movs	r0, r3
 8002fae:	e7ee      	b.n	8002f8e <__aeabi_d2iz+0x22>
 8002fb0:	4c08      	ldr	r4, [pc, #32]	; (8002fd4 <__aeabi_d2iz+0x68>)
 8002fb2:	40c5      	lsrs	r5, r0
 8002fb4:	46a4      	mov	ip, r4
 8002fb6:	4463      	add	r3, ip
 8002fb8:	4099      	lsls	r1, r3
 8002fba:	000b      	movs	r3, r1
 8002fbc:	432b      	orrs	r3, r5
 8002fbe:	e7f2      	b.n	8002fa6 <__aeabi_d2iz+0x3a>
 8002fc0:	000003fe 	.word	0x000003fe
 8002fc4:	0000041d 	.word	0x0000041d
 8002fc8:	7fffffff 	.word	0x7fffffff
 8002fcc:	00000433 	.word	0x00000433
 8002fd0:	00000413 	.word	0x00000413
 8002fd4:	fffffbed 	.word	0xfffffbed

08002fd8 <__aeabi_i2d>:
 8002fd8:	b570      	push	{r4, r5, r6, lr}
 8002fda:	2800      	cmp	r0, #0
 8002fdc:	d016      	beq.n	800300c <__aeabi_i2d+0x34>
 8002fde:	17c3      	asrs	r3, r0, #31
 8002fe0:	18c5      	adds	r5, r0, r3
 8002fe2:	405d      	eors	r5, r3
 8002fe4:	0fc4      	lsrs	r4, r0, #31
 8002fe6:	0028      	movs	r0, r5
 8002fe8:	f000 f91c 	bl	8003224 <__clzsi2>
 8002fec:	4a11      	ldr	r2, [pc, #68]	; (8003034 <__aeabi_i2d+0x5c>)
 8002fee:	1a12      	subs	r2, r2, r0
 8002ff0:	280a      	cmp	r0, #10
 8002ff2:	dc16      	bgt.n	8003022 <__aeabi_i2d+0x4a>
 8002ff4:	0003      	movs	r3, r0
 8002ff6:	002e      	movs	r6, r5
 8002ff8:	3315      	adds	r3, #21
 8002ffa:	409e      	lsls	r6, r3
 8002ffc:	230b      	movs	r3, #11
 8002ffe:	1a18      	subs	r0, r3, r0
 8003000:	40c5      	lsrs	r5, r0
 8003002:	0552      	lsls	r2, r2, #21
 8003004:	032d      	lsls	r5, r5, #12
 8003006:	0b2d      	lsrs	r5, r5, #12
 8003008:	0d53      	lsrs	r3, r2, #21
 800300a:	e003      	b.n	8003014 <__aeabi_i2d+0x3c>
 800300c:	2400      	movs	r4, #0
 800300e:	2300      	movs	r3, #0
 8003010:	2500      	movs	r5, #0
 8003012:	2600      	movs	r6, #0
 8003014:	051b      	lsls	r3, r3, #20
 8003016:	432b      	orrs	r3, r5
 8003018:	07e4      	lsls	r4, r4, #31
 800301a:	4323      	orrs	r3, r4
 800301c:	0030      	movs	r0, r6
 800301e:	0019      	movs	r1, r3
 8003020:	bd70      	pop	{r4, r5, r6, pc}
 8003022:	380b      	subs	r0, #11
 8003024:	4085      	lsls	r5, r0
 8003026:	0552      	lsls	r2, r2, #21
 8003028:	032d      	lsls	r5, r5, #12
 800302a:	2600      	movs	r6, #0
 800302c:	0b2d      	lsrs	r5, r5, #12
 800302e:	0d53      	lsrs	r3, r2, #21
 8003030:	e7f0      	b.n	8003014 <__aeabi_i2d+0x3c>
 8003032:	46c0      	nop			; (mov r8, r8)
 8003034:	0000041e 	.word	0x0000041e

08003038 <__aeabi_ui2d>:
 8003038:	b510      	push	{r4, lr}
 800303a:	1e04      	subs	r4, r0, #0
 800303c:	d010      	beq.n	8003060 <__aeabi_ui2d+0x28>
 800303e:	f000 f8f1 	bl	8003224 <__clzsi2>
 8003042:	4b0f      	ldr	r3, [pc, #60]	; (8003080 <__aeabi_ui2d+0x48>)
 8003044:	1a1b      	subs	r3, r3, r0
 8003046:	280a      	cmp	r0, #10
 8003048:	dc11      	bgt.n	800306e <__aeabi_ui2d+0x36>
 800304a:	220b      	movs	r2, #11
 800304c:	0021      	movs	r1, r4
 800304e:	1a12      	subs	r2, r2, r0
 8003050:	40d1      	lsrs	r1, r2
 8003052:	3015      	adds	r0, #21
 8003054:	030a      	lsls	r2, r1, #12
 8003056:	055b      	lsls	r3, r3, #21
 8003058:	4084      	lsls	r4, r0
 800305a:	0b12      	lsrs	r2, r2, #12
 800305c:	0d5b      	lsrs	r3, r3, #21
 800305e:	e001      	b.n	8003064 <__aeabi_ui2d+0x2c>
 8003060:	2300      	movs	r3, #0
 8003062:	2200      	movs	r2, #0
 8003064:	051b      	lsls	r3, r3, #20
 8003066:	4313      	orrs	r3, r2
 8003068:	0020      	movs	r0, r4
 800306a:	0019      	movs	r1, r3
 800306c:	bd10      	pop	{r4, pc}
 800306e:	0022      	movs	r2, r4
 8003070:	380b      	subs	r0, #11
 8003072:	4082      	lsls	r2, r0
 8003074:	055b      	lsls	r3, r3, #21
 8003076:	0312      	lsls	r2, r2, #12
 8003078:	2400      	movs	r4, #0
 800307a:	0b12      	lsrs	r2, r2, #12
 800307c:	0d5b      	lsrs	r3, r3, #21
 800307e:	e7f1      	b.n	8003064 <__aeabi_ui2d+0x2c>
 8003080:	0000041e 	.word	0x0000041e

08003084 <__aeabi_f2d>:
 8003084:	b570      	push	{r4, r5, r6, lr}
 8003086:	0043      	lsls	r3, r0, #1
 8003088:	0246      	lsls	r6, r0, #9
 800308a:	0fc4      	lsrs	r4, r0, #31
 800308c:	20fe      	movs	r0, #254	; 0xfe
 800308e:	0e1b      	lsrs	r3, r3, #24
 8003090:	1c59      	adds	r1, r3, #1
 8003092:	0a75      	lsrs	r5, r6, #9
 8003094:	4208      	tst	r0, r1
 8003096:	d00c      	beq.n	80030b2 <__aeabi_f2d+0x2e>
 8003098:	22e0      	movs	r2, #224	; 0xe0
 800309a:	0092      	lsls	r2, r2, #2
 800309c:	4694      	mov	ip, r2
 800309e:	076d      	lsls	r5, r5, #29
 80030a0:	0b36      	lsrs	r6, r6, #12
 80030a2:	4463      	add	r3, ip
 80030a4:	051b      	lsls	r3, r3, #20
 80030a6:	4333      	orrs	r3, r6
 80030a8:	07e4      	lsls	r4, r4, #31
 80030aa:	4323      	orrs	r3, r4
 80030ac:	0028      	movs	r0, r5
 80030ae:	0019      	movs	r1, r3
 80030b0:	bd70      	pop	{r4, r5, r6, pc}
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d114      	bne.n	80030e0 <__aeabi_f2d+0x5c>
 80030b6:	2d00      	cmp	r5, #0
 80030b8:	d01b      	beq.n	80030f2 <__aeabi_f2d+0x6e>
 80030ba:	0028      	movs	r0, r5
 80030bc:	f000 f8b2 	bl	8003224 <__clzsi2>
 80030c0:	280a      	cmp	r0, #10
 80030c2:	dc1c      	bgt.n	80030fe <__aeabi_f2d+0x7a>
 80030c4:	230b      	movs	r3, #11
 80030c6:	002e      	movs	r6, r5
 80030c8:	1a1b      	subs	r3, r3, r0
 80030ca:	40de      	lsrs	r6, r3
 80030cc:	0003      	movs	r3, r0
 80030ce:	3315      	adds	r3, #21
 80030d0:	409d      	lsls	r5, r3
 80030d2:	4a0e      	ldr	r2, [pc, #56]	; (800310c <__aeabi_f2d+0x88>)
 80030d4:	0336      	lsls	r6, r6, #12
 80030d6:	1a12      	subs	r2, r2, r0
 80030d8:	0552      	lsls	r2, r2, #21
 80030da:	0b36      	lsrs	r6, r6, #12
 80030dc:	0d53      	lsrs	r3, r2, #21
 80030de:	e7e1      	b.n	80030a4 <__aeabi_f2d+0x20>
 80030e0:	2d00      	cmp	r5, #0
 80030e2:	d009      	beq.n	80030f8 <__aeabi_f2d+0x74>
 80030e4:	2280      	movs	r2, #128	; 0x80
 80030e6:	0b36      	lsrs	r6, r6, #12
 80030e8:	0312      	lsls	r2, r2, #12
 80030ea:	4b09      	ldr	r3, [pc, #36]	; (8003110 <__aeabi_f2d+0x8c>)
 80030ec:	076d      	lsls	r5, r5, #29
 80030ee:	4316      	orrs	r6, r2
 80030f0:	e7d8      	b.n	80030a4 <__aeabi_f2d+0x20>
 80030f2:	2300      	movs	r3, #0
 80030f4:	2600      	movs	r6, #0
 80030f6:	e7d5      	b.n	80030a4 <__aeabi_f2d+0x20>
 80030f8:	2600      	movs	r6, #0
 80030fa:	4b05      	ldr	r3, [pc, #20]	; (8003110 <__aeabi_f2d+0x8c>)
 80030fc:	e7d2      	b.n	80030a4 <__aeabi_f2d+0x20>
 80030fe:	0003      	movs	r3, r0
 8003100:	3b0b      	subs	r3, #11
 8003102:	409d      	lsls	r5, r3
 8003104:	002e      	movs	r6, r5
 8003106:	2500      	movs	r5, #0
 8003108:	e7e3      	b.n	80030d2 <__aeabi_f2d+0x4e>
 800310a:	46c0      	nop			; (mov r8, r8)
 800310c:	00000389 	.word	0x00000389
 8003110:	000007ff 	.word	0x000007ff

08003114 <__aeabi_d2f>:
 8003114:	0002      	movs	r2, r0
 8003116:	004b      	lsls	r3, r1, #1
 8003118:	b5f0      	push	{r4, r5, r6, r7, lr}
 800311a:	0d5b      	lsrs	r3, r3, #21
 800311c:	030c      	lsls	r4, r1, #12
 800311e:	4e3d      	ldr	r6, [pc, #244]	; (8003214 <__aeabi_d2f+0x100>)
 8003120:	0a64      	lsrs	r4, r4, #9
 8003122:	0f40      	lsrs	r0, r0, #29
 8003124:	1c5f      	adds	r7, r3, #1
 8003126:	0fc9      	lsrs	r1, r1, #31
 8003128:	4304      	orrs	r4, r0
 800312a:	00d5      	lsls	r5, r2, #3
 800312c:	4237      	tst	r7, r6
 800312e:	d00a      	beq.n	8003146 <__aeabi_d2f+0x32>
 8003130:	4839      	ldr	r0, [pc, #228]	; (8003218 <__aeabi_d2f+0x104>)
 8003132:	181e      	adds	r6, r3, r0
 8003134:	2efe      	cmp	r6, #254	; 0xfe
 8003136:	dd16      	ble.n	8003166 <__aeabi_d2f+0x52>
 8003138:	20ff      	movs	r0, #255	; 0xff
 800313a:	2400      	movs	r4, #0
 800313c:	05c0      	lsls	r0, r0, #23
 800313e:	4320      	orrs	r0, r4
 8003140:	07c9      	lsls	r1, r1, #31
 8003142:	4308      	orrs	r0, r1
 8003144:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003146:	2b00      	cmp	r3, #0
 8003148:	d106      	bne.n	8003158 <__aeabi_d2f+0x44>
 800314a:	432c      	orrs	r4, r5
 800314c:	d026      	beq.n	800319c <__aeabi_d2f+0x88>
 800314e:	2205      	movs	r2, #5
 8003150:	0192      	lsls	r2, r2, #6
 8003152:	0a54      	lsrs	r4, r2, #9
 8003154:	b2d8      	uxtb	r0, r3
 8003156:	e7f1      	b.n	800313c <__aeabi_d2f+0x28>
 8003158:	4325      	orrs	r5, r4
 800315a:	d0ed      	beq.n	8003138 <__aeabi_d2f+0x24>
 800315c:	2080      	movs	r0, #128	; 0x80
 800315e:	03c0      	lsls	r0, r0, #15
 8003160:	4304      	orrs	r4, r0
 8003162:	20ff      	movs	r0, #255	; 0xff
 8003164:	e7ea      	b.n	800313c <__aeabi_d2f+0x28>
 8003166:	2e00      	cmp	r6, #0
 8003168:	dd1b      	ble.n	80031a2 <__aeabi_d2f+0x8e>
 800316a:	0192      	lsls	r2, r2, #6
 800316c:	1e53      	subs	r3, r2, #1
 800316e:	419a      	sbcs	r2, r3
 8003170:	00e4      	lsls	r4, r4, #3
 8003172:	0f6d      	lsrs	r5, r5, #29
 8003174:	4322      	orrs	r2, r4
 8003176:	432a      	orrs	r2, r5
 8003178:	0753      	lsls	r3, r2, #29
 800317a:	d048      	beq.n	800320e <__aeabi_d2f+0xfa>
 800317c:	230f      	movs	r3, #15
 800317e:	4013      	ands	r3, r2
 8003180:	2b04      	cmp	r3, #4
 8003182:	d000      	beq.n	8003186 <__aeabi_d2f+0x72>
 8003184:	3204      	adds	r2, #4
 8003186:	2380      	movs	r3, #128	; 0x80
 8003188:	04db      	lsls	r3, r3, #19
 800318a:	4013      	ands	r3, r2
 800318c:	d03f      	beq.n	800320e <__aeabi_d2f+0xfa>
 800318e:	1c70      	adds	r0, r6, #1
 8003190:	2efe      	cmp	r6, #254	; 0xfe
 8003192:	d0d1      	beq.n	8003138 <__aeabi_d2f+0x24>
 8003194:	0192      	lsls	r2, r2, #6
 8003196:	0a54      	lsrs	r4, r2, #9
 8003198:	b2c0      	uxtb	r0, r0
 800319a:	e7cf      	b.n	800313c <__aeabi_d2f+0x28>
 800319c:	2000      	movs	r0, #0
 800319e:	2400      	movs	r4, #0
 80031a0:	e7cc      	b.n	800313c <__aeabi_d2f+0x28>
 80031a2:	0032      	movs	r2, r6
 80031a4:	3217      	adds	r2, #23
 80031a6:	db22      	blt.n	80031ee <__aeabi_d2f+0xda>
 80031a8:	2080      	movs	r0, #128	; 0x80
 80031aa:	0400      	lsls	r0, r0, #16
 80031ac:	4320      	orrs	r0, r4
 80031ae:	241e      	movs	r4, #30
 80031b0:	1ba4      	subs	r4, r4, r6
 80031b2:	2c1f      	cmp	r4, #31
 80031b4:	dd1d      	ble.n	80031f2 <__aeabi_d2f+0xde>
 80031b6:	2202      	movs	r2, #2
 80031b8:	4252      	negs	r2, r2
 80031ba:	1b96      	subs	r6, r2, r6
 80031bc:	0002      	movs	r2, r0
 80031be:	40f2      	lsrs	r2, r6
 80031c0:	0016      	movs	r6, r2
 80031c2:	2c20      	cmp	r4, #32
 80031c4:	d004      	beq.n	80031d0 <__aeabi_d2f+0xbc>
 80031c6:	4a15      	ldr	r2, [pc, #84]	; (800321c <__aeabi_d2f+0x108>)
 80031c8:	4694      	mov	ip, r2
 80031ca:	4463      	add	r3, ip
 80031cc:	4098      	lsls	r0, r3
 80031ce:	4305      	orrs	r5, r0
 80031d0:	002a      	movs	r2, r5
 80031d2:	1e53      	subs	r3, r2, #1
 80031d4:	419a      	sbcs	r2, r3
 80031d6:	4332      	orrs	r2, r6
 80031d8:	2600      	movs	r6, #0
 80031da:	0753      	lsls	r3, r2, #29
 80031dc:	d1ce      	bne.n	800317c <__aeabi_d2f+0x68>
 80031de:	2480      	movs	r4, #128	; 0x80
 80031e0:	0013      	movs	r3, r2
 80031e2:	04e4      	lsls	r4, r4, #19
 80031e4:	2001      	movs	r0, #1
 80031e6:	4023      	ands	r3, r4
 80031e8:	4222      	tst	r2, r4
 80031ea:	d1d3      	bne.n	8003194 <__aeabi_d2f+0x80>
 80031ec:	e7b0      	b.n	8003150 <__aeabi_d2f+0x3c>
 80031ee:	2300      	movs	r3, #0
 80031f0:	e7ad      	b.n	800314e <__aeabi_d2f+0x3a>
 80031f2:	4a0b      	ldr	r2, [pc, #44]	; (8003220 <__aeabi_d2f+0x10c>)
 80031f4:	4694      	mov	ip, r2
 80031f6:	002a      	movs	r2, r5
 80031f8:	40e2      	lsrs	r2, r4
 80031fa:	0014      	movs	r4, r2
 80031fc:	002a      	movs	r2, r5
 80031fe:	4463      	add	r3, ip
 8003200:	409a      	lsls	r2, r3
 8003202:	4098      	lsls	r0, r3
 8003204:	1e55      	subs	r5, r2, #1
 8003206:	41aa      	sbcs	r2, r5
 8003208:	4302      	orrs	r2, r0
 800320a:	4322      	orrs	r2, r4
 800320c:	e7e4      	b.n	80031d8 <__aeabi_d2f+0xc4>
 800320e:	0033      	movs	r3, r6
 8003210:	e79e      	b.n	8003150 <__aeabi_d2f+0x3c>
 8003212:	46c0      	nop			; (mov r8, r8)
 8003214:	000007fe 	.word	0x000007fe
 8003218:	fffffc80 	.word	0xfffffc80
 800321c:	fffffca2 	.word	0xfffffca2
 8003220:	fffffc82 	.word	0xfffffc82

08003224 <__clzsi2>:
 8003224:	211c      	movs	r1, #28
 8003226:	2301      	movs	r3, #1
 8003228:	041b      	lsls	r3, r3, #16
 800322a:	4298      	cmp	r0, r3
 800322c:	d301      	bcc.n	8003232 <__clzsi2+0xe>
 800322e:	0c00      	lsrs	r0, r0, #16
 8003230:	3910      	subs	r1, #16
 8003232:	0a1b      	lsrs	r3, r3, #8
 8003234:	4298      	cmp	r0, r3
 8003236:	d301      	bcc.n	800323c <__clzsi2+0x18>
 8003238:	0a00      	lsrs	r0, r0, #8
 800323a:	3908      	subs	r1, #8
 800323c:	091b      	lsrs	r3, r3, #4
 800323e:	4298      	cmp	r0, r3
 8003240:	d301      	bcc.n	8003246 <__clzsi2+0x22>
 8003242:	0900      	lsrs	r0, r0, #4
 8003244:	3904      	subs	r1, #4
 8003246:	a202      	add	r2, pc, #8	; (adr r2, 8003250 <__clzsi2+0x2c>)
 8003248:	5c10      	ldrb	r0, [r2, r0]
 800324a:	1840      	adds	r0, r0, r1
 800324c:	4770      	bx	lr
 800324e:	46c0      	nop			; (mov r8, r8)
 8003250:	02020304 	.word	0x02020304
 8003254:	01010101 	.word	0x01010101
	...

08003260 <__clzdi2>:
 8003260:	b510      	push	{r4, lr}
 8003262:	2900      	cmp	r1, #0
 8003264:	d103      	bne.n	800326e <__clzdi2+0xe>
 8003266:	f7ff ffdd 	bl	8003224 <__clzsi2>
 800326a:	3020      	adds	r0, #32
 800326c:	e002      	b.n	8003274 <__clzdi2+0x14>
 800326e:	0008      	movs	r0, r1
 8003270:	f7ff ffd8 	bl	8003224 <__clzsi2>
 8003274:	bd10      	pop	{r4, pc}
 8003276:	46c0      	nop			; (mov r8, r8)

08003278 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003278:	b590      	push	{r4, r7, lr}
 800327a:	b08b      	sub	sp, #44	; 0x2c
 800327c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800327e:	2414      	movs	r4, #20
 8003280:	193b      	adds	r3, r7, r4
 8003282:	0018      	movs	r0, r3
 8003284:	2314      	movs	r3, #20
 8003286:	001a      	movs	r2, r3
 8003288:	2100      	movs	r1, #0
 800328a:	f003 fb8d 	bl	80069a8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800328e:	4b30      	ldr	r3, [pc, #192]	; (8003350 <MX_GPIO_Init+0xd8>)
 8003290:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003292:	4b2f      	ldr	r3, [pc, #188]	; (8003350 <MX_GPIO_Init+0xd8>)
 8003294:	2104      	movs	r1, #4
 8003296:	430a      	orrs	r2, r1
 8003298:	62da      	str	r2, [r3, #44]	; 0x2c
 800329a:	4b2d      	ldr	r3, [pc, #180]	; (8003350 <MX_GPIO_Init+0xd8>)
 800329c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800329e:	2204      	movs	r2, #4
 80032a0:	4013      	ands	r3, r2
 80032a2:	613b      	str	r3, [r7, #16]
 80032a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80032a6:	4b2a      	ldr	r3, [pc, #168]	; (8003350 <MX_GPIO_Init+0xd8>)
 80032a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032aa:	4b29      	ldr	r3, [pc, #164]	; (8003350 <MX_GPIO_Init+0xd8>)
 80032ac:	2180      	movs	r1, #128	; 0x80
 80032ae:	430a      	orrs	r2, r1
 80032b0:	62da      	str	r2, [r3, #44]	; 0x2c
 80032b2:	4b27      	ldr	r3, [pc, #156]	; (8003350 <MX_GPIO_Init+0xd8>)
 80032b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032b6:	2280      	movs	r2, #128	; 0x80
 80032b8:	4013      	ands	r3, r2
 80032ba:	60fb      	str	r3, [r7, #12]
 80032bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80032be:	4b24      	ldr	r3, [pc, #144]	; (8003350 <MX_GPIO_Init+0xd8>)
 80032c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032c2:	4b23      	ldr	r3, [pc, #140]	; (8003350 <MX_GPIO_Init+0xd8>)
 80032c4:	2101      	movs	r1, #1
 80032c6:	430a      	orrs	r2, r1
 80032c8:	62da      	str	r2, [r3, #44]	; 0x2c
 80032ca:	4b21      	ldr	r3, [pc, #132]	; (8003350 <MX_GPIO_Init+0xd8>)
 80032cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ce:	2201      	movs	r2, #1
 80032d0:	4013      	ands	r3, r2
 80032d2:	60bb      	str	r3, [r7, #8]
 80032d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80032d6:	4b1e      	ldr	r3, [pc, #120]	; (8003350 <MX_GPIO_Init+0xd8>)
 80032d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032da:	4b1d      	ldr	r3, [pc, #116]	; (8003350 <MX_GPIO_Init+0xd8>)
 80032dc:	2102      	movs	r1, #2
 80032de:	430a      	orrs	r2, r1
 80032e0:	62da      	str	r2, [r3, #44]	; 0x2c
 80032e2:	4b1b      	ldr	r3, [pc, #108]	; (8003350 <MX_GPIO_Init+0xd8>)
 80032e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032e6:	2202      	movs	r2, #2
 80032e8:	4013      	ands	r3, r2
 80032ea:	607b      	str	r3, [r7, #4]
 80032ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80032ee:	23a0      	movs	r3, #160	; 0xa0
 80032f0:	05db      	lsls	r3, r3, #23
 80032f2:	2200      	movs	r2, #0
 80032f4:	2120      	movs	r1, #32
 80032f6:	0018      	movs	r0, r3
 80032f8:	f000 ffe8 	bl	80042cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80032fc:	193b      	adds	r3, r7, r4
 80032fe:	2280      	movs	r2, #128	; 0x80
 8003300:	0192      	lsls	r2, r2, #6
 8003302:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003304:	193b      	adds	r3, r7, r4
 8003306:	2284      	movs	r2, #132	; 0x84
 8003308:	0392      	lsls	r2, r2, #14
 800330a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800330c:	193b      	adds	r3, r7, r4
 800330e:	2200      	movs	r2, #0
 8003310:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003312:	193b      	adds	r3, r7, r4
 8003314:	4a0f      	ldr	r2, [pc, #60]	; (8003354 <MX_GPIO_Init+0xdc>)
 8003316:	0019      	movs	r1, r3
 8003318:	0010      	movs	r0, r2
 800331a:	f000 fe59 	bl	8003fd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800331e:	0021      	movs	r1, r4
 8003320:	187b      	adds	r3, r7, r1
 8003322:	2220      	movs	r2, #32
 8003324:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003326:	187b      	adds	r3, r7, r1
 8003328:	2201      	movs	r2, #1
 800332a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800332c:	187b      	adds	r3, r7, r1
 800332e:	2200      	movs	r2, #0
 8003330:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003332:	187b      	adds	r3, r7, r1
 8003334:	2200      	movs	r2, #0
 8003336:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8003338:	187a      	adds	r2, r7, r1
 800333a:	23a0      	movs	r3, #160	; 0xa0
 800333c:	05db      	lsls	r3, r3, #23
 800333e:	0011      	movs	r1, r2
 8003340:	0018      	movs	r0, r3
 8003342:	f000 fe45 	bl	8003fd0 <HAL_GPIO_Init>

}
 8003346:	46c0      	nop			; (mov r8, r8)
 8003348:	46bd      	mov	sp, r7
 800334a:	b00b      	add	sp, #44	; 0x2c
 800334c:	bd90      	pop	{r4, r7, pc}
 800334e:	46c0      	nop			; (mov r8, r8)
 8003350:	40021000 	.word	0x40021000
 8003354:	50000800 	.word	0x50000800

08003358 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b082      	sub	sp, #8
 800335c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800335e:	f000 fcef 	bl	8003d40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003362:	f000 f8a1 	bl	80034a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003366:	f7ff ff87 	bl	8003278 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800336a:	f000 fc13 	bl	8003b94 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 800336e:	f000 fa5d 	bl	800382c <MX_TIM2_Init>
  MX_TIM3_Init();
 8003372:	f000 fae3 	bl	800393c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  	  HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_1);
 8003376:	4b40      	ldr	r3, [pc, #256]	; (8003478 <main+0x120>)
 8003378:	2100      	movs	r1, #0
 800337a:	0018      	movs	r0, r3
 800337c:	f002 f842 	bl	8005404 <HAL_TIM_IC_Start>
   // HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_2);
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8003380:	4b3d      	ldr	r3, [pc, #244]	; (8003478 <main+0x120>)
 8003382:	2108      	movs	r1, #8
 8003384:	0018      	movs	r0, r3
 8003386:	f001 ff6b 	bl	8005260 <HAL_TIM_PWM_Start>
    HAL_Delay(1000);
 800338a:	23fa      	movs	r3, #250	; 0xfa
 800338c:	009b      	lsls	r3, r3, #2
 800338e:	0018      	movs	r0, r3
 8003390:	f000 fd46 	bl	8003e20 <HAL_Delay>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8003394:	4b39      	ldr	r3, [pc, #228]	; (800347c <main+0x124>)
 8003396:	2100      	movs	r1, #0
 8003398:	0018      	movs	r0, r3
 800339a:	f001 ff61 	bl	8005260 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  uint32_t start = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);
 800339e:	4b36      	ldr	r3, [pc, #216]	; (8003478 <main+0x120>)
 80033a0:	2100      	movs	r1, #0
 80033a2:	0018      	movs	r0, r3
 80033a4:	f002 fa20 	bl	80057e8 <HAL_TIM_ReadCapturedValue>
 80033a8:	0003      	movs	r3, r0
 80033aa:	607b      	str	r3, [r7, #4]
	  	  	//uint32_t stop = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_2);
	  	  sprintf((char*)msg,"Odczyt: %lu\n",start-2236);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	4a34      	ldr	r2, [pc, #208]	; (8003480 <main+0x128>)
 80033b0:	189a      	adds	r2, r3, r2
 80033b2:	4934      	ldr	r1, [pc, #208]	; (8003484 <main+0x12c>)
 80033b4:	4b34      	ldr	r3, [pc, #208]	; (8003488 <main+0x130>)
 80033b6:	0018      	movs	r0, r3
 80033b8:	f003 ff6c 	bl	8007294 <siprintf>

	  	   changed_value = (start-2236)/58.0;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	4a30      	ldr	r2, [pc, #192]	; (8003480 <main+0x128>)
 80033c0:	4694      	mov	ip, r2
 80033c2:	4463      	add	r3, ip
 80033c4:	0018      	movs	r0, r3
 80033c6:	f7ff fe37 	bl	8003038 <__aeabi_ui2d>
 80033ca:	2200      	movs	r2, #0
 80033cc:	4b2f      	ldr	r3, [pc, #188]	; (800348c <main+0x134>)
 80033ce:	f7fe fbaf 	bl	8001b30 <__aeabi_ddiv>
 80033d2:	0002      	movs	r2, r0
 80033d4:	000b      	movs	r3, r1
 80033d6:	0010      	movs	r0, r2
 80033d8:	0019      	movs	r1, r3
 80033da:	f7ff fe9b 	bl	8003114 <__aeabi_d2f>
 80033de:	1c02      	adds	r2, r0, #0
 80033e0:	4b2b      	ldr	r3, [pc, #172]	; (8003490 <main+0x138>)
 80033e2:	601a      	str	r2, [r3, #0]
	  	   avg_changed_value =usrednianie(changed_value);
 80033e4:	4b2a      	ldr	r3, [pc, #168]	; (8003490 <main+0x138>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	1c18      	adds	r0, r3, #0
 80033ea:	f000 fc47 	bl	8003c7c <usrednianie>
 80033ee:	1c02      	adds	r2, r0, #0
 80033f0:	4b28      	ldr	r3, [pc, #160]	; (8003494 <main+0x13c>)
 80033f2:	601a      	str	r2, [r3, #0]
	  	  	sprintf((char*)msg,"Odczyt: %.1f cm\n",(start-2236) / 58.0f);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	4a22      	ldr	r2, [pc, #136]	; (8003480 <main+0x128>)
 80033f8:	4694      	mov	ip, r2
 80033fa:	4463      	add	r3, ip
 80033fc:	0018      	movs	r0, r3
 80033fe:	f7fe f819 	bl	8001434 <__aeabi_ui2f>
 8003402:	1c03      	adds	r3, r0, #0
 8003404:	4924      	ldr	r1, [pc, #144]	; (8003498 <main+0x140>)
 8003406:	1c18      	adds	r0, r3, #0
 8003408:	f7fd fb58 	bl	8000abc <__aeabi_fdiv>
 800340c:	1c03      	adds	r3, r0, #0
 800340e:	1c18      	adds	r0, r3, #0
 8003410:	f7ff fe38 	bl	8003084 <__aeabi_f2d>
 8003414:	0002      	movs	r2, r0
 8003416:	000b      	movs	r3, r1
 8003418:	4920      	ldr	r1, [pc, #128]	; (800349c <main+0x144>)
 800341a:	481b      	ldr	r0, [pc, #108]	; (8003488 <main+0x130>)
 800341c:	f003 ff3a 	bl	8007294 <siprintf>
	  	  	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg),1000);
 8003420:	4b19      	ldr	r3, [pc, #100]	; (8003488 <main+0x130>)
 8003422:	0018      	movs	r0, r3
 8003424:	f7fc fe70 	bl	8000108 <strlen>
 8003428:	0003      	movs	r3, r0
 800342a:	b29a      	uxth	r2, r3
 800342c:	23fa      	movs	r3, #250	; 0xfa
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	4915      	ldr	r1, [pc, #84]	; (8003488 <main+0x130>)
 8003432:	481b      	ldr	r0, [pc, #108]	; (80034a0 <main+0x148>)
 8003434:	f002 fd86 	bl	8005f44 <HAL_UART_Transmit>
	  	//  	HAL_Delay(1000);
	  	//  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 1530);//stoi jak chuj
	  	 // set_ang(1800);
	  	  //HAL_Delay(1000);
	  	//__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 830);
	  	  if(changed_value<=25)
 8003438:	4b15      	ldr	r3, [pc, #84]	; (8003490 <main+0x138>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4919      	ldr	r1, [pc, #100]	; (80034a4 <main+0x14c>)
 800343e:	1c18      	adds	r0, r3, #0
 8003440:	f7fd f84e 	bl	80004e0 <__aeabi_fcmple>
 8003444:	1e03      	subs	r3, r0, #0
 8003446:	d00b      	beq.n	8003460 <main+0x108>
	  		  set_move((25 - changed_value),1);
 8003448:	4b11      	ldr	r3, [pc, #68]	; (8003490 <main+0x138>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	1c19      	adds	r1, r3, #0
 800344e:	4815      	ldr	r0, [pc, #84]	; (80034a4 <main+0x14c>)
 8003450:	f7fd fe22 	bl	8001098 <__aeabi_fsub>
 8003454:	1c03      	adds	r3, r0, #0
 8003456:	2101      	movs	r1, #1
 8003458:	1c18      	adds	r0, r3, #0
 800345a:	f000 f89d 	bl	8003598 <set_move>
 800345e:	e79e      	b.n	800339e <main+0x46>
	  	  else{
	  		  set_move(changed_value-25, 0);
 8003460:	4b0b      	ldr	r3, [pc, #44]	; (8003490 <main+0x138>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	490f      	ldr	r1, [pc, #60]	; (80034a4 <main+0x14c>)
 8003466:	1c18      	adds	r0, r3, #0
 8003468:	f7fd fe16 	bl	8001098 <__aeabi_fsub>
 800346c:	1c03      	adds	r3, r0, #0
 800346e:	2100      	movs	r1, #0
 8003470:	1c18      	adds	r0, r3, #0
 8003472:	f000 f891 	bl	8003598 <set_move>
  {
 8003476:	e792      	b.n	800339e <main+0x46>
 8003478:	20000244 	.word	0x20000244
 800347c:	20000284 	.word	0x20000284
 8003480:	fffff744 	.word	0xfffff744
 8003484:	08009908 	.word	0x08009908
 8003488:	200001f8 	.word	0x200001f8
 800348c:	404d0000 	.word	0x404d0000
 8003490:	20000238 	.word	0x20000238
 8003494:	2000023c 	.word	0x2000023c
 8003498:	42680000 	.word	0x42680000
 800349c:	08009918 	.word	0x08009918
 80034a0:	200002c4 	.word	0x200002c4
 80034a4:	41c80000 	.word	0x41c80000

080034a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80034a8:	b590      	push	{r4, r7, lr}
 80034aa:	b09f      	sub	sp, #124	; 0x7c
 80034ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80034ae:	2440      	movs	r4, #64	; 0x40
 80034b0:	193b      	adds	r3, r7, r4
 80034b2:	0018      	movs	r0, r3
 80034b4:	2338      	movs	r3, #56	; 0x38
 80034b6:	001a      	movs	r2, r3
 80034b8:	2100      	movs	r1, #0
 80034ba:	f003 fa75 	bl	80069a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80034be:	232c      	movs	r3, #44	; 0x2c
 80034c0:	18fb      	adds	r3, r7, r3
 80034c2:	0018      	movs	r0, r3
 80034c4:	2314      	movs	r3, #20
 80034c6:	001a      	movs	r2, r3
 80034c8:	2100      	movs	r1, #0
 80034ca:	f003 fa6d 	bl	80069a8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80034ce:	1d3b      	adds	r3, r7, #4
 80034d0:	0018      	movs	r0, r3
 80034d2:	2328      	movs	r3, #40	; 0x28
 80034d4:	001a      	movs	r2, r3
 80034d6:	2100      	movs	r1, #0
 80034d8:	f003 fa66 	bl	80069a8 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80034dc:	4b29      	ldr	r3, [pc, #164]	; (8003584 <SystemClock_Config+0xdc>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a29      	ldr	r2, [pc, #164]	; (8003588 <SystemClock_Config+0xe0>)
 80034e2:	401a      	ands	r2, r3
 80034e4:	4b27      	ldr	r3, [pc, #156]	; (8003584 <SystemClock_Config+0xdc>)
 80034e6:	2180      	movs	r1, #128	; 0x80
 80034e8:	0109      	lsls	r1, r1, #4
 80034ea:	430a      	orrs	r2, r1
 80034ec:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80034ee:	0021      	movs	r1, r4
 80034f0:	187b      	adds	r3, r7, r1
 80034f2:	2202      	movs	r2, #2
 80034f4:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80034f6:	187b      	adds	r3, r7, r1
 80034f8:	2201      	movs	r2, #1
 80034fa:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80034fc:	187b      	adds	r3, r7, r1
 80034fe:	2210      	movs	r2, #16
 8003500:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003502:	187b      	adds	r3, r7, r1
 8003504:	2202      	movs	r2, #2
 8003506:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003508:	187b      	adds	r3, r7, r1
 800350a:	2200      	movs	r2, #0
 800350c:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_6;
 800350e:	187b      	adds	r3, r7, r1
 8003510:	2280      	movs	r2, #128	; 0x80
 8003512:	0312      	lsls	r2, r2, #12
 8003514:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 8003516:	187b      	adds	r3, r7, r1
 8003518:	2280      	movs	r2, #128	; 0x80
 800351a:	0412      	lsls	r2, r2, #16
 800351c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800351e:	187b      	adds	r3, r7, r1
 8003520:	0018      	movs	r0, r3
 8003522:	f000 fef1 	bl	8004308 <HAL_RCC_OscConfig>
 8003526:	1e03      	subs	r3, r0, #0
 8003528:	d001      	beq.n	800352e <SystemClock_Config+0x86>
  {
    Error_Handler();
 800352a:	f000 f82f 	bl	800358c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800352e:	212c      	movs	r1, #44	; 0x2c
 8003530:	187b      	adds	r3, r7, r1
 8003532:	220f      	movs	r2, #15
 8003534:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003536:	187b      	adds	r3, r7, r1
 8003538:	2203      	movs	r2, #3
 800353a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800353c:	187b      	adds	r3, r7, r1
 800353e:	2200      	movs	r2, #0
 8003540:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003542:	187b      	adds	r3, r7, r1
 8003544:	2200      	movs	r2, #0
 8003546:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003548:	187b      	adds	r3, r7, r1
 800354a:	2200      	movs	r2, #0
 800354c:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800354e:	187b      	adds	r3, r7, r1
 8003550:	2101      	movs	r1, #1
 8003552:	0018      	movs	r0, r3
 8003554:	f001 faac 	bl	8004ab0 <HAL_RCC_ClockConfig>
 8003558:	1e03      	subs	r3, r0, #0
 800355a:	d001      	beq.n	8003560 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 800355c:	f000 f816 	bl	800358c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003560:	1d3b      	adds	r3, r7, #4
 8003562:	2202      	movs	r2, #2
 8003564:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003566:	1d3b      	adds	r3, r7, #4
 8003568:	2200      	movs	r2, #0
 800356a:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800356c:	1d3b      	adds	r3, r7, #4
 800356e:	0018      	movs	r0, r3
 8003570:	f001 fcc2 	bl	8004ef8 <HAL_RCCEx_PeriphCLKConfig>
 8003574:	1e03      	subs	r3, r0, #0
 8003576:	d001      	beq.n	800357c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8003578:	f000 f808 	bl	800358c <Error_Handler>
  }
}
 800357c:	46c0      	nop			; (mov r8, r8)
 800357e:	46bd      	mov	sp, r7
 8003580:	b01f      	add	sp, #124	; 0x7c
 8003582:	bd90      	pop	{r4, r7, pc}
 8003584:	40007000 	.word	0x40007000
 8003588:	ffffe7ff 	.word	0xffffe7ff

0800358c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003590:	b672      	cpsid	i
}
 8003592:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003594:	e7fe      	b.n	8003594 <Error_Handler+0x8>
	...

08003598 <set_move>:
#include "tim.h"



void set_move(float speed_level, uint8_t direction )
{
 8003598:	b590      	push	{r4, r7, lr}
 800359a:	b085      	sub	sp, #20
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
 80035a0:	000a      	movs	r2, r1
 80035a2:	1cfb      	adds	r3, r7, #3
 80035a4:	701a      	strb	r2, [r3, #0]
	if(direction == 0 &&speed_level <101 && speed_level>=0){		// krecenie w lewo
 80035a6:	1cfb      	adds	r3, r7, #3
 80035a8:	781b      	ldrb	r3, [r3, #0]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d11e      	bne.n	80035ec <set_move+0x54>
 80035ae:	4924      	ldr	r1, [pc, #144]	; (8003640 <set_move+0xa8>)
 80035b0:	6878      	ldr	r0, [r7, #4]
 80035b2:	f7fc ff8b 	bl	80004cc <__aeabi_fcmplt>
 80035b6:	1e03      	subs	r3, r0, #0
 80035b8:	d018      	beq.n	80035ec <set_move+0x54>
 80035ba:	2100      	movs	r1, #0
 80035bc:	6878      	ldr	r0, [r7, #4]
 80035be:	f7fc ffa3 	bl	8000508 <__aeabi_fcmpge>
 80035c2:	1e03      	subs	r3, r0, #0
 80035c4:	d012      	beq.n	80035ec <set_move+0x54>
		float servo_speed = PWM_STOP-(speed_level*STEP_SPEED);
 80035c6:	491f      	ldr	r1, [pc, #124]	; (8003644 <set_move+0xac>)
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	f7fd fc3f 	bl	8000e4c <__aeabi_fmul>
 80035ce:	1c03      	adds	r3, r0, #0
 80035d0:	1c19      	adds	r1, r3, #0
 80035d2:	481d      	ldr	r0, [pc, #116]	; (8003648 <set_move+0xb0>)
 80035d4:	f7fd fd60 	bl	8001098 <__aeabi_fsub>
 80035d8:	1c03      	adds	r3, r0, #0
 80035da:	60fb      	str	r3, [r7, #12]
		__HAL_TIM_SET_COMPARE(&TIM_NO, TIM_CH_NO, servo_speed);
 80035dc:	4b1b      	ldr	r3, [pc, #108]	; (800364c <set_move+0xb4>)
 80035de:	681c      	ldr	r4, [r3, #0]
 80035e0:	68f8      	ldr	r0, [r7, #12]
 80035e2:	f7fc ffe9 	bl	80005b8 <__aeabi_f2uiz>
 80035e6:	0003      	movs	r3, r0
 80035e8:	6363      	str	r3, [r4, #52]	; 0x34
	if(direction == 0 &&speed_level <101 && speed_level>=0){		// krecenie w lewo
 80035ea:	e025      	b.n	8003638 <set_move+0xa0>
	}
	else if(direction == 1 && speed_level <101 && speed_level>=0){		// krecenie w prawo
 80035ec:	1cfb      	adds	r3, r7, #3
 80035ee:	781b      	ldrb	r3, [r3, #0]
 80035f0:	2b01      	cmp	r3, #1
 80035f2:	d120      	bne.n	8003636 <set_move+0x9e>
 80035f4:	4912      	ldr	r1, [pc, #72]	; (8003640 <set_move+0xa8>)
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f7fc ff68 	bl	80004cc <__aeabi_fcmplt>
 80035fc:	1e03      	subs	r3, r0, #0
 80035fe:	d100      	bne.n	8003602 <set_move+0x6a>
			float servo_speed = PWM_STOP+(speed_level*STEP_SPEED);
				__HAL_TIM_SET_COMPARE(&TIM_NO, TIM_CH_NO, servo_speed);
			}
	else{
		return;
 8003600:	e019      	b.n	8003636 <set_move+0x9e>
	else if(direction == 1 && speed_level <101 && speed_level>=0){		// krecenie w prawo
 8003602:	2100      	movs	r1, #0
 8003604:	6878      	ldr	r0, [r7, #4]
 8003606:	f7fc ff7f 	bl	8000508 <__aeabi_fcmpge>
 800360a:	1e03      	subs	r3, r0, #0
 800360c:	d100      	bne.n	8003610 <set_move+0x78>
		return;
 800360e:	e012      	b.n	8003636 <set_move+0x9e>
			float servo_speed = PWM_STOP+(speed_level*STEP_SPEED);
 8003610:	490c      	ldr	r1, [pc, #48]	; (8003644 <set_move+0xac>)
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	f7fd fc1a 	bl	8000e4c <__aeabi_fmul>
 8003618:	1c03      	adds	r3, r0, #0
 800361a:	490b      	ldr	r1, [pc, #44]	; (8003648 <set_move+0xb0>)
 800361c:	1c18      	adds	r0, r3, #0
 800361e:	f7fd f8af 	bl	8000780 <__aeabi_fadd>
 8003622:	1c03      	adds	r3, r0, #0
 8003624:	60bb      	str	r3, [r7, #8]
				__HAL_TIM_SET_COMPARE(&TIM_NO, TIM_CH_NO, servo_speed);
 8003626:	4b09      	ldr	r3, [pc, #36]	; (800364c <set_move+0xb4>)
 8003628:	681c      	ldr	r4, [r3, #0]
 800362a:	68b8      	ldr	r0, [r7, #8]
 800362c:	f7fc ffc4 	bl	80005b8 <__aeabi_f2uiz>
 8003630:	0003      	movs	r3, r0
 8003632:	6363      	str	r3, [r4, #52]	; 0x34
	else if(direction == 1 && speed_level <101 && speed_level>=0){		// krecenie w prawo
 8003634:	e000      	b.n	8003638 <set_move+0xa0>
		return;
 8003636:	46c0      	nop			; (mov r8, r8)
	}
	}
 8003638:	46bd      	mov	sp, r7
 800363a:	b005      	add	sp, #20
 800363c:	bd90      	pop	{r4, r7, pc}
 800363e:	46c0      	nop			; (mov r8, r8)
 8003640:	42ca0000 	.word	0x42ca0000
 8003644:	40e00000 	.word	0x40e00000
 8003648:	44bf4000 	.word	0x44bf4000
 800364c:	20000284 	.word	0x20000284

08003650 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003654:	4b07      	ldr	r3, [pc, #28]	; (8003674 <HAL_MspInit+0x24>)
 8003656:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003658:	4b06      	ldr	r3, [pc, #24]	; (8003674 <HAL_MspInit+0x24>)
 800365a:	2101      	movs	r1, #1
 800365c:	430a      	orrs	r2, r1
 800365e:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8003660:	4b04      	ldr	r3, [pc, #16]	; (8003674 <HAL_MspInit+0x24>)
 8003662:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003664:	4b03      	ldr	r3, [pc, #12]	; (8003674 <HAL_MspInit+0x24>)
 8003666:	2180      	movs	r1, #128	; 0x80
 8003668:	0549      	lsls	r1, r1, #21
 800366a:	430a      	orrs	r2, r1
 800366c:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800366e:	46c0      	nop			; (mov r8, r8)
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}
 8003674:	40021000 	.word	0x40021000

08003678 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800367c:	e7fe      	b.n	800367c <NMI_Handler+0x4>

0800367e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800367e:	b580      	push	{r7, lr}
 8003680:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003682:	e7fe      	b.n	8003682 <HardFault_Handler+0x4>

08003684 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003688:	46c0      	nop			; (mov r8, r8)
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}

0800368e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800368e:	b580      	push	{r7, lr}
 8003690:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003692:	46c0      	nop			; (mov r8, r8)
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}

08003698 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800369c:	f000 fba4 	bl	8003de8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80036a0:	46c0      	nop			; (mov r8, r8)
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}

080036a6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80036a6:	b580      	push	{r7, lr}
 80036a8:	af00      	add	r7, sp, #0
	return 1;
 80036aa:	2301      	movs	r3, #1
}
 80036ac:	0018      	movs	r0, r3
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}

080036b2 <_kill>:

int _kill(int pid, int sig)
{
 80036b2:	b580      	push	{r7, lr}
 80036b4:	b082      	sub	sp, #8
 80036b6:	af00      	add	r7, sp, #0
 80036b8:	6078      	str	r0, [r7, #4]
 80036ba:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80036bc:	f003 f94a 	bl	8006954 <__errno>
 80036c0:	0003      	movs	r3, r0
 80036c2:	2216      	movs	r2, #22
 80036c4:	601a      	str	r2, [r3, #0]
	return -1;
 80036c6:	2301      	movs	r3, #1
 80036c8:	425b      	negs	r3, r3
}
 80036ca:	0018      	movs	r0, r3
 80036cc:	46bd      	mov	sp, r7
 80036ce:	b002      	add	sp, #8
 80036d0:	bd80      	pop	{r7, pc}

080036d2 <_exit>:

void _exit (int status)
{
 80036d2:	b580      	push	{r7, lr}
 80036d4:	b082      	sub	sp, #8
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80036da:	2301      	movs	r3, #1
 80036dc:	425a      	negs	r2, r3
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	0011      	movs	r1, r2
 80036e2:	0018      	movs	r0, r3
 80036e4:	f7ff ffe5 	bl	80036b2 <_kill>
	while (1) {}		/* Make sure we hang here */
 80036e8:	e7fe      	b.n	80036e8 <_exit+0x16>

080036ea <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80036ea:	b580      	push	{r7, lr}
 80036ec:	b086      	sub	sp, #24
 80036ee:	af00      	add	r7, sp, #0
 80036f0:	60f8      	str	r0, [r7, #12]
 80036f2:	60b9      	str	r1, [r7, #8]
 80036f4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036f6:	2300      	movs	r3, #0
 80036f8:	617b      	str	r3, [r7, #20]
 80036fa:	e00a      	b.n	8003712 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80036fc:	e000      	b.n	8003700 <_read+0x16>
 80036fe:	bf00      	nop
 8003700:	0001      	movs	r1, r0
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	1c5a      	adds	r2, r3, #1
 8003706:	60ba      	str	r2, [r7, #8]
 8003708:	b2ca      	uxtb	r2, r1
 800370a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	3301      	adds	r3, #1
 8003710:	617b      	str	r3, [r7, #20]
 8003712:	697a      	ldr	r2, [r7, #20]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	429a      	cmp	r2, r3
 8003718:	dbf0      	blt.n	80036fc <_read+0x12>
	}

return len;
 800371a:	687b      	ldr	r3, [r7, #4]
}
 800371c:	0018      	movs	r0, r3
 800371e:	46bd      	mov	sp, r7
 8003720:	b006      	add	sp, #24
 8003722:	bd80      	pop	{r7, pc}

08003724 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b086      	sub	sp, #24
 8003728:	af00      	add	r7, sp, #0
 800372a:	60f8      	str	r0, [r7, #12]
 800372c:	60b9      	str	r1, [r7, #8]
 800372e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003730:	2300      	movs	r3, #0
 8003732:	617b      	str	r3, [r7, #20]
 8003734:	e009      	b.n	800374a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	1c5a      	adds	r2, r3, #1
 800373a:	60ba      	str	r2, [r7, #8]
 800373c:	781b      	ldrb	r3, [r3, #0]
 800373e:	0018      	movs	r0, r3
 8003740:	e000      	b.n	8003744 <_write+0x20>
 8003742:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	3301      	adds	r3, #1
 8003748:	617b      	str	r3, [r7, #20]
 800374a:	697a      	ldr	r2, [r7, #20]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	429a      	cmp	r2, r3
 8003750:	dbf1      	blt.n	8003736 <_write+0x12>
	}
	return len;
 8003752:	687b      	ldr	r3, [r7, #4]
}
 8003754:	0018      	movs	r0, r3
 8003756:	46bd      	mov	sp, r7
 8003758:	b006      	add	sp, #24
 800375a:	bd80      	pop	{r7, pc}

0800375c <_close>:

int _close(int file)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b082      	sub	sp, #8
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
	return -1;
 8003764:	2301      	movs	r3, #1
 8003766:	425b      	negs	r3, r3
}
 8003768:	0018      	movs	r0, r3
 800376a:	46bd      	mov	sp, r7
 800376c:	b002      	add	sp, #8
 800376e:	bd80      	pop	{r7, pc}

08003770 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b082      	sub	sp, #8
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
 8003778:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	2280      	movs	r2, #128	; 0x80
 800377e:	0192      	lsls	r2, r2, #6
 8003780:	605a      	str	r2, [r3, #4]
	return 0;
 8003782:	2300      	movs	r3, #0
}
 8003784:	0018      	movs	r0, r3
 8003786:	46bd      	mov	sp, r7
 8003788:	b002      	add	sp, #8
 800378a:	bd80      	pop	{r7, pc}

0800378c <_isatty>:

int _isatty(int file)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b082      	sub	sp, #8
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
	return 1;
 8003794:	2301      	movs	r3, #1
}
 8003796:	0018      	movs	r0, r3
 8003798:	46bd      	mov	sp, r7
 800379a:	b002      	add	sp, #8
 800379c:	bd80      	pop	{r7, pc}

0800379e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800379e:	b580      	push	{r7, lr}
 80037a0:	b084      	sub	sp, #16
 80037a2:	af00      	add	r7, sp, #0
 80037a4:	60f8      	str	r0, [r7, #12]
 80037a6:	60b9      	str	r1, [r7, #8]
 80037a8:	607a      	str	r2, [r7, #4]
	return 0;
 80037aa:	2300      	movs	r3, #0
}
 80037ac:	0018      	movs	r0, r3
 80037ae:	46bd      	mov	sp, r7
 80037b0:	b004      	add	sp, #16
 80037b2:	bd80      	pop	{r7, pc}

080037b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b086      	sub	sp, #24
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80037bc:	4a14      	ldr	r2, [pc, #80]	; (8003810 <_sbrk+0x5c>)
 80037be:	4b15      	ldr	r3, [pc, #84]	; (8003814 <_sbrk+0x60>)
 80037c0:	1ad3      	subs	r3, r2, r3
 80037c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80037c8:	4b13      	ldr	r3, [pc, #76]	; (8003818 <_sbrk+0x64>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d102      	bne.n	80037d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80037d0:	4b11      	ldr	r3, [pc, #68]	; (8003818 <_sbrk+0x64>)
 80037d2:	4a12      	ldr	r2, [pc, #72]	; (800381c <_sbrk+0x68>)
 80037d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80037d6:	4b10      	ldr	r3, [pc, #64]	; (8003818 <_sbrk+0x64>)
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	18d3      	adds	r3, r2, r3
 80037de:	693a      	ldr	r2, [r7, #16]
 80037e0:	429a      	cmp	r2, r3
 80037e2:	d207      	bcs.n	80037f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80037e4:	f003 f8b6 	bl	8006954 <__errno>
 80037e8:	0003      	movs	r3, r0
 80037ea:	220c      	movs	r2, #12
 80037ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80037ee:	2301      	movs	r3, #1
 80037f0:	425b      	negs	r3, r3
 80037f2:	e009      	b.n	8003808 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80037f4:	4b08      	ldr	r3, [pc, #32]	; (8003818 <_sbrk+0x64>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80037fa:	4b07      	ldr	r3, [pc, #28]	; (8003818 <_sbrk+0x64>)
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	18d2      	adds	r2, r2, r3
 8003802:	4b05      	ldr	r3, [pc, #20]	; (8003818 <_sbrk+0x64>)
 8003804:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003806:	68fb      	ldr	r3, [r7, #12]
}
 8003808:	0018      	movs	r0, r3
 800380a:	46bd      	mov	sp, r7
 800380c:	b006      	add	sp, #24
 800380e:	bd80      	pop	{r7, pc}
 8003810:	20005000 	.word	0x20005000
 8003814:	00000400 	.word	0x00000400
 8003818:	20000240 	.word	0x20000240
 800381c:	20000368 	.word	0x20000368

08003820 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003824:	46c0      	nop			; (mov r8, r8)
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}
	...

0800382c <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b08a      	sub	sp, #40	; 0x28
 8003830:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003832:	2320      	movs	r3, #32
 8003834:	18fb      	adds	r3, r7, r3
 8003836:	0018      	movs	r0, r3
 8003838:	2308      	movs	r3, #8
 800383a:	001a      	movs	r2, r3
 800383c:	2100      	movs	r1, #0
 800383e:	f003 f8b3 	bl	80069a8 <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003842:	2310      	movs	r3, #16
 8003844:	18fb      	adds	r3, r7, r3
 8003846:	0018      	movs	r0, r3
 8003848:	2310      	movs	r3, #16
 800384a:	001a      	movs	r2, r3
 800384c:	2100      	movs	r1, #0
 800384e:	f003 f8ab 	bl	80069a8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003852:	003b      	movs	r3, r7
 8003854:	0018      	movs	r0, r3
 8003856:	2310      	movs	r3, #16
 8003858:	001a      	movs	r2, r3
 800385a:	2100      	movs	r1, #0
 800385c:	f003 f8a4 	bl	80069a8 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003860:	4b34      	ldr	r3, [pc, #208]	; (8003934 <MX_TIM2_Init+0x108>)
 8003862:	2280      	movs	r2, #128	; 0x80
 8003864:	05d2      	lsls	r2, r2, #23
 8003866:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 31;
 8003868:	4b32      	ldr	r3, [pc, #200]	; (8003934 <MX_TIM2_Init+0x108>)
 800386a:	221f      	movs	r2, #31
 800386c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800386e:	4b31      	ldr	r3, [pc, #196]	; (8003934 <MX_TIM2_Init+0x108>)
 8003870:	2200      	movs	r2, #0
 8003872:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8003874:	4b2f      	ldr	r3, [pc, #188]	; (8003934 <MX_TIM2_Init+0x108>)
 8003876:	4a30      	ldr	r2, [pc, #192]	; (8003938 <MX_TIM2_Init+0x10c>)
 8003878:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800387a:	4b2e      	ldr	r3, [pc, #184]	; (8003934 <MX_TIM2_Init+0x108>)
 800387c:	2200      	movs	r2, #0
 800387e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003880:	4b2c      	ldr	r3, [pc, #176]	; (8003934 <MX_TIM2_Init+0x108>)
 8003882:	2200      	movs	r2, #0
 8003884:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8003886:	4b2b      	ldr	r3, [pc, #172]	; (8003934 <MX_TIM2_Init+0x108>)
 8003888:	0018      	movs	r0, r3
 800388a:	f001 fd7b 	bl	8005384 <HAL_TIM_IC_Init>
 800388e:	1e03      	subs	r3, r0, #0
 8003890:	d001      	beq.n	8003896 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8003892:	f7ff fe7b 	bl	800358c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003896:	4b27      	ldr	r3, [pc, #156]	; (8003934 <MX_TIM2_Init+0x108>)
 8003898:	0018      	movs	r0, r3
 800389a:	f001 fca1 	bl	80051e0 <HAL_TIM_PWM_Init>
 800389e:	1e03      	subs	r3, r0, #0
 80038a0:	d001      	beq.n	80038a6 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80038a2:	f7ff fe73 	bl	800358c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038a6:	2120      	movs	r1, #32
 80038a8:	187b      	adds	r3, r7, r1
 80038aa:	2200      	movs	r2, #0
 80038ac:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038ae:	187b      	adds	r3, r7, r1
 80038b0:	2200      	movs	r2, #0
 80038b2:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80038b4:	187a      	adds	r2, r7, r1
 80038b6:	4b1f      	ldr	r3, [pc, #124]	; (8003934 <MX_TIM2_Init+0x108>)
 80038b8:	0011      	movs	r1, r2
 80038ba:	0018      	movs	r0, r3
 80038bc:	f002 fa72 	bl	8005da4 <HAL_TIMEx_MasterConfigSynchronization>
 80038c0:	1e03      	subs	r3, r0, #0
 80038c2:	d001      	beq.n	80038c8 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 80038c4:	f7ff fe62 	bl	800358c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80038c8:	2110      	movs	r1, #16
 80038ca:	187b      	adds	r3, r7, r1
 80038cc:	2202      	movs	r2, #2
 80038ce:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80038d0:	187b      	adds	r3, r7, r1
 80038d2:	2201      	movs	r2, #1
 80038d4:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80038d6:	187b      	adds	r3, r7, r1
 80038d8:	2200      	movs	r2, #0
 80038da:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 0;
 80038dc:	187b      	adds	r3, r7, r1
 80038de:	2200      	movs	r2, #0
 80038e0:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80038e2:	1879      	adds	r1, r7, r1
 80038e4:	4b13      	ldr	r3, [pc, #76]	; (8003934 <MX_TIM2_Init+0x108>)
 80038e6:	2200      	movs	r2, #0
 80038e8:	0018      	movs	r0, r3
 80038ea:	f001 fe13 	bl	8005514 <HAL_TIM_IC_ConfigChannel>
 80038ee:	1e03      	subs	r3, r0, #0
 80038f0:	d001      	beq.n	80038f6 <MX_TIM2_Init+0xca>
  {
    Error_Handler();
 80038f2:	f7ff fe4b 	bl	800358c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80038f6:	003b      	movs	r3, r7
 80038f8:	2260      	movs	r2, #96	; 0x60
 80038fa:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 10;
 80038fc:	003b      	movs	r3, r7
 80038fe:	220a      	movs	r2, #10
 8003900:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003902:	003b      	movs	r3, r7
 8003904:	2200      	movs	r2, #0
 8003906:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003908:	003b      	movs	r3, r7
 800390a:	2200      	movs	r2, #0
 800390c:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800390e:	0039      	movs	r1, r7
 8003910:	4b08      	ldr	r3, [pc, #32]	; (8003934 <MX_TIM2_Init+0x108>)
 8003912:	2208      	movs	r2, #8
 8003914:	0018      	movs	r0, r3
 8003916:	f001 fea1 	bl	800565c <HAL_TIM_PWM_ConfigChannel>
 800391a:	1e03      	subs	r3, r0, #0
 800391c:	d001      	beq.n	8003922 <MX_TIM2_Init+0xf6>
  {
    Error_Handler();
 800391e:	f7ff fe35 	bl	800358c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003922:	4b04      	ldr	r3, [pc, #16]	; (8003934 <MX_TIM2_Init+0x108>)
 8003924:	0018      	movs	r0, r3
 8003926:	f000 f8cd 	bl	8003ac4 <HAL_TIM_MspPostInit>

}
 800392a:	46c0      	nop			; (mov r8, r8)
 800392c:	46bd      	mov	sp, r7
 800392e:	b00a      	add	sp, #40	; 0x28
 8003930:	bd80      	pop	{r7, pc}
 8003932:	46c0      	nop			; (mov r8, r8)
 8003934:	20000244 	.word	0x20000244
 8003938:	0000ffff 	.word	0x0000ffff

0800393c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b086      	sub	sp, #24
 8003940:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003942:	2310      	movs	r3, #16
 8003944:	18fb      	adds	r3, r7, r3
 8003946:	0018      	movs	r0, r3
 8003948:	2308      	movs	r3, #8
 800394a:	001a      	movs	r2, r3
 800394c:	2100      	movs	r1, #0
 800394e:	f003 f82b 	bl	80069a8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003952:	003b      	movs	r3, r7
 8003954:	0018      	movs	r0, r3
 8003956:	2310      	movs	r3, #16
 8003958:	001a      	movs	r2, r3
 800395a:	2100      	movs	r1, #0
 800395c:	f003 f824 	bl	80069a8 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003960:	4b28      	ldr	r3, [pc, #160]	; (8003a04 <MX_TIM3_Init+0xc8>)
 8003962:	4a29      	ldr	r2, [pc, #164]	; (8003a08 <MX_TIM3_Init+0xcc>)
 8003964:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 31;
 8003966:	4b27      	ldr	r3, [pc, #156]	; (8003a04 <MX_TIM3_Init+0xc8>)
 8003968:	221f      	movs	r2, #31
 800396a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800396c:	4b25      	ldr	r3, [pc, #148]	; (8003a04 <MX_TIM3_Init+0xc8>)
 800396e:	2200      	movs	r2, #0
 8003970:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 8003972:	4b24      	ldr	r3, [pc, #144]	; (8003a04 <MX_TIM3_Init+0xc8>)
 8003974:	4a25      	ldr	r2, [pc, #148]	; (8003a0c <MX_TIM3_Init+0xd0>)
 8003976:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003978:	4b22      	ldr	r3, [pc, #136]	; (8003a04 <MX_TIM3_Init+0xc8>)
 800397a:	2200      	movs	r2, #0
 800397c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800397e:	4b21      	ldr	r3, [pc, #132]	; (8003a04 <MX_TIM3_Init+0xc8>)
 8003980:	2200      	movs	r2, #0
 8003982:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003984:	4b1f      	ldr	r3, [pc, #124]	; (8003a04 <MX_TIM3_Init+0xc8>)
 8003986:	0018      	movs	r0, r3
 8003988:	f001 fc2a 	bl	80051e0 <HAL_TIM_PWM_Init>
 800398c:	1e03      	subs	r3, r0, #0
 800398e:	d001      	beq.n	8003994 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8003990:	f7ff fdfc 	bl	800358c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003994:	2110      	movs	r1, #16
 8003996:	187b      	adds	r3, r7, r1
 8003998:	2200      	movs	r2, #0
 800399a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800399c:	187b      	adds	r3, r7, r1
 800399e:	2200      	movs	r2, #0
 80039a0:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80039a2:	187a      	adds	r2, r7, r1
 80039a4:	4b17      	ldr	r3, [pc, #92]	; (8003a04 <MX_TIM3_Init+0xc8>)
 80039a6:	0011      	movs	r1, r2
 80039a8:	0018      	movs	r0, r3
 80039aa:	f002 f9fb 	bl	8005da4 <HAL_TIMEx_MasterConfigSynchronization>
 80039ae:	1e03      	subs	r3, r0, #0
 80039b0:	d001      	beq.n	80039b6 <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 80039b2:	f7ff fdeb 	bl	800358c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80039b6:	003b      	movs	r3, r7
 80039b8:	2260      	movs	r2, #96	; 0x60
 80039ba:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80039bc:	003b      	movs	r3, r7
 80039be:	2200      	movs	r2, #0
 80039c0:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80039c2:	003b      	movs	r3, r7
 80039c4:	2200      	movs	r2, #0
 80039c6:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80039c8:	003b      	movs	r3, r7
 80039ca:	2200      	movs	r2, #0
 80039cc:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80039ce:	0039      	movs	r1, r7
 80039d0:	4b0c      	ldr	r3, [pc, #48]	; (8003a04 <MX_TIM3_Init+0xc8>)
 80039d2:	2200      	movs	r2, #0
 80039d4:	0018      	movs	r0, r3
 80039d6:	f001 fe41 	bl	800565c <HAL_TIM_PWM_ConfigChannel>
 80039da:	1e03      	subs	r3, r0, #0
 80039dc:	d001      	beq.n	80039e2 <MX_TIM3_Init+0xa6>
  {
    Error_Handler();
 80039de:	f7ff fdd5 	bl	800358c <Error_Handler>
  }
  if (HAL_TIMEx_RemapConfig(&htim3, TIM3_TI1_GPIO) != HAL_OK)
 80039e2:	4b08      	ldr	r3, [pc, #32]	; (8003a04 <MX_TIM3_Init+0xc8>)
 80039e4:	2104      	movs	r1, #4
 80039e6:	0018      	movs	r0, r3
 80039e8:	f002 fa3a 	bl	8005e60 <HAL_TIMEx_RemapConfig>
 80039ec:	1e03      	subs	r3, r0, #0
 80039ee:	d001      	beq.n	80039f4 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 80039f0:	f7ff fdcc 	bl	800358c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80039f4:	4b03      	ldr	r3, [pc, #12]	; (8003a04 <MX_TIM3_Init+0xc8>)
 80039f6:	0018      	movs	r0, r3
 80039f8:	f000 f864 	bl	8003ac4 <HAL_TIM_MspPostInit>

}
 80039fc:	46c0      	nop			; (mov r8, r8)
 80039fe:	46bd      	mov	sp, r7
 8003a00:	b006      	add	sp, #24
 8003a02:	bd80      	pop	{r7, pc}
 8003a04:	20000284 	.word	0x20000284
 8003a08:	40000400 	.word	0x40000400
 8003a0c:	00004e1f 	.word	0x00004e1f

08003a10 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8003a10:	b590      	push	{r4, r7, lr}
 8003a12:	b089      	sub	sp, #36	; 0x24
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a18:	240c      	movs	r4, #12
 8003a1a:	193b      	adds	r3, r7, r4
 8003a1c:	0018      	movs	r0, r3
 8003a1e:	2314      	movs	r3, #20
 8003a20:	001a      	movs	r2, r3
 8003a22:	2100      	movs	r1, #0
 8003a24:	f002 ffc0 	bl	80069a8 <memset>
  if(tim_icHandle->Instance==TIM2)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681a      	ldr	r2, [r3, #0]
 8003a2c:	2380      	movs	r3, #128	; 0x80
 8003a2e:	05db      	lsls	r3, r3, #23
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d129      	bne.n	8003a88 <HAL_TIM_IC_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003a34:	4b16      	ldr	r3, [pc, #88]	; (8003a90 <HAL_TIM_IC_MspInit+0x80>)
 8003a36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a38:	4b15      	ldr	r3, [pc, #84]	; (8003a90 <HAL_TIM_IC_MspInit+0x80>)
 8003a3a:	2101      	movs	r1, #1
 8003a3c:	430a      	orrs	r2, r1
 8003a3e:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a40:	4b13      	ldr	r3, [pc, #76]	; (8003a90 <HAL_TIM_IC_MspInit+0x80>)
 8003a42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a44:	4b12      	ldr	r3, [pc, #72]	; (8003a90 <HAL_TIM_IC_MspInit+0x80>)
 8003a46:	2101      	movs	r1, #1
 8003a48:	430a      	orrs	r2, r1
 8003a4a:	62da      	str	r2, [r3, #44]	; 0x2c
 8003a4c:	4b10      	ldr	r3, [pc, #64]	; (8003a90 <HAL_TIM_IC_MspInit+0x80>)
 8003a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a50:	2201      	movs	r2, #1
 8003a52:	4013      	ands	r3, r2
 8003a54:	60bb      	str	r3, [r7, #8]
 8003a56:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003a58:	193b      	adds	r3, r7, r4
 8003a5a:	2280      	movs	r2, #128	; 0x80
 8003a5c:	0212      	lsls	r2, r2, #8
 8003a5e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a60:	0021      	movs	r1, r4
 8003a62:	187b      	adds	r3, r7, r1
 8003a64:	2202      	movs	r2, #2
 8003a66:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a68:	187b      	adds	r3, r7, r1
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a6e:	187b      	adds	r3, r7, r1
 8003a70:	2200      	movs	r2, #0
 8003a72:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM2;
 8003a74:	187b      	adds	r3, r7, r1
 8003a76:	2205      	movs	r2, #5
 8003a78:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a7a:	187a      	adds	r2, r7, r1
 8003a7c:	23a0      	movs	r3, #160	; 0xa0
 8003a7e:	05db      	lsls	r3, r3, #23
 8003a80:	0011      	movs	r1, r2
 8003a82:	0018      	movs	r0, r3
 8003a84:	f000 faa4 	bl	8003fd0 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8003a88:	46c0      	nop			; (mov r8, r8)
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	b009      	add	sp, #36	; 0x24
 8003a8e:	bd90      	pop	{r4, r7, pc}
 8003a90:	40021000 	.word	0x40021000

08003a94 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b082      	sub	sp, #8
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a06      	ldr	r2, [pc, #24]	; (8003abc <HAL_TIM_PWM_MspInit+0x28>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d105      	bne.n	8003ab2 <HAL_TIM_PWM_MspInit+0x1e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003aa6:	4b06      	ldr	r3, [pc, #24]	; (8003ac0 <HAL_TIM_PWM_MspInit+0x2c>)
 8003aa8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003aaa:	4b05      	ldr	r3, [pc, #20]	; (8003ac0 <HAL_TIM_PWM_MspInit+0x2c>)
 8003aac:	2102      	movs	r1, #2
 8003aae:	430a      	orrs	r2, r1
 8003ab0:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003ab2:	46c0      	nop			; (mov r8, r8)
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	b002      	add	sp, #8
 8003ab8:	bd80      	pop	{r7, pc}
 8003aba:	46c0      	nop			; (mov r8, r8)
 8003abc:	40000400 	.word	0x40000400
 8003ac0:	40021000 	.word	0x40021000

08003ac4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003ac4:	b590      	push	{r4, r7, lr}
 8003ac6:	b08b      	sub	sp, #44	; 0x2c
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003acc:	2414      	movs	r4, #20
 8003ace:	193b      	adds	r3, r7, r4
 8003ad0:	0018      	movs	r0, r3
 8003ad2:	2314      	movs	r3, #20
 8003ad4:	001a      	movs	r2, r3
 8003ad6:	2100      	movs	r1, #0
 8003ad8:	f002 ff66 	bl	80069a8 <memset>
  if(timHandle->Instance==TIM2)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681a      	ldr	r2, [r3, #0]
 8003ae0:	2380      	movs	r3, #128	; 0x80
 8003ae2:	05db      	lsls	r3, r3, #23
 8003ae4:	429a      	cmp	r2, r3
 8003ae6:	d123      	bne.n	8003b30 <HAL_TIM_MspPostInit+0x6c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ae8:	4b27      	ldr	r3, [pc, #156]	; (8003b88 <HAL_TIM_MspPostInit+0xc4>)
 8003aea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003aec:	4b26      	ldr	r3, [pc, #152]	; (8003b88 <HAL_TIM_MspPostInit+0xc4>)
 8003aee:	2102      	movs	r1, #2
 8003af0:	430a      	orrs	r2, r1
 8003af2:	62da      	str	r2, [r3, #44]	; 0x2c
 8003af4:	4b24      	ldr	r3, [pc, #144]	; (8003b88 <HAL_TIM_MspPostInit+0xc4>)
 8003af6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003af8:	2202      	movs	r2, #2
 8003afa:	4013      	ands	r3, r2
 8003afc:	613b      	str	r3, [r7, #16]
 8003afe:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003b00:	193b      	adds	r3, r7, r4
 8003b02:	2280      	movs	r2, #128	; 0x80
 8003b04:	00d2      	lsls	r2, r2, #3
 8003b06:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b08:	0021      	movs	r1, r4
 8003b0a:	187b      	adds	r3, r7, r1
 8003b0c:	2202      	movs	r2, #2
 8003b0e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b10:	187b      	adds	r3, r7, r1
 8003b12:	2200      	movs	r2, #0
 8003b14:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b16:	187b      	adds	r3, r7, r1
 8003b18:	2200      	movs	r2, #0
 8003b1a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8003b1c:	187b      	adds	r3, r7, r1
 8003b1e:	2202      	movs	r2, #2
 8003b20:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b22:	187b      	adds	r3, r7, r1
 8003b24:	4a19      	ldr	r2, [pc, #100]	; (8003b8c <HAL_TIM_MspPostInit+0xc8>)
 8003b26:	0019      	movs	r1, r3
 8003b28:	0010      	movs	r0, r2
 8003b2a:	f000 fa51 	bl	8003fd0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003b2e:	e027      	b.n	8003b80 <HAL_TIM_MspPostInit+0xbc>
  else if(timHandle->Instance==TIM3)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a16      	ldr	r2, [pc, #88]	; (8003b90 <HAL_TIM_MspPostInit+0xcc>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d122      	bne.n	8003b80 <HAL_TIM_MspPostInit+0xbc>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b3a:	4b13      	ldr	r3, [pc, #76]	; (8003b88 <HAL_TIM_MspPostInit+0xc4>)
 8003b3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b3e:	4b12      	ldr	r3, [pc, #72]	; (8003b88 <HAL_TIM_MspPostInit+0xc4>)
 8003b40:	2101      	movs	r1, #1
 8003b42:	430a      	orrs	r2, r1
 8003b44:	62da      	str	r2, [r3, #44]	; 0x2c
 8003b46:	4b10      	ldr	r3, [pc, #64]	; (8003b88 <HAL_TIM_MspPostInit+0xc4>)
 8003b48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	60fb      	str	r3, [r7, #12]
 8003b50:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003b52:	2114      	movs	r1, #20
 8003b54:	187b      	adds	r3, r7, r1
 8003b56:	2240      	movs	r2, #64	; 0x40
 8003b58:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b5a:	187b      	adds	r3, r7, r1
 8003b5c:	2202      	movs	r2, #2
 8003b5e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b60:	187b      	adds	r3, r7, r1
 8003b62:	2200      	movs	r2, #0
 8003b64:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b66:	187b      	adds	r3, r7, r1
 8003b68:	2200      	movs	r2, #0
 8003b6a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003b6c:	187b      	adds	r3, r7, r1
 8003b6e:	2202      	movs	r2, #2
 8003b70:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b72:	187a      	adds	r2, r7, r1
 8003b74:	23a0      	movs	r3, #160	; 0xa0
 8003b76:	05db      	lsls	r3, r3, #23
 8003b78:	0011      	movs	r1, r2
 8003b7a:	0018      	movs	r0, r3
 8003b7c:	f000 fa28 	bl	8003fd0 <HAL_GPIO_Init>
}
 8003b80:	46c0      	nop			; (mov r8, r8)
 8003b82:	46bd      	mov	sp, r7
 8003b84:	b00b      	add	sp, #44	; 0x2c
 8003b86:	bd90      	pop	{r4, r7, pc}
 8003b88:	40021000 	.word	0x40021000
 8003b8c:	50000400 	.word	0x50000400
 8003b90:	40000400 	.word	0x40000400

08003b94 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003b98:	4b14      	ldr	r3, [pc, #80]	; (8003bec <MX_USART2_UART_Init+0x58>)
 8003b9a:	4a15      	ldr	r2, [pc, #84]	; (8003bf0 <MX_USART2_UART_Init+0x5c>)
 8003b9c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003b9e:	4b13      	ldr	r3, [pc, #76]	; (8003bec <MX_USART2_UART_Init+0x58>)
 8003ba0:	22e1      	movs	r2, #225	; 0xe1
 8003ba2:	0252      	lsls	r2, r2, #9
 8003ba4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003ba6:	4b11      	ldr	r3, [pc, #68]	; (8003bec <MX_USART2_UART_Init+0x58>)
 8003ba8:	2200      	movs	r2, #0
 8003baa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003bac:	4b0f      	ldr	r3, [pc, #60]	; (8003bec <MX_USART2_UART_Init+0x58>)
 8003bae:	2200      	movs	r2, #0
 8003bb0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003bb2:	4b0e      	ldr	r3, [pc, #56]	; (8003bec <MX_USART2_UART_Init+0x58>)
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003bb8:	4b0c      	ldr	r3, [pc, #48]	; (8003bec <MX_USART2_UART_Init+0x58>)
 8003bba:	220c      	movs	r2, #12
 8003bbc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003bbe:	4b0b      	ldr	r3, [pc, #44]	; (8003bec <MX_USART2_UART_Init+0x58>)
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003bc4:	4b09      	ldr	r3, [pc, #36]	; (8003bec <MX_USART2_UART_Init+0x58>)
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003bca:	4b08      	ldr	r3, [pc, #32]	; (8003bec <MX_USART2_UART_Init+0x58>)
 8003bcc:	2200      	movs	r2, #0
 8003bce:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003bd0:	4b06      	ldr	r3, [pc, #24]	; (8003bec <MX_USART2_UART_Init+0x58>)
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003bd6:	4b05      	ldr	r3, [pc, #20]	; (8003bec <MX_USART2_UART_Init+0x58>)
 8003bd8:	0018      	movs	r0, r3
 8003bda:	f002 f95f 	bl	8005e9c <HAL_UART_Init>
 8003bde:	1e03      	subs	r3, r0, #0
 8003be0:	d001      	beq.n	8003be6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003be2:	f7ff fcd3 	bl	800358c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003be6:	46c0      	nop			; (mov r8, r8)
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}
 8003bec:	200002c4 	.word	0x200002c4
 8003bf0:	40004400 	.word	0x40004400

08003bf4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003bf4:	b590      	push	{r4, r7, lr}
 8003bf6:	b089      	sub	sp, #36	; 0x24
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bfc:	240c      	movs	r4, #12
 8003bfe:	193b      	adds	r3, r7, r4
 8003c00:	0018      	movs	r0, r3
 8003c02:	2314      	movs	r3, #20
 8003c04:	001a      	movs	r2, r3
 8003c06:	2100      	movs	r1, #0
 8003c08:	f002 fece 	bl	80069a8 <memset>
  if(uartHandle->Instance==USART2)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a18      	ldr	r2, [pc, #96]	; (8003c74 <HAL_UART_MspInit+0x80>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d129      	bne.n	8003c6a <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003c16:	4b18      	ldr	r3, [pc, #96]	; (8003c78 <HAL_UART_MspInit+0x84>)
 8003c18:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c1a:	4b17      	ldr	r3, [pc, #92]	; (8003c78 <HAL_UART_MspInit+0x84>)
 8003c1c:	2180      	movs	r1, #128	; 0x80
 8003c1e:	0289      	lsls	r1, r1, #10
 8003c20:	430a      	orrs	r2, r1
 8003c22:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c24:	4b14      	ldr	r3, [pc, #80]	; (8003c78 <HAL_UART_MspInit+0x84>)
 8003c26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c28:	4b13      	ldr	r3, [pc, #76]	; (8003c78 <HAL_UART_MspInit+0x84>)
 8003c2a:	2101      	movs	r1, #1
 8003c2c:	430a      	orrs	r2, r1
 8003c2e:	62da      	str	r2, [r3, #44]	; 0x2c
 8003c30:	4b11      	ldr	r3, [pc, #68]	; (8003c78 <HAL_UART_MspInit+0x84>)
 8003c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c34:	2201      	movs	r2, #1
 8003c36:	4013      	ands	r3, r2
 8003c38:	60bb      	str	r3, [r7, #8]
 8003c3a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003c3c:	0021      	movs	r1, r4
 8003c3e:	187b      	adds	r3, r7, r1
 8003c40:	220c      	movs	r2, #12
 8003c42:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c44:	187b      	adds	r3, r7, r1
 8003c46:	2202      	movs	r2, #2
 8003c48:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c4a:	187b      	adds	r3, r7, r1
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c50:	187b      	adds	r3, r7, r1
 8003c52:	2203      	movs	r2, #3
 8003c54:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8003c56:	187b      	adds	r3, r7, r1
 8003c58:	2204      	movs	r2, #4
 8003c5a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c5c:	187a      	adds	r2, r7, r1
 8003c5e:	23a0      	movs	r3, #160	; 0xa0
 8003c60:	05db      	lsls	r3, r3, #23
 8003c62:	0011      	movs	r1, r2
 8003c64:	0018      	movs	r0, r3
 8003c66:	f000 f9b3 	bl	8003fd0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003c6a:	46c0      	nop			; (mov r8, r8)
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	b009      	add	sp, #36	; 0x24
 8003c70:	bd90      	pop	{r4, r7, pc}
 8003c72:	46c0      	nop			; (mov r8, r8)
 8003c74:	40004400 	.word	0x40004400
 8003c78:	40021000 	.word	0x40021000

08003c7c <usrednianie>:
#include "usredniarka.h"
#include "tim.h"



float usrednianie(float probka){
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b084      	sub	sp, #16
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
	//float avg_probka_new = (NUMBER_OF_SAMPLES-1)/NUMBER_OF_SAMPLES * avg_probki_old + 1/NUMBER_OF_SAMPLES*probka;
	static uint16_t nrProbki;
	static float probki;

	if(nrProbki == NUMBER_OF_SAMPLES ){
 8003c84:	4b15      	ldr	r3, [pc, #84]	; (8003cdc <usrednianie+0x60>)
 8003c86:	881a      	ldrh	r2, [r3, #0]
 8003c88:	23fa      	movs	r3, #250	; 0xfa
 8003c8a:	009b      	lsls	r3, r3, #2
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d10f      	bne.n	8003cb0 <usrednianie+0x34>
		nrProbki = 0;
 8003c90:	4b12      	ldr	r3, [pc, #72]	; (8003cdc <usrednianie+0x60>)
 8003c92:	2200      	movs	r2, #0
 8003c94:	801a      	strh	r2, [r3, #0]
		float temp = probki/NUMBER_OF_SAMPLES;
 8003c96:	4b12      	ldr	r3, [pc, #72]	; (8003ce0 <usrednianie+0x64>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4912      	ldr	r1, [pc, #72]	; (8003ce4 <usrednianie+0x68>)
 8003c9c:	1c18      	adds	r0, r3, #0
 8003c9e:	f7fc ff0d 	bl	8000abc <__aeabi_fdiv>
 8003ca2:	1c03      	adds	r3, r0, #0
 8003ca4:	60fb      	str	r3, [r7, #12]
		probki = 0;
 8003ca6:	4b0e      	ldr	r3, [pc, #56]	; (8003ce0 <usrednianie+0x64>)
 8003ca8:	2200      	movs	r2, #0
 8003caa:	601a      	str	r2, [r3, #0]
		return temp;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	e010      	b.n	8003cd2 <usrednianie+0x56>

	}
	else{
		probki = probki + probka;
 8003cb0:	4b0b      	ldr	r3, [pc, #44]	; (8003ce0 <usrednianie+0x64>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	6879      	ldr	r1, [r7, #4]
 8003cb6:	1c18      	adds	r0, r3, #0
 8003cb8:	f7fc fd62 	bl	8000780 <__aeabi_fadd>
 8003cbc:	1c03      	adds	r3, r0, #0
 8003cbe:	1c1a      	adds	r2, r3, #0
 8003cc0:	4b07      	ldr	r3, [pc, #28]	; (8003ce0 <usrednianie+0x64>)
 8003cc2:	601a      	str	r2, [r3, #0]
		nrProbki++;
 8003cc4:	4b05      	ldr	r3, [pc, #20]	; (8003cdc <usrednianie+0x60>)
 8003cc6:	881b      	ldrh	r3, [r3, #0]
 8003cc8:	3301      	adds	r3, #1
 8003cca:	b29a      	uxth	r2, r3
 8003ccc:	4b03      	ldr	r3, [pc, #12]	; (8003cdc <usrednianie+0x60>)
 8003cce:	801a      	strh	r2, [r3, #0]
        return 25.0;
 8003cd0:	4b05      	ldr	r3, [pc, #20]	; (8003ce8 <usrednianie+0x6c>)
	}
}
 8003cd2:	1c18      	adds	r0, r3, #0
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	b004      	add	sp, #16
 8003cd8:	bd80      	pop	{r7, pc}
 8003cda:	46c0      	nop			; (mov r8, r8)
 8003cdc:	20000348 	.word	0x20000348
 8003ce0:	2000034c 	.word	0x2000034c
 8003ce4:	447a0000 	.word	0x447a0000
 8003ce8:	41c80000 	.word	0x41c80000

08003cec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8003cec:	480d      	ldr	r0, [pc, #52]	; (8003d24 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8003cee:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003cf0:	480d      	ldr	r0, [pc, #52]	; (8003d28 <LoopForever+0x6>)
  ldr r1, =_edata
 8003cf2:	490e      	ldr	r1, [pc, #56]	; (8003d2c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003cf4:	4a0e      	ldr	r2, [pc, #56]	; (8003d30 <LoopForever+0xe>)
  movs r3, #0
 8003cf6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003cf8:	e002      	b.n	8003d00 <LoopCopyDataInit>

08003cfa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003cfa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003cfc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003cfe:	3304      	adds	r3, #4

08003d00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003d00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003d02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003d04:	d3f9      	bcc.n	8003cfa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003d06:	4a0b      	ldr	r2, [pc, #44]	; (8003d34 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003d08:	4c0b      	ldr	r4, [pc, #44]	; (8003d38 <LoopForever+0x16>)
  movs r3, #0
 8003d0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003d0c:	e001      	b.n	8003d12 <LoopFillZerobss>

08003d0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003d0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003d10:	3204      	adds	r2, #4

08003d12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003d12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003d14:	d3fb      	bcc.n	8003d0e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8003d16:	f7ff fd83 	bl	8003820 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003d1a:	f002 fe21 	bl	8006960 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003d1e:	f7ff fb1b 	bl	8003358 <main>

08003d22 <LoopForever>:

LoopForever:
    b LoopForever
 8003d22:	e7fe      	b.n	8003d22 <LoopForever>
   ldr   r0, =_estack
 8003d24:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8003d28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003d2c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8003d30:	08009ec4 	.word	0x08009ec4
  ldr r2, =_sbss
 8003d34:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8003d38:	20000364 	.word	0x20000364

08003d3c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003d3c:	e7fe      	b.n	8003d3c <ADC1_COMP_IRQHandler>
	...

08003d40 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b082      	sub	sp, #8
 8003d44:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003d46:	1dfb      	adds	r3, r7, #7
 8003d48:	2200      	movs	r2, #0
 8003d4a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8003d4c:	4b0b      	ldr	r3, [pc, #44]	; (8003d7c <HAL_Init+0x3c>)
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	4b0a      	ldr	r3, [pc, #40]	; (8003d7c <HAL_Init+0x3c>)
 8003d52:	2140      	movs	r1, #64	; 0x40
 8003d54:	430a      	orrs	r2, r1
 8003d56:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003d58:	2000      	movs	r0, #0
 8003d5a:	f000 f811 	bl	8003d80 <HAL_InitTick>
 8003d5e:	1e03      	subs	r3, r0, #0
 8003d60:	d003      	beq.n	8003d6a <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8003d62:	1dfb      	adds	r3, r7, #7
 8003d64:	2201      	movs	r2, #1
 8003d66:	701a      	strb	r2, [r3, #0]
 8003d68:	e001      	b.n	8003d6e <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003d6a:	f7ff fc71 	bl	8003650 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003d6e:	1dfb      	adds	r3, r7, #7
 8003d70:	781b      	ldrb	r3, [r3, #0]
}
 8003d72:	0018      	movs	r0, r3
 8003d74:	46bd      	mov	sp, r7
 8003d76:	b002      	add	sp, #8
 8003d78:	bd80      	pop	{r7, pc}
 8003d7a:	46c0      	nop			; (mov r8, r8)
 8003d7c:	40022000 	.word	0x40022000

08003d80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003d80:	b590      	push	{r4, r7, lr}
 8003d82:	b083      	sub	sp, #12
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003d88:	4b14      	ldr	r3, [pc, #80]	; (8003ddc <HAL_InitTick+0x5c>)
 8003d8a:	681c      	ldr	r4, [r3, #0]
 8003d8c:	4b14      	ldr	r3, [pc, #80]	; (8003de0 <HAL_InitTick+0x60>)
 8003d8e:	781b      	ldrb	r3, [r3, #0]
 8003d90:	0019      	movs	r1, r3
 8003d92:	23fa      	movs	r3, #250	; 0xfa
 8003d94:	0098      	lsls	r0, r3, #2
 8003d96:	f7fc f9d3 	bl	8000140 <__udivsi3>
 8003d9a:	0003      	movs	r3, r0
 8003d9c:	0019      	movs	r1, r3
 8003d9e:	0020      	movs	r0, r4
 8003da0:	f7fc f9ce 	bl	8000140 <__udivsi3>
 8003da4:	0003      	movs	r3, r0
 8003da6:	0018      	movs	r0, r3
 8003da8:	f000 f905 	bl	8003fb6 <HAL_SYSTICK_Config>
 8003dac:	1e03      	subs	r3, r0, #0
 8003dae:	d001      	beq.n	8003db4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	e00f      	b.n	8003dd4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2b03      	cmp	r3, #3
 8003db8:	d80b      	bhi.n	8003dd2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003dba:	6879      	ldr	r1, [r7, #4]
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	425b      	negs	r3, r3
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	0018      	movs	r0, r3
 8003dc4:	f000 f8e2 	bl	8003f8c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003dc8:	4b06      	ldr	r3, [pc, #24]	; (8003de4 <HAL_InitTick+0x64>)
 8003dca:	687a      	ldr	r2, [r7, #4]
 8003dcc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	e000      	b.n	8003dd4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
}
 8003dd4:	0018      	movs	r0, r3
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	b003      	add	sp, #12
 8003dda:	bd90      	pop	{r4, r7, pc}
 8003ddc:	20000000 	.word	0x20000000
 8003de0:	20000008 	.word	0x20000008
 8003de4:	20000004 	.word	0x20000004

08003de8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003dec:	4b05      	ldr	r3, [pc, #20]	; (8003e04 <HAL_IncTick+0x1c>)
 8003dee:	781b      	ldrb	r3, [r3, #0]
 8003df0:	001a      	movs	r2, r3
 8003df2:	4b05      	ldr	r3, [pc, #20]	; (8003e08 <HAL_IncTick+0x20>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	18d2      	adds	r2, r2, r3
 8003df8:	4b03      	ldr	r3, [pc, #12]	; (8003e08 <HAL_IncTick+0x20>)
 8003dfa:	601a      	str	r2, [r3, #0]
}
 8003dfc:	46c0      	nop			; (mov r8, r8)
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bd80      	pop	{r7, pc}
 8003e02:	46c0      	nop			; (mov r8, r8)
 8003e04:	20000008 	.word	0x20000008
 8003e08:	20000350 	.word	0x20000350

08003e0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	af00      	add	r7, sp, #0
  return uwTick;
 8003e10:	4b02      	ldr	r3, [pc, #8]	; (8003e1c <HAL_GetTick+0x10>)
 8003e12:	681b      	ldr	r3, [r3, #0]
}
 8003e14:	0018      	movs	r0, r3
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}
 8003e1a:	46c0      	nop			; (mov r8, r8)
 8003e1c:	20000350 	.word	0x20000350

08003e20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b084      	sub	sp, #16
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003e28:	f7ff fff0 	bl	8003e0c <HAL_GetTick>
 8003e2c:	0003      	movs	r3, r0
 8003e2e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	3301      	adds	r3, #1
 8003e38:	d005      	beq.n	8003e46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003e3a:	4b0a      	ldr	r3, [pc, #40]	; (8003e64 <HAL_Delay+0x44>)
 8003e3c:	781b      	ldrb	r3, [r3, #0]
 8003e3e:	001a      	movs	r2, r3
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	189b      	adds	r3, r3, r2
 8003e44:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003e46:	46c0      	nop			; (mov r8, r8)
 8003e48:	f7ff ffe0 	bl	8003e0c <HAL_GetTick>
 8003e4c:	0002      	movs	r2, r0
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	1ad3      	subs	r3, r2, r3
 8003e52:	68fa      	ldr	r2, [r7, #12]
 8003e54:	429a      	cmp	r2, r3
 8003e56:	d8f7      	bhi.n	8003e48 <HAL_Delay+0x28>
  {
  }
}
 8003e58:	46c0      	nop			; (mov r8, r8)
 8003e5a:	46c0      	nop			; (mov r8, r8)
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	b004      	add	sp, #16
 8003e60:	bd80      	pop	{r7, pc}
 8003e62:	46c0      	nop			; (mov r8, r8)
 8003e64:	20000008 	.word	0x20000008

08003e68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e68:	b590      	push	{r4, r7, lr}
 8003e6a:	b083      	sub	sp, #12
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	0002      	movs	r2, r0
 8003e70:	6039      	str	r1, [r7, #0]
 8003e72:	1dfb      	adds	r3, r7, #7
 8003e74:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003e76:	1dfb      	adds	r3, r7, #7
 8003e78:	781b      	ldrb	r3, [r3, #0]
 8003e7a:	2b7f      	cmp	r3, #127	; 0x7f
 8003e7c:	d828      	bhi.n	8003ed0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003e7e:	4a2f      	ldr	r2, [pc, #188]	; (8003f3c <__NVIC_SetPriority+0xd4>)
 8003e80:	1dfb      	adds	r3, r7, #7
 8003e82:	781b      	ldrb	r3, [r3, #0]
 8003e84:	b25b      	sxtb	r3, r3
 8003e86:	089b      	lsrs	r3, r3, #2
 8003e88:	33c0      	adds	r3, #192	; 0xc0
 8003e8a:	009b      	lsls	r3, r3, #2
 8003e8c:	589b      	ldr	r3, [r3, r2]
 8003e8e:	1dfa      	adds	r2, r7, #7
 8003e90:	7812      	ldrb	r2, [r2, #0]
 8003e92:	0011      	movs	r1, r2
 8003e94:	2203      	movs	r2, #3
 8003e96:	400a      	ands	r2, r1
 8003e98:	00d2      	lsls	r2, r2, #3
 8003e9a:	21ff      	movs	r1, #255	; 0xff
 8003e9c:	4091      	lsls	r1, r2
 8003e9e:	000a      	movs	r2, r1
 8003ea0:	43d2      	mvns	r2, r2
 8003ea2:	401a      	ands	r2, r3
 8003ea4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	019b      	lsls	r3, r3, #6
 8003eaa:	22ff      	movs	r2, #255	; 0xff
 8003eac:	401a      	ands	r2, r3
 8003eae:	1dfb      	adds	r3, r7, #7
 8003eb0:	781b      	ldrb	r3, [r3, #0]
 8003eb2:	0018      	movs	r0, r3
 8003eb4:	2303      	movs	r3, #3
 8003eb6:	4003      	ands	r3, r0
 8003eb8:	00db      	lsls	r3, r3, #3
 8003eba:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003ebc:	481f      	ldr	r0, [pc, #124]	; (8003f3c <__NVIC_SetPriority+0xd4>)
 8003ebe:	1dfb      	adds	r3, r7, #7
 8003ec0:	781b      	ldrb	r3, [r3, #0]
 8003ec2:	b25b      	sxtb	r3, r3
 8003ec4:	089b      	lsrs	r3, r3, #2
 8003ec6:	430a      	orrs	r2, r1
 8003ec8:	33c0      	adds	r3, #192	; 0xc0
 8003eca:	009b      	lsls	r3, r3, #2
 8003ecc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003ece:	e031      	b.n	8003f34 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003ed0:	4a1b      	ldr	r2, [pc, #108]	; (8003f40 <__NVIC_SetPriority+0xd8>)
 8003ed2:	1dfb      	adds	r3, r7, #7
 8003ed4:	781b      	ldrb	r3, [r3, #0]
 8003ed6:	0019      	movs	r1, r3
 8003ed8:	230f      	movs	r3, #15
 8003eda:	400b      	ands	r3, r1
 8003edc:	3b08      	subs	r3, #8
 8003ede:	089b      	lsrs	r3, r3, #2
 8003ee0:	3306      	adds	r3, #6
 8003ee2:	009b      	lsls	r3, r3, #2
 8003ee4:	18d3      	adds	r3, r2, r3
 8003ee6:	3304      	adds	r3, #4
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	1dfa      	adds	r2, r7, #7
 8003eec:	7812      	ldrb	r2, [r2, #0]
 8003eee:	0011      	movs	r1, r2
 8003ef0:	2203      	movs	r2, #3
 8003ef2:	400a      	ands	r2, r1
 8003ef4:	00d2      	lsls	r2, r2, #3
 8003ef6:	21ff      	movs	r1, #255	; 0xff
 8003ef8:	4091      	lsls	r1, r2
 8003efa:	000a      	movs	r2, r1
 8003efc:	43d2      	mvns	r2, r2
 8003efe:	401a      	ands	r2, r3
 8003f00:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	019b      	lsls	r3, r3, #6
 8003f06:	22ff      	movs	r2, #255	; 0xff
 8003f08:	401a      	ands	r2, r3
 8003f0a:	1dfb      	adds	r3, r7, #7
 8003f0c:	781b      	ldrb	r3, [r3, #0]
 8003f0e:	0018      	movs	r0, r3
 8003f10:	2303      	movs	r3, #3
 8003f12:	4003      	ands	r3, r0
 8003f14:	00db      	lsls	r3, r3, #3
 8003f16:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003f18:	4809      	ldr	r0, [pc, #36]	; (8003f40 <__NVIC_SetPriority+0xd8>)
 8003f1a:	1dfb      	adds	r3, r7, #7
 8003f1c:	781b      	ldrb	r3, [r3, #0]
 8003f1e:	001c      	movs	r4, r3
 8003f20:	230f      	movs	r3, #15
 8003f22:	4023      	ands	r3, r4
 8003f24:	3b08      	subs	r3, #8
 8003f26:	089b      	lsrs	r3, r3, #2
 8003f28:	430a      	orrs	r2, r1
 8003f2a:	3306      	adds	r3, #6
 8003f2c:	009b      	lsls	r3, r3, #2
 8003f2e:	18c3      	adds	r3, r0, r3
 8003f30:	3304      	adds	r3, #4
 8003f32:	601a      	str	r2, [r3, #0]
}
 8003f34:	46c0      	nop			; (mov r8, r8)
 8003f36:	46bd      	mov	sp, r7
 8003f38:	b003      	add	sp, #12
 8003f3a:	bd90      	pop	{r4, r7, pc}
 8003f3c:	e000e100 	.word	0xe000e100
 8003f40:	e000ed00 	.word	0xe000ed00

08003f44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b082      	sub	sp, #8
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	1e5a      	subs	r2, r3, #1
 8003f50:	2380      	movs	r3, #128	; 0x80
 8003f52:	045b      	lsls	r3, r3, #17
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d301      	bcc.n	8003f5c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e010      	b.n	8003f7e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f5c:	4b0a      	ldr	r3, [pc, #40]	; (8003f88 <SysTick_Config+0x44>)
 8003f5e:	687a      	ldr	r2, [r7, #4]
 8003f60:	3a01      	subs	r2, #1
 8003f62:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f64:	2301      	movs	r3, #1
 8003f66:	425b      	negs	r3, r3
 8003f68:	2103      	movs	r1, #3
 8003f6a:	0018      	movs	r0, r3
 8003f6c:	f7ff ff7c 	bl	8003e68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f70:	4b05      	ldr	r3, [pc, #20]	; (8003f88 <SysTick_Config+0x44>)
 8003f72:	2200      	movs	r2, #0
 8003f74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f76:	4b04      	ldr	r3, [pc, #16]	; (8003f88 <SysTick_Config+0x44>)
 8003f78:	2207      	movs	r2, #7
 8003f7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f7c:	2300      	movs	r3, #0
}
 8003f7e:	0018      	movs	r0, r3
 8003f80:	46bd      	mov	sp, r7
 8003f82:	b002      	add	sp, #8
 8003f84:	bd80      	pop	{r7, pc}
 8003f86:	46c0      	nop			; (mov r8, r8)
 8003f88:	e000e010 	.word	0xe000e010

08003f8c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b084      	sub	sp, #16
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	60b9      	str	r1, [r7, #8]
 8003f94:	607a      	str	r2, [r7, #4]
 8003f96:	210f      	movs	r1, #15
 8003f98:	187b      	adds	r3, r7, r1
 8003f9a:	1c02      	adds	r2, r0, #0
 8003f9c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003f9e:	68ba      	ldr	r2, [r7, #8]
 8003fa0:	187b      	adds	r3, r7, r1
 8003fa2:	781b      	ldrb	r3, [r3, #0]
 8003fa4:	b25b      	sxtb	r3, r3
 8003fa6:	0011      	movs	r1, r2
 8003fa8:	0018      	movs	r0, r3
 8003faa:	f7ff ff5d 	bl	8003e68 <__NVIC_SetPriority>
}
 8003fae:	46c0      	nop			; (mov r8, r8)
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	b004      	add	sp, #16
 8003fb4:	bd80      	pop	{r7, pc}

08003fb6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003fb6:	b580      	push	{r7, lr}
 8003fb8:	b082      	sub	sp, #8
 8003fba:	af00      	add	r7, sp, #0
 8003fbc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	0018      	movs	r0, r3
 8003fc2:	f7ff ffbf 	bl	8003f44 <SysTick_Config>
 8003fc6:	0003      	movs	r3, r0
}
 8003fc8:	0018      	movs	r0, r3
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	b002      	add	sp, #8
 8003fce:	bd80      	pop	{r7, pc}

08003fd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b086      	sub	sp, #24
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
 8003fd8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003fda:	2300      	movs	r3, #0
 8003fdc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8003fe6:	e155      	b.n	8004294 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	2101      	movs	r1, #1
 8003fee:	697a      	ldr	r2, [r7, #20]
 8003ff0:	4091      	lsls	r1, r2
 8003ff2:	000a      	movs	r2, r1
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d100      	bne.n	8004000 <HAL_GPIO_Init+0x30>
 8003ffe:	e146      	b.n	800428e <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	2203      	movs	r2, #3
 8004006:	4013      	ands	r3, r2
 8004008:	2b01      	cmp	r3, #1
 800400a:	d005      	beq.n	8004018 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	2203      	movs	r2, #3
 8004012:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004014:	2b02      	cmp	r3, #2
 8004016:	d130      	bne.n	800407a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	689b      	ldr	r3, [r3, #8]
 800401c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	005b      	lsls	r3, r3, #1
 8004022:	2203      	movs	r2, #3
 8004024:	409a      	lsls	r2, r3
 8004026:	0013      	movs	r3, r2
 8004028:	43da      	mvns	r2, r3
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	4013      	ands	r3, r2
 800402e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	68da      	ldr	r2, [r3, #12]
 8004034:	697b      	ldr	r3, [r7, #20]
 8004036:	005b      	lsls	r3, r3, #1
 8004038:	409a      	lsls	r2, r3
 800403a:	0013      	movs	r3, r2
 800403c:	693a      	ldr	r2, [r7, #16]
 800403e:	4313      	orrs	r3, r2
 8004040:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	693a      	ldr	r2, [r7, #16]
 8004046:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800404e:	2201      	movs	r2, #1
 8004050:	697b      	ldr	r3, [r7, #20]
 8004052:	409a      	lsls	r2, r3
 8004054:	0013      	movs	r3, r2
 8004056:	43da      	mvns	r2, r3
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	4013      	ands	r3, r2
 800405c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	091b      	lsrs	r3, r3, #4
 8004064:	2201      	movs	r2, #1
 8004066:	401a      	ands	r2, r3
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	409a      	lsls	r2, r3
 800406c:	0013      	movs	r3, r2
 800406e:	693a      	ldr	r2, [r7, #16]
 8004070:	4313      	orrs	r3, r2
 8004072:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	693a      	ldr	r2, [r7, #16]
 8004078:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	2203      	movs	r2, #3
 8004080:	4013      	ands	r3, r2
 8004082:	2b03      	cmp	r3, #3
 8004084:	d017      	beq.n	80040b6 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	68db      	ldr	r3, [r3, #12]
 800408a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	005b      	lsls	r3, r3, #1
 8004090:	2203      	movs	r2, #3
 8004092:	409a      	lsls	r2, r3
 8004094:	0013      	movs	r3, r2
 8004096:	43da      	mvns	r2, r3
 8004098:	693b      	ldr	r3, [r7, #16]
 800409a:	4013      	ands	r3, r2
 800409c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	689a      	ldr	r2, [r3, #8]
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	005b      	lsls	r3, r3, #1
 80040a6:	409a      	lsls	r2, r3
 80040a8:	0013      	movs	r3, r2
 80040aa:	693a      	ldr	r2, [r7, #16]
 80040ac:	4313      	orrs	r3, r2
 80040ae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	693a      	ldr	r2, [r7, #16]
 80040b4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	2203      	movs	r2, #3
 80040bc:	4013      	ands	r3, r2
 80040be:	2b02      	cmp	r3, #2
 80040c0:	d123      	bne.n	800410a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	08da      	lsrs	r2, r3, #3
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	3208      	adds	r2, #8
 80040ca:	0092      	lsls	r2, r2, #2
 80040cc:	58d3      	ldr	r3, [r2, r3]
 80040ce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	2207      	movs	r2, #7
 80040d4:	4013      	ands	r3, r2
 80040d6:	009b      	lsls	r3, r3, #2
 80040d8:	220f      	movs	r2, #15
 80040da:	409a      	lsls	r2, r3
 80040dc:	0013      	movs	r3, r2
 80040de:	43da      	mvns	r2, r3
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	4013      	ands	r3, r2
 80040e4:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	691a      	ldr	r2, [r3, #16]
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	2107      	movs	r1, #7
 80040ee:	400b      	ands	r3, r1
 80040f0:	009b      	lsls	r3, r3, #2
 80040f2:	409a      	lsls	r2, r3
 80040f4:	0013      	movs	r3, r2
 80040f6:	693a      	ldr	r2, [r7, #16]
 80040f8:	4313      	orrs	r3, r2
 80040fa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80040fc:	697b      	ldr	r3, [r7, #20]
 80040fe:	08da      	lsrs	r2, r3, #3
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	3208      	adds	r2, #8
 8004104:	0092      	lsls	r2, r2, #2
 8004106:	6939      	ldr	r1, [r7, #16]
 8004108:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	005b      	lsls	r3, r3, #1
 8004114:	2203      	movs	r2, #3
 8004116:	409a      	lsls	r2, r3
 8004118:	0013      	movs	r3, r2
 800411a:	43da      	mvns	r2, r3
 800411c:	693b      	ldr	r3, [r7, #16]
 800411e:	4013      	ands	r3, r2
 8004120:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	2203      	movs	r2, #3
 8004128:	401a      	ands	r2, r3
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	005b      	lsls	r3, r3, #1
 800412e:	409a      	lsls	r2, r3
 8004130:	0013      	movs	r3, r2
 8004132:	693a      	ldr	r2, [r7, #16]
 8004134:	4313      	orrs	r3, r2
 8004136:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	693a      	ldr	r2, [r7, #16]
 800413c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	685a      	ldr	r2, [r3, #4]
 8004142:	23c0      	movs	r3, #192	; 0xc0
 8004144:	029b      	lsls	r3, r3, #10
 8004146:	4013      	ands	r3, r2
 8004148:	d100      	bne.n	800414c <HAL_GPIO_Init+0x17c>
 800414a:	e0a0      	b.n	800428e <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800414c:	4b57      	ldr	r3, [pc, #348]	; (80042ac <HAL_GPIO_Init+0x2dc>)
 800414e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004150:	4b56      	ldr	r3, [pc, #344]	; (80042ac <HAL_GPIO_Init+0x2dc>)
 8004152:	2101      	movs	r1, #1
 8004154:	430a      	orrs	r2, r1
 8004156:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8004158:	4a55      	ldr	r2, [pc, #340]	; (80042b0 <HAL_GPIO_Init+0x2e0>)
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	089b      	lsrs	r3, r3, #2
 800415e:	3302      	adds	r3, #2
 8004160:	009b      	lsls	r3, r3, #2
 8004162:	589b      	ldr	r3, [r3, r2]
 8004164:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	2203      	movs	r2, #3
 800416a:	4013      	ands	r3, r2
 800416c:	009b      	lsls	r3, r3, #2
 800416e:	220f      	movs	r2, #15
 8004170:	409a      	lsls	r2, r3
 8004172:	0013      	movs	r3, r2
 8004174:	43da      	mvns	r2, r3
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	4013      	ands	r3, r2
 800417a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800417c:	687a      	ldr	r2, [r7, #4]
 800417e:	23a0      	movs	r3, #160	; 0xa0
 8004180:	05db      	lsls	r3, r3, #23
 8004182:	429a      	cmp	r2, r3
 8004184:	d01f      	beq.n	80041c6 <HAL_GPIO_Init+0x1f6>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	4a4a      	ldr	r2, [pc, #296]	; (80042b4 <HAL_GPIO_Init+0x2e4>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d019      	beq.n	80041c2 <HAL_GPIO_Init+0x1f2>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	4a49      	ldr	r2, [pc, #292]	; (80042b8 <HAL_GPIO_Init+0x2e8>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d013      	beq.n	80041be <HAL_GPIO_Init+0x1ee>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	4a48      	ldr	r2, [pc, #288]	; (80042bc <HAL_GPIO_Init+0x2ec>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d00d      	beq.n	80041ba <HAL_GPIO_Init+0x1ea>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	4a47      	ldr	r2, [pc, #284]	; (80042c0 <HAL_GPIO_Init+0x2f0>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d007      	beq.n	80041b6 <HAL_GPIO_Init+0x1e6>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	4a46      	ldr	r2, [pc, #280]	; (80042c4 <HAL_GPIO_Init+0x2f4>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d101      	bne.n	80041b2 <HAL_GPIO_Init+0x1e2>
 80041ae:	2305      	movs	r3, #5
 80041b0:	e00a      	b.n	80041c8 <HAL_GPIO_Init+0x1f8>
 80041b2:	2306      	movs	r3, #6
 80041b4:	e008      	b.n	80041c8 <HAL_GPIO_Init+0x1f8>
 80041b6:	2304      	movs	r3, #4
 80041b8:	e006      	b.n	80041c8 <HAL_GPIO_Init+0x1f8>
 80041ba:	2303      	movs	r3, #3
 80041bc:	e004      	b.n	80041c8 <HAL_GPIO_Init+0x1f8>
 80041be:	2302      	movs	r3, #2
 80041c0:	e002      	b.n	80041c8 <HAL_GPIO_Init+0x1f8>
 80041c2:	2301      	movs	r3, #1
 80041c4:	e000      	b.n	80041c8 <HAL_GPIO_Init+0x1f8>
 80041c6:	2300      	movs	r3, #0
 80041c8:	697a      	ldr	r2, [r7, #20]
 80041ca:	2103      	movs	r1, #3
 80041cc:	400a      	ands	r2, r1
 80041ce:	0092      	lsls	r2, r2, #2
 80041d0:	4093      	lsls	r3, r2
 80041d2:	693a      	ldr	r2, [r7, #16]
 80041d4:	4313      	orrs	r3, r2
 80041d6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80041d8:	4935      	ldr	r1, [pc, #212]	; (80042b0 <HAL_GPIO_Init+0x2e0>)
 80041da:	697b      	ldr	r3, [r7, #20]
 80041dc:	089b      	lsrs	r3, r3, #2
 80041de:	3302      	adds	r3, #2
 80041e0:	009b      	lsls	r3, r3, #2
 80041e2:	693a      	ldr	r2, [r7, #16]
 80041e4:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80041e6:	4b38      	ldr	r3, [pc, #224]	; (80042c8 <HAL_GPIO_Init+0x2f8>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	43da      	mvns	r2, r3
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	4013      	ands	r3, r2
 80041f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	685a      	ldr	r2, [r3, #4]
 80041fa:	2380      	movs	r3, #128	; 0x80
 80041fc:	025b      	lsls	r3, r3, #9
 80041fe:	4013      	ands	r3, r2
 8004200:	d003      	beq.n	800420a <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8004202:	693a      	ldr	r2, [r7, #16]
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	4313      	orrs	r3, r2
 8004208:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800420a:	4b2f      	ldr	r3, [pc, #188]	; (80042c8 <HAL_GPIO_Init+0x2f8>)
 800420c:	693a      	ldr	r2, [r7, #16]
 800420e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8004210:	4b2d      	ldr	r3, [pc, #180]	; (80042c8 <HAL_GPIO_Init+0x2f8>)
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	43da      	mvns	r2, r3
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	4013      	ands	r3, r2
 800421e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	685a      	ldr	r2, [r3, #4]
 8004224:	2380      	movs	r3, #128	; 0x80
 8004226:	029b      	lsls	r3, r3, #10
 8004228:	4013      	ands	r3, r2
 800422a:	d003      	beq.n	8004234 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800422c:	693a      	ldr	r2, [r7, #16]
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	4313      	orrs	r3, r2
 8004232:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004234:	4b24      	ldr	r3, [pc, #144]	; (80042c8 <HAL_GPIO_Init+0x2f8>)
 8004236:	693a      	ldr	r2, [r7, #16]
 8004238:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800423a:	4b23      	ldr	r3, [pc, #140]	; (80042c8 <HAL_GPIO_Init+0x2f8>)
 800423c:	689b      	ldr	r3, [r3, #8]
 800423e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	43da      	mvns	r2, r3
 8004244:	693b      	ldr	r3, [r7, #16]
 8004246:	4013      	ands	r3, r2
 8004248:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	685a      	ldr	r2, [r3, #4]
 800424e:	2380      	movs	r3, #128	; 0x80
 8004250:	035b      	lsls	r3, r3, #13
 8004252:	4013      	ands	r3, r2
 8004254:	d003      	beq.n	800425e <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8004256:	693a      	ldr	r2, [r7, #16]
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	4313      	orrs	r3, r2
 800425c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800425e:	4b1a      	ldr	r3, [pc, #104]	; (80042c8 <HAL_GPIO_Init+0x2f8>)
 8004260:	693a      	ldr	r2, [r7, #16]
 8004262:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004264:	4b18      	ldr	r3, [pc, #96]	; (80042c8 <HAL_GPIO_Init+0x2f8>)
 8004266:	68db      	ldr	r3, [r3, #12]
 8004268:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	43da      	mvns	r2, r3
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	4013      	ands	r3, r2
 8004272:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	685a      	ldr	r2, [r3, #4]
 8004278:	2380      	movs	r3, #128	; 0x80
 800427a:	039b      	lsls	r3, r3, #14
 800427c:	4013      	ands	r3, r2
 800427e:	d003      	beq.n	8004288 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8004280:	693a      	ldr	r2, [r7, #16]
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	4313      	orrs	r3, r2
 8004286:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004288:	4b0f      	ldr	r3, [pc, #60]	; (80042c8 <HAL_GPIO_Init+0x2f8>)
 800428a:	693a      	ldr	r2, [r7, #16]
 800428c:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	3301      	adds	r3, #1
 8004292:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	681a      	ldr	r2, [r3, #0]
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	40da      	lsrs	r2, r3
 800429c:	1e13      	subs	r3, r2, #0
 800429e:	d000      	beq.n	80042a2 <HAL_GPIO_Init+0x2d2>
 80042a0:	e6a2      	b.n	8003fe8 <HAL_GPIO_Init+0x18>
  }
}
 80042a2:	46c0      	nop			; (mov r8, r8)
 80042a4:	46c0      	nop			; (mov r8, r8)
 80042a6:	46bd      	mov	sp, r7
 80042a8:	b006      	add	sp, #24
 80042aa:	bd80      	pop	{r7, pc}
 80042ac:	40021000 	.word	0x40021000
 80042b0:	40010000 	.word	0x40010000
 80042b4:	50000400 	.word	0x50000400
 80042b8:	50000800 	.word	0x50000800
 80042bc:	50000c00 	.word	0x50000c00
 80042c0:	50001000 	.word	0x50001000
 80042c4:	50001c00 	.word	0x50001c00
 80042c8:	40010400 	.word	0x40010400

080042cc <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b082      	sub	sp, #8
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
 80042d4:	0008      	movs	r0, r1
 80042d6:	0011      	movs	r1, r2
 80042d8:	1cbb      	adds	r3, r7, #2
 80042da:	1c02      	adds	r2, r0, #0
 80042dc:	801a      	strh	r2, [r3, #0]
 80042de:	1c7b      	adds	r3, r7, #1
 80042e0:	1c0a      	adds	r2, r1, #0
 80042e2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80042e4:	1c7b      	adds	r3, r7, #1
 80042e6:	781b      	ldrb	r3, [r3, #0]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d004      	beq.n	80042f6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80042ec:	1cbb      	adds	r3, r7, #2
 80042ee:	881a      	ldrh	r2, [r3, #0]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80042f4:	e003      	b.n	80042fe <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80042f6:	1cbb      	adds	r3, r7, #2
 80042f8:	881a      	ldrh	r2, [r3, #0]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	629a      	str	r2, [r3, #40]	; 0x28
}
 80042fe:	46c0      	nop			; (mov r8, r8)
 8004300:	46bd      	mov	sp, r7
 8004302:	b002      	add	sp, #8
 8004304:	bd80      	pop	{r7, pc}
	...

08004308 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004308:	b5b0      	push	{r4, r5, r7, lr}
 800430a:	b08a      	sub	sp, #40	; 0x28
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d102      	bne.n	800431c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	f000 fbbf 	bl	8004a9a <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800431c:	4bc9      	ldr	r3, [pc, #804]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 800431e:	68db      	ldr	r3, [r3, #12]
 8004320:	220c      	movs	r2, #12
 8004322:	4013      	ands	r3, r2
 8004324:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004326:	4bc7      	ldr	r3, [pc, #796]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 8004328:	68da      	ldr	r2, [r3, #12]
 800432a:	2380      	movs	r3, #128	; 0x80
 800432c:	025b      	lsls	r3, r3, #9
 800432e:	4013      	ands	r3, r2
 8004330:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	2201      	movs	r2, #1
 8004338:	4013      	ands	r3, r2
 800433a:	d100      	bne.n	800433e <HAL_RCC_OscConfig+0x36>
 800433c:	e07e      	b.n	800443c <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800433e:	69fb      	ldr	r3, [r7, #28]
 8004340:	2b08      	cmp	r3, #8
 8004342:	d007      	beq.n	8004354 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004344:	69fb      	ldr	r3, [r7, #28]
 8004346:	2b0c      	cmp	r3, #12
 8004348:	d112      	bne.n	8004370 <HAL_RCC_OscConfig+0x68>
 800434a:	69ba      	ldr	r2, [r7, #24]
 800434c:	2380      	movs	r3, #128	; 0x80
 800434e:	025b      	lsls	r3, r3, #9
 8004350:	429a      	cmp	r2, r3
 8004352:	d10d      	bne.n	8004370 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004354:	4bbb      	ldr	r3, [pc, #748]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 8004356:	681a      	ldr	r2, [r3, #0]
 8004358:	2380      	movs	r3, #128	; 0x80
 800435a:	029b      	lsls	r3, r3, #10
 800435c:	4013      	ands	r3, r2
 800435e:	d100      	bne.n	8004362 <HAL_RCC_OscConfig+0x5a>
 8004360:	e06b      	b.n	800443a <HAL_RCC_OscConfig+0x132>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d167      	bne.n	800443a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	f000 fb95 	bl	8004a9a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	685a      	ldr	r2, [r3, #4]
 8004374:	2380      	movs	r3, #128	; 0x80
 8004376:	025b      	lsls	r3, r3, #9
 8004378:	429a      	cmp	r2, r3
 800437a:	d107      	bne.n	800438c <HAL_RCC_OscConfig+0x84>
 800437c:	4bb1      	ldr	r3, [pc, #708]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 800437e:	681a      	ldr	r2, [r3, #0]
 8004380:	4bb0      	ldr	r3, [pc, #704]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 8004382:	2180      	movs	r1, #128	; 0x80
 8004384:	0249      	lsls	r1, r1, #9
 8004386:	430a      	orrs	r2, r1
 8004388:	601a      	str	r2, [r3, #0]
 800438a:	e027      	b.n	80043dc <HAL_RCC_OscConfig+0xd4>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	685a      	ldr	r2, [r3, #4]
 8004390:	23a0      	movs	r3, #160	; 0xa0
 8004392:	02db      	lsls	r3, r3, #11
 8004394:	429a      	cmp	r2, r3
 8004396:	d10e      	bne.n	80043b6 <HAL_RCC_OscConfig+0xae>
 8004398:	4baa      	ldr	r3, [pc, #680]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	4ba9      	ldr	r3, [pc, #676]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 800439e:	2180      	movs	r1, #128	; 0x80
 80043a0:	02c9      	lsls	r1, r1, #11
 80043a2:	430a      	orrs	r2, r1
 80043a4:	601a      	str	r2, [r3, #0]
 80043a6:	4ba7      	ldr	r3, [pc, #668]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 80043a8:	681a      	ldr	r2, [r3, #0]
 80043aa:	4ba6      	ldr	r3, [pc, #664]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 80043ac:	2180      	movs	r1, #128	; 0x80
 80043ae:	0249      	lsls	r1, r1, #9
 80043b0:	430a      	orrs	r2, r1
 80043b2:	601a      	str	r2, [r3, #0]
 80043b4:	e012      	b.n	80043dc <HAL_RCC_OscConfig+0xd4>
 80043b6:	4ba3      	ldr	r3, [pc, #652]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 80043b8:	681a      	ldr	r2, [r3, #0]
 80043ba:	4ba2      	ldr	r3, [pc, #648]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 80043bc:	49a2      	ldr	r1, [pc, #648]	; (8004648 <HAL_RCC_OscConfig+0x340>)
 80043be:	400a      	ands	r2, r1
 80043c0:	601a      	str	r2, [r3, #0]
 80043c2:	4ba0      	ldr	r3, [pc, #640]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	2380      	movs	r3, #128	; 0x80
 80043c8:	025b      	lsls	r3, r3, #9
 80043ca:	4013      	ands	r3, r2
 80043cc:	60fb      	str	r3, [r7, #12]
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	4b9c      	ldr	r3, [pc, #624]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	4b9b      	ldr	r3, [pc, #620]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 80043d6:	499d      	ldr	r1, [pc, #628]	; (800464c <HAL_RCC_OscConfig+0x344>)
 80043d8:	400a      	ands	r2, r1
 80043da:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d015      	beq.n	8004410 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043e4:	f7ff fd12 	bl	8003e0c <HAL_GetTick>
 80043e8:	0003      	movs	r3, r0
 80043ea:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80043ec:	e009      	b.n	8004402 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80043ee:	f7ff fd0d 	bl	8003e0c <HAL_GetTick>
 80043f2:	0002      	movs	r2, r0
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	1ad3      	subs	r3, r2, r3
 80043f8:	2b64      	cmp	r3, #100	; 0x64
 80043fa:	d902      	bls.n	8004402 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80043fc:	2303      	movs	r3, #3
 80043fe:	f000 fb4c 	bl	8004a9a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004402:	4b90      	ldr	r3, [pc, #576]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 8004404:	681a      	ldr	r2, [r3, #0]
 8004406:	2380      	movs	r3, #128	; 0x80
 8004408:	029b      	lsls	r3, r3, #10
 800440a:	4013      	ands	r3, r2
 800440c:	d0ef      	beq.n	80043ee <HAL_RCC_OscConfig+0xe6>
 800440e:	e015      	b.n	800443c <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004410:	f7ff fcfc 	bl	8003e0c <HAL_GetTick>
 8004414:	0003      	movs	r3, r0
 8004416:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004418:	e008      	b.n	800442c <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800441a:	f7ff fcf7 	bl	8003e0c <HAL_GetTick>
 800441e:	0002      	movs	r2, r0
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	1ad3      	subs	r3, r2, r3
 8004424:	2b64      	cmp	r3, #100	; 0x64
 8004426:	d901      	bls.n	800442c <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8004428:	2303      	movs	r3, #3
 800442a:	e336      	b.n	8004a9a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800442c:	4b85      	ldr	r3, [pc, #532]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	2380      	movs	r3, #128	; 0x80
 8004432:	029b      	lsls	r3, r3, #10
 8004434:	4013      	ands	r3, r2
 8004436:	d1f0      	bne.n	800441a <HAL_RCC_OscConfig+0x112>
 8004438:	e000      	b.n	800443c <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800443a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	2202      	movs	r2, #2
 8004442:	4013      	ands	r3, r2
 8004444:	d100      	bne.n	8004448 <HAL_RCC_OscConfig+0x140>
 8004446:	e099      	b.n	800457c <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	68db      	ldr	r3, [r3, #12]
 800444c:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800444e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004450:	2220      	movs	r2, #32
 8004452:	4013      	ands	r3, r2
 8004454:	d009      	beq.n	800446a <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8004456:	4b7b      	ldr	r3, [pc, #492]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 8004458:	681a      	ldr	r2, [r3, #0]
 800445a:	4b7a      	ldr	r3, [pc, #488]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 800445c:	2120      	movs	r1, #32
 800445e:	430a      	orrs	r2, r1
 8004460:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8004462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004464:	2220      	movs	r2, #32
 8004466:	4393      	bics	r3, r2
 8004468:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800446a:	69fb      	ldr	r3, [r7, #28]
 800446c:	2b04      	cmp	r3, #4
 800446e:	d005      	beq.n	800447c <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004470:	69fb      	ldr	r3, [r7, #28]
 8004472:	2b0c      	cmp	r3, #12
 8004474:	d13e      	bne.n	80044f4 <HAL_RCC_OscConfig+0x1ec>
 8004476:	69bb      	ldr	r3, [r7, #24]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d13b      	bne.n	80044f4 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800447c:	4b71      	ldr	r3, [pc, #452]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	2204      	movs	r2, #4
 8004482:	4013      	ands	r3, r2
 8004484:	d004      	beq.n	8004490 <HAL_RCC_OscConfig+0x188>
 8004486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004488:	2b00      	cmp	r3, #0
 800448a:	d101      	bne.n	8004490 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e304      	b.n	8004a9a <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004490:	4b6c      	ldr	r3, [pc, #432]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	4a6e      	ldr	r2, [pc, #440]	; (8004650 <HAL_RCC_OscConfig+0x348>)
 8004496:	4013      	ands	r3, r2
 8004498:	0019      	movs	r1, r3
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	691b      	ldr	r3, [r3, #16]
 800449e:	021a      	lsls	r2, r3, #8
 80044a0:	4b68      	ldr	r3, [pc, #416]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 80044a2:	430a      	orrs	r2, r1
 80044a4:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80044a6:	4b67      	ldr	r3, [pc, #412]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	2209      	movs	r2, #9
 80044ac:	4393      	bics	r3, r2
 80044ae:	0019      	movs	r1, r3
 80044b0:	4b64      	ldr	r3, [pc, #400]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 80044b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044b4:	430a      	orrs	r2, r1
 80044b6:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80044b8:	f000 fc42 	bl	8004d40 <HAL_RCC_GetSysClockFreq>
 80044bc:	0001      	movs	r1, r0
 80044be:	4b61      	ldr	r3, [pc, #388]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 80044c0:	68db      	ldr	r3, [r3, #12]
 80044c2:	091b      	lsrs	r3, r3, #4
 80044c4:	220f      	movs	r2, #15
 80044c6:	4013      	ands	r3, r2
 80044c8:	4a62      	ldr	r2, [pc, #392]	; (8004654 <HAL_RCC_OscConfig+0x34c>)
 80044ca:	5cd3      	ldrb	r3, [r2, r3]
 80044cc:	000a      	movs	r2, r1
 80044ce:	40da      	lsrs	r2, r3
 80044d0:	4b61      	ldr	r3, [pc, #388]	; (8004658 <HAL_RCC_OscConfig+0x350>)
 80044d2:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80044d4:	4b61      	ldr	r3, [pc, #388]	; (800465c <HAL_RCC_OscConfig+0x354>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	2513      	movs	r5, #19
 80044da:	197c      	adds	r4, r7, r5
 80044dc:	0018      	movs	r0, r3
 80044de:	f7ff fc4f 	bl	8003d80 <HAL_InitTick>
 80044e2:	0003      	movs	r3, r0
 80044e4:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80044e6:	197b      	adds	r3, r7, r5
 80044e8:	781b      	ldrb	r3, [r3, #0]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d046      	beq.n	800457c <HAL_RCC_OscConfig+0x274>
      {
        return status;
 80044ee:	197b      	adds	r3, r7, r5
 80044f0:	781b      	ldrb	r3, [r3, #0]
 80044f2:	e2d2      	b.n	8004a9a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80044f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d027      	beq.n	800454a <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80044fa:	4b52      	ldr	r3, [pc, #328]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	2209      	movs	r2, #9
 8004500:	4393      	bics	r3, r2
 8004502:	0019      	movs	r1, r3
 8004504:	4b4f      	ldr	r3, [pc, #316]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 8004506:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004508:	430a      	orrs	r2, r1
 800450a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800450c:	f7ff fc7e 	bl	8003e0c <HAL_GetTick>
 8004510:	0003      	movs	r3, r0
 8004512:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004514:	e008      	b.n	8004528 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004516:	f7ff fc79 	bl	8003e0c <HAL_GetTick>
 800451a:	0002      	movs	r2, r0
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	1ad3      	subs	r3, r2, r3
 8004520:	2b02      	cmp	r3, #2
 8004522:	d901      	bls.n	8004528 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8004524:	2303      	movs	r3, #3
 8004526:	e2b8      	b.n	8004a9a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004528:	4b46      	ldr	r3, [pc, #280]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	2204      	movs	r2, #4
 800452e:	4013      	ands	r3, r2
 8004530:	d0f1      	beq.n	8004516 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004532:	4b44      	ldr	r3, [pc, #272]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 8004534:	685b      	ldr	r3, [r3, #4]
 8004536:	4a46      	ldr	r2, [pc, #280]	; (8004650 <HAL_RCC_OscConfig+0x348>)
 8004538:	4013      	ands	r3, r2
 800453a:	0019      	movs	r1, r3
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	691b      	ldr	r3, [r3, #16]
 8004540:	021a      	lsls	r2, r3, #8
 8004542:	4b40      	ldr	r3, [pc, #256]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 8004544:	430a      	orrs	r2, r1
 8004546:	605a      	str	r2, [r3, #4]
 8004548:	e018      	b.n	800457c <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800454a:	4b3e      	ldr	r3, [pc, #248]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	4b3d      	ldr	r3, [pc, #244]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 8004550:	2101      	movs	r1, #1
 8004552:	438a      	bics	r2, r1
 8004554:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004556:	f7ff fc59 	bl	8003e0c <HAL_GetTick>
 800455a:	0003      	movs	r3, r0
 800455c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800455e:	e008      	b.n	8004572 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004560:	f7ff fc54 	bl	8003e0c <HAL_GetTick>
 8004564:	0002      	movs	r2, r0
 8004566:	697b      	ldr	r3, [r7, #20]
 8004568:	1ad3      	subs	r3, r2, r3
 800456a:	2b02      	cmp	r3, #2
 800456c:	d901      	bls.n	8004572 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 800456e:	2303      	movs	r3, #3
 8004570:	e293      	b.n	8004a9a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004572:	4b34      	ldr	r3, [pc, #208]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	2204      	movs	r2, #4
 8004578:	4013      	ands	r3, r2
 800457a:	d1f1      	bne.n	8004560 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	2210      	movs	r2, #16
 8004582:	4013      	ands	r3, r2
 8004584:	d100      	bne.n	8004588 <HAL_RCC_OscConfig+0x280>
 8004586:	e0a2      	b.n	80046ce <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004588:	69fb      	ldr	r3, [r7, #28]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d140      	bne.n	8004610 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800458e:	4b2d      	ldr	r3, [pc, #180]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	2380      	movs	r3, #128	; 0x80
 8004594:	009b      	lsls	r3, r3, #2
 8004596:	4013      	ands	r3, r2
 8004598:	d005      	beq.n	80045a6 <HAL_RCC_OscConfig+0x29e>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	69db      	ldr	r3, [r3, #28]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d101      	bne.n	80045a6 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e279      	b.n	8004a9a <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80045a6:	4b27      	ldr	r3, [pc, #156]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	4a2d      	ldr	r2, [pc, #180]	; (8004660 <HAL_RCC_OscConfig+0x358>)
 80045ac:	4013      	ands	r3, r2
 80045ae:	0019      	movs	r1, r3
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80045b4:	4b23      	ldr	r3, [pc, #140]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 80045b6:	430a      	orrs	r2, r1
 80045b8:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80045ba:	4b22      	ldr	r3, [pc, #136]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	021b      	lsls	r3, r3, #8
 80045c0:	0a19      	lsrs	r1, r3, #8
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6a1b      	ldr	r3, [r3, #32]
 80045c6:	061a      	lsls	r2, r3, #24
 80045c8:	4b1e      	ldr	r3, [pc, #120]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 80045ca:	430a      	orrs	r2, r1
 80045cc:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d2:	0b5b      	lsrs	r3, r3, #13
 80045d4:	3301      	adds	r3, #1
 80045d6:	2280      	movs	r2, #128	; 0x80
 80045d8:	0212      	lsls	r2, r2, #8
 80045da:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80045dc:	4b19      	ldr	r3, [pc, #100]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 80045de:	68db      	ldr	r3, [r3, #12]
 80045e0:	091b      	lsrs	r3, r3, #4
 80045e2:	210f      	movs	r1, #15
 80045e4:	400b      	ands	r3, r1
 80045e6:	491b      	ldr	r1, [pc, #108]	; (8004654 <HAL_RCC_OscConfig+0x34c>)
 80045e8:	5ccb      	ldrb	r3, [r1, r3]
 80045ea:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80045ec:	4b1a      	ldr	r3, [pc, #104]	; (8004658 <HAL_RCC_OscConfig+0x350>)
 80045ee:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80045f0:	4b1a      	ldr	r3, [pc, #104]	; (800465c <HAL_RCC_OscConfig+0x354>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	2513      	movs	r5, #19
 80045f6:	197c      	adds	r4, r7, r5
 80045f8:	0018      	movs	r0, r3
 80045fa:	f7ff fbc1 	bl	8003d80 <HAL_InitTick>
 80045fe:	0003      	movs	r3, r0
 8004600:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8004602:	197b      	adds	r3, r7, r5
 8004604:	781b      	ldrb	r3, [r3, #0]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d061      	beq.n	80046ce <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 800460a:	197b      	adds	r3, r7, r5
 800460c:	781b      	ldrb	r3, [r3, #0]
 800460e:	e244      	b.n	8004a9a <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	69db      	ldr	r3, [r3, #28]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d040      	beq.n	800469a <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004618:	4b0a      	ldr	r3, [pc, #40]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 800461a:	681a      	ldr	r2, [r3, #0]
 800461c:	4b09      	ldr	r3, [pc, #36]	; (8004644 <HAL_RCC_OscConfig+0x33c>)
 800461e:	2180      	movs	r1, #128	; 0x80
 8004620:	0049      	lsls	r1, r1, #1
 8004622:	430a      	orrs	r2, r1
 8004624:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004626:	f7ff fbf1 	bl	8003e0c <HAL_GetTick>
 800462a:	0003      	movs	r3, r0
 800462c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800462e:	e019      	b.n	8004664 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004630:	f7ff fbec 	bl	8003e0c <HAL_GetTick>
 8004634:	0002      	movs	r2, r0
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	1ad3      	subs	r3, r2, r3
 800463a:	2b02      	cmp	r3, #2
 800463c:	d912      	bls.n	8004664 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 800463e:	2303      	movs	r3, #3
 8004640:	e22b      	b.n	8004a9a <HAL_RCC_OscConfig+0x792>
 8004642:	46c0      	nop			; (mov r8, r8)
 8004644:	40021000 	.word	0x40021000
 8004648:	fffeffff 	.word	0xfffeffff
 800464c:	fffbffff 	.word	0xfffbffff
 8004650:	ffffe0ff 	.word	0xffffe0ff
 8004654:	08009a6c 	.word	0x08009a6c
 8004658:	20000000 	.word	0x20000000
 800465c:	20000004 	.word	0x20000004
 8004660:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004664:	4bca      	ldr	r3, [pc, #808]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	2380      	movs	r3, #128	; 0x80
 800466a:	009b      	lsls	r3, r3, #2
 800466c:	4013      	ands	r3, r2
 800466e:	d0df      	beq.n	8004630 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004670:	4bc7      	ldr	r3, [pc, #796]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	4ac7      	ldr	r2, [pc, #796]	; (8004994 <HAL_RCC_OscConfig+0x68c>)
 8004676:	4013      	ands	r3, r2
 8004678:	0019      	movs	r1, r3
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800467e:	4bc4      	ldr	r3, [pc, #784]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 8004680:	430a      	orrs	r2, r1
 8004682:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004684:	4bc2      	ldr	r3, [pc, #776]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	021b      	lsls	r3, r3, #8
 800468a:	0a19      	lsrs	r1, r3, #8
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6a1b      	ldr	r3, [r3, #32]
 8004690:	061a      	lsls	r2, r3, #24
 8004692:	4bbf      	ldr	r3, [pc, #764]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 8004694:	430a      	orrs	r2, r1
 8004696:	605a      	str	r2, [r3, #4]
 8004698:	e019      	b.n	80046ce <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800469a:	4bbd      	ldr	r3, [pc, #756]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	4bbc      	ldr	r3, [pc, #752]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 80046a0:	49bd      	ldr	r1, [pc, #756]	; (8004998 <HAL_RCC_OscConfig+0x690>)
 80046a2:	400a      	ands	r2, r1
 80046a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046a6:	f7ff fbb1 	bl	8003e0c <HAL_GetTick>
 80046aa:	0003      	movs	r3, r0
 80046ac:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80046ae:	e008      	b.n	80046c2 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80046b0:	f7ff fbac 	bl	8003e0c <HAL_GetTick>
 80046b4:	0002      	movs	r2, r0
 80046b6:	697b      	ldr	r3, [r7, #20]
 80046b8:	1ad3      	subs	r3, r2, r3
 80046ba:	2b02      	cmp	r3, #2
 80046bc:	d901      	bls.n	80046c2 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 80046be:	2303      	movs	r3, #3
 80046c0:	e1eb      	b.n	8004a9a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80046c2:	4bb3      	ldr	r3, [pc, #716]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	2380      	movs	r3, #128	; 0x80
 80046c8:	009b      	lsls	r3, r3, #2
 80046ca:	4013      	ands	r3, r2
 80046cc:	d1f0      	bne.n	80046b0 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	2208      	movs	r2, #8
 80046d4:	4013      	ands	r3, r2
 80046d6:	d036      	beq.n	8004746 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	695b      	ldr	r3, [r3, #20]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d019      	beq.n	8004714 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046e0:	4bab      	ldr	r3, [pc, #684]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 80046e2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80046e4:	4baa      	ldr	r3, [pc, #680]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 80046e6:	2101      	movs	r1, #1
 80046e8:	430a      	orrs	r2, r1
 80046ea:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046ec:	f7ff fb8e 	bl	8003e0c <HAL_GetTick>
 80046f0:	0003      	movs	r3, r0
 80046f2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80046f4:	e008      	b.n	8004708 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80046f6:	f7ff fb89 	bl	8003e0c <HAL_GetTick>
 80046fa:	0002      	movs	r2, r0
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	1ad3      	subs	r3, r2, r3
 8004700:	2b02      	cmp	r3, #2
 8004702:	d901      	bls.n	8004708 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8004704:	2303      	movs	r3, #3
 8004706:	e1c8      	b.n	8004a9a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004708:	4ba1      	ldr	r3, [pc, #644]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 800470a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800470c:	2202      	movs	r2, #2
 800470e:	4013      	ands	r3, r2
 8004710:	d0f1      	beq.n	80046f6 <HAL_RCC_OscConfig+0x3ee>
 8004712:	e018      	b.n	8004746 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004714:	4b9e      	ldr	r3, [pc, #632]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 8004716:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004718:	4b9d      	ldr	r3, [pc, #628]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 800471a:	2101      	movs	r1, #1
 800471c:	438a      	bics	r2, r1
 800471e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004720:	f7ff fb74 	bl	8003e0c <HAL_GetTick>
 8004724:	0003      	movs	r3, r0
 8004726:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004728:	e008      	b.n	800473c <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800472a:	f7ff fb6f 	bl	8003e0c <HAL_GetTick>
 800472e:	0002      	movs	r2, r0
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	1ad3      	subs	r3, r2, r3
 8004734:	2b02      	cmp	r3, #2
 8004736:	d901      	bls.n	800473c <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8004738:	2303      	movs	r3, #3
 800473a:	e1ae      	b.n	8004a9a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800473c:	4b94      	ldr	r3, [pc, #592]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 800473e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004740:	2202      	movs	r2, #2
 8004742:	4013      	ands	r3, r2
 8004744:	d1f1      	bne.n	800472a <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	2204      	movs	r2, #4
 800474c:	4013      	ands	r3, r2
 800474e:	d100      	bne.n	8004752 <HAL_RCC_OscConfig+0x44a>
 8004750:	e0ae      	b.n	80048b0 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004752:	2023      	movs	r0, #35	; 0x23
 8004754:	183b      	adds	r3, r7, r0
 8004756:	2200      	movs	r2, #0
 8004758:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800475a:	4b8d      	ldr	r3, [pc, #564]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 800475c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800475e:	2380      	movs	r3, #128	; 0x80
 8004760:	055b      	lsls	r3, r3, #21
 8004762:	4013      	ands	r3, r2
 8004764:	d109      	bne.n	800477a <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004766:	4b8a      	ldr	r3, [pc, #552]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 8004768:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800476a:	4b89      	ldr	r3, [pc, #548]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 800476c:	2180      	movs	r1, #128	; 0x80
 800476e:	0549      	lsls	r1, r1, #21
 8004770:	430a      	orrs	r2, r1
 8004772:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8004774:	183b      	adds	r3, r7, r0
 8004776:	2201      	movs	r2, #1
 8004778:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800477a:	4b88      	ldr	r3, [pc, #544]	; (800499c <HAL_RCC_OscConfig+0x694>)
 800477c:	681a      	ldr	r2, [r3, #0]
 800477e:	2380      	movs	r3, #128	; 0x80
 8004780:	005b      	lsls	r3, r3, #1
 8004782:	4013      	ands	r3, r2
 8004784:	d11a      	bne.n	80047bc <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004786:	4b85      	ldr	r3, [pc, #532]	; (800499c <HAL_RCC_OscConfig+0x694>)
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	4b84      	ldr	r3, [pc, #528]	; (800499c <HAL_RCC_OscConfig+0x694>)
 800478c:	2180      	movs	r1, #128	; 0x80
 800478e:	0049      	lsls	r1, r1, #1
 8004790:	430a      	orrs	r2, r1
 8004792:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004794:	f7ff fb3a 	bl	8003e0c <HAL_GetTick>
 8004798:	0003      	movs	r3, r0
 800479a:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800479c:	e008      	b.n	80047b0 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800479e:	f7ff fb35 	bl	8003e0c <HAL_GetTick>
 80047a2:	0002      	movs	r2, r0
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	1ad3      	subs	r3, r2, r3
 80047a8:	2b64      	cmp	r3, #100	; 0x64
 80047aa:	d901      	bls.n	80047b0 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 80047ac:	2303      	movs	r3, #3
 80047ae:	e174      	b.n	8004a9a <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047b0:	4b7a      	ldr	r3, [pc, #488]	; (800499c <HAL_RCC_OscConfig+0x694>)
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	2380      	movs	r3, #128	; 0x80
 80047b6:	005b      	lsls	r3, r3, #1
 80047b8:	4013      	ands	r3, r2
 80047ba:	d0f0      	beq.n	800479e <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	689a      	ldr	r2, [r3, #8]
 80047c0:	2380      	movs	r3, #128	; 0x80
 80047c2:	005b      	lsls	r3, r3, #1
 80047c4:	429a      	cmp	r2, r3
 80047c6:	d107      	bne.n	80047d8 <HAL_RCC_OscConfig+0x4d0>
 80047c8:	4b71      	ldr	r3, [pc, #452]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 80047ca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80047cc:	4b70      	ldr	r3, [pc, #448]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 80047ce:	2180      	movs	r1, #128	; 0x80
 80047d0:	0049      	lsls	r1, r1, #1
 80047d2:	430a      	orrs	r2, r1
 80047d4:	651a      	str	r2, [r3, #80]	; 0x50
 80047d6:	e031      	b.n	800483c <HAL_RCC_OscConfig+0x534>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	689b      	ldr	r3, [r3, #8]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d10c      	bne.n	80047fa <HAL_RCC_OscConfig+0x4f2>
 80047e0:	4b6b      	ldr	r3, [pc, #428]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 80047e2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80047e4:	4b6a      	ldr	r3, [pc, #424]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 80047e6:	496c      	ldr	r1, [pc, #432]	; (8004998 <HAL_RCC_OscConfig+0x690>)
 80047e8:	400a      	ands	r2, r1
 80047ea:	651a      	str	r2, [r3, #80]	; 0x50
 80047ec:	4b68      	ldr	r3, [pc, #416]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 80047ee:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80047f0:	4b67      	ldr	r3, [pc, #412]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 80047f2:	496b      	ldr	r1, [pc, #428]	; (80049a0 <HAL_RCC_OscConfig+0x698>)
 80047f4:	400a      	ands	r2, r1
 80047f6:	651a      	str	r2, [r3, #80]	; 0x50
 80047f8:	e020      	b.n	800483c <HAL_RCC_OscConfig+0x534>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	689a      	ldr	r2, [r3, #8]
 80047fe:	23a0      	movs	r3, #160	; 0xa0
 8004800:	00db      	lsls	r3, r3, #3
 8004802:	429a      	cmp	r2, r3
 8004804:	d10e      	bne.n	8004824 <HAL_RCC_OscConfig+0x51c>
 8004806:	4b62      	ldr	r3, [pc, #392]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 8004808:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800480a:	4b61      	ldr	r3, [pc, #388]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 800480c:	2180      	movs	r1, #128	; 0x80
 800480e:	00c9      	lsls	r1, r1, #3
 8004810:	430a      	orrs	r2, r1
 8004812:	651a      	str	r2, [r3, #80]	; 0x50
 8004814:	4b5e      	ldr	r3, [pc, #376]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 8004816:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004818:	4b5d      	ldr	r3, [pc, #372]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 800481a:	2180      	movs	r1, #128	; 0x80
 800481c:	0049      	lsls	r1, r1, #1
 800481e:	430a      	orrs	r2, r1
 8004820:	651a      	str	r2, [r3, #80]	; 0x50
 8004822:	e00b      	b.n	800483c <HAL_RCC_OscConfig+0x534>
 8004824:	4b5a      	ldr	r3, [pc, #360]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 8004826:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004828:	4b59      	ldr	r3, [pc, #356]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 800482a:	495b      	ldr	r1, [pc, #364]	; (8004998 <HAL_RCC_OscConfig+0x690>)
 800482c:	400a      	ands	r2, r1
 800482e:	651a      	str	r2, [r3, #80]	; 0x50
 8004830:	4b57      	ldr	r3, [pc, #348]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 8004832:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004834:	4b56      	ldr	r3, [pc, #344]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 8004836:	495a      	ldr	r1, [pc, #360]	; (80049a0 <HAL_RCC_OscConfig+0x698>)
 8004838:	400a      	ands	r2, r1
 800483a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	689b      	ldr	r3, [r3, #8]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d015      	beq.n	8004870 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004844:	f7ff fae2 	bl	8003e0c <HAL_GetTick>
 8004848:	0003      	movs	r3, r0
 800484a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800484c:	e009      	b.n	8004862 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800484e:	f7ff fadd 	bl	8003e0c <HAL_GetTick>
 8004852:	0002      	movs	r2, r0
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	1ad3      	subs	r3, r2, r3
 8004858:	4a52      	ldr	r2, [pc, #328]	; (80049a4 <HAL_RCC_OscConfig+0x69c>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d901      	bls.n	8004862 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 800485e:	2303      	movs	r3, #3
 8004860:	e11b      	b.n	8004a9a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004862:	4b4b      	ldr	r3, [pc, #300]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 8004864:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004866:	2380      	movs	r3, #128	; 0x80
 8004868:	009b      	lsls	r3, r3, #2
 800486a:	4013      	ands	r3, r2
 800486c:	d0ef      	beq.n	800484e <HAL_RCC_OscConfig+0x546>
 800486e:	e014      	b.n	800489a <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004870:	f7ff facc 	bl	8003e0c <HAL_GetTick>
 8004874:	0003      	movs	r3, r0
 8004876:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004878:	e009      	b.n	800488e <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800487a:	f7ff fac7 	bl	8003e0c <HAL_GetTick>
 800487e:	0002      	movs	r2, r0
 8004880:	697b      	ldr	r3, [r7, #20]
 8004882:	1ad3      	subs	r3, r2, r3
 8004884:	4a47      	ldr	r2, [pc, #284]	; (80049a4 <HAL_RCC_OscConfig+0x69c>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d901      	bls.n	800488e <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 800488a:	2303      	movs	r3, #3
 800488c:	e105      	b.n	8004a9a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800488e:	4b40      	ldr	r3, [pc, #256]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 8004890:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004892:	2380      	movs	r3, #128	; 0x80
 8004894:	009b      	lsls	r3, r3, #2
 8004896:	4013      	ands	r3, r2
 8004898:	d1ef      	bne.n	800487a <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800489a:	2323      	movs	r3, #35	; 0x23
 800489c:	18fb      	adds	r3, r7, r3
 800489e:	781b      	ldrb	r3, [r3, #0]
 80048a0:	2b01      	cmp	r3, #1
 80048a2:	d105      	bne.n	80048b0 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048a4:	4b3a      	ldr	r3, [pc, #232]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 80048a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80048a8:	4b39      	ldr	r3, [pc, #228]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 80048aa:	493f      	ldr	r1, [pc, #252]	; (80049a8 <HAL_RCC_OscConfig+0x6a0>)
 80048ac:	400a      	ands	r2, r1
 80048ae:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	2220      	movs	r2, #32
 80048b6:	4013      	ands	r3, r2
 80048b8:	d049      	beq.n	800494e <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	699b      	ldr	r3, [r3, #24]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d026      	beq.n	8004910 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80048c2:	4b33      	ldr	r3, [pc, #204]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 80048c4:	689a      	ldr	r2, [r3, #8]
 80048c6:	4b32      	ldr	r3, [pc, #200]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 80048c8:	2101      	movs	r1, #1
 80048ca:	430a      	orrs	r2, r1
 80048cc:	609a      	str	r2, [r3, #8]
 80048ce:	4b30      	ldr	r3, [pc, #192]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 80048d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80048d2:	4b2f      	ldr	r3, [pc, #188]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 80048d4:	2101      	movs	r1, #1
 80048d6:	430a      	orrs	r2, r1
 80048d8:	635a      	str	r2, [r3, #52]	; 0x34
 80048da:	4b34      	ldr	r3, [pc, #208]	; (80049ac <HAL_RCC_OscConfig+0x6a4>)
 80048dc:	6a1a      	ldr	r2, [r3, #32]
 80048de:	4b33      	ldr	r3, [pc, #204]	; (80049ac <HAL_RCC_OscConfig+0x6a4>)
 80048e0:	2180      	movs	r1, #128	; 0x80
 80048e2:	0189      	lsls	r1, r1, #6
 80048e4:	430a      	orrs	r2, r1
 80048e6:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048e8:	f7ff fa90 	bl	8003e0c <HAL_GetTick>
 80048ec:	0003      	movs	r3, r0
 80048ee:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80048f0:	e008      	b.n	8004904 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80048f2:	f7ff fa8b 	bl	8003e0c <HAL_GetTick>
 80048f6:	0002      	movs	r2, r0
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	1ad3      	subs	r3, r2, r3
 80048fc:	2b02      	cmp	r3, #2
 80048fe:	d901      	bls.n	8004904 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8004900:	2303      	movs	r3, #3
 8004902:	e0ca      	b.n	8004a9a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004904:	4b22      	ldr	r3, [pc, #136]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	2202      	movs	r2, #2
 800490a:	4013      	ands	r3, r2
 800490c:	d0f1      	beq.n	80048f2 <HAL_RCC_OscConfig+0x5ea>
 800490e:	e01e      	b.n	800494e <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8004910:	4b1f      	ldr	r3, [pc, #124]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 8004912:	689a      	ldr	r2, [r3, #8]
 8004914:	4b1e      	ldr	r3, [pc, #120]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 8004916:	2101      	movs	r1, #1
 8004918:	438a      	bics	r2, r1
 800491a:	609a      	str	r2, [r3, #8]
 800491c:	4b23      	ldr	r3, [pc, #140]	; (80049ac <HAL_RCC_OscConfig+0x6a4>)
 800491e:	6a1a      	ldr	r2, [r3, #32]
 8004920:	4b22      	ldr	r3, [pc, #136]	; (80049ac <HAL_RCC_OscConfig+0x6a4>)
 8004922:	4923      	ldr	r1, [pc, #140]	; (80049b0 <HAL_RCC_OscConfig+0x6a8>)
 8004924:	400a      	ands	r2, r1
 8004926:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004928:	f7ff fa70 	bl	8003e0c <HAL_GetTick>
 800492c:	0003      	movs	r3, r0
 800492e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004930:	e008      	b.n	8004944 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004932:	f7ff fa6b 	bl	8003e0c <HAL_GetTick>
 8004936:	0002      	movs	r2, r0
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	1ad3      	subs	r3, r2, r3
 800493c:	2b02      	cmp	r3, #2
 800493e:	d901      	bls.n	8004944 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8004940:	2303      	movs	r3, #3
 8004942:	e0aa      	b.n	8004a9a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004944:	4b12      	ldr	r3, [pc, #72]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 8004946:	689b      	ldr	r3, [r3, #8]
 8004948:	2202      	movs	r2, #2
 800494a:	4013      	ands	r3, r2
 800494c:	d1f1      	bne.n	8004932 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004952:	2b00      	cmp	r3, #0
 8004954:	d100      	bne.n	8004958 <HAL_RCC_OscConfig+0x650>
 8004956:	e09f      	b.n	8004a98 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004958:	69fb      	ldr	r3, [r7, #28]
 800495a:	2b0c      	cmp	r3, #12
 800495c:	d100      	bne.n	8004960 <HAL_RCC_OscConfig+0x658>
 800495e:	e078      	b.n	8004a52 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004964:	2b02      	cmp	r3, #2
 8004966:	d159      	bne.n	8004a1c <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004968:	4b09      	ldr	r3, [pc, #36]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 800496a:	681a      	ldr	r2, [r3, #0]
 800496c:	4b08      	ldr	r3, [pc, #32]	; (8004990 <HAL_RCC_OscConfig+0x688>)
 800496e:	4911      	ldr	r1, [pc, #68]	; (80049b4 <HAL_RCC_OscConfig+0x6ac>)
 8004970:	400a      	ands	r2, r1
 8004972:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004974:	f7ff fa4a 	bl	8003e0c <HAL_GetTick>
 8004978:	0003      	movs	r3, r0
 800497a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800497c:	e01c      	b.n	80049b8 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800497e:	f7ff fa45 	bl	8003e0c <HAL_GetTick>
 8004982:	0002      	movs	r2, r0
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	1ad3      	subs	r3, r2, r3
 8004988:	2b02      	cmp	r3, #2
 800498a:	d915      	bls.n	80049b8 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 800498c:	2303      	movs	r3, #3
 800498e:	e084      	b.n	8004a9a <HAL_RCC_OscConfig+0x792>
 8004990:	40021000 	.word	0x40021000
 8004994:	ffff1fff 	.word	0xffff1fff
 8004998:	fffffeff 	.word	0xfffffeff
 800499c:	40007000 	.word	0x40007000
 80049a0:	fffffbff 	.word	0xfffffbff
 80049a4:	00001388 	.word	0x00001388
 80049a8:	efffffff 	.word	0xefffffff
 80049ac:	40010000 	.word	0x40010000
 80049b0:	ffffdfff 	.word	0xffffdfff
 80049b4:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80049b8:	4b3a      	ldr	r3, [pc, #232]	; (8004aa4 <HAL_RCC_OscConfig+0x79c>)
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	2380      	movs	r3, #128	; 0x80
 80049be:	049b      	lsls	r3, r3, #18
 80049c0:	4013      	ands	r3, r2
 80049c2:	d1dc      	bne.n	800497e <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80049c4:	4b37      	ldr	r3, [pc, #220]	; (8004aa4 <HAL_RCC_OscConfig+0x79c>)
 80049c6:	68db      	ldr	r3, [r3, #12]
 80049c8:	4a37      	ldr	r2, [pc, #220]	; (8004aa8 <HAL_RCC_OscConfig+0x7a0>)
 80049ca:	4013      	ands	r3, r2
 80049cc:	0019      	movs	r1, r3
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049d6:	431a      	orrs	r2, r3
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049dc:	431a      	orrs	r2, r3
 80049de:	4b31      	ldr	r3, [pc, #196]	; (8004aa4 <HAL_RCC_OscConfig+0x79c>)
 80049e0:	430a      	orrs	r2, r1
 80049e2:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049e4:	4b2f      	ldr	r3, [pc, #188]	; (8004aa4 <HAL_RCC_OscConfig+0x79c>)
 80049e6:	681a      	ldr	r2, [r3, #0]
 80049e8:	4b2e      	ldr	r3, [pc, #184]	; (8004aa4 <HAL_RCC_OscConfig+0x79c>)
 80049ea:	2180      	movs	r1, #128	; 0x80
 80049ec:	0449      	lsls	r1, r1, #17
 80049ee:	430a      	orrs	r2, r1
 80049f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049f2:	f7ff fa0b 	bl	8003e0c <HAL_GetTick>
 80049f6:	0003      	movs	r3, r0
 80049f8:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80049fa:	e008      	b.n	8004a0e <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049fc:	f7ff fa06 	bl	8003e0c <HAL_GetTick>
 8004a00:	0002      	movs	r2, r0
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	1ad3      	subs	r3, r2, r3
 8004a06:	2b02      	cmp	r3, #2
 8004a08:	d901      	bls.n	8004a0e <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8004a0a:	2303      	movs	r3, #3
 8004a0c:	e045      	b.n	8004a9a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004a0e:	4b25      	ldr	r3, [pc, #148]	; (8004aa4 <HAL_RCC_OscConfig+0x79c>)
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	2380      	movs	r3, #128	; 0x80
 8004a14:	049b      	lsls	r3, r3, #18
 8004a16:	4013      	ands	r3, r2
 8004a18:	d0f0      	beq.n	80049fc <HAL_RCC_OscConfig+0x6f4>
 8004a1a:	e03d      	b.n	8004a98 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a1c:	4b21      	ldr	r3, [pc, #132]	; (8004aa4 <HAL_RCC_OscConfig+0x79c>)
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	4b20      	ldr	r3, [pc, #128]	; (8004aa4 <HAL_RCC_OscConfig+0x79c>)
 8004a22:	4922      	ldr	r1, [pc, #136]	; (8004aac <HAL_RCC_OscConfig+0x7a4>)
 8004a24:	400a      	ands	r2, r1
 8004a26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a28:	f7ff f9f0 	bl	8003e0c <HAL_GetTick>
 8004a2c:	0003      	movs	r3, r0
 8004a2e:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004a30:	e008      	b.n	8004a44 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a32:	f7ff f9eb 	bl	8003e0c <HAL_GetTick>
 8004a36:	0002      	movs	r2, r0
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	1ad3      	subs	r3, r2, r3
 8004a3c:	2b02      	cmp	r3, #2
 8004a3e:	d901      	bls.n	8004a44 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8004a40:	2303      	movs	r3, #3
 8004a42:	e02a      	b.n	8004a9a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004a44:	4b17      	ldr	r3, [pc, #92]	; (8004aa4 <HAL_RCC_OscConfig+0x79c>)
 8004a46:	681a      	ldr	r2, [r3, #0]
 8004a48:	2380      	movs	r3, #128	; 0x80
 8004a4a:	049b      	lsls	r3, r3, #18
 8004a4c:	4013      	ands	r3, r2
 8004a4e:	d1f0      	bne.n	8004a32 <HAL_RCC_OscConfig+0x72a>
 8004a50:	e022      	b.n	8004a98 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a56:	2b01      	cmp	r3, #1
 8004a58:	d101      	bne.n	8004a5e <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	e01d      	b.n	8004a9a <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004a5e:	4b11      	ldr	r3, [pc, #68]	; (8004aa4 <HAL_RCC_OscConfig+0x79c>)
 8004a60:	68db      	ldr	r3, [r3, #12]
 8004a62:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a64:	69ba      	ldr	r2, [r7, #24]
 8004a66:	2380      	movs	r3, #128	; 0x80
 8004a68:	025b      	lsls	r3, r3, #9
 8004a6a:	401a      	ands	r2, r3
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a70:	429a      	cmp	r2, r3
 8004a72:	d10f      	bne.n	8004a94 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004a74:	69ba      	ldr	r2, [r7, #24]
 8004a76:	23f0      	movs	r3, #240	; 0xf0
 8004a78:	039b      	lsls	r3, r3, #14
 8004a7a:	401a      	ands	r2, r3
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d107      	bne.n	8004a94 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8004a84:	69ba      	ldr	r2, [r7, #24]
 8004a86:	23c0      	movs	r3, #192	; 0xc0
 8004a88:	041b      	lsls	r3, r3, #16
 8004a8a:	401a      	ands	r2, r3
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004a90:	429a      	cmp	r2, r3
 8004a92:	d001      	beq.n	8004a98 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	e000      	b.n	8004a9a <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8004a98:	2300      	movs	r3, #0
}
 8004a9a:	0018      	movs	r0, r3
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	b00a      	add	sp, #40	; 0x28
 8004aa0:	bdb0      	pop	{r4, r5, r7, pc}
 8004aa2:	46c0      	nop			; (mov r8, r8)
 8004aa4:	40021000 	.word	0x40021000
 8004aa8:	ff02ffff 	.word	0xff02ffff
 8004aac:	feffffff 	.word	0xfeffffff

08004ab0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ab0:	b5b0      	push	{r4, r5, r7, lr}
 8004ab2:	b084      	sub	sp, #16
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
 8004ab8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d101      	bne.n	8004ac4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	e128      	b.n	8004d16 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ac4:	4b96      	ldr	r3, [pc, #600]	; (8004d20 <HAL_RCC_ClockConfig+0x270>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	2201      	movs	r2, #1
 8004aca:	4013      	ands	r3, r2
 8004acc:	683a      	ldr	r2, [r7, #0]
 8004ace:	429a      	cmp	r2, r3
 8004ad0:	d91e      	bls.n	8004b10 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ad2:	4b93      	ldr	r3, [pc, #588]	; (8004d20 <HAL_RCC_ClockConfig+0x270>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	4393      	bics	r3, r2
 8004ada:	0019      	movs	r1, r3
 8004adc:	4b90      	ldr	r3, [pc, #576]	; (8004d20 <HAL_RCC_ClockConfig+0x270>)
 8004ade:	683a      	ldr	r2, [r7, #0]
 8004ae0:	430a      	orrs	r2, r1
 8004ae2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004ae4:	f7ff f992 	bl	8003e0c <HAL_GetTick>
 8004ae8:	0003      	movs	r3, r0
 8004aea:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004aec:	e009      	b.n	8004b02 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004aee:	f7ff f98d 	bl	8003e0c <HAL_GetTick>
 8004af2:	0002      	movs	r2, r0
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	1ad3      	subs	r3, r2, r3
 8004af8:	4a8a      	ldr	r2, [pc, #552]	; (8004d24 <HAL_RCC_ClockConfig+0x274>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d901      	bls.n	8004b02 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004afe:	2303      	movs	r3, #3
 8004b00:	e109      	b.n	8004d16 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b02:	4b87      	ldr	r3, [pc, #540]	; (8004d20 <HAL_RCC_ClockConfig+0x270>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	2201      	movs	r2, #1
 8004b08:	4013      	ands	r3, r2
 8004b0a:	683a      	ldr	r2, [r7, #0]
 8004b0c:	429a      	cmp	r2, r3
 8004b0e:	d1ee      	bne.n	8004aee <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	2202      	movs	r2, #2
 8004b16:	4013      	ands	r3, r2
 8004b18:	d009      	beq.n	8004b2e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b1a:	4b83      	ldr	r3, [pc, #524]	; (8004d28 <HAL_RCC_ClockConfig+0x278>)
 8004b1c:	68db      	ldr	r3, [r3, #12]
 8004b1e:	22f0      	movs	r2, #240	; 0xf0
 8004b20:	4393      	bics	r3, r2
 8004b22:	0019      	movs	r1, r3
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	689a      	ldr	r2, [r3, #8]
 8004b28:	4b7f      	ldr	r3, [pc, #508]	; (8004d28 <HAL_RCC_ClockConfig+0x278>)
 8004b2a:	430a      	orrs	r2, r1
 8004b2c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	2201      	movs	r2, #1
 8004b34:	4013      	ands	r3, r2
 8004b36:	d100      	bne.n	8004b3a <HAL_RCC_ClockConfig+0x8a>
 8004b38:	e089      	b.n	8004c4e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	2b02      	cmp	r3, #2
 8004b40:	d107      	bne.n	8004b52 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004b42:	4b79      	ldr	r3, [pc, #484]	; (8004d28 <HAL_RCC_ClockConfig+0x278>)
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	2380      	movs	r3, #128	; 0x80
 8004b48:	029b      	lsls	r3, r3, #10
 8004b4a:	4013      	ands	r3, r2
 8004b4c:	d120      	bne.n	8004b90 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e0e1      	b.n	8004d16 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	2b03      	cmp	r3, #3
 8004b58:	d107      	bne.n	8004b6a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004b5a:	4b73      	ldr	r3, [pc, #460]	; (8004d28 <HAL_RCC_ClockConfig+0x278>)
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	2380      	movs	r3, #128	; 0x80
 8004b60:	049b      	lsls	r3, r3, #18
 8004b62:	4013      	ands	r3, r2
 8004b64:	d114      	bne.n	8004b90 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004b66:	2301      	movs	r3, #1
 8004b68:	e0d5      	b.n	8004d16 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	2b01      	cmp	r3, #1
 8004b70:	d106      	bne.n	8004b80 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004b72:	4b6d      	ldr	r3, [pc, #436]	; (8004d28 <HAL_RCC_ClockConfig+0x278>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	2204      	movs	r2, #4
 8004b78:	4013      	ands	r3, r2
 8004b7a:	d109      	bne.n	8004b90 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	e0ca      	b.n	8004d16 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004b80:	4b69      	ldr	r3, [pc, #420]	; (8004d28 <HAL_RCC_ClockConfig+0x278>)
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	2380      	movs	r3, #128	; 0x80
 8004b86:	009b      	lsls	r3, r3, #2
 8004b88:	4013      	ands	r3, r2
 8004b8a:	d101      	bne.n	8004b90 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	e0c2      	b.n	8004d16 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b90:	4b65      	ldr	r3, [pc, #404]	; (8004d28 <HAL_RCC_ClockConfig+0x278>)
 8004b92:	68db      	ldr	r3, [r3, #12]
 8004b94:	2203      	movs	r2, #3
 8004b96:	4393      	bics	r3, r2
 8004b98:	0019      	movs	r1, r3
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	685a      	ldr	r2, [r3, #4]
 8004b9e:	4b62      	ldr	r3, [pc, #392]	; (8004d28 <HAL_RCC_ClockConfig+0x278>)
 8004ba0:	430a      	orrs	r2, r1
 8004ba2:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ba4:	f7ff f932 	bl	8003e0c <HAL_GetTick>
 8004ba8:	0003      	movs	r3, r0
 8004baa:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	2b02      	cmp	r3, #2
 8004bb2:	d111      	bne.n	8004bd8 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004bb4:	e009      	b.n	8004bca <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bb6:	f7ff f929 	bl	8003e0c <HAL_GetTick>
 8004bba:	0002      	movs	r2, r0
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	1ad3      	subs	r3, r2, r3
 8004bc0:	4a58      	ldr	r2, [pc, #352]	; (8004d24 <HAL_RCC_ClockConfig+0x274>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d901      	bls.n	8004bca <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8004bc6:	2303      	movs	r3, #3
 8004bc8:	e0a5      	b.n	8004d16 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004bca:	4b57      	ldr	r3, [pc, #348]	; (8004d28 <HAL_RCC_ClockConfig+0x278>)
 8004bcc:	68db      	ldr	r3, [r3, #12]
 8004bce:	220c      	movs	r2, #12
 8004bd0:	4013      	ands	r3, r2
 8004bd2:	2b08      	cmp	r3, #8
 8004bd4:	d1ef      	bne.n	8004bb6 <HAL_RCC_ClockConfig+0x106>
 8004bd6:	e03a      	b.n	8004c4e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	2b03      	cmp	r3, #3
 8004bde:	d111      	bne.n	8004c04 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004be0:	e009      	b.n	8004bf6 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004be2:	f7ff f913 	bl	8003e0c <HAL_GetTick>
 8004be6:	0002      	movs	r2, r0
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	1ad3      	subs	r3, r2, r3
 8004bec:	4a4d      	ldr	r2, [pc, #308]	; (8004d24 <HAL_RCC_ClockConfig+0x274>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d901      	bls.n	8004bf6 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8004bf2:	2303      	movs	r3, #3
 8004bf4:	e08f      	b.n	8004d16 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004bf6:	4b4c      	ldr	r3, [pc, #304]	; (8004d28 <HAL_RCC_ClockConfig+0x278>)
 8004bf8:	68db      	ldr	r3, [r3, #12]
 8004bfa:	220c      	movs	r2, #12
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	2b0c      	cmp	r3, #12
 8004c00:	d1ef      	bne.n	8004be2 <HAL_RCC_ClockConfig+0x132>
 8004c02:	e024      	b.n	8004c4e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	685b      	ldr	r3, [r3, #4]
 8004c08:	2b01      	cmp	r3, #1
 8004c0a:	d11b      	bne.n	8004c44 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004c0c:	e009      	b.n	8004c22 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c0e:	f7ff f8fd 	bl	8003e0c <HAL_GetTick>
 8004c12:	0002      	movs	r2, r0
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	1ad3      	subs	r3, r2, r3
 8004c18:	4a42      	ldr	r2, [pc, #264]	; (8004d24 <HAL_RCC_ClockConfig+0x274>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d901      	bls.n	8004c22 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8004c1e:	2303      	movs	r3, #3
 8004c20:	e079      	b.n	8004d16 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004c22:	4b41      	ldr	r3, [pc, #260]	; (8004d28 <HAL_RCC_ClockConfig+0x278>)
 8004c24:	68db      	ldr	r3, [r3, #12]
 8004c26:	220c      	movs	r2, #12
 8004c28:	4013      	ands	r3, r2
 8004c2a:	2b04      	cmp	r3, #4
 8004c2c:	d1ef      	bne.n	8004c0e <HAL_RCC_ClockConfig+0x15e>
 8004c2e:	e00e      	b.n	8004c4e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c30:	f7ff f8ec 	bl	8003e0c <HAL_GetTick>
 8004c34:	0002      	movs	r2, r0
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	1ad3      	subs	r3, r2, r3
 8004c3a:	4a3a      	ldr	r2, [pc, #232]	; (8004d24 <HAL_RCC_ClockConfig+0x274>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d901      	bls.n	8004c44 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8004c40:	2303      	movs	r3, #3
 8004c42:	e068      	b.n	8004d16 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004c44:	4b38      	ldr	r3, [pc, #224]	; (8004d28 <HAL_RCC_ClockConfig+0x278>)
 8004c46:	68db      	ldr	r3, [r3, #12]
 8004c48:	220c      	movs	r2, #12
 8004c4a:	4013      	ands	r3, r2
 8004c4c:	d1f0      	bne.n	8004c30 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004c4e:	4b34      	ldr	r3, [pc, #208]	; (8004d20 <HAL_RCC_ClockConfig+0x270>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	2201      	movs	r2, #1
 8004c54:	4013      	ands	r3, r2
 8004c56:	683a      	ldr	r2, [r7, #0]
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	d21e      	bcs.n	8004c9a <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c5c:	4b30      	ldr	r3, [pc, #192]	; (8004d20 <HAL_RCC_ClockConfig+0x270>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	2201      	movs	r2, #1
 8004c62:	4393      	bics	r3, r2
 8004c64:	0019      	movs	r1, r3
 8004c66:	4b2e      	ldr	r3, [pc, #184]	; (8004d20 <HAL_RCC_ClockConfig+0x270>)
 8004c68:	683a      	ldr	r2, [r7, #0]
 8004c6a:	430a      	orrs	r2, r1
 8004c6c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004c6e:	f7ff f8cd 	bl	8003e0c <HAL_GetTick>
 8004c72:	0003      	movs	r3, r0
 8004c74:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c76:	e009      	b.n	8004c8c <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c78:	f7ff f8c8 	bl	8003e0c <HAL_GetTick>
 8004c7c:	0002      	movs	r2, r0
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	1ad3      	subs	r3, r2, r3
 8004c82:	4a28      	ldr	r2, [pc, #160]	; (8004d24 <HAL_RCC_ClockConfig+0x274>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d901      	bls.n	8004c8c <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8004c88:	2303      	movs	r3, #3
 8004c8a:	e044      	b.n	8004d16 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c8c:	4b24      	ldr	r3, [pc, #144]	; (8004d20 <HAL_RCC_ClockConfig+0x270>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	2201      	movs	r2, #1
 8004c92:	4013      	ands	r3, r2
 8004c94:	683a      	ldr	r2, [r7, #0]
 8004c96:	429a      	cmp	r2, r3
 8004c98:	d1ee      	bne.n	8004c78 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	2204      	movs	r2, #4
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	d009      	beq.n	8004cb8 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ca4:	4b20      	ldr	r3, [pc, #128]	; (8004d28 <HAL_RCC_ClockConfig+0x278>)
 8004ca6:	68db      	ldr	r3, [r3, #12]
 8004ca8:	4a20      	ldr	r2, [pc, #128]	; (8004d2c <HAL_RCC_ClockConfig+0x27c>)
 8004caa:	4013      	ands	r3, r2
 8004cac:	0019      	movs	r1, r3
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	68da      	ldr	r2, [r3, #12]
 8004cb2:	4b1d      	ldr	r3, [pc, #116]	; (8004d28 <HAL_RCC_ClockConfig+0x278>)
 8004cb4:	430a      	orrs	r2, r1
 8004cb6:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	2208      	movs	r2, #8
 8004cbe:	4013      	ands	r3, r2
 8004cc0:	d00a      	beq.n	8004cd8 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004cc2:	4b19      	ldr	r3, [pc, #100]	; (8004d28 <HAL_RCC_ClockConfig+0x278>)
 8004cc4:	68db      	ldr	r3, [r3, #12]
 8004cc6:	4a1a      	ldr	r2, [pc, #104]	; (8004d30 <HAL_RCC_ClockConfig+0x280>)
 8004cc8:	4013      	ands	r3, r2
 8004cca:	0019      	movs	r1, r3
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	691b      	ldr	r3, [r3, #16]
 8004cd0:	00da      	lsls	r2, r3, #3
 8004cd2:	4b15      	ldr	r3, [pc, #84]	; (8004d28 <HAL_RCC_ClockConfig+0x278>)
 8004cd4:	430a      	orrs	r2, r1
 8004cd6:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004cd8:	f000 f832 	bl	8004d40 <HAL_RCC_GetSysClockFreq>
 8004cdc:	0001      	movs	r1, r0
 8004cde:	4b12      	ldr	r3, [pc, #72]	; (8004d28 <HAL_RCC_ClockConfig+0x278>)
 8004ce0:	68db      	ldr	r3, [r3, #12]
 8004ce2:	091b      	lsrs	r3, r3, #4
 8004ce4:	220f      	movs	r2, #15
 8004ce6:	4013      	ands	r3, r2
 8004ce8:	4a12      	ldr	r2, [pc, #72]	; (8004d34 <HAL_RCC_ClockConfig+0x284>)
 8004cea:	5cd3      	ldrb	r3, [r2, r3]
 8004cec:	000a      	movs	r2, r1
 8004cee:	40da      	lsrs	r2, r3
 8004cf0:	4b11      	ldr	r3, [pc, #68]	; (8004d38 <HAL_RCC_ClockConfig+0x288>)
 8004cf2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004cf4:	4b11      	ldr	r3, [pc, #68]	; (8004d3c <HAL_RCC_ClockConfig+0x28c>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	250b      	movs	r5, #11
 8004cfa:	197c      	adds	r4, r7, r5
 8004cfc:	0018      	movs	r0, r3
 8004cfe:	f7ff f83f 	bl	8003d80 <HAL_InitTick>
 8004d02:	0003      	movs	r3, r0
 8004d04:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8004d06:	197b      	adds	r3, r7, r5
 8004d08:	781b      	ldrb	r3, [r3, #0]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d002      	beq.n	8004d14 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8004d0e:	197b      	adds	r3, r7, r5
 8004d10:	781b      	ldrb	r3, [r3, #0]
 8004d12:	e000      	b.n	8004d16 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8004d14:	2300      	movs	r3, #0
}
 8004d16:	0018      	movs	r0, r3
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	b004      	add	sp, #16
 8004d1c:	bdb0      	pop	{r4, r5, r7, pc}
 8004d1e:	46c0      	nop			; (mov r8, r8)
 8004d20:	40022000 	.word	0x40022000
 8004d24:	00001388 	.word	0x00001388
 8004d28:	40021000 	.word	0x40021000
 8004d2c:	fffff8ff 	.word	0xfffff8ff
 8004d30:	ffffc7ff 	.word	0xffffc7ff
 8004d34:	08009a6c 	.word	0x08009a6c
 8004d38:	20000000 	.word	0x20000000
 8004d3c:	20000004 	.word	0x20000004

08004d40 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d40:	b5b0      	push	{r4, r5, r7, lr}
 8004d42:	b08e      	sub	sp, #56	; 0x38
 8004d44:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8004d46:	4b4c      	ldr	r3, [pc, #304]	; (8004e78 <HAL_RCC_GetSysClockFreq+0x138>)
 8004d48:	68db      	ldr	r3, [r3, #12]
 8004d4a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004d4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d4e:	230c      	movs	r3, #12
 8004d50:	4013      	ands	r3, r2
 8004d52:	2b0c      	cmp	r3, #12
 8004d54:	d014      	beq.n	8004d80 <HAL_RCC_GetSysClockFreq+0x40>
 8004d56:	d900      	bls.n	8004d5a <HAL_RCC_GetSysClockFreq+0x1a>
 8004d58:	e07b      	b.n	8004e52 <HAL_RCC_GetSysClockFreq+0x112>
 8004d5a:	2b04      	cmp	r3, #4
 8004d5c:	d002      	beq.n	8004d64 <HAL_RCC_GetSysClockFreq+0x24>
 8004d5e:	2b08      	cmp	r3, #8
 8004d60:	d00b      	beq.n	8004d7a <HAL_RCC_GetSysClockFreq+0x3a>
 8004d62:	e076      	b.n	8004e52 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004d64:	4b44      	ldr	r3, [pc, #272]	; (8004e78 <HAL_RCC_GetSysClockFreq+0x138>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	2210      	movs	r2, #16
 8004d6a:	4013      	ands	r3, r2
 8004d6c:	d002      	beq.n	8004d74 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8004d6e:	4b43      	ldr	r3, [pc, #268]	; (8004e7c <HAL_RCC_GetSysClockFreq+0x13c>)
 8004d70:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8004d72:	e07c      	b.n	8004e6e <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8004d74:	4b42      	ldr	r3, [pc, #264]	; (8004e80 <HAL_RCC_GetSysClockFreq+0x140>)
 8004d76:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004d78:	e079      	b.n	8004e6e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004d7a:	4b42      	ldr	r3, [pc, #264]	; (8004e84 <HAL_RCC_GetSysClockFreq+0x144>)
 8004d7c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004d7e:	e076      	b.n	8004e6e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004d80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d82:	0c9a      	lsrs	r2, r3, #18
 8004d84:	230f      	movs	r3, #15
 8004d86:	401a      	ands	r2, r3
 8004d88:	4b3f      	ldr	r3, [pc, #252]	; (8004e88 <HAL_RCC_GetSysClockFreq+0x148>)
 8004d8a:	5c9b      	ldrb	r3, [r3, r2]
 8004d8c:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8004d8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d90:	0d9a      	lsrs	r2, r3, #22
 8004d92:	2303      	movs	r3, #3
 8004d94:	4013      	ands	r3, r2
 8004d96:	3301      	adds	r3, #1
 8004d98:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004d9a:	4b37      	ldr	r3, [pc, #220]	; (8004e78 <HAL_RCC_GetSysClockFreq+0x138>)
 8004d9c:	68da      	ldr	r2, [r3, #12]
 8004d9e:	2380      	movs	r3, #128	; 0x80
 8004da0:	025b      	lsls	r3, r3, #9
 8004da2:	4013      	ands	r3, r2
 8004da4:	d01a      	beq.n	8004ddc <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8004da6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004da8:	61bb      	str	r3, [r7, #24]
 8004daa:	2300      	movs	r3, #0
 8004dac:	61fb      	str	r3, [r7, #28]
 8004dae:	4a35      	ldr	r2, [pc, #212]	; (8004e84 <HAL_RCC_GetSysClockFreq+0x144>)
 8004db0:	2300      	movs	r3, #0
 8004db2:	69b8      	ldr	r0, [r7, #24]
 8004db4:	69f9      	ldr	r1, [r7, #28]
 8004db6:	f7fb fbd1 	bl	800055c <__aeabi_lmul>
 8004dba:	0002      	movs	r2, r0
 8004dbc:	000b      	movs	r3, r1
 8004dbe:	0010      	movs	r0, r2
 8004dc0:	0019      	movs	r1, r3
 8004dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dc4:	613b      	str	r3, [r7, #16]
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	617b      	str	r3, [r7, #20]
 8004dca:	693a      	ldr	r2, [r7, #16]
 8004dcc:	697b      	ldr	r3, [r7, #20]
 8004dce:	f7fb fba5 	bl	800051c <__aeabi_uldivmod>
 8004dd2:	0002      	movs	r2, r0
 8004dd4:	000b      	movs	r3, r1
 8004dd6:	0013      	movs	r3, r2
 8004dd8:	637b      	str	r3, [r7, #52]	; 0x34
 8004dda:	e037      	b.n	8004e4c <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004ddc:	4b26      	ldr	r3, [pc, #152]	; (8004e78 <HAL_RCC_GetSysClockFreq+0x138>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	2210      	movs	r2, #16
 8004de2:	4013      	ands	r3, r2
 8004de4:	d01a      	beq.n	8004e1c <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8004de6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004de8:	60bb      	str	r3, [r7, #8]
 8004dea:	2300      	movs	r3, #0
 8004dec:	60fb      	str	r3, [r7, #12]
 8004dee:	4a23      	ldr	r2, [pc, #140]	; (8004e7c <HAL_RCC_GetSysClockFreq+0x13c>)
 8004df0:	2300      	movs	r3, #0
 8004df2:	68b8      	ldr	r0, [r7, #8]
 8004df4:	68f9      	ldr	r1, [r7, #12]
 8004df6:	f7fb fbb1 	bl	800055c <__aeabi_lmul>
 8004dfa:	0002      	movs	r2, r0
 8004dfc:	000b      	movs	r3, r1
 8004dfe:	0010      	movs	r0, r2
 8004e00:	0019      	movs	r1, r3
 8004e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e04:	603b      	str	r3, [r7, #0]
 8004e06:	2300      	movs	r3, #0
 8004e08:	607b      	str	r3, [r7, #4]
 8004e0a:	683a      	ldr	r2, [r7, #0]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	f7fb fb85 	bl	800051c <__aeabi_uldivmod>
 8004e12:	0002      	movs	r2, r0
 8004e14:	000b      	movs	r3, r1
 8004e16:	0013      	movs	r3, r2
 8004e18:	637b      	str	r3, [r7, #52]	; 0x34
 8004e1a:	e017      	b.n	8004e4c <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8004e1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e1e:	0018      	movs	r0, r3
 8004e20:	2300      	movs	r3, #0
 8004e22:	0019      	movs	r1, r3
 8004e24:	4a16      	ldr	r2, [pc, #88]	; (8004e80 <HAL_RCC_GetSysClockFreq+0x140>)
 8004e26:	2300      	movs	r3, #0
 8004e28:	f7fb fb98 	bl	800055c <__aeabi_lmul>
 8004e2c:	0002      	movs	r2, r0
 8004e2e:	000b      	movs	r3, r1
 8004e30:	0010      	movs	r0, r2
 8004e32:	0019      	movs	r1, r3
 8004e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e36:	001c      	movs	r4, r3
 8004e38:	2300      	movs	r3, #0
 8004e3a:	001d      	movs	r5, r3
 8004e3c:	0022      	movs	r2, r4
 8004e3e:	002b      	movs	r3, r5
 8004e40:	f7fb fb6c 	bl	800051c <__aeabi_uldivmod>
 8004e44:	0002      	movs	r2, r0
 8004e46:	000b      	movs	r3, r1
 8004e48:	0013      	movs	r3, r2
 8004e4a:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8004e4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e4e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004e50:	e00d      	b.n	8004e6e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004e52:	4b09      	ldr	r3, [pc, #36]	; (8004e78 <HAL_RCC_GetSysClockFreq+0x138>)
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	0b5b      	lsrs	r3, r3, #13
 8004e58:	2207      	movs	r2, #7
 8004e5a:	4013      	ands	r3, r2
 8004e5c:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8004e5e:	6a3b      	ldr	r3, [r7, #32]
 8004e60:	3301      	adds	r3, #1
 8004e62:	2280      	movs	r2, #128	; 0x80
 8004e64:	0212      	lsls	r2, r2, #8
 8004e66:	409a      	lsls	r2, r3
 8004e68:	0013      	movs	r3, r2
 8004e6a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004e6c:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004e6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8004e70:	0018      	movs	r0, r3
 8004e72:	46bd      	mov	sp, r7
 8004e74:	b00e      	add	sp, #56	; 0x38
 8004e76:	bdb0      	pop	{r4, r5, r7, pc}
 8004e78:	40021000 	.word	0x40021000
 8004e7c:	003d0900 	.word	0x003d0900
 8004e80:	00f42400 	.word	0x00f42400
 8004e84:	007a1200 	.word	0x007a1200
 8004e88:	08009a84 	.word	0x08009a84

08004e8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e90:	4b02      	ldr	r3, [pc, #8]	; (8004e9c <HAL_RCC_GetHCLKFreq+0x10>)
 8004e92:	681b      	ldr	r3, [r3, #0]
}
 8004e94:	0018      	movs	r0, r3
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bd80      	pop	{r7, pc}
 8004e9a:	46c0      	nop			; (mov r8, r8)
 8004e9c:	20000000 	.word	0x20000000

08004ea0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004ea4:	f7ff fff2 	bl	8004e8c <HAL_RCC_GetHCLKFreq>
 8004ea8:	0001      	movs	r1, r0
 8004eaa:	4b06      	ldr	r3, [pc, #24]	; (8004ec4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004eac:	68db      	ldr	r3, [r3, #12]
 8004eae:	0a1b      	lsrs	r3, r3, #8
 8004eb0:	2207      	movs	r2, #7
 8004eb2:	4013      	ands	r3, r2
 8004eb4:	4a04      	ldr	r2, [pc, #16]	; (8004ec8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004eb6:	5cd3      	ldrb	r3, [r2, r3]
 8004eb8:	40d9      	lsrs	r1, r3
 8004eba:	000b      	movs	r3, r1
}
 8004ebc:	0018      	movs	r0, r3
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bd80      	pop	{r7, pc}
 8004ec2:	46c0      	nop			; (mov r8, r8)
 8004ec4:	40021000 	.word	0x40021000
 8004ec8:	08009a7c 	.word	0x08009a7c

08004ecc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004ed0:	f7ff ffdc 	bl	8004e8c <HAL_RCC_GetHCLKFreq>
 8004ed4:	0001      	movs	r1, r0
 8004ed6:	4b06      	ldr	r3, [pc, #24]	; (8004ef0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ed8:	68db      	ldr	r3, [r3, #12]
 8004eda:	0adb      	lsrs	r3, r3, #11
 8004edc:	2207      	movs	r2, #7
 8004ede:	4013      	ands	r3, r2
 8004ee0:	4a04      	ldr	r2, [pc, #16]	; (8004ef4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004ee2:	5cd3      	ldrb	r3, [r2, r3]
 8004ee4:	40d9      	lsrs	r1, r3
 8004ee6:	000b      	movs	r3, r1
}
 8004ee8:	0018      	movs	r0, r3
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}
 8004eee:	46c0      	nop			; (mov r8, r8)
 8004ef0:	40021000 	.word	0x40021000
 8004ef4:	08009a7c 	.word	0x08009a7c

08004ef8 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b086      	sub	sp, #24
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8004f00:	2317      	movs	r3, #23
 8004f02:	18fb      	adds	r3, r7, r3
 8004f04:	2200      	movs	r2, #0
 8004f06:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	2220      	movs	r2, #32
 8004f0e:	4013      	ands	r3, r2
 8004f10:	d106      	bne.n	8004f20 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681a      	ldr	r2, [r3, #0]
 8004f16:	2380      	movs	r3, #128	; 0x80
 8004f18:	011b      	lsls	r3, r3, #4
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	d100      	bne.n	8004f20 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8004f1e:	e0d9      	b.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f20:	4ba4      	ldr	r3, [pc, #656]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004f22:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f24:	2380      	movs	r3, #128	; 0x80
 8004f26:	055b      	lsls	r3, r3, #21
 8004f28:	4013      	ands	r3, r2
 8004f2a:	d10a      	bne.n	8004f42 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f2c:	4ba1      	ldr	r3, [pc, #644]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004f2e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f30:	4ba0      	ldr	r3, [pc, #640]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004f32:	2180      	movs	r1, #128	; 0x80
 8004f34:	0549      	lsls	r1, r1, #21
 8004f36:	430a      	orrs	r2, r1
 8004f38:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8004f3a:	2317      	movs	r3, #23
 8004f3c:	18fb      	adds	r3, r7, r3
 8004f3e:	2201      	movs	r2, #1
 8004f40:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f42:	4b9d      	ldr	r3, [pc, #628]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8004f44:	681a      	ldr	r2, [r3, #0]
 8004f46:	2380      	movs	r3, #128	; 0x80
 8004f48:	005b      	lsls	r3, r3, #1
 8004f4a:	4013      	ands	r3, r2
 8004f4c:	d11a      	bne.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f4e:	4b9a      	ldr	r3, [pc, #616]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8004f50:	681a      	ldr	r2, [r3, #0]
 8004f52:	4b99      	ldr	r3, [pc, #612]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8004f54:	2180      	movs	r1, #128	; 0x80
 8004f56:	0049      	lsls	r1, r1, #1
 8004f58:	430a      	orrs	r2, r1
 8004f5a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f5c:	f7fe ff56 	bl	8003e0c <HAL_GetTick>
 8004f60:	0003      	movs	r3, r0
 8004f62:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f64:	e008      	b.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f66:	f7fe ff51 	bl	8003e0c <HAL_GetTick>
 8004f6a:	0002      	movs	r2, r0
 8004f6c:	693b      	ldr	r3, [r7, #16]
 8004f6e:	1ad3      	subs	r3, r2, r3
 8004f70:	2b64      	cmp	r3, #100	; 0x64
 8004f72:	d901      	bls.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004f74:	2303      	movs	r3, #3
 8004f76:	e118      	b.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0x2b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f78:	4b8f      	ldr	r3, [pc, #572]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	2380      	movs	r3, #128	; 0x80
 8004f7e:	005b      	lsls	r3, r3, #1
 8004f80:	4013      	ands	r3, r2
 8004f82:	d0f0      	beq.n	8004f66 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8004f84:	4b8b      	ldr	r3, [pc, #556]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004f86:	681a      	ldr	r2, [r3, #0]
 8004f88:	23c0      	movs	r3, #192	; 0xc0
 8004f8a:	039b      	lsls	r3, r3, #14
 8004f8c:	4013      	ands	r3, r2
 8004f8e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	685a      	ldr	r2, [r3, #4]
 8004f94:	23c0      	movs	r3, #192	; 0xc0
 8004f96:	039b      	lsls	r3, r3, #14
 8004f98:	4013      	ands	r3, r2
 8004f9a:	68fa      	ldr	r2, [r7, #12]
 8004f9c:	429a      	cmp	r2, r3
 8004f9e:	d107      	bne.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	689a      	ldr	r2, [r3, #8]
 8004fa4:	23c0      	movs	r3, #192	; 0xc0
 8004fa6:	039b      	lsls	r3, r3, #14
 8004fa8:	4013      	ands	r3, r2
 8004faa:	68fa      	ldr	r2, [r7, #12]
 8004fac:	429a      	cmp	r2, r3
 8004fae:	d013      	beq.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	685a      	ldr	r2, [r3, #4]
 8004fb4:	23c0      	movs	r3, #192	; 0xc0
 8004fb6:	029b      	lsls	r3, r3, #10
 8004fb8:	401a      	ands	r2, r3
 8004fba:	23c0      	movs	r3, #192	; 0xc0
 8004fbc:	029b      	lsls	r3, r3, #10
 8004fbe:	429a      	cmp	r2, r3
 8004fc0:	d10a      	bne.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004fc2:	4b7c      	ldr	r3, [pc, #496]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004fc4:	681a      	ldr	r2, [r3, #0]
 8004fc6:	2380      	movs	r3, #128	; 0x80
 8004fc8:	029b      	lsls	r3, r3, #10
 8004fca:	401a      	ands	r2, r3
 8004fcc:	2380      	movs	r3, #128	; 0x80
 8004fce:	029b      	lsls	r3, r3, #10
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d101      	bne.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	e0e8      	b.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8004fd8:	4b76      	ldr	r3, [pc, #472]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004fda:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004fdc:	23c0      	movs	r3, #192	; 0xc0
 8004fde:	029b      	lsls	r3, r3, #10
 8004fe0:	4013      	ands	r3, r2
 8004fe2:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d049      	beq.n	800507e <HAL_RCCEx_PeriphCLKConfig+0x186>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	685a      	ldr	r2, [r3, #4]
 8004fee:	23c0      	movs	r3, #192	; 0xc0
 8004ff0:	029b      	lsls	r3, r3, #10
 8004ff2:	4013      	ands	r3, r2
 8004ff4:	68fa      	ldr	r2, [r7, #12]
 8004ff6:	429a      	cmp	r2, r3
 8004ff8:	d004      	beq.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	2220      	movs	r2, #32
 8005000:	4013      	ands	r3, r2
 8005002:	d10d      	bne.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	689a      	ldr	r2, [r3, #8]
 8005008:	23c0      	movs	r3, #192	; 0xc0
 800500a:	029b      	lsls	r3, r3, #10
 800500c:	4013      	ands	r3, r2
 800500e:	68fa      	ldr	r2, [r7, #12]
 8005010:	429a      	cmp	r2, r3
 8005012:	d034      	beq.n	800507e <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681a      	ldr	r2, [r3, #0]
 8005018:	2380      	movs	r3, #128	; 0x80
 800501a:	011b      	lsls	r3, r3, #4
 800501c:	4013      	ands	r3, r2
 800501e:	d02e      	beq.n	800507e <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8005020:	4b64      	ldr	r3, [pc, #400]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005022:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005024:	4a65      	ldr	r2, [pc, #404]	; (80051bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005026:	4013      	ands	r3, r2
 8005028:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800502a:	4b62      	ldr	r3, [pc, #392]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800502c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800502e:	4b61      	ldr	r3, [pc, #388]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005030:	2180      	movs	r1, #128	; 0x80
 8005032:	0309      	lsls	r1, r1, #12
 8005034:	430a      	orrs	r2, r1
 8005036:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005038:	4b5e      	ldr	r3, [pc, #376]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800503a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800503c:	4b5d      	ldr	r3, [pc, #372]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800503e:	4960      	ldr	r1, [pc, #384]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8005040:	400a      	ands	r2, r1
 8005042:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8005044:	4b5b      	ldr	r3, [pc, #364]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005046:	68fa      	ldr	r2, [r7, #12]
 8005048:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800504a:	68fa      	ldr	r2, [r7, #12]
 800504c:	2380      	movs	r3, #128	; 0x80
 800504e:	005b      	lsls	r3, r3, #1
 8005050:	4013      	ands	r3, r2
 8005052:	d014      	beq.n	800507e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005054:	f7fe feda 	bl	8003e0c <HAL_GetTick>
 8005058:	0003      	movs	r3, r0
 800505a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800505c:	e009      	b.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800505e:	f7fe fed5 	bl	8003e0c <HAL_GetTick>
 8005062:	0002      	movs	r2, r0
 8005064:	693b      	ldr	r3, [r7, #16]
 8005066:	1ad3      	subs	r3, r2, r3
 8005068:	4a56      	ldr	r2, [pc, #344]	; (80051c4 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d901      	bls.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 800506e:	2303      	movs	r3, #3
 8005070:	e09b      	b.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005072:	4b50      	ldr	r3, [pc, #320]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005074:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005076:	2380      	movs	r3, #128	; 0x80
 8005078:	009b      	lsls	r3, r3, #2
 800507a:	4013      	ands	r3, r2
 800507c:	d0ef      	beq.n	800505e <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	685a      	ldr	r2, [r3, #4]
 8005082:	23c0      	movs	r3, #192	; 0xc0
 8005084:	029b      	lsls	r3, r3, #10
 8005086:	401a      	ands	r2, r3
 8005088:	23c0      	movs	r3, #192	; 0xc0
 800508a:	029b      	lsls	r3, r3, #10
 800508c:	429a      	cmp	r2, r3
 800508e:	d10c      	bne.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8005090:	4b48      	ldr	r3, [pc, #288]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a4c      	ldr	r2, [pc, #304]	; (80051c8 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8005096:	4013      	ands	r3, r2
 8005098:	0019      	movs	r1, r3
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	685a      	ldr	r2, [r3, #4]
 800509e:	23c0      	movs	r3, #192	; 0xc0
 80050a0:	039b      	lsls	r3, r3, #14
 80050a2:	401a      	ands	r2, r3
 80050a4:	4b43      	ldr	r3, [pc, #268]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80050a6:	430a      	orrs	r2, r1
 80050a8:	601a      	str	r2, [r3, #0]
 80050aa:	4b42      	ldr	r3, [pc, #264]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80050ac:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	685a      	ldr	r2, [r3, #4]
 80050b2:	23c0      	movs	r3, #192	; 0xc0
 80050b4:	029b      	lsls	r3, r3, #10
 80050b6:	401a      	ands	r2, r3
 80050b8:	4b3e      	ldr	r3, [pc, #248]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80050ba:	430a      	orrs	r2, r1
 80050bc:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80050be:	2317      	movs	r3, #23
 80050c0:	18fb      	adds	r3, r7, r3
 80050c2:	781b      	ldrb	r3, [r3, #0]
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d105      	bne.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050c8:	4b3a      	ldr	r3, [pc, #232]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80050ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80050cc:	4b39      	ldr	r3, [pc, #228]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80050ce:	493f      	ldr	r1, [pc, #252]	; (80051cc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80050d0:	400a      	ands	r2, r1
 80050d2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	2201      	movs	r2, #1
 80050da:	4013      	ands	r3, r2
 80050dc:	d009      	beq.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80050de:	4b35      	ldr	r3, [pc, #212]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80050e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050e2:	2203      	movs	r2, #3
 80050e4:	4393      	bics	r3, r2
 80050e6:	0019      	movs	r1, r3
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	68da      	ldr	r2, [r3, #12]
 80050ec:	4b31      	ldr	r3, [pc, #196]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80050ee:	430a      	orrs	r2, r1
 80050f0:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	2202      	movs	r2, #2
 80050f8:	4013      	ands	r3, r2
 80050fa:	d009      	beq.n	8005110 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80050fc:	4b2d      	ldr	r3, [pc, #180]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80050fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005100:	220c      	movs	r2, #12
 8005102:	4393      	bics	r3, r2
 8005104:	0019      	movs	r1, r3
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	691a      	ldr	r2, [r3, #16]
 800510a:	4b2a      	ldr	r3, [pc, #168]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800510c:	430a      	orrs	r2, r1
 800510e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	2204      	movs	r2, #4
 8005116:	4013      	ands	r3, r2
 8005118:	d009      	beq.n	800512e <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800511a:	4b26      	ldr	r3, [pc, #152]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800511c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800511e:	4a2c      	ldr	r2, [pc, #176]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8005120:	4013      	ands	r3, r2
 8005122:	0019      	movs	r1, r3
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	695a      	ldr	r2, [r3, #20]
 8005128:	4b22      	ldr	r3, [pc, #136]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800512a:	430a      	orrs	r2, r1
 800512c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	2208      	movs	r2, #8
 8005134:	4013      	ands	r3, r2
 8005136:	d009      	beq.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005138:	4b1e      	ldr	r3, [pc, #120]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800513a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800513c:	4a25      	ldr	r2, [pc, #148]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800513e:	4013      	ands	r3, r2
 8005140:	0019      	movs	r1, r3
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	699a      	ldr	r2, [r3, #24]
 8005146:	4b1b      	ldr	r3, [pc, #108]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005148:	430a      	orrs	r2, r1
 800514a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681a      	ldr	r2, [r3, #0]
 8005150:	2380      	movs	r3, #128	; 0x80
 8005152:	005b      	lsls	r3, r3, #1
 8005154:	4013      	ands	r3, r2
 8005156:	d009      	beq.n	800516c <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005158:	4b16      	ldr	r3, [pc, #88]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800515a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800515c:	4a17      	ldr	r2, [pc, #92]	; (80051bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800515e:	4013      	ands	r3, r2
 8005160:	0019      	movs	r1, r3
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	69da      	ldr	r2, [r3, #28]
 8005166:	4b13      	ldr	r3, [pc, #76]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005168:	430a      	orrs	r2, r1
 800516a:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	2240      	movs	r2, #64	; 0x40
 8005172:	4013      	ands	r3, r2
 8005174:	d009      	beq.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005176:	4b0f      	ldr	r3, [pc, #60]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005178:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800517a:	4a17      	ldr	r2, [pc, #92]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800517c:	4013      	ands	r3, r2
 800517e:	0019      	movs	r1, r3
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005184:	4b0b      	ldr	r3, [pc, #44]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005186:	430a      	orrs	r2, r1
 8005188:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	2280      	movs	r2, #128	; 0x80
 8005190:	4013      	ands	r3, r2
 8005192:	d009      	beq.n	80051a8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8005194:	4b07      	ldr	r3, [pc, #28]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005196:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005198:	4a10      	ldr	r2, [pc, #64]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800519a:	4013      	ands	r3, r2
 800519c:	0019      	movs	r1, r3
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6a1a      	ldr	r2, [r3, #32]
 80051a2:	4b04      	ldr	r3, [pc, #16]	; (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80051a4:	430a      	orrs	r2, r1
 80051a6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80051a8:	2300      	movs	r3, #0
}
 80051aa:	0018      	movs	r0, r3
 80051ac:	46bd      	mov	sp, r7
 80051ae:	b006      	add	sp, #24
 80051b0:	bd80      	pop	{r7, pc}
 80051b2:	46c0      	nop			; (mov r8, r8)
 80051b4:	40021000 	.word	0x40021000
 80051b8:	40007000 	.word	0x40007000
 80051bc:	fffcffff 	.word	0xfffcffff
 80051c0:	fff7ffff 	.word	0xfff7ffff
 80051c4:	00001388 	.word	0x00001388
 80051c8:	ffcfffff 	.word	0xffcfffff
 80051cc:	efffffff 	.word	0xefffffff
 80051d0:	fffff3ff 	.word	0xfffff3ff
 80051d4:	ffffcfff 	.word	0xffffcfff
 80051d8:	fbffffff 	.word	0xfbffffff
 80051dc:	fff3ffff 	.word	0xfff3ffff

080051e0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b082      	sub	sp, #8
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d101      	bne.n	80051f2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	e032      	b.n	8005258 <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2239      	movs	r2, #57	; 0x39
 80051f6:	5c9b      	ldrb	r3, [r3, r2]
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d107      	bne.n	800520e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2238      	movs	r2, #56	; 0x38
 8005202:	2100      	movs	r1, #0
 8005204:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	0018      	movs	r0, r3
 800520a:	f7fe fc43 	bl	8003a94 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2239      	movs	r2, #57	; 0x39
 8005212:	2102      	movs	r1, #2
 8005214:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	3304      	adds	r3, #4
 800521e:	0019      	movs	r1, r3
 8005220:	0010      	movs	r0, r2
 8005222:	f000 fb15 	bl	8005850 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	223e      	movs	r2, #62	; 0x3e
 800522a:	2101      	movs	r1, #1
 800522c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	223a      	movs	r2, #58	; 0x3a
 8005232:	2101      	movs	r1, #1
 8005234:	5499      	strb	r1, [r3, r2]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	223b      	movs	r2, #59	; 0x3b
 800523a:	2101      	movs	r1, #1
 800523c:	5499      	strb	r1, [r3, r2]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	223c      	movs	r2, #60	; 0x3c
 8005242:	2101      	movs	r1, #1
 8005244:	5499      	strb	r1, [r3, r2]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	223d      	movs	r2, #61	; 0x3d
 800524a:	2101      	movs	r1, #1
 800524c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2239      	movs	r2, #57	; 0x39
 8005252:	2101      	movs	r1, #1
 8005254:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005256:	2300      	movs	r3, #0
}
 8005258:	0018      	movs	r0, r3
 800525a:	46bd      	mov	sp, r7
 800525c:	b002      	add	sp, #8
 800525e:	bd80      	pop	{r7, pc}

08005260 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b084      	sub	sp, #16
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
 8005268:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d108      	bne.n	8005282 <HAL_TIM_PWM_Start+0x22>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	223a      	movs	r2, #58	; 0x3a
 8005274:	5c9b      	ldrb	r3, [r3, r2]
 8005276:	b2db      	uxtb	r3, r3
 8005278:	3b01      	subs	r3, #1
 800527a:	1e5a      	subs	r2, r3, #1
 800527c:	4193      	sbcs	r3, r2
 800527e:	b2db      	uxtb	r3, r3
 8005280:	e01f      	b.n	80052c2 <HAL_TIM_PWM_Start+0x62>
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	2b04      	cmp	r3, #4
 8005286:	d108      	bne.n	800529a <HAL_TIM_PWM_Start+0x3a>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	223b      	movs	r2, #59	; 0x3b
 800528c:	5c9b      	ldrb	r3, [r3, r2]
 800528e:	b2db      	uxtb	r3, r3
 8005290:	3b01      	subs	r3, #1
 8005292:	1e5a      	subs	r2, r3, #1
 8005294:	4193      	sbcs	r3, r2
 8005296:	b2db      	uxtb	r3, r3
 8005298:	e013      	b.n	80052c2 <HAL_TIM_PWM_Start+0x62>
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	2b08      	cmp	r3, #8
 800529e:	d108      	bne.n	80052b2 <HAL_TIM_PWM_Start+0x52>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	223c      	movs	r2, #60	; 0x3c
 80052a4:	5c9b      	ldrb	r3, [r3, r2]
 80052a6:	b2db      	uxtb	r3, r3
 80052a8:	3b01      	subs	r3, #1
 80052aa:	1e5a      	subs	r2, r3, #1
 80052ac:	4193      	sbcs	r3, r2
 80052ae:	b2db      	uxtb	r3, r3
 80052b0:	e007      	b.n	80052c2 <HAL_TIM_PWM_Start+0x62>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	223d      	movs	r2, #61	; 0x3d
 80052b6:	5c9b      	ldrb	r3, [r3, r2]
 80052b8:	b2db      	uxtb	r3, r3
 80052ba:	3b01      	subs	r3, #1
 80052bc:	1e5a      	subs	r2, r3, #1
 80052be:	4193      	sbcs	r3, r2
 80052c0:	b2db      	uxtb	r3, r3
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d001      	beq.n	80052ca <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 80052c6:	2301      	movs	r3, #1
 80052c8:	e052      	b.n	8005370 <HAL_TIM_PWM_Start+0x110>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d104      	bne.n	80052da <HAL_TIM_PWM_Start+0x7a>
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	223a      	movs	r2, #58	; 0x3a
 80052d4:	2102      	movs	r1, #2
 80052d6:	5499      	strb	r1, [r3, r2]
 80052d8:	e013      	b.n	8005302 <HAL_TIM_PWM_Start+0xa2>
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	2b04      	cmp	r3, #4
 80052de:	d104      	bne.n	80052ea <HAL_TIM_PWM_Start+0x8a>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	223b      	movs	r2, #59	; 0x3b
 80052e4:	2102      	movs	r1, #2
 80052e6:	5499      	strb	r1, [r3, r2]
 80052e8:	e00b      	b.n	8005302 <HAL_TIM_PWM_Start+0xa2>
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	2b08      	cmp	r3, #8
 80052ee:	d104      	bne.n	80052fa <HAL_TIM_PWM_Start+0x9a>
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	223c      	movs	r2, #60	; 0x3c
 80052f4:	2102      	movs	r1, #2
 80052f6:	5499      	strb	r1, [r3, r2]
 80052f8:	e003      	b.n	8005302 <HAL_TIM_PWM_Start+0xa2>
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	223d      	movs	r2, #61	; 0x3d
 80052fe:	2102      	movs	r1, #2
 8005300:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	6839      	ldr	r1, [r7, #0]
 8005308:	2201      	movs	r2, #1
 800530a:	0018      	movs	r0, r3
 800530c:	f000 fd26 	bl	8005d5c <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681a      	ldr	r2, [r3, #0]
 8005314:	2380      	movs	r3, #128	; 0x80
 8005316:	05db      	lsls	r3, r3, #23
 8005318:	429a      	cmp	r2, r3
 800531a:	d00e      	beq.n	800533a <HAL_TIM_PWM_Start+0xda>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a15      	ldr	r2, [pc, #84]	; (8005378 <HAL_TIM_PWM_Start+0x118>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d009      	beq.n	800533a <HAL_TIM_PWM_Start+0xda>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4a14      	ldr	r2, [pc, #80]	; (800537c <HAL_TIM_PWM_Start+0x11c>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d004      	beq.n	800533a <HAL_TIM_PWM_Start+0xda>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4a12      	ldr	r2, [pc, #72]	; (8005380 <HAL_TIM_PWM_Start+0x120>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d111      	bne.n	800535e <HAL_TIM_PWM_Start+0xfe>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	689b      	ldr	r3, [r3, #8]
 8005340:	2207      	movs	r2, #7
 8005342:	4013      	ands	r3, r2
 8005344:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	2b06      	cmp	r3, #6
 800534a:	d010      	beq.n	800536e <HAL_TIM_PWM_Start+0x10e>
    {
      __HAL_TIM_ENABLE(htim);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	681a      	ldr	r2, [r3, #0]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	2101      	movs	r1, #1
 8005358:	430a      	orrs	r2, r1
 800535a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800535c:	e007      	b.n	800536e <HAL_TIM_PWM_Start+0x10e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	681a      	ldr	r2, [r3, #0]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	2101      	movs	r1, #1
 800536a:	430a      	orrs	r2, r1
 800536c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800536e:	2300      	movs	r3, #0
}
 8005370:	0018      	movs	r0, r3
 8005372:	46bd      	mov	sp, r7
 8005374:	b004      	add	sp, #16
 8005376:	bd80      	pop	{r7, pc}
 8005378:	40000400 	.word	0x40000400
 800537c:	40010800 	.word	0x40010800
 8005380:	40011400 	.word	0x40011400

08005384 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b082      	sub	sp, #8
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d101      	bne.n	8005396 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005392:	2301      	movs	r3, #1
 8005394:	e032      	b.n	80053fc <HAL_TIM_IC_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2239      	movs	r2, #57	; 0x39
 800539a:	5c9b      	ldrb	r3, [r3, r2]
 800539c:	b2db      	uxtb	r3, r3
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d107      	bne.n	80053b2 <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2238      	movs	r2, #56	; 0x38
 80053a6:	2100      	movs	r1, #0
 80053a8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	0018      	movs	r0, r3
 80053ae:	f7fe fb2f 	bl	8003a10 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2239      	movs	r2, #57	; 0x39
 80053b6:	2102      	movs	r1, #2
 80053b8:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681a      	ldr	r2, [r3, #0]
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	3304      	adds	r3, #4
 80053c2:	0019      	movs	r1, r3
 80053c4:	0010      	movs	r0, r2
 80053c6:	f000 fa43 	bl	8005850 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	223e      	movs	r2, #62	; 0x3e
 80053ce:	2101      	movs	r1, #1
 80053d0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	223a      	movs	r2, #58	; 0x3a
 80053d6:	2101      	movs	r1, #1
 80053d8:	5499      	strb	r1, [r3, r2]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	223b      	movs	r2, #59	; 0x3b
 80053de:	2101      	movs	r1, #1
 80053e0:	5499      	strb	r1, [r3, r2]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	223c      	movs	r2, #60	; 0x3c
 80053e6:	2101      	movs	r1, #1
 80053e8:	5499      	strb	r1, [r3, r2]
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	223d      	movs	r2, #61	; 0x3d
 80053ee:	2101      	movs	r1, #1
 80053f0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2239      	movs	r2, #57	; 0x39
 80053f6:	2101      	movs	r1, #1
 80053f8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80053fa:	2300      	movs	r3, #0
}
 80053fc:	0018      	movs	r0, r3
 80053fe:	46bd      	mov	sp, r7
 8005400:	b002      	add	sp, #8
 8005402:	bd80      	pop	{r7, pc}

08005404 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b084      	sub	sp, #16
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
 800540c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d104      	bne.n	800541e <HAL_TIM_IC_Start+0x1a>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	223a      	movs	r2, #58	; 0x3a
 8005418:	5c9b      	ldrb	r3, [r3, r2]
 800541a:	b2db      	uxtb	r3, r3
 800541c:	e013      	b.n	8005446 <HAL_TIM_IC_Start+0x42>
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	2b04      	cmp	r3, #4
 8005422:	d104      	bne.n	800542e <HAL_TIM_IC_Start+0x2a>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	223b      	movs	r2, #59	; 0x3b
 8005428:	5c9b      	ldrb	r3, [r3, r2]
 800542a:	b2db      	uxtb	r3, r3
 800542c:	e00b      	b.n	8005446 <HAL_TIM_IC_Start+0x42>
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	2b08      	cmp	r3, #8
 8005432:	d104      	bne.n	800543e <HAL_TIM_IC_Start+0x3a>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	223c      	movs	r2, #60	; 0x3c
 8005438:	5c9b      	ldrb	r3, [r3, r2]
 800543a:	b2db      	uxtb	r3, r3
 800543c:	e003      	b.n	8005446 <HAL_TIM_IC_Start+0x42>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	223d      	movs	r2, #61	; 0x3d
 8005442:	5c9b      	ldrb	r3, [r3, r2]
 8005444:	b2db      	uxtb	r3, r3
 8005446:	210f      	movs	r1, #15
 8005448:	187a      	adds	r2, r7, r1
 800544a:	7013      	strb	r3, [r2, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800544c:	187b      	adds	r3, r7, r1
 800544e:	781b      	ldrb	r3, [r3, #0]
 8005450:	2b01      	cmp	r3, #1
 8005452:	d001      	beq.n	8005458 <HAL_TIM_IC_Start+0x54>
  {
    return HAL_ERROR;
 8005454:	2301      	movs	r3, #1
 8005456:	e052      	b.n	80054fe <HAL_TIM_IC_Start+0xfa>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d104      	bne.n	8005468 <HAL_TIM_IC_Start+0x64>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	223a      	movs	r2, #58	; 0x3a
 8005462:	2102      	movs	r1, #2
 8005464:	5499      	strb	r1, [r3, r2]
 8005466:	e013      	b.n	8005490 <HAL_TIM_IC_Start+0x8c>
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	2b04      	cmp	r3, #4
 800546c:	d104      	bne.n	8005478 <HAL_TIM_IC_Start+0x74>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	223b      	movs	r2, #59	; 0x3b
 8005472:	2102      	movs	r1, #2
 8005474:	5499      	strb	r1, [r3, r2]
 8005476:	e00b      	b.n	8005490 <HAL_TIM_IC_Start+0x8c>
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	2b08      	cmp	r3, #8
 800547c:	d104      	bne.n	8005488 <HAL_TIM_IC_Start+0x84>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	223c      	movs	r2, #60	; 0x3c
 8005482:	2102      	movs	r1, #2
 8005484:	5499      	strb	r1, [r3, r2]
 8005486:	e003      	b.n	8005490 <HAL_TIM_IC_Start+0x8c>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	223d      	movs	r2, #61	; 0x3d
 800548c:	2102      	movs	r1, #2
 800548e:	5499      	strb	r1, [r3, r2]

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	6839      	ldr	r1, [r7, #0]
 8005496:	2201      	movs	r2, #1
 8005498:	0018      	movs	r0, r3
 800549a:	f000 fc5f 	bl	8005d5c <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681a      	ldr	r2, [r3, #0]
 80054a2:	2380      	movs	r3, #128	; 0x80
 80054a4:	05db      	lsls	r3, r3, #23
 80054a6:	429a      	cmp	r2, r3
 80054a8:	d00e      	beq.n	80054c8 <HAL_TIM_IC_Start+0xc4>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4a16      	ldr	r2, [pc, #88]	; (8005508 <HAL_TIM_IC_Start+0x104>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d009      	beq.n	80054c8 <HAL_TIM_IC_Start+0xc4>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4a14      	ldr	r2, [pc, #80]	; (800550c <HAL_TIM_IC_Start+0x108>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d004      	beq.n	80054c8 <HAL_TIM_IC_Start+0xc4>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a13      	ldr	r2, [pc, #76]	; (8005510 <HAL_TIM_IC_Start+0x10c>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d111      	bne.n	80054ec <HAL_TIM_IC_Start+0xe8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	689b      	ldr	r3, [r3, #8]
 80054ce:	2207      	movs	r2, #7
 80054d0:	4013      	ands	r3, r2
 80054d2:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	2b06      	cmp	r3, #6
 80054d8:	d010      	beq.n	80054fc <HAL_TIM_IC_Start+0xf8>
    {
      __HAL_TIM_ENABLE(htim);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	2101      	movs	r1, #1
 80054e6:	430a      	orrs	r2, r1
 80054e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054ea:	e007      	b.n	80054fc <HAL_TIM_IC_Start+0xf8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	681a      	ldr	r2, [r3, #0]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	2101      	movs	r1, #1
 80054f8:	430a      	orrs	r2, r1
 80054fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80054fc:	2300      	movs	r3, #0
}
 80054fe:	0018      	movs	r0, r3
 8005500:	46bd      	mov	sp, r7
 8005502:	b004      	add	sp, #16
 8005504:	bd80      	pop	{r7, pc}
 8005506:	46c0      	nop			; (mov r8, r8)
 8005508:	40000400 	.word	0x40000400
 800550c:	40010800 	.word	0x40010800
 8005510:	40011400 	.word	0x40011400

08005514 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b086      	sub	sp, #24
 8005518:	af00      	add	r7, sp, #0
 800551a:	60f8      	str	r0, [r7, #12]
 800551c:	60b9      	str	r1, [r7, #8]
 800551e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005520:	2317      	movs	r3, #23
 8005522:	18fb      	adds	r3, r7, r3
 8005524:	2200      	movs	r2, #0
 8005526:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2238      	movs	r2, #56	; 0x38
 800552c:	5c9b      	ldrb	r3, [r3, r2]
 800552e:	2b01      	cmp	r3, #1
 8005530:	d101      	bne.n	8005536 <HAL_TIM_IC_ConfigChannel+0x22>
 8005532:	2302      	movs	r3, #2
 8005534:	e08c      	b.n	8005650 <HAL_TIM_IC_ConfigChannel+0x13c>
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	2238      	movs	r2, #56	; 0x38
 800553a:	2101      	movs	r1, #1
 800553c:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d11b      	bne.n	800557c <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	6818      	ldr	r0, [r3, #0]
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	6819      	ldr	r1, [r3, #0]
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	685a      	ldr	r2, [r3, #4]
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	68db      	ldr	r3, [r3, #12]
 8005554:	f000 fade 	bl	8005b14 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	699a      	ldr	r2, [r3, #24]
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	210c      	movs	r1, #12
 8005564:	438a      	bics	r2, r1
 8005566:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	6999      	ldr	r1, [r3, #24]
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	689a      	ldr	r2, [r3, #8]
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	430a      	orrs	r2, r1
 8005578:	619a      	str	r2, [r3, #24]
 800557a:	e062      	b.n	8005642 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_2)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2b04      	cmp	r3, #4
 8005580:	d11c      	bne.n	80055bc <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	6818      	ldr	r0, [r3, #0]
 8005586:	68bb      	ldr	r3, [r7, #8]
 8005588:	6819      	ldr	r1, [r3, #0]
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	685a      	ldr	r2, [r3, #4]
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	68db      	ldr	r3, [r3, #12]
 8005592:	f000 fb1b 	bl	8005bcc <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	699a      	ldr	r2, [r3, #24]
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	492d      	ldr	r1, [pc, #180]	; (8005658 <HAL_TIM_IC_ConfigChannel+0x144>)
 80055a2:	400a      	ands	r2, r1
 80055a4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	6999      	ldr	r1, [r3, #24]
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	021a      	lsls	r2, r3, #8
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	430a      	orrs	r2, r1
 80055b8:	619a      	str	r2, [r3, #24]
 80055ba:	e042      	b.n	8005642 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_3)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2b08      	cmp	r3, #8
 80055c0:	d11b      	bne.n	80055fa <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	6818      	ldr	r0, [r3, #0]
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	6819      	ldr	r1, [r3, #0]
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	685a      	ldr	r2, [r3, #4]
 80055ce:	68bb      	ldr	r3, [r7, #8]
 80055d0:	68db      	ldr	r3, [r3, #12]
 80055d2:	f000 fb3d 	bl	8005c50 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	69da      	ldr	r2, [r3, #28]
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	210c      	movs	r1, #12
 80055e2:	438a      	bics	r2, r1
 80055e4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	69d9      	ldr	r1, [r3, #28]
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	689a      	ldr	r2, [r3, #8]
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	430a      	orrs	r2, r1
 80055f6:	61da      	str	r2, [r3, #28]
 80055f8:	e023      	b.n	8005642 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_4)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2b0c      	cmp	r3, #12
 80055fe:	d11c      	bne.n	800563a <HAL_TIM_IC_ConfigChannel+0x126>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6818      	ldr	r0, [r3, #0]
 8005604:	68bb      	ldr	r3, [r7, #8]
 8005606:	6819      	ldr	r1, [r3, #0]
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	685a      	ldr	r2, [r3, #4]
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	68db      	ldr	r3, [r3, #12]
 8005610:	f000 fb5e 	bl	8005cd0 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	69da      	ldr	r2, [r3, #28]
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	490e      	ldr	r1, [pc, #56]	; (8005658 <HAL_TIM_IC_ConfigChannel+0x144>)
 8005620:	400a      	ands	r2, r1
 8005622:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	69d9      	ldr	r1, [r3, #28]
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	689b      	ldr	r3, [r3, #8]
 800562e:	021a      	lsls	r2, r3, #8
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	430a      	orrs	r2, r1
 8005636:	61da      	str	r2, [r3, #28]
 8005638:	e003      	b.n	8005642 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else
  {
    status = HAL_ERROR;
 800563a:	2317      	movs	r3, #23
 800563c:	18fb      	adds	r3, r7, r3
 800563e:	2201      	movs	r2, #1
 8005640:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(htim);
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2238      	movs	r2, #56	; 0x38
 8005646:	2100      	movs	r1, #0
 8005648:	5499      	strb	r1, [r3, r2]

  return status;
 800564a:	2317      	movs	r3, #23
 800564c:	18fb      	adds	r3, r7, r3
 800564e:	781b      	ldrb	r3, [r3, #0]
}
 8005650:	0018      	movs	r0, r3
 8005652:	46bd      	mov	sp, r7
 8005654:	b006      	add	sp, #24
 8005656:	bd80      	pop	{r7, pc}
 8005658:	fffff3ff 	.word	0xfffff3ff

0800565c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b086      	sub	sp, #24
 8005660:	af00      	add	r7, sp, #0
 8005662:	60f8      	str	r0, [r7, #12]
 8005664:	60b9      	str	r1, [r7, #8]
 8005666:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005668:	2317      	movs	r3, #23
 800566a:	18fb      	adds	r3, r7, r3
 800566c:	2200      	movs	r2, #0
 800566e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	2238      	movs	r2, #56	; 0x38
 8005674:	5c9b      	ldrb	r3, [r3, r2]
 8005676:	2b01      	cmp	r3, #1
 8005678:	d101      	bne.n	800567e <HAL_TIM_PWM_ConfigChannel+0x22>
 800567a:	2302      	movs	r3, #2
 800567c:	e0ad      	b.n	80057da <HAL_TIM_PWM_ConfigChannel+0x17e>
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2238      	movs	r2, #56	; 0x38
 8005682:	2101      	movs	r1, #1
 8005684:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2b0c      	cmp	r3, #12
 800568a:	d100      	bne.n	800568e <HAL_TIM_PWM_ConfigChannel+0x32>
 800568c:	e076      	b.n	800577c <HAL_TIM_PWM_ConfigChannel+0x120>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2b0c      	cmp	r3, #12
 8005692:	d900      	bls.n	8005696 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8005694:	e095      	b.n	80057c2 <HAL_TIM_PWM_ConfigChannel+0x166>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2b08      	cmp	r3, #8
 800569a:	d04e      	beq.n	800573a <HAL_TIM_PWM_ConfigChannel+0xde>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2b08      	cmp	r3, #8
 80056a0:	d900      	bls.n	80056a4 <HAL_TIM_PWM_ConfigChannel+0x48>
 80056a2:	e08e      	b.n	80057c2 <HAL_TIM_PWM_ConfigChannel+0x166>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d003      	beq.n	80056b2 <HAL_TIM_PWM_ConfigChannel+0x56>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2b04      	cmp	r3, #4
 80056ae:	d021      	beq.n	80056f4 <HAL_TIM_PWM_ConfigChannel+0x98>
 80056b0:	e087      	b.n	80057c2 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	68ba      	ldr	r2, [r7, #8]
 80056b8:	0011      	movs	r1, r2
 80056ba:	0018      	movs	r0, r3
 80056bc:	f000 f926 	bl	800590c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	699a      	ldr	r2, [r3, #24]
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	2108      	movs	r1, #8
 80056cc:	430a      	orrs	r2, r1
 80056ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	699a      	ldr	r2, [r3, #24]
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	2104      	movs	r1, #4
 80056dc:	438a      	bics	r2, r1
 80056de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	6999      	ldr	r1, [r3, #24]
 80056e6:	68bb      	ldr	r3, [r7, #8]
 80056e8:	68da      	ldr	r2, [r3, #12]
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	430a      	orrs	r2, r1
 80056f0:	619a      	str	r2, [r3, #24]
      break;
 80056f2:	e06b      	b.n	80057cc <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	68ba      	ldr	r2, [r7, #8]
 80056fa:	0011      	movs	r1, r2
 80056fc:	0018      	movs	r0, r3
 80056fe:	f000 f941 	bl	8005984 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	699a      	ldr	r2, [r3, #24]
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	2180      	movs	r1, #128	; 0x80
 800570e:	0109      	lsls	r1, r1, #4
 8005710:	430a      	orrs	r2, r1
 8005712:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	699a      	ldr	r2, [r3, #24]
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4931      	ldr	r1, [pc, #196]	; (80057e4 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8005720:	400a      	ands	r2, r1
 8005722:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	6999      	ldr	r1, [r3, #24]
 800572a:	68bb      	ldr	r3, [r7, #8]
 800572c:	68db      	ldr	r3, [r3, #12]
 800572e:	021a      	lsls	r2, r3, #8
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	430a      	orrs	r2, r1
 8005736:	619a      	str	r2, [r3, #24]
      break;
 8005738:	e048      	b.n	80057cc <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	68ba      	ldr	r2, [r7, #8]
 8005740:	0011      	movs	r1, r2
 8005742:	0018      	movs	r0, r3
 8005744:	f000 f960 	bl	8005a08 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	69da      	ldr	r2, [r3, #28]
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	2108      	movs	r1, #8
 8005754:	430a      	orrs	r2, r1
 8005756:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	69da      	ldr	r2, [r3, #28]
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	2104      	movs	r1, #4
 8005764:	438a      	bics	r2, r1
 8005766:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	69d9      	ldr	r1, [r3, #28]
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	68da      	ldr	r2, [r3, #12]
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	430a      	orrs	r2, r1
 8005778:	61da      	str	r2, [r3, #28]
      break;
 800577a:	e027      	b.n	80057cc <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	68ba      	ldr	r2, [r7, #8]
 8005782:	0011      	movs	r1, r2
 8005784:	0018      	movs	r0, r3
 8005786:	f000 f97f 	bl	8005a88 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	69da      	ldr	r2, [r3, #28]
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	2180      	movs	r1, #128	; 0x80
 8005796:	0109      	lsls	r1, r1, #4
 8005798:	430a      	orrs	r2, r1
 800579a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	69da      	ldr	r2, [r3, #28]
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	490f      	ldr	r1, [pc, #60]	; (80057e4 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80057a8:	400a      	ands	r2, r1
 80057aa:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	69d9      	ldr	r1, [r3, #28]
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	68db      	ldr	r3, [r3, #12]
 80057b6:	021a      	lsls	r2, r3, #8
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	430a      	orrs	r2, r1
 80057be:	61da      	str	r2, [r3, #28]
      break;
 80057c0:	e004      	b.n	80057cc <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 80057c2:	2317      	movs	r3, #23
 80057c4:	18fb      	adds	r3, r7, r3
 80057c6:	2201      	movs	r2, #1
 80057c8:	701a      	strb	r2, [r3, #0]
      break;
 80057ca:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	2238      	movs	r2, #56	; 0x38
 80057d0:	2100      	movs	r1, #0
 80057d2:	5499      	strb	r1, [r3, r2]

  return status;
 80057d4:	2317      	movs	r3, #23
 80057d6:	18fb      	adds	r3, r7, r3
 80057d8:	781b      	ldrb	r3, [r3, #0]
}
 80057da:	0018      	movs	r0, r3
 80057dc:	46bd      	mov	sp, r7
 80057de:	b006      	add	sp, #24
 80057e0:	bd80      	pop	{r7, pc}
 80057e2:	46c0      	nop			; (mov r8, r8)
 80057e4:	fffffbff 	.word	0xfffffbff

080057e8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b084      	sub	sp, #16
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
 80057f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80057f2:	2300      	movs	r3, #0
 80057f4:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	2b0c      	cmp	r3, #12
 80057fa:	d01e      	beq.n	800583a <HAL_TIM_ReadCapturedValue+0x52>
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	2b0c      	cmp	r3, #12
 8005800:	d820      	bhi.n	8005844 <HAL_TIM_ReadCapturedValue+0x5c>
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	2b08      	cmp	r3, #8
 8005806:	d013      	beq.n	8005830 <HAL_TIM_ReadCapturedValue+0x48>
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	2b08      	cmp	r3, #8
 800580c:	d81a      	bhi.n	8005844 <HAL_TIM_ReadCapturedValue+0x5c>
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d003      	beq.n	800581c <HAL_TIM_ReadCapturedValue+0x34>
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	2b04      	cmp	r3, #4
 8005818:	d005      	beq.n	8005826 <HAL_TIM_ReadCapturedValue+0x3e>

      break;
    }

    default:
      break;
 800581a:	e013      	b.n	8005844 <HAL_TIM_ReadCapturedValue+0x5c>
      tmpreg =  htim->Instance->CCR1;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005822:	60fb      	str	r3, [r7, #12]
      break;
 8005824:	e00f      	b.n	8005846 <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR2;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800582c:	60fb      	str	r3, [r7, #12]
      break;
 800582e:	e00a      	b.n	8005846 <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR3;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005836:	60fb      	str	r3, [r7, #12]
      break;
 8005838:	e005      	b.n	8005846 <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR4;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005840:	60fb      	str	r3, [r7, #12]
      break;
 8005842:	e000      	b.n	8005846 <HAL_TIM_ReadCapturedValue+0x5e>
      break;
 8005844:	46c0      	nop			; (mov r8, r8)
  }

  return tmpreg;
 8005846:	68fb      	ldr	r3, [r7, #12]
}
 8005848:	0018      	movs	r0, r3
 800584a:	46bd      	mov	sp, r7
 800584c:	b004      	add	sp, #16
 800584e:	bd80      	pop	{r7, pc}

08005850 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b084      	sub	sp, #16
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
 8005858:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005860:	687a      	ldr	r2, [r7, #4]
 8005862:	2380      	movs	r3, #128	; 0x80
 8005864:	05db      	lsls	r3, r3, #23
 8005866:	429a      	cmp	r2, r3
 8005868:	d00b      	beq.n	8005882 <TIM_Base_SetConfig+0x32>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	4a23      	ldr	r2, [pc, #140]	; (80058fc <TIM_Base_SetConfig+0xac>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d007      	beq.n	8005882 <TIM_Base_SetConfig+0x32>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	4a22      	ldr	r2, [pc, #136]	; (8005900 <TIM_Base_SetConfig+0xb0>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d003      	beq.n	8005882 <TIM_Base_SetConfig+0x32>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	4a21      	ldr	r2, [pc, #132]	; (8005904 <TIM_Base_SetConfig+0xb4>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d108      	bne.n	8005894 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	2270      	movs	r2, #112	; 0x70
 8005886:	4393      	bics	r3, r2
 8005888:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	68fa      	ldr	r2, [r7, #12]
 8005890:	4313      	orrs	r3, r2
 8005892:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005894:	687a      	ldr	r2, [r7, #4]
 8005896:	2380      	movs	r3, #128	; 0x80
 8005898:	05db      	lsls	r3, r3, #23
 800589a:	429a      	cmp	r2, r3
 800589c:	d00b      	beq.n	80058b6 <TIM_Base_SetConfig+0x66>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	4a16      	ldr	r2, [pc, #88]	; (80058fc <TIM_Base_SetConfig+0xac>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d007      	beq.n	80058b6 <TIM_Base_SetConfig+0x66>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	4a15      	ldr	r2, [pc, #84]	; (8005900 <TIM_Base_SetConfig+0xb0>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d003      	beq.n	80058b6 <TIM_Base_SetConfig+0x66>
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	4a14      	ldr	r2, [pc, #80]	; (8005904 <TIM_Base_SetConfig+0xb4>)
 80058b2:	4293      	cmp	r3, r2
 80058b4:	d108      	bne.n	80058c8 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	4a13      	ldr	r2, [pc, #76]	; (8005908 <TIM_Base_SetConfig+0xb8>)
 80058ba:	4013      	ands	r3, r2
 80058bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	68db      	ldr	r3, [r3, #12]
 80058c2:	68fa      	ldr	r2, [r7, #12]
 80058c4:	4313      	orrs	r3, r2
 80058c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2280      	movs	r2, #128	; 0x80
 80058cc:	4393      	bics	r3, r2
 80058ce:	001a      	movs	r2, r3
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	691b      	ldr	r3, [r3, #16]
 80058d4:	4313      	orrs	r3, r2
 80058d6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	68fa      	ldr	r2, [r7, #12]
 80058dc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	689a      	ldr	r2, [r3, #8]
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	681a      	ldr	r2, [r3, #0]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2201      	movs	r2, #1
 80058f2:	615a      	str	r2, [r3, #20]
}
 80058f4:	46c0      	nop			; (mov r8, r8)
 80058f6:	46bd      	mov	sp, r7
 80058f8:	b004      	add	sp, #16
 80058fa:	bd80      	pop	{r7, pc}
 80058fc:	40000400 	.word	0x40000400
 8005900:	40010800 	.word	0x40010800
 8005904:	40011400 	.word	0x40011400
 8005908:	fffffcff 	.word	0xfffffcff

0800590c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b086      	sub	sp, #24
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
 8005914:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6a1b      	ldr	r3, [r3, #32]
 800591a:	2201      	movs	r2, #1
 800591c:	4393      	bics	r3, r2
 800591e:	001a      	movs	r2, r3
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6a1b      	ldr	r3, [r3, #32]
 8005928:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	699b      	ldr	r3, [r3, #24]
 8005934:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	2270      	movs	r2, #112	; 0x70
 800593a:	4393      	bics	r3, r2
 800593c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2203      	movs	r2, #3
 8005942:	4393      	bics	r3, r2
 8005944:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	68fa      	ldr	r2, [r7, #12]
 800594c:	4313      	orrs	r3, r2
 800594e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	2202      	movs	r2, #2
 8005954:	4393      	bics	r3, r2
 8005956:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	689b      	ldr	r3, [r3, #8]
 800595c:	697a      	ldr	r2, [r7, #20]
 800595e:	4313      	orrs	r3, r2
 8005960:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	693a      	ldr	r2, [r7, #16]
 8005966:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	68fa      	ldr	r2, [r7, #12]
 800596c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	685a      	ldr	r2, [r3, #4]
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	697a      	ldr	r2, [r7, #20]
 800597a:	621a      	str	r2, [r3, #32]
}
 800597c:	46c0      	nop			; (mov r8, r8)
 800597e:	46bd      	mov	sp, r7
 8005980:	b006      	add	sp, #24
 8005982:	bd80      	pop	{r7, pc}

08005984 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b086      	sub	sp, #24
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
 800598c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6a1b      	ldr	r3, [r3, #32]
 8005992:	2210      	movs	r2, #16
 8005994:	4393      	bics	r3, r2
 8005996:	001a      	movs	r2, r3
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6a1b      	ldr	r3, [r3, #32]
 80059a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	699b      	ldr	r3, [r3, #24]
 80059ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	4a13      	ldr	r2, [pc, #76]	; (8005a00 <TIM_OC2_SetConfig+0x7c>)
 80059b2:	4013      	ands	r3, r2
 80059b4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	4a12      	ldr	r2, [pc, #72]	; (8005a04 <TIM_OC2_SetConfig+0x80>)
 80059ba:	4013      	ands	r3, r2
 80059bc:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	021b      	lsls	r3, r3, #8
 80059c4:	68fa      	ldr	r2, [r7, #12]
 80059c6:	4313      	orrs	r3, r2
 80059c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	2220      	movs	r2, #32
 80059ce:	4393      	bics	r3, r2
 80059d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	689b      	ldr	r3, [r3, #8]
 80059d6:	011b      	lsls	r3, r3, #4
 80059d8:	697a      	ldr	r2, [r7, #20]
 80059da:	4313      	orrs	r3, r2
 80059dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	693a      	ldr	r2, [r7, #16]
 80059e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	68fa      	ldr	r2, [r7, #12]
 80059e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	685a      	ldr	r2, [r3, #4]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	697a      	ldr	r2, [r7, #20]
 80059f6:	621a      	str	r2, [r3, #32]
}
 80059f8:	46c0      	nop			; (mov r8, r8)
 80059fa:	46bd      	mov	sp, r7
 80059fc:	b006      	add	sp, #24
 80059fe:	bd80      	pop	{r7, pc}
 8005a00:	ffff8fff 	.word	0xffff8fff
 8005a04:	fffffcff 	.word	0xfffffcff

08005a08 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b086      	sub	sp, #24
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
 8005a10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6a1b      	ldr	r3, [r3, #32]
 8005a16:	4a1a      	ldr	r2, [pc, #104]	; (8005a80 <TIM_OC3_SetConfig+0x78>)
 8005a18:	401a      	ands	r2, r3
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6a1b      	ldr	r3, [r3, #32]
 8005a22:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	69db      	ldr	r3, [r3, #28]
 8005a2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	2270      	movs	r2, #112	; 0x70
 8005a34:	4393      	bics	r3, r2
 8005a36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2203      	movs	r2, #3
 8005a3c:	4393      	bics	r3, r2
 8005a3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	68fa      	ldr	r2, [r7, #12]
 8005a46:	4313      	orrs	r3, r2
 8005a48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005a4a:	697b      	ldr	r3, [r7, #20]
 8005a4c:	4a0d      	ldr	r2, [pc, #52]	; (8005a84 <TIM_OC3_SetConfig+0x7c>)
 8005a4e:	4013      	ands	r3, r2
 8005a50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	021b      	lsls	r3, r3, #8
 8005a58:	697a      	ldr	r2, [r7, #20]
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	693a      	ldr	r2, [r7, #16]
 8005a62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	68fa      	ldr	r2, [r7, #12]
 8005a68:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	685a      	ldr	r2, [r3, #4]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	697a      	ldr	r2, [r7, #20]
 8005a76:	621a      	str	r2, [r3, #32]
}
 8005a78:	46c0      	nop			; (mov r8, r8)
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	b006      	add	sp, #24
 8005a7e:	bd80      	pop	{r7, pc}
 8005a80:	fffffeff 	.word	0xfffffeff
 8005a84:	fffffdff 	.word	0xfffffdff

08005a88 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b086      	sub	sp, #24
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
 8005a90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6a1b      	ldr	r3, [r3, #32]
 8005a96:	4a1b      	ldr	r2, [pc, #108]	; (8005b04 <TIM_OC4_SetConfig+0x7c>)
 8005a98:	401a      	ands	r2, r3
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6a1b      	ldr	r3, [r3, #32]
 8005aa2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	685b      	ldr	r3, [r3, #4]
 8005aa8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	69db      	ldr	r3, [r3, #28]
 8005aae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	4a15      	ldr	r2, [pc, #84]	; (8005b08 <TIM_OC4_SetConfig+0x80>)
 8005ab4:	4013      	ands	r3, r2
 8005ab6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	4a14      	ldr	r2, [pc, #80]	; (8005b0c <TIM_OC4_SetConfig+0x84>)
 8005abc:	4013      	ands	r3, r2
 8005abe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	021b      	lsls	r3, r3, #8
 8005ac6:	68fa      	ldr	r2, [r7, #12]
 8005ac8:	4313      	orrs	r3, r2
 8005aca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005acc:	697b      	ldr	r3, [r7, #20]
 8005ace:	4a10      	ldr	r2, [pc, #64]	; (8005b10 <TIM_OC4_SetConfig+0x88>)
 8005ad0:	4013      	ands	r3, r2
 8005ad2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	689b      	ldr	r3, [r3, #8]
 8005ad8:	031b      	lsls	r3, r3, #12
 8005ada:	697a      	ldr	r2, [r7, #20]
 8005adc:	4313      	orrs	r3, r2
 8005ade:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	693a      	ldr	r2, [r7, #16]
 8005ae4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	68fa      	ldr	r2, [r7, #12]
 8005aea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	685a      	ldr	r2, [r3, #4]
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	697a      	ldr	r2, [r7, #20]
 8005af8:	621a      	str	r2, [r3, #32]
}
 8005afa:	46c0      	nop			; (mov r8, r8)
 8005afc:	46bd      	mov	sp, r7
 8005afe:	b006      	add	sp, #24
 8005b00:	bd80      	pop	{r7, pc}
 8005b02:	46c0      	nop			; (mov r8, r8)
 8005b04:	ffffefff 	.word	0xffffefff
 8005b08:	ffff8fff 	.word	0xffff8fff
 8005b0c:	fffffcff 	.word	0xfffffcff
 8005b10:	ffffdfff 	.word	0xffffdfff

08005b14 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b086      	sub	sp, #24
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	60f8      	str	r0, [r7, #12]
 8005b1c:	60b9      	str	r1, [r7, #8]
 8005b1e:	607a      	str	r2, [r7, #4]
 8005b20:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	6a1b      	ldr	r3, [r3, #32]
 8005b26:	2201      	movs	r2, #1
 8005b28:	4393      	bics	r3, r2
 8005b2a:	001a      	movs	r2, r3
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	699b      	ldr	r3, [r3, #24]
 8005b34:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	6a1b      	ldr	r3, [r3, #32]
 8005b3a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005b3c:	68fa      	ldr	r2, [r7, #12]
 8005b3e:	2380      	movs	r3, #128	; 0x80
 8005b40:	05db      	lsls	r3, r3, #23
 8005b42:	429a      	cmp	r2, r3
 8005b44:	d00b      	beq.n	8005b5e <TIM_TI1_SetConfig+0x4a>
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	4a1d      	ldr	r2, [pc, #116]	; (8005bc0 <TIM_TI1_SetConfig+0xac>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d007      	beq.n	8005b5e <TIM_TI1_SetConfig+0x4a>
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	4a1c      	ldr	r2, [pc, #112]	; (8005bc4 <TIM_TI1_SetConfig+0xb0>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d003      	beq.n	8005b5e <TIM_TI1_SetConfig+0x4a>
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	4a1b      	ldr	r2, [pc, #108]	; (8005bc8 <TIM_TI1_SetConfig+0xb4>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d101      	bne.n	8005b62 <TIM_TI1_SetConfig+0x4e>
 8005b5e:	2301      	movs	r3, #1
 8005b60:	e000      	b.n	8005b64 <TIM_TI1_SetConfig+0x50>
 8005b62:	2300      	movs	r3, #0
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d008      	beq.n	8005b7a <TIM_TI1_SetConfig+0x66>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	2203      	movs	r2, #3
 8005b6c:	4393      	bics	r3, r2
 8005b6e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005b70:	697a      	ldr	r2, [r7, #20]
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	4313      	orrs	r3, r2
 8005b76:	617b      	str	r3, [r7, #20]
 8005b78:	e003      	b.n	8005b82 <TIM_TI1_SetConfig+0x6e>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	2201      	movs	r2, #1
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b82:	697b      	ldr	r3, [r7, #20]
 8005b84:	22f0      	movs	r2, #240	; 0xf0
 8005b86:	4393      	bics	r3, r2
 8005b88:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	011b      	lsls	r3, r3, #4
 8005b8e:	22ff      	movs	r2, #255	; 0xff
 8005b90:	4013      	ands	r3, r2
 8005b92:	697a      	ldr	r2, [r7, #20]
 8005b94:	4313      	orrs	r3, r2
 8005b96:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005b98:	693b      	ldr	r3, [r7, #16]
 8005b9a:	220a      	movs	r2, #10
 8005b9c:	4393      	bics	r3, r2
 8005b9e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005ba0:	68bb      	ldr	r3, [r7, #8]
 8005ba2:	220a      	movs	r2, #10
 8005ba4:	4013      	ands	r3, r2
 8005ba6:	693a      	ldr	r2, [r7, #16]
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	697a      	ldr	r2, [r7, #20]
 8005bb0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	693a      	ldr	r2, [r7, #16]
 8005bb6:	621a      	str	r2, [r3, #32]
}
 8005bb8:	46c0      	nop			; (mov r8, r8)
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	b006      	add	sp, #24
 8005bbe:	bd80      	pop	{r7, pc}
 8005bc0:	40000400 	.word	0x40000400
 8005bc4:	40010800 	.word	0x40010800
 8005bc8:	40011400 	.word	0x40011400

08005bcc <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b086      	sub	sp, #24
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	60f8      	str	r0, [r7, #12]
 8005bd4:	60b9      	str	r1, [r7, #8]
 8005bd6:	607a      	str	r2, [r7, #4]
 8005bd8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	6a1b      	ldr	r3, [r3, #32]
 8005bde:	2210      	movs	r2, #16
 8005be0:	4393      	bics	r3, r2
 8005be2:	001a      	movs	r2, r3
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	699b      	ldr	r3, [r3, #24]
 8005bec:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	6a1b      	ldr	r3, [r3, #32]
 8005bf2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005bf4:	697b      	ldr	r3, [r7, #20]
 8005bf6:	4a14      	ldr	r2, [pc, #80]	; (8005c48 <TIM_TI2_SetConfig+0x7c>)
 8005bf8:	4013      	ands	r3, r2
 8005bfa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	021b      	lsls	r3, r3, #8
 8005c00:	697a      	ldr	r2, [r7, #20]
 8005c02:	4313      	orrs	r3, r2
 8005c04:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c06:	697b      	ldr	r3, [r7, #20]
 8005c08:	4a10      	ldr	r2, [pc, #64]	; (8005c4c <TIM_TI2_SetConfig+0x80>)
 8005c0a:	4013      	ands	r3, r2
 8005c0c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	031b      	lsls	r3, r3, #12
 8005c12:	041b      	lsls	r3, r3, #16
 8005c14:	0c1b      	lsrs	r3, r3, #16
 8005c16:	697a      	ldr	r2, [r7, #20]
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c1c:	693b      	ldr	r3, [r7, #16]
 8005c1e:	22a0      	movs	r2, #160	; 0xa0
 8005c20:	4393      	bics	r3, r2
 8005c22:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	011b      	lsls	r3, r3, #4
 8005c28:	22a0      	movs	r2, #160	; 0xa0
 8005c2a:	4013      	ands	r3, r2
 8005c2c:	693a      	ldr	r2, [r7, #16]
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	697a      	ldr	r2, [r7, #20]
 8005c36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	693a      	ldr	r2, [r7, #16]
 8005c3c:	621a      	str	r2, [r3, #32]
}
 8005c3e:	46c0      	nop			; (mov r8, r8)
 8005c40:	46bd      	mov	sp, r7
 8005c42:	b006      	add	sp, #24
 8005c44:	bd80      	pop	{r7, pc}
 8005c46:	46c0      	nop			; (mov r8, r8)
 8005c48:	fffffcff 	.word	0xfffffcff
 8005c4c:	ffff0fff 	.word	0xffff0fff

08005c50 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b086      	sub	sp, #24
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	60f8      	str	r0, [r7, #12]
 8005c58:	60b9      	str	r1, [r7, #8]
 8005c5a:	607a      	str	r2, [r7, #4]
 8005c5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	6a1b      	ldr	r3, [r3, #32]
 8005c62:	4a19      	ldr	r2, [pc, #100]	; (8005cc8 <TIM_TI3_SetConfig+0x78>)
 8005c64:	401a      	ands	r2, r3
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	69db      	ldr	r3, [r3, #28]
 8005c6e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	6a1b      	ldr	r3, [r3, #32]
 8005c74:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005c76:	697b      	ldr	r3, [r7, #20]
 8005c78:	2203      	movs	r2, #3
 8005c7a:	4393      	bics	r3, r2
 8005c7c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005c7e:	697a      	ldr	r2, [r7, #20]
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	4313      	orrs	r3, r2
 8005c84:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005c86:	697b      	ldr	r3, [r7, #20]
 8005c88:	22f0      	movs	r2, #240	; 0xf0
 8005c8a:	4393      	bics	r3, r2
 8005c8c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	011b      	lsls	r3, r3, #4
 8005c92:	22ff      	movs	r2, #255	; 0xff
 8005c94:	4013      	ands	r3, r2
 8005c96:	697a      	ldr	r2, [r7, #20]
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005c9c:	693b      	ldr	r3, [r7, #16]
 8005c9e:	4a0b      	ldr	r2, [pc, #44]	; (8005ccc <TIM_TI3_SetConfig+0x7c>)
 8005ca0:	4013      	ands	r3, r2
 8005ca2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	021a      	lsls	r2, r3, #8
 8005ca8:	23a0      	movs	r3, #160	; 0xa0
 8005caa:	011b      	lsls	r3, r3, #4
 8005cac:	4013      	ands	r3, r2
 8005cae:	693a      	ldr	r2, [r7, #16]
 8005cb0:	4313      	orrs	r3, r2
 8005cb2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	697a      	ldr	r2, [r7, #20]
 8005cb8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	693a      	ldr	r2, [r7, #16]
 8005cbe:	621a      	str	r2, [r3, #32]
}
 8005cc0:	46c0      	nop			; (mov r8, r8)
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	b006      	add	sp, #24
 8005cc6:	bd80      	pop	{r7, pc}
 8005cc8:	fffffeff 	.word	0xfffffeff
 8005ccc:	fffff5ff 	.word	0xfffff5ff

08005cd0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b086      	sub	sp, #24
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	60f8      	str	r0, [r7, #12]
 8005cd8:	60b9      	str	r1, [r7, #8]
 8005cda:	607a      	str	r2, [r7, #4]
 8005cdc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	6a1b      	ldr	r3, [r3, #32]
 8005ce2:	4a1a      	ldr	r2, [pc, #104]	; (8005d4c <TIM_TI4_SetConfig+0x7c>)
 8005ce4:	401a      	ands	r2, r3
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	69db      	ldr	r3, [r3, #28]
 8005cee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	6a1b      	ldr	r3, [r3, #32]
 8005cf4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	4a15      	ldr	r2, [pc, #84]	; (8005d50 <TIM_TI4_SetConfig+0x80>)
 8005cfa:	4013      	ands	r3, r2
 8005cfc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	021b      	lsls	r3, r3, #8
 8005d02:	697a      	ldr	r2, [r7, #20]
 8005d04:	4313      	orrs	r3, r2
 8005d06:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005d08:	697b      	ldr	r3, [r7, #20]
 8005d0a:	4a12      	ldr	r2, [pc, #72]	; (8005d54 <TIM_TI4_SetConfig+0x84>)
 8005d0c:	4013      	ands	r3, r2
 8005d0e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	031b      	lsls	r3, r3, #12
 8005d14:	041b      	lsls	r3, r3, #16
 8005d16:	0c1b      	lsrs	r3, r3, #16
 8005d18:	697a      	ldr	r2, [r7, #20]
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005d1e:	693b      	ldr	r3, [r7, #16]
 8005d20:	4a0d      	ldr	r2, [pc, #52]	; (8005d58 <TIM_TI4_SetConfig+0x88>)
 8005d22:	4013      	ands	r3, r2
 8005d24:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	031a      	lsls	r2, r3, #12
 8005d2a:	23a0      	movs	r3, #160	; 0xa0
 8005d2c:	021b      	lsls	r3, r3, #8
 8005d2e:	4013      	ands	r3, r2
 8005d30:	693a      	ldr	r2, [r7, #16]
 8005d32:	4313      	orrs	r3, r2
 8005d34:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	697a      	ldr	r2, [r7, #20]
 8005d3a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	693a      	ldr	r2, [r7, #16]
 8005d40:	621a      	str	r2, [r3, #32]
}
 8005d42:	46c0      	nop			; (mov r8, r8)
 8005d44:	46bd      	mov	sp, r7
 8005d46:	b006      	add	sp, #24
 8005d48:	bd80      	pop	{r7, pc}
 8005d4a:	46c0      	nop			; (mov r8, r8)
 8005d4c:	ffffefff 	.word	0xffffefff
 8005d50:	fffffcff 	.word	0xfffffcff
 8005d54:	ffff0fff 	.word	0xffff0fff
 8005d58:	ffff5fff 	.word	0xffff5fff

08005d5c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b086      	sub	sp, #24
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	60f8      	str	r0, [r7, #12]
 8005d64:	60b9      	str	r1, [r7, #8]
 8005d66:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005d68:	68bb      	ldr	r3, [r7, #8]
 8005d6a:	221f      	movs	r2, #31
 8005d6c:	4013      	ands	r3, r2
 8005d6e:	2201      	movs	r2, #1
 8005d70:	409a      	lsls	r2, r3
 8005d72:	0013      	movs	r3, r2
 8005d74:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	6a1b      	ldr	r3, [r3, #32]
 8005d7a:	697a      	ldr	r2, [r7, #20]
 8005d7c:	43d2      	mvns	r2, r2
 8005d7e:	401a      	ands	r2, r3
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	6a1a      	ldr	r2, [r3, #32]
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	211f      	movs	r1, #31
 8005d8c:	400b      	ands	r3, r1
 8005d8e:	6879      	ldr	r1, [r7, #4]
 8005d90:	4099      	lsls	r1, r3
 8005d92:	000b      	movs	r3, r1
 8005d94:	431a      	orrs	r2, r3
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	621a      	str	r2, [r3, #32]
}
 8005d9a:	46c0      	nop			; (mov r8, r8)
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	b006      	add	sp, #24
 8005da0:	bd80      	pop	{r7, pc}
	...

08005da4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b084      	sub	sp, #16
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
 8005dac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2238      	movs	r2, #56	; 0x38
 8005db2:	5c9b      	ldrb	r3, [r3, r2]
 8005db4:	2b01      	cmp	r3, #1
 8005db6:	d101      	bne.n	8005dbc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005db8:	2302      	movs	r3, #2
 8005dba:	e047      	b.n	8005e4c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2238      	movs	r2, #56	; 0x38
 8005dc0:	2101      	movs	r1, #1
 8005dc2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2239      	movs	r2, #57	; 0x39
 8005dc8:	2102      	movs	r1, #2
 8005dca:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	689b      	ldr	r3, [r3, #8]
 8005dda:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2270      	movs	r2, #112	; 0x70
 8005de0:	4393      	bics	r3, r2
 8005de2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	68fa      	ldr	r2, [r7, #12]
 8005dea:	4313      	orrs	r3, r2
 8005dec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	68fa      	ldr	r2, [r7, #12]
 8005df4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681a      	ldr	r2, [r3, #0]
 8005dfa:	2380      	movs	r3, #128	; 0x80
 8005dfc:	05db      	lsls	r3, r3, #23
 8005dfe:	429a      	cmp	r2, r3
 8005e00:	d00e      	beq.n	8005e20 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4a13      	ldr	r2, [pc, #76]	; (8005e54 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d009      	beq.n	8005e20 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	4a11      	ldr	r2, [pc, #68]	; (8005e58 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d004      	beq.n	8005e20 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4a10      	ldr	r2, [pc, #64]	; (8005e5c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d10c      	bne.n	8005e3a <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e20:	68bb      	ldr	r3, [r7, #8]
 8005e22:	2280      	movs	r2, #128	; 0x80
 8005e24:	4393      	bics	r3, r2
 8005e26:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	685b      	ldr	r3, [r3, #4]
 8005e2c:	68ba      	ldr	r2, [r7, #8]
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	68ba      	ldr	r2, [r7, #8]
 8005e38:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2239      	movs	r2, #57	; 0x39
 8005e3e:	2101      	movs	r1, #1
 8005e40:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2238      	movs	r2, #56	; 0x38
 8005e46:	2100      	movs	r1, #0
 8005e48:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005e4a:	2300      	movs	r3, #0
}
 8005e4c:	0018      	movs	r0, r3
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	b004      	add	sp, #16
 8005e52:	bd80      	pop	{r7, pc}
 8005e54:	40000400 	.word	0x40000400
 8005e58:	40010800 	.word	0x40010800
 8005e5c:	40011400 	.word	0x40011400

08005e60 <HAL_TIMEx_RemapConfig>:
  @endif
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b082      	sub	sp, #8
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
 8005e68:	6039      	str	r1, [r7, #0]
  __HAL_LOCK(htim);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2238      	movs	r2, #56	; 0x38
 8005e6e:	5c9b      	ldrb	r3, [r3, r2]
 8005e70:	2b01      	cmp	r3, #1
 8005e72:	d101      	bne.n	8005e78 <HAL_TIMEx_RemapConfig+0x18>
 8005e74:	2302      	movs	r3, #2
 8005e76:	e00c      	b.n	8005e92 <HAL_TIMEx_RemapConfig+0x32>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2238      	movs	r2, #56	; 0x38
 8005e7c:	2101      	movs	r1, #1
 8005e7e:	5499      	strb	r1, [r3, r2]

  /* Check parameters */
  assert_param(IS_TIM_REMAP(htim->Instance, Remap));

  /* Set the Timer remapping configuration */
  WRITE_REG(htim->Instance->OR, Remap);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	683a      	ldr	r2, [r7, #0]
 8005e86:	651a      	str	r2, [r3, #80]	; 0x50

  __HAL_UNLOCK(htim);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2238      	movs	r2, #56	; 0x38
 8005e8c:	2100      	movs	r1, #0
 8005e8e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005e90:	2300      	movs	r3, #0
}
 8005e92:	0018      	movs	r0, r3
 8005e94:	46bd      	mov	sp, r7
 8005e96:	b002      	add	sp, #8
 8005e98:	bd80      	pop	{r7, pc}
	...

08005e9c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b082      	sub	sp, #8
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d101      	bne.n	8005eae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005eaa:	2301      	movs	r3, #1
 8005eac:	e044      	b.n	8005f38 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d107      	bne.n	8005ec6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2274      	movs	r2, #116	; 0x74
 8005eba:	2100      	movs	r1, #0
 8005ebc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	0018      	movs	r0, r3
 8005ec2:	f7fd fe97 	bl	8003bf4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2224      	movs	r2, #36	; 0x24
 8005eca:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	681a      	ldr	r2, [r3, #0]
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	2101      	movs	r1, #1
 8005ed8:	438a      	bics	r2, r1
 8005eda:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	0018      	movs	r0, r3
 8005ee0:	f000 f8d8 	bl	8006094 <UART_SetConfig>
 8005ee4:	0003      	movs	r3, r0
 8005ee6:	2b01      	cmp	r3, #1
 8005ee8:	d101      	bne.n	8005eee <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005eea:	2301      	movs	r3, #1
 8005eec:	e024      	b.n	8005f38 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d003      	beq.n	8005efe <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	0018      	movs	r0, r3
 8005efa:	f000 fb6b 	bl	80065d4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	685a      	ldr	r2, [r3, #4]
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	490d      	ldr	r1, [pc, #52]	; (8005f40 <HAL_UART_Init+0xa4>)
 8005f0a:	400a      	ands	r2, r1
 8005f0c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	689a      	ldr	r2, [r3, #8]
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	212a      	movs	r1, #42	; 0x2a
 8005f1a:	438a      	bics	r2, r1
 8005f1c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	681a      	ldr	r2, [r3, #0]
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	2101      	movs	r1, #1
 8005f2a:	430a      	orrs	r2, r1
 8005f2c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	0018      	movs	r0, r3
 8005f32:	f000 fc03 	bl	800673c <UART_CheckIdleState>
 8005f36:	0003      	movs	r3, r0
}
 8005f38:	0018      	movs	r0, r3
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	b002      	add	sp, #8
 8005f3e:	bd80      	pop	{r7, pc}
 8005f40:	ffffb7ff 	.word	0xffffb7ff

08005f44 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b08a      	sub	sp, #40	; 0x28
 8005f48:	af02      	add	r7, sp, #8
 8005f4a:	60f8      	str	r0, [r7, #12]
 8005f4c:	60b9      	str	r1, [r7, #8]
 8005f4e:	603b      	str	r3, [r7, #0]
 8005f50:	1dbb      	adds	r3, r7, #6
 8005f52:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f58:	2b20      	cmp	r3, #32
 8005f5a:	d000      	beq.n	8005f5e <HAL_UART_Transmit+0x1a>
 8005f5c:	e095      	b.n	800608a <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d003      	beq.n	8005f6c <HAL_UART_Transmit+0x28>
 8005f64:	1dbb      	adds	r3, r7, #6
 8005f66:	881b      	ldrh	r3, [r3, #0]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d101      	bne.n	8005f70 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	e08d      	b.n	800608c <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	689a      	ldr	r2, [r3, #8]
 8005f74:	2380      	movs	r3, #128	; 0x80
 8005f76:	015b      	lsls	r3, r3, #5
 8005f78:	429a      	cmp	r2, r3
 8005f7a:	d109      	bne.n	8005f90 <HAL_UART_Transmit+0x4c>
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	691b      	ldr	r3, [r3, #16]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d105      	bne.n	8005f90 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	2201      	movs	r2, #1
 8005f88:	4013      	ands	r3, r2
 8005f8a:	d001      	beq.n	8005f90 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	e07d      	b.n	800608c <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	2274      	movs	r2, #116	; 0x74
 8005f94:	5c9b      	ldrb	r3, [r3, r2]
 8005f96:	2b01      	cmp	r3, #1
 8005f98:	d101      	bne.n	8005f9e <HAL_UART_Transmit+0x5a>
 8005f9a:	2302      	movs	r3, #2
 8005f9c:	e076      	b.n	800608c <HAL_UART_Transmit+0x148>
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	2274      	movs	r2, #116	; 0x74
 8005fa2:	2101      	movs	r1, #1
 8005fa4:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	2280      	movs	r2, #128	; 0x80
 8005faa:	2100      	movs	r1, #0
 8005fac:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	2221      	movs	r2, #33	; 0x21
 8005fb2:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005fb4:	f7fd ff2a 	bl	8003e0c <HAL_GetTick>
 8005fb8:	0003      	movs	r3, r0
 8005fba:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	1dba      	adds	r2, r7, #6
 8005fc0:	2150      	movs	r1, #80	; 0x50
 8005fc2:	8812      	ldrh	r2, [r2, #0]
 8005fc4:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	1dba      	adds	r2, r7, #6
 8005fca:	2152      	movs	r1, #82	; 0x52
 8005fcc:	8812      	ldrh	r2, [r2, #0]
 8005fce:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	689a      	ldr	r2, [r3, #8]
 8005fd4:	2380      	movs	r3, #128	; 0x80
 8005fd6:	015b      	lsls	r3, r3, #5
 8005fd8:	429a      	cmp	r2, r3
 8005fda:	d108      	bne.n	8005fee <HAL_UART_Transmit+0xaa>
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	691b      	ldr	r3, [r3, #16]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d104      	bne.n	8005fee <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	61bb      	str	r3, [r7, #24]
 8005fec:	e003      	b.n	8005ff6 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8005fee:	68bb      	ldr	r3, [r7, #8]
 8005ff0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	2274      	movs	r2, #116	; 0x74
 8005ffa:	2100      	movs	r1, #0
 8005ffc:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8005ffe:	e02c      	b.n	800605a <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006000:	697a      	ldr	r2, [r7, #20]
 8006002:	68f8      	ldr	r0, [r7, #12]
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	9300      	str	r3, [sp, #0]
 8006008:	0013      	movs	r3, r2
 800600a:	2200      	movs	r2, #0
 800600c:	2180      	movs	r1, #128	; 0x80
 800600e:	f000 fbdd 	bl	80067cc <UART_WaitOnFlagUntilTimeout>
 8006012:	1e03      	subs	r3, r0, #0
 8006014:	d001      	beq.n	800601a <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8006016:	2303      	movs	r3, #3
 8006018:	e038      	b.n	800608c <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 800601a:	69fb      	ldr	r3, [r7, #28]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d10b      	bne.n	8006038 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006020:	69bb      	ldr	r3, [r7, #24]
 8006022:	881b      	ldrh	r3, [r3, #0]
 8006024:	001a      	movs	r2, r3
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	05d2      	lsls	r2, r2, #23
 800602c:	0dd2      	lsrs	r2, r2, #23
 800602e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006030:	69bb      	ldr	r3, [r7, #24]
 8006032:	3302      	adds	r3, #2
 8006034:	61bb      	str	r3, [r7, #24]
 8006036:	e007      	b.n	8006048 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006038:	69fb      	ldr	r3, [r7, #28]
 800603a:	781a      	ldrb	r2, [r3, #0]
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006042:	69fb      	ldr	r3, [r7, #28]
 8006044:	3301      	adds	r3, #1
 8006046:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	2252      	movs	r2, #82	; 0x52
 800604c:	5a9b      	ldrh	r3, [r3, r2]
 800604e:	b29b      	uxth	r3, r3
 8006050:	3b01      	subs	r3, #1
 8006052:	b299      	uxth	r1, r3
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	2252      	movs	r2, #82	; 0x52
 8006058:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2252      	movs	r2, #82	; 0x52
 800605e:	5a9b      	ldrh	r3, [r3, r2]
 8006060:	b29b      	uxth	r3, r3
 8006062:	2b00      	cmp	r3, #0
 8006064:	d1cc      	bne.n	8006000 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006066:	697a      	ldr	r2, [r7, #20]
 8006068:	68f8      	ldr	r0, [r7, #12]
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	9300      	str	r3, [sp, #0]
 800606e:	0013      	movs	r3, r2
 8006070:	2200      	movs	r2, #0
 8006072:	2140      	movs	r1, #64	; 0x40
 8006074:	f000 fbaa 	bl	80067cc <UART_WaitOnFlagUntilTimeout>
 8006078:	1e03      	subs	r3, r0, #0
 800607a:	d001      	beq.n	8006080 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 800607c:	2303      	movs	r3, #3
 800607e:	e005      	b.n	800608c <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	2220      	movs	r2, #32
 8006084:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8006086:	2300      	movs	r3, #0
 8006088:	e000      	b.n	800608c <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 800608a:	2302      	movs	r3, #2
  }
}
 800608c:	0018      	movs	r0, r3
 800608e:	46bd      	mov	sp, r7
 8006090:	b008      	add	sp, #32
 8006092:	bd80      	pop	{r7, pc}

08006094 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006094:	b5b0      	push	{r4, r5, r7, lr}
 8006096:	b08e      	sub	sp, #56	; 0x38
 8006098:	af00      	add	r7, sp, #0
 800609a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800609c:	231a      	movs	r3, #26
 800609e:	2218      	movs	r2, #24
 80060a0:	189b      	adds	r3, r3, r2
 80060a2:	19db      	adds	r3, r3, r7
 80060a4:	2200      	movs	r2, #0
 80060a6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80060a8:	69fb      	ldr	r3, [r7, #28]
 80060aa:	689a      	ldr	r2, [r3, #8]
 80060ac:	69fb      	ldr	r3, [r7, #28]
 80060ae:	691b      	ldr	r3, [r3, #16]
 80060b0:	431a      	orrs	r2, r3
 80060b2:	69fb      	ldr	r3, [r7, #28]
 80060b4:	695b      	ldr	r3, [r3, #20]
 80060b6:	431a      	orrs	r2, r3
 80060b8:	69fb      	ldr	r3, [r7, #28]
 80060ba:	69db      	ldr	r3, [r3, #28]
 80060bc:	4313      	orrs	r3, r2
 80060be:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80060c0:	69fb      	ldr	r3, [r7, #28]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	4ac3      	ldr	r2, [pc, #780]	; (80063d4 <UART_SetConfig+0x340>)
 80060c8:	4013      	ands	r3, r2
 80060ca:	0019      	movs	r1, r3
 80060cc:	69fb      	ldr	r3, [r7, #28]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80060d2:	430a      	orrs	r2, r1
 80060d4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80060d6:	69fb      	ldr	r3, [r7, #28]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	685b      	ldr	r3, [r3, #4]
 80060dc:	4abe      	ldr	r2, [pc, #760]	; (80063d8 <UART_SetConfig+0x344>)
 80060de:	4013      	ands	r3, r2
 80060e0:	0019      	movs	r1, r3
 80060e2:	69fb      	ldr	r3, [r7, #28]
 80060e4:	68da      	ldr	r2, [r3, #12]
 80060e6:	69fb      	ldr	r3, [r7, #28]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	430a      	orrs	r2, r1
 80060ec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80060ee:	69fb      	ldr	r3, [r7, #28]
 80060f0:	699b      	ldr	r3, [r3, #24]
 80060f2:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80060f4:	69fb      	ldr	r3, [r7, #28]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4ab8      	ldr	r2, [pc, #736]	; (80063dc <UART_SetConfig+0x348>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d004      	beq.n	8006108 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80060fe:	69fb      	ldr	r3, [r7, #28]
 8006100:	6a1b      	ldr	r3, [r3, #32]
 8006102:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006104:	4313      	orrs	r3, r2
 8006106:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006108:	69fb      	ldr	r3, [r7, #28]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	689b      	ldr	r3, [r3, #8]
 800610e:	4ab4      	ldr	r2, [pc, #720]	; (80063e0 <UART_SetConfig+0x34c>)
 8006110:	4013      	ands	r3, r2
 8006112:	0019      	movs	r1, r3
 8006114:	69fb      	ldr	r3, [r7, #28]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800611a:	430a      	orrs	r2, r1
 800611c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800611e:	69fb      	ldr	r3, [r7, #28]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	4ab0      	ldr	r2, [pc, #704]	; (80063e4 <UART_SetConfig+0x350>)
 8006124:	4293      	cmp	r3, r2
 8006126:	d131      	bne.n	800618c <UART_SetConfig+0xf8>
 8006128:	4baf      	ldr	r3, [pc, #700]	; (80063e8 <UART_SetConfig+0x354>)
 800612a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800612c:	2203      	movs	r2, #3
 800612e:	4013      	ands	r3, r2
 8006130:	2b03      	cmp	r3, #3
 8006132:	d01d      	beq.n	8006170 <UART_SetConfig+0xdc>
 8006134:	d823      	bhi.n	800617e <UART_SetConfig+0xea>
 8006136:	2b02      	cmp	r3, #2
 8006138:	d00c      	beq.n	8006154 <UART_SetConfig+0xc0>
 800613a:	d820      	bhi.n	800617e <UART_SetConfig+0xea>
 800613c:	2b00      	cmp	r3, #0
 800613e:	d002      	beq.n	8006146 <UART_SetConfig+0xb2>
 8006140:	2b01      	cmp	r3, #1
 8006142:	d00e      	beq.n	8006162 <UART_SetConfig+0xce>
 8006144:	e01b      	b.n	800617e <UART_SetConfig+0xea>
 8006146:	231b      	movs	r3, #27
 8006148:	2218      	movs	r2, #24
 800614a:	189b      	adds	r3, r3, r2
 800614c:	19db      	adds	r3, r3, r7
 800614e:	2201      	movs	r2, #1
 8006150:	701a      	strb	r2, [r3, #0]
 8006152:	e0b4      	b.n	80062be <UART_SetConfig+0x22a>
 8006154:	231b      	movs	r3, #27
 8006156:	2218      	movs	r2, #24
 8006158:	189b      	adds	r3, r3, r2
 800615a:	19db      	adds	r3, r3, r7
 800615c:	2202      	movs	r2, #2
 800615e:	701a      	strb	r2, [r3, #0]
 8006160:	e0ad      	b.n	80062be <UART_SetConfig+0x22a>
 8006162:	231b      	movs	r3, #27
 8006164:	2218      	movs	r2, #24
 8006166:	189b      	adds	r3, r3, r2
 8006168:	19db      	adds	r3, r3, r7
 800616a:	2204      	movs	r2, #4
 800616c:	701a      	strb	r2, [r3, #0]
 800616e:	e0a6      	b.n	80062be <UART_SetConfig+0x22a>
 8006170:	231b      	movs	r3, #27
 8006172:	2218      	movs	r2, #24
 8006174:	189b      	adds	r3, r3, r2
 8006176:	19db      	adds	r3, r3, r7
 8006178:	2208      	movs	r2, #8
 800617a:	701a      	strb	r2, [r3, #0]
 800617c:	e09f      	b.n	80062be <UART_SetConfig+0x22a>
 800617e:	231b      	movs	r3, #27
 8006180:	2218      	movs	r2, #24
 8006182:	189b      	adds	r3, r3, r2
 8006184:	19db      	adds	r3, r3, r7
 8006186:	2210      	movs	r2, #16
 8006188:	701a      	strb	r2, [r3, #0]
 800618a:	e098      	b.n	80062be <UART_SetConfig+0x22a>
 800618c:	69fb      	ldr	r3, [r7, #28]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4a96      	ldr	r2, [pc, #600]	; (80063ec <UART_SetConfig+0x358>)
 8006192:	4293      	cmp	r3, r2
 8006194:	d131      	bne.n	80061fa <UART_SetConfig+0x166>
 8006196:	4b94      	ldr	r3, [pc, #592]	; (80063e8 <UART_SetConfig+0x354>)
 8006198:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800619a:	220c      	movs	r2, #12
 800619c:	4013      	ands	r3, r2
 800619e:	2b0c      	cmp	r3, #12
 80061a0:	d01d      	beq.n	80061de <UART_SetConfig+0x14a>
 80061a2:	d823      	bhi.n	80061ec <UART_SetConfig+0x158>
 80061a4:	2b08      	cmp	r3, #8
 80061a6:	d00c      	beq.n	80061c2 <UART_SetConfig+0x12e>
 80061a8:	d820      	bhi.n	80061ec <UART_SetConfig+0x158>
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d002      	beq.n	80061b4 <UART_SetConfig+0x120>
 80061ae:	2b04      	cmp	r3, #4
 80061b0:	d00e      	beq.n	80061d0 <UART_SetConfig+0x13c>
 80061b2:	e01b      	b.n	80061ec <UART_SetConfig+0x158>
 80061b4:	231b      	movs	r3, #27
 80061b6:	2218      	movs	r2, #24
 80061b8:	189b      	adds	r3, r3, r2
 80061ba:	19db      	adds	r3, r3, r7
 80061bc:	2200      	movs	r2, #0
 80061be:	701a      	strb	r2, [r3, #0]
 80061c0:	e07d      	b.n	80062be <UART_SetConfig+0x22a>
 80061c2:	231b      	movs	r3, #27
 80061c4:	2218      	movs	r2, #24
 80061c6:	189b      	adds	r3, r3, r2
 80061c8:	19db      	adds	r3, r3, r7
 80061ca:	2202      	movs	r2, #2
 80061cc:	701a      	strb	r2, [r3, #0]
 80061ce:	e076      	b.n	80062be <UART_SetConfig+0x22a>
 80061d0:	231b      	movs	r3, #27
 80061d2:	2218      	movs	r2, #24
 80061d4:	189b      	adds	r3, r3, r2
 80061d6:	19db      	adds	r3, r3, r7
 80061d8:	2204      	movs	r2, #4
 80061da:	701a      	strb	r2, [r3, #0]
 80061dc:	e06f      	b.n	80062be <UART_SetConfig+0x22a>
 80061de:	231b      	movs	r3, #27
 80061e0:	2218      	movs	r2, #24
 80061e2:	189b      	adds	r3, r3, r2
 80061e4:	19db      	adds	r3, r3, r7
 80061e6:	2208      	movs	r2, #8
 80061e8:	701a      	strb	r2, [r3, #0]
 80061ea:	e068      	b.n	80062be <UART_SetConfig+0x22a>
 80061ec:	231b      	movs	r3, #27
 80061ee:	2218      	movs	r2, #24
 80061f0:	189b      	adds	r3, r3, r2
 80061f2:	19db      	adds	r3, r3, r7
 80061f4:	2210      	movs	r2, #16
 80061f6:	701a      	strb	r2, [r3, #0]
 80061f8:	e061      	b.n	80062be <UART_SetConfig+0x22a>
 80061fa:	69fb      	ldr	r3, [r7, #28]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4a7c      	ldr	r2, [pc, #496]	; (80063f0 <UART_SetConfig+0x35c>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d106      	bne.n	8006212 <UART_SetConfig+0x17e>
 8006204:	231b      	movs	r3, #27
 8006206:	2218      	movs	r2, #24
 8006208:	189b      	adds	r3, r3, r2
 800620a:	19db      	adds	r3, r3, r7
 800620c:	2200      	movs	r2, #0
 800620e:	701a      	strb	r2, [r3, #0]
 8006210:	e055      	b.n	80062be <UART_SetConfig+0x22a>
 8006212:	69fb      	ldr	r3, [r7, #28]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4a77      	ldr	r2, [pc, #476]	; (80063f4 <UART_SetConfig+0x360>)
 8006218:	4293      	cmp	r3, r2
 800621a:	d106      	bne.n	800622a <UART_SetConfig+0x196>
 800621c:	231b      	movs	r3, #27
 800621e:	2218      	movs	r2, #24
 8006220:	189b      	adds	r3, r3, r2
 8006222:	19db      	adds	r3, r3, r7
 8006224:	2200      	movs	r2, #0
 8006226:	701a      	strb	r2, [r3, #0]
 8006228:	e049      	b.n	80062be <UART_SetConfig+0x22a>
 800622a:	69fb      	ldr	r3, [r7, #28]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	4a6b      	ldr	r2, [pc, #428]	; (80063dc <UART_SetConfig+0x348>)
 8006230:	4293      	cmp	r3, r2
 8006232:	d13e      	bne.n	80062b2 <UART_SetConfig+0x21e>
 8006234:	4b6c      	ldr	r3, [pc, #432]	; (80063e8 <UART_SetConfig+0x354>)
 8006236:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006238:	23c0      	movs	r3, #192	; 0xc0
 800623a:	011b      	lsls	r3, r3, #4
 800623c:	4013      	ands	r3, r2
 800623e:	22c0      	movs	r2, #192	; 0xc0
 8006240:	0112      	lsls	r2, r2, #4
 8006242:	4293      	cmp	r3, r2
 8006244:	d027      	beq.n	8006296 <UART_SetConfig+0x202>
 8006246:	22c0      	movs	r2, #192	; 0xc0
 8006248:	0112      	lsls	r2, r2, #4
 800624a:	4293      	cmp	r3, r2
 800624c:	d82a      	bhi.n	80062a4 <UART_SetConfig+0x210>
 800624e:	2280      	movs	r2, #128	; 0x80
 8006250:	0112      	lsls	r2, r2, #4
 8006252:	4293      	cmp	r3, r2
 8006254:	d011      	beq.n	800627a <UART_SetConfig+0x1e6>
 8006256:	2280      	movs	r2, #128	; 0x80
 8006258:	0112      	lsls	r2, r2, #4
 800625a:	4293      	cmp	r3, r2
 800625c:	d822      	bhi.n	80062a4 <UART_SetConfig+0x210>
 800625e:	2b00      	cmp	r3, #0
 8006260:	d004      	beq.n	800626c <UART_SetConfig+0x1d8>
 8006262:	2280      	movs	r2, #128	; 0x80
 8006264:	00d2      	lsls	r2, r2, #3
 8006266:	4293      	cmp	r3, r2
 8006268:	d00e      	beq.n	8006288 <UART_SetConfig+0x1f4>
 800626a:	e01b      	b.n	80062a4 <UART_SetConfig+0x210>
 800626c:	231b      	movs	r3, #27
 800626e:	2218      	movs	r2, #24
 8006270:	189b      	adds	r3, r3, r2
 8006272:	19db      	adds	r3, r3, r7
 8006274:	2200      	movs	r2, #0
 8006276:	701a      	strb	r2, [r3, #0]
 8006278:	e021      	b.n	80062be <UART_SetConfig+0x22a>
 800627a:	231b      	movs	r3, #27
 800627c:	2218      	movs	r2, #24
 800627e:	189b      	adds	r3, r3, r2
 8006280:	19db      	adds	r3, r3, r7
 8006282:	2202      	movs	r2, #2
 8006284:	701a      	strb	r2, [r3, #0]
 8006286:	e01a      	b.n	80062be <UART_SetConfig+0x22a>
 8006288:	231b      	movs	r3, #27
 800628a:	2218      	movs	r2, #24
 800628c:	189b      	adds	r3, r3, r2
 800628e:	19db      	adds	r3, r3, r7
 8006290:	2204      	movs	r2, #4
 8006292:	701a      	strb	r2, [r3, #0]
 8006294:	e013      	b.n	80062be <UART_SetConfig+0x22a>
 8006296:	231b      	movs	r3, #27
 8006298:	2218      	movs	r2, #24
 800629a:	189b      	adds	r3, r3, r2
 800629c:	19db      	adds	r3, r3, r7
 800629e:	2208      	movs	r2, #8
 80062a0:	701a      	strb	r2, [r3, #0]
 80062a2:	e00c      	b.n	80062be <UART_SetConfig+0x22a>
 80062a4:	231b      	movs	r3, #27
 80062a6:	2218      	movs	r2, #24
 80062a8:	189b      	adds	r3, r3, r2
 80062aa:	19db      	adds	r3, r3, r7
 80062ac:	2210      	movs	r2, #16
 80062ae:	701a      	strb	r2, [r3, #0]
 80062b0:	e005      	b.n	80062be <UART_SetConfig+0x22a>
 80062b2:	231b      	movs	r3, #27
 80062b4:	2218      	movs	r2, #24
 80062b6:	189b      	adds	r3, r3, r2
 80062b8:	19db      	adds	r3, r3, r7
 80062ba:	2210      	movs	r2, #16
 80062bc:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80062be:	69fb      	ldr	r3, [r7, #28]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	4a46      	ldr	r2, [pc, #280]	; (80063dc <UART_SetConfig+0x348>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d000      	beq.n	80062ca <UART_SetConfig+0x236>
 80062c8:	e09a      	b.n	8006400 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80062ca:	231b      	movs	r3, #27
 80062cc:	2218      	movs	r2, #24
 80062ce:	189b      	adds	r3, r3, r2
 80062d0:	19db      	adds	r3, r3, r7
 80062d2:	781b      	ldrb	r3, [r3, #0]
 80062d4:	2b08      	cmp	r3, #8
 80062d6:	d01d      	beq.n	8006314 <UART_SetConfig+0x280>
 80062d8:	dc20      	bgt.n	800631c <UART_SetConfig+0x288>
 80062da:	2b04      	cmp	r3, #4
 80062dc:	d015      	beq.n	800630a <UART_SetConfig+0x276>
 80062de:	dc1d      	bgt.n	800631c <UART_SetConfig+0x288>
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d002      	beq.n	80062ea <UART_SetConfig+0x256>
 80062e4:	2b02      	cmp	r3, #2
 80062e6:	d005      	beq.n	80062f4 <UART_SetConfig+0x260>
 80062e8:	e018      	b.n	800631c <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062ea:	f7fe fdd9 	bl	8004ea0 <HAL_RCC_GetPCLK1Freq>
 80062ee:	0003      	movs	r3, r0
 80062f0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80062f2:	e01c      	b.n	800632e <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80062f4:	4b3c      	ldr	r3, [pc, #240]	; (80063e8 <UART_SetConfig+0x354>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	2210      	movs	r2, #16
 80062fa:	4013      	ands	r3, r2
 80062fc:	d002      	beq.n	8006304 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80062fe:	4b3e      	ldr	r3, [pc, #248]	; (80063f8 <UART_SetConfig+0x364>)
 8006300:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006302:	e014      	b.n	800632e <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8006304:	4b3d      	ldr	r3, [pc, #244]	; (80063fc <UART_SetConfig+0x368>)
 8006306:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006308:	e011      	b.n	800632e <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800630a:	f7fe fd19 	bl	8004d40 <HAL_RCC_GetSysClockFreq>
 800630e:	0003      	movs	r3, r0
 8006310:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006312:	e00c      	b.n	800632e <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006314:	2380      	movs	r3, #128	; 0x80
 8006316:	021b      	lsls	r3, r3, #8
 8006318:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800631a:	e008      	b.n	800632e <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 800631c:	2300      	movs	r3, #0
 800631e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8006320:	231a      	movs	r3, #26
 8006322:	2218      	movs	r2, #24
 8006324:	189b      	adds	r3, r3, r2
 8006326:	19db      	adds	r3, r3, r7
 8006328:	2201      	movs	r2, #1
 800632a:	701a      	strb	r2, [r3, #0]
        break;
 800632c:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800632e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006330:	2b00      	cmp	r3, #0
 8006332:	d100      	bne.n	8006336 <UART_SetConfig+0x2a2>
 8006334:	e134      	b.n	80065a0 <UART_SetConfig+0x50c>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006336:	69fb      	ldr	r3, [r7, #28]
 8006338:	685a      	ldr	r2, [r3, #4]
 800633a:	0013      	movs	r3, r2
 800633c:	005b      	lsls	r3, r3, #1
 800633e:	189b      	adds	r3, r3, r2
 8006340:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006342:	429a      	cmp	r2, r3
 8006344:	d305      	bcc.n	8006352 <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006346:	69fb      	ldr	r3, [r7, #28]
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800634c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800634e:	429a      	cmp	r2, r3
 8006350:	d906      	bls.n	8006360 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8006352:	231a      	movs	r3, #26
 8006354:	2218      	movs	r2, #24
 8006356:	189b      	adds	r3, r3, r2
 8006358:	19db      	adds	r3, r3, r7
 800635a:	2201      	movs	r2, #1
 800635c:	701a      	strb	r2, [r3, #0]
 800635e:	e11f      	b.n	80065a0 <UART_SetConfig+0x50c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006360:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006362:	613b      	str	r3, [r7, #16]
 8006364:	2300      	movs	r3, #0
 8006366:	617b      	str	r3, [r7, #20]
 8006368:	6939      	ldr	r1, [r7, #16]
 800636a:	697a      	ldr	r2, [r7, #20]
 800636c:	000b      	movs	r3, r1
 800636e:	0e1b      	lsrs	r3, r3, #24
 8006370:	0010      	movs	r0, r2
 8006372:	0205      	lsls	r5, r0, #8
 8006374:	431d      	orrs	r5, r3
 8006376:	000b      	movs	r3, r1
 8006378:	021c      	lsls	r4, r3, #8
 800637a:	69fb      	ldr	r3, [r7, #28]
 800637c:	685b      	ldr	r3, [r3, #4]
 800637e:	085b      	lsrs	r3, r3, #1
 8006380:	60bb      	str	r3, [r7, #8]
 8006382:	2300      	movs	r3, #0
 8006384:	60fb      	str	r3, [r7, #12]
 8006386:	68b8      	ldr	r0, [r7, #8]
 8006388:	68f9      	ldr	r1, [r7, #12]
 800638a:	1900      	adds	r0, r0, r4
 800638c:	4169      	adcs	r1, r5
 800638e:	69fb      	ldr	r3, [r7, #28]
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	603b      	str	r3, [r7, #0]
 8006394:	2300      	movs	r3, #0
 8006396:	607b      	str	r3, [r7, #4]
 8006398:	683a      	ldr	r2, [r7, #0]
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	f7fa f8be 	bl	800051c <__aeabi_uldivmod>
 80063a0:	0002      	movs	r2, r0
 80063a2:	000b      	movs	r3, r1
 80063a4:	0013      	movs	r3, r2
 80063a6:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80063a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80063aa:	23c0      	movs	r3, #192	; 0xc0
 80063ac:	009b      	lsls	r3, r3, #2
 80063ae:	429a      	cmp	r2, r3
 80063b0:	d309      	bcc.n	80063c6 <UART_SetConfig+0x332>
 80063b2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80063b4:	2380      	movs	r3, #128	; 0x80
 80063b6:	035b      	lsls	r3, r3, #13
 80063b8:	429a      	cmp	r2, r3
 80063ba:	d204      	bcs.n	80063c6 <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 80063bc:	69fb      	ldr	r3, [r7, #28]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80063c2:	60da      	str	r2, [r3, #12]
 80063c4:	e0ec      	b.n	80065a0 <UART_SetConfig+0x50c>
        }
        else
        {
          ret = HAL_ERROR;
 80063c6:	231a      	movs	r3, #26
 80063c8:	2218      	movs	r2, #24
 80063ca:	189b      	adds	r3, r3, r2
 80063cc:	19db      	adds	r3, r3, r7
 80063ce:	2201      	movs	r2, #1
 80063d0:	701a      	strb	r2, [r3, #0]
 80063d2:	e0e5      	b.n	80065a0 <UART_SetConfig+0x50c>
 80063d4:	efff69f3 	.word	0xefff69f3
 80063d8:	ffffcfff 	.word	0xffffcfff
 80063dc:	40004800 	.word	0x40004800
 80063e0:	fffff4ff 	.word	0xfffff4ff
 80063e4:	40013800 	.word	0x40013800
 80063e8:	40021000 	.word	0x40021000
 80063ec:	40004400 	.word	0x40004400
 80063f0:	40004c00 	.word	0x40004c00
 80063f4:	40005000 	.word	0x40005000
 80063f8:	003d0900 	.word	0x003d0900
 80063fc:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006400:	69fb      	ldr	r3, [r7, #28]
 8006402:	69da      	ldr	r2, [r3, #28]
 8006404:	2380      	movs	r3, #128	; 0x80
 8006406:	021b      	lsls	r3, r3, #8
 8006408:	429a      	cmp	r2, r3
 800640a:	d000      	beq.n	800640e <UART_SetConfig+0x37a>
 800640c:	e071      	b.n	80064f2 <UART_SetConfig+0x45e>
  {
    switch (clocksource)
 800640e:	231b      	movs	r3, #27
 8006410:	2218      	movs	r2, #24
 8006412:	189b      	adds	r3, r3, r2
 8006414:	19db      	adds	r3, r3, r7
 8006416:	781b      	ldrb	r3, [r3, #0]
 8006418:	2b08      	cmp	r3, #8
 800641a:	d822      	bhi.n	8006462 <UART_SetConfig+0x3ce>
 800641c:	009a      	lsls	r2, r3, #2
 800641e:	4b68      	ldr	r3, [pc, #416]	; (80065c0 <UART_SetConfig+0x52c>)
 8006420:	18d3      	adds	r3, r2, r3
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006426:	f7fe fd3b 	bl	8004ea0 <HAL_RCC_GetPCLK1Freq>
 800642a:	0003      	movs	r3, r0
 800642c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800642e:	e021      	b.n	8006474 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006430:	f7fe fd4c 	bl	8004ecc <HAL_RCC_GetPCLK2Freq>
 8006434:	0003      	movs	r3, r0
 8006436:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006438:	e01c      	b.n	8006474 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800643a:	4b62      	ldr	r3, [pc, #392]	; (80065c4 <UART_SetConfig+0x530>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	2210      	movs	r2, #16
 8006440:	4013      	ands	r3, r2
 8006442:	d002      	beq.n	800644a <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006444:	4b60      	ldr	r3, [pc, #384]	; (80065c8 <UART_SetConfig+0x534>)
 8006446:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006448:	e014      	b.n	8006474 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 800644a:	4b60      	ldr	r3, [pc, #384]	; (80065cc <UART_SetConfig+0x538>)
 800644c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800644e:	e011      	b.n	8006474 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006450:	f7fe fc76 	bl	8004d40 <HAL_RCC_GetSysClockFreq>
 8006454:	0003      	movs	r3, r0
 8006456:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006458:	e00c      	b.n	8006474 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800645a:	2380      	movs	r3, #128	; 0x80
 800645c:	021b      	lsls	r3, r3, #8
 800645e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006460:	e008      	b.n	8006474 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8006462:	2300      	movs	r3, #0
 8006464:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8006466:	231a      	movs	r3, #26
 8006468:	2218      	movs	r2, #24
 800646a:	189b      	adds	r3, r3, r2
 800646c:	19db      	adds	r3, r3, r7
 800646e:	2201      	movs	r2, #1
 8006470:	701a      	strb	r2, [r3, #0]
        break;
 8006472:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006474:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006476:	2b00      	cmp	r3, #0
 8006478:	d100      	bne.n	800647c <UART_SetConfig+0x3e8>
 800647a:	e091      	b.n	80065a0 <UART_SetConfig+0x50c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800647c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800647e:	005a      	lsls	r2, r3, #1
 8006480:	69fb      	ldr	r3, [r7, #28]
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	085b      	lsrs	r3, r3, #1
 8006486:	18d2      	adds	r2, r2, r3
 8006488:	69fb      	ldr	r3, [r7, #28]
 800648a:	685b      	ldr	r3, [r3, #4]
 800648c:	0019      	movs	r1, r3
 800648e:	0010      	movs	r0, r2
 8006490:	f7f9 fe56 	bl	8000140 <__udivsi3>
 8006494:	0003      	movs	r3, r0
 8006496:	b29b      	uxth	r3, r3
 8006498:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800649a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800649c:	2b0f      	cmp	r3, #15
 800649e:	d921      	bls.n	80064e4 <UART_SetConfig+0x450>
 80064a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80064a2:	2380      	movs	r3, #128	; 0x80
 80064a4:	025b      	lsls	r3, r3, #9
 80064a6:	429a      	cmp	r2, r3
 80064a8:	d21c      	bcs.n	80064e4 <UART_SetConfig+0x450>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80064aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064ac:	b29a      	uxth	r2, r3
 80064ae:	200e      	movs	r0, #14
 80064b0:	2418      	movs	r4, #24
 80064b2:	1903      	adds	r3, r0, r4
 80064b4:	19db      	adds	r3, r3, r7
 80064b6:	210f      	movs	r1, #15
 80064b8:	438a      	bics	r2, r1
 80064ba:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80064bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064be:	085b      	lsrs	r3, r3, #1
 80064c0:	b29b      	uxth	r3, r3
 80064c2:	2207      	movs	r2, #7
 80064c4:	4013      	ands	r3, r2
 80064c6:	b299      	uxth	r1, r3
 80064c8:	1903      	adds	r3, r0, r4
 80064ca:	19db      	adds	r3, r3, r7
 80064cc:	1902      	adds	r2, r0, r4
 80064ce:	19d2      	adds	r2, r2, r7
 80064d0:	8812      	ldrh	r2, [r2, #0]
 80064d2:	430a      	orrs	r2, r1
 80064d4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80064d6:	69fb      	ldr	r3, [r7, #28]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	1902      	adds	r2, r0, r4
 80064dc:	19d2      	adds	r2, r2, r7
 80064de:	8812      	ldrh	r2, [r2, #0]
 80064e0:	60da      	str	r2, [r3, #12]
 80064e2:	e05d      	b.n	80065a0 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 80064e4:	231a      	movs	r3, #26
 80064e6:	2218      	movs	r2, #24
 80064e8:	189b      	adds	r3, r3, r2
 80064ea:	19db      	adds	r3, r3, r7
 80064ec:	2201      	movs	r2, #1
 80064ee:	701a      	strb	r2, [r3, #0]
 80064f0:	e056      	b.n	80065a0 <UART_SetConfig+0x50c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80064f2:	231b      	movs	r3, #27
 80064f4:	2218      	movs	r2, #24
 80064f6:	189b      	adds	r3, r3, r2
 80064f8:	19db      	adds	r3, r3, r7
 80064fa:	781b      	ldrb	r3, [r3, #0]
 80064fc:	2b08      	cmp	r3, #8
 80064fe:	d822      	bhi.n	8006546 <UART_SetConfig+0x4b2>
 8006500:	009a      	lsls	r2, r3, #2
 8006502:	4b33      	ldr	r3, [pc, #204]	; (80065d0 <UART_SetConfig+0x53c>)
 8006504:	18d3      	adds	r3, r2, r3
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800650a:	f7fe fcc9 	bl	8004ea0 <HAL_RCC_GetPCLK1Freq>
 800650e:	0003      	movs	r3, r0
 8006510:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006512:	e021      	b.n	8006558 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006514:	f7fe fcda 	bl	8004ecc <HAL_RCC_GetPCLK2Freq>
 8006518:	0003      	movs	r3, r0
 800651a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800651c:	e01c      	b.n	8006558 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800651e:	4b29      	ldr	r3, [pc, #164]	; (80065c4 <UART_SetConfig+0x530>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	2210      	movs	r2, #16
 8006524:	4013      	ands	r3, r2
 8006526:	d002      	beq.n	800652e <UART_SetConfig+0x49a>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006528:	4b27      	ldr	r3, [pc, #156]	; (80065c8 <UART_SetConfig+0x534>)
 800652a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800652c:	e014      	b.n	8006558 <UART_SetConfig+0x4c4>
          pclk = (uint32_t) HSI_VALUE;
 800652e:	4b27      	ldr	r3, [pc, #156]	; (80065cc <UART_SetConfig+0x538>)
 8006530:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006532:	e011      	b.n	8006558 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006534:	f7fe fc04 	bl	8004d40 <HAL_RCC_GetSysClockFreq>
 8006538:	0003      	movs	r3, r0
 800653a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800653c:	e00c      	b.n	8006558 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800653e:	2380      	movs	r3, #128	; 0x80
 8006540:	021b      	lsls	r3, r3, #8
 8006542:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006544:	e008      	b.n	8006558 <UART_SetConfig+0x4c4>
      default:
        pclk = 0U;
 8006546:	2300      	movs	r3, #0
 8006548:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800654a:	231a      	movs	r3, #26
 800654c:	2218      	movs	r2, #24
 800654e:	189b      	adds	r3, r3, r2
 8006550:	19db      	adds	r3, r3, r7
 8006552:	2201      	movs	r2, #1
 8006554:	701a      	strb	r2, [r3, #0]
        break;
 8006556:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8006558:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800655a:	2b00      	cmp	r3, #0
 800655c:	d020      	beq.n	80065a0 <UART_SetConfig+0x50c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800655e:	69fb      	ldr	r3, [r7, #28]
 8006560:	685b      	ldr	r3, [r3, #4]
 8006562:	085a      	lsrs	r2, r3, #1
 8006564:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006566:	18d2      	adds	r2, r2, r3
 8006568:	69fb      	ldr	r3, [r7, #28]
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	0019      	movs	r1, r3
 800656e:	0010      	movs	r0, r2
 8006570:	f7f9 fde6 	bl	8000140 <__udivsi3>
 8006574:	0003      	movs	r3, r0
 8006576:	b29b      	uxth	r3, r3
 8006578:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800657a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800657c:	2b0f      	cmp	r3, #15
 800657e:	d909      	bls.n	8006594 <UART_SetConfig+0x500>
 8006580:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006582:	2380      	movs	r3, #128	; 0x80
 8006584:	025b      	lsls	r3, r3, #9
 8006586:	429a      	cmp	r2, r3
 8006588:	d204      	bcs.n	8006594 <UART_SetConfig+0x500>
      {
        huart->Instance->BRR = usartdiv;
 800658a:	69fb      	ldr	r3, [r7, #28]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006590:	60da      	str	r2, [r3, #12]
 8006592:	e005      	b.n	80065a0 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 8006594:	231a      	movs	r3, #26
 8006596:	2218      	movs	r2, #24
 8006598:	189b      	adds	r3, r3, r2
 800659a:	19db      	adds	r3, r3, r7
 800659c:	2201      	movs	r2, #1
 800659e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80065a0:	69fb      	ldr	r3, [r7, #28]
 80065a2:	2200      	movs	r2, #0
 80065a4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80065a6:	69fb      	ldr	r3, [r7, #28]
 80065a8:	2200      	movs	r2, #0
 80065aa:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80065ac:	231a      	movs	r3, #26
 80065ae:	2218      	movs	r2, #24
 80065b0:	189b      	adds	r3, r3, r2
 80065b2:	19db      	adds	r3, r3, r7
 80065b4:	781b      	ldrb	r3, [r3, #0]
}
 80065b6:	0018      	movs	r0, r3
 80065b8:	46bd      	mov	sp, r7
 80065ba:	b00e      	add	sp, #56	; 0x38
 80065bc:	bdb0      	pop	{r4, r5, r7, pc}
 80065be:	46c0      	nop			; (mov r8, r8)
 80065c0:	08009a90 	.word	0x08009a90
 80065c4:	40021000 	.word	0x40021000
 80065c8:	003d0900 	.word	0x003d0900
 80065cc:	00f42400 	.word	0x00f42400
 80065d0:	08009ab4 	.word	0x08009ab4

080065d4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b082      	sub	sp, #8
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065e0:	2201      	movs	r2, #1
 80065e2:	4013      	ands	r3, r2
 80065e4:	d00b      	beq.n	80065fe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	4a4a      	ldr	r2, [pc, #296]	; (8006718 <UART_AdvFeatureConfig+0x144>)
 80065ee:	4013      	ands	r3, r2
 80065f0:	0019      	movs	r1, r3
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	430a      	orrs	r2, r1
 80065fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006602:	2202      	movs	r2, #2
 8006604:	4013      	ands	r3, r2
 8006606:	d00b      	beq.n	8006620 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	4a43      	ldr	r2, [pc, #268]	; (800671c <UART_AdvFeatureConfig+0x148>)
 8006610:	4013      	ands	r3, r2
 8006612:	0019      	movs	r1, r3
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	430a      	orrs	r2, r1
 800661e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006624:	2204      	movs	r2, #4
 8006626:	4013      	ands	r3, r2
 8006628:	d00b      	beq.n	8006642 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	685b      	ldr	r3, [r3, #4]
 8006630:	4a3b      	ldr	r2, [pc, #236]	; (8006720 <UART_AdvFeatureConfig+0x14c>)
 8006632:	4013      	ands	r3, r2
 8006634:	0019      	movs	r1, r3
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	430a      	orrs	r2, r1
 8006640:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006646:	2208      	movs	r2, #8
 8006648:	4013      	ands	r3, r2
 800664a:	d00b      	beq.n	8006664 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	685b      	ldr	r3, [r3, #4]
 8006652:	4a34      	ldr	r2, [pc, #208]	; (8006724 <UART_AdvFeatureConfig+0x150>)
 8006654:	4013      	ands	r3, r2
 8006656:	0019      	movs	r1, r3
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	430a      	orrs	r2, r1
 8006662:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006668:	2210      	movs	r2, #16
 800666a:	4013      	ands	r3, r2
 800666c:	d00b      	beq.n	8006686 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	689b      	ldr	r3, [r3, #8]
 8006674:	4a2c      	ldr	r2, [pc, #176]	; (8006728 <UART_AdvFeatureConfig+0x154>)
 8006676:	4013      	ands	r3, r2
 8006678:	0019      	movs	r1, r3
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	430a      	orrs	r2, r1
 8006684:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800668a:	2220      	movs	r2, #32
 800668c:	4013      	ands	r3, r2
 800668e:	d00b      	beq.n	80066a8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	689b      	ldr	r3, [r3, #8]
 8006696:	4a25      	ldr	r2, [pc, #148]	; (800672c <UART_AdvFeatureConfig+0x158>)
 8006698:	4013      	ands	r3, r2
 800669a:	0019      	movs	r1, r3
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	430a      	orrs	r2, r1
 80066a6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ac:	2240      	movs	r2, #64	; 0x40
 80066ae:	4013      	ands	r3, r2
 80066b0:	d01d      	beq.n	80066ee <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	685b      	ldr	r3, [r3, #4]
 80066b8:	4a1d      	ldr	r2, [pc, #116]	; (8006730 <UART_AdvFeatureConfig+0x15c>)
 80066ba:	4013      	ands	r3, r2
 80066bc:	0019      	movs	r1, r3
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	430a      	orrs	r2, r1
 80066c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80066ce:	2380      	movs	r3, #128	; 0x80
 80066d0:	035b      	lsls	r3, r3, #13
 80066d2:	429a      	cmp	r2, r3
 80066d4:	d10b      	bne.n	80066ee <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	4a15      	ldr	r2, [pc, #84]	; (8006734 <UART_AdvFeatureConfig+0x160>)
 80066de:	4013      	ands	r3, r2
 80066e0:	0019      	movs	r1, r3
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	430a      	orrs	r2, r1
 80066ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066f2:	2280      	movs	r2, #128	; 0x80
 80066f4:	4013      	ands	r3, r2
 80066f6:	d00b      	beq.n	8006710 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	685b      	ldr	r3, [r3, #4]
 80066fe:	4a0e      	ldr	r2, [pc, #56]	; (8006738 <UART_AdvFeatureConfig+0x164>)
 8006700:	4013      	ands	r3, r2
 8006702:	0019      	movs	r1, r3
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	430a      	orrs	r2, r1
 800670e:	605a      	str	r2, [r3, #4]
  }
}
 8006710:	46c0      	nop			; (mov r8, r8)
 8006712:	46bd      	mov	sp, r7
 8006714:	b002      	add	sp, #8
 8006716:	bd80      	pop	{r7, pc}
 8006718:	fffdffff 	.word	0xfffdffff
 800671c:	fffeffff 	.word	0xfffeffff
 8006720:	fffbffff 	.word	0xfffbffff
 8006724:	ffff7fff 	.word	0xffff7fff
 8006728:	ffffefff 	.word	0xffffefff
 800672c:	ffffdfff 	.word	0xffffdfff
 8006730:	ffefffff 	.word	0xffefffff
 8006734:	ff9fffff 	.word	0xff9fffff
 8006738:	fff7ffff 	.word	0xfff7ffff

0800673c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800673c:	b580      	push	{r7, lr}
 800673e:	b086      	sub	sp, #24
 8006740:	af02      	add	r7, sp, #8
 8006742:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2280      	movs	r2, #128	; 0x80
 8006748:	2100      	movs	r1, #0
 800674a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800674c:	f7fd fb5e 	bl	8003e0c <HAL_GetTick>
 8006750:	0003      	movs	r3, r0
 8006752:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	2208      	movs	r2, #8
 800675c:	4013      	ands	r3, r2
 800675e:	2b08      	cmp	r3, #8
 8006760:	d10c      	bne.n	800677c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	2280      	movs	r2, #128	; 0x80
 8006766:	0391      	lsls	r1, r2, #14
 8006768:	6878      	ldr	r0, [r7, #4]
 800676a:	4a17      	ldr	r2, [pc, #92]	; (80067c8 <UART_CheckIdleState+0x8c>)
 800676c:	9200      	str	r2, [sp, #0]
 800676e:	2200      	movs	r2, #0
 8006770:	f000 f82c 	bl	80067cc <UART_WaitOnFlagUntilTimeout>
 8006774:	1e03      	subs	r3, r0, #0
 8006776:	d001      	beq.n	800677c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006778:	2303      	movs	r3, #3
 800677a:	e021      	b.n	80067c0 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	2204      	movs	r2, #4
 8006784:	4013      	ands	r3, r2
 8006786:	2b04      	cmp	r3, #4
 8006788:	d10c      	bne.n	80067a4 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	2280      	movs	r2, #128	; 0x80
 800678e:	03d1      	lsls	r1, r2, #15
 8006790:	6878      	ldr	r0, [r7, #4]
 8006792:	4a0d      	ldr	r2, [pc, #52]	; (80067c8 <UART_CheckIdleState+0x8c>)
 8006794:	9200      	str	r2, [sp, #0]
 8006796:	2200      	movs	r2, #0
 8006798:	f000 f818 	bl	80067cc <UART_WaitOnFlagUntilTimeout>
 800679c:	1e03      	subs	r3, r0, #0
 800679e:	d001      	beq.n	80067a4 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067a0:	2303      	movs	r3, #3
 80067a2:	e00d      	b.n	80067c0 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2220      	movs	r2, #32
 80067a8:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2220      	movs	r2, #32
 80067ae:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2200      	movs	r2, #0
 80067b4:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	2274      	movs	r2, #116	; 0x74
 80067ba:	2100      	movs	r1, #0
 80067bc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80067be:	2300      	movs	r3, #0
}
 80067c0:	0018      	movs	r0, r3
 80067c2:	46bd      	mov	sp, r7
 80067c4:	b004      	add	sp, #16
 80067c6:	bd80      	pop	{r7, pc}
 80067c8:	01ffffff 	.word	0x01ffffff

080067cc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b094      	sub	sp, #80	; 0x50
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	60f8      	str	r0, [r7, #12]
 80067d4:	60b9      	str	r1, [r7, #8]
 80067d6:	603b      	str	r3, [r7, #0]
 80067d8:	1dfb      	adds	r3, r7, #7
 80067da:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067dc:	e0a3      	b.n	8006926 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067de:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80067e0:	3301      	adds	r3, #1
 80067e2:	d100      	bne.n	80067e6 <UART_WaitOnFlagUntilTimeout+0x1a>
 80067e4:	e09f      	b.n	8006926 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067e6:	f7fd fb11 	bl	8003e0c <HAL_GetTick>
 80067ea:	0002      	movs	r2, r0
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	1ad3      	subs	r3, r2, r3
 80067f0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80067f2:	429a      	cmp	r2, r3
 80067f4:	d302      	bcc.n	80067fc <UART_WaitOnFlagUntilTimeout+0x30>
 80067f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d13d      	bne.n	8006878 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067fc:	f3ef 8310 	mrs	r3, PRIMASK
 8006800:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8006802:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006804:	647b      	str	r3, [r7, #68]	; 0x44
 8006806:	2301      	movs	r3, #1
 8006808:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800680a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800680c:	f383 8810 	msr	PRIMASK, r3
}
 8006810:	46c0      	nop			; (mov r8, r8)
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	681a      	ldr	r2, [r3, #0]
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	494c      	ldr	r1, [pc, #304]	; (8006950 <UART_WaitOnFlagUntilTimeout+0x184>)
 800681e:	400a      	ands	r2, r1
 8006820:	601a      	str	r2, [r3, #0]
 8006822:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006824:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006828:	f383 8810 	msr	PRIMASK, r3
}
 800682c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800682e:	f3ef 8310 	mrs	r3, PRIMASK
 8006832:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8006834:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006836:	643b      	str	r3, [r7, #64]	; 0x40
 8006838:	2301      	movs	r3, #1
 800683a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800683c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800683e:	f383 8810 	msr	PRIMASK, r3
}
 8006842:	46c0      	nop			; (mov r8, r8)
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	689a      	ldr	r2, [r3, #8]
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	2101      	movs	r1, #1
 8006850:	438a      	bics	r2, r1
 8006852:	609a      	str	r2, [r3, #8]
 8006854:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006856:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006858:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800685a:	f383 8810 	msr	PRIMASK, r3
}
 800685e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	2220      	movs	r2, #32
 8006864:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	2220      	movs	r2, #32
 800686a:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2274      	movs	r2, #116	; 0x74
 8006870:	2100      	movs	r1, #0
 8006872:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006874:	2303      	movs	r3, #3
 8006876:	e067      	b.n	8006948 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	2204      	movs	r2, #4
 8006880:	4013      	ands	r3, r2
 8006882:	d050      	beq.n	8006926 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	69da      	ldr	r2, [r3, #28]
 800688a:	2380      	movs	r3, #128	; 0x80
 800688c:	011b      	lsls	r3, r3, #4
 800688e:	401a      	ands	r2, r3
 8006890:	2380      	movs	r3, #128	; 0x80
 8006892:	011b      	lsls	r3, r3, #4
 8006894:	429a      	cmp	r2, r3
 8006896:	d146      	bne.n	8006926 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	2280      	movs	r2, #128	; 0x80
 800689e:	0112      	lsls	r2, r2, #4
 80068a0:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068a2:	f3ef 8310 	mrs	r3, PRIMASK
 80068a6:	613b      	str	r3, [r7, #16]
  return(result);
 80068a8:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80068aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80068ac:	2301      	movs	r3, #1
 80068ae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068b0:	697b      	ldr	r3, [r7, #20]
 80068b2:	f383 8810 	msr	PRIMASK, r3
}
 80068b6:	46c0      	nop			; (mov r8, r8)
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	681a      	ldr	r2, [r3, #0]
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	4923      	ldr	r1, [pc, #140]	; (8006950 <UART_WaitOnFlagUntilTimeout+0x184>)
 80068c4:	400a      	ands	r2, r1
 80068c6:	601a      	str	r2, [r3, #0]
 80068c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068ca:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068cc:	69bb      	ldr	r3, [r7, #24]
 80068ce:	f383 8810 	msr	PRIMASK, r3
}
 80068d2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068d4:	f3ef 8310 	mrs	r3, PRIMASK
 80068d8:	61fb      	str	r3, [r7, #28]
  return(result);
 80068da:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068dc:	64bb      	str	r3, [r7, #72]	; 0x48
 80068de:	2301      	movs	r3, #1
 80068e0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068e2:	6a3b      	ldr	r3, [r7, #32]
 80068e4:	f383 8810 	msr	PRIMASK, r3
}
 80068e8:	46c0      	nop			; (mov r8, r8)
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	689a      	ldr	r2, [r3, #8]
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	2101      	movs	r1, #1
 80068f6:	438a      	bics	r2, r1
 80068f8:	609a      	str	r2, [r3, #8]
 80068fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80068fc:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006900:	f383 8810 	msr	PRIMASK, r3
}
 8006904:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	2220      	movs	r2, #32
 800690a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	2220      	movs	r2, #32
 8006910:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	2280      	movs	r2, #128	; 0x80
 8006916:	2120      	movs	r1, #32
 8006918:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	2274      	movs	r2, #116	; 0x74
 800691e:	2100      	movs	r1, #0
 8006920:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006922:	2303      	movs	r3, #3
 8006924:	e010      	b.n	8006948 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	69db      	ldr	r3, [r3, #28]
 800692c:	68ba      	ldr	r2, [r7, #8]
 800692e:	4013      	ands	r3, r2
 8006930:	68ba      	ldr	r2, [r7, #8]
 8006932:	1ad3      	subs	r3, r2, r3
 8006934:	425a      	negs	r2, r3
 8006936:	4153      	adcs	r3, r2
 8006938:	b2db      	uxtb	r3, r3
 800693a:	001a      	movs	r2, r3
 800693c:	1dfb      	adds	r3, r7, #7
 800693e:	781b      	ldrb	r3, [r3, #0]
 8006940:	429a      	cmp	r2, r3
 8006942:	d100      	bne.n	8006946 <UART_WaitOnFlagUntilTimeout+0x17a>
 8006944:	e74b      	b.n	80067de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006946:	2300      	movs	r3, #0
}
 8006948:	0018      	movs	r0, r3
 800694a:	46bd      	mov	sp, r7
 800694c:	b014      	add	sp, #80	; 0x50
 800694e:	bd80      	pop	{r7, pc}
 8006950:	fffffe5f 	.word	0xfffffe5f

08006954 <__errno>:
 8006954:	4b01      	ldr	r3, [pc, #4]	; (800695c <__errno+0x8>)
 8006956:	6818      	ldr	r0, [r3, #0]
 8006958:	4770      	bx	lr
 800695a:	46c0      	nop			; (mov r8, r8)
 800695c:	2000000c 	.word	0x2000000c

08006960 <__libc_init_array>:
 8006960:	b570      	push	{r4, r5, r6, lr}
 8006962:	2600      	movs	r6, #0
 8006964:	4d0c      	ldr	r5, [pc, #48]	; (8006998 <__libc_init_array+0x38>)
 8006966:	4c0d      	ldr	r4, [pc, #52]	; (800699c <__libc_init_array+0x3c>)
 8006968:	1b64      	subs	r4, r4, r5
 800696a:	10a4      	asrs	r4, r4, #2
 800696c:	42a6      	cmp	r6, r4
 800696e:	d109      	bne.n	8006984 <__libc_init_array+0x24>
 8006970:	2600      	movs	r6, #0
 8006972:	f002 ffbb 	bl	80098ec <_init>
 8006976:	4d0a      	ldr	r5, [pc, #40]	; (80069a0 <__libc_init_array+0x40>)
 8006978:	4c0a      	ldr	r4, [pc, #40]	; (80069a4 <__libc_init_array+0x44>)
 800697a:	1b64      	subs	r4, r4, r5
 800697c:	10a4      	asrs	r4, r4, #2
 800697e:	42a6      	cmp	r6, r4
 8006980:	d105      	bne.n	800698e <__libc_init_array+0x2e>
 8006982:	bd70      	pop	{r4, r5, r6, pc}
 8006984:	00b3      	lsls	r3, r6, #2
 8006986:	58eb      	ldr	r3, [r5, r3]
 8006988:	4798      	blx	r3
 800698a:	3601      	adds	r6, #1
 800698c:	e7ee      	b.n	800696c <__libc_init_array+0xc>
 800698e:	00b3      	lsls	r3, r6, #2
 8006990:	58eb      	ldr	r3, [r5, r3]
 8006992:	4798      	blx	r3
 8006994:	3601      	adds	r6, #1
 8006996:	e7f2      	b.n	800697e <__libc_init_array+0x1e>
 8006998:	08009ebc 	.word	0x08009ebc
 800699c:	08009ebc 	.word	0x08009ebc
 80069a0:	08009ebc 	.word	0x08009ebc
 80069a4:	08009ec0 	.word	0x08009ec0

080069a8 <memset>:
 80069a8:	0003      	movs	r3, r0
 80069aa:	1882      	adds	r2, r0, r2
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d100      	bne.n	80069b2 <memset+0xa>
 80069b0:	4770      	bx	lr
 80069b2:	7019      	strb	r1, [r3, #0]
 80069b4:	3301      	adds	r3, #1
 80069b6:	e7f9      	b.n	80069ac <memset+0x4>

080069b8 <__cvt>:
 80069b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80069ba:	001e      	movs	r6, r3
 80069bc:	2300      	movs	r3, #0
 80069be:	0014      	movs	r4, r2
 80069c0:	b08b      	sub	sp, #44	; 0x2c
 80069c2:	429e      	cmp	r6, r3
 80069c4:	da04      	bge.n	80069d0 <__cvt+0x18>
 80069c6:	2180      	movs	r1, #128	; 0x80
 80069c8:	0609      	lsls	r1, r1, #24
 80069ca:	1873      	adds	r3, r6, r1
 80069cc:	001e      	movs	r6, r3
 80069ce:	232d      	movs	r3, #45	; 0x2d
 80069d0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80069d2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80069d4:	7013      	strb	r3, [r2, #0]
 80069d6:	2320      	movs	r3, #32
 80069d8:	2203      	movs	r2, #3
 80069da:	439f      	bics	r7, r3
 80069dc:	2f46      	cmp	r7, #70	; 0x46
 80069de:	d007      	beq.n	80069f0 <__cvt+0x38>
 80069e0:	003b      	movs	r3, r7
 80069e2:	3b45      	subs	r3, #69	; 0x45
 80069e4:	4259      	negs	r1, r3
 80069e6:	414b      	adcs	r3, r1
 80069e8:	9910      	ldr	r1, [sp, #64]	; 0x40
 80069ea:	3a01      	subs	r2, #1
 80069ec:	18cb      	adds	r3, r1, r3
 80069ee:	9310      	str	r3, [sp, #64]	; 0x40
 80069f0:	ab09      	add	r3, sp, #36	; 0x24
 80069f2:	9304      	str	r3, [sp, #16]
 80069f4:	ab08      	add	r3, sp, #32
 80069f6:	9303      	str	r3, [sp, #12]
 80069f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80069fa:	9200      	str	r2, [sp, #0]
 80069fc:	9302      	str	r3, [sp, #8]
 80069fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006a00:	0022      	movs	r2, r4
 8006a02:	9301      	str	r3, [sp, #4]
 8006a04:	0033      	movs	r3, r6
 8006a06:	f000 fcf1 	bl	80073ec <_dtoa_r>
 8006a0a:	0005      	movs	r5, r0
 8006a0c:	2f47      	cmp	r7, #71	; 0x47
 8006a0e:	d102      	bne.n	8006a16 <__cvt+0x5e>
 8006a10:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006a12:	07db      	lsls	r3, r3, #31
 8006a14:	d528      	bpl.n	8006a68 <__cvt+0xb0>
 8006a16:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006a18:	18eb      	adds	r3, r5, r3
 8006a1a:	9307      	str	r3, [sp, #28]
 8006a1c:	2f46      	cmp	r7, #70	; 0x46
 8006a1e:	d114      	bne.n	8006a4a <__cvt+0x92>
 8006a20:	782b      	ldrb	r3, [r5, #0]
 8006a22:	2b30      	cmp	r3, #48	; 0x30
 8006a24:	d10c      	bne.n	8006a40 <__cvt+0x88>
 8006a26:	2200      	movs	r2, #0
 8006a28:	2300      	movs	r3, #0
 8006a2a:	0020      	movs	r0, r4
 8006a2c:	0031      	movs	r1, r6
 8006a2e:	f7f9 fd0d 	bl	800044c <__aeabi_dcmpeq>
 8006a32:	2800      	cmp	r0, #0
 8006a34:	d104      	bne.n	8006a40 <__cvt+0x88>
 8006a36:	2301      	movs	r3, #1
 8006a38:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006a3a:	1a9b      	subs	r3, r3, r2
 8006a3c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006a3e:	6013      	str	r3, [r2, #0]
 8006a40:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006a42:	9a07      	ldr	r2, [sp, #28]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	18d3      	adds	r3, r2, r3
 8006a48:	9307      	str	r3, [sp, #28]
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	0020      	movs	r0, r4
 8006a50:	0031      	movs	r1, r6
 8006a52:	f7f9 fcfb 	bl	800044c <__aeabi_dcmpeq>
 8006a56:	2800      	cmp	r0, #0
 8006a58:	d001      	beq.n	8006a5e <__cvt+0xa6>
 8006a5a:	9b07      	ldr	r3, [sp, #28]
 8006a5c:	9309      	str	r3, [sp, #36]	; 0x24
 8006a5e:	2230      	movs	r2, #48	; 0x30
 8006a60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a62:	9907      	ldr	r1, [sp, #28]
 8006a64:	428b      	cmp	r3, r1
 8006a66:	d306      	bcc.n	8006a76 <__cvt+0xbe>
 8006a68:	0028      	movs	r0, r5
 8006a6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a6c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006a6e:	1b5b      	subs	r3, r3, r5
 8006a70:	6013      	str	r3, [r2, #0]
 8006a72:	b00b      	add	sp, #44	; 0x2c
 8006a74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a76:	1c59      	adds	r1, r3, #1
 8006a78:	9109      	str	r1, [sp, #36]	; 0x24
 8006a7a:	701a      	strb	r2, [r3, #0]
 8006a7c:	e7f0      	b.n	8006a60 <__cvt+0xa8>

08006a7e <__exponent>:
 8006a7e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a80:	1c83      	adds	r3, r0, #2
 8006a82:	b087      	sub	sp, #28
 8006a84:	9303      	str	r3, [sp, #12]
 8006a86:	0005      	movs	r5, r0
 8006a88:	000c      	movs	r4, r1
 8006a8a:	232b      	movs	r3, #43	; 0x2b
 8006a8c:	7002      	strb	r2, [r0, #0]
 8006a8e:	2900      	cmp	r1, #0
 8006a90:	da01      	bge.n	8006a96 <__exponent+0x18>
 8006a92:	424c      	negs	r4, r1
 8006a94:	3302      	adds	r3, #2
 8006a96:	706b      	strb	r3, [r5, #1]
 8006a98:	2c09      	cmp	r4, #9
 8006a9a:	dd31      	ble.n	8006b00 <__exponent+0x82>
 8006a9c:	270a      	movs	r7, #10
 8006a9e:	ab04      	add	r3, sp, #16
 8006aa0:	1dde      	adds	r6, r3, #7
 8006aa2:	0020      	movs	r0, r4
 8006aa4:	0039      	movs	r1, r7
 8006aa6:	9601      	str	r6, [sp, #4]
 8006aa8:	f7f9 fcba 	bl	8000420 <__aeabi_idivmod>
 8006aac:	3e01      	subs	r6, #1
 8006aae:	3130      	adds	r1, #48	; 0x30
 8006ab0:	0020      	movs	r0, r4
 8006ab2:	7031      	strb	r1, [r6, #0]
 8006ab4:	0039      	movs	r1, r7
 8006ab6:	9402      	str	r4, [sp, #8]
 8006ab8:	f7f9 fbcc 	bl	8000254 <__divsi3>
 8006abc:	9b02      	ldr	r3, [sp, #8]
 8006abe:	0004      	movs	r4, r0
 8006ac0:	2b63      	cmp	r3, #99	; 0x63
 8006ac2:	dcee      	bgt.n	8006aa2 <__exponent+0x24>
 8006ac4:	9b01      	ldr	r3, [sp, #4]
 8006ac6:	3430      	adds	r4, #48	; 0x30
 8006ac8:	1e9a      	subs	r2, r3, #2
 8006aca:	0013      	movs	r3, r2
 8006acc:	9903      	ldr	r1, [sp, #12]
 8006ace:	7014      	strb	r4, [r2, #0]
 8006ad0:	a804      	add	r0, sp, #16
 8006ad2:	3007      	adds	r0, #7
 8006ad4:	4298      	cmp	r0, r3
 8006ad6:	d80e      	bhi.n	8006af6 <__exponent+0x78>
 8006ad8:	ab04      	add	r3, sp, #16
 8006ada:	3307      	adds	r3, #7
 8006adc:	2000      	movs	r0, #0
 8006ade:	429a      	cmp	r2, r3
 8006ae0:	d804      	bhi.n	8006aec <__exponent+0x6e>
 8006ae2:	ab04      	add	r3, sp, #16
 8006ae4:	3009      	adds	r0, #9
 8006ae6:	18c0      	adds	r0, r0, r3
 8006ae8:	9b01      	ldr	r3, [sp, #4]
 8006aea:	1ac0      	subs	r0, r0, r3
 8006aec:	9b03      	ldr	r3, [sp, #12]
 8006aee:	1818      	adds	r0, r3, r0
 8006af0:	1b40      	subs	r0, r0, r5
 8006af2:	b007      	add	sp, #28
 8006af4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006af6:	7818      	ldrb	r0, [r3, #0]
 8006af8:	3301      	adds	r3, #1
 8006afa:	7008      	strb	r0, [r1, #0]
 8006afc:	3101      	adds	r1, #1
 8006afe:	e7e7      	b.n	8006ad0 <__exponent+0x52>
 8006b00:	2330      	movs	r3, #48	; 0x30
 8006b02:	18e4      	adds	r4, r4, r3
 8006b04:	70ab      	strb	r3, [r5, #2]
 8006b06:	1d28      	adds	r0, r5, #4
 8006b08:	70ec      	strb	r4, [r5, #3]
 8006b0a:	e7f1      	b.n	8006af0 <__exponent+0x72>

08006b0c <_printf_float>:
 8006b0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b0e:	b095      	sub	sp, #84	; 0x54
 8006b10:	000c      	movs	r4, r1
 8006b12:	9209      	str	r2, [sp, #36]	; 0x24
 8006b14:	001e      	movs	r6, r3
 8006b16:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8006b18:	0007      	movs	r7, r0
 8006b1a:	f001 fa81 	bl	8008020 <_localeconv_r>
 8006b1e:	6803      	ldr	r3, [r0, #0]
 8006b20:	0018      	movs	r0, r3
 8006b22:	930c      	str	r3, [sp, #48]	; 0x30
 8006b24:	f7f9 faf0 	bl	8000108 <strlen>
 8006b28:	2300      	movs	r3, #0
 8006b2a:	9312      	str	r3, [sp, #72]	; 0x48
 8006b2c:	7e23      	ldrb	r3, [r4, #24]
 8006b2e:	2207      	movs	r2, #7
 8006b30:	930a      	str	r3, [sp, #40]	; 0x28
 8006b32:	6823      	ldr	r3, [r4, #0]
 8006b34:	900e      	str	r0, [sp, #56]	; 0x38
 8006b36:	930d      	str	r3, [sp, #52]	; 0x34
 8006b38:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006b3a:	682b      	ldr	r3, [r5, #0]
 8006b3c:	05c9      	lsls	r1, r1, #23
 8006b3e:	d547      	bpl.n	8006bd0 <_printf_float+0xc4>
 8006b40:	189b      	adds	r3, r3, r2
 8006b42:	4393      	bics	r3, r2
 8006b44:	001a      	movs	r2, r3
 8006b46:	3208      	adds	r2, #8
 8006b48:	602a      	str	r2, [r5, #0]
 8006b4a:	681a      	ldr	r2, [r3, #0]
 8006b4c:	685b      	ldr	r3, [r3, #4]
 8006b4e:	64a2      	str	r2, [r4, #72]	; 0x48
 8006b50:	64e3      	str	r3, [r4, #76]	; 0x4c
 8006b52:	2201      	movs	r2, #1
 8006b54:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006b56:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8006b58:	930b      	str	r3, [sp, #44]	; 0x2c
 8006b5a:	006b      	lsls	r3, r5, #1
 8006b5c:	085b      	lsrs	r3, r3, #1
 8006b5e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006b60:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006b62:	4ba7      	ldr	r3, [pc, #668]	; (8006e00 <_printf_float+0x2f4>)
 8006b64:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006b66:	4252      	negs	r2, r2
 8006b68:	f7fc f9e2 	bl	8002f30 <__aeabi_dcmpun>
 8006b6c:	2800      	cmp	r0, #0
 8006b6e:	d131      	bne.n	8006bd4 <_printf_float+0xc8>
 8006b70:	2201      	movs	r2, #1
 8006b72:	4ba3      	ldr	r3, [pc, #652]	; (8006e00 <_printf_float+0x2f4>)
 8006b74:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006b76:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006b78:	4252      	negs	r2, r2
 8006b7a:	f7f9 fc77 	bl	800046c <__aeabi_dcmple>
 8006b7e:	2800      	cmp	r0, #0
 8006b80:	d128      	bne.n	8006bd4 <_printf_float+0xc8>
 8006b82:	2200      	movs	r2, #0
 8006b84:	2300      	movs	r3, #0
 8006b86:	0029      	movs	r1, r5
 8006b88:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006b8a:	f7f9 fc65 	bl	8000458 <__aeabi_dcmplt>
 8006b8e:	2800      	cmp	r0, #0
 8006b90:	d003      	beq.n	8006b9a <_printf_float+0x8e>
 8006b92:	0023      	movs	r3, r4
 8006b94:	222d      	movs	r2, #45	; 0x2d
 8006b96:	3343      	adds	r3, #67	; 0x43
 8006b98:	701a      	strb	r2, [r3, #0]
 8006b9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b9c:	4d99      	ldr	r5, [pc, #612]	; (8006e04 <_printf_float+0x2f8>)
 8006b9e:	2b47      	cmp	r3, #71	; 0x47
 8006ba0:	d900      	bls.n	8006ba4 <_printf_float+0x98>
 8006ba2:	4d99      	ldr	r5, [pc, #612]	; (8006e08 <_printf_float+0x2fc>)
 8006ba4:	2303      	movs	r3, #3
 8006ba6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006ba8:	6123      	str	r3, [r4, #16]
 8006baa:	3301      	adds	r3, #1
 8006bac:	439a      	bics	r2, r3
 8006bae:	2300      	movs	r3, #0
 8006bb0:	6022      	str	r2, [r4, #0]
 8006bb2:	930b      	str	r3, [sp, #44]	; 0x2c
 8006bb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bb6:	0021      	movs	r1, r4
 8006bb8:	0038      	movs	r0, r7
 8006bba:	9600      	str	r6, [sp, #0]
 8006bbc:	aa13      	add	r2, sp, #76	; 0x4c
 8006bbe:	f000 f9e7 	bl	8006f90 <_printf_common>
 8006bc2:	1c43      	adds	r3, r0, #1
 8006bc4:	d000      	beq.n	8006bc8 <_printf_float+0xbc>
 8006bc6:	e0a2      	b.n	8006d0e <_printf_float+0x202>
 8006bc8:	2001      	movs	r0, #1
 8006bca:	4240      	negs	r0, r0
 8006bcc:	b015      	add	sp, #84	; 0x54
 8006bce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bd0:	3307      	adds	r3, #7
 8006bd2:	e7b6      	b.n	8006b42 <_printf_float+0x36>
 8006bd4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006bd6:	002b      	movs	r3, r5
 8006bd8:	0010      	movs	r0, r2
 8006bda:	0029      	movs	r1, r5
 8006bdc:	f7fc f9a8 	bl	8002f30 <__aeabi_dcmpun>
 8006be0:	2800      	cmp	r0, #0
 8006be2:	d00b      	beq.n	8006bfc <_printf_float+0xf0>
 8006be4:	2d00      	cmp	r5, #0
 8006be6:	da03      	bge.n	8006bf0 <_printf_float+0xe4>
 8006be8:	0023      	movs	r3, r4
 8006bea:	222d      	movs	r2, #45	; 0x2d
 8006bec:	3343      	adds	r3, #67	; 0x43
 8006bee:	701a      	strb	r2, [r3, #0]
 8006bf0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006bf2:	4d86      	ldr	r5, [pc, #536]	; (8006e0c <_printf_float+0x300>)
 8006bf4:	2b47      	cmp	r3, #71	; 0x47
 8006bf6:	d9d5      	bls.n	8006ba4 <_printf_float+0x98>
 8006bf8:	4d85      	ldr	r5, [pc, #532]	; (8006e10 <_printf_float+0x304>)
 8006bfa:	e7d3      	b.n	8006ba4 <_printf_float+0x98>
 8006bfc:	2220      	movs	r2, #32
 8006bfe:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006c00:	6863      	ldr	r3, [r4, #4]
 8006c02:	4391      	bics	r1, r2
 8006c04:	910f      	str	r1, [sp, #60]	; 0x3c
 8006c06:	1c5a      	adds	r2, r3, #1
 8006c08:	d149      	bne.n	8006c9e <_printf_float+0x192>
 8006c0a:	3307      	adds	r3, #7
 8006c0c:	6063      	str	r3, [r4, #4]
 8006c0e:	2380      	movs	r3, #128	; 0x80
 8006c10:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006c12:	00db      	lsls	r3, r3, #3
 8006c14:	4313      	orrs	r3, r2
 8006c16:	2200      	movs	r2, #0
 8006c18:	9206      	str	r2, [sp, #24]
 8006c1a:	aa12      	add	r2, sp, #72	; 0x48
 8006c1c:	9205      	str	r2, [sp, #20]
 8006c1e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c20:	a908      	add	r1, sp, #32
 8006c22:	9204      	str	r2, [sp, #16]
 8006c24:	aa11      	add	r2, sp, #68	; 0x44
 8006c26:	9203      	str	r2, [sp, #12]
 8006c28:	2223      	movs	r2, #35	; 0x23
 8006c2a:	6023      	str	r3, [r4, #0]
 8006c2c:	9301      	str	r3, [sp, #4]
 8006c2e:	6863      	ldr	r3, [r4, #4]
 8006c30:	1852      	adds	r2, r2, r1
 8006c32:	9202      	str	r2, [sp, #8]
 8006c34:	9300      	str	r3, [sp, #0]
 8006c36:	0038      	movs	r0, r7
 8006c38:	002b      	movs	r3, r5
 8006c3a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006c3c:	f7ff febc 	bl	80069b8 <__cvt>
 8006c40:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006c42:	0005      	movs	r5, r0
 8006c44:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006c46:	2b47      	cmp	r3, #71	; 0x47
 8006c48:	d108      	bne.n	8006c5c <_printf_float+0x150>
 8006c4a:	1ccb      	adds	r3, r1, #3
 8006c4c:	db02      	blt.n	8006c54 <_printf_float+0x148>
 8006c4e:	6863      	ldr	r3, [r4, #4]
 8006c50:	4299      	cmp	r1, r3
 8006c52:	dd48      	ble.n	8006ce6 <_printf_float+0x1da>
 8006c54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c56:	3b02      	subs	r3, #2
 8006c58:	b2db      	uxtb	r3, r3
 8006c5a:	930a      	str	r3, [sp, #40]	; 0x28
 8006c5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c5e:	2b65      	cmp	r3, #101	; 0x65
 8006c60:	d824      	bhi.n	8006cac <_printf_float+0x1a0>
 8006c62:	0020      	movs	r0, r4
 8006c64:	001a      	movs	r2, r3
 8006c66:	3901      	subs	r1, #1
 8006c68:	3050      	adds	r0, #80	; 0x50
 8006c6a:	9111      	str	r1, [sp, #68]	; 0x44
 8006c6c:	f7ff ff07 	bl	8006a7e <__exponent>
 8006c70:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006c72:	900b      	str	r0, [sp, #44]	; 0x2c
 8006c74:	1813      	adds	r3, r2, r0
 8006c76:	6123      	str	r3, [r4, #16]
 8006c78:	2a01      	cmp	r2, #1
 8006c7a:	dc02      	bgt.n	8006c82 <_printf_float+0x176>
 8006c7c:	6822      	ldr	r2, [r4, #0]
 8006c7e:	07d2      	lsls	r2, r2, #31
 8006c80:	d501      	bpl.n	8006c86 <_printf_float+0x17a>
 8006c82:	3301      	adds	r3, #1
 8006c84:	6123      	str	r3, [r4, #16]
 8006c86:	2323      	movs	r3, #35	; 0x23
 8006c88:	aa08      	add	r2, sp, #32
 8006c8a:	189b      	adds	r3, r3, r2
 8006c8c:	781b      	ldrb	r3, [r3, #0]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d100      	bne.n	8006c94 <_printf_float+0x188>
 8006c92:	e78f      	b.n	8006bb4 <_printf_float+0xa8>
 8006c94:	0023      	movs	r3, r4
 8006c96:	222d      	movs	r2, #45	; 0x2d
 8006c98:	3343      	adds	r3, #67	; 0x43
 8006c9a:	701a      	strb	r2, [r3, #0]
 8006c9c:	e78a      	b.n	8006bb4 <_printf_float+0xa8>
 8006c9e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006ca0:	2a47      	cmp	r2, #71	; 0x47
 8006ca2:	d1b4      	bne.n	8006c0e <_printf_float+0x102>
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d1b2      	bne.n	8006c0e <_printf_float+0x102>
 8006ca8:	3301      	adds	r3, #1
 8006caa:	e7af      	b.n	8006c0c <_printf_float+0x100>
 8006cac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cae:	2b66      	cmp	r3, #102	; 0x66
 8006cb0:	d11b      	bne.n	8006cea <_printf_float+0x1de>
 8006cb2:	6863      	ldr	r3, [r4, #4]
 8006cb4:	2900      	cmp	r1, #0
 8006cb6:	dd0d      	ble.n	8006cd4 <_printf_float+0x1c8>
 8006cb8:	6121      	str	r1, [r4, #16]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d102      	bne.n	8006cc4 <_printf_float+0x1b8>
 8006cbe:	6822      	ldr	r2, [r4, #0]
 8006cc0:	07d2      	lsls	r2, r2, #31
 8006cc2:	d502      	bpl.n	8006cca <_printf_float+0x1be>
 8006cc4:	3301      	adds	r3, #1
 8006cc6:	1859      	adds	r1, r3, r1
 8006cc8:	6121      	str	r1, [r4, #16]
 8006cca:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006ccc:	65a3      	str	r3, [r4, #88]	; 0x58
 8006cce:	2300      	movs	r3, #0
 8006cd0:	930b      	str	r3, [sp, #44]	; 0x2c
 8006cd2:	e7d8      	b.n	8006c86 <_printf_float+0x17a>
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d103      	bne.n	8006ce0 <_printf_float+0x1d4>
 8006cd8:	2201      	movs	r2, #1
 8006cda:	6821      	ldr	r1, [r4, #0]
 8006cdc:	4211      	tst	r1, r2
 8006cde:	d000      	beq.n	8006ce2 <_printf_float+0x1d6>
 8006ce0:	1c9a      	adds	r2, r3, #2
 8006ce2:	6122      	str	r2, [r4, #16]
 8006ce4:	e7f1      	b.n	8006cca <_printf_float+0x1be>
 8006ce6:	2367      	movs	r3, #103	; 0x67
 8006ce8:	930a      	str	r3, [sp, #40]	; 0x28
 8006cea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006cec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	db06      	blt.n	8006d00 <_printf_float+0x1f4>
 8006cf2:	6822      	ldr	r2, [r4, #0]
 8006cf4:	6123      	str	r3, [r4, #16]
 8006cf6:	07d2      	lsls	r2, r2, #31
 8006cf8:	d5e7      	bpl.n	8006cca <_printf_float+0x1be>
 8006cfa:	3301      	adds	r3, #1
 8006cfc:	6123      	str	r3, [r4, #16]
 8006cfe:	e7e4      	b.n	8006cca <_printf_float+0x1be>
 8006d00:	2101      	movs	r1, #1
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	dc01      	bgt.n	8006d0a <_printf_float+0x1fe>
 8006d06:	1849      	adds	r1, r1, r1
 8006d08:	1ac9      	subs	r1, r1, r3
 8006d0a:	1852      	adds	r2, r2, r1
 8006d0c:	e7e9      	b.n	8006ce2 <_printf_float+0x1d6>
 8006d0e:	6822      	ldr	r2, [r4, #0]
 8006d10:	0553      	lsls	r3, r2, #21
 8006d12:	d407      	bmi.n	8006d24 <_printf_float+0x218>
 8006d14:	6923      	ldr	r3, [r4, #16]
 8006d16:	002a      	movs	r2, r5
 8006d18:	0038      	movs	r0, r7
 8006d1a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d1c:	47b0      	blx	r6
 8006d1e:	1c43      	adds	r3, r0, #1
 8006d20:	d128      	bne.n	8006d74 <_printf_float+0x268>
 8006d22:	e751      	b.n	8006bc8 <_printf_float+0xbc>
 8006d24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d26:	2b65      	cmp	r3, #101	; 0x65
 8006d28:	d800      	bhi.n	8006d2c <_printf_float+0x220>
 8006d2a:	e0e1      	b.n	8006ef0 <_printf_float+0x3e4>
 8006d2c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8006d2e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006d30:	2200      	movs	r2, #0
 8006d32:	2300      	movs	r3, #0
 8006d34:	f7f9 fb8a 	bl	800044c <__aeabi_dcmpeq>
 8006d38:	2800      	cmp	r0, #0
 8006d3a:	d031      	beq.n	8006da0 <_printf_float+0x294>
 8006d3c:	2301      	movs	r3, #1
 8006d3e:	0038      	movs	r0, r7
 8006d40:	4a34      	ldr	r2, [pc, #208]	; (8006e14 <_printf_float+0x308>)
 8006d42:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d44:	47b0      	blx	r6
 8006d46:	1c43      	adds	r3, r0, #1
 8006d48:	d100      	bne.n	8006d4c <_printf_float+0x240>
 8006d4a:	e73d      	b.n	8006bc8 <_printf_float+0xbc>
 8006d4c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006d4e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006d50:	4293      	cmp	r3, r2
 8006d52:	db02      	blt.n	8006d5a <_printf_float+0x24e>
 8006d54:	6823      	ldr	r3, [r4, #0]
 8006d56:	07db      	lsls	r3, r3, #31
 8006d58:	d50c      	bpl.n	8006d74 <_printf_float+0x268>
 8006d5a:	0038      	movs	r0, r7
 8006d5c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d5e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006d60:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d62:	47b0      	blx	r6
 8006d64:	2500      	movs	r5, #0
 8006d66:	1c43      	adds	r3, r0, #1
 8006d68:	d100      	bne.n	8006d6c <_printf_float+0x260>
 8006d6a:	e72d      	b.n	8006bc8 <_printf_float+0xbc>
 8006d6c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006d6e:	3b01      	subs	r3, #1
 8006d70:	42ab      	cmp	r3, r5
 8006d72:	dc0a      	bgt.n	8006d8a <_printf_float+0x27e>
 8006d74:	6823      	ldr	r3, [r4, #0]
 8006d76:	079b      	lsls	r3, r3, #30
 8006d78:	d500      	bpl.n	8006d7c <_printf_float+0x270>
 8006d7a:	e106      	b.n	8006f8a <_printf_float+0x47e>
 8006d7c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006d7e:	68e0      	ldr	r0, [r4, #12]
 8006d80:	4298      	cmp	r0, r3
 8006d82:	db00      	blt.n	8006d86 <_printf_float+0x27a>
 8006d84:	e722      	b.n	8006bcc <_printf_float+0xc0>
 8006d86:	0018      	movs	r0, r3
 8006d88:	e720      	b.n	8006bcc <_printf_float+0xc0>
 8006d8a:	0022      	movs	r2, r4
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	0038      	movs	r0, r7
 8006d90:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d92:	321a      	adds	r2, #26
 8006d94:	47b0      	blx	r6
 8006d96:	1c43      	adds	r3, r0, #1
 8006d98:	d100      	bne.n	8006d9c <_printf_float+0x290>
 8006d9a:	e715      	b.n	8006bc8 <_printf_float+0xbc>
 8006d9c:	3501      	adds	r5, #1
 8006d9e:	e7e5      	b.n	8006d6c <_printf_float+0x260>
 8006da0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	dc38      	bgt.n	8006e18 <_printf_float+0x30c>
 8006da6:	2301      	movs	r3, #1
 8006da8:	0038      	movs	r0, r7
 8006daa:	4a1a      	ldr	r2, [pc, #104]	; (8006e14 <_printf_float+0x308>)
 8006dac:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006dae:	47b0      	blx	r6
 8006db0:	1c43      	adds	r3, r0, #1
 8006db2:	d100      	bne.n	8006db6 <_printf_float+0x2aa>
 8006db4:	e708      	b.n	8006bc8 <_printf_float+0xbc>
 8006db6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006db8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006dba:	4313      	orrs	r3, r2
 8006dbc:	d102      	bne.n	8006dc4 <_printf_float+0x2b8>
 8006dbe:	6823      	ldr	r3, [r4, #0]
 8006dc0:	07db      	lsls	r3, r3, #31
 8006dc2:	d5d7      	bpl.n	8006d74 <_printf_float+0x268>
 8006dc4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006dc6:	0038      	movs	r0, r7
 8006dc8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006dca:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006dcc:	47b0      	blx	r6
 8006dce:	1c43      	adds	r3, r0, #1
 8006dd0:	d100      	bne.n	8006dd4 <_printf_float+0x2c8>
 8006dd2:	e6f9      	b.n	8006bc8 <_printf_float+0xbc>
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	930a      	str	r3, [sp, #40]	; 0x28
 8006dd8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006dda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ddc:	425b      	negs	r3, r3
 8006dde:	4293      	cmp	r3, r2
 8006de0:	dc01      	bgt.n	8006de6 <_printf_float+0x2da>
 8006de2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006de4:	e797      	b.n	8006d16 <_printf_float+0x20a>
 8006de6:	0022      	movs	r2, r4
 8006de8:	2301      	movs	r3, #1
 8006dea:	0038      	movs	r0, r7
 8006dec:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006dee:	321a      	adds	r2, #26
 8006df0:	47b0      	blx	r6
 8006df2:	1c43      	adds	r3, r0, #1
 8006df4:	d100      	bne.n	8006df8 <_printf_float+0x2ec>
 8006df6:	e6e7      	b.n	8006bc8 <_printf_float+0xbc>
 8006df8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006dfa:	3301      	adds	r3, #1
 8006dfc:	e7eb      	b.n	8006dd6 <_printf_float+0x2ca>
 8006dfe:	46c0      	nop			; (mov r8, r8)
 8006e00:	7fefffff 	.word	0x7fefffff
 8006e04:	08009adc 	.word	0x08009adc
 8006e08:	08009ae0 	.word	0x08009ae0
 8006e0c:	08009ae4 	.word	0x08009ae4
 8006e10:	08009ae8 	.word	0x08009ae8
 8006e14:	08009aec 	.word	0x08009aec
 8006e18:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006e1a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006e1c:	920a      	str	r2, [sp, #40]	; 0x28
 8006e1e:	429a      	cmp	r2, r3
 8006e20:	dd00      	ble.n	8006e24 <_printf_float+0x318>
 8006e22:	930a      	str	r3, [sp, #40]	; 0x28
 8006e24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	dc3c      	bgt.n	8006ea4 <_printf_float+0x398>
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	930d      	str	r3, [sp, #52]	; 0x34
 8006e2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e30:	43db      	mvns	r3, r3
 8006e32:	17db      	asrs	r3, r3, #31
 8006e34:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e36:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006e38:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006e3a:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e3e:	4013      	ands	r3, r2
 8006e40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006e42:	1ad3      	subs	r3, r2, r3
 8006e44:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006e46:	4293      	cmp	r3, r2
 8006e48:	dc34      	bgt.n	8006eb4 <_printf_float+0x3a8>
 8006e4a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006e4c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	db3d      	blt.n	8006ece <_printf_float+0x3c2>
 8006e52:	6823      	ldr	r3, [r4, #0]
 8006e54:	07db      	lsls	r3, r3, #31
 8006e56:	d43a      	bmi.n	8006ece <_printf_float+0x3c2>
 8006e58:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006e5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e5c:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006e5e:	1ad3      	subs	r3, r2, r3
 8006e60:	1a52      	subs	r2, r2, r1
 8006e62:	920a      	str	r2, [sp, #40]	; 0x28
 8006e64:	429a      	cmp	r2, r3
 8006e66:	dd00      	ble.n	8006e6a <_printf_float+0x35e>
 8006e68:	930a      	str	r3, [sp, #40]	; 0x28
 8006e6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	dc36      	bgt.n	8006ede <_printf_float+0x3d2>
 8006e70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e72:	2500      	movs	r5, #0
 8006e74:	43db      	mvns	r3, r3
 8006e76:	17db      	asrs	r3, r3, #31
 8006e78:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e7a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006e7c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006e7e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006e80:	1a9b      	subs	r3, r3, r2
 8006e82:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e84:	400a      	ands	r2, r1
 8006e86:	1a9b      	subs	r3, r3, r2
 8006e88:	42ab      	cmp	r3, r5
 8006e8a:	dc00      	bgt.n	8006e8e <_printf_float+0x382>
 8006e8c:	e772      	b.n	8006d74 <_printf_float+0x268>
 8006e8e:	0022      	movs	r2, r4
 8006e90:	2301      	movs	r3, #1
 8006e92:	0038      	movs	r0, r7
 8006e94:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006e96:	321a      	adds	r2, #26
 8006e98:	47b0      	blx	r6
 8006e9a:	1c43      	adds	r3, r0, #1
 8006e9c:	d100      	bne.n	8006ea0 <_printf_float+0x394>
 8006e9e:	e693      	b.n	8006bc8 <_printf_float+0xbc>
 8006ea0:	3501      	adds	r5, #1
 8006ea2:	e7ea      	b.n	8006e7a <_printf_float+0x36e>
 8006ea4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ea6:	002a      	movs	r2, r5
 8006ea8:	0038      	movs	r0, r7
 8006eaa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006eac:	47b0      	blx	r6
 8006eae:	1c43      	adds	r3, r0, #1
 8006eb0:	d1bb      	bne.n	8006e2a <_printf_float+0x31e>
 8006eb2:	e689      	b.n	8006bc8 <_printf_float+0xbc>
 8006eb4:	0022      	movs	r2, r4
 8006eb6:	2301      	movs	r3, #1
 8006eb8:	0038      	movs	r0, r7
 8006eba:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ebc:	321a      	adds	r2, #26
 8006ebe:	47b0      	blx	r6
 8006ec0:	1c43      	adds	r3, r0, #1
 8006ec2:	d100      	bne.n	8006ec6 <_printf_float+0x3ba>
 8006ec4:	e680      	b.n	8006bc8 <_printf_float+0xbc>
 8006ec6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006ec8:	3301      	adds	r3, #1
 8006eca:	930d      	str	r3, [sp, #52]	; 0x34
 8006ecc:	e7b3      	b.n	8006e36 <_printf_float+0x32a>
 8006ece:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ed0:	0038      	movs	r0, r7
 8006ed2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006ed4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ed6:	47b0      	blx	r6
 8006ed8:	1c43      	adds	r3, r0, #1
 8006eda:	d1bd      	bne.n	8006e58 <_printf_float+0x34c>
 8006edc:	e674      	b.n	8006bc8 <_printf_float+0xbc>
 8006ede:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ee0:	0038      	movs	r0, r7
 8006ee2:	18ea      	adds	r2, r5, r3
 8006ee4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ee6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ee8:	47b0      	blx	r6
 8006eea:	1c43      	adds	r3, r0, #1
 8006eec:	d1c0      	bne.n	8006e70 <_printf_float+0x364>
 8006eee:	e66b      	b.n	8006bc8 <_printf_float+0xbc>
 8006ef0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006ef2:	2b01      	cmp	r3, #1
 8006ef4:	dc02      	bgt.n	8006efc <_printf_float+0x3f0>
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	421a      	tst	r2, r3
 8006efa:	d034      	beq.n	8006f66 <_printf_float+0x45a>
 8006efc:	2301      	movs	r3, #1
 8006efe:	002a      	movs	r2, r5
 8006f00:	0038      	movs	r0, r7
 8006f02:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f04:	47b0      	blx	r6
 8006f06:	1c43      	adds	r3, r0, #1
 8006f08:	d100      	bne.n	8006f0c <_printf_float+0x400>
 8006f0a:	e65d      	b.n	8006bc8 <_printf_float+0xbc>
 8006f0c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f0e:	0038      	movs	r0, r7
 8006f10:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006f12:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f14:	47b0      	blx	r6
 8006f16:	1c43      	adds	r3, r0, #1
 8006f18:	d100      	bne.n	8006f1c <_printf_float+0x410>
 8006f1a:	e655      	b.n	8006bc8 <_printf_float+0xbc>
 8006f1c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8006f1e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006f20:	2200      	movs	r2, #0
 8006f22:	2300      	movs	r3, #0
 8006f24:	f7f9 fa92 	bl	800044c <__aeabi_dcmpeq>
 8006f28:	2800      	cmp	r0, #0
 8006f2a:	d11a      	bne.n	8006f62 <_printf_float+0x456>
 8006f2c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006f2e:	1c6a      	adds	r2, r5, #1
 8006f30:	3b01      	subs	r3, #1
 8006f32:	0038      	movs	r0, r7
 8006f34:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f36:	47b0      	blx	r6
 8006f38:	1c43      	adds	r3, r0, #1
 8006f3a:	d10e      	bne.n	8006f5a <_printf_float+0x44e>
 8006f3c:	e644      	b.n	8006bc8 <_printf_float+0xbc>
 8006f3e:	0022      	movs	r2, r4
 8006f40:	2301      	movs	r3, #1
 8006f42:	0038      	movs	r0, r7
 8006f44:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f46:	321a      	adds	r2, #26
 8006f48:	47b0      	blx	r6
 8006f4a:	1c43      	adds	r3, r0, #1
 8006f4c:	d100      	bne.n	8006f50 <_printf_float+0x444>
 8006f4e:	e63b      	b.n	8006bc8 <_printf_float+0xbc>
 8006f50:	3501      	adds	r5, #1
 8006f52:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006f54:	3b01      	subs	r3, #1
 8006f56:	42ab      	cmp	r3, r5
 8006f58:	dcf1      	bgt.n	8006f3e <_printf_float+0x432>
 8006f5a:	0022      	movs	r2, r4
 8006f5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f5e:	3250      	adds	r2, #80	; 0x50
 8006f60:	e6da      	b.n	8006d18 <_printf_float+0x20c>
 8006f62:	2500      	movs	r5, #0
 8006f64:	e7f5      	b.n	8006f52 <_printf_float+0x446>
 8006f66:	002a      	movs	r2, r5
 8006f68:	e7e3      	b.n	8006f32 <_printf_float+0x426>
 8006f6a:	0022      	movs	r2, r4
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	0038      	movs	r0, r7
 8006f70:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f72:	3219      	adds	r2, #25
 8006f74:	47b0      	blx	r6
 8006f76:	1c43      	adds	r3, r0, #1
 8006f78:	d100      	bne.n	8006f7c <_printf_float+0x470>
 8006f7a:	e625      	b.n	8006bc8 <_printf_float+0xbc>
 8006f7c:	3501      	adds	r5, #1
 8006f7e:	68e3      	ldr	r3, [r4, #12]
 8006f80:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006f82:	1a9b      	subs	r3, r3, r2
 8006f84:	42ab      	cmp	r3, r5
 8006f86:	dcf0      	bgt.n	8006f6a <_printf_float+0x45e>
 8006f88:	e6f8      	b.n	8006d7c <_printf_float+0x270>
 8006f8a:	2500      	movs	r5, #0
 8006f8c:	e7f7      	b.n	8006f7e <_printf_float+0x472>
 8006f8e:	46c0      	nop			; (mov r8, r8)

08006f90 <_printf_common>:
 8006f90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006f92:	0015      	movs	r5, r2
 8006f94:	9301      	str	r3, [sp, #4]
 8006f96:	688a      	ldr	r2, [r1, #8]
 8006f98:	690b      	ldr	r3, [r1, #16]
 8006f9a:	000c      	movs	r4, r1
 8006f9c:	9000      	str	r0, [sp, #0]
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	da00      	bge.n	8006fa4 <_printf_common+0x14>
 8006fa2:	0013      	movs	r3, r2
 8006fa4:	0022      	movs	r2, r4
 8006fa6:	602b      	str	r3, [r5, #0]
 8006fa8:	3243      	adds	r2, #67	; 0x43
 8006faa:	7812      	ldrb	r2, [r2, #0]
 8006fac:	2a00      	cmp	r2, #0
 8006fae:	d001      	beq.n	8006fb4 <_printf_common+0x24>
 8006fb0:	3301      	adds	r3, #1
 8006fb2:	602b      	str	r3, [r5, #0]
 8006fb4:	6823      	ldr	r3, [r4, #0]
 8006fb6:	069b      	lsls	r3, r3, #26
 8006fb8:	d502      	bpl.n	8006fc0 <_printf_common+0x30>
 8006fba:	682b      	ldr	r3, [r5, #0]
 8006fbc:	3302      	adds	r3, #2
 8006fbe:	602b      	str	r3, [r5, #0]
 8006fc0:	6822      	ldr	r2, [r4, #0]
 8006fc2:	2306      	movs	r3, #6
 8006fc4:	0017      	movs	r7, r2
 8006fc6:	401f      	ands	r7, r3
 8006fc8:	421a      	tst	r2, r3
 8006fca:	d027      	beq.n	800701c <_printf_common+0x8c>
 8006fcc:	0023      	movs	r3, r4
 8006fce:	3343      	adds	r3, #67	; 0x43
 8006fd0:	781b      	ldrb	r3, [r3, #0]
 8006fd2:	1e5a      	subs	r2, r3, #1
 8006fd4:	4193      	sbcs	r3, r2
 8006fd6:	6822      	ldr	r2, [r4, #0]
 8006fd8:	0692      	lsls	r2, r2, #26
 8006fda:	d430      	bmi.n	800703e <_printf_common+0xae>
 8006fdc:	0022      	movs	r2, r4
 8006fde:	9901      	ldr	r1, [sp, #4]
 8006fe0:	9800      	ldr	r0, [sp, #0]
 8006fe2:	9e08      	ldr	r6, [sp, #32]
 8006fe4:	3243      	adds	r2, #67	; 0x43
 8006fe6:	47b0      	blx	r6
 8006fe8:	1c43      	adds	r3, r0, #1
 8006fea:	d025      	beq.n	8007038 <_printf_common+0xa8>
 8006fec:	2306      	movs	r3, #6
 8006fee:	6820      	ldr	r0, [r4, #0]
 8006ff0:	682a      	ldr	r2, [r5, #0]
 8006ff2:	68e1      	ldr	r1, [r4, #12]
 8006ff4:	2500      	movs	r5, #0
 8006ff6:	4003      	ands	r3, r0
 8006ff8:	2b04      	cmp	r3, #4
 8006ffa:	d103      	bne.n	8007004 <_printf_common+0x74>
 8006ffc:	1a8d      	subs	r5, r1, r2
 8006ffe:	43eb      	mvns	r3, r5
 8007000:	17db      	asrs	r3, r3, #31
 8007002:	401d      	ands	r5, r3
 8007004:	68a3      	ldr	r3, [r4, #8]
 8007006:	6922      	ldr	r2, [r4, #16]
 8007008:	4293      	cmp	r3, r2
 800700a:	dd01      	ble.n	8007010 <_printf_common+0x80>
 800700c:	1a9b      	subs	r3, r3, r2
 800700e:	18ed      	adds	r5, r5, r3
 8007010:	2700      	movs	r7, #0
 8007012:	42bd      	cmp	r5, r7
 8007014:	d120      	bne.n	8007058 <_printf_common+0xc8>
 8007016:	2000      	movs	r0, #0
 8007018:	e010      	b.n	800703c <_printf_common+0xac>
 800701a:	3701      	adds	r7, #1
 800701c:	68e3      	ldr	r3, [r4, #12]
 800701e:	682a      	ldr	r2, [r5, #0]
 8007020:	1a9b      	subs	r3, r3, r2
 8007022:	42bb      	cmp	r3, r7
 8007024:	ddd2      	ble.n	8006fcc <_printf_common+0x3c>
 8007026:	0022      	movs	r2, r4
 8007028:	2301      	movs	r3, #1
 800702a:	9901      	ldr	r1, [sp, #4]
 800702c:	9800      	ldr	r0, [sp, #0]
 800702e:	9e08      	ldr	r6, [sp, #32]
 8007030:	3219      	adds	r2, #25
 8007032:	47b0      	blx	r6
 8007034:	1c43      	adds	r3, r0, #1
 8007036:	d1f0      	bne.n	800701a <_printf_common+0x8a>
 8007038:	2001      	movs	r0, #1
 800703a:	4240      	negs	r0, r0
 800703c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800703e:	2030      	movs	r0, #48	; 0x30
 8007040:	18e1      	adds	r1, r4, r3
 8007042:	3143      	adds	r1, #67	; 0x43
 8007044:	7008      	strb	r0, [r1, #0]
 8007046:	0021      	movs	r1, r4
 8007048:	1c5a      	adds	r2, r3, #1
 800704a:	3145      	adds	r1, #69	; 0x45
 800704c:	7809      	ldrb	r1, [r1, #0]
 800704e:	18a2      	adds	r2, r4, r2
 8007050:	3243      	adds	r2, #67	; 0x43
 8007052:	3302      	adds	r3, #2
 8007054:	7011      	strb	r1, [r2, #0]
 8007056:	e7c1      	b.n	8006fdc <_printf_common+0x4c>
 8007058:	0022      	movs	r2, r4
 800705a:	2301      	movs	r3, #1
 800705c:	9901      	ldr	r1, [sp, #4]
 800705e:	9800      	ldr	r0, [sp, #0]
 8007060:	9e08      	ldr	r6, [sp, #32]
 8007062:	321a      	adds	r2, #26
 8007064:	47b0      	blx	r6
 8007066:	1c43      	adds	r3, r0, #1
 8007068:	d0e6      	beq.n	8007038 <_printf_common+0xa8>
 800706a:	3701      	adds	r7, #1
 800706c:	e7d1      	b.n	8007012 <_printf_common+0x82>
	...

08007070 <_printf_i>:
 8007070:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007072:	b08b      	sub	sp, #44	; 0x2c
 8007074:	9206      	str	r2, [sp, #24]
 8007076:	000a      	movs	r2, r1
 8007078:	3243      	adds	r2, #67	; 0x43
 800707a:	9307      	str	r3, [sp, #28]
 800707c:	9005      	str	r0, [sp, #20]
 800707e:	9204      	str	r2, [sp, #16]
 8007080:	7e0a      	ldrb	r2, [r1, #24]
 8007082:	000c      	movs	r4, r1
 8007084:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007086:	2a78      	cmp	r2, #120	; 0x78
 8007088:	d807      	bhi.n	800709a <_printf_i+0x2a>
 800708a:	2a62      	cmp	r2, #98	; 0x62
 800708c:	d809      	bhi.n	80070a2 <_printf_i+0x32>
 800708e:	2a00      	cmp	r2, #0
 8007090:	d100      	bne.n	8007094 <_printf_i+0x24>
 8007092:	e0c1      	b.n	8007218 <_printf_i+0x1a8>
 8007094:	2a58      	cmp	r2, #88	; 0x58
 8007096:	d100      	bne.n	800709a <_printf_i+0x2a>
 8007098:	e08c      	b.n	80071b4 <_printf_i+0x144>
 800709a:	0026      	movs	r6, r4
 800709c:	3642      	adds	r6, #66	; 0x42
 800709e:	7032      	strb	r2, [r6, #0]
 80070a0:	e022      	b.n	80070e8 <_printf_i+0x78>
 80070a2:	0010      	movs	r0, r2
 80070a4:	3863      	subs	r0, #99	; 0x63
 80070a6:	2815      	cmp	r0, #21
 80070a8:	d8f7      	bhi.n	800709a <_printf_i+0x2a>
 80070aa:	f7f9 f83f 	bl	800012c <__gnu_thumb1_case_shi>
 80070ae:	0016      	.short	0x0016
 80070b0:	fff6001f 	.word	0xfff6001f
 80070b4:	fff6fff6 	.word	0xfff6fff6
 80070b8:	001ffff6 	.word	0x001ffff6
 80070bc:	fff6fff6 	.word	0xfff6fff6
 80070c0:	fff6fff6 	.word	0xfff6fff6
 80070c4:	003600a8 	.word	0x003600a8
 80070c8:	fff6009a 	.word	0xfff6009a
 80070cc:	00b9fff6 	.word	0x00b9fff6
 80070d0:	0036fff6 	.word	0x0036fff6
 80070d4:	fff6fff6 	.word	0xfff6fff6
 80070d8:	009e      	.short	0x009e
 80070da:	0026      	movs	r6, r4
 80070dc:	681a      	ldr	r2, [r3, #0]
 80070de:	3642      	adds	r6, #66	; 0x42
 80070e0:	1d11      	adds	r1, r2, #4
 80070e2:	6019      	str	r1, [r3, #0]
 80070e4:	6813      	ldr	r3, [r2, #0]
 80070e6:	7033      	strb	r3, [r6, #0]
 80070e8:	2301      	movs	r3, #1
 80070ea:	e0a7      	b.n	800723c <_printf_i+0x1cc>
 80070ec:	6808      	ldr	r0, [r1, #0]
 80070ee:	6819      	ldr	r1, [r3, #0]
 80070f0:	1d0a      	adds	r2, r1, #4
 80070f2:	0605      	lsls	r5, r0, #24
 80070f4:	d50b      	bpl.n	800710e <_printf_i+0x9e>
 80070f6:	680d      	ldr	r5, [r1, #0]
 80070f8:	601a      	str	r2, [r3, #0]
 80070fa:	2d00      	cmp	r5, #0
 80070fc:	da03      	bge.n	8007106 <_printf_i+0x96>
 80070fe:	232d      	movs	r3, #45	; 0x2d
 8007100:	9a04      	ldr	r2, [sp, #16]
 8007102:	426d      	negs	r5, r5
 8007104:	7013      	strb	r3, [r2, #0]
 8007106:	4b61      	ldr	r3, [pc, #388]	; (800728c <_printf_i+0x21c>)
 8007108:	270a      	movs	r7, #10
 800710a:	9303      	str	r3, [sp, #12]
 800710c:	e01b      	b.n	8007146 <_printf_i+0xd6>
 800710e:	680d      	ldr	r5, [r1, #0]
 8007110:	601a      	str	r2, [r3, #0]
 8007112:	0641      	lsls	r1, r0, #25
 8007114:	d5f1      	bpl.n	80070fa <_printf_i+0x8a>
 8007116:	b22d      	sxth	r5, r5
 8007118:	e7ef      	b.n	80070fa <_printf_i+0x8a>
 800711a:	680d      	ldr	r5, [r1, #0]
 800711c:	6819      	ldr	r1, [r3, #0]
 800711e:	1d08      	adds	r0, r1, #4
 8007120:	6018      	str	r0, [r3, #0]
 8007122:	062e      	lsls	r6, r5, #24
 8007124:	d501      	bpl.n	800712a <_printf_i+0xba>
 8007126:	680d      	ldr	r5, [r1, #0]
 8007128:	e003      	b.n	8007132 <_printf_i+0xc2>
 800712a:	066d      	lsls	r5, r5, #25
 800712c:	d5fb      	bpl.n	8007126 <_printf_i+0xb6>
 800712e:	680d      	ldr	r5, [r1, #0]
 8007130:	b2ad      	uxth	r5, r5
 8007132:	4b56      	ldr	r3, [pc, #344]	; (800728c <_printf_i+0x21c>)
 8007134:	2708      	movs	r7, #8
 8007136:	9303      	str	r3, [sp, #12]
 8007138:	2a6f      	cmp	r2, #111	; 0x6f
 800713a:	d000      	beq.n	800713e <_printf_i+0xce>
 800713c:	3702      	adds	r7, #2
 800713e:	0023      	movs	r3, r4
 8007140:	2200      	movs	r2, #0
 8007142:	3343      	adds	r3, #67	; 0x43
 8007144:	701a      	strb	r2, [r3, #0]
 8007146:	6863      	ldr	r3, [r4, #4]
 8007148:	60a3      	str	r3, [r4, #8]
 800714a:	2b00      	cmp	r3, #0
 800714c:	db03      	blt.n	8007156 <_printf_i+0xe6>
 800714e:	2204      	movs	r2, #4
 8007150:	6821      	ldr	r1, [r4, #0]
 8007152:	4391      	bics	r1, r2
 8007154:	6021      	str	r1, [r4, #0]
 8007156:	2d00      	cmp	r5, #0
 8007158:	d102      	bne.n	8007160 <_printf_i+0xf0>
 800715a:	9e04      	ldr	r6, [sp, #16]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d00c      	beq.n	800717a <_printf_i+0x10a>
 8007160:	9e04      	ldr	r6, [sp, #16]
 8007162:	0028      	movs	r0, r5
 8007164:	0039      	movs	r1, r7
 8007166:	f7f9 f871 	bl	800024c <__aeabi_uidivmod>
 800716a:	9b03      	ldr	r3, [sp, #12]
 800716c:	3e01      	subs	r6, #1
 800716e:	5c5b      	ldrb	r3, [r3, r1]
 8007170:	7033      	strb	r3, [r6, #0]
 8007172:	002b      	movs	r3, r5
 8007174:	0005      	movs	r5, r0
 8007176:	429f      	cmp	r7, r3
 8007178:	d9f3      	bls.n	8007162 <_printf_i+0xf2>
 800717a:	2f08      	cmp	r7, #8
 800717c:	d109      	bne.n	8007192 <_printf_i+0x122>
 800717e:	6823      	ldr	r3, [r4, #0]
 8007180:	07db      	lsls	r3, r3, #31
 8007182:	d506      	bpl.n	8007192 <_printf_i+0x122>
 8007184:	6863      	ldr	r3, [r4, #4]
 8007186:	6922      	ldr	r2, [r4, #16]
 8007188:	4293      	cmp	r3, r2
 800718a:	dc02      	bgt.n	8007192 <_printf_i+0x122>
 800718c:	2330      	movs	r3, #48	; 0x30
 800718e:	3e01      	subs	r6, #1
 8007190:	7033      	strb	r3, [r6, #0]
 8007192:	9b04      	ldr	r3, [sp, #16]
 8007194:	1b9b      	subs	r3, r3, r6
 8007196:	6123      	str	r3, [r4, #16]
 8007198:	9b07      	ldr	r3, [sp, #28]
 800719a:	0021      	movs	r1, r4
 800719c:	9300      	str	r3, [sp, #0]
 800719e:	9805      	ldr	r0, [sp, #20]
 80071a0:	9b06      	ldr	r3, [sp, #24]
 80071a2:	aa09      	add	r2, sp, #36	; 0x24
 80071a4:	f7ff fef4 	bl	8006f90 <_printf_common>
 80071a8:	1c43      	adds	r3, r0, #1
 80071aa:	d14c      	bne.n	8007246 <_printf_i+0x1d6>
 80071ac:	2001      	movs	r0, #1
 80071ae:	4240      	negs	r0, r0
 80071b0:	b00b      	add	sp, #44	; 0x2c
 80071b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071b4:	3145      	adds	r1, #69	; 0x45
 80071b6:	700a      	strb	r2, [r1, #0]
 80071b8:	4a34      	ldr	r2, [pc, #208]	; (800728c <_printf_i+0x21c>)
 80071ba:	9203      	str	r2, [sp, #12]
 80071bc:	681a      	ldr	r2, [r3, #0]
 80071be:	6821      	ldr	r1, [r4, #0]
 80071c0:	ca20      	ldmia	r2!, {r5}
 80071c2:	601a      	str	r2, [r3, #0]
 80071c4:	0608      	lsls	r0, r1, #24
 80071c6:	d516      	bpl.n	80071f6 <_printf_i+0x186>
 80071c8:	07cb      	lsls	r3, r1, #31
 80071ca:	d502      	bpl.n	80071d2 <_printf_i+0x162>
 80071cc:	2320      	movs	r3, #32
 80071ce:	4319      	orrs	r1, r3
 80071d0:	6021      	str	r1, [r4, #0]
 80071d2:	2710      	movs	r7, #16
 80071d4:	2d00      	cmp	r5, #0
 80071d6:	d1b2      	bne.n	800713e <_printf_i+0xce>
 80071d8:	2320      	movs	r3, #32
 80071da:	6822      	ldr	r2, [r4, #0]
 80071dc:	439a      	bics	r2, r3
 80071de:	6022      	str	r2, [r4, #0]
 80071e0:	e7ad      	b.n	800713e <_printf_i+0xce>
 80071e2:	2220      	movs	r2, #32
 80071e4:	6809      	ldr	r1, [r1, #0]
 80071e6:	430a      	orrs	r2, r1
 80071e8:	6022      	str	r2, [r4, #0]
 80071ea:	0022      	movs	r2, r4
 80071ec:	2178      	movs	r1, #120	; 0x78
 80071ee:	3245      	adds	r2, #69	; 0x45
 80071f0:	7011      	strb	r1, [r2, #0]
 80071f2:	4a27      	ldr	r2, [pc, #156]	; (8007290 <_printf_i+0x220>)
 80071f4:	e7e1      	b.n	80071ba <_printf_i+0x14a>
 80071f6:	0648      	lsls	r0, r1, #25
 80071f8:	d5e6      	bpl.n	80071c8 <_printf_i+0x158>
 80071fa:	b2ad      	uxth	r5, r5
 80071fc:	e7e4      	b.n	80071c8 <_printf_i+0x158>
 80071fe:	681a      	ldr	r2, [r3, #0]
 8007200:	680d      	ldr	r5, [r1, #0]
 8007202:	1d10      	adds	r0, r2, #4
 8007204:	6949      	ldr	r1, [r1, #20]
 8007206:	6018      	str	r0, [r3, #0]
 8007208:	6813      	ldr	r3, [r2, #0]
 800720a:	062e      	lsls	r6, r5, #24
 800720c:	d501      	bpl.n	8007212 <_printf_i+0x1a2>
 800720e:	6019      	str	r1, [r3, #0]
 8007210:	e002      	b.n	8007218 <_printf_i+0x1a8>
 8007212:	066d      	lsls	r5, r5, #25
 8007214:	d5fb      	bpl.n	800720e <_printf_i+0x19e>
 8007216:	8019      	strh	r1, [r3, #0]
 8007218:	2300      	movs	r3, #0
 800721a:	9e04      	ldr	r6, [sp, #16]
 800721c:	6123      	str	r3, [r4, #16]
 800721e:	e7bb      	b.n	8007198 <_printf_i+0x128>
 8007220:	681a      	ldr	r2, [r3, #0]
 8007222:	1d11      	adds	r1, r2, #4
 8007224:	6019      	str	r1, [r3, #0]
 8007226:	6816      	ldr	r6, [r2, #0]
 8007228:	2100      	movs	r1, #0
 800722a:	0030      	movs	r0, r6
 800722c:	6862      	ldr	r2, [r4, #4]
 800722e:	f000 ff05 	bl	800803c <memchr>
 8007232:	2800      	cmp	r0, #0
 8007234:	d001      	beq.n	800723a <_printf_i+0x1ca>
 8007236:	1b80      	subs	r0, r0, r6
 8007238:	6060      	str	r0, [r4, #4]
 800723a:	6863      	ldr	r3, [r4, #4]
 800723c:	6123      	str	r3, [r4, #16]
 800723e:	2300      	movs	r3, #0
 8007240:	9a04      	ldr	r2, [sp, #16]
 8007242:	7013      	strb	r3, [r2, #0]
 8007244:	e7a8      	b.n	8007198 <_printf_i+0x128>
 8007246:	6923      	ldr	r3, [r4, #16]
 8007248:	0032      	movs	r2, r6
 800724a:	9906      	ldr	r1, [sp, #24]
 800724c:	9805      	ldr	r0, [sp, #20]
 800724e:	9d07      	ldr	r5, [sp, #28]
 8007250:	47a8      	blx	r5
 8007252:	1c43      	adds	r3, r0, #1
 8007254:	d0aa      	beq.n	80071ac <_printf_i+0x13c>
 8007256:	6823      	ldr	r3, [r4, #0]
 8007258:	079b      	lsls	r3, r3, #30
 800725a:	d415      	bmi.n	8007288 <_printf_i+0x218>
 800725c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800725e:	68e0      	ldr	r0, [r4, #12]
 8007260:	4298      	cmp	r0, r3
 8007262:	daa5      	bge.n	80071b0 <_printf_i+0x140>
 8007264:	0018      	movs	r0, r3
 8007266:	e7a3      	b.n	80071b0 <_printf_i+0x140>
 8007268:	0022      	movs	r2, r4
 800726a:	2301      	movs	r3, #1
 800726c:	9906      	ldr	r1, [sp, #24]
 800726e:	9805      	ldr	r0, [sp, #20]
 8007270:	9e07      	ldr	r6, [sp, #28]
 8007272:	3219      	adds	r2, #25
 8007274:	47b0      	blx	r6
 8007276:	1c43      	adds	r3, r0, #1
 8007278:	d098      	beq.n	80071ac <_printf_i+0x13c>
 800727a:	3501      	adds	r5, #1
 800727c:	68e3      	ldr	r3, [r4, #12]
 800727e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007280:	1a9b      	subs	r3, r3, r2
 8007282:	42ab      	cmp	r3, r5
 8007284:	dcf0      	bgt.n	8007268 <_printf_i+0x1f8>
 8007286:	e7e9      	b.n	800725c <_printf_i+0x1ec>
 8007288:	2500      	movs	r5, #0
 800728a:	e7f7      	b.n	800727c <_printf_i+0x20c>
 800728c:	08009aee 	.word	0x08009aee
 8007290:	08009aff 	.word	0x08009aff

08007294 <siprintf>:
 8007294:	b40e      	push	{r1, r2, r3}
 8007296:	b500      	push	{lr}
 8007298:	490b      	ldr	r1, [pc, #44]	; (80072c8 <siprintf+0x34>)
 800729a:	b09c      	sub	sp, #112	; 0x70
 800729c:	ab1d      	add	r3, sp, #116	; 0x74
 800729e:	9002      	str	r0, [sp, #8]
 80072a0:	9006      	str	r0, [sp, #24]
 80072a2:	9107      	str	r1, [sp, #28]
 80072a4:	9104      	str	r1, [sp, #16]
 80072a6:	4809      	ldr	r0, [pc, #36]	; (80072cc <siprintf+0x38>)
 80072a8:	4909      	ldr	r1, [pc, #36]	; (80072d0 <siprintf+0x3c>)
 80072aa:	cb04      	ldmia	r3!, {r2}
 80072ac:	9105      	str	r1, [sp, #20]
 80072ae:	6800      	ldr	r0, [r0, #0]
 80072b0:	a902      	add	r1, sp, #8
 80072b2:	9301      	str	r3, [sp, #4]
 80072b4:	f001 fbe2 	bl	8008a7c <_svfiprintf_r>
 80072b8:	2300      	movs	r3, #0
 80072ba:	9a02      	ldr	r2, [sp, #8]
 80072bc:	7013      	strb	r3, [r2, #0]
 80072be:	b01c      	add	sp, #112	; 0x70
 80072c0:	bc08      	pop	{r3}
 80072c2:	b003      	add	sp, #12
 80072c4:	4718      	bx	r3
 80072c6:	46c0      	nop			; (mov r8, r8)
 80072c8:	7fffffff 	.word	0x7fffffff
 80072cc:	2000000c 	.word	0x2000000c
 80072d0:	ffff0208 	.word	0xffff0208

080072d4 <quorem>:
 80072d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072d6:	0006      	movs	r6, r0
 80072d8:	690b      	ldr	r3, [r1, #16]
 80072da:	6932      	ldr	r2, [r6, #16]
 80072dc:	b087      	sub	sp, #28
 80072de:	2000      	movs	r0, #0
 80072e0:	9103      	str	r1, [sp, #12]
 80072e2:	429a      	cmp	r2, r3
 80072e4:	db65      	blt.n	80073b2 <quorem+0xde>
 80072e6:	3b01      	subs	r3, #1
 80072e8:	009c      	lsls	r4, r3, #2
 80072ea:	9300      	str	r3, [sp, #0]
 80072ec:	000b      	movs	r3, r1
 80072ee:	3314      	adds	r3, #20
 80072f0:	9305      	str	r3, [sp, #20]
 80072f2:	191b      	adds	r3, r3, r4
 80072f4:	9304      	str	r3, [sp, #16]
 80072f6:	0033      	movs	r3, r6
 80072f8:	3314      	adds	r3, #20
 80072fa:	9302      	str	r3, [sp, #8]
 80072fc:	191c      	adds	r4, r3, r4
 80072fe:	9b04      	ldr	r3, [sp, #16]
 8007300:	6827      	ldr	r7, [r4, #0]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	0038      	movs	r0, r7
 8007306:	1c5d      	adds	r5, r3, #1
 8007308:	0029      	movs	r1, r5
 800730a:	9301      	str	r3, [sp, #4]
 800730c:	f7f8 ff18 	bl	8000140 <__udivsi3>
 8007310:	9001      	str	r0, [sp, #4]
 8007312:	42af      	cmp	r7, r5
 8007314:	d324      	bcc.n	8007360 <quorem+0x8c>
 8007316:	2500      	movs	r5, #0
 8007318:	46ac      	mov	ip, r5
 800731a:	9802      	ldr	r0, [sp, #8]
 800731c:	9f05      	ldr	r7, [sp, #20]
 800731e:	cf08      	ldmia	r7!, {r3}
 8007320:	9a01      	ldr	r2, [sp, #4]
 8007322:	b299      	uxth	r1, r3
 8007324:	4351      	muls	r1, r2
 8007326:	0c1b      	lsrs	r3, r3, #16
 8007328:	4353      	muls	r3, r2
 800732a:	1949      	adds	r1, r1, r5
 800732c:	0c0a      	lsrs	r2, r1, #16
 800732e:	189b      	adds	r3, r3, r2
 8007330:	6802      	ldr	r2, [r0, #0]
 8007332:	b289      	uxth	r1, r1
 8007334:	b292      	uxth	r2, r2
 8007336:	4462      	add	r2, ip
 8007338:	1a52      	subs	r2, r2, r1
 800733a:	6801      	ldr	r1, [r0, #0]
 800733c:	0c1d      	lsrs	r5, r3, #16
 800733e:	0c09      	lsrs	r1, r1, #16
 8007340:	b29b      	uxth	r3, r3
 8007342:	1acb      	subs	r3, r1, r3
 8007344:	1411      	asrs	r1, r2, #16
 8007346:	185b      	adds	r3, r3, r1
 8007348:	1419      	asrs	r1, r3, #16
 800734a:	b292      	uxth	r2, r2
 800734c:	041b      	lsls	r3, r3, #16
 800734e:	431a      	orrs	r2, r3
 8007350:	9b04      	ldr	r3, [sp, #16]
 8007352:	468c      	mov	ip, r1
 8007354:	c004      	stmia	r0!, {r2}
 8007356:	42bb      	cmp	r3, r7
 8007358:	d2e1      	bcs.n	800731e <quorem+0x4a>
 800735a:	6823      	ldr	r3, [r4, #0]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d030      	beq.n	80073c2 <quorem+0xee>
 8007360:	0030      	movs	r0, r6
 8007362:	9903      	ldr	r1, [sp, #12]
 8007364:	f001 f902 	bl	800856c <__mcmp>
 8007368:	2800      	cmp	r0, #0
 800736a:	db21      	blt.n	80073b0 <quorem+0xdc>
 800736c:	0030      	movs	r0, r6
 800736e:	2400      	movs	r4, #0
 8007370:	9b01      	ldr	r3, [sp, #4]
 8007372:	9903      	ldr	r1, [sp, #12]
 8007374:	3301      	adds	r3, #1
 8007376:	9301      	str	r3, [sp, #4]
 8007378:	3014      	adds	r0, #20
 800737a:	3114      	adds	r1, #20
 800737c:	6803      	ldr	r3, [r0, #0]
 800737e:	c920      	ldmia	r1!, {r5}
 8007380:	b29a      	uxth	r2, r3
 8007382:	1914      	adds	r4, r2, r4
 8007384:	b2aa      	uxth	r2, r5
 8007386:	1aa2      	subs	r2, r4, r2
 8007388:	0c1b      	lsrs	r3, r3, #16
 800738a:	0c2d      	lsrs	r5, r5, #16
 800738c:	1414      	asrs	r4, r2, #16
 800738e:	1b5b      	subs	r3, r3, r5
 8007390:	191b      	adds	r3, r3, r4
 8007392:	141c      	asrs	r4, r3, #16
 8007394:	b292      	uxth	r2, r2
 8007396:	041b      	lsls	r3, r3, #16
 8007398:	4313      	orrs	r3, r2
 800739a:	c008      	stmia	r0!, {r3}
 800739c:	9b04      	ldr	r3, [sp, #16]
 800739e:	428b      	cmp	r3, r1
 80073a0:	d2ec      	bcs.n	800737c <quorem+0xa8>
 80073a2:	9b00      	ldr	r3, [sp, #0]
 80073a4:	9a02      	ldr	r2, [sp, #8]
 80073a6:	009b      	lsls	r3, r3, #2
 80073a8:	18d3      	adds	r3, r2, r3
 80073aa:	681a      	ldr	r2, [r3, #0]
 80073ac:	2a00      	cmp	r2, #0
 80073ae:	d015      	beq.n	80073dc <quorem+0x108>
 80073b0:	9801      	ldr	r0, [sp, #4]
 80073b2:	b007      	add	sp, #28
 80073b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073b6:	6823      	ldr	r3, [r4, #0]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d106      	bne.n	80073ca <quorem+0xf6>
 80073bc:	9b00      	ldr	r3, [sp, #0]
 80073be:	3b01      	subs	r3, #1
 80073c0:	9300      	str	r3, [sp, #0]
 80073c2:	9b02      	ldr	r3, [sp, #8]
 80073c4:	3c04      	subs	r4, #4
 80073c6:	42a3      	cmp	r3, r4
 80073c8:	d3f5      	bcc.n	80073b6 <quorem+0xe2>
 80073ca:	9b00      	ldr	r3, [sp, #0]
 80073cc:	6133      	str	r3, [r6, #16]
 80073ce:	e7c7      	b.n	8007360 <quorem+0x8c>
 80073d0:	681a      	ldr	r2, [r3, #0]
 80073d2:	2a00      	cmp	r2, #0
 80073d4:	d106      	bne.n	80073e4 <quorem+0x110>
 80073d6:	9a00      	ldr	r2, [sp, #0]
 80073d8:	3a01      	subs	r2, #1
 80073da:	9200      	str	r2, [sp, #0]
 80073dc:	9a02      	ldr	r2, [sp, #8]
 80073de:	3b04      	subs	r3, #4
 80073e0:	429a      	cmp	r2, r3
 80073e2:	d3f5      	bcc.n	80073d0 <quorem+0xfc>
 80073e4:	9b00      	ldr	r3, [sp, #0]
 80073e6:	6133      	str	r3, [r6, #16]
 80073e8:	e7e2      	b.n	80073b0 <quorem+0xdc>
	...

080073ec <_dtoa_r>:
 80073ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80073ee:	b09d      	sub	sp, #116	; 0x74
 80073f0:	9202      	str	r2, [sp, #8]
 80073f2:	9303      	str	r3, [sp, #12]
 80073f4:	9b02      	ldr	r3, [sp, #8]
 80073f6:	9c03      	ldr	r4, [sp, #12]
 80073f8:	9308      	str	r3, [sp, #32]
 80073fa:	9409      	str	r4, [sp, #36]	; 0x24
 80073fc:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80073fe:	0007      	movs	r7, r0
 8007400:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8007402:	2c00      	cmp	r4, #0
 8007404:	d10e      	bne.n	8007424 <_dtoa_r+0x38>
 8007406:	2010      	movs	r0, #16
 8007408:	f000 fe0e 	bl	8008028 <malloc>
 800740c:	1e02      	subs	r2, r0, #0
 800740e:	6278      	str	r0, [r7, #36]	; 0x24
 8007410:	d104      	bne.n	800741c <_dtoa_r+0x30>
 8007412:	21ea      	movs	r1, #234	; 0xea
 8007414:	4bc7      	ldr	r3, [pc, #796]	; (8007734 <_dtoa_r+0x348>)
 8007416:	48c8      	ldr	r0, [pc, #800]	; (8007738 <_dtoa_r+0x34c>)
 8007418:	f001 fc42 	bl	8008ca0 <__assert_func>
 800741c:	6044      	str	r4, [r0, #4]
 800741e:	6084      	str	r4, [r0, #8]
 8007420:	6004      	str	r4, [r0, #0]
 8007422:	60c4      	str	r4, [r0, #12]
 8007424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007426:	6819      	ldr	r1, [r3, #0]
 8007428:	2900      	cmp	r1, #0
 800742a:	d00a      	beq.n	8007442 <_dtoa_r+0x56>
 800742c:	685a      	ldr	r2, [r3, #4]
 800742e:	2301      	movs	r3, #1
 8007430:	4093      	lsls	r3, r2
 8007432:	604a      	str	r2, [r1, #4]
 8007434:	608b      	str	r3, [r1, #8]
 8007436:	0038      	movs	r0, r7
 8007438:	f000 fe58 	bl	80080ec <_Bfree>
 800743c:	2200      	movs	r2, #0
 800743e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007440:	601a      	str	r2, [r3, #0]
 8007442:	9b03      	ldr	r3, [sp, #12]
 8007444:	2b00      	cmp	r3, #0
 8007446:	da20      	bge.n	800748a <_dtoa_r+0x9e>
 8007448:	2301      	movs	r3, #1
 800744a:	602b      	str	r3, [r5, #0]
 800744c:	9b03      	ldr	r3, [sp, #12]
 800744e:	005b      	lsls	r3, r3, #1
 8007450:	085b      	lsrs	r3, r3, #1
 8007452:	9309      	str	r3, [sp, #36]	; 0x24
 8007454:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007456:	4bb9      	ldr	r3, [pc, #740]	; (800773c <_dtoa_r+0x350>)
 8007458:	4ab8      	ldr	r2, [pc, #736]	; (800773c <_dtoa_r+0x350>)
 800745a:	402b      	ands	r3, r5
 800745c:	4293      	cmp	r3, r2
 800745e:	d117      	bne.n	8007490 <_dtoa_r+0xa4>
 8007460:	4bb7      	ldr	r3, [pc, #732]	; (8007740 <_dtoa_r+0x354>)
 8007462:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007464:	0328      	lsls	r0, r5, #12
 8007466:	6013      	str	r3, [r2, #0]
 8007468:	9b02      	ldr	r3, [sp, #8]
 800746a:	0b00      	lsrs	r0, r0, #12
 800746c:	4318      	orrs	r0, r3
 800746e:	d101      	bne.n	8007474 <_dtoa_r+0x88>
 8007470:	f000 fdbf 	bl	8007ff2 <_dtoa_r+0xc06>
 8007474:	48b3      	ldr	r0, [pc, #716]	; (8007744 <_dtoa_r+0x358>)
 8007476:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007478:	9006      	str	r0, [sp, #24]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d002      	beq.n	8007484 <_dtoa_r+0x98>
 800747e:	4bb2      	ldr	r3, [pc, #712]	; (8007748 <_dtoa_r+0x35c>)
 8007480:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007482:	6013      	str	r3, [r2, #0]
 8007484:	9806      	ldr	r0, [sp, #24]
 8007486:	b01d      	add	sp, #116	; 0x74
 8007488:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800748a:	2300      	movs	r3, #0
 800748c:	602b      	str	r3, [r5, #0]
 800748e:	e7e1      	b.n	8007454 <_dtoa_r+0x68>
 8007490:	9b08      	ldr	r3, [sp, #32]
 8007492:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8007494:	9312      	str	r3, [sp, #72]	; 0x48
 8007496:	9413      	str	r4, [sp, #76]	; 0x4c
 8007498:	9812      	ldr	r0, [sp, #72]	; 0x48
 800749a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800749c:	2200      	movs	r2, #0
 800749e:	2300      	movs	r3, #0
 80074a0:	f7f8 ffd4 	bl	800044c <__aeabi_dcmpeq>
 80074a4:	1e04      	subs	r4, r0, #0
 80074a6:	d009      	beq.n	80074bc <_dtoa_r+0xd0>
 80074a8:	2301      	movs	r3, #1
 80074aa:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80074ac:	6013      	str	r3, [r2, #0]
 80074ae:	4ba7      	ldr	r3, [pc, #668]	; (800774c <_dtoa_r+0x360>)
 80074b0:	9306      	str	r3, [sp, #24]
 80074b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d0e5      	beq.n	8007484 <_dtoa_r+0x98>
 80074b8:	4ba5      	ldr	r3, [pc, #660]	; (8007750 <_dtoa_r+0x364>)
 80074ba:	e7e1      	b.n	8007480 <_dtoa_r+0x94>
 80074bc:	ab1a      	add	r3, sp, #104	; 0x68
 80074be:	9301      	str	r3, [sp, #4]
 80074c0:	ab1b      	add	r3, sp, #108	; 0x6c
 80074c2:	9300      	str	r3, [sp, #0]
 80074c4:	0038      	movs	r0, r7
 80074c6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80074c8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80074ca:	f001 f903 	bl	80086d4 <__d2b>
 80074ce:	006e      	lsls	r6, r5, #1
 80074d0:	9005      	str	r0, [sp, #20]
 80074d2:	0d76      	lsrs	r6, r6, #21
 80074d4:	d100      	bne.n	80074d8 <_dtoa_r+0xec>
 80074d6:	e07c      	b.n	80075d2 <_dtoa_r+0x1e6>
 80074d8:	9812      	ldr	r0, [sp, #72]	; 0x48
 80074da:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80074dc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80074de:	4a9d      	ldr	r2, [pc, #628]	; (8007754 <_dtoa_r+0x368>)
 80074e0:	031b      	lsls	r3, r3, #12
 80074e2:	0b1b      	lsrs	r3, r3, #12
 80074e4:	431a      	orrs	r2, r3
 80074e6:	0011      	movs	r1, r2
 80074e8:	4b9b      	ldr	r3, [pc, #620]	; (8007758 <_dtoa_r+0x36c>)
 80074ea:	9418      	str	r4, [sp, #96]	; 0x60
 80074ec:	18f6      	adds	r6, r6, r3
 80074ee:	2200      	movs	r2, #0
 80074f0:	4b9a      	ldr	r3, [pc, #616]	; (800775c <_dtoa_r+0x370>)
 80074f2:	f7fb f98b 	bl	800280c <__aeabi_dsub>
 80074f6:	4a9a      	ldr	r2, [pc, #616]	; (8007760 <_dtoa_r+0x374>)
 80074f8:	4b9a      	ldr	r3, [pc, #616]	; (8007764 <_dtoa_r+0x378>)
 80074fa:	f7fa ff1b 	bl	8002334 <__aeabi_dmul>
 80074fe:	4a9a      	ldr	r2, [pc, #616]	; (8007768 <_dtoa_r+0x37c>)
 8007500:	4b9a      	ldr	r3, [pc, #616]	; (800776c <_dtoa_r+0x380>)
 8007502:	f7f9 ffd9 	bl	80014b8 <__aeabi_dadd>
 8007506:	0004      	movs	r4, r0
 8007508:	0030      	movs	r0, r6
 800750a:	000d      	movs	r5, r1
 800750c:	f7fb fd64 	bl	8002fd8 <__aeabi_i2d>
 8007510:	4a97      	ldr	r2, [pc, #604]	; (8007770 <_dtoa_r+0x384>)
 8007512:	4b98      	ldr	r3, [pc, #608]	; (8007774 <_dtoa_r+0x388>)
 8007514:	f7fa ff0e 	bl	8002334 <__aeabi_dmul>
 8007518:	0002      	movs	r2, r0
 800751a:	000b      	movs	r3, r1
 800751c:	0020      	movs	r0, r4
 800751e:	0029      	movs	r1, r5
 8007520:	f7f9 ffca 	bl	80014b8 <__aeabi_dadd>
 8007524:	0004      	movs	r4, r0
 8007526:	000d      	movs	r5, r1
 8007528:	f7fb fd20 	bl	8002f6c <__aeabi_d2iz>
 800752c:	2200      	movs	r2, #0
 800752e:	9002      	str	r0, [sp, #8]
 8007530:	2300      	movs	r3, #0
 8007532:	0020      	movs	r0, r4
 8007534:	0029      	movs	r1, r5
 8007536:	f7f8 ff8f 	bl	8000458 <__aeabi_dcmplt>
 800753a:	2800      	cmp	r0, #0
 800753c:	d00b      	beq.n	8007556 <_dtoa_r+0x16a>
 800753e:	9802      	ldr	r0, [sp, #8]
 8007540:	f7fb fd4a 	bl	8002fd8 <__aeabi_i2d>
 8007544:	002b      	movs	r3, r5
 8007546:	0022      	movs	r2, r4
 8007548:	f7f8 ff80 	bl	800044c <__aeabi_dcmpeq>
 800754c:	4243      	negs	r3, r0
 800754e:	4158      	adcs	r0, r3
 8007550:	9b02      	ldr	r3, [sp, #8]
 8007552:	1a1b      	subs	r3, r3, r0
 8007554:	9302      	str	r3, [sp, #8]
 8007556:	2301      	movs	r3, #1
 8007558:	9316      	str	r3, [sp, #88]	; 0x58
 800755a:	9b02      	ldr	r3, [sp, #8]
 800755c:	2b16      	cmp	r3, #22
 800755e:	d80f      	bhi.n	8007580 <_dtoa_r+0x194>
 8007560:	9812      	ldr	r0, [sp, #72]	; 0x48
 8007562:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8007564:	00da      	lsls	r2, r3, #3
 8007566:	4b84      	ldr	r3, [pc, #528]	; (8007778 <_dtoa_r+0x38c>)
 8007568:	189b      	adds	r3, r3, r2
 800756a:	681a      	ldr	r2, [r3, #0]
 800756c:	685b      	ldr	r3, [r3, #4]
 800756e:	f7f8 ff73 	bl	8000458 <__aeabi_dcmplt>
 8007572:	2800      	cmp	r0, #0
 8007574:	d049      	beq.n	800760a <_dtoa_r+0x21e>
 8007576:	9b02      	ldr	r3, [sp, #8]
 8007578:	3b01      	subs	r3, #1
 800757a:	9302      	str	r3, [sp, #8]
 800757c:	2300      	movs	r3, #0
 800757e:	9316      	str	r3, [sp, #88]	; 0x58
 8007580:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8007582:	1b9e      	subs	r6, r3, r6
 8007584:	2300      	movs	r3, #0
 8007586:	930a      	str	r3, [sp, #40]	; 0x28
 8007588:	0033      	movs	r3, r6
 800758a:	3b01      	subs	r3, #1
 800758c:	930d      	str	r3, [sp, #52]	; 0x34
 800758e:	d504      	bpl.n	800759a <_dtoa_r+0x1ae>
 8007590:	2301      	movs	r3, #1
 8007592:	1b9b      	subs	r3, r3, r6
 8007594:	930a      	str	r3, [sp, #40]	; 0x28
 8007596:	2300      	movs	r3, #0
 8007598:	930d      	str	r3, [sp, #52]	; 0x34
 800759a:	9b02      	ldr	r3, [sp, #8]
 800759c:	2b00      	cmp	r3, #0
 800759e:	db36      	blt.n	800760e <_dtoa_r+0x222>
 80075a0:	9a02      	ldr	r2, [sp, #8]
 80075a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80075a4:	4694      	mov	ip, r2
 80075a6:	4463      	add	r3, ip
 80075a8:	930d      	str	r3, [sp, #52]	; 0x34
 80075aa:	2300      	movs	r3, #0
 80075ac:	9215      	str	r2, [sp, #84]	; 0x54
 80075ae:	930e      	str	r3, [sp, #56]	; 0x38
 80075b0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80075b2:	2401      	movs	r4, #1
 80075b4:	2b09      	cmp	r3, #9
 80075b6:	d864      	bhi.n	8007682 <_dtoa_r+0x296>
 80075b8:	2b05      	cmp	r3, #5
 80075ba:	dd02      	ble.n	80075c2 <_dtoa_r+0x1d6>
 80075bc:	2400      	movs	r4, #0
 80075be:	3b04      	subs	r3, #4
 80075c0:	9322      	str	r3, [sp, #136]	; 0x88
 80075c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80075c4:	1e98      	subs	r0, r3, #2
 80075c6:	2803      	cmp	r0, #3
 80075c8:	d864      	bhi.n	8007694 <_dtoa_r+0x2a8>
 80075ca:	f7f8 fda5 	bl	8000118 <__gnu_thumb1_case_uqi>
 80075ce:	3829      	.short	0x3829
 80075d0:	5836      	.short	0x5836
 80075d2:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80075d4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80075d6:	189e      	adds	r6, r3, r2
 80075d8:	4b68      	ldr	r3, [pc, #416]	; (800777c <_dtoa_r+0x390>)
 80075da:	18f2      	adds	r2, r6, r3
 80075dc:	2a20      	cmp	r2, #32
 80075de:	dd0f      	ble.n	8007600 <_dtoa_r+0x214>
 80075e0:	2340      	movs	r3, #64	; 0x40
 80075e2:	1a9b      	subs	r3, r3, r2
 80075e4:	409d      	lsls	r5, r3
 80075e6:	4b66      	ldr	r3, [pc, #408]	; (8007780 <_dtoa_r+0x394>)
 80075e8:	9802      	ldr	r0, [sp, #8]
 80075ea:	18f3      	adds	r3, r6, r3
 80075ec:	40d8      	lsrs	r0, r3
 80075ee:	4328      	orrs	r0, r5
 80075f0:	f7fb fd22 	bl	8003038 <__aeabi_ui2d>
 80075f4:	2301      	movs	r3, #1
 80075f6:	4c63      	ldr	r4, [pc, #396]	; (8007784 <_dtoa_r+0x398>)
 80075f8:	3e01      	subs	r6, #1
 80075fa:	1909      	adds	r1, r1, r4
 80075fc:	9318      	str	r3, [sp, #96]	; 0x60
 80075fe:	e776      	b.n	80074ee <_dtoa_r+0x102>
 8007600:	2320      	movs	r3, #32
 8007602:	9802      	ldr	r0, [sp, #8]
 8007604:	1a9b      	subs	r3, r3, r2
 8007606:	4098      	lsls	r0, r3
 8007608:	e7f2      	b.n	80075f0 <_dtoa_r+0x204>
 800760a:	9016      	str	r0, [sp, #88]	; 0x58
 800760c:	e7b8      	b.n	8007580 <_dtoa_r+0x194>
 800760e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007610:	9a02      	ldr	r2, [sp, #8]
 8007612:	1a9b      	subs	r3, r3, r2
 8007614:	930a      	str	r3, [sp, #40]	; 0x28
 8007616:	4253      	negs	r3, r2
 8007618:	930e      	str	r3, [sp, #56]	; 0x38
 800761a:	2300      	movs	r3, #0
 800761c:	9315      	str	r3, [sp, #84]	; 0x54
 800761e:	e7c7      	b.n	80075b0 <_dtoa_r+0x1c4>
 8007620:	2300      	movs	r3, #0
 8007622:	930f      	str	r3, [sp, #60]	; 0x3c
 8007624:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007626:	930c      	str	r3, [sp, #48]	; 0x30
 8007628:	9307      	str	r3, [sp, #28]
 800762a:	2b00      	cmp	r3, #0
 800762c:	dc13      	bgt.n	8007656 <_dtoa_r+0x26a>
 800762e:	2301      	movs	r3, #1
 8007630:	001a      	movs	r2, r3
 8007632:	930c      	str	r3, [sp, #48]	; 0x30
 8007634:	9307      	str	r3, [sp, #28]
 8007636:	9223      	str	r2, [sp, #140]	; 0x8c
 8007638:	e00d      	b.n	8007656 <_dtoa_r+0x26a>
 800763a:	2301      	movs	r3, #1
 800763c:	e7f1      	b.n	8007622 <_dtoa_r+0x236>
 800763e:	2300      	movs	r3, #0
 8007640:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8007642:	930f      	str	r3, [sp, #60]	; 0x3c
 8007644:	4694      	mov	ip, r2
 8007646:	9b02      	ldr	r3, [sp, #8]
 8007648:	4463      	add	r3, ip
 800764a:	930c      	str	r3, [sp, #48]	; 0x30
 800764c:	3301      	adds	r3, #1
 800764e:	9307      	str	r3, [sp, #28]
 8007650:	2b00      	cmp	r3, #0
 8007652:	dc00      	bgt.n	8007656 <_dtoa_r+0x26a>
 8007654:	2301      	movs	r3, #1
 8007656:	2200      	movs	r2, #0
 8007658:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800765a:	6042      	str	r2, [r0, #4]
 800765c:	3204      	adds	r2, #4
 800765e:	0015      	movs	r5, r2
 8007660:	3514      	adds	r5, #20
 8007662:	6841      	ldr	r1, [r0, #4]
 8007664:	429d      	cmp	r5, r3
 8007666:	d919      	bls.n	800769c <_dtoa_r+0x2b0>
 8007668:	0038      	movs	r0, r7
 800766a:	f000 fcfb 	bl	8008064 <_Balloc>
 800766e:	9006      	str	r0, [sp, #24]
 8007670:	2800      	cmp	r0, #0
 8007672:	d117      	bne.n	80076a4 <_dtoa_r+0x2b8>
 8007674:	21d5      	movs	r1, #213	; 0xd5
 8007676:	0002      	movs	r2, r0
 8007678:	4b43      	ldr	r3, [pc, #268]	; (8007788 <_dtoa_r+0x39c>)
 800767a:	0049      	lsls	r1, r1, #1
 800767c:	e6cb      	b.n	8007416 <_dtoa_r+0x2a>
 800767e:	2301      	movs	r3, #1
 8007680:	e7de      	b.n	8007640 <_dtoa_r+0x254>
 8007682:	2300      	movs	r3, #0
 8007684:	940f      	str	r4, [sp, #60]	; 0x3c
 8007686:	9322      	str	r3, [sp, #136]	; 0x88
 8007688:	3b01      	subs	r3, #1
 800768a:	930c      	str	r3, [sp, #48]	; 0x30
 800768c:	9307      	str	r3, [sp, #28]
 800768e:	2200      	movs	r2, #0
 8007690:	3313      	adds	r3, #19
 8007692:	e7d0      	b.n	8007636 <_dtoa_r+0x24a>
 8007694:	2301      	movs	r3, #1
 8007696:	930f      	str	r3, [sp, #60]	; 0x3c
 8007698:	3b02      	subs	r3, #2
 800769a:	e7f6      	b.n	800768a <_dtoa_r+0x29e>
 800769c:	3101      	adds	r1, #1
 800769e:	6041      	str	r1, [r0, #4]
 80076a0:	0052      	lsls	r2, r2, #1
 80076a2:	e7dc      	b.n	800765e <_dtoa_r+0x272>
 80076a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076a6:	9a06      	ldr	r2, [sp, #24]
 80076a8:	601a      	str	r2, [r3, #0]
 80076aa:	9b07      	ldr	r3, [sp, #28]
 80076ac:	2b0e      	cmp	r3, #14
 80076ae:	d900      	bls.n	80076b2 <_dtoa_r+0x2c6>
 80076b0:	e0eb      	b.n	800788a <_dtoa_r+0x49e>
 80076b2:	2c00      	cmp	r4, #0
 80076b4:	d100      	bne.n	80076b8 <_dtoa_r+0x2cc>
 80076b6:	e0e8      	b.n	800788a <_dtoa_r+0x49e>
 80076b8:	9b02      	ldr	r3, [sp, #8]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	dd68      	ble.n	8007790 <_dtoa_r+0x3a4>
 80076be:	001a      	movs	r2, r3
 80076c0:	210f      	movs	r1, #15
 80076c2:	4b2d      	ldr	r3, [pc, #180]	; (8007778 <_dtoa_r+0x38c>)
 80076c4:	400a      	ands	r2, r1
 80076c6:	00d2      	lsls	r2, r2, #3
 80076c8:	189b      	adds	r3, r3, r2
 80076ca:	681d      	ldr	r5, [r3, #0]
 80076cc:	685e      	ldr	r6, [r3, #4]
 80076ce:	9b02      	ldr	r3, [sp, #8]
 80076d0:	111c      	asrs	r4, r3, #4
 80076d2:	2302      	movs	r3, #2
 80076d4:	9310      	str	r3, [sp, #64]	; 0x40
 80076d6:	9b02      	ldr	r3, [sp, #8]
 80076d8:	05db      	lsls	r3, r3, #23
 80076da:	d50b      	bpl.n	80076f4 <_dtoa_r+0x308>
 80076dc:	4b2b      	ldr	r3, [pc, #172]	; (800778c <_dtoa_r+0x3a0>)
 80076de:	400c      	ands	r4, r1
 80076e0:	6a1a      	ldr	r2, [r3, #32]
 80076e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076e4:	9812      	ldr	r0, [sp, #72]	; 0x48
 80076e6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80076e8:	f7fa fa22 	bl	8001b30 <__aeabi_ddiv>
 80076ec:	2303      	movs	r3, #3
 80076ee:	9008      	str	r0, [sp, #32]
 80076f0:	9109      	str	r1, [sp, #36]	; 0x24
 80076f2:	9310      	str	r3, [sp, #64]	; 0x40
 80076f4:	4b25      	ldr	r3, [pc, #148]	; (800778c <_dtoa_r+0x3a0>)
 80076f6:	9314      	str	r3, [sp, #80]	; 0x50
 80076f8:	2c00      	cmp	r4, #0
 80076fa:	d108      	bne.n	800770e <_dtoa_r+0x322>
 80076fc:	9808      	ldr	r0, [sp, #32]
 80076fe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007700:	002a      	movs	r2, r5
 8007702:	0033      	movs	r3, r6
 8007704:	f7fa fa14 	bl	8001b30 <__aeabi_ddiv>
 8007708:	9008      	str	r0, [sp, #32]
 800770a:	9109      	str	r1, [sp, #36]	; 0x24
 800770c:	e05c      	b.n	80077c8 <_dtoa_r+0x3dc>
 800770e:	2301      	movs	r3, #1
 8007710:	421c      	tst	r4, r3
 8007712:	d00b      	beq.n	800772c <_dtoa_r+0x340>
 8007714:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007716:	0028      	movs	r0, r5
 8007718:	3301      	adds	r3, #1
 800771a:	9310      	str	r3, [sp, #64]	; 0x40
 800771c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800771e:	0031      	movs	r1, r6
 8007720:	681a      	ldr	r2, [r3, #0]
 8007722:	685b      	ldr	r3, [r3, #4]
 8007724:	f7fa fe06 	bl	8002334 <__aeabi_dmul>
 8007728:	0005      	movs	r5, r0
 800772a:	000e      	movs	r6, r1
 800772c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800772e:	1064      	asrs	r4, r4, #1
 8007730:	3308      	adds	r3, #8
 8007732:	e7e0      	b.n	80076f6 <_dtoa_r+0x30a>
 8007734:	08009b1d 	.word	0x08009b1d
 8007738:	08009b34 	.word	0x08009b34
 800773c:	7ff00000 	.word	0x7ff00000
 8007740:	0000270f 	.word	0x0000270f
 8007744:	08009b19 	.word	0x08009b19
 8007748:	08009b1c 	.word	0x08009b1c
 800774c:	08009aec 	.word	0x08009aec
 8007750:	08009aed 	.word	0x08009aed
 8007754:	3ff00000 	.word	0x3ff00000
 8007758:	fffffc01 	.word	0xfffffc01
 800775c:	3ff80000 	.word	0x3ff80000
 8007760:	636f4361 	.word	0x636f4361
 8007764:	3fd287a7 	.word	0x3fd287a7
 8007768:	8b60c8b3 	.word	0x8b60c8b3
 800776c:	3fc68a28 	.word	0x3fc68a28
 8007770:	509f79fb 	.word	0x509f79fb
 8007774:	3fd34413 	.word	0x3fd34413
 8007778:	08009c28 	.word	0x08009c28
 800777c:	00000432 	.word	0x00000432
 8007780:	00000412 	.word	0x00000412
 8007784:	fe100000 	.word	0xfe100000
 8007788:	08009b8f 	.word	0x08009b8f
 800778c:	08009c00 	.word	0x08009c00
 8007790:	2302      	movs	r3, #2
 8007792:	9310      	str	r3, [sp, #64]	; 0x40
 8007794:	9b02      	ldr	r3, [sp, #8]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d016      	beq.n	80077c8 <_dtoa_r+0x3dc>
 800779a:	9812      	ldr	r0, [sp, #72]	; 0x48
 800779c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800779e:	425c      	negs	r4, r3
 80077a0:	230f      	movs	r3, #15
 80077a2:	4ab6      	ldr	r2, [pc, #728]	; (8007a7c <_dtoa_r+0x690>)
 80077a4:	4023      	ands	r3, r4
 80077a6:	00db      	lsls	r3, r3, #3
 80077a8:	18d3      	adds	r3, r2, r3
 80077aa:	681a      	ldr	r2, [r3, #0]
 80077ac:	685b      	ldr	r3, [r3, #4]
 80077ae:	f7fa fdc1 	bl	8002334 <__aeabi_dmul>
 80077b2:	2601      	movs	r6, #1
 80077b4:	2300      	movs	r3, #0
 80077b6:	9008      	str	r0, [sp, #32]
 80077b8:	9109      	str	r1, [sp, #36]	; 0x24
 80077ba:	4db1      	ldr	r5, [pc, #708]	; (8007a80 <_dtoa_r+0x694>)
 80077bc:	1124      	asrs	r4, r4, #4
 80077be:	2c00      	cmp	r4, #0
 80077c0:	d000      	beq.n	80077c4 <_dtoa_r+0x3d8>
 80077c2:	e094      	b.n	80078ee <_dtoa_r+0x502>
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d19f      	bne.n	8007708 <_dtoa_r+0x31c>
 80077c8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d100      	bne.n	80077d0 <_dtoa_r+0x3e4>
 80077ce:	e09b      	b.n	8007908 <_dtoa_r+0x51c>
 80077d0:	9c08      	ldr	r4, [sp, #32]
 80077d2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80077d4:	2200      	movs	r2, #0
 80077d6:	0020      	movs	r0, r4
 80077d8:	0029      	movs	r1, r5
 80077da:	4baa      	ldr	r3, [pc, #680]	; (8007a84 <_dtoa_r+0x698>)
 80077dc:	f7f8 fe3c 	bl	8000458 <__aeabi_dcmplt>
 80077e0:	2800      	cmp	r0, #0
 80077e2:	d100      	bne.n	80077e6 <_dtoa_r+0x3fa>
 80077e4:	e090      	b.n	8007908 <_dtoa_r+0x51c>
 80077e6:	9b07      	ldr	r3, [sp, #28]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d100      	bne.n	80077ee <_dtoa_r+0x402>
 80077ec:	e08c      	b.n	8007908 <_dtoa_r+0x51c>
 80077ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	dd46      	ble.n	8007882 <_dtoa_r+0x496>
 80077f4:	9b02      	ldr	r3, [sp, #8]
 80077f6:	2200      	movs	r2, #0
 80077f8:	0020      	movs	r0, r4
 80077fa:	0029      	movs	r1, r5
 80077fc:	1e5e      	subs	r6, r3, #1
 80077fe:	4ba2      	ldr	r3, [pc, #648]	; (8007a88 <_dtoa_r+0x69c>)
 8007800:	f7fa fd98 	bl	8002334 <__aeabi_dmul>
 8007804:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007806:	9008      	str	r0, [sp, #32]
 8007808:	9109      	str	r1, [sp, #36]	; 0x24
 800780a:	3301      	adds	r3, #1
 800780c:	9310      	str	r3, [sp, #64]	; 0x40
 800780e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007810:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007812:	9c08      	ldr	r4, [sp, #32]
 8007814:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007816:	9314      	str	r3, [sp, #80]	; 0x50
 8007818:	f7fb fbde 	bl	8002fd8 <__aeabi_i2d>
 800781c:	0022      	movs	r2, r4
 800781e:	002b      	movs	r3, r5
 8007820:	f7fa fd88 	bl	8002334 <__aeabi_dmul>
 8007824:	2200      	movs	r2, #0
 8007826:	4b99      	ldr	r3, [pc, #612]	; (8007a8c <_dtoa_r+0x6a0>)
 8007828:	f7f9 fe46 	bl	80014b8 <__aeabi_dadd>
 800782c:	9010      	str	r0, [sp, #64]	; 0x40
 800782e:	9111      	str	r1, [sp, #68]	; 0x44
 8007830:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007832:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007834:	9208      	str	r2, [sp, #32]
 8007836:	9309      	str	r3, [sp, #36]	; 0x24
 8007838:	4a95      	ldr	r2, [pc, #596]	; (8007a90 <_dtoa_r+0x6a4>)
 800783a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800783c:	4694      	mov	ip, r2
 800783e:	4463      	add	r3, ip
 8007840:	9317      	str	r3, [sp, #92]	; 0x5c
 8007842:	9309      	str	r3, [sp, #36]	; 0x24
 8007844:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007846:	2b00      	cmp	r3, #0
 8007848:	d161      	bne.n	800790e <_dtoa_r+0x522>
 800784a:	2200      	movs	r2, #0
 800784c:	0020      	movs	r0, r4
 800784e:	0029      	movs	r1, r5
 8007850:	4b90      	ldr	r3, [pc, #576]	; (8007a94 <_dtoa_r+0x6a8>)
 8007852:	f7fa ffdb 	bl	800280c <__aeabi_dsub>
 8007856:	9a08      	ldr	r2, [sp, #32]
 8007858:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800785a:	0004      	movs	r4, r0
 800785c:	000d      	movs	r5, r1
 800785e:	f7f8 fe0f 	bl	8000480 <__aeabi_dcmpgt>
 8007862:	2800      	cmp	r0, #0
 8007864:	d000      	beq.n	8007868 <_dtoa_r+0x47c>
 8007866:	e2af      	b.n	8007dc8 <_dtoa_r+0x9dc>
 8007868:	488b      	ldr	r0, [pc, #556]	; (8007a98 <_dtoa_r+0x6ac>)
 800786a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800786c:	4684      	mov	ip, r0
 800786e:	4461      	add	r1, ip
 8007870:	000b      	movs	r3, r1
 8007872:	0020      	movs	r0, r4
 8007874:	0029      	movs	r1, r5
 8007876:	9a08      	ldr	r2, [sp, #32]
 8007878:	f7f8 fdee 	bl	8000458 <__aeabi_dcmplt>
 800787c:	2800      	cmp	r0, #0
 800787e:	d000      	beq.n	8007882 <_dtoa_r+0x496>
 8007880:	e29f      	b.n	8007dc2 <_dtoa_r+0x9d6>
 8007882:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007884:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 8007886:	9308      	str	r3, [sp, #32]
 8007888:	9409      	str	r4, [sp, #36]	; 0x24
 800788a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800788c:	2b00      	cmp	r3, #0
 800788e:	da00      	bge.n	8007892 <_dtoa_r+0x4a6>
 8007890:	e172      	b.n	8007b78 <_dtoa_r+0x78c>
 8007892:	9a02      	ldr	r2, [sp, #8]
 8007894:	2a0e      	cmp	r2, #14
 8007896:	dd00      	ble.n	800789a <_dtoa_r+0x4ae>
 8007898:	e16e      	b.n	8007b78 <_dtoa_r+0x78c>
 800789a:	4b78      	ldr	r3, [pc, #480]	; (8007a7c <_dtoa_r+0x690>)
 800789c:	00d2      	lsls	r2, r2, #3
 800789e:	189b      	adds	r3, r3, r2
 80078a0:	685c      	ldr	r4, [r3, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	930a      	str	r3, [sp, #40]	; 0x28
 80078a6:	940b      	str	r4, [sp, #44]	; 0x2c
 80078a8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	db00      	blt.n	80078b0 <_dtoa_r+0x4c4>
 80078ae:	e0f7      	b.n	8007aa0 <_dtoa_r+0x6b4>
 80078b0:	9b07      	ldr	r3, [sp, #28]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	dd00      	ble.n	80078b8 <_dtoa_r+0x4cc>
 80078b6:	e0f3      	b.n	8007aa0 <_dtoa_r+0x6b4>
 80078b8:	d000      	beq.n	80078bc <_dtoa_r+0x4d0>
 80078ba:	e282      	b.n	8007dc2 <_dtoa_r+0x9d6>
 80078bc:	980a      	ldr	r0, [sp, #40]	; 0x28
 80078be:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80078c0:	2200      	movs	r2, #0
 80078c2:	4b74      	ldr	r3, [pc, #464]	; (8007a94 <_dtoa_r+0x6a8>)
 80078c4:	f7fa fd36 	bl	8002334 <__aeabi_dmul>
 80078c8:	9a08      	ldr	r2, [sp, #32]
 80078ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078cc:	f7f8 fde2 	bl	8000494 <__aeabi_dcmpge>
 80078d0:	9e07      	ldr	r6, [sp, #28]
 80078d2:	0035      	movs	r5, r6
 80078d4:	2800      	cmp	r0, #0
 80078d6:	d000      	beq.n	80078da <_dtoa_r+0x4ee>
 80078d8:	e259      	b.n	8007d8e <_dtoa_r+0x9a2>
 80078da:	9b06      	ldr	r3, [sp, #24]
 80078dc:	9a06      	ldr	r2, [sp, #24]
 80078de:	3301      	adds	r3, #1
 80078e0:	9308      	str	r3, [sp, #32]
 80078e2:	2331      	movs	r3, #49	; 0x31
 80078e4:	7013      	strb	r3, [r2, #0]
 80078e6:	9b02      	ldr	r3, [sp, #8]
 80078e8:	3301      	adds	r3, #1
 80078ea:	9302      	str	r3, [sp, #8]
 80078ec:	e254      	b.n	8007d98 <_dtoa_r+0x9ac>
 80078ee:	4234      	tst	r4, r6
 80078f0:	d007      	beq.n	8007902 <_dtoa_r+0x516>
 80078f2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80078f4:	3301      	adds	r3, #1
 80078f6:	9310      	str	r3, [sp, #64]	; 0x40
 80078f8:	682a      	ldr	r2, [r5, #0]
 80078fa:	686b      	ldr	r3, [r5, #4]
 80078fc:	f7fa fd1a 	bl	8002334 <__aeabi_dmul>
 8007900:	0033      	movs	r3, r6
 8007902:	1064      	asrs	r4, r4, #1
 8007904:	3508      	adds	r5, #8
 8007906:	e75a      	b.n	80077be <_dtoa_r+0x3d2>
 8007908:	9e02      	ldr	r6, [sp, #8]
 800790a:	9b07      	ldr	r3, [sp, #28]
 800790c:	e780      	b.n	8007810 <_dtoa_r+0x424>
 800790e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007910:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007912:	1e5a      	subs	r2, r3, #1
 8007914:	4b59      	ldr	r3, [pc, #356]	; (8007a7c <_dtoa_r+0x690>)
 8007916:	00d2      	lsls	r2, r2, #3
 8007918:	189b      	adds	r3, r3, r2
 800791a:	681a      	ldr	r2, [r3, #0]
 800791c:	685b      	ldr	r3, [r3, #4]
 800791e:	2900      	cmp	r1, #0
 8007920:	d051      	beq.n	80079c6 <_dtoa_r+0x5da>
 8007922:	2000      	movs	r0, #0
 8007924:	495d      	ldr	r1, [pc, #372]	; (8007a9c <_dtoa_r+0x6b0>)
 8007926:	f7fa f903 	bl	8001b30 <__aeabi_ddiv>
 800792a:	9a08      	ldr	r2, [sp, #32]
 800792c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800792e:	f7fa ff6d 	bl	800280c <__aeabi_dsub>
 8007932:	9a06      	ldr	r2, [sp, #24]
 8007934:	9b06      	ldr	r3, [sp, #24]
 8007936:	4694      	mov	ip, r2
 8007938:	9317      	str	r3, [sp, #92]	; 0x5c
 800793a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800793c:	9010      	str	r0, [sp, #64]	; 0x40
 800793e:	9111      	str	r1, [sp, #68]	; 0x44
 8007940:	4463      	add	r3, ip
 8007942:	9319      	str	r3, [sp, #100]	; 0x64
 8007944:	0029      	movs	r1, r5
 8007946:	0020      	movs	r0, r4
 8007948:	f7fb fb10 	bl	8002f6c <__aeabi_d2iz>
 800794c:	9014      	str	r0, [sp, #80]	; 0x50
 800794e:	f7fb fb43 	bl	8002fd8 <__aeabi_i2d>
 8007952:	0002      	movs	r2, r0
 8007954:	000b      	movs	r3, r1
 8007956:	0020      	movs	r0, r4
 8007958:	0029      	movs	r1, r5
 800795a:	f7fa ff57 	bl	800280c <__aeabi_dsub>
 800795e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007960:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007962:	3301      	adds	r3, #1
 8007964:	9308      	str	r3, [sp, #32]
 8007966:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007968:	0004      	movs	r4, r0
 800796a:	3330      	adds	r3, #48	; 0x30
 800796c:	7013      	strb	r3, [r2, #0]
 800796e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007970:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007972:	000d      	movs	r5, r1
 8007974:	f7f8 fd70 	bl	8000458 <__aeabi_dcmplt>
 8007978:	2800      	cmp	r0, #0
 800797a:	d175      	bne.n	8007a68 <_dtoa_r+0x67c>
 800797c:	0022      	movs	r2, r4
 800797e:	002b      	movs	r3, r5
 8007980:	2000      	movs	r0, #0
 8007982:	4940      	ldr	r1, [pc, #256]	; (8007a84 <_dtoa_r+0x698>)
 8007984:	f7fa ff42 	bl	800280c <__aeabi_dsub>
 8007988:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800798a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800798c:	f7f8 fd64 	bl	8000458 <__aeabi_dcmplt>
 8007990:	2800      	cmp	r0, #0
 8007992:	d000      	beq.n	8007996 <_dtoa_r+0x5aa>
 8007994:	e0d2      	b.n	8007b3c <_dtoa_r+0x750>
 8007996:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007998:	9a08      	ldr	r2, [sp, #32]
 800799a:	4293      	cmp	r3, r2
 800799c:	d100      	bne.n	80079a0 <_dtoa_r+0x5b4>
 800799e:	e770      	b.n	8007882 <_dtoa_r+0x496>
 80079a0:	9810      	ldr	r0, [sp, #64]	; 0x40
 80079a2:	9911      	ldr	r1, [sp, #68]	; 0x44
 80079a4:	2200      	movs	r2, #0
 80079a6:	4b38      	ldr	r3, [pc, #224]	; (8007a88 <_dtoa_r+0x69c>)
 80079a8:	f7fa fcc4 	bl	8002334 <__aeabi_dmul>
 80079ac:	4b36      	ldr	r3, [pc, #216]	; (8007a88 <_dtoa_r+0x69c>)
 80079ae:	9010      	str	r0, [sp, #64]	; 0x40
 80079b0:	9111      	str	r1, [sp, #68]	; 0x44
 80079b2:	2200      	movs	r2, #0
 80079b4:	0020      	movs	r0, r4
 80079b6:	0029      	movs	r1, r5
 80079b8:	f7fa fcbc 	bl	8002334 <__aeabi_dmul>
 80079bc:	9b08      	ldr	r3, [sp, #32]
 80079be:	0004      	movs	r4, r0
 80079c0:	000d      	movs	r5, r1
 80079c2:	9317      	str	r3, [sp, #92]	; 0x5c
 80079c4:	e7be      	b.n	8007944 <_dtoa_r+0x558>
 80079c6:	9808      	ldr	r0, [sp, #32]
 80079c8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80079ca:	f7fa fcb3 	bl	8002334 <__aeabi_dmul>
 80079ce:	9a06      	ldr	r2, [sp, #24]
 80079d0:	9b06      	ldr	r3, [sp, #24]
 80079d2:	4694      	mov	ip, r2
 80079d4:	9308      	str	r3, [sp, #32]
 80079d6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80079d8:	9010      	str	r0, [sp, #64]	; 0x40
 80079da:	9111      	str	r1, [sp, #68]	; 0x44
 80079dc:	4463      	add	r3, ip
 80079de:	9319      	str	r3, [sp, #100]	; 0x64
 80079e0:	0029      	movs	r1, r5
 80079e2:	0020      	movs	r0, r4
 80079e4:	f7fb fac2 	bl	8002f6c <__aeabi_d2iz>
 80079e8:	9017      	str	r0, [sp, #92]	; 0x5c
 80079ea:	f7fb faf5 	bl	8002fd8 <__aeabi_i2d>
 80079ee:	0002      	movs	r2, r0
 80079f0:	000b      	movs	r3, r1
 80079f2:	0020      	movs	r0, r4
 80079f4:	0029      	movs	r1, r5
 80079f6:	f7fa ff09 	bl	800280c <__aeabi_dsub>
 80079fa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80079fc:	9a08      	ldr	r2, [sp, #32]
 80079fe:	3330      	adds	r3, #48	; 0x30
 8007a00:	7013      	strb	r3, [r2, #0]
 8007a02:	0013      	movs	r3, r2
 8007a04:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007a06:	3301      	adds	r3, #1
 8007a08:	0004      	movs	r4, r0
 8007a0a:	000d      	movs	r5, r1
 8007a0c:	9308      	str	r3, [sp, #32]
 8007a0e:	4293      	cmp	r3, r2
 8007a10:	d12c      	bne.n	8007a6c <_dtoa_r+0x680>
 8007a12:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007a14:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007a16:	9a06      	ldr	r2, [sp, #24]
 8007a18:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007a1a:	4694      	mov	ip, r2
 8007a1c:	4463      	add	r3, ip
 8007a1e:	2200      	movs	r2, #0
 8007a20:	9308      	str	r3, [sp, #32]
 8007a22:	4b1e      	ldr	r3, [pc, #120]	; (8007a9c <_dtoa_r+0x6b0>)
 8007a24:	f7f9 fd48 	bl	80014b8 <__aeabi_dadd>
 8007a28:	0002      	movs	r2, r0
 8007a2a:	000b      	movs	r3, r1
 8007a2c:	0020      	movs	r0, r4
 8007a2e:	0029      	movs	r1, r5
 8007a30:	f7f8 fd26 	bl	8000480 <__aeabi_dcmpgt>
 8007a34:	2800      	cmp	r0, #0
 8007a36:	d000      	beq.n	8007a3a <_dtoa_r+0x64e>
 8007a38:	e080      	b.n	8007b3c <_dtoa_r+0x750>
 8007a3a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007a3c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007a3e:	2000      	movs	r0, #0
 8007a40:	4916      	ldr	r1, [pc, #88]	; (8007a9c <_dtoa_r+0x6b0>)
 8007a42:	f7fa fee3 	bl	800280c <__aeabi_dsub>
 8007a46:	0002      	movs	r2, r0
 8007a48:	000b      	movs	r3, r1
 8007a4a:	0020      	movs	r0, r4
 8007a4c:	0029      	movs	r1, r5
 8007a4e:	f7f8 fd03 	bl	8000458 <__aeabi_dcmplt>
 8007a52:	2800      	cmp	r0, #0
 8007a54:	d100      	bne.n	8007a58 <_dtoa_r+0x66c>
 8007a56:	e714      	b.n	8007882 <_dtoa_r+0x496>
 8007a58:	9b08      	ldr	r3, [sp, #32]
 8007a5a:	001a      	movs	r2, r3
 8007a5c:	3a01      	subs	r2, #1
 8007a5e:	9208      	str	r2, [sp, #32]
 8007a60:	7812      	ldrb	r2, [r2, #0]
 8007a62:	2a30      	cmp	r2, #48	; 0x30
 8007a64:	d0f8      	beq.n	8007a58 <_dtoa_r+0x66c>
 8007a66:	9308      	str	r3, [sp, #32]
 8007a68:	9602      	str	r6, [sp, #8]
 8007a6a:	e055      	b.n	8007b18 <_dtoa_r+0x72c>
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	4b06      	ldr	r3, [pc, #24]	; (8007a88 <_dtoa_r+0x69c>)
 8007a70:	f7fa fc60 	bl	8002334 <__aeabi_dmul>
 8007a74:	0004      	movs	r4, r0
 8007a76:	000d      	movs	r5, r1
 8007a78:	e7b2      	b.n	80079e0 <_dtoa_r+0x5f4>
 8007a7a:	46c0      	nop			; (mov r8, r8)
 8007a7c:	08009c28 	.word	0x08009c28
 8007a80:	08009c00 	.word	0x08009c00
 8007a84:	3ff00000 	.word	0x3ff00000
 8007a88:	40240000 	.word	0x40240000
 8007a8c:	401c0000 	.word	0x401c0000
 8007a90:	fcc00000 	.word	0xfcc00000
 8007a94:	40140000 	.word	0x40140000
 8007a98:	7cc00000 	.word	0x7cc00000
 8007a9c:	3fe00000 	.word	0x3fe00000
 8007aa0:	9b07      	ldr	r3, [sp, #28]
 8007aa2:	9e06      	ldr	r6, [sp, #24]
 8007aa4:	3b01      	subs	r3, #1
 8007aa6:	199b      	adds	r3, r3, r6
 8007aa8:	930c      	str	r3, [sp, #48]	; 0x30
 8007aaa:	9c08      	ldr	r4, [sp, #32]
 8007aac:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007aae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ab0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ab2:	0020      	movs	r0, r4
 8007ab4:	0029      	movs	r1, r5
 8007ab6:	f7fa f83b 	bl	8001b30 <__aeabi_ddiv>
 8007aba:	f7fb fa57 	bl	8002f6c <__aeabi_d2iz>
 8007abe:	9007      	str	r0, [sp, #28]
 8007ac0:	f7fb fa8a 	bl	8002fd8 <__aeabi_i2d>
 8007ac4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ac6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ac8:	f7fa fc34 	bl	8002334 <__aeabi_dmul>
 8007acc:	0002      	movs	r2, r0
 8007ace:	000b      	movs	r3, r1
 8007ad0:	0020      	movs	r0, r4
 8007ad2:	0029      	movs	r1, r5
 8007ad4:	f7fa fe9a 	bl	800280c <__aeabi_dsub>
 8007ad8:	0033      	movs	r3, r6
 8007ada:	9a07      	ldr	r2, [sp, #28]
 8007adc:	3601      	adds	r6, #1
 8007ade:	3230      	adds	r2, #48	; 0x30
 8007ae0:	701a      	strb	r2, [r3, #0]
 8007ae2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007ae4:	9608      	str	r6, [sp, #32]
 8007ae6:	429a      	cmp	r2, r3
 8007ae8:	d139      	bne.n	8007b5e <_dtoa_r+0x772>
 8007aea:	0002      	movs	r2, r0
 8007aec:	000b      	movs	r3, r1
 8007aee:	f7f9 fce3 	bl	80014b8 <__aeabi_dadd>
 8007af2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007af4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007af6:	0004      	movs	r4, r0
 8007af8:	000d      	movs	r5, r1
 8007afa:	f7f8 fcc1 	bl	8000480 <__aeabi_dcmpgt>
 8007afe:	2800      	cmp	r0, #0
 8007b00:	d11b      	bne.n	8007b3a <_dtoa_r+0x74e>
 8007b02:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b04:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b06:	0020      	movs	r0, r4
 8007b08:	0029      	movs	r1, r5
 8007b0a:	f7f8 fc9f 	bl	800044c <__aeabi_dcmpeq>
 8007b0e:	2800      	cmp	r0, #0
 8007b10:	d002      	beq.n	8007b18 <_dtoa_r+0x72c>
 8007b12:	9b07      	ldr	r3, [sp, #28]
 8007b14:	07db      	lsls	r3, r3, #31
 8007b16:	d410      	bmi.n	8007b3a <_dtoa_r+0x74e>
 8007b18:	0038      	movs	r0, r7
 8007b1a:	9905      	ldr	r1, [sp, #20]
 8007b1c:	f000 fae6 	bl	80080ec <_Bfree>
 8007b20:	2300      	movs	r3, #0
 8007b22:	9a08      	ldr	r2, [sp, #32]
 8007b24:	9802      	ldr	r0, [sp, #8]
 8007b26:	7013      	strb	r3, [r2, #0]
 8007b28:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007b2a:	3001      	adds	r0, #1
 8007b2c:	6018      	str	r0, [r3, #0]
 8007b2e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d100      	bne.n	8007b36 <_dtoa_r+0x74a>
 8007b34:	e4a6      	b.n	8007484 <_dtoa_r+0x98>
 8007b36:	601a      	str	r2, [r3, #0]
 8007b38:	e4a4      	b.n	8007484 <_dtoa_r+0x98>
 8007b3a:	9e02      	ldr	r6, [sp, #8]
 8007b3c:	9b08      	ldr	r3, [sp, #32]
 8007b3e:	9308      	str	r3, [sp, #32]
 8007b40:	3b01      	subs	r3, #1
 8007b42:	781a      	ldrb	r2, [r3, #0]
 8007b44:	2a39      	cmp	r2, #57	; 0x39
 8007b46:	d106      	bne.n	8007b56 <_dtoa_r+0x76a>
 8007b48:	9a06      	ldr	r2, [sp, #24]
 8007b4a:	429a      	cmp	r2, r3
 8007b4c:	d1f7      	bne.n	8007b3e <_dtoa_r+0x752>
 8007b4e:	2230      	movs	r2, #48	; 0x30
 8007b50:	9906      	ldr	r1, [sp, #24]
 8007b52:	3601      	adds	r6, #1
 8007b54:	700a      	strb	r2, [r1, #0]
 8007b56:	781a      	ldrb	r2, [r3, #0]
 8007b58:	3201      	adds	r2, #1
 8007b5a:	701a      	strb	r2, [r3, #0]
 8007b5c:	e784      	b.n	8007a68 <_dtoa_r+0x67c>
 8007b5e:	2200      	movs	r2, #0
 8007b60:	4baa      	ldr	r3, [pc, #680]	; (8007e0c <_dtoa_r+0xa20>)
 8007b62:	f7fa fbe7 	bl	8002334 <__aeabi_dmul>
 8007b66:	2200      	movs	r2, #0
 8007b68:	2300      	movs	r3, #0
 8007b6a:	0004      	movs	r4, r0
 8007b6c:	000d      	movs	r5, r1
 8007b6e:	f7f8 fc6d 	bl	800044c <__aeabi_dcmpeq>
 8007b72:	2800      	cmp	r0, #0
 8007b74:	d09b      	beq.n	8007aae <_dtoa_r+0x6c2>
 8007b76:	e7cf      	b.n	8007b18 <_dtoa_r+0x72c>
 8007b78:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007b7a:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8007b7c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007b7e:	2d00      	cmp	r5, #0
 8007b80:	d012      	beq.n	8007ba8 <_dtoa_r+0x7bc>
 8007b82:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007b84:	2a01      	cmp	r2, #1
 8007b86:	dc66      	bgt.n	8007c56 <_dtoa_r+0x86a>
 8007b88:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007b8a:	2a00      	cmp	r2, #0
 8007b8c:	d05d      	beq.n	8007c4a <_dtoa_r+0x85e>
 8007b8e:	4aa0      	ldr	r2, [pc, #640]	; (8007e10 <_dtoa_r+0xa24>)
 8007b90:	189b      	adds	r3, r3, r2
 8007b92:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b94:	2101      	movs	r1, #1
 8007b96:	18d2      	adds	r2, r2, r3
 8007b98:	920a      	str	r2, [sp, #40]	; 0x28
 8007b9a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007b9c:	0038      	movs	r0, r7
 8007b9e:	18d3      	adds	r3, r2, r3
 8007ba0:	930d      	str	r3, [sp, #52]	; 0x34
 8007ba2:	f000 fb53 	bl	800824c <__i2b>
 8007ba6:	0005      	movs	r5, r0
 8007ba8:	2c00      	cmp	r4, #0
 8007baa:	dd0e      	ble.n	8007bca <_dtoa_r+0x7de>
 8007bac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	dd0b      	ble.n	8007bca <_dtoa_r+0x7de>
 8007bb2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007bb4:	0023      	movs	r3, r4
 8007bb6:	4294      	cmp	r4, r2
 8007bb8:	dd00      	ble.n	8007bbc <_dtoa_r+0x7d0>
 8007bba:	0013      	movs	r3, r2
 8007bbc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bbe:	1ae4      	subs	r4, r4, r3
 8007bc0:	1ad2      	subs	r2, r2, r3
 8007bc2:	920a      	str	r2, [sp, #40]	; 0x28
 8007bc4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007bc6:	1ad3      	subs	r3, r2, r3
 8007bc8:	930d      	str	r3, [sp, #52]	; 0x34
 8007bca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d01f      	beq.n	8007c10 <_dtoa_r+0x824>
 8007bd0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d054      	beq.n	8007c80 <_dtoa_r+0x894>
 8007bd6:	2e00      	cmp	r6, #0
 8007bd8:	dd11      	ble.n	8007bfe <_dtoa_r+0x812>
 8007bda:	0029      	movs	r1, r5
 8007bdc:	0032      	movs	r2, r6
 8007bde:	0038      	movs	r0, r7
 8007be0:	f000 fbfa 	bl	80083d8 <__pow5mult>
 8007be4:	9a05      	ldr	r2, [sp, #20]
 8007be6:	0001      	movs	r1, r0
 8007be8:	0005      	movs	r5, r0
 8007bea:	0038      	movs	r0, r7
 8007bec:	f000 fb44 	bl	8008278 <__multiply>
 8007bf0:	9905      	ldr	r1, [sp, #20]
 8007bf2:	9014      	str	r0, [sp, #80]	; 0x50
 8007bf4:	0038      	movs	r0, r7
 8007bf6:	f000 fa79 	bl	80080ec <_Bfree>
 8007bfa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007bfc:	9305      	str	r3, [sp, #20]
 8007bfe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c00:	1b9a      	subs	r2, r3, r6
 8007c02:	42b3      	cmp	r3, r6
 8007c04:	d004      	beq.n	8007c10 <_dtoa_r+0x824>
 8007c06:	0038      	movs	r0, r7
 8007c08:	9905      	ldr	r1, [sp, #20]
 8007c0a:	f000 fbe5 	bl	80083d8 <__pow5mult>
 8007c0e:	9005      	str	r0, [sp, #20]
 8007c10:	2101      	movs	r1, #1
 8007c12:	0038      	movs	r0, r7
 8007c14:	f000 fb1a 	bl	800824c <__i2b>
 8007c18:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007c1a:	0006      	movs	r6, r0
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	dd31      	ble.n	8007c84 <_dtoa_r+0x898>
 8007c20:	001a      	movs	r2, r3
 8007c22:	0001      	movs	r1, r0
 8007c24:	0038      	movs	r0, r7
 8007c26:	f000 fbd7 	bl	80083d8 <__pow5mult>
 8007c2a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007c2c:	0006      	movs	r6, r0
 8007c2e:	2b01      	cmp	r3, #1
 8007c30:	dd2d      	ble.n	8007c8e <_dtoa_r+0x8a2>
 8007c32:	2300      	movs	r3, #0
 8007c34:	930e      	str	r3, [sp, #56]	; 0x38
 8007c36:	6933      	ldr	r3, [r6, #16]
 8007c38:	3303      	adds	r3, #3
 8007c3a:	009b      	lsls	r3, r3, #2
 8007c3c:	18f3      	adds	r3, r6, r3
 8007c3e:	6858      	ldr	r0, [r3, #4]
 8007c40:	f000 fabc 	bl	80081bc <__hi0bits>
 8007c44:	2320      	movs	r3, #32
 8007c46:	1a18      	subs	r0, r3, r0
 8007c48:	e039      	b.n	8007cbe <_dtoa_r+0x8d2>
 8007c4a:	2336      	movs	r3, #54	; 0x36
 8007c4c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007c4e:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8007c50:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007c52:	1a9b      	subs	r3, r3, r2
 8007c54:	e79d      	b.n	8007b92 <_dtoa_r+0x7a6>
 8007c56:	9b07      	ldr	r3, [sp, #28]
 8007c58:	1e5e      	subs	r6, r3, #1
 8007c5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c5c:	42b3      	cmp	r3, r6
 8007c5e:	db07      	blt.n	8007c70 <_dtoa_r+0x884>
 8007c60:	1b9e      	subs	r6, r3, r6
 8007c62:	9b07      	ldr	r3, [sp, #28]
 8007c64:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	da93      	bge.n	8007b92 <_dtoa_r+0x7a6>
 8007c6a:	1ae4      	subs	r4, r4, r3
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	e790      	b.n	8007b92 <_dtoa_r+0x7a6>
 8007c70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c72:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007c74:	1af3      	subs	r3, r6, r3
 8007c76:	18d3      	adds	r3, r2, r3
 8007c78:	960e      	str	r6, [sp, #56]	; 0x38
 8007c7a:	9315      	str	r3, [sp, #84]	; 0x54
 8007c7c:	2600      	movs	r6, #0
 8007c7e:	e7f0      	b.n	8007c62 <_dtoa_r+0x876>
 8007c80:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007c82:	e7c0      	b.n	8007c06 <_dtoa_r+0x81a>
 8007c84:	2300      	movs	r3, #0
 8007c86:	930e      	str	r3, [sp, #56]	; 0x38
 8007c88:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007c8a:	2b01      	cmp	r3, #1
 8007c8c:	dc13      	bgt.n	8007cb6 <_dtoa_r+0x8ca>
 8007c8e:	2300      	movs	r3, #0
 8007c90:	930e      	str	r3, [sp, #56]	; 0x38
 8007c92:	9b08      	ldr	r3, [sp, #32]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d10e      	bne.n	8007cb6 <_dtoa_r+0x8ca>
 8007c98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c9a:	031b      	lsls	r3, r3, #12
 8007c9c:	d10b      	bne.n	8007cb6 <_dtoa_r+0x8ca>
 8007c9e:	4b5d      	ldr	r3, [pc, #372]	; (8007e14 <_dtoa_r+0xa28>)
 8007ca0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ca2:	4213      	tst	r3, r2
 8007ca4:	d007      	beq.n	8007cb6 <_dtoa_r+0x8ca>
 8007ca6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ca8:	3301      	adds	r3, #1
 8007caa:	930a      	str	r3, [sp, #40]	; 0x28
 8007cac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007cae:	3301      	adds	r3, #1
 8007cb0:	930d      	str	r3, [sp, #52]	; 0x34
 8007cb2:	2301      	movs	r3, #1
 8007cb4:	930e      	str	r3, [sp, #56]	; 0x38
 8007cb6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007cb8:	2001      	movs	r0, #1
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d1bb      	bne.n	8007c36 <_dtoa_r+0x84a>
 8007cbe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007cc0:	221f      	movs	r2, #31
 8007cc2:	1818      	adds	r0, r3, r0
 8007cc4:	0003      	movs	r3, r0
 8007cc6:	4013      	ands	r3, r2
 8007cc8:	4210      	tst	r0, r2
 8007cca:	d046      	beq.n	8007d5a <_dtoa_r+0x96e>
 8007ccc:	3201      	adds	r2, #1
 8007cce:	1ad2      	subs	r2, r2, r3
 8007cd0:	2a04      	cmp	r2, #4
 8007cd2:	dd3f      	ble.n	8007d54 <_dtoa_r+0x968>
 8007cd4:	221c      	movs	r2, #28
 8007cd6:	1ad3      	subs	r3, r2, r3
 8007cd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007cda:	18e4      	adds	r4, r4, r3
 8007cdc:	18d2      	adds	r2, r2, r3
 8007cde:	920a      	str	r2, [sp, #40]	; 0x28
 8007ce0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007ce2:	18d3      	adds	r3, r2, r3
 8007ce4:	930d      	str	r3, [sp, #52]	; 0x34
 8007ce6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	dd05      	ble.n	8007cf8 <_dtoa_r+0x90c>
 8007cec:	001a      	movs	r2, r3
 8007cee:	0038      	movs	r0, r7
 8007cf0:	9905      	ldr	r1, [sp, #20]
 8007cf2:	f000 fbcd 	bl	8008490 <__lshift>
 8007cf6:	9005      	str	r0, [sp, #20]
 8007cf8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	dd05      	ble.n	8007d0a <_dtoa_r+0x91e>
 8007cfe:	0031      	movs	r1, r6
 8007d00:	001a      	movs	r2, r3
 8007d02:	0038      	movs	r0, r7
 8007d04:	f000 fbc4 	bl	8008490 <__lshift>
 8007d08:	0006      	movs	r6, r0
 8007d0a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d026      	beq.n	8007d5e <_dtoa_r+0x972>
 8007d10:	0031      	movs	r1, r6
 8007d12:	9805      	ldr	r0, [sp, #20]
 8007d14:	f000 fc2a 	bl	800856c <__mcmp>
 8007d18:	2800      	cmp	r0, #0
 8007d1a:	da20      	bge.n	8007d5e <_dtoa_r+0x972>
 8007d1c:	9b02      	ldr	r3, [sp, #8]
 8007d1e:	220a      	movs	r2, #10
 8007d20:	3b01      	subs	r3, #1
 8007d22:	9302      	str	r3, [sp, #8]
 8007d24:	0038      	movs	r0, r7
 8007d26:	2300      	movs	r3, #0
 8007d28:	9905      	ldr	r1, [sp, #20]
 8007d2a:	f000 fa03 	bl	8008134 <__multadd>
 8007d2e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007d30:	9005      	str	r0, [sp, #20]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d100      	bne.n	8007d38 <_dtoa_r+0x94c>
 8007d36:	e166      	b.n	8008006 <_dtoa_r+0xc1a>
 8007d38:	2300      	movs	r3, #0
 8007d3a:	0029      	movs	r1, r5
 8007d3c:	220a      	movs	r2, #10
 8007d3e:	0038      	movs	r0, r7
 8007d40:	f000 f9f8 	bl	8008134 <__multadd>
 8007d44:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d46:	0005      	movs	r5, r0
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	dc47      	bgt.n	8007ddc <_dtoa_r+0x9f0>
 8007d4c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007d4e:	2b02      	cmp	r3, #2
 8007d50:	dc0d      	bgt.n	8007d6e <_dtoa_r+0x982>
 8007d52:	e043      	b.n	8007ddc <_dtoa_r+0x9f0>
 8007d54:	2a04      	cmp	r2, #4
 8007d56:	d0c6      	beq.n	8007ce6 <_dtoa_r+0x8fa>
 8007d58:	0013      	movs	r3, r2
 8007d5a:	331c      	adds	r3, #28
 8007d5c:	e7bc      	b.n	8007cd8 <_dtoa_r+0x8ec>
 8007d5e:	9b07      	ldr	r3, [sp, #28]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	dc35      	bgt.n	8007dd0 <_dtoa_r+0x9e4>
 8007d64:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007d66:	2b02      	cmp	r3, #2
 8007d68:	dd32      	ble.n	8007dd0 <_dtoa_r+0x9e4>
 8007d6a:	9b07      	ldr	r3, [sp, #28]
 8007d6c:	930c      	str	r3, [sp, #48]	; 0x30
 8007d6e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d10c      	bne.n	8007d8e <_dtoa_r+0x9a2>
 8007d74:	0031      	movs	r1, r6
 8007d76:	2205      	movs	r2, #5
 8007d78:	0038      	movs	r0, r7
 8007d7a:	f000 f9db 	bl	8008134 <__multadd>
 8007d7e:	0006      	movs	r6, r0
 8007d80:	0001      	movs	r1, r0
 8007d82:	9805      	ldr	r0, [sp, #20]
 8007d84:	f000 fbf2 	bl	800856c <__mcmp>
 8007d88:	2800      	cmp	r0, #0
 8007d8a:	dd00      	ble.n	8007d8e <_dtoa_r+0x9a2>
 8007d8c:	e5a5      	b.n	80078da <_dtoa_r+0x4ee>
 8007d8e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007d90:	43db      	mvns	r3, r3
 8007d92:	9302      	str	r3, [sp, #8]
 8007d94:	9b06      	ldr	r3, [sp, #24]
 8007d96:	9308      	str	r3, [sp, #32]
 8007d98:	2400      	movs	r4, #0
 8007d9a:	0031      	movs	r1, r6
 8007d9c:	0038      	movs	r0, r7
 8007d9e:	f000 f9a5 	bl	80080ec <_Bfree>
 8007da2:	2d00      	cmp	r5, #0
 8007da4:	d100      	bne.n	8007da8 <_dtoa_r+0x9bc>
 8007da6:	e6b7      	b.n	8007b18 <_dtoa_r+0x72c>
 8007da8:	2c00      	cmp	r4, #0
 8007daa:	d005      	beq.n	8007db8 <_dtoa_r+0x9cc>
 8007dac:	42ac      	cmp	r4, r5
 8007dae:	d003      	beq.n	8007db8 <_dtoa_r+0x9cc>
 8007db0:	0021      	movs	r1, r4
 8007db2:	0038      	movs	r0, r7
 8007db4:	f000 f99a 	bl	80080ec <_Bfree>
 8007db8:	0029      	movs	r1, r5
 8007dba:	0038      	movs	r0, r7
 8007dbc:	f000 f996 	bl	80080ec <_Bfree>
 8007dc0:	e6aa      	b.n	8007b18 <_dtoa_r+0x72c>
 8007dc2:	2600      	movs	r6, #0
 8007dc4:	0035      	movs	r5, r6
 8007dc6:	e7e2      	b.n	8007d8e <_dtoa_r+0x9a2>
 8007dc8:	9602      	str	r6, [sp, #8]
 8007dca:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8007dcc:	0035      	movs	r5, r6
 8007dce:	e584      	b.n	80078da <_dtoa_r+0x4ee>
 8007dd0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d100      	bne.n	8007dd8 <_dtoa_r+0x9ec>
 8007dd6:	e0ce      	b.n	8007f76 <_dtoa_r+0xb8a>
 8007dd8:	9b07      	ldr	r3, [sp, #28]
 8007dda:	930c      	str	r3, [sp, #48]	; 0x30
 8007ddc:	2c00      	cmp	r4, #0
 8007dde:	dd05      	ble.n	8007dec <_dtoa_r+0xa00>
 8007de0:	0029      	movs	r1, r5
 8007de2:	0022      	movs	r2, r4
 8007de4:	0038      	movs	r0, r7
 8007de6:	f000 fb53 	bl	8008490 <__lshift>
 8007dea:	0005      	movs	r5, r0
 8007dec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007dee:	0028      	movs	r0, r5
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d022      	beq.n	8007e3a <_dtoa_r+0xa4e>
 8007df4:	0038      	movs	r0, r7
 8007df6:	6869      	ldr	r1, [r5, #4]
 8007df8:	f000 f934 	bl	8008064 <_Balloc>
 8007dfc:	1e04      	subs	r4, r0, #0
 8007dfe:	d10f      	bne.n	8007e20 <_dtoa_r+0xa34>
 8007e00:	0002      	movs	r2, r0
 8007e02:	4b05      	ldr	r3, [pc, #20]	; (8007e18 <_dtoa_r+0xa2c>)
 8007e04:	4905      	ldr	r1, [pc, #20]	; (8007e1c <_dtoa_r+0xa30>)
 8007e06:	f7ff fb06 	bl	8007416 <_dtoa_r+0x2a>
 8007e0a:	46c0      	nop			; (mov r8, r8)
 8007e0c:	40240000 	.word	0x40240000
 8007e10:	00000433 	.word	0x00000433
 8007e14:	7ff00000 	.word	0x7ff00000
 8007e18:	08009b8f 	.word	0x08009b8f
 8007e1c:	000002ea 	.word	0x000002ea
 8007e20:	0029      	movs	r1, r5
 8007e22:	692b      	ldr	r3, [r5, #16]
 8007e24:	310c      	adds	r1, #12
 8007e26:	1c9a      	adds	r2, r3, #2
 8007e28:	0092      	lsls	r2, r2, #2
 8007e2a:	300c      	adds	r0, #12
 8007e2c:	f000 f911 	bl	8008052 <memcpy>
 8007e30:	2201      	movs	r2, #1
 8007e32:	0021      	movs	r1, r4
 8007e34:	0038      	movs	r0, r7
 8007e36:	f000 fb2b 	bl	8008490 <__lshift>
 8007e3a:	9b06      	ldr	r3, [sp, #24]
 8007e3c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e3e:	930a      	str	r3, [sp, #40]	; 0x28
 8007e40:	3b01      	subs	r3, #1
 8007e42:	189b      	adds	r3, r3, r2
 8007e44:	2201      	movs	r2, #1
 8007e46:	002c      	movs	r4, r5
 8007e48:	0005      	movs	r5, r0
 8007e4a:	9314      	str	r3, [sp, #80]	; 0x50
 8007e4c:	9b08      	ldr	r3, [sp, #32]
 8007e4e:	4013      	ands	r3, r2
 8007e50:	930f      	str	r3, [sp, #60]	; 0x3c
 8007e52:	0031      	movs	r1, r6
 8007e54:	9805      	ldr	r0, [sp, #20]
 8007e56:	f7ff fa3d 	bl	80072d4 <quorem>
 8007e5a:	0003      	movs	r3, r0
 8007e5c:	0021      	movs	r1, r4
 8007e5e:	3330      	adds	r3, #48	; 0x30
 8007e60:	900d      	str	r0, [sp, #52]	; 0x34
 8007e62:	9805      	ldr	r0, [sp, #20]
 8007e64:	9307      	str	r3, [sp, #28]
 8007e66:	f000 fb81 	bl	800856c <__mcmp>
 8007e6a:	002a      	movs	r2, r5
 8007e6c:	900e      	str	r0, [sp, #56]	; 0x38
 8007e6e:	0031      	movs	r1, r6
 8007e70:	0038      	movs	r0, r7
 8007e72:	f000 fb97 	bl	80085a4 <__mdiff>
 8007e76:	68c3      	ldr	r3, [r0, #12]
 8007e78:	9008      	str	r0, [sp, #32]
 8007e7a:	9310      	str	r3, [sp, #64]	; 0x40
 8007e7c:	2301      	movs	r3, #1
 8007e7e:	930c      	str	r3, [sp, #48]	; 0x30
 8007e80:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d104      	bne.n	8007e90 <_dtoa_r+0xaa4>
 8007e86:	0001      	movs	r1, r0
 8007e88:	9805      	ldr	r0, [sp, #20]
 8007e8a:	f000 fb6f 	bl	800856c <__mcmp>
 8007e8e:	900c      	str	r0, [sp, #48]	; 0x30
 8007e90:	0038      	movs	r0, r7
 8007e92:	9908      	ldr	r1, [sp, #32]
 8007e94:	f000 f92a 	bl	80080ec <_Bfree>
 8007e98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e9a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e9c:	3301      	adds	r3, #1
 8007e9e:	9308      	str	r3, [sp, #32]
 8007ea0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007ea2:	4313      	orrs	r3, r2
 8007ea4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007ea6:	4313      	orrs	r3, r2
 8007ea8:	d10c      	bne.n	8007ec4 <_dtoa_r+0xad8>
 8007eaa:	9b07      	ldr	r3, [sp, #28]
 8007eac:	2b39      	cmp	r3, #57	; 0x39
 8007eae:	d026      	beq.n	8007efe <_dtoa_r+0xb12>
 8007eb0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	dd02      	ble.n	8007ebc <_dtoa_r+0xad0>
 8007eb6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007eb8:	3331      	adds	r3, #49	; 0x31
 8007eba:	9307      	str	r3, [sp, #28]
 8007ebc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ebe:	9a07      	ldr	r2, [sp, #28]
 8007ec0:	701a      	strb	r2, [r3, #0]
 8007ec2:	e76a      	b.n	8007d9a <_dtoa_r+0x9ae>
 8007ec4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	db04      	blt.n	8007ed4 <_dtoa_r+0xae8>
 8007eca:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007ecc:	4313      	orrs	r3, r2
 8007ece:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007ed0:	4313      	orrs	r3, r2
 8007ed2:	d11f      	bne.n	8007f14 <_dtoa_r+0xb28>
 8007ed4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	ddf0      	ble.n	8007ebc <_dtoa_r+0xad0>
 8007eda:	9905      	ldr	r1, [sp, #20]
 8007edc:	2201      	movs	r2, #1
 8007ede:	0038      	movs	r0, r7
 8007ee0:	f000 fad6 	bl	8008490 <__lshift>
 8007ee4:	0031      	movs	r1, r6
 8007ee6:	9005      	str	r0, [sp, #20]
 8007ee8:	f000 fb40 	bl	800856c <__mcmp>
 8007eec:	2800      	cmp	r0, #0
 8007eee:	dc03      	bgt.n	8007ef8 <_dtoa_r+0xb0c>
 8007ef0:	d1e4      	bne.n	8007ebc <_dtoa_r+0xad0>
 8007ef2:	9b07      	ldr	r3, [sp, #28]
 8007ef4:	07db      	lsls	r3, r3, #31
 8007ef6:	d5e1      	bpl.n	8007ebc <_dtoa_r+0xad0>
 8007ef8:	9b07      	ldr	r3, [sp, #28]
 8007efa:	2b39      	cmp	r3, #57	; 0x39
 8007efc:	d1db      	bne.n	8007eb6 <_dtoa_r+0xaca>
 8007efe:	2339      	movs	r3, #57	; 0x39
 8007f00:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007f02:	7013      	strb	r3, [r2, #0]
 8007f04:	9b08      	ldr	r3, [sp, #32]
 8007f06:	9308      	str	r3, [sp, #32]
 8007f08:	3b01      	subs	r3, #1
 8007f0a:	781a      	ldrb	r2, [r3, #0]
 8007f0c:	2a39      	cmp	r2, #57	; 0x39
 8007f0e:	d068      	beq.n	8007fe2 <_dtoa_r+0xbf6>
 8007f10:	3201      	adds	r2, #1
 8007f12:	e7d5      	b.n	8007ec0 <_dtoa_r+0xad4>
 8007f14:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	dd07      	ble.n	8007f2a <_dtoa_r+0xb3e>
 8007f1a:	9b07      	ldr	r3, [sp, #28]
 8007f1c:	2b39      	cmp	r3, #57	; 0x39
 8007f1e:	d0ee      	beq.n	8007efe <_dtoa_r+0xb12>
 8007f20:	9b07      	ldr	r3, [sp, #28]
 8007f22:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007f24:	3301      	adds	r3, #1
 8007f26:	7013      	strb	r3, [r2, #0]
 8007f28:	e737      	b.n	8007d9a <_dtoa_r+0x9ae>
 8007f2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f2c:	9a07      	ldr	r2, [sp, #28]
 8007f2e:	701a      	strb	r2, [r3, #0]
 8007f30:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007f32:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007f34:	4293      	cmp	r3, r2
 8007f36:	d03e      	beq.n	8007fb6 <_dtoa_r+0xbca>
 8007f38:	2300      	movs	r3, #0
 8007f3a:	220a      	movs	r2, #10
 8007f3c:	9905      	ldr	r1, [sp, #20]
 8007f3e:	0038      	movs	r0, r7
 8007f40:	f000 f8f8 	bl	8008134 <__multadd>
 8007f44:	2300      	movs	r3, #0
 8007f46:	9005      	str	r0, [sp, #20]
 8007f48:	220a      	movs	r2, #10
 8007f4a:	0021      	movs	r1, r4
 8007f4c:	0038      	movs	r0, r7
 8007f4e:	42ac      	cmp	r4, r5
 8007f50:	d106      	bne.n	8007f60 <_dtoa_r+0xb74>
 8007f52:	f000 f8ef 	bl	8008134 <__multadd>
 8007f56:	0004      	movs	r4, r0
 8007f58:	0005      	movs	r5, r0
 8007f5a:	9b08      	ldr	r3, [sp, #32]
 8007f5c:	930a      	str	r3, [sp, #40]	; 0x28
 8007f5e:	e778      	b.n	8007e52 <_dtoa_r+0xa66>
 8007f60:	f000 f8e8 	bl	8008134 <__multadd>
 8007f64:	0029      	movs	r1, r5
 8007f66:	0004      	movs	r4, r0
 8007f68:	2300      	movs	r3, #0
 8007f6a:	220a      	movs	r2, #10
 8007f6c:	0038      	movs	r0, r7
 8007f6e:	f000 f8e1 	bl	8008134 <__multadd>
 8007f72:	0005      	movs	r5, r0
 8007f74:	e7f1      	b.n	8007f5a <_dtoa_r+0xb6e>
 8007f76:	9b07      	ldr	r3, [sp, #28]
 8007f78:	930c      	str	r3, [sp, #48]	; 0x30
 8007f7a:	2400      	movs	r4, #0
 8007f7c:	0031      	movs	r1, r6
 8007f7e:	9805      	ldr	r0, [sp, #20]
 8007f80:	f7ff f9a8 	bl	80072d4 <quorem>
 8007f84:	9b06      	ldr	r3, [sp, #24]
 8007f86:	3030      	adds	r0, #48	; 0x30
 8007f88:	5518      	strb	r0, [r3, r4]
 8007f8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f8c:	3401      	adds	r4, #1
 8007f8e:	9007      	str	r0, [sp, #28]
 8007f90:	42a3      	cmp	r3, r4
 8007f92:	dd07      	ble.n	8007fa4 <_dtoa_r+0xbb8>
 8007f94:	2300      	movs	r3, #0
 8007f96:	220a      	movs	r2, #10
 8007f98:	0038      	movs	r0, r7
 8007f9a:	9905      	ldr	r1, [sp, #20]
 8007f9c:	f000 f8ca 	bl	8008134 <__multadd>
 8007fa0:	9005      	str	r0, [sp, #20]
 8007fa2:	e7eb      	b.n	8007f7c <_dtoa_r+0xb90>
 8007fa4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007fa6:	2001      	movs	r0, #1
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	dd00      	ble.n	8007fae <_dtoa_r+0xbc2>
 8007fac:	0018      	movs	r0, r3
 8007fae:	2400      	movs	r4, #0
 8007fb0:	9b06      	ldr	r3, [sp, #24]
 8007fb2:	181b      	adds	r3, r3, r0
 8007fb4:	9308      	str	r3, [sp, #32]
 8007fb6:	9905      	ldr	r1, [sp, #20]
 8007fb8:	2201      	movs	r2, #1
 8007fba:	0038      	movs	r0, r7
 8007fbc:	f000 fa68 	bl	8008490 <__lshift>
 8007fc0:	0031      	movs	r1, r6
 8007fc2:	9005      	str	r0, [sp, #20]
 8007fc4:	f000 fad2 	bl	800856c <__mcmp>
 8007fc8:	2800      	cmp	r0, #0
 8007fca:	dc9b      	bgt.n	8007f04 <_dtoa_r+0xb18>
 8007fcc:	d102      	bne.n	8007fd4 <_dtoa_r+0xbe8>
 8007fce:	9b07      	ldr	r3, [sp, #28]
 8007fd0:	07db      	lsls	r3, r3, #31
 8007fd2:	d497      	bmi.n	8007f04 <_dtoa_r+0xb18>
 8007fd4:	9b08      	ldr	r3, [sp, #32]
 8007fd6:	9308      	str	r3, [sp, #32]
 8007fd8:	3b01      	subs	r3, #1
 8007fda:	781a      	ldrb	r2, [r3, #0]
 8007fdc:	2a30      	cmp	r2, #48	; 0x30
 8007fde:	d0fa      	beq.n	8007fd6 <_dtoa_r+0xbea>
 8007fe0:	e6db      	b.n	8007d9a <_dtoa_r+0x9ae>
 8007fe2:	9a06      	ldr	r2, [sp, #24]
 8007fe4:	429a      	cmp	r2, r3
 8007fe6:	d18e      	bne.n	8007f06 <_dtoa_r+0xb1a>
 8007fe8:	9b02      	ldr	r3, [sp, #8]
 8007fea:	3301      	adds	r3, #1
 8007fec:	9302      	str	r3, [sp, #8]
 8007fee:	2331      	movs	r3, #49	; 0x31
 8007ff0:	e799      	b.n	8007f26 <_dtoa_r+0xb3a>
 8007ff2:	4b09      	ldr	r3, [pc, #36]	; (8008018 <_dtoa_r+0xc2c>)
 8007ff4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007ff6:	9306      	str	r3, [sp, #24]
 8007ff8:	4b08      	ldr	r3, [pc, #32]	; (800801c <_dtoa_r+0xc30>)
 8007ffa:	2a00      	cmp	r2, #0
 8007ffc:	d001      	beq.n	8008002 <_dtoa_r+0xc16>
 8007ffe:	f7ff fa3f 	bl	8007480 <_dtoa_r+0x94>
 8008002:	f7ff fa3f 	bl	8007484 <_dtoa_r+0x98>
 8008006:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008008:	2b00      	cmp	r3, #0
 800800a:	dcb6      	bgt.n	8007f7a <_dtoa_r+0xb8e>
 800800c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800800e:	2b02      	cmp	r3, #2
 8008010:	dd00      	ble.n	8008014 <_dtoa_r+0xc28>
 8008012:	e6ac      	b.n	8007d6e <_dtoa_r+0x982>
 8008014:	e7b1      	b.n	8007f7a <_dtoa_r+0xb8e>
 8008016:	46c0      	nop			; (mov r8, r8)
 8008018:	08009b10 	.word	0x08009b10
 800801c:	08009b18 	.word	0x08009b18

08008020 <_localeconv_r>:
 8008020:	4800      	ldr	r0, [pc, #0]	; (8008024 <_localeconv_r+0x4>)
 8008022:	4770      	bx	lr
 8008024:	20000160 	.word	0x20000160

08008028 <malloc>:
 8008028:	b510      	push	{r4, lr}
 800802a:	4b03      	ldr	r3, [pc, #12]	; (8008038 <malloc+0x10>)
 800802c:	0001      	movs	r1, r0
 800802e:	6818      	ldr	r0, [r3, #0]
 8008030:	f000 fc4c 	bl	80088cc <_malloc_r>
 8008034:	bd10      	pop	{r4, pc}
 8008036:	46c0      	nop			; (mov r8, r8)
 8008038:	2000000c 	.word	0x2000000c

0800803c <memchr>:
 800803c:	b2c9      	uxtb	r1, r1
 800803e:	1882      	adds	r2, r0, r2
 8008040:	4290      	cmp	r0, r2
 8008042:	d101      	bne.n	8008048 <memchr+0xc>
 8008044:	2000      	movs	r0, #0
 8008046:	4770      	bx	lr
 8008048:	7803      	ldrb	r3, [r0, #0]
 800804a:	428b      	cmp	r3, r1
 800804c:	d0fb      	beq.n	8008046 <memchr+0xa>
 800804e:	3001      	adds	r0, #1
 8008050:	e7f6      	b.n	8008040 <memchr+0x4>

08008052 <memcpy>:
 8008052:	2300      	movs	r3, #0
 8008054:	b510      	push	{r4, lr}
 8008056:	429a      	cmp	r2, r3
 8008058:	d100      	bne.n	800805c <memcpy+0xa>
 800805a:	bd10      	pop	{r4, pc}
 800805c:	5ccc      	ldrb	r4, [r1, r3]
 800805e:	54c4      	strb	r4, [r0, r3]
 8008060:	3301      	adds	r3, #1
 8008062:	e7f8      	b.n	8008056 <memcpy+0x4>

08008064 <_Balloc>:
 8008064:	b570      	push	{r4, r5, r6, lr}
 8008066:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008068:	0006      	movs	r6, r0
 800806a:	000c      	movs	r4, r1
 800806c:	2d00      	cmp	r5, #0
 800806e:	d10e      	bne.n	800808e <_Balloc+0x2a>
 8008070:	2010      	movs	r0, #16
 8008072:	f7ff ffd9 	bl	8008028 <malloc>
 8008076:	1e02      	subs	r2, r0, #0
 8008078:	6270      	str	r0, [r6, #36]	; 0x24
 800807a:	d104      	bne.n	8008086 <_Balloc+0x22>
 800807c:	2166      	movs	r1, #102	; 0x66
 800807e:	4b19      	ldr	r3, [pc, #100]	; (80080e4 <_Balloc+0x80>)
 8008080:	4819      	ldr	r0, [pc, #100]	; (80080e8 <_Balloc+0x84>)
 8008082:	f000 fe0d 	bl	8008ca0 <__assert_func>
 8008086:	6045      	str	r5, [r0, #4]
 8008088:	6085      	str	r5, [r0, #8]
 800808a:	6005      	str	r5, [r0, #0]
 800808c:	60c5      	str	r5, [r0, #12]
 800808e:	6a75      	ldr	r5, [r6, #36]	; 0x24
 8008090:	68eb      	ldr	r3, [r5, #12]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d013      	beq.n	80080be <_Balloc+0x5a>
 8008096:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008098:	00a2      	lsls	r2, r4, #2
 800809a:	68db      	ldr	r3, [r3, #12]
 800809c:	189b      	adds	r3, r3, r2
 800809e:	6818      	ldr	r0, [r3, #0]
 80080a0:	2800      	cmp	r0, #0
 80080a2:	d118      	bne.n	80080d6 <_Balloc+0x72>
 80080a4:	2101      	movs	r1, #1
 80080a6:	000d      	movs	r5, r1
 80080a8:	40a5      	lsls	r5, r4
 80080aa:	1d6a      	adds	r2, r5, #5
 80080ac:	0030      	movs	r0, r6
 80080ae:	0092      	lsls	r2, r2, #2
 80080b0:	f000 fb74 	bl	800879c <_calloc_r>
 80080b4:	2800      	cmp	r0, #0
 80080b6:	d00c      	beq.n	80080d2 <_Balloc+0x6e>
 80080b8:	6044      	str	r4, [r0, #4]
 80080ba:	6085      	str	r5, [r0, #8]
 80080bc:	e00d      	b.n	80080da <_Balloc+0x76>
 80080be:	2221      	movs	r2, #33	; 0x21
 80080c0:	2104      	movs	r1, #4
 80080c2:	0030      	movs	r0, r6
 80080c4:	f000 fb6a 	bl	800879c <_calloc_r>
 80080c8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80080ca:	60e8      	str	r0, [r5, #12]
 80080cc:	68db      	ldr	r3, [r3, #12]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d1e1      	bne.n	8008096 <_Balloc+0x32>
 80080d2:	2000      	movs	r0, #0
 80080d4:	bd70      	pop	{r4, r5, r6, pc}
 80080d6:	6802      	ldr	r2, [r0, #0]
 80080d8:	601a      	str	r2, [r3, #0]
 80080da:	2300      	movs	r3, #0
 80080dc:	6103      	str	r3, [r0, #16]
 80080de:	60c3      	str	r3, [r0, #12]
 80080e0:	e7f8      	b.n	80080d4 <_Balloc+0x70>
 80080e2:	46c0      	nop			; (mov r8, r8)
 80080e4:	08009b1d 	.word	0x08009b1d
 80080e8:	08009ba0 	.word	0x08009ba0

080080ec <_Bfree>:
 80080ec:	b570      	push	{r4, r5, r6, lr}
 80080ee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80080f0:	0005      	movs	r5, r0
 80080f2:	000c      	movs	r4, r1
 80080f4:	2e00      	cmp	r6, #0
 80080f6:	d10e      	bne.n	8008116 <_Bfree+0x2a>
 80080f8:	2010      	movs	r0, #16
 80080fa:	f7ff ff95 	bl	8008028 <malloc>
 80080fe:	1e02      	subs	r2, r0, #0
 8008100:	6268      	str	r0, [r5, #36]	; 0x24
 8008102:	d104      	bne.n	800810e <_Bfree+0x22>
 8008104:	218a      	movs	r1, #138	; 0x8a
 8008106:	4b09      	ldr	r3, [pc, #36]	; (800812c <_Bfree+0x40>)
 8008108:	4809      	ldr	r0, [pc, #36]	; (8008130 <_Bfree+0x44>)
 800810a:	f000 fdc9 	bl	8008ca0 <__assert_func>
 800810e:	6046      	str	r6, [r0, #4]
 8008110:	6086      	str	r6, [r0, #8]
 8008112:	6006      	str	r6, [r0, #0]
 8008114:	60c6      	str	r6, [r0, #12]
 8008116:	2c00      	cmp	r4, #0
 8008118:	d007      	beq.n	800812a <_Bfree+0x3e>
 800811a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800811c:	6862      	ldr	r2, [r4, #4]
 800811e:	68db      	ldr	r3, [r3, #12]
 8008120:	0092      	lsls	r2, r2, #2
 8008122:	189b      	adds	r3, r3, r2
 8008124:	681a      	ldr	r2, [r3, #0]
 8008126:	6022      	str	r2, [r4, #0]
 8008128:	601c      	str	r4, [r3, #0]
 800812a:	bd70      	pop	{r4, r5, r6, pc}
 800812c:	08009b1d 	.word	0x08009b1d
 8008130:	08009ba0 	.word	0x08009ba0

08008134 <__multadd>:
 8008134:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008136:	000e      	movs	r6, r1
 8008138:	9001      	str	r0, [sp, #4]
 800813a:	000c      	movs	r4, r1
 800813c:	001d      	movs	r5, r3
 800813e:	2000      	movs	r0, #0
 8008140:	690f      	ldr	r7, [r1, #16]
 8008142:	3614      	adds	r6, #20
 8008144:	6833      	ldr	r3, [r6, #0]
 8008146:	3001      	adds	r0, #1
 8008148:	b299      	uxth	r1, r3
 800814a:	4351      	muls	r1, r2
 800814c:	0c1b      	lsrs	r3, r3, #16
 800814e:	4353      	muls	r3, r2
 8008150:	1949      	adds	r1, r1, r5
 8008152:	0c0d      	lsrs	r5, r1, #16
 8008154:	195b      	adds	r3, r3, r5
 8008156:	0c1d      	lsrs	r5, r3, #16
 8008158:	b289      	uxth	r1, r1
 800815a:	041b      	lsls	r3, r3, #16
 800815c:	185b      	adds	r3, r3, r1
 800815e:	c608      	stmia	r6!, {r3}
 8008160:	4287      	cmp	r7, r0
 8008162:	dcef      	bgt.n	8008144 <__multadd+0x10>
 8008164:	2d00      	cmp	r5, #0
 8008166:	d022      	beq.n	80081ae <__multadd+0x7a>
 8008168:	68a3      	ldr	r3, [r4, #8]
 800816a:	42bb      	cmp	r3, r7
 800816c:	dc19      	bgt.n	80081a2 <__multadd+0x6e>
 800816e:	6863      	ldr	r3, [r4, #4]
 8008170:	9801      	ldr	r0, [sp, #4]
 8008172:	1c59      	adds	r1, r3, #1
 8008174:	f7ff ff76 	bl	8008064 <_Balloc>
 8008178:	1e06      	subs	r6, r0, #0
 800817a:	d105      	bne.n	8008188 <__multadd+0x54>
 800817c:	0002      	movs	r2, r0
 800817e:	21b5      	movs	r1, #181	; 0xb5
 8008180:	4b0c      	ldr	r3, [pc, #48]	; (80081b4 <__multadd+0x80>)
 8008182:	480d      	ldr	r0, [pc, #52]	; (80081b8 <__multadd+0x84>)
 8008184:	f000 fd8c 	bl	8008ca0 <__assert_func>
 8008188:	0021      	movs	r1, r4
 800818a:	6923      	ldr	r3, [r4, #16]
 800818c:	310c      	adds	r1, #12
 800818e:	1c9a      	adds	r2, r3, #2
 8008190:	0092      	lsls	r2, r2, #2
 8008192:	300c      	adds	r0, #12
 8008194:	f7ff ff5d 	bl	8008052 <memcpy>
 8008198:	0021      	movs	r1, r4
 800819a:	9801      	ldr	r0, [sp, #4]
 800819c:	f7ff ffa6 	bl	80080ec <_Bfree>
 80081a0:	0034      	movs	r4, r6
 80081a2:	1d3b      	adds	r3, r7, #4
 80081a4:	009b      	lsls	r3, r3, #2
 80081a6:	18e3      	adds	r3, r4, r3
 80081a8:	605d      	str	r5, [r3, #4]
 80081aa:	1c7b      	adds	r3, r7, #1
 80081ac:	6123      	str	r3, [r4, #16]
 80081ae:	0020      	movs	r0, r4
 80081b0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80081b2:	46c0      	nop			; (mov r8, r8)
 80081b4:	08009b8f 	.word	0x08009b8f
 80081b8:	08009ba0 	.word	0x08009ba0

080081bc <__hi0bits>:
 80081bc:	0003      	movs	r3, r0
 80081be:	0c02      	lsrs	r2, r0, #16
 80081c0:	2000      	movs	r0, #0
 80081c2:	4282      	cmp	r2, r0
 80081c4:	d101      	bne.n	80081ca <__hi0bits+0xe>
 80081c6:	041b      	lsls	r3, r3, #16
 80081c8:	3010      	adds	r0, #16
 80081ca:	0e1a      	lsrs	r2, r3, #24
 80081cc:	d101      	bne.n	80081d2 <__hi0bits+0x16>
 80081ce:	3008      	adds	r0, #8
 80081d0:	021b      	lsls	r3, r3, #8
 80081d2:	0f1a      	lsrs	r2, r3, #28
 80081d4:	d101      	bne.n	80081da <__hi0bits+0x1e>
 80081d6:	3004      	adds	r0, #4
 80081d8:	011b      	lsls	r3, r3, #4
 80081da:	0f9a      	lsrs	r2, r3, #30
 80081dc:	d101      	bne.n	80081e2 <__hi0bits+0x26>
 80081de:	3002      	adds	r0, #2
 80081e0:	009b      	lsls	r3, r3, #2
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	db03      	blt.n	80081ee <__hi0bits+0x32>
 80081e6:	3001      	adds	r0, #1
 80081e8:	005b      	lsls	r3, r3, #1
 80081ea:	d400      	bmi.n	80081ee <__hi0bits+0x32>
 80081ec:	2020      	movs	r0, #32
 80081ee:	4770      	bx	lr

080081f0 <__lo0bits>:
 80081f0:	6803      	ldr	r3, [r0, #0]
 80081f2:	0002      	movs	r2, r0
 80081f4:	2107      	movs	r1, #7
 80081f6:	0018      	movs	r0, r3
 80081f8:	4008      	ands	r0, r1
 80081fa:	420b      	tst	r3, r1
 80081fc:	d00d      	beq.n	800821a <__lo0bits+0x2a>
 80081fe:	3906      	subs	r1, #6
 8008200:	2000      	movs	r0, #0
 8008202:	420b      	tst	r3, r1
 8008204:	d105      	bne.n	8008212 <__lo0bits+0x22>
 8008206:	3002      	adds	r0, #2
 8008208:	4203      	tst	r3, r0
 800820a:	d003      	beq.n	8008214 <__lo0bits+0x24>
 800820c:	40cb      	lsrs	r3, r1
 800820e:	0008      	movs	r0, r1
 8008210:	6013      	str	r3, [r2, #0]
 8008212:	4770      	bx	lr
 8008214:	089b      	lsrs	r3, r3, #2
 8008216:	6013      	str	r3, [r2, #0]
 8008218:	e7fb      	b.n	8008212 <__lo0bits+0x22>
 800821a:	b299      	uxth	r1, r3
 800821c:	2900      	cmp	r1, #0
 800821e:	d101      	bne.n	8008224 <__lo0bits+0x34>
 8008220:	2010      	movs	r0, #16
 8008222:	0c1b      	lsrs	r3, r3, #16
 8008224:	b2d9      	uxtb	r1, r3
 8008226:	2900      	cmp	r1, #0
 8008228:	d101      	bne.n	800822e <__lo0bits+0x3e>
 800822a:	3008      	adds	r0, #8
 800822c:	0a1b      	lsrs	r3, r3, #8
 800822e:	0719      	lsls	r1, r3, #28
 8008230:	d101      	bne.n	8008236 <__lo0bits+0x46>
 8008232:	3004      	adds	r0, #4
 8008234:	091b      	lsrs	r3, r3, #4
 8008236:	0799      	lsls	r1, r3, #30
 8008238:	d101      	bne.n	800823e <__lo0bits+0x4e>
 800823a:	3002      	adds	r0, #2
 800823c:	089b      	lsrs	r3, r3, #2
 800823e:	07d9      	lsls	r1, r3, #31
 8008240:	d4e9      	bmi.n	8008216 <__lo0bits+0x26>
 8008242:	3001      	adds	r0, #1
 8008244:	085b      	lsrs	r3, r3, #1
 8008246:	d1e6      	bne.n	8008216 <__lo0bits+0x26>
 8008248:	2020      	movs	r0, #32
 800824a:	e7e2      	b.n	8008212 <__lo0bits+0x22>

0800824c <__i2b>:
 800824c:	b510      	push	{r4, lr}
 800824e:	000c      	movs	r4, r1
 8008250:	2101      	movs	r1, #1
 8008252:	f7ff ff07 	bl	8008064 <_Balloc>
 8008256:	2800      	cmp	r0, #0
 8008258:	d106      	bne.n	8008268 <__i2b+0x1c>
 800825a:	21a0      	movs	r1, #160	; 0xa0
 800825c:	0002      	movs	r2, r0
 800825e:	4b04      	ldr	r3, [pc, #16]	; (8008270 <__i2b+0x24>)
 8008260:	4804      	ldr	r0, [pc, #16]	; (8008274 <__i2b+0x28>)
 8008262:	0049      	lsls	r1, r1, #1
 8008264:	f000 fd1c 	bl	8008ca0 <__assert_func>
 8008268:	2301      	movs	r3, #1
 800826a:	6144      	str	r4, [r0, #20]
 800826c:	6103      	str	r3, [r0, #16]
 800826e:	bd10      	pop	{r4, pc}
 8008270:	08009b8f 	.word	0x08009b8f
 8008274:	08009ba0 	.word	0x08009ba0

08008278 <__multiply>:
 8008278:	b5f0      	push	{r4, r5, r6, r7, lr}
 800827a:	690b      	ldr	r3, [r1, #16]
 800827c:	0014      	movs	r4, r2
 800827e:	6912      	ldr	r2, [r2, #16]
 8008280:	000d      	movs	r5, r1
 8008282:	b089      	sub	sp, #36	; 0x24
 8008284:	4293      	cmp	r3, r2
 8008286:	da01      	bge.n	800828c <__multiply+0x14>
 8008288:	0025      	movs	r5, r4
 800828a:	000c      	movs	r4, r1
 800828c:	692f      	ldr	r7, [r5, #16]
 800828e:	6926      	ldr	r6, [r4, #16]
 8008290:	6869      	ldr	r1, [r5, #4]
 8008292:	19bb      	adds	r3, r7, r6
 8008294:	9302      	str	r3, [sp, #8]
 8008296:	68ab      	ldr	r3, [r5, #8]
 8008298:	19ba      	adds	r2, r7, r6
 800829a:	4293      	cmp	r3, r2
 800829c:	da00      	bge.n	80082a0 <__multiply+0x28>
 800829e:	3101      	adds	r1, #1
 80082a0:	f7ff fee0 	bl	8008064 <_Balloc>
 80082a4:	9001      	str	r0, [sp, #4]
 80082a6:	2800      	cmp	r0, #0
 80082a8:	d106      	bne.n	80082b8 <__multiply+0x40>
 80082aa:	215e      	movs	r1, #94	; 0x5e
 80082ac:	0002      	movs	r2, r0
 80082ae:	4b48      	ldr	r3, [pc, #288]	; (80083d0 <__multiply+0x158>)
 80082b0:	4848      	ldr	r0, [pc, #288]	; (80083d4 <__multiply+0x15c>)
 80082b2:	31ff      	adds	r1, #255	; 0xff
 80082b4:	f000 fcf4 	bl	8008ca0 <__assert_func>
 80082b8:	9b01      	ldr	r3, [sp, #4]
 80082ba:	2200      	movs	r2, #0
 80082bc:	3314      	adds	r3, #20
 80082be:	469c      	mov	ip, r3
 80082c0:	19bb      	adds	r3, r7, r6
 80082c2:	009b      	lsls	r3, r3, #2
 80082c4:	4463      	add	r3, ip
 80082c6:	9303      	str	r3, [sp, #12]
 80082c8:	4663      	mov	r3, ip
 80082ca:	9903      	ldr	r1, [sp, #12]
 80082cc:	428b      	cmp	r3, r1
 80082ce:	d32c      	bcc.n	800832a <__multiply+0xb2>
 80082d0:	002b      	movs	r3, r5
 80082d2:	0022      	movs	r2, r4
 80082d4:	3314      	adds	r3, #20
 80082d6:	00bf      	lsls	r7, r7, #2
 80082d8:	3214      	adds	r2, #20
 80082da:	9306      	str	r3, [sp, #24]
 80082dc:	00b6      	lsls	r6, r6, #2
 80082de:	19db      	adds	r3, r3, r7
 80082e0:	9304      	str	r3, [sp, #16]
 80082e2:	1993      	adds	r3, r2, r6
 80082e4:	9307      	str	r3, [sp, #28]
 80082e6:	2304      	movs	r3, #4
 80082e8:	9305      	str	r3, [sp, #20]
 80082ea:	002b      	movs	r3, r5
 80082ec:	9904      	ldr	r1, [sp, #16]
 80082ee:	3315      	adds	r3, #21
 80082f0:	9200      	str	r2, [sp, #0]
 80082f2:	4299      	cmp	r1, r3
 80082f4:	d305      	bcc.n	8008302 <__multiply+0x8a>
 80082f6:	1b4b      	subs	r3, r1, r5
 80082f8:	3b15      	subs	r3, #21
 80082fa:	089b      	lsrs	r3, r3, #2
 80082fc:	3301      	adds	r3, #1
 80082fe:	009b      	lsls	r3, r3, #2
 8008300:	9305      	str	r3, [sp, #20]
 8008302:	9b07      	ldr	r3, [sp, #28]
 8008304:	9a00      	ldr	r2, [sp, #0]
 8008306:	429a      	cmp	r2, r3
 8008308:	d311      	bcc.n	800832e <__multiply+0xb6>
 800830a:	9b02      	ldr	r3, [sp, #8]
 800830c:	2b00      	cmp	r3, #0
 800830e:	dd06      	ble.n	800831e <__multiply+0xa6>
 8008310:	9b03      	ldr	r3, [sp, #12]
 8008312:	3b04      	subs	r3, #4
 8008314:	9303      	str	r3, [sp, #12]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	9300      	str	r3, [sp, #0]
 800831a:	2b00      	cmp	r3, #0
 800831c:	d053      	beq.n	80083c6 <__multiply+0x14e>
 800831e:	9b01      	ldr	r3, [sp, #4]
 8008320:	9a02      	ldr	r2, [sp, #8]
 8008322:	0018      	movs	r0, r3
 8008324:	611a      	str	r2, [r3, #16]
 8008326:	b009      	add	sp, #36	; 0x24
 8008328:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800832a:	c304      	stmia	r3!, {r2}
 800832c:	e7cd      	b.n	80082ca <__multiply+0x52>
 800832e:	9b00      	ldr	r3, [sp, #0]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	b298      	uxth	r0, r3
 8008334:	2800      	cmp	r0, #0
 8008336:	d01b      	beq.n	8008370 <__multiply+0xf8>
 8008338:	4667      	mov	r7, ip
 800833a:	2400      	movs	r4, #0
 800833c:	9e06      	ldr	r6, [sp, #24]
 800833e:	ce02      	ldmia	r6!, {r1}
 8008340:	683a      	ldr	r2, [r7, #0]
 8008342:	b28b      	uxth	r3, r1
 8008344:	4343      	muls	r3, r0
 8008346:	b292      	uxth	r2, r2
 8008348:	189b      	adds	r3, r3, r2
 800834a:	191b      	adds	r3, r3, r4
 800834c:	0c0c      	lsrs	r4, r1, #16
 800834e:	4344      	muls	r4, r0
 8008350:	683a      	ldr	r2, [r7, #0]
 8008352:	0c11      	lsrs	r1, r2, #16
 8008354:	1861      	adds	r1, r4, r1
 8008356:	0c1c      	lsrs	r4, r3, #16
 8008358:	1909      	adds	r1, r1, r4
 800835a:	0c0c      	lsrs	r4, r1, #16
 800835c:	b29b      	uxth	r3, r3
 800835e:	0409      	lsls	r1, r1, #16
 8008360:	430b      	orrs	r3, r1
 8008362:	c708      	stmia	r7!, {r3}
 8008364:	9b04      	ldr	r3, [sp, #16]
 8008366:	42b3      	cmp	r3, r6
 8008368:	d8e9      	bhi.n	800833e <__multiply+0xc6>
 800836a:	4663      	mov	r3, ip
 800836c:	9a05      	ldr	r2, [sp, #20]
 800836e:	509c      	str	r4, [r3, r2]
 8008370:	9b00      	ldr	r3, [sp, #0]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	0c1e      	lsrs	r6, r3, #16
 8008376:	d020      	beq.n	80083ba <__multiply+0x142>
 8008378:	4663      	mov	r3, ip
 800837a:	002c      	movs	r4, r5
 800837c:	4660      	mov	r0, ip
 800837e:	2700      	movs	r7, #0
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	3414      	adds	r4, #20
 8008384:	6822      	ldr	r2, [r4, #0]
 8008386:	b29b      	uxth	r3, r3
 8008388:	b291      	uxth	r1, r2
 800838a:	4371      	muls	r1, r6
 800838c:	6802      	ldr	r2, [r0, #0]
 800838e:	0c12      	lsrs	r2, r2, #16
 8008390:	1889      	adds	r1, r1, r2
 8008392:	19cf      	adds	r7, r1, r7
 8008394:	0439      	lsls	r1, r7, #16
 8008396:	430b      	orrs	r3, r1
 8008398:	6003      	str	r3, [r0, #0]
 800839a:	cc02      	ldmia	r4!, {r1}
 800839c:	6843      	ldr	r3, [r0, #4]
 800839e:	0c09      	lsrs	r1, r1, #16
 80083a0:	4371      	muls	r1, r6
 80083a2:	b29b      	uxth	r3, r3
 80083a4:	0c3f      	lsrs	r7, r7, #16
 80083a6:	18cb      	adds	r3, r1, r3
 80083a8:	9a04      	ldr	r2, [sp, #16]
 80083aa:	19db      	adds	r3, r3, r7
 80083ac:	0c1f      	lsrs	r7, r3, #16
 80083ae:	3004      	adds	r0, #4
 80083b0:	42a2      	cmp	r2, r4
 80083b2:	d8e7      	bhi.n	8008384 <__multiply+0x10c>
 80083b4:	4662      	mov	r2, ip
 80083b6:	9905      	ldr	r1, [sp, #20]
 80083b8:	5053      	str	r3, [r2, r1]
 80083ba:	9b00      	ldr	r3, [sp, #0]
 80083bc:	3304      	adds	r3, #4
 80083be:	9300      	str	r3, [sp, #0]
 80083c0:	2304      	movs	r3, #4
 80083c2:	449c      	add	ip, r3
 80083c4:	e79d      	b.n	8008302 <__multiply+0x8a>
 80083c6:	9b02      	ldr	r3, [sp, #8]
 80083c8:	3b01      	subs	r3, #1
 80083ca:	9302      	str	r3, [sp, #8]
 80083cc:	e79d      	b.n	800830a <__multiply+0x92>
 80083ce:	46c0      	nop			; (mov r8, r8)
 80083d0:	08009b8f 	.word	0x08009b8f
 80083d4:	08009ba0 	.word	0x08009ba0

080083d8 <__pow5mult>:
 80083d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80083da:	2303      	movs	r3, #3
 80083dc:	0015      	movs	r5, r2
 80083de:	0007      	movs	r7, r0
 80083e0:	000e      	movs	r6, r1
 80083e2:	401a      	ands	r2, r3
 80083e4:	421d      	tst	r5, r3
 80083e6:	d008      	beq.n	80083fa <__pow5mult+0x22>
 80083e8:	4925      	ldr	r1, [pc, #148]	; (8008480 <__pow5mult+0xa8>)
 80083ea:	3a01      	subs	r2, #1
 80083ec:	0092      	lsls	r2, r2, #2
 80083ee:	5852      	ldr	r2, [r2, r1]
 80083f0:	2300      	movs	r3, #0
 80083f2:	0031      	movs	r1, r6
 80083f4:	f7ff fe9e 	bl	8008134 <__multadd>
 80083f8:	0006      	movs	r6, r0
 80083fa:	10ad      	asrs	r5, r5, #2
 80083fc:	d03d      	beq.n	800847a <__pow5mult+0xa2>
 80083fe:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8008400:	2c00      	cmp	r4, #0
 8008402:	d10f      	bne.n	8008424 <__pow5mult+0x4c>
 8008404:	2010      	movs	r0, #16
 8008406:	f7ff fe0f 	bl	8008028 <malloc>
 800840a:	1e02      	subs	r2, r0, #0
 800840c:	6278      	str	r0, [r7, #36]	; 0x24
 800840e:	d105      	bne.n	800841c <__pow5mult+0x44>
 8008410:	21d7      	movs	r1, #215	; 0xd7
 8008412:	4b1c      	ldr	r3, [pc, #112]	; (8008484 <__pow5mult+0xac>)
 8008414:	481c      	ldr	r0, [pc, #112]	; (8008488 <__pow5mult+0xb0>)
 8008416:	0049      	lsls	r1, r1, #1
 8008418:	f000 fc42 	bl	8008ca0 <__assert_func>
 800841c:	6044      	str	r4, [r0, #4]
 800841e:	6084      	str	r4, [r0, #8]
 8008420:	6004      	str	r4, [r0, #0]
 8008422:	60c4      	str	r4, [r0, #12]
 8008424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008426:	689c      	ldr	r4, [r3, #8]
 8008428:	9301      	str	r3, [sp, #4]
 800842a:	2c00      	cmp	r4, #0
 800842c:	d108      	bne.n	8008440 <__pow5mult+0x68>
 800842e:	0038      	movs	r0, r7
 8008430:	4916      	ldr	r1, [pc, #88]	; (800848c <__pow5mult+0xb4>)
 8008432:	f7ff ff0b 	bl	800824c <__i2b>
 8008436:	9b01      	ldr	r3, [sp, #4]
 8008438:	0004      	movs	r4, r0
 800843a:	6098      	str	r0, [r3, #8]
 800843c:	2300      	movs	r3, #0
 800843e:	6003      	str	r3, [r0, #0]
 8008440:	2301      	movs	r3, #1
 8008442:	421d      	tst	r5, r3
 8008444:	d00a      	beq.n	800845c <__pow5mult+0x84>
 8008446:	0031      	movs	r1, r6
 8008448:	0022      	movs	r2, r4
 800844a:	0038      	movs	r0, r7
 800844c:	f7ff ff14 	bl	8008278 <__multiply>
 8008450:	0031      	movs	r1, r6
 8008452:	9001      	str	r0, [sp, #4]
 8008454:	0038      	movs	r0, r7
 8008456:	f7ff fe49 	bl	80080ec <_Bfree>
 800845a:	9e01      	ldr	r6, [sp, #4]
 800845c:	106d      	asrs	r5, r5, #1
 800845e:	d00c      	beq.n	800847a <__pow5mult+0xa2>
 8008460:	6820      	ldr	r0, [r4, #0]
 8008462:	2800      	cmp	r0, #0
 8008464:	d107      	bne.n	8008476 <__pow5mult+0x9e>
 8008466:	0022      	movs	r2, r4
 8008468:	0021      	movs	r1, r4
 800846a:	0038      	movs	r0, r7
 800846c:	f7ff ff04 	bl	8008278 <__multiply>
 8008470:	2300      	movs	r3, #0
 8008472:	6020      	str	r0, [r4, #0]
 8008474:	6003      	str	r3, [r0, #0]
 8008476:	0004      	movs	r4, r0
 8008478:	e7e2      	b.n	8008440 <__pow5mult+0x68>
 800847a:	0030      	movs	r0, r6
 800847c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800847e:	46c0      	nop			; (mov r8, r8)
 8008480:	08009cf0 	.word	0x08009cf0
 8008484:	08009b1d 	.word	0x08009b1d
 8008488:	08009ba0 	.word	0x08009ba0
 800848c:	00000271 	.word	0x00000271

08008490 <__lshift>:
 8008490:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008492:	000c      	movs	r4, r1
 8008494:	0017      	movs	r7, r2
 8008496:	6923      	ldr	r3, [r4, #16]
 8008498:	1155      	asrs	r5, r2, #5
 800849a:	b087      	sub	sp, #28
 800849c:	18eb      	adds	r3, r5, r3
 800849e:	9302      	str	r3, [sp, #8]
 80084a0:	3301      	adds	r3, #1
 80084a2:	9301      	str	r3, [sp, #4]
 80084a4:	6849      	ldr	r1, [r1, #4]
 80084a6:	68a3      	ldr	r3, [r4, #8]
 80084a8:	9004      	str	r0, [sp, #16]
 80084aa:	9a01      	ldr	r2, [sp, #4]
 80084ac:	4293      	cmp	r3, r2
 80084ae:	db10      	blt.n	80084d2 <__lshift+0x42>
 80084b0:	9804      	ldr	r0, [sp, #16]
 80084b2:	f7ff fdd7 	bl	8008064 <_Balloc>
 80084b6:	2300      	movs	r3, #0
 80084b8:	0002      	movs	r2, r0
 80084ba:	0006      	movs	r6, r0
 80084bc:	0019      	movs	r1, r3
 80084be:	3214      	adds	r2, #20
 80084c0:	4298      	cmp	r0, r3
 80084c2:	d10c      	bne.n	80084de <__lshift+0x4e>
 80084c4:	21da      	movs	r1, #218	; 0xda
 80084c6:	0002      	movs	r2, r0
 80084c8:	4b26      	ldr	r3, [pc, #152]	; (8008564 <__lshift+0xd4>)
 80084ca:	4827      	ldr	r0, [pc, #156]	; (8008568 <__lshift+0xd8>)
 80084cc:	31ff      	adds	r1, #255	; 0xff
 80084ce:	f000 fbe7 	bl	8008ca0 <__assert_func>
 80084d2:	3101      	adds	r1, #1
 80084d4:	005b      	lsls	r3, r3, #1
 80084d6:	e7e8      	b.n	80084aa <__lshift+0x1a>
 80084d8:	0098      	lsls	r0, r3, #2
 80084da:	5011      	str	r1, [r2, r0]
 80084dc:	3301      	adds	r3, #1
 80084de:	42ab      	cmp	r3, r5
 80084e0:	dbfa      	blt.n	80084d8 <__lshift+0x48>
 80084e2:	43eb      	mvns	r3, r5
 80084e4:	17db      	asrs	r3, r3, #31
 80084e6:	401d      	ands	r5, r3
 80084e8:	211f      	movs	r1, #31
 80084ea:	0023      	movs	r3, r4
 80084ec:	0038      	movs	r0, r7
 80084ee:	00ad      	lsls	r5, r5, #2
 80084f0:	1955      	adds	r5, r2, r5
 80084f2:	6922      	ldr	r2, [r4, #16]
 80084f4:	3314      	adds	r3, #20
 80084f6:	0092      	lsls	r2, r2, #2
 80084f8:	4008      	ands	r0, r1
 80084fa:	4684      	mov	ip, r0
 80084fc:	189a      	adds	r2, r3, r2
 80084fe:	420f      	tst	r7, r1
 8008500:	d02a      	beq.n	8008558 <__lshift+0xc8>
 8008502:	3101      	adds	r1, #1
 8008504:	1a09      	subs	r1, r1, r0
 8008506:	9105      	str	r1, [sp, #20]
 8008508:	2100      	movs	r1, #0
 800850a:	9503      	str	r5, [sp, #12]
 800850c:	4667      	mov	r7, ip
 800850e:	6818      	ldr	r0, [r3, #0]
 8008510:	40b8      	lsls	r0, r7
 8008512:	4301      	orrs	r1, r0
 8008514:	9803      	ldr	r0, [sp, #12]
 8008516:	c002      	stmia	r0!, {r1}
 8008518:	cb02      	ldmia	r3!, {r1}
 800851a:	9003      	str	r0, [sp, #12]
 800851c:	9805      	ldr	r0, [sp, #20]
 800851e:	40c1      	lsrs	r1, r0
 8008520:	429a      	cmp	r2, r3
 8008522:	d8f3      	bhi.n	800850c <__lshift+0x7c>
 8008524:	0020      	movs	r0, r4
 8008526:	3015      	adds	r0, #21
 8008528:	2304      	movs	r3, #4
 800852a:	4282      	cmp	r2, r0
 800852c:	d304      	bcc.n	8008538 <__lshift+0xa8>
 800852e:	1b13      	subs	r3, r2, r4
 8008530:	3b15      	subs	r3, #21
 8008532:	089b      	lsrs	r3, r3, #2
 8008534:	3301      	adds	r3, #1
 8008536:	009b      	lsls	r3, r3, #2
 8008538:	50e9      	str	r1, [r5, r3]
 800853a:	2900      	cmp	r1, #0
 800853c:	d002      	beq.n	8008544 <__lshift+0xb4>
 800853e:	9b02      	ldr	r3, [sp, #8]
 8008540:	3302      	adds	r3, #2
 8008542:	9301      	str	r3, [sp, #4]
 8008544:	9b01      	ldr	r3, [sp, #4]
 8008546:	9804      	ldr	r0, [sp, #16]
 8008548:	3b01      	subs	r3, #1
 800854a:	0021      	movs	r1, r4
 800854c:	6133      	str	r3, [r6, #16]
 800854e:	f7ff fdcd 	bl	80080ec <_Bfree>
 8008552:	0030      	movs	r0, r6
 8008554:	b007      	add	sp, #28
 8008556:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008558:	cb02      	ldmia	r3!, {r1}
 800855a:	c502      	stmia	r5!, {r1}
 800855c:	429a      	cmp	r2, r3
 800855e:	d8fb      	bhi.n	8008558 <__lshift+0xc8>
 8008560:	e7f0      	b.n	8008544 <__lshift+0xb4>
 8008562:	46c0      	nop			; (mov r8, r8)
 8008564:	08009b8f 	.word	0x08009b8f
 8008568:	08009ba0 	.word	0x08009ba0

0800856c <__mcmp>:
 800856c:	6902      	ldr	r2, [r0, #16]
 800856e:	690b      	ldr	r3, [r1, #16]
 8008570:	b530      	push	{r4, r5, lr}
 8008572:	0004      	movs	r4, r0
 8008574:	1ad0      	subs	r0, r2, r3
 8008576:	429a      	cmp	r2, r3
 8008578:	d10d      	bne.n	8008596 <__mcmp+0x2a>
 800857a:	009b      	lsls	r3, r3, #2
 800857c:	3414      	adds	r4, #20
 800857e:	3114      	adds	r1, #20
 8008580:	18e2      	adds	r2, r4, r3
 8008582:	18c9      	adds	r1, r1, r3
 8008584:	3a04      	subs	r2, #4
 8008586:	3904      	subs	r1, #4
 8008588:	6815      	ldr	r5, [r2, #0]
 800858a:	680b      	ldr	r3, [r1, #0]
 800858c:	429d      	cmp	r5, r3
 800858e:	d003      	beq.n	8008598 <__mcmp+0x2c>
 8008590:	2001      	movs	r0, #1
 8008592:	429d      	cmp	r5, r3
 8008594:	d303      	bcc.n	800859e <__mcmp+0x32>
 8008596:	bd30      	pop	{r4, r5, pc}
 8008598:	4294      	cmp	r4, r2
 800859a:	d3f3      	bcc.n	8008584 <__mcmp+0x18>
 800859c:	e7fb      	b.n	8008596 <__mcmp+0x2a>
 800859e:	4240      	negs	r0, r0
 80085a0:	e7f9      	b.n	8008596 <__mcmp+0x2a>
	...

080085a4 <__mdiff>:
 80085a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80085a6:	000e      	movs	r6, r1
 80085a8:	0007      	movs	r7, r0
 80085aa:	0011      	movs	r1, r2
 80085ac:	0030      	movs	r0, r6
 80085ae:	b087      	sub	sp, #28
 80085b0:	0014      	movs	r4, r2
 80085b2:	f7ff ffdb 	bl	800856c <__mcmp>
 80085b6:	1e05      	subs	r5, r0, #0
 80085b8:	d110      	bne.n	80085dc <__mdiff+0x38>
 80085ba:	0001      	movs	r1, r0
 80085bc:	0038      	movs	r0, r7
 80085be:	f7ff fd51 	bl	8008064 <_Balloc>
 80085c2:	1e02      	subs	r2, r0, #0
 80085c4:	d104      	bne.n	80085d0 <__mdiff+0x2c>
 80085c6:	4b40      	ldr	r3, [pc, #256]	; (80086c8 <__mdiff+0x124>)
 80085c8:	4940      	ldr	r1, [pc, #256]	; (80086cc <__mdiff+0x128>)
 80085ca:	4841      	ldr	r0, [pc, #260]	; (80086d0 <__mdiff+0x12c>)
 80085cc:	f000 fb68 	bl	8008ca0 <__assert_func>
 80085d0:	2301      	movs	r3, #1
 80085d2:	6145      	str	r5, [r0, #20]
 80085d4:	6103      	str	r3, [r0, #16]
 80085d6:	0010      	movs	r0, r2
 80085d8:	b007      	add	sp, #28
 80085da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80085dc:	2301      	movs	r3, #1
 80085de:	9301      	str	r3, [sp, #4]
 80085e0:	2800      	cmp	r0, #0
 80085e2:	db04      	blt.n	80085ee <__mdiff+0x4a>
 80085e4:	0023      	movs	r3, r4
 80085e6:	0034      	movs	r4, r6
 80085e8:	001e      	movs	r6, r3
 80085ea:	2300      	movs	r3, #0
 80085ec:	9301      	str	r3, [sp, #4]
 80085ee:	0038      	movs	r0, r7
 80085f0:	6861      	ldr	r1, [r4, #4]
 80085f2:	f7ff fd37 	bl	8008064 <_Balloc>
 80085f6:	1e02      	subs	r2, r0, #0
 80085f8:	d103      	bne.n	8008602 <__mdiff+0x5e>
 80085fa:	2190      	movs	r1, #144	; 0x90
 80085fc:	4b32      	ldr	r3, [pc, #200]	; (80086c8 <__mdiff+0x124>)
 80085fe:	0089      	lsls	r1, r1, #2
 8008600:	e7e3      	b.n	80085ca <__mdiff+0x26>
 8008602:	9b01      	ldr	r3, [sp, #4]
 8008604:	2700      	movs	r7, #0
 8008606:	60c3      	str	r3, [r0, #12]
 8008608:	6920      	ldr	r0, [r4, #16]
 800860a:	3414      	adds	r4, #20
 800860c:	9401      	str	r4, [sp, #4]
 800860e:	9b01      	ldr	r3, [sp, #4]
 8008610:	0084      	lsls	r4, r0, #2
 8008612:	191b      	adds	r3, r3, r4
 8008614:	0034      	movs	r4, r6
 8008616:	9302      	str	r3, [sp, #8]
 8008618:	6933      	ldr	r3, [r6, #16]
 800861a:	3414      	adds	r4, #20
 800861c:	0099      	lsls	r1, r3, #2
 800861e:	1863      	adds	r3, r4, r1
 8008620:	9303      	str	r3, [sp, #12]
 8008622:	0013      	movs	r3, r2
 8008624:	3314      	adds	r3, #20
 8008626:	469c      	mov	ip, r3
 8008628:	9305      	str	r3, [sp, #20]
 800862a:	9b01      	ldr	r3, [sp, #4]
 800862c:	9304      	str	r3, [sp, #16]
 800862e:	9b04      	ldr	r3, [sp, #16]
 8008630:	cc02      	ldmia	r4!, {r1}
 8008632:	cb20      	ldmia	r3!, {r5}
 8008634:	9304      	str	r3, [sp, #16]
 8008636:	b2ab      	uxth	r3, r5
 8008638:	19df      	adds	r7, r3, r7
 800863a:	b28b      	uxth	r3, r1
 800863c:	1afb      	subs	r3, r7, r3
 800863e:	0c09      	lsrs	r1, r1, #16
 8008640:	0c2d      	lsrs	r5, r5, #16
 8008642:	1a6d      	subs	r5, r5, r1
 8008644:	1419      	asrs	r1, r3, #16
 8008646:	186d      	adds	r5, r5, r1
 8008648:	4661      	mov	r1, ip
 800864a:	142f      	asrs	r7, r5, #16
 800864c:	b29b      	uxth	r3, r3
 800864e:	042d      	lsls	r5, r5, #16
 8008650:	432b      	orrs	r3, r5
 8008652:	c108      	stmia	r1!, {r3}
 8008654:	9b03      	ldr	r3, [sp, #12]
 8008656:	468c      	mov	ip, r1
 8008658:	42a3      	cmp	r3, r4
 800865a:	d8e8      	bhi.n	800862e <__mdiff+0x8a>
 800865c:	0031      	movs	r1, r6
 800865e:	9c03      	ldr	r4, [sp, #12]
 8008660:	3115      	adds	r1, #21
 8008662:	2304      	movs	r3, #4
 8008664:	428c      	cmp	r4, r1
 8008666:	d304      	bcc.n	8008672 <__mdiff+0xce>
 8008668:	1ba3      	subs	r3, r4, r6
 800866a:	3b15      	subs	r3, #21
 800866c:	089b      	lsrs	r3, r3, #2
 800866e:	3301      	adds	r3, #1
 8008670:	009b      	lsls	r3, r3, #2
 8008672:	9901      	ldr	r1, [sp, #4]
 8008674:	18cc      	adds	r4, r1, r3
 8008676:	9905      	ldr	r1, [sp, #20]
 8008678:	0026      	movs	r6, r4
 800867a:	18cb      	adds	r3, r1, r3
 800867c:	469c      	mov	ip, r3
 800867e:	9902      	ldr	r1, [sp, #8]
 8008680:	428e      	cmp	r6, r1
 8008682:	d310      	bcc.n	80086a6 <__mdiff+0x102>
 8008684:	9e02      	ldr	r6, [sp, #8]
 8008686:	1ee1      	subs	r1, r4, #3
 8008688:	2500      	movs	r5, #0
 800868a:	428e      	cmp	r6, r1
 800868c:	d304      	bcc.n	8008698 <__mdiff+0xf4>
 800868e:	0031      	movs	r1, r6
 8008690:	3103      	adds	r1, #3
 8008692:	1b0c      	subs	r4, r1, r4
 8008694:	08a4      	lsrs	r4, r4, #2
 8008696:	00a5      	lsls	r5, r4, #2
 8008698:	195b      	adds	r3, r3, r5
 800869a:	3b04      	subs	r3, #4
 800869c:	6819      	ldr	r1, [r3, #0]
 800869e:	2900      	cmp	r1, #0
 80086a0:	d00f      	beq.n	80086c2 <__mdiff+0x11e>
 80086a2:	6110      	str	r0, [r2, #16]
 80086a4:	e797      	b.n	80085d6 <__mdiff+0x32>
 80086a6:	ce02      	ldmia	r6!, {r1}
 80086a8:	b28d      	uxth	r5, r1
 80086aa:	19ed      	adds	r5, r5, r7
 80086ac:	0c0f      	lsrs	r7, r1, #16
 80086ae:	1429      	asrs	r1, r5, #16
 80086b0:	1879      	adds	r1, r7, r1
 80086b2:	140f      	asrs	r7, r1, #16
 80086b4:	b2ad      	uxth	r5, r5
 80086b6:	0409      	lsls	r1, r1, #16
 80086b8:	430d      	orrs	r5, r1
 80086ba:	4661      	mov	r1, ip
 80086bc:	c120      	stmia	r1!, {r5}
 80086be:	468c      	mov	ip, r1
 80086c0:	e7dd      	b.n	800867e <__mdiff+0xda>
 80086c2:	3801      	subs	r0, #1
 80086c4:	e7e9      	b.n	800869a <__mdiff+0xf6>
 80086c6:	46c0      	nop			; (mov r8, r8)
 80086c8:	08009b8f 	.word	0x08009b8f
 80086cc:	00000232 	.word	0x00000232
 80086d0:	08009ba0 	.word	0x08009ba0

080086d4 <__d2b>:
 80086d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80086d6:	2101      	movs	r1, #1
 80086d8:	0014      	movs	r4, r2
 80086da:	001e      	movs	r6, r3
 80086dc:	9f08      	ldr	r7, [sp, #32]
 80086de:	f7ff fcc1 	bl	8008064 <_Balloc>
 80086e2:	1e05      	subs	r5, r0, #0
 80086e4:	d105      	bne.n	80086f2 <__d2b+0x1e>
 80086e6:	0002      	movs	r2, r0
 80086e8:	4b26      	ldr	r3, [pc, #152]	; (8008784 <__d2b+0xb0>)
 80086ea:	4927      	ldr	r1, [pc, #156]	; (8008788 <__d2b+0xb4>)
 80086ec:	4827      	ldr	r0, [pc, #156]	; (800878c <__d2b+0xb8>)
 80086ee:	f000 fad7 	bl	8008ca0 <__assert_func>
 80086f2:	0333      	lsls	r3, r6, #12
 80086f4:	0076      	lsls	r6, r6, #1
 80086f6:	0b1b      	lsrs	r3, r3, #12
 80086f8:	0d76      	lsrs	r6, r6, #21
 80086fa:	d124      	bne.n	8008746 <__d2b+0x72>
 80086fc:	9301      	str	r3, [sp, #4]
 80086fe:	2c00      	cmp	r4, #0
 8008700:	d027      	beq.n	8008752 <__d2b+0x7e>
 8008702:	4668      	mov	r0, sp
 8008704:	9400      	str	r4, [sp, #0]
 8008706:	f7ff fd73 	bl	80081f0 <__lo0bits>
 800870a:	9c00      	ldr	r4, [sp, #0]
 800870c:	2800      	cmp	r0, #0
 800870e:	d01e      	beq.n	800874e <__d2b+0x7a>
 8008710:	9b01      	ldr	r3, [sp, #4]
 8008712:	2120      	movs	r1, #32
 8008714:	001a      	movs	r2, r3
 8008716:	1a09      	subs	r1, r1, r0
 8008718:	408a      	lsls	r2, r1
 800871a:	40c3      	lsrs	r3, r0
 800871c:	4322      	orrs	r2, r4
 800871e:	616a      	str	r2, [r5, #20]
 8008720:	9301      	str	r3, [sp, #4]
 8008722:	9c01      	ldr	r4, [sp, #4]
 8008724:	61ac      	str	r4, [r5, #24]
 8008726:	1e63      	subs	r3, r4, #1
 8008728:	419c      	sbcs	r4, r3
 800872a:	3401      	adds	r4, #1
 800872c:	612c      	str	r4, [r5, #16]
 800872e:	2e00      	cmp	r6, #0
 8008730:	d018      	beq.n	8008764 <__d2b+0x90>
 8008732:	4b17      	ldr	r3, [pc, #92]	; (8008790 <__d2b+0xbc>)
 8008734:	18f6      	adds	r6, r6, r3
 8008736:	2335      	movs	r3, #53	; 0x35
 8008738:	1836      	adds	r6, r6, r0
 800873a:	1a18      	subs	r0, r3, r0
 800873c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800873e:	603e      	str	r6, [r7, #0]
 8008740:	6018      	str	r0, [r3, #0]
 8008742:	0028      	movs	r0, r5
 8008744:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008746:	2280      	movs	r2, #128	; 0x80
 8008748:	0352      	lsls	r2, r2, #13
 800874a:	4313      	orrs	r3, r2
 800874c:	e7d6      	b.n	80086fc <__d2b+0x28>
 800874e:	616c      	str	r4, [r5, #20]
 8008750:	e7e7      	b.n	8008722 <__d2b+0x4e>
 8008752:	a801      	add	r0, sp, #4
 8008754:	f7ff fd4c 	bl	80081f0 <__lo0bits>
 8008758:	2401      	movs	r4, #1
 800875a:	9b01      	ldr	r3, [sp, #4]
 800875c:	612c      	str	r4, [r5, #16]
 800875e:	616b      	str	r3, [r5, #20]
 8008760:	3020      	adds	r0, #32
 8008762:	e7e4      	b.n	800872e <__d2b+0x5a>
 8008764:	4b0b      	ldr	r3, [pc, #44]	; (8008794 <__d2b+0xc0>)
 8008766:	18c0      	adds	r0, r0, r3
 8008768:	4b0b      	ldr	r3, [pc, #44]	; (8008798 <__d2b+0xc4>)
 800876a:	6038      	str	r0, [r7, #0]
 800876c:	18e3      	adds	r3, r4, r3
 800876e:	009b      	lsls	r3, r3, #2
 8008770:	18eb      	adds	r3, r5, r3
 8008772:	6958      	ldr	r0, [r3, #20]
 8008774:	f7ff fd22 	bl	80081bc <__hi0bits>
 8008778:	0164      	lsls	r4, r4, #5
 800877a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800877c:	1a24      	subs	r4, r4, r0
 800877e:	601c      	str	r4, [r3, #0]
 8008780:	e7df      	b.n	8008742 <__d2b+0x6e>
 8008782:	46c0      	nop			; (mov r8, r8)
 8008784:	08009b8f 	.word	0x08009b8f
 8008788:	0000030a 	.word	0x0000030a
 800878c:	08009ba0 	.word	0x08009ba0
 8008790:	fffffbcd 	.word	0xfffffbcd
 8008794:	fffffbce 	.word	0xfffffbce
 8008798:	3fffffff 	.word	0x3fffffff

0800879c <_calloc_r>:
 800879c:	b570      	push	{r4, r5, r6, lr}
 800879e:	0c13      	lsrs	r3, r2, #16
 80087a0:	0c0d      	lsrs	r5, r1, #16
 80087a2:	d11e      	bne.n	80087e2 <_calloc_r+0x46>
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d10c      	bne.n	80087c2 <_calloc_r+0x26>
 80087a8:	b289      	uxth	r1, r1
 80087aa:	b294      	uxth	r4, r2
 80087ac:	434c      	muls	r4, r1
 80087ae:	0021      	movs	r1, r4
 80087b0:	f000 f88c 	bl	80088cc <_malloc_r>
 80087b4:	1e05      	subs	r5, r0, #0
 80087b6:	d01b      	beq.n	80087f0 <_calloc_r+0x54>
 80087b8:	0022      	movs	r2, r4
 80087ba:	2100      	movs	r1, #0
 80087bc:	f7fe f8f4 	bl	80069a8 <memset>
 80087c0:	e016      	b.n	80087f0 <_calloc_r+0x54>
 80087c2:	1c1d      	adds	r5, r3, #0
 80087c4:	1c0b      	adds	r3, r1, #0
 80087c6:	b292      	uxth	r2, r2
 80087c8:	b289      	uxth	r1, r1
 80087ca:	b29c      	uxth	r4, r3
 80087cc:	4351      	muls	r1, r2
 80087ce:	b2ab      	uxth	r3, r5
 80087d0:	4363      	muls	r3, r4
 80087d2:	0c0c      	lsrs	r4, r1, #16
 80087d4:	191c      	adds	r4, r3, r4
 80087d6:	0c22      	lsrs	r2, r4, #16
 80087d8:	d107      	bne.n	80087ea <_calloc_r+0x4e>
 80087da:	0424      	lsls	r4, r4, #16
 80087dc:	b289      	uxth	r1, r1
 80087de:	430c      	orrs	r4, r1
 80087e0:	e7e5      	b.n	80087ae <_calloc_r+0x12>
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d101      	bne.n	80087ea <_calloc_r+0x4e>
 80087e6:	1c13      	adds	r3, r2, #0
 80087e8:	e7ed      	b.n	80087c6 <_calloc_r+0x2a>
 80087ea:	230c      	movs	r3, #12
 80087ec:	2500      	movs	r5, #0
 80087ee:	6003      	str	r3, [r0, #0]
 80087f0:	0028      	movs	r0, r5
 80087f2:	bd70      	pop	{r4, r5, r6, pc}

080087f4 <_free_r>:
 80087f4:	b570      	push	{r4, r5, r6, lr}
 80087f6:	0005      	movs	r5, r0
 80087f8:	2900      	cmp	r1, #0
 80087fa:	d010      	beq.n	800881e <_free_r+0x2a>
 80087fc:	1f0c      	subs	r4, r1, #4
 80087fe:	6823      	ldr	r3, [r4, #0]
 8008800:	2b00      	cmp	r3, #0
 8008802:	da00      	bge.n	8008806 <_free_r+0x12>
 8008804:	18e4      	adds	r4, r4, r3
 8008806:	0028      	movs	r0, r5
 8008808:	f000 fa9e 	bl	8008d48 <__malloc_lock>
 800880c:	4a1d      	ldr	r2, [pc, #116]	; (8008884 <_free_r+0x90>)
 800880e:	6813      	ldr	r3, [r2, #0]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d105      	bne.n	8008820 <_free_r+0x2c>
 8008814:	6063      	str	r3, [r4, #4]
 8008816:	6014      	str	r4, [r2, #0]
 8008818:	0028      	movs	r0, r5
 800881a:	f000 fa9d 	bl	8008d58 <__malloc_unlock>
 800881e:	bd70      	pop	{r4, r5, r6, pc}
 8008820:	42a3      	cmp	r3, r4
 8008822:	d908      	bls.n	8008836 <_free_r+0x42>
 8008824:	6821      	ldr	r1, [r4, #0]
 8008826:	1860      	adds	r0, r4, r1
 8008828:	4283      	cmp	r3, r0
 800882a:	d1f3      	bne.n	8008814 <_free_r+0x20>
 800882c:	6818      	ldr	r0, [r3, #0]
 800882e:	685b      	ldr	r3, [r3, #4]
 8008830:	1841      	adds	r1, r0, r1
 8008832:	6021      	str	r1, [r4, #0]
 8008834:	e7ee      	b.n	8008814 <_free_r+0x20>
 8008836:	001a      	movs	r2, r3
 8008838:	685b      	ldr	r3, [r3, #4]
 800883a:	2b00      	cmp	r3, #0
 800883c:	d001      	beq.n	8008842 <_free_r+0x4e>
 800883e:	42a3      	cmp	r3, r4
 8008840:	d9f9      	bls.n	8008836 <_free_r+0x42>
 8008842:	6811      	ldr	r1, [r2, #0]
 8008844:	1850      	adds	r0, r2, r1
 8008846:	42a0      	cmp	r0, r4
 8008848:	d10b      	bne.n	8008862 <_free_r+0x6e>
 800884a:	6820      	ldr	r0, [r4, #0]
 800884c:	1809      	adds	r1, r1, r0
 800884e:	1850      	adds	r0, r2, r1
 8008850:	6011      	str	r1, [r2, #0]
 8008852:	4283      	cmp	r3, r0
 8008854:	d1e0      	bne.n	8008818 <_free_r+0x24>
 8008856:	6818      	ldr	r0, [r3, #0]
 8008858:	685b      	ldr	r3, [r3, #4]
 800885a:	1841      	adds	r1, r0, r1
 800885c:	6011      	str	r1, [r2, #0]
 800885e:	6053      	str	r3, [r2, #4]
 8008860:	e7da      	b.n	8008818 <_free_r+0x24>
 8008862:	42a0      	cmp	r0, r4
 8008864:	d902      	bls.n	800886c <_free_r+0x78>
 8008866:	230c      	movs	r3, #12
 8008868:	602b      	str	r3, [r5, #0]
 800886a:	e7d5      	b.n	8008818 <_free_r+0x24>
 800886c:	6821      	ldr	r1, [r4, #0]
 800886e:	1860      	adds	r0, r4, r1
 8008870:	4283      	cmp	r3, r0
 8008872:	d103      	bne.n	800887c <_free_r+0x88>
 8008874:	6818      	ldr	r0, [r3, #0]
 8008876:	685b      	ldr	r3, [r3, #4]
 8008878:	1841      	adds	r1, r0, r1
 800887a:	6021      	str	r1, [r4, #0]
 800887c:	6063      	str	r3, [r4, #4]
 800887e:	6054      	str	r4, [r2, #4]
 8008880:	e7ca      	b.n	8008818 <_free_r+0x24>
 8008882:	46c0      	nop			; (mov r8, r8)
 8008884:	20000354 	.word	0x20000354

08008888 <sbrk_aligned>:
 8008888:	b570      	push	{r4, r5, r6, lr}
 800888a:	4e0f      	ldr	r6, [pc, #60]	; (80088c8 <sbrk_aligned+0x40>)
 800888c:	000d      	movs	r5, r1
 800888e:	6831      	ldr	r1, [r6, #0]
 8008890:	0004      	movs	r4, r0
 8008892:	2900      	cmp	r1, #0
 8008894:	d102      	bne.n	800889c <sbrk_aligned+0x14>
 8008896:	f000 f9f1 	bl	8008c7c <_sbrk_r>
 800889a:	6030      	str	r0, [r6, #0]
 800889c:	0029      	movs	r1, r5
 800889e:	0020      	movs	r0, r4
 80088a0:	f000 f9ec 	bl	8008c7c <_sbrk_r>
 80088a4:	1c43      	adds	r3, r0, #1
 80088a6:	d00a      	beq.n	80088be <sbrk_aligned+0x36>
 80088a8:	2303      	movs	r3, #3
 80088aa:	1cc5      	adds	r5, r0, #3
 80088ac:	439d      	bics	r5, r3
 80088ae:	42a8      	cmp	r0, r5
 80088b0:	d007      	beq.n	80088c2 <sbrk_aligned+0x3a>
 80088b2:	1a29      	subs	r1, r5, r0
 80088b4:	0020      	movs	r0, r4
 80088b6:	f000 f9e1 	bl	8008c7c <_sbrk_r>
 80088ba:	1c43      	adds	r3, r0, #1
 80088bc:	d101      	bne.n	80088c2 <sbrk_aligned+0x3a>
 80088be:	2501      	movs	r5, #1
 80088c0:	426d      	negs	r5, r5
 80088c2:	0028      	movs	r0, r5
 80088c4:	bd70      	pop	{r4, r5, r6, pc}
 80088c6:	46c0      	nop			; (mov r8, r8)
 80088c8:	20000358 	.word	0x20000358

080088cc <_malloc_r>:
 80088cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80088ce:	2203      	movs	r2, #3
 80088d0:	1ccb      	adds	r3, r1, #3
 80088d2:	4393      	bics	r3, r2
 80088d4:	3308      	adds	r3, #8
 80088d6:	0006      	movs	r6, r0
 80088d8:	001f      	movs	r7, r3
 80088da:	2b0c      	cmp	r3, #12
 80088dc:	d232      	bcs.n	8008944 <_malloc_r+0x78>
 80088de:	270c      	movs	r7, #12
 80088e0:	42b9      	cmp	r1, r7
 80088e2:	d831      	bhi.n	8008948 <_malloc_r+0x7c>
 80088e4:	0030      	movs	r0, r6
 80088e6:	f000 fa2f 	bl	8008d48 <__malloc_lock>
 80088ea:	4d32      	ldr	r5, [pc, #200]	; (80089b4 <_malloc_r+0xe8>)
 80088ec:	682b      	ldr	r3, [r5, #0]
 80088ee:	001c      	movs	r4, r3
 80088f0:	2c00      	cmp	r4, #0
 80088f2:	d12e      	bne.n	8008952 <_malloc_r+0x86>
 80088f4:	0039      	movs	r1, r7
 80088f6:	0030      	movs	r0, r6
 80088f8:	f7ff ffc6 	bl	8008888 <sbrk_aligned>
 80088fc:	0004      	movs	r4, r0
 80088fe:	1c43      	adds	r3, r0, #1
 8008900:	d11e      	bne.n	8008940 <_malloc_r+0x74>
 8008902:	682c      	ldr	r4, [r5, #0]
 8008904:	0025      	movs	r5, r4
 8008906:	2d00      	cmp	r5, #0
 8008908:	d14a      	bne.n	80089a0 <_malloc_r+0xd4>
 800890a:	6823      	ldr	r3, [r4, #0]
 800890c:	0029      	movs	r1, r5
 800890e:	18e3      	adds	r3, r4, r3
 8008910:	0030      	movs	r0, r6
 8008912:	9301      	str	r3, [sp, #4]
 8008914:	f000 f9b2 	bl	8008c7c <_sbrk_r>
 8008918:	9b01      	ldr	r3, [sp, #4]
 800891a:	4283      	cmp	r3, r0
 800891c:	d143      	bne.n	80089a6 <_malloc_r+0xda>
 800891e:	6823      	ldr	r3, [r4, #0]
 8008920:	3703      	adds	r7, #3
 8008922:	1aff      	subs	r7, r7, r3
 8008924:	2303      	movs	r3, #3
 8008926:	439f      	bics	r7, r3
 8008928:	3708      	adds	r7, #8
 800892a:	2f0c      	cmp	r7, #12
 800892c:	d200      	bcs.n	8008930 <_malloc_r+0x64>
 800892e:	270c      	movs	r7, #12
 8008930:	0039      	movs	r1, r7
 8008932:	0030      	movs	r0, r6
 8008934:	f7ff ffa8 	bl	8008888 <sbrk_aligned>
 8008938:	1c43      	adds	r3, r0, #1
 800893a:	d034      	beq.n	80089a6 <_malloc_r+0xda>
 800893c:	6823      	ldr	r3, [r4, #0]
 800893e:	19df      	adds	r7, r3, r7
 8008940:	6027      	str	r7, [r4, #0]
 8008942:	e013      	b.n	800896c <_malloc_r+0xa0>
 8008944:	2b00      	cmp	r3, #0
 8008946:	dacb      	bge.n	80088e0 <_malloc_r+0x14>
 8008948:	230c      	movs	r3, #12
 800894a:	2500      	movs	r5, #0
 800894c:	6033      	str	r3, [r6, #0]
 800894e:	0028      	movs	r0, r5
 8008950:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008952:	6822      	ldr	r2, [r4, #0]
 8008954:	1bd1      	subs	r1, r2, r7
 8008956:	d420      	bmi.n	800899a <_malloc_r+0xce>
 8008958:	290b      	cmp	r1, #11
 800895a:	d917      	bls.n	800898c <_malloc_r+0xc0>
 800895c:	19e2      	adds	r2, r4, r7
 800895e:	6027      	str	r7, [r4, #0]
 8008960:	42a3      	cmp	r3, r4
 8008962:	d111      	bne.n	8008988 <_malloc_r+0xbc>
 8008964:	602a      	str	r2, [r5, #0]
 8008966:	6863      	ldr	r3, [r4, #4]
 8008968:	6011      	str	r1, [r2, #0]
 800896a:	6053      	str	r3, [r2, #4]
 800896c:	0030      	movs	r0, r6
 800896e:	0025      	movs	r5, r4
 8008970:	f000 f9f2 	bl	8008d58 <__malloc_unlock>
 8008974:	2207      	movs	r2, #7
 8008976:	350b      	adds	r5, #11
 8008978:	1d23      	adds	r3, r4, #4
 800897a:	4395      	bics	r5, r2
 800897c:	1aea      	subs	r2, r5, r3
 800897e:	429d      	cmp	r5, r3
 8008980:	d0e5      	beq.n	800894e <_malloc_r+0x82>
 8008982:	1b5b      	subs	r3, r3, r5
 8008984:	50a3      	str	r3, [r4, r2]
 8008986:	e7e2      	b.n	800894e <_malloc_r+0x82>
 8008988:	605a      	str	r2, [r3, #4]
 800898a:	e7ec      	b.n	8008966 <_malloc_r+0x9a>
 800898c:	6862      	ldr	r2, [r4, #4]
 800898e:	42a3      	cmp	r3, r4
 8008990:	d101      	bne.n	8008996 <_malloc_r+0xca>
 8008992:	602a      	str	r2, [r5, #0]
 8008994:	e7ea      	b.n	800896c <_malloc_r+0xa0>
 8008996:	605a      	str	r2, [r3, #4]
 8008998:	e7e8      	b.n	800896c <_malloc_r+0xa0>
 800899a:	0023      	movs	r3, r4
 800899c:	6864      	ldr	r4, [r4, #4]
 800899e:	e7a7      	b.n	80088f0 <_malloc_r+0x24>
 80089a0:	002c      	movs	r4, r5
 80089a2:	686d      	ldr	r5, [r5, #4]
 80089a4:	e7af      	b.n	8008906 <_malloc_r+0x3a>
 80089a6:	230c      	movs	r3, #12
 80089a8:	0030      	movs	r0, r6
 80089aa:	6033      	str	r3, [r6, #0]
 80089ac:	f000 f9d4 	bl	8008d58 <__malloc_unlock>
 80089b0:	e7cd      	b.n	800894e <_malloc_r+0x82>
 80089b2:	46c0      	nop			; (mov r8, r8)
 80089b4:	20000354 	.word	0x20000354

080089b8 <__ssputs_r>:
 80089b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80089ba:	688e      	ldr	r6, [r1, #8]
 80089bc:	b085      	sub	sp, #20
 80089be:	0007      	movs	r7, r0
 80089c0:	000c      	movs	r4, r1
 80089c2:	9203      	str	r2, [sp, #12]
 80089c4:	9301      	str	r3, [sp, #4]
 80089c6:	429e      	cmp	r6, r3
 80089c8:	d83c      	bhi.n	8008a44 <__ssputs_r+0x8c>
 80089ca:	2390      	movs	r3, #144	; 0x90
 80089cc:	898a      	ldrh	r2, [r1, #12]
 80089ce:	00db      	lsls	r3, r3, #3
 80089d0:	421a      	tst	r2, r3
 80089d2:	d034      	beq.n	8008a3e <__ssputs_r+0x86>
 80089d4:	6909      	ldr	r1, [r1, #16]
 80089d6:	6823      	ldr	r3, [r4, #0]
 80089d8:	6960      	ldr	r0, [r4, #20]
 80089da:	1a5b      	subs	r3, r3, r1
 80089dc:	9302      	str	r3, [sp, #8]
 80089de:	2303      	movs	r3, #3
 80089e0:	4343      	muls	r3, r0
 80089e2:	0fdd      	lsrs	r5, r3, #31
 80089e4:	18ed      	adds	r5, r5, r3
 80089e6:	9b01      	ldr	r3, [sp, #4]
 80089e8:	9802      	ldr	r0, [sp, #8]
 80089ea:	3301      	adds	r3, #1
 80089ec:	181b      	adds	r3, r3, r0
 80089ee:	106d      	asrs	r5, r5, #1
 80089f0:	42ab      	cmp	r3, r5
 80089f2:	d900      	bls.n	80089f6 <__ssputs_r+0x3e>
 80089f4:	001d      	movs	r5, r3
 80089f6:	0553      	lsls	r3, r2, #21
 80089f8:	d532      	bpl.n	8008a60 <__ssputs_r+0xa8>
 80089fa:	0029      	movs	r1, r5
 80089fc:	0038      	movs	r0, r7
 80089fe:	f7ff ff65 	bl	80088cc <_malloc_r>
 8008a02:	1e06      	subs	r6, r0, #0
 8008a04:	d109      	bne.n	8008a1a <__ssputs_r+0x62>
 8008a06:	230c      	movs	r3, #12
 8008a08:	603b      	str	r3, [r7, #0]
 8008a0a:	2340      	movs	r3, #64	; 0x40
 8008a0c:	2001      	movs	r0, #1
 8008a0e:	89a2      	ldrh	r2, [r4, #12]
 8008a10:	4240      	negs	r0, r0
 8008a12:	4313      	orrs	r3, r2
 8008a14:	81a3      	strh	r3, [r4, #12]
 8008a16:	b005      	add	sp, #20
 8008a18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a1a:	9a02      	ldr	r2, [sp, #8]
 8008a1c:	6921      	ldr	r1, [r4, #16]
 8008a1e:	f7ff fb18 	bl	8008052 <memcpy>
 8008a22:	89a3      	ldrh	r3, [r4, #12]
 8008a24:	4a14      	ldr	r2, [pc, #80]	; (8008a78 <__ssputs_r+0xc0>)
 8008a26:	401a      	ands	r2, r3
 8008a28:	2380      	movs	r3, #128	; 0x80
 8008a2a:	4313      	orrs	r3, r2
 8008a2c:	81a3      	strh	r3, [r4, #12]
 8008a2e:	9b02      	ldr	r3, [sp, #8]
 8008a30:	6126      	str	r6, [r4, #16]
 8008a32:	18f6      	adds	r6, r6, r3
 8008a34:	6026      	str	r6, [r4, #0]
 8008a36:	6165      	str	r5, [r4, #20]
 8008a38:	9e01      	ldr	r6, [sp, #4]
 8008a3a:	1aed      	subs	r5, r5, r3
 8008a3c:	60a5      	str	r5, [r4, #8]
 8008a3e:	9b01      	ldr	r3, [sp, #4]
 8008a40:	429e      	cmp	r6, r3
 8008a42:	d900      	bls.n	8008a46 <__ssputs_r+0x8e>
 8008a44:	9e01      	ldr	r6, [sp, #4]
 8008a46:	0032      	movs	r2, r6
 8008a48:	9903      	ldr	r1, [sp, #12]
 8008a4a:	6820      	ldr	r0, [r4, #0]
 8008a4c:	f000 f968 	bl	8008d20 <memmove>
 8008a50:	68a3      	ldr	r3, [r4, #8]
 8008a52:	2000      	movs	r0, #0
 8008a54:	1b9b      	subs	r3, r3, r6
 8008a56:	60a3      	str	r3, [r4, #8]
 8008a58:	6823      	ldr	r3, [r4, #0]
 8008a5a:	199e      	adds	r6, r3, r6
 8008a5c:	6026      	str	r6, [r4, #0]
 8008a5e:	e7da      	b.n	8008a16 <__ssputs_r+0x5e>
 8008a60:	002a      	movs	r2, r5
 8008a62:	0038      	movs	r0, r7
 8008a64:	f000 f980 	bl	8008d68 <_realloc_r>
 8008a68:	1e06      	subs	r6, r0, #0
 8008a6a:	d1e0      	bne.n	8008a2e <__ssputs_r+0x76>
 8008a6c:	0038      	movs	r0, r7
 8008a6e:	6921      	ldr	r1, [r4, #16]
 8008a70:	f7ff fec0 	bl	80087f4 <_free_r>
 8008a74:	e7c7      	b.n	8008a06 <__ssputs_r+0x4e>
 8008a76:	46c0      	nop			; (mov r8, r8)
 8008a78:	fffffb7f 	.word	0xfffffb7f

08008a7c <_svfiprintf_r>:
 8008a7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008a7e:	b0a1      	sub	sp, #132	; 0x84
 8008a80:	9003      	str	r0, [sp, #12]
 8008a82:	001d      	movs	r5, r3
 8008a84:	898b      	ldrh	r3, [r1, #12]
 8008a86:	000f      	movs	r7, r1
 8008a88:	0016      	movs	r6, r2
 8008a8a:	061b      	lsls	r3, r3, #24
 8008a8c:	d511      	bpl.n	8008ab2 <_svfiprintf_r+0x36>
 8008a8e:	690b      	ldr	r3, [r1, #16]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d10e      	bne.n	8008ab2 <_svfiprintf_r+0x36>
 8008a94:	2140      	movs	r1, #64	; 0x40
 8008a96:	f7ff ff19 	bl	80088cc <_malloc_r>
 8008a9a:	6038      	str	r0, [r7, #0]
 8008a9c:	6138      	str	r0, [r7, #16]
 8008a9e:	2800      	cmp	r0, #0
 8008aa0:	d105      	bne.n	8008aae <_svfiprintf_r+0x32>
 8008aa2:	230c      	movs	r3, #12
 8008aa4:	9a03      	ldr	r2, [sp, #12]
 8008aa6:	3801      	subs	r0, #1
 8008aa8:	6013      	str	r3, [r2, #0]
 8008aaa:	b021      	add	sp, #132	; 0x84
 8008aac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008aae:	2340      	movs	r3, #64	; 0x40
 8008ab0:	617b      	str	r3, [r7, #20]
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	ac08      	add	r4, sp, #32
 8008ab6:	6163      	str	r3, [r4, #20]
 8008ab8:	3320      	adds	r3, #32
 8008aba:	7663      	strb	r3, [r4, #25]
 8008abc:	3310      	adds	r3, #16
 8008abe:	76a3      	strb	r3, [r4, #26]
 8008ac0:	9507      	str	r5, [sp, #28]
 8008ac2:	0035      	movs	r5, r6
 8008ac4:	782b      	ldrb	r3, [r5, #0]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d001      	beq.n	8008ace <_svfiprintf_r+0x52>
 8008aca:	2b25      	cmp	r3, #37	; 0x25
 8008acc:	d147      	bne.n	8008b5e <_svfiprintf_r+0xe2>
 8008ace:	1bab      	subs	r3, r5, r6
 8008ad0:	9305      	str	r3, [sp, #20]
 8008ad2:	42b5      	cmp	r5, r6
 8008ad4:	d00c      	beq.n	8008af0 <_svfiprintf_r+0x74>
 8008ad6:	0032      	movs	r2, r6
 8008ad8:	0039      	movs	r1, r7
 8008ada:	9803      	ldr	r0, [sp, #12]
 8008adc:	f7ff ff6c 	bl	80089b8 <__ssputs_r>
 8008ae0:	1c43      	adds	r3, r0, #1
 8008ae2:	d100      	bne.n	8008ae6 <_svfiprintf_r+0x6a>
 8008ae4:	e0ae      	b.n	8008c44 <_svfiprintf_r+0x1c8>
 8008ae6:	6962      	ldr	r2, [r4, #20]
 8008ae8:	9b05      	ldr	r3, [sp, #20]
 8008aea:	4694      	mov	ip, r2
 8008aec:	4463      	add	r3, ip
 8008aee:	6163      	str	r3, [r4, #20]
 8008af0:	782b      	ldrb	r3, [r5, #0]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d100      	bne.n	8008af8 <_svfiprintf_r+0x7c>
 8008af6:	e0a5      	b.n	8008c44 <_svfiprintf_r+0x1c8>
 8008af8:	2201      	movs	r2, #1
 8008afa:	2300      	movs	r3, #0
 8008afc:	4252      	negs	r2, r2
 8008afe:	6062      	str	r2, [r4, #4]
 8008b00:	a904      	add	r1, sp, #16
 8008b02:	3254      	adds	r2, #84	; 0x54
 8008b04:	1852      	adds	r2, r2, r1
 8008b06:	1c6e      	adds	r6, r5, #1
 8008b08:	6023      	str	r3, [r4, #0]
 8008b0a:	60e3      	str	r3, [r4, #12]
 8008b0c:	60a3      	str	r3, [r4, #8]
 8008b0e:	7013      	strb	r3, [r2, #0]
 8008b10:	65a3      	str	r3, [r4, #88]	; 0x58
 8008b12:	2205      	movs	r2, #5
 8008b14:	7831      	ldrb	r1, [r6, #0]
 8008b16:	4854      	ldr	r0, [pc, #336]	; (8008c68 <_svfiprintf_r+0x1ec>)
 8008b18:	f7ff fa90 	bl	800803c <memchr>
 8008b1c:	1c75      	adds	r5, r6, #1
 8008b1e:	2800      	cmp	r0, #0
 8008b20:	d11f      	bne.n	8008b62 <_svfiprintf_r+0xe6>
 8008b22:	6822      	ldr	r2, [r4, #0]
 8008b24:	06d3      	lsls	r3, r2, #27
 8008b26:	d504      	bpl.n	8008b32 <_svfiprintf_r+0xb6>
 8008b28:	2353      	movs	r3, #83	; 0x53
 8008b2a:	a904      	add	r1, sp, #16
 8008b2c:	185b      	adds	r3, r3, r1
 8008b2e:	2120      	movs	r1, #32
 8008b30:	7019      	strb	r1, [r3, #0]
 8008b32:	0713      	lsls	r3, r2, #28
 8008b34:	d504      	bpl.n	8008b40 <_svfiprintf_r+0xc4>
 8008b36:	2353      	movs	r3, #83	; 0x53
 8008b38:	a904      	add	r1, sp, #16
 8008b3a:	185b      	adds	r3, r3, r1
 8008b3c:	212b      	movs	r1, #43	; 0x2b
 8008b3e:	7019      	strb	r1, [r3, #0]
 8008b40:	7833      	ldrb	r3, [r6, #0]
 8008b42:	2b2a      	cmp	r3, #42	; 0x2a
 8008b44:	d016      	beq.n	8008b74 <_svfiprintf_r+0xf8>
 8008b46:	0035      	movs	r5, r6
 8008b48:	2100      	movs	r1, #0
 8008b4a:	200a      	movs	r0, #10
 8008b4c:	68e3      	ldr	r3, [r4, #12]
 8008b4e:	782a      	ldrb	r2, [r5, #0]
 8008b50:	1c6e      	adds	r6, r5, #1
 8008b52:	3a30      	subs	r2, #48	; 0x30
 8008b54:	2a09      	cmp	r2, #9
 8008b56:	d94e      	bls.n	8008bf6 <_svfiprintf_r+0x17a>
 8008b58:	2900      	cmp	r1, #0
 8008b5a:	d111      	bne.n	8008b80 <_svfiprintf_r+0x104>
 8008b5c:	e017      	b.n	8008b8e <_svfiprintf_r+0x112>
 8008b5e:	3501      	adds	r5, #1
 8008b60:	e7b0      	b.n	8008ac4 <_svfiprintf_r+0x48>
 8008b62:	4b41      	ldr	r3, [pc, #260]	; (8008c68 <_svfiprintf_r+0x1ec>)
 8008b64:	6822      	ldr	r2, [r4, #0]
 8008b66:	1ac0      	subs	r0, r0, r3
 8008b68:	2301      	movs	r3, #1
 8008b6a:	4083      	lsls	r3, r0
 8008b6c:	4313      	orrs	r3, r2
 8008b6e:	002e      	movs	r6, r5
 8008b70:	6023      	str	r3, [r4, #0]
 8008b72:	e7ce      	b.n	8008b12 <_svfiprintf_r+0x96>
 8008b74:	9b07      	ldr	r3, [sp, #28]
 8008b76:	1d19      	adds	r1, r3, #4
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	9107      	str	r1, [sp, #28]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	db01      	blt.n	8008b84 <_svfiprintf_r+0x108>
 8008b80:	930b      	str	r3, [sp, #44]	; 0x2c
 8008b82:	e004      	b.n	8008b8e <_svfiprintf_r+0x112>
 8008b84:	425b      	negs	r3, r3
 8008b86:	60e3      	str	r3, [r4, #12]
 8008b88:	2302      	movs	r3, #2
 8008b8a:	4313      	orrs	r3, r2
 8008b8c:	6023      	str	r3, [r4, #0]
 8008b8e:	782b      	ldrb	r3, [r5, #0]
 8008b90:	2b2e      	cmp	r3, #46	; 0x2e
 8008b92:	d10a      	bne.n	8008baa <_svfiprintf_r+0x12e>
 8008b94:	786b      	ldrb	r3, [r5, #1]
 8008b96:	2b2a      	cmp	r3, #42	; 0x2a
 8008b98:	d135      	bne.n	8008c06 <_svfiprintf_r+0x18a>
 8008b9a:	9b07      	ldr	r3, [sp, #28]
 8008b9c:	3502      	adds	r5, #2
 8008b9e:	1d1a      	adds	r2, r3, #4
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	9207      	str	r2, [sp, #28]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	db2b      	blt.n	8008c00 <_svfiprintf_r+0x184>
 8008ba8:	9309      	str	r3, [sp, #36]	; 0x24
 8008baa:	4e30      	ldr	r6, [pc, #192]	; (8008c6c <_svfiprintf_r+0x1f0>)
 8008bac:	2203      	movs	r2, #3
 8008bae:	0030      	movs	r0, r6
 8008bb0:	7829      	ldrb	r1, [r5, #0]
 8008bb2:	f7ff fa43 	bl	800803c <memchr>
 8008bb6:	2800      	cmp	r0, #0
 8008bb8:	d006      	beq.n	8008bc8 <_svfiprintf_r+0x14c>
 8008bba:	2340      	movs	r3, #64	; 0x40
 8008bbc:	1b80      	subs	r0, r0, r6
 8008bbe:	4083      	lsls	r3, r0
 8008bc0:	6822      	ldr	r2, [r4, #0]
 8008bc2:	3501      	adds	r5, #1
 8008bc4:	4313      	orrs	r3, r2
 8008bc6:	6023      	str	r3, [r4, #0]
 8008bc8:	7829      	ldrb	r1, [r5, #0]
 8008bca:	2206      	movs	r2, #6
 8008bcc:	4828      	ldr	r0, [pc, #160]	; (8008c70 <_svfiprintf_r+0x1f4>)
 8008bce:	1c6e      	adds	r6, r5, #1
 8008bd0:	7621      	strb	r1, [r4, #24]
 8008bd2:	f7ff fa33 	bl	800803c <memchr>
 8008bd6:	2800      	cmp	r0, #0
 8008bd8:	d03c      	beq.n	8008c54 <_svfiprintf_r+0x1d8>
 8008bda:	4b26      	ldr	r3, [pc, #152]	; (8008c74 <_svfiprintf_r+0x1f8>)
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d125      	bne.n	8008c2c <_svfiprintf_r+0x1b0>
 8008be0:	2207      	movs	r2, #7
 8008be2:	9b07      	ldr	r3, [sp, #28]
 8008be4:	3307      	adds	r3, #7
 8008be6:	4393      	bics	r3, r2
 8008be8:	3308      	adds	r3, #8
 8008bea:	9307      	str	r3, [sp, #28]
 8008bec:	6963      	ldr	r3, [r4, #20]
 8008bee:	9a04      	ldr	r2, [sp, #16]
 8008bf0:	189b      	adds	r3, r3, r2
 8008bf2:	6163      	str	r3, [r4, #20]
 8008bf4:	e765      	b.n	8008ac2 <_svfiprintf_r+0x46>
 8008bf6:	4343      	muls	r3, r0
 8008bf8:	0035      	movs	r5, r6
 8008bfa:	2101      	movs	r1, #1
 8008bfc:	189b      	adds	r3, r3, r2
 8008bfe:	e7a6      	b.n	8008b4e <_svfiprintf_r+0xd2>
 8008c00:	2301      	movs	r3, #1
 8008c02:	425b      	negs	r3, r3
 8008c04:	e7d0      	b.n	8008ba8 <_svfiprintf_r+0x12c>
 8008c06:	2300      	movs	r3, #0
 8008c08:	200a      	movs	r0, #10
 8008c0a:	001a      	movs	r2, r3
 8008c0c:	3501      	adds	r5, #1
 8008c0e:	6063      	str	r3, [r4, #4]
 8008c10:	7829      	ldrb	r1, [r5, #0]
 8008c12:	1c6e      	adds	r6, r5, #1
 8008c14:	3930      	subs	r1, #48	; 0x30
 8008c16:	2909      	cmp	r1, #9
 8008c18:	d903      	bls.n	8008c22 <_svfiprintf_r+0x1a6>
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d0c5      	beq.n	8008baa <_svfiprintf_r+0x12e>
 8008c1e:	9209      	str	r2, [sp, #36]	; 0x24
 8008c20:	e7c3      	b.n	8008baa <_svfiprintf_r+0x12e>
 8008c22:	4342      	muls	r2, r0
 8008c24:	0035      	movs	r5, r6
 8008c26:	2301      	movs	r3, #1
 8008c28:	1852      	adds	r2, r2, r1
 8008c2a:	e7f1      	b.n	8008c10 <_svfiprintf_r+0x194>
 8008c2c:	ab07      	add	r3, sp, #28
 8008c2e:	9300      	str	r3, [sp, #0]
 8008c30:	003a      	movs	r2, r7
 8008c32:	0021      	movs	r1, r4
 8008c34:	4b10      	ldr	r3, [pc, #64]	; (8008c78 <_svfiprintf_r+0x1fc>)
 8008c36:	9803      	ldr	r0, [sp, #12]
 8008c38:	f7fd ff68 	bl	8006b0c <_printf_float>
 8008c3c:	9004      	str	r0, [sp, #16]
 8008c3e:	9b04      	ldr	r3, [sp, #16]
 8008c40:	3301      	adds	r3, #1
 8008c42:	d1d3      	bne.n	8008bec <_svfiprintf_r+0x170>
 8008c44:	89bb      	ldrh	r3, [r7, #12]
 8008c46:	980d      	ldr	r0, [sp, #52]	; 0x34
 8008c48:	065b      	lsls	r3, r3, #25
 8008c4a:	d400      	bmi.n	8008c4e <_svfiprintf_r+0x1d2>
 8008c4c:	e72d      	b.n	8008aaa <_svfiprintf_r+0x2e>
 8008c4e:	2001      	movs	r0, #1
 8008c50:	4240      	negs	r0, r0
 8008c52:	e72a      	b.n	8008aaa <_svfiprintf_r+0x2e>
 8008c54:	ab07      	add	r3, sp, #28
 8008c56:	9300      	str	r3, [sp, #0]
 8008c58:	003a      	movs	r2, r7
 8008c5a:	0021      	movs	r1, r4
 8008c5c:	4b06      	ldr	r3, [pc, #24]	; (8008c78 <_svfiprintf_r+0x1fc>)
 8008c5e:	9803      	ldr	r0, [sp, #12]
 8008c60:	f7fe fa06 	bl	8007070 <_printf_i>
 8008c64:	e7ea      	b.n	8008c3c <_svfiprintf_r+0x1c0>
 8008c66:	46c0      	nop			; (mov r8, r8)
 8008c68:	08009cfc 	.word	0x08009cfc
 8008c6c:	08009d02 	.word	0x08009d02
 8008c70:	08009d06 	.word	0x08009d06
 8008c74:	08006b0d 	.word	0x08006b0d
 8008c78:	080089b9 	.word	0x080089b9

08008c7c <_sbrk_r>:
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	b570      	push	{r4, r5, r6, lr}
 8008c80:	4d06      	ldr	r5, [pc, #24]	; (8008c9c <_sbrk_r+0x20>)
 8008c82:	0004      	movs	r4, r0
 8008c84:	0008      	movs	r0, r1
 8008c86:	602b      	str	r3, [r5, #0]
 8008c88:	f7fa fd94 	bl	80037b4 <_sbrk>
 8008c8c:	1c43      	adds	r3, r0, #1
 8008c8e:	d103      	bne.n	8008c98 <_sbrk_r+0x1c>
 8008c90:	682b      	ldr	r3, [r5, #0]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d000      	beq.n	8008c98 <_sbrk_r+0x1c>
 8008c96:	6023      	str	r3, [r4, #0]
 8008c98:	bd70      	pop	{r4, r5, r6, pc}
 8008c9a:	46c0      	nop			; (mov r8, r8)
 8008c9c:	2000035c 	.word	0x2000035c

08008ca0 <__assert_func>:
 8008ca0:	b530      	push	{r4, r5, lr}
 8008ca2:	0014      	movs	r4, r2
 8008ca4:	001a      	movs	r2, r3
 8008ca6:	4b09      	ldr	r3, [pc, #36]	; (8008ccc <__assert_func+0x2c>)
 8008ca8:	0005      	movs	r5, r0
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	b085      	sub	sp, #20
 8008cae:	68d8      	ldr	r0, [r3, #12]
 8008cb0:	4b07      	ldr	r3, [pc, #28]	; (8008cd0 <__assert_func+0x30>)
 8008cb2:	2c00      	cmp	r4, #0
 8008cb4:	d101      	bne.n	8008cba <__assert_func+0x1a>
 8008cb6:	4b07      	ldr	r3, [pc, #28]	; (8008cd4 <__assert_func+0x34>)
 8008cb8:	001c      	movs	r4, r3
 8008cba:	9301      	str	r3, [sp, #4]
 8008cbc:	9100      	str	r1, [sp, #0]
 8008cbe:	002b      	movs	r3, r5
 8008cc0:	4905      	ldr	r1, [pc, #20]	; (8008cd8 <__assert_func+0x38>)
 8008cc2:	9402      	str	r4, [sp, #8]
 8008cc4:	f000 f80a 	bl	8008cdc <fiprintf>
 8008cc8:	f000 faba 	bl	8009240 <abort>
 8008ccc:	2000000c 	.word	0x2000000c
 8008cd0:	08009d0d 	.word	0x08009d0d
 8008cd4:	08009d48 	.word	0x08009d48
 8008cd8:	08009d1a 	.word	0x08009d1a

08008cdc <fiprintf>:
 8008cdc:	b40e      	push	{r1, r2, r3}
 8008cde:	b503      	push	{r0, r1, lr}
 8008ce0:	0001      	movs	r1, r0
 8008ce2:	ab03      	add	r3, sp, #12
 8008ce4:	4804      	ldr	r0, [pc, #16]	; (8008cf8 <fiprintf+0x1c>)
 8008ce6:	cb04      	ldmia	r3!, {r2}
 8008ce8:	6800      	ldr	r0, [r0, #0]
 8008cea:	9301      	str	r3, [sp, #4]
 8008cec:	f000 f892 	bl	8008e14 <_vfiprintf_r>
 8008cf0:	b002      	add	sp, #8
 8008cf2:	bc08      	pop	{r3}
 8008cf4:	b003      	add	sp, #12
 8008cf6:	4718      	bx	r3
 8008cf8:	2000000c 	.word	0x2000000c

08008cfc <__ascii_mbtowc>:
 8008cfc:	b082      	sub	sp, #8
 8008cfe:	2900      	cmp	r1, #0
 8008d00:	d100      	bne.n	8008d04 <__ascii_mbtowc+0x8>
 8008d02:	a901      	add	r1, sp, #4
 8008d04:	1e10      	subs	r0, r2, #0
 8008d06:	d006      	beq.n	8008d16 <__ascii_mbtowc+0x1a>
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d006      	beq.n	8008d1a <__ascii_mbtowc+0x1e>
 8008d0c:	7813      	ldrb	r3, [r2, #0]
 8008d0e:	600b      	str	r3, [r1, #0]
 8008d10:	7810      	ldrb	r0, [r2, #0]
 8008d12:	1e43      	subs	r3, r0, #1
 8008d14:	4198      	sbcs	r0, r3
 8008d16:	b002      	add	sp, #8
 8008d18:	4770      	bx	lr
 8008d1a:	2002      	movs	r0, #2
 8008d1c:	4240      	negs	r0, r0
 8008d1e:	e7fa      	b.n	8008d16 <__ascii_mbtowc+0x1a>

08008d20 <memmove>:
 8008d20:	b510      	push	{r4, lr}
 8008d22:	4288      	cmp	r0, r1
 8008d24:	d902      	bls.n	8008d2c <memmove+0xc>
 8008d26:	188b      	adds	r3, r1, r2
 8008d28:	4298      	cmp	r0, r3
 8008d2a:	d303      	bcc.n	8008d34 <memmove+0x14>
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	e007      	b.n	8008d40 <memmove+0x20>
 8008d30:	5c8b      	ldrb	r3, [r1, r2]
 8008d32:	5483      	strb	r3, [r0, r2]
 8008d34:	3a01      	subs	r2, #1
 8008d36:	d2fb      	bcs.n	8008d30 <memmove+0x10>
 8008d38:	bd10      	pop	{r4, pc}
 8008d3a:	5ccc      	ldrb	r4, [r1, r3]
 8008d3c:	54c4      	strb	r4, [r0, r3]
 8008d3e:	3301      	adds	r3, #1
 8008d40:	429a      	cmp	r2, r3
 8008d42:	d1fa      	bne.n	8008d3a <memmove+0x1a>
 8008d44:	e7f8      	b.n	8008d38 <memmove+0x18>
	...

08008d48 <__malloc_lock>:
 8008d48:	b510      	push	{r4, lr}
 8008d4a:	4802      	ldr	r0, [pc, #8]	; (8008d54 <__malloc_lock+0xc>)
 8008d4c:	f000 fc4f 	bl	80095ee <__retarget_lock_acquire_recursive>
 8008d50:	bd10      	pop	{r4, pc}
 8008d52:	46c0      	nop			; (mov r8, r8)
 8008d54:	20000360 	.word	0x20000360

08008d58 <__malloc_unlock>:
 8008d58:	b510      	push	{r4, lr}
 8008d5a:	4802      	ldr	r0, [pc, #8]	; (8008d64 <__malloc_unlock+0xc>)
 8008d5c:	f000 fc48 	bl	80095f0 <__retarget_lock_release_recursive>
 8008d60:	bd10      	pop	{r4, pc}
 8008d62:	46c0      	nop			; (mov r8, r8)
 8008d64:	20000360 	.word	0x20000360

08008d68 <_realloc_r>:
 8008d68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d6a:	0007      	movs	r7, r0
 8008d6c:	000e      	movs	r6, r1
 8008d6e:	0014      	movs	r4, r2
 8008d70:	2900      	cmp	r1, #0
 8008d72:	d105      	bne.n	8008d80 <_realloc_r+0x18>
 8008d74:	0011      	movs	r1, r2
 8008d76:	f7ff fda9 	bl	80088cc <_malloc_r>
 8008d7a:	0005      	movs	r5, r0
 8008d7c:	0028      	movs	r0, r5
 8008d7e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008d80:	2a00      	cmp	r2, #0
 8008d82:	d103      	bne.n	8008d8c <_realloc_r+0x24>
 8008d84:	f7ff fd36 	bl	80087f4 <_free_r>
 8008d88:	0025      	movs	r5, r4
 8008d8a:	e7f7      	b.n	8008d7c <_realloc_r+0x14>
 8008d8c:	f000 fc9e 	bl	80096cc <_malloc_usable_size_r>
 8008d90:	9001      	str	r0, [sp, #4]
 8008d92:	4284      	cmp	r4, r0
 8008d94:	d803      	bhi.n	8008d9e <_realloc_r+0x36>
 8008d96:	0035      	movs	r5, r6
 8008d98:	0843      	lsrs	r3, r0, #1
 8008d9a:	42a3      	cmp	r3, r4
 8008d9c:	d3ee      	bcc.n	8008d7c <_realloc_r+0x14>
 8008d9e:	0021      	movs	r1, r4
 8008da0:	0038      	movs	r0, r7
 8008da2:	f7ff fd93 	bl	80088cc <_malloc_r>
 8008da6:	1e05      	subs	r5, r0, #0
 8008da8:	d0e8      	beq.n	8008d7c <_realloc_r+0x14>
 8008daa:	9b01      	ldr	r3, [sp, #4]
 8008dac:	0022      	movs	r2, r4
 8008dae:	429c      	cmp	r4, r3
 8008db0:	d900      	bls.n	8008db4 <_realloc_r+0x4c>
 8008db2:	001a      	movs	r2, r3
 8008db4:	0031      	movs	r1, r6
 8008db6:	0028      	movs	r0, r5
 8008db8:	f7ff f94b 	bl	8008052 <memcpy>
 8008dbc:	0031      	movs	r1, r6
 8008dbe:	0038      	movs	r0, r7
 8008dc0:	f7ff fd18 	bl	80087f4 <_free_r>
 8008dc4:	e7da      	b.n	8008d7c <_realloc_r+0x14>

08008dc6 <__sfputc_r>:
 8008dc6:	6893      	ldr	r3, [r2, #8]
 8008dc8:	b510      	push	{r4, lr}
 8008dca:	3b01      	subs	r3, #1
 8008dcc:	6093      	str	r3, [r2, #8]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	da04      	bge.n	8008ddc <__sfputc_r+0x16>
 8008dd2:	6994      	ldr	r4, [r2, #24]
 8008dd4:	42a3      	cmp	r3, r4
 8008dd6:	db07      	blt.n	8008de8 <__sfputc_r+0x22>
 8008dd8:	290a      	cmp	r1, #10
 8008dda:	d005      	beq.n	8008de8 <__sfputc_r+0x22>
 8008ddc:	6813      	ldr	r3, [r2, #0]
 8008dde:	1c58      	adds	r0, r3, #1
 8008de0:	6010      	str	r0, [r2, #0]
 8008de2:	7019      	strb	r1, [r3, #0]
 8008de4:	0008      	movs	r0, r1
 8008de6:	bd10      	pop	{r4, pc}
 8008de8:	f000 f94e 	bl	8009088 <__swbuf_r>
 8008dec:	0001      	movs	r1, r0
 8008dee:	e7f9      	b.n	8008de4 <__sfputc_r+0x1e>

08008df0 <__sfputs_r>:
 8008df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008df2:	0006      	movs	r6, r0
 8008df4:	000f      	movs	r7, r1
 8008df6:	0014      	movs	r4, r2
 8008df8:	18d5      	adds	r5, r2, r3
 8008dfa:	42ac      	cmp	r4, r5
 8008dfc:	d101      	bne.n	8008e02 <__sfputs_r+0x12>
 8008dfe:	2000      	movs	r0, #0
 8008e00:	e007      	b.n	8008e12 <__sfputs_r+0x22>
 8008e02:	7821      	ldrb	r1, [r4, #0]
 8008e04:	003a      	movs	r2, r7
 8008e06:	0030      	movs	r0, r6
 8008e08:	f7ff ffdd 	bl	8008dc6 <__sfputc_r>
 8008e0c:	3401      	adds	r4, #1
 8008e0e:	1c43      	adds	r3, r0, #1
 8008e10:	d1f3      	bne.n	8008dfa <__sfputs_r+0xa>
 8008e12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008e14 <_vfiprintf_r>:
 8008e14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008e16:	b0a1      	sub	sp, #132	; 0x84
 8008e18:	0006      	movs	r6, r0
 8008e1a:	000c      	movs	r4, r1
 8008e1c:	001f      	movs	r7, r3
 8008e1e:	9203      	str	r2, [sp, #12]
 8008e20:	2800      	cmp	r0, #0
 8008e22:	d004      	beq.n	8008e2e <_vfiprintf_r+0x1a>
 8008e24:	6983      	ldr	r3, [r0, #24]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d101      	bne.n	8008e2e <_vfiprintf_r+0x1a>
 8008e2a:	f000 fb3f 	bl	80094ac <__sinit>
 8008e2e:	4b8e      	ldr	r3, [pc, #568]	; (8009068 <_vfiprintf_r+0x254>)
 8008e30:	429c      	cmp	r4, r3
 8008e32:	d11c      	bne.n	8008e6e <_vfiprintf_r+0x5a>
 8008e34:	6874      	ldr	r4, [r6, #4]
 8008e36:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008e38:	07db      	lsls	r3, r3, #31
 8008e3a:	d405      	bmi.n	8008e48 <_vfiprintf_r+0x34>
 8008e3c:	89a3      	ldrh	r3, [r4, #12]
 8008e3e:	059b      	lsls	r3, r3, #22
 8008e40:	d402      	bmi.n	8008e48 <_vfiprintf_r+0x34>
 8008e42:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e44:	f000 fbd3 	bl	80095ee <__retarget_lock_acquire_recursive>
 8008e48:	89a3      	ldrh	r3, [r4, #12]
 8008e4a:	071b      	lsls	r3, r3, #28
 8008e4c:	d502      	bpl.n	8008e54 <_vfiprintf_r+0x40>
 8008e4e:	6923      	ldr	r3, [r4, #16]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d11d      	bne.n	8008e90 <_vfiprintf_r+0x7c>
 8008e54:	0021      	movs	r1, r4
 8008e56:	0030      	movs	r0, r6
 8008e58:	f000 f97a 	bl	8009150 <__swsetup_r>
 8008e5c:	2800      	cmp	r0, #0
 8008e5e:	d017      	beq.n	8008e90 <_vfiprintf_r+0x7c>
 8008e60:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008e62:	07db      	lsls	r3, r3, #31
 8008e64:	d50d      	bpl.n	8008e82 <_vfiprintf_r+0x6e>
 8008e66:	2001      	movs	r0, #1
 8008e68:	4240      	negs	r0, r0
 8008e6a:	b021      	add	sp, #132	; 0x84
 8008e6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e6e:	4b7f      	ldr	r3, [pc, #508]	; (800906c <_vfiprintf_r+0x258>)
 8008e70:	429c      	cmp	r4, r3
 8008e72:	d101      	bne.n	8008e78 <_vfiprintf_r+0x64>
 8008e74:	68b4      	ldr	r4, [r6, #8]
 8008e76:	e7de      	b.n	8008e36 <_vfiprintf_r+0x22>
 8008e78:	4b7d      	ldr	r3, [pc, #500]	; (8009070 <_vfiprintf_r+0x25c>)
 8008e7a:	429c      	cmp	r4, r3
 8008e7c:	d1db      	bne.n	8008e36 <_vfiprintf_r+0x22>
 8008e7e:	68f4      	ldr	r4, [r6, #12]
 8008e80:	e7d9      	b.n	8008e36 <_vfiprintf_r+0x22>
 8008e82:	89a3      	ldrh	r3, [r4, #12]
 8008e84:	059b      	lsls	r3, r3, #22
 8008e86:	d4ee      	bmi.n	8008e66 <_vfiprintf_r+0x52>
 8008e88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e8a:	f000 fbb1 	bl	80095f0 <__retarget_lock_release_recursive>
 8008e8e:	e7ea      	b.n	8008e66 <_vfiprintf_r+0x52>
 8008e90:	2300      	movs	r3, #0
 8008e92:	ad08      	add	r5, sp, #32
 8008e94:	616b      	str	r3, [r5, #20]
 8008e96:	3320      	adds	r3, #32
 8008e98:	766b      	strb	r3, [r5, #25]
 8008e9a:	3310      	adds	r3, #16
 8008e9c:	76ab      	strb	r3, [r5, #26]
 8008e9e:	9707      	str	r7, [sp, #28]
 8008ea0:	9f03      	ldr	r7, [sp, #12]
 8008ea2:	783b      	ldrb	r3, [r7, #0]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d001      	beq.n	8008eac <_vfiprintf_r+0x98>
 8008ea8:	2b25      	cmp	r3, #37	; 0x25
 8008eaa:	d14e      	bne.n	8008f4a <_vfiprintf_r+0x136>
 8008eac:	9b03      	ldr	r3, [sp, #12]
 8008eae:	1afb      	subs	r3, r7, r3
 8008eb0:	9305      	str	r3, [sp, #20]
 8008eb2:	9b03      	ldr	r3, [sp, #12]
 8008eb4:	429f      	cmp	r7, r3
 8008eb6:	d00d      	beq.n	8008ed4 <_vfiprintf_r+0xc0>
 8008eb8:	9b05      	ldr	r3, [sp, #20]
 8008eba:	0021      	movs	r1, r4
 8008ebc:	0030      	movs	r0, r6
 8008ebe:	9a03      	ldr	r2, [sp, #12]
 8008ec0:	f7ff ff96 	bl	8008df0 <__sfputs_r>
 8008ec4:	1c43      	adds	r3, r0, #1
 8008ec6:	d100      	bne.n	8008eca <_vfiprintf_r+0xb6>
 8008ec8:	e0b5      	b.n	8009036 <_vfiprintf_r+0x222>
 8008eca:	696a      	ldr	r2, [r5, #20]
 8008ecc:	9b05      	ldr	r3, [sp, #20]
 8008ece:	4694      	mov	ip, r2
 8008ed0:	4463      	add	r3, ip
 8008ed2:	616b      	str	r3, [r5, #20]
 8008ed4:	783b      	ldrb	r3, [r7, #0]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d100      	bne.n	8008edc <_vfiprintf_r+0xc8>
 8008eda:	e0ac      	b.n	8009036 <_vfiprintf_r+0x222>
 8008edc:	2201      	movs	r2, #1
 8008ede:	1c7b      	adds	r3, r7, #1
 8008ee0:	9303      	str	r3, [sp, #12]
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	4252      	negs	r2, r2
 8008ee6:	606a      	str	r2, [r5, #4]
 8008ee8:	a904      	add	r1, sp, #16
 8008eea:	3254      	adds	r2, #84	; 0x54
 8008eec:	1852      	adds	r2, r2, r1
 8008eee:	602b      	str	r3, [r5, #0]
 8008ef0:	60eb      	str	r3, [r5, #12]
 8008ef2:	60ab      	str	r3, [r5, #8]
 8008ef4:	7013      	strb	r3, [r2, #0]
 8008ef6:	65ab      	str	r3, [r5, #88]	; 0x58
 8008ef8:	9b03      	ldr	r3, [sp, #12]
 8008efa:	2205      	movs	r2, #5
 8008efc:	7819      	ldrb	r1, [r3, #0]
 8008efe:	485d      	ldr	r0, [pc, #372]	; (8009074 <_vfiprintf_r+0x260>)
 8008f00:	f7ff f89c 	bl	800803c <memchr>
 8008f04:	9b03      	ldr	r3, [sp, #12]
 8008f06:	1c5f      	adds	r7, r3, #1
 8008f08:	2800      	cmp	r0, #0
 8008f0a:	d120      	bne.n	8008f4e <_vfiprintf_r+0x13a>
 8008f0c:	682a      	ldr	r2, [r5, #0]
 8008f0e:	06d3      	lsls	r3, r2, #27
 8008f10:	d504      	bpl.n	8008f1c <_vfiprintf_r+0x108>
 8008f12:	2353      	movs	r3, #83	; 0x53
 8008f14:	a904      	add	r1, sp, #16
 8008f16:	185b      	adds	r3, r3, r1
 8008f18:	2120      	movs	r1, #32
 8008f1a:	7019      	strb	r1, [r3, #0]
 8008f1c:	0713      	lsls	r3, r2, #28
 8008f1e:	d504      	bpl.n	8008f2a <_vfiprintf_r+0x116>
 8008f20:	2353      	movs	r3, #83	; 0x53
 8008f22:	a904      	add	r1, sp, #16
 8008f24:	185b      	adds	r3, r3, r1
 8008f26:	212b      	movs	r1, #43	; 0x2b
 8008f28:	7019      	strb	r1, [r3, #0]
 8008f2a:	9b03      	ldr	r3, [sp, #12]
 8008f2c:	781b      	ldrb	r3, [r3, #0]
 8008f2e:	2b2a      	cmp	r3, #42	; 0x2a
 8008f30:	d016      	beq.n	8008f60 <_vfiprintf_r+0x14c>
 8008f32:	2100      	movs	r1, #0
 8008f34:	68eb      	ldr	r3, [r5, #12]
 8008f36:	9f03      	ldr	r7, [sp, #12]
 8008f38:	783a      	ldrb	r2, [r7, #0]
 8008f3a:	1c78      	adds	r0, r7, #1
 8008f3c:	3a30      	subs	r2, #48	; 0x30
 8008f3e:	4684      	mov	ip, r0
 8008f40:	2a09      	cmp	r2, #9
 8008f42:	d94f      	bls.n	8008fe4 <_vfiprintf_r+0x1d0>
 8008f44:	2900      	cmp	r1, #0
 8008f46:	d111      	bne.n	8008f6c <_vfiprintf_r+0x158>
 8008f48:	e017      	b.n	8008f7a <_vfiprintf_r+0x166>
 8008f4a:	3701      	adds	r7, #1
 8008f4c:	e7a9      	b.n	8008ea2 <_vfiprintf_r+0x8e>
 8008f4e:	4b49      	ldr	r3, [pc, #292]	; (8009074 <_vfiprintf_r+0x260>)
 8008f50:	682a      	ldr	r2, [r5, #0]
 8008f52:	1ac0      	subs	r0, r0, r3
 8008f54:	2301      	movs	r3, #1
 8008f56:	4083      	lsls	r3, r0
 8008f58:	4313      	orrs	r3, r2
 8008f5a:	602b      	str	r3, [r5, #0]
 8008f5c:	9703      	str	r7, [sp, #12]
 8008f5e:	e7cb      	b.n	8008ef8 <_vfiprintf_r+0xe4>
 8008f60:	9b07      	ldr	r3, [sp, #28]
 8008f62:	1d19      	adds	r1, r3, #4
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	9107      	str	r1, [sp, #28]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	db01      	blt.n	8008f70 <_vfiprintf_r+0x15c>
 8008f6c:	930b      	str	r3, [sp, #44]	; 0x2c
 8008f6e:	e004      	b.n	8008f7a <_vfiprintf_r+0x166>
 8008f70:	425b      	negs	r3, r3
 8008f72:	60eb      	str	r3, [r5, #12]
 8008f74:	2302      	movs	r3, #2
 8008f76:	4313      	orrs	r3, r2
 8008f78:	602b      	str	r3, [r5, #0]
 8008f7a:	783b      	ldrb	r3, [r7, #0]
 8008f7c:	2b2e      	cmp	r3, #46	; 0x2e
 8008f7e:	d10a      	bne.n	8008f96 <_vfiprintf_r+0x182>
 8008f80:	787b      	ldrb	r3, [r7, #1]
 8008f82:	2b2a      	cmp	r3, #42	; 0x2a
 8008f84:	d137      	bne.n	8008ff6 <_vfiprintf_r+0x1e2>
 8008f86:	9b07      	ldr	r3, [sp, #28]
 8008f88:	3702      	adds	r7, #2
 8008f8a:	1d1a      	adds	r2, r3, #4
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	9207      	str	r2, [sp, #28]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	db2d      	blt.n	8008ff0 <_vfiprintf_r+0x1dc>
 8008f94:	9309      	str	r3, [sp, #36]	; 0x24
 8008f96:	2203      	movs	r2, #3
 8008f98:	7839      	ldrb	r1, [r7, #0]
 8008f9a:	4837      	ldr	r0, [pc, #220]	; (8009078 <_vfiprintf_r+0x264>)
 8008f9c:	f7ff f84e 	bl	800803c <memchr>
 8008fa0:	2800      	cmp	r0, #0
 8008fa2:	d007      	beq.n	8008fb4 <_vfiprintf_r+0x1a0>
 8008fa4:	4b34      	ldr	r3, [pc, #208]	; (8009078 <_vfiprintf_r+0x264>)
 8008fa6:	682a      	ldr	r2, [r5, #0]
 8008fa8:	1ac0      	subs	r0, r0, r3
 8008faa:	2340      	movs	r3, #64	; 0x40
 8008fac:	4083      	lsls	r3, r0
 8008fae:	4313      	orrs	r3, r2
 8008fb0:	3701      	adds	r7, #1
 8008fb2:	602b      	str	r3, [r5, #0]
 8008fb4:	7839      	ldrb	r1, [r7, #0]
 8008fb6:	1c7b      	adds	r3, r7, #1
 8008fb8:	2206      	movs	r2, #6
 8008fba:	4830      	ldr	r0, [pc, #192]	; (800907c <_vfiprintf_r+0x268>)
 8008fbc:	9303      	str	r3, [sp, #12]
 8008fbe:	7629      	strb	r1, [r5, #24]
 8008fc0:	f7ff f83c 	bl	800803c <memchr>
 8008fc4:	2800      	cmp	r0, #0
 8008fc6:	d045      	beq.n	8009054 <_vfiprintf_r+0x240>
 8008fc8:	4b2d      	ldr	r3, [pc, #180]	; (8009080 <_vfiprintf_r+0x26c>)
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d127      	bne.n	800901e <_vfiprintf_r+0x20a>
 8008fce:	2207      	movs	r2, #7
 8008fd0:	9b07      	ldr	r3, [sp, #28]
 8008fd2:	3307      	adds	r3, #7
 8008fd4:	4393      	bics	r3, r2
 8008fd6:	3308      	adds	r3, #8
 8008fd8:	9307      	str	r3, [sp, #28]
 8008fda:	696b      	ldr	r3, [r5, #20]
 8008fdc:	9a04      	ldr	r2, [sp, #16]
 8008fde:	189b      	adds	r3, r3, r2
 8008fe0:	616b      	str	r3, [r5, #20]
 8008fe2:	e75d      	b.n	8008ea0 <_vfiprintf_r+0x8c>
 8008fe4:	210a      	movs	r1, #10
 8008fe6:	434b      	muls	r3, r1
 8008fe8:	4667      	mov	r7, ip
 8008fea:	189b      	adds	r3, r3, r2
 8008fec:	3909      	subs	r1, #9
 8008fee:	e7a3      	b.n	8008f38 <_vfiprintf_r+0x124>
 8008ff0:	2301      	movs	r3, #1
 8008ff2:	425b      	negs	r3, r3
 8008ff4:	e7ce      	b.n	8008f94 <_vfiprintf_r+0x180>
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	001a      	movs	r2, r3
 8008ffa:	3701      	adds	r7, #1
 8008ffc:	606b      	str	r3, [r5, #4]
 8008ffe:	7839      	ldrb	r1, [r7, #0]
 8009000:	1c78      	adds	r0, r7, #1
 8009002:	3930      	subs	r1, #48	; 0x30
 8009004:	4684      	mov	ip, r0
 8009006:	2909      	cmp	r1, #9
 8009008:	d903      	bls.n	8009012 <_vfiprintf_r+0x1fe>
 800900a:	2b00      	cmp	r3, #0
 800900c:	d0c3      	beq.n	8008f96 <_vfiprintf_r+0x182>
 800900e:	9209      	str	r2, [sp, #36]	; 0x24
 8009010:	e7c1      	b.n	8008f96 <_vfiprintf_r+0x182>
 8009012:	230a      	movs	r3, #10
 8009014:	435a      	muls	r2, r3
 8009016:	4667      	mov	r7, ip
 8009018:	1852      	adds	r2, r2, r1
 800901a:	3b09      	subs	r3, #9
 800901c:	e7ef      	b.n	8008ffe <_vfiprintf_r+0x1ea>
 800901e:	ab07      	add	r3, sp, #28
 8009020:	9300      	str	r3, [sp, #0]
 8009022:	0022      	movs	r2, r4
 8009024:	0029      	movs	r1, r5
 8009026:	0030      	movs	r0, r6
 8009028:	4b16      	ldr	r3, [pc, #88]	; (8009084 <_vfiprintf_r+0x270>)
 800902a:	f7fd fd6f 	bl	8006b0c <_printf_float>
 800902e:	9004      	str	r0, [sp, #16]
 8009030:	9b04      	ldr	r3, [sp, #16]
 8009032:	3301      	adds	r3, #1
 8009034:	d1d1      	bne.n	8008fda <_vfiprintf_r+0x1c6>
 8009036:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009038:	07db      	lsls	r3, r3, #31
 800903a:	d405      	bmi.n	8009048 <_vfiprintf_r+0x234>
 800903c:	89a3      	ldrh	r3, [r4, #12]
 800903e:	059b      	lsls	r3, r3, #22
 8009040:	d402      	bmi.n	8009048 <_vfiprintf_r+0x234>
 8009042:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009044:	f000 fad4 	bl	80095f0 <__retarget_lock_release_recursive>
 8009048:	89a3      	ldrh	r3, [r4, #12]
 800904a:	065b      	lsls	r3, r3, #25
 800904c:	d500      	bpl.n	8009050 <_vfiprintf_r+0x23c>
 800904e:	e70a      	b.n	8008e66 <_vfiprintf_r+0x52>
 8009050:	980d      	ldr	r0, [sp, #52]	; 0x34
 8009052:	e70a      	b.n	8008e6a <_vfiprintf_r+0x56>
 8009054:	ab07      	add	r3, sp, #28
 8009056:	9300      	str	r3, [sp, #0]
 8009058:	0022      	movs	r2, r4
 800905a:	0029      	movs	r1, r5
 800905c:	0030      	movs	r0, r6
 800905e:	4b09      	ldr	r3, [pc, #36]	; (8009084 <_vfiprintf_r+0x270>)
 8009060:	f7fe f806 	bl	8007070 <_printf_i>
 8009064:	e7e3      	b.n	800902e <_vfiprintf_r+0x21a>
 8009066:	46c0      	nop			; (mov r8, r8)
 8009068:	08009e74 	.word	0x08009e74
 800906c:	08009e94 	.word	0x08009e94
 8009070:	08009e54 	.word	0x08009e54
 8009074:	08009cfc 	.word	0x08009cfc
 8009078:	08009d02 	.word	0x08009d02
 800907c:	08009d06 	.word	0x08009d06
 8009080:	08006b0d 	.word	0x08006b0d
 8009084:	08008df1 	.word	0x08008df1

08009088 <__swbuf_r>:
 8009088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800908a:	0005      	movs	r5, r0
 800908c:	000e      	movs	r6, r1
 800908e:	0014      	movs	r4, r2
 8009090:	2800      	cmp	r0, #0
 8009092:	d004      	beq.n	800909e <__swbuf_r+0x16>
 8009094:	6983      	ldr	r3, [r0, #24]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d101      	bne.n	800909e <__swbuf_r+0x16>
 800909a:	f000 fa07 	bl	80094ac <__sinit>
 800909e:	4b22      	ldr	r3, [pc, #136]	; (8009128 <__swbuf_r+0xa0>)
 80090a0:	429c      	cmp	r4, r3
 80090a2:	d12e      	bne.n	8009102 <__swbuf_r+0x7a>
 80090a4:	686c      	ldr	r4, [r5, #4]
 80090a6:	69a3      	ldr	r3, [r4, #24]
 80090a8:	60a3      	str	r3, [r4, #8]
 80090aa:	89a3      	ldrh	r3, [r4, #12]
 80090ac:	071b      	lsls	r3, r3, #28
 80090ae:	d532      	bpl.n	8009116 <__swbuf_r+0x8e>
 80090b0:	6923      	ldr	r3, [r4, #16]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d02f      	beq.n	8009116 <__swbuf_r+0x8e>
 80090b6:	6823      	ldr	r3, [r4, #0]
 80090b8:	6922      	ldr	r2, [r4, #16]
 80090ba:	b2f7      	uxtb	r7, r6
 80090bc:	1a98      	subs	r0, r3, r2
 80090be:	6963      	ldr	r3, [r4, #20]
 80090c0:	b2f6      	uxtb	r6, r6
 80090c2:	4283      	cmp	r3, r0
 80090c4:	dc05      	bgt.n	80090d2 <__swbuf_r+0x4a>
 80090c6:	0021      	movs	r1, r4
 80090c8:	0028      	movs	r0, r5
 80090ca:	f000 f94d 	bl	8009368 <_fflush_r>
 80090ce:	2800      	cmp	r0, #0
 80090d0:	d127      	bne.n	8009122 <__swbuf_r+0x9a>
 80090d2:	68a3      	ldr	r3, [r4, #8]
 80090d4:	3001      	adds	r0, #1
 80090d6:	3b01      	subs	r3, #1
 80090d8:	60a3      	str	r3, [r4, #8]
 80090da:	6823      	ldr	r3, [r4, #0]
 80090dc:	1c5a      	adds	r2, r3, #1
 80090de:	6022      	str	r2, [r4, #0]
 80090e0:	701f      	strb	r7, [r3, #0]
 80090e2:	6963      	ldr	r3, [r4, #20]
 80090e4:	4283      	cmp	r3, r0
 80090e6:	d004      	beq.n	80090f2 <__swbuf_r+0x6a>
 80090e8:	89a3      	ldrh	r3, [r4, #12]
 80090ea:	07db      	lsls	r3, r3, #31
 80090ec:	d507      	bpl.n	80090fe <__swbuf_r+0x76>
 80090ee:	2e0a      	cmp	r6, #10
 80090f0:	d105      	bne.n	80090fe <__swbuf_r+0x76>
 80090f2:	0021      	movs	r1, r4
 80090f4:	0028      	movs	r0, r5
 80090f6:	f000 f937 	bl	8009368 <_fflush_r>
 80090fa:	2800      	cmp	r0, #0
 80090fc:	d111      	bne.n	8009122 <__swbuf_r+0x9a>
 80090fe:	0030      	movs	r0, r6
 8009100:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009102:	4b0a      	ldr	r3, [pc, #40]	; (800912c <__swbuf_r+0xa4>)
 8009104:	429c      	cmp	r4, r3
 8009106:	d101      	bne.n	800910c <__swbuf_r+0x84>
 8009108:	68ac      	ldr	r4, [r5, #8]
 800910a:	e7cc      	b.n	80090a6 <__swbuf_r+0x1e>
 800910c:	4b08      	ldr	r3, [pc, #32]	; (8009130 <__swbuf_r+0xa8>)
 800910e:	429c      	cmp	r4, r3
 8009110:	d1c9      	bne.n	80090a6 <__swbuf_r+0x1e>
 8009112:	68ec      	ldr	r4, [r5, #12]
 8009114:	e7c7      	b.n	80090a6 <__swbuf_r+0x1e>
 8009116:	0021      	movs	r1, r4
 8009118:	0028      	movs	r0, r5
 800911a:	f000 f819 	bl	8009150 <__swsetup_r>
 800911e:	2800      	cmp	r0, #0
 8009120:	d0c9      	beq.n	80090b6 <__swbuf_r+0x2e>
 8009122:	2601      	movs	r6, #1
 8009124:	4276      	negs	r6, r6
 8009126:	e7ea      	b.n	80090fe <__swbuf_r+0x76>
 8009128:	08009e74 	.word	0x08009e74
 800912c:	08009e94 	.word	0x08009e94
 8009130:	08009e54 	.word	0x08009e54

08009134 <__ascii_wctomb>:
 8009134:	0003      	movs	r3, r0
 8009136:	1e08      	subs	r0, r1, #0
 8009138:	d005      	beq.n	8009146 <__ascii_wctomb+0x12>
 800913a:	2aff      	cmp	r2, #255	; 0xff
 800913c:	d904      	bls.n	8009148 <__ascii_wctomb+0x14>
 800913e:	228a      	movs	r2, #138	; 0x8a
 8009140:	2001      	movs	r0, #1
 8009142:	601a      	str	r2, [r3, #0]
 8009144:	4240      	negs	r0, r0
 8009146:	4770      	bx	lr
 8009148:	2001      	movs	r0, #1
 800914a:	700a      	strb	r2, [r1, #0]
 800914c:	e7fb      	b.n	8009146 <__ascii_wctomb+0x12>
	...

08009150 <__swsetup_r>:
 8009150:	4b37      	ldr	r3, [pc, #220]	; (8009230 <__swsetup_r+0xe0>)
 8009152:	b570      	push	{r4, r5, r6, lr}
 8009154:	681d      	ldr	r5, [r3, #0]
 8009156:	0006      	movs	r6, r0
 8009158:	000c      	movs	r4, r1
 800915a:	2d00      	cmp	r5, #0
 800915c:	d005      	beq.n	800916a <__swsetup_r+0x1a>
 800915e:	69ab      	ldr	r3, [r5, #24]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d102      	bne.n	800916a <__swsetup_r+0x1a>
 8009164:	0028      	movs	r0, r5
 8009166:	f000 f9a1 	bl	80094ac <__sinit>
 800916a:	4b32      	ldr	r3, [pc, #200]	; (8009234 <__swsetup_r+0xe4>)
 800916c:	429c      	cmp	r4, r3
 800916e:	d10f      	bne.n	8009190 <__swsetup_r+0x40>
 8009170:	686c      	ldr	r4, [r5, #4]
 8009172:	230c      	movs	r3, #12
 8009174:	5ee2      	ldrsh	r2, [r4, r3]
 8009176:	b293      	uxth	r3, r2
 8009178:	0711      	lsls	r1, r2, #28
 800917a:	d42d      	bmi.n	80091d8 <__swsetup_r+0x88>
 800917c:	06d9      	lsls	r1, r3, #27
 800917e:	d411      	bmi.n	80091a4 <__swsetup_r+0x54>
 8009180:	2309      	movs	r3, #9
 8009182:	2001      	movs	r0, #1
 8009184:	6033      	str	r3, [r6, #0]
 8009186:	3337      	adds	r3, #55	; 0x37
 8009188:	4313      	orrs	r3, r2
 800918a:	81a3      	strh	r3, [r4, #12]
 800918c:	4240      	negs	r0, r0
 800918e:	bd70      	pop	{r4, r5, r6, pc}
 8009190:	4b29      	ldr	r3, [pc, #164]	; (8009238 <__swsetup_r+0xe8>)
 8009192:	429c      	cmp	r4, r3
 8009194:	d101      	bne.n	800919a <__swsetup_r+0x4a>
 8009196:	68ac      	ldr	r4, [r5, #8]
 8009198:	e7eb      	b.n	8009172 <__swsetup_r+0x22>
 800919a:	4b28      	ldr	r3, [pc, #160]	; (800923c <__swsetup_r+0xec>)
 800919c:	429c      	cmp	r4, r3
 800919e:	d1e8      	bne.n	8009172 <__swsetup_r+0x22>
 80091a0:	68ec      	ldr	r4, [r5, #12]
 80091a2:	e7e6      	b.n	8009172 <__swsetup_r+0x22>
 80091a4:	075b      	lsls	r3, r3, #29
 80091a6:	d513      	bpl.n	80091d0 <__swsetup_r+0x80>
 80091a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80091aa:	2900      	cmp	r1, #0
 80091ac:	d008      	beq.n	80091c0 <__swsetup_r+0x70>
 80091ae:	0023      	movs	r3, r4
 80091b0:	3344      	adds	r3, #68	; 0x44
 80091b2:	4299      	cmp	r1, r3
 80091b4:	d002      	beq.n	80091bc <__swsetup_r+0x6c>
 80091b6:	0030      	movs	r0, r6
 80091b8:	f7ff fb1c 	bl	80087f4 <_free_r>
 80091bc:	2300      	movs	r3, #0
 80091be:	6363      	str	r3, [r4, #52]	; 0x34
 80091c0:	2224      	movs	r2, #36	; 0x24
 80091c2:	89a3      	ldrh	r3, [r4, #12]
 80091c4:	4393      	bics	r3, r2
 80091c6:	81a3      	strh	r3, [r4, #12]
 80091c8:	2300      	movs	r3, #0
 80091ca:	6063      	str	r3, [r4, #4]
 80091cc:	6923      	ldr	r3, [r4, #16]
 80091ce:	6023      	str	r3, [r4, #0]
 80091d0:	2308      	movs	r3, #8
 80091d2:	89a2      	ldrh	r2, [r4, #12]
 80091d4:	4313      	orrs	r3, r2
 80091d6:	81a3      	strh	r3, [r4, #12]
 80091d8:	6923      	ldr	r3, [r4, #16]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d10b      	bne.n	80091f6 <__swsetup_r+0xa6>
 80091de:	21a0      	movs	r1, #160	; 0xa0
 80091e0:	2280      	movs	r2, #128	; 0x80
 80091e2:	89a3      	ldrh	r3, [r4, #12]
 80091e4:	0089      	lsls	r1, r1, #2
 80091e6:	0092      	lsls	r2, r2, #2
 80091e8:	400b      	ands	r3, r1
 80091ea:	4293      	cmp	r3, r2
 80091ec:	d003      	beq.n	80091f6 <__swsetup_r+0xa6>
 80091ee:	0021      	movs	r1, r4
 80091f0:	0030      	movs	r0, r6
 80091f2:	f000 fa27 	bl	8009644 <__smakebuf_r>
 80091f6:	220c      	movs	r2, #12
 80091f8:	5ea3      	ldrsh	r3, [r4, r2]
 80091fa:	2001      	movs	r0, #1
 80091fc:	001a      	movs	r2, r3
 80091fe:	b299      	uxth	r1, r3
 8009200:	4002      	ands	r2, r0
 8009202:	4203      	tst	r3, r0
 8009204:	d00f      	beq.n	8009226 <__swsetup_r+0xd6>
 8009206:	2200      	movs	r2, #0
 8009208:	60a2      	str	r2, [r4, #8]
 800920a:	6962      	ldr	r2, [r4, #20]
 800920c:	4252      	negs	r2, r2
 800920e:	61a2      	str	r2, [r4, #24]
 8009210:	2000      	movs	r0, #0
 8009212:	6922      	ldr	r2, [r4, #16]
 8009214:	4282      	cmp	r2, r0
 8009216:	d1ba      	bne.n	800918e <__swsetup_r+0x3e>
 8009218:	060a      	lsls	r2, r1, #24
 800921a:	d5b8      	bpl.n	800918e <__swsetup_r+0x3e>
 800921c:	2240      	movs	r2, #64	; 0x40
 800921e:	4313      	orrs	r3, r2
 8009220:	81a3      	strh	r3, [r4, #12]
 8009222:	3801      	subs	r0, #1
 8009224:	e7b3      	b.n	800918e <__swsetup_r+0x3e>
 8009226:	0788      	lsls	r0, r1, #30
 8009228:	d400      	bmi.n	800922c <__swsetup_r+0xdc>
 800922a:	6962      	ldr	r2, [r4, #20]
 800922c:	60a2      	str	r2, [r4, #8]
 800922e:	e7ef      	b.n	8009210 <__swsetup_r+0xc0>
 8009230:	2000000c 	.word	0x2000000c
 8009234:	08009e74 	.word	0x08009e74
 8009238:	08009e94 	.word	0x08009e94
 800923c:	08009e54 	.word	0x08009e54

08009240 <abort>:
 8009240:	2006      	movs	r0, #6
 8009242:	b510      	push	{r4, lr}
 8009244:	f000 fa74 	bl	8009730 <raise>
 8009248:	2001      	movs	r0, #1
 800924a:	f7fa fa42 	bl	80036d2 <_exit>
	...

08009250 <__sflush_r>:
 8009250:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009252:	898b      	ldrh	r3, [r1, #12]
 8009254:	0005      	movs	r5, r0
 8009256:	000c      	movs	r4, r1
 8009258:	071a      	lsls	r2, r3, #28
 800925a:	d45f      	bmi.n	800931c <__sflush_r+0xcc>
 800925c:	684a      	ldr	r2, [r1, #4]
 800925e:	2a00      	cmp	r2, #0
 8009260:	dc04      	bgt.n	800926c <__sflush_r+0x1c>
 8009262:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8009264:	2a00      	cmp	r2, #0
 8009266:	dc01      	bgt.n	800926c <__sflush_r+0x1c>
 8009268:	2000      	movs	r0, #0
 800926a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800926c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800926e:	2f00      	cmp	r7, #0
 8009270:	d0fa      	beq.n	8009268 <__sflush_r+0x18>
 8009272:	2200      	movs	r2, #0
 8009274:	2180      	movs	r1, #128	; 0x80
 8009276:	682e      	ldr	r6, [r5, #0]
 8009278:	602a      	str	r2, [r5, #0]
 800927a:	001a      	movs	r2, r3
 800927c:	0149      	lsls	r1, r1, #5
 800927e:	400a      	ands	r2, r1
 8009280:	420b      	tst	r3, r1
 8009282:	d034      	beq.n	80092ee <__sflush_r+0x9e>
 8009284:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009286:	89a3      	ldrh	r3, [r4, #12]
 8009288:	075b      	lsls	r3, r3, #29
 800928a:	d506      	bpl.n	800929a <__sflush_r+0x4a>
 800928c:	6863      	ldr	r3, [r4, #4]
 800928e:	1ac0      	subs	r0, r0, r3
 8009290:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009292:	2b00      	cmp	r3, #0
 8009294:	d001      	beq.n	800929a <__sflush_r+0x4a>
 8009296:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009298:	1ac0      	subs	r0, r0, r3
 800929a:	0002      	movs	r2, r0
 800929c:	6a21      	ldr	r1, [r4, #32]
 800929e:	2300      	movs	r3, #0
 80092a0:	0028      	movs	r0, r5
 80092a2:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80092a4:	47b8      	blx	r7
 80092a6:	89a1      	ldrh	r1, [r4, #12]
 80092a8:	1c43      	adds	r3, r0, #1
 80092aa:	d106      	bne.n	80092ba <__sflush_r+0x6a>
 80092ac:	682b      	ldr	r3, [r5, #0]
 80092ae:	2b1d      	cmp	r3, #29
 80092b0:	d831      	bhi.n	8009316 <__sflush_r+0xc6>
 80092b2:	4a2c      	ldr	r2, [pc, #176]	; (8009364 <__sflush_r+0x114>)
 80092b4:	40da      	lsrs	r2, r3
 80092b6:	07d3      	lsls	r3, r2, #31
 80092b8:	d52d      	bpl.n	8009316 <__sflush_r+0xc6>
 80092ba:	2300      	movs	r3, #0
 80092bc:	6063      	str	r3, [r4, #4]
 80092be:	6923      	ldr	r3, [r4, #16]
 80092c0:	6023      	str	r3, [r4, #0]
 80092c2:	04cb      	lsls	r3, r1, #19
 80092c4:	d505      	bpl.n	80092d2 <__sflush_r+0x82>
 80092c6:	1c43      	adds	r3, r0, #1
 80092c8:	d102      	bne.n	80092d0 <__sflush_r+0x80>
 80092ca:	682b      	ldr	r3, [r5, #0]
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d100      	bne.n	80092d2 <__sflush_r+0x82>
 80092d0:	6560      	str	r0, [r4, #84]	; 0x54
 80092d2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80092d4:	602e      	str	r6, [r5, #0]
 80092d6:	2900      	cmp	r1, #0
 80092d8:	d0c6      	beq.n	8009268 <__sflush_r+0x18>
 80092da:	0023      	movs	r3, r4
 80092dc:	3344      	adds	r3, #68	; 0x44
 80092de:	4299      	cmp	r1, r3
 80092e0:	d002      	beq.n	80092e8 <__sflush_r+0x98>
 80092e2:	0028      	movs	r0, r5
 80092e4:	f7ff fa86 	bl	80087f4 <_free_r>
 80092e8:	2000      	movs	r0, #0
 80092ea:	6360      	str	r0, [r4, #52]	; 0x34
 80092ec:	e7bd      	b.n	800926a <__sflush_r+0x1a>
 80092ee:	2301      	movs	r3, #1
 80092f0:	0028      	movs	r0, r5
 80092f2:	6a21      	ldr	r1, [r4, #32]
 80092f4:	47b8      	blx	r7
 80092f6:	1c43      	adds	r3, r0, #1
 80092f8:	d1c5      	bne.n	8009286 <__sflush_r+0x36>
 80092fa:	682b      	ldr	r3, [r5, #0]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d0c2      	beq.n	8009286 <__sflush_r+0x36>
 8009300:	2b1d      	cmp	r3, #29
 8009302:	d001      	beq.n	8009308 <__sflush_r+0xb8>
 8009304:	2b16      	cmp	r3, #22
 8009306:	d101      	bne.n	800930c <__sflush_r+0xbc>
 8009308:	602e      	str	r6, [r5, #0]
 800930a:	e7ad      	b.n	8009268 <__sflush_r+0x18>
 800930c:	2340      	movs	r3, #64	; 0x40
 800930e:	89a2      	ldrh	r2, [r4, #12]
 8009310:	4313      	orrs	r3, r2
 8009312:	81a3      	strh	r3, [r4, #12]
 8009314:	e7a9      	b.n	800926a <__sflush_r+0x1a>
 8009316:	2340      	movs	r3, #64	; 0x40
 8009318:	430b      	orrs	r3, r1
 800931a:	e7fa      	b.n	8009312 <__sflush_r+0xc2>
 800931c:	690f      	ldr	r7, [r1, #16]
 800931e:	2f00      	cmp	r7, #0
 8009320:	d0a2      	beq.n	8009268 <__sflush_r+0x18>
 8009322:	680a      	ldr	r2, [r1, #0]
 8009324:	600f      	str	r7, [r1, #0]
 8009326:	1bd2      	subs	r2, r2, r7
 8009328:	9201      	str	r2, [sp, #4]
 800932a:	2200      	movs	r2, #0
 800932c:	079b      	lsls	r3, r3, #30
 800932e:	d100      	bne.n	8009332 <__sflush_r+0xe2>
 8009330:	694a      	ldr	r2, [r1, #20]
 8009332:	60a2      	str	r2, [r4, #8]
 8009334:	9b01      	ldr	r3, [sp, #4]
 8009336:	2b00      	cmp	r3, #0
 8009338:	dc00      	bgt.n	800933c <__sflush_r+0xec>
 800933a:	e795      	b.n	8009268 <__sflush_r+0x18>
 800933c:	003a      	movs	r2, r7
 800933e:	0028      	movs	r0, r5
 8009340:	9b01      	ldr	r3, [sp, #4]
 8009342:	6a21      	ldr	r1, [r4, #32]
 8009344:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009346:	47b0      	blx	r6
 8009348:	2800      	cmp	r0, #0
 800934a:	dc06      	bgt.n	800935a <__sflush_r+0x10a>
 800934c:	2340      	movs	r3, #64	; 0x40
 800934e:	2001      	movs	r0, #1
 8009350:	89a2      	ldrh	r2, [r4, #12]
 8009352:	4240      	negs	r0, r0
 8009354:	4313      	orrs	r3, r2
 8009356:	81a3      	strh	r3, [r4, #12]
 8009358:	e787      	b.n	800926a <__sflush_r+0x1a>
 800935a:	9b01      	ldr	r3, [sp, #4]
 800935c:	183f      	adds	r7, r7, r0
 800935e:	1a1b      	subs	r3, r3, r0
 8009360:	9301      	str	r3, [sp, #4]
 8009362:	e7e7      	b.n	8009334 <__sflush_r+0xe4>
 8009364:	20400001 	.word	0x20400001

08009368 <_fflush_r>:
 8009368:	690b      	ldr	r3, [r1, #16]
 800936a:	b570      	push	{r4, r5, r6, lr}
 800936c:	0005      	movs	r5, r0
 800936e:	000c      	movs	r4, r1
 8009370:	2b00      	cmp	r3, #0
 8009372:	d102      	bne.n	800937a <_fflush_r+0x12>
 8009374:	2500      	movs	r5, #0
 8009376:	0028      	movs	r0, r5
 8009378:	bd70      	pop	{r4, r5, r6, pc}
 800937a:	2800      	cmp	r0, #0
 800937c:	d004      	beq.n	8009388 <_fflush_r+0x20>
 800937e:	6983      	ldr	r3, [r0, #24]
 8009380:	2b00      	cmp	r3, #0
 8009382:	d101      	bne.n	8009388 <_fflush_r+0x20>
 8009384:	f000 f892 	bl	80094ac <__sinit>
 8009388:	4b14      	ldr	r3, [pc, #80]	; (80093dc <_fflush_r+0x74>)
 800938a:	429c      	cmp	r4, r3
 800938c:	d11b      	bne.n	80093c6 <_fflush_r+0x5e>
 800938e:	686c      	ldr	r4, [r5, #4]
 8009390:	220c      	movs	r2, #12
 8009392:	5ea3      	ldrsh	r3, [r4, r2]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d0ed      	beq.n	8009374 <_fflush_r+0xc>
 8009398:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800939a:	07d2      	lsls	r2, r2, #31
 800939c:	d404      	bmi.n	80093a8 <_fflush_r+0x40>
 800939e:	059b      	lsls	r3, r3, #22
 80093a0:	d402      	bmi.n	80093a8 <_fflush_r+0x40>
 80093a2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80093a4:	f000 f923 	bl	80095ee <__retarget_lock_acquire_recursive>
 80093a8:	0028      	movs	r0, r5
 80093aa:	0021      	movs	r1, r4
 80093ac:	f7ff ff50 	bl	8009250 <__sflush_r>
 80093b0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80093b2:	0005      	movs	r5, r0
 80093b4:	07db      	lsls	r3, r3, #31
 80093b6:	d4de      	bmi.n	8009376 <_fflush_r+0xe>
 80093b8:	89a3      	ldrh	r3, [r4, #12]
 80093ba:	059b      	lsls	r3, r3, #22
 80093bc:	d4db      	bmi.n	8009376 <_fflush_r+0xe>
 80093be:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80093c0:	f000 f916 	bl	80095f0 <__retarget_lock_release_recursive>
 80093c4:	e7d7      	b.n	8009376 <_fflush_r+0xe>
 80093c6:	4b06      	ldr	r3, [pc, #24]	; (80093e0 <_fflush_r+0x78>)
 80093c8:	429c      	cmp	r4, r3
 80093ca:	d101      	bne.n	80093d0 <_fflush_r+0x68>
 80093cc:	68ac      	ldr	r4, [r5, #8]
 80093ce:	e7df      	b.n	8009390 <_fflush_r+0x28>
 80093d0:	4b04      	ldr	r3, [pc, #16]	; (80093e4 <_fflush_r+0x7c>)
 80093d2:	429c      	cmp	r4, r3
 80093d4:	d1dc      	bne.n	8009390 <_fflush_r+0x28>
 80093d6:	68ec      	ldr	r4, [r5, #12]
 80093d8:	e7da      	b.n	8009390 <_fflush_r+0x28>
 80093da:	46c0      	nop			; (mov r8, r8)
 80093dc:	08009e74 	.word	0x08009e74
 80093e0:	08009e94 	.word	0x08009e94
 80093e4:	08009e54 	.word	0x08009e54

080093e8 <std>:
 80093e8:	2300      	movs	r3, #0
 80093ea:	b510      	push	{r4, lr}
 80093ec:	0004      	movs	r4, r0
 80093ee:	6003      	str	r3, [r0, #0]
 80093f0:	6043      	str	r3, [r0, #4]
 80093f2:	6083      	str	r3, [r0, #8]
 80093f4:	8181      	strh	r1, [r0, #12]
 80093f6:	6643      	str	r3, [r0, #100]	; 0x64
 80093f8:	0019      	movs	r1, r3
 80093fa:	81c2      	strh	r2, [r0, #14]
 80093fc:	6103      	str	r3, [r0, #16]
 80093fe:	6143      	str	r3, [r0, #20]
 8009400:	6183      	str	r3, [r0, #24]
 8009402:	2208      	movs	r2, #8
 8009404:	305c      	adds	r0, #92	; 0x5c
 8009406:	f7fd facf 	bl	80069a8 <memset>
 800940a:	4b05      	ldr	r3, [pc, #20]	; (8009420 <std+0x38>)
 800940c:	6224      	str	r4, [r4, #32]
 800940e:	6263      	str	r3, [r4, #36]	; 0x24
 8009410:	4b04      	ldr	r3, [pc, #16]	; (8009424 <std+0x3c>)
 8009412:	62a3      	str	r3, [r4, #40]	; 0x28
 8009414:	4b04      	ldr	r3, [pc, #16]	; (8009428 <std+0x40>)
 8009416:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009418:	4b04      	ldr	r3, [pc, #16]	; (800942c <std+0x44>)
 800941a:	6323      	str	r3, [r4, #48]	; 0x30
 800941c:	bd10      	pop	{r4, pc}
 800941e:	46c0      	nop			; (mov r8, r8)
 8009420:	08009771 	.word	0x08009771
 8009424:	08009799 	.word	0x08009799
 8009428:	080097d1 	.word	0x080097d1
 800942c:	080097fd 	.word	0x080097fd

08009430 <_cleanup_r>:
 8009430:	b510      	push	{r4, lr}
 8009432:	4902      	ldr	r1, [pc, #8]	; (800943c <_cleanup_r+0xc>)
 8009434:	f000 f8ba 	bl	80095ac <_fwalk_reent>
 8009438:	bd10      	pop	{r4, pc}
 800943a:	46c0      	nop			; (mov r8, r8)
 800943c:	08009369 	.word	0x08009369

08009440 <__sfmoreglue>:
 8009440:	b570      	push	{r4, r5, r6, lr}
 8009442:	2568      	movs	r5, #104	; 0x68
 8009444:	1e4a      	subs	r2, r1, #1
 8009446:	4355      	muls	r5, r2
 8009448:	000e      	movs	r6, r1
 800944a:	0029      	movs	r1, r5
 800944c:	3174      	adds	r1, #116	; 0x74
 800944e:	f7ff fa3d 	bl	80088cc <_malloc_r>
 8009452:	1e04      	subs	r4, r0, #0
 8009454:	d008      	beq.n	8009468 <__sfmoreglue+0x28>
 8009456:	2100      	movs	r1, #0
 8009458:	002a      	movs	r2, r5
 800945a:	6001      	str	r1, [r0, #0]
 800945c:	6046      	str	r6, [r0, #4]
 800945e:	300c      	adds	r0, #12
 8009460:	60a0      	str	r0, [r4, #8]
 8009462:	3268      	adds	r2, #104	; 0x68
 8009464:	f7fd faa0 	bl	80069a8 <memset>
 8009468:	0020      	movs	r0, r4
 800946a:	bd70      	pop	{r4, r5, r6, pc}

0800946c <__sfp_lock_acquire>:
 800946c:	b510      	push	{r4, lr}
 800946e:	4802      	ldr	r0, [pc, #8]	; (8009478 <__sfp_lock_acquire+0xc>)
 8009470:	f000 f8bd 	bl	80095ee <__retarget_lock_acquire_recursive>
 8009474:	bd10      	pop	{r4, pc}
 8009476:	46c0      	nop			; (mov r8, r8)
 8009478:	20000361 	.word	0x20000361

0800947c <__sfp_lock_release>:
 800947c:	b510      	push	{r4, lr}
 800947e:	4802      	ldr	r0, [pc, #8]	; (8009488 <__sfp_lock_release+0xc>)
 8009480:	f000 f8b6 	bl	80095f0 <__retarget_lock_release_recursive>
 8009484:	bd10      	pop	{r4, pc}
 8009486:	46c0      	nop			; (mov r8, r8)
 8009488:	20000361 	.word	0x20000361

0800948c <__sinit_lock_acquire>:
 800948c:	b510      	push	{r4, lr}
 800948e:	4802      	ldr	r0, [pc, #8]	; (8009498 <__sinit_lock_acquire+0xc>)
 8009490:	f000 f8ad 	bl	80095ee <__retarget_lock_acquire_recursive>
 8009494:	bd10      	pop	{r4, pc}
 8009496:	46c0      	nop			; (mov r8, r8)
 8009498:	20000362 	.word	0x20000362

0800949c <__sinit_lock_release>:
 800949c:	b510      	push	{r4, lr}
 800949e:	4802      	ldr	r0, [pc, #8]	; (80094a8 <__sinit_lock_release+0xc>)
 80094a0:	f000 f8a6 	bl	80095f0 <__retarget_lock_release_recursive>
 80094a4:	bd10      	pop	{r4, pc}
 80094a6:	46c0      	nop			; (mov r8, r8)
 80094a8:	20000362 	.word	0x20000362

080094ac <__sinit>:
 80094ac:	b513      	push	{r0, r1, r4, lr}
 80094ae:	0004      	movs	r4, r0
 80094b0:	f7ff ffec 	bl	800948c <__sinit_lock_acquire>
 80094b4:	69a3      	ldr	r3, [r4, #24]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d002      	beq.n	80094c0 <__sinit+0x14>
 80094ba:	f7ff ffef 	bl	800949c <__sinit_lock_release>
 80094be:	bd13      	pop	{r0, r1, r4, pc}
 80094c0:	64a3      	str	r3, [r4, #72]	; 0x48
 80094c2:	64e3      	str	r3, [r4, #76]	; 0x4c
 80094c4:	6523      	str	r3, [r4, #80]	; 0x50
 80094c6:	4b13      	ldr	r3, [pc, #76]	; (8009514 <__sinit+0x68>)
 80094c8:	4a13      	ldr	r2, [pc, #76]	; (8009518 <__sinit+0x6c>)
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	62a2      	str	r2, [r4, #40]	; 0x28
 80094ce:	9301      	str	r3, [sp, #4]
 80094d0:	42a3      	cmp	r3, r4
 80094d2:	d101      	bne.n	80094d8 <__sinit+0x2c>
 80094d4:	2301      	movs	r3, #1
 80094d6:	61a3      	str	r3, [r4, #24]
 80094d8:	0020      	movs	r0, r4
 80094da:	f000 f81f 	bl	800951c <__sfp>
 80094de:	6060      	str	r0, [r4, #4]
 80094e0:	0020      	movs	r0, r4
 80094e2:	f000 f81b 	bl	800951c <__sfp>
 80094e6:	60a0      	str	r0, [r4, #8]
 80094e8:	0020      	movs	r0, r4
 80094ea:	f000 f817 	bl	800951c <__sfp>
 80094ee:	2200      	movs	r2, #0
 80094f0:	2104      	movs	r1, #4
 80094f2:	60e0      	str	r0, [r4, #12]
 80094f4:	6860      	ldr	r0, [r4, #4]
 80094f6:	f7ff ff77 	bl	80093e8 <std>
 80094fa:	2201      	movs	r2, #1
 80094fc:	2109      	movs	r1, #9
 80094fe:	68a0      	ldr	r0, [r4, #8]
 8009500:	f7ff ff72 	bl	80093e8 <std>
 8009504:	2202      	movs	r2, #2
 8009506:	2112      	movs	r1, #18
 8009508:	68e0      	ldr	r0, [r4, #12]
 800950a:	f7ff ff6d 	bl	80093e8 <std>
 800950e:	2301      	movs	r3, #1
 8009510:	61a3      	str	r3, [r4, #24]
 8009512:	e7d2      	b.n	80094ba <__sinit+0xe>
 8009514:	08009ad8 	.word	0x08009ad8
 8009518:	08009431 	.word	0x08009431

0800951c <__sfp>:
 800951c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800951e:	0007      	movs	r7, r0
 8009520:	f7ff ffa4 	bl	800946c <__sfp_lock_acquire>
 8009524:	4b1f      	ldr	r3, [pc, #124]	; (80095a4 <__sfp+0x88>)
 8009526:	681e      	ldr	r6, [r3, #0]
 8009528:	69b3      	ldr	r3, [r6, #24]
 800952a:	2b00      	cmp	r3, #0
 800952c:	d102      	bne.n	8009534 <__sfp+0x18>
 800952e:	0030      	movs	r0, r6
 8009530:	f7ff ffbc 	bl	80094ac <__sinit>
 8009534:	3648      	adds	r6, #72	; 0x48
 8009536:	68b4      	ldr	r4, [r6, #8]
 8009538:	6873      	ldr	r3, [r6, #4]
 800953a:	3b01      	subs	r3, #1
 800953c:	d504      	bpl.n	8009548 <__sfp+0x2c>
 800953e:	6833      	ldr	r3, [r6, #0]
 8009540:	2b00      	cmp	r3, #0
 8009542:	d022      	beq.n	800958a <__sfp+0x6e>
 8009544:	6836      	ldr	r6, [r6, #0]
 8009546:	e7f6      	b.n	8009536 <__sfp+0x1a>
 8009548:	220c      	movs	r2, #12
 800954a:	5ea5      	ldrsh	r5, [r4, r2]
 800954c:	2d00      	cmp	r5, #0
 800954e:	d11a      	bne.n	8009586 <__sfp+0x6a>
 8009550:	0020      	movs	r0, r4
 8009552:	4b15      	ldr	r3, [pc, #84]	; (80095a8 <__sfp+0x8c>)
 8009554:	3058      	adds	r0, #88	; 0x58
 8009556:	60e3      	str	r3, [r4, #12]
 8009558:	6665      	str	r5, [r4, #100]	; 0x64
 800955a:	f000 f847 	bl	80095ec <__retarget_lock_init_recursive>
 800955e:	f7ff ff8d 	bl	800947c <__sfp_lock_release>
 8009562:	0020      	movs	r0, r4
 8009564:	2208      	movs	r2, #8
 8009566:	0029      	movs	r1, r5
 8009568:	6025      	str	r5, [r4, #0]
 800956a:	60a5      	str	r5, [r4, #8]
 800956c:	6065      	str	r5, [r4, #4]
 800956e:	6125      	str	r5, [r4, #16]
 8009570:	6165      	str	r5, [r4, #20]
 8009572:	61a5      	str	r5, [r4, #24]
 8009574:	305c      	adds	r0, #92	; 0x5c
 8009576:	f7fd fa17 	bl	80069a8 <memset>
 800957a:	6365      	str	r5, [r4, #52]	; 0x34
 800957c:	63a5      	str	r5, [r4, #56]	; 0x38
 800957e:	64a5      	str	r5, [r4, #72]	; 0x48
 8009580:	64e5      	str	r5, [r4, #76]	; 0x4c
 8009582:	0020      	movs	r0, r4
 8009584:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009586:	3468      	adds	r4, #104	; 0x68
 8009588:	e7d7      	b.n	800953a <__sfp+0x1e>
 800958a:	2104      	movs	r1, #4
 800958c:	0038      	movs	r0, r7
 800958e:	f7ff ff57 	bl	8009440 <__sfmoreglue>
 8009592:	1e04      	subs	r4, r0, #0
 8009594:	6030      	str	r0, [r6, #0]
 8009596:	d1d5      	bne.n	8009544 <__sfp+0x28>
 8009598:	f7ff ff70 	bl	800947c <__sfp_lock_release>
 800959c:	230c      	movs	r3, #12
 800959e:	603b      	str	r3, [r7, #0]
 80095a0:	e7ef      	b.n	8009582 <__sfp+0x66>
 80095a2:	46c0      	nop			; (mov r8, r8)
 80095a4:	08009ad8 	.word	0x08009ad8
 80095a8:	ffff0001 	.word	0xffff0001

080095ac <_fwalk_reent>:
 80095ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80095ae:	0004      	movs	r4, r0
 80095b0:	0006      	movs	r6, r0
 80095b2:	2700      	movs	r7, #0
 80095b4:	9101      	str	r1, [sp, #4]
 80095b6:	3448      	adds	r4, #72	; 0x48
 80095b8:	6863      	ldr	r3, [r4, #4]
 80095ba:	68a5      	ldr	r5, [r4, #8]
 80095bc:	9300      	str	r3, [sp, #0]
 80095be:	9b00      	ldr	r3, [sp, #0]
 80095c0:	3b01      	subs	r3, #1
 80095c2:	9300      	str	r3, [sp, #0]
 80095c4:	d504      	bpl.n	80095d0 <_fwalk_reent+0x24>
 80095c6:	6824      	ldr	r4, [r4, #0]
 80095c8:	2c00      	cmp	r4, #0
 80095ca:	d1f5      	bne.n	80095b8 <_fwalk_reent+0xc>
 80095cc:	0038      	movs	r0, r7
 80095ce:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80095d0:	89ab      	ldrh	r3, [r5, #12]
 80095d2:	2b01      	cmp	r3, #1
 80095d4:	d908      	bls.n	80095e8 <_fwalk_reent+0x3c>
 80095d6:	220e      	movs	r2, #14
 80095d8:	5eab      	ldrsh	r3, [r5, r2]
 80095da:	3301      	adds	r3, #1
 80095dc:	d004      	beq.n	80095e8 <_fwalk_reent+0x3c>
 80095de:	0029      	movs	r1, r5
 80095e0:	0030      	movs	r0, r6
 80095e2:	9b01      	ldr	r3, [sp, #4]
 80095e4:	4798      	blx	r3
 80095e6:	4307      	orrs	r7, r0
 80095e8:	3568      	adds	r5, #104	; 0x68
 80095ea:	e7e8      	b.n	80095be <_fwalk_reent+0x12>

080095ec <__retarget_lock_init_recursive>:
 80095ec:	4770      	bx	lr

080095ee <__retarget_lock_acquire_recursive>:
 80095ee:	4770      	bx	lr

080095f0 <__retarget_lock_release_recursive>:
 80095f0:	4770      	bx	lr
	...

080095f4 <__swhatbuf_r>:
 80095f4:	b570      	push	{r4, r5, r6, lr}
 80095f6:	000e      	movs	r6, r1
 80095f8:	001d      	movs	r5, r3
 80095fa:	230e      	movs	r3, #14
 80095fc:	5ec9      	ldrsh	r1, [r1, r3]
 80095fe:	0014      	movs	r4, r2
 8009600:	b096      	sub	sp, #88	; 0x58
 8009602:	2900      	cmp	r1, #0
 8009604:	da08      	bge.n	8009618 <__swhatbuf_r+0x24>
 8009606:	220c      	movs	r2, #12
 8009608:	5eb3      	ldrsh	r3, [r6, r2]
 800960a:	2200      	movs	r2, #0
 800960c:	602a      	str	r2, [r5, #0]
 800960e:	061b      	lsls	r3, r3, #24
 8009610:	d411      	bmi.n	8009636 <__swhatbuf_r+0x42>
 8009612:	2380      	movs	r3, #128	; 0x80
 8009614:	00db      	lsls	r3, r3, #3
 8009616:	e00f      	b.n	8009638 <__swhatbuf_r+0x44>
 8009618:	466a      	mov	r2, sp
 800961a:	f000 f91b 	bl	8009854 <_fstat_r>
 800961e:	2800      	cmp	r0, #0
 8009620:	dbf1      	blt.n	8009606 <__swhatbuf_r+0x12>
 8009622:	23f0      	movs	r3, #240	; 0xf0
 8009624:	9901      	ldr	r1, [sp, #4]
 8009626:	021b      	lsls	r3, r3, #8
 8009628:	4019      	ands	r1, r3
 800962a:	4b05      	ldr	r3, [pc, #20]	; (8009640 <__swhatbuf_r+0x4c>)
 800962c:	18c9      	adds	r1, r1, r3
 800962e:	424b      	negs	r3, r1
 8009630:	4159      	adcs	r1, r3
 8009632:	6029      	str	r1, [r5, #0]
 8009634:	e7ed      	b.n	8009612 <__swhatbuf_r+0x1e>
 8009636:	2340      	movs	r3, #64	; 0x40
 8009638:	2000      	movs	r0, #0
 800963a:	6023      	str	r3, [r4, #0]
 800963c:	b016      	add	sp, #88	; 0x58
 800963e:	bd70      	pop	{r4, r5, r6, pc}
 8009640:	ffffe000 	.word	0xffffe000

08009644 <__smakebuf_r>:
 8009644:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009646:	2602      	movs	r6, #2
 8009648:	898b      	ldrh	r3, [r1, #12]
 800964a:	0005      	movs	r5, r0
 800964c:	000c      	movs	r4, r1
 800964e:	4233      	tst	r3, r6
 8009650:	d006      	beq.n	8009660 <__smakebuf_r+0x1c>
 8009652:	0023      	movs	r3, r4
 8009654:	3347      	adds	r3, #71	; 0x47
 8009656:	6023      	str	r3, [r4, #0]
 8009658:	6123      	str	r3, [r4, #16]
 800965a:	2301      	movs	r3, #1
 800965c:	6163      	str	r3, [r4, #20]
 800965e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8009660:	466a      	mov	r2, sp
 8009662:	ab01      	add	r3, sp, #4
 8009664:	f7ff ffc6 	bl	80095f4 <__swhatbuf_r>
 8009668:	9900      	ldr	r1, [sp, #0]
 800966a:	0007      	movs	r7, r0
 800966c:	0028      	movs	r0, r5
 800966e:	f7ff f92d 	bl	80088cc <_malloc_r>
 8009672:	2800      	cmp	r0, #0
 8009674:	d108      	bne.n	8009688 <__smakebuf_r+0x44>
 8009676:	220c      	movs	r2, #12
 8009678:	5ea3      	ldrsh	r3, [r4, r2]
 800967a:	059a      	lsls	r2, r3, #22
 800967c:	d4ef      	bmi.n	800965e <__smakebuf_r+0x1a>
 800967e:	2203      	movs	r2, #3
 8009680:	4393      	bics	r3, r2
 8009682:	431e      	orrs	r6, r3
 8009684:	81a6      	strh	r6, [r4, #12]
 8009686:	e7e4      	b.n	8009652 <__smakebuf_r+0xe>
 8009688:	4b0f      	ldr	r3, [pc, #60]	; (80096c8 <__smakebuf_r+0x84>)
 800968a:	62ab      	str	r3, [r5, #40]	; 0x28
 800968c:	2380      	movs	r3, #128	; 0x80
 800968e:	89a2      	ldrh	r2, [r4, #12]
 8009690:	6020      	str	r0, [r4, #0]
 8009692:	4313      	orrs	r3, r2
 8009694:	81a3      	strh	r3, [r4, #12]
 8009696:	9b00      	ldr	r3, [sp, #0]
 8009698:	6120      	str	r0, [r4, #16]
 800969a:	6163      	str	r3, [r4, #20]
 800969c:	9b01      	ldr	r3, [sp, #4]
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d00d      	beq.n	80096be <__smakebuf_r+0x7a>
 80096a2:	0028      	movs	r0, r5
 80096a4:	230e      	movs	r3, #14
 80096a6:	5ee1      	ldrsh	r1, [r4, r3]
 80096a8:	f000 f8e6 	bl	8009878 <_isatty_r>
 80096ac:	2800      	cmp	r0, #0
 80096ae:	d006      	beq.n	80096be <__smakebuf_r+0x7a>
 80096b0:	2203      	movs	r2, #3
 80096b2:	89a3      	ldrh	r3, [r4, #12]
 80096b4:	4393      	bics	r3, r2
 80096b6:	001a      	movs	r2, r3
 80096b8:	2301      	movs	r3, #1
 80096ba:	4313      	orrs	r3, r2
 80096bc:	81a3      	strh	r3, [r4, #12]
 80096be:	89a0      	ldrh	r0, [r4, #12]
 80096c0:	4307      	orrs	r7, r0
 80096c2:	81a7      	strh	r7, [r4, #12]
 80096c4:	e7cb      	b.n	800965e <__smakebuf_r+0x1a>
 80096c6:	46c0      	nop			; (mov r8, r8)
 80096c8:	08009431 	.word	0x08009431

080096cc <_malloc_usable_size_r>:
 80096cc:	1f0b      	subs	r3, r1, #4
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	1f18      	subs	r0, r3, #4
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	da01      	bge.n	80096da <_malloc_usable_size_r+0xe>
 80096d6:	580b      	ldr	r3, [r1, r0]
 80096d8:	18c0      	adds	r0, r0, r3
 80096da:	4770      	bx	lr

080096dc <_raise_r>:
 80096dc:	b570      	push	{r4, r5, r6, lr}
 80096de:	0004      	movs	r4, r0
 80096e0:	000d      	movs	r5, r1
 80096e2:	291f      	cmp	r1, #31
 80096e4:	d904      	bls.n	80096f0 <_raise_r+0x14>
 80096e6:	2316      	movs	r3, #22
 80096e8:	6003      	str	r3, [r0, #0]
 80096ea:	2001      	movs	r0, #1
 80096ec:	4240      	negs	r0, r0
 80096ee:	bd70      	pop	{r4, r5, r6, pc}
 80096f0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d004      	beq.n	8009700 <_raise_r+0x24>
 80096f6:	008a      	lsls	r2, r1, #2
 80096f8:	189b      	adds	r3, r3, r2
 80096fa:	681a      	ldr	r2, [r3, #0]
 80096fc:	2a00      	cmp	r2, #0
 80096fe:	d108      	bne.n	8009712 <_raise_r+0x36>
 8009700:	0020      	movs	r0, r4
 8009702:	f000 f831 	bl	8009768 <_getpid_r>
 8009706:	002a      	movs	r2, r5
 8009708:	0001      	movs	r1, r0
 800970a:	0020      	movs	r0, r4
 800970c:	f000 f81a 	bl	8009744 <_kill_r>
 8009710:	e7ed      	b.n	80096ee <_raise_r+0x12>
 8009712:	2000      	movs	r0, #0
 8009714:	2a01      	cmp	r2, #1
 8009716:	d0ea      	beq.n	80096ee <_raise_r+0x12>
 8009718:	1c51      	adds	r1, r2, #1
 800971a:	d103      	bne.n	8009724 <_raise_r+0x48>
 800971c:	2316      	movs	r3, #22
 800971e:	3001      	adds	r0, #1
 8009720:	6023      	str	r3, [r4, #0]
 8009722:	e7e4      	b.n	80096ee <_raise_r+0x12>
 8009724:	2400      	movs	r4, #0
 8009726:	0028      	movs	r0, r5
 8009728:	601c      	str	r4, [r3, #0]
 800972a:	4790      	blx	r2
 800972c:	0020      	movs	r0, r4
 800972e:	e7de      	b.n	80096ee <_raise_r+0x12>

08009730 <raise>:
 8009730:	b510      	push	{r4, lr}
 8009732:	4b03      	ldr	r3, [pc, #12]	; (8009740 <raise+0x10>)
 8009734:	0001      	movs	r1, r0
 8009736:	6818      	ldr	r0, [r3, #0]
 8009738:	f7ff ffd0 	bl	80096dc <_raise_r>
 800973c:	bd10      	pop	{r4, pc}
 800973e:	46c0      	nop			; (mov r8, r8)
 8009740:	2000000c 	.word	0x2000000c

08009744 <_kill_r>:
 8009744:	2300      	movs	r3, #0
 8009746:	b570      	push	{r4, r5, r6, lr}
 8009748:	4d06      	ldr	r5, [pc, #24]	; (8009764 <_kill_r+0x20>)
 800974a:	0004      	movs	r4, r0
 800974c:	0008      	movs	r0, r1
 800974e:	0011      	movs	r1, r2
 8009750:	602b      	str	r3, [r5, #0]
 8009752:	f7f9 ffae 	bl	80036b2 <_kill>
 8009756:	1c43      	adds	r3, r0, #1
 8009758:	d103      	bne.n	8009762 <_kill_r+0x1e>
 800975a:	682b      	ldr	r3, [r5, #0]
 800975c:	2b00      	cmp	r3, #0
 800975e:	d000      	beq.n	8009762 <_kill_r+0x1e>
 8009760:	6023      	str	r3, [r4, #0]
 8009762:	bd70      	pop	{r4, r5, r6, pc}
 8009764:	2000035c 	.word	0x2000035c

08009768 <_getpid_r>:
 8009768:	b510      	push	{r4, lr}
 800976a:	f7f9 ff9c 	bl	80036a6 <_getpid>
 800976e:	bd10      	pop	{r4, pc}

08009770 <__sread>:
 8009770:	b570      	push	{r4, r5, r6, lr}
 8009772:	000c      	movs	r4, r1
 8009774:	250e      	movs	r5, #14
 8009776:	5f49      	ldrsh	r1, [r1, r5]
 8009778:	f000 f8a4 	bl	80098c4 <_read_r>
 800977c:	2800      	cmp	r0, #0
 800977e:	db03      	blt.n	8009788 <__sread+0x18>
 8009780:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009782:	181b      	adds	r3, r3, r0
 8009784:	6563      	str	r3, [r4, #84]	; 0x54
 8009786:	bd70      	pop	{r4, r5, r6, pc}
 8009788:	89a3      	ldrh	r3, [r4, #12]
 800978a:	4a02      	ldr	r2, [pc, #8]	; (8009794 <__sread+0x24>)
 800978c:	4013      	ands	r3, r2
 800978e:	81a3      	strh	r3, [r4, #12]
 8009790:	e7f9      	b.n	8009786 <__sread+0x16>
 8009792:	46c0      	nop			; (mov r8, r8)
 8009794:	ffffefff 	.word	0xffffefff

08009798 <__swrite>:
 8009798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800979a:	001f      	movs	r7, r3
 800979c:	898b      	ldrh	r3, [r1, #12]
 800979e:	0005      	movs	r5, r0
 80097a0:	000c      	movs	r4, r1
 80097a2:	0016      	movs	r6, r2
 80097a4:	05db      	lsls	r3, r3, #23
 80097a6:	d505      	bpl.n	80097b4 <__swrite+0x1c>
 80097a8:	230e      	movs	r3, #14
 80097aa:	5ec9      	ldrsh	r1, [r1, r3]
 80097ac:	2200      	movs	r2, #0
 80097ae:	2302      	movs	r3, #2
 80097b0:	f000 f874 	bl	800989c <_lseek_r>
 80097b4:	89a3      	ldrh	r3, [r4, #12]
 80097b6:	4a05      	ldr	r2, [pc, #20]	; (80097cc <__swrite+0x34>)
 80097b8:	0028      	movs	r0, r5
 80097ba:	4013      	ands	r3, r2
 80097bc:	81a3      	strh	r3, [r4, #12]
 80097be:	0032      	movs	r2, r6
 80097c0:	230e      	movs	r3, #14
 80097c2:	5ee1      	ldrsh	r1, [r4, r3]
 80097c4:	003b      	movs	r3, r7
 80097c6:	f000 f81f 	bl	8009808 <_write_r>
 80097ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80097cc:	ffffefff 	.word	0xffffefff

080097d0 <__sseek>:
 80097d0:	b570      	push	{r4, r5, r6, lr}
 80097d2:	000c      	movs	r4, r1
 80097d4:	250e      	movs	r5, #14
 80097d6:	5f49      	ldrsh	r1, [r1, r5]
 80097d8:	f000 f860 	bl	800989c <_lseek_r>
 80097dc:	89a3      	ldrh	r3, [r4, #12]
 80097de:	1c42      	adds	r2, r0, #1
 80097e0:	d103      	bne.n	80097ea <__sseek+0x1a>
 80097e2:	4a05      	ldr	r2, [pc, #20]	; (80097f8 <__sseek+0x28>)
 80097e4:	4013      	ands	r3, r2
 80097e6:	81a3      	strh	r3, [r4, #12]
 80097e8:	bd70      	pop	{r4, r5, r6, pc}
 80097ea:	2280      	movs	r2, #128	; 0x80
 80097ec:	0152      	lsls	r2, r2, #5
 80097ee:	4313      	orrs	r3, r2
 80097f0:	81a3      	strh	r3, [r4, #12]
 80097f2:	6560      	str	r0, [r4, #84]	; 0x54
 80097f4:	e7f8      	b.n	80097e8 <__sseek+0x18>
 80097f6:	46c0      	nop			; (mov r8, r8)
 80097f8:	ffffefff 	.word	0xffffefff

080097fc <__sclose>:
 80097fc:	b510      	push	{r4, lr}
 80097fe:	230e      	movs	r3, #14
 8009800:	5ec9      	ldrsh	r1, [r1, r3]
 8009802:	f000 f815 	bl	8009830 <_close_r>
 8009806:	bd10      	pop	{r4, pc}

08009808 <_write_r>:
 8009808:	b570      	push	{r4, r5, r6, lr}
 800980a:	0004      	movs	r4, r0
 800980c:	0008      	movs	r0, r1
 800980e:	0011      	movs	r1, r2
 8009810:	001a      	movs	r2, r3
 8009812:	2300      	movs	r3, #0
 8009814:	4d05      	ldr	r5, [pc, #20]	; (800982c <_write_r+0x24>)
 8009816:	602b      	str	r3, [r5, #0]
 8009818:	f7f9 ff84 	bl	8003724 <_write>
 800981c:	1c43      	adds	r3, r0, #1
 800981e:	d103      	bne.n	8009828 <_write_r+0x20>
 8009820:	682b      	ldr	r3, [r5, #0]
 8009822:	2b00      	cmp	r3, #0
 8009824:	d000      	beq.n	8009828 <_write_r+0x20>
 8009826:	6023      	str	r3, [r4, #0]
 8009828:	bd70      	pop	{r4, r5, r6, pc}
 800982a:	46c0      	nop			; (mov r8, r8)
 800982c:	2000035c 	.word	0x2000035c

08009830 <_close_r>:
 8009830:	2300      	movs	r3, #0
 8009832:	b570      	push	{r4, r5, r6, lr}
 8009834:	4d06      	ldr	r5, [pc, #24]	; (8009850 <_close_r+0x20>)
 8009836:	0004      	movs	r4, r0
 8009838:	0008      	movs	r0, r1
 800983a:	602b      	str	r3, [r5, #0]
 800983c:	f7f9 ff8e 	bl	800375c <_close>
 8009840:	1c43      	adds	r3, r0, #1
 8009842:	d103      	bne.n	800984c <_close_r+0x1c>
 8009844:	682b      	ldr	r3, [r5, #0]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d000      	beq.n	800984c <_close_r+0x1c>
 800984a:	6023      	str	r3, [r4, #0]
 800984c:	bd70      	pop	{r4, r5, r6, pc}
 800984e:	46c0      	nop			; (mov r8, r8)
 8009850:	2000035c 	.word	0x2000035c

08009854 <_fstat_r>:
 8009854:	2300      	movs	r3, #0
 8009856:	b570      	push	{r4, r5, r6, lr}
 8009858:	4d06      	ldr	r5, [pc, #24]	; (8009874 <_fstat_r+0x20>)
 800985a:	0004      	movs	r4, r0
 800985c:	0008      	movs	r0, r1
 800985e:	0011      	movs	r1, r2
 8009860:	602b      	str	r3, [r5, #0]
 8009862:	f7f9 ff85 	bl	8003770 <_fstat>
 8009866:	1c43      	adds	r3, r0, #1
 8009868:	d103      	bne.n	8009872 <_fstat_r+0x1e>
 800986a:	682b      	ldr	r3, [r5, #0]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d000      	beq.n	8009872 <_fstat_r+0x1e>
 8009870:	6023      	str	r3, [r4, #0]
 8009872:	bd70      	pop	{r4, r5, r6, pc}
 8009874:	2000035c 	.word	0x2000035c

08009878 <_isatty_r>:
 8009878:	2300      	movs	r3, #0
 800987a:	b570      	push	{r4, r5, r6, lr}
 800987c:	4d06      	ldr	r5, [pc, #24]	; (8009898 <_isatty_r+0x20>)
 800987e:	0004      	movs	r4, r0
 8009880:	0008      	movs	r0, r1
 8009882:	602b      	str	r3, [r5, #0]
 8009884:	f7f9 ff82 	bl	800378c <_isatty>
 8009888:	1c43      	adds	r3, r0, #1
 800988a:	d103      	bne.n	8009894 <_isatty_r+0x1c>
 800988c:	682b      	ldr	r3, [r5, #0]
 800988e:	2b00      	cmp	r3, #0
 8009890:	d000      	beq.n	8009894 <_isatty_r+0x1c>
 8009892:	6023      	str	r3, [r4, #0]
 8009894:	bd70      	pop	{r4, r5, r6, pc}
 8009896:	46c0      	nop			; (mov r8, r8)
 8009898:	2000035c 	.word	0x2000035c

0800989c <_lseek_r>:
 800989c:	b570      	push	{r4, r5, r6, lr}
 800989e:	0004      	movs	r4, r0
 80098a0:	0008      	movs	r0, r1
 80098a2:	0011      	movs	r1, r2
 80098a4:	001a      	movs	r2, r3
 80098a6:	2300      	movs	r3, #0
 80098a8:	4d05      	ldr	r5, [pc, #20]	; (80098c0 <_lseek_r+0x24>)
 80098aa:	602b      	str	r3, [r5, #0]
 80098ac:	f7f9 ff77 	bl	800379e <_lseek>
 80098b0:	1c43      	adds	r3, r0, #1
 80098b2:	d103      	bne.n	80098bc <_lseek_r+0x20>
 80098b4:	682b      	ldr	r3, [r5, #0]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d000      	beq.n	80098bc <_lseek_r+0x20>
 80098ba:	6023      	str	r3, [r4, #0]
 80098bc:	bd70      	pop	{r4, r5, r6, pc}
 80098be:	46c0      	nop			; (mov r8, r8)
 80098c0:	2000035c 	.word	0x2000035c

080098c4 <_read_r>:
 80098c4:	b570      	push	{r4, r5, r6, lr}
 80098c6:	0004      	movs	r4, r0
 80098c8:	0008      	movs	r0, r1
 80098ca:	0011      	movs	r1, r2
 80098cc:	001a      	movs	r2, r3
 80098ce:	2300      	movs	r3, #0
 80098d0:	4d05      	ldr	r5, [pc, #20]	; (80098e8 <_read_r+0x24>)
 80098d2:	602b      	str	r3, [r5, #0]
 80098d4:	f7f9 ff09 	bl	80036ea <_read>
 80098d8:	1c43      	adds	r3, r0, #1
 80098da:	d103      	bne.n	80098e4 <_read_r+0x20>
 80098dc:	682b      	ldr	r3, [r5, #0]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d000      	beq.n	80098e4 <_read_r+0x20>
 80098e2:	6023      	str	r3, [r4, #0]
 80098e4:	bd70      	pop	{r4, r5, r6, pc}
 80098e6:	46c0      	nop			; (mov r8, r8)
 80098e8:	2000035c 	.word	0x2000035c

080098ec <_init>:
 80098ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098ee:	46c0      	nop			; (mov r8, r8)
 80098f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098f2:	bc08      	pop	{r3}
 80098f4:	469e      	mov	lr, r3
 80098f6:	4770      	bx	lr

080098f8 <_fini>:
 80098f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098fa:	46c0      	nop			; (mov r8, r8)
 80098fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098fe:	bc08      	pop	{r3}
 8009900:	469e      	mov	lr, r3
 8009902:	4770      	bx	lr
