[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 60000000
Number of CPUs: 4
Page size: 4096

Off-chip DRAM Size: 32 GiB Channels: 2 Width: 64-bit Data Rate: 1600 MT/s
Heartbeat CPU 3 instructions: 10000001 cycles: 3501193 heartbeat IPC: 2.856 cumulative IPC: 2.856 (Simulation time: 00 hr 01 min 40 sec)
Heartbeat CPU 1 instructions: 10000001 cycles: 3501242 heartbeat IPC: 2.856 cumulative IPC: 2.856 (Simulation time: 00 hr 01 min 40 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 3501451 heartbeat IPC: 2.856 cumulative IPC: 2.856 (Simulation time: 00 hr 01 min 40 sec)
Heartbeat CPU 2 instructions: 10000001 cycles: 3501846 heartbeat IPC: 2.856 cumulative IPC: 2.856 (Simulation time: 00 hr 01 min 40 sec)
Heartbeat CPU 3 instructions: 20000001 cycles: 6996813 heartbeat IPC: 2.861 cumulative IPC: 2.858 (Simulation time: 00 hr 03 min 19 sec)
Warmup finished CPU 3 instructions: 20000001 cycles: 6996813 cumulative IPC: 2.858 (Simulation time: 00 hr 03 min 19 sec)
Heartbeat CPU 1 instructions: 20000001 cycles: 6997349 heartbeat IPC: 2.86 cumulative IPC: 2.858 (Simulation time: 00 hr 03 min 19 sec)
Warmup finished CPU 1 instructions: 20000001 cycles: 6997349 cumulative IPC: 2.858 (Simulation time: 00 hr 03 min 19 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 6997630 heartbeat IPC: 2.86 cumulative IPC: 2.858 (Simulation time: 00 hr 03 min 19 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 6997630 cumulative IPC: 2.858 (Simulation time: 00 hr 03 min 19 sec)
Heartbeat CPU 2 instructions: 20000003 cycles: 6998111 heartbeat IPC: 2.86 cumulative IPC: 2.858 (Simulation time: 00 hr 03 min 19 sec)
Warmup finished CPU 2 instructions: 20000003 cycles: 6998111 cumulative IPC: 2.858 (Simulation time: 00 hr 03 min 19 sec)
Warmup complete CPU 3 instructions: 20004023 cycles: 6998111 cumulative IPC: 2.858 (Simulation time: 00 hr 03 min 19 sec)
Warmup complete CPU 2 instructions: 20000003 cycles: 6998111 cumulative IPC: 2.858 (Simulation time: 00 hr 03 min 19 sec)
Warmup complete CPU 1 instructions: 20002537 cycles: 6998111 cumulative IPC: 2.858 (Simulation time: 00 hr 03 min 19 sec)
Warmup complete CPU 0 instructions: 20002120 cycles: 6998111 cumulative IPC: 2.858 (Simulation time: 00 hr 03 min 19 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 62863354 heartbeat IPC: 0.179 cumulative IPC: 0.179 (Simulation time: 00 hr 13 min 11 sec)
Heartbeat CPU 1 instructions: 30000001 cycles: 62883938 heartbeat IPC: 0.1789 cumulative IPC: 0.1789 (Simulation time: 00 hr 13 min 11 sec)
Heartbeat CPU 3 instructions: 30000001 cycles: 62884128 heartbeat IPC: 0.1789 cumulative IPC: 0.1789 (Simulation time: 00 hr 13 min 11 sec)
Heartbeat CPU 2 instructions: 30000004 cycles: 62893624 heartbeat IPC: 0.1789 cumulative IPC: 0.1789 (Simulation time: 00 hr 13 min 11 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 118742928 heartbeat IPC: 0.179 cumulative IPC: 0.179 (Simulation time: 00 hr 23 min 23 sec)
Heartbeat CPU 3 instructions: 40000005 cycles: 118792893 heartbeat IPC: 0.1789 cumulative IPC: 0.1789 (Simulation time: 00 hr 23 min 24 sec)
Heartbeat CPU 1 instructions: 40000005 cycles: 118836208 heartbeat IPC: 0.1787 cumulative IPC: 0.1788 (Simulation time: 00 hr 23 min 24 sec)
Heartbeat CPU 2 instructions: 40000005 cycles: 118860838 heartbeat IPC: 0.1787 cumulative IPC: 0.1788 (Simulation time: 00 hr 23 min 24 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 174526747 heartbeat IPC: 0.1793 cumulative IPC: 0.1791 (Simulation time: 00 hr 33 min 34 sec)
Heartbeat CPU 3 instructions: 50000009 cycles: 174636767 heartbeat IPC: 0.1791 cumulative IPC: 0.1789 (Simulation time: 00 hr 33 min 35 sec)
Heartbeat CPU 2 instructions: 50000009 cycles: 174661062 heartbeat IPC: 0.1792 cumulative IPC: 0.1789 (Simulation time: 00 hr 33 min 35 sec)
Heartbeat CPU 1 instructions: 50000009 cycles: 174684743 heartbeat IPC: 0.1791 cumulative IPC: 0.1789 (Simulation time: 00 hr 33 min 35 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 230380416 heartbeat IPC: 0.179 cumulative IPC: 0.1791 (Simulation time: 00 hr 48 min 28 sec)
Heartbeat CPU 3 instructions: 60000012 cycles: 230426336 heartbeat IPC: 0.1792 cumulative IPC: 0.179 (Simulation time: 00 hr 48 min 28 sec)
Heartbeat CPU 2 instructions: 60000012 cycles: 230538331 heartbeat IPC: 0.179 cumulative IPC: 0.1789 (Simulation time: 00 hr 48 min 29 sec)
Heartbeat CPU 1 instructions: 60000012 cycles: 230554896 heartbeat IPC: 0.179 cumulative IPC: 0.1789 (Simulation time: 00 hr 48 min 30 sec)
Heartbeat CPU 3 instructions: 70000012 cycles: 286193741 heartbeat IPC: 0.1793 cumulative IPC: 0.1791 (Simulation time: 00 hr 58 min 39 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 286210376 heartbeat IPC: 0.1791 cumulative IPC: 0.1791 (Simulation time: 00 hr 58 min 39 sec)
Heartbeat CPU 1 instructions: 70000012 cycles: 286386051 heartbeat IPC: 0.1791 cumulative IPC: 0.179 (Simulation time: 00 hr 58 min 41 sec)
Heartbeat CPU 2 instructions: 70000012 cycles: 286397131 heartbeat IPC: 0.179 cumulative IPC: 0.179 (Simulation time: 00 hr 58 min 41 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 342065424 heartbeat IPC: 0.179 cumulative IPC: 0.1791 (Simulation time: 01 hr 17 min 14 sec)
Heartbeat CPU 3 instructions: 80000016 cycles: 342068809 heartbeat IPC: 0.179 cumulative IPC: 0.1791 (Simulation time: 01 hr 17 min 14 sec)
Simulation finished CPU 0 instructions: 60000002 cycles: 335076267 cumulative IPC: 0.1791 (Simulation time: 01 hr 17 min 14 sec)
Simulation finished CPU 3 instructions: 60000000 cycles: 335087928 cumulative IPC: 0.1791 (Simulation time: 01 hr 17 min 14 sec)
Simulation finished CPU 2 instructions: 60000000 cycles: 335196313 cumulative IPC: 0.179 (Simulation time: 01 hr 17 min 15 sec)
Heartbeat CPU 2 instructions: 80000016 cycles: 342194429 heartbeat IPC: 0.1792 cumulative IPC: 0.179 (Simulation time: 01 hr 17 min 15 sec)
Heartbeat CPU 1 instructions: 80000016 cycles: 342296124 heartbeat IPC: 0.1789 cumulative IPC: 0.1789 (Simulation time: 01 hr 17 min 17 sec)
Simulation finished CPU 1 instructions: 60000001 cycles: 335307477 cumulative IPC: 0.1789 (Simulation time: 01 hr 17 min 17 sec)
Simulation complete CPU 3 instructions: 60041595 cycles: 335307477 cumulative IPC: 0.1791 (Simulation time: 01 hr 17 min 17 sec)
Simulation complete CPU 2 instructions: 60022152 cycles: 335307477 cumulative IPC: 0.179 (Simulation time: 01 hr 17 min 17 sec)
Simulation complete CPU 1 instructions: 60000001 cycles: 335307477 cumulative IPC: 0.1789 (Simulation time: 01 hr 17 min 17 sec)
Simulation complete CPU 0 instructions: 60044194 cycles: 335307477 cumulative IPC: 0.1791 (Simulation time: 01 hr 17 min 17 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /Users/pedro/Desktop/Coursework/Comp_Arch/Project_2/workloads/602.gcc_s-1850B.champsimtrace.xz
CPU 1 runs /Users/pedro/Desktop/Coursework/Comp_Arch/Project_2/workloads/602.gcc_s-1850B.champsimtrace.xz
CPU 2 runs /Users/pedro/Desktop/Coursework/Comp_Arch/Project_2/workloads/602.gcc_s-1850B.champsimtrace.xz
CPU 3 runs /Users/pedro/Desktop/Coursework/Comp_Arch/Project_2/workloads/602.gcc_s-1850B.champsimtrace.xz

Total Simulation Statistics (not including warmup)

CPU 3 cumulative IPC: 0.1791 instructions: 60041595 cycles: 335307477
CPU 3 Branch Prediction Accuracy: 92.26% MPKI: 19.85 Average ROB Occupancy at Mispredict: 29.07
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01013
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.84
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 cumulative IPC: 0.179 instructions: 60022152 cycles: 335307477
CPU 2 Branch Prediction Accuracy: 92.26% MPKI: 19.85 Average ROB Occupancy at Mispredict: 29.07
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01011
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.84
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 cumulative IPC: 0.1789 instructions: 60000001 cycles: 335307477
CPU 1 Branch Prediction Accuracy: 92.26% MPKI: 19.85 Average ROB Occupancy at Mispredict: 29.07
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0101
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.84
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 0 cumulative IPC: 0.1791 instructions: 60044194 cycles: 335307477
CPU 0 Branch Prediction Accuracy: 92.26% MPKI: 19.85 Average ROB Occupancy at Mispredict: 29.07
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01013
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.84
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu3->cpu3_STLB TOTAL        ACCESS:      19205 HIT:       1008 MISS:      18197 MSHR_MERGE:          0
cpu3->cpu3_STLB LOAD         ACCESS:      19205 HIT:       1008 MISS:      18197 MSHR_MERGE:          0
cpu3->cpu3_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_STLB AVERAGE MISS LATENCY: 718.9 cycles
cpu3->cpu3_L2C TOTAL        ACCESS:    1475895 HIT:     385404 MISS:    1090491 MSHR_MERGE:          0
cpu3->cpu3_L2C LOAD         ACCESS:    1449168 HIT:     380918 MISS:    1068250 MSHR_MERGE:          0
cpu3->cpu3_L2C RFO          ACCESS:        509 HIT:          0 MISS:        509 MSHR_MERGE:          0
cpu3->cpu3_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L2C WRITE        ACCESS:       3790 HIT:       3790 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L2C TRANSLATION  ACCESS:      22428 HIT:        696 MISS:      21732 MSHR_MERGE:          0
cpu3->cpu3_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L2C AVERAGE MISS LATENCY: 230 cycles
cpu3->cpu3_L1I TOTAL        ACCESS:        567 HIT:        567 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I LOAD         ACCESS:        567 HIT:        567 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L1I AVERAGE MISS LATENCY: - cycles
cpu3->cpu3_L1D TOTAL        ACCESS:   17931744 HIT:   15347427 MISS:    2584317 MSHR_MERGE:    1112212
cpu3->cpu3_L1D LOAD         ACCESS:   12712836 HIT:   10151457 MISS:    2561379 MSHR_MERGE:    1112211
cpu3->cpu3_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1D WRITE        ACCESS:    5182311 HIT:    5181802 MISS:        509 MSHR_MERGE:          0
cpu3->cpu3_L1D TRANSLATION  ACCESS:      36597 HIT:      14168 MISS:      22429 MSHR_MERGE:          1
cpu3->cpu3_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L1D AVERAGE MISS LATENCY: 186.1 cycles
cpu3->cpu3_ITLB TOTAL        ACCESS:        358 HIT:        358 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB LOAD         ACCESS:        358 HIT:        358 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_ITLB AVERAGE MISS LATENCY: - cycles
cpu3->cpu3_DTLB TOTAL        ACCESS:   16982335 HIT:   16946020 MISS:      36315 MSHR_MERGE:      17110
cpu3->cpu3_DTLB LOAD         ACCESS:   16982335 HIT:   16946020 MISS:      36315 MSHR_MERGE:      17110
cpu3->cpu3_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_DTLB AVERAGE MISS LATENCY: 687.1 cycles
cpu2->cpu2_STLB TOTAL        ACCESS:      19198 HIT:       1008 MISS:      18190 MSHR_MERGE:          0
cpu2->cpu2_STLB LOAD         ACCESS:      19198 HIT:       1008 MISS:      18190 MSHR_MERGE:          0
cpu2->cpu2_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_STLB AVERAGE MISS LATENCY: 718.7 cycles
cpu2->cpu2_L2C TOTAL        ACCESS:    1475416 HIT:     385280 MISS:    1090136 MSHR_MERGE:          0
cpu2->cpu2_L2C LOAD         ACCESS:    1448703 HIT:     380810 MISS:    1067893 MSHR_MERGE:          0
cpu2->cpu2_L2C RFO          ACCESS:        508 HIT:          0 MISS:        508 MSHR_MERGE:          0
cpu2->cpu2_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L2C WRITE        ACCESS:       3787 HIT:       3787 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L2C TRANSLATION  ACCESS:      22418 HIT:        683 MISS:      21735 MSHR_MERGE:          0
cpu2->cpu2_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L2C AVERAGE MISS LATENCY: 230.1 cycles
cpu2->cpu2_L1I TOTAL        ACCESS:        571 HIT:        571 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I LOAD         ACCESS:        571 HIT:        571 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L1I AVERAGE MISS LATENCY: - cycles
cpu2->cpu2_L1D TOTAL        ACCESS:   17925945 HIT:   15342418 MISS:    2583527 MSHR_MERGE:    1111898
cpu2->cpu2_L1D LOAD         ACCESS:   12708770 HIT:   10148170 MISS:    2560600 MSHR_MERGE:    1111897
cpu2->cpu2_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1D WRITE        ACCESS:    5180592 HIT:    5180084 MISS:        508 MSHR_MERGE:          0
cpu2->cpu2_L1D TRANSLATION  ACCESS:      36583 HIT:      14164 MISS:      22419 MSHR_MERGE:          1
cpu2->cpu2_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L1D AVERAGE MISS LATENCY: 186.2 cycles
cpu2->cpu2_ITLB TOTAL        ACCESS:        361 HIT:        361 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB LOAD         ACCESS:        361 HIT:        361 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_ITLB AVERAGE MISS LATENCY: - cycles
cpu2->cpu2_DTLB TOTAL        ACCESS:   16976736 HIT:   16940437 MISS:      36299 MSHR_MERGE:      17101
cpu2->cpu2_DTLB LOAD         ACCESS:   16976736 HIT:   16940437 MISS:      36299 MSHR_MERGE:      17101
cpu2->cpu2_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_DTLB AVERAGE MISS LATENCY: 686.9 cycles
cpu1->cpu1_STLB TOTAL        ACCESS:      19190 HIT:       1007 MISS:      18183 MSHR_MERGE:          0
cpu1->cpu1_STLB LOAD         ACCESS:      19190 HIT:       1007 MISS:      18183 MSHR_MERGE:          0
cpu1->cpu1_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_STLB AVERAGE MISS LATENCY: 719.3 cycles
cpu1->cpu1_L2C TOTAL        ACCESS:    1474913 HIT:     385103 MISS:    1089810 MSHR_MERGE:          0
cpu1->cpu1_L2C LOAD         ACCESS:    1448209 HIT:     380629 MISS:    1067580 MSHR_MERGE:          0
cpu1->cpu1_L2C RFO          ACCESS:        508 HIT:          0 MISS:        508 MSHR_MERGE:          0
cpu1->cpu1_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L2C WRITE        ACCESS:       3786 HIT:       3786 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L2C TRANSLATION  ACCESS:      22410 HIT:        688 MISS:      21722 MSHR_MERGE:          0
cpu1->cpu1_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L2C AVERAGE MISS LATENCY: 230.2 cycles
cpu1->cpu1_L1I TOTAL        ACCESS:        568 HIT:        568 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I LOAD         ACCESS:        568 HIT:        568 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L1I AVERAGE MISS LATENCY: - cycles
cpu1->cpu1_L1D TOTAL        ACCESS:   17919351 HIT:   15336707 MISS:    2582644 MSHR_MERGE:    1111517
cpu1->cpu1_L1D LOAD         ACCESS:   12704133 HIT:   10144407 MISS:    2559726 MSHR_MERGE:    1111517
cpu1->cpu1_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1D WRITE        ACCESS:    5178648 HIT:    5178140 MISS:        508 MSHR_MERGE:          0
cpu1->cpu1_L1D TRANSLATION  ACCESS:      36570 HIT:      14160 MISS:      22410 MSHR_MERGE:          0
cpu1->cpu1_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L1D AVERAGE MISS LATENCY: 186.3 cycles
cpu1->cpu1_ITLB TOTAL        ACCESS:        359 HIT:        359 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB LOAD         ACCESS:        359 HIT:        359 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_ITLB AVERAGE MISS LATENCY: - cycles
cpu1->cpu1_DTLB TOTAL        ACCESS:   16970516 HIT:   16934229 MISS:      36287 MSHR_MERGE:      17097
cpu1->cpu1_DTLB LOAD         ACCESS:   16970516 HIT:   16934229 MISS:      36287 MSHR_MERGE:      17097
cpu1->cpu1_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_DTLB AVERAGE MISS LATENCY: 687.5 cycles
cpu0->cpu0_STLB TOTAL        ACCESS:      19206 HIT:       1008 MISS:      18198 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      19206 HIT:       1008 MISS:      18198 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 718.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1475961 HIT:     385462 MISS:    1090499 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1449228 HIT:     380981 MISS:    1068247 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:        509 HIT:          0 MISS:        509 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:       3795 HIT:       3795 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22429 HIT:        686 MISS:      21743 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 230 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:        572 HIT:        572 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:        572 HIT:        572 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   17932508 HIT:   15348003 MISS:    2584505 MSHR_MERGE:    1112338
cpu0->cpu0_L1D LOAD         ACCESS:   12713381 HIT:   10151815 MISS:    2561566 MSHR_MERGE:    1112337
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5182528 HIT:    5182019 MISS:        509 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:      36599 HIT:      14169 MISS:      22430 MSHR_MERGE:          1
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 186.1 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:        361 HIT:        361 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:        361 HIT:        361 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   16983021 HIT:   16946699 MISS:      36322 MSHR_MERGE:      17116
cpu0->cpu0_DTLB LOAD         ACCESS:   16983021 HIT:   16946699 MISS:      36322 MSHR_MERGE:      17116
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 686.6 cycles
cpu0->LLC TOTAL        ACCESS:    1091957 HIT:        785 MISS:    1091172 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1068247 HIT:         89 MISS:    1068158 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        509 HIT:          0 MISS:        509 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:       1458 HIT:        678 MISS:        780 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      21743 HIT:         18 MISS:      21725 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 795.6 cycles
cpu1->LLC TOTAL        ACCESS:    1091276 HIT:        788 MISS:    1090488 MSHR_MERGE:          0
cpu1->LLC LOAD         ACCESS:    1067580 HIT:        113 MISS:    1067467 MSHR_MERGE:          0
cpu1->LLC RFO          ACCESS:        508 HIT:          0 MISS:        508 MSHR_MERGE:          0
cpu1->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->LLC WRITE        ACCESS:       1466 HIT:        658 MISS:        808 MSHR_MERGE:          0
cpu1->LLC TRANSLATION  ACCESS:      21722 HIT:         17 MISS:      21705 MSHR_MERGE:          0
cpu1->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->LLC AVERAGE MISS LATENCY: 796.1 cycles
cpu2->LLC TOTAL        ACCESS:    1091595 HIT:        857 MISS:    1090738 MSHR_MERGE:          0
cpu2->LLC LOAD         ACCESS:    1067893 HIT:        102 MISS:    1067791 MSHR_MERGE:          0
cpu2->LLC RFO          ACCESS:        508 HIT:          0 MISS:        508 MSHR_MERGE:          0
cpu2->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->LLC WRITE        ACCESS:       1459 HIT:        734 MISS:        725 MSHR_MERGE:          0
cpu2->LLC TRANSLATION  ACCESS:      21735 HIT:         21 MISS:      21714 MSHR_MERGE:          0
cpu2->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->LLC AVERAGE MISS LATENCY: 795.9 cycles
cpu3->LLC TOTAL        ACCESS:    1091951 HIT:        750 MISS:    1091201 MSHR_MERGE:          0
cpu3->LLC LOAD         ACCESS:    1068250 HIT:        111 MISS:    1068139 MSHR_MERGE:          0
cpu3->LLC RFO          ACCESS:        509 HIT:          0 MISS:        509 MSHR_MERGE:          0
cpu3->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->LLC WRITE        ACCESS:       1460 HIT:        618 MISS:        842 MSHR_MERGE:          0
cpu3->LLC TRANSLATION  ACCESS:      21732 HIT:         21 MISS:      21711 MSHR_MERGE:          0
cpu3->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->LLC AVERAGE MISS LATENCY: 795.6 cycles

Region of Interest Statistics

CPU 3 cumulative IPC: 0.1791 instructions: 60000000 cycles: 335087928
CPU 3 Branch Prediction Accuracy: 92.26% MPKI: 19.85 Average ROB Occupancy at Mispredict: 29.07
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01012
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.84
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 cumulative IPC: 0.179 instructions: 60000000 cycles: 335196313
CPU 2 Branch Prediction Accuracy: 92.26% MPKI: 19.85 Average ROB Occupancy at Mispredict: 29.07
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0101
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.84
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 cumulative IPC: 0.1789 instructions: 60000001 cycles: 335307477
CPU 1 Branch Prediction Accuracy: 92.26% MPKI: 19.85 Average ROB Occupancy at Mispredict: 29.07
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0101
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.84
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 0 cumulative IPC: 0.1791 instructions: 60000002 cycles: 335076267
CPU 0 Branch Prediction Accuracy: 92.26% MPKI: 19.85 Average ROB Occupancy at Mispredict: 29.07
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0101
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.84
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu3->cpu3_STLB TOTAL        ACCESS:      19205 HIT:       1008 MISS:      18197 MSHR_MERGE:          0
cpu3->cpu3_STLB LOAD         ACCESS:      19205 HIT:       1008 MISS:      18197 MSHR_MERGE:          0
cpu3->cpu3_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_STLB AVERAGE MISS LATENCY: 718.9 cycles
cpu3->cpu3_L2C TOTAL        ACCESS:    1475895 HIT:     385404 MISS:    1090491 MSHR_MERGE:          0
cpu3->cpu3_L2C LOAD         ACCESS:    1449168 HIT:     380918 MISS:    1068250 MSHR_MERGE:          0
cpu3->cpu3_L2C RFO          ACCESS:        509 HIT:          0 MISS:        509 MSHR_MERGE:          0
cpu3->cpu3_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L2C WRITE        ACCESS:       3790 HIT:       3790 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L2C TRANSLATION  ACCESS:      22428 HIT:        696 MISS:      21732 MSHR_MERGE:          0
cpu3->cpu3_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L2C AVERAGE MISS LATENCY: 230 cycles
cpu3->cpu3_L1I TOTAL        ACCESS:        567 HIT:        567 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I LOAD         ACCESS:        567 HIT:        567 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L1I AVERAGE MISS LATENCY: - cycles
cpu3->cpu3_L1D TOTAL        ACCESS:   17931744 HIT:   15347427 MISS:    2584317 MSHR_MERGE:    1112212
cpu3->cpu3_L1D LOAD         ACCESS:   12712836 HIT:   10151457 MISS:    2561379 MSHR_MERGE:    1112211
cpu3->cpu3_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1D WRITE        ACCESS:    5182311 HIT:    5181802 MISS:        509 MSHR_MERGE:          0
cpu3->cpu3_L1D TRANSLATION  ACCESS:      36597 HIT:      14168 MISS:      22429 MSHR_MERGE:          1
cpu3->cpu3_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L1D AVERAGE MISS LATENCY: 186.1 cycles
cpu3->cpu3_ITLB TOTAL        ACCESS:        358 HIT:        358 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB LOAD         ACCESS:        358 HIT:        358 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_ITLB AVERAGE MISS LATENCY: - cycles
cpu3->cpu3_DTLB TOTAL        ACCESS:   16982335 HIT:   16946020 MISS:      36315 MSHR_MERGE:      17110
cpu3->cpu3_DTLB LOAD         ACCESS:   16982335 HIT:   16946020 MISS:      36315 MSHR_MERGE:      17110
cpu3->cpu3_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_DTLB AVERAGE MISS LATENCY: 687.1 cycles
cpu2->cpu2_STLB TOTAL        ACCESS:      19198 HIT:       1008 MISS:      18190 MSHR_MERGE:          0
cpu2->cpu2_STLB LOAD         ACCESS:      19198 HIT:       1008 MISS:      18190 MSHR_MERGE:          0
cpu2->cpu2_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_STLB AVERAGE MISS LATENCY: 718.7 cycles
cpu2->cpu2_L2C TOTAL        ACCESS:    1475416 HIT:     385280 MISS:    1090136 MSHR_MERGE:          0
cpu2->cpu2_L2C LOAD         ACCESS:    1448703 HIT:     380810 MISS:    1067893 MSHR_MERGE:          0
cpu2->cpu2_L2C RFO          ACCESS:        508 HIT:          0 MISS:        508 MSHR_MERGE:          0
cpu2->cpu2_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L2C WRITE        ACCESS:       3787 HIT:       3787 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L2C TRANSLATION  ACCESS:      22418 HIT:        683 MISS:      21735 MSHR_MERGE:          0
cpu2->cpu2_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L2C AVERAGE MISS LATENCY: 230.1 cycles
cpu2->cpu2_L1I TOTAL        ACCESS:        571 HIT:        571 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I LOAD         ACCESS:        571 HIT:        571 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L1I AVERAGE MISS LATENCY: - cycles
cpu2->cpu2_L1D TOTAL        ACCESS:   17925945 HIT:   15342418 MISS:    2583527 MSHR_MERGE:    1111898
cpu2->cpu2_L1D LOAD         ACCESS:   12708770 HIT:   10148170 MISS:    2560600 MSHR_MERGE:    1111897
cpu2->cpu2_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1D WRITE        ACCESS:    5180592 HIT:    5180084 MISS:        508 MSHR_MERGE:          0
cpu2->cpu2_L1D TRANSLATION  ACCESS:      36583 HIT:      14164 MISS:      22419 MSHR_MERGE:          1
cpu2->cpu2_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L1D AVERAGE MISS LATENCY: 186.2 cycles
cpu2->cpu2_ITLB TOTAL        ACCESS:        361 HIT:        361 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB LOAD         ACCESS:        361 HIT:        361 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_ITLB AVERAGE MISS LATENCY: - cycles
cpu2->cpu2_DTLB TOTAL        ACCESS:   16976736 HIT:   16940437 MISS:      36299 MSHR_MERGE:      17101
cpu2->cpu2_DTLB LOAD         ACCESS:   16976736 HIT:   16940437 MISS:      36299 MSHR_MERGE:      17101
cpu2->cpu2_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_DTLB AVERAGE MISS LATENCY: 686.9 cycles
cpu1->cpu1_STLB TOTAL        ACCESS:      19190 HIT:       1007 MISS:      18183 MSHR_MERGE:          0
cpu1->cpu1_STLB LOAD         ACCESS:      19190 HIT:       1007 MISS:      18183 MSHR_MERGE:          0
cpu1->cpu1_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_STLB AVERAGE MISS LATENCY: 719.3 cycles
cpu1->cpu1_L2C TOTAL        ACCESS:    1474913 HIT:     385103 MISS:    1089810 MSHR_MERGE:          0
cpu1->cpu1_L2C LOAD         ACCESS:    1448209 HIT:     380629 MISS:    1067580 MSHR_MERGE:          0
cpu1->cpu1_L2C RFO          ACCESS:        508 HIT:          0 MISS:        508 MSHR_MERGE:          0
cpu1->cpu1_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L2C WRITE        ACCESS:       3786 HIT:       3786 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L2C TRANSLATION  ACCESS:      22410 HIT:        688 MISS:      21722 MSHR_MERGE:          0
cpu1->cpu1_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L2C AVERAGE MISS LATENCY: 230.2 cycles
cpu1->cpu1_L1I TOTAL        ACCESS:        568 HIT:        568 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I LOAD         ACCESS:        568 HIT:        568 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L1I AVERAGE MISS LATENCY: - cycles
cpu1->cpu1_L1D TOTAL        ACCESS:   17919351 HIT:   15336707 MISS:    2582644 MSHR_MERGE:    1111517
cpu1->cpu1_L1D LOAD         ACCESS:   12704133 HIT:   10144407 MISS:    2559726 MSHR_MERGE:    1111517
cpu1->cpu1_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1D WRITE        ACCESS:    5178648 HIT:    5178140 MISS:        508 MSHR_MERGE:          0
cpu1->cpu1_L1D TRANSLATION  ACCESS:      36570 HIT:      14160 MISS:      22410 MSHR_MERGE:          0
cpu1->cpu1_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L1D AVERAGE MISS LATENCY: 186.3 cycles
cpu1->cpu1_ITLB TOTAL        ACCESS:        359 HIT:        359 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB LOAD         ACCESS:        359 HIT:        359 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_ITLB AVERAGE MISS LATENCY: - cycles
cpu1->cpu1_DTLB TOTAL        ACCESS:   16970516 HIT:   16934229 MISS:      36287 MSHR_MERGE:      17097
cpu1->cpu1_DTLB LOAD         ACCESS:   16970516 HIT:   16934229 MISS:      36287 MSHR_MERGE:      17097
cpu1->cpu1_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_DTLB AVERAGE MISS LATENCY: 687.5 cycles
cpu0->cpu0_STLB TOTAL        ACCESS:      19206 HIT:       1008 MISS:      18198 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      19206 HIT:       1008 MISS:      18198 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 718.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1475961 HIT:     385462 MISS:    1090499 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1449228 HIT:     380981 MISS:    1068247 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:        509 HIT:          0 MISS:        509 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:       3795 HIT:       3795 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22429 HIT:        686 MISS:      21743 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 230 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:        572 HIT:        572 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:        572 HIT:        572 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   17932508 HIT:   15348003 MISS:    2584505 MSHR_MERGE:    1112338
cpu0->cpu0_L1D LOAD         ACCESS:   12713381 HIT:   10151815 MISS:    2561566 MSHR_MERGE:    1112337
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5182528 HIT:    5182019 MISS:        509 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:      36599 HIT:      14169 MISS:      22430 MSHR_MERGE:          1
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 186.1 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:        361 HIT:        361 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:        361 HIT:        361 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   16983021 HIT:   16946699 MISS:      36322 MSHR_MERGE:      17116
cpu0->cpu0_DTLB LOAD         ACCESS:   16983021 HIT:   16946699 MISS:      36322 MSHR_MERGE:      17116
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 686.6 cycles
cpu0->LLC TOTAL        ACCESS:    1091957 HIT:        785 MISS:    1091172 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1068247 HIT:         89 MISS:    1068158 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        509 HIT:          0 MISS:        509 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:       1458 HIT:        678 MISS:        780 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      21743 HIT:         18 MISS:      21725 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 795.6 cycles
cpu1->LLC TOTAL        ACCESS:    1091276 HIT:        788 MISS:    1090488 MSHR_MERGE:          0
cpu1->LLC LOAD         ACCESS:    1067580 HIT:        113 MISS:    1067467 MSHR_MERGE:          0
cpu1->LLC RFO          ACCESS:        508 HIT:          0 MISS:        508 MSHR_MERGE:          0
cpu1->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->LLC WRITE        ACCESS:       1466 HIT:        658 MISS:        808 MSHR_MERGE:          0
cpu1->LLC TRANSLATION  ACCESS:      21722 HIT:         17 MISS:      21705 MSHR_MERGE:          0
cpu1->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->LLC AVERAGE MISS LATENCY: 796.1 cycles
cpu2->LLC TOTAL        ACCESS:    1091595 HIT:        857 MISS:    1090738 MSHR_MERGE:          0
cpu2->LLC LOAD         ACCESS:    1067893 HIT:        102 MISS:    1067791 MSHR_MERGE:          0
cpu2->LLC RFO          ACCESS:        508 HIT:          0 MISS:        508 MSHR_MERGE:          0
cpu2->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->LLC WRITE        ACCESS:       1459 HIT:        734 MISS:        725 MSHR_MERGE:          0
cpu2->LLC TRANSLATION  ACCESS:      21735 HIT:         21 MISS:      21714 MSHR_MERGE:          0
cpu2->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->LLC AVERAGE MISS LATENCY: 795.9 cycles
cpu3->LLC TOTAL        ACCESS:    1091951 HIT:        750 MISS:    1091201 MSHR_MERGE:          0
cpu3->LLC LOAD         ACCESS:    1068250 HIT:        111 MISS:    1068139 MSHR_MERGE:          0
cpu3->LLC RFO          ACCESS:        509 HIT:          0 MISS:        509 MSHR_MERGE:          0
cpu3->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->LLC WRITE        ACCESS:       1460 HIT:        618 MISS:        842 MSHR_MERGE:          0
cpu3->LLC TRANSLATION  ACCESS:      21732 HIT:         21 MISS:      21711 MSHR_MERGE:          0
cpu3->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->LLC AVERAGE MISS LATENCY: 795.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         46
  ROW_BUFFER_MISS:    2180617
  AVG DBUS CONGESTED CYCLE: 4.652
Channel 0 WQ ROW_BUFFER_HIT:        833
  ROW_BUFFER_MISS:       2043
  FULL:          0
Channel 0 REFRESHES ISSUED:      27942

Channel 1 RQ ROW_BUFFER_HIT:         43
  ROW_BUFFER_MISS:    2179737
  AVG DBUS CONGESTED CYCLE: 4.652
Channel 1 WQ ROW_BUFFER_HIT:        805
  ROW_BUFFER_MISS:       2128
  FULL:          0
Channel 1 REFRESHES ISSUED:      27942
