{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1639586224568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639586224568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 16 00:37:04 2021 " "Processing started: Thu Dec 16 00:37:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639586224568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1639586224568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off PCO_comolex -c PCO_comolex " "Command: quartus_eda --read_settings_files=off --write_settings_files=off PCO_comolex -c PCO_comolex" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1639586224568 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1639586225256 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCO_comolex_8_1200mv_85c_slow.vo D:/Principles of Computer Organization/PCO_complex_stu/simulation/modelsim/ simulation " "Generated file PCO_comolex_8_1200mv_85c_slow.vo in folder \"D:/Principles of Computer Organization/PCO_complex_stu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639586226030 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1639586226098 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCO_comolex_8_1200mv_0c_slow.vo D:/Principles of Computer Organization/PCO_complex_stu/simulation/modelsim/ simulation " "Generated file PCO_comolex_8_1200mv_0c_slow.vo in folder \"D:/Principles of Computer Organization/PCO_complex_stu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639586226876 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1639586226948 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCO_comolex_min_1200mv_0c_fast.vo D:/Principles of Computer Organization/PCO_complex_stu/simulation/modelsim/ simulation " "Generated file PCO_comolex_min_1200mv_0c_fast.vo in folder \"D:/Principles of Computer Organization/PCO_complex_stu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639586227733 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1639586227808 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCO_comolex.vo D:/Principles of Computer Organization/PCO_complex_stu/simulation/modelsim/ simulation " "Generated file PCO_comolex.vo in folder \"D:/Principles of Computer Organization/PCO_complex_stu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639586228587 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCO_comolex_8_1200mv_85c_v_slow.sdo D:/Principles of Computer Organization/PCO_complex_stu/simulation/modelsim/ simulation " "Generated file PCO_comolex_8_1200mv_85c_v_slow.sdo in folder \"D:/Principles of Computer Organization/PCO_complex_stu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639586229235 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCO_comolex_8_1200mv_0c_v_slow.sdo D:/Principles of Computer Organization/PCO_complex_stu/simulation/modelsim/ simulation " "Generated file PCO_comolex_8_1200mv_0c_v_slow.sdo in folder \"D:/Principles of Computer Organization/PCO_complex_stu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639586229881 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCO_comolex_min_1200mv_0c_v_fast.sdo D:/Principles of Computer Organization/PCO_complex_stu/simulation/modelsim/ simulation " "Generated file PCO_comolex_min_1200mv_0c_v_fast.sdo in folder \"D:/Principles of Computer Organization/PCO_complex_stu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639586230528 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PCO_comolex_v.sdo D:/Principles of Computer Organization/PCO_complex_stu/simulation/modelsim/ simulation " "Generated file PCO_comolex_v.sdo in folder \"D:/Principles of Computer Organization/PCO_complex_stu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639586231176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639586231259 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 16 00:37:11 2021 " "Processing ended: Thu Dec 16 00:37:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639586231259 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639586231259 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639586231259 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639586231259 ""}
