
*** Running vivado
    with args -log Camera_Demo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Camera_Demo.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Camera_Demo.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sciencelight/vivado/my_project_try1/IP_Core'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/sciencelight/example/Examples/FPGA-IP/Frequency-Divider-IP/IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/sciencelight/example/Examples/FPGA-IP/LED-IP/RGB-LED-Task-IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top Camera_Demo -part xc7s15ftgb196-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'Clk_Division_0' is locked:
* IP definition 'Clk_Division (1.0)' for IP 'Clk_Division_0' (customized with software release 2018.3) was not found in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21384 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 682.352 ; gain = 177.621
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Camera_Demo' [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/new/Camera_Demo.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.runs/synth_1/.Xil/Vivado-112-DESKTOP-0MM2JK8/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.runs/synth_1/.Xil/Vivado-112-DESKTOP-0MM2JK8/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Clk_Division_0' [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.runs/synth_1/.Xil/Vivado-112-DESKTOP-0MM2JK8/realtime/Clk_Division_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Clk_Division_0' (2#1) [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.runs/synth_1/.Xil/Vivado-112-DESKTOP-0MM2JK8/realtime/Clk_Division_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'RGB_LED_Task' [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/new/RGB_LED_Task0.v:26]
INFO: [Synth 8-6157] synthesizing module 'Driver_SK6805' [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/new/Driver_SK6805_0.v:34]
	Parameter Period_Send bound to: 12 - type: integer 
	Parameter Division_Factor bound to: 1000 - type: integer 
	Parameter RGB_All_Bit bound to: 48 - type: integer 
	Parameter CODE_High_0 bound to: 3 - type: integer 
	Parameter CODE_High_1 bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/new/Driver_SK6805_0.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Driver_SK6805' (3#1) [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/new/Driver_SK6805_0.v:34]
WARNING: [Synth 8-3848] Net Light_Ok in module/entity RGB_LED_Task does not have driver. [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/new/RGB_LED_Task0.v:36]
INFO: [Synth 8-6155] done synthesizing module 'RGB_LED_Task' (4#1) [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/new/RGB_LED_Task0.v:26]
INFO: [Synth 8-6157] synthesizing module 'count_r_rgb' [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/new/count_r_rgb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'count_r_rgb' (5#1) [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/new/count_r_rgb.v:23]
INFO: [Synth 8-6157] synthesizing module 'rgb2dvi_0' [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.runs/synth_1/.Xil/Vivado-112-DESKTOP-0MM2JK8/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rgb2dvi_0' (6#1) [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.runs/synth_1/.Xil/Vivado-112-DESKTOP-0MM2JK8/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Driver_MIPI' [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/new/Driver_MIPI.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.runs/synth_1/.Xil/Vivado-112-DESKTOP-0MM2JK8/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (7#1) [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.runs/synth_1/.Xil/Vivado-112-DESKTOP-0MM2JK8/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'csi2_d_phy_rx_0' [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.runs/synth_1/.Xil/Vivado-112-DESKTOP-0MM2JK8/realtime/csi2_d_phy_rx_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'csi2_d_phy_rx_0' (8#1) [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.runs/synth_1/.Xil/Vivado-112-DESKTOP-0MM2JK8/realtime/csi2_d_phy_rx_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'Data_Read' of module 'csi2_d_phy_rx_0' has 33 connections declared, but only 25 given [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/new/Driver_MIPI.v:75]
INFO: [Synth 8-6157] synthesizing module 'csi_to_axis_0' [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.runs/synth_1/.Xil/Vivado-112-DESKTOP-0MM2JK8/realtime/csi_to_axis_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'csi_to_axis_0' (9#1) [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.runs/synth_1/.Xil/Vivado-112-DESKTOP-0MM2JK8/realtime/csi_to_axis_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Driver_Csi_To_Dvp' [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/new/Driver_Csi_To_Dvp.v:23]
	Parameter Default_AXIS_TREADY bound to: 1'b1 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter HSIZE bound to: 1280 - type: integer 
	Parameter HFP bound to: 1390 - type: integer 
	Parameter HSP bound to: 1430 - type: integer 
	Parameter HMAX bound to: 1650 - type: integer 
	Parameter VSIZE bound to: 720 - type: integer 
	Parameter VFP bound to: 725 - type: integer 
	Parameter VSP bound to: 730 - type: integer 
	Parameter VMAX bound to: 750 - type: integer 
	Parameter HSPP bound to: 0 - type: integer 
	Parameter VSPP bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXIS_Data_RAM' [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.runs/synth_1/.Xil/Vivado-112-DESKTOP-0MM2JK8/realtime/AXIS_Data_RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'AXIS_Data_RAM' (10#1) [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.runs/synth_1/.Xil/Vivado-112-DESKTOP-0MM2JK8/realtime/AXIS_Data_RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Driver_Csi_To_Dvp' (11#1) [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/new/Driver_Csi_To_Dvp.v:23]
INFO: [Synth 8-6157] synthesizing module 'Driver_Bayer_To_RGB' [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/new/Driver_Bayer_To_RGB.v:23]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter HSIZE bound to: 1280 - type: integer 
	Parameter HFP bound to: 1390 - type: integer 
	Parameter HSP bound to: 1430 - type: integer 
	Parameter HMAX bound to: 1650 - type: integer 
	Parameter VSIZE bound to: 720 - type: integer 
	Parameter VFP bound to: 725 - type: integer 
	Parameter VSP bound to: 730 - type: integer 
	Parameter VMAX bound to: 750 - type: integer 
	Parameter HSPP bound to: 0 - type: integer 
	Parameter VSPP bound to: 0 - type: integer 
	Parameter DELAY_LINE bound to: 2 - type: integer 
	Parameter ST_IDLE bound to: 3'b000 
	Parameter ST_IDLE_START bound to: 3'b001 
	Parameter ST_PATTERN0 bound to: 3'b010 
	Parameter ST_PATTERN1 bound to: 3'b011 
	Parameter ST_IDLE_GR bound to: 3'b100 
	Parameter ST_PATTERN2 bound to: 3'b101 
	Parameter ST_PATTERN3 bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'RAM_Line' [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.runs/synth_1/.Xil/Vivado-112-DESKTOP-0MM2JK8/realtime/RAM_Line_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_Line' (12#1) [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.runs/synth_1/.Xil/Vivado-112-DESKTOP-0MM2JK8/realtime/RAM_Line_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Driver_Bayer_To_RGB' (13#1) [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/new/Driver_Bayer_To_RGB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Driver_MIPI' (14#1) [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/new/Driver_MIPI.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'o_set_x' does not match port width (11) of module 'Driver_MIPI' [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/new/Camera_Demo.v:111]
WARNING: [Synth 8-689] width (1) of port connection 'o_set_y' does not match port width (10) of module 'Driver_MIPI' [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/new/Camera_Demo.v:112]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (15#1) [D:/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-6157] synthesizing module 'OV5647_Init' [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/new/OV5647_Init.v:23]
	Parameter SLAVE_ADDRESS bound to: 8'b01101100 
	Parameter INITIAL_NUM bound to: 8'b01011000 
	Parameter REG_ADDR2_EN bound to: 1'b1 
	Parameter WR_HOLD_T bound to: 4'b1010 
	Parameter WR_VALID bound to: 1'b1 
	Parameter WAIT_DELAY bound to: 20'b00011000011010100000 
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter WAIT bound to: 2'b10 
	Parameter END bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'ROM_OV5647' [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/new/OV5647_Init.v:243]
INFO: [Synth 8-6155] done synthesizing module 'ROM_OV5647' (16#1) [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/new/OV5647_Init.v:243]
INFO: [Synth 8-6157] synthesizing module 'Trigger_Generator' [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/new/Trigger_Generator.v:23]
	Parameter ST_WAIT bound to: 2'b00 
	Parameter ST_START bound to: 2'b01 
	Parameter ST_HOLD bound to: 2'b10 
	Parameter ST_END bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'Trigger_Generator' (17#1) [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/new/Trigger_Generator.v:23]
WARNING: [Synth 8-6014] Unused sequential element en_rd_rom_reg was removed.  [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/new/OV5647_Init.v:133]
INFO: [Synth 8-6155] done synthesizing module 'OV5647_Init' (18#1) [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/new/OV5647_Init.v:23]
INFO: [Synth 8-6157] synthesizing module 'Driver_IIC' [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/new/Driver_IIC.v:22]
	Parameter System_Clk_MHz bound to: 13'b0000001100100 
	Parameter Set_IIC_SCL_kHz bound to: 13'b0000001100100 
	Parameter SCL_Divider bound to: 13'b0000000000001 
	Parameter SCL_SUM bound to: 13'b0001111101000 
	Parameter SCL_H_START bound to: 0 - type: integer 
	Parameter SCL_H_CENTER bound to: 249 - type: integer 
	Parameter SCL_L_START bound to: 499 - type: integer 
	Parameter SCL_L_CENTER bound to: 749 - type: integer 
	Parameter ST_IDLE bound to: 5'b00000 
	Parameter ST_START bound to: 5'b00001 
	Parameter ST_W_SADDR bound to: 5'b00010 
	Parameter ST_ACK_0 bound to: 5'b00011 
	Parameter ST_W_ADDR_H bound to: 5'b00100 
	Parameter ST_ACK_1 bound to: 5'b00101 
	Parameter ST_W_ADDR_L bound to: 5'b00110 
	Parameter ST_ACK_2 bound to: 5'b00111 
	Parameter ST_W_DATA bound to: 5'b01000 
	Parameter ST_ACK_3 bound to: 5'b01001 
	Parameter ST_START_R bound to: 5'b01010 
	Parameter ST_W_SADDR_R bound to: 5'b01011 
	Parameter ST_ACK_4 bound to: 5'b01100 
	Parameter ST_R_DATA bound to: 5'b01101 
	Parameter ST_NACK bound to: 5'b01110 
	Parameter ST_STOP bound to: 5'b01111 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/new/Driver_IIC.v:388]
WARNING: [Synth 8-5788] Register data_r_o_reg in module Driver_IIC is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/new/Driver_IIC.v:112]
INFO: [Synth 8-6155] done synthesizing module 'Driver_IIC' (19#1) [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/new/Driver_IIC.v:22]
WARNING: [Synth 8-3848] Net iic_read in module/entity Camera_Demo does not have driver. [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/new/Camera_Demo.v:137]
INFO: [Synth 8-6155] done synthesizing module 'Camera_Demo' (20#1) [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/new/Camera_Demo.v:3]
WARNING: [Synth 8-3331] design count_r_rgb has unconnected port vsync
WARNING: [Synth 8-3331] design count_r_rgb has unconnected port o_set_x
WARNING: [Synth 8-3331] design count_r_rgb has unconnected port o_set_y
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Light_Ok
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port clk_100MHz
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Period_100mSecond[5]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Period_100mSecond[4]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Period_100mSecond[3]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Period_100mSecond[2]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Period_100mSecond[1]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Period_100mSecond[0]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Light_Num[10]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Light_Num[9]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Light_Num[8]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Light_Num[7]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Light_Num[6]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Light_Num[5]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Light_Num[4]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Light_Num[3]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Light_Num[2]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Light_Num[1]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Light_Num[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 749.219 ; gain = 244.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 749.219 ; gain = 244.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 749.219 ; gain = 244.488
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/csi_to_axis_0/csi_to_axis_0_in_context.xdc] for cell 'MIPI_Trans_Driver/Data_To_Csi'
Finished Parsing XDC File [c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/csi_to_axis_0/csi_to_axis_0_in_context.xdc] for cell 'MIPI_Trans_Driver/Data_To_Csi'
Parsing XDC File [c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc] for cell 'MIPI_Trans_Driver/Data_Read'
Finished Parsing XDC File [c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc] for cell 'MIPI_Trans_Driver/Data_Read'
Parsing XDC File [c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'Mini_HDMI_Driver'
Finished Parsing XDC File [c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'Mini_HDMI_Driver'
Parsing XDC File [c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0/Clk_Division_0_in_context.xdc] for cell 'Clk_Division0'
Finished Parsing XDC File [c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0/Clk_Division_0_in_context.xdc] for cell 'Clk_Division0'
Parsing XDC File [c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'MIPI_Trans_Driver/camera_clock'
Finished Parsing XDC File [c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'MIPI_Trans_Driver/camera_clock'
Parsing XDC File [c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/RAM_Line/RAM_Line/RAM_Line_in_context.xdc] for cell 'MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0'
Finished Parsing XDC File [c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/RAM_Line/RAM_Line/RAM_Line_in_context.xdc] for cell 'MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0'
Parsing XDC File [c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/RAM_Line/RAM_Line/RAM_Line_in_context.xdc] for cell 'MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1'
Finished Parsing XDC File [c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/RAM_Line/RAM_Line/RAM_Line_in_context.xdc] for cell 'MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1'
Parsing XDC File [c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/RAM_Line/RAM_Line/RAM_Line_in_context.xdc] for cell 'MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2'
Finished Parsing XDC File [c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/RAM_Line/RAM_Line/RAM_Line_in_context.xdc] for cell 'MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2'
Parsing XDC File [c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_10'
Finished Parsing XDC File [c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_10'
Parsing XDC File [c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/AXIS_Data_RAM/AXIS_Data_RAM/AXIS_Data_RAM_in_context.xdc] for cell 'MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS'
Finished Parsing XDC File [c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/AXIS_Data_RAM/AXIS_Data_RAM/AXIS_Data_RAM_in_context.xdc] for cell 'MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS'
Parsing XDC File [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/constrs_1/new/system.xdc]
WARNING: [Vivado 12-508] No pins matched 'MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/err_req_reg/C'. [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/constrs_1/new/system.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'MIPI_Trans_Driver/Data_Read/U0/clock_upd_req_reg/D'. [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/constrs_1/new/system.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/err_req_reg/C'. [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/constrs_1/new/system.xdc:50]
WARNING: [Vivado 12-508] No pins matched 'MIPI_Trans_Driver/Data_Read/U0/clock_upd_req_reg/D'. [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/constrs_1/new/system.xdc:50]
Finished Parsing XDC File [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/constrs_1/new/system.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/constrs_1/new/system.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Camera_Demo_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Camera_Demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Camera_Demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 877.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 877.945 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS' at clock pin 'clka' is different from the actual clock period '4.761', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 880.012 ; gain = 375.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 880.012 ; gain = 375.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for i_clk_rx_data_n. (constraint file  c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_clk_rx_data_n. (constraint file  c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for i_clk_rx_data_p. (constraint file  c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_clk_rx_data_p. (constraint file  c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for i_rx_data_n[0]. (constraint file  c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_rx_data_n[0]. (constraint file  c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for i_rx_data_n[1]. (constraint file  c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_rx_data_n[1]. (constraint file  c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for i_rx_data_p[0]. (constraint file  c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_rx_data_p[0]. (constraint file  c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for i_rx_data_p[1]. (constraint file  c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_rx_data_p[1]. (constraint file  c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0/csi2_d_phy_rx_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Clk_N. (constraint file  c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Clk_N. (constraint file  c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Clk_P. (constraint file  c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Clk_P. (constraint file  c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[0]. (constraint file  c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[0]. (constraint file  c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[1]. (constraint file  c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[1]. (constraint file  c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[2]. (constraint file  c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[2]. (constraint file  c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[0]. (constraint file  c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[0]. (constraint file  c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[1]. (constraint file  c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[1]. (constraint file  c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[2]. (constraint file  c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[2]. (constraint file  c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for i_clk. (constraint file  c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_clk. (constraint file  c:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for MIPI_Trans_Driver/Data_To_Csi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPI_Trans_Driver/Data_Read. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mini_HDMI_Driver. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Clk_Division0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPI_Trans_Driver/camera_clock. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 880.012 ; gain = 375.281
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_current_reg' in module 'Trigger_Generator'
INFO: [Synth 8-5546] ROM "sda_dir_o" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_WAIT |                               00 |                               00
                ST_START |                               01 |                               01
                 ST_HOLD |                               10 |                               10
                  ST_END |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_current_reg' using encoding 'sequential' in module 'Trigger_Generator'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 880.012 ; gain = 375.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 5     
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               55 Bit    Registers := 1     
	               50 Bit    Registers := 1     
	               31 Bit    Registers := 4     
	               24 Bit    Registers := 3     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 21    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input     31 Bit        Muxes := 4     
	   3 Input     31 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 30    
	   3 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Driver_SK6805 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module count_r_rgb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 4     
	   3 Input     31 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module Driver_Csi_To_Dvp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Driver_Bayer_To_RGB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               55 Bit    Registers := 1     
	               50 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module ROM_OV5647 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                7 Bit    Registers := 1     
Module Trigger_Generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module OV5647_Init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module Driver_IIC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  12 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const0>
WARNING: [Synth 8-3331] design count_r_rgb has unconnected port vsync
WARNING: [Synth 8-3331] design count_r_rgb has unconnected port o_set_x
WARNING: [Synth 8-3331] design count_r_rgb has unconnected port o_set_y
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Light_Ok
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port clk_100MHz
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Period_100mSecond[5]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Period_100mSecond[4]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Period_100mSecond[3]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Period_100mSecond[2]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Period_100mSecond[1]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Period_100mSecond[0]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Light_Num[10]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Light_Num[9]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Light_Num[8]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Light_Num[7]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Light_Num[6]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Light_Num[5]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Light_Num[4]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Light_Num[3]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Light_Num[2]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Light_Num[1]
WARNING: [Synth 8-3331] design RGB_LED_Task has unconnected port Light_Num[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\MIPI_Camera_Driver/Trigger_Write/buffer_out_level_reg )
INFO: [Synth 8-3886] merging instance 'MIPI_Camera_Driver/OV5647/data_o_reg[15]' (FDC) to 'MIPI_Camera_IIC/state_current_reg[4]'
INFO: [Synth 8-3886] merging instance 'MIPI_Camera_Driver/OV5647/data_o_reg[23]' (FDC) to 'MIPI_Camera_IIC/state_current_reg[4]'
INFO: [Synth 8-3886] merging instance 'MIPI_Camera_Driver/reg_addr_l_reg[7]' (FDCE) to 'MIPI_Camera_Driver/reg_addr_h_reg[7]'
INFO: [Synth 8-3886] merging instance 'MIPI_Camera_Driver/slave_addr_reg[7]' (FDCE) to 'MIPI_Camera_Driver/slave_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'MIPI_Camera_Driver/slave_addr_reg[6]' (FDCE) to 'MIPI_Camera_Driver/slave_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'MIPI_Camera_Driver/slave_addr_reg[5]' (FDCE) to 'MIPI_Camera_Driver/slave_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'MIPI_Camera_Driver/slave_addr_reg[4]' (FDCE) to 'MIPI_Camera_Driver/slave_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'MIPI_Camera_Driver/slave_addr_reg[3]' (FDCE) to 'MIPI_Camera_Driver/slave_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'MIPI_Camera_Driver/slave_addr_reg[2]' (FDCE) to 'MIPI_Camera_Driver/iic_mode_reg'
INFO: [Synth 8-3886] merging instance 'MIPI_Camera_Driver/slave_addr_reg[1]' (FDCE) to 'MIPI_Camera_Driver/slave_addr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MIPI_Camera_Driver/slave_addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'ga1/gcnt_reg[8]' (FDRE) to 'ga1/gcnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'ga1/gcnt_reg[9]' (FDRE) to 'ga1/gcnt_reg[10]'
INFO: [Synth 8-3886] merging instance 'ga1/gcnt_reg[10]' (FDRE) to 'ga1/gcnt_reg[11]'
INFO: [Synth 8-3886] merging instance 'ga1/gcnt_reg[11]' (FDRE) to 'ga1/gcnt_reg[12]'
INFO: [Synth 8-3886] merging instance 'ga1/gcnt_reg[12]' (FDRE) to 'ga1/gcnt_reg[13]'
INFO: [Synth 8-3886] merging instance 'ga1/gcnt_reg[13]' (FDRE) to 'ga1/gcnt_reg[14]'
INFO: [Synth 8-3886] merging instance 'ga1/gcnt_reg[14]' (FDRE) to 'ga1/gcnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'ga1/gcnt_reg[15]' (FDRE) to 'ga1/gcnt_reg[16]'
INFO: [Synth 8-3886] merging instance 'ga1/gcnt_reg[16]' (FDRE) to 'ga1/gcnt_reg[17]'
INFO: [Synth 8-3886] merging instance 'ga1/gcnt_reg[17]' (FDRE) to 'ga1/gcnt_reg[18]'
INFO: [Synth 8-3886] merging instance 'ga1/gcnt_reg[18]' (FDRE) to 'ga1/gcnt_reg[19]'
INFO: [Synth 8-3886] merging instance 'ga1/gcnt_reg[19]' (FDRE) to 'ga1/gcnt_reg[20]'
INFO: [Synth 8-3886] merging instance 'ga1/gcnt_reg[20]' (FDRE) to 'ga1/gcnt_reg[21]'
INFO: [Synth 8-3886] merging instance 'ga1/gcnt_reg[21]' (FDRE) to 'ga1/gcnt_reg[22]'
INFO: [Synth 8-3886] merging instance 'ga1/gcnt_reg[22]' (FDRE) to 'ga1/gcnt_reg[23]'
INFO: [Synth 8-3886] merging instance 'ga1/gcnt_reg[23]' (FDRE) to 'ga1/gcnt_reg[24]'
INFO: [Synth 8-3886] merging instance 'ga1/gcnt_reg[24]' (FDRE) to 'ga1/gcnt_reg[25]'
INFO: [Synth 8-3886] merging instance 'ga1/gcnt_reg[25]' (FDRE) to 'ga1/gcnt_reg[26]'
INFO: [Synth 8-3886] merging instance 'ga1/gcnt_reg[26]' (FDRE) to 'ga1/gcnt_reg[27]'
INFO: [Synth 8-3886] merging instance 'ga1/gcnt_reg[27]' (FDRE) to 'ga1/gcnt_reg[28]'
INFO: [Synth 8-3886] merging instance 'ga1/gcnt_reg[28]' (FDRE) to 'ga1/gcnt_reg[29]'
INFO: [Synth 8-3886] merging instance 'ga1/gcnt_reg[29]' (FDRE) to 'ga1/gcnt_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ga1/gcnt_reg[30] )
INFO: [Synth 8-3886] merging instance 'ga1/bcnt_reg[8]' (FDRE) to 'ga1/bcnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'ga1/rcnt_reg[8]' (FDRE) to 'ga1/rcnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'ga1/bcnt_reg[9]' (FDRE) to 'ga1/bcnt_reg[10]'
INFO: [Synth 8-3886] merging instance 'ga1/rcnt_reg[9]' (FDRE) to 'ga1/rcnt_reg[10]'
INFO: [Synth 8-3886] merging instance 'ga1/bcnt_reg[10]' (FDRE) to 'ga1/bcnt_reg[11]'
INFO: [Synth 8-3886] merging instance 'ga1/rcnt_reg[10]' (FDRE) to 'ga1/rcnt_reg[11]'
INFO: [Synth 8-3886] merging instance 'ga1/bcnt_reg[11]' (FDRE) to 'ga1/bcnt_reg[12]'
INFO: [Synth 8-3886] merging instance 'ga1/rcnt_reg[11]' (FDRE) to 'ga1/rcnt_reg[12]'
INFO: [Synth 8-3886] merging instance 'ga1/bcnt_reg[12]' (FDRE) to 'ga1/bcnt_reg[13]'
INFO: [Synth 8-3886] merging instance 'ga1/rcnt_reg[12]' (FDRE) to 'ga1/rcnt_reg[13]'
INFO: [Synth 8-3886] merging instance 'ga1/bcnt_reg[13]' (FDRE) to 'ga1/bcnt_reg[14]'
INFO: [Synth 8-3886] merging instance 'ga1/rcnt_reg[13]' (FDRE) to 'ga1/rcnt_reg[14]'
INFO: [Synth 8-3886] merging instance 'ga1/bcnt_reg[14]' (FDRE) to 'ga1/bcnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'ga1/rcnt_reg[14]' (FDRE) to 'ga1/rcnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'ga1/bcnt_reg[15]' (FDRE) to 'ga1/bcnt_reg[16]'
INFO: [Synth 8-3886] merging instance 'ga1/rcnt_reg[15]' (FDRE) to 'ga1/rcnt_reg[16]'
INFO: [Synth 8-3886] merging instance 'ga1/bcnt_reg[16]' (FDRE) to 'ga1/bcnt_reg[17]'
INFO: [Synth 8-3886] merging instance 'ga1/rcnt_reg[16]' (FDRE) to 'ga1/rcnt_reg[17]'
INFO: [Synth 8-3886] merging instance 'ga1/bcnt_reg[17]' (FDRE) to 'ga1/bcnt_reg[18]'
INFO: [Synth 8-3886] merging instance 'ga1/rcnt_reg[17]' (FDRE) to 'ga1/rcnt_reg[18]'
INFO: [Synth 8-3886] merging instance 'ga1/bcnt_reg[18]' (FDRE) to 'ga1/bcnt_reg[19]'
INFO: [Synth 8-3886] merging instance 'ga1/rcnt_reg[18]' (FDRE) to 'ga1/rcnt_reg[19]'
INFO: [Synth 8-3886] merging instance 'ga1/bcnt_reg[19]' (FDRE) to 'ga1/bcnt_reg[20]'
INFO: [Synth 8-3886] merging instance 'ga1/rcnt_reg[19]' (FDRE) to 'ga1/rcnt_reg[20]'
INFO: [Synth 8-3886] merging instance 'ga1/bcnt_reg[20]' (FDRE) to 'ga1/bcnt_reg[21]'
INFO: [Synth 8-3886] merging instance 'ga1/rcnt_reg[20]' (FDRE) to 'ga1/rcnt_reg[21]'
INFO: [Synth 8-3886] merging instance 'ga1/bcnt_reg[21]' (FDRE) to 'ga1/bcnt_reg[22]'
INFO: [Synth 8-3886] merging instance 'ga1/rcnt_reg[21]' (FDRE) to 'ga1/rcnt_reg[22]'
INFO: [Synth 8-3886] merging instance 'ga1/bcnt_reg[22]' (FDRE) to 'ga1/bcnt_reg[23]'
INFO: [Synth 8-3886] merging instance 'ga1/rcnt_reg[22]' (FDRE) to 'ga1/rcnt_reg[23]'
INFO: [Synth 8-3886] merging instance 'ga1/bcnt_reg[23]' (FDRE) to 'ga1/bcnt_reg[24]'
INFO: [Synth 8-3886] merging instance 'ga1/rcnt_reg[23]' (FDRE) to 'ga1/rcnt_reg[24]'
INFO: [Synth 8-3886] merging instance 'ga1/bcnt_reg[24]' (FDRE) to 'ga1/bcnt_reg[25]'
INFO: [Synth 8-3886] merging instance 'ga1/rcnt_reg[24]' (FDRE) to 'ga1/rcnt_reg[25]'
INFO: [Synth 8-3886] merging instance 'ga1/bcnt_reg[25]' (FDRE) to 'ga1/bcnt_reg[26]'
INFO: [Synth 8-3886] merging instance 'ga1/rcnt_reg[25]' (FDRE) to 'ga1/rcnt_reg[26]'
INFO: [Synth 8-3886] merging instance 'ga1/bcnt_reg[26]' (FDRE) to 'ga1/bcnt_reg[27]'
INFO: [Synth 8-3886] merging instance 'ga1/rcnt_reg[26]' (FDRE) to 'ga1/rcnt_reg[27]'
INFO: [Synth 8-3886] merging instance 'ga1/bcnt_reg[27]' (FDRE) to 'ga1/bcnt_reg[28]'
INFO: [Synth 8-3886] merging instance 'ga1/rcnt_reg[27]' (FDRE) to 'ga1/rcnt_reg[28]'
INFO: [Synth 8-3886] merging instance 'ga1/bcnt_reg[28]' (FDRE) to 'ga1/bcnt_reg[29]'
INFO: [Synth 8-3886] merging instance 'ga1/rcnt_reg[28]' (FDRE) to 'ga1/rcnt_reg[29]'
INFO: [Synth 8-3886] merging instance 'ga1/bcnt_reg[29]' (FDRE) to 'ga1/bcnt_reg[30]'
INFO: [Synth 8-3886] merging instance 'ga1/rcnt_reg[29]' (FDRE) to 'ga1/rcnt_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ga1/bcnt_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ga1/rcnt_reg[30] )
INFO: [Synth 8-3886] merging instance 'MIPI_Camera_IIC/buf_slave_addr_r_reg[7]' (FDC) to 'MIPI_Camera_IIC/buf_slave_addr_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'MIPI_Camera_IIC/buf_slave_addr_r_reg[6]' (FDC) to 'MIPI_Camera_IIC/buf_slave_addr_w_reg[2]'
INFO: [Synth 8-3886] merging instance 'MIPI_Camera_IIC/buf_slave_addr_r_reg[5]' (FDC) to 'MIPI_Camera_IIC/buf_slave_addr_w_reg[2]'
INFO: [Synth 8-3886] merging instance 'MIPI_Camera_IIC/buf_slave_addr_r_reg[4]' (FDC) to 'MIPI_Camera_IIC/buf_slave_addr_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'MIPI_Camera_IIC/buf_slave_addr_r_reg[3]' (FDC) to 'MIPI_Camera_IIC/buf_slave_addr_w_reg[2]'
INFO: [Synth 8-3886] merging instance 'MIPI_Camera_IIC/buf_slave_addr_r_reg[2]' (FDC) to 'MIPI_Camera_IIC/buf_slave_addr_w_reg[2]'
INFO: [Synth 8-3886] merging instance 'MIPI_Camera_IIC/buf_slave_addr_r_reg[1]' (FDC) to 'MIPI_Camera_IIC/buf_slave_addr_w_reg[7]'
INFO: [Synth 8-3886] merging instance 'MIPI_Camera_IIC/buf_reg_addr_l_reg[7]' (FDC) to 'MIPI_Camera_IIC/buf_reg_addr_h_reg[7]'
INFO: [Synth 8-3886] merging instance 'MIPI_Camera_IIC/buf_slave_addr_w_reg[7]' (FDC) to 'MIPI_Camera_IIC/buf_slave_addr_w_reg[4]'
INFO: [Synth 8-3886] merging instance 'MIPI_Camera_IIC/buf_slave_addr_w_reg[6]' (FDC) to 'MIPI_Camera_IIC/buf_slave_addr_w_reg[2]'
INFO: [Synth 8-3886] merging instance 'MIPI_Camera_IIC/buf_slave_addr_w_reg[5]' (FDC) to 'MIPI_Camera_IIC/buf_slave_addr_w_reg[2]'
INFO: [Synth 8-3886] merging instance 'MIPI_Camera_IIC/buf_slave_addr_w_reg[4]' (FDC) to 'MIPI_Camera_IIC/buf_slave_addr_w_reg[1]'
INFO: [Synth 8-3886] merging instance 'MIPI_Camera_IIC/buf_slave_addr_w_reg[3]' (FDC) to 'MIPI_Camera_IIC/buf_slave_addr_w_reg[2]'
INFO: [Synth 8-3886] merging instance 'MIPI_Camera_IIC/buf_slave_addr_w_reg[2]' (FDC) to 'MIPI_Camera_IIC/buf_iic_mode_reg'
INFO: [Synth 8-3886] merging instance 'MIPI_Camera_IIC/buf_slave_addr_w_reg[1]' (FDC) to 'MIPI_Camera_IIC/buf_slave_addr_w_reg[0]'
INFO: [Synth 8-3886] merging instance 'MIPI_Camera_IIC/buf_slave_addr_w_reg[0]' (FDC) to 'MIPI_Camera_IIC/state_current_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MIPI_Camera_IIC/state_current_reg[4] )
INFO: [Synth 8-3886] merging instance 'ga1/b_average_reg[7]' (FDRE) to 'ga1/b_average_reg[6]'
INFO: [Synth 8-3886] merging instance 'ga1/b_average_reg[6]' (FDRE) to 'ga1/b_average_reg[5]'
INFO: [Synth 8-3886] merging instance 'ga1/b_average_reg[5]' (FDRE) to 'ga1/b_average_reg[4]'
INFO: [Synth 8-3886] merging instance 'ga1/b_average_reg[4]' (FDRE) to 'ga1/b_average_reg[3]'
INFO: [Synth 8-3886] merging instance 'ga1/b_average_reg[3]' (FDRE) to 'ga1/b_average_reg[2]'
INFO: [Synth 8-3886] merging instance 'ga1/b_average_reg[2]' (FDRE) to 'ga1/b_average_reg[1]'
INFO: [Synth 8-3886] merging instance 'ga1/b_average_reg[1]' (FDRE) to 'ga1/b_average_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 880.012 ; gain = 375.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|ROM_OV5647  | p_0_out    | 128x24        | LUT            | 
|OV5647_Init | p_0_out    | 128x24        | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'MIPI_Trans_Driver/camera_clock/clk_in1' to pin 'MIPI_Trans_Driver/Data_Read/bbstub_rxbyteclkhs/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'MIPI_Trans_Driver/camera_clock/clk_out1' to pin 'MIPI_Trans_Driver/camera_clock/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'MIPI_Trans_Driver/camera_clock/clk_in1' to 'MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[15]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_10/clk_out1' to pin 'clk_10/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_10/clk_out2' to pin 'clk_10/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 880.012 ; gain = 375.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 880.012 ; gain = 375.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 880.012 ; gain = 375.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop MIPI_Camera_IIC/sda_dir_o_reg is being inverted and renamed to MIPI_Camera_IIC/sda_dir_o_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 883.340 ; gain = 378.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 883.340 ; gain = 378.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 883.340 ; gain = 378.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 883.340 ; gain = 378.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 883.340 ; gain = 378.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 883.340 ; gain = 378.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Camera_Demo | MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hsync_o_reg        | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Camera_Demo | MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vsync_o_reg        | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Camera_Demo | MIPI_Trans_Driver/Driver_Bayer_To_RGB0/flg_pos_vde_reg[2] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Camera_Demo | MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vsync_i_reg[1]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Camera_Demo | MIPI_Trans_Driver/Driver_Bayer_To_RGB0/line2_reg[0][7]    | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |clk_wiz_0       |         1|
|2     |Clk_Division_0  |         1|
|3     |rgb2dvi_0       |         1|
|4     |clk_wiz_1       |         1|
|5     |csi2_d_phy_rx_0 |         1|
|6     |csi_to_axis_0   |         1|
|7     |RAM_Line        |         3|
|8     |AXIS_Data_RAM   |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |AXIS_Data_RAM   |     1|
|2     |Clk_Division_0  |     1|
|3     |RAM_Line        |     1|
|4     |RAM_Line__3     |     1|
|5     |RAM_Line__4     |     1|
|6     |clk_wiz_0       |     1|
|7     |clk_wiz_1       |     1|
|8     |csi2_d_phy_rx_0 |     1|
|9     |csi_to_axis_0   |     1|
|10    |rgb2dvi_0       |     1|
|11    |CARRY4          |    39|
|12    |LUT1            |     7|
|13    |LUT2            |    87|
|14    |LUT3            |    51|
|15    |LUT4            |   112|
|16    |LUT5            |    81|
|17    |LUT6            |   161|
|18    |MUXF7           |    18|
|19    |SRL16E          |    12|
|20    |FDCE            |   149|
|21    |FDPE            |     1|
|22    |FDRE            |   369|
|23    |IBUF            |     3|
|24    |IOBUF           |     1|
|25    |OBUF            |     3|
+------+----------------+------+

Report Instance Areas: 
+------+-------------------------+--------------------+------+
|      |Instance                 |Module              |Cells |
+------+-------------------------+--------------------+------+
|1     |top                      |                    |  1209|
|2     |  MIPI_Camera_Driver     |OV5647_Init         |   213|
|3     |    OV5647               |ROM_OV5647          |    71|
|4     |    Trigger_Write        |Trigger_Generator   |    18|
|5     |  MIPI_Camera_IIC        |Driver_IIC          |   129|
|6     |  MIPI_Trans_Driver      |Driver_MIPI         |   646|
|7     |    Driver_Bayer_To_RGB0 |Driver_Bayer_To_RGB |   395|
|8     |    Driver_Csi_To_Dvp0   |Driver_Csi_To_Dvp   |   179|
|9     |  RGB_LED_Task0          |RGB_LED_Task        |    73|
|10    |    Driver_SK6805_0      |Driver_SK6805       |    73|
|11    |  ga1                    |count_r_rgb         |   130|
+------+-------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 883.340 ; gain = 378.609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 883.340 ; gain = 247.816
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 883.340 ; gain = 378.609
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 890.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
175 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 890.926 ; gain = 593.148
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 890.926 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/sciencelight/vivado/my_project_try1/Camera_Demo.runs/synth_1/Camera_Demo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Camera_Demo_utilization_synth.rpt -pb Camera_Demo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug  1 10:05:30 2020...
