# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PynqDemoDesign.srcs/sources_1/new/CraneController.vhd" \
"../../../../PynqDemoDesign.srcs/sources_1/new/MotorController.vhd" \
"../../../../PynqDemoDesign.srcs/sim_1/new/CraneTB.vhd" \

# Do not sort compile order
nosort
