<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Chapters\05_Functional_Description\TopLevelInterconnect\Topics?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Chapters/05_Functional_Description/TopLevelInterconnect/Topics/?><?path2project ..\..\..\..\?><?path2project-uri ../../../../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="AXI_0gt6c69ct" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\AXI_0gt6c69ct.xml" xtrc="topic:1;2:107">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\AXI_0gt6c69ct.xml" xtrc="title:1;3:10">AXI</title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\AXI_0gt6c69ct.xml" xtrc="body:1;5:9">
    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\AXI_0gt6c69ct.xml" xtrc="p:1;6:8">The network interconnect in the TL_IC is built out of cascaded ARM
    NIC-301s. The NIC is configured to support multiple outstanding
    transactions from the master interface. The NIC is configured to have a
    single AXI slave to receive transactions from upstream masters, and a
    combination of AXI master interfaces and APB master interfaces. All APB
    master interfaces on the NIC-301 are configured to include address and
    write data buffering, to allow each APB master interface to buffer an
    entire AXI burst, and then independently convert that AXI burst into
    multiple APB transactions. Further, buffering is added at each APB
    interfaces to allow up to two full-length AXI write bursts (16 words each)
    to be stored. This allows the AXI master to issue concurrent writes to
    multiple APB slaves in the system. The AXI slave interface can thus be
    highly utilized without requiring the complexity of AXI throughout the
    device.</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\AXI_0gt6c69ct.xml" xtrc="p:2;21:8">In the device, a significant percentage of device registers are
    contained within the COREOTN subsystem, in multiple unique blocks. The
    COREOTN subsystem has been equipped with an AXI to avoid a bottleneck into
    those blocks. The COREOTN master interface supports up to eight
    outstanding write transactions to maximize throughput into the subsystem.
    The MAPOTN, ENET, GCC, COPI, NFIC and SAR subsystems are also equipped
    with an AXI, but performance requirements of these interfaces are
    modest.</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\AXI_0gt6c69ct.xml" xtrc="p:3;30:8">To ease timing closure, an AXI register slice (built from NIC-301 tools
    from ARM) is included to bridge between the NIC-301 switches. Any further
    timing closure features will be assessed during device floorplanning and
    initial dry-run static timing analysis.</p>
  </body>
</topic>