
SX1280_L476RG_DemoApp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ba84  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00006258  0800bc18  0800bc18  0000cc18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011e70  08011e70  000130dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011e70  08011e70  00012e70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011e78  08011e78  000130dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011e78  08011e78  00012e78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011e7c  08011e7c  00012e7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000dc  20000000  08011e80  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000037f4  200000e0  08011f5c  000130e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200038d4  08011f5c  000138d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000130dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000224a9  00000000  00000000  0001310c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005301  00000000  00000000  000355b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019b0  00000000  00000000  0003a8b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000138a  00000000  00000000  0003c268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d305  00000000  00000000  0003d5f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022d7e  00000000  00000000  0006a8f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fd477  00000000  00000000  0008d675  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018aaec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006fb4  00000000  00000000  0018ab30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  00191ae4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000e0 	.word	0x200000e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bbfc 	.word	0x0800bbfc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000e4 	.word	0x200000e4
 80001cc:	0800bbfc 	.word	0x0800bbfc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2iz>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a14:	d215      	bcs.n	8000a42 <__aeabi_d2iz+0x36>
 8000a16:	d511      	bpl.n	8000a3c <__aeabi_d2iz+0x30>
 8000a18:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a20:	d912      	bls.n	8000a48 <__aeabi_d2iz+0x3c>
 8000a22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a26:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a2e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a32:	fa23 f002 	lsr.w	r0, r3, r2
 8000a36:	bf18      	it	ne
 8000a38:	4240      	negne	r0, r0
 8000a3a:	4770      	bx	lr
 8000a3c:	f04f 0000 	mov.w	r0, #0
 8000a40:	4770      	bx	lr
 8000a42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a46:	d105      	bne.n	8000a54 <__aeabi_d2iz+0x48>
 8000a48:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a4c:	bf08      	it	eq
 8000a4e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_d2uiz>:
 8000a5c:	004a      	lsls	r2, r1, #1
 8000a5e:	d211      	bcs.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a60:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a64:	d211      	bcs.n	8000a8a <__aeabi_d2uiz+0x2e>
 8000a66:	d50d      	bpl.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a68:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a70:	d40e      	bmi.n	8000a90 <__aeabi_d2uiz+0x34>
 8000a72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a76:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a82:	4770      	bx	lr
 8000a84:	f04f 0000 	mov.w	r0, #0
 8000a88:	4770      	bx	lr
 8000a8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a8e:	d102      	bne.n	8000a96 <__aeabi_d2uiz+0x3a>
 8000a90:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000a94:	4770      	bx	lr
 8000a96:	f04f 0000 	mov.w	r0, #0
 8000a9a:	4770      	bx	lr

08000a9c <__aeabi_uldivmod>:
 8000a9c:	b953      	cbnz	r3, 8000ab4 <__aeabi_uldivmod+0x18>
 8000a9e:	b94a      	cbnz	r2, 8000ab4 <__aeabi_uldivmod+0x18>
 8000aa0:	2900      	cmp	r1, #0
 8000aa2:	bf08      	it	eq
 8000aa4:	2800      	cmpeq	r0, #0
 8000aa6:	bf1c      	itt	ne
 8000aa8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000aac:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000ab0:	f000 b988 	b.w	8000dc4 <__aeabi_idiv0>
 8000ab4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ab8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000abc:	f000 f806 	bl	8000acc <__udivmoddi4>
 8000ac0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac8:	b004      	add	sp, #16
 8000aca:	4770      	bx	lr

08000acc <__udivmoddi4>:
 8000acc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ad0:	9d08      	ldr	r5, [sp, #32]
 8000ad2:	468e      	mov	lr, r1
 8000ad4:	4604      	mov	r4, r0
 8000ad6:	4688      	mov	r8, r1
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d14a      	bne.n	8000b72 <__udivmoddi4+0xa6>
 8000adc:	428a      	cmp	r2, r1
 8000ade:	4617      	mov	r7, r2
 8000ae0:	d962      	bls.n	8000ba8 <__udivmoddi4+0xdc>
 8000ae2:	fab2 f682 	clz	r6, r2
 8000ae6:	b14e      	cbz	r6, 8000afc <__udivmoddi4+0x30>
 8000ae8:	f1c6 0320 	rsb	r3, r6, #32
 8000aec:	fa01 f806 	lsl.w	r8, r1, r6
 8000af0:	fa20 f303 	lsr.w	r3, r0, r3
 8000af4:	40b7      	lsls	r7, r6
 8000af6:	ea43 0808 	orr.w	r8, r3, r8
 8000afa:	40b4      	lsls	r4, r6
 8000afc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b00:	fa1f fc87 	uxth.w	ip, r7
 8000b04:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b08:	0c23      	lsrs	r3, r4, #16
 8000b0a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b0e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b12:	fb01 f20c 	mul.w	r2, r1, ip
 8000b16:	429a      	cmp	r2, r3
 8000b18:	d909      	bls.n	8000b2e <__udivmoddi4+0x62>
 8000b1a:	18fb      	adds	r3, r7, r3
 8000b1c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000b20:	f080 80ea 	bcs.w	8000cf8 <__udivmoddi4+0x22c>
 8000b24:	429a      	cmp	r2, r3
 8000b26:	f240 80e7 	bls.w	8000cf8 <__udivmoddi4+0x22c>
 8000b2a:	3902      	subs	r1, #2
 8000b2c:	443b      	add	r3, r7
 8000b2e:	1a9a      	subs	r2, r3, r2
 8000b30:	b2a3      	uxth	r3, r4
 8000b32:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b36:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b3e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b42:	459c      	cmp	ip, r3
 8000b44:	d909      	bls.n	8000b5a <__udivmoddi4+0x8e>
 8000b46:	18fb      	adds	r3, r7, r3
 8000b48:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000b4c:	f080 80d6 	bcs.w	8000cfc <__udivmoddi4+0x230>
 8000b50:	459c      	cmp	ip, r3
 8000b52:	f240 80d3 	bls.w	8000cfc <__udivmoddi4+0x230>
 8000b56:	443b      	add	r3, r7
 8000b58:	3802      	subs	r0, #2
 8000b5a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b5e:	eba3 030c 	sub.w	r3, r3, ip
 8000b62:	2100      	movs	r1, #0
 8000b64:	b11d      	cbz	r5, 8000b6e <__udivmoddi4+0xa2>
 8000b66:	40f3      	lsrs	r3, r6
 8000b68:	2200      	movs	r2, #0
 8000b6a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b72:	428b      	cmp	r3, r1
 8000b74:	d905      	bls.n	8000b82 <__udivmoddi4+0xb6>
 8000b76:	b10d      	cbz	r5, 8000b7c <__udivmoddi4+0xb0>
 8000b78:	e9c5 0100 	strd	r0, r1, [r5]
 8000b7c:	2100      	movs	r1, #0
 8000b7e:	4608      	mov	r0, r1
 8000b80:	e7f5      	b.n	8000b6e <__udivmoddi4+0xa2>
 8000b82:	fab3 f183 	clz	r1, r3
 8000b86:	2900      	cmp	r1, #0
 8000b88:	d146      	bne.n	8000c18 <__udivmoddi4+0x14c>
 8000b8a:	4573      	cmp	r3, lr
 8000b8c:	d302      	bcc.n	8000b94 <__udivmoddi4+0xc8>
 8000b8e:	4282      	cmp	r2, r0
 8000b90:	f200 8105 	bhi.w	8000d9e <__udivmoddi4+0x2d2>
 8000b94:	1a84      	subs	r4, r0, r2
 8000b96:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b9a:	2001      	movs	r0, #1
 8000b9c:	4690      	mov	r8, r2
 8000b9e:	2d00      	cmp	r5, #0
 8000ba0:	d0e5      	beq.n	8000b6e <__udivmoddi4+0xa2>
 8000ba2:	e9c5 4800 	strd	r4, r8, [r5]
 8000ba6:	e7e2      	b.n	8000b6e <__udivmoddi4+0xa2>
 8000ba8:	2a00      	cmp	r2, #0
 8000baa:	f000 8090 	beq.w	8000cce <__udivmoddi4+0x202>
 8000bae:	fab2 f682 	clz	r6, r2
 8000bb2:	2e00      	cmp	r6, #0
 8000bb4:	f040 80a4 	bne.w	8000d00 <__udivmoddi4+0x234>
 8000bb8:	1a8a      	subs	r2, r1, r2
 8000bba:	0c03      	lsrs	r3, r0, #16
 8000bbc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bc0:	b280      	uxth	r0, r0
 8000bc2:	b2bc      	uxth	r4, r7
 8000bc4:	2101      	movs	r1, #1
 8000bc6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000bca:	fb0e 221c 	mls	r2, lr, ip, r2
 8000bce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bd2:	fb04 f20c 	mul.w	r2, r4, ip
 8000bd6:	429a      	cmp	r2, r3
 8000bd8:	d907      	bls.n	8000bea <__udivmoddi4+0x11e>
 8000bda:	18fb      	adds	r3, r7, r3
 8000bdc:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000be0:	d202      	bcs.n	8000be8 <__udivmoddi4+0x11c>
 8000be2:	429a      	cmp	r2, r3
 8000be4:	f200 80e0 	bhi.w	8000da8 <__udivmoddi4+0x2dc>
 8000be8:	46c4      	mov	ip, r8
 8000bea:	1a9b      	subs	r3, r3, r2
 8000bec:	fbb3 f2fe 	udiv	r2, r3, lr
 8000bf0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000bf4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000bf8:	fb02 f404 	mul.w	r4, r2, r4
 8000bfc:	429c      	cmp	r4, r3
 8000bfe:	d907      	bls.n	8000c10 <__udivmoddi4+0x144>
 8000c00:	18fb      	adds	r3, r7, r3
 8000c02:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000c06:	d202      	bcs.n	8000c0e <__udivmoddi4+0x142>
 8000c08:	429c      	cmp	r4, r3
 8000c0a:	f200 80ca 	bhi.w	8000da2 <__udivmoddi4+0x2d6>
 8000c0e:	4602      	mov	r2, r0
 8000c10:	1b1b      	subs	r3, r3, r4
 8000c12:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c16:	e7a5      	b.n	8000b64 <__udivmoddi4+0x98>
 8000c18:	f1c1 0620 	rsb	r6, r1, #32
 8000c1c:	408b      	lsls	r3, r1
 8000c1e:	fa22 f706 	lsr.w	r7, r2, r6
 8000c22:	431f      	orrs	r7, r3
 8000c24:	fa0e f401 	lsl.w	r4, lr, r1
 8000c28:	fa20 f306 	lsr.w	r3, r0, r6
 8000c2c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c30:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c34:	4323      	orrs	r3, r4
 8000c36:	fa00 f801 	lsl.w	r8, r0, r1
 8000c3a:	fa1f fc87 	uxth.w	ip, r7
 8000c3e:	fbbe f0f9 	udiv	r0, lr, r9
 8000c42:	0c1c      	lsrs	r4, r3, #16
 8000c44:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c48:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c4c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c50:	45a6      	cmp	lr, r4
 8000c52:	fa02 f201 	lsl.w	r2, r2, r1
 8000c56:	d909      	bls.n	8000c6c <__udivmoddi4+0x1a0>
 8000c58:	193c      	adds	r4, r7, r4
 8000c5a:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000c5e:	f080 809c 	bcs.w	8000d9a <__udivmoddi4+0x2ce>
 8000c62:	45a6      	cmp	lr, r4
 8000c64:	f240 8099 	bls.w	8000d9a <__udivmoddi4+0x2ce>
 8000c68:	3802      	subs	r0, #2
 8000c6a:	443c      	add	r4, r7
 8000c6c:	eba4 040e 	sub.w	r4, r4, lr
 8000c70:	fa1f fe83 	uxth.w	lr, r3
 8000c74:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c78:	fb09 4413 	mls	r4, r9, r3, r4
 8000c7c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c80:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c84:	45a4      	cmp	ip, r4
 8000c86:	d908      	bls.n	8000c9a <__udivmoddi4+0x1ce>
 8000c88:	193c      	adds	r4, r7, r4
 8000c8a:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000c8e:	f080 8082 	bcs.w	8000d96 <__udivmoddi4+0x2ca>
 8000c92:	45a4      	cmp	ip, r4
 8000c94:	d97f      	bls.n	8000d96 <__udivmoddi4+0x2ca>
 8000c96:	3b02      	subs	r3, #2
 8000c98:	443c      	add	r4, r7
 8000c9a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c9e:	eba4 040c 	sub.w	r4, r4, ip
 8000ca2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ca6:	4564      	cmp	r4, ip
 8000ca8:	4673      	mov	r3, lr
 8000caa:	46e1      	mov	r9, ip
 8000cac:	d362      	bcc.n	8000d74 <__udivmoddi4+0x2a8>
 8000cae:	d05f      	beq.n	8000d70 <__udivmoddi4+0x2a4>
 8000cb0:	b15d      	cbz	r5, 8000cca <__udivmoddi4+0x1fe>
 8000cb2:	ebb8 0203 	subs.w	r2, r8, r3
 8000cb6:	eb64 0409 	sbc.w	r4, r4, r9
 8000cba:	fa04 f606 	lsl.w	r6, r4, r6
 8000cbe:	fa22 f301 	lsr.w	r3, r2, r1
 8000cc2:	431e      	orrs	r6, r3
 8000cc4:	40cc      	lsrs	r4, r1
 8000cc6:	e9c5 6400 	strd	r6, r4, [r5]
 8000cca:	2100      	movs	r1, #0
 8000ccc:	e74f      	b.n	8000b6e <__udivmoddi4+0xa2>
 8000cce:	fbb1 fcf2 	udiv	ip, r1, r2
 8000cd2:	0c01      	lsrs	r1, r0, #16
 8000cd4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000cd8:	b280      	uxth	r0, r0
 8000cda:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000cde:	463b      	mov	r3, r7
 8000ce0:	4638      	mov	r0, r7
 8000ce2:	463c      	mov	r4, r7
 8000ce4:	46b8      	mov	r8, r7
 8000ce6:	46be      	mov	lr, r7
 8000ce8:	2620      	movs	r6, #32
 8000cea:	fbb1 f1f7 	udiv	r1, r1, r7
 8000cee:	eba2 0208 	sub.w	r2, r2, r8
 8000cf2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000cf6:	e766      	b.n	8000bc6 <__udivmoddi4+0xfa>
 8000cf8:	4601      	mov	r1, r0
 8000cfa:	e718      	b.n	8000b2e <__udivmoddi4+0x62>
 8000cfc:	4610      	mov	r0, r2
 8000cfe:	e72c      	b.n	8000b5a <__udivmoddi4+0x8e>
 8000d00:	f1c6 0220 	rsb	r2, r6, #32
 8000d04:	fa2e f302 	lsr.w	r3, lr, r2
 8000d08:	40b7      	lsls	r7, r6
 8000d0a:	40b1      	lsls	r1, r6
 8000d0c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d10:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d14:	430a      	orrs	r2, r1
 8000d16:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d1a:	b2bc      	uxth	r4, r7
 8000d1c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d20:	0c11      	lsrs	r1, r2, #16
 8000d22:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d26:	fb08 f904 	mul.w	r9, r8, r4
 8000d2a:	40b0      	lsls	r0, r6
 8000d2c:	4589      	cmp	r9, r1
 8000d2e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d32:	b280      	uxth	r0, r0
 8000d34:	d93e      	bls.n	8000db4 <__udivmoddi4+0x2e8>
 8000d36:	1879      	adds	r1, r7, r1
 8000d38:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000d3c:	d201      	bcs.n	8000d42 <__udivmoddi4+0x276>
 8000d3e:	4589      	cmp	r9, r1
 8000d40:	d81f      	bhi.n	8000d82 <__udivmoddi4+0x2b6>
 8000d42:	eba1 0109 	sub.w	r1, r1, r9
 8000d46:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d4a:	fb09 f804 	mul.w	r8, r9, r4
 8000d4e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d52:	b292      	uxth	r2, r2
 8000d54:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d58:	4542      	cmp	r2, r8
 8000d5a:	d229      	bcs.n	8000db0 <__udivmoddi4+0x2e4>
 8000d5c:	18ba      	adds	r2, r7, r2
 8000d5e:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000d62:	d2c4      	bcs.n	8000cee <__udivmoddi4+0x222>
 8000d64:	4542      	cmp	r2, r8
 8000d66:	d2c2      	bcs.n	8000cee <__udivmoddi4+0x222>
 8000d68:	f1a9 0102 	sub.w	r1, r9, #2
 8000d6c:	443a      	add	r2, r7
 8000d6e:	e7be      	b.n	8000cee <__udivmoddi4+0x222>
 8000d70:	45f0      	cmp	r8, lr
 8000d72:	d29d      	bcs.n	8000cb0 <__udivmoddi4+0x1e4>
 8000d74:	ebbe 0302 	subs.w	r3, lr, r2
 8000d78:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d7c:	3801      	subs	r0, #1
 8000d7e:	46e1      	mov	r9, ip
 8000d80:	e796      	b.n	8000cb0 <__udivmoddi4+0x1e4>
 8000d82:	eba7 0909 	sub.w	r9, r7, r9
 8000d86:	4449      	add	r1, r9
 8000d88:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d8c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d90:	fb09 f804 	mul.w	r8, r9, r4
 8000d94:	e7db      	b.n	8000d4e <__udivmoddi4+0x282>
 8000d96:	4673      	mov	r3, lr
 8000d98:	e77f      	b.n	8000c9a <__udivmoddi4+0x1ce>
 8000d9a:	4650      	mov	r0, sl
 8000d9c:	e766      	b.n	8000c6c <__udivmoddi4+0x1a0>
 8000d9e:	4608      	mov	r0, r1
 8000da0:	e6fd      	b.n	8000b9e <__udivmoddi4+0xd2>
 8000da2:	443b      	add	r3, r7
 8000da4:	3a02      	subs	r2, #2
 8000da6:	e733      	b.n	8000c10 <__udivmoddi4+0x144>
 8000da8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000dac:	443b      	add	r3, r7
 8000dae:	e71c      	b.n	8000bea <__udivmoddi4+0x11e>
 8000db0:	4649      	mov	r1, r9
 8000db2:	e79c      	b.n	8000cee <__udivmoddi4+0x222>
 8000db4:	eba1 0109 	sub.w	r1, r1, r9
 8000db8:	46c4      	mov	ip, r8
 8000dba:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dbe:	fb09 f804 	mul.w	r8, r9, r4
 8000dc2:	e7c4      	b.n	8000d4e <__udivmoddi4+0x282>

08000dc4 <__aeabi_idiv0>:
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop

08000dc8 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b08a      	sub	sp, #40	@ 0x28
 8000dcc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dce:	f107 0314 	add.w	r3, r7, #20
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	601a      	str	r2, [r3, #0]
 8000dd6:	605a      	str	r2, [r3, #4]
 8000dd8:	609a      	str	r2, [r3, #8]
 8000dda:	60da      	str	r2, [r3, #12]
 8000ddc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dde:	4b8b      	ldr	r3, [pc, #556]	@ (800100c <MX_GPIO_Init+0x244>)
 8000de0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000de2:	4a8a      	ldr	r2, [pc, #552]	@ (800100c <MX_GPIO_Init+0x244>)
 8000de4:	f043 0304 	orr.w	r3, r3, #4
 8000de8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dea:	4b88      	ldr	r3, [pc, #544]	@ (800100c <MX_GPIO_Init+0x244>)
 8000dec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dee:	f003 0304 	and.w	r3, r3, #4
 8000df2:	613b      	str	r3, [r7, #16]
 8000df4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000df6:	4b85      	ldr	r3, [pc, #532]	@ (800100c <MX_GPIO_Init+0x244>)
 8000df8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dfa:	4a84      	ldr	r2, [pc, #528]	@ (800100c <MX_GPIO_Init+0x244>)
 8000dfc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e02:	4b82      	ldr	r3, [pc, #520]	@ (800100c <MX_GPIO_Init+0x244>)
 8000e04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e0a:	60fb      	str	r3, [r7, #12]
 8000e0c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e0e:	4b7f      	ldr	r3, [pc, #508]	@ (800100c <MX_GPIO_Init+0x244>)
 8000e10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e12:	4a7e      	ldr	r2, [pc, #504]	@ (800100c <MX_GPIO_Init+0x244>)
 8000e14:	f043 0301 	orr.w	r3, r3, #1
 8000e18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e1a:	4b7c      	ldr	r3, [pc, #496]	@ (800100c <MX_GPIO_Init+0x244>)
 8000e1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e1e:	f003 0301 	and.w	r3, r3, #1
 8000e22:	60bb      	str	r3, [r7, #8]
 8000e24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e26:	4b79      	ldr	r3, [pc, #484]	@ (800100c <MX_GPIO_Init+0x244>)
 8000e28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e2a:	4a78      	ldr	r2, [pc, #480]	@ (800100c <MX_GPIO_Init+0x244>)
 8000e2c:	f043 0302 	orr.w	r3, r3, #2
 8000e30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e32:	4b76      	ldr	r3, [pc, #472]	@ (800100c <MX_GPIO_Init+0x244>)
 8000e34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e36:	f003 0302 	and.w	r3, r3, #2
 8000e3a:	607b      	str	r3, [r7, #4]
 8000e3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e3e:	4b73      	ldr	r3, [pc, #460]	@ (800100c <MX_GPIO_Init+0x244>)
 8000e40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e42:	4a72      	ldr	r2, [pc, #456]	@ (800100c <MX_GPIO_Init+0x244>)
 8000e44:	f043 0308 	orr.w	r3, r3, #8
 8000e48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e4a:	4b70      	ldr	r3, [pc, #448]	@ (800100c <MX_GPIO_Init+0x244>)
 8000e4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e4e:	f003 0308 	and.w	r3, r3, #8
 8000e52:	603b      	str	r3, [r7, #0]
 8000e54:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8000e56:	2200      	movs	r2, #0
 8000e58:	2103      	movs	r1, #3
 8000e5a:	486d      	ldr	r0, [pc, #436]	@ (8001010 <MX_GPIO_Init+0x248>)
 8000e5c:	f005 f89e 	bl	8005f9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_8, GPIO_PIN_RESET);
 8000e60:	2200      	movs	r2, #0
 8000e62:	f240 1101 	movw	r1, #257	@ 0x101
 8000e66:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e6a:	f005 f897 	bl	8005f9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000e6e:	2200      	movs	r2, #0
 8000e70:	2101      	movs	r1, #1
 8000e72:	4868      	ldr	r0, [pc, #416]	@ (8001014 <MX_GPIO_Init+0x24c>)
 8000e74:	f005 f892 	bl	8005f9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000e78:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e7e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000e82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e84:	2300      	movs	r3, #0
 8000e86:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000e88:	f107 0314 	add.w	r3, r7, #20
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	4860      	ldr	r0, [pc, #384]	@ (8001010 <MX_GPIO_Init+0x248>)
 8000e90:	f004 fec2 	bl	8005c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000e94:	2303      	movs	r3, #3
 8000e96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e98:	2301      	movs	r3, #1
 8000e9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ea4:	f107 0314 	add.w	r3, r7, #20
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	4859      	ldr	r0, [pc, #356]	@ (8001010 <MX_GPIO_Init+0x248>)
 8000eac:	f004 feb4 	bl	8005c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC2 PC3 PC4 PC5
                           PC6 PC7 PC8 PC9
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8000eb0:	f641 73fc 	movw	r3, #8188	@ 0x1ffc
 8000eb4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000eb6:	2303      	movs	r3, #3
 8000eb8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ebe:	f107 0314 	add.w	r3, r7, #20
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	4852      	ldr	r0, [pc, #328]	@ (8001010 <MX_GPIO_Init+0x248>)
 8000ec6:	f004 fea7 	bl	8005c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_8;
 8000eca:	f240 1301 	movw	r3, #257	@ 0x101
 8000ece:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000edc:	f107 0314 	add.w	r3, r7, #20
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ee6:	f004 fe97 	bl	8005c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA4 PA11 PA12
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_12
 8000eea:	f649 0312 	movw	r3, #38930	@ 0x9812
 8000eee:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ef0:	2303      	movs	r3, #3
 8000ef2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ef8:	f107 0314 	add.w	r3, r7, #20
 8000efc:	4619      	mov	r1, r3
 8000efe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f02:	f004 fe89 	bl	8005c18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000f06:	2301      	movs	r3, #1
 8000f08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f12:	2300      	movs	r3, #0
 8000f14:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f16:	f107 0314 	add.w	r3, r7, #20
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	483d      	ldr	r0, [pc, #244]	@ (8001014 <MX_GPIO_Init+0x24c>)
 8000f1e:	f004 fe7b 	bl	8005c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB10 PB11
                           PB12 PB13 PB14 PB15
                           PB5 PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11
 8000f22:	f64f 43e6 	movw	r3, #64742	@ 0xfce6
 8000f26:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f28:	2303      	movs	r3, #3
 8000f2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f30:	f107 0314 	add.w	r3, r7, #20
 8000f34:	4619      	mov	r1, r3
 8000f36:	4837      	ldr	r0, [pc, #220]	@ (8001014 <MX_GPIO_Init+0x24c>)
 8000f38:	f004 fe6e 	bl	8005c18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000f3c:	2304      	movs	r3, #4
 8000f3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f40:	2303      	movs	r3, #3
 8000f42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f44:	2300      	movs	r3, #0
 8000f46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f48:	f107 0314 	add.w	r3, r7, #20
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	4832      	ldr	r0, [pc, #200]	@ (8001018 <MX_GPIO_Init+0x250>)
 8000f50:	f004 fe62 	bl	8005c18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000f54:	2308      	movs	r3, #8
 8000f56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f60:	f107 0314 	add.w	r3, r7, #20
 8000f64:	4619      	mov	r1, r3
 8000f66:	482b      	ldr	r0, [pc, #172]	@ (8001014 <MX_GPIO_Init+0x24c>)
 8000f68:	f004 fe56 	bl	8005c18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000f6c:	2310      	movs	r3, #16
 8000f6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f70:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000f74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f76:	2300      	movs	r3, #0
 8000f78:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f7a:	f107 0314 	add.w	r3, r7, #20
 8000f7e:	4619      	mov	r1, r3
 8000f80:	4824      	ldr	r0, [pc, #144]	@ (8001014 <MX_GPIO_Init+0x24c>)
 8000f82:	f004 fe49 	bl	8005c18 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8000f86:	2200      	movs	r2, #0
 8000f88:	2100      	movs	r1, #0
 8000f8a:	200a      	movs	r0, #10
 8000f8c:	f004 fd8f 	bl	8005aae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000f90:	200a      	movs	r0, #10
 8000f92:	f004 fda8 	bl	8005ae6 <HAL_NVIC_EnableIRQ>
  //Start
  // Add this to your gpio.c in the MX_GPIO_Init() function
  // Replace the existing PA0 PA8 configuration with this:

  /*Configure GPIO pin Output Level - Updated for SX1280 */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8000f96:	2200      	movs	r2, #0
 8000f98:	2103      	movs	r1, #3
 8000f9a:	481d      	ldr	r0, [pc, #116]	@ (8001010 <MX_GPIO_Init+0x248>)
 8000f9c:	f004 fffe 	bl	8005f9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level - RESET and NSS pins */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_8, GPIO_PIN_RESET);  // PA0=RESET low, PA8=NSS low initially
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	f240 1101 	movw	r1, #257	@ 0x101
 8000fa6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000faa:	f004 fff7 	bl	8005f9c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);               // Then set NSS high (idle state)
 8000fae:	2201      	movs	r2, #1
 8000fb0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fb4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fb8:	f004 fff0 	bl	8005f9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	2101      	movs	r1, #1
 8000fc0:	4814      	ldr	r0, [pc, #80]	@ (8001014 <MX_GPIO_Init+0x24c>)
 8000fc2:	f004 ffeb 	bl	8005f9c <HAL_GPIO_WritePin>

  // ... existing pin configurations stay the same ...

  /*Configure GPIO pins : PA0 PA8 - RESET and NSS pins */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_8;
 8000fc6:	f240 1301 	movw	r3, #257	@ 0x101
 8000fca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;  // Changed to HIGH for NSS
 8000fd4:	2302      	movs	r3, #2
 8000fd6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd8:	f107 0314 	add.w	r3, r7, #20
 8000fdc:	4619      	mov	r1, r3
 8000fde:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fe2:	f004 fe19 	bl	8005c18 <HAL_GPIO_Init>

  // Remove PA1, PA4 from analog mode since PA4 might be needed
  /*Configure GPIO pins : PA1 PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
 8000fe6:	f649 0302 	movw	r3, #38914	@ 0x9802
 8000fea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fec:	2303      	movs	r3, #3
 8000fee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ff4:	f107 0314 	add.w	r3, r7, #20
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ffe:	f004 fe0b 	bl	8005c18 <HAL_GPIO_Init>

  //End

}
 8001002:	bf00      	nop
 8001004:	3728      	adds	r7, #40	@ 0x28
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	40021000 	.word	0x40021000
 8001010:	48000800 	.word	0x48000800
 8001014:	48000400 	.word	0x48000400
 8001018:	48000c00 	.word	0x48000c00

0800101c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001020:	4b1b      	ldr	r3, [pc, #108]	@ (8001090 <MX_I2C1_Init+0x74>)
 8001022:	4a1c      	ldr	r2, [pc, #112]	@ (8001094 <MX_I2C1_Init+0x78>)
 8001024:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00702991;
 8001026:	4b1a      	ldr	r3, [pc, #104]	@ (8001090 <MX_I2C1_Init+0x74>)
 8001028:	4a1b      	ldr	r2, [pc, #108]	@ (8001098 <MX_I2C1_Init+0x7c>)
 800102a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800102c:	4b18      	ldr	r3, [pc, #96]	@ (8001090 <MX_I2C1_Init+0x74>)
 800102e:	2200      	movs	r2, #0
 8001030:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001032:	4b17      	ldr	r3, [pc, #92]	@ (8001090 <MX_I2C1_Init+0x74>)
 8001034:	2201      	movs	r2, #1
 8001036:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001038:	4b15      	ldr	r3, [pc, #84]	@ (8001090 <MX_I2C1_Init+0x74>)
 800103a:	2200      	movs	r2, #0
 800103c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800103e:	4b14      	ldr	r3, [pc, #80]	@ (8001090 <MX_I2C1_Init+0x74>)
 8001040:	2200      	movs	r2, #0
 8001042:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001044:	4b12      	ldr	r3, [pc, #72]	@ (8001090 <MX_I2C1_Init+0x74>)
 8001046:	2200      	movs	r2, #0
 8001048:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800104a:	4b11      	ldr	r3, [pc, #68]	@ (8001090 <MX_I2C1_Init+0x74>)
 800104c:	2200      	movs	r2, #0
 800104e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001050:	4b0f      	ldr	r3, [pc, #60]	@ (8001090 <MX_I2C1_Init+0x74>)
 8001052:	2200      	movs	r2, #0
 8001054:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001056:	480e      	ldr	r0, [pc, #56]	@ (8001090 <MX_I2C1_Init+0x74>)
 8001058:	f004 ffd0 	bl	8005ffc <HAL_I2C_Init>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001062:	f000 f944 	bl	80012ee <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001066:	2100      	movs	r1, #0
 8001068:	4809      	ldr	r0, [pc, #36]	@ (8001090 <MX_I2C1_Init+0x74>)
 800106a:	f005 fd53 	bl	8006b14 <HAL_I2CEx_ConfigAnalogFilter>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001074:	f000 f93b 	bl	80012ee <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001078:	2100      	movs	r1, #0
 800107a:	4805      	ldr	r0, [pc, #20]	@ (8001090 <MX_I2C1_Init+0x74>)
 800107c:	f005 fd95 	bl	8006baa <HAL_I2CEx_ConfigDigitalFilter>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001086:	f000 f932 	bl	80012ee <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800108a:	bf00      	nop
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	200000fc 	.word	0x200000fc
 8001094:	40005400 	.word	0x40005400
 8001098:	00702991 	.word	0x00702991

0800109c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b0ac      	sub	sp, #176	@ 0xb0
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80010a8:	2200      	movs	r2, #0
 80010aa:	601a      	str	r2, [r3, #0]
 80010ac:	605a      	str	r2, [r3, #4]
 80010ae:	609a      	str	r2, [r3, #8]
 80010b0:	60da      	str	r2, [r3, #12]
 80010b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010b4:	f107 0314 	add.w	r3, r7, #20
 80010b8:	2288      	movs	r2, #136	@ 0x88
 80010ba:	2100      	movs	r1, #0
 80010bc:	4618      	mov	r0, r3
 80010be:	f00a f80d 	bl	800b0dc <memset>
  if(i2cHandle->Instance==I2C1)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4a21      	ldr	r2, [pc, #132]	@ (800114c <HAL_I2C_MspInit+0xb0>)
 80010c8:	4293      	cmp	r3, r2
 80010ca:	d13b      	bne.n	8001144 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80010cc:	2340      	movs	r3, #64	@ 0x40
 80010ce:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80010d0:	2300      	movs	r3, #0
 80010d2:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010d4:	f107 0314 	add.w	r3, r7, #20
 80010d8:	4618      	mov	r0, r3
 80010da:	f006 ff4d 	bl	8007f78 <HAL_RCCEx_PeriphCLKConfig>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d001      	beq.n	80010e8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80010e4:	f000 f903 	bl	80012ee <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010e8:	4b19      	ldr	r3, [pc, #100]	@ (8001150 <HAL_I2C_MspInit+0xb4>)
 80010ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ec:	4a18      	ldr	r2, [pc, #96]	@ (8001150 <HAL_I2C_MspInit+0xb4>)
 80010ee:	f043 0302 	orr.w	r3, r3, #2
 80010f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010f4:	4b16      	ldr	r3, [pc, #88]	@ (8001150 <HAL_I2C_MspInit+0xb4>)
 80010f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010f8:	f003 0302 	and.w	r3, r3, #2
 80010fc:	613b      	str	r3, [r7, #16]
 80010fe:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001100:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001104:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001108:	2312      	movs	r3, #18
 800110a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800110e:	2301      	movs	r3, #1
 8001110:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001114:	2303      	movs	r3, #3
 8001116:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800111a:	2304      	movs	r3, #4
 800111c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001120:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001124:	4619      	mov	r1, r3
 8001126:	480b      	ldr	r0, [pc, #44]	@ (8001154 <HAL_I2C_MspInit+0xb8>)
 8001128:	f004 fd76 	bl	8005c18 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800112c:	4b08      	ldr	r3, [pc, #32]	@ (8001150 <HAL_I2C_MspInit+0xb4>)
 800112e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001130:	4a07      	ldr	r2, [pc, #28]	@ (8001150 <HAL_I2C_MspInit+0xb4>)
 8001132:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001136:	6593      	str	r3, [r2, #88]	@ 0x58
 8001138:	4b05      	ldr	r3, [pc, #20]	@ (8001150 <HAL_I2C_MspInit+0xb4>)
 800113a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800113c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001140:	60fb      	str	r3, [r7, #12]
 8001142:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001144:	bf00      	nop
 8001146:	37b0      	adds	r7, #176	@ 0xb0
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	40005400 	.word	0x40005400
 8001150:	40021000 	.word	0x40021000
 8001154:	48000400 	.word	0x48000400

08001158 <MX_LPTIM1_Init>:

LPTIM_HandleTypeDef hlptim1;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 800115c:	4b12      	ldr	r3, [pc, #72]	@ (80011a8 <MX_LPTIM1_Init+0x50>)
 800115e:	4a13      	ldr	r2, [pc, #76]	@ (80011ac <MX_LPTIM1_Init+0x54>)
 8001160:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8001162:	4b11      	ldr	r3, [pc, #68]	@ (80011a8 <MX_LPTIM1_Init+0x50>)
 8001164:	2200      	movs	r2, #0
 8001166:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8001168:	4b0f      	ldr	r3, [pc, #60]	@ (80011a8 <MX_LPTIM1_Init+0x50>)
 800116a:	2200      	movs	r2, #0
 800116c:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800116e:	4b0e      	ldr	r3, [pc, #56]	@ (80011a8 <MX_LPTIM1_Init+0x50>)
 8001170:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001174:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8001176:	4b0c      	ldr	r3, [pc, #48]	@ (80011a8 <MX_LPTIM1_Init+0x50>)
 8001178:	2200      	movs	r2, #0
 800117a:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 800117c:	4b0a      	ldr	r3, [pc, #40]	@ (80011a8 <MX_LPTIM1_Init+0x50>)
 800117e:	2200      	movs	r2, #0
 8001180:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 8001182:	4b09      	ldr	r3, [pc, #36]	@ (80011a8 <MX_LPTIM1_Init+0x50>)
 8001184:	2200      	movs	r2, #0
 8001186:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8001188:	4b07      	ldr	r3, [pc, #28]	@ (80011a8 <MX_LPTIM1_Init+0x50>)
 800118a:	2200      	movs	r2, #0
 800118c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 800118e:	4b06      	ldr	r3, [pc, #24]	@ (80011a8 <MX_LPTIM1_Init+0x50>)
 8001190:	2200      	movs	r2, #0
 8001192:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8001194:	4804      	ldr	r0, [pc, #16]	@ (80011a8 <MX_LPTIM1_Init+0x50>)
 8001196:	f005 fd55 	bl	8006c44 <HAL_LPTIM_Init>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d001      	beq.n	80011a4 <MX_LPTIM1_Init+0x4c>
  {
    Error_Handler();
 80011a0:	f000 f8a5 	bl	80012ee <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 80011a4:	bf00      	nop
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	20000150 	.word	0x20000150
 80011ac:	40007c00 	.word	0x40007c00

080011b0 <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b0a6      	sub	sp, #152	@ 0x98
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011b8:	f107 0310 	add.w	r3, r7, #16
 80011bc:	2288      	movs	r2, #136	@ 0x88
 80011be:	2100      	movs	r1, #0
 80011c0:	4618      	mov	r0, r3
 80011c2:	f009 ff8b 	bl	800b0dc <memset>
  if(lptimHandle->Instance==LPTIM1)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	4a11      	ldr	r2, [pc, #68]	@ (8001210 <HAL_LPTIM_MspInit+0x60>)
 80011cc:	4293      	cmp	r3, r2
 80011ce:	d11a      	bne.n	8001206 <HAL_LPTIM_MspInit+0x56>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 80011d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80011d4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
 80011d6:	2300      	movs	r3, #0
 80011d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011da:	f107 0310 	add.w	r3, r7, #16
 80011de:	4618      	mov	r0, r3
 80011e0:	f006 feca 	bl	8007f78 <HAL_RCCEx_PeriphCLKConfig>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <HAL_LPTIM_MspInit+0x3e>
    {
      Error_Handler();
 80011ea:	f000 f880 	bl	80012ee <Error_Handler>
    }

    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 80011ee:	4b09      	ldr	r3, [pc, #36]	@ (8001214 <HAL_LPTIM_MspInit+0x64>)
 80011f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011f2:	4a08      	ldr	r2, [pc, #32]	@ (8001214 <HAL_LPTIM_MspInit+0x64>)
 80011f4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80011f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80011fa:	4b06      	ldr	r3, [pc, #24]	@ (8001214 <HAL_LPTIM_MspInit+0x64>)
 80011fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011fe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001202:	60fb      	str	r3, [r7, #12]
 8001204:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }
}
 8001206:	bf00      	nop
 8001208:	3798      	adds	r7, #152	@ 0x98
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	40007c00 	.word	0x40007c00
 8001214:	40021000 	.word	0x40021000

08001218 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800121c:	f004 faf0 	bl	8005800 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001220:	f000 f812 	bl	8001248 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001224:	f7ff fdd0 	bl	8000dc8 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001228:	f000 f994 	bl	8001554 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 800122c:	f000 fb3e 	bl	80018ac <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8001230:	f000 fb0c 	bl	800184c <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8001234:	f7ff fef2 	bl	800101c <MX_I2C1_Init>
  MX_LPTIM1_Init();
 8001238:	f7ff ff8e 	bl	8001158 <MX_LPTIM1_Init>
  MX_RTC_Init();
 800123c:	f000 f8fc 	bl	8001438 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
    main_ranging();  // This will run the ranging demo
 8001240:	f000 f85c 	bl	80012fc <main_ranging>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001244:	bf00      	nop
 8001246:	e7fd      	b.n	8001244 <main+0x2c>

08001248 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b096      	sub	sp, #88	@ 0x58
 800124c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800124e:	f107 0314 	add.w	r3, r7, #20
 8001252:	2244      	movs	r2, #68	@ 0x44
 8001254:	2100      	movs	r1, #0
 8001256:	4618      	mov	r0, r3
 8001258:	f009 ff40 	bl	800b0dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800125c:	463b      	mov	r3, r7
 800125e:	2200      	movs	r2, #0
 8001260:	601a      	str	r2, [r3, #0]
 8001262:	605a      	str	r2, [r3, #4]
 8001264:	609a      	str	r2, [r3, #8]
 8001266:	60da      	str	r2, [r3, #12]
 8001268:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800126a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800126e:	f006 f82d 	bl	80072cc <HAL_PWREx_ControlVoltageScaling>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d001      	beq.n	800127c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001278:	f000 f839 	bl	80012ee <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800127c:	230a      	movs	r3, #10
 800127e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001280:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001284:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001286:	2310      	movs	r3, #16
 8001288:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800128a:	2301      	movs	r3, #1
 800128c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800128e:	2302      	movs	r3, #2
 8001290:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001292:	2302      	movs	r3, #2
 8001294:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001296:	2301      	movs	r3, #1
 8001298:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800129a:	230a      	movs	r3, #10
 800129c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800129e:	2307      	movs	r3, #7
 80012a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80012a2:	2302      	movs	r3, #2
 80012a4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80012a6:	2302      	movs	r3, #2
 80012a8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012aa:	f107 0314 	add.w	r3, r7, #20
 80012ae:	4618      	mov	r0, r3
 80012b0:	f006 f862 	bl	8007378 <HAL_RCC_OscConfig>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <SystemClock_Config+0x76>
  {
    Error_Handler();
 80012ba:	f000 f818 	bl	80012ee <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012be:	230f      	movs	r3, #15
 80012c0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012c2:	2303      	movs	r3, #3
 80012c4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012c6:	2300      	movs	r3, #0
 80012c8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012ca:	2300      	movs	r3, #0
 80012cc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012ce:	2300      	movs	r3, #0
 80012d0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80012d2:	463b      	mov	r3, r7
 80012d4:	2104      	movs	r1, #4
 80012d6:	4618      	mov	r0, r3
 80012d8:	f006 fc2a 	bl	8007b30 <HAL_RCC_ClockConfig>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80012e2:	f000 f804 	bl	80012ee <Error_Handler>
  }
}
 80012e6:	bf00      	nop
 80012e8:	3758      	adds	r7, #88	@ 0x58
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}

080012ee <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012ee:	b480      	push	{r7}
 80012f0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012f2:	b672      	cpsid	i
}
 80012f4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012f6:	bf00      	nop
 80012f8:	e7fd      	b.n	80012f6 <Error_Handler+0x8>
	...

080012fc <main_ranging>:
/***************************************************************************\
 * Ranging Demo Main function
\***************************************************************************/

void main_ranging(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af02      	add	r7, sp, #8
	uint16_t FwVersion=0;
 8001302:	2300      	movs	r3, #0
 8001304:	80fb      	strh	r3, [r7, #6]
	printf("Initializing hardware...\n\r");
 8001306:	483c      	ldr	r0, [pc, #240]	@ (80013f8 <main_ranging+0xfc>)
 8001308:	f009 fdfe 	bl	800af08 <iprintf>
    HwInit( );
 800130c:	f002 f816 	bl	800333c <HwInit>
    printf("Hardware initialized\n\r");
 8001310:	483a      	ldr	r0, [pc, #232]	@ (80013fc <main_ranging+0x100>)
 8001312:	f009 fdf9 	bl	800af08 <iprintf>


	
	GpioWrite(LED_TX_PORT, LED_TX_PIN, 1);
 8001316:	2201      	movs	r2, #1
 8001318:	2102      	movs	r1, #2
 800131a:	4839      	ldr	r0, [pc, #228]	@ (8001400 <main_ranging+0x104>)
 800131c:	f001 fc5b 	bl	8002bd6 <GpioWrite>
    GpioWrite(LED_RX_PORT, LED_RX_PIN, 1);
 8001320:	2201      	movs	r2, #1
 8001322:	2101      	movs	r1, #1
 8001324:	4836      	ldr	r0, [pc, #216]	@ (8001400 <main_ranging+0x104>)
 8001326:	f001 fc56 	bl	8002bd6 <GpioWrite>

    printf("Configuring ranging parameters...\n\r");
 800132a:	4836      	ldr	r0, [pc, #216]	@ (8001404 <main_ranging+0x108>)
 800132c:	f009 fdec 	bl	800af08 <iprintf>
    /* 1- Initialize the Ranging Application */
    RangingDemoInitApplication( DEMO_SETTING_ENTITY );
 8001330:	2001      	movs	r0, #1
 8001332:	f000 fbc7 	bl	8001ac4 <RangingDemoInitApplication>
    printf("Ranging configured\n\r");
 8001336:	4834      	ldr	r0, [pc, #208]	@ (8001408 <main_ranging+0x10c>)
 8001338:	f009 fde6 	bl	800af08 <iprintf>

    RangingDemoSetRangingParameters( 40u, DEMO_RNG_ADDR_1, DEMO_RNG_ANT_1, DEMO_RNG_UNIT_SEL_M );
 800133c:	2300      	movs	r3, #0
 800133e:	2201      	movs	r2, #1
 8001340:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
 8001344:	2028      	movs	r0, #40	@ 0x28
 8001346:	f000 fc35 	bl	8001bb4 <RangingDemoSetRangingParameters>
    RangingDemoSetRadioParameters( LORA_SF6, LORA_BW_1600, LORA_CR_4_5, DEMO_CENTRAL_FREQ_PRESET2, DEMO_POWER_TX_MAX );
 800134a:	230d      	movs	r3, #13
 800134c:	9300      	str	r3, [sp, #0]
 800134e:	4b2f      	ldr	r3, [pc, #188]	@ (800140c <main_ranging+0x110>)
 8001350:	2201      	movs	r2, #1
 8001352:	210a      	movs	r1, #10
 8001354:	2060      	movs	r0, #96	@ 0x60
 8001356:	f000 fc4f 	bl	8001bf8 <RangingDemoSetRadioParameters>
	
	Radio.Reset();
 800135a:	4b2d      	ldr	r3, [pc, #180]	@ (8001410 <main_ranging+0x114>)
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	4798      	blx	r3
	FwVersion = Radio.GetFirmwareVersion();
 8001360:	4b2b      	ldr	r3, [pc, #172]	@ (8001410 <main_ranging+0x114>)
 8001362:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001364:	4798      	blx	r3
 8001366:	4603      	mov	r3, r0
 8001368:	80fb      	strh	r3, [r7, #6]

	//start
	if(FwVersion == 0) {
 800136a:	88fb      	ldrh	r3, [r7, #6]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d104      	bne.n	800137a <main_ranging+0x7e>
	    printf("ERROR: Radio not responding! Check connections.\n\r");
 8001370:	4828      	ldr	r0, [pc, #160]	@ (8001414 <main_ranging+0x118>)
 8001372:	f009 fdc9 	bl	800af08 <iprintf>
	    // Don't proceed with ranging if radio isn't working
	    while(1); // Stop here for debugging
 8001376:	bf00      	nop
 8001378:	e7fd      	b.n	8001376 <main_ranging+0x7a>
	}

	//end
		
	printf("DEMO_SETTING_ENTITY = %d\n\r", DEMO_SETTING_ENTITY);
 800137a:	2101      	movs	r1, #1
 800137c:	4826      	ldr	r0, [pc, #152]	@ (8001418 <main_ranging+0x11c>)
 800137e:	f009 fdc3 	bl	800af08 <iprintf>
	{
		printf("Ranging Demo as Master , firmware %d \n\r",FwVersion);
	}
	else
	{
		printf("Ranging Demo as Slave , firmware %d  \n\r",FwVersion);
 8001382:	88fb      	ldrh	r3, [r7, #6]
 8001384:	4619      	mov	r1, r3
 8001386:	4825      	ldr	r0, [pc, #148]	@ (800141c <main_ranging+0x120>)
 8001388:	f009 fdbe 	bl	800af08 <iprintf>
	}
	
	GpioWrite(LED_TX_PORT, LED_TX_PIN, 0);
 800138c:	2200      	movs	r2, #0
 800138e:	2102      	movs	r1, #2
 8001390:	481b      	ldr	r0, [pc, #108]	@ (8001400 <main_ranging+0x104>)
 8001392:	f001 fc20 	bl	8002bd6 <GpioWrite>
    GpioWrite(LED_RX_PORT, LED_RX_PIN, 0);
 8001396:	2200      	movs	r2, #0
 8001398:	2101      	movs	r1, #1
 800139a:	4819      	ldr	r0, [pc, #100]	@ (8001400 <main_ranging+0x104>)
 800139c:	f001 fc1b 	bl	8002bd6 <GpioWrite>

    /* Infinite loop */
    while(1){
    	//start
    	printf("While loop...\n\r");  // ADD THIS LINE
 80013a0:	481f      	ldr	r0, [pc, #124]	@ (8001420 <main_ranging+0x124>)
 80013a2:	f009 fdb1 	bl	800af08 <iprintf>

    	RangingDemoStatus_t demoStatus;
		GpioWrite(LED_TX_PORT, LED_TX_PIN, 1);
 80013a6:	2201      	movs	r2, #1
 80013a8:	2102      	movs	r1, #2
 80013aa:	4815      	ldr	r0, [pc, #84]	@ (8001400 <main_ranging+0x104>)
 80013ac:	f001 fc13 	bl	8002bd6 <GpioWrite>
        // Run the ranging demo.
        do{
        	//start
        	printf("Ranging demo starts...\n\r");  // ADD THIS LINE
 80013b0:	481c      	ldr	r0, [pc, #112]	@ (8001424 <main_ranging+0x128>)
 80013b2:	f009 fda9 	bl	800af08 <iprintf>
            //end
            demoStatus = RangingDemoRun( );
 80013b6:	f000 fc49 	bl	8001c4c <RangingDemoRun>
 80013ba:	4603      	mov	r3, r0
 80013bc:	717b      	strb	r3, [r7, #5]
            printf("demoStatus = %d\n\r", demoStatus); // Print actual status value
 80013be:	797b      	ldrb	r3, [r7, #5]
 80013c0:	4619      	mov	r1, r3
 80013c2:	4819      	ldr	r0, [pc, #100]	@ (8001428 <main_ranging+0x12c>)
 80013c4:	f009 fda0 	bl	800af08 <iprintf>
            printf("DEMO_RANGING_RUNNING value = %d\n\r", DEMO_RANGING_RUNNING); // Print actual status value
 80013c8:	2102      	movs	r1, #2
 80013ca:	4818      	ldr	r0, [pc, #96]	@ (800142c <main_ranging+0x130>)
 80013cc:	f009 fd9c 	bl	800af08 <iprintf>

        }while( demoStatus == DEMO_RANGING_RUNNING );
 80013d0:	797b      	ldrb	r3, [r7, #5]
 80013d2:	2b02      	cmp	r3, #2
 80013d4:	d0ec      	beq.n	80013b0 <main_ranging+0xb4>

		GpioWrite(LED_TX_PORT, LED_TX_PIN, 0);
 80013d6:	2200      	movs	r2, #0
 80013d8:	2102      	movs	r1, #2
 80013da:	4809      	ldr	r0, [pc, #36]	@ (8001400 <main_ranging+0x104>)
 80013dc:	f001 fbfb 	bl	8002bd6 <GpioWrite>
    	//start
    	printf("turning OFF a transmit indicator LED...\n\r");  // ADD THIS LINE
 80013e0:	4813      	ldr	r0, [pc, #76]	@ (8001430 <main_ranging+0x134>)
 80013e2:	f009 fd91 	bl	800af08 <iprintf>
            RangingDisplayUartOutputData( );
            RangingDisplayUartOutputDistance( );
			HAL_Delay(1000);
        }

        if( demoStatus != DEMO_RANGING_TERMINATED ){
 80013e6:	797b      	ldrb	r3, [r7, #5]
 80013e8:	2b03      	cmp	r3, #3
 80013ea:	d0d9      	beq.n	80013a0 <main_ranging+0xa4>
        	printf("Resetting ranging demo...\n\r");
 80013ec:	4811      	ldr	r0, [pc, #68]	@ (8001434 <main_ranging+0x138>)
 80013ee:	f009 fd8b 	bl	800af08 <iprintf>
            RangingDemoReset( );
 80013f2:	f001 f9b9 	bl	8002768 <RangingDemoReset>
    while(1){
 80013f6:	e7d3      	b.n	80013a0 <main_ranging+0xa4>
 80013f8:	0800bc18 	.word	0x0800bc18
 80013fc:	0800bc34 	.word	0x0800bc34
 8001400:	48000800 	.word	0x48000800
 8001404:	0800bc4c 	.word	0x0800bc4c
 8001408:	0800bc70 	.word	0x0800bc70
 800140c:	92080880 	.word	0x92080880
 8001410:	0800c318 	.word	0x0800c318
 8001414:	0800bc88 	.word	0x0800bc88
 8001418:	0800bcbc 	.word	0x0800bcbc
 800141c:	0800bcd8 	.word	0x0800bcd8
 8001420:	0800bd00 	.word	0x0800bd00
 8001424:	0800bd10 	.word	0x0800bd10
 8001428:	0800bd2c 	.word	0x0800bd2c
 800142c:	0800bd40 	.word	0x0800bd40
 8001430:	0800bd64 	.word	0x0800bd64
 8001434:	0800bd90 	.word	0x0800bd90

08001438 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b086      	sub	sp, #24
 800143c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800143e:	1d3b      	adds	r3, r7, #4
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]
 8001444:	605a      	str	r2, [r3, #4]
 8001446:	609a      	str	r2, [r3, #8]
 8001448:	60da      	str	r2, [r3, #12]
 800144a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800144c:	2300      	movs	r3, #0
 800144e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001450:	4b25      	ldr	r3, [pc, #148]	@ (80014e8 <MX_RTC_Init+0xb0>)
 8001452:	4a26      	ldr	r2, [pc, #152]	@ (80014ec <MX_RTC_Init+0xb4>)
 8001454:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001456:	4b24      	ldr	r3, [pc, #144]	@ (80014e8 <MX_RTC_Init+0xb0>)
 8001458:	2200      	movs	r2, #0
 800145a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800145c:	4b22      	ldr	r3, [pc, #136]	@ (80014e8 <MX_RTC_Init+0xb0>)
 800145e:	227f      	movs	r2, #127	@ 0x7f
 8001460:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001462:	4b21      	ldr	r3, [pc, #132]	@ (80014e8 <MX_RTC_Init+0xb0>)
 8001464:	22ff      	movs	r2, #255	@ 0xff
 8001466:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001468:	4b1f      	ldr	r3, [pc, #124]	@ (80014e8 <MX_RTC_Init+0xb0>)
 800146a:	2200      	movs	r2, #0
 800146c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800146e:	4b1e      	ldr	r3, [pc, #120]	@ (80014e8 <MX_RTC_Init+0xb0>)
 8001470:	2200      	movs	r2, #0
 8001472:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001474:	4b1c      	ldr	r3, [pc, #112]	@ (80014e8 <MX_RTC_Init+0xb0>)
 8001476:	2200      	movs	r2, #0
 8001478:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800147a:	4b1b      	ldr	r3, [pc, #108]	@ (80014e8 <MX_RTC_Init+0xb0>)
 800147c:	2200      	movs	r2, #0
 800147e:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001480:	4819      	ldr	r0, [pc, #100]	@ (80014e8 <MX_RTC_Init+0xb0>)
 8001482:	f007 fa35 	bl	80088f0 <HAL_RTC_Init>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 800148c:	f7ff ff2f 	bl	80012ee <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001490:	2300      	movs	r3, #0
 8001492:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001494:	2300      	movs	r3, #0
 8001496:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001498:	2300      	movs	r3, #0
 800149a:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800149c:	2300      	movs	r3, #0
 800149e:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80014a0:	2300      	movs	r3, #0
 80014a2:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80014a4:	1d3b      	adds	r3, r7, #4
 80014a6:	2201      	movs	r2, #1
 80014a8:	4619      	mov	r1, r3
 80014aa:	480f      	ldr	r0, [pc, #60]	@ (80014e8 <MX_RTC_Init+0xb0>)
 80014ac:	f007 faa8 	bl	8008a00 <HAL_RTC_SetTime>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <MX_RTC_Init+0x82>
  {
    Error_Handler();
 80014b6:	f7ff ff1a 	bl	80012ee <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80014ba:	2301      	movs	r3, #1
 80014bc:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80014be:	2301      	movs	r3, #1
 80014c0:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 80014c2:	2301      	movs	r3, #1
 80014c4:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 80014c6:	2300      	movs	r3, #0
 80014c8:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80014ca:	463b      	mov	r3, r7
 80014cc:	2201      	movs	r2, #1
 80014ce:	4619      	mov	r1, r3
 80014d0:	4805      	ldr	r0, [pc, #20]	@ (80014e8 <MX_RTC_Init+0xb0>)
 80014d2:	f007 fb32 	bl	8008b3a <HAL_RTC_SetDate>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 80014dc:	f7ff ff07 	bl	80012ee <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80014e0:	bf00      	nop
 80014e2:	3718      	adds	r7, #24
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	20000188 	.word	0x20000188
 80014ec:	40002800 	.word	0x40002800

080014f0 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b0a4      	sub	sp, #144	@ 0x90
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014f8:	f107 0308 	add.w	r3, r7, #8
 80014fc:	2288      	movs	r2, #136	@ 0x88
 80014fe:	2100      	movs	r1, #0
 8001500:	4618      	mov	r0, r3
 8001502:	f009 fdeb 	bl	800b0dc <memset>
  if(rtcHandle->Instance==RTC)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4a10      	ldr	r2, [pc, #64]	@ (800154c <HAL_RTC_MspInit+0x5c>)
 800150c:	4293      	cmp	r3, r2
 800150e:	d118      	bne.n	8001542 <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001510:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001514:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001516:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800151a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800151e:	f107 0308 	add.w	r3, r7, #8
 8001522:	4618      	mov	r0, r3
 8001524:	f006 fd28 	bl	8007f78 <HAL_RCCEx_PeriphCLKConfig>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d001      	beq.n	8001532 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800152e:	f7ff fede 	bl	80012ee <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001532:	4b07      	ldr	r3, [pc, #28]	@ (8001550 <HAL_RTC_MspInit+0x60>)
 8001534:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001538:	4a05      	ldr	r2, [pc, #20]	@ (8001550 <HAL_RTC_MspInit+0x60>)
 800153a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800153e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001542:	bf00      	nop
 8001544:	3790      	adds	r7, #144	@ 0x90
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	40002800 	.word	0x40002800
 8001550:	40021000 	.word	0x40021000

08001554 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001558:	4b1b      	ldr	r3, [pc, #108]	@ (80015c8 <MX_SPI1_Init+0x74>)
 800155a:	4a1c      	ldr	r2, [pc, #112]	@ (80015cc <MX_SPI1_Init+0x78>)
 800155c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800155e:	4b1a      	ldr	r3, [pc, #104]	@ (80015c8 <MX_SPI1_Init+0x74>)
 8001560:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001564:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001566:	4b18      	ldr	r3, [pc, #96]	@ (80015c8 <MX_SPI1_Init+0x74>)
 8001568:	2200      	movs	r2, #0
 800156a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800156c:	4b16      	ldr	r3, [pc, #88]	@ (80015c8 <MX_SPI1_Init+0x74>)
 800156e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001572:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001574:	4b14      	ldr	r3, [pc, #80]	@ (80015c8 <MX_SPI1_Init+0x74>)
 8001576:	2200      	movs	r2, #0
 8001578:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800157a:	4b13      	ldr	r3, [pc, #76]	@ (80015c8 <MX_SPI1_Init+0x74>)
 800157c:	2200      	movs	r2, #0
 800157e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001580:	4b11      	ldr	r3, [pc, #68]	@ (80015c8 <MX_SPI1_Init+0x74>)
 8001582:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001586:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001588:	4b0f      	ldr	r3, [pc, #60]	@ (80015c8 <MX_SPI1_Init+0x74>)
 800158a:	2218      	movs	r2, #24
 800158c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800158e:	4b0e      	ldr	r3, [pc, #56]	@ (80015c8 <MX_SPI1_Init+0x74>)
 8001590:	2200      	movs	r2, #0
 8001592:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001594:	4b0c      	ldr	r3, [pc, #48]	@ (80015c8 <MX_SPI1_Init+0x74>)
 8001596:	2200      	movs	r2, #0
 8001598:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800159a:	4b0b      	ldr	r3, [pc, #44]	@ (80015c8 <MX_SPI1_Init+0x74>)
 800159c:	2200      	movs	r2, #0
 800159e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80015a0:	4b09      	ldr	r3, [pc, #36]	@ (80015c8 <MX_SPI1_Init+0x74>)
 80015a2:	2207      	movs	r2, #7
 80015a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80015a6:	4b08      	ldr	r3, [pc, #32]	@ (80015c8 <MX_SPI1_Init+0x74>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80015ac:	4b06      	ldr	r3, [pc, #24]	@ (80015c8 <MX_SPI1_Init+0x74>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80015b2:	4805      	ldr	r0, [pc, #20]	@ (80015c8 <MX_SPI1_Init+0x74>)
 80015b4:	f007 fbfe 	bl	8008db4 <HAL_SPI_Init>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80015be:	f7ff fe96 	bl	80012ee <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80015c2:	bf00      	nop
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	200001ac 	.word	0x200001ac
 80015cc:	40013000 	.word	0x40013000

080015d0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b08a      	sub	sp, #40	@ 0x28
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d8:	f107 0314 	add.w	r3, r7, #20
 80015dc:	2200      	movs	r2, #0
 80015de:	601a      	str	r2, [r3, #0]
 80015e0:	605a      	str	r2, [r3, #4]
 80015e2:	609a      	str	r2, [r3, #8]
 80015e4:	60da      	str	r2, [r3, #12]
 80015e6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a17      	ldr	r2, [pc, #92]	@ (800164c <HAL_SPI_MspInit+0x7c>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d128      	bne.n	8001644 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80015f2:	4b17      	ldr	r3, [pc, #92]	@ (8001650 <HAL_SPI_MspInit+0x80>)
 80015f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015f6:	4a16      	ldr	r2, [pc, #88]	@ (8001650 <HAL_SPI_MspInit+0x80>)
 80015f8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80015fc:	6613      	str	r3, [r2, #96]	@ 0x60
 80015fe:	4b14      	ldr	r3, [pc, #80]	@ (8001650 <HAL_SPI_MspInit+0x80>)
 8001600:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001602:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001606:	613b      	str	r3, [r7, #16]
 8001608:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800160a:	4b11      	ldr	r3, [pc, #68]	@ (8001650 <HAL_SPI_MspInit+0x80>)
 800160c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800160e:	4a10      	ldr	r2, [pc, #64]	@ (8001650 <HAL_SPI_MspInit+0x80>)
 8001610:	f043 0301 	orr.w	r3, r3, #1
 8001614:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001616:	4b0e      	ldr	r3, [pc, #56]	@ (8001650 <HAL_SPI_MspInit+0x80>)
 8001618:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800161a:	f003 0301 	and.w	r3, r3, #1
 800161e:	60fb      	str	r3, [r7, #12]
 8001620:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001622:	23e0      	movs	r3, #224	@ 0xe0
 8001624:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001626:	2302      	movs	r3, #2
 8001628:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162a:	2300      	movs	r3, #0
 800162c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800162e:	2303      	movs	r3, #3
 8001630:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001632:	2305      	movs	r3, #5
 8001634:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001636:	f107 0314 	add.w	r3, r7, #20
 800163a:	4619      	mov	r1, r3
 800163c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001640:	f004 faea 	bl	8005c18 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001644:	bf00      	nop
 8001646:	3728      	adds	r7, #40	@ 0x28
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	40013000 	.word	0x40013000
 8001650:	40021000 	.word	0x40021000

08001654 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001654:	b480      	push	{r7}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800165a:	4b0f      	ldr	r3, [pc, #60]	@ (8001698 <HAL_MspInit+0x44>)
 800165c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800165e:	4a0e      	ldr	r2, [pc, #56]	@ (8001698 <HAL_MspInit+0x44>)
 8001660:	f043 0301 	orr.w	r3, r3, #1
 8001664:	6613      	str	r3, [r2, #96]	@ 0x60
 8001666:	4b0c      	ldr	r3, [pc, #48]	@ (8001698 <HAL_MspInit+0x44>)
 8001668:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800166a:	f003 0301 	and.w	r3, r3, #1
 800166e:	607b      	str	r3, [r7, #4]
 8001670:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001672:	4b09      	ldr	r3, [pc, #36]	@ (8001698 <HAL_MspInit+0x44>)
 8001674:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001676:	4a08      	ldr	r2, [pc, #32]	@ (8001698 <HAL_MspInit+0x44>)
 8001678:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800167c:	6593      	str	r3, [r2, #88]	@ 0x58
 800167e:	4b06      	ldr	r3, [pc, #24]	@ (8001698 <HAL_MspInit+0x44>)
 8001680:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001682:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001686:	603b      	str	r3, [r7, #0]
 8001688:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800168a:	bf00      	nop
 800168c:	370c      	adds	r7, #12
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	40021000 	.word	0x40021000

0800169c <SysTick_Handler>:
/******************************************************************************/
/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016a0:	f004 f90a 	bl	80058b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016a4:	bf00      	nop
 80016a6:	bd80      	pop	{r7, pc}

080016a8 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80016ac:	2010      	movs	r0, #16
 80016ae:	f004 fc8d 	bl	8005fcc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80016b2:	bf00      	nop
 80016b4:	bd80      	pop	{r7, pc}
	...

080016b8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80016bc:	4802      	ldr	r0, [pc, #8]	@ (80016c8 <USART1_IRQHandler+0x10>)
 80016be:	f008 fa6d 	bl	8009b9c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80016c2:	bf00      	nop
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	20000214 	.word	0x20000214

080016cc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80016d0:	4802      	ldr	r0, [pc, #8]	@ (80016dc <USART2_IRQHandler+0x10>)
 80016d2:	f008 fa63 	bl	8009b9c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80016d6:	bf00      	nop
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	2000029c 	.word	0x2000029c

080016e0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b086      	sub	sp, #24
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	60f8      	str	r0, [r7, #12]
 80016e8:	60b9      	str	r1, [r7, #8]
 80016ea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016ec:	2300      	movs	r3, #0
 80016ee:	617b      	str	r3, [r7, #20]
 80016f0:	e00a      	b.n	8001708 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80016f2:	f3af 8000 	nop.w
 80016f6:	4601      	mov	r1, r0
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	1c5a      	adds	r2, r3, #1
 80016fc:	60ba      	str	r2, [r7, #8]
 80016fe:	b2ca      	uxtb	r2, r1
 8001700:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001702:	697b      	ldr	r3, [r7, #20]
 8001704:	3301      	adds	r3, #1
 8001706:	617b      	str	r3, [r7, #20]
 8001708:	697a      	ldr	r2, [r7, #20]
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	429a      	cmp	r2, r3
 800170e:	dbf0      	blt.n	80016f2 <_read+0x12>
  }

  return len;
 8001710:	687b      	ldr	r3, [r7, #4]
}
 8001712:	4618      	mov	r0, r3
 8001714:	3718      	adds	r7, #24
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}

0800171a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800171a:	b580      	push	{r7, lr}
 800171c:	b086      	sub	sp, #24
 800171e:	af00      	add	r7, sp, #0
 8001720:	60f8      	str	r0, [r7, #12]
 8001722:	60b9      	str	r1, [r7, #8]
 8001724:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001726:	2300      	movs	r3, #0
 8001728:	617b      	str	r3, [r7, #20]
 800172a:	e009      	b.n	8001740 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800172c:	68bb      	ldr	r3, [r7, #8]
 800172e:	1c5a      	adds	r2, r3, #1
 8001730:	60ba      	str	r2, [r7, #8]
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	4618      	mov	r0, r3
 8001736:	f001 fdbb 	bl	80032b0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	3301      	adds	r3, #1
 800173e:	617b      	str	r3, [r7, #20]
 8001740:	697a      	ldr	r2, [r7, #20]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	429a      	cmp	r2, r3
 8001746:	dbf1      	blt.n	800172c <_write+0x12>
  }
  return len;
 8001748:	687b      	ldr	r3, [r7, #4]
}
 800174a:	4618      	mov	r0, r3
 800174c:	3718      	adds	r7, #24
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}

08001752 <_close>:

int _close(int file)
{
 8001752:	b480      	push	{r7}
 8001754:	b083      	sub	sp, #12
 8001756:	af00      	add	r7, sp, #0
 8001758:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800175a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800175e:	4618      	mov	r0, r3
 8001760:	370c      	adds	r7, #12
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr

0800176a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800176a:	b480      	push	{r7}
 800176c:	b083      	sub	sp, #12
 800176e:	af00      	add	r7, sp, #0
 8001770:	6078      	str	r0, [r7, #4]
 8001772:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800177a:	605a      	str	r2, [r3, #4]
  return 0;
 800177c:	2300      	movs	r3, #0
}
 800177e:	4618      	mov	r0, r3
 8001780:	370c      	adds	r7, #12
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr

0800178a <_isatty>:

int _isatty(int file)
{
 800178a:	b480      	push	{r7}
 800178c:	b083      	sub	sp, #12
 800178e:	af00      	add	r7, sp, #0
 8001790:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001792:	2301      	movs	r3, #1
}
 8001794:	4618      	mov	r0, r3
 8001796:	370c      	adds	r7, #12
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr

080017a0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b085      	sub	sp, #20
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	60f8      	str	r0, [r7, #12]
 80017a8:	60b9      	str	r1, [r7, #8]
 80017aa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80017ac:	2300      	movs	r3, #0
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	3714      	adds	r7, #20
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr
	...

080017bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b086      	sub	sp, #24
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017c4:	4a14      	ldr	r2, [pc, #80]	@ (8001818 <_sbrk+0x5c>)
 80017c6:	4b15      	ldr	r3, [pc, #84]	@ (800181c <_sbrk+0x60>)
 80017c8:	1ad3      	subs	r3, r2, r3
 80017ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017d0:	4b13      	ldr	r3, [pc, #76]	@ (8001820 <_sbrk+0x64>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d102      	bne.n	80017de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017d8:	4b11      	ldr	r3, [pc, #68]	@ (8001820 <_sbrk+0x64>)
 80017da:	4a12      	ldr	r2, [pc, #72]	@ (8001824 <_sbrk+0x68>)
 80017dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017de:	4b10      	ldr	r3, [pc, #64]	@ (8001820 <_sbrk+0x64>)
 80017e0:	681a      	ldr	r2, [r3, #0]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	4413      	add	r3, r2
 80017e6:	693a      	ldr	r2, [r7, #16]
 80017e8:	429a      	cmp	r2, r3
 80017ea:	d207      	bcs.n	80017fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017ec:	f009 fcc4 	bl	800b178 <__errno>
 80017f0:	4603      	mov	r3, r0
 80017f2:	220c      	movs	r2, #12
 80017f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80017fa:	e009      	b.n	8001810 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017fc:	4b08      	ldr	r3, [pc, #32]	@ (8001820 <_sbrk+0x64>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001802:	4b07      	ldr	r3, [pc, #28]	@ (8001820 <_sbrk+0x64>)
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	4413      	add	r3, r2
 800180a:	4a05      	ldr	r2, [pc, #20]	@ (8001820 <_sbrk+0x64>)
 800180c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800180e:	68fb      	ldr	r3, [r7, #12]
}
 8001810:	4618      	mov	r0, r3
 8001812:	3718      	adds	r7, #24
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	20018000 	.word	0x20018000
 800181c:	00000400 	.word	0x00000400
 8001820:	20000210 	.word	0x20000210
 8001824:	200038d8 	.word	0x200038d8

08001828 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800182c:	4b06      	ldr	r3, [pc, #24]	@ (8001848 <SystemInit+0x20>)
 800182e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001832:	4a05      	ldr	r2, [pc, #20]	@ (8001848 <SystemInit+0x20>)
 8001834:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001838:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800183c:	bf00      	nop
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr
 8001846:	bf00      	nop
 8001848:	e000ed00 	.word	0xe000ed00

0800184c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001850:	4b14      	ldr	r3, [pc, #80]	@ (80018a4 <MX_USART1_UART_Init+0x58>)
 8001852:	4a15      	ldr	r2, [pc, #84]	@ (80018a8 <MX_USART1_UART_Init+0x5c>)
 8001854:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001856:	4b13      	ldr	r3, [pc, #76]	@ (80018a4 <MX_USART1_UART_Init+0x58>)
 8001858:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800185c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800185e:	4b11      	ldr	r3, [pc, #68]	@ (80018a4 <MX_USART1_UART_Init+0x58>)
 8001860:	2200      	movs	r2, #0
 8001862:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001864:	4b0f      	ldr	r3, [pc, #60]	@ (80018a4 <MX_USART1_UART_Init+0x58>)
 8001866:	2200      	movs	r2, #0
 8001868:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800186a:	4b0e      	ldr	r3, [pc, #56]	@ (80018a4 <MX_USART1_UART_Init+0x58>)
 800186c:	2200      	movs	r2, #0
 800186e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001870:	4b0c      	ldr	r3, [pc, #48]	@ (80018a4 <MX_USART1_UART_Init+0x58>)
 8001872:	220c      	movs	r2, #12
 8001874:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001876:	4b0b      	ldr	r3, [pc, #44]	@ (80018a4 <MX_USART1_UART_Init+0x58>)
 8001878:	2200      	movs	r2, #0
 800187a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800187c:	4b09      	ldr	r3, [pc, #36]	@ (80018a4 <MX_USART1_UART_Init+0x58>)
 800187e:	2200      	movs	r2, #0
 8001880:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001882:	4b08      	ldr	r3, [pc, #32]	@ (80018a4 <MX_USART1_UART_Init+0x58>)
 8001884:	2200      	movs	r2, #0
 8001886:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001888:	4b06      	ldr	r3, [pc, #24]	@ (80018a4 <MX_USART1_UART_Init+0x58>)
 800188a:	2200      	movs	r2, #0
 800188c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800188e:	4805      	ldr	r0, [pc, #20]	@ (80018a4 <MX_USART1_UART_Init+0x58>)
 8001890:	f008 f84e 	bl	8009930 <HAL_UART_Init>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800189a:	f7ff fd28 	bl	80012ee <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800189e:	bf00      	nop
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	20000214 	.word	0x20000214
 80018a8:	40013800 	.word	0x40013800

080018ac <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80018b0:	4b14      	ldr	r3, [pc, #80]	@ (8001904 <MX_USART2_UART_Init+0x58>)
 80018b2:	4a15      	ldr	r2, [pc, #84]	@ (8001908 <MX_USART2_UART_Init+0x5c>)
 80018b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80018b6:	4b13      	ldr	r3, [pc, #76]	@ (8001904 <MX_USART2_UART_Init+0x58>)
 80018b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80018bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80018be:	4b11      	ldr	r3, [pc, #68]	@ (8001904 <MX_USART2_UART_Init+0x58>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80018c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001904 <MX_USART2_UART_Init+0x58>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80018ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001904 <MX_USART2_UART_Init+0x58>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80018d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001904 <MX_USART2_UART_Init+0x58>)
 80018d2:	220c      	movs	r2, #12
 80018d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018d6:	4b0b      	ldr	r3, [pc, #44]	@ (8001904 <MX_USART2_UART_Init+0x58>)
 80018d8:	2200      	movs	r2, #0
 80018da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80018dc:	4b09      	ldr	r3, [pc, #36]	@ (8001904 <MX_USART2_UART_Init+0x58>)
 80018de:	2200      	movs	r2, #0
 80018e0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80018e2:	4b08      	ldr	r3, [pc, #32]	@ (8001904 <MX_USART2_UART_Init+0x58>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018e8:	4b06      	ldr	r3, [pc, #24]	@ (8001904 <MX_USART2_UART_Init+0x58>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80018ee:	4805      	ldr	r0, [pc, #20]	@ (8001904 <MX_USART2_UART_Init+0x58>)
 80018f0:	f008 f81e 	bl	8009930 <HAL_UART_Init>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d001      	beq.n	80018fe <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80018fa:	f7ff fcf8 	bl	80012ee <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018fe:	bf00      	nop
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	2000029c 	.word	0x2000029c
 8001908:	40004400 	.word	0x40004400

0800190c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b0ae      	sub	sp, #184	@ 0xb8
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001914:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001918:	2200      	movs	r2, #0
 800191a:	601a      	str	r2, [r3, #0]
 800191c:	605a      	str	r2, [r3, #4]
 800191e:	609a      	str	r2, [r3, #8]
 8001920:	60da      	str	r2, [r3, #12]
 8001922:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001924:	f107 031c 	add.w	r3, r7, #28
 8001928:	2288      	movs	r2, #136	@ 0x88
 800192a:	2100      	movs	r1, #0
 800192c:	4618      	mov	r0, r3
 800192e:	f009 fbd5 	bl	800b0dc <memset>
  if(uartHandle->Instance==USART1)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a4b      	ldr	r2, [pc, #300]	@ (8001a64 <HAL_UART_MspInit+0x158>)
 8001938:	4293      	cmp	r3, r2
 800193a:	d145      	bne.n	80019c8 <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800193c:	2301      	movs	r3, #1
 800193e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001940:	2300      	movs	r3, #0
 8001942:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001944:	f107 031c 	add.w	r3, r7, #28
 8001948:	4618      	mov	r0, r3
 800194a:	f006 fb15 	bl	8007f78 <HAL_RCCEx_PeriphCLKConfig>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d001      	beq.n	8001958 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001954:	f7ff fccb 	bl	80012ee <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001958:	4b43      	ldr	r3, [pc, #268]	@ (8001a68 <HAL_UART_MspInit+0x15c>)
 800195a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800195c:	4a42      	ldr	r2, [pc, #264]	@ (8001a68 <HAL_UART_MspInit+0x15c>)
 800195e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001962:	6613      	str	r3, [r2, #96]	@ 0x60
 8001964:	4b40      	ldr	r3, [pc, #256]	@ (8001a68 <HAL_UART_MspInit+0x15c>)
 8001966:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001968:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800196c:	61bb      	str	r3, [r7, #24]
 800196e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001970:	4b3d      	ldr	r3, [pc, #244]	@ (8001a68 <HAL_UART_MspInit+0x15c>)
 8001972:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001974:	4a3c      	ldr	r2, [pc, #240]	@ (8001a68 <HAL_UART_MspInit+0x15c>)
 8001976:	f043 0301 	orr.w	r3, r3, #1
 800197a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800197c:	4b3a      	ldr	r3, [pc, #232]	@ (8001a68 <HAL_UART_MspInit+0x15c>)
 800197e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001980:	f003 0301 	and.w	r3, r3, #1
 8001984:	617b      	str	r3, [r7, #20]
 8001986:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001988:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800198c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001990:	2302      	movs	r3, #2
 8001992:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001996:	2300      	movs	r3, #0
 8001998:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800199c:	2303      	movs	r3, #3
 800199e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80019a2:	2307      	movs	r3, #7
 80019a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80019ac:	4619      	mov	r1, r3
 80019ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019b2:	f004 f931 	bl	8005c18 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80019b6:	2200      	movs	r2, #0
 80019b8:	2100      	movs	r1, #0
 80019ba:	2025      	movs	r0, #37	@ 0x25
 80019bc:	f004 f877 	bl	8005aae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80019c0:	2025      	movs	r0, #37	@ 0x25
 80019c2:	f004 f890 	bl	8005ae6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80019c6:	e048      	b.n	8001a5a <HAL_UART_MspInit+0x14e>
  else if(uartHandle->Instance==USART2)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a27      	ldr	r2, [pc, #156]	@ (8001a6c <HAL_UART_MspInit+0x160>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d143      	bne.n	8001a5a <HAL_UART_MspInit+0x14e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80019d2:	2302      	movs	r3, #2
 80019d4:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80019d6:	2300      	movs	r3, #0
 80019d8:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019da:	f107 031c 	add.w	r3, r7, #28
 80019de:	4618      	mov	r0, r3
 80019e0:	f006 faca 	bl	8007f78 <HAL_RCCEx_PeriphCLKConfig>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <HAL_UART_MspInit+0xe2>
      Error_Handler();
 80019ea:	f7ff fc80 	bl	80012ee <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80019ee:	4b1e      	ldr	r3, [pc, #120]	@ (8001a68 <HAL_UART_MspInit+0x15c>)
 80019f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019f2:	4a1d      	ldr	r2, [pc, #116]	@ (8001a68 <HAL_UART_MspInit+0x15c>)
 80019f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80019fa:	4b1b      	ldr	r3, [pc, #108]	@ (8001a68 <HAL_UART_MspInit+0x15c>)
 80019fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a02:	613b      	str	r3, [r7, #16]
 8001a04:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a06:	4b18      	ldr	r3, [pc, #96]	@ (8001a68 <HAL_UART_MspInit+0x15c>)
 8001a08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a0a:	4a17      	ldr	r2, [pc, #92]	@ (8001a68 <HAL_UART_MspInit+0x15c>)
 8001a0c:	f043 0301 	orr.w	r3, r3, #1
 8001a10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a12:	4b15      	ldr	r3, [pc, #84]	@ (8001a68 <HAL_UART_MspInit+0x15c>)
 8001a14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a16:	f003 0301 	and.w	r3, r3, #1
 8001a1a:	60fb      	str	r3, [r7, #12]
 8001a1c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001a1e:	230c      	movs	r3, #12
 8001a20:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a24:	2302      	movs	r3, #2
 8001a26:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a30:	2303      	movs	r3, #3
 8001a32:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a36:	2307      	movs	r3, #7
 8001a38:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a3c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001a40:	4619      	mov	r1, r3
 8001a42:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a46:	f004 f8e7 	bl	8005c18 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	2100      	movs	r1, #0
 8001a4e:	2026      	movs	r0, #38	@ 0x26
 8001a50:	f004 f82d 	bl	8005aae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001a54:	2026      	movs	r0, #38	@ 0x26
 8001a56:	f004 f846 	bl	8005ae6 <HAL_NVIC_EnableIRQ>
}
 8001a5a:	bf00      	nop
 8001a5c:	37b8      	adds	r7, #184	@ 0xb8
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	40013800 	.word	0x40013800
 8001a68:	40021000 	.word	0x40021000
 8001a6c:	40004400 	.word	0x40004400

08001a70 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001a70:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001aa8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a74:	f7ff fed8 	bl	8001828 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a78:	480c      	ldr	r0, [pc, #48]	@ (8001aac <LoopForever+0x6>)
  ldr r1, =_edata
 8001a7a:	490d      	ldr	r1, [pc, #52]	@ (8001ab0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a7c:	4a0d      	ldr	r2, [pc, #52]	@ (8001ab4 <LoopForever+0xe>)
  movs r3, #0
 8001a7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a80:	e002      	b.n	8001a88 <LoopCopyDataInit>

08001a82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a86:	3304      	adds	r3, #4

08001a88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a8c:	d3f9      	bcc.n	8001a82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a8e:	4a0a      	ldr	r2, [pc, #40]	@ (8001ab8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a90:	4c0a      	ldr	r4, [pc, #40]	@ (8001abc <LoopForever+0x16>)
  movs r3, #0
 8001a92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a94:	e001      	b.n	8001a9a <LoopFillZerobss>

08001a96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a98:	3204      	adds	r2, #4

08001a9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a9c:	d3fb      	bcc.n	8001a96 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a9e:	f009 fb71 	bl	800b184 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001aa2:	f7ff fbb9 	bl	8001218 <main>

08001aa6 <LoopForever>:

LoopForever:
    b LoopForever
 8001aa6:	e7fe      	b.n	8001aa6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001aa8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001aac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ab0:	200000dc 	.word	0x200000dc
  ldr r2, =_sidata
 8001ab4:	08011e80 	.word	0x08011e80
  ldr r2, =_sbss
 8001ab8:	200000e0 	.word	0x200000e0
  ldr r4, =_ebss
 8001abc:	200038d4 	.word	0x200038d4

08001ac0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ac0:	e7fe      	b.n	8001ac0 <ADC1_2_IRQHandler>
	...

08001ac4 <RangingDemoInitApplication>:
 * \brief Initialize the ranging demo.
 *
 * \param [in] demoEntity    The demo entity (either MASTER or SLAVE)
 */
void RangingDemoInitApplication( uint8_t demoEntity )
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	4603      	mov	r3, r0
 8001acc:	71fb      	strb	r3, [r7, #7]

    // Initialize and select the radio.
    Radio.Init( &Callbacks );
 8001ace:	4b2e      	ldr	r3, [pc, #184]	@ (8001b88 <RangingDemoInitApplication+0xc4>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	482e      	ldr	r0, [pc, #184]	@ (8001b8c <RangingDemoInitApplication+0xc8>)
 8001ad4:	4798      	blx	r3

    // Set the settings to default values.
    DemoSettings.Entity         = demoEntity;
 8001ad6:	4a2e      	ldr	r2, [pc, #184]	@ (8001b90 <RangingDemoInitApplication+0xcc>)
 8001ad8:	79fb      	ldrb	r3, [r7, #7]
 8001ada:	7013      	strb	r3, [r2, #0]
    DemoSettings.RadioPowerMode = USE_DCDC;
 8001adc:	4b2c      	ldr	r3, [pc, #176]	@ (8001b90 <RangingDemoInitApplication+0xcc>)
 8001ade:	2201      	movs	r2, #1
 8001ae0:	72da      	strb	r2, [r3, #11]
    DemoSettings.Frequency      = DEMO_CENTRAL_FREQ_PRESET1;
 8001ae2:	4b2b      	ldr	r3, [pc, #172]	@ (8001b90 <RangingDemoInitApplication+0xcc>)
 8001ae4:	4a2b      	ldr	r2, [pc, #172]	@ (8001b94 <RangingDemoInitApplication+0xd0>)
 8001ae6:	605a      	str	r2, [r3, #4]
    DemoSettings.TxPower        = DEMO_POWER_TX_MAX;
 8001ae8:	4b29      	ldr	r3, [pc, #164]	@ (8001b90 <RangingDemoInitApplication+0xcc>)
 8001aea:	220d      	movs	r2, #13
 8001aec:	721a      	strb	r2, [r3, #8]

    DemoSettings.ModulationType = PACKET_TYPE_RANGING;
 8001aee:	4b28      	ldr	r3, [pc, #160]	@ (8001b90 <RangingDemoInitApplication+0xcc>)
 8001af0:	2202      	movs	r2, #2
 8001af2:	735a      	strb	r2, [r3, #13]
    modulationParams.PacketType = PACKET_TYPE_RANGING;
 8001af4:	4b28      	ldr	r3, [pc, #160]	@ (8001b98 <RangingDemoInitApplication+0xd4>)
 8001af6:	2202      	movs	r2, #2
 8001af8:	701a      	strb	r2, [r3, #0]
    packetParams.PacketType     = PACKET_TYPE_RANGING;
 8001afa:	4b28      	ldr	r3, [pc, #160]	@ (8001b9c <RangingDemoInitApplication+0xd8>)
 8001afc:	2202      	movs	r2, #2
 8001afe:	701a      	strb	r2, [r3, #0]

    packetParams.Params.LoRa.PreambleLength = 12u;
 8001b00:	4b26      	ldr	r3, [pc, #152]	@ (8001b9c <RangingDemoInitApplication+0xd8>)
 8001b02:	220c      	movs	r2, #12
 8001b04:	721a      	strb	r2, [r3, #8]
    packetParams.Params.LoRa.HeaderType     = LORA_PACKET_VARIABLE_LENGTH;
 8001b06:	4b25      	ldr	r3, [pc, #148]	@ (8001b9c <RangingDemoInitApplication+0xd8>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	725a      	strb	r2, [r3, #9]
    packetParams.Params.LoRa.CrcMode        = LORA_CRC_ON;
 8001b0c:	4b23      	ldr	r3, [pc, #140]	@ (8001b9c <RangingDemoInitApplication+0xd8>)
 8001b0e:	2220      	movs	r2, #32
 8001b10:	72da      	strb	r2, [r3, #11]
    packetParams.Params.LoRa.InvertIQ       = LORA_IQ_NORMAL;
 8001b12:	4b22      	ldr	r3, [pc, #136]	@ (8001b9c <RangingDemoInitApplication+0xd8>)
 8001b14:	2240      	movs	r2, #64	@ 0x40
 8001b16:	731a      	strb	r2, [r3, #12]

    modulationParams.Params.LoRa.SpreadingFactor = LORA_SF6;
 8001b18:	4b1f      	ldr	r3, [pc, #124]	@ (8001b98 <RangingDemoInitApplication+0xd4>)
 8001b1a:	2260      	movs	r2, #96	@ 0x60
 8001b1c:	711a      	strb	r2, [r3, #4]
    modulationParams.Params.LoRa.Bandwidth       = LORA_BW_1600;
 8001b1e:	4b1e      	ldr	r3, [pc, #120]	@ (8001b98 <RangingDemoInitApplication+0xd4>)
 8001b20:	220a      	movs	r2, #10
 8001b22:	715a      	strb	r2, [r3, #5]
    modulationParams.Params.LoRa.CodingRate      = LORA_CR_4_5;
 8001b24:	4b1c      	ldr	r3, [pc, #112]	@ (8001b98 <RangingDemoInitApplication+0xd4>)
 8001b26:	2201      	movs	r2, #1
 8001b28:	719a      	strb	r2, [r3, #6]

    DemoSettings.RngRequestCount = 60u;
 8001b2a:	4b19      	ldr	r3, [pc, #100]	@ (8001b90 <RangingDemoInitApplication+0xcc>)
 8001b2c:	223c      	movs	r2, #60	@ 0x3c
 8001b2e:	779a      	strb	r2, [r3, #30]
    DemoSettings.RngFullScale    = 30u;
 8001b30:	4b17      	ldr	r3, [pc, #92]	@ (8001b90 <RangingDemoInitApplication+0xcc>)
 8001b32:	221e      	movs	r2, #30
 8001b34:	839a      	strh	r2, [r3, #28]
    DemoSettings.RngAddress      = DEMO_RNG_ADDR_1;
 8001b36:	4b16      	ldr	r3, [pc, #88]	@ (8001b90 <RangingDemoInitApplication+0xcc>)
 8001b38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001b3c:	619a      	str	r2, [r3, #24]
    DemoSettings.RngAntenna      = DEMO_RNG_ANT_1;
 8001b3e:	4b14      	ldr	r3, [pc, #80]	@ (8001b90 <RangingDemoInitApplication+0xcc>)
 8001b40:	2201      	movs	r2, #1
 8001b42:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    DemoSettings.RngUnit         = DEMO_RNG_UNIT_SEL_M;
 8001b46:	4b12      	ldr	r3, [pc, #72]	@ (8001b90 <RangingDemoInitApplication+0xcc>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	77da      	strb	r2, [r3, #31]

    memset( &demoBuffer, 0x00u, demoBufferSize );
 8001b4c:	4b14      	ldr	r3, [pc, #80]	@ (8001ba0 <RangingDemoInitApplication+0xdc>)
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	461a      	mov	r2, r3
 8001b52:	2100      	movs	r1, #0
 8001b54:	4813      	ldr	r0, [pc, #76]	@ (8001ba4 <RangingDemoInitApplication+0xe0>)
 8001b56:	f009 fac1 	bl	800b0dc <memset>

    // Set the results to default values.
    DemoResults.CntPacketTx    = 0u;
 8001b5a:	4b13      	ldr	r3, [pc, #76]	@ (8001ba8 <RangingDemoInitApplication+0xe4>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	601a      	str	r2, [r3, #0]
    DemoResults.CntPacketRxOK  = 0u;
 8001b60:	4b11      	ldr	r3, [pc, #68]	@ (8001ba8 <RangingDemoInitApplication+0xe4>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	605a      	str	r2, [r3, #4]
    DemoResults.CntPacketRxKO  = 0u;
 8001b66:	4b10      	ldr	r3, [pc, #64]	@ (8001ba8 <RangingDemoInitApplication+0xe4>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	60da      	str	r2, [r3, #12]
    DemoResults.RxTimeOutCount = 0u;
 8001b6c:	4b0e      	ldr	r3, [pc, #56]	@ (8001ba8 <RangingDemoInitApplication+0xe4>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	829a      	strh	r2, [r3, #20]

    // Set the local demo status.
    demoReady                  = true;
 8001b72:	4b0e      	ldr	r3, [pc, #56]	@ (8001bac <RangingDemoInitApplication+0xe8>)
 8001b74:	2201      	movs	r2, #1
 8001b76:	701a      	strb	r2, [r3, #0]
    demoRunning                = false;
 8001b78:	4b0d      	ldr	r3, [pc, #52]	@ (8001bb0 <RangingDemoInitApplication+0xec>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	701a      	strb	r2, [r3, #0]

}
 8001b7e:	bf00      	nop
 8001b80:	3708      	adds	r7, #8
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	0800c318 	.word	0x0800c318
 8001b8c:	20000008 	.word	0x20000008
 8001b90:	20000328 	.word	0x20000328
 8001b94:	8f2b9c80 	.word	0x8f2b9c80
 8001b98:	20001474 	.word	0x20001474
 8001b9c:	20001484 	.word	0x20001484
 8001ba0:	20000004 	.word	0x20000004
 8001ba4:	200014a4 	.word	0x200014a4
 8001ba8:	20000350 	.word	0x20000350
 8001bac:	20001470 	.word	0x20001470
 8001bb0:	2000149c 	.word	0x2000149c

08001bb4 <RangingDemoSetRangingParameters>:
 * \param [in] address       The ranging Address
 * \param [in] antenna       The selected antenna
 * \param [in] unitSelect    The selected unit (m, yd or mi)
 */
void RangingDemoSetRangingParameters( uint8_t nbRequest, uint32_t address, uint8_t antenna, uint8_t unitSelect )
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6039      	str	r1, [r7, #0]
 8001bbc:	4611      	mov	r1, r2
 8001bbe:	461a      	mov	r2, r3
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	71fb      	strb	r3, [r7, #7]
 8001bc4:	460b      	mov	r3, r1
 8001bc6:	71bb      	strb	r3, [r7, #6]
 8001bc8:	4613      	mov	r3, r2
 8001bca:	717b      	strb	r3, [r7, #5]

    DemoSettings.RngRequestCount = nbRequest;
 8001bcc:	4a09      	ldr	r2, [pc, #36]	@ (8001bf4 <RangingDemoSetRangingParameters+0x40>)
 8001bce:	79fb      	ldrb	r3, [r7, #7]
 8001bd0:	7793      	strb	r3, [r2, #30]
    DemoSettings.RngAddress      = address;
 8001bd2:	4a08      	ldr	r2, [pc, #32]	@ (8001bf4 <RangingDemoSetRangingParameters+0x40>)
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	6193      	str	r3, [r2, #24]
    DemoSettings.RngAntenna      = antenna;
 8001bd8:	4a06      	ldr	r2, [pc, #24]	@ (8001bf4 <RangingDemoSetRangingParameters+0x40>)
 8001bda:	79bb      	ldrb	r3, [r7, #6]
 8001bdc:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
    DemoSettings.RngUnit         = unitSelect;
 8001be0:	4a04      	ldr	r2, [pc, #16]	@ (8001bf4 <RangingDemoSetRangingParameters+0x40>)
 8001be2:	797b      	ldrb	r3, [r7, #5]
 8001be4:	77d3      	strb	r3, [r2, #31]

}
 8001be6:	bf00      	nop
 8001be8:	370c      	adds	r7, #12
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr
 8001bf2:	bf00      	nop
 8001bf4:	20000328 	.word	0x20000328

08001bf8 <RangingDemoSetRadioParameters>:
 * \param [in] codingRate       The coding Rate value
 * \param [in] frequency        The frequency value
 * \param [in] txPower          The TX power value
 */
void RangingDemoSetRadioParameters( RadioLoRaSpreadingFactors_t spreadingFactor, RadioLoRaBandwidths_t bandwidth, RadioLoRaCodingRates_t codingRate, uint32_t frequency, int8_t txPower )
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b083      	sub	sp, #12
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	603b      	str	r3, [r7, #0]
 8001c00:	4603      	mov	r3, r0
 8001c02:	71fb      	strb	r3, [r7, #7]
 8001c04:	460b      	mov	r3, r1
 8001c06:	71bb      	strb	r3, [r7, #6]
 8001c08:	4613      	mov	r3, r2
 8001c0a:	717b      	strb	r3, [r7, #5]

    modulationParams.Params.LoRa.SpreadingFactor = spreadingFactor;
 8001c0c:	4a0d      	ldr	r2, [pc, #52]	@ (8001c44 <RangingDemoSetRadioParameters+0x4c>)
 8001c0e:	79fb      	ldrb	r3, [r7, #7]
 8001c10:	7113      	strb	r3, [r2, #4]
    modulationParams.Params.LoRa.Bandwidth       = bandwidth;
 8001c12:	4a0c      	ldr	r2, [pc, #48]	@ (8001c44 <RangingDemoSetRadioParameters+0x4c>)
 8001c14:	79bb      	ldrb	r3, [r7, #6]
 8001c16:	7153      	strb	r3, [r2, #5]
    modulationParams.Params.LoRa.CodingRate      = codingRate;
 8001c18:	4a0a      	ldr	r2, [pc, #40]	@ (8001c44 <RangingDemoSetRadioParameters+0x4c>)
 8001c1a:	797b      	ldrb	r3, [r7, #5]
 8001c1c:	7193      	strb	r3, [r2, #6]
	DemoSettings.SpreadingFactor                 = spreadingFactor;
 8001c1e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c48 <RangingDemoSetRadioParameters+0x50>)
 8001c20:	79fb      	ldrb	r3, [r7, #7]
 8001c22:	7253      	strb	r3, [r2, #9]
    DemoSettings.Bandwidth                       = bandwidth;
 8001c24:	4a08      	ldr	r2, [pc, #32]	@ (8001c48 <RangingDemoSetRadioParameters+0x50>)
 8001c26:	79bb      	ldrb	r3, [r7, #6]
 8001c28:	7293      	strb	r3, [r2, #10]
    DemoSettings.Frequency                       = frequency;
 8001c2a:	4a07      	ldr	r2, [pc, #28]	@ (8001c48 <RangingDemoSetRadioParameters+0x50>)
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	6053      	str	r3, [r2, #4]
    DemoSettings.TxPower                         = txPower;
 8001c30:	4a05      	ldr	r2, [pc, #20]	@ (8001c48 <RangingDemoSetRadioParameters+0x50>)
 8001c32:	7c3b      	ldrb	r3, [r7, #16]
 8001c34:	7213      	strb	r3, [r2, #8]
}
 8001c36:	bf00      	nop
 8001c38:	370c      	adds	r7, #12
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	20001474 	.word	0x20001474
 8001c48:	20000328 	.word	0x20000328

08001c4c <RangingDemoRun>:
 * \brief Run the ranging demo.
 *
 * \retval demoStatus  Indicates the status of the demo.
 */
RangingDemoStatus_t RangingDemoRun( void )
{
 8001c4c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001c50:	b08c      	sub	sp, #48	@ 0x30
 8001c52:	af00      	add	r7, sp, #0

    // Check the demo has been initialized.
    if( demoReady == false )
 8001c54:	4b9b      	ldr	r3, [pc, #620]	@ (8001ec4 <RangingDemoRun+0x278>)
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	f083 0301 	eor.w	r3, r3, #1
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d005      	beq.n	8001c6e <RangingDemoRun+0x22>
    {
    	printf("demo ranging not configured\n\r"); // Print actual status value
 8001c62:	4899      	ldr	r0, [pc, #612]	@ (8001ec8 <RangingDemoRun+0x27c>)
 8001c64:	f009 f950 	bl	800af08 <iprintf>
        return DEMO_RANGING_NOT_CONFIGURED;   // quit without refresh display
 8001c68:	2300      	movs	r3, #0
 8001c6a:	f000 bd5a 	b.w	8002722 <RangingDemoRun+0xad6>
    }

    demoStatus = DEMO_RANGING_RUNNING;
 8001c6e:	4b97      	ldr	r3, [pc, #604]	@ (8001ecc <RangingDemoRun+0x280>)
 8001c70:	2202      	movs	r2, #2
 8001c72:	701a      	strb	r2, [r3, #0]

    if( demoRunning == false )
 8001c74:	4b96      	ldr	r3, [pc, #600]	@ (8001ed0 <RangingDemoRun+0x284>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	f083 0301 	eor.w	r3, r3, #1
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d03f      	beq.n	8001d02 <RangingDemoRun+0xb6>
    {
        // Initialize local demo parameters.
        demoRunning = true;
 8001c82:	4b93      	ldr	r3, [pc, #588]	@ (8001ed0 <RangingDemoRun+0x284>)
 8001c84:	2201      	movs	r2, #1
 8001c86:	701a      	strb	r2, [r3, #0]

        DemoResults.CntPacketTx = 0u;
 8001c88:	4b92      	ldr	r3, [pc, #584]	@ (8001ed4 <RangingDemoRun+0x288>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	601a      	str	r2, [r3, #0]
        DemoResults.RngFei      = 0.0;
 8001c8e:	4991      	ldr	r1, [pc, #580]	@ (8001ed4 <RangingDemoRun+0x288>)
 8001c90:	f04f 0200 	mov.w	r2, #0
 8001c94:	f04f 0300 	mov.w	r3, #0
 8001c98:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DemoSettings.RngStatus   = RNG_INIT;
 8001c9c:	4b8e      	ldr	r3, [pc, #568]	@ (8001ed8 <RangingDemoRun+0x28c>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	f883 2020 	strb.w	r2, [r3, #32]
        RangingDemoInitializeParameters( DemoSettings.ModulationType );
 8001ca4:	4b8c      	ldr	r3, [pc, #560]	@ (8001ed8 <RangingDemoRun+0x28c>)
 8001ca6:	7b5b      	ldrb	r3, [r3, #13]
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f000 fdbb 	bl	8002824 <RangingDemoInitializeParameters>

        if( DemoSettings.Entity == MASTER )
 8001cae:	4b8a      	ldr	r3, [pc, #552]	@ (8001ed8 <RangingDemoRun+0x28c>)
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d116      	bne.n	8001ce4 <RangingDemoRun+0x98>
        {
        	printf("demo setting is Master, set demo internal state to App_Ranging_Config"); // Print actual status value
 8001cb6:	4889      	ldr	r0, [pc, #548]	@ (8001edc <RangingDemoRun+0x290>)
 8001cb8:	f009 f926 	bl	800af08 <iprintf>
            Radio.SetDioIrqParams( IRQ_RX_DONE | IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_RANGING_MASTER_RESULT_VALID | IRQ_RANGING_MASTER_ERROR_CODE,
 8001cbc:	4b88      	ldr	r3, [pc, #544]	@ (8001ee0 <RangingDemoRun+0x294>)
 8001cbe:	6d5c      	ldr	r4, [r3, #84]	@ 0x54
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	f244 2103 	movw	r1, #16899	@ 0x4203
 8001cc8:	f244 2003 	movw	r0, #16899	@ 0x4203
 8001ccc:	47a0      	blx	r4
                                   IRQ_RX_DONE | IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_RANGING_MASTER_RESULT_VALID | IRQ_RANGING_MASTER_ERROR_CODE,
                                   IRQ_RADIO_NONE, IRQ_RADIO_NONE);
            DemoResults.RngDistance = 0.0;
 8001cce:	4981      	ldr	r1, [pc, #516]	@ (8001ed4 <RangingDemoRun+0x288>)
 8001cd0:	f04f 0200 	mov.w	r2, #0
 8001cd4:	f04f 0300 	mov.w	r3, #0
 8001cd8:	e9c1 2308 	strd	r2, r3, [r1, #32]
            demoInternalState = APP_RANGING_CONFIG;
 8001cdc:	4b81      	ldr	r3, [pc, #516]	@ (8001ee4 <RangingDemoRun+0x298>)
 8001cde:	2203      	movs	r2, #3
 8001ce0:	701a      	strb	r2, [r3, #0]
 8001ce2:	e00e      	b.n	8001d02 <RangingDemoRun+0xb6>
        }
        else
        {
        	printf("demo setting is Slave, set demo internal state to App_Ranging_Config\n\r");
 8001ce4:	4880      	ldr	r0, [pc, #512]	@ (8001ee8 <RangingDemoRun+0x29c>)
 8001ce6:	f009 f90f 	bl	800af08 <iprintf>
            Radio.SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE);
 8001cea:	4b7d      	ldr	r3, [pc, #500]	@ (8001ee0 <RangingDemoRun+0x294>)
 8001cec:	6d5c      	ldr	r4, [r3, #84]	@ 0x54
 8001cee:	2300      	movs	r3, #0
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001cf6:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001cfa:	47a0      	blx	r4
            demoInternalState = APP_RANGING_CONFIG;
 8001cfc:	4b79      	ldr	r3, [pc, #484]	@ (8001ee4 <RangingDemoRun+0x298>)
 8001cfe:	2203      	movs	r2, #3
 8001d00:	701a      	strb	r2, [r3, #0]
        }
    }

    SX1280ProcessIrqs();
 8001d02:	f003 fad9 	bl	80052b8 <SX1280ProcessIrqs>

    // MASTER Ranging demo
    if( DemoSettings.Entity == MASTER )
 8001d06:	4b74      	ldr	r3, [pc, #464]	@ (8001ed8 <RangingDemoRun+0x28c>)
 8001d08:	781b      	ldrb	r3, [r3, #0]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	f040 82ba 	bne.w	8002284 <RangingDemoRun+0x638>
    {
        switch( demoInternalState )
 8001d10:	4b74      	ldr	r3, [pc, #464]	@ (8001ee4 <RangingDemoRun+0x298>)
 8001d12:	781b      	ldrb	r3, [r3, #0]
 8001d14:	2b09      	cmp	r3, #9
 8001d16:	f200 82b1 	bhi.w	800227c <RangingDemoRun+0x630>
 8001d1a:	a201      	add	r2, pc, #4	@ (adr r2, 8001d20 <RangingDemoRun+0xd4>)
 8001d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d20:	08002255 	.word	0x08002255
 8001d24:	08001fd3 	.word	0x08001fd3
 8001d28:	08002081 	.word	0x08002081
 8001d2c:	08001d49 	.word	0x08001d49
 8001d30:	08001e23 	.word	0x08001e23
 8001d34:	08002089 	.word	0x08002089
 8001d38:	08002229 	.word	0x08002229
 8001d3c:	0800223f 	.word	0x0800223f
 8001d40:	08002201 	.word	0x08002201
 8001d44:	08002247 	.word	0x08002247
        {
            case APP_RANGING_CONFIG:
                if( demoReady == true )
 8001d48:	4b5e      	ldr	r3, [pc, #376]	@ (8001ec4 <RangingDemoRun+0x278>)
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	f000 84dd 	beq.w	800270c <RangingDemoRun+0xac0>
                {
                    DemoSettings.RngStatus = RNG_INIT;
 8001d52:	4b61      	ldr	r3, [pc, #388]	@ (8001ed8 <RangingDemoRun+0x28c>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	f883 2020 	strb.w	r2, [r3, #32]
                    DemoResults.CntPacketTx++;
 8001d5a:	4b5e      	ldr	r3, [pc, #376]	@ (8001ed4 <RangingDemoRun+0x288>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	3301      	adds	r3, #1
 8001d60:	4a5c      	ldr	r2, [pc, #368]	@ (8001ed4 <RangingDemoRun+0x288>)
 8001d62:	6013      	str	r3, [r2, #0]
                    modulationParams.PacketType = PACKET_TYPE_LORA;
 8001d64:	4b61      	ldr	r3, [pc, #388]	@ (8001eec <RangingDemoRun+0x2a0>)
 8001d66:	2201      	movs	r2, #1
 8001d68:	701a      	strb	r2, [r3, #0]
                    packetParams.PacketType     = PACKET_TYPE_LORA;
 8001d6a:	4b61      	ldr	r3, [pc, #388]	@ (8001ef0 <RangingDemoRun+0x2a4>)
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	701a      	strb	r2, [r3, #0]

                    packetParams.Params.LoRa.PayloadLength = 7u;
 8001d70:	4b5f      	ldr	r3, [pc, #380]	@ (8001ef0 <RangingDemoRun+0x2a4>)
 8001d72:	2207      	movs	r2, #7
 8001d74:	729a      	strb	r2, [r3, #10]

                    Radio.SetPacketType( modulationParams.PacketType );
 8001d76:	4b5a      	ldr	r3, [pc, #360]	@ (8001ee0 <RangingDemoRun+0x294>)
 8001d78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d7a:	4a5c      	ldr	r2, [pc, #368]	@ (8001eec <RangingDemoRun+0x2a0>)
 8001d7c:	7812      	ldrb	r2, [r2, #0]
 8001d7e:	4610      	mov	r0, r2
 8001d80:	4798      	blx	r3
                    Radio.SetModulationParams( &modulationParams );
 8001d82:	4b57      	ldr	r3, [pc, #348]	@ (8001ee0 <RangingDemoRun+0x294>)
 8001d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d86:	4859      	ldr	r0, [pc, #356]	@ (8001eec <RangingDemoRun+0x2a0>)
 8001d88:	4798      	blx	r3
                    Radio.SetPacketParams( &packetParams );
 8001d8a:	4b55      	ldr	r3, [pc, #340]	@ (8001ee0 <RangingDemoRun+0x294>)
 8001d8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d8e:	4858      	ldr	r0, [pc, #352]	@ (8001ef0 <RangingDemoRun+0x2a4>)
 8001d90:	4798      	blx	r3
                    Radio.SetRfFrequency( DemoSettings.Frequency );
 8001d92:	4b53      	ldr	r3, [pc, #332]	@ (8001ee0 <RangingDemoRun+0x294>)
 8001d94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d96:	4a50      	ldr	r2, [pc, #320]	@ (8001ed8 <RangingDemoRun+0x28c>)
 8001d98:	6852      	ldr	r2, [r2, #4]
 8001d9a:	4610      	mov	r0, r2
 8001d9c:	4798      	blx	r3
                    DemoResults.CntPacketRxOK = 0;
 8001d9e:	4b4d      	ldr	r3, [pc, #308]	@ (8001ed4 <RangingDemoRun+0x288>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	605a      	str	r2, [r3, #4]
                    DemoResults.CntPacketRxOKSlave = 0;
 8001da4:	4b4b      	ldr	r3, [pc, #300]	@ (8001ed4 <RangingDemoRun+0x288>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	609a      	str	r2, [r3, #8]
                    measuredChannels  = 0u;
 8001daa:	4b52      	ldr	r3, [pc, #328]	@ (8001ef4 <RangingDemoRun+0x2a8>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	801a      	strh	r2, [r3, #0]
                    currentChannel    = 0u;
 8001db0:	4b51      	ldr	r3, [pc, #324]	@ (8001ef8 <RangingDemoRun+0x2ac>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	701a      	strb	r2, [r3, #0]
                    demoBuffer[0] = ( DemoSettings.RngAddress >> 24u ) & 0xFFu;
 8001db6:	4b48      	ldr	r3, [pc, #288]	@ (8001ed8 <RangingDemoRun+0x28c>)
 8001db8:	699b      	ldr	r3, [r3, #24]
 8001dba:	0e1b      	lsrs	r3, r3, #24
 8001dbc:	b2da      	uxtb	r2, r3
 8001dbe:	4b4f      	ldr	r3, [pc, #316]	@ (8001efc <RangingDemoRun+0x2b0>)
 8001dc0:	701a      	strb	r2, [r3, #0]
                    demoBuffer[1] = ( DemoSettings.RngAddress >> 16u ) & 0xFFu;
 8001dc2:	4b45      	ldr	r3, [pc, #276]	@ (8001ed8 <RangingDemoRun+0x28c>)
 8001dc4:	699b      	ldr	r3, [r3, #24]
 8001dc6:	0c1b      	lsrs	r3, r3, #16
 8001dc8:	b2da      	uxtb	r2, r3
 8001dca:	4b4c      	ldr	r3, [pc, #304]	@ (8001efc <RangingDemoRun+0x2b0>)
 8001dcc:	705a      	strb	r2, [r3, #1]
                    demoBuffer[2] = ( DemoSettings.RngAddress >>  8u ) & 0xFFu;
 8001dce:	4b42      	ldr	r3, [pc, #264]	@ (8001ed8 <RangingDemoRun+0x28c>)
 8001dd0:	699b      	ldr	r3, [r3, #24]
 8001dd2:	0a1b      	lsrs	r3, r3, #8
 8001dd4:	b2da      	uxtb	r2, r3
 8001dd6:	4b49      	ldr	r3, [pc, #292]	@ (8001efc <RangingDemoRun+0x2b0>)
 8001dd8:	709a      	strb	r2, [r3, #2]
                    demoBuffer[3] = ( DemoSettings.RngAddress & 0xFFu );
 8001dda:	4b3f      	ldr	r3, [pc, #252]	@ (8001ed8 <RangingDemoRun+0x28c>)
 8001ddc:	699b      	ldr	r3, [r3, #24]
 8001dde:	b2da      	uxtb	r2, r3
 8001de0:	4b46      	ldr	r3, [pc, #280]	@ (8001efc <RangingDemoRun+0x2b0>)
 8001de2:	70da      	strb	r2, [r3, #3]
                    demoBuffer[4] = currentChannel;    // set the first channel to use
 8001de4:	4b44      	ldr	r3, [pc, #272]	@ (8001ef8 <RangingDemoRun+0x2ac>)
 8001de6:	781a      	ldrb	r2, [r3, #0]
 8001de8:	4b44      	ldr	r3, [pc, #272]	@ (8001efc <RangingDemoRun+0x2b0>)
 8001dea:	711a      	strb	r2, [r3, #4]
                    demoBuffer[5] = DemoSettings.RngAntenna;      // set the antenna strategy
 8001dec:	4b3a      	ldr	r3, [pc, #232]	@ (8001ed8 <RangingDemoRun+0x28c>)
 8001dee:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 8001df2:	4b42      	ldr	r3, [pc, #264]	@ (8001efc <RangingDemoRun+0x2b0>)
 8001df4:	715a      	strb	r2, [r3, #5]
                    demoBuffer[6] = DemoSettings.RngRequestCount; // set the number of hops
 8001df6:	4b38      	ldr	r3, [pc, #224]	@ (8001ed8 <RangingDemoRun+0x28c>)
 8001df8:	7f9a      	ldrb	r2, [r3, #30]
 8001dfa:	4b40      	ldr	r3, [pc, #256]	@ (8001efc <RangingDemoRun+0x2b0>)
 8001dfc:	719a      	strb	r2, [r3, #6]
                    Radio.SendPayload( demoBuffer, packetParams.Params.LoRa.PayloadLength, ( TickTime_t ){ RX_TIMEOUT_TICK_SIZE, RNG_COM_TIMEOUT });
 8001dfe:	4b38      	ldr	r3, [pc, #224]	@ (8001ee0 <RangingDemoRun+0x294>)
 8001e00:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001e02:	4a3b      	ldr	r2, [pc, #236]	@ (8001ef0 <RangingDemoRun+0x2a4>)
 8001e04:	7a91      	ldrb	r1, [r2, #10]
 8001e06:	4a3e      	ldr	r2, [pc, #248]	@ (8001f00 <RangingDemoRun+0x2b4>)
 8001e08:	6812      	ldr	r2, [r2, #0]
 8001e0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001e0c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001e0e:	483b      	ldr	r0, [pc, #236]	@ (8001efc <RangingDemoRun+0x2b0>)
 8001e10:	4798      	blx	r3
                    printf("MASTER: Payload is sent.....\n\r");
 8001e12:	483c      	ldr	r0, [pc, #240]	@ (8001f04 <RangingDemoRun+0x2b8>)
 8001e14:	f009 f878 	bl	800af08 <iprintf>
                    demoInternalState = APP_IDLE;
 8001e18:	4b32      	ldr	r3, [pc, #200]	@ (8001ee4 <RangingDemoRun+0x298>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	701a      	strb	r2, [r3, #0]
                }
                break;
 8001e1e:	f000 bc75 	b.w	800270c <RangingDemoRun+0xac0>

            case APP_RNG:
                printf("MASTER: Entered APP_RNG state, SendNext = %s\n\r", SendNext ? "true" : "false");
 8001e22:	4b39      	ldr	r3, [pc, #228]	@ (8001f08 <RangingDemoRun+0x2bc>)
 8001e24:	781b      	ldrb	r3, [r3, #0]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <RangingDemoRun+0x1e2>
 8001e2a:	4b38      	ldr	r3, [pc, #224]	@ (8001f0c <RangingDemoRun+0x2c0>)
 8001e2c:	e000      	b.n	8001e30 <RangingDemoRun+0x1e4>
 8001e2e:	4b38      	ldr	r3, [pc, #224]	@ (8001f10 <RangingDemoRun+0x2c4>)
 8001e30:	4619      	mov	r1, r3
 8001e32:	4838      	ldr	r0, [pc, #224]	@ (8001f14 <RangingDemoRun+0x2c8>)
 8001e34:	f009 f868 	bl	800af08 <iprintf>
                if( SendNext == true )
 8001e38:	4b33      	ldr	r3, [pc, #204]	@ (8001f08 <RangingDemoRun+0x2bc>)
 8001e3a:	781b      	ldrb	r3, [r3, #0]
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	f040 8467 	bne.w	8002710 <RangingDemoRun+0xac4>
                {
                    printf("MASTER: Starting ranging measurement %d\n\r", measuredChannels);
 8001e42:	4b2c      	ldr	r3, [pc, #176]	@ (8001ef4 <RangingDemoRun+0x2a8>)
 8001e44:	881b      	ldrh	r3, [r3, #0]
 8001e46:	4619      	mov	r1, r3
 8001e48:	4833      	ldr	r0, [pc, #204]	@ (8001f18 <RangingDemoRun+0x2cc>)
 8001e4a:	f009 f85d 	bl	800af08 <iprintf>
                    SendNext = false;
 8001e4e:	4b2e      	ldr	r3, [pc, #184]	@ (8001f08 <RangingDemoRun+0x2bc>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	701a      	strb	r2, [r3, #0]
                    measuredChannels++;
 8001e54:	4b27      	ldr	r3, [pc, #156]	@ (8001ef4 <RangingDemoRun+0x2a8>)
 8001e56:	881b      	ldrh	r3, [r3, #0]
 8001e58:	3301      	adds	r3, #1
 8001e5a:	b29a      	uxth	r2, r3
 8001e5c:	4b25      	ldr	r3, [pc, #148]	@ (8001ef4 <RangingDemoRun+0x2a8>)
 8001e5e:	801a      	strh	r2, [r3, #0]
                    if( measuredChannels <= DemoSettings.RngRequestCount )
 8001e60:	4b1d      	ldr	r3, [pc, #116]	@ (8001ed8 <RangingDemoRun+0x28c>)
 8001e62:	7f9b      	ldrb	r3, [r3, #30]
 8001e64:	461a      	mov	r2, r3
 8001e66:	4b23      	ldr	r3, [pc, #140]	@ (8001ef4 <RangingDemoRun+0x2a8>)
 8001e68:	881b      	ldrh	r3, [r3, #0]
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	f0c0 809f 	bcc.w	8001fae <RangingDemoRun+0x362>
                    {
                        Radio.SetRfFrequency( rangingChannels[currentChannel] );
 8001e70:	4b1b      	ldr	r3, [pc, #108]	@ (8001ee0 <RangingDemoRun+0x294>)
 8001e72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e74:	4a20      	ldr	r2, [pc, #128]	@ (8001ef8 <RangingDemoRun+0x2ac>)
 8001e76:	7812      	ldrb	r2, [r2, #0]
 8001e78:	4611      	mov	r1, r2
 8001e7a:	4a28      	ldr	r2, [pc, #160]	@ (8001f1c <RangingDemoRun+0x2d0>)
 8001e7c:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8001e80:	4610      	mov	r0, r2
 8001e82:	4798      	blx	r3
						
						switch( DemoSettings.RngAntenna )
 8001e84:	4b14      	ldr	r3, [pc, #80]	@ (8001ed8 <RangingDemoRun+0x28c>)
 8001e86:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001e8a:	2b02      	cmp	r3, #2
 8001e8c:	d048      	beq.n	8001f20 <RangingDemoRun+0x2d4>
 8001e8e:	2b02      	cmp	r3, #2
 8001e90:	dc7f      	bgt.n	8001f92 <RangingDemoRun+0x346>
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d059      	beq.n	8001f4a <RangingDemoRun+0x2fe>
 8001e96:	2b01      	cmp	r3, #1
 8001e98:	d17b      	bne.n	8001f92 <RangingDemoRun+0x346>
                        {
                            case DEMO_RNG_ANT_1:
								DemoSettings.AntennaSwitch = 1;
 8001e9a:	4b0f      	ldr	r3, [pc, #60]	@ (8001ed8 <RangingDemoRun+0x28c>)
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
								currentChannel++;
 8001ea2:	4b15      	ldr	r3, [pc, #84]	@ (8001ef8 <RangingDemoRun+0x2ac>)
 8001ea4:	781b      	ldrb	r3, [r3, #0]
 8001ea6:	3301      	adds	r3, #1
 8001ea8:	b2da      	uxtb	r2, r3
 8001eaa:	4b13      	ldr	r3, [pc, #76]	@ (8001ef8 <RangingDemoRun+0x2ac>)
 8001eac:	701a      	strb	r2, [r3, #0]
                                if( currentChannel >= CHANNELS )
 8001eae:	4b12      	ldr	r3, [pc, #72]	@ (8001ef8 <RangingDemoRun+0x2ac>)
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	2b27      	cmp	r3, #39	@ 0x27
 8001eb4:	d968      	bls.n	8001f88 <RangingDemoRun+0x33c>
                                {
                                    currentChannel -= CHANNELS;
 8001eb6:	4b10      	ldr	r3, [pc, #64]	@ (8001ef8 <RangingDemoRun+0x2ac>)
 8001eb8:	781b      	ldrb	r3, [r3, #0]
 8001eba:	3b28      	subs	r3, #40	@ 0x28
 8001ebc:	b2da      	uxtb	r2, r3
 8001ebe:	4b0e      	ldr	r3, [pc, #56]	@ (8001ef8 <RangingDemoRun+0x2ac>)
 8001ec0:	701a      	strb	r2, [r3, #0]
                                }
							break;
 8001ec2:	e061      	b.n	8001f88 <RangingDemoRun+0x33c>
 8001ec4:	20001470 	.word	0x20001470
 8001ec8:	0800bdac 	.word	0x0800bdac
 8001ecc:	20001471 	.word	0x20001471
 8001ed0:	2000149c 	.word	0x2000149c
 8001ed4:	20000350 	.word	0x20000350
 8001ed8:	20000328 	.word	0x20000328
 8001edc:	0800bdcc 	.word	0x0800bdcc
 8001ee0:	0800c318 	.word	0x0800c318
 8001ee4:	2000149d 	.word	0x2000149d
 8001ee8:	0800be14 	.word	0x0800be14
 8001eec:	20001474 	.word	0x20001474
 8001ef0:	20001484 	.word	0x20001484
 8001ef4:	200014a0 	.word	0x200014a0
 8001ef8:	2000149e 	.word	0x2000149e
 8001efc:	200014a4 	.word	0x200014a4
 8001f00:	0800c170 	.word	0x0800c170
 8001f04:	0800be5c 	.word	0x0800be5c
 8001f08:	200015a3 	.word	0x200015a3
 8001f0c:	0800be7c 	.word	0x0800be7c
 8001f10:	0800be84 	.word	0x0800be84
 8001f14:	0800be8c 	.word	0x0800be8c
 8001f18:	0800bebc 	.word	0x0800bebc
 8001f1c:	0800c1c4 	.word	0x0800c1c4
								
							case DEMO_RNG_ANT_2:
								DemoSettings.AntennaSwitch = 2;
 8001f20:	4ba3      	ldr	r3, [pc, #652]	@ (80021b0 <RangingDemoRun+0x564>)
 8001f22:	2202      	movs	r2, #2
 8001f24:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
                                currentChannel++;
 8001f28:	4ba2      	ldr	r3, [pc, #648]	@ (80021b4 <RangingDemoRun+0x568>)
 8001f2a:	781b      	ldrb	r3, [r3, #0]
 8001f2c:	3301      	adds	r3, #1
 8001f2e:	b2da      	uxtb	r2, r3
 8001f30:	4ba0      	ldr	r3, [pc, #640]	@ (80021b4 <RangingDemoRun+0x568>)
 8001f32:	701a      	strb	r2, [r3, #0]
                                if( currentChannel >= CHANNELS )
 8001f34:	4b9f      	ldr	r3, [pc, #636]	@ (80021b4 <RangingDemoRun+0x568>)
 8001f36:	781b      	ldrb	r3, [r3, #0]
 8001f38:	2b27      	cmp	r3, #39	@ 0x27
 8001f3a:	d927      	bls.n	8001f8c <RangingDemoRun+0x340>
                                {
                                    currentChannel -= CHANNELS;
 8001f3c:	4b9d      	ldr	r3, [pc, #628]	@ (80021b4 <RangingDemoRun+0x568>)
 8001f3e:	781b      	ldrb	r3, [r3, #0]
 8001f40:	3b28      	subs	r3, #40	@ 0x28
 8001f42:	b2da      	uxtb	r2, r3
 8001f44:	4b9b      	ldr	r3, [pc, #620]	@ (80021b4 <RangingDemoRun+0x568>)
 8001f46:	701a      	strb	r2, [r3, #0]
                                }
							break;
 8001f48:	e020      	b.n	8001f8c <RangingDemoRun+0x340>

                            case DEMO_RNG_ANT_BOTH:
                                if( DemoSettings.AntennaSwitch == 1 )
 8001f4a:	4b99      	ldr	r3, [pc, #612]	@ (80021b0 <RangingDemoRun+0x564>)
 8001f4c:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8001f50:	2b01      	cmp	r3, #1
 8001f52:	d104      	bne.n	8001f5e <RangingDemoRun+0x312>
                                {
                                    DemoSettings.AntennaSwitch = 2;
 8001f54:	4b96      	ldr	r3, [pc, #600]	@ (80021b0 <RangingDemoRun+0x564>)
 8001f56:	2202      	movs	r2, #2
 8001f58:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
                                    if( currentChannel >= CHANNELS )
                                    {
                                        currentChannel -= CHANNELS;
                                    }
                                }
							break;
 8001f5c:	e018      	b.n	8001f90 <RangingDemoRun+0x344>
                                    DemoSettings.AntennaSwitch = 2;
 8001f5e:	4b94      	ldr	r3, [pc, #592]	@ (80021b0 <RangingDemoRun+0x564>)
 8001f60:	2202      	movs	r2, #2
 8001f62:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
                                    currentChannel++;
 8001f66:	4b93      	ldr	r3, [pc, #588]	@ (80021b4 <RangingDemoRun+0x568>)
 8001f68:	781b      	ldrb	r3, [r3, #0]
 8001f6a:	3301      	adds	r3, #1
 8001f6c:	b2da      	uxtb	r2, r3
 8001f6e:	4b91      	ldr	r3, [pc, #580]	@ (80021b4 <RangingDemoRun+0x568>)
 8001f70:	701a      	strb	r2, [r3, #0]
                                    if( currentChannel >= CHANNELS )
 8001f72:	4b90      	ldr	r3, [pc, #576]	@ (80021b4 <RangingDemoRun+0x568>)
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	2b27      	cmp	r3, #39	@ 0x27
 8001f78:	d90a      	bls.n	8001f90 <RangingDemoRun+0x344>
                                        currentChannel -= CHANNELS;
 8001f7a:	4b8e      	ldr	r3, [pc, #568]	@ (80021b4 <RangingDemoRun+0x568>)
 8001f7c:	781b      	ldrb	r3, [r3, #0]
 8001f7e:	3b28      	subs	r3, #40	@ 0x28
 8001f80:	b2da      	uxtb	r2, r3
 8001f82:	4b8c      	ldr	r3, [pc, #560]	@ (80021b4 <RangingDemoRun+0x568>)
 8001f84:	701a      	strb	r2, [r3, #0]
							break;
 8001f86:	e003      	b.n	8001f90 <RangingDemoRun+0x344>
							break;
 8001f88:	bf00      	nop
 8001f8a:	e002      	b.n	8001f92 <RangingDemoRun+0x346>
							break;
 8001f8c:	bf00      	nop
 8001f8e:	e000      	b.n	8001f92 <RangingDemoRun+0x346>
							break;
 8001f90:	bf00      	nop
                        }
                        SetAntennaSwitch( );
 8001f92:	f000 fd25 	bl	80029e0 <SetAntennaSwitch>
                        demoInternalState = APP_IDLE;
 8001f96:	4b88      	ldr	r3, [pc, #544]	@ (80021b8 <RangingDemoRun+0x56c>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	701a      	strb	r2, [r3, #0]
                        Radio.SetTx( ( TickTime_t ){ RADIO_TICK_SIZE_1000_US, 0xFFFF });
 8001f9c:	4b87      	ldr	r3, [pc, #540]	@ (80021bc <RangingDemoRun+0x570>)
 8001f9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001fa2:	4a87      	ldr	r2, [pc, #540]	@ (80021c0 <RangingDemoRun+0x574>)
 8001fa4:	6812      	ldr	r2, [r2, #0]
 8001fa6:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001fa8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001faa:	4798      	blx	r3
                        demoInternalState = APP_RANGING_CONFIG;
                        printf("MASTER: Demo Ranging Terminated.....\n\r");

                    }
                }
                break;
 8001fac:	e3b0      	b.n	8002710 <RangingDemoRun+0xac4>
                    	printf("MASTER: Waiting for timer to fire...\n\r");
 8001fae:	4885      	ldr	r0, [pc, #532]	@ (80021c4 <RangingDemoRun+0x578>)
 8001fb0:	f008 ffaa 	bl	800af08 <iprintf>
                        TimerCancelTimer( );
 8001fb4:	f001 f8b4 	bl	8003120 <TimerCancelTimer>
                        demoStatus = DEMO_RANGING_TERMINATED;
 8001fb8:	4b83      	ldr	r3, [pc, #524]	@ (80021c8 <RangingDemoRun+0x57c>)
 8001fba:	2203      	movs	r2, #3
 8001fbc:	701a      	strb	r2, [r3, #0]
                        demoRunning = false;
 8001fbe:	4b83      	ldr	r3, [pc, #524]	@ (80021cc <RangingDemoRun+0x580>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	701a      	strb	r2, [r3, #0]
                        demoInternalState = APP_RANGING_CONFIG;
 8001fc4:	4b7c      	ldr	r3, [pc, #496]	@ (80021b8 <RangingDemoRun+0x56c>)
 8001fc6:	2203      	movs	r2, #3
 8001fc8:	701a      	strb	r2, [r3, #0]
                        printf("MASTER: Demo Ranging Terminated.....\n\r");
 8001fca:	4881      	ldr	r0, [pc, #516]	@ (80021d0 <RangingDemoRun+0x584>)
 8001fcc:	f008 ff9c 	bl	800af08 <iprintf>
                break;
 8001fd0:	e39e      	b.n	8002710 <RangingDemoRun+0xac4>

            case APP_RANGING_DONE:
            {
                PacketStatus_t PacketStatus;

                Radio.GetPacketStatus( &PacketStatus );
 8001fd2:	4b7a      	ldr	r3, [pc, #488]	@ (80021bc <RangingDemoRun+0x570>)
 8001fd4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001fd8:	f107 0220 	add.w	r2, r7, #32
 8001fdc:	4610      	mov	r0, r2
 8001fde:	4798      	blx	r3
                DemoResults.RawRngRssi[DemoResults.RngResultIndex] = PacketStatus.Params.LoRa.RssiPkt;
 8001fe0:	4b7c      	ldr	r3, [pc, #496]	@ (80021d4 <RangingDemoRun+0x588>)
 8001fe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fe4:	f997 1021 	ldrsb.w	r1, [r7, #33]	@ 0x21
 8001fe8:	4a7a      	ldr	r2, [pc, #488]	@ (80021d4 <RangingDemoRun+0x588>)
 8001fea:	4413      	add	r3, r2
 8001fec:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8001ff0:	460a      	mov	r2, r1
 8001ff2:	701a      	strb	r2, [r3, #0]
                DemoResults.RawRngResults[DemoResults.RngResultIndex] = Radio.GetRangingResult( RANGING_RESULT_RAW );
 8001ff4:	4b71      	ldr	r3, [pc, #452]	@ (80021bc <RangingDemoRun+0x570>)
 8001ff6:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8001ffa:	4a76      	ldr	r2, [pc, #472]	@ (80021d4 <RangingDemoRun+0x588>)
 8001ffc:	6ad4      	ldr	r4, [r2, #44]	@ 0x2c
 8001ffe:	2000      	movs	r0, #0
 8002000:	4798      	blx	r3
 8002002:	eeb0 7a40 	vmov.f32	s14, s0
 8002006:	eef0 7a60 	vmov.f32	s15, s1
 800200a:	4a72      	ldr	r2, [pc, #456]	@ (80021d4 <RangingDemoRun+0x588>)
 800200c:	1da3      	adds	r3, r4, #6
 800200e:	00db      	lsls	r3, r3, #3
 8002010:	4413      	add	r3, r2
 8002012:	ed83 7b00 	vstr	d7, [r3]
				DemoResults.RawRngResults[DemoResults.RngResultIndex] += SX1280GetRangingCorrectionPerSfBwGain(
 8002016:	4b70      	ldr	r3, [pc, #448]	@ (80021d8 <RangingDemoRun+0x58c>)
 8002018:	791c      	ldrb	r4, [r3, #4]
 800201a:	4b6f      	ldr	r3, [pc, #444]	@ (80021d8 <RangingDemoRun+0x58c>)
 800201c:	795d      	ldrb	r5, [r3, #5]
				modulationParams.Params.LoRa.SpreadingFactor,
				modulationParams.Params.LoRa.Bandwidth,
				Radio.GetRangingPowerDeltaThresholdIndicator( )
 800201e:	4b67      	ldr	r3, [pc, #412]	@ (80021bc <RangingDemoRun+0x570>)
 8002020:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8002024:	4798      	blx	r3
 8002026:	4603      	mov	r3, r0
				DemoResults.RawRngResults[DemoResults.RngResultIndex] += SX1280GetRangingCorrectionPerSfBwGain(
 8002028:	b25b      	sxtb	r3, r3
 800202a:	461a      	mov	r2, r3
 800202c:	4629      	mov	r1, r5
 800202e:	4620      	mov	r0, r4
 8002030:	f003 f8b2 	bl	8005198 <SX1280GetRangingCorrectionPerSfBwGain>
 8002034:	ec59 8b10 	vmov	r8, r9, d0
 8002038:	4b66      	ldr	r3, [pc, #408]	@ (80021d4 <RangingDemoRun+0x588>)
 800203a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800203c:	4a65      	ldr	r2, [pc, #404]	@ (80021d4 <RangingDemoRun+0x588>)
 800203e:	3306      	adds	r3, #6
 8002040:	00db      	lsls	r3, r3, #3
 8002042:	4413      	add	r3, r2
 8002044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002048:	4962      	ldr	r1, [pc, #392]	@ (80021d4 <RangingDemoRun+0x588>)
 800204a:	6acc      	ldr	r4, [r1, #44]	@ 0x2c
 800204c:	4640      	mov	r0, r8
 800204e:	4649      	mov	r1, r9
 8002050:	f7fe f914 	bl	800027c <__adddf3>
 8002054:	4602      	mov	r2, r0
 8002056:	460b      	mov	r3, r1
 8002058:	485e      	ldr	r0, [pc, #376]	@ (80021d4 <RangingDemoRun+0x588>)
 800205a:	1da1      	adds	r1, r4, #6
 800205c:	00c9      	lsls	r1, r1, #3
 800205e:	4401      	add	r1, r0
 8002060:	e9c1 2300 	strd	r2, r3, [r1]
                );
                DemoResults.RngResultIndex++;
 8002064:	4b5b      	ldr	r3, [pc, #364]	@ (80021d4 <RangingDemoRun+0x588>)
 8002066:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002068:	3301      	adds	r3, #1
 800206a:	4a5a      	ldr	r2, [pc, #360]	@ (80021d4 <RangingDemoRun+0x588>)
 800206c:	62d3      	str	r3, [r2, #44]	@ 0x2c
                DemoResults.CntPacketRxOK++;
 800206e:	4b59      	ldr	r3, [pc, #356]	@ (80021d4 <RangingDemoRun+0x588>)
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	3301      	adds	r3, #1
 8002074:	4a57      	ldr	r2, [pc, #348]	@ (80021d4 <RangingDemoRun+0x588>)
 8002076:	6053      	str	r3, [r2, #4]
                demoInternalState = APP_RNG;
 8002078:	4b4f      	ldr	r3, [pc, #316]	@ (80021b8 <RangingDemoRun+0x56c>)
 800207a:	2204      	movs	r2, #4
 800207c:	701a      	strb	r2, [r3, #0]
            }
            break;
 800207e:	e34e      	b.n	800271e <RangingDemoRun+0xad2>

            case APP_RANGING_TIMEOUT:
                demoInternalState = APP_RNG;
 8002080:	4b4d      	ldr	r3, [pc, #308]	@ (80021b8 <RangingDemoRun+0x56c>)
 8002082:	2204      	movs	r2, #4
 8002084:	701a      	strb	r2, [r3, #0]
                break;
 8002086:	e34a      	b.n	800271e <RangingDemoRun+0xad2>

            case APP_RX:
                if( DemoSettings.RngStatus == RNG_INIT )
 8002088:	4b49      	ldr	r3, [pc, #292]	@ (80021b0 <RangingDemoRun+0x564>)
 800208a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800208e:	2b00      	cmp	r3, #0
 8002090:	f040 808a 	bne.w	80021a8 <RangingDemoRun+0x55c>
                {
                    Radio.GetPayload( demoBuffer, &demoBufferSize, BUFFER_SIZE );
 8002094:	4b49      	ldr	r3, [pc, #292]	@ (80021bc <RangingDemoRun+0x570>)
 8002096:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002098:	22ff      	movs	r2, #255	@ 0xff
 800209a:	4950      	ldr	r1, [pc, #320]	@ (80021dc <RangingDemoRun+0x590>)
 800209c:	4850      	ldr	r0, [pc, #320]	@ (80021e0 <RangingDemoRun+0x594>)
 800209e:	4798      	blx	r3
                    printf("MASTER: Gets a payload.....\n\r");
 80020a0:	4850      	ldr	r0, [pc, #320]	@ (80021e4 <RangingDemoRun+0x598>)
 80020a2:	f008 ff31 	bl	800af08 <iprintf>
                    if( demoBufferSize > 0 )
 80020a6:	4b4d      	ldr	r3, [pc, #308]	@ (80021dc <RangingDemoRun+0x590>)
 80020a8:	781b      	ldrb	r3, [r3, #0]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d078      	beq.n	80021a0 <RangingDemoRun+0x554>
                    {
                        PacketStatus_t PacketStatus;
                        DemoResults.RxTimeOutCount = 0;
 80020ae:	4b49      	ldr	r3, [pc, #292]	@ (80021d4 <RangingDemoRun+0x588>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	829a      	strh	r2, [r3, #20]
                        DemoSettings.RngStatus = RNG_PROCESS;
 80020b4:	4b3e      	ldr	r3, [pc, #248]	@ (80021b0 <RangingDemoRun+0x564>)
 80020b6:	2201      	movs	r2, #1
 80020b8:	f883 2020 	strb.w	r2, [r3, #32]
                        DemoResults.RngFei = ( double )( ( ( int32_t )demoBuffer[4] << 24 ) | \
 80020bc:	4b48      	ldr	r3, [pc, #288]	@ (80021e0 <RangingDemoRun+0x594>)
 80020be:	791b      	ldrb	r3, [r3, #4]
 80020c0:	061a      	lsls	r2, r3, #24
                                                                            ( ( int32_t )demoBuffer[5] << 16 ) | \
 80020c2:	4b47      	ldr	r3, [pc, #284]	@ (80021e0 <RangingDemoRun+0x594>)
 80020c4:	795b      	ldrb	r3, [r3, #5]
 80020c6:	041b      	lsls	r3, r3, #16
                        DemoResults.RngFei = ( double )( ( ( int32_t )demoBuffer[4] << 24 ) | \
 80020c8:	431a      	orrs	r2, r3
                                                                            ( ( int32_t )demoBuffer[6] <<  8 ) | \
 80020ca:	4b45      	ldr	r3, [pc, #276]	@ (80021e0 <RangingDemoRun+0x594>)
 80020cc:	799b      	ldrb	r3, [r3, #6]
 80020ce:	021b      	lsls	r3, r3, #8
                                                                            ( ( int32_t )demoBuffer[5] << 16 ) | \
 80020d0:	4313      	orrs	r3, r2
                                                                                         demoBuffer[7] );
 80020d2:	4a43      	ldr	r2, [pc, #268]	@ (80021e0 <RangingDemoRun+0x594>)
 80020d4:	79d2      	ldrb	r2, [r2, #7]
                                                                            ( ( int32_t )demoBuffer[6] <<  8 ) | \
 80020d6:	4313      	orrs	r3, r2
                        DemoResults.RngFei = ( double )( ( ( int32_t )demoBuffer[4] << 24 ) | \
 80020d8:	4618      	mov	r0, r3
 80020da:	f7fe fa1b 	bl	8000514 <__aeabi_i2d>
 80020de:	4602      	mov	r2, r0
 80020e0:	460b      	mov	r3, r1
 80020e2:	493c      	ldr	r1, [pc, #240]	@ (80021d4 <RangingDemoRun+0x588>)
 80020e4:	e9c1 2306 	strd	r2, r3, [r1, #24]
                        DemoResults.RssiValue = demoBuffer[8]; // for ranging post-traitment (since V3 only)
 80020e8:	4b3d      	ldr	r3, [pc, #244]	@ (80021e0 <RangingDemoRun+0x594>)
 80020ea:	7a1b      	ldrb	r3, [r3, #8]
 80020ec:	b25a      	sxtb	r2, r3
 80020ee:	4b39      	ldr	r3, [pc, #228]	@ (80021d4 <RangingDemoRun+0x588>)
 80020f0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        modulationParams.PacketType = PACKET_TYPE_RANGING;
 80020f4:	4b38      	ldr	r3, [pc, #224]	@ (80021d8 <RangingDemoRun+0x58c>)
 80020f6:	2202      	movs	r2, #2
 80020f8:	701a      	strb	r2, [r3, #0]
                        packetParams.PacketType     = PACKET_TYPE_RANGING;
 80020fa:	4b3b      	ldr	r3, [pc, #236]	@ (80021e8 <RangingDemoRun+0x59c>)
 80020fc:	2202      	movs	r2, #2
 80020fe:	701a      	strb	r2, [r3, #0]

                        packetParams.Params.LoRa.PayloadLength = 10;
 8002100:	4b39      	ldr	r3, [pc, #228]	@ (80021e8 <RangingDemoRun+0x59c>)
 8002102:	220a      	movs	r2, #10
 8002104:	729a      	strb	r2, [r3, #10]

                        Radio.GetPacketStatus( &PacketStatus );
 8002106:	4b2d      	ldr	r3, [pc, #180]	@ (80021bc <RangingDemoRun+0x570>)
 8002108:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800210c:	f107 0218 	add.w	r2, r7, #24
 8002110:	4610      	mov	r0, r2
 8002112:	4798      	blx	r3
                        Radio.SetPacketType( modulationParams.PacketType );
 8002114:	4b29      	ldr	r3, [pc, #164]	@ (80021bc <RangingDemoRun+0x570>)
 8002116:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002118:	4a2f      	ldr	r2, [pc, #188]	@ (80021d8 <RangingDemoRun+0x58c>)
 800211a:	7812      	ldrb	r2, [r2, #0]
 800211c:	4610      	mov	r0, r2
 800211e:	4798      	blx	r3
                        Radio.SetModulationParams( &modulationParams );
 8002120:	4b26      	ldr	r3, [pc, #152]	@ (80021bc <RangingDemoRun+0x570>)
 8002122:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002124:	482c      	ldr	r0, [pc, #176]	@ (80021d8 <RangingDemoRun+0x58c>)
 8002126:	4798      	blx	r3
                        Radio.SetPacketParams( &packetParams );
 8002128:	4b24      	ldr	r3, [pc, #144]	@ (80021bc <RangingDemoRun+0x570>)
 800212a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800212c:	482e      	ldr	r0, [pc, #184]	@ (80021e8 <RangingDemoRun+0x59c>)
 800212e:	4798      	blx	r3
                        Radio.SetRangingRequestAddress( DemoSettings.RngAddress );
 8002130:	4b22      	ldr	r3, [pc, #136]	@ (80021bc <RangingDemoRun+0x570>)
 8002132:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8002136:	4a1e      	ldr	r2, [pc, #120]	@ (80021b0 <RangingDemoRun+0x564>)
 8002138:	6992      	ldr	r2, [r2, #24]
 800213a:	4610      	mov	r0, r2
 800213c:	4798      	blx	r3
                        Radio.SetRangingCalibration( DemoSettings.RngCalib );
 800213e:	4b1f      	ldr	r3, [pc, #124]	@ (80021bc <RangingDemoRun+0x570>)
 8002140:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002144:	4a1a      	ldr	r2, [pc, #104]	@ (80021b0 <RangingDemoRun+0x564>)
 8002146:	8cd2      	ldrh	r2, [r2, #38]	@ 0x26
 8002148:	4610      	mov	r0, r2
 800214a:	4798      	blx	r3
                        Radio.SetTxParams( DemoSettings.TxPower, RADIO_RAMP_20_US );
 800214c:	4b1b      	ldr	r3, [pc, #108]	@ (80021bc <RangingDemoRun+0x570>)
 800214e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002150:	4a17      	ldr	r2, [pc, #92]	@ (80021b0 <RangingDemoRun+0x564>)
 8002152:	f992 2008 	ldrsb.w	r2, [r2, #8]
 8002156:	21e0      	movs	r1, #224	@ 0xe0
 8002158:	4610      	mov	r0, r2
 800215a:	4798      	blx	r3

                        DemoResults.SnrValue = PacketStatus.Params.LoRa.SnrPkt;
 800215c:	f997 201a 	ldrsb.w	r2, [r7, #26]
 8002160:	4b1c      	ldr	r3, [pc, #112]	@ (80021d4 <RangingDemoRun+0x588>)
 8002162:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
                        measuredChannels = 0;
 8002166:	4b21      	ldr	r3, [pc, #132]	@ (80021ec <RangingDemoRun+0x5a0>)
 8002168:	2200      	movs	r2, #0
 800216a:	801a      	strh	r2, [r3, #0]
                        DemoResults.RngResultIndex   = 0;
 800216c:	4b19      	ldr	r3, [pc, #100]	@ (80021d4 <RangingDemoRun+0x588>)
 800216e:	2200      	movs	r2, #0
 8002170:	62da      	str	r2, [r3, #44]	@ 0x2c
                        demoInternalState = APP_RNG;
 8002172:	4b11      	ldr	r3, [pc, #68]	@ (80021b8 <RangingDemoRun+0x56c>)
 8002174:	2204      	movs	r2, #4
 8002176:	701a      	strb	r2, [r3, #0]
                        printf("MASTER: State changed to APP_RNG\n\r");
 8002178:	481d      	ldr	r0, [pc, #116]	@ (80021f0 <RangingDemoRun+0x5a4>)
 800217a:	f008 fec5 	bl	800af08 <iprintf>
                        TimerCreateTimer( &SendNextPacketEvent,0, DemoSettings.RngReqDelay );
 800217e:	4b0c      	ldr	r3, [pc, #48]	@ (80021b0 <RangingDemoRun+0x564>)
 8002180:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8002182:	461a      	mov	r2, r3
 8002184:	2100      	movs	r1, #0
 8002186:	481b      	ldr	r0, [pc, #108]	@ (80021f4 <RangingDemoRun+0x5a8>)
 8002188:	f000 ff12 	bl	8002fb0 <TimerCreateTimer>
                        printf("MASTER: Timer created with delay %d ms\n\r", DemoSettings.RngReqDelay);
 800218c:	4b08      	ldr	r3, [pc, #32]	@ (80021b0 <RangingDemoRun+0x564>)
 800218e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8002190:	4619      	mov	r1, r3
 8002192:	4819      	ldr	r0, [pc, #100]	@ (80021f8 <RangingDemoRun+0x5ac>)
 8002194:	f008 feb8 	bl	800af08 <iprintf>

                        printf("MASTER: Gets a payload..Done......................................\n\r");
 8002198:	4818      	ldr	r0, [pc, #96]	@ (80021fc <RangingDemoRun+0x5b0>)
 800219a:	f008 feb5 	bl	800af08 <iprintf>
                }
                else
                {
                    demoInternalState = APP_RANGING_CONFIG;
                }
                break;
 800219e:	e2be      	b.n	800271e <RangingDemoRun+0xad2>
                        demoInternalState = APP_RANGING_CONFIG;
 80021a0:	4b05      	ldr	r3, [pc, #20]	@ (80021b8 <RangingDemoRun+0x56c>)
 80021a2:	2203      	movs	r2, #3
 80021a4:	701a      	strb	r2, [r3, #0]
                break;
 80021a6:	e2ba      	b.n	800271e <RangingDemoRun+0xad2>
                    demoInternalState = APP_RANGING_CONFIG;
 80021a8:	4b03      	ldr	r3, [pc, #12]	@ (80021b8 <RangingDemoRun+0x56c>)
 80021aa:	2203      	movs	r2, #3
 80021ac:	701a      	strb	r2, [r3, #0]
                break;
 80021ae:	e2b6      	b.n	800271e <RangingDemoRun+0xad2>
 80021b0:	20000328 	.word	0x20000328
 80021b4:	2000149e 	.word	0x2000149e
 80021b8:	2000149d 	.word	0x2000149d
 80021bc:	0800c318 	.word	0x0800c318
 80021c0:	0800c174 	.word	0x0800c174
 80021c4:	0800bee8 	.word	0x0800bee8
 80021c8:	20001471 	.word	0x20001471
 80021cc:	2000149c 	.word	0x2000149c
 80021d0:	0800bf10 	.word	0x0800bf10
 80021d4:	20000350 	.word	0x20000350
 80021d8:	20001474 	.word	0x20001474
 80021dc:	20000004 	.word	0x20000004
 80021e0:	200014a4 	.word	0x200014a4
 80021e4:	0800bf38 	.word	0x0800bf38
 80021e8:	20001484 	.word	0x20001484
 80021ec:	200014a0 	.word	0x200014a0
 80021f0:	0800bf58 	.word	0x0800bf58
 80021f4:	080027f1 	.word	0x080027f1
 80021f8:	0800bf7c 	.word	0x0800bf7c
 80021fc:	0800bfa8 	.word	0x0800bfa8

            case APP_TX:
                if( DemoSettings.RngStatus == RNG_INIT )
 8002200:	4ba0      	ldr	r3, [pc, #640]	@ (8002484 <RangingDemoRun+0x838>)
 8002202:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d10a      	bne.n	8002220 <RangingDemoRun+0x5d4>
                {
                    Radio.SetRx( ( TickTime_t ) { RX_TIMEOUT_TICK_SIZE, RNG_COM_TIMEOUT });
 800220a:	4b9f      	ldr	r3, [pc, #636]	@ (8002488 <RangingDemoRun+0x83c>)
 800220c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800220e:	4a9f      	ldr	r2, [pc, #636]	@ (800248c <RangingDemoRun+0x840>)
 8002210:	6812      	ldr	r2, [r2, #0]
 8002212:	617a      	str	r2, [r7, #20]
 8002214:	6978      	ldr	r0, [r7, #20]
 8002216:	4798      	blx	r3
                    demoInternalState = APP_IDLE;
 8002218:	4b9d      	ldr	r3, [pc, #628]	@ (8002490 <RangingDemoRun+0x844>)
 800221a:	2200      	movs	r2, #0
 800221c:	701a      	strb	r2, [r3, #0]
                }
                else
                {
                    demoInternalState = APP_RANGING_CONFIG;
                }
                break;
 800221e:	e27e      	b.n	800271e <RangingDemoRun+0xad2>
                    demoInternalState = APP_RANGING_CONFIG;
 8002220:	4b9b      	ldr	r3, [pc, #620]	@ (8002490 <RangingDemoRun+0x844>)
 8002222:	2203      	movs	r2, #3
 8002224:	701a      	strb	r2, [r3, #0]
                break;
 8002226:	e27a      	b.n	800271e <RangingDemoRun+0xad2>

            case APP_RX_TIMEOUT:
                DemoSettings.RngStatus = RNG_TIMEOUT;
 8002228:	4b96      	ldr	r3, [pc, #600]	@ (8002484 <RangingDemoRun+0x838>)
 800222a:	2203      	movs	r2, #3
 800222c:	f883 2020 	strb.w	r2, [r3, #32]
                demoInternalState = APP_RANGING_CONFIG;
 8002230:	4b97      	ldr	r3, [pc, #604]	@ (8002490 <RangingDemoRun+0x844>)
 8002232:	2203      	movs	r2, #3
 8002234:	701a      	strb	r2, [r3, #0]
                printf("MASTER: RX timeout.....\n\r");
 8002236:	4897      	ldr	r0, [pc, #604]	@ (8002494 <RangingDemoRun+0x848>)
 8002238:	f008 fe66 	bl	800af08 <iprintf>
                break;
 800223c:	e26f      	b.n	800271e <RangingDemoRun+0xad2>

            case APP_RX_ERROR:
                demoInternalState = APP_RANGING_CONFIG;
 800223e:	4b94      	ldr	r3, [pc, #592]	@ (8002490 <RangingDemoRun+0x844>)
 8002240:	2203      	movs	r2, #3
 8002242:	701a      	strb	r2, [r3, #0]
                break;
 8002244:	e26b      	b.n	800271e <RangingDemoRun+0xad2>

            case APP_TX_TIMEOUT:
                demoInternalState = APP_RANGING_CONFIG;
 8002246:	4b92      	ldr	r3, [pc, #584]	@ (8002490 <RangingDemoRun+0x844>)
 8002248:	2203      	movs	r2, #3
 800224a:	701a      	strb	r2, [r3, #0]
                printf("MASTER: TX timeout.....\n\r");
 800224c:	4892      	ldr	r0, [pc, #584]	@ (8002498 <RangingDemoRun+0x84c>)
 800224e:	f008 fe5b 	bl	800af08 <iprintf>

                break;
 8002252:	e264      	b.n	800271e <RangingDemoRun+0xad2>

            case APP_IDLE:
                if( (DemoSettings.RngStatus == RNG_PROCESS) && (SendNext == true) )
 8002254:	4b8b      	ldr	r3, [pc, #556]	@ (8002484 <RangingDemoRun+0x838>)
 8002256:	f893 3020 	ldrb.w	r3, [r3, #32]
 800225a:	2b01      	cmp	r3, #1
 800225c:	f040 825a 	bne.w	8002714 <RangingDemoRun+0xac8>
 8002260:	4b8e      	ldr	r3, [pc, #568]	@ (800249c <RangingDemoRun+0x850>)
 8002262:	781b      	ldrb	r3, [r3, #0]
 8002264:	2b01      	cmp	r3, #1
 8002266:	f040 8255 	bne.w	8002714 <RangingDemoRun+0xac8>
                {
                    DemoResults.CntPacketRxKOSlave++;
 800226a:	4b8d      	ldr	r3, [pc, #564]	@ (80024a0 <RangingDemoRun+0x854>)
 800226c:	691b      	ldr	r3, [r3, #16]
 800226e:	3301      	adds	r3, #1
 8002270:	4a8b      	ldr	r2, [pc, #556]	@ (80024a0 <RangingDemoRun+0x854>)
 8002272:	6113      	str	r3, [r2, #16]
                    demoInternalState = APP_RNG;
 8002274:	4b86      	ldr	r3, [pc, #536]	@ (8002490 <RangingDemoRun+0x844>)
 8002276:	2204      	movs	r2, #4
 8002278:	701a      	strb	r2, [r3, #0]
                }
                break;
 800227a:	e24b      	b.n	8002714 <RangingDemoRun+0xac8>

            default:
                demoInternalState = APP_RANGING_CONFIG;
 800227c:	4b84      	ldr	r3, [pc, #528]	@ (8002490 <RangingDemoRun+0x844>)
 800227e:	2203      	movs	r2, #3
 8002280:	701a      	strb	r2, [r3, #0]
                break;
 8002282:	e24c      	b.n	800271e <RangingDemoRun+0xad2>
        }
    }
    else    // Slave Ranging Demo
    {
        printf("Hello Slave, lets receive from MASTER.....\n\r");
 8002284:	4887      	ldr	r0, [pc, #540]	@ (80024a4 <RangingDemoRun+0x858>)
 8002286:	f008 fe3f 	bl	800af08 <iprintf>
        switch( demoInternalState )
 800228a:	4b81      	ldr	r3, [pc, #516]	@ (8002490 <RangingDemoRun+0x844>)
 800228c:	781b      	ldrb	r3, [r3, #0]
 800228e:	2b09      	cmp	r3, #9
 8002290:	f200 8236 	bhi.w	8002700 <RangingDemoRun+0xab4>
 8002294:	a201      	add	r2, pc, #4	@ (adr r2, 800229c <RangingDemoRun+0x650>)
 8002296:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800229a:	bf00      	nop
 800229c:	080026e7 	.word	0x080026e7
 80022a0:	08002465 	.word	0x08002465
 80022a4:	0800247d 	.word	0x0800247d
 80022a8:	080022c5 	.word	0x080022c5
 80022ac:	08002329 	.word	0x08002329
 80022b0:	080024d9 	.word	0x080024d9
 80022b4:	080026cf 	.word	0x080026cf
 80022b8:	080026d7 	.word	0x080026d7
 80022bc:	08002633 	.word	0x08002633
 80022c0:	080026df 	.word	0x080026df
        {
            case APP_RANGING_CONFIG:
                DemoSettings.RngStatus = RNG_INIT;
 80022c4:	4b6f      	ldr	r3, [pc, #444]	@ (8002484 <RangingDemoRun+0x838>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	f883 2020 	strb.w	r2, [r3, #32]
                modulationParams.PacketType = PACKET_TYPE_LORA;
 80022cc:	4b76      	ldr	r3, [pc, #472]	@ (80024a8 <RangingDemoRun+0x85c>)
 80022ce:	2201      	movs	r2, #1
 80022d0:	701a      	strb	r2, [r3, #0]
                packetParams.PacketType     = PACKET_TYPE_LORA;
 80022d2:	4b76      	ldr	r3, [pc, #472]	@ (80024ac <RangingDemoRun+0x860>)
 80022d4:	2201      	movs	r2, #1
 80022d6:	701a      	strb	r2, [r3, #0]
                packetParams.Params.LoRa.PayloadLength  = 9;
 80022d8:	4b74      	ldr	r3, [pc, #464]	@ (80024ac <RangingDemoRun+0x860>)
 80022da:	2209      	movs	r2, #9
 80022dc:	729a      	strb	r2, [r3, #10]

                Radio.SetPacketType( modulationParams.PacketType );
 80022de:	4b6a      	ldr	r3, [pc, #424]	@ (8002488 <RangingDemoRun+0x83c>)
 80022e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022e2:	4a71      	ldr	r2, [pc, #452]	@ (80024a8 <RangingDemoRun+0x85c>)
 80022e4:	7812      	ldrb	r2, [r2, #0]
 80022e6:	4610      	mov	r0, r2
 80022e8:	4798      	blx	r3
                Radio.SetModulationParams( &modulationParams );
 80022ea:	4b67      	ldr	r3, [pc, #412]	@ (8002488 <RangingDemoRun+0x83c>)
 80022ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ee:	486e      	ldr	r0, [pc, #440]	@ (80024a8 <RangingDemoRun+0x85c>)
 80022f0:	4798      	blx	r3
                Radio.SetPacketParams( &packetParams );
 80022f2:	4b65      	ldr	r3, [pc, #404]	@ (8002488 <RangingDemoRun+0x83c>)
 80022f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022f6:	486d      	ldr	r0, [pc, #436]	@ (80024ac <RangingDemoRun+0x860>)
 80022f8:	4798      	blx	r3
                Radio.SetRfFrequency( DemoSettings.Frequency );
 80022fa:	4b63      	ldr	r3, [pc, #396]	@ (8002488 <RangingDemoRun+0x83c>)
 80022fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022fe:	4a61      	ldr	r2, [pc, #388]	@ (8002484 <RangingDemoRun+0x838>)
 8002300:	6852      	ldr	r2, [r2, #4]
 8002302:	4610      	mov	r0, r2
 8002304:	4798      	blx	r3
                // use listen mode here instead of rx continuous
                printf("SLAVE: use listen mode here instead of rx continuous....\n\r");
 8002306:	486a      	ldr	r0, [pc, #424]	@ (80024b0 <RangingDemoRun+0x864>)
 8002308:	f008 fdfe 	bl	800af08 <iprintf>
                Radio.SetRx( ( TickTime_t ) { RADIO_TICK_SIZE_1000_US, 0x1000 } ); //0xFFFF
 800230c:	4b5e      	ldr	r3, [pc, #376]	@ (8002488 <RangingDemoRun+0x83c>)
 800230e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002310:	4a68      	ldr	r2, [pc, #416]	@ (80024b4 <RangingDemoRun+0x868>)
 8002312:	6812      	ldr	r2, [r2, #0]
 8002314:	613a      	str	r2, [r7, #16]
 8002316:	6938      	ldr	r0, [r7, #16]
 8002318:	4798      	blx	r3
                printf("SLAVE: listen mode finished....\n\r");
 800231a:	4867      	ldr	r0, [pc, #412]	@ (80024b8 <RangingDemoRun+0x86c>)
 800231c:	f008 fdf4 	bl	800af08 <iprintf>
                demoInternalState = APP_IDLE;
 8002320:	4b5b      	ldr	r3, [pc, #364]	@ (8002490 <RangingDemoRun+0x844>)
 8002322:	2200      	movs	r2, #0
 8002324:	701a      	strb	r2, [r3, #0]
                break;
 8002326:	e1fa      	b.n	800271e <RangingDemoRun+0xad2>

            case APP_RNG:
                if( SendNext == true )
 8002328:	4b5c      	ldr	r3, [pc, #368]	@ (800249c <RangingDemoRun+0x850>)
 800232a:	781b      	ldrb	r3, [r3, #0]
 800232c:	2b01      	cmp	r3, #1
 800232e:	f040 81f3 	bne.w	8002718 <RangingDemoRun+0xacc>
                {
                    SendNext = false;
 8002332:	4b5a      	ldr	r3, [pc, #360]	@ (800249c <RangingDemoRun+0x850>)
 8002334:	2200      	movs	r2, #0
 8002336:	701a      	strb	r2, [r3, #0]
                    measuredChannels++;
 8002338:	4b60      	ldr	r3, [pc, #384]	@ (80024bc <RangingDemoRun+0x870>)
 800233a:	881b      	ldrh	r3, [r3, #0]
 800233c:	3301      	adds	r3, #1
 800233e:	b29a      	uxth	r2, r3
 8002340:	4b5e      	ldr	r3, [pc, #376]	@ (80024bc <RangingDemoRun+0x870>)
 8002342:	801a      	strh	r2, [r3, #0]
                    if( measuredChannels <= DemoSettings.RngRequestCount )
 8002344:	4b4f      	ldr	r3, [pc, #316]	@ (8002484 <RangingDemoRun+0x838>)
 8002346:	7f9b      	ldrb	r3, [r3, #30]
 8002348:	461a      	mov	r2, r3
 800234a:	4b5c      	ldr	r3, [pc, #368]	@ (80024bc <RangingDemoRun+0x870>)
 800234c:	881b      	ldrh	r3, [r3, #0]
 800234e:	429a      	cmp	r2, r3
 8002350:	d371      	bcc.n	8002436 <RangingDemoRun+0x7ea>
                    {
						Radio.SetRfFrequency( rangingChannels[currentChannel] );
 8002352:	4b4d      	ldr	r3, [pc, #308]	@ (8002488 <RangingDemoRun+0x83c>)
 8002354:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002356:	4a5a      	ldr	r2, [pc, #360]	@ (80024c0 <RangingDemoRun+0x874>)
 8002358:	7812      	ldrb	r2, [r2, #0]
 800235a:	4611      	mov	r1, r2
 800235c:	4a59      	ldr	r2, [pc, #356]	@ (80024c4 <RangingDemoRun+0x878>)
 800235e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8002362:	4610      	mov	r0, r2
 8002364:	4798      	blx	r3
						switch( DemoSettings.RngAntenna )
 8002366:	4b47      	ldr	r3, [pc, #284]	@ (8002484 <RangingDemoRun+0x838>)
 8002368:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800236c:	2b02      	cmp	r3, #2
 800236e:	d01a      	beq.n	80023a6 <RangingDemoRun+0x75a>
 8002370:	2b02      	cmp	r3, #2
 8002372:	dc51      	bgt.n	8002418 <RangingDemoRun+0x7cc>
 8002374:	2b00      	cmp	r3, #0
 8002376:	d02b      	beq.n	80023d0 <RangingDemoRun+0x784>
 8002378:	2b01      	cmp	r3, #1
 800237a:	d14d      	bne.n	8002418 <RangingDemoRun+0x7cc>
                        {
                            case DEMO_RNG_ANT_1:
								DemoSettings.AntennaSwitch = 1;
 800237c:	4b41      	ldr	r3, [pc, #260]	@ (8002484 <RangingDemoRun+0x838>)
 800237e:	2201      	movs	r2, #1
 8002380:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
								currentChannel++;
 8002384:	4b4e      	ldr	r3, [pc, #312]	@ (80024c0 <RangingDemoRun+0x874>)
 8002386:	781b      	ldrb	r3, [r3, #0]
 8002388:	3301      	adds	r3, #1
 800238a:	b2da      	uxtb	r2, r3
 800238c:	4b4c      	ldr	r3, [pc, #304]	@ (80024c0 <RangingDemoRun+0x874>)
 800238e:	701a      	strb	r2, [r3, #0]
                                if( currentChannel >= CHANNELS )
 8002390:	4b4b      	ldr	r3, [pc, #300]	@ (80024c0 <RangingDemoRun+0x874>)
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	2b27      	cmp	r3, #39	@ 0x27
 8002396:	d93a      	bls.n	800240e <RangingDemoRun+0x7c2>
                                {
                                    currentChannel -= CHANNELS;
 8002398:	4b49      	ldr	r3, [pc, #292]	@ (80024c0 <RangingDemoRun+0x874>)
 800239a:	781b      	ldrb	r3, [r3, #0]
 800239c:	3b28      	subs	r3, #40	@ 0x28
 800239e:	b2da      	uxtb	r2, r3
 80023a0:	4b47      	ldr	r3, [pc, #284]	@ (80024c0 <RangingDemoRun+0x874>)
 80023a2:	701a      	strb	r2, [r3, #0]
                                }
							break;
 80023a4:	e033      	b.n	800240e <RangingDemoRun+0x7c2>
								
							case DEMO_RNG_ANT_2:
								DemoSettings.AntennaSwitch = 2;
 80023a6:	4b37      	ldr	r3, [pc, #220]	@ (8002484 <RangingDemoRun+0x838>)
 80023a8:	2202      	movs	r2, #2
 80023aa:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
                                currentChannel++;
 80023ae:	4b44      	ldr	r3, [pc, #272]	@ (80024c0 <RangingDemoRun+0x874>)
 80023b0:	781b      	ldrb	r3, [r3, #0]
 80023b2:	3301      	adds	r3, #1
 80023b4:	b2da      	uxtb	r2, r3
 80023b6:	4b42      	ldr	r3, [pc, #264]	@ (80024c0 <RangingDemoRun+0x874>)
 80023b8:	701a      	strb	r2, [r3, #0]
                                if( currentChannel >= CHANNELS )
 80023ba:	4b41      	ldr	r3, [pc, #260]	@ (80024c0 <RangingDemoRun+0x874>)
 80023bc:	781b      	ldrb	r3, [r3, #0]
 80023be:	2b27      	cmp	r3, #39	@ 0x27
 80023c0:	d927      	bls.n	8002412 <RangingDemoRun+0x7c6>
                                {
                                    currentChannel -= CHANNELS;
 80023c2:	4b3f      	ldr	r3, [pc, #252]	@ (80024c0 <RangingDemoRun+0x874>)
 80023c4:	781b      	ldrb	r3, [r3, #0]
 80023c6:	3b28      	subs	r3, #40	@ 0x28
 80023c8:	b2da      	uxtb	r2, r3
 80023ca:	4b3d      	ldr	r3, [pc, #244]	@ (80024c0 <RangingDemoRun+0x874>)
 80023cc:	701a      	strb	r2, [r3, #0]
                                }
							break;
 80023ce:	e020      	b.n	8002412 <RangingDemoRun+0x7c6>

                            case DEMO_RNG_ANT_BOTH:
                                if( DemoSettings.AntennaSwitch == 1 )
 80023d0:	4b2c      	ldr	r3, [pc, #176]	@ (8002484 <RangingDemoRun+0x838>)
 80023d2:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80023d6:	2b01      	cmp	r3, #1
 80023d8:	d104      	bne.n	80023e4 <RangingDemoRun+0x798>
                                {
                                    DemoSettings.AntennaSwitch = 2;
 80023da:	4b2a      	ldr	r3, [pc, #168]	@ (8002484 <RangingDemoRun+0x838>)
 80023dc:	2202      	movs	r2, #2
 80023de:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
                                    if( currentChannel >= CHANNELS )
                                    {
                                        currentChannel -= CHANNELS;
                                    }
                                }
							break;
 80023e2:	e018      	b.n	8002416 <RangingDemoRun+0x7ca>
                                    DemoSettings.AntennaSwitch = 2;
 80023e4:	4b27      	ldr	r3, [pc, #156]	@ (8002484 <RangingDemoRun+0x838>)
 80023e6:	2202      	movs	r2, #2
 80023e8:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
                                    currentChannel++;
 80023ec:	4b34      	ldr	r3, [pc, #208]	@ (80024c0 <RangingDemoRun+0x874>)
 80023ee:	781b      	ldrb	r3, [r3, #0]
 80023f0:	3301      	adds	r3, #1
 80023f2:	b2da      	uxtb	r2, r3
 80023f4:	4b32      	ldr	r3, [pc, #200]	@ (80024c0 <RangingDemoRun+0x874>)
 80023f6:	701a      	strb	r2, [r3, #0]
                                    if( currentChannel >= CHANNELS )
 80023f8:	4b31      	ldr	r3, [pc, #196]	@ (80024c0 <RangingDemoRun+0x874>)
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	2b27      	cmp	r3, #39	@ 0x27
 80023fe:	d90a      	bls.n	8002416 <RangingDemoRun+0x7ca>
                                        currentChannel -= CHANNELS;
 8002400:	4b2f      	ldr	r3, [pc, #188]	@ (80024c0 <RangingDemoRun+0x874>)
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	3b28      	subs	r3, #40	@ 0x28
 8002406:	b2da      	uxtb	r2, r3
 8002408:	4b2d      	ldr	r3, [pc, #180]	@ (80024c0 <RangingDemoRun+0x874>)
 800240a:	701a      	strb	r2, [r3, #0]
							break;
 800240c:	e003      	b.n	8002416 <RangingDemoRun+0x7ca>
							break;
 800240e:	bf00      	nop
 8002410:	e002      	b.n	8002418 <RangingDemoRun+0x7cc>
							break;
 8002412:	bf00      	nop
 8002414:	e000      	b.n	8002418 <RangingDemoRun+0x7cc>
							break;
 8002416:	bf00      	nop
                        }
                        SetAntennaSwitch( );
 8002418:	f000 fae2 	bl	80029e0 <SetAntennaSwitch>
                        demoInternalState = APP_IDLE;
 800241c:	4b1c      	ldr	r3, [pc, #112]	@ (8002490 <RangingDemoRun+0x844>)
 800241e:	2200      	movs	r2, #0
 8002420:	701a      	strb	r2, [r3, #0]
                        Radio.SetRx( ( TickTime_t ){ RADIO_TICK_SIZE_1000_US, DemoSettings.RngReqDelay } );
 8002422:	4b19      	ldr	r3, [pc, #100]	@ (8002488 <RangingDemoRun+0x83c>)
 8002424:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002426:	2202      	movs	r2, #2
 8002428:	733a      	strb	r2, [r7, #12]
 800242a:	4a16      	ldr	r2, [pc, #88]	@ (8002484 <RangingDemoRun+0x838>)
 800242c:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 800242e:	81fa      	strh	r2, [r7, #14]
 8002430:	68f8      	ldr	r0, [r7, #12]
 8002432:	4798      	blx	r3
                        Radio.SetStandby( STDBY_RC );
                        DemoSettings.RngStatus = RNG_VALID;
                        demoInternalState = APP_RANGING_CONFIG;
                    }
                }
                break;
 8002434:	e170      	b.n	8002718 <RangingDemoRun+0xacc>
                        TimerCancelTimer( );
 8002436:	f000 fe73 	bl	8003120 <TimerCancelTimer>
                        demoStatus = DEMO_RANGING_TERMINATED;
 800243a:	4b23      	ldr	r3, [pc, #140]	@ (80024c8 <RangingDemoRun+0x87c>)
 800243c:	2203      	movs	r2, #3
 800243e:	701a      	strb	r2, [r3, #0]
                        printf("SLAVE: demo ranging terminated....\n\r");
 8002440:	4822      	ldr	r0, [pc, #136]	@ (80024cc <RangingDemoRun+0x880>)
 8002442:	f008 fd61 	bl	800af08 <iprintf>
                        demoRunning = false;
 8002446:	4b22      	ldr	r3, [pc, #136]	@ (80024d0 <RangingDemoRun+0x884>)
 8002448:	2200      	movs	r2, #0
 800244a:	701a      	strb	r2, [r3, #0]
                        Radio.SetStandby( STDBY_RC );
 800244c:	4b0e      	ldr	r3, [pc, #56]	@ (8002488 <RangingDemoRun+0x83c>)
 800244e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002450:	2000      	movs	r0, #0
 8002452:	4798      	blx	r3
                        DemoSettings.RngStatus = RNG_VALID;
 8002454:	4b0b      	ldr	r3, [pc, #44]	@ (8002484 <RangingDemoRun+0x838>)
 8002456:	2202      	movs	r2, #2
 8002458:	f883 2020 	strb.w	r2, [r3, #32]
                        demoInternalState = APP_RANGING_CONFIG;
 800245c:	4b0c      	ldr	r3, [pc, #48]	@ (8002490 <RangingDemoRun+0x844>)
 800245e:	2203      	movs	r2, #3
 8002460:	701a      	strb	r2, [r3, #0]
                break;
 8002462:	e159      	b.n	8002718 <RangingDemoRun+0xacc>

            case APP_RANGING_DONE:
                DemoResults.CntPacketRxOK++;
 8002464:	4b0e      	ldr	r3, [pc, #56]	@ (80024a0 <RangingDemoRun+0x854>)
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	3301      	adds	r3, #1
 800246a:	4a0d      	ldr	r2, [pc, #52]	@ (80024a0 <RangingDemoRun+0x854>)
 800246c:	6053      	str	r3, [r2, #4]
                demoInternalState = APP_RNG;
 800246e:	4b08      	ldr	r3, [pc, #32]	@ (8002490 <RangingDemoRun+0x844>)
 8002470:	2204      	movs	r2, #4
 8002472:	701a      	strb	r2, [r3, #0]
                printf("SLAVE: YOHOOO Ranging Done....\n\r");
 8002474:	4817      	ldr	r0, [pc, #92]	@ (80024d4 <RangingDemoRun+0x888>)
 8002476:	f008 fd47 	bl	800af08 <iprintf>
                break;
 800247a:	e150      	b.n	800271e <RangingDemoRun+0xad2>

            case APP_RANGING_TIMEOUT:
                demoInternalState = APP_RNG;
 800247c:	4b04      	ldr	r3, [pc, #16]	@ (8002490 <RangingDemoRun+0x844>)
 800247e:	2204      	movs	r2, #4
 8002480:	701a      	strb	r2, [r3, #0]
                break;
 8002482:	e14c      	b.n	800271e <RangingDemoRun+0xad2>
 8002484:	20000328 	.word	0x20000328
 8002488:	0800c318 	.word	0x0800c318
 800248c:	0800c170 	.word	0x0800c170
 8002490:	2000149d 	.word	0x2000149d
 8002494:	0800bff0 	.word	0x0800bff0
 8002498:	0800c00c 	.word	0x0800c00c
 800249c:	200015a3 	.word	0x200015a3
 80024a0:	20000350 	.word	0x20000350
 80024a4:	0800c028 	.word	0x0800c028
 80024a8:	20001474 	.word	0x20001474
 80024ac:	20001484 	.word	0x20001484
 80024b0:	0800c058 	.word	0x0800c058
 80024b4:	0800c178 	.word	0x0800c178
 80024b8:	0800c094 	.word	0x0800c094
 80024bc:	200014a0 	.word	0x200014a0
 80024c0:	2000149e 	.word	0x2000149e
 80024c4:	0800c1c4 	.word	0x0800c1c4
 80024c8:	20001471 	.word	0x20001471
 80024cc:	0800c0b8 	.word	0x0800c0b8
 80024d0:	2000149c 	.word	0x2000149c
 80024d4:	0800c0e0 	.word	0x0800c0e0

            case APP_RX:
                if( DemoSettings.RngStatus == RNG_INIT )
 80024d8:	4b94      	ldr	r3, [pc, #592]	@ (800272c <RangingDemoRun+0xae0>)
 80024da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	f040 80a3 	bne.w	800262a <RangingDemoRun+0x9de>
                {
                    PacketStatus_t PacketStatus;

                    Radio.GetPayload( demoBuffer, &demoBufferSize, BUFFER_SIZE );
 80024e4:	4b92      	ldr	r3, [pc, #584]	@ (8002730 <RangingDemoRun+0xae4>)
 80024e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024e8:	22ff      	movs	r2, #255	@ 0xff
 80024ea:	4992      	ldr	r1, [pc, #584]	@ (8002734 <RangingDemoRun+0xae8>)
 80024ec:	4892      	ldr	r0, [pc, #584]	@ (8002738 <RangingDemoRun+0xaec>)
 80024ee:	4798      	blx	r3
                    Radio.GetPacketStatus( &PacketStatus );
 80024f0:	4b8f      	ldr	r3, [pc, #572]	@ (8002730 <RangingDemoRun+0xae4>)
 80024f2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80024f6:	1d3a      	adds	r2, r7, #4
 80024f8:	4610      	mov	r0, r2
 80024fa:	4798      	blx	r3
                    printf("SLAVE: YOHOOO I got the packet from MASTER..............\n\r");
 80024fc:	488f      	ldr	r0, [pc, #572]	@ (800273c <RangingDemoRun+0xaf0>)
 80024fe:	f008 fd03 	bl	800af08 <iprintf>

                    if( ( demoBufferSize > 0 ) && \
 8002502:	4b8c      	ldr	r3, [pc, #560]	@ (8002734 <RangingDemoRun+0xae8>)
 8002504:	781b      	ldrb	r3, [r3, #0]
 8002506:	2b00      	cmp	r3, #0
 8002508:	f000 808b 	beq.w	8002622 <RangingDemoRun+0x9d6>
                        ( demoBuffer[0] == ( ( DemoSettings.RngAddress >> 24 ) & 0xFF ) ) && \
 800250c:	4b8a      	ldr	r3, [pc, #552]	@ (8002738 <RangingDemoRun+0xaec>)
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	461a      	mov	r2, r3
 8002512:	4b86      	ldr	r3, [pc, #536]	@ (800272c <RangingDemoRun+0xae0>)
 8002514:	699b      	ldr	r3, [r3, #24]
 8002516:	0e1b      	lsrs	r3, r3, #24
                    if( ( demoBufferSize > 0 ) && \
 8002518:	429a      	cmp	r2, r3
 800251a:	f040 8082 	bne.w	8002622 <RangingDemoRun+0x9d6>
                        ( demoBuffer[1] == ( ( DemoSettings.RngAddress >> 16 ) & 0xFF ) ) && \
 800251e:	4b86      	ldr	r3, [pc, #536]	@ (8002738 <RangingDemoRun+0xaec>)
 8002520:	785b      	ldrb	r3, [r3, #1]
 8002522:	461a      	mov	r2, r3
 8002524:	4b81      	ldr	r3, [pc, #516]	@ (800272c <RangingDemoRun+0xae0>)
 8002526:	699b      	ldr	r3, [r3, #24]
 8002528:	0c1b      	lsrs	r3, r3, #16
 800252a:	b2db      	uxtb	r3, r3
                        ( demoBuffer[0] == ( ( DemoSettings.RngAddress >> 24 ) & 0xFF ) ) && \
 800252c:	429a      	cmp	r2, r3
 800252e:	d178      	bne.n	8002622 <RangingDemoRun+0x9d6>
                        ( demoBuffer[2] == ( ( DemoSettings.RngAddress >>  8 ) & 0xFF ) ) && \
 8002530:	4b81      	ldr	r3, [pc, #516]	@ (8002738 <RangingDemoRun+0xaec>)
 8002532:	789b      	ldrb	r3, [r3, #2]
 8002534:	461a      	mov	r2, r3
 8002536:	4b7d      	ldr	r3, [pc, #500]	@ (800272c <RangingDemoRun+0xae0>)
 8002538:	699b      	ldr	r3, [r3, #24]
 800253a:	0a1b      	lsrs	r3, r3, #8
 800253c:	b2db      	uxtb	r3, r3
                        ( demoBuffer[1] == ( ( DemoSettings.RngAddress >> 16 ) & 0xFF ) ) && \
 800253e:	429a      	cmp	r2, r3
 8002540:	d16f      	bne.n	8002622 <RangingDemoRun+0x9d6>
                        ( demoBuffer[3] == (   DemoSettings.RngAddress         & 0xFF ) ) )
 8002542:	4b7d      	ldr	r3, [pc, #500]	@ (8002738 <RangingDemoRun+0xaec>)
 8002544:	78db      	ldrb	r3, [r3, #3]
 8002546:	461a      	mov	r2, r3
 8002548:	4b78      	ldr	r3, [pc, #480]	@ (800272c <RangingDemoRun+0xae0>)
 800254a:	699b      	ldr	r3, [r3, #24]
 800254c:	b2db      	uxtb	r3, r3
                        ( demoBuffer[2] == ( ( DemoSettings.RngAddress >>  8 ) & 0xFF ) ) && \
 800254e:	429a      	cmp	r2, r3
 8002550:	d167      	bne.n	8002622 <RangingDemoRun+0x9d6>
                    {
                        DemoResults.RngFei    = Radio.GetFrequencyError( );
 8002552:	4b77      	ldr	r3, [pc, #476]	@ (8002730 <RangingDemoRun+0xae4>)
 8002554:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 8002558:	4798      	blx	r3
 800255a:	eeb0 7a40 	vmov.f32	s14, s0
 800255e:	eef0 7a60 	vmov.f32	s15, s1
 8002562:	4b77      	ldr	r3, [pc, #476]	@ (8002740 <RangingDemoRun+0xaf4>)
 8002564:	ed83 7b06 	vstr	d7, [r3, #24]
                        DemoResults.RssiValue = PacketStatus.Params.LoRa.RssiPkt;
 8002568:	f997 2005 	ldrsb.w	r2, [r7, #5]
 800256c:	4b74      	ldr	r3, [pc, #464]	@ (8002740 <RangingDemoRun+0xaf4>)
 800256e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        DemoResults.CntPacketTx++;
 8002572:	4b73      	ldr	r3, [pc, #460]	@ (8002740 <RangingDemoRun+0xaf4>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	3301      	adds	r3, #1
 8002578:	4a71      	ldr	r2, [pc, #452]	@ (8002740 <RangingDemoRun+0xaf4>)
 800257a:	6013      	str	r3, [r2, #0]
                        currentChannel                                 = demoBuffer[4];
 800257c:	4b6e      	ldr	r3, [pc, #440]	@ (8002738 <RangingDemoRun+0xaec>)
 800257e:	791a      	ldrb	r2, [r3, #4]
 8002580:	4b70      	ldr	r3, [pc, #448]	@ (8002744 <RangingDemoRun+0xaf8>)
 8002582:	701a      	strb	r2, [r3, #0]
                        DemoSettings.RngAntenna      = demoBuffer[5];
 8002584:	4b6c      	ldr	r3, [pc, #432]	@ (8002738 <RangingDemoRun+0xaec>)
 8002586:	795a      	ldrb	r2, [r3, #5]
 8002588:	4b68      	ldr	r3, [pc, #416]	@ (800272c <RangingDemoRun+0xae0>)
 800258a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
                        DemoSettings.RngRequestCount = demoBuffer[6];
 800258e:	4b6a      	ldr	r3, [pc, #424]	@ (8002738 <RangingDemoRun+0xaec>)
 8002590:	799a      	ldrb	r2, [r3, #6]
 8002592:	4b66      	ldr	r3, [pc, #408]	@ (800272c <RangingDemoRun+0xae0>)
 8002594:	779a      	strb	r2, [r3, #30]
                        demoBuffer[4] = ( ( ( int32_t )DemoResults.RngFei ) >> 24 ) & 0xFF ;
 8002596:	4b6a      	ldr	r3, [pc, #424]	@ (8002740 <RangingDemoRun+0xaf4>)
 8002598:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800259c:	4610      	mov	r0, r2
 800259e:	4619      	mov	r1, r3
 80025a0:	f7fe fa34 	bl	8000a0c <__aeabi_d2iz>
 80025a4:	4603      	mov	r3, r0
 80025a6:	0e1b      	lsrs	r3, r3, #24
 80025a8:	b2da      	uxtb	r2, r3
 80025aa:	4b63      	ldr	r3, [pc, #396]	@ (8002738 <RangingDemoRun+0xaec>)
 80025ac:	711a      	strb	r2, [r3, #4]
                        demoBuffer[5] = ( ( ( int32_t )DemoResults.RngFei ) >> 16 ) & 0xFF ;
 80025ae:	4b64      	ldr	r3, [pc, #400]	@ (8002740 <RangingDemoRun+0xaf4>)
 80025b0:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80025b4:	4610      	mov	r0, r2
 80025b6:	4619      	mov	r1, r3
 80025b8:	f7fe fa28 	bl	8000a0c <__aeabi_d2iz>
 80025bc:	4603      	mov	r3, r0
 80025be:	141b      	asrs	r3, r3, #16
 80025c0:	b2da      	uxtb	r2, r3
 80025c2:	4b5d      	ldr	r3, [pc, #372]	@ (8002738 <RangingDemoRun+0xaec>)
 80025c4:	715a      	strb	r2, [r3, #5]
                        demoBuffer[6] = ( ( ( int32_t )DemoResults.RngFei ) >>  8 ) & 0xFF ;
 80025c6:	4b5e      	ldr	r3, [pc, #376]	@ (8002740 <RangingDemoRun+0xaf4>)
 80025c8:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80025cc:	4610      	mov	r0, r2
 80025ce:	4619      	mov	r1, r3
 80025d0:	f7fe fa1c 	bl	8000a0c <__aeabi_d2iz>
 80025d4:	4603      	mov	r3, r0
 80025d6:	121b      	asrs	r3, r3, #8
 80025d8:	b2da      	uxtb	r2, r3
 80025da:	4b57      	ldr	r3, [pc, #348]	@ (8002738 <RangingDemoRun+0xaec>)
 80025dc:	719a      	strb	r2, [r3, #6]
                        demoBuffer[7] = ( ( ( int32_t )DemoResults.RngFei ) & 0xFF );
 80025de:	4b58      	ldr	r3, [pc, #352]	@ (8002740 <RangingDemoRun+0xaf4>)
 80025e0:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80025e4:	4610      	mov	r0, r2
 80025e6:	4619      	mov	r1, r3
 80025e8:	f7fe fa10 	bl	8000a0c <__aeabi_d2iz>
 80025ec:	4603      	mov	r3, r0
 80025ee:	b2da      	uxtb	r2, r3
 80025f0:	4b51      	ldr	r3, [pc, #324]	@ (8002738 <RangingDemoRun+0xaec>)
 80025f2:	71da      	strb	r2, [r3, #7]
                        demoBuffer[8] = DemoResults.RssiValue;
 80025f4:	4b52      	ldr	r3, [pc, #328]	@ (8002740 <RangingDemoRun+0xaf4>)
 80025f6:	f993 3028 	ldrsb.w	r3, [r3, #40]	@ 0x28
 80025fa:	b2da      	uxtb	r2, r3
 80025fc:	4b4e      	ldr	r3, [pc, #312]	@ (8002738 <RangingDemoRun+0xaec>)
 80025fe:	721a      	strb	r2, [r3, #8]
                        Radio.SendPayload( demoBuffer, 9, ( TickTime_t ){ RADIO_TICK_SIZE_1000_US, RNG_COM_TIMEOUT } );
 8002600:	4b4b      	ldr	r3, [pc, #300]	@ (8002730 <RangingDemoRun+0xae4>)
 8002602:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002604:	4a50      	ldr	r2, [pc, #320]	@ (8002748 <RangingDemoRun+0xafc>)
 8002606:	6812      	ldr	r2, [r2, #0]
 8002608:	603a      	str	r2, [r7, #0]
 800260a:	683a      	ldr	r2, [r7, #0]
 800260c:	2109      	movs	r1, #9
 800260e:	484a      	ldr	r0, [pc, #296]	@ (8002738 <RangingDemoRun+0xaec>)
 8002610:	4798      	blx	r3
                        demoInternalState = APP_IDLE;
 8002612:	4b4e      	ldr	r3, [pc, #312]	@ (800274c <RangingDemoRun+0xb00>)
 8002614:	2200      	movs	r2, #0
 8002616:	701a      	strb	r2, [r3, #0]
                        printf("SLAVE: Acknowledgment sent back to MASTER....\n\r");
 8002618:	484d      	ldr	r0, [pc, #308]	@ (8002750 <RangingDemoRun+0xb04>)
 800261a:	f008 fc75 	bl	800af08 <iprintf>
                    {
 800261e:	bf00      	nop
                }
                else
                {
                    demoInternalState = APP_RANGING_CONFIG;
                }
                break;
 8002620:	e07d      	b.n	800271e <RangingDemoRun+0xad2>
                        demoInternalState = APP_RANGING_CONFIG;
 8002622:	4b4a      	ldr	r3, [pc, #296]	@ (800274c <RangingDemoRun+0xb00>)
 8002624:	2203      	movs	r2, #3
 8002626:	701a      	strb	r2, [r3, #0]
                break;
 8002628:	e079      	b.n	800271e <RangingDemoRun+0xad2>
                    demoInternalState = APP_RANGING_CONFIG;
 800262a:	4b48      	ldr	r3, [pc, #288]	@ (800274c <RangingDemoRun+0xb00>)
 800262c:	2203      	movs	r2, #3
 800262e:	701a      	strb	r2, [r3, #0]
                break;
 8002630:	e075      	b.n	800271e <RangingDemoRun+0xad2>

            case APP_TX:
                if( DemoSettings.RngStatus == RNG_INIT )
 8002632:	4b3e      	ldr	r3, [pc, #248]	@ (800272c <RangingDemoRun+0xae0>)
 8002634:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d144      	bne.n	80026c6 <RangingDemoRun+0xa7a>
                {
                    DemoSettings.RngStatus = RNG_PROCESS;
 800263c:	4b3b      	ldr	r3, [pc, #236]	@ (800272c <RangingDemoRun+0xae0>)
 800263e:	2201      	movs	r2, #1
 8002640:	f883 2020 	strb.w	r2, [r3, #32]

                    modulationParams.PacketType = PACKET_TYPE_RANGING;
 8002644:	4b43      	ldr	r3, [pc, #268]	@ (8002754 <RangingDemoRun+0xb08>)
 8002646:	2202      	movs	r2, #2
 8002648:	701a      	strb	r2, [r3, #0]
                    packetParams.PacketType     = PACKET_TYPE_RANGING;
 800264a:	4b43      	ldr	r3, [pc, #268]	@ (8002758 <RangingDemoRun+0xb0c>)
 800264c:	2202      	movs	r2, #2
 800264e:	701a      	strb	r2, [r3, #0]

                    packetParams.Params.LoRa.PayloadLength  = 10;
 8002650:	4b41      	ldr	r3, [pc, #260]	@ (8002758 <RangingDemoRun+0xb0c>)
 8002652:	220a      	movs	r2, #10
 8002654:	729a      	strb	r2, [r3, #10]

                    Radio.SetPacketType( modulationParams.PacketType );
 8002656:	4b36      	ldr	r3, [pc, #216]	@ (8002730 <RangingDemoRun+0xae4>)
 8002658:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800265a:	4a3e      	ldr	r2, [pc, #248]	@ (8002754 <RangingDemoRun+0xb08>)
 800265c:	7812      	ldrb	r2, [r2, #0]
 800265e:	4610      	mov	r0, r2
 8002660:	4798      	blx	r3

                    Radio.SetModulationParams( &modulationParams );
 8002662:	4b33      	ldr	r3, [pc, #204]	@ (8002730 <RangingDemoRun+0xae4>)
 8002664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002666:	483b      	ldr	r0, [pc, #236]	@ (8002754 <RangingDemoRun+0xb08>)
 8002668:	4798      	blx	r3
                    Radio.SetPacketParams( &packetParams );
 800266a:	4b31      	ldr	r3, [pc, #196]	@ (8002730 <RangingDemoRun+0xae4>)
 800266c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800266e:	483a      	ldr	r0, [pc, #232]	@ (8002758 <RangingDemoRun+0xb0c>)
 8002670:	4798      	blx	r3
                    Radio.SetDeviceRangingAddress( DemoSettings.RngAddress );
 8002672:	4b2f      	ldr	r3, [pc, #188]	@ (8002730 <RangingDemoRun+0xae4>)
 8002674:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8002678:	4a2c      	ldr	r2, [pc, #176]	@ (800272c <RangingDemoRun+0xae0>)
 800267a:	6992      	ldr	r2, [r2, #24]
 800267c:	4610      	mov	r0, r2
 800267e:	4798      	blx	r3
                    Radio.SetRangingCalibration( DemoSettings.RngCalib );
 8002680:	4b2b      	ldr	r3, [pc, #172]	@ (8002730 <RangingDemoRun+0xae4>)
 8002682:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002686:	4a29      	ldr	r2, [pc, #164]	@ (800272c <RangingDemoRun+0xae0>)
 8002688:	8cd2      	ldrh	r2, [r2, #38]	@ 0x26
 800268a:	4610      	mov	r0, r2
 800268c:	4798      	blx	r3
                    Radio.SetTxParams( DemoSettings.TxPower, RADIO_RAMP_20_US );
 800268e:	4b28      	ldr	r3, [pc, #160]	@ (8002730 <RangingDemoRun+0xae4>)
 8002690:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002692:	4a26      	ldr	r2, [pc, #152]	@ (800272c <RangingDemoRun+0xae0>)
 8002694:	f992 2008 	ldrsb.w	r2, [r2, #8]
 8002698:	21e0      	movs	r1, #224	@ 0xe0
 800269a:	4610      	mov	r0, r2
 800269c:	4798      	blx	r3
                    DemoResults.CntPacketRxOK = 0;
 800269e:	4b28      	ldr	r3, [pc, #160]	@ (8002740 <RangingDemoRun+0xaf4>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	605a      	str	r2, [r3, #4]
                    measuredChannels = 0;
 80026a4:	4b2d      	ldr	r3, [pc, #180]	@ (800275c <RangingDemoRun+0xb10>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	801a      	strh	r2, [r3, #0]
                    DemoResults.CntPacketRxKOSlave = 0;
 80026aa:	4b25      	ldr	r3, [pc, #148]	@ (8002740 <RangingDemoRun+0xaf4>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	611a      	str	r2, [r3, #16]
                    TimerCreateTimer( &SendNextPacketEvent, 0, DemoSettings.RngReqDelay );
 80026b0:	4b1e      	ldr	r3, [pc, #120]	@ (800272c <RangingDemoRun+0xae0>)
 80026b2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80026b4:	461a      	mov	r2, r3
 80026b6:	2100      	movs	r1, #0
 80026b8:	4829      	ldr	r0, [pc, #164]	@ (8002760 <RangingDemoRun+0xb14>)
 80026ba:	f000 fc79 	bl	8002fb0 <TimerCreateTimer>
                    demoInternalState = APP_RNG;
 80026be:	4b23      	ldr	r3, [pc, #140]	@ (800274c <RangingDemoRun+0xb00>)
 80026c0:	2204      	movs	r2, #4
 80026c2:	701a      	strb	r2, [r3, #0]
                }
                else
                {
                    demoInternalState = APP_RANGING_CONFIG;
                }
                break;
 80026c4:	e02b      	b.n	800271e <RangingDemoRun+0xad2>
                    demoInternalState = APP_RANGING_CONFIG;
 80026c6:	4b21      	ldr	r3, [pc, #132]	@ (800274c <RangingDemoRun+0xb00>)
 80026c8:	2203      	movs	r2, #3
 80026ca:	701a      	strb	r2, [r3, #0]
                break;
 80026cc:	e027      	b.n	800271e <RangingDemoRun+0xad2>

            case APP_RX_TIMEOUT:
                demoInternalState = APP_RANGING_CONFIG;
 80026ce:	4b1f      	ldr	r3, [pc, #124]	@ (800274c <RangingDemoRun+0xb00>)
 80026d0:	2203      	movs	r2, #3
 80026d2:	701a      	strb	r2, [r3, #0]
                break;
 80026d4:	e023      	b.n	800271e <RangingDemoRun+0xad2>

            case APP_RX_ERROR:
                demoInternalState = APP_RANGING_CONFIG;
 80026d6:	4b1d      	ldr	r3, [pc, #116]	@ (800274c <RangingDemoRun+0xb00>)
 80026d8:	2203      	movs	r2, #3
 80026da:	701a      	strb	r2, [r3, #0]
                break;
 80026dc:	e01f      	b.n	800271e <RangingDemoRun+0xad2>

            case APP_TX_TIMEOUT:
                demoInternalState = APP_RANGING_CONFIG;
 80026de:	4b1b      	ldr	r3, [pc, #108]	@ (800274c <RangingDemoRun+0xb00>)
 80026e0:	2203      	movs	r2, #3
 80026e2:	701a      	strb	r2, [r3, #0]
                break;
 80026e4:	e01b      	b.n	800271e <RangingDemoRun+0xad2>

            case APP_IDLE:
                if( DemoResults.CntPacketRxKOSlave > DEMO_RNG_CHANNELS_COUNT_MAX )
 80026e6:	4b16      	ldr	r3, [pc, #88]	@ (8002740 <RangingDemoRun+0xaf4>)
 80026e8:	691b      	ldr	r3, [r3, #16]
 80026ea:	2bff      	cmp	r3, #255	@ 0xff
 80026ec:	d916      	bls.n	800271c <RangingDemoRun+0xad0>
                {
                    DemoResults.CntPacketRxKOSlave = 0;
 80026ee:	4b14      	ldr	r3, [pc, #80]	@ (8002740 <RangingDemoRun+0xaf4>)
 80026f0:	2200      	movs	r2, #0
 80026f2:	611a      	str	r2, [r3, #16]
                    demoInternalState = APP_RANGING_CONFIG;
 80026f4:	4b15      	ldr	r3, [pc, #84]	@ (800274c <RangingDemoRun+0xb00>)
 80026f6:	2203      	movs	r2, #3
 80026f8:	701a      	strb	r2, [r3, #0]

                    TimerCancelTimer( );
 80026fa:	f000 fd11 	bl	8003120 <TimerCancelTimer>
                }
                break;
 80026fe:	e00d      	b.n	800271c <RangingDemoRun+0xad0>

            default:
                demoInternalState = APP_RANGING_CONFIG;
 8002700:	4b12      	ldr	r3, [pc, #72]	@ (800274c <RangingDemoRun+0xb00>)
 8002702:	2203      	movs	r2, #3
 8002704:	701a      	strb	r2, [r3, #0]
                TimerCancelTimer( );
 8002706:	f000 fd0b 	bl	8003120 <TimerCancelTimer>
                break;
 800270a:	e008      	b.n	800271e <RangingDemoRun+0xad2>
                break;
 800270c:	bf00      	nop
 800270e:	e006      	b.n	800271e <RangingDemoRun+0xad2>
                break;
 8002710:	bf00      	nop
 8002712:	e004      	b.n	800271e <RangingDemoRun+0xad2>
                break;
 8002714:	bf00      	nop
 8002716:	e002      	b.n	800271e <RangingDemoRun+0xad2>
                break;
 8002718:	bf00      	nop
 800271a:	e000      	b.n	800271e <RangingDemoRun+0xad2>
                break;
 800271c:	bf00      	nop
        }
    }
    return demoStatus;
 800271e:	4b11      	ldr	r3, [pc, #68]	@ (8002764 <RangingDemoRun+0xb18>)
 8002720:	781b      	ldrb	r3, [r3, #0]
}
 8002722:	4618      	mov	r0, r3
 8002724:	3730      	adds	r7, #48	@ 0x30
 8002726:	46bd      	mov	sp, r7
 8002728:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800272c:	20000328 	.word	0x20000328
 8002730:	0800c318 	.word	0x0800c318
 8002734:	20000004 	.word	0x20000004
 8002738:	200014a4 	.word	0x200014a4
 800273c:	0800c104 	.word	0x0800c104
 8002740:	20000350 	.word	0x20000350
 8002744:	2000149e 	.word	0x2000149e
 8002748:	0800c170 	.word	0x0800c170
 800274c:	2000149d 	.word	0x2000149d
 8002750:	0800c140 	.word	0x0800c140
 8002754:	20001474 	.word	0x20001474
 8002758:	20001484 	.word	0x20001484
 800275c:	200014a0 	.word	0x200014a0
 8002760:	080027f1 	.word	0x080027f1
 8002764:	20001471 	.word	0x20001471

08002768 <RangingDemoReset>:

/*!
 * \brief Reset the ranging demo.
 */
void RangingDemoReset( void )
{
 8002768:	b480      	push	{r7}
 800276a:	af00      	add	r7, sp, #0
    demoInternalState               = APP_IDLE;
 800276c:	4b1a      	ldr	r3, [pc, #104]	@ (80027d8 <RangingDemoReset+0x70>)
 800276e:	2200      	movs	r2, #0
 8002770:	701a      	strb	r2, [r3, #0]
    demoStatus                      = DEMO_RANGING_NOT_CONFIGURED;
 8002772:	4b1a      	ldr	r3, [pc, #104]	@ (80027dc <RangingDemoReset+0x74>)
 8002774:	2200      	movs	r2, #0
 8002776:	701a      	strb	r2, [r3, #0]
    DemoResults.CntPacketRxKOSlave  = 0u;
 8002778:	4b19      	ldr	r3, [pc, #100]	@ (80027e0 <RangingDemoReset+0x78>)
 800277a:	2200      	movs	r2, #0
 800277c:	611a      	str	r2, [r3, #16]
    DemoResults.CntPacketRxOK       = 0u;
 800277e:	4b18      	ldr	r3, [pc, #96]	@ (80027e0 <RangingDemoReset+0x78>)
 8002780:	2200      	movs	r2, #0
 8002782:	605a      	str	r2, [r3, #4]
    DemoResults.CntPacketRxOKSlave  = 0u;
 8002784:	4b16      	ldr	r3, [pc, #88]	@ (80027e0 <RangingDemoReset+0x78>)
 8002786:	2200      	movs	r2, #0
 8002788:	609a      	str	r2, [r3, #8]
    DemoResults.CntPacketTx         = 0u;
 800278a:	4b15      	ldr	r3, [pc, #84]	@ (80027e0 <RangingDemoReset+0x78>)
 800278c:	2200      	movs	r2, #0
 800278e:	601a      	str	r2, [r3, #0]
    DemoResults.RngDistance         = 0u;
 8002790:	4913      	ldr	r1, [pc, #76]	@ (80027e0 <RangingDemoReset+0x78>)
 8002792:	f04f 0200 	mov.w	r2, #0
 8002796:	f04f 0300 	mov.w	r3, #0
 800279a:	e9c1 2308 	strd	r2, r3, [r1, #32]
    DemoResults.RngFei              = 0u;
 800279e:	4910      	ldr	r1, [pc, #64]	@ (80027e0 <RangingDemoReset+0x78>)
 80027a0:	f04f 0200 	mov.w	r2, #0
 80027a4:	f04f 0300 	mov.w	r3, #0
 80027a8:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DemoResults.RssiValue           = 0u;
 80027ac:	4b0c      	ldr	r3, [pc, #48]	@ (80027e0 <RangingDemoReset+0x78>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    DemoResults.RxTimeOutCount      = 0u;
 80027b4:	4b0a      	ldr	r3, [pc, #40]	@ (80027e0 <RangingDemoReset+0x78>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	829a      	strh	r2, [r3, #20]
    demoRunning                     = false;
 80027ba:	4b0a      	ldr	r3, [pc, #40]	@ (80027e4 <RangingDemoReset+0x7c>)
 80027bc:	2200      	movs	r2, #0
 80027be:	701a      	strb	r2, [r3, #0]
    measuredChannels                = 0u;
 80027c0:	4b09      	ldr	r3, [pc, #36]	@ (80027e8 <RangingDemoReset+0x80>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	801a      	strh	r2, [r3, #0]
    currentChannel                  = 0u;
 80027c6:	4b09      	ldr	r3, [pc, #36]	@ (80027ec <RangingDemoReset+0x84>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	701a      	strb	r2, [r3, #0]
}
 80027cc:	bf00      	nop
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr
 80027d6:	bf00      	nop
 80027d8:	2000149d 	.word	0x2000149d
 80027dc:	20001471 	.word	0x20001471
 80027e0:	20000350 	.word	0x20000350
 80027e4:	2000149c 	.word	0x2000149c
 80027e8:	200014a0 	.word	0x200014a0
 80027ec:	2000149e 	.word	0x2000149e

080027f0 <SendNextPacketEvent>:

/*!
 * \brief Callback of ticker PerSendNextPacket
 */
void SendNextPacketEvent( void)
{
 80027f0:	b480      	push	{r7}
 80027f2:	af00      	add	r7, sp, #0
    SendNext = true;
 80027f4:	4b08      	ldr	r3, [pc, #32]	@ (8002818 <SendNextPacketEvent+0x28>)
 80027f6:	2201      	movs	r2, #1
 80027f8:	701a      	strb	r2, [r3, #0]
    if( DemoSettings.RngStatus == RNG_PROCESS )
 80027fa:	4b08      	ldr	r3, [pc, #32]	@ (800281c <SendNextPacketEvent+0x2c>)
 80027fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002800:	2b01      	cmp	r3, #1
 8002802:	d104      	bne.n	800280e <SendNextPacketEvent+0x1e>
    {
        DemoResults.CntPacketRxKOSlave++;
 8002804:	4b06      	ldr	r3, [pc, #24]	@ (8002820 <SendNextPacketEvent+0x30>)
 8002806:	691b      	ldr	r3, [r3, #16]
 8002808:	3301      	adds	r3, #1
 800280a:	4a05      	ldr	r2, [pc, #20]	@ (8002820 <SendNextPacketEvent+0x30>)
 800280c:	6113      	str	r3, [r2, #16]
    }

}
 800280e:	bf00      	nop
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr
 8002818:	200015a3 	.word	0x200015a3
 800281c:	20000328 	.word	0x20000328
 8002820:	20000350 	.word	0x20000350

08002824 <RangingDemoInitializeParameters>:
 * \brief Initialize the demo parameters.
 *
 * \param [in] modulation   Indicates the modulation to initialize
 */
void RangingDemoInitializeParameters( uint8_t modulation )
{
 8002824:	b590      	push	{r4, r7, lr}
 8002826:	b083      	sub	sp, #12
 8002828:	af00      	add	r7, sp, #0
 800282a:	4603      	mov	r3, r0
 800282c:	71fb      	strb	r3, [r7, #7]

    Radio.SetStandby( STDBY_RC );
 800282e:	4b62      	ldr	r3, [pc, #392]	@ (80029b8 <RangingDemoInitializeParameters+0x194>)
 8002830:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002832:	2000      	movs	r0, #0
 8002834:	4798      	blx	r3

    Radio.SetRegulatorMode( ( RadioRegulatorModes_t )DemoSettings.RadioPowerMode );
 8002836:	4b60      	ldr	r3, [pc, #384]	@ (80029b8 <RangingDemoInitializeParameters+0x194>)
 8002838:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800283a:	4a60      	ldr	r2, [pc, #384]	@ (80029bc <RangingDemoInitializeParameters+0x198>)
 800283c:	7ad2      	ldrb	r2, [r2, #11]
 800283e:	4610      	mov	r0, r2
 8002840:	4798      	blx	r3

    if( modulation == PACKET_TYPE_LORA )
 8002842:	79fb      	ldrb	r3, [r7, #7]
 8002844:	2b01      	cmp	r3, #1
 8002846:	d116      	bne.n	8002876 <RangingDemoInitializeParameters+0x52>
    {

        modulationParams.PacketType = PACKET_TYPE_LORA;
 8002848:	4b5d      	ldr	r3, [pc, #372]	@ (80029c0 <RangingDemoInitializeParameters+0x19c>)
 800284a:	2201      	movs	r2, #1
 800284c:	701a      	strb	r2, [r3, #0]
        packetParams.PacketType     = PACKET_TYPE_LORA;
 800284e:	4b5d      	ldr	r3, [pc, #372]	@ (80029c4 <RangingDemoInitializeParameters+0x1a0>)
 8002850:	2201      	movs	r2, #1
 8002852:	701a      	strb	r2, [r3, #0]

        packetParams.Params.LoRa.PayloadLength = 10u; // PayloadLength
 8002854:	4b5b      	ldr	r3, [pc, #364]	@ (80029c4 <RangingDemoInitializeParameters+0x1a0>)
 8002856:	220a      	movs	r2, #10
 8002858:	729a      	strb	r2, [r3, #10]

        Radio.WriteRegister( REG_LNA_REGIME, SX1280HalReadRegister( REG_LNA_REGIME ) | MASK_LNA_REGIME );
 800285a:	4b57      	ldr	r3, [pc, #348]	@ (80029b8 <RangingDemoInitializeParameters+0x194>)
 800285c:	699c      	ldr	r4, [r3, #24]
 800285e:	f640 0091 	movw	r0, #2193	@ 0x891
 8002862:	f001 f80b 	bl	800387c <SX1280HalReadRegister>
 8002866:	4603      	mov	r3, r0
 8002868:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 800286c:	b2db      	uxtb	r3, r3
 800286e:	4619      	mov	r1, r3
 8002870:	f640 0091 	movw	r0, #2193	@ 0x891
 8002874:	47a0      	blx	r4
    }

    if( modulation == PACKET_TYPE_RANGING )
 8002876:	79fb      	ldrb	r3, [r7, #7]
 8002878:	2b02      	cmp	r3, #2
 800287a:	f040 8099 	bne.w	80029b0 <RangingDemoInitializeParameters+0x18c>
    {
        Radio.SetBufferBaseAddresses( 0x00u, 0x00u );
 800287e:	4b4e      	ldr	r3, [pc, #312]	@ (80029b8 <RangingDemoInitializeParameters+0x194>)
 8002880:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002882:	2100      	movs	r1, #0
 8002884:	2000      	movs	r0, #0
 8002886:	4798      	blx	r3
        Radio.SetTxParams( DemoSettings.TxPower, RADIO_RAMP_20_US );
 8002888:	4b4b      	ldr	r3, [pc, #300]	@ (80029b8 <RangingDemoInitializeParameters+0x194>)
 800288a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800288c:	4a4b      	ldr	r2, [pc, #300]	@ (80029bc <RangingDemoInitializeParameters+0x198>)
 800288e:	f992 2008 	ldrsb.w	r2, [r2, #8]
 8002892:	21e0      	movs	r1, #224	@ 0xe0
 8002894:	4610      	mov	r0, r2
 8002896:	4798      	blx	r3

        switch( modulationParams.Params.LoRa.Bandwidth )
 8002898:	4b49      	ldr	r3, [pc, #292]	@ (80029c0 <RangingDemoInitializeParameters+0x19c>)
 800289a:	795b      	ldrb	r3, [r3, #5]
 800289c:	2b26      	cmp	r3, #38	@ 0x26
 800289e:	d006      	beq.n	80028ae <RangingDemoInitializeParameters+0x8a>
 80028a0:	2b26      	cmp	r3, #38	@ 0x26
 80028a2:	dc73      	bgt.n	800298c <RangingDemoInitializeParameters+0x168>
 80028a4:	2b0a      	cmp	r3, #10
 80028a6:	d04c      	beq.n	8002942 <RangingDemoInitializeParameters+0x11e>
 80028a8:	2b18      	cmp	r3, #24
 80028aa:	d025      	beq.n	80028f8 <RangingDemoInitializeParameters+0xd4>
                DemoSettings.RngCalib     = RNG_CALIB_1600[ ( modulationParams.Params.LoRa.SpreadingFactor >> 4u ) - 5u ];
                DemoSettings.RngFeiFactor = ( double )RNG_FGRAD_1600[ ( modulationParams.Params.LoRa.SpreadingFactor >> 4u ) - 5u ];
                DemoSettings.RngReqDelay  = RNG_TIMER_MS >> ( 2u + 10u - ( modulationParams.Params.LoRa.SpreadingFactor >> 4u ) );
                break;
            default:
                break;
 80028ac:	e06e      	b.n	800298c <RangingDemoInitializeParameters+0x168>
                DemoSettings.RngCalib     = RNG_CALIB_0400[ ( modulationParams.Params.LoRa.SpreadingFactor >> 4u ) - 5u ];
 80028ae:	4b44      	ldr	r3, [pc, #272]	@ (80029c0 <RangingDemoInitializeParameters+0x19c>)
 80028b0:	791b      	ldrb	r3, [r3, #4]
 80028b2:	091b      	lsrs	r3, r3, #4
 80028b4:	b2db      	uxtb	r3, r3
 80028b6:	3b05      	subs	r3, #5
 80028b8:	4a43      	ldr	r2, [pc, #268]	@ (80029c8 <RangingDemoInitializeParameters+0x1a4>)
 80028ba:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80028be:	4b3f      	ldr	r3, [pc, #252]	@ (80029bc <RangingDemoInitializeParameters+0x198>)
 80028c0:	84da      	strh	r2, [r3, #38]	@ 0x26
                DemoSettings.RngFeiFactor = ( double )RNG_FGRAD_0400[ ( modulationParams.Params.LoRa.SpreadingFactor >> 4u ) - 5u ];
 80028c2:	4b3f      	ldr	r3, [pc, #252]	@ (80029c0 <RangingDemoInitializeParameters+0x19c>)
 80028c4:	791b      	ldrb	r3, [r3, #4]
 80028c6:	091b      	lsrs	r3, r3, #4
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	3b05      	subs	r3, #5
 80028cc:	4a3f      	ldr	r2, [pc, #252]	@ (80029cc <RangingDemoInitializeParameters+0x1a8>)
 80028ce:	00db      	lsls	r3, r3, #3
 80028d0:	4413      	add	r3, r2
 80028d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028d6:	4939      	ldr	r1, [pc, #228]	@ (80029bc <RangingDemoInitializeParameters+0x198>)
 80028d8:	e9c1 2304 	strd	r2, r3, [r1, #16]
                DemoSettings.RngReqDelay  = RNG_TIMER_MS >> ( 0u + 10u - ( modulationParams.Params.LoRa.SpreadingFactor >> 4u ) );
 80028dc:	4b38      	ldr	r3, [pc, #224]	@ (80029c0 <RangingDemoInitializeParameters+0x19c>)
 80028de:	791b      	ldrb	r3, [r3, #4]
 80028e0:	091b      	lsrs	r3, r3, #4
 80028e2:	b2db      	uxtb	r3, r3
 80028e4:	f1c3 030a 	rsb	r3, r3, #10
 80028e8:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80028ec:	fa42 f303 	asr.w	r3, r2, r3
 80028f0:	b29a      	uxth	r2, r3
 80028f2:	4b32      	ldr	r3, [pc, #200]	@ (80029bc <RangingDemoInitializeParameters+0x198>)
 80028f4:	849a      	strh	r2, [r3, #36]	@ 0x24
                break;
 80028f6:	e04a      	b.n	800298e <RangingDemoInitializeParameters+0x16a>
                DemoSettings.RngCalib     = RNG_CALIB_0800[ ( modulationParams.Params.LoRa.SpreadingFactor >> 4u ) - 5u ];
 80028f8:	4b31      	ldr	r3, [pc, #196]	@ (80029c0 <RangingDemoInitializeParameters+0x19c>)
 80028fa:	791b      	ldrb	r3, [r3, #4]
 80028fc:	091b      	lsrs	r3, r3, #4
 80028fe:	b2db      	uxtb	r3, r3
 8002900:	3b05      	subs	r3, #5
 8002902:	4a33      	ldr	r2, [pc, #204]	@ (80029d0 <RangingDemoInitializeParameters+0x1ac>)
 8002904:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002908:	4b2c      	ldr	r3, [pc, #176]	@ (80029bc <RangingDemoInitializeParameters+0x198>)
 800290a:	84da      	strh	r2, [r3, #38]	@ 0x26
                DemoSettings.RngFeiFactor = ( double )RNG_FGRAD_0800[ ( modulationParams.Params.LoRa.SpreadingFactor >> 4u ) - 5u ];
 800290c:	4b2c      	ldr	r3, [pc, #176]	@ (80029c0 <RangingDemoInitializeParameters+0x19c>)
 800290e:	791b      	ldrb	r3, [r3, #4]
 8002910:	091b      	lsrs	r3, r3, #4
 8002912:	b2db      	uxtb	r3, r3
 8002914:	3b05      	subs	r3, #5
 8002916:	4a2f      	ldr	r2, [pc, #188]	@ (80029d4 <RangingDemoInitializeParameters+0x1b0>)
 8002918:	00db      	lsls	r3, r3, #3
 800291a:	4413      	add	r3, r2
 800291c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002920:	4926      	ldr	r1, [pc, #152]	@ (80029bc <RangingDemoInitializeParameters+0x198>)
 8002922:	e9c1 2304 	strd	r2, r3, [r1, #16]
                DemoSettings.RngReqDelay  = RNG_TIMER_MS >> ( 1u + 10u - ( modulationParams.Params.LoRa.SpreadingFactor >> 4u ) );
 8002926:	4b26      	ldr	r3, [pc, #152]	@ (80029c0 <RangingDemoInitializeParameters+0x19c>)
 8002928:	791b      	ldrb	r3, [r3, #4]
 800292a:	091b      	lsrs	r3, r3, #4
 800292c:	b2db      	uxtb	r3, r3
 800292e:	f1c3 030b 	rsb	r3, r3, #11
 8002932:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002936:	fa42 f303 	asr.w	r3, r2, r3
 800293a:	b29a      	uxth	r2, r3
 800293c:	4b1f      	ldr	r3, [pc, #124]	@ (80029bc <RangingDemoInitializeParameters+0x198>)
 800293e:	849a      	strh	r2, [r3, #36]	@ 0x24
                break;
 8002940:	e025      	b.n	800298e <RangingDemoInitializeParameters+0x16a>
                DemoSettings.RngCalib     = RNG_CALIB_1600[ ( modulationParams.Params.LoRa.SpreadingFactor >> 4u ) - 5u ];
 8002942:	4b1f      	ldr	r3, [pc, #124]	@ (80029c0 <RangingDemoInitializeParameters+0x19c>)
 8002944:	791b      	ldrb	r3, [r3, #4]
 8002946:	091b      	lsrs	r3, r3, #4
 8002948:	b2db      	uxtb	r3, r3
 800294a:	3b05      	subs	r3, #5
 800294c:	4a22      	ldr	r2, [pc, #136]	@ (80029d8 <RangingDemoInitializeParameters+0x1b4>)
 800294e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002952:	4b1a      	ldr	r3, [pc, #104]	@ (80029bc <RangingDemoInitializeParameters+0x198>)
 8002954:	84da      	strh	r2, [r3, #38]	@ 0x26
                DemoSettings.RngFeiFactor = ( double )RNG_FGRAD_1600[ ( modulationParams.Params.LoRa.SpreadingFactor >> 4u ) - 5u ];
 8002956:	4b1a      	ldr	r3, [pc, #104]	@ (80029c0 <RangingDemoInitializeParameters+0x19c>)
 8002958:	791b      	ldrb	r3, [r3, #4]
 800295a:	091b      	lsrs	r3, r3, #4
 800295c:	b2db      	uxtb	r3, r3
 800295e:	3b05      	subs	r3, #5
 8002960:	4a1e      	ldr	r2, [pc, #120]	@ (80029dc <RangingDemoInitializeParameters+0x1b8>)
 8002962:	00db      	lsls	r3, r3, #3
 8002964:	4413      	add	r3, r2
 8002966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800296a:	4914      	ldr	r1, [pc, #80]	@ (80029bc <RangingDemoInitializeParameters+0x198>)
 800296c:	e9c1 2304 	strd	r2, r3, [r1, #16]
                DemoSettings.RngReqDelay  = RNG_TIMER_MS >> ( 2u + 10u - ( modulationParams.Params.LoRa.SpreadingFactor >> 4u ) );
 8002970:	4b13      	ldr	r3, [pc, #76]	@ (80029c0 <RangingDemoInitializeParameters+0x19c>)
 8002972:	791b      	ldrb	r3, [r3, #4]
 8002974:	091b      	lsrs	r3, r3, #4
 8002976:	b2db      	uxtb	r3, r3
 8002978:	f1c3 030c 	rsb	r3, r3, #12
 800297c:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002980:	fa42 f303 	asr.w	r3, r2, r3
 8002984:	b29a      	uxth	r2, r3
 8002986:	4b0d      	ldr	r3, [pc, #52]	@ (80029bc <RangingDemoInitializeParameters+0x198>)
 8002988:	849a      	strh	r2, [r3, #36]	@ 0x24
                break;
 800298a:	e000      	b.n	800298e <RangingDemoInitializeParameters+0x16a>
                break;
 800298c:	bf00      	nop
        }

        Radio.SetPollingMode(  );
 800298e:	4b0a      	ldr	r3, [pc, #40]	@ (80029b8 <RangingDemoInitializeParameters+0x194>)
 8002990:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002992:	4798      	blx	r3
        Radio.WriteRegister( REG_LNA_REGIME, SX1280HalReadRegister( REG_LNA_REGIME ) & ~MASK_LNA_REGIME );
 8002994:	4b08      	ldr	r3, [pc, #32]	@ (80029b8 <RangingDemoInitializeParameters+0x194>)
 8002996:	699c      	ldr	r4, [r3, #24]
 8002998:	f640 0091 	movw	r0, #2193	@ 0x891
 800299c:	f000 ff6e 	bl	800387c <SX1280HalReadRegister>
 80029a0:	4603      	mov	r3, r0
 80029a2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80029a6:	b2db      	uxtb	r3, r3
 80029a8:	4619      	mov	r1, r3
 80029aa:	f640 0091 	movw	r0, #2193	@ 0x891
 80029ae:	47a0      	blx	r4
    }
}
 80029b0:	bf00      	nop
 80029b2:	370c      	adds	r7, #12
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd90      	pop	{r4, r7, pc}
 80029b8:	0800c318 	.word	0x0800c318
 80029bc:	20000328 	.word	0x20000328
 80029c0:	20001474 	.word	0x20001474
 80029c4:	20001484 	.word	0x20001484
 80029c8:	0800c264 	.word	0x0800c264
 80029cc:	0800c288 	.word	0x0800c288
 80029d0:	0800c270 	.word	0x0800c270
 80029d4:	0800c2b8 	.word	0x0800c2b8
 80029d8:	0800c27c 	.word	0x0800c27c
 80029dc:	0800c2e8 	.word	0x0800c2e8

080029e0 <SetAntennaSwitch>:

    return j;
}

void SetAntennaSwitch( void )
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	af00      	add	r7, sp, #0
    if( DemoSettings.AntennaSwitch == 0 )
 80029e4:	4b05      	ldr	r3, [pc, #20]	@ (80029fc <SetAntennaSwitch+0x1c>)
 80029e6:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d102      	bne.n	80029f4 <SetAntennaSwitch+0x14>
    {
        SetAntenna1(); // ANT1
 80029ee:	f000 fce1 	bl	80033b4 <SetAntenna1>
    }
    else
    {
        SetAntenna2(); // ANT0
    }
}
 80029f2:	e001      	b.n	80029f8 <SetAntennaSwitch+0x18>
        SetAntenna2(); // ANT0
 80029f4:	f000 fcea 	bl	80033cc <SetAntenna2>
}
 80029f8:	bf00      	nop
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	20000328 	.word	0x20000328

08002a00 <OnTxDone>:
// * These functions are called through function pointer by the Radio low      *
// * level drivers                                                             *
// *                                                                           *
// *****************************************************************************
void OnTxDone( void )
{
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0
    demoInternalState = APP_TX;
 8002a04:	4b03      	ldr	r3, [pc, #12]	@ (8002a14 <OnTxDone+0x14>)
 8002a06:	2208      	movs	r2, #8
 8002a08:	701a      	strb	r2, [r3, #0]
}
 8002a0a:	bf00      	nop
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a12:	4770      	bx	lr
 8002a14:	2000149d 	.word	0x2000149d

08002a18 <OnRxDone>:

void OnRxDone( void )
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
    demoInternalState = APP_RX;
 8002a1c:	4b03      	ldr	r3, [pc, #12]	@ (8002a2c <OnRxDone+0x14>)
 8002a1e:	2205      	movs	r2, #5
 8002a20:	701a      	strb	r2, [r3, #0]
}
 8002a22:	bf00      	nop
 8002a24:	46bd      	mov	sp, r7
 8002a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2a:	4770      	bx	lr
 8002a2c:	2000149d 	.word	0x2000149d

08002a30 <OnTxTimeout>:

void OnTxTimeout( void )
{
 8002a30:	b480      	push	{r7}
 8002a32:	af00      	add	r7, sp, #0
    demoInternalState = APP_TX_TIMEOUT;
 8002a34:	4b03      	ldr	r3, [pc, #12]	@ (8002a44 <OnTxTimeout+0x14>)
 8002a36:	2209      	movs	r2, #9
 8002a38:	701a      	strb	r2, [r3, #0]
}
 8002a3a:	bf00      	nop
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a42:	4770      	bx	lr
 8002a44:	2000149d 	.word	0x2000149d

08002a48 <OnRxTimeout>:

void OnRxTimeout( void )
{
 8002a48:	b480      	push	{r7}
 8002a4a:	af00      	add	r7, sp, #0
    demoInternalState = APP_RX_TIMEOUT;
 8002a4c:	4b03      	ldr	r3, [pc, #12]	@ (8002a5c <OnRxTimeout+0x14>)
 8002a4e:	2206      	movs	r2, #6
 8002a50:	701a      	strb	r2, [r3, #0]
}
 8002a52:	bf00      	nop
 8002a54:	46bd      	mov	sp, r7
 8002a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5a:	4770      	bx	lr
 8002a5c:	2000149d 	.word	0x2000149d

08002a60 <OnRxError>:

void OnRxError( IrqErrorCode_t errorCode )
{
 8002a60:	b480      	push	{r7}
 8002a62:	b083      	sub	sp, #12
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	4603      	mov	r3, r0
 8002a68:	71fb      	strb	r3, [r7, #7]
    demoInternalState = APP_RX_ERROR;
 8002a6a:	4b04      	ldr	r3, [pc, #16]	@ (8002a7c <OnRxError+0x1c>)
 8002a6c:	2207      	movs	r2, #7
 8002a6e:	701a      	strb	r2, [r3, #0]
}
 8002a70:	bf00      	nop
 8002a72:	370c      	adds	r7, #12
 8002a74:	46bd      	mov	sp, r7
 8002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7a:	4770      	bx	lr
 8002a7c:	2000149d 	.word	0x2000149d

08002a80 <OnRangingDone>:

void OnRangingDone( IrqRangingCode_t val )
{
 8002a80:	b480      	push	{r7}
 8002a82:	b083      	sub	sp, #12
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	4603      	mov	r3, r0
 8002a88:	71fb      	strb	r3, [r7, #7]
    if( val == IRQ_RANGING_MASTER_VALID_CODE || val == IRQ_RANGING_SLAVE_VALID_CODE )
 8002a8a:	79fb      	ldrb	r3, [r7, #7]
 8002a8c:	2b03      	cmp	r3, #3
 8002a8e:	d002      	beq.n	8002a96 <OnRangingDone+0x16>
 8002a90:	79fb      	ldrb	r3, [r7, #7]
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d103      	bne.n	8002a9e <OnRangingDone+0x1e>
    {
        demoInternalState = APP_RANGING_DONE;
 8002a96:	4b0c      	ldr	r3, [pc, #48]	@ (8002ac8 <OnRangingDone+0x48>)
 8002a98:	2201      	movs	r2, #1
 8002a9a:	701a      	strb	r2, [r3, #0]
 8002a9c:	e00d      	b.n	8002aba <OnRangingDone+0x3a>
    }
    else if( val == IRQ_RANGING_MASTER_ERROR_CODE || val == IRQ_RANGING_SLAVE_ERROR_CODE )
 8002a9e:	79fb      	ldrb	r3, [r7, #7]
 8002aa0:	2b02      	cmp	r3, #2
 8002aa2:	d002      	beq.n	8002aaa <OnRangingDone+0x2a>
 8002aa4:	79fb      	ldrb	r3, [r7, #7]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d103      	bne.n	8002ab2 <OnRangingDone+0x32>
    {
        demoInternalState = APP_RANGING_TIMEOUT;
 8002aaa:	4b07      	ldr	r3, [pc, #28]	@ (8002ac8 <OnRangingDone+0x48>)
 8002aac:	2202      	movs	r2, #2
 8002aae:	701a      	strb	r2, [r3, #0]
 8002ab0:	e003      	b.n	8002aba <OnRangingDone+0x3a>
    }
    else
    {
        demoInternalState = APP_RANGING_TIMEOUT;
 8002ab2:	4b05      	ldr	r3, [pc, #20]	@ (8002ac8 <OnRangingDone+0x48>)
 8002ab4:	2202      	movs	r2, #2
 8002ab6:	701a      	strb	r2, [r3, #0]
    }
}
 8002ab8:	bf00      	nop
 8002aba:	bf00      	nop
 8002abc:	370c      	adds	r7, #12
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr
 8002ac6:	bf00      	nop
 8002ac8:	2000149d 	.word	0x2000149d

08002acc <GpioInit>:

/*!
 * \brief Initializes and configure the GPIO.
 */
void GpioInit(void)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	af00      	add	r7, sp, #0
    MX_GPIO_Init();
 8002ad0:	f7fe f97a 	bl	8000dc8 <MX_GPIO_Init>
}
 8002ad4:	bf00      	nop
 8002ad6:	bd80      	pop	{r7, pc}

08002ad8 <GpioSetIrq>:
 * @param [IN] prio       NVIC priority (0 is highest)
 * @param [IN] irqHandler  points to the  function to execute
 * @retval none
 */
void GpioSetIrq( GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, uint32_t prio,  GpioIrqHandler *irqHandler )
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b086      	sub	sp, #24
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	60f8      	str	r0, [r7, #12]
 8002ae0:	607a      	str	r2, [r7, #4]
 8002ae2:	603b      	str	r3, [r7, #0]
 8002ae4:	460b      	mov	r3, r1
 8002ae6:	817b      	strh	r3, [r7, #10]
    IRQn_Type   IRQnb;
    uint32_t    BitPos = GpioGetBitPos( GPIO_Pin ) ;
 8002ae8:	897b      	ldrh	r3, [r7, #10]
 8002aea:	4618      	mov	r0, r3
 8002aec:	f000 f83e 	bl	8002b6c <GpioGetBitPos>
 8002af0:	4603      	mov	r3, r0
 8002af2:	617b      	str	r3, [r7, #20]

    if ( irqHandler != NULL )
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d016      	beq.n	8002b28 <GpioSetIrq+0x50>
    {
		gpioIrq[BitPos] = irqHandler;
 8002afa:	490d      	ldr	r1, [pc, #52]	@ (8002b30 <GpioSetIrq+0x58>)
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	683a      	ldr	r2, [r7, #0]
 8002b00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        IRQnb = MSP_GetIRQn( GPIO_Pin );
 8002b04:	897b      	ldrh	r3, [r7, #10]
 8002b06:	4618      	mov	r0, r3
 8002b08:	f000 f894 	bl	8002c34 <MSP_GetIRQn>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	74fb      	strb	r3, [r7, #19]

        HAL_NVIC_SetPriority( IRQnb , prio, 0u );
 8002b10:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8002b14:	2200      	movs	r2, #0
 8002b16:	6879      	ldr	r1, [r7, #4]
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f002 ffc8 	bl	8005aae <HAL_NVIC_SetPriority>

        HAL_NVIC_EnableIRQ( IRQnb );
 8002b1e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8002b22:	4618      	mov	r0, r3
 8002b24:	f002 ffdf 	bl	8005ae6 <HAL_NVIC_EnableIRQ>
    }
}
 8002b28:	bf00      	nop
 8002b2a:	3718      	adds	r7, #24
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}
 8002b30:	200015a4 	.word	0x200015a4

08002b34 <GpioLaunchIrqHandler>:
 *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
 *                   All port bits are not necessarily available on all GPIOs.
 * @retval none
 */
void GpioLaunchIrqHandler( uint16_t GPIO_Pin )
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b084      	sub	sp, #16
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	80fb      	strh	r3, [r7, #6]
    uint32_t BitPos = GpioGetBitPos( GPIO_Pin );
 8002b3e:	88fb      	ldrh	r3, [r7, #6]
 8002b40:	4618      	mov	r0, r3
 8002b42:	f000 f813 	bl	8002b6c <GpioGetBitPos>
 8002b46:	4603      	mov	r3, r0
 8002b48:	60fb      	str	r3, [r7, #12]

    if ( gpioIrq[BitPos]  != NULL )
 8002b4a:	4a07      	ldr	r2, [pc, #28]	@ (8002b68 <GpioLaunchIrqHandler+0x34>)
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d004      	beq.n	8002b60 <GpioLaunchIrqHandler+0x2c>
    {
        gpioIrq[BitPos]( );
 8002b56:	4a04      	ldr	r2, [pc, #16]	@ (8002b68 <GpioLaunchIrqHandler+0x34>)
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b5e:	4798      	blx	r3
    }
}
 8002b60:	bf00      	nop
 8002b62:	3710      	adds	r7, #16
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}
 8002b68:	200015a4 	.word	0x200015a4

08002b6c <GpioGetBitPos>:
 *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
 *                   All port bits are not necessarily available on all GPIOs.
 * @retval the position of the bit
 */
uint8_t GpioGetBitPos( uint16_t GPIO_Pin )
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b085      	sub	sp, #20
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	4603      	mov	r3, r0
 8002b74:	80fb      	strh	r3, [r7, #6]
    uint8_t pinPos = 0u;
 8002b76:	2300      	movs	r3, #0
 8002b78:	73fb      	strb	r3, [r7, #15]

    if ( ( GPIO_Pin & 0xFF00u ) != 0u ){
 8002b7a:	88fb      	ldrh	r3, [r7, #6]
 8002b7c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d003      	beq.n	8002b8c <GpioGetBitPos+0x20>
        pinPos |= 0x8u;
 8002b84:	7bfb      	ldrb	r3, [r7, #15]
 8002b86:	f043 0308 	orr.w	r3, r3, #8
 8002b8a:	73fb      	strb	r3, [r7, #15]
    }
    if ( ( GPIO_Pin & 0xF0F0u ) != 0u ){
 8002b8c:	88fa      	ldrh	r2, [r7, #6]
 8002b8e:	f24f 03f0 	movw	r3, #61680	@ 0xf0f0
 8002b92:	4013      	ands	r3, r2
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d003      	beq.n	8002ba0 <GpioGetBitPos+0x34>
        pinPos |= 0x4u;
 8002b98:	7bfb      	ldrb	r3, [r7, #15]
 8002b9a:	f043 0304 	orr.w	r3, r3, #4
 8002b9e:	73fb      	strb	r3, [r7, #15]
    }
    if ( ( GPIO_Pin & 0xCCCCu ) != 0u ){
 8002ba0:	88fa      	ldrh	r2, [r7, #6]
 8002ba2:	f64c 43cc 	movw	r3, #52428	@ 0xcccc
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d003      	beq.n	8002bb4 <GpioGetBitPos+0x48>
        pinPos |= 0x2u;
 8002bac:	7bfb      	ldrb	r3, [r7, #15]
 8002bae:	f043 0302 	orr.w	r3, r3, #2
 8002bb2:	73fb      	strb	r3, [r7, #15]
    }
    if ( ( GPIO_Pin & 0xAAAAu ) != 0u ){
 8002bb4:	88fa      	ldrh	r2, [r7, #6]
 8002bb6:	f64a 23aa 	movw	r3, #43690	@ 0xaaaa
 8002bba:	4013      	ands	r3, r2
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d003      	beq.n	8002bc8 <GpioGetBitPos+0x5c>
        pinPos |= 0x1u;
 8002bc0:	7bfb      	ldrb	r3, [r7, #15]
 8002bc2:	f043 0301 	orr.w	r3, r3, #1
 8002bc6:	73fb      	strb	r3, [r7, #15]
    }

    return pinPos;
 8002bc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3714      	adds	r7, #20
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr

08002bd6 <GpioWrite>:
 *                   All port bits are not necessarily available on all GPIOs.
 * @param [IN] value New GPIO output value
 * @retval none
 */
void GpioWrite( GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, uint32_t value )
{
 8002bd6:	b580      	push	{r7, lr}
 8002bd8:	b084      	sub	sp, #16
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	60f8      	str	r0, [r7, #12]
 8002bde:	460b      	mov	r3, r1
 8002be0:	607a      	str	r2, [r7, #4]
 8002be2:	817b      	strh	r3, [r7, #10]
    HAL_GPIO_WritePin( GPIOx, GPIO_Pin , ( GPIO_PinState ) value );
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	b2da      	uxtb	r2, r3
 8002be8:	897b      	ldrh	r3, [r7, #10]
 8002bea:	4619      	mov	r1, r3
 8002bec:	68f8      	ldr	r0, [r7, #12]
 8002bee:	f003 f9d5 	bl	8005f9c <HAL_GPIO_WritePin>
}
 8002bf2:	bf00      	nop
 8002bf4:	3710      	adds	r7, #16
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}

08002bfa <GpioRead>:
 *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
 *                   All port bits are not necessarily available on all GPIOs.
 * @retval value   Current GPIO input value
 */
uint32_t GpioRead( GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin )
{
 8002bfa:	b580      	push	{r7, lr}
 8002bfc:	b082      	sub	sp, #8
 8002bfe:	af00      	add	r7, sp, #0
 8002c00:	6078      	str	r0, [r7, #4]
 8002c02:	460b      	mov	r3, r1
 8002c04:	807b      	strh	r3, [r7, #2]
    return HAL_GPIO_ReadPin( GPIOx, GPIO_Pin );
 8002c06:	887b      	ldrh	r3, [r7, #2]
 8002c08:	4619      	mov	r1, r3
 8002c0a:	6878      	ldr	r0, [r7, #4]
 8002c0c:	f003 f9ae 	bl	8005f6c <HAL_GPIO_ReadPin>
 8002c10:	4603      	mov	r3, r0
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3708      	adds	r7, #8
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}

08002c1a <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback( uint16_t GPIO_Pin )
{
 8002c1a:	b580      	push	{r7, lr}
 8002c1c:	b082      	sub	sp, #8
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	4603      	mov	r3, r0
 8002c22:	80fb      	strh	r3, [r7, #6]
  GpioLaunchIrqHandler( GPIO_Pin );
 8002c24:	88fb      	ldrh	r3, [r7, #6]
 8002c26:	4618      	mov	r0, r3
 8002c28:	f7ff ff84 	bl	8002b34 <GpioLaunchIrqHandler>
}
 8002c2c:	bf00      	nop
 8002c2e:	3708      	adds	r7, #8
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}

08002c34 <MSP_GetIRQn>:
  * @brief  Gets IRQ number as a finction of the GPIO_Pin.
  * @param  GPIO_Pin: Specifies the pins connected to the EXTI line.
  * @retval IRQ number
  */
IRQn_Type MSP_GetIRQn( uint16_t GPIO_Pin )
{
 8002c34:	b480      	push	{r7}
 8002c36:	b083      	sub	sp, #12
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	80fb      	strh	r3, [r7, #6]
  switch( GPIO_Pin )
 8002c3e:	88fb      	ldrh	r3, [r7, #6]
 8002c40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c44:	d063      	beq.n	8002d0e <MSP_GetIRQn+0xda>
 8002c46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c4a:	dc62      	bgt.n	8002d12 <MSP_GetIRQn+0xde>
 8002c4c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c50:	d05d      	beq.n	8002d0e <MSP_GetIRQn+0xda>
 8002c52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c56:	dc5c      	bgt.n	8002d12 <MSP_GetIRQn+0xde>
 8002c58:	2b80      	cmp	r3, #128	@ 0x80
 8002c5a:	d058      	beq.n	8002d0e <MSP_GetIRQn+0xda>
 8002c5c:	2b80      	cmp	r3, #128	@ 0x80
 8002c5e:	dc58      	bgt.n	8002d12 <MSP_GetIRQn+0xde>
 8002c60:	2b20      	cmp	r3, #32
 8002c62:	dc47      	bgt.n	8002cf4 <MSP_GetIRQn+0xc0>
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	dd54      	ble.n	8002d12 <MSP_GetIRQn+0xde>
 8002c68:	3b01      	subs	r3, #1
 8002c6a:	2b1f      	cmp	r3, #31
 8002c6c:	d851      	bhi.n	8002d12 <MSP_GetIRQn+0xde>
 8002c6e:	a201      	add	r2, pc, #4	@ (adr r2, 8002c74 <MSP_GetIRQn+0x40>)
 8002c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c74:	08002cfb 	.word	0x08002cfb
 8002c78:	08002cff 	.word	0x08002cff
 8002c7c:	08002d13 	.word	0x08002d13
 8002c80:	08002d03 	.word	0x08002d03
 8002c84:	08002d13 	.word	0x08002d13
 8002c88:	08002d13 	.word	0x08002d13
 8002c8c:	08002d13 	.word	0x08002d13
 8002c90:	08002d07 	.word	0x08002d07
 8002c94:	08002d13 	.word	0x08002d13
 8002c98:	08002d13 	.word	0x08002d13
 8002c9c:	08002d13 	.word	0x08002d13
 8002ca0:	08002d13 	.word	0x08002d13
 8002ca4:	08002d13 	.word	0x08002d13
 8002ca8:	08002d13 	.word	0x08002d13
 8002cac:	08002d13 	.word	0x08002d13
 8002cb0:	08002d0b 	.word	0x08002d0b
 8002cb4:	08002d13 	.word	0x08002d13
 8002cb8:	08002d13 	.word	0x08002d13
 8002cbc:	08002d13 	.word	0x08002d13
 8002cc0:	08002d13 	.word	0x08002d13
 8002cc4:	08002d13 	.word	0x08002d13
 8002cc8:	08002d13 	.word	0x08002d13
 8002ccc:	08002d13 	.word	0x08002d13
 8002cd0:	08002d13 	.word	0x08002d13
 8002cd4:	08002d13 	.word	0x08002d13
 8002cd8:	08002d13 	.word	0x08002d13
 8002cdc:	08002d13 	.word	0x08002d13
 8002ce0:	08002d13 	.word	0x08002d13
 8002ce4:	08002d13 	.word	0x08002d13
 8002ce8:	08002d13 	.word	0x08002d13
 8002cec:	08002d13 	.word	0x08002d13
 8002cf0:	08002d0f 	.word	0x08002d0f
 8002cf4:	2b40      	cmp	r3, #64	@ 0x40
 8002cf6:	d00a      	beq.n	8002d0e <MSP_GetIRQn+0xda>
 8002cf8:	e00b      	b.n	8002d12 <MSP_GetIRQn+0xde>
  {
    case GPIO_PIN_0:  return EXTI0_IRQn;
 8002cfa:	2306      	movs	r3, #6
 8002cfc:	e00a      	b.n	8002d14 <MSP_GetIRQn+0xe0>
    case GPIO_PIN_1:  return EXTI1_IRQn;
 8002cfe:	2307      	movs	r3, #7
 8002d00:	e008      	b.n	8002d14 <MSP_GetIRQn+0xe0>
    case GPIO_PIN_2:  return EXTI2_IRQn;
 8002d02:	2308      	movs	r3, #8
 8002d04:	e006      	b.n	8002d14 <MSP_GetIRQn+0xe0>
    case GPIO_PIN_3:  return EXTI3_IRQn;
 8002d06:	2309      	movs	r3, #9
 8002d08:	e004      	b.n	8002d14 <MSP_GetIRQn+0xe0>
    case GPIO_PIN_4:  return EXTI4_IRQn;
 8002d0a:	230a      	movs	r3, #10
 8002d0c:	e002      	b.n	8002d14 <MSP_GetIRQn+0xe0>
    case GPIO_PIN_5:  
    case GPIO_PIN_6:
    case GPIO_PIN_7:
    case GPIO_PIN_8:
    case GPIO_PIN_9:  return EXTI9_5_IRQn;
 8002d0e:	2317      	movs	r3, #23
 8002d10:	e000      	b.n	8002d14 <MSP_GetIRQn+0xe0>
    case GPIO_PIN_11:
    case GPIO_PIN_12:
    case GPIO_PIN_13:
    case GPIO_PIN_14:
    case GPIO_PIN_15: 
    default: return EXTI15_10_IRQn;
 8002d12:	2328      	movs	r3, #40	@ 0x28
  }
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	370c      	adds	r7, #12
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1e:	4770      	bx	lr

08002d20 <I2cInit>:
 *
 * \param [IN] obj  I2C object
 * \param [IN] i2cId  I2C ID
 */
void I2cInit( I2cId_t i2cId )
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b082      	sub	sp, #8
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	4603      	mov	r3, r0
 8002d28:	71fb      	strb	r3, [r7, #7]
	if(i2cId == I2C_1)
 8002d2a:	79fb      	ldrb	r3, [r7, #7]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d114      	bne.n	8002d5a <I2cInit+0x3a>
	{
		I2cMcuInit( &I2c1_Instance, i2cId );
 8002d30:	79fb      	ldrb	r3, [r7, #7]
 8002d32:	4619      	mov	r1, r3
 8002d34:	480b      	ldr	r0, [pc, #44]	@ (8002d64 <I2cInit+0x44>)
 8002d36:	f000 f859 	bl	8002dec <I2cMcuInit>
		__HAL_RCC_I2C1_CLK_DISABLE( ); // enabled by MX_I2C1_Init()
 8002d3a:	4b0b      	ldr	r3, [pc, #44]	@ (8002d68 <I2cInit+0x48>)
 8002d3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d3e:	4a0a      	ldr	r2, [pc, #40]	@ (8002d68 <I2cInit+0x48>)
 8002d40:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002d44:	6593      	str	r3, [r2, #88]	@ 0x58
		MX_I2C1_Init();
 8002d46:	f7fe f969 	bl	800101c <MX_I2C1_Init>
		I2c1_Instance.hi2c =  hi2c1;
 8002d4a:	4a06      	ldr	r2, [pc, #24]	@ (8002d64 <I2cInit+0x44>)
 8002d4c:	4b07      	ldr	r3, [pc, #28]	@ (8002d6c <I2cInit+0x4c>)
 8002d4e:	4610      	mov	r0, r2
 8002d50:	4619      	mov	r1, r3
 8002d52:	2354      	movs	r3, #84	@ 0x54
 8002d54:	461a      	mov	r2, r3
 8002d56:	f008 fa3c 	bl	800b1d2 <memcpy>
//		I2cMcuInit( &I2c2_Instance, i2cId );
//		__HAL_RCC_I2C2_CLK_DISABLE( ); // enabled by MX_I2C2_Init()
//		MX_I2C2_Init();
//		I2c2_Instance.hi2c =  hi2c2;
//	}
}
 8002d5a:	bf00      	nop
 8002d5c:	3708      	adds	r7, #8
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	bf00      	nop
 8002d64:	200015e4 	.word	0x200015e4
 8002d68:	40021000 	.word	0x40021000
 8002d6c:	200000fc 	.word	0x200000fc

08002d70 <I2cWriteBuffer>:
 * \param [IN] addr             data address
 * \param [IN] buffer           data buffer to write
 * \param [IN] size             number of bytes to write
 */
uint8_t I2cWriteBuffer( I2c_t *obj, uint8_t deviceAddr, uint16_t addr, uint8_t *buffer, uint16_t size )
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b086      	sub	sp, #24
 8002d74:	af02      	add	r7, sp, #8
 8002d76:	60f8      	str	r0, [r7, #12]
 8002d78:	607b      	str	r3, [r7, #4]
 8002d7a:	460b      	mov	r3, r1
 8002d7c:	72fb      	strb	r3, [r7, #11]
 8002d7e:	4613      	mov	r3, r2
 8002d80:	813b      	strh	r3, [r7, #8]

    if( I2cMcuWriteBuffer( obj, deviceAddr, addr, buffer, size ) == FAIL )
 8002d82:	893a      	ldrh	r2, [r7, #8]
 8002d84:	7af9      	ldrb	r1, [r7, #11]
 8002d86:	8b3b      	ldrh	r3, [r7, #24]
 8002d88:	9300      	str	r3, [sp, #0]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	68f8      	ldr	r0, [r7, #12]
 8002d8e:	f000 f863 	bl	8002e58 <I2cMcuWriteBuffer>
 8002d92:	4603      	mov	r3, r0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d10e      	bne.n	8002db6 <I2cWriteBuffer+0x46>
    {
        // if first attempt fails due to an IRQ, try a second time
        if( I2cMcuWriteBuffer( obj, deviceAddr, addr, buffer, size ) == FAIL )
 8002d98:	893a      	ldrh	r2, [r7, #8]
 8002d9a:	7af9      	ldrb	r1, [r7, #11]
 8002d9c:	8b3b      	ldrh	r3, [r7, #24]
 8002d9e:	9300      	str	r3, [sp, #0]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	68f8      	ldr	r0, [r7, #12]
 8002da4:	f000 f858 	bl	8002e58 <I2cMcuWriteBuffer>
 8002da8:	4603      	mov	r3, r0
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d101      	bne.n	8002db2 <I2cWriteBuffer+0x42>
        {
            return FAIL;
 8002dae:	2300      	movs	r3, #0
 8002db0:	e002      	b.n	8002db8 <I2cWriteBuffer+0x48>
        }
        else
        {
            return SUCCESS;
 8002db2:	2301      	movs	r3, #1
 8002db4:	e000      	b.n	8002db8 <I2cWriteBuffer+0x48>
        }
    }
    else
    {
        return SUCCESS;
 8002db6:	2301      	movs	r3, #1
    }
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	3710      	adds	r7, #16
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bd80      	pop	{r7, pc}

08002dc0 <I2cReadBuffer>:
 * \param [IN] addr             data address
 * \param [OUT] buffer          data buffer to read
 * \param [IN] size             number of data bytes to read
 */
uint8_t I2cReadBuffer( I2c_t *obj, uint8_t deviceAddr, uint16_t addr, uint8_t *buffer, uint16_t size )
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b086      	sub	sp, #24
 8002dc4:	af02      	add	r7, sp, #8
 8002dc6:	60f8      	str	r0, [r7, #12]
 8002dc8:	607b      	str	r3, [r7, #4]
 8002dca:	460b      	mov	r3, r1
 8002dcc:	72fb      	strb	r3, [r7, #11]
 8002dce:	4613      	mov	r3, r2
 8002dd0:	813b      	strh	r3, [r7, #8]
    return( I2cMcuReadBuffer( obj, deviceAddr, addr, buffer, size ) );
 8002dd2:	893a      	ldrh	r2, [r7, #8]
 8002dd4:	7af9      	ldrb	r1, [r7, #11]
 8002dd6:	8b3b      	ldrh	r3, [r7, #24]
 8002dd8:	9300      	str	r3, [sp, #0]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	68f8      	ldr	r0, [r7, #12]
 8002dde:	f000 f86d 	bl	8002ebc <I2cMcuReadBuffer>
 8002de2:	4603      	mov	r3, r0
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	3710      	adds	r7, #16
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}

08002dec <I2cMcuInit>:
 *
 * \param [IN] obj  I2C object
 * \param [IN] i2cId  I2C ID
 */
static void I2cMcuInit( I2c_t *obj, I2cId_t i2cId )
{
 8002dec:	b480      	push	{r7}
 8002dee:	b085      	sub	sp, #20
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	460b      	mov	r3, r1
 8002df6:	70fb      	strb	r3, [r7, #3]
    __HAL_RCC_I2C1_CLK_DISABLE( );
 8002df8:	4b15      	ldr	r3, [pc, #84]	@ (8002e50 <I2cMcuInit+0x64>)
 8002dfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dfc:	4a14      	ldr	r2, [pc, #80]	@ (8002e50 <I2cMcuInit+0x64>)
 8002dfe:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002e02:	6593      	str	r3, [r2, #88]	@ 0x58
    __HAL_RCC_I2C1_CLK_ENABLE( );
 8002e04:	4b12      	ldr	r3, [pc, #72]	@ (8002e50 <I2cMcuInit+0x64>)
 8002e06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e08:	4a11      	ldr	r2, [pc, #68]	@ (8002e50 <I2cMcuInit+0x64>)
 8002e0a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002e0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e10:	4b0f      	ldr	r3, [pc, #60]	@ (8002e50 <I2cMcuInit+0x64>)
 8002e12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e18:	60fb      	str	r3, [r7, #12]
 8002e1a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_I2C1_FORCE_RESET( );
 8002e1c:	4b0c      	ldr	r3, [pc, #48]	@ (8002e50 <I2cMcuInit+0x64>)
 8002e1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e20:	4a0b      	ldr	r2, [pc, #44]	@ (8002e50 <I2cMcuInit+0x64>)
 8002e22:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002e26:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_RCC_I2C1_RELEASE_RESET( );
 8002e28:	4b09      	ldr	r3, [pc, #36]	@ (8002e50 <I2cMcuInit+0x64>)
 8002e2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e2c:	4a08      	ldr	r2, [pc, #32]	@ (8002e50 <I2cMcuInit+0x64>)
 8002e2e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002e32:	6393      	str	r3, [r2, #56]	@ 0x38

    i2cInternalAddrSize = I2C_ADDR_SIZE_8;
 8002e34:	4b07      	ldr	r3, [pc, #28]	@ (8002e54 <I2cMcuInit+0x68>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	701a      	strb	r2, [r3, #0]

    obj->I2cId = i2cId;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	78fa      	ldrb	r2, [r7, #3]
 8002e3e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
}
 8002e42:	bf00      	nop
 8002e44:	3714      	adds	r7, #20
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr
 8002e4e:	bf00      	nop
 8002e50:	40021000 	.word	0x40021000
 8002e54:	20001654 	.word	0x20001654

08002e58 <I2cMcuWriteBuffer>:
 * \param [IN] size             number of data bytes to write
 *
 * \retval status [SUCCESS, FAIL]
 */
static uint8_t I2cMcuWriteBuffer( I2c_t *obj, uint8_t deviceAddr, uint16_t addr, uint8_t *buffer, uint16_t size )
{
 8002e58:	b590      	push	{r4, r7, lr}
 8002e5a:	b08b      	sub	sp, #44	@ 0x2c
 8002e5c:	af04      	add	r7, sp, #16
 8002e5e:	60f8      	str	r0, [r7, #12]
 8002e60:	607b      	str	r3, [r7, #4]
 8002e62:	460b      	mov	r3, r1
 8002e64:	72fb      	strb	r3, [r7, #11]
 8002e66:	4613      	mov	r3, r2
 8002e68:	813b      	strh	r3, [r7, #8]
    uint8_t     writeStatus = FAIL;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	75fb      	strb	r3, [r7, #23]
    uint16_t    memAddSize = 0u;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	82bb      	strh	r3, [r7, #20]

    if( i2cInternalAddrSize == I2C_ADDR_SIZE_8 )
 8002e72:	4b11      	ldr	r3, [pc, #68]	@ (8002eb8 <I2cMcuWriteBuffer+0x60>)
 8002e74:	781b      	ldrb	r3, [r3, #0]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d102      	bne.n	8002e80 <I2cMcuWriteBuffer+0x28>
    {
        memAddSize = I2C_MEMADD_SIZE_8BIT;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	82bb      	strh	r3, [r7, #20]
 8002e7e:	e001      	b.n	8002e84 <I2cMcuWriteBuffer+0x2c>
    }
    else
    {
        memAddSize = I2C_MEMADD_SIZE_16BIT;
 8002e80:	2302      	movs	r3, #2
 8002e82:	82bb      	strh	r3, [r7, #20]
    }
    if( HAL_I2C_Mem_Write( &obj->hi2c, deviceAddr, addr, memAddSize, buffer, size, 2000u ) == HAL_OK ){
 8002e84:	68f8      	ldr	r0, [r7, #12]
 8002e86:	7afb      	ldrb	r3, [r7, #11]
 8002e88:	b299      	uxth	r1, r3
 8002e8a:	8abc      	ldrh	r4, [r7, #20]
 8002e8c:	893a      	ldrh	r2, [r7, #8]
 8002e8e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002e92:	9302      	str	r3, [sp, #8]
 8002e94:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002e96:	9301      	str	r3, [sp, #4]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	9300      	str	r3, [sp, #0]
 8002e9c:	4623      	mov	r3, r4
 8002e9e:	f003 f949 	bl	8006134 <HAL_I2C_Mem_Write>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d101      	bne.n	8002eac <I2cMcuWriteBuffer+0x54>
        writeStatus = SUCCESS;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	75fb      	strb	r3, [r7, #23]
    }
    return writeStatus;
 8002eac:	7dfb      	ldrb	r3, [r7, #23]
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	371c      	adds	r7, #28
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd90      	pop	{r4, r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	20001654 	.word	0x20001654

08002ebc <I2cMcuReadBuffer>:
 * \param [IN] size             number of data bytes to read
 *
 * \retval status [SUCCESS, FAIL]
 */
static uint8_t I2cMcuReadBuffer( I2c_t *obj, uint8_t deviceAddr, uint16_t addr, uint8_t *buffer, uint16_t size )
{
 8002ebc:	b590      	push	{r4, r7, lr}
 8002ebe:	b08b      	sub	sp, #44	@ 0x2c
 8002ec0:	af04      	add	r7, sp, #16
 8002ec2:	60f8      	str	r0, [r7, #12]
 8002ec4:	607b      	str	r3, [r7, #4]
 8002ec6:	460b      	mov	r3, r1
 8002ec8:	72fb      	strb	r3, [r7, #11]
 8002eca:	4613      	mov	r3, r2
 8002ecc:	813b      	strh	r3, [r7, #8]
    uint8_t  readStatus = FAIL;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	75fb      	strb	r3, [r7, #23]
    uint16_t memAddSize = 0u;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	82bb      	strh	r3, [r7, #20]

    if( i2cInternalAddrSize == I2C_ADDR_SIZE_8 )
 8002ed6:	4b11      	ldr	r3, [pc, #68]	@ (8002f1c <I2cMcuReadBuffer+0x60>)
 8002ed8:	781b      	ldrb	r3, [r3, #0]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d102      	bne.n	8002ee4 <I2cMcuReadBuffer+0x28>
    {
        memAddSize = I2C_MEMADD_SIZE_8BIT;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	82bb      	strh	r3, [r7, #20]
 8002ee2:	e001      	b.n	8002ee8 <I2cMcuReadBuffer+0x2c>
    }
    else
    {
        memAddSize = I2C_MEMADD_SIZE_16BIT;
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	82bb      	strh	r3, [r7, #20]
    }
    if( HAL_I2C_Mem_Read( &obj->hi2c, deviceAddr, addr, memAddSize, buffer, size, 2000 ) == HAL_OK ){
 8002ee8:	68f8      	ldr	r0, [r7, #12]
 8002eea:	7afb      	ldrb	r3, [r7, #11]
 8002eec:	b299      	uxth	r1, r3
 8002eee:	8abc      	ldrh	r4, [r7, #20]
 8002ef0:	893a      	ldrh	r2, [r7, #8]
 8002ef2:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002ef6:	9302      	str	r3, [sp, #8]
 8002ef8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002efa:	9301      	str	r3, [sp, #4]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	9300      	str	r3, [sp, #0]
 8002f00:	4623      	mov	r3, r4
 8002f02:	f003 fa2b 	bl	800635c <HAL_I2C_Mem_Read>
 8002f06:	4603      	mov	r3, r0
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d101      	bne.n	8002f10 <I2cMcuReadBuffer+0x54>
        readStatus = SUCCESS;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	75fb      	strb	r3, [r7, #23]
    }

    return readStatus;
 8002f10:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	371c      	adds	r7, #28
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd90      	pop	{r4, r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	20001654 	.word	0x20001654

08002f20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b083      	sub	sp, #12
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	4603      	mov	r3, r0
 8002f28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	db0b      	blt.n	8002f4a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f32:	79fb      	ldrb	r3, [r7, #7]
 8002f34:	f003 021f 	and.w	r2, r3, #31
 8002f38:	4907      	ldr	r1, [pc, #28]	@ (8002f58 <__NVIC_EnableIRQ+0x38>)
 8002f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f3e:	095b      	lsrs	r3, r3, #5
 8002f40:	2001      	movs	r0, #1
 8002f42:	fa00 f202 	lsl.w	r2, r0, r2
 8002f46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f4a:	bf00      	nop
 8002f4c:	370c      	adds	r7, #12
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr
 8002f56:	bf00      	nop
 8002f58:	e000e100 	.word	0xe000e100

08002f5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b083      	sub	sp, #12
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	4603      	mov	r3, r0
 8002f64:	6039      	str	r1, [r7, #0]
 8002f66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	db0a      	blt.n	8002f86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	b2da      	uxtb	r2, r3
 8002f74:	490c      	ldr	r1, [pc, #48]	@ (8002fa8 <__NVIC_SetPriority+0x4c>)
 8002f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f7a:	0112      	lsls	r2, r2, #4
 8002f7c:	b2d2      	uxtb	r2, r2
 8002f7e:	440b      	add	r3, r1
 8002f80:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f84:	e00a      	b.n	8002f9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	b2da      	uxtb	r2, r3
 8002f8a:	4908      	ldr	r1, [pc, #32]	@ (8002fac <__NVIC_SetPriority+0x50>)
 8002f8c:	79fb      	ldrb	r3, [r7, #7]
 8002f8e:	f003 030f 	and.w	r3, r3, #15
 8002f92:	3b04      	subs	r3, #4
 8002f94:	0112      	lsls	r2, r2, #4
 8002f96:	b2d2      	uxtb	r2, r2
 8002f98:	440b      	add	r3, r1
 8002f9a:	761a      	strb	r2, [r3, #24]
}
 8002f9c:	bf00      	nop
 8002f9e:	370c      	adds	r7, #12
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr
 8002fa8:	e000e100 	.word	0xe000e100
 8002fac:	e000ed00 	.word	0xe000ed00

08002fb0 <TimerCreateTimer>:
 *                          expires.
 * \param [in] param        Parameter to pass in func when the timer expires.
 * \param [in] millisec     Time to wait before the timer expiration.
 *
 */
void TimerCreateTimer(void *func, void *param, uint32_t millisec){
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b086      	sub	sp, #24
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	60f8      	str	r0, [r7, #12]
 8002fb8:	60b9      	str	r1, [r7, #8]
 8002fba:	607a      	str	r2, [r7, #4]
    uint32_t time;
    /* Save the parameters */
    timerFunction = (TimerFunc)func;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	4a53      	ldr	r2, [pc, #332]	@ (800310c <TimerCreateTimer+0x15c>)
 8002fc0:	6013      	str	r3, [r2, #0]
    timerParam = param;
 8002fc2:	4a53      	ldr	r2, [pc, #332]	@ (8003110 <TimerCreateTimer+0x160>)
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	6013      	str	r3, [r2, #0]

    // LPTIM must be initialised once
    if ( isLPTIMInitialised == 0){
 8002fc8:	4b52      	ldr	r3, [pc, #328]	@ (8003114 <TimerCreateTimer+0x164>)
 8002fca:	781b      	ldrb	r3, [r3, #0]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d104      	bne.n	8002fda <TimerCreateTimer+0x2a>
        TimerLptimConfig();
 8002fd0:	f000 f8d0 	bl	8003174 <TimerLptimConfig>
        isLPTIMInitialised = 1;
 8002fd4:	4b4f      	ldr	r3, [pc, #316]	@ (8003114 <TimerCreateTimer+0x164>)
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	701a      	strb	r2, [r3, #0]
    }

    if(millisec < 2000){
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002fe0:	d206      	bcs.n	8002ff0 <TimerCreateTimer+0x40>
        LPTimerStruct.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8002fe2:	4b4d      	ldr	r3, [pc, #308]	@ (8003118 <TimerCreateTimer+0x168>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	609a      	str	r2, [r3, #8]
        prescaler = 1;
 8002fe8:	4b4c      	ldr	r3, [pc, #304]	@ (800311c <TimerCreateTimer+0x16c>)
 8002fea:	2201      	movs	r2, #1
 8002fec:	701a      	strb	r2, [r3, #0]
 8002fee:	e066      	b.n	80030be <TimerCreateTimer+0x10e>
    } else if((millisec >= 2000) && ((millisec < 4000))){
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002ff6:	d30b      	bcc.n	8003010 <TimerCreateTimer+0x60>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8002ffe:	d207      	bcs.n	8003010 <TimerCreateTimer+0x60>
        LPTimerStruct.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV2;
 8003000:	4b45      	ldr	r3, [pc, #276]	@ (8003118 <TimerCreateTimer+0x168>)
 8003002:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003006:	609a      	str	r2, [r3, #8]
        prescaler = 2;
 8003008:	4b44      	ldr	r3, [pc, #272]	@ (800311c <TimerCreateTimer+0x16c>)
 800300a:	2202      	movs	r2, #2
 800300c:	701a      	strb	r2, [r3, #0]
 800300e:	e056      	b.n	80030be <TimerCreateTimer+0x10e>
    } else if((millisec >= 4000) && ((millisec < 8000))){
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8003016:	d30b      	bcc.n	8003030 <TimerCreateTimer+0x80>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 800301e:	d207      	bcs.n	8003030 <TimerCreateTimer+0x80>
        LPTimerStruct.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV4;
 8003020:	4b3d      	ldr	r3, [pc, #244]	@ (8003118 <TimerCreateTimer+0x168>)
 8003022:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003026:	609a      	str	r2, [r3, #8]
        prescaler = 4;
 8003028:	4b3c      	ldr	r3, [pc, #240]	@ (800311c <TimerCreateTimer+0x16c>)
 800302a:	2204      	movs	r2, #4
 800302c:	701a      	strb	r2, [r3, #0]
 800302e:	e046      	b.n	80030be <TimerCreateTimer+0x10e>
    } else if((millisec >= 8000) && ((millisec < 16000))){
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8003036:	d30b      	bcc.n	8003050 <TimerCreateTimer+0xa0>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800303e:	d207      	bcs.n	8003050 <TimerCreateTimer+0xa0>
        LPTimerStruct.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV8;
 8003040:	4b35      	ldr	r3, [pc, #212]	@ (8003118 <TimerCreateTimer+0x168>)
 8003042:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8003046:	609a      	str	r2, [r3, #8]
        prescaler = 8;
 8003048:	4b34      	ldr	r3, [pc, #208]	@ (800311c <TimerCreateTimer+0x16c>)
 800304a:	2208      	movs	r2, #8
 800304c:	701a      	strb	r2, [r3, #0]
 800304e:	e036      	b.n	80030be <TimerCreateTimer+0x10e>
    } else if((millisec >= 16000) && ((millisec < 32000))){
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8003056:	d30b      	bcc.n	8003070 <TimerCreateTimer+0xc0>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 800305e:	d207      	bcs.n	8003070 <TimerCreateTimer+0xc0>
        LPTimerStruct.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV16;
 8003060:	4b2d      	ldr	r3, [pc, #180]	@ (8003118 <TimerCreateTimer+0x168>)
 8003062:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003066:	609a      	str	r2, [r3, #8]
        prescaler = 16;
 8003068:	4b2c      	ldr	r3, [pc, #176]	@ (800311c <TimerCreateTimer+0x16c>)
 800306a:	2210      	movs	r2, #16
 800306c:	701a      	strb	r2, [r3, #0]
 800306e:	e026      	b.n	80030be <TimerCreateTimer+0x10e>
    } else if((millisec >= 32000) && ((millisec < 64000))){
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8003076:	d30b      	bcc.n	8003090 <TimerCreateTimer+0xe0>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	f5b3 4f7a 	cmp.w	r3, #64000	@ 0xfa00
 800307e:	d207      	bcs.n	8003090 <TimerCreateTimer+0xe0>
        LPTimerStruct.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV32;
 8003080:	4b25      	ldr	r3, [pc, #148]	@ (8003118 <TimerCreateTimer+0x168>)
 8003082:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 8003086:	609a      	str	r2, [r3, #8]
        prescaler = 32;
 8003088:	4b24      	ldr	r3, [pc, #144]	@ (800311c <TimerCreateTimer+0x16c>)
 800308a:	2220      	movs	r2, #32
 800308c:	701a      	strb	r2, [r3, #0]
 800308e:	e016      	b.n	80030be <TimerCreateTimer+0x10e>
    } else if((millisec >= 64000) && ((millisec < 128000))){
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	f5b3 4f7a 	cmp.w	r3, #64000	@ 0xfa00
 8003096:	d30b      	bcc.n	80030b0 <TimerCreateTimer+0x100>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	f5b3 3ffa 	cmp.w	r3, #128000	@ 0x1f400
 800309e:	d207      	bcs.n	80030b0 <TimerCreateTimer+0x100>
        LPTimerStruct.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV64;
 80030a0:	4b1d      	ldr	r3, [pc, #116]	@ (8003118 <TimerCreateTimer+0x168>)
 80030a2:	f44f 6240 	mov.w	r2, #3072	@ 0xc00
 80030a6:	609a      	str	r2, [r3, #8]
        prescaler = 64;
 80030a8:	4b1c      	ldr	r3, [pc, #112]	@ (800311c <TimerCreateTimer+0x16c>)
 80030aa:	2240      	movs	r2, #64	@ 0x40
 80030ac:	701a      	strb	r2, [r3, #0]
 80030ae:	e006      	b.n	80030be <TimerCreateTimer+0x10e>
    } else {
        LPTimerStruct.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV128;
 80030b0:	4b19      	ldr	r3, [pc, #100]	@ (8003118 <TimerCreateTimer+0x168>)
 80030b2:	f44f 6260 	mov.w	r2, #3584	@ 0xe00
 80030b6:	609a      	str	r2, [r3, #8]
        prescaler = 128;
 80030b8:	4b18      	ldr	r3, [pc, #96]	@ (800311c <TimerCreateTimer+0x16c>)
 80030ba:	2280      	movs	r2, #128	@ 0x80
 80030bc:	701a      	strb	r2, [r3, #0]
    }
    HAL_LPTIM_Init(&LPTimerStruct);
 80030be:	4816      	ldr	r0, [pc, #88]	@ (8003118 <TimerCreateTimer+0x168>)
 80030c0:	f003 fdc0 	bl	8006c44 <HAL_LPTIM_Init>

    time = ((millisec * LPTCLOCK_IN_HZ)/((1000 * prescaler)));
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	03db      	lsls	r3, r3, #15
 80030c8:	4a14      	ldr	r2, [pc, #80]	@ (800311c <TimerCreateTimer+0x16c>)
 80030ca:	7812      	ldrb	r2, [r2, #0]
 80030cc:	4611      	mov	r1, r2
 80030ce:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80030d2:	fb01 f202 	mul.w	r2, r1, r2
 80030d6:	fbb3 f3f2 	udiv	r3, r3, r2
 80030da:	617b      	str	r3, [r7, #20]
    if(time > 0xFFFF) {
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030e2:	d303      	bcc.n	80030ec <TimerCreateTimer+0x13c>
        time = 0xFFFF;
 80030e4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80030e8:	617b      	str	r3, [r7, #20]
 80030ea:	e004      	b.n	80030f6 <TimerCreateTimer+0x146>
    }else if( time == 0x0 ){
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d101      	bne.n	80030f6 <TimerCreateTimer+0x146>
        time = 0x1;
 80030f2:	2301      	movs	r3, #1
 80030f4:	617b      	str	r3, [r7, #20]
    }

    /* Start timer */
    HAL_LPTIM_TimeOut_Start_IT(&LPTimerStruct, time, time-1);
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	3b01      	subs	r3, #1
 80030fa:	461a      	mov	r2, r3
 80030fc:	6979      	ldr	r1, [r7, #20]
 80030fe:	4806      	ldr	r0, [pc, #24]	@ (8003118 <TimerCreateTimer+0x168>)
 8003100:	f003 fe42 	bl	8006d88 <HAL_LPTIM_TimeOut_Start_IT>
}
 8003104:	bf00      	nop
 8003106:	3718      	adds	r7, #24
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}
 800310c:	20001694 	.word	0x20001694
 8003110:	20001698 	.word	0x20001698
 8003114:	20001690 	.word	0x20001690
 8003118:	20001658 	.word	0x20001658
 800311c:	20001655 	.word	0x20001655

08003120 <TimerCancelTimer>:

/*!
 * \brief Cancel the current running timer.
 *
 */
void TimerCancelTimer(void){
 8003120:	b480      	push	{r7}
 8003122:	af00      	add	r7, sp, #0

    /* Disable the timer */
    LPTimerStruct.Instance->CR = 0;
 8003124:	4b04      	ldr	r3, [pc, #16]	@ (8003138 <TimerCancelTimer+0x18>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	2200      	movs	r2, #0
 800312a:	611a      	str	r2, [r3, #16]
}
 800312c:	bf00      	nop
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr
 8003136:	bf00      	nop
 8003138:	20001658 	.word	0x20001658

0800313c <LPTIM1_IRQHandler>:

/***************************************************************************\
 * External Function Definition
\***************************************************************************/

void LPTIM1_IRQHandler(void){
 800313c:	b580      	push	{r7, lr}
 800313e:	af00      	add	r7, sp, #0

    HAL_LPTIM_IRQHandler(&LPTimerStruct);
 8003140:	4802      	ldr	r0, [pc, #8]	@ (800314c <LPTIM1_IRQHandler+0x10>)
 8003142:	f003 fe9f 	bl	8006e84 <HAL_LPTIM_IRQHandler>
}
 8003146:	bf00      	nop
 8003148:	bd80      	pop	{r7, pc}
 800314a:	bf00      	nop
 800314c:	20001658 	.word	0x20001658

08003150 <HAL_LPTIM_CompareMatchCallback>:

void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim){
 8003150:	b580      	push	{r7, lr}
 8003152:	b082      	sub	sp, #8
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]

    /* call the timer function callback*/
    timerFunction (timerParam);
 8003158:	4b04      	ldr	r3, [pc, #16]	@ (800316c <HAL_LPTIM_CompareMatchCallback+0x1c>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a04      	ldr	r2, [pc, #16]	@ (8003170 <HAL_LPTIM_CompareMatchCallback+0x20>)
 800315e:	6812      	ldr	r2, [r2, #0]
 8003160:	4610      	mov	r0, r2
 8003162:	4798      	blx	r3
}
 8003164:	bf00      	nop
 8003166:	3708      	adds	r7, #8
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}
 800316c:	20001694 	.word	0x20001694
 8003170:	20001698 	.word	0x20001698

08003174 <TimerLptimConfig>:
 * Local Function Definition
\***************************************************************************/
/**
* @brief  Configures the LPTIM peripheral.
*/
static void TimerLptimConfig(void){
 8003174:	b580      	push	{r7, lr}
 8003176:	b0a4      	sub	sp, #144	@ 0x90
 8003178:	af00      	add	r7, sp, #0

    RCC_PeriphCLKInitTypeDef        RCC_PeriphCLKInitStruct;

    /* ### - 1 - Re-target the LSE to Clock the LPTIM Counter ################# */
    /* Select the LSE clock as LPTIM peripheral clock */
    RCC_PeriphCLKInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 800317a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800317e:	60bb      	str	r3, [r7, #8]
    RCC_PeriphCLKInitStruct.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_LSE;
 8003180:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
 8003184:	667b      	str	r3, [r7, #100]	@ 0x64

    if( HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct) != HAL_OK ){
 8003186:	f107 0308 	add.w	r3, r7, #8
 800318a:	4618      	mov	r0, r3
 800318c:	f004 fef4 	bl	8007f78 <HAL_RCCEx_PeriphCLKConfig>
 8003190:	4603      	mov	r3, r0
 8003192:	2b00      	cmp	r3, #0
 8003194:	d001      	beq.n	800319a <TimerLptimConfig+0x26>
            while(1);
 8003196:	bf00      	nop
 8003198:	e7fd      	b.n	8003196 <TimerLptimConfig+0x22>
    }

    __HAL_RCC_LPTIM1_CLK_ENABLE();
 800319a:	4b15      	ldr	r3, [pc, #84]	@ (80031f0 <TimerLptimConfig+0x7c>)
 800319c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800319e:	4a14      	ldr	r2, [pc, #80]	@ (80031f0 <TimerLptimConfig+0x7c>)
 80031a0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80031a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80031a6:	4b12      	ldr	r3, [pc, #72]	@ (80031f0 <TimerLptimConfig+0x7c>)
 80031a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031aa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80031ae:	607b      	str	r3, [r7, #4]
 80031b0:	687b      	ldr	r3, [r7, #4]
    LPTimerStruct.Instance = LPTIM1;
 80031b2:	4b10      	ldr	r3, [pc, #64]	@ (80031f4 <TimerLptimConfig+0x80>)
 80031b4:	4a10      	ldr	r2, [pc, #64]	@ (80031f8 <TimerLptimConfig+0x84>)
 80031b6:	601a      	str	r2, [r3, #0]
    LPTimerStruct.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80031b8:	4b0e      	ldr	r3, [pc, #56]	@ (80031f4 <TimerLptimConfig+0x80>)
 80031ba:	2200      	movs	r2, #0
 80031bc:	605a      	str	r2, [r3, #4]
    LPTimerStruct.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80031be:	4b0d      	ldr	r3, [pc, #52]	@ (80031f4 <TimerLptimConfig+0x80>)
 80031c0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80031c4:	615a      	str	r2, [r3, #20]
    LPTimerStruct.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 80031c6:	4b0b      	ldr	r3, [pc, #44]	@ (80031f4 <TimerLptimConfig+0x80>)
 80031c8:	2200      	movs	r2, #0
 80031ca:	621a      	str	r2, [r3, #32]
    LPTimerStruct.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80031cc:	4b09      	ldr	r3, [pc, #36]	@ (80031f4 <TimerLptimConfig+0x80>)
 80031ce:	2200      	movs	r2, #0
 80031d0:	625a      	str	r2, [r3, #36]	@ 0x24
    LPTimerStruct.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 80031d2:	4b08      	ldr	r3, [pc, #32]	@ (80031f4 <TimerLptimConfig+0x80>)
 80031d4:	2200      	movs	r2, #0
 80031d6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Enable interrupt */
    NVIC_SetPriority(LPTIM1_IRQn,1);
 80031d8:	2101      	movs	r1, #1
 80031da:	2041      	movs	r0, #65	@ 0x41
 80031dc:	f7ff febe 	bl	8002f5c <__NVIC_SetPriority>
    NVIC_EnableIRQ(LPTIM1_IRQn);
 80031e0:	2041      	movs	r0, #65	@ 0x41
 80031e2:	f7ff fe9d 	bl	8002f20 <__NVIC_EnableIRQ>

}
 80031e6:	bf00      	nop
 80031e8:	3790      	adds	r7, #144	@ 0x90
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	bf00      	nop
 80031f0:	40021000 	.word	0x40021000
 80031f4:	20001658 	.word	0x20001658
 80031f8:	40007c00 	.word	0x40007c00

080031fc <SpiInit>:
SPI_HandleTypeDef RadioSpiHandle;
volatile bool blockingDmaFlag;

/* SPI1 init function */
void SpiInit(void)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	af00      	add	r7, sp, #0
	MX_SPI1_Init();
 8003200:	f7fe f9a8 	bl	8001554 <MX_SPI1_Init>
	RadioSpiHandle = hspi1;
 8003204:	4a04      	ldr	r2, [pc, #16]	@ (8003218 <SpiInit+0x1c>)
 8003206:	4b05      	ldr	r3, [pc, #20]	@ (800321c <SpiInit+0x20>)
 8003208:	4610      	mov	r0, r2
 800320a:	4619      	mov	r1, r3
 800320c:	2364      	movs	r3, #100	@ 0x64
 800320e:	461a      	mov	r2, r3
 8003210:	f007 ffdf 	bl	800b1d2 <memcpy>
}
 8003214:	bf00      	nop
 8003216:	bd80      	pop	{r7, pc}
 8003218:	2000169c 	.word	0x2000169c
 800321c:	200001ac 	.word	0x200001ac

08003220 <SpiInOut>:
 * @param [IN] txBuffer Byte to be sent
 * @param [OUT] rxBuffer Byte to be sent
 * @param [IN] size Byte to be sent
 */
void SpiInOut( uint8_t *txBuffer, uint8_t *rxBuffer, uint16_t size )
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b086      	sub	sp, #24
 8003224:	af02      	add	r7, sp, #8
 8003226:	60f8      	str	r0, [r7, #12]
 8003228:	60b9      	str	r1, [r7, #8]
 800322a:	4613      	mov	r3, r2
 800322c:	80fb      	strh	r3, [r7, #6]
	#ifdef STM32L4XX_FAMILY
    	HAL_SPIEx_FlushRxFifo( &RadioSpiHandle ); // Comment For STM32L0XX and STM32L1XX Intgration, uncomment for STM32L4XX Intgration 
 800322e:	4808      	ldr	r0, [pc, #32]	@ (8003250 <SpiInOut+0x30>)
 8003230:	f006 fb5c 	bl	80098ec <HAL_SPIEx_FlushRxFifo>
    #ifdef USE_DMA
        blockingDmaFlag = true;
        HAL_SPI_TransmitReceive_DMA( &SpiHandle, txBuffer, rxBuffer, size );
        WAIT_FOR_BLOCKING_FLAG
    #else
        HAL_SPI_TransmitReceive( &RadioSpiHandle, txBuffer, rxBuffer, size, HAL_MAX_DELAY );
 8003234:	88fb      	ldrh	r3, [r7, #6]
 8003236:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800323a:	9200      	str	r2, [sp, #0]
 800323c:	68ba      	ldr	r2, [r7, #8]
 800323e:	68f9      	ldr	r1, [r7, #12]
 8003240:	4803      	ldr	r0, [pc, #12]	@ (8003250 <SpiInOut+0x30>)
 8003242:	f005 ffd0 	bl	80091e6 <HAL_SPI_TransmitReceive>
    #endif
}
 8003246:	bf00      	nop
 8003248:	3710      	adds	r7, #16
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}
 800324e:	bf00      	nop
 8003250:	2000169c 	.word	0x2000169c

08003254 <SpiIn>:

void SpiIn( uint8_t *txBuffer, uint16_t size )
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b082      	sub	sp, #8
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
 800325c:	460b      	mov	r3, r1
 800325e:	807b      	strh	r3, [r7, #2]
    #ifdef USE_DMA
        blockingDmaFlag = true;
        HAL_SPI_Transmit_DMA( &SpiHandle, txBuffer, size );
        WAIT_FOR_BLOCKING_FLAG
    #else
        HAL_SPI_Transmit( &RadioSpiHandle, txBuffer, size, HAL_MAX_DELAY );
 8003260:	887a      	ldrh	r2, [r7, #2]
 8003262:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003266:	6879      	ldr	r1, [r7, #4]
 8003268:	4803      	ldr	r0, [pc, #12]	@ (8003278 <SpiIn+0x24>)
 800326a:	f005 fe46 	bl	8008efa <HAL_SPI_Transmit>
    #endif
}
 800326e:	bf00      	nop
 8003270:	3708      	adds	r7, #8
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	2000169c 	.word	0x2000169c

0800327c <UartInit>:
 *
 * \param [in] uartCallback  The UART Callback.
 *
 * \retval None
 */
void UartInit( UartCallback uartCallback ){
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]

    MX_USART2_UART_Init();
 8003284:	f7fe fb12 	bl	80018ac <MX_USART2_UART_Init>
    txUartBufferIndex = 0u;
 8003288:	4b06      	ldr	r3, [pc, #24]	@ (80032a4 <UartInit+0x28>)
 800328a:	2200      	movs	r2, #0
 800328c:	801a      	strh	r2, [r3, #0]
    gUartCallback = uartCallback;
 800328e:	4a06      	ldr	r2, [pc, #24]	@ (80032a8 <UartInit+0x2c>)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6013      	str	r3, [r2, #0]
	gUartState = UART_STATE_IDLE;
 8003294:	4b05      	ldr	r3, [pc, #20]	@ (80032ac <UartInit+0x30>)
 8003296:	2201      	movs	r2, #1
 8003298:	701a      	strb	r2, [r3, #0]
}
 800329a:	bf00      	nop
 800329c:	3708      	adds	r7, #8
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop
 80032a4:	20001708 	.word	0x20001708
 80032a8:	20001704 	.word	0x20001704
 80032ac:	20001700 	.word	0x20001700

080032b0 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b082      	sub	sp, #8
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit( &huart2, ( uint8_t * )&ch, 1, 0xFFFF );
 80032b8:	1d39      	adds	r1, r7, #4
 80032ba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80032be:	2201      	movs	r2, #1
 80032c0:	4803      	ldr	r0, [pc, #12]	@ (80032d0 <__io_putchar+0x20>)
 80032c2:	f006 fb83 	bl	80099cc <HAL_UART_Transmit>

  return ch;
 80032c6:	687b      	ldr	r3, [r7, #4]
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3708      	adds	r7, #8
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	2000029c 	.word	0x2000029c

080032d4 <HAL_UART_TxCpltCallback>:
  * @brief  Tx Transfer completed callback
  * @param  UartHandle: UART handle.
  * @retval None
  */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *uartHandle)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b082      	sub	sp, #8
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
    /* Check if there are more data to send */
    if( txUartBufferIndex != 0 ){
 80032dc:	4b13      	ldr	r3, [pc, #76]	@ (800332c <HAL_UART_TxCpltCallback+0x58>)
 80032de:	881b      	ldrh	r3, [r3, #0]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d016      	beq.n	8003312 <HAL_UART_TxCpltCallback+0x3e>

        if( HAL_UART_Transmit_IT(uartHandle, &uartBuffer[0], txUartBufferIndex) != HAL_OK ){
 80032e4:	4b11      	ldr	r3, [pc, #68]	@ (800332c <HAL_UART_TxCpltCallback+0x58>)
 80032e6:	881b      	ldrh	r3, [r3, #0]
 80032e8:	461a      	mov	r2, r3
 80032ea:	4911      	ldr	r1, [pc, #68]	@ (8003330 <HAL_UART_TxCpltCallback+0x5c>)
 80032ec:	6878      	ldr	r0, [r7, #4]
 80032ee:	f006 fbf7 	bl	8009ae0 <HAL_UART_Transmit_IT>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d008      	beq.n	800330a <HAL_UART_TxCpltCallback+0x36>
            //Stop sending if failed.
            gUartState = UART_STATE_IDLE;
 80032f8:	4b0e      	ldr	r3, [pc, #56]	@ (8003334 <HAL_UART_TxCpltCallback+0x60>)
 80032fa:	2201      	movs	r2, #1
 80032fc:	701a      	strb	r2, [r3, #0]
            gUartCallback( UARTEVENT_TXCOMPLETE, FAIL, 0 );
 80032fe:	4b0e      	ldr	r3, [pc, #56]	@ (8003338 <HAL_UART_TxCpltCallback+0x64>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	2200      	movs	r2, #0
 8003304:	2100      	movs	r1, #0
 8003306:	2001      	movs	r0, #1
 8003308:	4798      	blx	r3
        }
        txUartBufferIndex = 0u;
 800330a:	4b08      	ldr	r3, [pc, #32]	@ (800332c <HAL_UART_TxCpltCallback+0x58>)
 800330c:	2200      	movs	r2, #0
 800330e:	801a      	strh	r2, [r3, #0]
    }else{
        gUartState = UART_STATE_IDLE;
        gUartCallback( UARTEVENT_TXCOMPLETE, SUCCESS, 0 );
    }
}
 8003310:	e008      	b.n	8003324 <HAL_UART_TxCpltCallback+0x50>
        gUartState = UART_STATE_IDLE;
 8003312:	4b08      	ldr	r3, [pc, #32]	@ (8003334 <HAL_UART_TxCpltCallback+0x60>)
 8003314:	2201      	movs	r2, #1
 8003316:	701a      	strb	r2, [r3, #0]
        gUartCallback( UARTEVENT_TXCOMPLETE, SUCCESS, 0 );
 8003318:	4b07      	ldr	r3, [pc, #28]	@ (8003338 <HAL_UART_TxCpltCallback+0x64>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	2200      	movs	r2, #0
 800331e:	2101      	movs	r1, #1
 8003320:	2001      	movs	r0, #1
 8003322:	4798      	blx	r3
}
 8003324:	bf00      	nop
 8003326:	3708      	adds	r7, #8
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}
 800332c:	20001708 	.word	0x20001708
 8003330:	2000170c 	.word	0x2000170c
 8003334:	20001700 	.word	0x20001700
 8003338:	20001704 	.word	0x20001704

0800333c <HwInit>:
/***************************************************************************\
 *  External functions definition
\***************************************************************************/

void HwInit( void )
{
 800333c:	b580      	push	{r7, lr}
 800333e:	af00      	add	r7, sp, #0
    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init( );
 8003340:	f002 fa5e 	bl	8005800 <HAL_Init>

    /* Configure the system clock */
    SystemClock_Config( );
 8003344:	f7fd ff80 	bl	8001248 <SystemClock_Config>

    /* Initialize all configured peripherals */
    GpioInit( );
 8003348:	f7ff fbc0 	bl	8002acc <GpioInit>
    //MX_RTC_Init( );

    UartInit( uartCallback );
 800334c:	4805      	ldr	r0, [pc, #20]	@ (8003364 <HwInit+0x28>)
 800334e:	f7ff ff95 	bl	800327c <UartInit>
    SpiInit( );
 8003352:	f7ff ff53 	bl	80031fc <SpiInit>

    I2cInit( I2C_1 );
 8003356:	2000      	movs	r0, #0
 8003358:	f7ff fce2 	bl	8002d20 <I2cInit>
	
	// ----------------------------------------------------------------
	// SX9306 Capacitive Touch Sensor
    SX9306ProximityInit( );
 800335c:	f000 f842 	bl	80033e4 <SX9306ProximityInit>
}
 8003360:	bf00      	nop
 8003362:	bd80      	pop	{r7, pc}
 8003364:	08003397 	.word	0x08003397

08003368 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
void HAL_Delay( uint32_t Delay )
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b084      	sub	sp, #16
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
    uint32_t tickstart = 0;
 8003370:	2300      	movs	r3, #0
 8003372:	60fb      	str	r3, [r7, #12]
    tickstart = HAL_GetTick( );
 8003374:	f002 fab4 	bl	80058e0 <HAL_GetTick>
 8003378:	60f8      	str	r0, [r7, #12]
    while( ( HAL_GetTick( ) - tickstart ) < Delay );
 800337a:	bf00      	nop
 800337c:	f002 fab0 	bl	80058e0 <HAL_GetTick>
 8003380:	4602      	mov	r2, r0
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	1ad3      	subs	r3, r2, r3
 8003386:	687a      	ldr	r2, [r7, #4]
 8003388:	429a      	cmp	r2, r3
 800338a:	d8f7      	bhi.n	800337c <HAL_Delay+0x14>
}
 800338c:	bf00      	nop
 800338e:	bf00      	nop
 8003390:	3710      	adds	r7, #16
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}

08003396 <uartCallback>:
    {

    }
}

void uartCallback( uint8_t uartEvent, uint8_t status, void *param ){
 8003396:	b480      	push	{r7}
 8003398:	b083      	sub	sp, #12
 800339a:	af00      	add	r7, sp, #0
 800339c:	4603      	mov	r3, r0
 800339e:	603a      	str	r2, [r7, #0]
 80033a0:	71fb      	strb	r3, [r7, #7]
 80033a2:	460b      	mov	r3, r1
 80033a4:	71bb      	strb	r3, [r7, #6]

}
 80033a6:	bf00      	nop
 80033a8:	370c      	adds	r7, #12
 80033aa:	46bd      	mov	sp, r7
 80033ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b0:	4770      	bx	lr
	...

080033b4 <SetAntenna1>:

/*!
 * \brief Enable antenna 1 and disable antenna 2
 * \retval None
 */
void SetAntenna1( void ){
 80033b4:	b580      	push	{r7, lr}
 80033b6:	af00      	add	r7, sp, #0
	
	HAL_GPIO_WritePin(ANT_SW_PORT, ANT_SW_PIN, GPIO_PIN_SET);		//ANT_SW = 1; // ANT1
 80033b8:	2201      	movs	r2, #1
 80033ba:	2101      	movs	r1, #1
 80033bc:	4802      	ldr	r0, [pc, #8]	@ (80033c8 <SetAntenna1+0x14>)
 80033be:	f002 fded 	bl	8005f9c <HAL_GPIO_WritePin>
}
 80033c2:	bf00      	nop
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	bf00      	nop
 80033c8:	48000400 	.word	0x48000400

080033cc <SetAntenna2>:

/*!
 * \brief Enable antenna 2 and disable antenna 1
 * \retval None
 */
void SetAntenna2( void ){
 80033cc:	b580      	push	{r7, lr}
 80033ce:	af00      	add	r7, sp, #0
	 
	HAL_GPIO_WritePin(ANT_SW_PORT, ANT_SW_PIN, GPIO_PIN_RESET); 	//ANT_SW = 0; // ANT2
 80033d0:	2200      	movs	r2, #0
 80033d2:	2101      	movs	r1, #1
 80033d4:	4802      	ldr	r0, [pc, #8]	@ (80033e0 <SetAntenna2+0x14>)
 80033d6:	f002 fde1 	bl	8005f9c <HAL_GPIO_WritePin>
}
 80033da:	bf00      	nop
 80033dc:	bd80      	pop	{r7, pc}
 80033de:	bf00      	nop
 80033e0:	48000400 	.word	0x48000400

080033e4 <SX9306ProximityInit>:
\***************************************************************************/

 /*!
 * \brief Initializes the hardware and variables associated with the SX9306.
 */
void SX9306ProximityInit( void ){
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b082      	sub	sp, #8
 80033e8:	af00      	add	r7, sp, #0

    bool i2cResult;

    // Set the I2C address of the Proximity Sensor
    i2cDeviceAddr = SX9306PROXIMITY_I2C_ADDR;
 80033ea:	4b48      	ldr	r3, [pc, #288]	@ (800350c <SX9306ProximityInit+0x128>)
 80033ec:	222a      	movs	r2, #42	@ 0x2a
 80033ee:	701a      	strb	r2, [r3, #0]

    //Clear interrupt flag
    i2cResult = SX9306Proximity_ReadRegister( SX9306_REG_IRQ_SRC, \
 80033f0:	2201      	movs	r2, #1
 80033f2:	4947      	ldr	r1, [pc, #284]	@ (8003510 <SX9306ProximityInit+0x12c>)
 80033f4:	2000      	movs	r0, #0
 80033f6:	f000 f88f 	bl	8003518 <SX9306Proximity_ReadRegister>
 80033fa:	4603      	mov	r3, r0
 80033fc:	71fb      	strb	r3, [r7, #7]
                                          &readDataBuffer[0], 1u );

    if( i2cResult == SUCCESS ){
 80033fe:	79fb      	ldrb	r3, [r7, #7]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d009      	beq.n	8003418 <SX9306ProximityInit+0x34>
        writeDataBuffer[0] = SX9306_DEFAULT_IRQMASK;
 8003404:	4b43      	ldr	r3, [pc, #268]	@ (8003514 <SX9306ProximityInit+0x130>)
 8003406:	2200      	movs	r2, #0
 8003408:	701a      	strb	r2, [r3, #0]
        i2cResult = SX9306Proximity_WriteRegister( SX9306_REG_IRQ_MASK, \
 800340a:	2201      	movs	r2, #1
 800340c:	4941      	ldr	r1, [pc, #260]	@ (8003514 <SX9306ProximityInit+0x130>)
 800340e:	2003      	movs	r0, #3
 8003410:	f000 f8a6 	bl	8003560 <SX9306Proximity_WriteRegister>
 8003414:	4603      	mov	r3, r0
 8003416:	71fb      	strb	r3, [r7, #7]
                                          &writeDataBuffer[0], 1u);
    }

    if( i2cResult == SUCCESS ){
 8003418:	79fb      	ldrb	r3, [r7, #7]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d009      	beq.n	8003432 <SX9306ProximityInit+0x4e>
        //Enable sensor 0
        writeDataBuffer[0] = SX9306_SENSOR_EN_0;
 800341e:	4b3d      	ldr	r3, [pc, #244]	@ (8003514 <SX9306ProximityInit+0x130>)
 8003420:	2201      	movs	r2, #1
 8003422:	701a      	strb	r2, [r3, #0]
        i2cResult = SX9306Proximity_WriteRegister( SX9306_REG_CONTROL_0, \
 8003424:	2201      	movs	r2, #1
 8003426:	493b      	ldr	r1, [pc, #236]	@ (8003514 <SX9306ProximityInit+0x130>)
 8003428:	2006      	movs	r0, #6
 800342a:	f000 f899 	bl	8003560 <SX9306Proximity_WriteRegister>
 800342e:	4603      	mov	r3, r0
 8003430:	71fb      	strb	r3, [r7, #7]
                                          &writeDataBuffer[0], 1u );
    }

    if( i2cResult == SUCCESS ){
 8003432:	79fb      	ldrb	r3, [r7, #7]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d009      	beq.n	800344c <SX9306ProximityInit+0x68>
        writeDataBuffer[0] = SX9306_DEFAULT_CTRL_1;
 8003438:	4b36      	ldr	r3, [pc, #216]	@ (8003514 <SX9306ProximityInit+0x130>)
 800343a:	2240      	movs	r2, #64	@ 0x40
 800343c:	701a      	strb	r2, [r3, #0]
        i2cResult = SX9306Proximity_WriteRegister( SX9306_REG_CONTROL_1, \
 800343e:	2201      	movs	r2, #1
 8003440:	4934      	ldr	r1, [pc, #208]	@ (8003514 <SX9306ProximityInit+0x130>)
 8003442:	2007      	movs	r0, #7
 8003444:	f000 f88c 	bl	8003560 <SX9306Proximity_WriteRegister>
 8003448:	4603      	mov	r3, r0
 800344a:	71fb      	strb	r3, [r7, #7]
                                          &writeDataBuffer[0], 1u );
    }

    if( i2cResult == SUCCESS ){
 800344c:	79fb      	ldrb	r3, [r7, #7]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d009      	beq.n	8003466 <SX9306ProximityInit+0x82>
        writeDataBuffer[0] = SX9306_DEFAULT_CTRL_2;
 8003452:	4b30      	ldr	r3, [pc, #192]	@ (8003514 <SX9306ProximityInit+0x130>)
 8003454:	2208      	movs	r2, #8
 8003456:	701a      	strb	r2, [r3, #0]
        i2cResult = SX9306Proximity_WriteRegister( SX9306_REG_CONTROL_2, \
 8003458:	2201      	movs	r2, #1
 800345a:	492e      	ldr	r1, [pc, #184]	@ (8003514 <SX9306ProximityInit+0x130>)
 800345c:	2008      	movs	r0, #8
 800345e:	f000 f87f 	bl	8003560 <SX9306Proximity_WriteRegister>
 8003462:	4603      	mov	r3, r0
 8003464:	71fb      	strb	r3, [r7, #7]
                                          &writeDataBuffer[0], 1u );
    }

    if( i2cResult == SUCCESS ){
 8003466:	79fb      	ldrb	r3, [r7, #7]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d009      	beq.n	8003480 <SX9306ProximityInit+0x9c>
        writeDataBuffer[0] = SX9306_DEFAULT_CTRL_3;
 800346c:	4b29      	ldr	r3, [pc, #164]	@ (8003514 <SX9306ProximityInit+0x130>)
 800346e:	2240      	movs	r2, #64	@ 0x40
 8003470:	701a      	strb	r2, [r3, #0]
        i2cResult = SX9306Proximity_WriteRegister( SX9306_REG_CONTROL_3, \
 8003472:	2201      	movs	r2, #1
 8003474:	4927      	ldr	r1, [pc, #156]	@ (8003514 <SX9306ProximityInit+0x130>)
 8003476:	2009      	movs	r0, #9
 8003478:	f000 f872 	bl	8003560 <SX9306Proximity_WriteRegister>
 800347c:	4603      	mov	r3, r0
 800347e:	71fb      	strb	r3, [r7, #7]
                                          &writeDataBuffer[0], 1u );
    }

    if( i2cResult == SUCCESS ){
 8003480:	79fb      	ldrb	r3, [r7, #7]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d009      	beq.n	800349a <SX9306ProximityInit+0xb6>
        writeDataBuffer[0] = SX9306_DEFAULT_CTRL_4;
 8003486:	4b23      	ldr	r3, [pc, #140]	@ (8003514 <SX9306ProximityInit+0x130>)
 8003488:	2200      	movs	r2, #0
 800348a:	701a      	strb	r2, [r3, #0]
        i2cResult = SX9306Proximity_WriteRegister( SX9306_REG_CONTROL_4, \
 800348c:	2201      	movs	r2, #1
 800348e:	4921      	ldr	r1, [pc, #132]	@ (8003514 <SX9306ProximityInit+0x130>)
 8003490:	200a      	movs	r0, #10
 8003492:	f000 f865 	bl	8003560 <SX9306Proximity_WriteRegister>
 8003496:	4603      	mov	r3, r0
 8003498:	71fb      	strb	r3, [r7, #7]
                                          &writeDataBuffer[0], 1u );
    }

    if( i2cResult == SUCCESS ){
 800349a:	79fb      	ldrb	r3, [r7, #7]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d009      	beq.n	80034b4 <SX9306ProximityInit+0xd0>
        writeDataBuffer[0] = SX9306_DEFAULT_CTRL_5;
 80034a0:	4b1c      	ldr	r3, [pc, #112]	@ (8003514 <SX9306ProximityInit+0x130>)
 80034a2:	2200      	movs	r2, #0
 80034a4:	701a      	strb	r2, [r3, #0]
        i2cResult = SX9306Proximity_WriteRegister( SX9306_REG_CONTROL_5, \
 80034a6:	2201      	movs	r2, #1
 80034a8:	491a      	ldr	r1, [pc, #104]	@ (8003514 <SX9306ProximityInit+0x130>)
 80034aa:	200b      	movs	r0, #11
 80034ac:	f000 f858 	bl	8003560 <SX9306Proximity_WriteRegister>
 80034b0:	4603      	mov	r3, r0
 80034b2:	71fb      	strb	r3, [r7, #7]
                                          &writeDataBuffer[0], 1u );
    }

    if( i2cResult == SUCCESS ){
 80034b4:	79fb      	ldrb	r3, [r7, #7]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d009      	beq.n	80034ce <SX9306ProximityInit+0xea>
        writeDataBuffer[0] = SX9306_DEFAULT_CTRL_6;
 80034ba:	4b16      	ldr	r3, [pc, #88]	@ (8003514 <SX9306ProximityInit+0x130>)
 80034bc:	2200      	movs	r2, #0
 80034be:	701a      	strb	r2, [r3, #0]
        i2cResult = SX9306Proximity_WriteRegister( SX9306_REG_CONTROL_6, \
 80034c0:	2201      	movs	r2, #1
 80034c2:	4914      	ldr	r1, [pc, #80]	@ (8003514 <SX9306ProximityInit+0x130>)
 80034c4:	200c      	movs	r0, #12
 80034c6:	f000 f84b 	bl	8003560 <SX9306Proximity_WriteRegister>
 80034ca:	4603      	mov	r3, r0
 80034cc:	71fb      	strb	r3, [r7, #7]
                                          &writeDataBuffer[0], 1u );
    }

    if( i2cResult == SUCCESS ){
 80034ce:	79fb      	ldrb	r3, [r7, #7]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d009      	beq.n	80034e8 <SX9306ProximityInit+0x104>
        writeDataBuffer[0] = SX9306_DEFAULT_CTRL_7;
 80034d4:	4b0f      	ldr	r3, [pc, #60]	@ (8003514 <SX9306ProximityInit+0x130>)
 80034d6:	2200      	movs	r2, #0
 80034d8:	701a      	strb	r2, [r3, #0]
        i2cResult = SX9306Proximity_WriteRegister( SX9306_REG_CONTROL_7, \
 80034da:	2201      	movs	r2, #1
 80034dc:	490d      	ldr	r1, [pc, #52]	@ (8003514 <SX9306ProximityInit+0x130>)
 80034de:	200d      	movs	r0, #13
 80034e0:	f000 f83e 	bl	8003560 <SX9306Proximity_WriteRegister>
 80034e4:	4603      	mov	r3, r0
 80034e6:	71fb      	strb	r3, [r7, #7]
                                          &writeDataBuffer[0], 1u );
    }

    if( i2cResult == SUCCESS ){
 80034e8:	79fb      	ldrb	r3, [r7, #7]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d009      	beq.n	8003502 <SX9306ProximityInit+0x11e>
        writeDataBuffer[0] = SX9306_DEFAULT_CTRL_8;
 80034ee:	4b09      	ldr	r3, [pc, #36]	@ (8003514 <SX9306ProximityInit+0x130>)
 80034f0:	2200      	movs	r2, #0
 80034f2:	701a      	strb	r2, [r3, #0]
        i2cResult = SX9306Proximity_WriteRegister( SX9306_REG_CONTROL_8, \
 80034f4:	2201      	movs	r2, #1
 80034f6:	4907      	ldr	r1, [pc, #28]	@ (8003514 <SX9306ProximityInit+0x130>)
 80034f8:	200e      	movs	r0, #14
 80034fa:	f000 f831 	bl	8003560 <SX9306Proximity_WriteRegister>
 80034fe:	4603      	mov	r3, r0
 8003500:	71fb      	strb	r3, [r7, #7]
                                          &writeDataBuffer[0], 1u );
    }
}
 8003502:	bf00      	nop
 8003504:	3708      	adds	r7, #8
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}
 800350a:	bf00      	nop
 800350c:	20001770 	.word	0x20001770
 8003510:	20001774 	.word	0x20001774
 8003514:	20001778 	.word	0x20001778

08003518 <SX9306Proximity_ReadRegister>:
/***************************************************************************\
 * Local Function Definition
\***************************************************************************/

static bool SX9306Proximity_ReadRegister( uint8_t registerAddr, uint8_t *data, uint8_t size )
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b084      	sub	sp, #16
 800351c:	af02      	add	r7, sp, #8
 800351e:	4603      	mov	r3, r0
 8003520:	6039      	str	r1, [r7, #0]
 8003522:	71fb      	strb	r3, [r7, #7]
 8003524:	4613      	mov	r3, r2
 8003526:	71bb      	strb	r3, [r7, #6]
    return I2cReadBuffer( &I2c1_Instance, i2cDeviceAddr << 1u, registerAddr, data, size );
 8003528:	4b0b      	ldr	r3, [pc, #44]	@ (8003558 <SX9306Proximity_ReadRegister+0x40>)
 800352a:	781b      	ldrb	r3, [r3, #0]
 800352c:	005b      	lsls	r3, r3, #1
 800352e:	b2d9      	uxtb	r1, r3
 8003530:	79fb      	ldrb	r3, [r7, #7]
 8003532:	b29a      	uxth	r2, r3
 8003534:	79bb      	ldrb	r3, [r7, #6]
 8003536:	b29b      	uxth	r3, r3
 8003538:	9300      	str	r3, [sp, #0]
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	4807      	ldr	r0, [pc, #28]	@ (800355c <SX9306Proximity_ReadRegister+0x44>)
 800353e:	f7ff fc3f 	bl	8002dc0 <I2cReadBuffer>
 8003542:	4603      	mov	r3, r0
 8003544:	2b00      	cmp	r3, #0
 8003546:	bf14      	ite	ne
 8003548:	2301      	movne	r3, #1
 800354a:	2300      	moveq	r3, #0
 800354c:	b2db      	uxtb	r3, r3
}
 800354e:	4618      	mov	r0, r3
 8003550:	3708      	adds	r7, #8
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	20001770 	.word	0x20001770
 800355c:	200015e4 	.word	0x200015e4

08003560 <SX9306Proximity_WriteRegister>:

static bool SX9306Proximity_WriteRegister( uint8_t registerAddr, uint8_t *data, uint8_t size )
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b084      	sub	sp, #16
 8003564:	af02      	add	r7, sp, #8
 8003566:	4603      	mov	r3, r0
 8003568:	6039      	str	r1, [r7, #0]
 800356a:	71fb      	strb	r3, [r7, #7]
 800356c:	4613      	mov	r3, r2
 800356e:	71bb      	strb	r3, [r7, #6]
    return I2cWriteBuffer( &I2c1_Instance, i2cDeviceAddr << 1u, registerAddr, data, size );
 8003570:	4b0b      	ldr	r3, [pc, #44]	@ (80035a0 <SX9306Proximity_WriteRegister+0x40>)
 8003572:	781b      	ldrb	r3, [r3, #0]
 8003574:	005b      	lsls	r3, r3, #1
 8003576:	b2d9      	uxtb	r1, r3
 8003578:	79fb      	ldrb	r3, [r7, #7]
 800357a:	b29a      	uxth	r2, r3
 800357c:	79bb      	ldrb	r3, [r7, #6]
 800357e:	b29b      	uxth	r3, r3
 8003580:	9300      	str	r3, [sp, #0]
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	4807      	ldr	r0, [pc, #28]	@ (80035a4 <SX9306Proximity_WriteRegister+0x44>)
 8003586:	f7ff fbf3 	bl	8002d70 <I2cWriteBuffer>
 800358a:	4603      	mov	r3, r0
 800358c:	2b00      	cmp	r3, #0
 800358e:	bf14      	ite	ne
 8003590:	2301      	movne	r3, #1
 8003592:	2300      	moveq	r3, #0
 8003594:	b2db      	uxtb	r3, r3
}
 8003596:	4618      	mov	r0, r3
 8003598:	3708      	adds	r7, #8
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}
 800359e:	bf00      	nop
 80035a0:	20001770 	.word	0x20001770
 80035a4:	200015e4 	.word	0x200015e4

080035a8 <SX1280HalWaitOnBusy>:
/*!
 * \brief Used to block execution waiting for low state on radio busy pin.
 *        Essentially used in SPI communications
 */
void SX1280HalWaitOnBusy( void )
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	af00      	add	r7, sp, #0
    while( HAL_GPIO_ReadPin( RADIO_BUSY_PORT, RADIO_BUSY_PIN ) == 1 );
 80035ac:	bf00      	nop
 80035ae:	2108      	movs	r1, #8
 80035b0:	4804      	ldr	r0, [pc, #16]	@ (80035c4 <SX1280HalWaitOnBusy+0x1c>)
 80035b2:	f002 fcdb 	bl	8005f6c <HAL_GPIO_ReadPin>
 80035b6:	4603      	mov	r3, r0
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d0f8      	beq.n	80035ae <SX1280HalWaitOnBusy+0x6>
}
 80035bc:	bf00      	nop
 80035be:	bf00      	nop
 80035c0:	bd80      	pop	{r7, pc}
 80035c2:	bf00      	nop
 80035c4:	48000400 	.word	0x48000400

080035c8 <SX1280HalInit>:

void SX1280HalInit( DioIrqHandler **irqHandlers )
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b082      	sub	sp, #8
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
    SX1280HalReset( );
 80035d0:	f000 f81a 	bl	8003608 <SX1280HalReset>
    SX1280HalIoIrqInit( irqHandlers );
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	f000 f805 	bl	80035e4 <SX1280HalIoIrqInit>
}
 80035da:	bf00      	nop
 80035dc:	3708      	adds	r7, #8
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}
	...

080035e4 <SX1280HalIoIrqInit>:

void SX1280HalIoIrqInit( DioIrqHandler **irqHandlers )
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b082      	sub	sp, #8
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
#if( RADIO_DIO1_ENABLE )
    GpioSetIrq( RADIO_DIO1_GPIO_Port, RADIO_DIO1_Pin, IRQ_HIGH_PRIORITY, irqHandlers[0] );
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	2200      	movs	r2, #0
 80035f2:	2110      	movs	r1, #16
 80035f4:	4803      	ldr	r0, [pc, #12]	@ (8003604 <SX1280HalIoIrqInit+0x20>)
 80035f6:	f7ff fa6f 	bl	8002ad8 <GpioSetIrq>
	GpioSetIrq( RADIO_DIO3_GPIO_Port, RADIO_DIO3_Pin, IRQ_HIGH_PRIORITY, irqHandlers[0] );
#endif
#if( !RADIO_DIO1_ENABLE && !RADIO_DIO2_ENABLE && !RADIO_DIO3_ENABLE )
#error "Please define a DIO" 
#endif
}
 80035fa:	bf00      	nop
 80035fc:	3708      	adds	r7, #8
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}
 8003602:	bf00      	nop
 8003604:	48000400 	.word	0x48000400

08003608 <SX1280HalReset>:

void SX1280HalReset( void )
{
 8003608:	b580      	push	{r7, lr}
 800360a:	af00      	add	r7, sp, #0
    HAL_Delay( 20 );
 800360c:	2014      	movs	r0, #20
 800360e:	f7ff feab 	bl	8003368 <HAL_Delay>
    GpioWrite( RADIO_nRESET_PORT, RADIO_nRESET_PIN, 0 );
 8003612:	2200      	movs	r2, #0
 8003614:	2101      	movs	r1, #1
 8003616:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800361a:	f7ff fadc 	bl	8002bd6 <GpioWrite>
    HAL_Delay( 50 );
 800361e:	2032      	movs	r0, #50	@ 0x32
 8003620:	f7ff fea2 	bl	8003368 <HAL_Delay>
    GpioWrite( RADIO_nRESET_PORT, RADIO_nRESET_PIN, 1 );
 8003624:	2201      	movs	r2, #1
 8003626:	2101      	movs	r1, #1
 8003628:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800362c:	f7ff fad3 	bl	8002bd6 <GpioWrite>
    HAL_Delay( 20 );
 8003630:	2014      	movs	r0, #20
 8003632:	f7ff fe99 	bl	8003368 <HAL_Delay>
}
 8003636:	bf00      	nop
 8003638:	bd80      	pop	{r7, pc}
	...

0800363c <SX1280HalWriteCommand>:

    __enable_irq( );
}

void SX1280HalWriteCommand( RadioCommands_t command, uint8_t *buffer, uint16_t size )
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b084      	sub	sp, #16
 8003640:	af00      	add	r7, sp, #0
 8003642:	4603      	mov	r3, r0
 8003644:	6039      	str	r1, [r7, #0]
 8003646:	71fb      	strb	r3, [r7, #7]
 8003648:	4613      	mov	r3, r2
 800364a:	80bb      	strh	r3, [r7, #4]
    uint16_t halSize  = size + 1;
 800364c:	88bb      	ldrh	r3, [r7, #4]
 800364e:	3301      	adds	r3, #1
 8003650:	81fb      	strh	r3, [r7, #14]
    SX1280HalWaitOnBusy( );
 8003652:	f7ff ffa9 	bl	80035a8 <SX1280HalWaitOnBusy>

    GpioWrite( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
 8003656:	2200      	movs	r2, #0
 8003658:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800365c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003660:	f7ff fab9 	bl	8002bd6 <GpioWrite>

    halTxBuffer[0] = command;
 8003664:	4a0e      	ldr	r2, [pc, #56]	@ (80036a0 <SX1280HalWriteCommand+0x64>)
 8003666:	79fb      	ldrb	r3, [r7, #7]
 8003668:	7013      	strb	r3, [r2, #0]
    memcpy( halTxBuffer + 1, ( uint8_t * )buffer, size * sizeof( uint8_t ) );
 800366a:	480e      	ldr	r0, [pc, #56]	@ (80036a4 <SX1280HalWriteCommand+0x68>)
 800366c:	88bb      	ldrh	r3, [r7, #4]
 800366e:	461a      	mov	r2, r3
 8003670:	6839      	ldr	r1, [r7, #0]
 8003672:	f007 fdae 	bl	800b1d2 <memcpy>

    SpiIn( halTxBuffer, halSize );
 8003676:	89fb      	ldrh	r3, [r7, #14]
 8003678:	4619      	mov	r1, r3
 800367a:	4809      	ldr	r0, [pc, #36]	@ (80036a0 <SX1280HalWriteCommand+0x64>)
 800367c:	f7ff fdea 	bl	8003254 <SpiIn>

    GpioWrite( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 8003680:	2201      	movs	r2, #1
 8003682:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003686:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800368a:	f7ff faa4 	bl	8002bd6 <GpioWrite>

    if( command != RADIO_SET_SLEEP )
 800368e:	79fb      	ldrb	r3, [r7, #7]
 8003690:	2b84      	cmp	r3, #132	@ 0x84
 8003692:	d001      	beq.n	8003698 <SX1280HalWriteCommand+0x5c>
    {
        SX1280HalWaitOnBusy( );
 8003694:	f7ff ff88 	bl	80035a8 <SX1280HalWaitOnBusy>
    }
}
 8003698:	bf00      	nop
 800369a:	3710      	adds	r7, #16
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	2000177c 	.word	0x2000177c
 80036a4:	2000177d 	.word	0x2000177d

080036a8 <SX1280HalReadCommand>:

void SX1280HalReadCommand( RadioCommands_t command, uint8_t *buffer, uint16_t size )
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b084      	sub	sp, #16
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	4603      	mov	r3, r0
 80036b0:	6039      	str	r1, [r7, #0]
 80036b2:	71fb      	strb	r3, [r7, #7]
 80036b4:	4613      	mov	r3, r2
 80036b6:	80bb      	strh	r3, [r7, #4]
    uint16_t halSize = 2 + size;
 80036b8:	88bb      	ldrh	r3, [r7, #4]
 80036ba:	3302      	adds	r3, #2
 80036bc:	81bb      	strh	r3, [r7, #12]
    halTxBuffer[0] = command;
 80036be:	4a1b      	ldr	r2, [pc, #108]	@ (800372c <SX1280HalReadCommand+0x84>)
 80036c0:	79fb      	ldrb	r3, [r7, #7]
 80036c2:	7013      	strb	r3, [r2, #0]
    halTxBuffer[1] = 0x00;
 80036c4:	4b19      	ldr	r3, [pc, #100]	@ (800372c <SX1280HalReadCommand+0x84>)
 80036c6:	2200      	movs	r2, #0
 80036c8:	705a      	strb	r2, [r3, #1]
    for( uint16_t index = 0; index < size; index++ )
 80036ca:	2300      	movs	r3, #0
 80036cc:	81fb      	strh	r3, [r7, #14]
 80036ce:	e007      	b.n	80036e0 <SX1280HalReadCommand+0x38>
    {
        halTxBuffer[2+index] = 0x00;
 80036d0:	89fb      	ldrh	r3, [r7, #14]
 80036d2:	3302      	adds	r3, #2
 80036d4:	4a15      	ldr	r2, [pc, #84]	@ (800372c <SX1280HalReadCommand+0x84>)
 80036d6:	2100      	movs	r1, #0
 80036d8:	54d1      	strb	r1, [r2, r3]
    for( uint16_t index = 0; index < size; index++ )
 80036da:	89fb      	ldrh	r3, [r7, #14]
 80036dc:	3301      	adds	r3, #1
 80036de:	81fb      	strh	r3, [r7, #14]
 80036e0:	89fa      	ldrh	r2, [r7, #14]
 80036e2:	88bb      	ldrh	r3, [r7, #4]
 80036e4:	429a      	cmp	r2, r3
 80036e6:	d3f3      	bcc.n	80036d0 <SX1280HalReadCommand+0x28>
    }

    SX1280HalWaitOnBusy( );
 80036e8:	f7ff ff5e 	bl	80035a8 <SX1280HalWaitOnBusy>

    GpioWrite( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
 80036ec:	2200      	movs	r2, #0
 80036ee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80036f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036f6:	f7ff fa6e 	bl	8002bd6 <GpioWrite>

    SpiInOut( halTxBuffer, halRxBuffer, halSize );
 80036fa:	89bb      	ldrh	r3, [r7, #12]
 80036fc:	461a      	mov	r2, r3
 80036fe:	490c      	ldr	r1, [pc, #48]	@ (8003730 <SX1280HalReadCommand+0x88>)
 8003700:	480a      	ldr	r0, [pc, #40]	@ (800372c <SX1280HalReadCommand+0x84>)
 8003702:	f7ff fd8d 	bl	8003220 <SpiInOut>

    memcpy( buffer, halRxBuffer + 2, size );
 8003706:	490b      	ldr	r1, [pc, #44]	@ (8003734 <SX1280HalReadCommand+0x8c>)
 8003708:	88bb      	ldrh	r3, [r7, #4]
 800370a:	461a      	mov	r2, r3
 800370c:	6838      	ldr	r0, [r7, #0]
 800370e:	f007 fd60 	bl	800b1d2 <memcpy>

    GpioWrite( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 8003712:	2201      	movs	r2, #1
 8003714:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003718:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800371c:	f7ff fa5b 	bl	8002bd6 <GpioWrite>

    SX1280HalWaitOnBusy( );
 8003720:	f7ff ff42 	bl	80035a8 <SX1280HalWaitOnBusy>
}
 8003724:	bf00      	nop
 8003726:	3710      	adds	r7, #16
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}
 800372c:	2000177c 	.word	0x2000177c
 8003730:	2000277c 	.word	0x2000277c
 8003734:	2000277e 	.word	0x2000277e

08003738 <SX1280HalWriteRegisters>:

void SX1280HalWriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b084      	sub	sp, #16
 800373c:	af00      	add	r7, sp, #0
 800373e:	4603      	mov	r3, r0
 8003740:	6039      	str	r1, [r7, #0]
 8003742:	80fb      	strh	r3, [r7, #6]
 8003744:	4613      	mov	r3, r2
 8003746:	80bb      	strh	r3, [r7, #4]
    uint16_t halSize = size + 3;
 8003748:	88bb      	ldrh	r3, [r7, #4]
 800374a:	3303      	adds	r3, #3
 800374c:	81fb      	strh	r3, [r7, #14]
    halTxBuffer[0] = RADIO_WRITE_REGISTER;
 800374e:	4b17      	ldr	r3, [pc, #92]	@ (80037ac <SX1280HalWriteRegisters+0x74>)
 8003750:	2218      	movs	r2, #24
 8003752:	701a      	strb	r2, [r3, #0]
    halTxBuffer[1] = ( address & 0xFF00 ) >> 8;
 8003754:	88fb      	ldrh	r3, [r7, #6]
 8003756:	0a1b      	lsrs	r3, r3, #8
 8003758:	b29b      	uxth	r3, r3
 800375a:	b2da      	uxtb	r2, r3
 800375c:	4b13      	ldr	r3, [pc, #76]	@ (80037ac <SX1280HalWriteRegisters+0x74>)
 800375e:	705a      	strb	r2, [r3, #1]
    halTxBuffer[2] = address & 0x00FF;
 8003760:	88fb      	ldrh	r3, [r7, #6]
 8003762:	b2da      	uxtb	r2, r3
 8003764:	4b11      	ldr	r3, [pc, #68]	@ (80037ac <SX1280HalWriteRegisters+0x74>)
 8003766:	709a      	strb	r2, [r3, #2]
    memcpy( halTxBuffer + 3, buffer, size );
 8003768:	4811      	ldr	r0, [pc, #68]	@ (80037b0 <SX1280HalWriteRegisters+0x78>)
 800376a:	88bb      	ldrh	r3, [r7, #4]
 800376c:	461a      	mov	r2, r3
 800376e:	6839      	ldr	r1, [r7, #0]
 8003770:	f007 fd2f 	bl	800b1d2 <memcpy>

    SX1280HalWaitOnBusy( );
 8003774:	f7ff ff18 	bl	80035a8 <SX1280HalWaitOnBusy>

    GpioWrite( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
 8003778:	2200      	movs	r2, #0
 800377a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800377e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003782:	f7ff fa28 	bl	8002bd6 <GpioWrite>

    SpiIn( halTxBuffer, halSize );
 8003786:	89fb      	ldrh	r3, [r7, #14]
 8003788:	4619      	mov	r1, r3
 800378a:	4808      	ldr	r0, [pc, #32]	@ (80037ac <SX1280HalWriteRegisters+0x74>)
 800378c:	f7ff fd62 	bl	8003254 <SpiIn>

    GpioWrite( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 8003790:	2201      	movs	r2, #1
 8003792:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003796:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800379a:	f7ff fa1c 	bl	8002bd6 <GpioWrite>

    SX1280HalWaitOnBusy( );
 800379e:	f7ff ff03 	bl	80035a8 <SX1280HalWaitOnBusy>
}
 80037a2:	bf00      	nop
 80037a4:	3710      	adds	r7, #16
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop
 80037ac:	2000177c 	.word	0x2000177c
 80037b0:	2000177f 	.word	0x2000177f

080037b4 <SX1280HalWriteRegister>:

void SX1280HalWriteRegister( uint16_t address, uint8_t value )
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b082      	sub	sp, #8
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	4603      	mov	r3, r0
 80037bc:	460a      	mov	r2, r1
 80037be:	80fb      	strh	r3, [r7, #6]
 80037c0:	4613      	mov	r3, r2
 80037c2:	717b      	strb	r3, [r7, #5]
    SX1280HalWriteRegisters( address, &value, 1 );
 80037c4:	1d79      	adds	r1, r7, #5
 80037c6:	88fb      	ldrh	r3, [r7, #6]
 80037c8:	2201      	movs	r2, #1
 80037ca:	4618      	mov	r0, r3
 80037cc:	f7ff ffb4 	bl	8003738 <SX1280HalWriteRegisters>
}
 80037d0:	bf00      	nop
 80037d2:	3708      	adds	r7, #8
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd80      	pop	{r7, pc}

080037d8 <SX1280HalReadRegisters>:

void SX1280HalReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b084      	sub	sp, #16
 80037dc:	af00      	add	r7, sp, #0
 80037de:	4603      	mov	r3, r0
 80037e0:	6039      	str	r1, [r7, #0]
 80037e2:	80fb      	strh	r3, [r7, #6]
 80037e4:	4613      	mov	r3, r2
 80037e6:	80bb      	strh	r3, [r7, #4]
    uint16_t halSize = 4 + size;
 80037e8:	88bb      	ldrh	r3, [r7, #4]
 80037ea:	3304      	adds	r3, #4
 80037ec:	81bb      	strh	r3, [r7, #12]
    halTxBuffer[0] = RADIO_READ_REGISTER;
 80037ee:	4b20      	ldr	r3, [pc, #128]	@ (8003870 <SX1280HalReadRegisters+0x98>)
 80037f0:	2219      	movs	r2, #25
 80037f2:	701a      	strb	r2, [r3, #0]
    halTxBuffer[1] = ( address & 0xFF00 ) >> 8;
 80037f4:	88fb      	ldrh	r3, [r7, #6]
 80037f6:	0a1b      	lsrs	r3, r3, #8
 80037f8:	b29b      	uxth	r3, r3
 80037fa:	b2da      	uxtb	r2, r3
 80037fc:	4b1c      	ldr	r3, [pc, #112]	@ (8003870 <SX1280HalReadRegisters+0x98>)
 80037fe:	705a      	strb	r2, [r3, #1]
    halTxBuffer[2] = address & 0x00FF;
 8003800:	88fb      	ldrh	r3, [r7, #6]
 8003802:	b2da      	uxtb	r2, r3
 8003804:	4b1a      	ldr	r3, [pc, #104]	@ (8003870 <SX1280HalReadRegisters+0x98>)
 8003806:	709a      	strb	r2, [r3, #2]
    halTxBuffer[3] = 0x00;
 8003808:	4b19      	ldr	r3, [pc, #100]	@ (8003870 <SX1280HalReadRegisters+0x98>)
 800380a:	2200      	movs	r2, #0
 800380c:	70da      	strb	r2, [r3, #3]
    for( uint16_t index = 0; index < size; index++ )
 800380e:	2300      	movs	r3, #0
 8003810:	81fb      	strh	r3, [r7, #14]
 8003812:	e007      	b.n	8003824 <SX1280HalReadRegisters+0x4c>
    {
        halTxBuffer[4+index] = 0x00;
 8003814:	89fb      	ldrh	r3, [r7, #14]
 8003816:	3304      	adds	r3, #4
 8003818:	4a15      	ldr	r2, [pc, #84]	@ (8003870 <SX1280HalReadRegisters+0x98>)
 800381a:	2100      	movs	r1, #0
 800381c:	54d1      	strb	r1, [r2, r3]
    for( uint16_t index = 0; index < size; index++ )
 800381e:	89fb      	ldrh	r3, [r7, #14]
 8003820:	3301      	adds	r3, #1
 8003822:	81fb      	strh	r3, [r7, #14]
 8003824:	89fa      	ldrh	r2, [r7, #14]
 8003826:	88bb      	ldrh	r3, [r7, #4]
 8003828:	429a      	cmp	r2, r3
 800382a:	d3f3      	bcc.n	8003814 <SX1280HalReadRegisters+0x3c>
    }

    SX1280HalWaitOnBusy( );
 800382c:	f7ff febc 	bl	80035a8 <SX1280HalWaitOnBusy>

    GpioWrite( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
 8003830:	2200      	movs	r2, #0
 8003832:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003836:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800383a:	f7ff f9cc 	bl	8002bd6 <GpioWrite>

    SpiInOut( halTxBuffer, halRxBuffer, halSize );
 800383e:	89bb      	ldrh	r3, [r7, #12]
 8003840:	461a      	mov	r2, r3
 8003842:	490c      	ldr	r1, [pc, #48]	@ (8003874 <SX1280HalReadRegisters+0x9c>)
 8003844:	480a      	ldr	r0, [pc, #40]	@ (8003870 <SX1280HalReadRegisters+0x98>)
 8003846:	f7ff fceb 	bl	8003220 <SpiInOut>

    memcpy( buffer, halRxBuffer + 4, size );
 800384a:	490b      	ldr	r1, [pc, #44]	@ (8003878 <SX1280HalReadRegisters+0xa0>)
 800384c:	88bb      	ldrh	r3, [r7, #4]
 800384e:	461a      	mov	r2, r3
 8003850:	6838      	ldr	r0, [r7, #0]
 8003852:	f007 fcbe 	bl	800b1d2 <memcpy>

    GpioWrite( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 8003856:	2201      	movs	r2, #1
 8003858:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800385c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003860:	f7ff f9b9 	bl	8002bd6 <GpioWrite>

    SX1280HalWaitOnBusy( );
 8003864:	f7ff fea0 	bl	80035a8 <SX1280HalWaitOnBusy>
}
 8003868:	bf00      	nop
 800386a:	3710      	adds	r7, #16
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}
 8003870:	2000177c 	.word	0x2000177c
 8003874:	2000277c 	.word	0x2000277c
 8003878:	20002780 	.word	0x20002780

0800387c <SX1280HalReadRegister>:

uint8_t SX1280HalReadRegister( uint16_t address )
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b084      	sub	sp, #16
 8003880:	af00      	add	r7, sp, #0
 8003882:	4603      	mov	r3, r0
 8003884:	80fb      	strh	r3, [r7, #6]
    uint8_t data;

    SX1280HalReadRegisters( address, &data, 1 );
 8003886:	f107 010f 	add.w	r1, r7, #15
 800388a:	88fb      	ldrh	r3, [r7, #6]
 800388c:	2201      	movs	r2, #1
 800388e:	4618      	mov	r0, r3
 8003890:	f7ff ffa2 	bl	80037d8 <SX1280HalReadRegisters>

    return data;
 8003894:	7bfb      	ldrb	r3, [r7, #15]
}
 8003896:	4618      	mov	r0, r3
 8003898:	3710      	adds	r7, #16
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}
	...

080038a0 <SX1280HalWriteBuffer>:

void SX1280HalWriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b084      	sub	sp, #16
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	4603      	mov	r3, r0
 80038a8:	6039      	str	r1, [r7, #0]
 80038aa:	71fb      	strb	r3, [r7, #7]
 80038ac:	4613      	mov	r3, r2
 80038ae:	71bb      	strb	r3, [r7, #6]
    uint16_t halSize = size + 2;
 80038b0:	79bb      	ldrb	r3, [r7, #6]
 80038b2:	b29b      	uxth	r3, r3
 80038b4:	3302      	adds	r3, #2
 80038b6:	81fb      	strh	r3, [r7, #14]
    halTxBuffer[0] = RADIO_WRITE_BUFFER;
 80038b8:	4b13      	ldr	r3, [pc, #76]	@ (8003908 <SX1280HalWriteBuffer+0x68>)
 80038ba:	221a      	movs	r2, #26
 80038bc:	701a      	strb	r2, [r3, #0]
    halTxBuffer[1] = offset;
 80038be:	4a12      	ldr	r2, [pc, #72]	@ (8003908 <SX1280HalWriteBuffer+0x68>)
 80038c0:	79fb      	ldrb	r3, [r7, #7]
 80038c2:	7053      	strb	r3, [r2, #1]
    memcpy( halTxBuffer + 2, buffer, size );
 80038c4:	4811      	ldr	r0, [pc, #68]	@ (800390c <SX1280HalWriteBuffer+0x6c>)
 80038c6:	79bb      	ldrb	r3, [r7, #6]
 80038c8:	461a      	mov	r2, r3
 80038ca:	6839      	ldr	r1, [r7, #0]
 80038cc:	f007 fc81 	bl	800b1d2 <memcpy>

    SX1280HalWaitOnBusy( );
 80038d0:	f7ff fe6a 	bl	80035a8 <SX1280HalWaitOnBusy>

    GpioWrite( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
 80038d4:	2200      	movs	r2, #0
 80038d6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80038da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80038de:	f7ff f97a 	bl	8002bd6 <GpioWrite>

    SpiIn( halTxBuffer, halSize );
 80038e2:	89fb      	ldrh	r3, [r7, #14]
 80038e4:	4619      	mov	r1, r3
 80038e6:	4808      	ldr	r0, [pc, #32]	@ (8003908 <SX1280HalWriteBuffer+0x68>)
 80038e8:	f7ff fcb4 	bl	8003254 <SpiIn>

    GpioWrite( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 80038ec:	2201      	movs	r2, #1
 80038ee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80038f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80038f6:	f7ff f96e 	bl	8002bd6 <GpioWrite>

    SX1280HalWaitOnBusy( );
 80038fa:	f7ff fe55 	bl	80035a8 <SX1280HalWaitOnBusy>
}
 80038fe:	bf00      	nop
 8003900:	3710      	adds	r7, #16
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}
 8003906:	bf00      	nop
 8003908:	2000177c 	.word	0x2000177c
 800390c:	2000177e 	.word	0x2000177e

08003910 <SX1280HalReadBuffer>:

void SX1280HalReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b084      	sub	sp, #16
 8003914:	af00      	add	r7, sp, #0
 8003916:	4603      	mov	r3, r0
 8003918:	6039      	str	r1, [r7, #0]
 800391a:	71fb      	strb	r3, [r7, #7]
 800391c:	4613      	mov	r3, r2
 800391e:	71bb      	strb	r3, [r7, #6]
    uint16_t halSize = size + 3;
 8003920:	79bb      	ldrb	r3, [r7, #6]
 8003922:	b29b      	uxth	r3, r3
 8003924:	3303      	adds	r3, #3
 8003926:	81bb      	strh	r3, [r7, #12]
    halTxBuffer[0] = RADIO_READ_BUFFER;
 8003928:	4b1d      	ldr	r3, [pc, #116]	@ (80039a0 <SX1280HalReadBuffer+0x90>)
 800392a:	221b      	movs	r2, #27
 800392c:	701a      	strb	r2, [r3, #0]
    halTxBuffer[1] = offset;
 800392e:	4a1c      	ldr	r2, [pc, #112]	@ (80039a0 <SX1280HalReadBuffer+0x90>)
 8003930:	79fb      	ldrb	r3, [r7, #7]
 8003932:	7053      	strb	r3, [r2, #1]
    halTxBuffer[2] = 0x00;
 8003934:	4b1a      	ldr	r3, [pc, #104]	@ (80039a0 <SX1280HalReadBuffer+0x90>)
 8003936:	2200      	movs	r2, #0
 8003938:	709a      	strb	r2, [r3, #2]
    for( uint16_t index = 0; index < size; index++ )
 800393a:	2300      	movs	r3, #0
 800393c:	81fb      	strh	r3, [r7, #14]
 800393e:	e007      	b.n	8003950 <SX1280HalReadBuffer+0x40>
    {
        halTxBuffer[3+index] = 0x00;
 8003940:	89fb      	ldrh	r3, [r7, #14]
 8003942:	3303      	adds	r3, #3
 8003944:	4a16      	ldr	r2, [pc, #88]	@ (80039a0 <SX1280HalReadBuffer+0x90>)
 8003946:	2100      	movs	r1, #0
 8003948:	54d1      	strb	r1, [r2, r3]
    for( uint16_t index = 0; index < size; index++ )
 800394a:	89fb      	ldrh	r3, [r7, #14]
 800394c:	3301      	adds	r3, #1
 800394e:	81fb      	strh	r3, [r7, #14]
 8003950:	79bb      	ldrb	r3, [r7, #6]
 8003952:	b29b      	uxth	r3, r3
 8003954:	89fa      	ldrh	r2, [r7, #14]
 8003956:	429a      	cmp	r2, r3
 8003958:	d3f2      	bcc.n	8003940 <SX1280HalReadBuffer+0x30>
    }

    SX1280HalWaitOnBusy( );
 800395a:	f7ff fe25 	bl	80035a8 <SX1280HalWaitOnBusy>

    GpioWrite( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
 800395e:	2200      	movs	r2, #0
 8003960:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003964:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003968:	f7ff f935 	bl	8002bd6 <GpioWrite>

    SpiInOut( halTxBuffer, halRxBuffer, halSize );
 800396c:	89bb      	ldrh	r3, [r7, #12]
 800396e:	461a      	mov	r2, r3
 8003970:	490c      	ldr	r1, [pc, #48]	@ (80039a4 <SX1280HalReadBuffer+0x94>)
 8003972:	480b      	ldr	r0, [pc, #44]	@ (80039a0 <SX1280HalReadBuffer+0x90>)
 8003974:	f7ff fc54 	bl	8003220 <SpiInOut>

    memcpy( buffer, halRxBuffer + 3, size );
 8003978:	490b      	ldr	r1, [pc, #44]	@ (80039a8 <SX1280HalReadBuffer+0x98>)
 800397a:	79bb      	ldrb	r3, [r7, #6]
 800397c:	461a      	mov	r2, r3
 800397e:	6838      	ldr	r0, [r7, #0]
 8003980:	f007 fc27 	bl	800b1d2 <memcpy>

    GpioWrite( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 8003984:	2201      	movs	r2, #1
 8003986:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800398a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800398e:	f7ff f922 	bl	8002bd6 <GpioWrite>

    SX1280HalWaitOnBusy( );
 8003992:	f7ff fe09 	bl	80035a8 <SX1280HalWaitOnBusy>
}
 8003996:	bf00      	nop
 8003998:	3710      	adds	r7, #16
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}
 800399e:	bf00      	nop
 80039a0:	2000177c 	.word	0x2000177c
 80039a4:	2000277c 	.word	0x2000277c
 80039a8:	2000277f 	.word	0x2000277f

080039ac <SX1280HalGetDioStatus>:

uint8_t SX1280HalGetDioStatus( void )
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b082      	sub	sp, #8
 80039b0:	af00      	add	r7, sp, #0
	uint8_t Status = GpioRead( RADIO_BUSY_PORT, RADIO_BUSY_PIN );
 80039b2:	2108      	movs	r1, #8
 80039b4:	4809      	ldr	r0, [pc, #36]	@ (80039dc <SX1280HalGetDioStatus+0x30>)
 80039b6:	f7ff f920 	bl	8002bfa <GpioRead>
 80039ba:	4603      	mov	r3, r0
 80039bc:	71fb      	strb	r3, [r7, #7]
	
#if( RADIO_DIO1_ENABLE )
	Status |= (GpioRead( RADIO_DIO1_GPIO_Port, RADIO_DIO1_Pin ) << 1);
 80039be:	2110      	movs	r1, #16
 80039c0:	4806      	ldr	r0, [pc, #24]	@ (80039dc <SX1280HalGetDioStatus+0x30>)
 80039c2:	f7ff f91a 	bl	8002bfa <GpioRead>
 80039c6:	4603      	mov	r3, r0
 80039c8:	005b      	lsls	r3, r3, #1
 80039ca:	b2da      	uxtb	r2, r3
 80039cc:	79fb      	ldrb	r3, [r7, #7]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	71fb      	strb	r3, [r7, #7]
#endif
#if( !RADIO_DIO1_ENABLE && !RADIO_DIO2_ENABLE && !RADIO_DIO3_ENABLE )
#error "Please define a DIO" 
#endif
	
	return Status;
 80039d2:	79fb      	ldrb	r3, [r7, #7]
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	3708      	adds	r7, #8
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	48000400 	.word	0x48000400

080039e0 <SX1280complement2>:
static bool IrqState;

static RadioCallbacks_t* RadioCallbacks;

int32_t SX1280complement2( const uint32_t num, const uint8_t bitCnt )
{
 80039e0:	b480      	push	{r7}
 80039e2:	b085      	sub	sp, #20
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	460b      	mov	r3, r1
 80039ea:	70fb      	strb	r3, [r7, #3]
    int32_t retVal = ( int32_t )num;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	60fb      	str	r3, [r7, #12]
    if( num >= 2<<( bitCnt - 2 ) )
 80039f0:	78fb      	ldrb	r3, [r7, #3]
 80039f2:	3b02      	subs	r3, #2
 80039f4:	2202      	movs	r2, #2
 80039f6:	fa02 f303 	lsl.w	r3, r2, r3
 80039fa:	461a      	mov	r2, r3
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d307      	bcc.n	8003a12 <SX1280complement2+0x32>
    {
        retVal -= 2<<( bitCnt - 1 );
 8003a02:	78fb      	ldrb	r3, [r7, #3]
 8003a04:	3b01      	subs	r3, #1
 8003a06:	2202      	movs	r2, #2
 8003a08:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0c:	68fa      	ldr	r2, [r7, #12]
 8003a0e:	1ad3      	subs	r3, r2, r3
 8003a10:	60fb      	str	r3, [r7, #12]
    }
    return retVal;
 8003a12:	68fb      	ldr	r3, [r7, #12]
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	3714      	adds	r7, #20
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1e:	4770      	bx	lr

08003a20 <SX1280Init>:

void SX1280Init( RadioCallbacks_t *callbacks )
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b082      	sub	sp, #8
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
    RadioCallbacks = callbacks;
 8003a28:	4a04      	ldr	r2, [pc, #16]	@ (8003a3c <SX1280Init+0x1c>)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6013      	str	r3, [r2, #0]

    SX1280HalInit( DioIrq );
 8003a2e:	4804      	ldr	r0, [pc, #16]	@ (8003a40 <SX1280Init+0x20>)
 8003a30:	f7ff fdca 	bl	80035c8 <SX1280HalInit>
}
 8003a34:	bf00      	nop
 8003a36:	3708      	adds	r7, #8
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	20003780 	.word	0x20003780
 8003a40:	20000074 	.word	0x20000074

08003a44 <SX1280SetRegistersDefault>:

void SX1280SetRegistersDefault( void )
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b082      	sub	sp, #8
 8003a48:	af00      	add	r7, sp, #0
    for( int16_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	80fb      	strh	r3, [r7, #6]
 8003a4e:	e014      	b.n	8003a7a <SX1280SetRegistersDefault+0x36>
    {
        SX1280HalWriteRegister( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 8003a50:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003a54:	4a0d      	ldr	r2, [pc, #52]	@ (8003a8c <SX1280SetRegistersDefault+0x48>)
 8003a56:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 8003a5a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003a5e:	490b      	ldr	r1, [pc, #44]	@ (8003a8c <SX1280SetRegistersDefault+0x48>)
 8003a60:	009b      	lsls	r3, r3, #2
 8003a62:	440b      	add	r3, r1
 8003a64:	789b      	ldrb	r3, [r3, #2]
 8003a66:	4619      	mov	r1, r3
 8003a68:	4610      	mov	r0, r2
 8003a6a:	f7ff fea3 	bl	80037b4 <SX1280HalWriteRegister>
    for( int16_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8003a6e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003a72:	b29b      	uxth	r3, r3
 8003a74:	3301      	adds	r3, #1
 8003a76:	b29b      	uxth	r3, r3
 8003a78:	80fb      	strh	r3, [r7, #6]
 8003a7a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d0e6      	beq.n	8003a50 <SX1280SetRegistersDefault+0xc>
    }
}
 8003a82:	bf00      	nop
 8003a84:	bf00      	nop
 8003a86:	3708      	adds	r7, #8
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}
 8003a8c:	08011e38 	.word	0x08011e38

08003a90 <SX1280GetFirmwareVersion>:

uint16_t SX1280GetFirmwareVersion( void )
{
 8003a90:	b598      	push	{r3, r4, r7, lr}
 8003a92:	af00      	add	r7, sp, #0
    return( ( ( SX1280HalReadRegister( REG_LR_FIRMWARE_VERSION_MSB ) ) << 8 ) | ( SX1280HalReadRegister( REG_LR_FIRMWARE_VERSION_MSB + 1 ) ) );
 8003a94:	f240 1053 	movw	r0, #339	@ 0x153
 8003a98:	f7ff fef0 	bl	800387c <SX1280HalReadRegister>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	b21b      	sxth	r3, r3
 8003aa0:	021b      	lsls	r3, r3, #8
 8003aa2:	b21c      	sxth	r4, r3
 8003aa4:	f44f 70aa 	mov.w	r0, #340	@ 0x154
 8003aa8:	f7ff fee8 	bl	800387c <SX1280HalReadRegister>
 8003aac:	4603      	mov	r3, r0
 8003aae:	b21b      	sxth	r3, r3
 8003ab0:	4323      	orrs	r3, r4
 8003ab2:	b21b      	sxth	r3, r3
 8003ab4:	b29b      	uxth	r3, r3
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	bd98      	pop	{r3, r4, r7, pc}

08003aba <SX1280GetStatus>:

RadioStatus_t SX1280GetStatus( void )
{
 8003aba:	b580      	push	{r7, lr}
 8003abc:	b082      	sub	sp, #8
 8003abe:	af00      	add	r7, sp, #0
    uint8_t stat = 0;
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	71fb      	strb	r3, [r7, #7]
    RadioStatus_t status;

    SX1280HalReadCommand( RADIO_GET_STATUS, ( uint8_t * )&stat, 1 );
 8003ac4:	1dfb      	adds	r3, r7, #7
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	4619      	mov	r1, r3
 8003aca:	20c0      	movs	r0, #192	@ 0xc0
 8003acc:	f7ff fdec 	bl	80036a8 <SX1280HalReadCommand>
    status.Value = stat;
 8003ad0:	79fb      	ldrb	r3, [r7, #7]
 8003ad2:	713b      	strb	r3, [r7, #4]
    return status;
 8003ad4:	793b      	ldrb	r3, [r7, #4]
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3708      	adds	r7, #8
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
	...

08003ae0 <SX1280GetOpMode>:

RadioOperatingModes_t SX1280GetOpMode( void )
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	af00      	add	r7, sp, #0
    return OperatingMode;
 8003ae4:	4b03      	ldr	r3, [pc, #12]	@ (8003af4 <SX1280GetOpMode+0x14>)
 8003ae6:	781b      	ldrb	r3, [r3, #0]
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr
 8003af2:	bf00      	nop
 8003af4:	2000377b 	.word	0x2000377b

08003af8 <SX1280SetSleep>:

void SX1280SetSleep( SleepParams_t sleepConfig )
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b084      	sub	sp, #16
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	7138      	strb	r0, [r7, #4]
    uint8_t sleep = ( sleepConfig.WakeUpRTC << 3 ) |
 8003b00:	793b      	ldrb	r3, [r7, #4]
 8003b02:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003b06:	b2db      	uxtb	r3, r3
 8003b08:	b25b      	sxtb	r3, r3
 8003b0a:	00db      	lsls	r3, r3, #3
 8003b0c:	b25a      	sxtb	r2, r3
                    ( sleepConfig.InstructionRamRetention << 2 ) |
 8003b0e:	793b      	ldrb	r3, [r7, #4]
 8003b10:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8003b14:	b2db      	uxtb	r3, r3
    uint8_t sleep = ( sleepConfig.WakeUpRTC << 3 ) |
 8003b16:	b25b      	sxtb	r3, r3
 8003b18:	009b      	lsls	r3, r3, #2
 8003b1a:	b25b      	sxtb	r3, r3
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	b25a      	sxtb	r2, r3
                    ( sleepConfig.DataBufferRetention << 1 ) |
 8003b20:	793b      	ldrb	r3, [r7, #4]
 8003b22:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8003b26:	b2db      	uxtb	r3, r3
                    ( sleepConfig.InstructionRamRetention << 2 ) |
 8003b28:	b25b      	sxtb	r3, r3
 8003b2a:	005b      	lsls	r3, r3, #1
 8003b2c:	b25b      	sxtb	r3, r3
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	b25a      	sxtb	r2, r3
                    ( sleepConfig.DataRamRetention );
 8003b32:	793b      	ldrb	r3, [r7, #4]
 8003b34:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	b25b      	sxtb	r3, r3
                    ( sleepConfig.DataBufferRetention << 1 ) |
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	b25b      	sxtb	r3, r3
 8003b40:	b2db      	uxtb	r3, r3
    uint8_t sleep = ( sleepConfig.WakeUpRTC << 3 ) |
 8003b42:	73fb      	strb	r3, [r7, #15]

    OperatingMode = MODE_SLEEP;
 8003b44:	4b06      	ldr	r3, [pc, #24]	@ (8003b60 <SX1280SetSleep+0x68>)
 8003b46:	2200      	movs	r2, #0
 8003b48:	701a      	strb	r2, [r3, #0]
    SX1280HalWriteCommand( RADIO_SET_SLEEP, &sleep, 1 );
 8003b4a:	f107 030f 	add.w	r3, r7, #15
 8003b4e:	2201      	movs	r2, #1
 8003b50:	4619      	mov	r1, r3
 8003b52:	2084      	movs	r0, #132	@ 0x84
 8003b54:	f7ff fd72 	bl	800363c <SX1280HalWriteCommand>
}
 8003b58:	bf00      	nop
 8003b5a:	3710      	adds	r7, #16
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}
 8003b60:	2000377b 	.word	0x2000377b

08003b64 <SX1280SetStandby>:

void SX1280SetStandby( RadioStandbyModes_t standbyConfig )
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b082      	sub	sp, #8
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	71fb      	strb	r3, [r7, #7]
    SX1280HalWriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 8003b6e:	1dfb      	adds	r3, r7, #7
 8003b70:	2201      	movs	r2, #1
 8003b72:	4619      	mov	r1, r3
 8003b74:	2080      	movs	r0, #128	@ 0x80
 8003b76:	f7ff fd61 	bl	800363c <SX1280HalWriteCommand>
    if( standbyConfig == STDBY_RC )
 8003b7a:	79fb      	ldrb	r3, [r7, #7]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d103      	bne.n	8003b88 <SX1280SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 8003b80:	4b05      	ldr	r3, [pc, #20]	@ (8003b98 <SX1280SetStandby+0x34>)
 8003b82:	2201      	movs	r2, #1
 8003b84:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 8003b86:	e002      	b.n	8003b8e <SX1280SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 8003b88:	4b03      	ldr	r3, [pc, #12]	@ (8003b98 <SX1280SetStandby+0x34>)
 8003b8a:	2202      	movs	r2, #2
 8003b8c:	701a      	strb	r2, [r3, #0]
}
 8003b8e:	bf00      	nop
 8003b90:	3708      	adds	r7, #8
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}
 8003b96:	bf00      	nop
 8003b98:	2000377b 	.word	0x2000377b

08003b9c <SX1280SetFs>:

void SX1280SetFs( void )
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	af00      	add	r7, sp, #0
    SX1280HalWriteCommand( RADIO_SET_FS, 0, 0 );
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	2100      	movs	r1, #0
 8003ba4:	20c1      	movs	r0, #193	@ 0xc1
 8003ba6:	f7ff fd49 	bl	800363c <SX1280HalWriteCommand>
    OperatingMode = MODE_FS;
 8003baa:	4b02      	ldr	r3, [pc, #8]	@ (8003bb4 <SX1280SetFs+0x18>)
 8003bac:	2203      	movs	r2, #3
 8003bae:	701a      	strb	r2, [r3, #0]
}
 8003bb0:	bf00      	nop
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	2000377b 	.word	0x2000377b

08003bb8 <SX1280SetTx>:

void SX1280SetTx( TickTime_t timeout )
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b084      	sub	sp, #16
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];
    buf[0] = timeout.Step;
 8003bc0:	793b      	ldrb	r3, [r7, #4]
 8003bc2:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout.NbSteps >> 8 ) & 0x00FF );
 8003bc4:	88fb      	ldrh	r3, [r7, #6]
 8003bc6:	0a1b      	lsrs	r3, r3, #8
 8003bc8:	b29b      	uxth	r3, r3
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout.NbSteps & 0x00FF );
 8003bce:	88fb      	ldrh	r3, [r7, #6]
 8003bd0:	b2db      	uxtb	r3, r3
 8003bd2:	73bb      	strb	r3, [r7, #14]

    SX1280ClearIrqStatus( IRQ_RADIO_ALL );
 8003bd4:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8003bd8:	f000 fdb5 	bl	8004746 <SX1280ClearIrqStatus>

    // If the radio is doing ranging operations, then apply the specific calls
    // prior to SetTx
    if( SX1280GetPacketType( ) == PACKET_TYPE_RANGING )
 8003bdc:	f000 f8a0 	bl	8003d20 <SX1280GetPacketType>
 8003be0:	4603      	mov	r3, r0
 8003be2:	2b02      	cmp	r3, #2
 8003be4:	d102      	bne.n	8003bec <SX1280SetTx+0x34>
    {
        SX1280SetRangingRole( RADIO_RANGING_ROLE_MASTER );
 8003be6:	2001      	movs	r0, #1
 8003be8:	f001 f9e2 	bl	8004fb0 <SX1280SetRangingRole>
    }
    SX1280HalWriteCommand( RADIO_SET_TX, buf, 3 );
 8003bec:	f107 030c 	add.w	r3, r7, #12
 8003bf0:	2203      	movs	r2, #3
 8003bf2:	4619      	mov	r1, r3
 8003bf4:	2083      	movs	r0, #131	@ 0x83
 8003bf6:	f7ff fd21 	bl	800363c <SX1280HalWriteCommand>
    OperatingMode = MODE_TX;
 8003bfa:	4b03      	ldr	r3, [pc, #12]	@ (8003c08 <SX1280SetTx+0x50>)
 8003bfc:	2204      	movs	r2, #4
 8003bfe:	701a      	strb	r2, [r3, #0]
}
 8003c00:	bf00      	nop
 8003c02:	3710      	adds	r7, #16
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bd80      	pop	{r7, pc}
 8003c08:	2000377b 	.word	0x2000377b

08003c0c <SX1280SetRx>:

void SX1280SetRx( TickTime_t timeout )
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b084      	sub	sp, #16
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];
    buf[0] = timeout.Step;
 8003c14:	793b      	ldrb	r3, [r7, #4]
 8003c16:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout.NbSteps >> 8 ) & 0x00FF );
 8003c18:	88fb      	ldrh	r3, [r7, #6]
 8003c1a:	0a1b      	lsrs	r3, r3, #8
 8003c1c:	b29b      	uxth	r3, r3
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout.NbSteps & 0x00FF );
 8003c22:	88fb      	ldrh	r3, [r7, #6]
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	73bb      	strb	r3, [r7, #14]

    SX1280ClearIrqStatus( IRQ_RADIO_ALL );
 8003c28:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8003c2c:	f000 fd8b 	bl	8004746 <SX1280ClearIrqStatus>

    // If the radio is doing ranging operations, then apply the specific calls
    // prior to SetRx
    if( SX1280GetPacketType( ) == PACKET_TYPE_RANGING )
 8003c30:	f000 f876 	bl	8003d20 <SX1280GetPacketType>
 8003c34:	4603      	mov	r3, r0
 8003c36:	2b02      	cmp	r3, #2
 8003c38:	d102      	bne.n	8003c40 <SX1280SetRx+0x34>
    {
        SX1280SetRangingRole( RADIO_RANGING_ROLE_SLAVE );
 8003c3a:	2000      	movs	r0, #0
 8003c3c:	f001 f9b8 	bl	8004fb0 <SX1280SetRangingRole>
    }
    SX1280HalWriteCommand( RADIO_SET_RX, buf, 3 );
 8003c40:	f107 030c 	add.w	r3, r7, #12
 8003c44:	2203      	movs	r2, #3
 8003c46:	4619      	mov	r1, r3
 8003c48:	2082      	movs	r0, #130	@ 0x82
 8003c4a:	f7ff fcf7 	bl	800363c <SX1280HalWriteCommand>
    OperatingMode = MODE_RX;
 8003c4e:	4b03      	ldr	r3, [pc, #12]	@ (8003c5c <SX1280SetRx+0x50>)
 8003c50:	2205      	movs	r2, #5
 8003c52:	701a      	strb	r2, [r3, #0]
}
 8003c54:	bf00      	nop
 8003c56:	3710      	adds	r7, #16
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}
 8003c5c:	2000377b 	.word	0x2000377b

08003c60 <SX1280SetRxDutyCycle>:

void SX1280SetRxDutyCycle( RadioTickSizes_t Step, uint16_t NbStepRx, uint16_t RxNbStepSleep )
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b084      	sub	sp, #16
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	4603      	mov	r3, r0
 8003c68:	71fb      	strb	r3, [r7, #7]
 8003c6a:	460b      	mov	r3, r1
 8003c6c:	80bb      	strh	r3, [r7, #4]
 8003c6e:	4613      	mov	r3, r2
 8003c70:	807b      	strh	r3, [r7, #2]
    uint8_t buf[5];

    buf[0] = Step;
 8003c72:	79fb      	ldrb	r3, [r7, #7]
 8003c74:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( NbStepRx >> 8 ) & 0x00FF );
 8003c76:	88bb      	ldrh	r3, [r7, #4]
 8003c78:	0a1b      	lsrs	r3, r3, #8
 8003c7a:	b29b      	uxth	r3, r3
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( NbStepRx & 0x00FF );
 8003c80:	88bb      	ldrh	r3, [r7, #4]
 8003c82:	b2db      	uxtb	r3, r3
 8003c84:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( RxNbStepSleep >> 8 ) & 0x00FF );
 8003c86:	887b      	ldrh	r3, [r7, #2]
 8003c88:	0a1b      	lsrs	r3, r3, #8
 8003c8a:	b29b      	uxth	r3, r3
 8003c8c:	b2db      	uxtb	r3, r3
 8003c8e:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( RxNbStepSleep & 0x00FF );
 8003c90:	887b      	ldrh	r3, [r7, #2]
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	733b      	strb	r3, [r7, #12]
    SX1280HalWriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 5 );
 8003c96:	f107 0308 	add.w	r3, r7, #8
 8003c9a:	2205      	movs	r2, #5
 8003c9c:	4619      	mov	r1, r3
 8003c9e:	2094      	movs	r0, #148	@ 0x94
 8003ca0:	f7ff fccc 	bl	800363c <SX1280HalWriteCommand>
    OperatingMode = MODE_RX;
 8003ca4:	4b03      	ldr	r3, [pc, #12]	@ (8003cb4 <SX1280SetRxDutyCycle+0x54>)
 8003ca6:	2205      	movs	r2, #5
 8003ca8:	701a      	strb	r2, [r3, #0]
}
 8003caa:	bf00      	nop
 8003cac:	3710      	adds	r7, #16
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}
 8003cb2:	bf00      	nop
 8003cb4:	2000377b 	.word	0x2000377b

08003cb8 <SX1280SetCad>:

void SX1280SetCad( void )
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	af00      	add	r7, sp, #0
    SX1280HalWriteCommand( RADIO_SET_CAD, 0, 0 );
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	2100      	movs	r1, #0
 8003cc0:	20c5      	movs	r0, #197	@ 0xc5
 8003cc2:	f7ff fcbb 	bl	800363c <SX1280HalWriteCommand>
    OperatingMode = MODE_CAD;
 8003cc6:	4b02      	ldr	r3, [pc, #8]	@ (8003cd0 <SX1280SetCad+0x18>)
 8003cc8:	2206      	movs	r2, #6
 8003cca:	701a      	strb	r2, [r3, #0]
}
 8003ccc:	bf00      	nop
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	2000377b 	.word	0x2000377b

08003cd4 <SX1280SetTxContinuousWave>:

void SX1280SetTxContinuousWave( void )
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	af00      	add	r7, sp, #0
    SX1280HalWriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 8003cd8:	2200      	movs	r2, #0
 8003cda:	2100      	movs	r1, #0
 8003cdc:	20d1      	movs	r0, #209	@ 0xd1
 8003cde:	f7ff fcad 	bl	800363c <SX1280HalWriteCommand>
}
 8003ce2:	bf00      	nop
 8003ce4:	bd80      	pop	{r7, pc}

08003ce6 <SX1280SetTxContinuousPreamble>:

void SX1280SetTxContinuousPreamble( void )
{
 8003ce6:	b580      	push	{r7, lr}
 8003ce8:	af00      	add	r7, sp, #0
    SX1280HalWriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 8003cea:	2200      	movs	r2, #0
 8003cec:	2100      	movs	r1, #0
 8003cee:	20d2      	movs	r0, #210	@ 0xd2
 8003cf0:	f7ff fca4 	bl	800363c <SX1280HalWriteCommand>
}
 8003cf4:	bf00      	nop
 8003cf6:	bd80      	pop	{r7, pc}

08003cf8 <SX1280SetPacketType>:

void SX1280SetPacketType( RadioPacketTypes_t packetType )
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b082      	sub	sp, #8
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	4603      	mov	r3, r0
 8003d00:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 8003d02:	79fa      	ldrb	r2, [r7, #7]
 8003d04:	4b05      	ldr	r3, [pc, #20]	@ (8003d1c <SX1280SetPacketType+0x24>)
 8003d06:	701a      	strb	r2, [r3, #0]

    SX1280HalWriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 8003d08:	1dfb      	adds	r3, r7, #7
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	4619      	mov	r1, r3
 8003d0e:	208a      	movs	r0, #138	@ 0x8a
 8003d10:	f7ff fc94 	bl	800363c <SX1280HalWriteCommand>
}
 8003d14:	bf00      	nop
 8003d16:	3708      	adds	r7, #8
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}
 8003d1c:	2000377c 	.word	0x2000377c

08003d20 <SX1280GetPacketType>:

RadioPacketTypes_t SX1280GetPacketType( void )
{
 8003d20:	b480      	push	{r7}
 8003d22:	af00      	add	r7, sp, #0
    return PacketType;
 8003d24:	4b03      	ldr	r3, [pc, #12]	@ (8003d34 <SX1280GetPacketType+0x14>)
 8003d26:	781b      	ldrb	r3, [r3, #0]
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr
 8003d32:	bf00      	nop
 8003d34:	2000377c 	.word	0x2000377c

08003d38 <SX1280SetRfFrequency>:

void SX1280SetRfFrequency( uint32_t frequency )
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b084      	sub	sp, #16
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];
    uint32_t freq = 0;
 8003d40:	2300      	movs	r3, #0
 8003d42:	60fb      	str	r3, [r7, #12]

    freq = ( uint32_t )( ( double )frequency / ( double )FREQ_STEP );
 8003d44:	6878      	ldr	r0, [r7, #4]
 8003d46:	f7fc fbd5 	bl	80004f4 <__aeabi_ui2d>
 8003d4a:	a311      	add	r3, pc, #68	@ (adr r3, 8003d90 <SX1280SetRfFrequency+0x58>)
 8003d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d50:	f7fc fd74 	bl	800083c <__aeabi_ddiv>
 8003d54:	4602      	mov	r2, r0
 8003d56:	460b      	mov	r3, r1
 8003d58:	4610      	mov	r0, r2
 8003d5a:	4619      	mov	r1, r3
 8003d5c:	f7fc fe7e 	bl	8000a5c <__aeabi_d2uiz>
 8003d60:	4603      	mov	r3, r0
 8003d62:	60fb      	str	r3, [r7, #12]
    buf[0] = ( uint8_t )( ( freq >> 16 ) & 0xFF );
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	0c1b      	lsrs	r3, r3, #16
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( freq >> 8 ) & 0xFF );
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	0a1b      	lsrs	r3, r3, #8
 8003d70:	b2db      	uxtb	r3, r3
 8003d72:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( freq & 0xFF );
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	b2db      	uxtb	r3, r3
 8003d78:	72bb      	strb	r3, [r7, #10]
    SX1280HalWriteCommand( RADIO_SET_RFFREQUENCY, buf, 3 );
 8003d7a:	f107 0308 	add.w	r3, r7, #8
 8003d7e:	2203      	movs	r2, #3
 8003d80:	4619      	mov	r1, r3
 8003d82:	2086      	movs	r0, #134	@ 0x86
 8003d84:	f7ff fc5a 	bl	800363c <SX1280HalWriteCommand>
}
 8003d88:	bf00      	nop
 8003d8a:	3710      	adds	r7, #16
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	00000000 	.word	0x00000000
 8003d94:	4068cba8 	.word	0x4068cba8

08003d98 <SX1280SetTxParams>:

void SX1280SetTxParams( int8_t power, RadioRampTimes_t rampTime )
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b084      	sub	sp, #16
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	4603      	mov	r3, r0
 8003da0:	460a      	mov	r2, r1
 8003da2:	71fb      	strb	r3, [r7, #7]
 8003da4:	4613      	mov	r3, r2
 8003da6:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    // The power value to send on SPI/UART is in the range [0..31] and the
    // physical output power is in the range [-18..13]dBm
    buf[0] = power + 18;
 8003da8:	79fb      	ldrb	r3, [r7, #7]
 8003daa:	3312      	adds	r3, #18
 8003dac:	b2db      	uxtb	r3, r3
 8003dae:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )rampTime;
 8003db0:	79bb      	ldrb	r3, [r7, #6]
 8003db2:	737b      	strb	r3, [r7, #13]
    SX1280HalWriteCommand( RADIO_SET_TXPARAMS, buf, 2 );
 8003db4:	f107 030c 	add.w	r3, r7, #12
 8003db8:	2202      	movs	r2, #2
 8003dba:	4619      	mov	r1, r3
 8003dbc:	208e      	movs	r0, #142	@ 0x8e
 8003dbe:	f7ff fc3d 	bl	800363c <SX1280HalWriteCommand>
}
 8003dc2:	bf00      	nop
 8003dc4:	3710      	adds	r7, #16
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}
	...

08003dcc <SX1280SetCadParams>:

void SX1280SetCadParams( RadioLoRaCadSymbols_t cadSymbolNum )
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b082      	sub	sp, #8
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	71fb      	strb	r3, [r7, #7]
    SX1280HalWriteCommand( RADIO_SET_CADPARAMS, ( uint8_t* )&cadSymbolNum, 1 );
 8003dd6:	1dfb      	adds	r3, r7, #7
 8003dd8:	2201      	movs	r2, #1
 8003dda:	4619      	mov	r1, r3
 8003ddc:	2088      	movs	r0, #136	@ 0x88
 8003dde:	f7ff fc2d 	bl	800363c <SX1280HalWriteCommand>
    OperatingMode = MODE_CAD;
 8003de2:	4b03      	ldr	r3, [pc, #12]	@ (8003df0 <SX1280SetCadParams+0x24>)
 8003de4:	2206      	movs	r2, #6
 8003de6:	701a      	strb	r2, [r3, #0]
}
 8003de8:	bf00      	nop
 8003dea:	3708      	adds	r7, #8
 8003dec:	46bd      	mov	sp, r7
 8003dee:	bd80      	pop	{r7, pc}
 8003df0:	2000377b 	.word	0x2000377b

08003df4 <SX1280SetBufferBaseAddresses>:

void SX1280SetBufferBaseAddresses( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b084      	sub	sp, #16
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	460a      	mov	r2, r1
 8003dfe:	71fb      	strb	r3, [r7, #7]
 8003e00:	4613      	mov	r3, r2
 8003e02:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 8003e04:	79fb      	ldrb	r3, [r7, #7]
 8003e06:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 8003e08:	79bb      	ldrb	r3, [r7, #6]
 8003e0a:	737b      	strb	r3, [r7, #13]
    SX1280HalWriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 8003e0c:	f107 030c 	add.w	r3, r7, #12
 8003e10:	2202      	movs	r2, #2
 8003e12:	4619      	mov	r1, r3
 8003e14:	208f      	movs	r0, #143	@ 0x8f
 8003e16:	f7ff fc11 	bl	800363c <SX1280HalWriteCommand>
}
 8003e1a:	bf00      	nop
 8003e1c:	3710      	adds	r7, #16
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
	...

08003e24 <SX1280SetModulationParams>:

void SX1280SetModulationParams( ModulationParams_t *modulationParams )
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b084      	sub	sp, #16
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	781a      	ldrb	r2, [r3, #0]
 8003e30:	4b36      	ldr	r3, [pc, #216]	@ (8003f0c <SX1280SetModulationParams+0xe8>)
 8003e32:	781b      	ldrb	r3, [r3, #0]
 8003e34:	429a      	cmp	r2, r3
 8003e36:	d004      	beq.n	8003e42 <SX1280SetModulationParams+0x1e>
    {
        SX1280SetPacketType( modulationParams->PacketType );
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	781b      	ldrb	r3, [r3, #0]
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	f7ff ff5b 	bl	8003cf8 <SX1280SetPacketType>
    }

    switch( modulationParams->PacketType )
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	781b      	ldrb	r3, [r3, #0]
 8003e46:	2b0f      	cmp	r3, #15
 8003e48:	d855      	bhi.n	8003ef6 <SX1280SetModulationParams+0xd2>
 8003e4a:	a201      	add	r2, pc, #4	@ (adr r2, 8003e50 <SX1280SetModulationParams+0x2c>)
 8003e4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e50:	08003e91 	.word	0x08003e91
 8003e54:	08003ea5 	.word	0x08003ea5
 8003e58:	08003ea5 	.word	0x08003ea5
 8003e5c:	08003ec1 	.word	0x08003ec1
 8003e60:	08003ed5 	.word	0x08003ed5
 8003e64:	08003ef7 	.word	0x08003ef7
 8003e68:	08003ef7 	.word	0x08003ef7
 8003e6c:	08003ef7 	.word	0x08003ef7
 8003e70:	08003ef7 	.word	0x08003ef7
 8003e74:	08003ef7 	.word	0x08003ef7
 8003e78:	08003ef7 	.word	0x08003ef7
 8003e7c:	08003ef7 	.word	0x08003ef7
 8003e80:	08003ef7 	.word	0x08003ef7
 8003e84:	08003ef7 	.word	0x08003ef7
 8003e88:	08003ef7 	.word	0x08003ef7
 8003e8c:	08003ee9 	.word	0x08003ee9
    {
        case PACKET_TYPE_GFSK:
            buf[0] = modulationParams->Params.Gfsk.BitrateBandwidth;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	785b      	ldrb	r3, [r3, #1]
 8003e94:	733b      	strb	r3, [r7, #12]
            buf[1] = modulationParams->Params.Gfsk.ModulationIndex;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	789b      	ldrb	r3, [r3, #2]
 8003e9a:	737b      	strb	r3, [r7, #13]
            buf[2] = modulationParams->Params.Gfsk.ModulationShaping;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	78db      	ldrb	r3, [r3, #3]
 8003ea0:	73bb      	strb	r3, [r7, #14]
            break;
 8003ea2:	e028      	b.n	8003ef6 <SX1280SetModulationParams+0xd2>

        case PACKET_TYPE_LORA:
        case PACKET_TYPE_RANGING:
            buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	791b      	ldrb	r3, [r3, #4]
 8003ea8:	733b      	strb	r3, [r7, #12]
            buf[1] = modulationParams->Params.LoRa.Bandwidth;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	795b      	ldrb	r3, [r3, #5]
 8003eae:	737b      	strb	r3, [r7, #13]
            buf[2] = modulationParams->Params.LoRa.CodingRate;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	799b      	ldrb	r3, [r3, #6]
 8003eb4:	73bb      	strb	r3, [r7, #14]
            LoRaBandwidth = modulationParams->Params.LoRa.Bandwidth;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	795a      	ldrb	r2, [r3, #5]
 8003eba:	4b15      	ldr	r3, [pc, #84]	@ (8003f10 <SX1280SetModulationParams+0xec>)
 8003ebc:	701a      	strb	r2, [r3, #0]
            break;
 8003ebe:	e01a      	b.n	8003ef6 <SX1280SetModulationParams+0xd2>

        case PACKET_TYPE_FLRC:
            buf[0] = modulationParams->Params.Flrc.BitrateBandwidth;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	79db      	ldrb	r3, [r3, #7]
 8003ec4:	733b      	strb	r3, [r7, #12]
            buf[1] = modulationParams->Params.Flrc.CodingRate;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	7a1b      	ldrb	r3, [r3, #8]
 8003eca:	737b      	strb	r3, [r7, #13]
            buf[2] = modulationParams->Params.Flrc.ModulationShaping;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	7a5b      	ldrb	r3, [r3, #9]
 8003ed0:	73bb      	strb	r3, [r7, #14]
            break;
 8003ed2:	e010      	b.n	8003ef6 <SX1280SetModulationParams+0xd2>

        case PACKET_TYPE_BLE:
            buf[0] = modulationParams->Params.Ble.BitrateBandwidth;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	7a9b      	ldrb	r3, [r3, #10]
 8003ed8:	733b      	strb	r3, [r7, #12]
            buf[1] = modulationParams->Params.Ble.ModulationIndex;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	7adb      	ldrb	r3, [r3, #11]
 8003ede:	737b      	strb	r3, [r7, #13]
            buf[2] = modulationParams->Params.Ble.ModulationShaping;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	7b1b      	ldrb	r3, [r3, #12]
 8003ee4:	73bb      	strb	r3, [r7, #14]
            break;
 8003ee6:	e006      	b.n	8003ef6 <SX1280SetModulationParams+0xd2>

        case PACKET_TYPE_NONE:
            buf[0] = NULL;
 8003ee8:	2300      	movs	r3, #0
 8003eea:	733b      	strb	r3, [r7, #12]
            buf[1] = NULL;
 8003eec:	2300      	movs	r3, #0
 8003eee:	737b      	strb	r3, [r7, #13]
            buf[2] = NULL;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	73bb      	strb	r3, [r7, #14]
            break;
 8003ef4:	bf00      	nop
    }
    SX1280HalWriteCommand( RADIO_SET_MODULATIONPARAMS, buf, 3 );
 8003ef6:	f107 030c 	add.w	r3, r7, #12
 8003efa:	2203      	movs	r2, #3
 8003efc:	4619      	mov	r1, r3
 8003efe:	208b      	movs	r0, #139	@ 0x8b
 8003f00:	f7ff fb9c 	bl	800363c <SX1280HalWriteCommand>
}
 8003f04:	bf00      	nop
 8003f06:	3710      	adds	r7, #16
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}
 8003f0c:	2000377c 	.word	0x2000377c
 8003f10:	2000377d 	.word	0x2000377d

08003f14 <SX1280SetPacketParams>:

void SX1280SetPacketParams( PacketParams_t *packetParams )
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b084      	sub	sp, #16
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
    uint8_t buf[7];

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	781a      	ldrb	r2, [r3, #0]
 8003f20:	4b4f      	ldr	r3, [pc, #316]	@ (8004060 <SX1280SetPacketParams+0x14c>)
 8003f22:	781b      	ldrb	r3, [r3, #0]
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d004      	beq.n	8003f32 <SX1280SetPacketParams+0x1e>
    {
        SX1280SetPacketType( packetParams->PacketType );
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	781b      	ldrb	r3, [r3, #0]
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	f7ff fee3 	bl	8003cf8 <SX1280SetPacketType>
    }

    switch( packetParams->PacketType )
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	781b      	ldrb	r3, [r3, #0]
 8003f36:	2b0f      	cmp	r3, #15
 8003f38:	f200 8086 	bhi.w	8004048 <SX1280SetPacketParams+0x134>
 8003f3c:	a201      	add	r2, pc, #4	@ (adr r2, 8003f44 <SX1280SetPacketParams+0x30>)
 8003f3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f42:	bf00      	nop
 8003f44:	08003f85 	.word	0x08003f85
 8003f48:	08003fb1 	.word	0x08003fb1
 8003f4c:	08003fb1 	.word	0x08003fb1
 8003f50:	08003fd9 	.word	0x08003fd9
 8003f54:	08004005 	.word	0x08004005
 8003f58:	08004049 	.word	0x08004049
 8003f5c:	08004049 	.word	0x08004049
 8003f60:	08004049 	.word	0x08004049
 8003f64:	08004049 	.word	0x08004049
 8003f68:	08004049 	.word	0x08004049
 8003f6c:	08004049 	.word	0x08004049
 8003f70:	08004049 	.word	0x08004049
 8003f74:	08004049 	.word	0x08004049
 8003f78:	08004049 	.word	0x08004049
 8003f7c:	08004049 	.word	0x08004049
 8003f80:	0800402b 	.word	0x0800402b
    {
        case PACKET_TYPE_GFSK:
            buf[0] = packetParams->Params.Gfsk.PreambleLength;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	785b      	ldrb	r3, [r3, #1]
 8003f88:	723b      	strb	r3, [r7, #8]
            buf[1] = packetParams->Params.Gfsk.SyncWordLength;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	789b      	ldrb	r3, [r3, #2]
 8003f8e:	727b      	strb	r3, [r7, #9]
            buf[2] = packetParams->Params.Gfsk.SyncWordMatch;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	78db      	ldrb	r3, [r3, #3]
 8003f94:	72bb      	strb	r3, [r7, #10]
            buf[3] = packetParams->Params.Gfsk.HeaderType;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	791b      	ldrb	r3, [r3, #4]
 8003f9a:	72fb      	strb	r3, [r7, #11]
            buf[4] = packetParams->Params.Gfsk.PayloadLength;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	795b      	ldrb	r3, [r3, #5]
 8003fa0:	733b      	strb	r3, [r7, #12]
            buf[5] = packetParams->Params.Gfsk.CrcLength;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	799b      	ldrb	r3, [r3, #6]
 8003fa6:	737b      	strb	r3, [r7, #13]
            buf[6] = packetParams->Params.Gfsk.Whitening;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	79db      	ldrb	r3, [r3, #7]
 8003fac:	73bb      	strb	r3, [r7, #14]
            break;
 8003fae:	e04b      	b.n	8004048 <SX1280SetPacketParams+0x134>

        case PACKET_TYPE_LORA:
        case PACKET_TYPE_RANGING:
            buf[0] = packetParams->Params.LoRa.PreambleLength;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	7a1b      	ldrb	r3, [r3, #8]
 8003fb4:	723b      	strb	r3, [r7, #8]
            buf[1] = packetParams->Params.LoRa.HeaderType;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	7a5b      	ldrb	r3, [r3, #9]
 8003fba:	727b      	strb	r3, [r7, #9]
            buf[2] = packetParams->Params.LoRa.PayloadLength;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	7a9b      	ldrb	r3, [r3, #10]
 8003fc0:	72bb      	strb	r3, [r7, #10]
            buf[3] = packetParams->Params.LoRa.CrcMode;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	7adb      	ldrb	r3, [r3, #11]
 8003fc6:	72fb      	strb	r3, [r7, #11]
            buf[4] = packetParams->Params.LoRa.InvertIQ;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	7b1b      	ldrb	r3, [r3, #12]
 8003fcc:	733b      	strb	r3, [r7, #12]
            buf[5] = NULL;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	737b      	strb	r3, [r7, #13]
            buf[6] = NULL;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	73bb      	strb	r3, [r7, #14]
            break;
 8003fd6:	e037      	b.n	8004048 <SX1280SetPacketParams+0x134>

        case PACKET_TYPE_FLRC:
            buf[0] = packetParams->Params.Flrc.PreambleLength;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	7b5b      	ldrb	r3, [r3, #13]
 8003fdc:	723b      	strb	r3, [r7, #8]
            buf[1] = packetParams->Params.Flrc.SyncWordLength;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	7b9b      	ldrb	r3, [r3, #14]
 8003fe2:	727b      	strb	r3, [r7, #9]
            buf[2] = packetParams->Params.Flrc.SyncWordMatch;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	7bdb      	ldrb	r3, [r3, #15]
 8003fe8:	72bb      	strb	r3, [r7, #10]
            buf[3] = packetParams->Params.Flrc.HeaderType;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	7c1b      	ldrb	r3, [r3, #16]
 8003fee:	72fb      	strb	r3, [r7, #11]
            buf[4] = packetParams->Params.Flrc.PayloadLength;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	7c5b      	ldrb	r3, [r3, #17]
 8003ff4:	733b      	strb	r3, [r7, #12]
            buf[5] = packetParams->Params.Flrc.CrcLength;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	7c9b      	ldrb	r3, [r3, #18]
 8003ffa:	737b      	strb	r3, [r7, #13]
            buf[6] = packetParams->Params.Flrc.Whitening;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	7cdb      	ldrb	r3, [r3, #19]
 8004000:	73bb      	strb	r3, [r7, #14]
            break;
 8004002:	e021      	b.n	8004048 <SX1280SetPacketParams+0x134>

        case PACKET_TYPE_BLE:
            buf[0] = packetParams->Params.Ble.ConnectionState;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	7d1b      	ldrb	r3, [r3, #20]
 8004008:	723b      	strb	r3, [r7, #8]
            buf[1] = packetParams->Params.Ble.CrcField;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	7d5b      	ldrb	r3, [r3, #21]
 800400e:	727b      	strb	r3, [r7, #9]
            buf[2] = packetParams->Params.Ble.BlePacketType;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	7d9b      	ldrb	r3, [r3, #22]
 8004014:	72bb      	strb	r3, [r7, #10]
            buf[3] = packetParams->Params.Ble.Whitening;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	7ddb      	ldrb	r3, [r3, #23]
 800401a:	72fb      	strb	r3, [r7, #11]
            buf[4] = NULL;
 800401c:	2300      	movs	r3, #0
 800401e:	733b      	strb	r3, [r7, #12]
            buf[5] = NULL;
 8004020:	2300      	movs	r3, #0
 8004022:	737b      	strb	r3, [r7, #13]
            buf[6] = NULL;
 8004024:	2300      	movs	r3, #0
 8004026:	73bb      	strb	r3, [r7, #14]
            break;
 8004028:	e00e      	b.n	8004048 <SX1280SetPacketParams+0x134>

        case PACKET_TYPE_NONE:
            buf[0] = NULL;
 800402a:	2300      	movs	r3, #0
 800402c:	723b      	strb	r3, [r7, #8]
            buf[1] = NULL;
 800402e:	2300      	movs	r3, #0
 8004030:	727b      	strb	r3, [r7, #9]
            buf[2] = NULL;
 8004032:	2300      	movs	r3, #0
 8004034:	72bb      	strb	r3, [r7, #10]
            buf[3] = NULL;
 8004036:	2300      	movs	r3, #0
 8004038:	72fb      	strb	r3, [r7, #11]
            buf[4] = NULL;
 800403a:	2300      	movs	r3, #0
 800403c:	733b      	strb	r3, [r7, #12]
            buf[5] = NULL;
 800403e:	2300      	movs	r3, #0
 8004040:	737b      	strb	r3, [r7, #13]
            buf[6] = NULL;
 8004042:	2300      	movs	r3, #0
 8004044:	73bb      	strb	r3, [r7, #14]
            break;
 8004046:	bf00      	nop
    }
    SX1280HalWriteCommand( RADIO_SET_PACKETPARAMS, buf, 7 );
 8004048:	f107 0308 	add.w	r3, r7, #8
 800404c:	2207      	movs	r2, #7
 800404e:	4619      	mov	r1, r3
 8004050:	208c      	movs	r0, #140	@ 0x8c
 8004052:	f7ff faf3 	bl	800363c <SX1280HalWriteCommand>
}
 8004056:	bf00      	nop
 8004058:	3710      	adds	r7, #16
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}
 800405e:	bf00      	nop
 8004060:	2000377c 	.word	0x2000377c

08004064 <SX1280GetRxBufferStatus>:

void SX1280GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
 800406c:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SX1280HalReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 800406e:	f107 030c 	add.w	r3, r7, #12
 8004072:	2202      	movs	r2, #2
 8004074:	4619      	mov	r1, r3
 8004076:	2017      	movs	r0, #23
 8004078:	f7ff fb16 	bl	80036a8 <SX1280HalReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SX1280GetPacketType( ) == PACKET_TYPE_LORA ) && ( SX1280HalReadRegister( REG_LR_PACKETPARAMS ) >> 7 == 1 ) )
 800407c:	f7ff fe50 	bl	8003d20 <SX1280GetPacketType>
 8004080:	4603      	mov	r3, r0
 8004082:	2b01      	cmp	r3, #1
 8004084:	d111      	bne.n	80040aa <SX1280GetRxBufferStatus+0x46>
 8004086:	f640 1003 	movw	r0, #2307	@ 0x903
 800408a:	f7ff fbf7 	bl	800387c <SX1280HalReadRegister>
 800408e:	4603      	mov	r3, r0
 8004090:	09db      	lsrs	r3, r3, #7
 8004092:	b2db      	uxtb	r3, r3
 8004094:	2b01      	cmp	r3, #1
 8004096:	d108      	bne.n	80040aa <SX1280GetRxBufferStatus+0x46>
    {
        *payloadLength = SX1280HalReadRegister( REG_LR_PAYLOADLENGTH );
 8004098:	f640 1001 	movw	r0, #2305	@ 0x901
 800409c:	f7ff fbee 	bl	800387c <SX1280HalReadRegister>
 80040a0:	4603      	mov	r3, r0
 80040a2:	461a      	mov	r2, r3
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	701a      	strb	r2, [r3, #0]
 80040a8:	e00d      	b.n	80040c6 <SX1280GetRxBufferStatus+0x62>
    }
    else if( SX1280GetPacketType( ) == PACKET_TYPE_BLE )
 80040aa:	f7ff fe39 	bl	8003d20 <SX1280GetPacketType>
 80040ae:	4603      	mov	r3, r0
 80040b0:	2b04      	cmp	r3, #4
 80040b2:	d105      	bne.n	80040c0 <SX1280GetRxBufferStatus+0x5c>
    {
        // In the case of BLE, the size returned in status[0] do not include the 2-byte length PDU header
        // so it is added there
        *payloadLength = status[0] + 2;
 80040b4:	7b3b      	ldrb	r3, [r7, #12]
 80040b6:	3302      	adds	r3, #2
 80040b8:	b2da      	uxtb	r2, r3
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	701a      	strb	r2, [r3, #0]
 80040be:	e002      	b.n	80040c6 <SX1280GetRxBufferStatus+0x62>
    }
    else
    {
        *payloadLength = status[0];
 80040c0:	7b3a      	ldrb	r2, [r7, #12]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	701a      	strb	r2, [r3, #0]
    }

    *rxStartBufferPointer = status[1];
 80040c6:	7b7a      	ldrb	r2, [r7, #13]
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	701a      	strb	r2, [r3, #0]
}
 80040cc:	bf00      	nop
 80040ce:	3710      	adds	r7, #16
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bd80      	pop	{r7, pc}

080040d4 <SX1280GetPacketStatus>:

void SX1280GetPacketStatus( PacketStatus_t *pktStatus )
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b084      	sub	sp, #16
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
    uint8_t status[5];

    SX1280HalReadCommand( RADIO_GET_PACKETSTATUS, status, 5 );
 80040dc:	f107 0308 	add.w	r3, r7, #8
 80040e0:	2205      	movs	r2, #5
 80040e2:	4619      	mov	r1, r3
 80040e4:	201d      	movs	r0, #29
 80040e6:	f7ff fadf 	bl	80036a8 <SX1280HalReadCommand>

    pktStatus->packetType = SX1280GetPacketType( );
 80040ea:	f7ff fe19 	bl	8003d20 <SX1280GetPacketType>
 80040ee:	4603      	mov	r3, r0
 80040f0:	461a      	mov	r2, r3
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	781b      	ldrb	r3, [r3, #0]
 80040fa:	2b0f      	cmp	r3, #15
 80040fc:	f200 82b9 	bhi.w	8004672 <SX1280GetPacketStatus+0x59e>
 8004100:	a201      	add	r2, pc, #4	@ (adr r2, 8004108 <SX1280GetPacketStatus+0x34>)
 8004102:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004106:	bf00      	nop
 8004108:	08004149 	.word	0x08004149
 800410c:	08004283 	.word	0x08004283
 8004110:	08004283 	.word	0x08004283
 8004114:	080043d7 	.word	0x080043d7
 8004118:	08004545 	.word	0x08004545
 800411c:	08004673 	.word	0x08004673
 8004120:	08004673 	.word	0x08004673
 8004124:	08004673 	.word	0x08004673
 8004128:	08004673 	.word	0x08004673
 800412c:	08004673 	.word	0x08004673
 8004130:	08004673 	.word	0x08004673
 8004134:	08004673 	.word	0x08004673
 8004138:	08004673 	.word	0x08004673
 800413c:	08004673 	.word	0x08004673
 8004140:	08004673 	.word	0x08004673
 8004144:	08004661 	.word	0x08004661
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RssiAvg = -status[0] / 2;
 8004148:	7a3b      	ldrb	r3, [r7, #8]
 800414a:	0fda      	lsrs	r2, r3, #31
 800414c:	4413      	add	r3, r2
 800414e:	105b      	asrs	r3, r3, #1
 8004150:	425b      	negs	r3, r3
 8004152:	b25a      	sxtb	r2, r3
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	705a      	strb	r2, [r3, #1]
            pktStatus->Params.Gfsk.RssiSync = -status[1] / 2;
 8004158:	7a7b      	ldrb	r3, [r7, #9]
 800415a:	0fda      	lsrs	r2, r3, #31
 800415c:	4413      	add	r3, r2
 800415e:	105b      	asrs	r3, r3, #1
 8004160:	425b      	negs	r3, r3
 8004162:	b25a      	sxtb	r2, r3
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	709a      	strb	r2, [r3, #2]

            pktStatus->Params.Gfsk.ErrorStatus.SyncError = ( status[2] >> 6 ) & 0x01;
 8004168:	7abb      	ldrb	r3, [r7, #10]
 800416a:	099b      	lsrs	r3, r3, #6
 800416c:	b2db      	uxtb	r3, r3
 800416e:	f003 0301 	and.w	r3, r3, #1
 8004172:	2b00      	cmp	r3, #0
 8004174:	bf14      	ite	ne
 8004176:	2301      	movne	r3, #1
 8004178:	2300      	moveq	r3, #0
 800417a:	b2d9      	uxtb	r1, r3
 800417c:	687a      	ldr	r2, [r7, #4]
 800417e:	78d3      	ldrb	r3, [r2, #3]
 8004180:	f361 0300 	bfi	r3, r1, #0, #1
 8004184:	70d3      	strb	r3, [r2, #3]
            pktStatus->Params.Gfsk.ErrorStatus.LengthError = ( status[2] >> 5 ) & 0x01;
 8004186:	7abb      	ldrb	r3, [r7, #10]
 8004188:	095b      	lsrs	r3, r3, #5
 800418a:	b2db      	uxtb	r3, r3
 800418c:	f003 0301 	and.w	r3, r3, #1
 8004190:	2b00      	cmp	r3, #0
 8004192:	bf14      	ite	ne
 8004194:	2301      	movne	r3, #1
 8004196:	2300      	moveq	r3, #0
 8004198:	b2d9      	uxtb	r1, r3
 800419a:	687a      	ldr	r2, [r7, #4]
 800419c:	78d3      	ldrb	r3, [r2, #3]
 800419e:	f361 0341 	bfi	r3, r1, #1, #1
 80041a2:	70d3      	strb	r3, [r2, #3]
            pktStatus->Params.Gfsk.ErrorStatus.CrcError = ( status[2] >> 4 ) & 0x01;
 80041a4:	7abb      	ldrb	r3, [r7, #10]
 80041a6:	091b      	lsrs	r3, r3, #4
 80041a8:	b2db      	uxtb	r3, r3
 80041aa:	f003 0301 	and.w	r3, r3, #1
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	bf14      	ite	ne
 80041b2:	2301      	movne	r3, #1
 80041b4:	2300      	moveq	r3, #0
 80041b6:	b2d9      	uxtb	r1, r3
 80041b8:	687a      	ldr	r2, [r7, #4]
 80041ba:	78d3      	ldrb	r3, [r2, #3]
 80041bc:	f361 0382 	bfi	r3, r1, #2, #1
 80041c0:	70d3      	strb	r3, [r2, #3]
            pktStatus->Params.Gfsk.ErrorStatus.AbortError = ( status[2] >> 3 ) & 0x01;
 80041c2:	7abb      	ldrb	r3, [r7, #10]
 80041c4:	08db      	lsrs	r3, r3, #3
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	f003 0301 	and.w	r3, r3, #1
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	bf14      	ite	ne
 80041d0:	2301      	movne	r3, #1
 80041d2:	2300      	moveq	r3, #0
 80041d4:	b2d9      	uxtb	r1, r3
 80041d6:	687a      	ldr	r2, [r7, #4]
 80041d8:	78d3      	ldrb	r3, [r2, #3]
 80041da:	f361 03c3 	bfi	r3, r1, #3, #1
 80041de:	70d3      	strb	r3, [r2, #3]
            pktStatus->Params.Gfsk.ErrorStatus.HeaderReceived = ( status[2] >> 2 ) & 0x01;
 80041e0:	7abb      	ldrb	r3, [r7, #10]
 80041e2:	089b      	lsrs	r3, r3, #2
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	f003 0301 	and.w	r3, r3, #1
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	bf14      	ite	ne
 80041ee:	2301      	movne	r3, #1
 80041f0:	2300      	moveq	r3, #0
 80041f2:	b2d9      	uxtb	r1, r3
 80041f4:	687a      	ldr	r2, [r7, #4]
 80041f6:	78d3      	ldrb	r3, [r2, #3]
 80041f8:	f361 1304 	bfi	r3, r1, #4, #1
 80041fc:	70d3      	strb	r3, [r2, #3]
            pktStatus->Params.Gfsk.ErrorStatus.PacketReceived = ( status[2] >> 1 ) & 0x01;
 80041fe:	7abb      	ldrb	r3, [r7, #10]
 8004200:	085b      	lsrs	r3, r3, #1
 8004202:	b2db      	uxtb	r3, r3
 8004204:	f003 0301 	and.w	r3, r3, #1
 8004208:	2b00      	cmp	r3, #0
 800420a:	bf14      	ite	ne
 800420c:	2301      	movne	r3, #1
 800420e:	2300      	moveq	r3, #0
 8004210:	b2d9      	uxtb	r1, r3
 8004212:	687a      	ldr	r2, [r7, #4]
 8004214:	78d3      	ldrb	r3, [r2, #3]
 8004216:	f361 1345 	bfi	r3, r1, #5, #1
 800421a:	70d3      	strb	r3, [r2, #3]
            pktStatus->Params.Gfsk.ErrorStatus.PacketControlerBusy = status[2] & 0x01;
 800421c:	7abb      	ldrb	r3, [r7, #10]
 800421e:	f003 0301 	and.w	r3, r3, #1
 8004222:	2b00      	cmp	r3, #0
 8004224:	bf14      	ite	ne
 8004226:	2301      	movne	r3, #1
 8004228:	2300      	moveq	r3, #0
 800422a:	b2d9      	uxtb	r1, r3
 800422c:	687a      	ldr	r2, [r7, #4]
 800422e:	78d3      	ldrb	r3, [r2, #3]
 8004230:	f361 1386 	bfi	r3, r1, #6, #1
 8004234:	70d3      	strb	r3, [r2, #3]

            pktStatus->Params.Gfsk.TxRxStatus.RxNoAck = ( status[3] >> 5 ) & 0x01;
 8004236:	7afb      	ldrb	r3, [r7, #11]
 8004238:	095b      	lsrs	r3, r3, #5
 800423a:	b2db      	uxtb	r3, r3
 800423c:	f003 0301 	and.w	r3, r3, #1
 8004240:	2b00      	cmp	r3, #0
 8004242:	bf14      	ite	ne
 8004244:	2301      	movne	r3, #1
 8004246:	2300      	moveq	r3, #0
 8004248:	b2d9      	uxtb	r1, r3
 800424a:	687a      	ldr	r2, [r7, #4]
 800424c:	7913      	ldrb	r3, [r2, #4]
 800424e:	f361 0300 	bfi	r3, r1, #0, #1
 8004252:	7113      	strb	r3, [r2, #4]
            pktStatus->Params.Gfsk.TxRxStatus.PacketSent = status[3] & 0x01;
 8004254:	7afb      	ldrb	r3, [r7, #11]
 8004256:	f003 0301 	and.w	r3, r3, #1
 800425a:	2b00      	cmp	r3, #0
 800425c:	bf14      	ite	ne
 800425e:	2301      	movne	r3, #1
 8004260:	2300      	moveq	r3, #0
 8004262:	b2d9      	uxtb	r1, r3
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	7913      	ldrb	r3, [r2, #4]
 8004268:	f361 0341 	bfi	r3, r1, #1, #1
 800426c:	7113      	strb	r3, [r2, #4]

            pktStatus->Params.Gfsk.SyncAddrStatus = status[4] & 0x07;
 800426e:	7b3b      	ldrb	r3, [r7, #12]
 8004270:	f003 0307 	and.w	r3, r3, #7
 8004274:	b2d9      	uxtb	r1, r3
 8004276:	687a      	ldr	r2, [r7, #4]
 8004278:	7953      	ldrb	r3, [r2, #5]
 800427a:	f361 0302 	bfi	r3, r1, #0, #3
 800427e:	7153      	strb	r3, [r2, #5]
            break;
 8004280:	e1f7      	b.n	8004672 <SX1280GetPacketStatus+0x59e>

        case PACKET_TYPE_LORA:
        case PACKET_TYPE_RANGING:
            pktStatus->Params.LoRa.RssiPkt = -status[0] / 2;
 8004282:	7a3b      	ldrb	r3, [r7, #8]
 8004284:	0fda      	lsrs	r2, r3, #31
 8004286:	4413      	add	r3, r2
 8004288:	105b      	asrs	r3, r3, #1
 800428a:	425b      	negs	r3, r3
 800428c:	b25a      	sxtb	r2, r3
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	705a      	strb	r2, [r3, #1]
            ( status[1] < 128 ) ? ( pktStatus->Params.LoRa.SnrPkt = status[1] / 4 ) : ( pktStatus->Params.LoRa.SnrPkt = ( ( status[1] - 256 ) /4 ) );
 8004292:	7a7b      	ldrb	r3, [r7, #9]
 8004294:	b25b      	sxtb	r3, r3
 8004296:	2b00      	cmp	r3, #0
 8004298:	db06      	blt.n	80042a8 <SX1280GetPacketStatus+0x1d4>
 800429a:	7a7b      	ldrb	r3, [r7, #9]
 800429c:	089b      	lsrs	r3, r3, #2
 800429e:	b2db      	uxtb	r3, r3
 80042a0:	b25a      	sxtb	r2, r3
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	709a      	strb	r2, [r3, #2]
 80042a6:	e009      	b.n	80042bc <SX1280GetPacketStatus+0x1e8>
 80042a8:	7a7b      	ldrb	r3, [r7, #9]
 80042aa:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	da00      	bge.n	80042b4 <SX1280GetPacketStatus+0x1e0>
 80042b2:	3303      	adds	r3, #3
 80042b4:	109b      	asrs	r3, r3, #2
 80042b6:	b25a      	sxtb	r2, r3
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	709a      	strb	r2, [r3, #2]

            pktStatus->Params.LoRa.ErrorStatus.SyncError = ( status[2] >> 6 ) & 0x01;
 80042bc:	7abb      	ldrb	r3, [r7, #10]
 80042be:	099b      	lsrs	r3, r3, #6
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	f003 0301 	and.w	r3, r3, #1
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	bf14      	ite	ne
 80042ca:	2301      	movne	r3, #1
 80042cc:	2300      	moveq	r3, #0
 80042ce:	b2d9      	uxtb	r1, r3
 80042d0:	687a      	ldr	r2, [r7, #4]
 80042d2:	78d3      	ldrb	r3, [r2, #3]
 80042d4:	f361 0300 	bfi	r3, r1, #0, #1
 80042d8:	70d3      	strb	r3, [r2, #3]
            pktStatus->Params.LoRa.ErrorStatus.LengthError = ( status[2] >> 5 ) & 0x01;
 80042da:	7abb      	ldrb	r3, [r7, #10]
 80042dc:	095b      	lsrs	r3, r3, #5
 80042de:	b2db      	uxtb	r3, r3
 80042e0:	f003 0301 	and.w	r3, r3, #1
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	bf14      	ite	ne
 80042e8:	2301      	movne	r3, #1
 80042ea:	2300      	moveq	r3, #0
 80042ec:	b2d9      	uxtb	r1, r3
 80042ee:	687a      	ldr	r2, [r7, #4]
 80042f0:	78d3      	ldrb	r3, [r2, #3]
 80042f2:	f361 0341 	bfi	r3, r1, #1, #1
 80042f6:	70d3      	strb	r3, [r2, #3]
            pktStatus->Params.LoRa.ErrorStatus.CrcError = ( status[2] >> 4 ) & 0x01;
 80042f8:	7abb      	ldrb	r3, [r7, #10]
 80042fa:	091b      	lsrs	r3, r3, #4
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	f003 0301 	and.w	r3, r3, #1
 8004302:	2b00      	cmp	r3, #0
 8004304:	bf14      	ite	ne
 8004306:	2301      	movne	r3, #1
 8004308:	2300      	moveq	r3, #0
 800430a:	b2d9      	uxtb	r1, r3
 800430c:	687a      	ldr	r2, [r7, #4]
 800430e:	78d3      	ldrb	r3, [r2, #3]
 8004310:	f361 0382 	bfi	r3, r1, #2, #1
 8004314:	70d3      	strb	r3, [r2, #3]
            pktStatus->Params.LoRa.ErrorStatus.AbortError = ( status[2] >> 3 ) & 0x01;
 8004316:	7abb      	ldrb	r3, [r7, #10]
 8004318:	08db      	lsrs	r3, r3, #3
 800431a:	b2db      	uxtb	r3, r3
 800431c:	f003 0301 	and.w	r3, r3, #1
 8004320:	2b00      	cmp	r3, #0
 8004322:	bf14      	ite	ne
 8004324:	2301      	movne	r3, #1
 8004326:	2300      	moveq	r3, #0
 8004328:	b2d9      	uxtb	r1, r3
 800432a:	687a      	ldr	r2, [r7, #4]
 800432c:	78d3      	ldrb	r3, [r2, #3]
 800432e:	f361 03c3 	bfi	r3, r1, #3, #1
 8004332:	70d3      	strb	r3, [r2, #3]
            pktStatus->Params.LoRa.ErrorStatus.HeaderReceived = ( status[2] >> 2 ) & 0x01;
 8004334:	7abb      	ldrb	r3, [r7, #10]
 8004336:	089b      	lsrs	r3, r3, #2
 8004338:	b2db      	uxtb	r3, r3
 800433a:	f003 0301 	and.w	r3, r3, #1
 800433e:	2b00      	cmp	r3, #0
 8004340:	bf14      	ite	ne
 8004342:	2301      	movne	r3, #1
 8004344:	2300      	moveq	r3, #0
 8004346:	b2d9      	uxtb	r1, r3
 8004348:	687a      	ldr	r2, [r7, #4]
 800434a:	78d3      	ldrb	r3, [r2, #3]
 800434c:	f361 1304 	bfi	r3, r1, #4, #1
 8004350:	70d3      	strb	r3, [r2, #3]
            pktStatus->Params.LoRa.ErrorStatus.PacketReceived = ( status[2] >> 1 ) & 0x01;
 8004352:	7abb      	ldrb	r3, [r7, #10]
 8004354:	085b      	lsrs	r3, r3, #1
 8004356:	b2db      	uxtb	r3, r3
 8004358:	f003 0301 	and.w	r3, r3, #1
 800435c:	2b00      	cmp	r3, #0
 800435e:	bf14      	ite	ne
 8004360:	2301      	movne	r3, #1
 8004362:	2300      	moveq	r3, #0
 8004364:	b2d9      	uxtb	r1, r3
 8004366:	687a      	ldr	r2, [r7, #4]
 8004368:	78d3      	ldrb	r3, [r2, #3]
 800436a:	f361 1345 	bfi	r3, r1, #5, #1
 800436e:	70d3      	strb	r3, [r2, #3]
            pktStatus->Params.LoRa.ErrorStatus.PacketControlerBusy = status[2] & 0x01;
 8004370:	7abb      	ldrb	r3, [r7, #10]
 8004372:	f003 0301 	and.w	r3, r3, #1
 8004376:	2b00      	cmp	r3, #0
 8004378:	bf14      	ite	ne
 800437a:	2301      	movne	r3, #1
 800437c:	2300      	moveq	r3, #0
 800437e:	b2d9      	uxtb	r1, r3
 8004380:	687a      	ldr	r2, [r7, #4]
 8004382:	78d3      	ldrb	r3, [r2, #3]
 8004384:	f361 1386 	bfi	r3, r1, #6, #1
 8004388:	70d3      	strb	r3, [r2, #3]

            pktStatus->Params.LoRa.TxRxStatus.RxNoAck = ( status[3] >> 5 ) & 0x01;
 800438a:	7afb      	ldrb	r3, [r7, #11]
 800438c:	095b      	lsrs	r3, r3, #5
 800438e:	b2db      	uxtb	r3, r3
 8004390:	f003 0301 	and.w	r3, r3, #1
 8004394:	2b00      	cmp	r3, #0
 8004396:	bf14      	ite	ne
 8004398:	2301      	movne	r3, #1
 800439a:	2300      	moveq	r3, #0
 800439c:	b2d9      	uxtb	r1, r3
 800439e:	687a      	ldr	r2, [r7, #4]
 80043a0:	7913      	ldrb	r3, [r2, #4]
 80043a2:	f361 0300 	bfi	r3, r1, #0, #1
 80043a6:	7113      	strb	r3, [r2, #4]
            pktStatus->Params.LoRa.TxRxStatus.PacketSent = status[3] & 0x01;
 80043a8:	7afb      	ldrb	r3, [r7, #11]
 80043aa:	f003 0301 	and.w	r3, r3, #1
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	bf14      	ite	ne
 80043b2:	2301      	movne	r3, #1
 80043b4:	2300      	moveq	r3, #0
 80043b6:	b2d9      	uxtb	r1, r3
 80043b8:	687a      	ldr	r2, [r7, #4]
 80043ba:	7913      	ldrb	r3, [r2, #4]
 80043bc:	f361 0341 	bfi	r3, r1, #1, #1
 80043c0:	7113      	strb	r3, [r2, #4]

            pktStatus->Params.LoRa.SyncAddrStatus = status[4] & 0x07;
 80043c2:	7b3b      	ldrb	r3, [r7, #12]
 80043c4:	f003 0307 	and.w	r3, r3, #7
 80043c8:	b2d9      	uxtb	r1, r3
 80043ca:	687a      	ldr	r2, [r7, #4]
 80043cc:	7953      	ldrb	r3, [r2, #5]
 80043ce:	f361 0302 	bfi	r3, r1, #0, #3
 80043d2:	7153      	strb	r3, [r2, #5]
            break;
 80043d4:	e14d      	b.n	8004672 <SX1280GetPacketStatus+0x59e>

        case PACKET_TYPE_FLRC:
            pktStatus->Params.Flrc.RssiAvg = -status[0] / 2;
 80043d6:	7a3b      	ldrb	r3, [r7, #8]
 80043d8:	0fda      	lsrs	r2, r3, #31
 80043da:	4413      	add	r3, r2
 80043dc:	105b      	asrs	r3, r3, #1
 80043de:	425b      	negs	r3, r3
 80043e0:	b25a      	sxtb	r2, r3
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	705a      	strb	r2, [r3, #1]
            pktStatus->Params.Flrc.RssiSync = -status[1] / 2;
 80043e6:	7a7b      	ldrb	r3, [r7, #9]
 80043e8:	0fda      	lsrs	r2, r3, #31
 80043ea:	4413      	add	r3, r2
 80043ec:	105b      	asrs	r3, r3, #1
 80043ee:	425b      	negs	r3, r3
 80043f0:	b25a      	sxtb	r2, r3
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	709a      	strb	r2, [r3, #2]

            pktStatus->Params.Flrc.ErrorStatus.SyncError = ( status[2] >> 6 ) & 0x01;
 80043f6:	7abb      	ldrb	r3, [r7, #10]
 80043f8:	099b      	lsrs	r3, r3, #6
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	f003 0301 	and.w	r3, r3, #1
 8004400:	2b00      	cmp	r3, #0
 8004402:	bf14      	ite	ne
 8004404:	2301      	movne	r3, #1
 8004406:	2300      	moveq	r3, #0
 8004408:	b2d9      	uxtb	r1, r3
 800440a:	687a      	ldr	r2, [r7, #4]
 800440c:	78d3      	ldrb	r3, [r2, #3]
 800440e:	f361 0300 	bfi	r3, r1, #0, #1
 8004412:	70d3      	strb	r3, [r2, #3]
            pktStatus->Params.Flrc.ErrorStatus.LengthError = ( status[2] >> 5 ) & 0x01;
 8004414:	7abb      	ldrb	r3, [r7, #10]
 8004416:	095b      	lsrs	r3, r3, #5
 8004418:	b2db      	uxtb	r3, r3
 800441a:	f003 0301 	and.w	r3, r3, #1
 800441e:	2b00      	cmp	r3, #0
 8004420:	bf14      	ite	ne
 8004422:	2301      	movne	r3, #1
 8004424:	2300      	moveq	r3, #0
 8004426:	b2d9      	uxtb	r1, r3
 8004428:	687a      	ldr	r2, [r7, #4]
 800442a:	78d3      	ldrb	r3, [r2, #3]
 800442c:	f361 0341 	bfi	r3, r1, #1, #1
 8004430:	70d3      	strb	r3, [r2, #3]
            pktStatus->Params.Flrc.ErrorStatus.CrcError = ( status[2] >> 4 ) & 0x01;
 8004432:	7abb      	ldrb	r3, [r7, #10]
 8004434:	091b      	lsrs	r3, r3, #4
 8004436:	b2db      	uxtb	r3, r3
 8004438:	f003 0301 	and.w	r3, r3, #1
 800443c:	2b00      	cmp	r3, #0
 800443e:	bf14      	ite	ne
 8004440:	2301      	movne	r3, #1
 8004442:	2300      	moveq	r3, #0
 8004444:	b2d9      	uxtb	r1, r3
 8004446:	687a      	ldr	r2, [r7, #4]
 8004448:	78d3      	ldrb	r3, [r2, #3]
 800444a:	f361 0382 	bfi	r3, r1, #2, #1
 800444e:	70d3      	strb	r3, [r2, #3]
            pktStatus->Params.Flrc.ErrorStatus.AbortError = ( status[2] >> 3 ) & 0x01;
 8004450:	7abb      	ldrb	r3, [r7, #10]
 8004452:	08db      	lsrs	r3, r3, #3
 8004454:	b2db      	uxtb	r3, r3
 8004456:	f003 0301 	and.w	r3, r3, #1
 800445a:	2b00      	cmp	r3, #0
 800445c:	bf14      	ite	ne
 800445e:	2301      	movne	r3, #1
 8004460:	2300      	moveq	r3, #0
 8004462:	b2d9      	uxtb	r1, r3
 8004464:	687a      	ldr	r2, [r7, #4]
 8004466:	78d3      	ldrb	r3, [r2, #3]
 8004468:	f361 03c3 	bfi	r3, r1, #3, #1
 800446c:	70d3      	strb	r3, [r2, #3]
            pktStatus->Params.Flrc.ErrorStatus.HeaderReceived = ( status[2] >> 2 ) & 0x01;
 800446e:	7abb      	ldrb	r3, [r7, #10]
 8004470:	089b      	lsrs	r3, r3, #2
 8004472:	b2db      	uxtb	r3, r3
 8004474:	f003 0301 	and.w	r3, r3, #1
 8004478:	2b00      	cmp	r3, #0
 800447a:	bf14      	ite	ne
 800447c:	2301      	movne	r3, #1
 800447e:	2300      	moveq	r3, #0
 8004480:	b2d9      	uxtb	r1, r3
 8004482:	687a      	ldr	r2, [r7, #4]
 8004484:	78d3      	ldrb	r3, [r2, #3]
 8004486:	f361 1304 	bfi	r3, r1, #4, #1
 800448a:	70d3      	strb	r3, [r2, #3]
            pktStatus->Params.Flrc.ErrorStatus.PacketReceived = ( status[2] >> 1 ) & 0x01;
 800448c:	7abb      	ldrb	r3, [r7, #10]
 800448e:	085b      	lsrs	r3, r3, #1
 8004490:	b2db      	uxtb	r3, r3
 8004492:	f003 0301 	and.w	r3, r3, #1
 8004496:	2b00      	cmp	r3, #0
 8004498:	bf14      	ite	ne
 800449a:	2301      	movne	r3, #1
 800449c:	2300      	moveq	r3, #0
 800449e:	b2d9      	uxtb	r1, r3
 80044a0:	687a      	ldr	r2, [r7, #4]
 80044a2:	78d3      	ldrb	r3, [r2, #3]
 80044a4:	f361 1345 	bfi	r3, r1, #5, #1
 80044a8:	70d3      	strb	r3, [r2, #3]
            pktStatus->Params.Flrc.ErrorStatus.PacketControlerBusy = status[2] & 0x01;
 80044aa:	7abb      	ldrb	r3, [r7, #10]
 80044ac:	f003 0301 	and.w	r3, r3, #1
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	bf14      	ite	ne
 80044b4:	2301      	movne	r3, #1
 80044b6:	2300      	moveq	r3, #0
 80044b8:	b2d9      	uxtb	r1, r3
 80044ba:	687a      	ldr	r2, [r7, #4]
 80044bc:	78d3      	ldrb	r3, [r2, #3]
 80044be:	f361 1386 	bfi	r3, r1, #6, #1
 80044c2:	70d3      	strb	r3, [r2, #3]

            pktStatus->Params.Flrc.TxRxStatus.RxPid = ( status[3] >> 6 ) & 0x03;
 80044c4:	7afb      	ldrb	r3, [r7, #11]
 80044c6:	099b      	lsrs	r3, r3, #6
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	f003 0303 	and.w	r3, r3, #3
 80044ce:	b2d9      	uxtb	r1, r3
 80044d0:	687a      	ldr	r2, [r7, #4]
 80044d2:	7913      	ldrb	r3, [r2, #4]
 80044d4:	f361 0301 	bfi	r3, r1, #0, #2
 80044d8:	7113      	strb	r3, [r2, #4]
            pktStatus->Params.Flrc.TxRxStatus.RxNoAck = ( status[3] >> 5 ) & 0x01;
 80044da:	7afb      	ldrb	r3, [r7, #11]
 80044dc:	095b      	lsrs	r3, r3, #5
 80044de:	b2db      	uxtb	r3, r3
 80044e0:	f003 0301 	and.w	r3, r3, #1
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	bf14      	ite	ne
 80044e8:	2301      	movne	r3, #1
 80044ea:	2300      	moveq	r3, #0
 80044ec:	b2d9      	uxtb	r1, r3
 80044ee:	687a      	ldr	r2, [r7, #4]
 80044f0:	7913      	ldrb	r3, [r2, #4]
 80044f2:	f361 0382 	bfi	r3, r1, #2, #1
 80044f6:	7113      	strb	r3, [r2, #4]
            pktStatus->Params.Flrc.TxRxStatus.RxPidErr = ( status[3] >> 4 ) & 0x01;
 80044f8:	7afb      	ldrb	r3, [r7, #11]
 80044fa:	091b      	lsrs	r3, r3, #4
 80044fc:	b2db      	uxtb	r3, r3
 80044fe:	f003 0301 	and.w	r3, r3, #1
 8004502:	2b00      	cmp	r3, #0
 8004504:	bf14      	ite	ne
 8004506:	2301      	movne	r3, #1
 8004508:	2300      	moveq	r3, #0
 800450a:	b2d9      	uxtb	r1, r3
 800450c:	687a      	ldr	r2, [r7, #4]
 800450e:	7913      	ldrb	r3, [r2, #4]
 8004510:	f361 03c3 	bfi	r3, r1, #3, #1
 8004514:	7113      	strb	r3, [r2, #4]
            pktStatus->Params.Flrc.TxRxStatus.PacketSent = status[3] & 0x01;
 8004516:	7afb      	ldrb	r3, [r7, #11]
 8004518:	f003 0301 	and.w	r3, r3, #1
 800451c:	2b00      	cmp	r3, #0
 800451e:	bf14      	ite	ne
 8004520:	2301      	movne	r3, #1
 8004522:	2300      	moveq	r3, #0
 8004524:	b2d9      	uxtb	r1, r3
 8004526:	687a      	ldr	r2, [r7, #4]
 8004528:	7913      	ldrb	r3, [r2, #4]
 800452a:	f361 1304 	bfi	r3, r1, #4, #1
 800452e:	7113      	strb	r3, [r2, #4]

            pktStatus->Params.Flrc.SyncAddrStatus = status[4] & 0x07;
 8004530:	7b3b      	ldrb	r3, [r7, #12]
 8004532:	f003 0307 	and.w	r3, r3, #7
 8004536:	b2d9      	uxtb	r1, r3
 8004538:	687a      	ldr	r2, [r7, #4]
 800453a:	7953      	ldrb	r3, [r2, #5]
 800453c:	f361 0302 	bfi	r3, r1, #0, #3
 8004540:	7153      	strb	r3, [r2, #5]
            break;
 8004542:	e096      	b.n	8004672 <SX1280GetPacketStatus+0x59e>

        case PACKET_TYPE_BLE:
            pktStatus->Params.Ble.RssiAvg = -status[0] / 2;
 8004544:	7a3b      	ldrb	r3, [r7, #8]
 8004546:	0fda      	lsrs	r2, r3, #31
 8004548:	4413      	add	r3, r2
 800454a:	105b      	asrs	r3, r3, #1
 800454c:	425b      	negs	r3, r3
 800454e:	b25a      	sxtb	r2, r3
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	705a      	strb	r2, [r3, #1]
            pktStatus->Params.Ble.RssiSync = -status[1] / 2;
 8004554:	7a7b      	ldrb	r3, [r7, #9]
 8004556:	0fda      	lsrs	r2, r3, #31
 8004558:	4413      	add	r3, r2
 800455a:	105b      	asrs	r3, r3, #1
 800455c:	425b      	negs	r3, r3
 800455e:	b25a      	sxtb	r2, r3
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	709a      	strb	r2, [r3, #2]

            pktStatus->Params.Ble.ErrorStatus.SyncError = ( status[2] >> 6 ) & 0x01;
 8004564:	7abb      	ldrb	r3, [r7, #10]
 8004566:	099b      	lsrs	r3, r3, #6
 8004568:	b2db      	uxtb	r3, r3
 800456a:	f003 0301 	and.w	r3, r3, #1
 800456e:	2b00      	cmp	r3, #0
 8004570:	bf14      	ite	ne
 8004572:	2301      	movne	r3, #1
 8004574:	2300      	moveq	r3, #0
 8004576:	b2d9      	uxtb	r1, r3
 8004578:	687a      	ldr	r2, [r7, #4]
 800457a:	78d3      	ldrb	r3, [r2, #3]
 800457c:	f361 0300 	bfi	r3, r1, #0, #1
 8004580:	70d3      	strb	r3, [r2, #3]
            pktStatus->Params.Ble.ErrorStatus.LengthError = ( status[2] >> 5 ) & 0x01;
 8004582:	7abb      	ldrb	r3, [r7, #10]
 8004584:	095b      	lsrs	r3, r3, #5
 8004586:	b2db      	uxtb	r3, r3
 8004588:	f003 0301 	and.w	r3, r3, #1
 800458c:	2b00      	cmp	r3, #0
 800458e:	bf14      	ite	ne
 8004590:	2301      	movne	r3, #1
 8004592:	2300      	moveq	r3, #0
 8004594:	b2d9      	uxtb	r1, r3
 8004596:	687a      	ldr	r2, [r7, #4]
 8004598:	78d3      	ldrb	r3, [r2, #3]
 800459a:	f361 0341 	bfi	r3, r1, #1, #1
 800459e:	70d3      	strb	r3, [r2, #3]
            pktStatus->Params.Ble.ErrorStatus.CrcError = ( status[2] >> 4 ) & 0x01;
 80045a0:	7abb      	ldrb	r3, [r7, #10]
 80045a2:	091b      	lsrs	r3, r3, #4
 80045a4:	b2db      	uxtb	r3, r3
 80045a6:	f003 0301 	and.w	r3, r3, #1
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	bf14      	ite	ne
 80045ae:	2301      	movne	r3, #1
 80045b0:	2300      	moveq	r3, #0
 80045b2:	b2d9      	uxtb	r1, r3
 80045b4:	687a      	ldr	r2, [r7, #4]
 80045b6:	78d3      	ldrb	r3, [r2, #3]
 80045b8:	f361 0382 	bfi	r3, r1, #2, #1
 80045bc:	70d3      	strb	r3, [r2, #3]
            pktStatus->Params.Ble.ErrorStatus.AbortError = ( status[2] >> 3 ) & 0x01;
 80045be:	7abb      	ldrb	r3, [r7, #10]
 80045c0:	08db      	lsrs	r3, r3, #3
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	f003 0301 	and.w	r3, r3, #1
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	bf14      	ite	ne
 80045cc:	2301      	movne	r3, #1
 80045ce:	2300      	moveq	r3, #0
 80045d0:	b2d9      	uxtb	r1, r3
 80045d2:	687a      	ldr	r2, [r7, #4]
 80045d4:	78d3      	ldrb	r3, [r2, #3]
 80045d6:	f361 03c3 	bfi	r3, r1, #3, #1
 80045da:	70d3      	strb	r3, [r2, #3]
            pktStatus->Params.Ble.ErrorStatus.HeaderReceived = ( status[2] >> 2 ) & 0x01;
 80045dc:	7abb      	ldrb	r3, [r7, #10]
 80045de:	089b      	lsrs	r3, r3, #2
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	f003 0301 	and.w	r3, r3, #1
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	bf14      	ite	ne
 80045ea:	2301      	movne	r3, #1
 80045ec:	2300      	moveq	r3, #0
 80045ee:	b2d9      	uxtb	r1, r3
 80045f0:	687a      	ldr	r2, [r7, #4]
 80045f2:	78d3      	ldrb	r3, [r2, #3]
 80045f4:	f361 1304 	bfi	r3, r1, #4, #1
 80045f8:	70d3      	strb	r3, [r2, #3]
            pktStatus->Params.Ble.ErrorStatus.PacketReceived = ( status[2] >> 1 ) & 0x01;
 80045fa:	7abb      	ldrb	r3, [r7, #10]
 80045fc:	085b      	lsrs	r3, r3, #1
 80045fe:	b2db      	uxtb	r3, r3
 8004600:	f003 0301 	and.w	r3, r3, #1
 8004604:	2b00      	cmp	r3, #0
 8004606:	bf14      	ite	ne
 8004608:	2301      	movne	r3, #1
 800460a:	2300      	moveq	r3, #0
 800460c:	b2d9      	uxtb	r1, r3
 800460e:	687a      	ldr	r2, [r7, #4]
 8004610:	78d3      	ldrb	r3, [r2, #3]
 8004612:	f361 1345 	bfi	r3, r1, #5, #1
 8004616:	70d3      	strb	r3, [r2, #3]
            pktStatus->Params.Ble.ErrorStatus.PacketControlerBusy = status[2] & 0x01;
 8004618:	7abb      	ldrb	r3, [r7, #10]
 800461a:	f003 0301 	and.w	r3, r3, #1
 800461e:	2b00      	cmp	r3, #0
 8004620:	bf14      	ite	ne
 8004622:	2301      	movne	r3, #1
 8004624:	2300      	moveq	r3, #0
 8004626:	b2d9      	uxtb	r1, r3
 8004628:	687a      	ldr	r2, [r7, #4]
 800462a:	78d3      	ldrb	r3, [r2, #3]
 800462c:	f361 1386 	bfi	r3, r1, #6, #1
 8004630:	70d3      	strb	r3, [r2, #3]

            pktStatus->Params.Ble.TxRxStatus.PacketSent = status[3] & 0x01;
 8004632:	7afb      	ldrb	r3, [r7, #11]
 8004634:	f003 0301 	and.w	r3, r3, #1
 8004638:	2b00      	cmp	r3, #0
 800463a:	bf14      	ite	ne
 800463c:	2301      	movne	r3, #1
 800463e:	2300      	moveq	r3, #0
 8004640:	b2d9      	uxtb	r1, r3
 8004642:	687a      	ldr	r2, [r7, #4]
 8004644:	7913      	ldrb	r3, [r2, #4]
 8004646:	f361 0300 	bfi	r3, r1, #0, #1
 800464a:	7113      	strb	r3, [r2, #4]

            pktStatus->Params.Ble.SyncAddrStatus = status[4] & 0x07;
 800464c:	7b3b      	ldrb	r3, [r7, #12]
 800464e:	f003 0307 	and.w	r3, r3, #7
 8004652:	b2d9      	uxtb	r1, r3
 8004654:	687a      	ldr	r2, [r7, #4]
 8004656:	7953      	ldrb	r3, [r2, #5]
 8004658:	f361 0302 	bfi	r3, r1, #0, #3
 800465c:	7153      	strb	r3, [r2, #5]
            break;
 800465e:	e008      	b.n	8004672 <SX1280GetPacketStatus+0x59e>

        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            memset( pktStatus, 0, sizeof( PacketStatus_t ) );
 8004660:	2206      	movs	r2, #6
 8004662:	2100      	movs	r1, #0
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	f006 fd39 	bl	800b0dc <memset>
            pktStatus->packetType = PACKET_TYPE_NONE;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	220f      	movs	r2, #15
 800466e:	701a      	strb	r2, [r3, #0]
            break;
 8004670:	bf00      	nop
    }
}
 8004672:	bf00      	nop
 8004674:	3710      	adds	r7, #16
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}
 800467a:	bf00      	nop

0800467c <SX1280GetRssiInst>:

int8_t SX1280GetRssiInst( void )
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b082      	sub	sp, #8
 8004680:	af00      	add	r7, sp, #0
    uint8_t raw = 0;
 8004682:	2300      	movs	r3, #0
 8004684:	71fb      	strb	r3, [r7, #7]

    SX1280HalReadCommand( RADIO_GET_RSSIINST, &raw, 1 );
 8004686:	1dfb      	adds	r3, r7, #7
 8004688:	2201      	movs	r2, #1
 800468a:	4619      	mov	r1, r3
 800468c:	201f      	movs	r0, #31
 800468e:	f7ff f80b 	bl	80036a8 <SX1280HalReadCommand>

    return ( int8_t )( -raw / 2 );
 8004692:	79fb      	ldrb	r3, [r7, #7]
 8004694:	0fda      	lsrs	r2, r3, #31
 8004696:	4413      	add	r3, r2
 8004698:	105b      	asrs	r3, r3, #1
 800469a:	425b      	negs	r3, r3
 800469c:	b25b      	sxtb	r3, r3
}
 800469e:	4618      	mov	r0, r3
 80046a0:	3708      	adds	r7, #8
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}

080046a6 <SX1280SetDioIrqParams>:

void SX1280SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 80046a6:	b590      	push	{r4, r7, lr}
 80046a8:	b085      	sub	sp, #20
 80046aa:	af00      	add	r7, sp, #0
 80046ac:	4604      	mov	r4, r0
 80046ae:	4608      	mov	r0, r1
 80046b0:	4611      	mov	r1, r2
 80046b2:	461a      	mov	r2, r3
 80046b4:	4623      	mov	r3, r4
 80046b6:	80fb      	strh	r3, [r7, #6]
 80046b8:	4603      	mov	r3, r0
 80046ba:	80bb      	strh	r3, [r7, #4]
 80046bc:	460b      	mov	r3, r1
 80046be:	807b      	strh	r3, [r7, #2]
 80046c0:	4613      	mov	r3, r2
 80046c2:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 80046c4:	88fb      	ldrh	r3, [r7, #6]
 80046c6:	0a1b      	lsrs	r3, r3, #8
 80046c8:	b29b      	uxth	r3, r3
 80046ca:	b2db      	uxtb	r3, r3
 80046cc:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 80046ce:	88fb      	ldrh	r3, [r7, #6]
 80046d0:	b2db      	uxtb	r3, r3
 80046d2:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 80046d4:	88bb      	ldrh	r3, [r7, #4]
 80046d6:	0a1b      	lsrs	r3, r3, #8
 80046d8:	b29b      	uxth	r3, r3
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 80046de:	88bb      	ldrh	r3, [r7, #4]
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 80046e4:	887b      	ldrh	r3, [r7, #2]
 80046e6:	0a1b      	lsrs	r3, r3, #8
 80046e8:	b29b      	uxth	r3, r3
 80046ea:	b2db      	uxtb	r3, r3
 80046ec:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 80046ee:	887b      	ldrh	r3, [r7, #2]
 80046f0:	b2db      	uxtb	r3, r3
 80046f2:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 80046f4:	883b      	ldrh	r3, [r7, #0]
 80046f6:	0a1b      	lsrs	r3, r3, #8
 80046f8:	b29b      	uxth	r3, r3
 80046fa:	b2db      	uxtb	r3, r3
 80046fc:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 80046fe:	883b      	ldrh	r3, [r7, #0]
 8004700:	b2db      	uxtb	r3, r3
 8004702:	73fb      	strb	r3, [r7, #15]
    SX1280HalWriteCommand( RADIO_SET_DIOIRQPARAMS, buf, 8 );
 8004704:	f107 0308 	add.w	r3, r7, #8
 8004708:	2208      	movs	r2, #8
 800470a:	4619      	mov	r1, r3
 800470c:	208d      	movs	r0, #141	@ 0x8d
 800470e:	f7fe ff95 	bl	800363c <SX1280HalWriteCommand>
}
 8004712:	bf00      	nop
 8004714:	3714      	adds	r7, #20
 8004716:	46bd      	mov	sp, r7
 8004718:	bd90      	pop	{r4, r7, pc}

0800471a <SX1280GetIrqStatus>:

uint16_t SX1280GetIrqStatus( void )
{
 800471a:	b580      	push	{r7, lr}
 800471c:	b082      	sub	sp, #8
 800471e:	af00      	add	r7, sp, #0
    uint8_t irqStatus[2];

    SX1280HalReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
 8004720:	1d3b      	adds	r3, r7, #4
 8004722:	2202      	movs	r2, #2
 8004724:	4619      	mov	r1, r3
 8004726:	2015      	movs	r0, #21
 8004728:	f7fe ffbe 	bl	80036a8 <SX1280HalReadCommand>

    return ( irqStatus[0] << 8 ) | irqStatus[1];
 800472c:	793b      	ldrb	r3, [r7, #4]
 800472e:	b21b      	sxth	r3, r3
 8004730:	021b      	lsls	r3, r3, #8
 8004732:	b21a      	sxth	r2, r3
 8004734:	797b      	ldrb	r3, [r7, #5]
 8004736:	b21b      	sxth	r3, r3
 8004738:	4313      	orrs	r3, r2
 800473a:	b21b      	sxth	r3, r3
 800473c:	b29b      	uxth	r3, r3
}
 800473e:	4618      	mov	r0, r3
 8004740:	3708      	adds	r7, #8
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}

08004746 <SX1280ClearIrqStatus>:

void SX1280ClearIrqStatus( uint16_t irq )
{
 8004746:	b580      	push	{r7, lr}
 8004748:	b084      	sub	sp, #16
 800474a:	af00      	add	r7, sp, #0
 800474c:	4603      	mov	r3, r0
 800474e:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( ( uint16_t )irq >> 8 ) & 0x00FF );
 8004750:	88fb      	ldrh	r3, [r7, #6]
 8004752:	0a1b      	lsrs	r3, r3, #8
 8004754:	b29b      	uxth	r3, r3
 8004756:	b2db      	uxtb	r3, r3
 8004758:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
 800475a:	88fb      	ldrh	r3, [r7, #6]
 800475c:	b2db      	uxtb	r3, r3
 800475e:	737b      	strb	r3, [r7, #13]
    SX1280HalWriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
 8004760:	f107 030c 	add.w	r3, r7, #12
 8004764:	2202      	movs	r2, #2
 8004766:	4619      	mov	r1, r3
 8004768:	2097      	movs	r0, #151	@ 0x97
 800476a:	f7fe ff67 	bl	800363c <SX1280HalWriteCommand>
}
 800476e:	bf00      	nop
 8004770:	3710      	adds	r7, #16
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}

08004776 <SX1280Calibrate>:

void SX1280Calibrate( CalibrationParams_t calibParam )
{
 8004776:	b580      	push	{r7, lr}
 8004778:	b084      	sub	sp, #16
 800477a:	af00      	add	r7, sp, #0
 800477c:	7138      	strb	r0, [r7, #4]
    uint8_t cal = ( calibParam.ADCBulkPEnable << 5 ) |
 800477e:	793b      	ldrb	r3, [r7, #4]
 8004780:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8004784:	b2db      	uxtb	r3, r3
 8004786:	b25b      	sxtb	r3, r3
 8004788:	015b      	lsls	r3, r3, #5
 800478a:	b25a      	sxtb	r2, r3
                  ( calibParam.ADCBulkNEnable << 4 ) |
 800478c:	793b      	ldrb	r3, [r7, #4]
 800478e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8004792:	b2db      	uxtb	r3, r3
    uint8_t cal = ( calibParam.ADCBulkPEnable << 5 ) |
 8004794:	b25b      	sxtb	r3, r3
 8004796:	011b      	lsls	r3, r3, #4
 8004798:	b25b      	sxtb	r3, r3
 800479a:	4313      	orrs	r3, r2
 800479c:	b25a      	sxtb	r2, r3
                  ( calibParam.ADCPulseEnable << 3 ) |
 800479e:	793b      	ldrb	r3, [r7, #4]
 80047a0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80047a4:	b2db      	uxtb	r3, r3
                  ( calibParam.ADCBulkNEnable << 4 ) |
 80047a6:	b25b      	sxtb	r3, r3
 80047a8:	00db      	lsls	r3, r3, #3
 80047aa:	b25b      	sxtb	r3, r3
 80047ac:	4313      	orrs	r3, r2
 80047ae:	b25a      	sxtb	r2, r3
                  ( calibParam.PLLEnable << 2 ) |
 80047b0:	793b      	ldrb	r3, [r7, #4]
 80047b2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80047b6:	b2db      	uxtb	r3, r3
                  ( calibParam.ADCPulseEnable << 3 ) |
 80047b8:	b25b      	sxtb	r3, r3
 80047ba:	009b      	lsls	r3, r3, #2
 80047bc:	b25b      	sxtb	r3, r3
 80047be:	4313      	orrs	r3, r2
 80047c0:	b25a      	sxtb	r2, r3
                  ( calibParam.RC13MEnable << 1 ) |
 80047c2:	793b      	ldrb	r3, [r7, #4]
 80047c4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80047c8:	b2db      	uxtb	r3, r3
                  ( calibParam.PLLEnable << 2 ) |
 80047ca:	b25b      	sxtb	r3, r3
 80047cc:	005b      	lsls	r3, r3, #1
 80047ce:	b25b      	sxtb	r3, r3
 80047d0:	4313      	orrs	r3, r2
 80047d2:	b25a      	sxtb	r2, r3
                  ( calibParam.RC64KEnable );
 80047d4:	793b      	ldrb	r3, [r7, #4]
 80047d6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80047da:	b2db      	uxtb	r3, r3
 80047dc:	b25b      	sxtb	r3, r3
                  ( calibParam.RC13MEnable << 1 ) |
 80047de:	4313      	orrs	r3, r2
 80047e0:	b25b      	sxtb	r3, r3
 80047e2:	b2db      	uxtb	r3, r3
    uint8_t cal = ( calibParam.ADCBulkPEnable << 5 ) |
 80047e4:	73fb      	strb	r3, [r7, #15]

    SX1280HalWriteCommand( RADIO_CALIBRATE, &cal, 1 );
 80047e6:	f107 030f 	add.w	r3, r7, #15
 80047ea:	2201      	movs	r2, #1
 80047ec:	4619      	mov	r1, r3
 80047ee:	2089      	movs	r0, #137	@ 0x89
 80047f0:	f7fe ff24 	bl	800363c <SX1280HalWriteCommand>
}
 80047f4:	bf00      	nop
 80047f6:	3710      	adds	r7, #16
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bd80      	pop	{r7, pc}

080047fc <SX1280SetRegulatorMode>:

void SX1280SetRegulatorMode( RadioRegulatorModes_t mode )
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b082      	sub	sp, #8
 8004800:	af00      	add	r7, sp, #0
 8004802:	4603      	mov	r3, r0
 8004804:	71fb      	strb	r3, [r7, #7]
    SX1280HalWriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 8004806:	1dfb      	adds	r3, r7, #7
 8004808:	2201      	movs	r2, #1
 800480a:	4619      	mov	r1, r3
 800480c:	2096      	movs	r0, #150	@ 0x96
 800480e:	f7fe ff15 	bl	800363c <SX1280HalWriteCommand>
}
 8004812:	bf00      	nop
 8004814:	3708      	adds	r7, #8
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}

0800481a <SX1280SetSaveContext>:

void SX1280SetSaveContext( void )
{
 800481a:	b580      	push	{r7, lr}
 800481c:	af00      	add	r7, sp, #0
    SX1280HalWriteCommand( RADIO_SET_SAVECONTEXT, 0, 0 );
 800481e:	2200      	movs	r2, #0
 8004820:	2100      	movs	r1, #0
 8004822:	20d5      	movs	r0, #213	@ 0xd5
 8004824:	f7fe ff0a 	bl	800363c <SX1280HalWriteCommand>
}
 8004828:	bf00      	nop
 800482a:	bd80      	pop	{r7, pc}

0800482c <SX1280SetAutoTx>:

void SX1280SetAutoTx( uint16_t time )
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b084      	sub	sp, #16
 8004830:	af00      	add	r7, sp, #0
 8004832:	4603      	mov	r3, r0
 8004834:	80fb      	strh	r3, [r7, #6]
    uint16_t compensatedTime = time - ( uint16_t )AUTO_RX_TX_OFFSET;
 8004836:	88fb      	ldrh	r3, [r7, #6]
 8004838:	3b21      	subs	r3, #33	@ 0x21
 800483a:	81fb      	strh	r3, [r7, #14]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( compensatedTime >> 8 ) & 0x00FF );
 800483c:	89fb      	ldrh	r3, [r7, #14]
 800483e:	0a1b      	lsrs	r3, r3, #8
 8004840:	b29b      	uxth	r3, r3
 8004842:	b2db      	uxtb	r3, r3
 8004844:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( compensatedTime & 0x00FF );
 8004846:	89fb      	ldrh	r3, [r7, #14]
 8004848:	b2db      	uxtb	r3, r3
 800484a:	737b      	strb	r3, [r7, #13]
    SX1280HalWriteCommand( RADIO_SET_AUTOTX, buf, 2 );
 800484c:	f107 030c 	add.w	r3, r7, #12
 8004850:	2202      	movs	r2, #2
 8004852:	4619      	mov	r1, r3
 8004854:	2098      	movs	r0, #152	@ 0x98
 8004856:	f7fe fef1 	bl	800363c <SX1280HalWriteCommand>
}
 800485a:	bf00      	nop
 800485c:	3710      	adds	r7, #16
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}

08004862 <SX1280StopAutoTx>:

void SX1280StopAutoTx( void )
{
 8004862:	b580      	push	{r7, lr}
 8004864:	b082      	sub	sp, #8
 8004866:	af00      	add	r7, sp, #0
    uint8_t buf[2] = {0x00, 0x00};
 8004868:	2300      	movs	r3, #0
 800486a:	80bb      	strh	r3, [r7, #4]
    SX1280HalWriteCommand( RADIO_SET_AUTOTX, buf, 2 );
 800486c:	1d3b      	adds	r3, r7, #4
 800486e:	2202      	movs	r2, #2
 8004870:	4619      	mov	r1, r3
 8004872:	2098      	movs	r0, #152	@ 0x98
 8004874:	f7fe fee2 	bl	800363c <SX1280HalWriteCommand>
}
 8004878:	bf00      	nop
 800487a:	3708      	adds	r7, #8
 800487c:	46bd      	mov	sp, r7
 800487e:	bd80      	pop	{r7, pc}

08004880 <SX1280SetAutoFS>:

void SX1280SetAutoFS( uint8_t enable )
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b082      	sub	sp, #8
 8004884:	af00      	add	r7, sp, #0
 8004886:	4603      	mov	r3, r0
 8004888:	71fb      	strb	r3, [r7, #7]
    SX1280HalWriteCommand( RADIO_SET_AUTOFS, &enable, 1 );
 800488a:	1dfb      	adds	r3, r7, #7
 800488c:	2201      	movs	r2, #1
 800488e:	4619      	mov	r1, r3
 8004890:	209e      	movs	r0, #158	@ 0x9e
 8004892:	f7fe fed3 	bl	800363c <SX1280HalWriteCommand>
}
 8004896:	bf00      	nop
 8004898:	3708      	adds	r7, #8
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}

0800489e <SX1280SetLongPreamble>:

void SX1280SetLongPreamble( uint8_t enable )
{
 800489e:	b580      	push	{r7, lr}
 80048a0:	b082      	sub	sp, #8
 80048a2:	af00      	add	r7, sp, #0
 80048a4:	4603      	mov	r3, r0
 80048a6:	71fb      	strb	r3, [r7, #7]
    SX1280HalWriteCommand( RADIO_SET_LONGPREAMBLE, &enable, 1 );
 80048a8:	1dfb      	adds	r3, r7, #7
 80048aa:	2201      	movs	r2, #1
 80048ac:	4619      	mov	r1, r3
 80048ae:	209b      	movs	r0, #155	@ 0x9b
 80048b0:	f7fe fec4 	bl	800363c <SX1280HalWriteCommand>
}
 80048b4:	bf00      	nop
 80048b6:	3708      	adds	r7, #8
 80048b8:	46bd      	mov	sp, r7
 80048ba:	bd80      	pop	{r7, pc}

080048bc <SX1280SetPayload>:

void SX1280SetPayload( uint8_t *buffer, uint8_t size )
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b082      	sub	sp, #8
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
 80048c4:	460b      	mov	r3, r1
 80048c6:	70fb      	strb	r3, [r7, #3]
    SX1280HalWriteBuffer( 0x00, buffer, size );
 80048c8:	78fb      	ldrb	r3, [r7, #3]
 80048ca:	461a      	mov	r2, r3
 80048cc:	6879      	ldr	r1, [r7, #4]
 80048ce:	2000      	movs	r0, #0
 80048d0:	f7fe ffe6 	bl	80038a0 <SX1280HalWriteBuffer>
}
 80048d4:	bf00      	nop
 80048d6:	3708      	adds	r7, #8
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}

080048dc <SX1280GetPayload>:

uint8_t SX1280GetPayload( uint8_t *buffer, uint8_t *size , uint8_t maxSize )
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b086      	sub	sp, #24
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	60f8      	str	r0, [r7, #12]
 80048e4:	60b9      	str	r1, [r7, #8]
 80048e6:	4613      	mov	r3, r2
 80048e8:	71fb      	strb	r3, [r7, #7]
    uint8_t offset;

    SX1280GetRxBufferStatus( size, &offset );
 80048ea:	f107 0317 	add.w	r3, r7, #23
 80048ee:	4619      	mov	r1, r3
 80048f0:	68b8      	ldr	r0, [r7, #8]
 80048f2:	f7ff fbb7 	bl	8004064 <SX1280GetRxBufferStatus>
    if( *size > maxSize )
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	781b      	ldrb	r3, [r3, #0]
 80048fa:	79fa      	ldrb	r2, [r7, #7]
 80048fc:	429a      	cmp	r2, r3
 80048fe:	d201      	bcs.n	8004904 <SX1280GetPayload+0x28>
    {
        return 1;
 8004900:	2301      	movs	r3, #1
 8004902:	e007      	b.n	8004914 <SX1280GetPayload+0x38>
    }
    SX1280HalReadBuffer( offset, buffer, *size );
 8004904:	7df8      	ldrb	r0, [r7, #23]
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	781b      	ldrb	r3, [r3, #0]
 800490a:	461a      	mov	r2, r3
 800490c:	68f9      	ldr	r1, [r7, #12]
 800490e:	f7fe ffff 	bl	8003910 <SX1280HalReadBuffer>
    return 0;
 8004912:	2300      	movs	r3, #0
}
 8004914:	4618      	mov	r0, r3
 8004916:	3718      	adds	r7, #24
 8004918:	46bd      	mov	sp, r7
 800491a:	bd80      	pop	{r7, pc}

0800491c <SX1280SendPayload>:

void SX1280SendPayload( uint8_t *payload, uint8_t size, TickTime_t timeout )
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b084      	sub	sp, #16
 8004920:	af00      	add	r7, sp, #0
 8004922:	60f8      	str	r0, [r7, #12]
 8004924:	460b      	mov	r3, r1
 8004926:	607a      	str	r2, [r7, #4]
 8004928:	72fb      	strb	r3, [r7, #11]
    SX1280SetPayload( payload, size );
 800492a:	7afb      	ldrb	r3, [r7, #11]
 800492c:	4619      	mov	r1, r3
 800492e:	68f8      	ldr	r0, [r7, #12]
 8004930:	f7ff ffc4 	bl	80048bc <SX1280SetPayload>
    SX1280SetTx( timeout );
 8004934:	6878      	ldr	r0, [r7, #4]
 8004936:	f7ff f93f 	bl	8003bb8 <SX1280SetTx>
}
 800493a:	bf00      	nop
 800493c:	3710      	adds	r7, #16
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}

08004942 <SX1280SetSyncWord>:

uint8_t SX1280SetSyncWord( uint8_t syncWordIdx, uint8_t *syncWord )
{
 8004942:	b580      	push	{r7, lr}
 8004944:	b084      	sub	sp, #16
 8004946:	af00      	add	r7, sp, #0
 8004948:	4603      	mov	r3, r0
 800494a:	6039      	str	r1, [r7, #0]
 800494c:	71fb      	strb	r3, [r7, #7]
    uint16_t addr;
    uint8_t syncwordSize = 0;
 800494e:	2300      	movs	r3, #0
 8004950:	737b      	strb	r3, [r7, #13]

    switch( SX1280GetPacketType( ) )
 8004952:	f7ff f9e5 	bl	8003d20 <SX1280GetPacketType>
 8004956:	4603      	mov	r3, r0
 8004958:	2b04      	cmp	r3, #4
 800495a:	d03c      	beq.n	80049d6 <SX1280SetSyncWord+0x94>
 800495c:	2b04      	cmp	r3, #4
 800495e:	dc46      	bgt.n	80049ee <SX1280SetSyncWord+0xac>
 8004960:	2b00      	cmp	r3, #0
 8004962:	d002      	beq.n	800496a <SX1280SetSyncWord+0x28>
 8004964:	2b03      	cmp	r3, #3
 8004966:	d01b      	beq.n	80049a0 <SX1280SetSyncWord+0x5e>
 8004968:	e041      	b.n	80049ee <SX1280SetSyncWord+0xac>
    {
        case PACKET_TYPE_GFSK:
            syncwordSize = 5;
 800496a:	2305      	movs	r3, #5
 800496c:	737b      	strb	r3, [r7, #13]
            switch( syncWordIdx )
 800496e:	79fb      	ldrb	r3, [r7, #7]
 8004970:	2b03      	cmp	r3, #3
 8004972:	d00e      	beq.n	8004992 <SX1280SetSyncWord+0x50>
 8004974:	2b03      	cmp	r3, #3
 8004976:	dc10      	bgt.n	800499a <SX1280SetSyncWord+0x58>
 8004978:	2b01      	cmp	r3, #1
 800497a:	d002      	beq.n	8004982 <SX1280SetSyncWord+0x40>
 800497c:	2b02      	cmp	r3, #2
 800497e:	d004      	beq.n	800498a <SX1280SetSyncWord+0x48>
 8004980:	e00b      	b.n	800499a <SX1280SetSyncWord+0x58>
            {
                case 1:
                    addr = REG_LR_SYNCWORDBASEADDRESS1;
 8004982:	f640 13ce 	movw	r3, #2510	@ 0x9ce
 8004986:	81fb      	strh	r3, [r7, #14]
                    break;
 8004988:	e009      	b.n	800499e <SX1280SetSyncWord+0x5c>

                case 2:
                    addr = REG_LR_SYNCWORDBASEADDRESS2;
 800498a:	f640 13d3 	movw	r3, #2515	@ 0x9d3
 800498e:	81fb      	strh	r3, [r7, #14]
                    break;
 8004990:	e005      	b.n	800499e <SX1280SetSyncWord+0x5c>

                case 3:
                    addr = REG_LR_SYNCWORDBASEADDRESS3;
 8004992:	f640 13d8 	movw	r3, #2520	@ 0x9d8
 8004996:	81fb      	strh	r3, [r7, #14]
                    break;
 8004998:	e001      	b.n	800499e <SX1280SetSyncWord+0x5c>

                default:
                    return 1;
 800499a:	2301      	movs	r3, #1
 800499c:	e031      	b.n	8004a02 <SX1280SetSyncWord+0xc0>
            }
            break;
 800499e:	e028      	b.n	80049f2 <SX1280SetSyncWord+0xb0>

        case PACKET_TYPE_FLRC:
            // For FLRC packet type, the SyncWord is one byte shorter and
            // the base address is shifted by one byte
            syncwordSize = 4;
 80049a0:	2304      	movs	r3, #4
 80049a2:	737b      	strb	r3, [r7, #13]
            switch( syncWordIdx )
 80049a4:	79fb      	ldrb	r3, [r7, #7]
 80049a6:	2b03      	cmp	r3, #3
 80049a8:	d00e      	beq.n	80049c8 <SX1280SetSyncWord+0x86>
 80049aa:	2b03      	cmp	r3, #3
 80049ac:	dc10      	bgt.n	80049d0 <SX1280SetSyncWord+0x8e>
 80049ae:	2b01      	cmp	r3, #1
 80049b0:	d002      	beq.n	80049b8 <SX1280SetSyncWord+0x76>
 80049b2:	2b02      	cmp	r3, #2
 80049b4:	d004      	beq.n	80049c0 <SX1280SetSyncWord+0x7e>
 80049b6:	e00b      	b.n	80049d0 <SX1280SetSyncWord+0x8e>
            {
                case 1:
                    addr = REG_LR_SYNCWORDBASEADDRESS1 + 1;
 80049b8:	f640 13cf 	movw	r3, #2511	@ 0x9cf
 80049bc:	81fb      	strh	r3, [r7, #14]
                    break;
 80049be:	e009      	b.n	80049d4 <SX1280SetSyncWord+0x92>

                case 2:
                    addr = REG_LR_SYNCWORDBASEADDRESS2 + 1;
 80049c0:	f640 13d4 	movw	r3, #2516	@ 0x9d4
 80049c4:	81fb      	strh	r3, [r7, #14]
                    break;
 80049c6:	e005      	b.n	80049d4 <SX1280SetSyncWord+0x92>

                case 3:
                    addr = REG_LR_SYNCWORDBASEADDRESS3 + 1;
 80049c8:	f640 13d9 	movw	r3, #2521	@ 0x9d9
 80049cc:	81fb      	strh	r3, [r7, #14]
                    break;
 80049ce:	e001      	b.n	80049d4 <SX1280SetSyncWord+0x92>

                default:
                    return 1;
 80049d0:	2301      	movs	r3, #1
 80049d2:	e016      	b.n	8004a02 <SX1280SetSyncWord+0xc0>
            }
            break;
 80049d4:	e00d      	b.n	80049f2 <SX1280SetSyncWord+0xb0>

        case PACKET_TYPE_BLE:
            // For Ble packet type, only the first SyncWord is used and its
            // address is shifted by one byte
            syncwordSize = 4;
 80049d6:	2304      	movs	r3, #4
 80049d8:	737b      	strb	r3, [r7, #13]
            switch( syncWordIdx )
 80049da:	79fb      	ldrb	r3, [r7, #7]
 80049dc:	2b01      	cmp	r3, #1
 80049de:	d104      	bne.n	80049ea <SX1280SetSyncWord+0xa8>
            {
                case 1:
                    addr = REG_LR_SYNCWORDBASEADDRESS1 + 1;
 80049e0:	f640 13cf 	movw	r3, #2511	@ 0x9cf
 80049e4:	81fb      	strh	r3, [r7, #14]
                    break;
 80049e6:	bf00      	nop

                default:
                    return 1;
            }
            break;
 80049e8:	e003      	b.n	80049f2 <SX1280SetSyncWord+0xb0>
                    return 1;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e009      	b.n	8004a02 <SX1280SetSyncWord+0xc0>

        default:
            return 1;
 80049ee:	2301      	movs	r3, #1
 80049f0:	e007      	b.n	8004a02 <SX1280SetSyncWord+0xc0>
    }
    SX1280HalWriteRegisters( addr, syncWord, syncwordSize );
 80049f2:	7b7b      	ldrb	r3, [r7, #13]
 80049f4:	b29a      	uxth	r2, r3
 80049f6:	89fb      	ldrh	r3, [r7, #14]
 80049f8:	6839      	ldr	r1, [r7, #0]
 80049fa:	4618      	mov	r0, r3
 80049fc:	f7fe fe9c 	bl	8003738 <SX1280HalWriteRegisters>
    return 0;
 8004a00:	2300      	movs	r3, #0
}
 8004a02:	4618      	mov	r0, r3
 8004a04:	3710      	adds	r7, #16
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}

08004a0a <SX1280SetSyncWordErrorTolerance>:

void SX1280SetSyncWordErrorTolerance( uint8_t ErrorBits )
{
 8004a0a:	b580      	push	{r7, lr}
 8004a0c:	b082      	sub	sp, #8
 8004a0e:	af00      	add	r7, sp, #0
 8004a10:	4603      	mov	r3, r0
 8004a12:	71fb      	strb	r3, [r7, #7]
    ErrorBits = ( SX1280HalReadRegister( REG_LR_SYNCWORDTOLERANCE ) & 0xF0 ) | ( ErrorBits & 0x0F );
 8004a14:	f640 10cd 	movw	r0, #2509	@ 0x9cd
 8004a18:	f7fe ff30 	bl	800387c <SX1280HalReadRegister>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	b25b      	sxtb	r3, r3
 8004a20:	f023 030f 	bic.w	r3, r3, #15
 8004a24:	b25a      	sxtb	r2, r3
 8004a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a2a:	f003 030f 	and.w	r3, r3, #15
 8004a2e:	b25b      	sxtb	r3, r3
 8004a30:	4313      	orrs	r3, r2
 8004a32:	b25b      	sxtb	r3, r3
 8004a34:	71fb      	strb	r3, [r7, #7]
    SX1280HalWriteRegister( REG_LR_SYNCWORDTOLERANCE, ErrorBits );
 8004a36:	79fb      	ldrb	r3, [r7, #7]
 8004a38:	4619      	mov	r1, r3
 8004a3a:	f640 10cd 	movw	r0, #2509	@ 0x9cd
 8004a3e:	f7fe feb9 	bl	80037b4 <SX1280HalWriteRegister>
}
 8004a42:	bf00      	nop
 8004a44:	3708      	adds	r7, #8
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}

08004a4a <SX1280SetCrcSeed>:

void SX1280SetCrcSeed( uint16_t seed )
{
 8004a4a:	b580      	push	{r7, lr}
 8004a4c:	b084      	sub	sp, #16
 8004a4e:	af00      	add	r7, sp, #0
 8004a50:	4603      	mov	r3, r0
 8004a52:	80fb      	strh	r3, [r7, #6]
    uint8_t val[2];

    val[0] = ( uint8_t )( seed >> 8 ) & 0xFF;
 8004a54:	88fb      	ldrh	r3, [r7, #6]
 8004a56:	0a1b      	lsrs	r3, r3, #8
 8004a58:	b29b      	uxth	r3, r3
 8004a5a:	b2db      	uxtb	r3, r3
 8004a5c:	733b      	strb	r3, [r7, #12]
    val[1] = ( uint8_t )( seed  & 0xFF );
 8004a5e:	88fb      	ldrh	r3, [r7, #6]
 8004a60:	b2db      	uxtb	r3, r3
 8004a62:	737b      	strb	r3, [r7, #13]

    switch( SX1280GetPacketType( ) )
 8004a64:	f7ff f95c 	bl	8003d20 <SX1280GetPacketType>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d001      	beq.n	8004a72 <SX1280SetCrcSeed+0x28>
 8004a6e:	2b03      	cmp	r3, #3
 8004a70:	d108      	bne.n	8004a84 <SX1280SetCrcSeed+0x3a>
    {
        case PACKET_TYPE_GFSK:
        case PACKET_TYPE_FLRC:
            SX1280HalWriteRegisters( REG_LR_CRCSEEDBASEADDR, val, 2 );
 8004a72:	f107 030c 	add.w	r3, r7, #12
 8004a76:	2202      	movs	r2, #2
 8004a78:	4619      	mov	r1, r3
 8004a7a:	f640 10c8 	movw	r0, #2504	@ 0x9c8
 8004a7e:	f7fe fe5b 	bl	8003738 <SX1280HalWriteRegisters>
            break;
 8004a82:	e000      	b.n	8004a86 <SX1280SetCrcSeed+0x3c>

        default:
            break;
 8004a84:	bf00      	nop
    }
}
 8004a86:	bf00      	nop
 8004a88:	3710      	adds	r7, #16
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}

08004a8e <SX1280SetBleAccessAddress>:

void SX1280SetBleAccessAddress( uint32_t accessAddress )
{
 8004a8e:	b580      	push	{r7, lr}
 8004a90:	b082      	sub	sp, #8
 8004a92:	af00      	add	r7, sp, #0
 8004a94:	6078      	str	r0, [r7, #4]
    SX1280HalWriteRegister( REG_LR_BLE_ACCESS_ADDRESS, ( accessAddress >> 24 ) & 0x000000FF );
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	0e1b      	lsrs	r3, r3, #24
 8004a9a:	b2db      	uxtb	r3, r3
 8004a9c:	4619      	mov	r1, r3
 8004a9e:	f640 10cf 	movw	r0, #2511	@ 0x9cf
 8004aa2:	f7fe fe87 	bl	80037b4 <SX1280HalWriteRegister>
    SX1280HalWriteRegister( REG_LR_BLE_ACCESS_ADDRESS + 1, ( accessAddress >> 16 ) & 0x000000FF );
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	0c1b      	lsrs	r3, r3, #16
 8004aaa:	b2db      	uxtb	r3, r3
 8004aac:	4619      	mov	r1, r3
 8004aae:	f44f 601d 	mov.w	r0, #2512	@ 0x9d0
 8004ab2:	f7fe fe7f 	bl	80037b4 <SX1280HalWriteRegister>
    SX1280HalWriteRegister( REG_LR_BLE_ACCESS_ADDRESS + 2, ( accessAddress >> 8 ) & 0x000000FF );
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	0a1b      	lsrs	r3, r3, #8
 8004aba:	b2db      	uxtb	r3, r3
 8004abc:	4619      	mov	r1, r3
 8004abe:	f640 10d1 	movw	r0, #2513	@ 0x9d1
 8004ac2:	f7fe fe77 	bl	80037b4 <SX1280HalWriteRegister>
    SX1280HalWriteRegister( REG_LR_BLE_ACCESS_ADDRESS + 3, accessAddress & 0x000000FF );
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	b2db      	uxtb	r3, r3
 8004aca:	4619      	mov	r1, r3
 8004acc:	f640 10d2 	movw	r0, #2514	@ 0x9d2
 8004ad0:	f7fe fe70 	bl	80037b4 <SX1280HalWriteRegister>
}
 8004ad4:	bf00      	nop
 8004ad6:	3708      	adds	r7, #8
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bd80      	pop	{r7, pc}

08004adc <SX1280SetBleAdvertizerAccessAddress>:

void SX1280SetBleAdvertizerAccessAddress( void )
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	af00      	add	r7, sp, #0
    SX1280SetBleAccessAddress( BLE_ADVERTIZER_ACCESS_ADDRESS );
 8004ae0:	4802      	ldr	r0, [pc, #8]	@ (8004aec <SX1280SetBleAdvertizerAccessAddress+0x10>)
 8004ae2:	f7ff ffd4 	bl	8004a8e <SX1280SetBleAccessAddress>
}
 8004ae6:	bf00      	nop
 8004ae8:	bd80      	pop	{r7, pc}
 8004aea:	bf00      	nop
 8004aec:	8e89bed6 	.word	0x8e89bed6

08004af0 <SX1280SetCrcPolynomial>:

void SX1280SetCrcPolynomial( uint16_t polynomial )
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b084      	sub	sp, #16
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	4603      	mov	r3, r0
 8004af8:	80fb      	strh	r3, [r7, #6]
    uint8_t val[2];

    val[0] = ( uint8_t )( polynomial >> 8 ) & 0xFF;
 8004afa:	88fb      	ldrh	r3, [r7, #6]
 8004afc:	0a1b      	lsrs	r3, r3, #8
 8004afe:	b29b      	uxth	r3, r3
 8004b00:	b2db      	uxtb	r3, r3
 8004b02:	733b      	strb	r3, [r7, #12]
    val[1] = ( uint8_t )( polynomial  & 0xFF );
 8004b04:	88fb      	ldrh	r3, [r7, #6]
 8004b06:	b2db      	uxtb	r3, r3
 8004b08:	737b      	strb	r3, [r7, #13]

    switch( SX1280GetPacketType( ) )
 8004b0a:	f7ff f909 	bl	8003d20 <SX1280GetPacketType>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d001      	beq.n	8004b18 <SX1280SetCrcPolynomial+0x28>
 8004b14:	2b03      	cmp	r3, #3
 8004b16:	d108      	bne.n	8004b2a <SX1280SetCrcPolynomial+0x3a>
    {
        case PACKET_TYPE_GFSK:
        case PACKET_TYPE_FLRC:
            SX1280HalWriteRegisters( REG_LR_CRCPOLYBASEADDR, val, 2 );
 8004b18:	f107 030c 	add.w	r3, r7, #12
 8004b1c:	2202      	movs	r2, #2
 8004b1e:	4619      	mov	r1, r3
 8004b20:	f640 10c6 	movw	r0, #2502	@ 0x9c6
 8004b24:	f7fe fe08 	bl	8003738 <SX1280HalWriteRegisters>
            break;
 8004b28:	e000      	b.n	8004b2c <SX1280SetCrcPolynomial+0x3c>

        default:
            break;
 8004b2a:	bf00      	nop
    }
}
 8004b2c:	bf00      	nop
 8004b2e:	3710      	adds	r7, #16
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}

08004b34 <SX1280SetWhiteningSeed>:

void SX1280SetWhiteningSeed( uint8_t seed )
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b082      	sub	sp, #8
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	71fb      	strb	r3, [r7, #7]
    switch( SX1280GetPacketType( ) )
 8004b3e:	f7ff f8ef 	bl	8003d20 <SX1280GetPacketType>
 8004b42:	4603      	mov	r3, r0
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d004      	beq.n	8004b52 <SX1280SetWhiteningSeed+0x1e>
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	db09      	blt.n	8004b60 <SX1280SetWhiteningSeed+0x2c>
 8004b4c:	3b03      	subs	r3, #3
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d806      	bhi.n	8004b60 <SX1280SetWhiteningSeed+0x2c>
    {
        case PACKET_TYPE_GFSK:
        case PACKET_TYPE_FLRC:
        case PACKET_TYPE_BLE:
            SX1280HalWriteRegister( REG_LR_WHITSEEDBASEADDR, seed );
 8004b52:	79fb      	ldrb	r3, [r7, #7]
 8004b54:	4619      	mov	r1, r3
 8004b56:	f640 10c5 	movw	r0, #2501	@ 0x9c5
 8004b5a:	f7fe fe2b 	bl	80037b4 <SX1280HalWriteRegister>
            break;
 8004b5e:	e000      	b.n	8004b62 <SX1280SetWhiteningSeed+0x2e>

        default:
            break;
 8004b60:	bf00      	nop
    }
}
 8004b62:	bf00      	nop
 8004b64:	3708      	adds	r7, #8
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}

08004b6a <SX1280EnableManualGain>:

void SX1280EnableManualGain( void )
{
 8004b6a:	b580      	push	{r7, lr}
 8004b6c:	af00      	add	r7, sp, #0
    SX1280HalWriteRegister( REG_ENABLE_MANUAL_GAIN_CONTROL, SX1280HalReadRegister( REG_ENABLE_MANUAL_GAIN_CONTROL ) | MASK_MANUAL_GAIN_CONTROL );
 8004b6e:	f640 009f 	movw	r0, #2207	@ 0x89f
 8004b72:	f7fe fe83 	bl	800387c <SX1280HalReadRegister>
 8004b76:	4603      	mov	r3, r0
 8004b78:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004b7c:	b2db      	uxtb	r3, r3
 8004b7e:	4619      	mov	r1, r3
 8004b80:	f640 009f 	movw	r0, #2207	@ 0x89f
 8004b84:	f7fe fe16 	bl	80037b4 <SX1280HalWriteRegister>
    SX1280HalWriteRegister( REG_DEMOD_DETECTION, SX1280HalReadRegister( REG_DEMOD_DETECTION ) & MASK_DEMOD_DETECTION );
 8004b88:	f640 0095 	movw	r0, #2197	@ 0x895
 8004b8c:	f7fe fe76 	bl	800387c <SX1280HalReadRegister>
 8004b90:	4603      	mov	r3, r0
 8004b92:	f023 0301 	bic.w	r3, r3, #1
 8004b96:	b2db      	uxtb	r3, r3
 8004b98:	4619      	mov	r1, r3
 8004b9a:	f640 0095 	movw	r0, #2197	@ 0x895
 8004b9e:	f7fe fe09 	bl	80037b4 <SX1280HalWriteRegister>
}
 8004ba2:	bf00      	nop
 8004ba4:	bd80      	pop	{r7, pc}

08004ba6 <SX1280DisableManualGain>:

void SX1280DisableManualGain( void )
{
 8004ba6:	b580      	push	{r7, lr}
 8004ba8:	af00      	add	r7, sp, #0
    SX1280HalWriteRegister( REG_ENABLE_MANUAL_GAIN_CONTROL, SX1280HalReadRegister( REG_ENABLE_MANUAL_GAIN_CONTROL ) & ~MASK_MANUAL_GAIN_CONTROL );
 8004baa:	f640 009f 	movw	r0, #2207	@ 0x89f
 8004bae:	f7fe fe65 	bl	800387c <SX1280HalReadRegister>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	4619      	mov	r1, r3
 8004bbc:	f640 009f 	movw	r0, #2207	@ 0x89f
 8004bc0:	f7fe fdf8 	bl	80037b4 <SX1280HalWriteRegister>
    SX1280HalWriteRegister( REG_DEMOD_DETECTION, SX1280HalReadRegister( REG_DEMOD_DETECTION ) | ~MASK_DEMOD_DETECTION );
 8004bc4:	f640 0095 	movw	r0, #2197	@ 0x895
 8004bc8:	f7fe fe58 	bl	800387c <SX1280HalReadRegister>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	b25b      	sxtb	r3, r3
 8004bd0:	f043 0301 	orr.w	r3, r3, #1
 8004bd4:	b25b      	sxtb	r3, r3
 8004bd6:	b2db      	uxtb	r3, r3
 8004bd8:	4619      	mov	r1, r3
 8004bda:	f640 0095 	movw	r0, #2197	@ 0x895
 8004bde:	f7fe fde9 	bl	80037b4 <SX1280HalWriteRegister>
}
 8004be2:	bf00      	nop
 8004be4:	bd80      	pop	{r7, pc}

08004be6 <SX1280SetManualGainValue>:

void SX1280SetManualGainValue( uint8_t gain )
{
 8004be6:	b580      	push	{r7, lr}
 8004be8:	b082      	sub	sp, #8
 8004bea:	af00      	add	r7, sp, #0
 8004bec:	4603      	mov	r3, r0
 8004bee:	71fb      	strb	r3, [r7, #7]
    SX1280HalWriteRegister( REG_MANUAL_GAIN_VALUE, ( SX1280HalReadRegister( REG_MANUAL_GAIN_VALUE ) & MASK_MANUAL_GAIN_VALUE ) | gain );
 8004bf0:	f640 009e 	movw	r0, #2206	@ 0x89e
 8004bf4:	f7fe fe42 	bl	800387c <SX1280HalReadRegister>
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	b25b      	sxtb	r3, r3
 8004bfc:	f023 030f 	bic.w	r3, r3, #15
 8004c00:	b25a      	sxtb	r2, r3
 8004c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c06:	4313      	orrs	r3, r2
 8004c08:	b25b      	sxtb	r3, r3
 8004c0a:	b2db      	uxtb	r3, r3
 8004c0c:	4619      	mov	r1, r3
 8004c0e:	f640 009e 	movw	r0, #2206	@ 0x89e
 8004c12:	f7fe fdcf 	bl	80037b4 <SX1280HalWriteRegister>
}
 8004c16:	bf00      	nop
 8004c18:	3708      	adds	r7, #8
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}

08004c1e <SX1280SetLNAGainSetting>:

void SX1280SetLNAGainSetting( const RadioLnaSettings_t lnaSetting )
{
 8004c1e:	b580      	push	{r7, lr}
 8004c20:	b082      	sub	sp, #8
 8004c22:	af00      	add	r7, sp, #0
 8004c24:	4603      	mov	r3, r0
 8004c26:	71fb      	strb	r3, [r7, #7]
    switch( lnaSetting )
 8004c28:	79fb      	ldrb	r3, [r7, #7]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d00f      	beq.n	8004c4e <SX1280SetLNAGainSetting+0x30>
 8004c2e:	2b01      	cmp	r3, #1
 8004c30:	d11b      	bne.n	8004c6a <SX1280SetLNAGainSetting+0x4c>
    {
        case LNA_HIGH_SENSITIVITY_MODE:
        {
            SX1280HalWriteRegister( REG_LNA_REGIME, SX1280HalReadRegister( REG_LNA_REGIME ) | MASK_LNA_REGIME );
 8004c32:	f640 0091 	movw	r0, #2193	@ 0x891
 8004c36:	f7fe fe21 	bl	800387c <SX1280HalReadRegister>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 8004c40:	b2db      	uxtb	r3, r3
 8004c42:	4619      	mov	r1, r3
 8004c44:	f640 0091 	movw	r0, #2193	@ 0x891
 8004c48:	f7fe fdb4 	bl	80037b4 <SX1280HalWriteRegister>
            break;
 8004c4c:	e00d      	b.n	8004c6a <SX1280SetLNAGainSetting+0x4c>
        }
        case LNA_LOW_POWER_MODE:
        {
            SX1280HalWriteRegister( REG_LNA_REGIME, SX1280HalReadRegister( REG_LNA_REGIME ) & ~MASK_LNA_REGIME );
 8004c4e:	f640 0091 	movw	r0, #2193	@ 0x891
 8004c52:	f7fe fe13 	bl	800387c <SX1280HalReadRegister>
 8004c56:	4603      	mov	r3, r0
 8004c58:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c5c:	b2db      	uxtb	r3, r3
 8004c5e:	4619      	mov	r1, r3
 8004c60:	f640 0091 	movw	r0, #2193	@ 0x891
 8004c64:	f7fe fda6 	bl	80037b4 <SX1280HalWriteRegister>
            break;
 8004c68:	bf00      	nop
        }
    }
}
 8004c6a:	bf00      	nop
 8004c6c:	3708      	adds	r7, #8
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}

08004c72 <SX1280SetRangingIdLength>:

void SX1280SetRangingIdLength( RadioRangingIdCheckLengths_t length )
{
 8004c72:	b590      	push	{r4, r7, lr}
 8004c74:	b083      	sub	sp, #12
 8004c76:	af00      	add	r7, sp, #0
 8004c78:	4603      	mov	r3, r0
 8004c7a:	71fb      	strb	r3, [r7, #7]
    switch( SX1280GetPacketType( ) )
 8004c7c:	f7ff f850 	bl	8003d20 <SX1280GetPacketType>
 8004c80:	4603      	mov	r3, r0
 8004c82:	2b02      	cmp	r3, #2
 8004c84:	d115      	bne.n	8004cb2 <SX1280SetRangingIdLength+0x40>
    {
        case PACKET_TYPE_RANGING:
            SX1280HalWriteRegister( REG_LR_RANGINGIDCHECKLENGTH, ( ( ( ( uint8_t )length ) & 0x03 ) << 6 ) | ( SX1280HalReadRegister( REG_LR_RANGINGIDCHECKLENGTH ) & 0x3F ) );
 8004c86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c8a:	019b      	lsls	r3, r3, #6
 8004c8c:	b25c      	sxtb	r4, r3
 8004c8e:	f640 1031 	movw	r0, #2353	@ 0x931
 8004c92:	f7fe fdf3 	bl	800387c <SX1280HalReadRegister>
 8004c96:	4603      	mov	r3, r0
 8004c98:	b25b      	sxtb	r3, r3
 8004c9a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c9e:	b25b      	sxtb	r3, r3
 8004ca0:	4323      	orrs	r3, r4
 8004ca2:	b25b      	sxtb	r3, r3
 8004ca4:	b2db      	uxtb	r3, r3
 8004ca6:	4619      	mov	r1, r3
 8004ca8:	f640 1031 	movw	r0, #2353	@ 0x931
 8004cac:	f7fe fd82 	bl	80037b4 <SX1280HalWriteRegister>
            break;
 8004cb0:	e000      	b.n	8004cb4 <SX1280SetRangingIdLength+0x42>

        default:
            break;
 8004cb2:	bf00      	nop
    }
}
 8004cb4:	bf00      	nop
 8004cb6:	370c      	adds	r7, #12
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bd90      	pop	{r4, r7, pc}

08004cbc <SX1280SetDeviceRangingAddress>:

void SX1280SetDeviceRangingAddress( uint32_t address )
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b084      	sub	sp, #16
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
    uint8_t addrArray[] = { address >> 24, address >> 16, address >> 8, address };
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	0e1b      	lsrs	r3, r3, #24
 8004cc8:	b2db      	uxtb	r3, r3
 8004cca:	733b      	strb	r3, [r7, #12]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	0c1b      	lsrs	r3, r3, #16
 8004cd0:	b2db      	uxtb	r3, r3
 8004cd2:	737b      	strb	r3, [r7, #13]
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	0a1b      	lsrs	r3, r3, #8
 8004cd8:	b2db      	uxtb	r3, r3
 8004cda:	73bb      	strb	r3, [r7, #14]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	b2db      	uxtb	r3, r3
 8004ce0:	73fb      	strb	r3, [r7, #15]

    switch( SX1280GetPacketType( ) )
 8004ce2:	f7ff f81d 	bl	8003d20 <SX1280GetPacketType>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	2b02      	cmp	r3, #2
 8004cea:	d108      	bne.n	8004cfe <SX1280SetDeviceRangingAddress+0x42>
    {
        case PACKET_TYPE_RANGING:
            SX1280HalWriteRegisters( REG_LR_DEVICERANGINGADDR, addrArray, 4 );
 8004cec:	f107 030c 	add.w	r3, r7, #12
 8004cf0:	2204      	movs	r2, #4
 8004cf2:	4619      	mov	r1, r3
 8004cf4:	f640 1016 	movw	r0, #2326	@ 0x916
 8004cf8:	f7fe fd1e 	bl	8003738 <SX1280HalWriteRegisters>
            break;
 8004cfc:	e000      	b.n	8004d00 <SX1280SetDeviceRangingAddress+0x44>

        default:
            break;
 8004cfe:	bf00      	nop
    }
}
 8004d00:	bf00      	nop
 8004d02:	3710      	adds	r7, #16
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <SX1280SetRangingRequestAddress>:

void SX1280SetRangingRequestAddress( uint32_t address )
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b084      	sub	sp, #16
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
    uint8_t addrArray[] = { address >> 24, address >> 16, address >> 8, address };
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	0e1b      	lsrs	r3, r3, #24
 8004d14:	b2db      	uxtb	r3, r3
 8004d16:	733b      	strb	r3, [r7, #12]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	0c1b      	lsrs	r3, r3, #16
 8004d1c:	b2db      	uxtb	r3, r3
 8004d1e:	737b      	strb	r3, [r7, #13]
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	0a1b      	lsrs	r3, r3, #8
 8004d24:	b2db      	uxtb	r3, r3
 8004d26:	73bb      	strb	r3, [r7, #14]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	b2db      	uxtb	r3, r3
 8004d2c:	73fb      	strb	r3, [r7, #15]

    switch( SX1280GetPacketType( ) )
 8004d2e:	f7fe fff7 	bl	8003d20 <SX1280GetPacketType>
 8004d32:	4603      	mov	r3, r0
 8004d34:	2b02      	cmp	r3, #2
 8004d36:	d108      	bne.n	8004d4a <SX1280SetRangingRequestAddress+0x42>
    {
        case PACKET_TYPE_RANGING:
            SX1280HalWriteRegisters( REG_LR_REQUESTRANGINGADDR, addrArray, 4 );
 8004d38:	f107 030c 	add.w	r3, r7, #12
 8004d3c:	2204      	movs	r2, #4
 8004d3e:	4619      	mov	r1, r3
 8004d40:	f640 1012 	movw	r0, #2322	@ 0x912
 8004d44:	f7fe fcf8 	bl	8003738 <SX1280HalWriteRegisters>
            break;
 8004d48:	e000      	b.n	8004d4c <SX1280SetRangingRequestAddress+0x44>

        default:
            break;
 8004d4a:	bf00      	nop
    }
}
 8004d4c:	bf00      	nop
 8004d4e:	3710      	adds	r7, #16
 8004d50:	46bd      	mov	sp, r7
 8004d52:	bd80      	pop	{r7, pc}
 8004d54:	0000      	movs	r0, r0
	...

08004d58 <SX1280GetRangingResult>:

double SX1280GetRangingResult( RadioRangingResultTypes_t resultType )
{
 8004d58:	b5b0      	push	{r4, r5, r7, lr}
 8004d5a:	b086      	sub	sp, #24
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	4603      	mov	r3, r0
 8004d60:	71fb      	strb	r3, [r7, #7]
    uint32_t valLsb = 0;
 8004d62:	2300      	movs	r3, #0
 8004d64:	60fb      	str	r3, [r7, #12]
    double val = 0.0;
 8004d66:	f04f 0200 	mov.w	r2, #0
 8004d6a:	f04f 0300 	mov.w	r3, #0
 8004d6e:	e9c7 2304 	strd	r2, r3, [r7, #16]

    switch( SX1280GetPacketType( ) )
 8004d72:	f7fe ffd5 	bl	8003d20 <SX1280GetPacketType>
 8004d76:	4603      	mov	r3, r0
 8004d78:	2b02      	cmp	r3, #2
 8004d7a:	f040 808a 	bne.w	8004e92 <SX1280GetRangingResult+0x13a>
    {
        case PACKET_TYPE_RANGING:
            SX1280SetStandby( STDBY_XOSC );
 8004d7e:	2001      	movs	r0, #1
 8004d80:	f7fe fef0 	bl	8003b64 <SX1280SetStandby>
            SX1280HalWriteRegister( 0x97F, SX1280HalReadRegister( 0x97F ) | ( 1 << 1 ) ); // enable LORA modem clock
 8004d84:	f640 107f 	movw	r0, #2431	@ 0x97f
 8004d88:	f7fe fd78 	bl	800387c <SX1280HalReadRegister>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	f043 0302 	orr.w	r3, r3, #2
 8004d92:	b2db      	uxtb	r3, r3
 8004d94:	4619      	mov	r1, r3
 8004d96:	f640 107f 	movw	r0, #2431	@ 0x97f
 8004d9a:	f7fe fd0b 	bl	80037b4 <SX1280HalWriteRegister>
            SX1280HalWriteRegister( REG_LR_RANGINGRESULTCONFIG, ( SX1280HalReadRegister( REG_LR_RANGINGRESULTCONFIG ) & MASK_RANGINGMUXSEL ) | ( ( ( ( uint8_t )resultType ) & 0x03 ) << 4 ) );
 8004d9e:	f640 1024 	movw	r0, #2340	@ 0x924
 8004da2:	f7fe fd6b 	bl	800387c <SX1280HalReadRegister>
 8004da6:	4603      	mov	r3, r0
 8004da8:	b25b      	sxtb	r3, r3
 8004daa:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8004dae:	b25a      	sxtb	r2, r3
 8004db0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004db4:	011b      	lsls	r3, r3, #4
 8004db6:	b25b      	sxtb	r3, r3
 8004db8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004dbc:	b25b      	sxtb	r3, r3
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	b25b      	sxtb	r3, r3
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	4619      	mov	r1, r3
 8004dc6:	f640 1024 	movw	r0, #2340	@ 0x924
 8004dca:	f7fe fcf3 	bl	80037b4 <SX1280HalWriteRegister>
            valLsb = ( ( SX1280HalReadRegister( REG_LR_RANGINGRESULTBASEADDR ) << 16 ) | ( SX1280HalReadRegister( REG_LR_RANGINGRESULTBASEADDR + 1 ) << 8 ) | ( SX1280HalReadRegister( REG_LR_RANGINGRESULTBASEADDR + 2 ) ) );
 8004dce:	f640 1061 	movw	r0, #2401	@ 0x961
 8004dd2:	f7fe fd53 	bl	800387c <SX1280HalReadRegister>
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	041c      	lsls	r4, r3, #16
 8004dda:	f640 1062 	movw	r0, #2402	@ 0x962
 8004dde:	f7fe fd4d 	bl	800387c <SX1280HalReadRegister>
 8004de2:	4603      	mov	r3, r0
 8004de4:	021b      	lsls	r3, r3, #8
 8004de6:	431c      	orrs	r4, r3
 8004de8:	f640 1063 	movw	r0, #2403	@ 0x963
 8004dec:	f7fe fd46 	bl	800387c <SX1280HalReadRegister>
 8004df0:	4603      	mov	r3, r0
 8004df2:	4323      	orrs	r3, r4
 8004df4:	60fb      	str	r3, [r7, #12]
            SX1280SetStandby( STDBY_RC );
 8004df6:	2000      	movs	r0, #0
 8004df8:	f7fe feb4 	bl	8003b64 <SX1280SetStandby>

            // Convertion from LSB to distance. For explanation on the formula, refer to Datasheet of SX1280
            switch( resultType )
 8004dfc:	79fb      	ldrb	r3, [r7, #7]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d005      	beq.n	8004e0e <SX1280GetRangingResult+0xb6>
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	db3d      	blt.n	8004e82 <SX1280GetRangingResult+0x12a>
 8004e06:	3b01      	subs	r3, #1
 8004e08:	2b02      	cmp	r3, #2
 8004e0a:	d83a      	bhi.n	8004e82 <SX1280GetRangingResult+0x12a>
 8004e0c:	e023      	b.n	8004e56 <SX1280GetRangingResult+0xfe>
            {
                case RANGING_RESULT_RAW:
                    // Convert the ranging LSB to distance in meter
                    val = ( double )SX1280complement2( valLsb, 24 ) / ( double )SX1280GetLoRaBandwidth( ) * 36621.09375;
 8004e0e:	2118      	movs	r1, #24
 8004e10:	68f8      	ldr	r0, [r7, #12]
 8004e12:	f7fe fde5 	bl	80039e0 <SX1280complement2>
 8004e16:	4603      	mov	r3, r0
 8004e18:	4618      	mov	r0, r3
 8004e1a:	f7fb fb7b 	bl	8000514 <__aeabi_i2d>
 8004e1e:	4604      	mov	r4, r0
 8004e20:	460d      	mov	r5, r1
 8004e22:	f000 f985 	bl	8005130 <SX1280GetLoRaBandwidth>
 8004e26:	4603      	mov	r3, r0
 8004e28:	4618      	mov	r0, r3
 8004e2a:	f7fb fb73 	bl	8000514 <__aeabi_i2d>
 8004e2e:	4602      	mov	r2, r0
 8004e30:	460b      	mov	r3, r1
 8004e32:	4620      	mov	r0, r4
 8004e34:	4629      	mov	r1, r5
 8004e36:	f7fb fd01 	bl	800083c <__aeabi_ddiv>
 8004e3a:	4602      	mov	r2, r0
 8004e3c:	460b      	mov	r3, r1
 8004e3e:	4610      	mov	r0, r2
 8004e40:	4619      	mov	r1, r3
 8004e42:	a31d      	add	r3, pc, #116	@ (adr r3, 8004eb8 <SX1280GetRangingResult+0x160>)
 8004e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e48:	f7fb fbce 	bl	80005e8 <__aeabi_dmul>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	460b      	mov	r3, r1
 8004e50:	e9c7 2304 	strd	r2, r3, [r7, #16]
                    break;
 8004e54:	e01c      	b.n	8004e90 <SX1280GetRangingResult+0x138>

                case RANGING_RESULT_AVERAGED:
                case RANGING_RESULT_DEBIASED:
                case RANGING_RESULT_FILTERED:
                    val = ( double )valLsb * 20.0 / 100.0;
 8004e56:	68f8      	ldr	r0, [r7, #12]
 8004e58:	f7fb fb4c 	bl	80004f4 <__aeabi_ui2d>
 8004e5c:	f04f 0200 	mov.w	r2, #0
 8004e60:	4b13      	ldr	r3, [pc, #76]	@ (8004eb0 <SX1280GetRangingResult+0x158>)
 8004e62:	f7fb fbc1 	bl	80005e8 <__aeabi_dmul>
 8004e66:	4602      	mov	r2, r0
 8004e68:	460b      	mov	r3, r1
 8004e6a:	4610      	mov	r0, r2
 8004e6c:	4619      	mov	r1, r3
 8004e6e:	f04f 0200 	mov.w	r2, #0
 8004e72:	4b10      	ldr	r3, [pc, #64]	@ (8004eb4 <SX1280GetRangingResult+0x15c>)
 8004e74:	f7fb fce2 	bl	800083c <__aeabi_ddiv>
 8004e78:	4602      	mov	r2, r0
 8004e7a:	460b      	mov	r3, r1
 8004e7c:	e9c7 2304 	strd	r2, r3, [r7, #16]
                    break;
 8004e80:	e006      	b.n	8004e90 <SX1280GetRangingResult+0x138>

                default:
                    val = 0.0;
 8004e82:	f04f 0200 	mov.w	r2, #0
 8004e86:	f04f 0300 	mov.w	r3, #0
 8004e8a:	e9c7 2304 	strd	r2, r3, [r7, #16]
            }
            break;
 8004e8e:	e001      	b.n	8004e94 <SX1280GetRangingResult+0x13c>
 8004e90:	e000      	b.n	8004e94 <SX1280GetRangingResult+0x13c>

        default:
            break;
 8004e92:	bf00      	nop
    }
    return val;
 8004e94:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004e98:	ec43 2b17 	vmov	d7, r2, r3
}
 8004e9c:	eeb0 0a47 	vmov.f32	s0, s14
 8004ea0:	eef0 0a67 	vmov.f32	s1, s15
 8004ea4:	3718      	adds	r7, #24
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bdb0      	pop	{r4, r5, r7, pc}
 8004eaa:	bf00      	nop
 8004eac:	f3af 8000 	nop.w
 8004eb0:	40340000 	.word	0x40340000
 8004eb4:	40590000 	.word	0x40590000
 8004eb8:	00000000 	.word	0x00000000
 8004ebc:	40e1e1a3 	.word	0x40e1e1a3

08004ec0 <SX1280GetRangingPowerDeltaThresholdIndicator>:

uint8_t SX1280GetRangingPowerDeltaThresholdIndicator( void )
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	af00      	add	r7, sp, #0
    SX1280SetStandby( STDBY_XOSC );
 8004ec4:	2001      	movs	r0, #1
 8004ec6:	f7fe fe4d 	bl	8003b64 <SX1280SetStandby>
    SX1280HalWriteRegister( 0x97F, SX1280HalReadRegister( 0x97F ) | ( 1 << 1 ) ); // enable LoRa modem clock
 8004eca:	f640 107f 	movw	r0, #2431	@ 0x97f
 8004ece:	f7fe fcd5 	bl	800387c <SX1280HalReadRegister>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	f043 0302 	orr.w	r3, r3, #2
 8004ed8:	b2db      	uxtb	r3, r3
 8004eda:	4619      	mov	r1, r3
 8004edc:	f640 107f 	movw	r0, #2431	@ 0x97f
 8004ee0:	f7fe fc68 	bl	80037b4 <SX1280HalWriteRegister>
    SX1280HalWriteRegister( REG_LR_RANGINGRESULTCONFIG, ( SX1280HalReadRegister( REG_LR_RANGINGRESULTCONFIG ) & MASK_RANGINGMUXSEL ) | ( ( ( ( uint8_t )RANGING_RESULT_RAW ) & 0x03 ) << 4 ) ); // Select raw results
 8004ee4:	f640 1024 	movw	r0, #2340	@ 0x924
 8004ee8:	f7fe fcc8 	bl	800387c <SX1280HalReadRegister>
 8004eec:	4603      	mov	r3, r0
 8004eee:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8004ef2:	b2db      	uxtb	r3, r3
 8004ef4:	4619      	mov	r1, r3
 8004ef6:	f640 1024 	movw	r0, #2340	@ 0x924
 8004efa:	f7fe fc5b 	bl	80037b4 <SX1280HalWriteRegister>
    return SX1280HalReadRegister( REG_RANGING_RSSI );
 8004efe:	f640 1064 	movw	r0, #2404	@ 0x964
 8004f02:	f7fe fcbb 	bl	800387c <SX1280HalReadRegister>
 8004f06:	4603      	mov	r3, r0
}
 8004f08:	4618      	mov	r0, r3
 8004f0a:	bd80      	pop	{r7, pc}

08004f0c <SX1280SetRangingCalibration>:

void SX1280SetRangingCalibration( uint16_t cal )
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b082      	sub	sp, #8
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	4603      	mov	r3, r0
 8004f14:	80fb      	strh	r3, [r7, #6]
    switch( SX1280GetPacketType( ) )
 8004f16:	f7fe ff03 	bl	8003d20 <SX1280GetPacketType>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	2b02      	cmp	r3, #2
 8004f1e:	d110      	bne.n	8004f42 <SX1280SetRangingCalibration+0x36>
    {
        case PACKET_TYPE_RANGING:
            SX1280HalWriteRegister( REG_LR_RANGINGRERXTXDELAYCAL, ( uint8_t )( ( cal >> 8 ) & 0xFF ) );
 8004f20:	88fb      	ldrh	r3, [r7, #6]
 8004f22:	0a1b      	lsrs	r3, r3, #8
 8004f24:	b29b      	uxth	r3, r3
 8004f26:	b2db      	uxtb	r3, r3
 8004f28:	4619      	mov	r1, r3
 8004f2a:	f640 102c 	movw	r0, #2348	@ 0x92c
 8004f2e:	f7fe fc41 	bl	80037b4 <SX1280HalWriteRegister>
            SX1280HalWriteRegister( REG_LR_RANGINGRERXTXDELAYCAL + 1, ( uint8_t )( ( cal ) & 0xFF ) );
 8004f32:	88fb      	ldrh	r3, [r7, #6]
 8004f34:	b2db      	uxtb	r3, r3
 8004f36:	4619      	mov	r1, r3
 8004f38:	f640 102d 	movw	r0, #2349	@ 0x92d
 8004f3c:	f7fe fc3a 	bl	80037b4 <SX1280HalWriteRegister>
            break;
 8004f40:	e000      	b.n	8004f44 <SX1280SetRangingCalibration+0x38>

        default:
            break;
 8004f42:	bf00      	nop
    }
}
 8004f44:	bf00      	nop
 8004f46:	3708      	adds	r7, #8
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bd80      	pop	{r7, pc}

08004f4c <SX1280RangingClearFilterResult>:

void SX1280RangingClearFilterResult( void )
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b082      	sub	sp, #8
 8004f50:	af00      	add	r7, sp, #0
    uint8_t regVal = SX1280HalReadRegister( REG_LR_RANGINGRESULTCLEARREG );
 8004f52:	f640 1023 	movw	r0, #2339	@ 0x923
 8004f56:	f7fe fc91 	bl	800387c <SX1280HalReadRegister>
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	71fb      	strb	r3, [r7, #7]

    // To clear result, set bit 5 to 1 then to 0
    SX1280HalWriteRegister( REG_LR_RANGINGRESULTCLEARREG, regVal | ( 1 << 5 ) );
 8004f5e:	79fb      	ldrb	r3, [r7, #7]
 8004f60:	f043 0320 	orr.w	r3, r3, #32
 8004f64:	b2db      	uxtb	r3, r3
 8004f66:	4619      	mov	r1, r3
 8004f68:	f640 1023 	movw	r0, #2339	@ 0x923
 8004f6c:	f7fe fc22 	bl	80037b4 <SX1280HalWriteRegister>
    SX1280HalWriteRegister( REG_LR_RANGINGRESULTCLEARREG, regVal & ( ~( 1 << 5 ) ) );
 8004f70:	79fb      	ldrb	r3, [r7, #7]
 8004f72:	f023 0320 	bic.w	r3, r3, #32
 8004f76:	b2db      	uxtb	r3, r3
 8004f78:	4619      	mov	r1, r3
 8004f7a:	f640 1023 	movw	r0, #2339	@ 0x923
 8004f7e:	f7fe fc19 	bl	80037b4 <SX1280HalWriteRegister>
}
 8004f82:	bf00      	nop
 8004f84:	3708      	adds	r7, #8
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}

08004f8a <SX1280RangingSetFilterNumSamples>:

void SX1280RangingSetFilterNumSamples( uint8_t num )
{
 8004f8a:	b580      	push	{r7, lr}
 8004f8c:	b082      	sub	sp, #8
 8004f8e:	af00      	add	r7, sp, #0
 8004f90:	4603      	mov	r3, r0
 8004f92:	71fb      	strb	r3, [r7, #7]
    // Silently set 8 as minimum value
    SX1280HalWriteRegister( REG_LR_RANGINGFILTERWINDOWSIZE, ( num < DEFAULT_RANGING_FILTER_SIZE ) ? DEFAULT_RANGING_FILTER_SIZE : num );
 8004f94:	79fb      	ldrb	r3, [r7, #7]
 8004f96:	2b7f      	cmp	r3, #127	@ 0x7f
 8004f98:	bf38      	it	cc
 8004f9a:	237f      	movcc	r3, #127	@ 0x7f
 8004f9c:	b2db      	uxtb	r3, r3
 8004f9e:	4619      	mov	r1, r3
 8004fa0:	f640 101e 	movw	r0, #2334	@ 0x91e
 8004fa4:	f7fe fc06 	bl	80037b4 <SX1280HalWriteRegister>
}
 8004fa8:	bf00      	nop
 8004faa:	3708      	adds	r7, #8
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bd80      	pop	{r7, pc}

08004fb0 <SX1280SetRangingRole>:
    }
    return 1;
}

void SX1280SetRangingRole( RadioRangingRoles_t role )
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b084      	sub	sp, #16
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[1];

    buf[0] = role;
 8004fba:	79fb      	ldrb	r3, [r7, #7]
 8004fbc:	733b      	strb	r3, [r7, #12]
    SX1280HalWriteCommand( RADIO_SET_RANGING_ROLE, &buf[0], 1 );
 8004fbe:	f107 030c 	add.w	r3, r7, #12
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	4619      	mov	r1, r3
 8004fc6:	20a3      	movs	r0, #163	@ 0xa3
 8004fc8:	f7fe fb38 	bl	800363c <SX1280HalWriteCommand>
}
 8004fcc:	bf00      	nop
 8004fce:	3710      	adds	r7, #16
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}
 8004fd4:	0000      	movs	r0, r0
	...

08004fd8 <SX1280GetFrequencyError>:

    return 1;
}

double SX1280GetFrequencyError( )
{
 8004fd8:	b5b0      	push	{r4, r5, r7, lr}
 8004fda:	b084      	sub	sp, #16
 8004fdc:	af00      	add	r7, sp, #0
    uint8_t efeRaw[3] = {0};
 8004fde:	463b      	mov	r3, r7
 8004fe0:	2100      	movs	r1, #0
 8004fe2:	460a      	mov	r2, r1
 8004fe4:	801a      	strh	r2, [r3, #0]
 8004fe6:	460a      	mov	r2, r1
 8004fe8:	709a      	strb	r2, [r3, #2]
    uint32_t efe = 0;
 8004fea:	2300      	movs	r3, #0
 8004fec:	607b      	str	r3, [r7, #4]
    double efeHz = 0.0;
 8004fee:	f04f 0200 	mov.w	r2, #0
 8004ff2:	f04f 0300 	mov.w	r3, #0
 8004ff6:	e9c7 2302 	strd	r2, r3, [r7, #8]

    switch( SX1280GetPacketType( ) )
 8004ffa:	f7fe fe91 	bl	8003d20 <SX1280GetPacketType>
 8004ffe:	4603      	mov	r3, r0
 8005000:	2b0f      	cmp	r3, #15
 8005002:	d873      	bhi.n	80050ec <SX1280GetFrequencyError+0x114>
 8005004:	a201      	add	r2, pc, #4	@ (adr r2, 800500c <SX1280GetFrequencyError+0x34>)
 8005006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800500a:	bf00      	nop
 800500c:	080050ed 	.word	0x080050ed
 8005010:	0800504d 	.word	0x0800504d
 8005014:	0800504d 	.word	0x0800504d
 8005018:	080050ed 	.word	0x080050ed
 800501c:	080050ed 	.word	0x080050ed
 8005020:	080050ed 	.word	0x080050ed
 8005024:	080050ed 	.word	0x080050ed
 8005028:	080050ed 	.word	0x080050ed
 800502c:	080050ed 	.word	0x080050ed
 8005030:	080050ed 	.word	0x080050ed
 8005034:	080050ed 	.word	0x080050ed
 8005038:	080050ed 	.word	0x080050ed
 800503c:	080050ed 	.word	0x080050ed
 8005040:	080050ed 	.word	0x080050ed
 8005044:	080050ed 	.word	0x080050ed
 8005048:	080050ed 	.word	0x080050ed
    {
        case PACKET_TYPE_LORA:
        case PACKET_TYPE_RANGING:
            efeRaw[0] = SX1280HalReadRegister( REG_LR_ESTIMATED_FREQUENCY_ERROR_MSB );
 800504c:	f640 1054 	movw	r0, #2388	@ 0x954
 8005050:	f7fe fc14 	bl	800387c <SX1280HalReadRegister>
 8005054:	4603      	mov	r3, r0
 8005056:	703b      	strb	r3, [r7, #0]
            efeRaw[1] = SX1280HalReadRegister( REG_LR_ESTIMATED_FREQUENCY_ERROR_MSB + 1 );
 8005058:	f640 1055 	movw	r0, #2389	@ 0x955
 800505c:	f7fe fc0e 	bl	800387c <SX1280HalReadRegister>
 8005060:	4603      	mov	r3, r0
 8005062:	707b      	strb	r3, [r7, #1]
            efeRaw[2] = SX1280HalReadRegister( REG_LR_ESTIMATED_FREQUENCY_ERROR_MSB + 2 );
 8005064:	f640 1056 	movw	r0, #2390	@ 0x956
 8005068:	f7fe fc08 	bl	800387c <SX1280HalReadRegister>
 800506c:	4603      	mov	r3, r0
 800506e:	70bb      	strb	r3, [r7, #2]
            efe = ( efeRaw[0]<<16 ) | ( efeRaw[1]<<8 ) | efeRaw[2];
 8005070:	783b      	ldrb	r3, [r7, #0]
 8005072:	041a      	lsls	r2, r3, #16
 8005074:	787b      	ldrb	r3, [r7, #1]
 8005076:	021b      	lsls	r3, r3, #8
 8005078:	4313      	orrs	r3, r2
 800507a:	78ba      	ldrb	r2, [r7, #2]
 800507c:	4313      	orrs	r3, r2
 800507e:	607b      	str	r3, [r7, #4]
            efe &= REG_LR_ESTIMATED_FREQUENCY_ERROR_MASK;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005086:	607b      	str	r3, [r7, #4]

            efeHz = 1.55 * ( double )SX1280complement2( efe, 20 ) / ( 1600.0 / ( double )SX1280GetLoRaBandwidth( ) * 1000.0 );
 8005088:	2114      	movs	r1, #20
 800508a:	6878      	ldr	r0, [r7, #4]
 800508c:	f7fe fca8 	bl	80039e0 <SX1280complement2>
 8005090:	4603      	mov	r3, r0
 8005092:	4618      	mov	r0, r3
 8005094:	f7fb fa3e 	bl	8000514 <__aeabi_i2d>
 8005098:	a31d      	add	r3, pc, #116	@ (adr r3, 8005110 <SX1280GetFrequencyError+0x138>)
 800509a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800509e:	f7fb faa3 	bl	80005e8 <__aeabi_dmul>
 80050a2:	4602      	mov	r2, r0
 80050a4:	460b      	mov	r3, r1
 80050a6:	4614      	mov	r4, r2
 80050a8:	461d      	mov	r5, r3
 80050aa:	f000 f841 	bl	8005130 <SX1280GetLoRaBandwidth>
 80050ae:	4603      	mov	r3, r0
 80050b0:	4618      	mov	r0, r3
 80050b2:	f7fb fa2f 	bl	8000514 <__aeabi_i2d>
 80050b6:	4602      	mov	r2, r0
 80050b8:	460b      	mov	r3, r1
 80050ba:	f04f 0000 	mov.w	r0, #0
 80050be:	4912      	ldr	r1, [pc, #72]	@ (8005108 <SX1280GetFrequencyError+0x130>)
 80050c0:	f7fb fbbc 	bl	800083c <__aeabi_ddiv>
 80050c4:	4602      	mov	r2, r0
 80050c6:	460b      	mov	r3, r1
 80050c8:	4610      	mov	r0, r2
 80050ca:	4619      	mov	r1, r3
 80050cc:	f04f 0200 	mov.w	r2, #0
 80050d0:	4b0e      	ldr	r3, [pc, #56]	@ (800510c <SX1280GetFrequencyError+0x134>)
 80050d2:	f7fb fa89 	bl	80005e8 <__aeabi_dmul>
 80050d6:	4602      	mov	r2, r0
 80050d8:	460b      	mov	r3, r1
 80050da:	4620      	mov	r0, r4
 80050dc:	4629      	mov	r1, r5
 80050de:	f7fb fbad 	bl	800083c <__aeabi_ddiv>
 80050e2:	4602      	mov	r2, r0
 80050e4:	460b      	mov	r3, r1
 80050e6:	e9c7 2302 	strd	r2, r3, [r7, #8]
            break;
 80050ea:	bf00      	nop
        case PACKET_TYPE_FLRC:
        case PACKET_TYPE_GFSK:
            break;
    }

    return efeHz;
 80050ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80050f0:	ec43 2b17 	vmov	d7, r2, r3
}
 80050f4:	eeb0 0a47 	vmov.f32	s0, s14
 80050f8:	eef0 0a67 	vmov.f32	s1, s15
 80050fc:	3710      	adds	r7, #16
 80050fe:	46bd      	mov	sp, r7
 8005100:	bdb0      	pop	{r4, r5, r7, pc}
 8005102:	bf00      	nop
 8005104:	f3af 8000 	nop.w
 8005108:	40990000 	.word	0x40990000
 800510c:	408f4000 	.word	0x408f4000
 8005110:	cccccccd 	.word	0xcccccccd
 8005114:	3ff8cccc 	.word	0x3ff8cccc

08005118 <SX1280SetPollingMode>:

void SX1280SetPollingMode( void )
{
 8005118:	b480      	push	{r7}
 800511a:	af00      	add	r7, sp, #0
    PollingMode = true;
 800511c:	4b03      	ldr	r3, [pc, #12]	@ (800512c <SX1280SetPollingMode+0x14>)
 800511e:	2201      	movs	r2, #1
 8005120:	701a      	strb	r2, [r3, #0]
}
 8005122:	bf00      	nop
 8005124:	46bd      	mov	sp, r7
 8005126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512a:	4770      	bx	lr
 800512c:	2000377e 	.word	0x2000377e

08005130 <SX1280GetLoRaBandwidth>:

int32_t SX1280GetLoRaBandwidth( )
{
 8005130:	b480      	push	{r7}
 8005132:	b083      	sub	sp, #12
 8005134:	af00      	add	r7, sp, #0
    int32_t bwValue = 0;
 8005136:	2300      	movs	r3, #0
 8005138:	607b      	str	r3, [r7, #4]

    switch( LoRaBandwidth )
 800513a:	4b12      	ldr	r3, [pc, #72]	@ (8005184 <SX1280GetLoRaBandwidth+0x54>)
 800513c:	781b      	ldrb	r3, [r3, #0]
 800513e:	2b34      	cmp	r3, #52	@ 0x34
 8005140:	d00a      	beq.n	8005158 <SX1280GetLoRaBandwidth+0x28>
 8005142:	2b34      	cmp	r3, #52	@ 0x34
 8005144:	dc14      	bgt.n	8005170 <SX1280GetLoRaBandwidth+0x40>
 8005146:	2b26      	cmp	r3, #38	@ 0x26
 8005148:	d009      	beq.n	800515e <SX1280GetLoRaBandwidth+0x2e>
 800514a:	2b26      	cmp	r3, #38	@ 0x26
 800514c:	dc10      	bgt.n	8005170 <SX1280GetLoRaBandwidth+0x40>
 800514e:	2b0a      	cmp	r3, #10
 8005150:	d00b      	beq.n	800516a <SX1280GetLoRaBandwidth+0x3a>
 8005152:	2b18      	cmp	r3, #24
 8005154:	d006      	beq.n	8005164 <SX1280GetLoRaBandwidth+0x34>
 8005156:	e00b      	b.n	8005170 <SX1280GetLoRaBandwidth+0x40>
    {
        case LORA_BW_0200:
            bwValue = 203125;
 8005158:	4b0b      	ldr	r3, [pc, #44]	@ (8005188 <SX1280GetLoRaBandwidth+0x58>)
 800515a:	607b      	str	r3, [r7, #4]
            break;
 800515c:	e00a      	b.n	8005174 <SX1280GetLoRaBandwidth+0x44>

        case LORA_BW_0400:
            bwValue = 406250;
 800515e:	4b0b      	ldr	r3, [pc, #44]	@ (800518c <SX1280GetLoRaBandwidth+0x5c>)
 8005160:	607b      	str	r3, [r7, #4]
            break;
 8005162:	e007      	b.n	8005174 <SX1280GetLoRaBandwidth+0x44>

        case LORA_BW_0800:
            bwValue = 812500;
 8005164:	4b0a      	ldr	r3, [pc, #40]	@ (8005190 <SX1280GetLoRaBandwidth+0x60>)
 8005166:	607b      	str	r3, [r7, #4]
            break;
 8005168:	e004      	b.n	8005174 <SX1280GetLoRaBandwidth+0x44>

        case LORA_BW_1600:
            bwValue = 1625000;
 800516a:	4b0a      	ldr	r3, [pc, #40]	@ (8005194 <SX1280GetLoRaBandwidth+0x64>)
 800516c:	607b      	str	r3, [r7, #4]
            break;
 800516e:	e001      	b.n	8005174 <SX1280GetLoRaBandwidth+0x44>

        default:
            bwValue = 0;
 8005170:	2300      	movs	r3, #0
 8005172:	607b      	str	r3, [r7, #4]
    }
    return bwValue;
 8005174:	687b      	ldr	r3, [r7, #4]
}
 8005176:	4618      	mov	r0, r3
 8005178:	370c      	adds	r7, #12
 800517a:	46bd      	mov	sp, r7
 800517c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005180:	4770      	bx	lr
 8005182:	bf00      	nop
 8005184:	2000377d 	.word	0x2000377d
 8005188:	00031975 	.word	0x00031975
 800518c:	000632ea 	.word	0x000632ea
 8005190:	000c65d4 	.word	0x000c65d4
 8005194:	0018cba8 	.word	0x0018cba8

08005198 <SX1280GetRangingCorrectionPerSfBwGain>:

double SX1280GetRangingCorrectionPerSfBwGain( const RadioLoRaSpreadingFactors_t sf, const RadioLoRaBandwidths_t bw, const int8_t gain){
 8005198:	b480      	push	{r7}
 800519a:	b087      	sub	sp, #28
 800519c:	af00      	add	r7, sp, #0
 800519e:	4603      	mov	r3, r0
 80051a0:	71fb      	strb	r3, [r7, #7]
 80051a2:	460b      	mov	r3, r1
 80051a4:	71bb      	strb	r3, [r7, #6]
 80051a6:	4613      	mov	r3, r2
 80051a8:	717b      	strb	r3, [r7, #5]
    uint8_t sf_index, bw_index;
    
    switch(sf){
 80051aa:	79fb      	ldrb	r3, [r7, #7]
 80051ac:	2bc0      	cmp	r3, #192	@ 0xc0
 80051ae:	d02f      	beq.n	8005210 <SX1280GetRangingCorrectionPerSfBwGain+0x78>
 80051b0:	2bc0      	cmp	r3, #192	@ 0xc0
 80051b2:	dc30      	bgt.n	8005216 <SX1280GetRangingCorrectionPerSfBwGain+0x7e>
 80051b4:	2bb0      	cmp	r3, #176	@ 0xb0
 80051b6:	d028      	beq.n	800520a <SX1280GetRangingCorrectionPerSfBwGain+0x72>
 80051b8:	2bb0      	cmp	r3, #176	@ 0xb0
 80051ba:	dc2c      	bgt.n	8005216 <SX1280GetRangingCorrectionPerSfBwGain+0x7e>
 80051bc:	2ba0      	cmp	r3, #160	@ 0xa0
 80051be:	d021      	beq.n	8005204 <SX1280GetRangingCorrectionPerSfBwGain+0x6c>
 80051c0:	2ba0      	cmp	r3, #160	@ 0xa0
 80051c2:	dc28      	bgt.n	8005216 <SX1280GetRangingCorrectionPerSfBwGain+0x7e>
 80051c4:	2b90      	cmp	r3, #144	@ 0x90
 80051c6:	d01a      	beq.n	80051fe <SX1280GetRangingCorrectionPerSfBwGain+0x66>
 80051c8:	2b90      	cmp	r3, #144	@ 0x90
 80051ca:	dc24      	bgt.n	8005216 <SX1280GetRangingCorrectionPerSfBwGain+0x7e>
 80051cc:	2b80      	cmp	r3, #128	@ 0x80
 80051ce:	d013      	beq.n	80051f8 <SX1280GetRangingCorrectionPerSfBwGain+0x60>
 80051d0:	2b80      	cmp	r3, #128	@ 0x80
 80051d2:	dc20      	bgt.n	8005216 <SX1280GetRangingCorrectionPerSfBwGain+0x7e>
 80051d4:	2b70      	cmp	r3, #112	@ 0x70
 80051d6:	d00c      	beq.n	80051f2 <SX1280GetRangingCorrectionPerSfBwGain+0x5a>
 80051d8:	2b70      	cmp	r3, #112	@ 0x70
 80051da:	dc1c      	bgt.n	8005216 <SX1280GetRangingCorrectionPerSfBwGain+0x7e>
 80051dc:	2b50      	cmp	r3, #80	@ 0x50
 80051de:	d002      	beq.n	80051e6 <SX1280GetRangingCorrectionPerSfBwGain+0x4e>
 80051e0:	2b60      	cmp	r3, #96	@ 0x60
 80051e2:	d003      	beq.n	80051ec <SX1280GetRangingCorrectionPerSfBwGain+0x54>
 80051e4:	e017      	b.n	8005216 <SX1280GetRangingCorrectionPerSfBwGain+0x7e>
        case LORA_SF5:
            sf_index = 0;
 80051e6:	2300      	movs	r3, #0
 80051e8:	75fb      	strb	r3, [r7, #23]
            break;
 80051ea:	e014      	b.n	8005216 <SX1280GetRangingCorrectionPerSfBwGain+0x7e>
        case LORA_SF6:
            sf_index = 1;
 80051ec:	2301      	movs	r3, #1
 80051ee:	75fb      	strb	r3, [r7, #23]
            break;
 80051f0:	e011      	b.n	8005216 <SX1280GetRangingCorrectionPerSfBwGain+0x7e>
        case LORA_SF7:
            sf_index = 2;
 80051f2:	2302      	movs	r3, #2
 80051f4:	75fb      	strb	r3, [r7, #23]
            break;
 80051f6:	e00e      	b.n	8005216 <SX1280GetRangingCorrectionPerSfBwGain+0x7e>
        case LORA_SF8:
            sf_index = 3;
 80051f8:	2303      	movs	r3, #3
 80051fa:	75fb      	strb	r3, [r7, #23]
            break;
 80051fc:	e00b      	b.n	8005216 <SX1280GetRangingCorrectionPerSfBwGain+0x7e>
        case LORA_SF9:
            sf_index = 4;
 80051fe:	2304      	movs	r3, #4
 8005200:	75fb      	strb	r3, [r7, #23]
            break;
 8005202:	e008      	b.n	8005216 <SX1280GetRangingCorrectionPerSfBwGain+0x7e>
        case LORA_SF10:
            sf_index = 5;
 8005204:	2305      	movs	r3, #5
 8005206:	75fb      	strb	r3, [r7, #23]
            break;
 8005208:	e005      	b.n	8005216 <SX1280GetRangingCorrectionPerSfBwGain+0x7e>
		case LORA_SF11:
			sf_index = 6;
 800520a:	2306      	movs	r3, #6
 800520c:	75fb      	strb	r3, [r7, #23]
			break;
 800520e:	e002      	b.n	8005216 <SX1280GetRangingCorrectionPerSfBwGain+0x7e>
		case LORA_SF12:
            sf_index = 7;
 8005210:	2307      	movs	r3, #7
 8005212:	75fb      	strb	r3, [r7, #23]
            break;
 8005214:	bf00      	nop
    }
    switch(bw){
 8005216:	79bb      	ldrb	r3, [r7, #6]
 8005218:	2b26      	cmp	r3, #38	@ 0x26
 800521a:	d006      	beq.n	800522a <SX1280GetRangingCorrectionPerSfBwGain+0x92>
 800521c:	2b26      	cmp	r3, #38	@ 0x26
 800521e:	dc0d      	bgt.n	800523c <SX1280GetRangingCorrectionPerSfBwGain+0xa4>
 8005220:	2b0a      	cmp	r3, #10
 8005222:	d008      	beq.n	8005236 <SX1280GetRangingCorrectionPerSfBwGain+0x9e>
 8005224:	2b18      	cmp	r3, #24
 8005226:	d003      	beq.n	8005230 <SX1280GetRangingCorrectionPerSfBwGain+0x98>
 8005228:	e008      	b.n	800523c <SX1280GetRangingCorrectionPerSfBwGain+0xa4>
        case LORA_BW_0400:
            bw_index = 0;
 800522a:	2300      	movs	r3, #0
 800522c:	75bb      	strb	r3, [r7, #22]
            break;
 800522e:	e005      	b.n	800523c <SX1280GetRangingCorrectionPerSfBwGain+0xa4>
        case LORA_BW_0800:
            bw_index = 1;
 8005230:	2301      	movs	r3, #1
 8005232:	75bb      	strb	r3, [r7, #22]
            break;
 8005234:	e002      	b.n	800523c <SX1280GetRangingCorrectionPerSfBwGain+0xa4>
        case LORA_BW_1600:
            bw_index = 2;
 8005236:	2302      	movs	r3, #2
 8005238:	75bb      	strb	r3, [r7, #22]
            break;
 800523a:	bf00      	nop
    }
    
    double correction = RangingCorrectionPerSfBwGain[sf_index][bw_index][gain];
 800523c:	7dfa      	ldrb	r2, [r7, #23]
 800523e:	7db9      	ldrb	r1, [r7, #22]
 8005240:	480d      	ldr	r0, [pc, #52]	@ (8005278 <SX1280GetRangingCorrectionPerSfBwGain+0xe0>)
 8005242:	4613      	mov	r3, r2
 8005244:	005b      	lsls	r3, r3, #1
 8005246:	4413      	add	r3, r2
 8005248:	440b      	add	r3, r1
 800524a:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800524e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8005252:	00db      	lsls	r3, r3, #3
 8005254:	4413      	add	r3, r2
 8005256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800525a:	e9c7 2302 	strd	r2, r3, [r7, #8]
    return correction;
 800525e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005262:	ec43 2b17 	vmov	d7, r2, r3
}
 8005266:	eeb0 0a47 	vmov.f32	s0, s14
 800526a:	eef0 0a67 	vmov.f32	s1, s15
 800526e:	371c      	adds	r7, #28
 8005270:	46bd      	mov	sp, r7
 8005272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005276:	4770      	bx	lr
 8005278:	2000002c 	.word	0x2000002c

0800527c <SX1280SetInterruptMode>:
    }
    return correctedValue;
}

void SX1280SetInterruptMode( void )
{
 800527c:	b480      	push	{r7}
 800527e:	af00      	add	r7, sp, #0
    PollingMode = false;
 8005280:	4b03      	ldr	r3, [pc, #12]	@ (8005290 <SX1280SetInterruptMode+0x14>)
 8005282:	2200      	movs	r2, #0
 8005284:	701a      	strb	r2, [r3, #0]
}
 8005286:	bf00      	nop
 8005288:	46bd      	mov	sp, r7
 800528a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528e:	4770      	bx	lr
 8005290:	2000377e 	.word	0x2000377e

08005294 <SX1280OnDioIrq>:

void SX1280OnDioIrq( void )
{
 8005294:	b580      	push	{r7, lr}
 8005296:	af00      	add	r7, sp, #0
    /*
     * When polling mode is activated, it is up to the application to call
     * ProcessIrqs( ). Otherwise, the driver automatically calls ProcessIrqs( )
     * on radio interrupt.
     */
    if( PollingMode == true )
 8005298:	4b05      	ldr	r3, [pc, #20]	@ (80052b0 <SX1280OnDioIrq+0x1c>)
 800529a:	781b      	ldrb	r3, [r3, #0]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d003      	beq.n	80052a8 <SX1280OnDioIrq+0x14>
    {
        IrqState = true;
 80052a0:	4b04      	ldr	r3, [pc, #16]	@ (80052b4 <SX1280OnDioIrq+0x20>)
 80052a2:	2201      	movs	r2, #1
 80052a4:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        SX1280ProcessIrqs( );
    }
}
 80052a6:	e001      	b.n	80052ac <SX1280OnDioIrq+0x18>
        SX1280ProcessIrqs( );
 80052a8:	f000 f806 	bl	80052b8 <SX1280ProcessIrqs>
}
 80052ac:	bf00      	nop
 80052ae:	bd80      	pop	{r7, pc}
 80052b0:	2000377e 	.word	0x2000377e
 80052b4:	2000377f 	.word	0x2000377f

080052b8 <SX1280ProcessIrqs>:

void SX1280ProcessIrqs( void )
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b082      	sub	sp, #8
 80052bc:	af00      	add	r7, sp, #0
    RadioPacketTypes_t packetType = PACKET_TYPE_NONE;
 80052be:	230f      	movs	r3, #15
 80052c0:	71fb      	strb	r3, [r7, #7]

    if( SX1280GetOpMode( ) == MODE_SLEEP )
 80052c2:	f7fe fc0d 	bl	8003ae0 <SX1280GetOpMode>
 80052c6:	4603      	mov	r3, r0
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	f000 828d 	beq.w	80057e8 <SX1280ProcessIrqs+0x530>
    {
        return; // DIO glitch on V2b :-)
    }

    if( PollingMode == true )
 80052ce:	4b85      	ldr	r3, [pc, #532]	@ (80054e4 <SX1280ProcessIrqs+0x22c>)
 80052d0:	781b      	ldrb	r3, [r3, #0]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d00b      	beq.n	80052ee <SX1280ProcessIrqs+0x36>
    {
        if( IrqState == true )
 80052d6:	4b84      	ldr	r3, [pc, #528]	@ (80054e8 <SX1280ProcessIrqs+0x230>)
 80052d8:	781b      	ldrb	r3, [r3, #0]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	f000 8286 	beq.w	80057ec <SX1280ProcessIrqs+0x534>
  __ASM volatile ("cpsid i" : : : "memory");
 80052e0:	b672      	cpsid	i
}
 80052e2:	bf00      	nop
        {
            __disable_irq( );
            IrqState = false;
 80052e4:	4b80      	ldr	r3, [pc, #512]	@ (80054e8 <SX1280ProcessIrqs+0x230>)
 80052e6:	2200      	movs	r2, #0
 80052e8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80052ea:	b662      	cpsie	i
}
 80052ec:	bf00      	nop
        {
            return;
        }
    }

    packetType = SX1280GetPacketType( );
 80052ee:	f7fe fd17 	bl	8003d20 <SX1280GetPacketType>
 80052f2:	4603      	mov	r3, r0
 80052f4:	71fb      	strb	r3, [r7, #7]
    uint16_t irqRegs = SX1280GetIrqStatus( );
 80052f6:	f7ff fa10 	bl	800471a <SX1280GetIrqStatus>
 80052fa:	4603      	mov	r3, r0
 80052fc:	80bb      	strh	r3, [r7, #4]
    SX1280ClearIrqStatus( IRQ_RADIO_ALL );
 80052fe:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8005302:	f7ff fa20 	bl	8004746 <SX1280ClearIrqStatus>

    switch( packetType )
 8005306:	79fb      	ldrb	r3, [r7, #7]
 8005308:	2b04      	cmp	r3, #4
 800530a:	f200 8271 	bhi.w	80057f0 <SX1280ProcessIrqs+0x538>
 800530e:	a201      	add	r2, pc, #4	@ (adr r2, 8005314 <SX1280ProcessIrqs+0x5c>)
 8005310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005314:	08005329 	.word	0x08005329
 8005318:	08005497 	.word	0x08005497
 800531c:	0800569d 	.word	0x0800569d
 8005320:	08005329 	.word	0x08005329
 8005324:	08005329 	.word	0x08005329
    {
        case PACKET_TYPE_GFSK:
        case PACKET_TYPE_FLRC:
        case PACKET_TYPE_BLE:
            switch( OperatingMode )
 8005328:	4b70      	ldr	r3, [pc, #448]	@ (80054ec <SX1280ProcessIrqs+0x234>)
 800532a:	781b      	ldrb	r3, [r3, #0]
 800532c:	2b04      	cmp	r3, #4
 800532e:	f000 8087 	beq.w	8005440 <SX1280ProcessIrqs+0x188>
 8005332:	2b05      	cmp	r3, #5
 8005334:	f040 80a9 	bne.w	800548a <SX1280ProcessIrqs+0x1d2>
            {
                case MODE_RX:
                    if( ( irqRegs & IRQ_RX_DONE ) == IRQ_RX_DONE )
 8005338:	88bb      	ldrh	r3, [r7, #4]
 800533a:	f003 0302 	and.w	r3, r3, #2
 800533e:	2b00      	cmp	r3, #0
 8005340:	d034      	beq.n	80053ac <SX1280ProcessIrqs+0xf4>
                    {
                        if( ( irqRegs & IRQ_CRC_ERROR ) == IRQ_CRC_ERROR )
 8005342:	88bb      	ldrh	r3, [r7, #4]
 8005344:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005348:	2b00      	cmp	r3, #0
 800534a:	d00e      	beq.n	800536a <SX1280ProcessIrqs+0xb2>
                        {
                            if( ( RadioCallbacks != NULL ) && ( RadioCallbacks->rxError != NULL ) )
 800534c:	4b68      	ldr	r3, [pc, #416]	@ (80054f0 <SX1280ProcessIrqs+0x238>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d02b      	beq.n	80053ac <SX1280ProcessIrqs+0xf4>
 8005354:	4b66      	ldr	r3, [pc, #408]	@ (80054f0 <SX1280ProcessIrqs+0x238>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	699b      	ldr	r3, [r3, #24]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d026      	beq.n	80053ac <SX1280ProcessIrqs+0xf4>
                            {
                                RadioCallbacks->rxError( IRQ_CRC_ERROR_CODE );
 800535e:	4b64      	ldr	r3, [pc, #400]	@ (80054f0 <SX1280ProcessIrqs+0x238>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	699b      	ldr	r3, [r3, #24]
 8005364:	2002      	movs	r0, #2
 8005366:	4798      	blx	r3
 8005368:	e020      	b.n	80053ac <SX1280ProcessIrqs+0xf4>
                            }
                        }
                        else if( ( irqRegs & IRQ_SYNCWORD_ERROR ) == IRQ_SYNCWORD_ERROR )
 800536a:	88bb      	ldrh	r3, [r7, #4]
 800536c:	f003 0308 	and.w	r3, r3, #8
 8005370:	2b00      	cmp	r3, #0
 8005372:	d00e      	beq.n	8005392 <SX1280ProcessIrqs+0xda>
                        {
                            if( ( RadioCallbacks != NULL ) && ( RadioCallbacks->rxError != NULL ) )
 8005374:	4b5e      	ldr	r3, [pc, #376]	@ (80054f0 <SX1280ProcessIrqs+0x238>)
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d017      	beq.n	80053ac <SX1280ProcessIrqs+0xf4>
 800537c:	4b5c      	ldr	r3, [pc, #368]	@ (80054f0 <SX1280ProcessIrqs+0x238>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	699b      	ldr	r3, [r3, #24]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d012      	beq.n	80053ac <SX1280ProcessIrqs+0xf4>
                            {
                                RadioCallbacks->rxError( IRQ_SYNCWORD_ERROR_CODE );
 8005386:	4b5a      	ldr	r3, [pc, #360]	@ (80054f0 <SX1280ProcessIrqs+0x238>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	699b      	ldr	r3, [r3, #24]
 800538c:	2001      	movs	r0, #1
 800538e:	4798      	blx	r3
 8005390:	e00c      	b.n	80053ac <SX1280ProcessIrqs+0xf4>
                            }
                        }
                        else
                        {
                            if( ( RadioCallbacks != NULL ) && ( RadioCallbacks->rxDone != NULL ) )
 8005392:	4b57      	ldr	r3, [pc, #348]	@ (80054f0 <SX1280ProcessIrqs+0x238>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d008      	beq.n	80053ac <SX1280ProcessIrqs+0xf4>
 800539a:	4b55      	ldr	r3, [pc, #340]	@ (80054f0 <SX1280ProcessIrqs+0x238>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d003      	beq.n	80053ac <SX1280ProcessIrqs+0xf4>
                            {
                                RadioCallbacks->rxDone( );
 80053a4:	4b52      	ldr	r3, [pc, #328]	@ (80054f0 <SX1280ProcessIrqs+0x238>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	685b      	ldr	r3, [r3, #4]
 80053aa:	4798      	blx	r3
                            }
                        }
                    }
                    if( ( irqRegs & IRQ_SYNCWORD_VALID ) == IRQ_SYNCWORD_VALID )
 80053ac:	88bb      	ldrh	r3, [r7, #4]
 80053ae:	f003 0304 	and.w	r3, r3, #4
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d00c      	beq.n	80053d0 <SX1280ProcessIrqs+0x118>
                    {
                        if( ( RadioCallbacks != NULL ) && ( RadioCallbacks->rxSyncWordDone != NULL ) )
 80053b6:	4b4e      	ldr	r3, [pc, #312]	@ (80054f0 <SX1280ProcessIrqs+0x238>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d008      	beq.n	80053d0 <SX1280ProcessIrqs+0x118>
 80053be:	4b4c      	ldr	r3, [pc, #304]	@ (80054f0 <SX1280ProcessIrqs+0x238>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d003      	beq.n	80053d0 <SX1280ProcessIrqs+0x118>
                        {
                            RadioCallbacks->rxSyncWordDone( );
 80053c8:	4b49      	ldr	r3, [pc, #292]	@ (80054f0 <SX1280ProcessIrqs+0x238>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	689b      	ldr	r3, [r3, #8]
 80053ce:	4798      	blx	r3
                        }
                    }
                    if( ( irqRegs & IRQ_SYNCWORD_ERROR ) == IRQ_SYNCWORD_ERROR )
 80053d0:	88bb      	ldrh	r3, [r7, #4]
 80053d2:	f003 0308 	and.w	r3, r3, #8
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d00d      	beq.n	80053f6 <SX1280ProcessIrqs+0x13e>
                    {
                        if( ( RadioCallbacks != NULL ) && ( RadioCallbacks->rxError != NULL ) )
 80053da:	4b45      	ldr	r3, [pc, #276]	@ (80054f0 <SX1280ProcessIrqs+0x238>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d009      	beq.n	80053f6 <SX1280ProcessIrqs+0x13e>
 80053e2:	4b43      	ldr	r3, [pc, #268]	@ (80054f0 <SX1280ProcessIrqs+0x238>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	699b      	ldr	r3, [r3, #24]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d004      	beq.n	80053f6 <SX1280ProcessIrqs+0x13e>
                        {
                            RadioCallbacks->rxError( IRQ_SYNCWORD_ERROR_CODE );
 80053ec:	4b40      	ldr	r3, [pc, #256]	@ (80054f0 <SX1280ProcessIrqs+0x238>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	699b      	ldr	r3, [r3, #24]
 80053f2:	2001      	movs	r0, #1
 80053f4:	4798      	blx	r3
                        }
                    }
                    if( ( irqRegs & IRQ_RX_TX_TIMEOUT ) == IRQ_RX_TX_TIMEOUT )
 80053f6:	88bb      	ldrh	r3, [r7, #4]
 80053f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d00c      	beq.n	800541a <SX1280ProcessIrqs+0x162>
                    {
                        if( ( RadioCallbacks != NULL ) && ( RadioCallbacks->rxTimeout != NULL ) )
 8005400:	4b3b      	ldr	r3, [pc, #236]	@ (80054f0 <SX1280ProcessIrqs+0x238>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d008      	beq.n	800541a <SX1280ProcessIrqs+0x162>
 8005408:	4b39      	ldr	r3, [pc, #228]	@ (80054f0 <SX1280ProcessIrqs+0x238>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	695b      	ldr	r3, [r3, #20]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d003      	beq.n	800541a <SX1280ProcessIrqs+0x162>
                        {
                            RadioCallbacks->rxTimeout( );
 8005412:	4b37      	ldr	r3, [pc, #220]	@ (80054f0 <SX1280ProcessIrqs+0x238>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	695b      	ldr	r3, [r3, #20]
 8005418:	4798      	blx	r3
                        }
                    }
                    if( ( irqRegs & IRQ_TX_DONE ) == IRQ_TX_DONE )
 800541a:	88bb      	ldrh	r3, [r7, #4]
 800541c:	f003 0301 	and.w	r3, r3, #1
 8005420:	2b00      	cmp	r3, #0
 8005422:	d034      	beq.n	800548e <SX1280ProcessIrqs+0x1d6>
                    {
                        if( ( RadioCallbacks != NULL ) && ( RadioCallbacks->txDone != NULL ) )
 8005424:	4b32      	ldr	r3, [pc, #200]	@ (80054f0 <SX1280ProcessIrqs+0x238>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d030      	beq.n	800548e <SX1280ProcessIrqs+0x1d6>
 800542c:	4b30      	ldr	r3, [pc, #192]	@ (80054f0 <SX1280ProcessIrqs+0x238>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d02b      	beq.n	800548e <SX1280ProcessIrqs+0x1d6>
                        {
                            RadioCallbacks->txDone( );
 8005436:	4b2e      	ldr	r3, [pc, #184]	@ (80054f0 <SX1280ProcessIrqs+0x238>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4798      	blx	r3
                        }
                    }
                    break;
 800543e:	e026      	b.n	800548e <SX1280ProcessIrqs+0x1d6>
                case MODE_TX:
                    if( ( irqRegs & IRQ_TX_DONE ) == IRQ_TX_DONE )
 8005440:	88bb      	ldrh	r3, [r7, #4]
 8005442:	f003 0301 	and.w	r3, r3, #1
 8005446:	2b00      	cmp	r3, #0
 8005448:	d00c      	beq.n	8005464 <SX1280ProcessIrqs+0x1ac>
                    {
                        if( ( RadioCallbacks != NULL ) && ( RadioCallbacks->txDone != NULL ) )
 800544a:	4b29      	ldr	r3, [pc, #164]	@ (80054f0 <SX1280ProcessIrqs+0x238>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d008      	beq.n	8005464 <SX1280ProcessIrqs+0x1ac>
 8005452:	4b27      	ldr	r3, [pc, #156]	@ (80054f0 <SX1280ProcessIrqs+0x238>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d003      	beq.n	8005464 <SX1280ProcessIrqs+0x1ac>
                        {
                            RadioCallbacks->txDone( );
 800545c:	4b24      	ldr	r3, [pc, #144]	@ (80054f0 <SX1280ProcessIrqs+0x238>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4798      	blx	r3
                        }
                    }
                    if( ( irqRegs & IRQ_RX_TX_TIMEOUT ) == IRQ_RX_TX_TIMEOUT )
 8005464:	88bb      	ldrh	r3, [r7, #4]
 8005466:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800546a:	2b00      	cmp	r3, #0
 800546c:	d011      	beq.n	8005492 <SX1280ProcessIrqs+0x1da>
                    {
                        if( ( RadioCallbacks != NULL ) && ( RadioCallbacks->txTimeout != NULL ) )
 800546e:	4b20      	ldr	r3, [pc, #128]	@ (80054f0 <SX1280ProcessIrqs+0x238>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d00d      	beq.n	8005492 <SX1280ProcessIrqs+0x1da>
 8005476:	4b1e      	ldr	r3, [pc, #120]	@ (80054f0 <SX1280ProcessIrqs+0x238>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	691b      	ldr	r3, [r3, #16]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d008      	beq.n	8005492 <SX1280ProcessIrqs+0x1da>
                        {
                            RadioCallbacks->txTimeout( );
 8005480:	4b1b      	ldr	r3, [pc, #108]	@ (80054f0 <SX1280ProcessIrqs+0x238>)
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	691b      	ldr	r3, [r3, #16]
 8005486:	4798      	blx	r3
                        }
                    }
                    break;
 8005488:	e003      	b.n	8005492 <SX1280ProcessIrqs+0x1da>
                default:
                    // Unexpected IRQ: silently returns
                    break;
 800548a:	bf00      	nop
 800548c:	e1b1      	b.n	80057f2 <SX1280ProcessIrqs+0x53a>
                    break;
 800548e:	bf00      	nop
 8005490:	e1af      	b.n	80057f2 <SX1280ProcessIrqs+0x53a>
                    break;
 8005492:	bf00      	nop
            }
            break;
 8005494:	e1ad      	b.n	80057f2 <SX1280ProcessIrqs+0x53a>
        case PACKET_TYPE_LORA:
            switch( OperatingMode )
 8005496:	4b15      	ldr	r3, [pc, #84]	@ (80054ec <SX1280ProcessIrqs+0x234>)
 8005498:	781b      	ldrb	r3, [r3, #0]
 800549a:	2b06      	cmp	r3, #6
 800549c:	f000 80b9 	beq.w	8005612 <SX1280ProcessIrqs+0x35a>
 80054a0:	2b06      	cmp	r3, #6
 80054a2:	f300 80f1 	bgt.w	8005688 <SX1280ProcessIrqs+0x3d0>
 80054a6:	2b04      	cmp	r3, #4
 80054a8:	f000 808e 	beq.w	80055c8 <SX1280ProcessIrqs+0x310>
 80054ac:	2b05      	cmp	r3, #5
 80054ae:	f040 80eb 	bne.w	8005688 <SX1280ProcessIrqs+0x3d0>
            {
                case MODE_RX:
                    if( ( irqRegs & IRQ_RX_DONE ) == IRQ_RX_DONE )
 80054b2:	88bb      	ldrh	r3, [r7, #4]
 80054b4:	f003 0302 	and.w	r3, r3, #2
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d028      	beq.n	800550e <SX1280ProcessIrqs+0x256>
                    {
                        if( ( irqRegs & IRQ_CRC_ERROR ) == IRQ_CRC_ERROR )
 80054bc:	88bb      	ldrh	r3, [r7, #4]
 80054be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d016      	beq.n	80054f4 <SX1280ProcessIrqs+0x23c>
                        {
                            if( ( RadioCallbacks != NULL ) && ( RadioCallbacks->rxError != NULL ) )
 80054c6:	4b0a      	ldr	r3, [pc, #40]	@ (80054f0 <SX1280ProcessIrqs+0x238>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d01f      	beq.n	800550e <SX1280ProcessIrqs+0x256>
 80054ce:	4b08      	ldr	r3, [pc, #32]	@ (80054f0 <SX1280ProcessIrqs+0x238>)
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	699b      	ldr	r3, [r3, #24]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d01a      	beq.n	800550e <SX1280ProcessIrqs+0x256>
                            {
                                RadioCallbacks->rxError( IRQ_CRC_ERROR_CODE );
 80054d8:	4b05      	ldr	r3, [pc, #20]	@ (80054f0 <SX1280ProcessIrqs+0x238>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	699b      	ldr	r3, [r3, #24]
 80054de:	2002      	movs	r0, #2
 80054e0:	4798      	blx	r3
 80054e2:	e014      	b.n	800550e <SX1280ProcessIrqs+0x256>
 80054e4:	2000377e 	.word	0x2000377e
 80054e8:	2000377f 	.word	0x2000377f
 80054ec:	2000377b 	.word	0x2000377b
 80054f0:	20003780 	.word	0x20003780
                            }
                        }
                        else
                        {
                            if( ( RadioCallbacks != NULL ) && ( RadioCallbacks->rxDone != NULL ) )
 80054f4:	4b68      	ldr	r3, [pc, #416]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d008      	beq.n	800550e <SX1280ProcessIrqs+0x256>
 80054fc:	4b66      	ldr	r3, [pc, #408]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d003      	beq.n	800550e <SX1280ProcessIrqs+0x256>
                            {
                                RadioCallbacks->rxDone( );
 8005506:	4b64      	ldr	r3, [pc, #400]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	4798      	blx	r3
                            }
                        }
                    }
                    if( ( irqRegs & IRQ_HEADER_VALID ) == IRQ_HEADER_VALID )
 800550e:	88bb      	ldrh	r3, [r7, #4]
 8005510:	f003 0310 	and.w	r3, r3, #16
 8005514:	2b00      	cmp	r3, #0
 8005516:	d00c      	beq.n	8005532 <SX1280ProcessIrqs+0x27a>
                    {
                        if( ( RadioCallbacks != NULL ) && ( RadioCallbacks->rxHeaderDone != NULL ) )
 8005518:	4b5f      	ldr	r3, [pc, #380]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d008      	beq.n	8005532 <SX1280ProcessIrqs+0x27a>
 8005520:	4b5d      	ldr	r3, [pc, #372]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	68db      	ldr	r3, [r3, #12]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d003      	beq.n	8005532 <SX1280ProcessIrqs+0x27a>
                        {
                            RadioCallbacks->rxHeaderDone( );
 800552a:	4b5b      	ldr	r3, [pc, #364]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	68db      	ldr	r3, [r3, #12]
 8005530:	4798      	blx	r3
                        }
                    }
                    if( ( irqRegs & IRQ_HEADER_ERROR ) == IRQ_HEADER_ERROR )
 8005532:	88bb      	ldrh	r3, [r7, #4]
 8005534:	f003 0320 	and.w	r3, r3, #32
 8005538:	2b00      	cmp	r3, #0
 800553a:	d00d      	beq.n	8005558 <SX1280ProcessIrqs+0x2a0>
                    {
                        if( ( RadioCallbacks != NULL ) && ( RadioCallbacks->rxError != NULL ) )
 800553c:	4b56      	ldr	r3, [pc, #344]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d009      	beq.n	8005558 <SX1280ProcessIrqs+0x2a0>
 8005544:	4b54      	ldr	r3, [pc, #336]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	699b      	ldr	r3, [r3, #24]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d004      	beq.n	8005558 <SX1280ProcessIrqs+0x2a0>
                        {
                            RadioCallbacks->rxError( IRQ_HEADER_ERROR_CODE );
 800554e:	4b52      	ldr	r3, [pc, #328]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	699b      	ldr	r3, [r3, #24]
 8005554:	2000      	movs	r0, #0
 8005556:	4798      	blx	r3
                        }
                    }
                    if( ( irqRegs & IRQ_RX_TX_TIMEOUT ) == IRQ_RX_TX_TIMEOUT )
 8005558:	88bb      	ldrh	r3, [r7, #4]
 800555a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800555e:	2b00      	cmp	r3, #0
 8005560:	d00c      	beq.n	800557c <SX1280ProcessIrqs+0x2c4>
                    {
                        if( ( RadioCallbacks != NULL ) && ( RadioCallbacks->rxTimeout != NULL ) )
 8005562:	4b4d      	ldr	r3, [pc, #308]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d008      	beq.n	800557c <SX1280ProcessIrqs+0x2c4>
 800556a:	4b4b      	ldr	r3, [pc, #300]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	695b      	ldr	r3, [r3, #20]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d003      	beq.n	800557c <SX1280ProcessIrqs+0x2c4>
                        {
                            RadioCallbacks->rxTimeout( );
 8005574:	4b48      	ldr	r3, [pc, #288]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	695b      	ldr	r3, [r3, #20]
 800557a:	4798      	blx	r3
                        }
                    }
                    if( ( irqRegs & IRQ_RANGING_SLAVE_REQUEST_DISCARDED ) == IRQ_RANGING_SLAVE_REQUEST_DISCARDED )
 800557c:	88bb      	ldrh	r3, [r7, #4]
 800557e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005582:	2b00      	cmp	r3, #0
 8005584:	d00d      	beq.n	80055a2 <SX1280ProcessIrqs+0x2ea>
                    {
                        if( ( RadioCallbacks != NULL ) && ( RadioCallbacks->rxError != NULL ) )
 8005586:	4b44      	ldr	r3, [pc, #272]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d009      	beq.n	80055a2 <SX1280ProcessIrqs+0x2ea>
 800558e:	4b42      	ldr	r3, [pc, #264]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	699b      	ldr	r3, [r3, #24]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d004      	beq.n	80055a2 <SX1280ProcessIrqs+0x2ea>
                        {
                            RadioCallbacks->rxError( IRQ_RANGING_ON_LORA_ERROR_CODE );
 8005598:	4b3f      	ldr	r3, [pc, #252]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	699b      	ldr	r3, [r3, #24]
 800559e:	2003      	movs	r0, #3
 80055a0:	4798      	blx	r3
                        }
                    }
                    if( ( irqRegs & IRQ_TX_DONE ) == IRQ_TX_DONE )
 80055a2:	88bb      	ldrh	r3, [r7, #4]
 80055a4:	f003 0301 	and.w	r3, r3, #1
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d06f      	beq.n	800568c <SX1280ProcessIrqs+0x3d4>
                    {
                        if( ( RadioCallbacks != NULL ) && ( RadioCallbacks->txDone != NULL ) )
 80055ac:	4b3a      	ldr	r3, [pc, #232]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d06b      	beq.n	800568c <SX1280ProcessIrqs+0x3d4>
 80055b4:	4b38      	ldr	r3, [pc, #224]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d066      	beq.n	800568c <SX1280ProcessIrqs+0x3d4>
                        {
                            RadioCallbacks->txDone( );
 80055be:	4b36      	ldr	r3, [pc, #216]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4798      	blx	r3
                        }
                    }
                    break;
 80055c6:	e061      	b.n	800568c <SX1280ProcessIrqs+0x3d4>
                case MODE_TX:
                    if( ( irqRegs & IRQ_TX_DONE ) == IRQ_TX_DONE )
 80055c8:	88bb      	ldrh	r3, [r7, #4]
 80055ca:	f003 0301 	and.w	r3, r3, #1
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d00c      	beq.n	80055ec <SX1280ProcessIrqs+0x334>
                    {
                        if( ( RadioCallbacks != NULL ) && ( RadioCallbacks->txDone != NULL ) )
 80055d2:	4b31      	ldr	r3, [pc, #196]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d008      	beq.n	80055ec <SX1280ProcessIrqs+0x334>
 80055da:	4b2f      	ldr	r3, [pc, #188]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d003      	beq.n	80055ec <SX1280ProcessIrqs+0x334>
                        {
                            RadioCallbacks->txDone( );
 80055e4:	4b2c      	ldr	r3, [pc, #176]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4798      	blx	r3
                        }
                    }
                    if( ( irqRegs & IRQ_RX_TX_TIMEOUT ) == IRQ_RX_TX_TIMEOUT )
 80055ec:	88bb      	ldrh	r3, [r7, #4]
 80055ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d04c      	beq.n	8005690 <SX1280ProcessIrqs+0x3d8>
                    {
                        if( ( RadioCallbacks != NULL ) && ( RadioCallbacks->txTimeout != NULL ) )
 80055f6:	4b28      	ldr	r3, [pc, #160]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d048      	beq.n	8005690 <SX1280ProcessIrqs+0x3d8>
 80055fe:	4b26      	ldr	r3, [pc, #152]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	691b      	ldr	r3, [r3, #16]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d043      	beq.n	8005690 <SX1280ProcessIrqs+0x3d8>
                        {
                            RadioCallbacks->txTimeout( );
 8005608:	4b23      	ldr	r3, [pc, #140]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	691b      	ldr	r3, [r3, #16]
 800560e:	4798      	blx	r3
                        }
                    }
                    break;
 8005610:	e03e      	b.n	8005690 <SX1280ProcessIrqs+0x3d8>
                case MODE_CAD:
                    if( ( irqRegs & IRQ_CAD_DONE ) == IRQ_CAD_DONE )
 8005612:	88bb      	ldrh	r3, [r7, #4]
 8005614:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005618:	2b00      	cmp	r3, #0
 800561a:	d022      	beq.n	8005662 <SX1280ProcessIrqs+0x3aa>
                    {
                        if( ( irqRegs & IRQ_CAD_ACTIVITY_DETECTED ) == IRQ_CAD_ACTIVITY_DETECTED )
 800561c:	88bb      	ldrh	r3, [r7, #4]
 800561e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005622:	2b00      	cmp	r3, #0
 8005624:	d00e      	beq.n	8005644 <SX1280ProcessIrqs+0x38c>
                        {
                            if( ( RadioCallbacks != NULL ) && ( RadioCallbacks->cadDone != NULL ) )
 8005626:	4b1c      	ldr	r3, [pc, #112]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d032      	beq.n	8005694 <SX1280ProcessIrqs+0x3dc>
 800562e:	4b1a      	ldr	r3, [pc, #104]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	6a1b      	ldr	r3, [r3, #32]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d02d      	beq.n	8005694 <SX1280ProcessIrqs+0x3dc>
                            {
                                RadioCallbacks->cadDone( true );
 8005638:	4b17      	ldr	r3, [pc, #92]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	6a1b      	ldr	r3, [r3, #32]
 800563e:	2001      	movs	r0, #1
 8005640:	4798      	blx	r3
                        if( ( RadioCallbacks != NULL ) && ( RadioCallbacks->rxTimeout != NULL ) )
                        {
                            RadioCallbacks->rxTimeout( );
                        }
                    }
                    break;
 8005642:	e027      	b.n	8005694 <SX1280ProcessIrqs+0x3dc>
                            if( ( RadioCallbacks != NULL ) && ( RadioCallbacks->cadDone != NULL ) )
 8005644:	4b14      	ldr	r3, [pc, #80]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d023      	beq.n	8005694 <SX1280ProcessIrqs+0x3dc>
 800564c:	4b12      	ldr	r3, [pc, #72]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	6a1b      	ldr	r3, [r3, #32]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d01e      	beq.n	8005694 <SX1280ProcessIrqs+0x3dc>
                                RadioCallbacks->cadDone( false );
 8005656:	4b10      	ldr	r3, [pc, #64]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	6a1b      	ldr	r3, [r3, #32]
 800565c:	2000      	movs	r0, #0
 800565e:	4798      	blx	r3
                    break;
 8005660:	e018      	b.n	8005694 <SX1280ProcessIrqs+0x3dc>
                    else if( ( irqRegs & IRQ_RX_TX_TIMEOUT ) == IRQ_RX_TX_TIMEOUT )
 8005662:	88bb      	ldrh	r3, [r7, #4]
 8005664:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005668:	2b00      	cmp	r3, #0
 800566a:	d013      	beq.n	8005694 <SX1280ProcessIrqs+0x3dc>
                        if( ( RadioCallbacks != NULL ) && ( RadioCallbacks->rxTimeout != NULL ) )
 800566c:	4b0a      	ldr	r3, [pc, #40]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d00f      	beq.n	8005694 <SX1280ProcessIrqs+0x3dc>
 8005674:	4b08      	ldr	r3, [pc, #32]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	695b      	ldr	r3, [r3, #20]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d00a      	beq.n	8005694 <SX1280ProcessIrqs+0x3dc>
                            RadioCallbacks->rxTimeout( );
 800567e:	4b06      	ldr	r3, [pc, #24]	@ (8005698 <SX1280ProcessIrqs+0x3e0>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	695b      	ldr	r3, [r3, #20]
 8005684:	4798      	blx	r3
                    break;
 8005686:	e005      	b.n	8005694 <SX1280ProcessIrqs+0x3dc>
                default:
                    // Unexpected IRQ: silently returns
                    break;
 8005688:	bf00      	nop
 800568a:	e0b2      	b.n	80057f2 <SX1280ProcessIrqs+0x53a>
                    break;
 800568c:	bf00      	nop
 800568e:	e0b0      	b.n	80057f2 <SX1280ProcessIrqs+0x53a>
                    break;
 8005690:	bf00      	nop
 8005692:	e0ae      	b.n	80057f2 <SX1280ProcessIrqs+0x53a>
                    break;
 8005694:	bf00      	nop
            }
            break;
 8005696:	e0ac      	b.n	80057f2 <SX1280ProcessIrqs+0x53a>
 8005698:	20003780 	.word	0x20003780
        case PACKET_TYPE_RANGING:
            switch( OperatingMode )
 800569c:	4b56      	ldr	r3, [pc, #344]	@ (80057f8 <SX1280ProcessIrqs+0x540>)
 800569e:	781b      	ldrb	r3, [r3, #0]
 80056a0:	2b04      	cmp	r3, #4
 80056a2:	d074      	beq.n	800578e <SX1280ProcessIrqs+0x4d6>
 80056a4:	2b05      	cmp	r3, #5
 80056a6:	f040 8099 	bne.w	80057dc <SX1280ProcessIrqs+0x524>
            {
                // MODE_RX indicates an IRQ on the Slave side
                case MODE_RX:
                    if( ( irqRegs & IRQ_RANGING_SLAVE_REQUEST_DISCARDED ) == IRQ_RANGING_SLAVE_REQUEST_DISCARDED )
 80056aa:	88bb      	ldrh	r3, [r7, #4]
 80056ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d00d      	beq.n	80056d0 <SX1280ProcessIrqs+0x418>
                    {
                        if( ( RadioCallbacks != NULL ) && ( RadioCallbacks->rangingDone != NULL ) )
 80056b4:	4b51      	ldr	r3, [pc, #324]	@ (80057fc <SX1280ProcessIrqs+0x544>)
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d009      	beq.n	80056d0 <SX1280ProcessIrqs+0x418>
 80056bc:	4b4f      	ldr	r3, [pc, #316]	@ (80057fc <SX1280ProcessIrqs+0x544>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	69db      	ldr	r3, [r3, #28]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d004      	beq.n	80056d0 <SX1280ProcessIrqs+0x418>
                        {
                            RadioCallbacks->rangingDone( IRQ_RANGING_SLAVE_ERROR_CODE );
 80056c6:	4b4d      	ldr	r3, [pc, #308]	@ (80057fc <SX1280ProcessIrqs+0x544>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	69db      	ldr	r3, [r3, #28]
 80056cc:	2000      	movs	r0, #0
 80056ce:	4798      	blx	r3
                        }
                    }
                    if( ( irqRegs & IRQ_RANGING_SLAVE_REQUEST_VALID ) == IRQ_RANGING_SLAVE_REQUEST_VALID )
 80056d0:	88bb      	ldrh	r3, [r7, #4]
 80056d2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d00d      	beq.n	80056f6 <SX1280ProcessIrqs+0x43e>
                    {
                        if( ( RadioCallbacks != NULL ) && ( RadioCallbacks->rangingDone != NULL ) )
 80056da:	4b48      	ldr	r3, [pc, #288]	@ (80057fc <SX1280ProcessIrqs+0x544>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d009      	beq.n	80056f6 <SX1280ProcessIrqs+0x43e>
 80056e2:	4b46      	ldr	r3, [pc, #280]	@ (80057fc <SX1280ProcessIrqs+0x544>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	69db      	ldr	r3, [r3, #28]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d004      	beq.n	80056f6 <SX1280ProcessIrqs+0x43e>
                        {
                            RadioCallbacks->rangingDone( IRQ_RANGING_SLAVE_VALID_CODE );
 80056ec:	4b43      	ldr	r3, [pc, #268]	@ (80057fc <SX1280ProcessIrqs+0x544>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	69db      	ldr	r3, [r3, #28]
 80056f2:	2001      	movs	r0, #1
 80056f4:	4798      	blx	r3
                        }
                    }
                    if( ( irqRegs & IRQ_RANGING_SLAVE_RESPONSE_DONE ) == IRQ_RANGING_SLAVE_RESPONSE_DONE )
 80056f6:	88bb      	ldrh	r3, [r7, #4]
 80056f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d00d      	beq.n	800571c <SX1280ProcessIrqs+0x464>
                    {
                        if( ( RadioCallbacks != NULL ) && ( RadioCallbacks->rangingDone != NULL ) )
 8005700:	4b3e      	ldr	r3, [pc, #248]	@ (80057fc <SX1280ProcessIrqs+0x544>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d009      	beq.n	800571c <SX1280ProcessIrqs+0x464>
 8005708:	4b3c      	ldr	r3, [pc, #240]	@ (80057fc <SX1280ProcessIrqs+0x544>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	69db      	ldr	r3, [r3, #28]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d004      	beq.n	800571c <SX1280ProcessIrqs+0x464>
                        {
                            RadioCallbacks->rangingDone( IRQ_RANGING_SLAVE_VALID_CODE );
 8005712:	4b3a      	ldr	r3, [pc, #232]	@ (80057fc <SX1280ProcessIrqs+0x544>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	69db      	ldr	r3, [r3, #28]
 8005718:	2001      	movs	r0, #1
 800571a:	4798      	blx	r3
                        }
                    }
                    if( ( irqRegs & IRQ_RX_TX_TIMEOUT ) == IRQ_RX_TX_TIMEOUT )
 800571c:	88bb      	ldrh	r3, [r7, #4]
 800571e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005722:	2b00      	cmp	r3, #0
 8005724:	d00d      	beq.n	8005742 <SX1280ProcessIrqs+0x48a>
                    {
                        if( ( RadioCallbacks != NULL ) && ( RadioCallbacks->rangingDone != NULL ) )
 8005726:	4b35      	ldr	r3, [pc, #212]	@ (80057fc <SX1280ProcessIrqs+0x544>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d009      	beq.n	8005742 <SX1280ProcessIrqs+0x48a>
 800572e:	4b33      	ldr	r3, [pc, #204]	@ (80057fc <SX1280ProcessIrqs+0x544>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	69db      	ldr	r3, [r3, #28]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d004      	beq.n	8005742 <SX1280ProcessIrqs+0x48a>
                        {
                            RadioCallbacks->rangingDone( IRQ_RANGING_SLAVE_ERROR_CODE );
 8005738:	4b30      	ldr	r3, [pc, #192]	@ (80057fc <SX1280ProcessIrqs+0x544>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	69db      	ldr	r3, [r3, #28]
 800573e:	2000      	movs	r0, #0
 8005740:	4798      	blx	r3
                        }
                    }
                    if( ( irqRegs & IRQ_HEADER_VALID ) == IRQ_HEADER_VALID )
 8005742:	88bb      	ldrh	r3, [r7, #4]
 8005744:	f003 0310 	and.w	r3, r3, #16
 8005748:	2b00      	cmp	r3, #0
 800574a:	d00c      	beq.n	8005766 <SX1280ProcessIrqs+0x4ae>
                    {
                        if( ( RadioCallbacks != NULL ) && ( RadioCallbacks->rxHeaderDone != NULL ) )
 800574c:	4b2b      	ldr	r3, [pc, #172]	@ (80057fc <SX1280ProcessIrqs+0x544>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d008      	beq.n	8005766 <SX1280ProcessIrqs+0x4ae>
 8005754:	4b29      	ldr	r3, [pc, #164]	@ (80057fc <SX1280ProcessIrqs+0x544>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	68db      	ldr	r3, [r3, #12]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d003      	beq.n	8005766 <SX1280ProcessIrqs+0x4ae>
                        {
                            RadioCallbacks->rxHeaderDone( );
 800575e:	4b27      	ldr	r3, [pc, #156]	@ (80057fc <SX1280ProcessIrqs+0x544>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	68db      	ldr	r3, [r3, #12]
 8005764:	4798      	blx	r3
                        }
                    }
                    if( ( irqRegs & IRQ_HEADER_ERROR ) == IRQ_HEADER_ERROR )
 8005766:	88bb      	ldrh	r3, [r7, #4]
 8005768:	f003 0320 	and.w	r3, r3, #32
 800576c:	2b00      	cmp	r3, #0
 800576e:	d037      	beq.n	80057e0 <SX1280ProcessIrqs+0x528>
                    {
                        if( ( RadioCallbacks != NULL ) && ( RadioCallbacks->rxError != NULL ) )
 8005770:	4b22      	ldr	r3, [pc, #136]	@ (80057fc <SX1280ProcessIrqs+0x544>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d033      	beq.n	80057e0 <SX1280ProcessIrqs+0x528>
 8005778:	4b20      	ldr	r3, [pc, #128]	@ (80057fc <SX1280ProcessIrqs+0x544>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	699b      	ldr	r3, [r3, #24]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d02e      	beq.n	80057e0 <SX1280ProcessIrqs+0x528>
                        {
                            RadioCallbacks->rxError( IRQ_HEADER_ERROR_CODE );
 8005782:	4b1e      	ldr	r3, [pc, #120]	@ (80057fc <SX1280ProcessIrqs+0x544>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	699b      	ldr	r3, [r3, #24]
 8005788:	2000      	movs	r0, #0
 800578a:	4798      	blx	r3
                        }
                    }
                    break;
 800578c:	e028      	b.n	80057e0 <SX1280ProcessIrqs+0x528>
                // MODE_TX indicates an IRQ on the Master side
                case MODE_TX:
                    if( ( irqRegs & IRQ_RANGING_MASTER_RESULT_TIMEOUT ) == IRQ_RANGING_MASTER_RESULT_TIMEOUT )
 800578e:	88bb      	ldrh	r3, [r7, #4]
 8005790:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005794:	2b00      	cmp	r3, #0
 8005796:	d00d      	beq.n	80057b4 <SX1280ProcessIrqs+0x4fc>
                    {
                        if( ( RadioCallbacks != NULL ) && ( RadioCallbacks->rangingDone != NULL ) )
 8005798:	4b18      	ldr	r3, [pc, #96]	@ (80057fc <SX1280ProcessIrqs+0x544>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d009      	beq.n	80057b4 <SX1280ProcessIrqs+0x4fc>
 80057a0:	4b16      	ldr	r3, [pc, #88]	@ (80057fc <SX1280ProcessIrqs+0x544>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	69db      	ldr	r3, [r3, #28]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d004      	beq.n	80057b4 <SX1280ProcessIrqs+0x4fc>
                        {
                            RadioCallbacks->rangingDone( IRQ_RANGING_MASTER_ERROR_CODE );
 80057aa:	4b14      	ldr	r3, [pc, #80]	@ (80057fc <SX1280ProcessIrqs+0x544>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	69db      	ldr	r3, [r3, #28]
 80057b0:	2002      	movs	r0, #2
 80057b2:	4798      	blx	r3
                        }
                    }
                    if( ( irqRegs & IRQ_RANGING_MASTER_RESULT_VALID ) == IRQ_RANGING_MASTER_RESULT_VALID )
 80057b4:	88bb      	ldrh	r3, [r7, #4]
 80057b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d012      	beq.n	80057e4 <SX1280ProcessIrqs+0x52c>
                    {
                        if( ( RadioCallbacks != NULL ) && ( RadioCallbacks->rangingDone != NULL ) )
 80057be:	4b0f      	ldr	r3, [pc, #60]	@ (80057fc <SX1280ProcessIrqs+0x544>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d00e      	beq.n	80057e4 <SX1280ProcessIrqs+0x52c>
 80057c6:	4b0d      	ldr	r3, [pc, #52]	@ (80057fc <SX1280ProcessIrqs+0x544>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	69db      	ldr	r3, [r3, #28]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d009      	beq.n	80057e4 <SX1280ProcessIrqs+0x52c>
                        {
                            RadioCallbacks->rangingDone( IRQ_RANGING_MASTER_VALID_CODE );
 80057d0:	4b0a      	ldr	r3, [pc, #40]	@ (80057fc <SX1280ProcessIrqs+0x544>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	69db      	ldr	r3, [r3, #28]
 80057d6:	2003      	movs	r0, #3
 80057d8:	4798      	blx	r3
                        }
                    }
                    break;
 80057da:	e003      	b.n	80057e4 <SX1280ProcessIrqs+0x52c>
                default:
                    // Unexpected IRQ: silently returns
                    break;
 80057dc:	bf00      	nop
 80057de:	e008      	b.n	80057f2 <SX1280ProcessIrqs+0x53a>
                    break;
 80057e0:	bf00      	nop
 80057e2:	e006      	b.n	80057f2 <SX1280ProcessIrqs+0x53a>
                    break;
 80057e4:	bf00      	nop
            }
            break;
 80057e6:	e004      	b.n	80057f2 <SX1280ProcessIrqs+0x53a>
        return; // DIO glitch on V2b :-)
 80057e8:	bf00      	nop
 80057ea:	e002      	b.n	80057f2 <SX1280ProcessIrqs+0x53a>
            return;
 80057ec:	bf00      	nop
 80057ee:	e000      	b.n	80057f2 <SX1280ProcessIrqs+0x53a>
        default:
            // Unexpected IRQ: silently returns
            break;
 80057f0:	bf00      	nop
    }
}
 80057f2:	3708      	adds	r7, #8
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bd80      	pop	{r7, pc}
 80057f8:	2000377b 	.word	0x2000377b
 80057fc:	20003780 	.word	0x20003780

08005800 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b082      	sub	sp, #8
 8005804:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005806:	2300      	movs	r3, #0
 8005808:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800580a:	4b0c      	ldr	r3, [pc, #48]	@ (800583c <HAL_Init+0x3c>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4a0b      	ldr	r2, [pc, #44]	@ (800583c <HAL_Init+0x3c>)
 8005810:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005814:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005816:	2003      	movs	r0, #3
 8005818:	f000 f93e 	bl	8005a98 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800581c:	2000      	movs	r0, #0
 800581e:	f000 f80f 	bl	8005840 <HAL_InitTick>
 8005822:	4603      	mov	r3, r0
 8005824:	2b00      	cmp	r3, #0
 8005826:	d002      	beq.n	800582e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8005828:	2301      	movs	r3, #1
 800582a:	71fb      	strb	r3, [r7, #7]
 800582c:	e001      	b.n	8005832 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800582e:	f7fb ff11 	bl	8001654 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005832:	79fb      	ldrb	r3, [r7, #7]
}
 8005834:	4618      	mov	r0, r3
 8005836:	3708      	adds	r7, #8
 8005838:	46bd      	mov	sp, r7
 800583a:	bd80      	pop	{r7, pc}
 800583c:	40022000 	.word	0x40022000

08005840 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b084      	sub	sp, #16
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005848:	2300      	movs	r3, #0
 800584a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800584c:	4b17      	ldr	r3, [pc, #92]	@ (80058ac <HAL_InitTick+0x6c>)
 800584e:	781b      	ldrb	r3, [r3, #0]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d023      	beq.n	800589c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8005854:	4b16      	ldr	r3, [pc, #88]	@ (80058b0 <HAL_InitTick+0x70>)
 8005856:	681a      	ldr	r2, [r3, #0]
 8005858:	4b14      	ldr	r3, [pc, #80]	@ (80058ac <HAL_InitTick+0x6c>)
 800585a:	781b      	ldrb	r3, [r3, #0]
 800585c:	4619      	mov	r1, r3
 800585e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005862:	fbb3 f3f1 	udiv	r3, r3, r1
 8005866:	fbb2 f3f3 	udiv	r3, r2, r3
 800586a:	4618      	mov	r0, r3
 800586c:	f000 f949 	bl	8005b02 <HAL_SYSTICK_Config>
 8005870:	4603      	mov	r3, r0
 8005872:	2b00      	cmp	r3, #0
 8005874:	d10f      	bne.n	8005896 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2b0f      	cmp	r3, #15
 800587a:	d809      	bhi.n	8005890 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800587c:	2200      	movs	r2, #0
 800587e:	6879      	ldr	r1, [r7, #4]
 8005880:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005884:	f000 f913 	bl	8005aae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005888:	4a0a      	ldr	r2, [pc, #40]	@ (80058b4 <HAL_InitTick+0x74>)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6013      	str	r3, [r2, #0]
 800588e:	e007      	b.n	80058a0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8005890:	2301      	movs	r3, #1
 8005892:	73fb      	strb	r3, [r7, #15]
 8005894:	e004      	b.n	80058a0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005896:	2301      	movs	r3, #1
 8005898:	73fb      	strb	r3, [r7, #15]
 800589a:	e001      	b.n	80058a0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800589c:	2301      	movs	r3, #1
 800589e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80058a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80058a2:	4618      	mov	r0, r3
 80058a4:	3710      	adds	r7, #16
 80058a6:	46bd      	mov	sp, r7
 80058a8:	bd80      	pop	{r7, pc}
 80058aa:	bf00      	nop
 80058ac:	2000007c 	.word	0x2000007c
 80058b0:	20000000 	.word	0x20000000
 80058b4:	20000078 	.word	0x20000078

080058b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80058b8:	b480      	push	{r7}
 80058ba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80058bc:	4b06      	ldr	r3, [pc, #24]	@ (80058d8 <HAL_IncTick+0x20>)
 80058be:	781b      	ldrb	r3, [r3, #0]
 80058c0:	461a      	mov	r2, r3
 80058c2:	4b06      	ldr	r3, [pc, #24]	@ (80058dc <HAL_IncTick+0x24>)
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	4413      	add	r3, r2
 80058c8:	4a04      	ldr	r2, [pc, #16]	@ (80058dc <HAL_IncTick+0x24>)
 80058ca:	6013      	str	r3, [r2, #0]
}
 80058cc:	bf00      	nop
 80058ce:	46bd      	mov	sp, r7
 80058d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d4:	4770      	bx	lr
 80058d6:	bf00      	nop
 80058d8:	2000007c 	.word	0x2000007c
 80058dc:	20003784 	.word	0x20003784

080058e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80058e0:	b480      	push	{r7}
 80058e2:	af00      	add	r7, sp, #0
  return uwTick;
 80058e4:	4b03      	ldr	r3, [pc, #12]	@ (80058f4 <HAL_GetTick+0x14>)
 80058e6:	681b      	ldr	r3, [r3, #0]
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	46bd      	mov	sp, r7
 80058ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f0:	4770      	bx	lr
 80058f2:	bf00      	nop
 80058f4:	20003784 	.word	0x20003784

080058f8 <__NVIC_SetPriorityGrouping>:
{
 80058f8:	b480      	push	{r7}
 80058fa:	b085      	sub	sp, #20
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	f003 0307 	and.w	r3, r3, #7
 8005906:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005908:	4b0c      	ldr	r3, [pc, #48]	@ (800593c <__NVIC_SetPriorityGrouping+0x44>)
 800590a:	68db      	ldr	r3, [r3, #12]
 800590c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800590e:	68ba      	ldr	r2, [r7, #8]
 8005910:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005914:	4013      	ands	r3, r2
 8005916:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800591c:	68bb      	ldr	r3, [r7, #8]
 800591e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005920:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005924:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005928:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800592a:	4a04      	ldr	r2, [pc, #16]	@ (800593c <__NVIC_SetPriorityGrouping+0x44>)
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	60d3      	str	r3, [r2, #12]
}
 8005930:	bf00      	nop
 8005932:	3714      	adds	r7, #20
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr
 800593c:	e000ed00 	.word	0xe000ed00

08005940 <__NVIC_GetPriorityGrouping>:
{
 8005940:	b480      	push	{r7}
 8005942:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005944:	4b04      	ldr	r3, [pc, #16]	@ (8005958 <__NVIC_GetPriorityGrouping+0x18>)
 8005946:	68db      	ldr	r3, [r3, #12]
 8005948:	0a1b      	lsrs	r3, r3, #8
 800594a:	f003 0307 	and.w	r3, r3, #7
}
 800594e:	4618      	mov	r0, r3
 8005950:	46bd      	mov	sp, r7
 8005952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005956:	4770      	bx	lr
 8005958:	e000ed00 	.word	0xe000ed00

0800595c <__NVIC_EnableIRQ>:
{
 800595c:	b480      	push	{r7}
 800595e:	b083      	sub	sp, #12
 8005960:	af00      	add	r7, sp, #0
 8005962:	4603      	mov	r3, r0
 8005964:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800596a:	2b00      	cmp	r3, #0
 800596c:	db0b      	blt.n	8005986 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800596e:	79fb      	ldrb	r3, [r7, #7]
 8005970:	f003 021f 	and.w	r2, r3, #31
 8005974:	4907      	ldr	r1, [pc, #28]	@ (8005994 <__NVIC_EnableIRQ+0x38>)
 8005976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800597a:	095b      	lsrs	r3, r3, #5
 800597c:	2001      	movs	r0, #1
 800597e:	fa00 f202 	lsl.w	r2, r0, r2
 8005982:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005986:	bf00      	nop
 8005988:	370c      	adds	r7, #12
 800598a:	46bd      	mov	sp, r7
 800598c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005990:	4770      	bx	lr
 8005992:	bf00      	nop
 8005994:	e000e100 	.word	0xe000e100

08005998 <__NVIC_SetPriority>:
{
 8005998:	b480      	push	{r7}
 800599a:	b083      	sub	sp, #12
 800599c:	af00      	add	r7, sp, #0
 800599e:	4603      	mov	r3, r0
 80059a0:	6039      	str	r1, [r7, #0]
 80059a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80059a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	db0a      	blt.n	80059c2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	b2da      	uxtb	r2, r3
 80059b0:	490c      	ldr	r1, [pc, #48]	@ (80059e4 <__NVIC_SetPriority+0x4c>)
 80059b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059b6:	0112      	lsls	r2, r2, #4
 80059b8:	b2d2      	uxtb	r2, r2
 80059ba:	440b      	add	r3, r1
 80059bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80059c0:	e00a      	b.n	80059d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	b2da      	uxtb	r2, r3
 80059c6:	4908      	ldr	r1, [pc, #32]	@ (80059e8 <__NVIC_SetPriority+0x50>)
 80059c8:	79fb      	ldrb	r3, [r7, #7]
 80059ca:	f003 030f 	and.w	r3, r3, #15
 80059ce:	3b04      	subs	r3, #4
 80059d0:	0112      	lsls	r2, r2, #4
 80059d2:	b2d2      	uxtb	r2, r2
 80059d4:	440b      	add	r3, r1
 80059d6:	761a      	strb	r2, [r3, #24]
}
 80059d8:	bf00      	nop
 80059da:	370c      	adds	r7, #12
 80059dc:	46bd      	mov	sp, r7
 80059de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e2:	4770      	bx	lr
 80059e4:	e000e100 	.word	0xe000e100
 80059e8:	e000ed00 	.word	0xe000ed00

080059ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80059ec:	b480      	push	{r7}
 80059ee:	b089      	sub	sp, #36	@ 0x24
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	60f8      	str	r0, [r7, #12]
 80059f4:	60b9      	str	r1, [r7, #8]
 80059f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	f003 0307 	and.w	r3, r3, #7
 80059fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005a00:	69fb      	ldr	r3, [r7, #28]
 8005a02:	f1c3 0307 	rsb	r3, r3, #7
 8005a06:	2b04      	cmp	r3, #4
 8005a08:	bf28      	it	cs
 8005a0a:	2304      	movcs	r3, #4
 8005a0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005a0e:	69fb      	ldr	r3, [r7, #28]
 8005a10:	3304      	adds	r3, #4
 8005a12:	2b06      	cmp	r3, #6
 8005a14:	d902      	bls.n	8005a1c <NVIC_EncodePriority+0x30>
 8005a16:	69fb      	ldr	r3, [r7, #28]
 8005a18:	3b03      	subs	r3, #3
 8005a1a:	e000      	b.n	8005a1e <NVIC_EncodePriority+0x32>
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005a20:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005a24:	69bb      	ldr	r3, [r7, #24]
 8005a26:	fa02 f303 	lsl.w	r3, r2, r3
 8005a2a:	43da      	mvns	r2, r3
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	401a      	ands	r2, r3
 8005a30:	697b      	ldr	r3, [r7, #20]
 8005a32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005a34:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8005a38:	697b      	ldr	r3, [r7, #20]
 8005a3a:	fa01 f303 	lsl.w	r3, r1, r3
 8005a3e:	43d9      	mvns	r1, r3
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005a44:	4313      	orrs	r3, r2
         );
}
 8005a46:	4618      	mov	r0, r3
 8005a48:	3724      	adds	r7, #36	@ 0x24
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a50:	4770      	bx	lr
	...

08005a54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b082      	sub	sp, #8
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	3b01      	subs	r3, #1
 8005a60:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005a64:	d301      	bcc.n	8005a6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005a66:	2301      	movs	r3, #1
 8005a68:	e00f      	b.n	8005a8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005a6a:	4a0a      	ldr	r2, [pc, #40]	@ (8005a94 <SysTick_Config+0x40>)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	3b01      	subs	r3, #1
 8005a70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005a72:	210f      	movs	r1, #15
 8005a74:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005a78:	f7ff ff8e 	bl	8005998 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005a7c:	4b05      	ldr	r3, [pc, #20]	@ (8005a94 <SysTick_Config+0x40>)
 8005a7e:	2200      	movs	r2, #0
 8005a80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005a82:	4b04      	ldr	r3, [pc, #16]	@ (8005a94 <SysTick_Config+0x40>)
 8005a84:	2207      	movs	r2, #7
 8005a86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005a88:	2300      	movs	r3, #0
}
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	3708      	adds	r7, #8
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}
 8005a92:	bf00      	nop
 8005a94:	e000e010 	.word	0xe000e010

08005a98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b082      	sub	sp, #8
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005aa0:	6878      	ldr	r0, [r7, #4]
 8005aa2:	f7ff ff29 	bl	80058f8 <__NVIC_SetPriorityGrouping>
}
 8005aa6:	bf00      	nop
 8005aa8:	3708      	adds	r7, #8
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}

08005aae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005aae:	b580      	push	{r7, lr}
 8005ab0:	b086      	sub	sp, #24
 8005ab2:	af00      	add	r7, sp, #0
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	60b9      	str	r1, [r7, #8]
 8005ab8:	607a      	str	r2, [r7, #4]
 8005aba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005abc:	2300      	movs	r3, #0
 8005abe:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005ac0:	f7ff ff3e 	bl	8005940 <__NVIC_GetPriorityGrouping>
 8005ac4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005ac6:	687a      	ldr	r2, [r7, #4]
 8005ac8:	68b9      	ldr	r1, [r7, #8]
 8005aca:	6978      	ldr	r0, [r7, #20]
 8005acc:	f7ff ff8e 	bl	80059ec <NVIC_EncodePriority>
 8005ad0:	4602      	mov	r2, r0
 8005ad2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005ad6:	4611      	mov	r1, r2
 8005ad8:	4618      	mov	r0, r3
 8005ada:	f7ff ff5d 	bl	8005998 <__NVIC_SetPriority>
}
 8005ade:	bf00      	nop
 8005ae0:	3718      	adds	r7, #24
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bd80      	pop	{r7, pc}

08005ae6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ae6:	b580      	push	{r7, lr}
 8005ae8:	b082      	sub	sp, #8
 8005aea:	af00      	add	r7, sp, #0
 8005aec:	4603      	mov	r3, r0
 8005aee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005af0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005af4:	4618      	mov	r0, r3
 8005af6:	f7ff ff31 	bl	800595c <__NVIC_EnableIRQ>
}
 8005afa:	bf00      	nop
 8005afc:	3708      	adds	r7, #8
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}

08005b02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005b02:	b580      	push	{r7, lr}
 8005b04:	b082      	sub	sp, #8
 8005b06:	af00      	add	r7, sp, #0
 8005b08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f7ff ffa2 	bl	8005a54 <SysTick_Config>
 8005b10:	4603      	mov	r3, r0
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	3708      	adds	r7, #8
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}

08005b1a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005b1a:	b480      	push	{r7}
 8005b1c:	b085      	sub	sp, #20
 8005b1e:	af00      	add	r7, sp, #0
 8005b20:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b22:	2300      	movs	r3, #0
 8005b24:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005b2c:	b2db      	uxtb	r3, r3
 8005b2e:	2b02      	cmp	r3, #2
 8005b30:	d008      	beq.n	8005b44 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2204      	movs	r2, #4
 8005b36:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005b40:	2301      	movs	r3, #1
 8005b42:	e022      	b.n	8005b8a <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	681a      	ldr	r2, [r3, #0]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f022 020e 	bic.w	r2, r2, #14
 8005b52:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f022 0201 	bic.w	r2, r2, #1
 8005b62:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b68:	f003 021c 	and.w	r2, r3, #28
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b70:	2101      	movs	r1, #1
 8005b72:	fa01 f202 	lsl.w	r2, r1, r2
 8005b76:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2200      	movs	r2, #0
 8005b84:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8005b88:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	3714      	adds	r7, #20
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b94:	4770      	bx	lr

08005b96 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005b96:	b580      	push	{r7, lr}
 8005b98:	b084      	sub	sp, #16
 8005b9a:	af00      	add	r7, sp, #0
 8005b9c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005ba8:	b2db      	uxtb	r3, r3
 8005baa:	2b02      	cmp	r3, #2
 8005bac:	d005      	beq.n	8005bba <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2204      	movs	r2, #4
 8005bb2:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	73fb      	strb	r3, [r7, #15]
 8005bb8:	e029      	b.n	8005c0e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	681a      	ldr	r2, [r3, #0]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f022 020e 	bic.w	r2, r2, #14
 8005bc8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	681a      	ldr	r2, [r3, #0]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f022 0201 	bic.w	r2, r2, #1
 8005bd8:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bde:	f003 021c 	and.w	r2, r3, #28
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005be6:	2101      	movs	r1, #1
 8005be8:	fa01 f202 	lsl.w	r2, r1, r2
 8005bec:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2201      	movs	r2, #1
 8005bf2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d003      	beq.n	8005c0e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c0a:	6878      	ldr	r0, [r7, #4]
 8005c0c:	4798      	blx	r3
    }
  }
  return status;
 8005c0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c10:	4618      	mov	r0, r3
 8005c12:	3710      	adds	r7, #16
 8005c14:	46bd      	mov	sp, r7
 8005c16:	bd80      	pop	{r7, pc}

08005c18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b087      	sub	sp, #28
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
 8005c20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005c22:	2300      	movs	r3, #0
 8005c24:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005c26:	e17f      	b.n	8005f28 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	681a      	ldr	r2, [r3, #0]
 8005c2c:	2101      	movs	r1, #1
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	fa01 f303 	lsl.w	r3, r1, r3
 8005c34:	4013      	ands	r3, r2
 8005c36:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	f000 8171 	beq.w	8005f22 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	685b      	ldr	r3, [r3, #4]
 8005c44:	f003 0303 	and.w	r3, r3, #3
 8005c48:	2b01      	cmp	r3, #1
 8005c4a:	d005      	beq.n	8005c58 <HAL_GPIO_Init+0x40>
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	685b      	ldr	r3, [r3, #4]
 8005c50:	f003 0303 	and.w	r3, r3, #3
 8005c54:	2b02      	cmp	r3, #2
 8005c56:	d130      	bne.n	8005cba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	689b      	ldr	r3, [r3, #8]
 8005c5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	005b      	lsls	r3, r3, #1
 8005c62:	2203      	movs	r2, #3
 8005c64:	fa02 f303 	lsl.w	r3, r2, r3
 8005c68:	43db      	mvns	r3, r3
 8005c6a:	693a      	ldr	r2, [r7, #16]
 8005c6c:	4013      	ands	r3, r2
 8005c6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	68da      	ldr	r2, [r3, #12]
 8005c74:	697b      	ldr	r3, [r7, #20]
 8005c76:	005b      	lsls	r3, r3, #1
 8005c78:	fa02 f303 	lsl.w	r3, r2, r3
 8005c7c:	693a      	ldr	r2, [r7, #16]
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	693a      	ldr	r2, [r7, #16]
 8005c86:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005c8e:	2201      	movs	r2, #1
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	fa02 f303 	lsl.w	r3, r2, r3
 8005c96:	43db      	mvns	r3, r3
 8005c98:	693a      	ldr	r2, [r7, #16]
 8005c9a:	4013      	ands	r3, r2
 8005c9c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	685b      	ldr	r3, [r3, #4]
 8005ca2:	091b      	lsrs	r3, r3, #4
 8005ca4:	f003 0201 	and.w	r2, r3, #1
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	fa02 f303 	lsl.w	r3, r2, r3
 8005cae:	693a      	ldr	r2, [r7, #16]
 8005cb0:	4313      	orrs	r3, r2
 8005cb2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	693a      	ldr	r2, [r7, #16]
 8005cb8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	f003 0303 	and.w	r3, r3, #3
 8005cc2:	2b03      	cmp	r3, #3
 8005cc4:	d118      	bne.n	8005cf8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8005ccc:	2201      	movs	r2, #1
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8005cd4:	43db      	mvns	r3, r3
 8005cd6:	693a      	ldr	r2, [r7, #16]
 8005cd8:	4013      	ands	r3, r2
 8005cda:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	08db      	lsrs	r3, r3, #3
 8005ce2:	f003 0201 	and.w	r2, r3, #1
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8005cec:	693a      	ldr	r2, [r7, #16]
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	693a      	ldr	r2, [r7, #16]
 8005cf6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	f003 0303 	and.w	r3, r3, #3
 8005d00:	2b03      	cmp	r3, #3
 8005d02:	d017      	beq.n	8005d34 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	68db      	ldr	r3, [r3, #12]
 8005d08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005d0a:	697b      	ldr	r3, [r7, #20]
 8005d0c:	005b      	lsls	r3, r3, #1
 8005d0e:	2203      	movs	r2, #3
 8005d10:	fa02 f303 	lsl.w	r3, r2, r3
 8005d14:	43db      	mvns	r3, r3
 8005d16:	693a      	ldr	r2, [r7, #16]
 8005d18:	4013      	ands	r3, r2
 8005d1a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	689a      	ldr	r2, [r3, #8]
 8005d20:	697b      	ldr	r3, [r7, #20]
 8005d22:	005b      	lsls	r3, r3, #1
 8005d24:	fa02 f303 	lsl.w	r3, r2, r3
 8005d28:	693a      	ldr	r2, [r7, #16]
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	693a      	ldr	r2, [r7, #16]
 8005d32:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	f003 0303 	and.w	r3, r3, #3
 8005d3c:	2b02      	cmp	r3, #2
 8005d3e:	d123      	bne.n	8005d88 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005d40:	697b      	ldr	r3, [r7, #20]
 8005d42:	08da      	lsrs	r2, r3, #3
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	3208      	adds	r2, #8
 8005d48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d4c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	f003 0307 	and.w	r3, r3, #7
 8005d54:	009b      	lsls	r3, r3, #2
 8005d56:	220f      	movs	r2, #15
 8005d58:	fa02 f303 	lsl.w	r3, r2, r3
 8005d5c:	43db      	mvns	r3, r3
 8005d5e:	693a      	ldr	r2, [r7, #16]
 8005d60:	4013      	ands	r3, r2
 8005d62:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	691a      	ldr	r2, [r3, #16]
 8005d68:	697b      	ldr	r3, [r7, #20]
 8005d6a:	f003 0307 	and.w	r3, r3, #7
 8005d6e:	009b      	lsls	r3, r3, #2
 8005d70:	fa02 f303 	lsl.w	r3, r2, r3
 8005d74:	693a      	ldr	r2, [r7, #16]
 8005d76:	4313      	orrs	r3, r2
 8005d78:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	08da      	lsrs	r2, r3, #3
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	3208      	adds	r2, #8
 8005d82:	6939      	ldr	r1, [r7, #16]
 8005d84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	005b      	lsls	r3, r3, #1
 8005d92:	2203      	movs	r2, #3
 8005d94:	fa02 f303 	lsl.w	r3, r2, r3
 8005d98:	43db      	mvns	r3, r3
 8005d9a:	693a      	ldr	r2, [r7, #16]
 8005d9c:	4013      	ands	r3, r2
 8005d9e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	f003 0203 	and.w	r2, r3, #3
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	005b      	lsls	r3, r3, #1
 8005dac:	fa02 f303 	lsl.w	r3, r2, r3
 8005db0:	693a      	ldr	r2, [r7, #16]
 8005db2:	4313      	orrs	r3, r2
 8005db4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	693a      	ldr	r2, [r7, #16]
 8005dba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	f000 80ac 	beq.w	8005f22 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005dca:	4b5f      	ldr	r3, [pc, #380]	@ (8005f48 <HAL_GPIO_Init+0x330>)
 8005dcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005dce:	4a5e      	ldr	r2, [pc, #376]	@ (8005f48 <HAL_GPIO_Init+0x330>)
 8005dd0:	f043 0301 	orr.w	r3, r3, #1
 8005dd4:	6613      	str	r3, [r2, #96]	@ 0x60
 8005dd6:	4b5c      	ldr	r3, [pc, #368]	@ (8005f48 <HAL_GPIO_Init+0x330>)
 8005dd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005dda:	f003 0301 	and.w	r3, r3, #1
 8005dde:	60bb      	str	r3, [r7, #8]
 8005de0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005de2:	4a5a      	ldr	r2, [pc, #360]	@ (8005f4c <HAL_GPIO_Init+0x334>)
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	089b      	lsrs	r3, r3, #2
 8005de8:	3302      	adds	r3, #2
 8005dea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005dee:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005df0:	697b      	ldr	r3, [r7, #20]
 8005df2:	f003 0303 	and.w	r3, r3, #3
 8005df6:	009b      	lsls	r3, r3, #2
 8005df8:	220f      	movs	r2, #15
 8005dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8005dfe:	43db      	mvns	r3, r3
 8005e00:	693a      	ldr	r2, [r7, #16]
 8005e02:	4013      	ands	r3, r2
 8005e04:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005e0c:	d025      	beq.n	8005e5a <HAL_GPIO_Init+0x242>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	4a4f      	ldr	r2, [pc, #316]	@ (8005f50 <HAL_GPIO_Init+0x338>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d01f      	beq.n	8005e56 <HAL_GPIO_Init+0x23e>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	4a4e      	ldr	r2, [pc, #312]	@ (8005f54 <HAL_GPIO_Init+0x33c>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d019      	beq.n	8005e52 <HAL_GPIO_Init+0x23a>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	4a4d      	ldr	r2, [pc, #308]	@ (8005f58 <HAL_GPIO_Init+0x340>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d013      	beq.n	8005e4e <HAL_GPIO_Init+0x236>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	4a4c      	ldr	r2, [pc, #304]	@ (8005f5c <HAL_GPIO_Init+0x344>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d00d      	beq.n	8005e4a <HAL_GPIO_Init+0x232>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	4a4b      	ldr	r2, [pc, #300]	@ (8005f60 <HAL_GPIO_Init+0x348>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d007      	beq.n	8005e46 <HAL_GPIO_Init+0x22e>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	4a4a      	ldr	r2, [pc, #296]	@ (8005f64 <HAL_GPIO_Init+0x34c>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d101      	bne.n	8005e42 <HAL_GPIO_Init+0x22a>
 8005e3e:	2306      	movs	r3, #6
 8005e40:	e00c      	b.n	8005e5c <HAL_GPIO_Init+0x244>
 8005e42:	2307      	movs	r3, #7
 8005e44:	e00a      	b.n	8005e5c <HAL_GPIO_Init+0x244>
 8005e46:	2305      	movs	r3, #5
 8005e48:	e008      	b.n	8005e5c <HAL_GPIO_Init+0x244>
 8005e4a:	2304      	movs	r3, #4
 8005e4c:	e006      	b.n	8005e5c <HAL_GPIO_Init+0x244>
 8005e4e:	2303      	movs	r3, #3
 8005e50:	e004      	b.n	8005e5c <HAL_GPIO_Init+0x244>
 8005e52:	2302      	movs	r3, #2
 8005e54:	e002      	b.n	8005e5c <HAL_GPIO_Init+0x244>
 8005e56:	2301      	movs	r3, #1
 8005e58:	e000      	b.n	8005e5c <HAL_GPIO_Init+0x244>
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	697a      	ldr	r2, [r7, #20]
 8005e5e:	f002 0203 	and.w	r2, r2, #3
 8005e62:	0092      	lsls	r2, r2, #2
 8005e64:	4093      	lsls	r3, r2
 8005e66:	693a      	ldr	r2, [r7, #16]
 8005e68:	4313      	orrs	r3, r2
 8005e6a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005e6c:	4937      	ldr	r1, [pc, #220]	@ (8005f4c <HAL_GPIO_Init+0x334>)
 8005e6e:	697b      	ldr	r3, [r7, #20]
 8005e70:	089b      	lsrs	r3, r3, #2
 8005e72:	3302      	adds	r3, #2
 8005e74:	693a      	ldr	r2, [r7, #16]
 8005e76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005e7a:	4b3b      	ldr	r3, [pc, #236]	@ (8005f68 <HAL_GPIO_Init+0x350>)
 8005e7c:	689b      	ldr	r3, [r3, #8]
 8005e7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	43db      	mvns	r3, r3
 8005e84:	693a      	ldr	r2, [r7, #16]
 8005e86:	4013      	ands	r3, r2
 8005e88:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d003      	beq.n	8005e9e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8005e96:	693a      	ldr	r2, [r7, #16]
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005e9e:	4a32      	ldr	r2, [pc, #200]	@ (8005f68 <HAL_GPIO_Init+0x350>)
 8005ea0:	693b      	ldr	r3, [r7, #16]
 8005ea2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005ea4:	4b30      	ldr	r3, [pc, #192]	@ (8005f68 <HAL_GPIO_Init+0x350>)
 8005ea6:	68db      	ldr	r3, [r3, #12]
 8005ea8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	43db      	mvns	r3, r3
 8005eae:	693a      	ldr	r2, [r7, #16]
 8005eb0:	4013      	ands	r3, r2
 8005eb2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	685b      	ldr	r3, [r3, #4]
 8005eb8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d003      	beq.n	8005ec8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8005ec0:	693a      	ldr	r2, [r7, #16]
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	4313      	orrs	r3, r2
 8005ec6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005ec8:	4a27      	ldr	r2, [pc, #156]	@ (8005f68 <HAL_GPIO_Init+0x350>)
 8005eca:	693b      	ldr	r3, [r7, #16]
 8005ecc:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005ece:	4b26      	ldr	r3, [pc, #152]	@ (8005f68 <HAL_GPIO_Init+0x350>)
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	43db      	mvns	r3, r3
 8005ed8:	693a      	ldr	r2, [r7, #16]
 8005eda:	4013      	ands	r3, r2
 8005edc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d003      	beq.n	8005ef2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8005eea:	693a      	ldr	r2, [r7, #16]
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005ef2:	4a1d      	ldr	r2, [pc, #116]	@ (8005f68 <HAL_GPIO_Init+0x350>)
 8005ef4:	693b      	ldr	r3, [r7, #16]
 8005ef6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005ef8:	4b1b      	ldr	r3, [pc, #108]	@ (8005f68 <HAL_GPIO_Init+0x350>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	43db      	mvns	r3, r3
 8005f02:	693a      	ldr	r2, [r7, #16]
 8005f04:	4013      	ands	r3, r2
 8005f06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	685b      	ldr	r3, [r3, #4]
 8005f0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d003      	beq.n	8005f1c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8005f14:	693a      	ldr	r2, [r7, #16]
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	4313      	orrs	r3, r2
 8005f1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005f1c:	4a12      	ldr	r2, [pc, #72]	@ (8005f68 <HAL_GPIO_Init+0x350>)
 8005f1e:	693b      	ldr	r3, [r7, #16]
 8005f20:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005f22:	697b      	ldr	r3, [r7, #20]
 8005f24:	3301      	adds	r3, #1
 8005f26:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	681a      	ldr	r2, [r3, #0]
 8005f2c:	697b      	ldr	r3, [r7, #20]
 8005f2e:	fa22 f303 	lsr.w	r3, r2, r3
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	f47f ae78 	bne.w	8005c28 <HAL_GPIO_Init+0x10>
  }
}
 8005f38:	bf00      	nop
 8005f3a:	bf00      	nop
 8005f3c:	371c      	adds	r7, #28
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f44:	4770      	bx	lr
 8005f46:	bf00      	nop
 8005f48:	40021000 	.word	0x40021000
 8005f4c:	40010000 	.word	0x40010000
 8005f50:	48000400 	.word	0x48000400
 8005f54:	48000800 	.word	0x48000800
 8005f58:	48000c00 	.word	0x48000c00
 8005f5c:	48001000 	.word	0x48001000
 8005f60:	48001400 	.word	0x48001400
 8005f64:	48001800 	.word	0x48001800
 8005f68:	40010400 	.word	0x40010400

08005f6c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b085      	sub	sp, #20
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
 8005f74:	460b      	mov	r3, r1
 8005f76:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	691a      	ldr	r2, [r3, #16]
 8005f7c:	887b      	ldrh	r3, [r7, #2]
 8005f7e:	4013      	ands	r3, r2
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d002      	beq.n	8005f8a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005f84:	2301      	movs	r3, #1
 8005f86:	73fb      	strb	r3, [r7, #15]
 8005f88:	e001      	b.n	8005f8e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005f8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	3714      	adds	r7, #20
 8005f94:	46bd      	mov	sp, r7
 8005f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9a:	4770      	bx	lr

08005f9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	b083      	sub	sp, #12
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
 8005fa4:	460b      	mov	r3, r1
 8005fa6:	807b      	strh	r3, [r7, #2]
 8005fa8:	4613      	mov	r3, r2
 8005faa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005fac:	787b      	ldrb	r3, [r7, #1]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d003      	beq.n	8005fba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005fb2:	887a      	ldrh	r2, [r7, #2]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005fb8:	e002      	b.n	8005fc0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005fba:	887a      	ldrh	r2, [r7, #2]
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005fc0:	bf00      	nop
 8005fc2:	370c      	adds	r7, #12
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fca:	4770      	bx	lr

08005fcc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b082      	sub	sp, #8
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005fd6:	4b08      	ldr	r3, [pc, #32]	@ (8005ff8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005fd8:	695a      	ldr	r2, [r3, #20]
 8005fda:	88fb      	ldrh	r3, [r7, #6]
 8005fdc:	4013      	ands	r3, r2
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d006      	beq.n	8005ff0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005fe2:	4a05      	ldr	r2, [pc, #20]	@ (8005ff8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005fe4:	88fb      	ldrh	r3, [r7, #6]
 8005fe6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005fe8:	88fb      	ldrh	r3, [r7, #6]
 8005fea:	4618      	mov	r0, r3
 8005fec:	f7fc fe15 	bl	8002c1a <HAL_GPIO_EXTI_Callback>
  }
}
 8005ff0:	bf00      	nop
 8005ff2:	3708      	adds	r7, #8
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bd80      	pop	{r7, pc}
 8005ff8:	40010400 	.word	0x40010400

08005ffc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b082      	sub	sp, #8
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d101      	bne.n	800600e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800600a:	2301      	movs	r3, #1
 800600c:	e08d      	b.n	800612a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006014:	b2db      	uxtb	r3, r3
 8006016:	2b00      	cmp	r3, #0
 8006018:	d106      	bne.n	8006028 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2200      	movs	r2, #0
 800601e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006022:	6878      	ldr	r0, [r7, #4]
 8006024:	f7fb f83a 	bl	800109c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2224      	movs	r2, #36	@ 0x24
 800602c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	681a      	ldr	r2, [r3, #0]
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f022 0201 	bic.w	r2, r2, #1
 800603e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	685a      	ldr	r2, [r3, #4]
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800604c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	689a      	ldr	r2, [r3, #8]
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800605c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	68db      	ldr	r3, [r3, #12]
 8006062:	2b01      	cmp	r3, #1
 8006064:	d107      	bne.n	8006076 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	689a      	ldr	r2, [r3, #8]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006072:	609a      	str	r2, [r3, #8]
 8006074:	e006      	b.n	8006084 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	689a      	ldr	r2, [r3, #8]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006082:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	68db      	ldr	r3, [r3, #12]
 8006088:	2b02      	cmp	r3, #2
 800608a:	d108      	bne.n	800609e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	685a      	ldr	r2, [r3, #4]
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800609a:	605a      	str	r2, [r3, #4]
 800609c:	e007      	b.n	80060ae <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	685a      	ldr	r2, [r3, #4]
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80060ac:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	687a      	ldr	r2, [r7, #4]
 80060b6:	6812      	ldr	r2, [r2, #0]
 80060b8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80060bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80060c0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	68da      	ldr	r2, [r3, #12]
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80060d0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	691a      	ldr	r2, [r3, #16]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	695b      	ldr	r3, [r3, #20]
 80060da:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	699b      	ldr	r3, [r3, #24]
 80060e2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	430a      	orrs	r2, r1
 80060ea:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	69d9      	ldr	r1, [r3, #28]
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6a1a      	ldr	r2, [r3, #32]
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	430a      	orrs	r2, r1
 80060fa:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	681a      	ldr	r2, [r3, #0]
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f042 0201 	orr.w	r2, r2, #1
 800610a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2200      	movs	r2, #0
 8006110:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2220      	movs	r2, #32
 8006116:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2200      	movs	r2, #0
 800611e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2200      	movs	r2, #0
 8006124:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006128:	2300      	movs	r3, #0
}
 800612a:	4618      	mov	r0, r3
 800612c:	3708      	adds	r7, #8
 800612e:	46bd      	mov	sp, r7
 8006130:	bd80      	pop	{r7, pc}
	...

08006134 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b088      	sub	sp, #32
 8006138:	af02      	add	r7, sp, #8
 800613a:	60f8      	str	r0, [r7, #12]
 800613c:	4608      	mov	r0, r1
 800613e:	4611      	mov	r1, r2
 8006140:	461a      	mov	r2, r3
 8006142:	4603      	mov	r3, r0
 8006144:	817b      	strh	r3, [r7, #10]
 8006146:	460b      	mov	r3, r1
 8006148:	813b      	strh	r3, [r7, #8]
 800614a:	4613      	mov	r3, r2
 800614c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006154:	b2db      	uxtb	r3, r3
 8006156:	2b20      	cmp	r3, #32
 8006158:	f040 80f9 	bne.w	800634e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800615c:	6a3b      	ldr	r3, [r7, #32]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d002      	beq.n	8006168 <HAL_I2C_Mem_Write+0x34>
 8006162:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006164:	2b00      	cmp	r3, #0
 8006166:	d105      	bne.n	8006174 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800616e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006170:	2301      	movs	r3, #1
 8006172:	e0ed      	b.n	8006350 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800617a:	2b01      	cmp	r3, #1
 800617c:	d101      	bne.n	8006182 <HAL_I2C_Mem_Write+0x4e>
 800617e:	2302      	movs	r3, #2
 8006180:	e0e6      	b.n	8006350 <HAL_I2C_Mem_Write+0x21c>
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	2201      	movs	r2, #1
 8006186:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800618a:	f7ff fba9 	bl	80058e0 <HAL_GetTick>
 800618e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006190:	697b      	ldr	r3, [r7, #20]
 8006192:	9300      	str	r3, [sp, #0]
 8006194:	2319      	movs	r3, #25
 8006196:	2201      	movs	r2, #1
 8006198:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800619c:	68f8      	ldr	r0, [r7, #12]
 800619e:	f000 fac3 	bl	8006728 <I2C_WaitOnFlagUntilTimeout>
 80061a2:	4603      	mov	r3, r0
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d001      	beq.n	80061ac <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80061a8:	2301      	movs	r3, #1
 80061aa:	e0d1      	b.n	8006350 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	2221      	movs	r2, #33	@ 0x21
 80061b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	2240      	movs	r2, #64	@ 0x40
 80061b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	2200      	movs	r2, #0
 80061c0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	6a3a      	ldr	r2, [r7, #32]
 80061c6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80061cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	2200      	movs	r2, #0
 80061d2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80061d4:	88f8      	ldrh	r0, [r7, #6]
 80061d6:	893a      	ldrh	r2, [r7, #8]
 80061d8:	8979      	ldrh	r1, [r7, #10]
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	9301      	str	r3, [sp, #4]
 80061de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061e0:	9300      	str	r3, [sp, #0]
 80061e2:	4603      	mov	r3, r0
 80061e4:	68f8      	ldr	r0, [r7, #12]
 80061e6:	f000 f9d3 	bl	8006590 <I2C_RequestMemoryWrite>
 80061ea:	4603      	mov	r3, r0
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d005      	beq.n	80061fc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	2200      	movs	r2, #0
 80061f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80061f8:	2301      	movs	r3, #1
 80061fa:	e0a9      	b.n	8006350 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006200:	b29b      	uxth	r3, r3
 8006202:	2bff      	cmp	r3, #255	@ 0xff
 8006204:	d90e      	bls.n	8006224 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	22ff      	movs	r2, #255	@ 0xff
 800620a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006210:	b2da      	uxtb	r2, r3
 8006212:	8979      	ldrh	r1, [r7, #10]
 8006214:	2300      	movs	r3, #0
 8006216:	9300      	str	r3, [sp, #0]
 8006218:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800621c:	68f8      	ldr	r0, [r7, #12]
 800621e:	f000 fc47 	bl	8006ab0 <I2C_TransferConfig>
 8006222:	e00f      	b.n	8006244 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006228:	b29a      	uxth	r2, r3
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006232:	b2da      	uxtb	r2, r3
 8006234:	8979      	ldrh	r1, [r7, #10]
 8006236:	2300      	movs	r3, #0
 8006238:	9300      	str	r3, [sp, #0]
 800623a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800623e:	68f8      	ldr	r0, [r7, #12]
 8006240:	f000 fc36 	bl	8006ab0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006244:	697a      	ldr	r2, [r7, #20]
 8006246:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006248:	68f8      	ldr	r0, [r7, #12]
 800624a:	f000 fac6 	bl	80067da <I2C_WaitOnTXISFlagUntilTimeout>
 800624e:	4603      	mov	r3, r0
 8006250:	2b00      	cmp	r3, #0
 8006252:	d001      	beq.n	8006258 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8006254:	2301      	movs	r3, #1
 8006256:	e07b      	b.n	8006350 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800625c:	781a      	ldrb	r2, [r3, #0]
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006268:	1c5a      	adds	r2, r3, #1
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006272:	b29b      	uxth	r3, r3
 8006274:	3b01      	subs	r3, #1
 8006276:	b29a      	uxth	r2, r3
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006280:	3b01      	subs	r3, #1
 8006282:	b29a      	uxth	r2, r3
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800628c:	b29b      	uxth	r3, r3
 800628e:	2b00      	cmp	r3, #0
 8006290:	d034      	beq.n	80062fc <HAL_I2C_Mem_Write+0x1c8>
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006296:	2b00      	cmp	r3, #0
 8006298:	d130      	bne.n	80062fc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800629a:	697b      	ldr	r3, [r7, #20]
 800629c:	9300      	str	r3, [sp, #0]
 800629e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062a0:	2200      	movs	r2, #0
 80062a2:	2180      	movs	r1, #128	@ 0x80
 80062a4:	68f8      	ldr	r0, [r7, #12]
 80062a6:	f000 fa3f 	bl	8006728 <I2C_WaitOnFlagUntilTimeout>
 80062aa:	4603      	mov	r3, r0
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d001      	beq.n	80062b4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80062b0:	2301      	movs	r3, #1
 80062b2:	e04d      	b.n	8006350 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062b8:	b29b      	uxth	r3, r3
 80062ba:	2bff      	cmp	r3, #255	@ 0xff
 80062bc:	d90e      	bls.n	80062dc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	22ff      	movs	r2, #255	@ 0xff
 80062c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062c8:	b2da      	uxtb	r2, r3
 80062ca:	8979      	ldrh	r1, [r7, #10]
 80062cc:	2300      	movs	r3, #0
 80062ce:	9300      	str	r3, [sp, #0]
 80062d0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80062d4:	68f8      	ldr	r0, [r7, #12]
 80062d6:	f000 fbeb 	bl	8006ab0 <I2C_TransferConfig>
 80062da:	e00f      	b.n	80062fc <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062e0:	b29a      	uxth	r2, r3
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062ea:	b2da      	uxtb	r2, r3
 80062ec:	8979      	ldrh	r1, [r7, #10]
 80062ee:	2300      	movs	r3, #0
 80062f0:	9300      	str	r3, [sp, #0]
 80062f2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80062f6:	68f8      	ldr	r0, [r7, #12]
 80062f8:	f000 fbda 	bl	8006ab0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006300:	b29b      	uxth	r3, r3
 8006302:	2b00      	cmp	r3, #0
 8006304:	d19e      	bne.n	8006244 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006306:	697a      	ldr	r2, [r7, #20]
 8006308:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800630a:	68f8      	ldr	r0, [r7, #12]
 800630c:	f000 faac 	bl	8006868 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006310:	4603      	mov	r3, r0
 8006312:	2b00      	cmp	r3, #0
 8006314:	d001      	beq.n	800631a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8006316:	2301      	movs	r3, #1
 8006318:	e01a      	b.n	8006350 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	2220      	movs	r2, #32
 8006320:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	6859      	ldr	r1, [r3, #4]
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681a      	ldr	r2, [r3, #0]
 800632c:	4b0a      	ldr	r3, [pc, #40]	@ (8006358 <HAL_I2C_Mem_Write+0x224>)
 800632e:	400b      	ands	r3, r1
 8006330:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	2220      	movs	r2, #32
 8006336:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	2200      	movs	r2, #0
 800633e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	2200      	movs	r2, #0
 8006346:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800634a:	2300      	movs	r3, #0
 800634c:	e000      	b.n	8006350 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800634e:	2302      	movs	r3, #2
  }
}
 8006350:	4618      	mov	r0, r3
 8006352:	3718      	adds	r7, #24
 8006354:	46bd      	mov	sp, r7
 8006356:	bd80      	pop	{r7, pc}
 8006358:	fe00e800 	.word	0xfe00e800

0800635c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b088      	sub	sp, #32
 8006360:	af02      	add	r7, sp, #8
 8006362:	60f8      	str	r0, [r7, #12]
 8006364:	4608      	mov	r0, r1
 8006366:	4611      	mov	r1, r2
 8006368:	461a      	mov	r2, r3
 800636a:	4603      	mov	r3, r0
 800636c:	817b      	strh	r3, [r7, #10]
 800636e:	460b      	mov	r3, r1
 8006370:	813b      	strh	r3, [r7, #8]
 8006372:	4613      	mov	r3, r2
 8006374:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800637c:	b2db      	uxtb	r3, r3
 800637e:	2b20      	cmp	r3, #32
 8006380:	f040 80fd 	bne.w	800657e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8006384:	6a3b      	ldr	r3, [r7, #32]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d002      	beq.n	8006390 <HAL_I2C_Mem_Read+0x34>
 800638a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800638c:	2b00      	cmp	r3, #0
 800638e:	d105      	bne.n	800639c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006396:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006398:	2301      	movs	r3, #1
 800639a:	e0f1      	b.n	8006580 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80063a2:	2b01      	cmp	r3, #1
 80063a4:	d101      	bne.n	80063aa <HAL_I2C_Mem_Read+0x4e>
 80063a6:	2302      	movs	r3, #2
 80063a8:	e0ea      	b.n	8006580 <HAL_I2C_Mem_Read+0x224>
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	2201      	movs	r2, #1
 80063ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80063b2:	f7ff fa95 	bl	80058e0 <HAL_GetTick>
 80063b6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80063b8:	697b      	ldr	r3, [r7, #20]
 80063ba:	9300      	str	r3, [sp, #0]
 80063bc:	2319      	movs	r3, #25
 80063be:	2201      	movs	r2, #1
 80063c0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80063c4:	68f8      	ldr	r0, [r7, #12]
 80063c6:	f000 f9af 	bl	8006728 <I2C_WaitOnFlagUntilTimeout>
 80063ca:	4603      	mov	r3, r0
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d001      	beq.n	80063d4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80063d0:	2301      	movs	r3, #1
 80063d2:	e0d5      	b.n	8006580 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	2222      	movs	r2, #34	@ 0x22
 80063d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	2240      	movs	r2, #64	@ 0x40
 80063e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	2200      	movs	r2, #0
 80063e8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	6a3a      	ldr	r2, [r7, #32]
 80063ee:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80063f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	2200      	movs	r2, #0
 80063fa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80063fc:	88f8      	ldrh	r0, [r7, #6]
 80063fe:	893a      	ldrh	r2, [r7, #8]
 8006400:	8979      	ldrh	r1, [r7, #10]
 8006402:	697b      	ldr	r3, [r7, #20]
 8006404:	9301      	str	r3, [sp, #4]
 8006406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006408:	9300      	str	r3, [sp, #0]
 800640a:	4603      	mov	r3, r0
 800640c:	68f8      	ldr	r0, [r7, #12]
 800640e:	f000 f913 	bl	8006638 <I2C_RequestMemoryRead>
 8006412:	4603      	mov	r3, r0
 8006414:	2b00      	cmp	r3, #0
 8006416:	d005      	beq.n	8006424 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	2200      	movs	r2, #0
 800641c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006420:	2301      	movs	r3, #1
 8006422:	e0ad      	b.n	8006580 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006428:	b29b      	uxth	r3, r3
 800642a:	2bff      	cmp	r3, #255	@ 0xff
 800642c:	d90e      	bls.n	800644c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2201      	movs	r2, #1
 8006432:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006438:	b2da      	uxtb	r2, r3
 800643a:	8979      	ldrh	r1, [r7, #10]
 800643c:	4b52      	ldr	r3, [pc, #328]	@ (8006588 <HAL_I2C_Mem_Read+0x22c>)
 800643e:	9300      	str	r3, [sp, #0]
 8006440:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006444:	68f8      	ldr	r0, [r7, #12]
 8006446:	f000 fb33 	bl	8006ab0 <I2C_TransferConfig>
 800644a:	e00f      	b.n	800646c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006450:	b29a      	uxth	r2, r3
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800645a:	b2da      	uxtb	r2, r3
 800645c:	8979      	ldrh	r1, [r7, #10]
 800645e:	4b4a      	ldr	r3, [pc, #296]	@ (8006588 <HAL_I2C_Mem_Read+0x22c>)
 8006460:	9300      	str	r3, [sp, #0]
 8006462:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006466:	68f8      	ldr	r0, [r7, #12]
 8006468:	f000 fb22 	bl	8006ab0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	9300      	str	r3, [sp, #0]
 8006470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006472:	2200      	movs	r2, #0
 8006474:	2104      	movs	r1, #4
 8006476:	68f8      	ldr	r0, [r7, #12]
 8006478:	f000 f956 	bl	8006728 <I2C_WaitOnFlagUntilTimeout>
 800647c:	4603      	mov	r3, r0
 800647e:	2b00      	cmp	r3, #0
 8006480:	d001      	beq.n	8006486 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8006482:	2301      	movs	r3, #1
 8006484:	e07c      	b.n	8006580 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006490:	b2d2      	uxtb	r2, r2
 8006492:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006498:	1c5a      	adds	r2, r3, #1
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064a2:	3b01      	subs	r3, #1
 80064a4:	b29a      	uxth	r2, r3
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064ae:	b29b      	uxth	r3, r3
 80064b0:	3b01      	subs	r3, #1
 80064b2:	b29a      	uxth	r2, r3
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064bc:	b29b      	uxth	r3, r3
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d034      	beq.n	800652c <HAL_I2C_Mem_Read+0x1d0>
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d130      	bne.n	800652c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80064ca:	697b      	ldr	r3, [r7, #20]
 80064cc:	9300      	str	r3, [sp, #0]
 80064ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064d0:	2200      	movs	r2, #0
 80064d2:	2180      	movs	r1, #128	@ 0x80
 80064d4:	68f8      	ldr	r0, [r7, #12]
 80064d6:	f000 f927 	bl	8006728 <I2C_WaitOnFlagUntilTimeout>
 80064da:	4603      	mov	r3, r0
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d001      	beq.n	80064e4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80064e0:	2301      	movs	r3, #1
 80064e2:	e04d      	b.n	8006580 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064e8:	b29b      	uxth	r3, r3
 80064ea:	2bff      	cmp	r3, #255	@ 0xff
 80064ec:	d90e      	bls.n	800650c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	2201      	movs	r2, #1
 80064f2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064f8:	b2da      	uxtb	r2, r3
 80064fa:	8979      	ldrh	r1, [r7, #10]
 80064fc:	2300      	movs	r3, #0
 80064fe:	9300      	str	r3, [sp, #0]
 8006500:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006504:	68f8      	ldr	r0, [r7, #12]
 8006506:	f000 fad3 	bl	8006ab0 <I2C_TransferConfig>
 800650a:	e00f      	b.n	800652c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006510:	b29a      	uxth	r2, r3
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800651a:	b2da      	uxtb	r2, r3
 800651c:	8979      	ldrh	r1, [r7, #10]
 800651e:	2300      	movs	r3, #0
 8006520:	9300      	str	r3, [sp, #0]
 8006522:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006526:	68f8      	ldr	r0, [r7, #12]
 8006528:	f000 fac2 	bl	8006ab0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006530:	b29b      	uxth	r3, r3
 8006532:	2b00      	cmp	r3, #0
 8006534:	d19a      	bne.n	800646c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006536:	697a      	ldr	r2, [r7, #20]
 8006538:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800653a:	68f8      	ldr	r0, [r7, #12]
 800653c:	f000 f994 	bl	8006868 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006540:	4603      	mov	r3, r0
 8006542:	2b00      	cmp	r3, #0
 8006544:	d001      	beq.n	800654a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006546:	2301      	movs	r3, #1
 8006548:	e01a      	b.n	8006580 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	2220      	movs	r2, #32
 8006550:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	6859      	ldr	r1, [r3, #4]
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681a      	ldr	r2, [r3, #0]
 800655c:	4b0b      	ldr	r3, [pc, #44]	@ (800658c <HAL_I2C_Mem_Read+0x230>)
 800655e:	400b      	ands	r3, r1
 8006560:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	2220      	movs	r2, #32
 8006566:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	2200      	movs	r2, #0
 800656e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	2200      	movs	r2, #0
 8006576:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800657a:	2300      	movs	r3, #0
 800657c:	e000      	b.n	8006580 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800657e:	2302      	movs	r3, #2
  }
}
 8006580:	4618      	mov	r0, r3
 8006582:	3718      	adds	r7, #24
 8006584:	46bd      	mov	sp, r7
 8006586:	bd80      	pop	{r7, pc}
 8006588:	80002400 	.word	0x80002400
 800658c:	fe00e800 	.word	0xfe00e800

08006590 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b086      	sub	sp, #24
 8006594:	af02      	add	r7, sp, #8
 8006596:	60f8      	str	r0, [r7, #12]
 8006598:	4608      	mov	r0, r1
 800659a:	4611      	mov	r1, r2
 800659c:	461a      	mov	r2, r3
 800659e:	4603      	mov	r3, r0
 80065a0:	817b      	strh	r3, [r7, #10]
 80065a2:	460b      	mov	r3, r1
 80065a4:	813b      	strh	r3, [r7, #8]
 80065a6:	4613      	mov	r3, r2
 80065a8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80065aa:	88fb      	ldrh	r3, [r7, #6]
 80065ac:	b2da      	uxtb	r2, r3
 80065ae:	8979      	ldrh	r1, [r7, #10]
 80065b0:	4b20      	ldr	r3, [pc, #128]	@ (8006634 <I2C_RequestMemoryWrite+0xa4>)
 80065b2:	9300      	str	r3, [sp, #0]
 80065b4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80065b8:	68f8      	ldr	r0, [r7, #12]
 80065ba:	f000 fa79 	bl	8006ab0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80065be:	69fa      	ldr	r2, [r7, #28]
 80065c0:	69b9      	ldr	r1, [r7, #24]
 80065c2:	68f8      	ldr	r0, [r7, #12]
 80065c4:	f000 f909 	bl	80067da <I2C_WaitOnTXISFlagUntilTimeout>
 80065c8:	4603      	mov	r3, r0
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d001      	beq.n	80065d2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80065ce:	2301      	movs	r3, #1
 80065d0:	e02c      	b.n	800662c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80065d2:	88fb      	ldrh	r3, [r7, #6]
 80065d4:	2b01      	cmp	r3, #1
 80065d6:	d105      	bne.n	80065e4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80065d8:	893b      	ldrh	r3, [r7, #8]
 80065da:	b2da      	uxtb	r2, r3
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	629a      	str	r2, [r3, #40]	@ 0x28
 80065e2:	e015      	b.n	8006610 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80065e4:	893b      	ldrh	r3, [r7, #8]
 80065e6:	0a1b      	lsrs	r3, r3, #8
 80065e8:	b29b      	uxth	r3, r3
 80065ea:	b2da      	uxtb	r2, r3
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80065f2:	69fa      	ldr	r2, [r7, #28]
 80065f4:	69b9      	ldr	r1, [r7, #24]
 80065f6:	68f8      	ldr	r0, [r7, #12]
 80065f8:	f000 f8ef 	bl	80067da <I2C_WaitOnTXISFlagUntilTimeout>
 80065fc:	4603      	mov	r3, r0
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d001      	beq.n	8006606 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006602:	2301      	movs	r3, #1
 8006604:	e012      	b.n	800662c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006606:	893b      	ldrh	r3, [r7, #8]
 8006608:	b2da      	uxtb	r2, r3
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006610:	69fb      	ldr	r3, [r7, #28]
 8006612:	9300      	str	r3, [sp, #0]
 8006614:	69bb      	ldr	r3, [r7, #24]
 8006616:	2200      	movs	r2, #0
 8006618:	2180      	movs	r1, #128	@ 0x80
 800661a:	68f8      	ldr	r0, [r7, #12]
 800661c:	f000 f884 	bl	8006728 <I2C_WaitOnFlagUntilTimeout>
 8006620:	4603      	mov	r3, r0
 8006622:	2b00      	cmp	r3, #0
 8006624:	d001      	beq.n	800662a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006626:	2301      	movs	r3, #1
 8006628:	e000      	b.n	800662c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800662a:	2300      	movs	r3, #0
}
 800662c:	4618      	mov	r0, r3
 800662e:	3710      	adds	r7, #16
 8006630:	46bd      	mov	sp, r7
 8006632:	bd80      	pop	{r7, pc}
 8006634:	80002000 	.word	0x80002000

08006638 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b086      	sub	sp, #24
 800663c:	af02      	add	r7, sp, #8
 800663e:	60f8      	str	r0, [r7, #12]
 8006640:	4608      	mov	r0, r1
 8006642:	4611      	mov	r1, r2
 8006644:	461a      	mov	r2, r3
 8006646:	4603      	mov	r3, r0
 8006648:	817b      	strh	r3, [r7, #10]
 800664a:	460b      	mov	r3, r1
 800664c:	813b      	strh	r3, [r7, #8]
 800664e:	4613      	mov	r3, r2
 8006650:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006652:	88fb      	ldrh	r3, [r7, #6]
 8006654:	b2da      	uxtb	r2, r3
 8006656:	8979      	ldrh	r1, [r7, #10]
 8006658:	4b20      	ldr	r3, [pc, #128]	@ (80066dc <I2C_RequestMemoryRead+0xa4>)
 800665a:	9300      	str	r3, [sp, #0]
 800665c:	2300      	movs	r3, #0
 800665e:	68f8      	ldr	r0, [r7, #12]
 8006660:	f000 fa26 	bl	8006ab0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006664:	69fa      	ldr	r2, [r7, #28]
 8006666:	69b9      	ldr	r1, [r7, #24]
 8006668:	68f8      	ldr	r0, [r7, #12]
 800666a:	f000 f8b6 	bl	80067da <I2C_WaitOnTXISFlagUntilTimeout>
 800666e:	4603      	mov	r3, r0
 8006670:	2b00      	cmp	r3, #0
 8006672:	d001      	beq.n	8006678 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006674:	2301      	movs	r3, #1
 8006676:	e02c      	b.n	80066d2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006678:	88fb      	ldrh	r3, [r7, #6]
 800667a:	2b01      	cmp	r3, #1
 800667c:	d105      	bne.n	800668a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800667e:	893b      	ldrh	r3, [r7, #8]
 8006680:	b2da      	uxtb	r2, r3
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	629a      	str	r2, [r3, #40]	@ 0x28
 8006688:	e015      	b.n	80066b6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800668a:	893b      	ldrh	r3, [r7, #8]
 800668c:	0a1b      	lsrs	r3, r3, #8
 800668e:	b29b      	uxth	r3, r3
 8006690:	b2da      	uxtb	r2, r3
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006698:	69fa      	ldr	r2, [r7, #28]
 800669a:	69b9      	ldr	r1, [r7, #24]
 800669c:	68f8      	ldr	r0, [r7, #12]
 800669e:	f000 f89c 	bl	80067da <I2C_WaitOnTXISFlagUntilTimeout>
 80066a2:	4603      	mov	r3, r0
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d001      	beq.n	80066ac <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80066a8:	2301      	movs	r3, #1
 80066aa:	e012      	b.n	80066d2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80066ac:	893b      	ldrh	r3, [r7, #8]
 80066ae:	b2da      	uxtb	r2, r3
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80066b6:	69fb      	ldr	r3, [r7, #28]
 80066b8:	9300      	str	r3, [sp, #0]
 80066ba:	69bb      	ldr	r3, [r7, #24]
 80066bc:	2200      	movs	r2, #0
 80066be:	2140      	movs	r1, #64	@ 0x40
 80066c0:	68f8      	ldr	r0, [r7, #12]
 80066c2:	f000 f831 	bl	8006728 <I2C_WaitOnFlagUntilTimeout>
 80066c6:	4603      	mov	r3, r0
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d001      	beq.n	80066d0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80066cc:	2301      	movs	r3, #1
 80066ce:	e000      	b.n	80066d2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80066d0:	2300      	movs	r3, #0
}
 80066d2:	4618      	mov	r0, r3
 80066d4:	3710      	adds	r7, #16
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bd80      	pop	{r7, pc}
 80066da:	bf00      	nop
 80066dc:	80002000 	.word	0x80002000

080066e0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80066e0:	b480      	push	{r7}
 80066e2:	b083      	sub	sp, #12
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	699b      	ldr	r3, [r3, #24]
 80066ee:	f003 0302 	and.w	r3, r3, #2
 80066f2:	2b02      	cmp	r3, #2
 80066f4:	d103      	bne.n	80066fe <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	2200      	movs	r2, #0
 80066fc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	699b      	ldr	r3, [r3, #24]
 8006704:	f003 0301 	and.w	r3, r3, #1
 8006708:	2b01      	cmp	r3, #1
 800670a:	d007      	beq.n	800671c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	699a      	ldr	r2, [r3, #24]
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f042 0201 	orr.w	r2, r2, #1
 800671a:	619a      	str	r2, [r3, #24]
  }
}
 800671c:	bf00      	nop
 800671e:	370c      	adds	r7, #12
 8006720:	46bd      	mov	sp, r7
 8006722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006726:	4770      	bx	lr

08006728 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b084      	sub	sp, #16
 800672c:	af00      	add	r7, sp, #0
 800672e:	60f8      	str	r0, [r7, #12]
 8006730:	60b9      	str	r1, [r7, #8]
 8006732:	603b      	str	r3, [r7, #0]
 8006734:	4613      	mov	r3, r2
 8006736:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006738:	e03b      	b.n	80067b2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800673a:	69ba      	ldr	r2, [r7, #24]
 800673c:	6839      	ldr	r1, [r7, #0]
 800673e:	68f8      	ldr	r0, [r7, #12]
 8006740:	f000 f8d6 	bl	80068f0 <I2C_IsErrorOccurred>
 8006744:	4603      	mov	r3, r0
 8006746:	2b00      	cmp	r3, #0
 8006748:	d001      	beq.n	800674e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800674a:	2301      	movs	r3, #1
 800674c:	e041      	b.n	80067d2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006754:	d02d      	beq.n	80067b2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006756:	f7ff f8c3 	bl	80058e0 <HAL_GetTick>
 800675a:	4602      	mov	r2, r0
 800675c:	69bb      	ldr	r3, [r7, #24]
 800675e:	1ad3      	subs	r3, r2, r3
 8006760:	683a      	ldr	r2, [r7, #0]
 8006762:	429a      	cmp	r2, r3
 8006764:	d302      	bcc.n	800676c <I2C_WaitOnFlagUntilTimeout+0x44>
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d122      	bne.n	80067b2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	699a      	ldr	r2, [r3, #24]
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	4013      	ands	r3, r2
 8006776:	68ba      	ldr	r2, [r7, #8]
 8006778:	429a      	cmp	r2, r3
 800677a:	bf0c      	ite	eq
 800677c:	2301      	moveq	r3, #1
 800677e:	2300      	movne	r3, #0
 8006780:	b2db      	uxtb	r3, r3
 8006782:	461a      	mov	r2, r3
 8006784:	79fb      	ldrb	r3, [r7, #7]
 8006786:	429a      	cmp	r2, r3
 8006788:	d113      	bne.n	80067b2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800678e:	f043 0220 	orr.w	r2, r3, #32
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	2220      	movs	r2, #32
 800679a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	2200      	movs	r2, #0
 80067a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	2200      	movs	r2, #0
 80067aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80067ae:	2301      	movs	r3, #1
 80067b0:	e00f      	b.n	80067d2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	699a      	ldr	r2, [r3, #24]
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	4013      	ands	r3, r2
 80067bc:	68ba      	ldr	r2, [r7, #8]
 80067be:	429a      	cmp	r2, r3
 80067c0:	bf0c      	ite	eq
 80067c2:	2301      	moveq	r3, #1
 80067c4:	2300      	movne	r3, #0
 80067c6:	b2db      	uxtb	r3, r3
 80067c8:	461a      	mov	r2, r3
 80067ca:	79fb      	ldrb	r3, [r7, #7]
 80067cc:	429a      	cmp	r2, r3
 80067ce:	d0b4      	beq.n	800673a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80067d0:	2300      	movs	r3, #0
}
 80067d2:	4618      	mov	r0, r3
 80067d4:	3710      	adds	r7, #16
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}

080067da <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80067da:	b580      	push	{r7, lr}
 80067dc:	b084      	sub	sp, #16
 80067de:	af00      	add	r7, sp, #0
 80067e0:	60f8      	str	r0, [r7, #12]
 80067e2:	60b9      	str	r1, [r7, #8]
 80067e4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80067e6:	e033      	b.n	8006850 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80067e8:	687a      	ldr	r2, [r7, #4]
 80067ea:	68b9      	ldr	r1, [r7, #8]
 80067ec:	68f8      	ldr	r0, [r7, #12]
 80067ee:	f000 f87f 	bl	80068f0 <I2C_IsErrorOccurred>
 80067f2:	4603      	mov	r3, r0
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d001      	beq.n	80067fc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80067f8:	2301      	movs	r3, #1
 80067fa:	e031      	b.n	8006860 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006802:	d025      	beq.n	8006850 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006804:	f7ff f86c 	bl	80058e0 <HAL_GetTick>
 8006808:	4602      	mov	r2, r0
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	1ad3      	subs	r3, r2, r3
 800680e:	68ba      	ldr	r2, [r7, #8]
 8006810:	429a      	cmp	r2, r3
 8006812:	d302      	bcc.n	800681a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d11a      	bne.n	8006850 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	699b      	ldr	r3, [r3, #24]
 8006820:	f003 0302 	and.w	r3, r3, #2
 8006824:	2b02      	cmp	r3, #2
 8006826:	d013      	beq.n	8006850 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800682c:	f043 0220 	orr.w	r2, r3, #32
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	2220      	movs	r2, #32
 8006838:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	2200      	movs	r2, #0
 8006840:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	2200      	movs	r2, #0
 8006848:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800684c:	2301      	movs	r3, #1
 800684e:	e007      	b.n	8006860 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	699b      	ldr	r3, [r3, #24]
 8006856:	f003 0302 	and.w	r3, r3, #2
 800685a:	2b02      	cmp	r3, #2
 800685c:	d1c4      	bne.n	80067e8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800685e:	2300      	movs	r3, #0
}
 8006860:	4618      	mov	r0, r3
 8006862:	3710      	adds	r7, #16
 8006864:	46bd      	mov	sp, r7
 8006866:	bd80      	pop	{r7, pc}

08006868 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006868:	b580      	push	{r7, lr}
 800686a:	b084      	sub	sp, #16
 800686c:	af00      	add	r7, sp, #0
 800686e:	60f8      	str	r0, [r7, #12]
 8006870:	60b9      	str	r1, [r7, #8]
 8006872:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006874:	e02f      	b.n	80068d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006876:	687a      	ldr	r2, [r7, #4]
 8006878:	68b9      	ldr	r1, [r7, #8]
 800687a:	68f8      	ldr	r0, [r7, #12]
 800687c:	f000 f838 	bl	80068f0 <I2C_IsErrorOccurred>
 8006880:	4603      	mov	r3, r0
 8006882:	2b00      	cmp	r3, #0
 8006884:	d001      	beq.n	800688a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006886:	2301      	movs	r3, #1
 8006888:	e02d      	b.n	80068e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800688a:	f7ff f829 	bl	80058e0 <HAL_GetTick>
 800688e:	4602      	mov	r2, r0
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	1ad3      	subs	r3, r2, r3
 8006894:	68ba      	ldr	r2, [r7, #8]
 8006896:	429a      	cmp	r2, r3
 8006898:	d302      	bcc.n	80068a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d11a      	bne.n	80068d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	699b      	ldr	r3, [r3, #24]
 80068a6:	f003 0320 	and.w	r3, r3, #32
 80068aa:	2b20      	cmp	r3, #32
 80068ac:	d013      	beq.n	80068d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068b2:	f043 0220 	orr.w	r2, r3, #32
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	2220      	movs	r2, #32
 80068be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	2200      	movs	r2, #0
 80068c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	2200      	movs	r2, #0
 80068ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80068d2:	2301      	movs	r3, #1
 80068d4:	e007      	b.n	80068e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	699b      	ldr	r3, [r3, #24]
 80068dc:	f003 0320 	and.w	r3, r3, #32
 80068e0:	2b20      	cmp	r3, #32
 80068e2:	d1c8      	bne.n	8006876 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80068e4:	2300      	movs	r3, #0
}
 80068e6:	4618      	mov	r0, r3
 80068e8:	3710      	adds	r7, #16
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bd80      	pop	{r7, pc}
	...

080068f0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b08a      	sub	sp, #40	@ 0x28
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	60f8      	str	r0, [r7, #12]
 80068f8:	60b9      	str	r1, [r7, #8]
 80068fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80068fc:	2300      	movs	r3, #0
 80068fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	699b      	ldr	r3, [r3, #24]
 8006908:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800690a:	2300      	movs	r3, #0
 800690c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006912:	69bb      	ldr	r3, [r7, #24]
 8006914:	f003 0310 	and.w	r3, r3, #16
 8006918:	2b00      	cmp	r3, #0
 800691a:	d068      	beq.n	80069ee <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	2210      	movs	r2, #16
 8006922:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006924:	e049      	b.n	80069ba <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800692c:	d045      	beq.n	80069ba <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800692e:	f7fe ffd7 	bl	80058e0 <HAL_GetTick>
 8006932:	4602      	mov	r2, r0
 8006934:	69fb      	ldr	r3, [r7, #28]
 8006936:	1ad3      	subs	r3, r2, r3
 8006938:	68ba      	ldr	r2, [r7, #8]
 800693a:	429a      	cmp	r2, r3
 800693c:	d302      	bcc.n	8006944 <I2C_IsErrorOccurred+0x54>
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d13a      	bne.n	80069ba <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	685b      	ldr	r3, [r3, #4]
 800694a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800694e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006956:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	699b      	ldr	r3, [r3, #24]
 800695e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006962:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006966:	d121      	bne.n	80069ac <I2C_IsErrorOccurred+0xbc>
 8006968:	697b      	ldr	r3, [r7, #20]
 800696a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800696e:	d01d      	beq.n	80069ac <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8006970:	7cfb      	ldrb	r3, [r7, #19]
 8006972:	2b20      	cmp	r3, #32
 8006974:	d01a      	beq.n	80069ac <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	685a      	ldr	r2, [r3, #4]
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006984:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006986:	f7fe ffab 	bl	80058e0 <HAL_GetTick>
 800698a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800698c:	e00e      	b.n	80069ac <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800698e:	f7fe ffa7 	bl	80058e0 <HAL_GetTick>
 8006992:	4602      	mov	r2, r0
 8006994:	69fb      	ldr	r3, [r7, #28]
 8006996:	1ad3      	subs	r3, r2, r3
 8006998:	2b19      	cmp	r3, #25
 800699a:	d907      	bls.n	80069ac <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800699c:	6a3b      	ldr	r3, [r7, #32]
 800699e:	f043 0320 	orr.w	r3, r3, #32
 80069a2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80069a4:	2301      	movs	r3, #1
 80069a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80069aa:	e006      	b.n	80069ba <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	699b      	ldr	r3, [r3, #24]
 80069b2:	f003 0320 	and.w	r3, r3, #32
 80069b6:	2b20      	cmp	r3, #32
 80069b8:	d1e9      	bne.n	800698e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	699b      	ldr	r3, [r3, #24]
 80069c0:	f003 0320 	and.w	r3, r3, #32
 80069c4:	2b20      	cmp	r3, #32
 80069c6:	d003      	beq.n	80069d0 <I2C_IsErrorOccurred+0xe0>
 80069c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d0aa      	beq.n	8006926 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80069d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d103      	bne.n	80069e0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	2220      	movs	r2, #32
 80069de:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80069e0:	6a3b      	ldr	r3, [r7, #32]
 80069e2:	f043 0304 	orr.w	r3, r3, #4
 80069e6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80069e8:	2301      	movs	r3, #1
 80069ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	699b      	ldr	r3, [r3, #24]
 80069f4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80069f6:	69bb      	ldr	r3, [r7, #24]
 80069f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d00b      	beq.n	8006a18 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006a00:	6a3b      	ldr	r3, [r7, #32]
 8006a02:	f043 0301 	orr.w	r3, r3, #1
 8006a06:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006a10:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006a12:	2301      	movs	r3, #1
 8006a14:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006a18:	69bb      	ldr	r3, [r7, #24]
 8006a1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d00b      	beq.n	8006a3a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006a22:	6a3b      	ldr	r3, [r7, #32]
 8006a24:	f043 0308 	orr.w	r3, r3, #8
 8006a28:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006a32:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006a34:	2301      	movs	r3, #1
 8006a36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006a3a:	69bb      	ldr	r3, [r7, #24]
 8006a3c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d00b      	beq.n	8006a5c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006a44:	6a3b      	ldr	r3, [r7, #32]
 8006a46:	f043 0302 	orr.w	r3, r3, #2
 8006a4a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006a54:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006a56:	2301      	movs	r3, #1
 8006a58:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8006a5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d01c      	beq.n	8006a9e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006a64:	68f8      	ldr	r0, [r7, #12]
 8006a66:	f7ff fe3b 	bl	80066e0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	6859      	ldr	r1, [r3, #4]
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681a      	ldr	r2, [r3, #0]
 8006a74:	4b0d      	ldr	r3, [pc, #52]	@ (8006aac <I2C_IsErrorOccurred+0x1bc>)
 8006a76:	400b      	ands	r3, r1
 8006a78:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006a7e:	6a3b      	ldr	r3, [r7, #32]
 8006a80:	431a      	orrs	r2, r3
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	2220      	movs	r2, #32
 8006a8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	2200      	movs	r2, #0
 8006a92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8006a9e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	3728      	adds	r7, #40	@ 0x28
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	bd80      	pop	{r7, pc}
 8006aaa:	bf00      	nop
 8006aac:	fe00e800 	.word	0xfe00e800

08006ab0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b087      	sub	sp, #28
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	60f8      	str	r0, [r7, #12]
 8006ab8:	607b      	str	r3, [r7, #4]
 8006aba:	460b      	mov	r3, r1
 8006abc:	817b      	strh	r3, [r7, #10]
 8006abe:	4613      	mov	r3, r2
 8006ac0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006ac2:	897b      	ldrh	r3, [r7, #10]
 8006ac4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006ac8:	7a7b      	ldrb	r3, [r7, #9]
 8006aca:	041b      	lsls	r3, r3, #16
 8006acc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006ad0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006ad6:	6a3b      	ldr	r3, [r7, #32]
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006ade:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	685a      	ldr	r2, [r3, #4]
 8006ae6:	6a3b      	ldr	r3, [r7, #32]
 8006ae8:	0d5b      	lsrs	r3, r3, #21
 8006aea:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8006aee:	4b08      	ldr	r3, [pc, #32]	@ (8006b10 <I2C_TransferConfig+0x60>)
 8006af0:	430b      	orrs	r3, r1
 8006af2:	43db      	mvns	r3, r3
 8006af4:	ea02 0103 	and.w	r1, r2, r3
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	697a      	ldr	r2, [r7, #20]
 8006afe:	430a      	orrs	r2, r1
 8006b00:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006b02:	bf00      	nop
 8006b04:	371c      	adds	r7, #28
 8006b06:	46bd      	mov	sp, r7
 8006b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0c:	4770      	bx	lr
 8006b0e:	bf00      	nop
 8006b10:	03ff63ff 	.word	0x03ff63ff

08006b14 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006b14:	b480      	push	{r7}
 8006b16:	b083      	sub	sp, #12
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
 8006b1c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b24:	b2db      	uxtb	r3, r3
 8006b26:	2b20      	cmp	r3, #32
 8006b28:	d138      	bne.n	8006b9c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006b30:	2b01      	cmp	r3, #1
 8006b32:	d101      	bne.n	8006b38 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006b34:	2302      	movs	r3, #2
 8006b36:	e032      	b.n	8006b9e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2201      	movs	r2, #1
 8006b3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2224      	movs	r2, #36	@ 0x24
 8006b44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	681a      	ldr	r2, [r3, #0]
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f022 0201 	bic.w	r2, r2, #1
 8006b56:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	681a      	ldr	r2, [r3, #0]
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006b66:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	6819      	ldr	r1, [r3, #0]
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	683a      	ldr	r2, [r7, #0]
 8006b74:	430a      	orrs	r2, r1
 8006b76:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	681a      	ldr	r2, [r3, #0]
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f042 0201 	orr.w	r2, r2, #1
 8006b86:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2220      	movs	r2, #32
 8006b8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2200      	movs	r2, #0
 8006b94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006b98:	2300      	movs	r3, #0
 8006b9a:	e000      	b.n	8006b9e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006b9c:	2302      	movs	r3, #2
  }
}
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	370c      	adds	r7, #12
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba8:	4770      	bx	lr

08006baa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006baa:	b480      	push	{r7}
 8006bac:	b085      	sub	sp, #20
 8006bae:	af00      	add	r7, sp, #0
 8006bb0:	6078      	str	r0, [r7, #4]
 8006bb2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bba:	b2db      	uxtb	r3, r3
 8006bbc:	2b20      	cmp	r3, #32
 8006bbe:	d139      	bne.n	8006c34 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006bc6:	2b01      	cmp	r3, #1
 8006bc8:	d101      	bne.n	8006bce <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006bca:	2302      	movs	r3, #2
 8006bcc:	e033      	b.n	8006c36 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2201      	movs	r2, #1
 8006bd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2224      	movs	r2, #36	@ 0x24
 8006bda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	681a      	ldr	r2, [r3, #0]
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f022 0201 	bic.w	r2, r2, #1
 8006bec:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006bfc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	021b      	lsls	r3, r3, #8
 8006c02:	68fa      	ldr	r2, [r7, #12]
 8006c04:	4313      	orrs	r3, r2
 8006c06:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	68fa      	ldr	r2, [r7, #12]
 8006c0e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	681a      	ldr	r2, [r3, #0]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f042 0201 	orr.w	r2, r2, #1
 8006c1e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2220      	movs	r2, #32
 8006c24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006c30:	2300      	movs	r3, #0
 8006c32:	e000      	b.n	8006c36 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006c34:	2302      	movs	r3, #2
  }
}
 8006c36:	4618      	mov	r0, r3
 8006c38:	3714      	adds	r7, #20
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c40:	4770      	bx	lr
	...

08006c44 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b084      	sub	sp, #16
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d101      	bne.n	8006c56 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8006c52:	2301      	movs	r3, #1
 8006c54:	e08f      	b.n	8006d76 <HAL_LPTIM_Init+0x132>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	685b      	ldr	r3, [r3, #4]
 8006c5a:	2b01      	cmp	r3, #1
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
#if defined(LPTIM_RCR_REP)
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));
#endif

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8006c62:	b2db      	uxtb	r3, r3
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d106      	bne.n	8006c76 <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8006c70:	6878      	ldr	r0, [r7, #4]
 8006c72:	f7fa fa9d 	bl	80011b0 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2202      	movs	r2, #2
 8006c7a:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  }

#endif

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	68db      	ldr	r3, [r3, #12]
 8006c84:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	685b      	ldr	r3, [r3, #4]
 8006c8a:	2b01      	cmp	r3, #1
 8006c8c:	d004      	beq.n	8006c98 <HAL_LPTIM_Init+0x54>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c92:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006c96:	d103      	bne.n	8006ca0 <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	f023 031e 	bic.w	r3, r3, #30
 8006c9e:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	695b      	ldr	r3, [r3, #20]
 8006ca4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	d005      	beq.n	8006cb8 <HAL_LPTIM_Init+0x74>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8006cb2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006cb6:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8006cb8:	68fa      	ldr	r2, [r7, #12]
 8006cba:	4b31      	ldr	r3, [pc, #196]	@ (8006d80 <HAL_LPTIM_Init+0x13c>)
 8006cbc:	4013      	ands	r3, r2
 8006cbe:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8006cc8:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8006cce:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 8006cd4:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 8006cda:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8006cdc:	68fa      	ldr	r2, [r7, #12]
 8006cde:	4313      	orrs	r3, r2
 8006ce0:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	685b      	ldr	r3, [r3, #4]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d107      	bne.n	8006cfa <HAL_LPTIM_Init+0xb6>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8006cf2:	4313      	orrs	r3, r2
 8006cf4:	68fa      	ldr	r2, [r7, #12]
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	685b      	ldr	r3, [r3, #4]
 8006cfe:	2b01      	cmp	r3, #1
 8006d00:	d004      	beq.n	8006d0c <HAL_LPTIM_Init+0xc8>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d06:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006d0a:	d107      	bne.n	8006d1c <HAL_LPTIM_Init+0xd8>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8006d14:	4313      	orrs	r3, r2
 8006d16:	68fa      	ldr	r2, [r7, #12]
 8006d18:	4313      	orrs	r3, r2
 8006d1a:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	695b      	ldr	r3, [r3, #20]
 8006d20:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d00a      	beq.n	8006d3e <HAL_LPTIM_Init+0xfa>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8006d30:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8006d36:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8006d38:	68fa      	ldr	r2, [r7, #12]
 8006d3a:	4313      	orrs	r3, r2
 8006d3c:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	68fa      	ldr	r2, [r7, #12]
 8006d44:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4a0e      	ldr	r2, [pc, #56]	@ (8006d84 <HAL_LPTIM_Init+0x140>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d108      	bne.n	8006d62 <HAL_LPTIM_Init+0x11e>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	430a      	orrs	r2, r1
 8006d5e:	621a      	str	r2, [r3, #32]
 8006d60:	e004      	b.n	8006d6c <HAL_LPTIM_Init+0x128>
  {
    /* Check LPTIM Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

    /* Configure LPTIM Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	687a      	ldr	r2, [r7, #4]
 8006d68:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006d6a:	621a      	str	r2, [r3, #32]
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2201      	movs	r2, #1
 8006d70:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8006d74:	2300      	movs	r3, #0
}
 8006d76:	4618      	mov	r0, r3
 8006d78:	3710      	adds	r7, #16
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	bd80      	pop	{r7, pc}
 8006d7e:	bf00      	nop
 8006d80:	ff19f1fe 	.word	0xff19f1fe
 8006d84:	40007c00 	.word	0x40007c00

08006d88 <HAL_LPTIM_TimeOut_Start_IT>:
  * @param  Timeout Specifies the TimeOut value to reset the counter.
  *         This parameter must be a value between 0x0000 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_TimeOut_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Timeout)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b084      	sub	sp, #16
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	60f8      	str	r0, [r7, #12]
 8006d90:	60b9      	str	r1, [r7, #8]
 8006d92:	607a      	str	r2, [r7, #4]
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));
  assert_param(IS_LPTIM_PULSE(Timeout));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	2202      	movs	r2, #2
 8006d98:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Enable EXTI Line interrupt on the LPTIM Wake-up Timer */
  __HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_IT(hlptim->Instance);
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4a36      	ldr	r2, [pc, #216]	@ (8006e7c <HAL_LPTIM_TimeOut_Start_IT+0xf4>)
 8006da2:	4293      	cmp	r3, r2
 8006da4:	d106      	bne.n	8006db4 <HAL_LPTIM_TimeOut_Start_IT+0x2c>
 8006da6:	4b36      	ldr	r3, [pc, #216]	@ (8006e80 <HAL_LPTIM_TimeOut_Start_IT+0xf8>)
 8006da8:	6a1b      	ldr	r3, [r3, #32]
 8006daa:	4a35      	ldr	r2, [pc, #212]	@ (8006e80 <HAL_LPTIM_TimeOut_Start_IT+0xf8>)
 8006dac:	f043 0301 	orr.w	r3, r3, #1
 8006db0:	6213      	str	r3, [r2, #32]
 8006db2:	e005      	b.n	8006dc0 <HAL_LPTIM_TimeOut_Start_IT+0x38>
 8006db4:	4b32      	ldr	r3, [pc, #200]	@ (8006e80 <HAL_LPTIM_TimeOut_Start_IT+0xf8>)
 8006db6:	6a1b      	ldr	r3, [r3, #32]
 8006db8:	4a31      	ldr	r2, [pc, #196]	@ (8006e80 <HAL_LPTIM_TimeOut_Start_IT+0xf8>)
 8006dba:	f043 0302 	orr.w	r3, r3, #2
 8006dbe:	6213      	str	r3, [r2, #32]

  /* Set TIMOUT bit to enable the timeout function */
  hlptim->Instance->CFGR |= LPTIM_CFGR_TIMOUT;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	68da      	ldr	r2, [r3, #12]
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8006dce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	691a      	ldr	r2, [r3, #16]
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f042 0201 	orr.w	r2, r2, #1
 8006dde:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	2210      	movs	r2, #16
 8006de6:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	68ba      	ldr	r2, [r7, #8]
 8006dee:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8006df0:	2110      	movs	r1, #16
 8006df2:	68f8      	ldr	r0, [r7, #12]
 8006df4:	f000 f92c 	bl	8007050 <LPTIM_WaitForFlag>
 8006df8:	4603      	mov	r3, r0
 8006dfa:	2b03      	cmp	r3, #3
 8006dfc:	d101      	bne.n	8006e02 <HAL_LPTIM_TimeOut_Start_IT+0x7a>
  {
    return HAL_TIMEOUT;
 8006dfe:	2303      	movs	r3, #3
 8006e00:	e038      	b.n	8006e74 <HAL_LPTIM_TimeOut_Start_IT+0xec>
  }

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	2208      	movs	r2, #8
 8006e08:	605a      	str	r2, [r3, #4]

  /* Load the Timeout value in the compare register */
  __HAL_LPTIM_COMPARE_SET(hlptim, Timeout);
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	687a      	ldr	r2, [r7, #4]
 8006e10:	615a      	str	r2, [r3, #20]

  /* Wait for the completion of the write operation to the LPTIM_CMP register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8006e12:	2108      	movs	r1, #8
 8006e14:	68f8      	ldr	r0, [r7, #12]
 8006e16:	f000 f91b 	bl	8007050 <LPTIM_WaitForFlag>
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	2b03      	cmp	r3, #3
 8006e1e:	d101      	bne.n	8006e24 <HAL_LPTIM_TimeOut_Start_IT+0x9c>
  {
    return HAL_TIMEOUT;
 8006e20:	2303      	movs	r3, #3
 8006e22:	e027      	b.n	8006e74 <HAL_LPTIM_TimeOut_Start_IT+0xec>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8006e24:	68f8      	ldr	r0, [r7, #12]
 8006e26:	f000 f943 	bl	80070b0 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8006e2a:	68f8      	ldr	r0, [r7, #12]
 8006e2c:	f000 f901 	bl	8007032 <HAL_LPTIM_GetState>
 8006e30:	4603      	mov	r3, r0
 8006e32:	2b03      	cmp	r3, #3
 8006e34:	d101      	bne.n	8006e3a <HAL_LPTIM_TimeOut_Start_IT+0xb2>
  {
    return HAL_TIMEOUT;
 8006e36:	2303      	movs	r3, #3
 8006e38:	e01c      	b.n	8006e74 <HAL_LPTIM_TimeOut_Start_IT+0xec>
  }

  /* Enable Compare match interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMPM);
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	689a      	ldr	r2, [r3, #8]
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f042 0201 	orr.w	r2, r2, #1
 8006e48:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	691a      	ldr	r2, [r3, #16]
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f042 0201 	orr.w	r2, r2, #1
 8006e58:	611a      	str	r2, [r3, #16]

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	691a      	ldr	r2, [r3, #16]
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f042 0204 	orr.w	r2, r2, #4
 8006e68:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	2201      	movs	r2, #1
 8006e6e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8006e72:	2300      	movs	r3, #0
}
 8006e74:	4618      	mov	r0, r3
 8006e76:	3710      	adds	r7, #16
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	bd80      	pop	{r7, pc}
 8006e7c:	40007c00 	.word	0x40007c00
 8006e80:	40010400 	.word	0x40010400

08006e84 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b082      	sub	sp, #8
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f003 0301 	and.w	r3, r3, #1
 8006e96:	2b01      	cmp	r3, #1
 8006e98:	d10d      	bne.n	8006eb6 <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	689b      	ldr	r3, [r3, #8]
 8006ea0:	f003 0301 	and.w	r3, r3, #1
 8006ea4:	2b01      	cmp	r3, #1
 8006ea6:	d106      	bne.n	8006eb6 <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	2201      	movs	r2, #1
 8006eae:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 8006eb0:	6878      	ldr	r0, [r7, #4]
 8006eb2:	f7fc f94d 	bl	8003150 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f003 0302 	and.w	r3, r3, #2
 8006ec0:	2b02      	cmp	r3, #2
 8006ec2:	d10d      	bne.n	8006ee0 <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	689b      	ldr	r3, [r3, #8]
 8006eca:	f003 0302 	and.w	r3, r3, #2
 8006ece:	2b02      	cmp	r3, #2
 8006ed0:	d106      	bne.n	8006ee0 <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	2202      	movs	r2, #2
 8006ed8:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8006eda:	6878      	ldr	r0, [r7, #4]
 8006edc:	f000 f86d 	bl	8006fba <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f003 0304 	and.w	r3, r3, #4
 8006eea:	2b04      	cmp	r3, #4
 8006eec:	d10d      	bne.n	8006f0a <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	689b      	ldr	r3, [r3, #8]
 8006ef4:	f003 0304 	and.w	r3, r3, #4
 8006ef8:	2b04      	cmp	r3, #4
 8006efa:	d106      	bne.n	8006f0a <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	2204      	movs	r2, #4
 8006f02:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8006f04:	6878      	ldr	r0, [r7, #4]
 8006f06:	f000 f862 	bl	8006fce <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f003 0308 	and.w	r3, r3, #8
 8006f14:	2b08      	cmp	r3, #8
 8006f16:	d10d      	bne.n	8006f34 <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	689b      	ldr	r3, [r3, #8]
 8006f1e:	f003 0308 	and.w	r3, r3, #8
 8006f22:	2b08      	cmp	r3, #8
 8006f24:	d106      	bne.n	8006f34 <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	2208      	movs	r2, #8
 8006f2c:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f000 f857 	bl	8006fe2 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f003 0310 	and.w	r3, r3, #16
 8006f3e:	2b10      	cmp	r3, #16
 8006f40:	d10d      	bne.n	8006f5e <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	689b      	ldr	r3, [r3, #8]
 8006f48:	f003 0310 	and.w	r3, r3, #16
 8006f4c:	2b10      	cmp	r3, #16
 8006f4e:	d106      	bne.n	8006f5e <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	2210      	movs	r2, #16
 8006f56:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8006f58:	6878      	ldr	r0, [r7, #4]
 8006f5a:	f000 f84c 	bl	8006ff6 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f003 0320 	and.w	r3, r3, #32
 8006f68:	2b20      	cmp	r3, #32
 8006f6a:	d10d      	bne.n	8006f88 <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	689b      	ldr	r3, [r3, #8]
 8006f72:	f003 0320 	and.w	r3, r3, #32
 8006f76:	2b20      	cmp	r3, #32
 8006f78:	d106      	bne.n	8006f88 <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	2220      	movs	r2, #32
 8006f80:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8006f82:	6878      	ldr	r0, [r7, #4]
 8006f84:	f000 f841 	bl	800700a <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f92:	2b40      	cmp	r3, #64	@ 0x40
 8006f94:	d10d      	bne.n	8006fb2 <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	689b      	ldr	r3, [r3, #8]
 8006f9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fa0:	2b40      	cmp	r3, #64	@ 0x40
 8006fa2:	d106      	bne.n	8006fb2 <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	2240      	movs	r2, #64	@ 0x40
 8006faa:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8006fac:	6878      	ldr	r0, [r7, #4]
 8006fae:	f000 f836 	bl	800701e <HAL_LPTIM_DirectionDownCallback>
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
#endif
}
 8006fb2:	bf00      	nop
 8006fb4:	3708      	adds	r7, #8
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	bd80      	pop	{r7, pc}

08006fba <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006fba:	b480      	push	{r7}
 8006fbc:	b083      	sub	sp, #12
 8006fbe:	af00      	add	r7, sp, #0
 8006fc0:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 8006fc2:	bf00      	nop
 8006fc4:	370c      	adds	r7, #12
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fcc:	4770      	bx	lr

08006fce <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006fce:	b480      	push	{r7}
 8006fd0:	b083      	sub	sp, #12
 8006fd2:	af00      	add	r7, sp, #0
 8006fd4:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8006fd6:	bf00      	nop
 8006fd8:	370c      	adds	r7, #12
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe0:	4770      	bx	lr

08006fe2 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006fe2:	b480      	push	{r7}
 8006fe4:	b083      	sub	sp, #12
 8006fe6:	af00      	add	r7, sp, #0
 8006fe8:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8006fea:	bf00      	nop
 8006fec:	370c      	adds	r7, #12
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff4:	4770      	bx	lr

08006ff6 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006ff6:	b480      	push	{r7}
 8006ff8:	b083      	sub	sp, #12
 8006ffa:	af00      	add	r7, sp, #0
 8006ffc:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8006ffe:	bf00      	nop
 8007000:	370c      	adds	r7, #12
 8007002:	46bd      	mov	sp, r7
 8007004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007008:	4770      	bx	lr

0800700a <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 800700a:	b480      	push	{r7}
 800700c:	b083      	sub	sp, #12
 800700e:	af00      	add	r7, sp, #0
 8007010:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8007012:	bf00      	nop
 8007014:	370c      	adds	r7, #12
 8007016:	46bd      	mov	sp, r7
 8007018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701c:	4770      	bx	lr

0800701e <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 800701e:	b480      	push	{r7}
 8007020:	b083      	sub	sp, #12
 8007022:	af00      	add	r7, sp, #0
 8007024:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8007026:	bf00      	nop
 8007028:	370c      	adds	r7, #12
 800702a:	46bd      	mov	sp, r7
 800702c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007030:	4770      	bx	lr

08007032 <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(const LPTIM_HandleTypeDef *hlptim)
{
 8007032:	b480      	push	{r7}
 8007034:	b083      	sub	sp, #12
 8007036:	af00      	add	r7, sp, #0
 8007038:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8007040:	b2db      	uxtb	r3, r3
}
 8007042:	4618      	mov	r0, r3
 8007044:	370c      	adds	r7, #12
 8007046:	46bd      	mov	sp, r7
 8007048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704c:	4770      	bx	lr
	...

08007050 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8007050:	b480      	push	{r7}
 8007052:	b085      	sub	sp, #20
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
 8007058:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 800705a:	2300      	movs	r3, #0
 800705c:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 800705e:	4b12      	ldr	r3, [pc, #72]	@ (80070a8 <LPTIM_WaitForFlag+0x58>)
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	4a12      	ldr	r2, [pc, #72]	@ (80070ac <LPTIM_WaitForFlag+0x5c>)
 8007064:	fba2 2303 	umull	r2, r3, r2, r3
 8007068:	0b9b      	lsrs	r3, r3, #14
 800706a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800706e:	fb02 f303 	mul.w	r3, r2, r3
 8007072:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8007074:	68bb      	ldr	r3, [r7, #8]
 8007076:	3b01      	subs	r3, #1
 8007078:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 800707a:	68bb      	ldr	r3, [r7, #8]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d101      	bne.n	8007084 <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8007080:	2303      	movs	r3, #3
 8007082:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	681a      	ldr	r2, [r3, #0]
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	4013      	ands	r3, r2
 800708e:	683a      	ldr	r2, [r7, #0]
 8007090:	429a      	cmp	r2, r3
 8007092:	d002      	beq.n	800709a <LPTIM_WaitForFlag+0x4a>
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d1ec      	bne.n	8007074 <LPTIM_WaitForFlag+0x24>

  return result;
 800709a:	7bfb      	ldrb	r3, [r7, #15]
}
 800709c:	4618      	mov	r0, r3
 800709e:	3714      	adds	r7, #20
 80070a0:	46bd      	mov	sp, r7
 80070a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a6:	4770      	bx	lr
 80070a8:	20000000 	.word	0x20000000
 80070ac:	d1b71759 	.word	0xd1b71759

080070b0 <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b08c      	sub	sp, #48	@ 0x30
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 80070b8:	2300      	movs	r3, #0
 80070ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80070bc:	f3ef 8310 	mrs	r3, PRIMASK
 80070c0:	60fb      	str	r3, [r7, #12]
  return(result);
 80070c2:	68fb      	ldr	r3, [r7, #12]
#if defined(LPTIM_RCR_REP)
  uint32_t tmpRCR;
#endif

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 80070c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80070c6:	2301      	movs	r3, #1
 80070c8:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070ca:	693b      	ldr	r3, [r7, #16]
 80070cc:	f383 8810 	msr	PRIMASK, r3
}
 80070d0:	bf00      	nop
  __set_PRIMASK(1) ;

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	4a73      	ldr	r2, [pc, #460]	@ (80072a4 <LPTIM_Disable+0x1f4>)
 80070d8:	4293      	cmp	r3, r2
 80070da:	d003      	beq.n	80070e4 <LPTIM_Disable+0x34>
 80070dc:	4a72      	ldr	r2, [pc, #456]	@ (80072a8 <LPTIM_Disable+0x1f8>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	d007      	beq.n	80070f2 <LPTIM_Disable+0x42>
    case LPTIM2_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
      break;
#endif /* LPTIM2 */
    default:
      break;
 80070e2:	e00d      	b.n	8007100 <LPTIM_Disable+0x50>
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 80070e4:	4b71      	ldr	r3, [pc, #452]	@ (80072ac <LPTIM_Disable+0x1fc>)
 80070e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070ea:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80070ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 80070f0:	e006      	b.n	8007100 <LPTIM_Disable+0x50>
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
 80070f2:	4b6e      	ldr	r3, [pc, #440]	@ (80072ac <LPTIM_Disable+0x1fc>)
 80070f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070f8:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80070fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 80070fe:	bf00      	nop
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	689b      	ldr	r3, [r3, #8]
 8007106:	627b      	str	r3, [r7, #36]	@ 0x24
  tmpCFGR = hlptim->Instance->CFGR;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	68db      	ldr	r3, [r3, #12]
 800710e:	623b      	str	r3, [r7, #32]
  tmpCMP = hlptim->Instance->CMP;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	695b      	ldr	r3, [r3, #20]
 8007116:	61fb      	str	r3, [r7, #28]
  tmpARR = hlptim->Instance->ARR;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	699b      	ldr	r3, [r3, #24]
 800711e:	61bb      	str	r3, [r7, #24]
  tmpOR = hlptim->Instance->OR;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	6a1b      	ldr	r3, [r3, #32]
 8007126:	617b      	str	r3, [r7, #20]
#if defined(LPTIM_RCR_REP)
  tmpRCR = hlptim->Instance->RCR;
#endif

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	4a5d      	ldr	r2, [pc, #372]	@ (80072a4 <LPTIM_Disable+0x1f4>)
 800712e:	4293      	cmp	r3, r2
 8007130:	d003      	beq.n	800713a <LPTIM_Disable+0x8a>
 8007132:	4a5d      	ldr	r2, [pc, #372]	@ (80072a8 <LPTIM_Disable+0x1f8>)
 8007134:	4293      	cmp	r3, r2
 8007136:	d00d      	beq.n	8007154 <LPTIM_Disable+0xa4>
      __HAL_RCC_LPTIM2_FORCE_RESET();
      __HAL_RCC_LPTIM2_RELEASE_RESET();
      break;
#endif /* LPTIM2 */
    default:
      break;
 8007138:	e019      	b.n	800716e <LPTIM_Disable+0xbe>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 800713a:	4b5c      	ldr	r3, [pc, #368]	@ (80072ac <LPTIM_Disable+0x1fc>)
 800713c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800713e:	4a5b      	ldr	r2, [pc, #364]	@ (80072ac <LPTIM_Disable+0x1fc>)
 8007140:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007144:	6393      	str	r3, [r2, #56]	@ 0x38
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 8007146:	4b59      	ldr	r3, [pc, #356]	@ (80072ac <LPTIM_Disable+0x1fc>)
 8007148:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800714a:	4a58      	ldr	r2, [pc, #352]	@ (80072ac <LPTIM_Disable+0x1fc>)
 800714c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007150:	6393      	str	r3, [r2, #56]	@ 0x38
      break;
 8007152:	e00c      	b.n	800716e <LPTIM_Disable+0xbe>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 8007154:	4b55      	ldr	r3, [pc, #340]	@ (80072ac <LPTIM_Disable+0x1fc>)
 8007156:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007158:	4a54      	ldr	r2, [pc, #336]	@ (80072ac <LPTIM_Disable+0x1fc>)
 800715a:	f043 0320 	orr.w	r3, r3, #32
 800715e:	63d3      	str	r3, [r2, #60]	@ 0x3c
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 8007160:	4b52      	ldr	r3, [pc, #328]	@ (80072ac <LPTIM_Disable+0x1fc>)
 8007162:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007164:	4a51      	ldr	r2, [pc, #324]	@ (80072ac <LPTIM_Disable+0x1fc>)
 8007166:	f023 0320 	bic.w	r3, r3, #32
 800716a:	63d3      	str	r3, [r2, #60]	@ 0x3c
      break;
 800716c:	bf00      	nop

  /*********** Restore LPTIM Config ***********/
#if defined(LPTIM_RCR_REP)
  if ((tmpCMP != 0UL) || (tmpARR != 0UL) || (tmpRCR != 0UL))
#else
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 800716e:	69fb      	ldr	r3, [r7, #28]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d102      	bne.n	800717a <LPTIM_Disable+0xca>
 8007174:	69bb      	ldr	r3, [r7, #24]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d075      	beq.n	8007266 <LPTIM_Disable+0x1b6>
#endif
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	4a49      	ldr	r2, [pc, #292]	@ (80072a4 <LPTIM_Disable+0x1f4>)
 8007180:	4293      	cmp	r3, r2
 8007182:	d003      	beq.n	800718c <LPTIM_Disable+0xdc>
 8007184:	4a48      	ldr	r2, [pc, #288]	@ (80072a8 <LPTIM_Disable+0x1f8>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d009      	beq.n	800719e <LPTIM_Disable+0xee>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
        break;
#endif /* LPTIM2 */
      default:
        break;
 800718a:	e011      	b.n	80071b0 <LPTIM_Disable+0x100>
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 800718c:	4b47      	ldr	r3, [pc, #284]	@ (80072ac <LPTIM_Disable+0x1fc>)
 800718e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007192:	4a46      	ldr	r2, [pc, #280]	@ (80072ac <LPTIM_Disable+0x1fc>)
 8007194:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8007198:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        break;
 800719c:	e008      	b.n	80071b0 <LPTIM_Disable+0x100>
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
 800719e:	4b43      	ldr	r3, [pc, #268]	@ (80072ac <LPTIM_Disable+0x1fc>)
 80071a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071a4:	4a41      	ldr	r2, [pc, #260]	@ (80072ac <LPTIM_Disable+0x1fc>)
 80071a6:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80071aa:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        break;
 80071ae:	bf00      	nop
    }

    if (tmpCMP != 0UL)
 80071b0:	69fb      	ldr	r3, [r7, #28]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d01a      	beq.n	80071ec <LPTIM_Disable+0x13c>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	691a      	ldr	r2, [r3, #16]
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f042 0201 	orr.w	r2, r2, #1
 80071c4:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	69fa      	ldr	r2, [r7, #28]
 80071cc:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 80071ce:	2108      	movs	r1, #8
 80071d0:	6878      	ldr	r0, [r7, #4]
 80071d2:	f7ff ff3d 	bl	8007050 <LPTIM_WaitForFlag>
 80071d6:	4603      	mov	r3, r0
 80071d8:	2b03      	cmp	r3, #3
 80071da:	d103      	bne.n	80071e4 <LPTIM_Disable+0x134>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2203      	movs	r2, #3
 80071e0:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	2208      	movs	r2, #8
 80071ea:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 80071ec:	69bb      	ldr	r3, [r7, #24]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d01a      	beq.n	8007228 <LPTIM_Disable+0x178>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	691a      	ldr	r2, [r3, #16]
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f042 0201 	orr.w	r2, r2, #1
 8007200:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	69ba      	ldr	r2, [r7, #24]
 8007208:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 800720a:	2110      	movs	r1, #16
 800720c:	6878      	ldr	r0, [r7, #4]
 800720e:	f7ff ff1f 	bl	8007050 <LPTIM_WaitForFlag>
 8007212:	4603      	mov	r3, r0
 8007214:	2b03      	cmp	r3, #3
 8007216:	d103      	bne.n	8007220 <LPTIM_Disable+0x170>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2203      	movs	r2, #3
 800721c:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	2210      	movs	r2, #16
 8007226:	605a      	str	r2, [r3, #4]
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
    }
#endif

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	4a1d      	ldr	r2, [pc, #116]	@ (80072a4 <LPTIM_Disable+0x1f4>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d003      	beq.n	800723a <LPTIM_Disable+0x18a>
 8007232:	4a1d      	ldr	r2, [pc, #116]	@ (80072a8 <LPTIM_Disable+0x1f8>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d00b      	beq.n	8007250 <LPTIM_Disable+0x1a0>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
        break;
#endif /* LPTIM2 */
      default:
        break;
 8007238:	e015      	b.n	8007266 <LPTIM_Disable+0x1b6>
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 800723a:	4b1c      	ldr	r3, [pc, #112]	@ (80072ac <LPTIM_Disable+0x1fc>)
 800723c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007240:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007244:	4919      	ldr	r1, [pc, #100]	@ (80072ac <LPTIM_Disable+0x1fc>)
 8007246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007248:	4313      	orrs	r3, r2
 800724a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
        break;
 800724e:	e00a      	b.n	8007266 <LPTIM_Disable+0x1b6>
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
 8007250:	4b16      	ldr	r3, [pc, #88]	@ (80072ac <LPTIM_Disable+0x1fc>)
 8007252:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007256:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800725a:	4914      	ldr	r1, [pc, #80]	@ (80072ac <LPTIM_Disable+0x1fc>)
 800725c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800725e:	4313      	orrs	r3, r2
 8007260:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
        break;
 8007264:	bf00      	nop
    }
  }

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	691a      	ldr	r2, [r3, #16]
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f022 0201 	bic.w	r2, r2, #1
 8007274:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800727c:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	6a3a      	ldr	r2, [r7, #32]
 8007284:	60da      	str	r2, [r3, #12]
  hlptim->Instance->OR = tmpOR;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	697a      	ldr	r2, [r7, #20]
 800728c:	621a      	str	r2, [r3, #32]
 800728e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007290:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007292:	68bb      	ldr	r3, [r7, #8]
 8007294:	f383 8810 	msr	PRIMASK, r3
}
 8007298:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 800729a:	bf00      	nop
 800729c:	3730      	adds	r7, #48	@ 0x30
 800729e:	46bd      	mov	sp, r7
 80072a0:	bd80      	pop	{r7, pc}
 80072a2:	bf00      	nop
 80072a4:	40007c00 	.word	0x40007c00
 80072a8:	40009400 	.word	0x40009400
 80072ac:	40021000 	.word	0x40021000

080072b0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80072b0:	b480      	push	{r7}
 80072b2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80072b4:	4b04      	ldr	r3, [pc, #16]	@ (80072c8 <HAL_PWREx_GetVoltageRange+0x18>)
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80072bc:	4618      	mov	r0, r3
 80072be:	46bd      	mov	sp, r7
 80072c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c4:	4770      	bx	lr
 80072c6:	bf00      	nop
 80072c8:	40007000 	.word	0x40007000

080072cc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80072cc:	b480      	push	{r7}
 80072ce:	b085      	sub	sp, #20
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072da:	d130      	bne.n	800733e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80072dc:	4b23      	ldr	r3, [pc, #140]	@ (800736c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80072e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072e8:	d038      	beq.n	800735c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80072ea:	4b20      	ldr	r3, [pc, #128]	@ (800736c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80072f2:	4a1e      	ldr	r2, [pc, #120]	@ (800736c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80072f4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80072f8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80072fa:	4b1d      	ldr	r3, [pc, #116]	@ (8007370 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	2232      	movs	r2, #50	@ 0x32
 8007300:	fb02 f303 	mul.w	r3, r2, r3
 8007304:	4a1b      	ldr	r2, [pc, #108]	@ (8007374 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8007306:	fba2 2303 	umull	r2, r3, r2, r3
 800730a:	0c9b      	lsrs	r3, r3, #18
 800730c:	3301      	adds	r3, #1
 800730e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007310:	e002      	b.n	8007318 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	3b01      	subs	r3, #1
 8007316:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007318:	4b14      	ldr	r3, [pc, #80]	@ (800736c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800731a:	695b      	ldr	r3, [r3, #20]
 800731c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007320:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007324:	d102      	bne.n	800732c <HAL_PWREx_ControlVoltageScaling+0x60>
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d1f2      	bne.n	8007312 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800732c:	4b0f      	ldr	r3, [pc, #60]	@ (800736c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800732e:	695b      	ldr	r3, [r3, #20]
 8007330:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007334:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007338:	d110      	bne.n	800735c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800733a:	2303      	movs	r3, #3
 800733c:	e00f      	b.n	800735e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800733e:	4b0b      	ldr	r3, [pc, #44]	@ (800736c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007346:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800734a:	d007      	beq.n	800735c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800734c:	4b07      	ldr	r3, [pc, #28]	@ (800736c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007354:	4a05      	ldr	r2, [pc, #20]	@ (800736c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007356:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800735a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800735c:	2300      	movs	r3, #0
}
 800735e:	4618      	mov	r0, r3
 8007360:	3714      	adds	r7, #20
 8007362:	46bd      	mov	sp, r7
 8007364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007368:	4770      	bx	lr
 800736a:	bf00      	nop
 800736c:	40007000 	.word	0x40007000
 8007370:	20000000 	.word	0x20000000
 8007374:	431bde83 	.word	0x431bde83

08007378 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b088      	sub	sp, #32
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d101      	bne.n	800738a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007386:	2301      	movs	r3, #1
 8007388:	e3ca      	b.n	8007b20 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800738a:	4b97      	ldr	r3, [pc, #604]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 800738c:	689b      	ldr	r3, [r3, #8]
 800738e:	f003 030c 	and.w	r3, r3, #12
 8007392:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007394:	4b94      	ldr	r3, [pc, #592]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 8007396:	68db      	ldr	r3, [r3, #12]
 8007398:	f003 0303 	and.w	r3, r3, #3
 800739c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f003 0310 	and.w	r3, r3, #16
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	f000 80e4 	beq.w	8007574 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80073ac:	69bb      	ldr	r3, [r7, #24]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d007      	beq.n	80073c2 <HAL_RCC_OscConfig+0x4a>
 80073b2:	69bb      	ldr	r3, [r7, #24]
 80073b4:	2b0c      	cmp	r3, #12
 80073b6:	f040 808b 	bne.w	80074d0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80073ba:	697b      	ldr	r3, [r7, #20]
 80073bc:	2b01      	cmp	r3, #1
 80073be:	f040 8087 	bne.w	80074d0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80073c2:	4b89      	ldr	r3, [pc, #548]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f003 0302 	and.w	r3, r3, #2
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d005      	beq.n	80073da <HAL_RCC_OscConfig+0x62>
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	699b      	ldr	r3, [r3, #24]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d101      	bne.n	80073da <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80073d6:	2301      	movs	r3, #1
 80073d8:	e3a2      	b.n	8007b20 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6a1a      	ldr	r2, [r3, #32]
 80073de:	4b82      	ldr	r3, [pc, #520]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f003 0308 	and.w	r3, r3, #8
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d004      	beq.n	80073f4 <HAL_RCC_OscConfig+0x7c>
 80073ea:	4b7f      	ldr	r3, [pc, #508]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80073f2:	e005      	b.n	8007400 <HAL_RCC_OscConfig+0x88>
 80073f4:	4b7c      	ldr	r3, [pc, #496]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 80073f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80073fa:	091b      	lsrs	r3, r3, #4
 80073fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007400:	4293      	cmp	r3, r2
 8007402:	d223      	bcs.n	800744c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	6a1b      	ldr	r3, [r3, #32]
 8007408:	4618      	mov	r0, r3
 800740a:	f000 fd55 	bl	8007eb8 <RCC_SetFlashLatencyFromMSIRange>
 800740e:	4603      	mov	r3, r0
 8007410:	2b00      	cmp	r3, #0
 8007412:	d001      	beq.n	8007418 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8007414:	2301      	movs	r3, #1
 8007416:	e383      	b.n	8007b20 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007418:	4b73      	ldr	r3, [pc, #460]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	4a72      	ldr	r2, [pc, #456]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 800741e:	f043 0308 	orr.w	r3, r3, #8
 8007422:	6013      	str	r3, [r2, #0]
 8007424:	4b70      	ldr	r3, [pc, #448]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	6a1b      	ldr	r3, [r3, #32]
 8007430:	496d      	ldr	r1, [pc, #436]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 8007432:	4313      	orrs	r3, r2
 8007434:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007436:	4b6c      	ldr	r3, [pc, #432]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 8007438:	685b      	ldr	r3, [r3, #4]
 800743a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	69db      	ldr	r3, [r3, #28]
 8007442:	021b      	lsls	r3, r3, #8
 8007444:	4968      	ldr	r1, [pc, #416]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 8007446:	4313      	orrs	r3, r2
 8007448:	604b      	str	r3, [r1, #4]
 800744a:	e025      	b.n	8007498 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800744c:	4b66      	ldr	r3, [pc, #408]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	4a65      	ldr	r2, [pc, #404]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 8007452:	f043 0308 	orr.w	r3, r3, #8
 8007456:	6013      	str	r3, [r2, #0]
 8007458:	4b63      	ldr	r3, [pc, #396]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6a1b      	ldr	r3, [r3, #32]
 8007464:	4960      	ldr	r1, [pc, #384]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 8007466:	4313      	orrs	r3, r2
 8007468:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800746a:	4b5f      	ldr	r3, [pc, #380]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 800746c:	685b      	ldr	r3, [r3, #4]
 800746e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	69db      	ldr	r3, [r3, #28]
 8007476:	021b      	lsls	r3, r3, #8
 8007478:	495b      	ldr	r1, [pc, #364]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 800747a:	4313      	orrs	r3, r2
 800747c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800747e:	69bb      	ldr	r3, [r7, #24]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d109      	bne.n	8007498 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6a1b      	ldr	r3, [r3, #32]
 8007488:	4618      	mov	r0, r3
 800748a:	f000 fd15 	bl	8007eb8 <RCC_SetFlashLatencyFromMSIRange>
 800748e:	4603      	mov	r3, r0
 8007490:	2b00      	cmp	r3, #0
 8007492:	d001      	beq.n	8007498 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8007494:	2301      	movs	r3, #1
 8007496:	e343      	b.n	8007b20 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007498:	f000 fc4a 	bl	8007d30 <HAL_RCC_GetSysClockFreq>
 800749c:	4602      	mov	r2, r0
 800749e:	4b52      	ldr	r3, [pc, #328]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 80074a0:	689b      	ldr	r3, [r3, #8]
 80074a2:	091b      	lsrs	r3, r3, #4
 80074a4:	f003 030f 	and.w	r3, r3, #15
 80074a8:	4950      	ldr	r1, [pc, #320]	@ (80075ec <HAL_RCC_OscConfig+0x274>)
 80074aa:	5ccb      	ldrb	r3, [r1, r3]
 80074ac:	f003 031f 	and.w	r3, r3, #31
 80074b0:	fa22 f303 	lsr.w	r3, r2, r3
 80074b4:	4a4e      	ldr	r2, [pc, #312]	@ (80075f0 <HAL_RCC_OscConfig+0x278>)
 80074b6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80074b8:	4b4e      	ldr	r3, [pc, #312]	@ (80075f4 <HAL_RCC_OscConfig+0x27c>)
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	4618      	mov	r0, r3
 80074be:	f7fe f9bf 	bl	8005840 <HAL_InitTick>
 80074c2:	4603      	mov	r3, r0
 80074c4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80074c6:	7bfb      	ldrb	r3, [r7, #15]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d052      	beq.n	8007572 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80074cc:	7bfb      	ldrb	r3, [r7, #15]
 80074ce:	e327      	b.n	8007b20 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	699b      	ldr	r3, [r3, #24]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d032      	beq.n	800753e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80074d8:	4b43      	ldr	r3, [pc, #268]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	4a42      	ldr	r2, [pc, #264]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 80074de:	f043 0301 	orr.w	r3, r3, #1
 80074e2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80074e4:	f7fe f9fc 	bl	80058e0 <HAL_GetTick>
 80074e8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80074ea:	e008      	b.n	80074fe <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80074ec:	f7fe f9f8 	bl	80058e0 <HAL_GetTick>
 80074f0:	4602      	mov	r2, r0
 80074f2:	693b      	ldr	r3, [r7, #16]
 80074f4:	1ad3      	subs	r3, r2, r3
 80074f6:	2b02      	cmp	r3, #2
 80074f8:	d901      	bls.n	80074fe <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80074fa:	2303      	movs	r3, #3
 80074fc:	e310      	b.n	8007b20 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80074fe:	4b3a      	ldr	r3, [pc, #232]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f003 0302 	and.w	r3, r3, #2
 8007506:	2b00      	cmp	r3, #0
 8007508:	d0f0      	beq.n	80074ec <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800750a:	4b37      	ldr	r3, [pc, #220]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	4a36      	ldr	r2, [pc, #216]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 8007510:	f043 0308 	orr.w	r3, r3, #8
 8007514:	6013      	str	r3, [r2, #0]
 8007516:	4b34      	ldr	r3, [pc, #208]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6a1b      	ldr	r3, [r3, #32]
 8007522:	4931      	ldr	r1, [pc, #196]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 8007524:	4313      	orrs	r3, r2
 8007526:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007528:	4b2f      	ldr	r3, [pc, #188]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 800752a:	685b      	ldr	r3, [r3, #4]
 800752c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	69db      	ldr	r3, [r3, #28]
 8007534:	021b      	lsls	r3, r3, #8
 8007536:	492c      	ldr	r1, [pc, #176]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 8007538:	4313      	orrs	r3, r2
 800753a:	604b      	str	r3, [r1, #4]
 800753c:	e01a      	b.n	8007574 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800753e:	4b2a      	ldr	r3, [pc, #168]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	4a29      	ldr	r2, [pc, #164]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 8007544:	f023 0301 	bic.w	r3, r3, #1
 8007548:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800754a:	f7fe f9c9 	bl	80058e0 <HAL_GetTick>
 800754e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007550:	e008      	b.n	8007564 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007552:	f7fe f9c5 	bl	80058e0 <HAL_GetTick>
 8007556:	4602      	mov	r2, r0
 8007558:	693b      	ldr	r3, [r7, #16]
 800755a:	1ad3      	subs	r3, r2, r3
 800755c:	2b02      	cmp	r3, #2
 800755e:	d901      	bls.n	8007564 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8007560:	2303      	movs	r3, #3
 8007562:	e2dd      	b.n	8007b20 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007564:	4b20      	ldr	r3, [pc, #128]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f003 0302 	and.w	r3, r3, #2
 800756c:	2b00      	cmp	r3, #0
 800756e:	d1f0      	bne.n	8007552 <HAL_RCC_OscConfig+0x1da>
 8007570:	e000      	b.n	8007574 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007572:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	f003 0301 	and.w	r3, r3, #1
 800757c:	2b00      	cmp	r3, #0
 800757e:	d074      	beq.n	800766a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8007580:	69bb      	ldr	r3, [r7, #24]
 8007582:	2b08      	cmp	r3, #8
 8007584:	d005      	beq.n	8007592 <HAL_RCC_OscConfig+0x21a>
 8007586:	69bb      	ldr	r3, [r7, #24]
 8007588:	2b0c      	cmp	r3, #12
 800758a:	d10e      	bne.n	80075aa <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800758c:	697b      	ldr	r3, [r7, #20]
 800758e:	2b03      	cmp	r3, #3
 8007590:	d10b      	bne.n	80075aa <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007592:	4b15      	ldr	r3, [pc, #84]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800759a:	2b00      	cmp	r3, #0
 800759c:	d064      	beq.n	8007668 <HAL_RCC_OscConfig+0x2f0>
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	685b      	ldr	r3, [r3, #4]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d160      	bne.n	8007668 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80075a6:	2301      	movs	r3, #1
 80075a8:	e2ba      	b.n	8007b20 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	685b      	ldr	r3, [r3, #4]
 80075ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80075b2:	d106      	bne.n	80075c2 <HAL_RCC_OscConfig+0x24a>
 80075b4:	4b0c      	ldr	r3, [pc, #48]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	4a0b      	ldr	r2, [pc, #44]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 80075ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80075be:	6013      	str	r3, [r2, #0]
 80075c0:	e026      	b.n	8007610 <HAL_RCC_OscConfig+0x298>
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	685b      	ldr	r3, [r3, #4]
 80075c6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80075ca:	d115      	bne.n	80075f8 <HAL_RCC_OscConfig+0x280>
 80075cc:	4b06      	ldr	r3, [pc, #24]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4a05      	ldr	r2, [pc, #20]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 80075d2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80075d6:	6013      	str	r3, [r2, #0]
 80075d8:	4b03      	ldr	r3, [pc, #12]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	4a02      	ldr	r2, [pc, #8]	@ (80075e8 <HAL_RCC_OscConfig+0x270>)
 80075de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80075e2:	6013      	str	r3, [r2, #0]
 80075e4:	e014      	b.n	8007610 <HAL_RCC_OscConfig+0x298>
 80075e6:	bf00      	nop
 80075e8:	40021000 	.word	0x40021000
 80075ec:	0800c17c 	.word	0x0800c17c
 80075f0:	20000000 	.word	0x20000000
 80075f4:	20000078 	.word	0x20000078
 80075f8:	4ba0      	ldr	r3, [pc, #640]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	4a9f      	ldr	r2, [pc, #636]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 80075fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007602:	6013      	str	r3, [r2, #0]
 8007604:	4b9d      	ldr	r3, [pc, #628]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	4a9c      	ldr	r2, [pc, #624]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 800760a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800760e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	685b      	ldr	r3, [r3, #4]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d013      	beq.n	8007640 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007618:	f7fe f962 	bl	80058e0 <HAL_GetTick>
 800761c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800761e:	e008      	b.n	8007632 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007620:	f7fe f95e 	bl	80058e0 <HAL_GetTick>
 8007624:	4602      	mov	r2, r0
 8007626:	693b      	ldr	r3, [r7, #16]
 8007628:	1ad3      	subs	r3, r2, r3
 800762a:	2b64      	cmp	r3, #100	@ 0x64
 800762c:	d901      	bls.n	8007632 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800762e:	2303      	movs	r3, #3
 8007630:	e276      	b.n	8007b20 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007632:	4b92      	ldr	r3, [pc, #584]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800763a:	2b00      	cmp	r3, #0
 800763c:	d0f0      	beq.n	8007620 <HAL_RCC_OscConfig+0x2a8>
 800763e:	e014      	b.n	800766a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007640:	f7fe f94e 	bl	80058e0 <HAL_GetTick>
 8007644:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007646:	e008      	b.n	800765a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007648:	f7fe f94a 	bl	80058e0 <HAL_GetTick>
 800764c:	4602      	mov	r2, r0
 800764e:	693b      	ldr	r3, [r7, #16]
 8007650:	1ad3      	subs	r3, r2, r3
 8007652:	2b64      	cmp	r3, #100	@ 0x64
 8007654:	d901      	bls.n	800765a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8007656:	2303      	movs	r3, #3
 8007658:	e262      	b.n	8007b20 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800765a:	4b88      	ldr	r3, [pc, #544]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007662:	2b00      	cmp	r3, #0
 8007664:	d1f0      	bne.n	8007648 <HAL_RCC_OscConfig+0x2d0>
 8007666:	e000      	b.n	800766a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007668:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f003 0302 	and.w	r3, r3, #2
 8007672:	2b00      	cmp	r3, #0
 8007674:	d060      	beq.n	8007738 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8007676:	69bb      	ldr	r3, [r7, #24]
 8007678:	2b04      	cmp	r3, #4
 800767a:	d005      	beq.n	8007688 <HAL_RCC_OscConfig+0x310>
 800767c:	69bb      	ldr	r3, [r7, #24]
 800767e:	2b0c      	cmp	r3, #12
 8007680:	d119      	bne.n	80076b6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8007682:	697b      	ldr	r3, [r7, #20]
 8007684:	2b02      	cmp	r3, #2
 8007686:	d116      	bne.n	80076b6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007688:	4b7c      	ldr	r3, [pc, #496]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007690:	2b00      	cmp	r3, #0
 8007692:	d005      	beq.n	80076a0 <HAL_RCC_OscConfig+0x328>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	68db      	ldr	r3, [r3, #12]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d101      	bne.n	80076a0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800769c:	2301      	movs	r3, #1
 800769e:	e23f      	b.n	8007b20 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80076a0:	4b76      	ldr	r3, [pc, #472]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 80076a2:	685b      	ldr	r3, [r3, #4]
 80076a4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	691b      	ldr	r3, [r3, #16]
 80076ac:	061b      	lsls	r3, r3, #24
 80076ae:	4973      	ldr	r1, [pc, #460]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 80076b0:	4313      	orrs	r3, r2
 80076b2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80076b4:	e040      	b.n	8007738 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	68db      	ldr	r3, [r3, #12]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d023      	beq.n	8007706 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80076be:	4b6f      	ldr	r3, [pc, #444]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	4a6e      	ldr	r2, [pc, #440]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 80076c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80076c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076ca:	f7fe f909 	bl	80058e0 <HAL_GetTick>
 80076ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80076d0:	e008      	b.n	80076e4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80076d2:	f7fe f905 	bl	80058e0 <HAL_GetTick>
 80076d6:	4602      	mov	r2, r0
 80076d8:	693b      	ldr	r3, [r7, #16]
 80076da:	1ad3      	subs	r3, r2, r3
 80076dc:	2b02      	cmp	r3, #2
 80076de:	d901      	bls.n	80076e4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80076e0:	2303      	movs	r3, #3
 80076e2:	e21d      	b.n	8007b20 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80076e4:	4b65      	ldr	r3, [pc, #404]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d0f0      	beq.n	80076d2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80076f0:	4b62      	ldr	r3, [pc, #392]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 80076f2:	685b      	ldr	r3, [r3, #4]
 80076f4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	691b      	ldr	r3, [r3, #16]
 80076fc:	061b      	lsls	r3, r3, #24
 80076fe:	495f      	ldr	r1, [pc, #380]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 8007700:	4313      	orrs	r3, r2
 8007702:	604b      	str	r3, [r1, #4]
 8007704:	e018      	b.n	8007738 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007706:	4b5d      	ldr	r3, [pc, #372]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	4a5c      	ldr	r2, [pc, #368]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 800770c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007710:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007712:	f7fe f8e5 	bl	80058e0 <HAL_GetTick>
 8007716:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007718:	e008      	b.n	800772c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800771a:	f7fe f8e1 	bl	80058e0 <HAL_GetTick>
 800771e:	4602      	mov	r2, r0
 8007720:	693b      	ldr	r3, [r7, #16]
 8007722:	1ad3      	subs	r3, r2, r3
 8007724:	2b02      	cmp	r3, #2
 8007726:	d901      	bls.n	800772c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8007728:	2303      	movs	r3, #3
 800772a:	e1f9      	b.n	8007b20 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800772c:	4b53      	ldr	r3, [pc, #332]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007734:	2b00      	cmp	r3, #0
 8007736:	d1f0      	bne.n	800771a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f003 0308 	and.w	r3, r3, #8
 8007740:	2b00      	cmp	r3, #0
 8007742:	d03c      	beq.n	80077be <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	695b      	ldr	r3, [r3, #20]
 8007748:	2b00      	cmp	r3, #0
 800774a:	d01c      	beq.n	8007786 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800774c:	4b4b      	ldr	r3, [pc, #300]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 800774e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007752:	4a4a      	ldr	r2, [pc, #296]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 8007754:	f043 0301 	orr.w	r3, r3, #1
 8007758:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800775c:	f7fe f8c0 	bl	80058e0 <HAL_GetTick>
 8007760:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007762:	e008      	b.n	8007776 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007764:	f7fe f8bc 	bl	80058e0 <HAL_GetTick>
 8007768:	4602      	mov	r2, r0
 800776a:	693b      	ldr	r3, [r7, #16]
 800776c:	1ad3      	subs	r3, r2, r3
 800776e:	2b02      	cmp	r3, #2
 8007770:	d901      	bls.n	8007776 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8007772:	2303      	movs	r3, #3
 8007774:	e1d4      	b.n	8007b20 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007776:	4b41      	ldr	r3, [pc, #260]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 8007778:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800777c:	f003 0302 	and.w	r3, r3, #2
 8007780:	2b00      	cmp	r3, #0
 8007782:	d0ef      	beq.n	8007764 <HAL_RCC_OscConfig+0x3ec>
 8007784:	e01b      	b.n	80077be <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007786:	4b3d      	ldr	r3, [pc, #244]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 8007788:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800778c:	4a3b      	ldr	r2, [pc, #236]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 800778e:	f023 0301 	bic.w	r3, r3, #1
 8007792:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007796:	f7fe f8a3 	bl	80058e0 <HAL_GetTick>
 800779a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800779c:	e008      	b.n	80077b0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800779e:	f7fe f89f 	bl	80058e0 <HAL_GetTick>
 80077a2:	4602      	mov	r2, r0
 80077a4:	693b      	ldr	r3, [r7, #16]
 80077a6:	1ad3      	subs	r3, r2, r3
 80077a8:	2b02      	cmp	r3, #2
 80077aa:	d901      	bls.n	80077b0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80077ac:	2303      	movs	r3, #3
 80077ae:	e1b7      	b.n	8007b20 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80077b0:	4b32      	ldr	r3, [pc, #200]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 80077b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80077b6:	f003 0302 	and.w	r3, r3, #2
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d1ef      	bne.n	800779e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f003 0304 	and.w	r3, r3, #4
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	f000 80a6 	beq.w	8007918 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80077cc:	2300      	movs	r3, #0
 80077ce:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80077d0:	4b2a      	ldr	r3, [pc, #168]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 80077d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d10d      	bne.n	80077f8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80077dc:	4b27      	ldr	r3, [pc, #156]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 80077de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077e0:	4a26      	ldr	r2, [pc, #152]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 80077e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80077e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80077e8:	4b24      	ldr	r3, [pc, #144]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 80077ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80077f0:	60bb      	str	r3, [r7, #8]
 80077f2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80077f4:	2301      	movs	r3, #1
 80077f6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80077f8:	4b21      	ldr	r3, [pc, #132]	@ (8007880 <HAL_RCC_OscConfig+0x508>)
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007800:	2b00      	cmp	r3, #0
 8007802:	d118      	bne.n	8007836 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007804:	4b1e      	ldr	r3, [pc, #120]	@ (8007880 <HAL_RCC_OscConfig+0x508>)
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	4a1d      	ldr	r2, [pc, #116]	@ (8007880 <HAL_RCC_OscConfig+0x508>)
 800780a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800780e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007810:	f7fe f866 	bl	80058e0 <HAL_GetTick>
 8007814:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007816:	e008      	b.n	800782a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007818:	f7fe f862 	bl	80058e0 <HAL_GetTick>
 800781c:	4602      	mov	r2, r0
 800781e:	693b      	ldr	r3, [r7, #16]
 8007820:	1ad3      	subs	r3, r2, r3
 8007822:	2b02      	cmp	r3, #2
 8007824:	d901      	bls.n	800782a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8007826:	2303      	movs	r3, #3
 8007828:	e17a      	b.n	8007b20 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800782a:	4b15      	ldr	r3, [pc, #84]	@ (8007880 <HAL_RCC_OscConfig+0x508>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007832:	2b00      	cmp	r3, #0
 8007834:	d0f0      	beq.n	8007818 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	689b      	ldr	r3, [r3, #8]
 800783a:	2b01      	cmp	r3, #1
 800783c:	d108      	bne.n	8007850 <HAL_RCC_OscConfig+0x4d8>
 800783e:	4b0f      	ldr	r3, [pc, #60]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 8007840:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007844:	4a0d      	ldr	r2, [pc, #52]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 8007846:	f043 0301 	orr.w	r3, r3, #1
 800784a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800784e:	e029      	b.n	80078a4 <HAL_RCC_OscConfig+0x52c>
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	689b      	ldr	r3, [r3, #8]
 8007854:	2b05      	cmp	r3, #5
 8007856:	d115      	bne.n	8007884 <HAL_RCC_OscConfig+0x50c>
 8007858:	4b08      	ldr	r3, [pc, #32]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 800785a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800785e:	4a07      	ldr	r2, [pc, #28]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 8007860:	f043 0304 	orr.w	r3, r3, #4
 8007864:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007868:	4b04      	ldr	r3, [pc, #16]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 800786a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800786e:	4a03      	ldr	r2, [pc, #12]	@ (800787c <HAL_RCC_OscConfig+0x504>)
 8007870:	f043 0301 	orr.w	r3, r3, #1
 8007874:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007878:	e014      	b.n	80078a4 <HAL_RCC_OscConfig+0x52c>
 800787a:	bf00      	nop
 800787c:	40021000 	.word	0x40021000
 8007880:	40007000 	.word	0x40007000
 8007884:	4b9c      	ldr	r3, [pc, #624]	@ (8007af8 <HAL_RCC_OscConfig+0x780>)
 8007886:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800788a:	4a9b      	ldr	r2, [pc, #620]	@ (8007af8 <HAL_RCC_OscConfig+0x780>)
 800788c:	f023 0301 	bic.w	r3, r3, #1
 8007890:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007894:	4b98      	ldr	r3, [pc, #608]	@ (8007af8 <HAL_RCC_OscConfig+0x780>)
 8007896:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800789a:	4a97      	ldr	r2, [pc, #604]	@ (8007af8 <HAL_RCC_OscConfig+0x780>)
 800789c:	f023 0304 	bic.w	r3, r3, #4
 80078a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	689b      	ldr	r3, [r3, #8]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d016      	beq.n	80078da <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078ac:	f7fe f818 	bl	80058e0 <HAL_GetTick>
 80078b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80078b2:	e00a      	b.n	80078ca <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80078b4:	f7fe f814 	bl	80058e0 <HAL_GetTick>
 80078b8:	4602      	mov	r2, r0
 80078ba:	693b      	ldr	r3, [r7, #16]
 80078bc:	1ad3      	subs	r3, r2, r3
 80078be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80078c2:	4293      	cmp	r3, r2
 80078c4:	d901      	bls.n	80078ca <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80078c6:	2303      	movs	r3, #3
 80078c8:	e12a      	b.n	8007b20 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80078ca:	4b8b      	ldr	r3, [pc, #556]	@ (8007af8 <HAL_RCC_OscConfig+0x780>)
 80078cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078d0:	f003 0302 	and.w	r3, r3, #2
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d0ed      	beq.n	80078b4 <HAL_RCC_OscConfig+0x53c>
 80078d8:	e015      	b.n	8007906 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078da:	f7fe f801 	bl	80058e0 <HAL_GetTick>
 80078de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80078e0:	e00a      	b.n	80078f8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80078e2:	f7fd fffd 	bl	80058e0 <HAL_GetTick>
 80078e6:	4602      	mov	r2, r0
 80078e8:	693b      	ldr	r3, [r7, #16]
 80078ea:	1ad3      	subs	r3, r2, r3
 80078ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d901      	bls.n	80078f8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80078f4:	2303      	movs	r3, #3
 80078f6:	e113      	b.n	8007b20 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80078f8:	4b7f      	ldr	r3, [pc, #508]	@ (8007af8 <HAL_RCC_OscConfig+0x780>)
 80078fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078fe:	f003 0302 	and.w	r3, r3, #2
 8007902:	2b00      	cmp	r3, #0
 8007904:	d1ed      	bne.n	80078e2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007906:	7ffb      	ldrb	r3, [r7, #31]
 8007908:	2b01      	cmp	r3, #1
 800790a:	d105      	bne.n	8007918 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800790c:	4b7a      	ldr	r3, [pc, #488]	@ (8007af8 <HAL_RCC_OscConfig+0x780>)
 800790e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007910:	4a79      	ldr	r2, [pc, #484]	@ (8007af8 <HAL_RCC_OscConfig+0x780>)
 8007912:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007916:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800791c:	2b00      	cmp	r3, #0
 800791e:	f000 80fe 	beq.w	8007b1e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007926:	2b02      	cmp	r3, #2
 8007928:	f040 80d0 	bne.w	8007acc <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800792c:	4b72      	ldr	r3, [pc, #456]	@ (8007af8 <HAL_RCC_OscConfig+0x780>)
 800792e:	68db      	ldr	r3, [r3, #12]
 8007930:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007932:	697b      	ldr	r3, [r7, #20]
 8007934:	f003 0203 	and.w	r2, r3, #3
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800793c:	429a      	cmp	r2, r3
 800793e:	d130      	bne.n	80079a2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007940:	697b      	ldr	r3, [r7, #20]
 8007942:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800794a:	3b01      	subs	r3, #1
 800794c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800794e:	429a      	cmp	r2, r3
 8007950:	d127      	bne.n	80079a2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007952:	697b      	ldr	r3, [r7, #20]
 8007954:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800795c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800795e:	429a      	cmp	r2, r3
 8007960:	d11f      	bne.n	80079a2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8007962:	697b      	ldr	r3, [r7, #20]
 8007964:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007968:	687a      	ldr	r2, [r7, #4]
 800796a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800796c:	2a07      	cmp	r2, #7
 800796e:	bf14      	ite	ne
 8007970:	2201      	movne	r2, #1
 8007972:	2200      	moveq	r2, #0
 8007974:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007976:	4293      	cmp	r3, r2
 8007978:	d113      	bne.n	80079a2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800797a:	697b      	ldr	r3, [r7, #20]
 800797c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007984:	085b      	lsrs	r3, r3, #1
 8007986:	3b01      	subs	r3, #1
 8007988:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800798a:	429a      	cmp	r2, r3
 800798c:	d109      	bne.n	80079a2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800798e:	697b      	ldr	r3, [r7, #20]
 8007990:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007998:	085b      	lsrs	r3, r3, #1
 800799a:	3b01      	subs	r3, #1
 800799c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800799e:	429a      	cmp	r2, r3
 80079a0:	d06e      	beq.n	8007a80 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80079a2:	69bb      	ldr	r3, [r7, #24]
 80079a4:	2b0c      	cmp	r3, #12
 80079a6:	d069      	beq.n	8007a7c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80079a8:	4b53      	ldr	r3, [pc, #332]	@ (8007af8 <HAL_RCC_OscConfig+0x780>)
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d105      	bne.n	80079c0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80079b4:	4b50      	ldr	r3, [pc, #320]	@ (8007af8 <HAL_RCC_OscConfig+0x780>)
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d001      	beq.n	80079c4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80079c0:	2301      	movs	r3, #1
 80079c2:	e0ad      	b.n	8007b20 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80079c4:	4b4c      	ldr	r3, [pc, #304]	@ (8007af8 <HAL_RCC_OscConfig+0x780>)
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	4a4b      	ldr	r2, [pc, #300]	@ (8007af8 <HAL_RCC_OscConfig+0x780>)
 80079ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80079ce:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80079d0:	f7fd ff86 	bl	80058e0 <HAL_GetTick>
 80079d4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80079d6:	e008      	b.n	80079ea <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80079d8:	f7fd ff82 	bl	80058e0 <HAL_GetTick>
 80079dc:	4602      	mov	r2, r0
 80079de:	693b      	ldr	r3, [r7, #16]
 80079e0:	1ad3      	subs	r3, r2, r3
 80079e2:	2b02      	cmp	r3, #2
 80079e4:	d901      	bls.n	80079ea <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80079e6:	2303      	movs	r3, #3
 80079e8:	e09a      	b.n	8007b20 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80079ea:	4b43      	ldr	r3, [pc, #268]	@ (8007af8 <HAL_RCC_OscConfig+0x780>)
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d1f0      	bne.n	80079d8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80079f6:	4b40      	ldr	r3, [pc, #256]	@ (8007af8 <HAL_RCC_OscConfig+0x780>)
 80079f8:	68da      	ldr	r2, [r3, #12]
 80079fa:	4b40      	ldr	r3, [pc, #256]	@ (8007afc <HAL_RCC_OscConfig+0x784>)
 80079fc:	4013      	ands	r3, r2
 80079fe:	687a      	ldr	r2, [r7, #4]
 8007a00:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8007a02:	687a      	ldr	r2, [r7, #4]
 8007a04:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007a06:	3a01      	subs	r2, #1
 8007a08:	0112      	lsls	r2, r2, #4
 8007a0a:	4311      	orrs	r1, r2
 8007a0c:	687a      	ldr	r2, [r7, #4]
 8007a0e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007a10:	0212      	lsls	r2, r2, #8
 8007a12:	4311      	orrs	r1, r2
 8007a14:	687a      	ldr	r2, [r7, #4]
 8007a16:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007a18:	0852      	lsrs	r2, r2, #1
 8007a1a:	3a01      	subs	r2, #1
 8007a1c:	0552      	lsls	r2, r2, #21
 8007a1e:	4311      	orrs	r1, r2
 8007a20:	687a      	ldr	r2, [r7, #4]
 8007a22:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8007a24:	0852      	lsrs	r2, r2, #1
 8007a26:	3a01      	subs	r2, #1
 8007a28:	0652      	lsls	r2, r2, #25
 8007a2a:	4311      	orrs	r1, r2
 8007a2c:	687a      	ldr	r2, [r7, #4]
 8007a2e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007a30:	0912      	lsrs	r2, r2, #4
 8007a32:	0452      	lsls	r2, r2, #17
 8007a34:	430a      	orrs	r2, r1
 8007a36:	4930      	ldr	r1, [pc, #192]	@ (8007af8 <HAL_RCC_OscConfig+0x780>)
 8007a38:	4313      	orrs	r3, r2
 8007a3a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8007a3c:	4b2e      	ldr	r3, [pc, #184]	@ (8007af8 <HAL_RCC_OscConfig+0x780>)
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	4a2d      	ldr	r2, [pc, #180]	@ (8007af8 <HAL_RCC_OscConfig+0x780>)
 8007a42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007a46:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007a48:	4b2b      	ldr	r3, [pc, #172]	@ (8007af8 <HAL_RCC_OscConfig+0x780>)
 8007a4a:	68db      	ldr	r3, [r3, #12]
 8007a4c:	4a2a      	ldr	r2, [pc, #168]	@ (8007af8 <HAL_RCC_OscConfig+0x780>)
 8007a4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007a52:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007a54:	f7fd ff44 	bl	80058e0 <HAL_GetTick>
 8007a58:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007a5a:	e008      	b.n	8007a6e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a5c:	f7fd ff40 	bl	80058e0 <HAL_GetTick>
 8007a60:	4602      	mov	r2, r0
 8007a62:	693b      	ldr	r3, [r7, #16]
 8007a64:	1ad3      	subs	r3, r2, r3
 8007a66:	2b02      	cmp	r3, #2
 8007a68:	d901      	bls.n	8007a6e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8007a6a:	2303      	movs	r3, #3
 8007a6c:	e058      	b.n	8007b20 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007a6e:	4b22      	ldr	r3, [pc, #136]	@ (8007af8 <HAL_RCC_OscConfig+0x780>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d0f0      	beq.n	8007a5c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007a7a:	e050      	b.n	8007b1e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8007a7c:	2301      	movs	r3, #1
 8007a7e:	e04f      	b.n	8007b20 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007a80:	4b1d      	ldr	r3, [pc, #116]	@ (8007af8 <HAL_RCC_OscConfig+0x780>)
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d148      	bne.n	8007b1e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8007a8c:	4b1a      	ldr	r3, [pc, #104]	@ (8007af8 <HAL_RCC_OscConfig+0x780>)
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	4a19      	ldr	r2, [pc, #100]	@ (8007af8 <HAL_RCC_OscConfig+0x780>)
 8007a92:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007a96:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007a98:	4b17      	ldr	r3, [pc, #92]	@ (8007af8 <HAL_RCC_OscConfig+0x780>)
 8007a9a:	68db      	ldr	r3, [r3, #12]
 8007a9c:	4a16      	ldr	r2, [pc, #88]	@ (8007af8 <HAL_RCC_OscConfig+0x780>)
 8007a9e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007aa2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007aa4:	f7fd ff1c 	bl	80058e0 <HAL_GetTick>
 8007aa8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007aaa:	e008      	b.n	8007abe <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007aac:	f7fd ff18 	bl	80058e0 <HAL_GetTick>
 8007ab0:	4602      	mov	r2, r0
 8007ab2:	693b      	ldr	r3, [r7, #16]
 8007ab4:	1ad3      	subs	r3, r2, r3
 8007ab6:	2b02      	cmp	r3, #2
 8007ab8:	d901      	bls.n	8007abe <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8007aba:	2303      	movs	r3, #3
 8007abc:	e030      	b.n	8007b20 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007abe:	4b0e      	ldr	r3, [pc, #56]	@ (8007af8 <HAL_RCC_OscConfig+0x780>)
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d0f0      	beq.n	8007aac <HAL_RCC_OscConfig+0x734>
 8007aca:	e028      	b.n	8007b1e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007acc:	69bb      	ldr	r3, [r7, #24]
 8007ace:	2b0c      	cmp	r3, #12
 8007ad0:	d023      	beq.n	8007b1a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007ad2:	4b09      	ldr	r3, [pc, #36]	@ (8007af8 <HAL_RCC_OscConfig+0x780>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	4a08      	ldr	r2, [pc, #32]	@ (8007af8 <HAL_RCC_OscConfig+0x780>)
 8007ad8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007adc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ade:	f7fd feff 	bl	80058e0 <HAL_GetTick>
 8007ae2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007ae4:	e00c      	b.n	8007b00 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007ae6:	f7fd fefb 	bl	80058e0 <HAL_GetTick>
 8007aea:	4602      	mov	r2, r0
 8007aec:	693b      	ldr	r3, [r7, #16]
 8007aee:	1ad3      	subs	r3, r2, r3
 8007af0:	2b02      	cmp	r3, #2
 8007af2:	d905      	bls.n	8007b00 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8007af4:	2303      	movs	r3, #3
 8007af6:	e013      	b.n	8007b20 <HAL_RCC_OscConfig+0x7a8>
 8007af8:	40021000 	.word	0x40021000
 8007afc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007b00:	4b09      	ldr	r3, [pc, #36]	@ (8007b28 <HAL_RCC_OscConfig+0x7b0>)
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d1ec      	bne.n	8007ae6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8007b0c:	4b06      	ldr	r3, [pc, #24]	@ (8007b28 <HAL_RCC_OscConfig+0x7b0>)
 8007b0e:	68da      	ldr	r2, [r3, #12]
 8007b10:	4905      	ldr	r1, [pc, #20]	@ (8007b28 <HAL_RCC_OscConfig+0x7b0>)
 8007b12:	4b06      	ldr	r3, [pc, #24]	@ (8007b2c <HAL_RCC_OscConfig+0x7b4>)
 8007b14:	4013      	ands	r3, r2
 8007b16:	60cb      	str	r3, [r1, #12]
 8007b18:	e001      	b.n	8007b1e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8007b1a:	2301      	movs	r3, #1
 8007b1c:	e000      	b.n	8007b20 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8007b1e:	2300      	movs	r3, #0
}
 8007b20:	4618      	mov	r0, r3
 8007b22:	3720      	adds	r7, #32
 8007b24:	46bd      	mov	sp, r7
 8007b26:	bd80      	pop	{r7, pc}
 8007b28:	40021000 	.word	0x40021000
 8007b2c:	feeefffc 	.word	0xfeeefffc

08007b30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b084      	sub	sp, #16
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
 8007b38:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d101      	bne.n	8007b44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007b40:	2301      	movs	r3, #1
 8007b42:	e0e7      	b.n	8007d14 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007b44:	4b75      	ldr	r3, [pc, #468]	@ (8007d1c <HAL_RCC_ClockConfig+0x1ec>)
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f003 0307 	and.w	r3, r3, #7
 8007b4c:	683a      	ldr	r2, [r7, #0]
 8007b4e:	429a      	cmp	r2, r3
 8007b50:	d910      	bls.n	8007b74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b52:	4b72      	ldr	r3, [pc, #456]	@ (8007d1c <HAL_RCC_ClockConfig+0x1ec>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f023 0207 	bic.w	r2, r3, #7
 8007b5a:	4970      	ldr	r1, [pc, #448]	@ (8007d1c <HAL_RCC_ClockConfig+0x1ec>)
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	4313      	orrs	r3, r2
 8007b60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b62:	4b6e      	ldr	r3, [pc, #440]	@ (8007d1c <HAL_RCC_ClockConfig+0x1ec>)
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	f003 0307 	and.w	r3, r3, #7
 8007b6a:	683a      	ldr	r2, [r7, #0]
 8007b6c:	429a      	cmp	r2, r3
 8007b6e:	d001      	beq.n	8007b74 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007b70:	2301      	movs	r3, #1
 8007b72:	e0cf      	b.n	8007d14 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	f003 0302 	and.w	r3, r3, #2
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d010      	beq.n	8007ba2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	689a      	ldr	r2, [r3, #8]
 8007b84:	4b66      	ldr	r3, [pc, #408]	@ (8007d20 <HAL_RCC_ClockConfig+0x1f0>)
 8007b86:	689b      	ldr	r3, [r3, #8]
 8007b88:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007b8c:	429a      	cmp	r2, r3
 8007b8e:	d908      	bls.n	8007ba2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007b90:	4b63      	ldr	r3, [pc, #396]	@ (8007d20 <HAL_RCC_ClockConfig+0x1f0>)
 8007b92:	689b      	ldr	r3, [r3, #8]
 8007b94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	689b      	ldr	r3, [r3, #8]
 8007b9c:	4960      	ldr	r1, [pc, #384]	@ (8007d20 <HAL_RCC_ClockConfig+0x1f0>)
 8007b9e:	4313      	orrs	r3, r2
 8007ba0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f003 0301 	and.w	r3, r3, #1
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d04c      	beq.n	8007c48 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	685b      	ldr	r3, [r3, #4]
 8007bb2:	2b03      	cmp	r3, #3
 8007bb4:	d107      	bne.n	8007bc6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007bb6:	4b5a      	ldr	r3, [pc, #360]	@ (8007d20 <HAL_RCC_ClockConfig+0x1f0>)
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d121      	bne.n	8007c06 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8007bc2:	2301      	movs	r3, #1
 8007bc4:	e0a6      	b.n	8007d14 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	685b      	ldr	r3, [r3, #4]
 8007bca:	2b02      	cmp	r3, #2
 8007bcc:	d107      	bne.n	8007bde <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007bce:	4b54      	ldr	r3, [pc, #336]	@ (8007d20 <HAL_RCC_ClockConfig+0x1f0>)
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d115      	bne.n	8007c06 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007bda:	2301      	movs	r3, #1
 8007bdc:	e09a      	b.n	8007d14 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	685b      	ldr	r3, [r3, #4]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d107      	bne.n	8007bf6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007be6:	4b4e      	ldr	r3, [pc, #312]	@ (8007d20 <HAL_RCC_ClockConfig+0x1f0>)
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	f003 0302 	and.w	r3, r3, #2
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d109      	bne.n	8007c06 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	e08e      	b.n	8007d14 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007bf6:	4b4a      	ldr	r3, [pc, #296]	@ (8007d20 <HAL_RCC_ClockConfig+0x1f0>)
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d101      	bne.n	8007c06 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007c02:	2301      	movs	r3, #1
 8007c04:	e086      	b.n	8007d14 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007c06:	4b46      	ldr	r3, [pc, #280]	@ (8007d20 <HAL_RCC_ClockConfig+0x1f0>)
 8007c08:	689b      	ldr	r3, [r3, #8]
 8007c0a:	f023 0203 	bic.w	r2, r3, #3
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	685b      	ldr	r3, [r3, #4]
 8007c12:	4943      	ldr	r1, [pc, #268]	@ (8007d20 <HAL_RCC_ClockConfig+0x1f0>)
 8007c14:	4313      	orrs	r3, r2
 8007c16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007c18:	f7fd fe62 	bl	80058e0 <HAL_GetTick>
 8007c1c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c1e:	e00a      	b.n	8007c36 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007c20:	f7fd fe5e 	bl	80058e0 <HAL_GetTick>
 8007c24:	4602      	mov	r2, r0
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	1ad3      	subs	r3, r2, r3
 8007c2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d901      	bls.n	8007c36 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8007c32:	2303      	movs	r3, #3
 8007c34:	e06e      	b.n	8007d14 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c36:	4b3a      	ldr	r3, [pc, #232]	@ (8007d20 <HAL_RCC_ClockConfig+0x1f0>)
 8007c38:	689b      	ldr	r3, [r3, #8]
 8007c3a:	f003 020c 	and.w	r2, r3, #12
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	685b      	ldr	r3, [r3, #4]
 8007c42:	009b      	lsls	r3, r3, #2
 8007c44:	429a      	cmp	r2, r3
 8007c46:	d1eb      	bne.n	8007c20 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	f003 0302 	and.w	r3, r3, #2
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d010      	beq.n	8007c76 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	689a      	ldr	r2, [r3, #8]
 8007c58:	4b31      	ldr	r3, [pc, #196]	@ (8007d20 <HAL_RCC_ClockConfig+0x1f0>)
 8007c5a:	689b      	ldr	r3, [r3, #8]
 8007c5c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007c60:	429a      	cmp	r2, r3
 8007c62:	d208      	bcs.n	8007c76 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007c64:	4b2e      	ldr	r3, [pc, #184]	@ (8007d20 <HAL_RCC_ClockConfig+0x1f0>)
 8007c66:	689b      	ldr	r3, [r3, #8]
 8007c68:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	689b      	ldr	r3, [r3, #8]
 8007c70:	492b      	ldr	r1, [pc, #172]	@ (8007d20 <HAL_RCC_ClockConfig+0x1f0>)
 8007c72:	4313      	orrs	r3, r2
 8007c74:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007c76:	4b29      	ldr	r3, [pc, #164]	@ (8007d1c <HAL_RCC_ClockConfig+0x1ec>)
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f003 0307 	and.w	r3, r3, #7
 8007c7e:	683a      	ldr	r2, [r7, #0]
 8007c80:	429a      	cmp	r2, r3
 8007c82:	d210      	bcs.n	8007ca6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007c84:	4b25      	ldr	r3, [pc, #148]	@ (8007d1c <HAL_RCC_ClockConfig+0x1ec>)
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f023 0207 	bic.w	r2, r3, #7
 8007c8c:	4923      	ldr	r1, [pc, #140]	@ (8007d1c <HAL_RCC_ClockConfig+0x1ec>)
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	4313      	orrs	r3, r2
 8007c92:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007c94:	4b21      	ldr	r3, [pc, #132]	@ (8007d1c <HAL_RCC_ClockConfig+0x1ec>)
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f003 0307 	and.w	r3, r3, #7
 8007c9c:	683a      	ldr	r2, [r7, #0]
 8007c9e:	429a      	cmp	r2, r3
 8007ca0:	d001      	beq.n	8007ca6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	e036      	b.n	8007d14 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f003 0304 	and.w	r3, r3, #4
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d008      	beq.n	8007cc4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007cb2:	4b1b      	ldr	r3, [pc, #108]	@ (8007d20 <HAL_RCC_ClockConfig+0x1f0>)
 8007cb4:	689b      	ldr	r3, [r3, #8]
 8007cb6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	68db      	ldr	r3, [r3, #12]
 8007cbe:	4918      	ldr	r1, [pc, #96]	@ (8007d20 <HAL_RCC_ClockConfig+0x1f0>)
 8007cc0:	4313      	orrs	r3, r2
 8007cc2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	f003 0308 	and.w	r3, r3, #8
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d009      	beq.n	8007ce4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007cd0:	4b13      	ldr	r3, [pc, #76]	@ (8007d20 <HAL_RCC_ClockConfig+0x1f0>)
 8007cd2:	689b      	ldr	r3, [r3, #8]
 8007cd4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	691b      	ldr	r3, [r3, #16]
 8007cdc:	00db      	lsls	r3, r3, #3
 8007cde:	4910      	ldr	r1, [pc, #64]	@ (8007d20 <HAL_RCC_ClockConfig+0x1f0>)
 8007ce0:	4313      	orrs	r3, r2
 8007ce2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007ce4:	f000 f824 	bl	8007d30 <HAL_RCC_GetSysClockFreq>
 8007ce8:	4602      	mov	r2, r0
 8007cea:	4b0d      	ldr	r3, [pc, #52]	@ (8007d20 <HAL_RCC_ClockConfig+0x1f0>)
 8007cec:	689b      	ldr	r3, [r3, #8]
 8007cee:	091b      	lsrs	r3, r3, #4
 8007cf0:	f003 030f 	and.w	r3, r3, #15
 8007cf4:	490b      	ldr	r1, [pc, #44]	@ (8007d24 <HAL_RCC_ClockConfig+0x1f4>)
 8007cf6:	5ccb      	ldrb	r3, [r1, r3]
 8007cf8:	f003 031f 	and.w	r3, r3, #31
 8007cfc:	fa22 f303 	lsr.w	r3, r2, r3
 8007d00:	4a09      	ldr	r2, [pc, #36]	@ (8007d28 <HAL_RCC_ClockConfig+0x1f8>)
 8007d02:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007d04:	4b09      	ldr	r3, [pc, #36]	@ (8007d2c <HAL_RCC_ClockConfig+0x1fc>)
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	4618      	mov	r0, r3
 8007d0a:	f7fd fd99 	bl	8005840 <HAL_InitTick>
 8007d0e:	4603      	mov	r3, r0
 8007d10:	72fb      	strb	r3, [r7, #11]

  return status;
 8007d12:	7afb      	ldrb	r3, [r7, #11]
}
 8007d14:	4618      	mov	r0, r3
 8007d16:	3710      	adds	r7, #16
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	bd80      	pop	{r7, pc}
 8007d1c:	40022000 	.word	0x40022000
 8007d20:	40021000 	.word	0x40021000
 8007d24:	0800c17c 	.word	0x0800c17c
 8007d28:	20000000 	.word	0x20000000
 8007d2c:	20000078 	.word	0x20000078

08007d30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007d30:	b480      	push	{r7}
 8007d32:	b089      	sub	sp, #36	@ 0x24
 8007d34:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007d36:	2300      	movs	r3, #0
 8007d38:	61fb      	str	r3, [r7, #28]
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007d3e:	4b3e      	ldr	r3, [pc, #248]	@ (8007e38 <HAL_RCC_GetSysClockFreq+0x108>)
 8007d40:	689b      	ldr	r3, [r3, #8]
 8007d42:	f003 030c 	and.w	r3, r3, #12
 8007d46:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007d48:	4b3b      	ldr	r3, [pc, #236]	@ (8007e38 <HAL_RCC_GetSysClockFreq+0x108>)
 8007d4a:	68db      	ldr	r3, [r3, #12]
 8007d4c:	f003 0303 	and.w	r3, r3, #3
 8007d50:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007d52:	693b      	ldr	r3, [r7, #16]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d005      	beq.n	8007d64 <HAL_RCC_GetSysClockFreq+0x34>
 8007d58:	693b      	ldr	r3, [r7, #16]
 8007d5a:	2b0c      	cmp	r3, #12
 8007d5c:	d121      	bne.n	8007da2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	2b01      	cmp	r3, #1
 8007d62:	d11e      	bne.n	8007da2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007d64:	4b34      	ldr	r3, [pc, #208]	@ (8007e38 <HAL_RCC_GetSysClockFreq+0x108>)
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f003 0308 	and.w	r3, r3, #8
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d107      	bne.n	8007d80 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007d70:	4b31      	ldr	r3, [pc, #196]	@ (8007e38 <HAL_RCC_GetSysClockFreq+0x108>)
 8007d72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007d76:	0a1b      	lsrs	r3, r3, #8
 8007d78:	f003 030f 	and.w	r3, r3, #15
 8007d7c:	61fb      	str	r3, [r7, #28]
 8007d7e:	e005      	b.n	8007d8c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007d80:	4b2d      	ldr	r3, [pc, #180]	@ (8007e38 <HAL_RCC_GetSysClockFreq+0x108>)
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	091b      	lsrs	r3, r3, #4
 8007d86:	f003 030f 	and.w	r3, r3, #15
 8007d8a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007d8c:	4a2b      	ldr	r2, [pc, #172]	@ (8007e3c <HAL_RCC_GetSysClockFreq+0x10c>)
 8007d8e:	69fb      	ldr	r3, [r7, #28]
 8007d90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d94:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007d96:	693b      	ldr	r3, [r7, #16]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d10d      	bne.n	8007db8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007d9c:	69fb      	ldr	r3, [r7, #28]
 8007d9e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007da0:	e00a      	b.n	8007db8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007da2:	693b      	ldr	r3, [r7, #16]
 8007da4:	2b04      	cmp	r3, #4
 8007da6:	d102      	bne.n	8007dae <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007da8:	4b25      	ldr	r3, [pc, #148]	@ (8007e40 <HAL_RCC_GetSysClockFreq+0x110>)
 8007daa:	61bb      	str	r3, [r7, #24]
 8007dac:	e004      	b.n	8007db8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8007dae:	693b      	ldr	r3, [r7, #16]
 8007db0:	2b08      	cmp	r3, #8
 8007db2:	d101      	bne.n	8007db8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007db4:	4b23      	ldr	r3, [pc, #140]	@ (8007e44 <HAL_RCC_GetSysClockFreq+0x114>)
 8007db6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007db8:	693b      	ldr	r3, [r7, #16]
 8007dba:	2b0c      	cmp	r3, #12
 8007dbc:	d134      	bne.n	8007e28 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007dbe:	4b1e      	ldr	r3, [pc, #120]	@ (8007e38 <HAL_RCC_GetSysClockFreq+0x108>)
 8007dc0:	68db      	ldr	r3, [r3, #12]
 8007dc2:	f003 0303 	and.w	r3, r3, #3
 8007dc6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	2b02      	cmp	r3, #2
 8007dcc:	d003      	beq.n	8007dd6 <HAL_RCC_GetSysClockFreq+0xa6>
 8007dce:	68bb      	ldr	r3, [r7, #8]
 8007dd0:	2b03      	cmp	r3, #3
 8007dd2:	d003      	beq.n	8007ddc <HAL_RCC_GetSysClockFreq+0xac>
 8007dd4:	e005      	b.n	8007de2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8007dd6:	4b1a      	ldr	r3, [pc, #104]	@ (8007e40 <HAL_RCC_GetSysClockFreq+0x110>)
 8007dd8:	617b      	str	r3, [r7, #20]
      break;
 8007dda:	e005      	b.n	8007de8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8007ddc:	4b19      	ldr	r3, [pc, #100]	@ (8007e44 <HAL_RCC_GetSysClockFreq+0x114>)
 8007dde:	617b      	str	r3, [r7, #20]
      break;
 8007de0:	e002      	b.n	8007de8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007de2:	69fb      	ldr	r3, [r7, #28]
 8007de4:	617b      	str	r3, [r7, #20]
      break;
 8007de6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007de8:	4b13      	ldr	r3, [pc, #76]	@ (8007e38 <HAL_RCC_GetSysClockFreq+0x108>)
 8007dea:	68db      	ldr	r3, [r3, #12]
 8007dec:	091b      	lsrs	r3, r3, #4
 8007dee:	f003 0307 	and.w	r3, r3, #7
 8007df2:	3301      	adds	r3, #1
 8007df4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007df6:	4b10      	ldr	r3, [pc, #64]	@ (8007e38 <HAL_RCC_GetSysClockFreq+0x108>)
 8007df8:	68db      	ldr	r3, [r3, #12]
 8007dfa:	0a1b      	lsrs	r3, r3, #8
 8007dfc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e00:	697a      	ldr	r2, [r7, #20]
 8007e02:	fb03 f202 	mul.w	r2, r3, r2
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e0c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007e0e:	4b0a      	ldr	r3, [pc, #40]	@ (8007e38 <HAL_RCC_GetSysClockFreq+0x108>)
 8007e10:	68db      	ldr	r3, [r3, #12]
 8007e12:	0e5b      	lsrs	r3, r3, #25
 8007e14:	f003 0303 	and.w	r3, r3, #3
 8007e18:	3301      	adds	r3, #1
 8007e1a:	005b      	lsls	r3, r3, #1
 8007e1c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007e1e:	697a      	ldr	r2, [r7, #20]
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e26:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007e28:	69bb      	ldr	r3, [r7, #24]
}
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	3724      	adds	r7, #36	@ 0x24
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e34:	4770      	bx	lr
 8007e36:	bf00      	nop
 8007e38:	40021000 	.word	0x40021000
 8007e3c:	0800c194 	.word	0x0800c194
 8007e40:	00f42400 	.word	0x00f42400
 8007e44:	007a1200 	.word	0x007a1200

08007e48 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007e4c:	4b03      	ldr	r3, [pc, #12]	@ (8007e5c <HAL_RCC_GetHCLKFreq+0x14>)
 8007e4e:	681b      	ldr	r3, [r3, #0]
}
 8007e50:	4618      	mov	r0, r3
 8007e52:	46bd      	mov	sp, r7
 8007e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e58:	4770      	bx	lr
 8007e5a:	bf00      	nop
 8007e5c:	20000000 	.word	0x20000000

08007e60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007e64:	f7ff fff0 	bl	8007e48 <HAL_RCC_GetHCLKFreq>
 8007e68:	4602      	mov	r2, r0
 8007e6a:	4b06      	ldr	r3, [pc, #24]	@ (8007e84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007e6c:	689b      	ldr	r3, [r3, #8]
 8007e6e:	0a1b      	lsrs	r3, r3, #8
 8007e70:	f003 0307 	and.w	r3, r3, #7
 8007e74:	4904      	ldr	r1, [pc, #16]	@ (8007e88 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007e76:	5ccb      	ldrb	r3, [r1, r3]
 8007e78:	f003 031f 	and.w	r3, r3, #31
 8007e7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007e80:	4618      	mov	r0, r3
 8007e82:	bd80      	pop	{r7, pc}
 8007e84:	40021000 	.word	0x40021000
 8007e88:	0800c18c 	.word	0x0800c18c

08007e8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007e8c:	b580      	push	{r7, lr}
 8007e8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007e90:	f7ff ffda 	bl	8007e48 <HAL_RCC_GetHCLKFreq>
 8007e94:	4602      	mov	r2, r0
 8007e96:	4b06      	ldr	r3, [pc, #24]	@ (8007eb0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007e98:	689b      	ldr	r3, [r3, #8]
 8007e9a:	0adb      	lsrs	r3, r3, #11
 8007e9c:	f003 0307 	and.w	r3, r3, #7
 8007ea0:	4904      	ldr	r1, [pc, #16]	@ (8007eb4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007ea2:	5ccb      	ldrb	r3, [r1, r3]
 8007ea4:	f003 031f 	and.w	r3, r3, #31
 8007ea8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007eac:	4618      	mov	r0, r3
 8007eae:	bd80      	pop	{r7, pc}
 8007eb0:	40021000 	.word	0x40021000
 8007eb4:	0800c18c 	.word	0x0800c18c

08007eb8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007eb8:	b580      	push	{r7, lr}
 8007eba:	b086      	sub	sp, #24
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007ec4:	4b2a      	ldr	r3, [pc, #168]	@ (8007f70 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007ec6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ec8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d003      	beq.n	8007ed8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007ed0:	f7ff f9ee 	bl	80072b0 <HAL_PWREx_GetVoltageRange>
 8007ed4:	6178      	str	r0, [r7, #20]
 8007ed6:	e014      	b.n	8007f02 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007ed8:	4b25      	ldr	r3, [pc, #148]	@ (8007f70 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007eda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007edc:	4a24      	ldr	r2, [pc, #144]	@ (8007f70 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007ede:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007ee2:	6593      	str	r3, [r2, #88]	@ 0x58
 8007ee4:	4b22      	ldr	r3, [pc, #136]	@ (8007f70 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007ee6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ee8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007eec:	60fb      	str	r3, [r7, #12]
 8007eee:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007ef0:	f7ff f9de 	bl	80072b0 <HAL_PWREx_GetVoltageRange>
 8007ef4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007ef6:	4b1e      	ldr	r3, [pc, #120]	@ (8007f70 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007ef8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007efa:	4a1d      	ldr	r2, [pc, #116]	@ (8007f70 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007efc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007f00:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007f02:	697b      	ldr	r3, [r7, #20]
 8007f04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f08:	d10b      	bne.n	8007f22 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2b80      	cmp	r3, #128	@ 0x80
 8007f0e:	d919      	bls.n	8007f44 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2ba0      	cmp	r3, #160	@ 0xa0
 8007f14:	d902      	bls.n	8007f1c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007f16:	2302      	movs	r3, #2
 8007f18:	613b      	str	r3, [r7, #16]
 8007f1a:	e013      	b.n	8007f44 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007f1c:	2301      	movs	r3, #1
 8007f1e:	613b      	str	r3, [r7, #16]
 8007f20:	e010      	b.n	8007f44 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	2b80      	cmp	r3, #128	@ 0x80
 8007f26:	d902      	bls.n	8007f2e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8007f28:	2303      	movs	r3, #3
 8007f2a:	613b      	str	r3, [r7, #16]
 8007f2c:	e00a      	b.n	8007f44 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2b80      	cmp	r3, #128	@ 0x80
 8007f32:	d102      	bne.n	8007f3a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007f34:	2302      	movs	r3, #2
 8007f36:	613b      	str	r3, [r7, #16]
 8007f38:	e004      	b.n	8007f44 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2b70      	cmp	r3, #112	@ 0x70
 8007f3e:	d101      	bne.n	8007f44 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007f40:	2301      	movs	r3, #1
 8007f42:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007f44:	4b0b      	ldr	r3, [pc, #44]	@ (8007f74 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	f023 0207 	bic.w	r2, r3, #7
 8007f4c:	4909      	ldr	r1, [pc, #36]	@ (8007f74 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007f4e:	693b      	ldr	r3, [r7, #16]
 8007f50:	4313      	orrs	r3, r2
 8007f52:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007f54:	4b07      	ldr	r3, [pc, #28]	@ (8007f74 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f003 0307 	and.w	r3, r3, #7
 8007f5c:	693a      	ldr	r2, [r7, #16]
 8007f5e:	429a      	cmp	r2, r3
 8007f60:	d001      	beq.n	8007f66 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8007f62:	2301      	movs	r3, #1
 8007f64:	e000      	b.n	8007f68 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8007f66:	2300      	movs	r3, #0
}
 8007f68:	4618      	mov	r0, r3
 8007f6a:	3718      	adds	r7, #24
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	bd80      	pop	{r7, pc}
 8007f70:	40021000 	.word	0x40021000
 8007f74:	40022000 	.word	0x40022000

08007f78 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007f78:	b580      	push	{r7, lr}
 8007f7a:	b086      	sub	sp, #24
 8007f7c:	af00      	add	r7, sp, #0
 8007f7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007f80:	2300      	movs	r3, #0
 8007f82:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007f84:	2300      	movs	r3, #0
 8007f86:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d041      	beq.n	8008018 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f98:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007f9c:	d02a      	beq.n	8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8007f9e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007fa2:	d824      	bhi.n	8007fee <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007fa4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007fa8:	d008      	beq.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0x44>
 8007faa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007fae:	d81e      	bhi.n	8007fee <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d00a      	beq.n	8007fca <HAL_RCCEx_PeriphCLKConfig+0x52>
 8007fb4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007fb8:	d010      	beq.n	8007fdc <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007fba:	e018      	b.n	8007fee <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007fbc:	4b86      	ldr	r3, [pc, #536]	@ (80081d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007fbe:	68db      	ldr	r3, [r3, #12]
 8007fc0:	4a85      	ldr	r2, [pc, #532]	@ (80081d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007fc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007fc6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007fc8:	e015      	b.n	8007ff6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	3304      	adds	r3, #4
 8007fce:	2100      	movs	r1, #0
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	f000 fabb 	bl	800854c <RCCEx_PLLSAI1_Config>
 8007fd6:	4603      	mov	r3, r0
 8007fd8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007fda:	e00c      	b.n	8007ff6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	3320      	adds	r3, #32
 8007fe0:	2100      	movs	r1, #0
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	f000 fba6 	bl	8008734 <RCCEx_PLLSAI2_Config>
 8007fe8:	4603      	mov	r3, r0
 8007fea:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007fec:	e003      	b.n	8007ff6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007fee:	2301      	movs	r3, #1
 8007ff0:	74fb      	strb	r3, [r7, #19]
      break;
 8007ff2:	e000      	b.n	8007ff6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8007ff4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007ff6:	7cfb      	ldrb	r3, [r7, #19]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d10b      	bne.n	8008014 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007ffc:	4b76      	ldr	r3, [pc, #472]	@ (80081d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008002:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800800a:	4973      	ldr	r1, [pc, #460]	@ (80081d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800800c:	4313      	orrs	r3, r2
 800800e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8008012:	e001      	b.n	8008018 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008014:	7cfb      	ldrb	r3, [r7, #19]
 8008016:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008020:	2b00      	cmp	r3, #0
 8008022:	d041      	beq.n	80080a8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008028:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800802c:	d02a      	beq.n	8008084 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800802e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008032:	d824      	bhi.n	800807e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8008034:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008038:	d008      	beq.n	800804c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800803a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800803e:	d81e      	bhi.n	800807e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8008040:	2b00      	cmp	r3, #0
 8008042:	d00a      	beq.n	800805a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8008044:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008048:	d010      	beq.n	800806c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800804a:	e018      	b.n	800807e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800804c:	4b62      	ldr	r3, [pc, #392]	@ (80081d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800804e:	68db      	ldr	r3, [r3, #12]
 8008050:	4a61      	ldr	r2, [pc, #388]	@ (80081d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008052:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008056:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8008058:	e015      	b.n	8008086 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	3304      	adds	r3, #4
 800805e:	2100      	movs	r1, #0
 8008060:	4618      	mov	r0, r3
 8008062:	f000 fa73 	bl	800854c <RCCEx_PLLSAI1_Config>
 8008066:	4603      	mov	r3, r0
 8008068:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800806a:	e00c      	b.n	8008086 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	3320      	adds	r3, #32
 8008070:	2100      	movs	r1, #0
 8008072:	4618      	mov	r0, r3
 8008074:	f000 fb5e 	bl	8008734 <RCCEx_PLLSAI2_Config>
 8008078:	4603      	mov	r3, r0
 800807a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800807c:	e003      	b.n	8008086 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800807e:	2301      	movs	r3, #1
 8008080:	74fb      	strb	r3, [r7, #19]
      break;
 8008082:	e000      	b.n	8008086 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8008084:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008086:	7cfb      	ldrb	r3, [r7, #19]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d10b      	bne.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800808c:	4b52      	ldr	r3, [pc, #328]	@ (80081d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800808e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008092:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800809a:	494f      	ldr	r1, [pc, #316]	@ (80081d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800809c:	4313      	orrs	r3, r2
 800809e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80080a2:	e001      	b.n	80080a8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080a4:	7cfb      	ldrb	r3, [r7, #19]
 80080a6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	f000 80a0 	beq.w	80081f6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80080b6:	2300      	movs	r3, #0
 80080b8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80080ba:	4b47      	ldr	r3, [pc, #284]	@ (80081d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80080bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d101      	bne.n	80080ca <HAL_RCCEx_PeriphCLKConfig+0x152>
 80080c6:	2301      	movs	r3, #1
 80080c8:	e000      	b.n	80080cc <HAL_RCCEx_PeriphCLKConfig+0x154>
 80080ca:	2300      	movs	r3, #0
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d00d      	beq.n	80080ec <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80080d0:	4b41      	ldr	r3, [pc, #260]	@ (80081d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80080d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080d4:	4a40      	ldr	r2, [pc, #256]	@ (80081d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80080d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80080da:	6593      	str	r3, [r2, #88]	@ 0x58
 80080dc:	4b3e      	ldr	r3, [pc, #248]	@ (80081d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80080de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80080e4:	60bb      	str	r3, [r7, #8]
 80080e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80080e8:	2301      	movs	r3, #1
 80080ea:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80080ec:	4b3b      	ldr	r3, [pc, #236]	@ (80081dc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	4a3a      	ldr	r2, [pc, #232]	@ (80081dc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80080f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80080f6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80080f8:	f7fd fbf2 	bl	80058e0 <HAL_GetTick>
 80080fc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80080fe:	e009      	b.n	8008114 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008100:	f7fd fbee 	bl	80058e0 <HAL_GetTick>
 8008104:	4602      	mov	r2, r0
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	1ad3      	subs	r3, r2, r3
 800810a:	2b02      	cmp	r3, #2
 800810c:	d902      	bls.n	8008114 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800810e:	2303      	movs	r3, #3
 8008110:	74fb      	strb	r3, [r7, #19]
        break;
 8008112:	e005      	b.n	8008120 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8008114:	4b31      	ldr	r3, [pc, #196]	@ (80081dc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800811c:	2b00      	cmp	r3, #0
 800811e:	d0ef      	beq.n	8008100 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8008120:	7cfb      	ldrb	r3, [r7, #19]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d15c      	bne.n	80081e0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008126:	4b2c      	ldr	r3, [pc, #176]	@ (80081d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008128:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800812c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008130:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008132:	697b      	ldr	r3, [r7, #20]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d01f      	beq.n	8008178 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800813e:	697a      	ldr	r2, [r7, #20]
 8008140:	429a      	cmp	r2, r3
 8008142:	d019      	beq.n	8008178 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008144:	4b24      	ldr	r3, [pc, #144]	@ (80081d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008146:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800814a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800814e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008150:	4b21      	ldr	r3, [pc, #132]	@ (80081d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008152:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008156:	4a20      	ldr	r2, [pc, #128]	@ (80081d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008158:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800815c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008160:	4b1d      	ldr	r3, [pc, #116]	@ (80081d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008162:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008166:	4a1c      	ldr	r2, [pc, #112]	@ (80081d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008168:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800816c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008170:	4a19      	ldr	r2, [pc, #100]	@ (80081d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008172:	697b      	ldr	r3, [r7, #20]
 8008174:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008178:	697b      	ldr	r3, [r7, #20]
 800817a:	f003 0301 	and.w	r3, r3, #1
 800817e:	2b00      	cmp	r3, #0
 8008180:	d016      	beq.n	80081b0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008182:	f7fd fbad 	bl	80058e0 <HAL_GetTick>
 8008186:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008188:	e00b      	b.n	80081a2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800818a:	f7fd fba9 	bl	80058e0 <HAL_GetTick>
 800818e:	4602      	mov	r2, r0
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	1ad3      	subs	r3, r2, r3
 8008194:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008198:	4293      	cmp	r3, r2
 800819a:	d902      	bls.n	80081a2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800819c:	2303      	movs	r3, #3
 800819e:	74fb      	strb	r3, [r7, #19]
            break;
 80081a0:	e006      	b.n	80081b0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80081a2:	4b0d      	ldr	r3, [pc, #52]	@ (80081d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80081a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081a8:	f003 0302 	and.w	r3, r3, #2
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d0ec      	beq.n	800818a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80081b0:	7cfb      	ldrb	r3, [r7, #19]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d10c      	bne.n	80081d0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80081b6:	4b08      	ldr	r3, [pc, #32]	@ (80081d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80081b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80081c6:	4904      	ldr	r1, [pc, #16]	@ (80081d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80081c8:	4313      	orrs	r3, r2
 80081ca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80081ce:	e009      	b.n	80081e4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80081d0:	7cfb      	ldrb	r3, [r7, #19]
 80081d2:	74bb      	strb	r3, [r7, #18]
 80081d4:	e006      	b.n	80081e4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80081d6:	bf00      	nop
 80081d8:	40021000 	.word	0x40021000
 80081dc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081e0:	7cfb      	ldrb	r3, [r7, #19]
 80081e2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80081e4:	7c7b      	ldrb	r3, [r7, #17]
 80081e6:	2b01      	cmp	r3, #1
 80081e8:	d105      	bne.n	80081f6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80081ea:	4b9e      	ldr	r3, [pc, #632]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80081ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081ee:	4a9d      	ldr	r2, [pc, #628]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80081f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80081f4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	f003 0301 	and.w	r3, r3, #1
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d00a      	beq.n	8008218 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008202:	4b98      	ldr	r3, [pc, #608]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008204:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008208:	f023 0203 	bic.w	r2, r3, #3
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008210:	4994      	ldr	r1, [pc, #592]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008212:	4313      	orrs	r3, r2
 8008214:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f003 0302 	and.w	r3, r3, #2
 8008220:	2b00      	cmp	r3, #0
 8008222:	d00a      	beq.n	800823a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008224:	4b8f      	ldr	r3, [pc, #572]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008226:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800822a:	f023 020c 	bic.w	r2, r3, #12
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008232:	498c      	ldr	r1, [pc, #560]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008234:	4313      	orrs	r3, r2
 8008236:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	f003 0304 	and.w	r3, r3, #4
 8008242:	2b00      	cmp	r3, #0
 8008244:	d00a      	beq.n	800825c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008246:	4b87      	ldr	r3, [pc, #540]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008248:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800824c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008254:	4983      	ldr	r1, [pc, #524]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008256:	4313      	orrs	r3, r2
 8008258:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	f003 0308 	and.w	r3, r3, #8
 8008264:	2b00      	cmp	r3, #0
 8008266:	d00a      	beq.n	800827e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008268:	4b7e      	ldr	r3, [pc, #504]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800826a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800826e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008276:	497b      	ldr	r1, [pc, #492]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008278:	4313      	orrs	r3, r2
 800827a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	f003 0310 	and.w	r3, r3, #16
 8008286:	2b00      	cmp	r3, #0
 8008288:	d00a      	beq.n	80082a0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800828a:	4b76      	ldr	r3, [pc, #472]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800828c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008290:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008298:	4972      	ldr	r1, [pc, #456]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800829a:	4313      	orrs	r3, r2
 800829c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	f003 0320 	and.w	r3, r3, #32
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d00a      	beq.n	80082c2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80082ac:	4b6d      	ldr	r3, [pc, #436]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80082ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082b2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80082ba:	496a      	ldr	r1, [pc, #424]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80082bc:	4313      	orrs	r3, r2
 80082be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d00a      	beq.n	80082e4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80082ce:	4b65      	ldr	r3, [pc, #404]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80082d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082d4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80082dc:	4961      	ldr	r1, [pc, #388]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80082de:	4313      	orrs	r3, r2
 80082e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d00a      	beq.n	8008306 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80082f0:	4b5c      	ldr	r3, [pc, #368]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80082f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082f6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082fe:	4959      	ldr	r1, [pc, #356]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008300:	4313      	orrs	r3, r2
 8008302:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800830e:	2b00      	cmp	r3, #0
 8008310:	d00a      	beq.n	8008328 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008312:	4b54      	ldr	r3, [pc, #336]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008314:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008318:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008320:	4950      	ldr	r1, [pc, #320]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008322:	4313      	orrs	r3, r2
 8008324:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008330:	2b00      	cmp	r3, #0
 8008332:	d00a      	beq.n	800834a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008334:	4b4b      	ldr	r3, [pc, #300]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008336:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800833a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008342:	4948      	ldr	r1, [pc, #288]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008344:	4313      	orrs	r3, r2
 8008346:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008352:	2b00      	cmp	r3, #0
 8008354:	d00a      	beq.n	800836c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008356:	4b43      	ldr	r3, [pc, #268]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008358:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800835c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008364:	493f      	ldr	r1, [pc, #252]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008366:	4313      	orrs	r3, r2
 8008368:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008374:	2b00      	cmp	r3, #0
 8008376:	d028      	beq.n	80083ca <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008378:	4b3a      	ldr	r3, [pc, #232]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800837a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800837e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008386:	4937      	ldr	r1, [pc, #220]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008388:	4313      	orrs	r3, r2
 800838a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008392:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008396:	d106      	bne.n	80083a6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008398:	4b32      	ldr	r3, [pc, #200]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800839a:	68db      	ldr	r3, [r3, #12]
 800839c:	4a31      	ldr	r2, [pc, #196]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800839e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80083a2:	60d3      	str	r3, [r2, #12]
 80083a4:	e011      	b.n	80083ca <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083aa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80083ae:	d10c      	bne.n	80083ca <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	3304      	adds	r3, #4
 80083b4:	2101      	movs	r1, #1
 80083b6:	4618      	mov	r0, r3
 80083b8:	f000 f8c8 	bl	800854c <RCCEx_PLLSAI1_Config>
 80083bc:	4603      	mov	r3, r0
 80083be:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80083c0:	7cfb      	ldrb	r3, [r7, #19]
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d001      	beq.n	80083ca <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80083c6:	7cfb      	ldrb	r3, [r7, #19]
 80083c8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d028      	beq.n	8008428 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80083d6:	4b23      	ldr	r3, [pc, #140]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80083d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083dc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80083e4:	491f      	ldr	r1, [pc, #124]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80083e6:	4313      	orrs	r3, r2
 80083e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80083f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80083f4:	d106      	bne.n	8008404 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80083f6:	4b1b      	ldr	r3, [pc, #108]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80083f8:	68db      	ldr	r3, [r3, #12]
 80083fa:	4a1a      	ldr	r2, [pc, #104]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80083fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008400:	60d3      	str	r3, [r2, #12]
 8008402:	e011      	b.n	8008428 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008408:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800840c:	d10c      	bne.n	8008428 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	3304      	adds	r3, #4
 8008412:	2101      	movs	r1, #1
 8008414:	4618      	mov	r0, r3
 8008416:	f000 f899 	bl	800854c <RCCEx_PLLSAI1_Config>
 800841a:	4603      	mov	r3, r0
 800841c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800841e:	7cfb      	ldrb	r3, [r7, #19]
 8008420:	2b00      	cmp	r3, #0
 8008422:	d001      	beq.n	8008428 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8008424:	7cfb      	ldrb	r3, [r7, #19]
 8008426:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008430:	2b00      	cmp	r3, #0
 8008432:	d02b      	beq.n	800848c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008434:	4b0b      	ldr	r3, [pc, #44]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008436:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800843a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008442:	4908      	ldr	r1, [pc, #32]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008444:	4313      	orrs	r3, r2
 8008446:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800844e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008452:	d109      	bne.n	8008468 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008454:	4b03      	ldr	r3, [pc, #12]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008456:	68db      	ldr	r3, [r3, #12]
 8008458:	4a02      	ldr	r2, [pc, #8]	@ (8008464 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800845a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800845e:	60d3      	str	r3, [r2, #12]
 8008460:	e014      	b.n	800848c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8008462:	bf00      	nop
 8008464:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800846c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008470:	d10c      	bne.n	800848c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	3304      	adds	r3, #4
 8008476:	2101      	movs	r1, #1
 8008478:	4618      	mov	r0, r3
 800847a:	f000 f867 	bl	800854c <RCCEx_PLLSAI1_Config>
 800847e:	4603      	mov	r3, r0
 8008480:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008482:	7cfb      	ldrb	r3, [r7, #19]
 8008484:	2b00      	cmp	r3, #0
 8008486:	d001      	beq.n	800848c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8008488:	7cfb      	ldrb	r3, [r7, #19]
 800848a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008494:	2b00      	cmp	r3, #0
 8008496:	d02f      	beq.n	80084f8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008498:	4b2b      	ldr	r3, [pc, #172]	@ (8008548 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800849a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800849e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80084a6:	4928      	ldr	r1, [pc, #160]	@ (8008548 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80084a8:	4313      	orrs	r3, r2
 80084aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80084b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80084b6:	d10d      	bne.n	80084d4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	3304      	adds	r3, #4
 80084bc:	2102      	movs	r1, #2
 80084be:	4618      	mov	r0, r3
 80084c0:	f000 f844 	bl	800854c <RCCEx_PLLSAI1_Config>
 80084c4:	4603      	mov	r3, r0
 80084c6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80084c8:	7cfb      	ldrb	r3, [r7, #19]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d014      	beq.n	80084f8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80084ce:	7cfb      	ldrb	r3, [r7, #19]
 80084d0:	74bb      	strb	r3, [r7, #18]
 80084d2:	e011      	b.n	80084f8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80084d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80084dc:	d10c      	bne.n	80084f8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	3320      	adds	r3, #32
 80084e2:	2102      	movs	r1, #2
 80084e4:	4618      	mov	r0, r3
 80084e6:	f000 f925 	bl	8008734 <RCCEx_PLLSAI2_Config>
 80084ea:	4603      	mov	r3, r0
 80084ec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80084ee:	7cfb      	ldrb	r3, [r7, #19]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d001      	beq.n	80084f8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80084f4:	7cfb      	ldrb	r3, [r7, #19]
 80084f6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008500:	2b00      	cmp	r3, #0
 8008502:	d00a      	beq.n	800851a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008504:	4b10      	ldr	r3, [pc, #64]	@ (8008548 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8008506:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800850a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008512:	490d      	ldr	r1, [pc, #52]	@ (8008548 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8008514:	4313      	orrs	r3, r2
 8008516:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008522:	2b00      	cmp	r3, #0
 8008524:	d00b      	beq.n	800853e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008526:	4b08      	ldr	r3, [pc, #32]	@ (8008548 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8008528:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800852c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008536:	4904      	ldr	r1, [pc, #16]	@ (8008548 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8008538:	4313      	orrs	r3, r2
 800853a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800853e:	7cbb      	ldrb	r3, [r7, #18]
}
 8008540:	4618      	mov	r0, r3
 8008542:	3718      	adds	r7, #24
 8008544:	46bd      	mov	sp, r7
 8008546:	bd80      	pop	{r7, pc}
 8008548:	40021000 	.word	0x40021000

0800854c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800854c:	b580      	push	{r7, lr}
 800854e:	b084      	sub	sp, #16
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
 8008554:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008556:	2300      	movs	r3, #0
 8008558:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800855a:	4b75      	ldr	r3, [pc, #468]	@ (8008730 <RCCEx_PLLSAI1_Config+0x1e4>)
 800855c:	68db      	ldr	r3, [r3, #12]
 800855e:	f003 0303 	and.w	r3, r3, #3
 8008562:	2b00      	cmp	r3, #0
 8008564:	d018      	beq.n	8008598 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8008566:	4b72      	ldr	r3, [pc, #456]	@ (8008730 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008568:	68db      	ldr	r3, [r3, #12]
 800856a:	f003 0203 	and.w	r2, r3, #3
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	429a      	cmp	r2, r3
 8008574:	d10d      	bne.n	8008592 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
       ||
 800857a:	2b00      	cmp	r3, #0
 800857c:	d009      	beq.n	8008592 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800857e:	4b6c      	ldr	r3, [pc, #432]	@ (8008730 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008580:	68db      	ldr	r3, [r3, #12]
 8008582:	091b      	lsrs	r3, r3, #4
 8008584:	f003 0307 	and.w	r3, r3, #7
 8008588:	1c5a      	adds	r2, r3, #1
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	685b      	ldr	r3, [r3, #4]
       ||
 800858e:	429a      	cmp	r2, r3
 8008590:	d047      	beq.n	8008622 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8008592:	2301      	movs	r3, #1
 8008594:	73fb      	strb	r3, [r7, #15]
 8008596:	e044      	b.n	8008622 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	2b03      	cmp	r3, #3
 800859e:	d018      	beq.n	80085d2 <RCCEx_PLLSAI1_Config+0x86>
 80085a0:	2b03      	cmp	r3, #3
 80085a2:	d825      	bhi.n	80085f0 <RCCEx_PLLSAI1_Config+0xa4>
 80085a4:	2b01      	cmp	r3, #1
 80085a6:	d002      	beq.n	80085ae <RCCEx_PLLSAI1_Config+0x62>
 80085a8:	2b02      	cmp	r3, #2
 80085aa:	d009      	beq.n	80085c0 <RCCEx_PLLSAI1_Config+0x74>
 80085ac:	e020      	b.n	80085f0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80085ae:	4b60      	ldr	r3, [pc, #384]	@ (8008730 <RCCEx_PLLSAI1_Config+0x1e4>)
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	f003 0302 	and.w	r3, r3, #2
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d11d      	bne.n	80085f6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80085ba:	2301      	movs	r3, #1
 80085bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80085be:	e01a      	b.n	80085f6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80085c0:	4b5b      	ldr	r3, [pc, #364]	@ (8008730 <RCCEx_PLLSAI1_Config+0x1e4>)
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d116      	bne.n	80085fa <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80085cc:	2301      	movs	r3, #1
 80085ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80085d0:	e013      	b.n	80085fa <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80085d2:	4b57      	ldr	r3, [pc, #348]	@ (8008730 <RCCEx_PLLSAI1_Config+0x1e4>)
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d10f      	bne.n	80085fe <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80085de:	4b54      	ldr	r3, [pc, #336]	@ (8008730 <RCCEx_PLLSAI1_Config+0x1e4>)
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d109      	bne.n	80085fe <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80085ea:	2301      	movs	r3, #1
 80085ec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80085ee:	e006      	b.n	80085fe <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80085f0:	2301      	movs	r3, #1
 80085f2:	73fb      	strb	r3, [r7, #15]
      break;
 80085f4:	e004      	b.n	8008600 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80085f6:	bf00      	nop
 80085f8:	e002      	b.n	8008600 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80085fa:	bf00      	nop
 80085fc:	e000      	b.n	8008600 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80085fe:	bf00      	nop
    }

    if(status == HAL_OK)
 8008600:	7bfb      	ldrb	r3, [r7, #15]
 8008602:	2b00      	cmp	r3, #0
 8008604:	d10d      	bne.n	8008622 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8008606:	4b4a      	ldr	r3, [pc, #296]	@ (8008730 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008608:	68db      	ldr	r3, [r3, #12]
 800860a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	6819      	ldr	r1, [r3, #0]
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	685b      	ldr	r3, [r3, #4]
 8008616:	3b01      	subs	r3, #1
 8008618:	011b      	lsls	r3, r3, #4
 800861a:	430b      	orrs	r3, r1
 800861c:	4944      	ldr	r1, [pc, #272]	@ (8008730 <RCCEx_PLLSAI1_Config+0x1e4>)
 800861e:	4313      	orrs	r3, r2
 8008620:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8008622:	7bfb      	ldrb	r3, [r7, #15]
 8008624:	2b00      	cmp	r3, #0
 8008626:	d17d      	bne.n	8008724 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8008628:	4b41      	ldr	r3, [pc, #260]	@ (8008730 <RCCEx_PLLSAI1_Config+0x1e4>)
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	4a40      	ldr	r2, [pc, #256]	@ (8008730 <RCCEx_PLLSAI1_Config+0x1e4>)
 800862e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008632:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008634:	f7fd f954 	bl	80058e0 <HAL_GetTick>
 8008638:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800863a:	e009      	b.n	8008650 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800863c:	f7fd f950 	bl	80058e0 <HAL_GetTick>
 8008640:	4602      	mov	r2, r0
 8008642:	68bb      	ldr	r3, [r7, #8]
 8008644:	1ad3      	subs	r3, r2, r3
 8008646:	2b02      	cmp	r3, #2
 8008648:	d902      	bls.n	8008650 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800864a:	2303      	movs	r3, #3
 800864c:	73fb      	strb	r3, [r7, #15]
        break;
 800864e:	e005      	b.n	800865c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008650:	4b37      	ldr	r3, [pc, #220]	@ (8008730 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008658:	2b00      	cmp	r3, #0
 800865a:	d1ef      	bne.n	800863c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800865c:	7bfb      	ldrb	r3, [r7, #15]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d160      	bne.n	8008724 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	2b00      	cmp	r3, #0
 8008666:	d111      	bne.n	800868c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008668:	4b31      	ldr	r3, [pc, #196]	@ (8008730 <RCCEx_PLLSAI1_Config+0x1e4>)
 800866a:	691b      	ldr	r3, [r3, #16]
 800866c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8008670:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008674:	687a      	ldr	r2, [r7, #4]
 8008676:	6892      	ldr	r2, [r2, #8]
 8008678:	0211      	lsls	r1, r2, #8
 800867a:	687a      	ldr	r2, [r7, #4]
 800867c:	68d2      	ldr	r2, [r2, #12]
 800867e:	0912      	lsrs	r2, r2, #4
 8008680:	0452      	lsls	r2, r2, #17
 8008682:	430a      	orrs	r2, r1
 8008684:	492a      	ldr	r1, [pc, #168]	@ (8008730 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008686:	4313      	orrs	r3, r2
 8008688:	610b      	str	r3, [r1, #16]
 800868a:	e027      	b.n	80086dc <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800868c:	683b      	ldr	r3, [r7, #0]
 800868e:	2b01      	cmp	r3, #1
 8008690:	d112      	bne.n	80086b8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008692:	4b27      	ldr	r3, [pc, #156]	@ (8008730 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008694:	691b      	ldr	r3, [r3, #16]
 8008696:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800869a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800869e:	687a      	ldr	r2, [r7, #4]
 80086a0:	6892      	ldr	r2, [r2, #8]
 80086a2:	0211      	lsls	r1, r2, #8
 80086a4:	687a      	ldr	r2, [r7, #4]
 80086a6:	6912      	ldr	r2, [r2, #16]
 80086a8:	0852      	lsrs	r2, r2, #1
 80086aa:	3a01      	subs	r2, #1
 80086ac:	0552      	lsls	r2, r2, #21
 80086ae:	430a      	orrs	r2, r1
 80086b0:	491f      	ldr	r1, [pc, #124]	@ (8008730 <RCCEx_PLLSAI1_Config+0x1e4>)
 80086b2:	4313      	orrs	r3, r2
 80086b4:	610b      	str	r3, [r1, #16]
 80086b6:	e011      	b.n	80086dc <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80086b8:	4b1d      	ldr	r3, [pc, #116]	@ (8008730 <RCCEx_PLLSAI1_Config+0x1e4>)
 80086ba:	691b      	ldr	r3, [r3, #16]
 80086bc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80086c0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80086c4:	687a      	ldr	r2, [r7, #4]
 80086c6:	6892      	ldr	r2, [r2, #8]
 80086c8:	0211      	lsls	r1, r2, #8
 80086ca:	687a      	ldr	r2, [r7, #4]
 80086cc:	6952      	ldr	r2, [r2, #20]
 80086ce:	0852      	lsrs	r2, r2, #1
 80086d0:	3a01      	subs	r2, #1
 80086d2:	0652      	lsls	r2, r2, #25
 80086d4:	430a      	orrs	r2, r1
 80086d6:	4916      	ldr	r1, [pc, #88]	@ (8008730 <RCCEx_PLLSAI1_Config+0x1e4>)
 80086d8:	4313      	orrs	r3, r2
 80086da:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80086dc:	4b14      	ldr	r3, [pc, #80]	@ (8008730 <RCCEx_PLLSAI1_Config+0x1e4>)
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	4a13      	ldr	r2, [pc, #76]	@ (8008730 <RCCEx_PLLSAI1_Config+0x1e4>)
 80086e2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80086e6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80086e8:	f7fd f8fa 	bl	80058e0 <HAL_GetTick>
 80086ec:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80086ee:	e009      	b.n	8008704 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80086f0:	f7fd f8f6 	bl	80058e0 <HAL_GetTick>
 80086f4:	4602      	mov	r2, r0
 80086f6:	68bb      	ldr	r3, [r7, #8]
 80086f8:	1ad3      	subs	r3, r2, r3
 80086fa:	2b02      	cmp	r3, #2
 80086fc:	d902      	bls.n	8008704 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80086fe:	2303      	movs	r3, #3
 8008700:	73fb      	strb	r3, [r7, #15]
          break;
 8008702:	e005      	b.n	8008710 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008704:	4b0a      	ldr	r3, [pc, #40]	@ (8008730 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800870c:	2b00      	cmp	r3, #0
 800870e:	d0ef      	beq.n	80086f0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8008710:	7bfb      	ldrb	r3, [r7, #15]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d106      	bne.n	8008724 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8008716:	4b06      	ldr	r3, [pc, #24]	@ (8008730 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008718:	691a      	ldr	r2, [r3, #16]
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	699b      	ldr	r3, [r3, #24]
 800871e:	4904      	ldr	r1, [pc, #16]	@ (8008730 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008720:	4313      	orrs	r3, r2
 8008722:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8008724:	7bfb      	ldrb	r3, [r7, #15]
}
 8008726:	4618      	mov	r0, r3
 8008728:	3710      	adds	r7, #16
 800872a:	46bd      	mov	sp, r7
 800872c:	bd80      	pop	{r7, pc}
 800872e:	bf00      	nop
 8008730:	40021000 	.word	0x40021000

08008734 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b084      	sub	sp, #16
 8008738:	af00      	add	r7, sp, #0
 800873a:	6078      	str	r0, [r7, #4]
 800873c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800873e:	2300      	movs	r3, #0
 8008740:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008742:	4b6a      	ldr	r3, [pc, #424]	@ (80088ec <RCCEx_PLLSAI2_Config+0x1b8>)
 8008744:	68db      	ldr	r3, [r3, #12]
 8008746:	f003 0303 	and.w	r3, r3, #3
 800874a:	2b00      	cmp	r3, #0
 800874c:	d018      	beq.n	8008780 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800874e:	4b67      	ldr	r3, [pc, #412]	@ (80088ec <RCCEx_PLLSAI2_Config+0x1b8>)
 8008750:	68db      	ldr	r3, [r3, #12]
 8008752:	f003 0203 	and.w	r2, r3, #3
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	429a      	cmp	r2, r3
 800875c:	d10d      	bne.n	800877a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
       ||
 8008762:	2b00      	cmp	r3, #0
 8008764:	d009      	beq.n	800877a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8008766:	4b61      	ldr	r3, [pc, #388]	@ (80088ec <RCCEx_PLLSAI2_Config+0x1b8>)
 8008768:	68db      	ldr	r3, [r3, #12]
 800876a:	091b      	lsrs	r3, r3, #4
 800876c:	f003 0307 	and.w	r3, r3, #7
 8008770:	1c5a      	adds	r2, r3, #1
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	685b      	ldr	r3, [r3, #4]
       ||
 8008776:	429a      	cmp	r2, r3
 8008778:	d047      	beq.n	800880a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800877a:	2301      	movs	r3, #1
 800877c:	73fb      	strb	r3, [r7, #15]
 800877e:	e044      	b.n	800880a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	2b03      	cmp	r3, #3
 8008786:	d018      	beq.n	80087ba <RCCEx_PLLSAI2_Config+0x86>
 8008788:	2b03      	cmp	r3, #3
 800878a:	d825      	bhi.n	80087d8 <RCCEx_PLLSAI2_Config+0xa4>
 800878c:	2b01      	cmp	r3, #1
 800878e:	d002      	beq.n	8008796 <RCCEx_PLLSAI2_Config+0x62>
 8008790:	2b02      	cmp	r3, #2
 8008792:	d009      	beq.n	80087a8 <RCCEx_PLLSAI2_Config+0x74>
 8008794:	e020      	b.n	80087d8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008796:	4b55      	ldr	r3, [pc, #340]	@ (80088ec <RCCEx_PLLSAI2_Config+0x1b8>)
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	f003 0302 	and.w	r3, r3, #2
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d11d      	bne.n	80087de <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80087a2:	2301      	movs	r3, #1
 80087a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80087a6:	e01a      	b.n	80087de <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80087a8:	4b50      	ldr	r3, [pc, #320]	@ (80088ec <RCCEx_PLLSAI2_Config+0x1b8>)
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d116      	bne.n	80087e2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80087b4:	2301      	movs	r3, #1
 80087b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80087b8:	e013      	b.n	80087e2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80087ba:	4b4c      	ldr	r3, [pc, #304]	@ (80088ec <RCCEx_PLLSAI2_Config+0x1b8>)
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d10f      	bne.n	80087e6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80087c6:	4b49      	ldr	r3, [pc, #292]	@ (80088ec <RCCEx_PLLSAI2_Config+0x1b8>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d109      	bne.n	80087e6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80087d2:	2301      	movs	r3, #1
 80087d4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80087d6:	e006      	b.n	80087e6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80087d8:	2301      	movs	r3, #1
 80087da:	73fb      	strb	r3, [r7, #15]
      break;
 80087dc:	e004      	b.n	80087e8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80087de:	bf00      	nop
 80087e0:	e002      	b.n	80087e8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80087e2:	bf00      	nop
 80087e4:	e000      	b.n	80087e8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80087e6:	bf00      	nop
    }

    if(status == HAL_OK)
 80087e8:	7bfb      	ldrb	r3, [r7, #15]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d10d      	bne.n	800880a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80087ee:	4b3f      	ldr	r3, [pc, #252]	@ (80088ec <RCCEx_PLLSAI2_Config+0x1b8>)
 80087f0:	68db      	ldr	r3, [r3, #12]
 80087f2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	6819      	ldr	r1, [r3, #0]
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	685b      	ldr	r3, [r3, #4]
 80087fe:	3b01      	subs	r3, #1
 8008800:	011b      	lsls	r3, r3, #4
 8008802:	430b      	orrs	r3, r1
 8008804:	4939      	ldr	r1, [pc, #228]	@ (80088ec <RCCEx_PLLSAI2_Config+0x1b8>)
 8008806:	4313      	orrs	r3, r2
 8008808:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800880a:	7bfb      	ldrb	r3, [r7, #15]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d167      	bne.n	80088e0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8008810:	4b36      	ldr	r3, [pc, #216]	@ (80088ec <RCCEx_PLLSAI2_Config+0x1b8>)
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	4a35      	ldr	r2, [pc, #212]	@ (80088ec <RCCEx_PLLSAI2_Config+0x1b8>)
 8008816:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800881a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800881c:	f7fd f860 	bl	80058e0 <HAL_GetTick>
 8008820:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008822:	e009      	b.n	8008838 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008824:	f7fd f85c 	bl	80058e0 <HAL_GetTick>
 8008828:	4602      	mov	r2, r0
 800882a:	68bb      	ldr	r3, [r7, #8]
 800882c:	1ad3      	subs	r3, r2, r3
 800882e:	2b02      	cmp	r3, #2
 8008830:	d902      	bls.n	8008838 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8008832:	2303      	movs	r3, #3
 8008834:	73fb      	strb	r3, [r7, #15]
        break;
 8008836:	e005      	b.n	8008844 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008838:	4b2c      	ldr	r3, [pc, #176]	@ (80088ec <RCCEx_PLLSAI2_Config+0x1b8>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008840:	2b00      	cmp	r3, #0
 8008842:	d1ef      	bne.n	8008824 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8008844:	7bfb      	ldrb	r3, [r7, #15]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d14a      	bne.n	80088e0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800884a:	683b      	ldr	r3, [r7, #0]
 800884c:	2b00      	cmp	r3, #0
 800884e:	d111      	bne.n	8008874 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008850:	4b26      	ldr	r3, [pc, #152]	@ (80088ec <RCCEx_PLLSAI2_Config+0x1b8>)
 8008852:	695b      	ldr	r3, [r3, #20]
 8008854:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8008858:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800885c:	687a      	ldr	r2, [r7, #4]
 800885e:	6892      	ldr	r2, [r2, #8]
 8008860:	0211      	lsls	r1, r2, #8
 8008862:	687a      	ldr	r2, [r7, #4]
 8008864:	68d2      	ldr	r2, [r2, #12]
 8008866:	0912      	lsrs	r2, r2, #4
 8008868:	0452      	lsls	r2, r2, #17
 800886a:	430a      	orrs	r2, r1
 800886c:	491f      	ldr	r1, [pc, #124]	@ (80088ec <RCCEx_PLLSAI2_Config+0x1b8>)
 800886e:	4313      	orrs	r3, r2
 8008870:	614b      	str	r3, [r1, #20]
 8008872:	e011      	b.n	8008898 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008874:	4b1d      	ldr	r3, [pc, #116]	@ (80088ec <RCCEx_PLLSAI2_Config+0x1b8>)
 8008876:	695b      	ldr	r3, [r3, #20]
 8008878:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800887c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8008880:	687a      	ldr	r2, [r7, #4]
 8008882:	6892      	ldr	r2, [r2, #8]
 8008884:	0211      	lsls	r1, r2, #8
 8008886:	687a      	ldr	r2, [r7, #4]
 8008888:	6912      	ldr	r2, [r2, #16]
 800888a:	0852      	lsrs	r2, r2, #1
 800888c:	3a01      	subs	r2, #1
 800888e:	0652      	lsls	r2, r2, #25
 8008890:	430a      	orrs	r2, r1
 8008892:	4916      	ldr	r1, [pc, #88]	@ (80088ec <RCCEx_PLLSAI2_Config+0x1b8>)
 8008894:	4313      	orrs	r3, r2
 8008896:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8008898:	4b14      	ldr	r3, [pc, #80]	@ (80088ec <RCCEx_PLLSAI2_Config+0x1b8>)
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	4a13      	ldr	r2, [pc, #76]	@ (80088ec <RCCEx_PLLSAI2_Config+0x1b8>)
 800889e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80088a2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80088a4:	f7fd f81c 	bl	80058e0 <HAL_GetTick>
 80088a8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80088aa:	e009      	b.n	80088c0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80088ac:	f7fd f818 	bl	80058e0 <HAL_GetTick>
 80088b0:	4602      	mov	r2, r0
 80088b2:	68bb      	ldr	r3, [r7, #8]
 80088b4:	1ad3      	subs	r3, r2, r3
 80088b6:	2b02      	cmp	r3, #2
 80088b8:	d902      	bls.n	80088c0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80088ba:	2303      	movs	r3, #3
 80088bc:	73fb      	strb	r3, [r7, #15]
          break;
 80088be:	e005      	b.n	80088cc <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80088c0:	4b0a      	ldr	r3, [pc, #40]	@ (80088ec <RCCEx_PLLSAI2_Config+0x1b8>)
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d0ef      	beq.n	80088ac <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80088cc:	7bfb      	ldrb	r3, [r7, #15]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d106      	bne.n	80088e0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80088d2:	4b06      	ldr	r3, [pc, #24]	@ (80088ec <RCCEx_PLLSAI2_Config+0x1b8>)
 80088d4:	695a      	ldr	r2, [r3, #20]
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	695b      	ldr	r3, [r3, #20]
 80088da:	4904      	ldr	r1, [pc, #16]	@ (80088ec <RCCEx_PLLSAI2_Config+0x1b8>)
 80088dc:	4313      	orrs	r3, r2
 80088de:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80088e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80088e2:	4618      	mov	r0, r3
 80088e4:	3710      	adds	r7, #16
 80088e6:	46bd      	mov	sp, r7
 80088e8:	bd80      	pop	{r7, pc}
 80088ea:	bf00      	nop
 80088ec:	40021000 	.word	0x40021000

080088f0 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80088f0:	b580      	push	{r7, lr}
 80088f2:	b084      	sub	sp, #16
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80088f8:	2301      	movs	r3, #1
 80088fa:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d079      	beq.n	80089f6 <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8008908:	b2db      	uxtb	r3, r3
 800890a:	2b00      	cmp	r3, #0
 800890c:	d106      	bne.n	800891c <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	2200      	movs	r2, #0
 8008912:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8008916:	6878      	ldr	r0, [r7, #4]
 8008918:	f7f8 fdea 	bl	80014f0 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2202      	movs	r2, #2
 8008920:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	68db      	ldr	r3, [r3, #12]
 800892a:	f003 0310 	and.w	r3, r3, #16
 800892e:	2b10      	cmp	r3, #16
 8008930:	d058      	beq.n	80089e4 <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	22ca      	movs	r2, #202	@ 0xca
 8008938:	625a      	str	r2, [r3, #36]	@ 0x24
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	2253      	movs	r2, #83	@ 0x53
 8008940:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8008942:	6878      	ldr	r0, [r7, #4]
 8008944:	f000 f9a4 	bl	8008c90 <RTC_EnterInitMode>
 8008948:	4603      	mov	r3, r0
 800894a:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800894c:	7bfb      	ldrb	r3, [r7, #15]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d127      	bne.n	80089a2 <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	689b      	ldr	r3, [r3, #8]
 8008958:	687a      	ldr	r2, [r7, #4]
 800895a:	6812      	ldr	r2, [r2, #0]
 800895c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8008960:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008964:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	6899      	ldr	r1, [r3, #8]
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	685a      	ldr	r2, [r3, #4]
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	691b      	ldr	r3, [r3, #16]
 8008974:	431a      	orrs	r2, r3
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	699b      	ldr	r3, [r3, #24]
 800897a:	431a      	orrs	r2, r3
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	430a      	orrs	r2, r1
 8008982:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	687a      	ldr	r2, [r7, #4]
 800898a:	68d2      	ldr	r2, [r2, #12]
 800898c:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	6919      	ldr	r1, [r3, #16]
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	689b      	ldr	r3, [r3, #8]
 8008998:	041a      	lsls	r2, r3, #16
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	430a      	orrs	r2, r1
 80089a0:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80089a2:	6878      	ldr	r0, [r7, #4]
 80089a4:	f000 f9a8 	bl	8008cf8 <RTC_ExitInitMode>
 80089a8:	4603      	mov	r3, r0
 80089aa:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80089ac:	7bfb      	ldrb	r3, [r7, #15]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d113      	bne.n	80089da <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	f022 0203 	bic.w	r2, r2, #3
 80089c0:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	69da      	ldr	r2, [r3, #28]
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	695b      	ldr	r3, [r3, #20]
 80089d0:	431a      	orrs	r2, r3
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	430a      	orrs	r2, r1
 80089d8:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	22ff      	movs	r2, #255	@ 0xff
 80089e0:	625a      	str	r2, [r3, #36]	@ 0x24
 80089e2:	e001      	b.n	80089e8 <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80089e4:	2300      	movs	r3, #0
 80089e6:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80089e8:	7bfb      	ldrb	r3, [r7, #15]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d103      	bne.n	80089f6 <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	2201      	movs	r2, #1
 80089f2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 80089f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80089f8:	4618      	mov	r0, r3
 80089fa:	3710      	adds	r7, #16
 80089fc:	46bd      	mov	sp, r7
 80089fe:	bd80      	pop	{r7, pc}

08008a00 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008a00:	b590      	push	{r4, r7, lr}
 8008a02:	b087      	sub	sp, #28
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	60f8      	str	r0, [r7, #12]
 8008a08:	60b9      	str	r1, [r7, #8]
 8008a0a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008a12:	2b01      	cmp	r3, #1
 8008a14:	d101      	bne.n	8008a1a <HAL_RTC_SetTime+0x1a>
 8008a16:	2302      	movs	r3, #2
 8008a18:	e08b      	b.n	8008b32 <HAL_RTC_SetTime+0x132>
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	2201      	movs	r2, #1
 8008a1e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	2202      	movs	r2, #2
 8008a26:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	22ca      	movs	r2, #202	@ 0xca
 8008a30:	625a      	str	r2, [r3, #36]	@ 0x24
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	2253      	movs	r2, #83	@ 0x53
 8008a38:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8008a3a:	68f8      	ldr	r0, [r7, #12]
 8008a3c:	f000 f928 	bl	8008c90 <RTC_EnterInitMode>
 8008a40:	4603      	mov	r3, r0
 8008a42:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8008a44:	7cfb      	ldrb	r3, [r7, #19]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d163      	bne.n	8008b12 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d126      	bne.n	8008a9e <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	689b      	ldr	r3, [r3, #8]
 8008a56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d102      	bne.n	8008a64 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8008a5e:	68bb      	ldr	r3, [r7, #8]
 8008a60:	2200      	movs	r2, #0
 8008a62:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	781b      	ldrb	r3, [r3, #0]
 8008a68:	4618      	mov	r0, r3
 8008a6a:	f000 f983 	bl	8008d74 <RTC_ByteToBcd2>
 8008a6e:	4603      	mov	r3, r0
 8008a70:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	785b      	ldrb	r3, [r3, #1]
 8008a76:	4618      	mov	r0, r3
 8008a78:	f000 f97c 	bl	8008d74 <RTC_ByteToBcd2>
 8008a7c:	4603      	mov	r3, r0
 8008a7e:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8008a80:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8008a82:	68bb      	ldr	r3, [r7, #8]
 8008a84:	789b      	ldrb	r3, [r3, #2]
 8008a86:	4618      	mov	r0, r3
 8008a88:	f000 f974 	bl	8008d74 <RTC_ByteToBcd2>
 8008a8c:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8008a8e:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8008a92:	68bb      	ldr	r3, [r7, #8]
 8008a94:	78db      	ldrb	r3, [r3, #3]
 8008a96:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8008a98:	4313      	orrs	r3, r2
 8008a9a:	617b      	str	r3, [r7, #20]
 8008a9c:	e018      	b.n	8008ad0 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	689b      	ldr	r3, [r3, #8]
 8008aa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d102      	bne.n	8008ab2 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8008aac:	68bb      	ldr	r3, [r7, #8]
 8008aae:	2200      	movs	r2, #0
 8008ab0:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8008ab2:	68bb      	ldr	r3, [r7, #8]
 8008ab4:	781b      	ldrb	r3, [r3, #0]
 8008ab6:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8008ab8:	68bb      	ldr	r3, [r7, #8]
 8008aba:	785b      	ldrb	r3, [r3, #1]
 8008abc:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8008abe:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8008ac0:	68ba      	ldr	r2, [r7, #8]
 8008ac2:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8008ac4:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8008ac6:	68bb      	ldr	r3, [r7, #8]
 8008ac8:	78db      	ldrb	r3, [r3, #3]
 8008aca:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8008acc:	4313      	orrs	r3, r2
 8008ace:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	681a      	ldr	r2, [r3, #0]
 8008ad4:	697b      	ldr	r3, [r7, #20]
 8008ad6:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8008ada:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8008ade:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	689a      	ldr	r2, [r3, #8]
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8008aee:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	6899      	ldr	r1, [r3, #8]
 8008af6:	68bb      	ldr	r3, [r7, #8]
 8008af8:	68da      	ldr	r2, [r3, #12]
 8008afa:	68bb      	ldr	r3, [r7, #8]
 8008afc:	691b      	ldr	r3, [r3, #16]
 8008afe:	431a      	orrs	r2, r3
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	430a      	orrs	r2, r1
 8008b06:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8008b08:	68f8      	ldr	r0, [r7, #12]
 8008b0a:	f000 f8f5 	bl	8008cf8 <RTC_ExitInitMode>
 8008b0e:	4603      	mov	r3, r0
 8008b10:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	22ff      	movs	r2, #255	@ 0xff
 8008b18:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8008b1a:	7cfb      	ldrb	r3, [r7, #19]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d103      	bne.n	8008b28 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	2201      	movs	r2, #1
 8008b24:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8008b30:	7cfb      	ldrb	r3, [r7, #19]
}
 8008b32:	4618      	mov	r0, r3
 8008b34:	371c      	adds	r7, #28
 8008b36:	46bd      	mov	sp, r7
 8008b38:	bd90      	pop	{r4, r7, pc}

08008b3a <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008b3a:	b590      	push	{r4, r7, lr}
 8008b3c:	b087      	sub	sp, #28
 8008b3e:	af00      	add	r7, sp, #0
 8008b40:	60f8      	str	r0, [r7, #12]
 8008b42:	60b9      	str	r1, [r7, #8]
 8008b44:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008b4c:	2b01      	cmp	r3, #1
 8008b4e:	d101      	bne.n	8008b54 <HAL_RTC_SetDate+0x1a>
 8008b50:	2302      	movs	r3, #2
 8008b52:	e075      	b.n	8008c40 <HAL_RTC_SetDate+0x106>
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	2201      	movs	r2, #1
 8008b58:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	2202      	movs	r2, #2
 8008b60:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d10e      	bne.n	8008b88 <HAL_RTC_SetDate+0x4e>
 8008b6a:	68bb      	ldr	r3, [r7, #8]
 8008b6c:	785b      	ldrb	r3, [r3, #1]
 8008b6e:	f003 0310 	and.w	r3, r3, #16
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d008      	beq.n	8008b88 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8008b76:	68bb      	ldr	r3, [r7, #8]
 8008b78:	785b      	ldrb	r3, [r3, #1]
 8008b7a:	f023 0310 	bic.w	r3, r3, #16
 8008b7e:	b2db      	uxtb	r3, r3
 8008b80:	330a      	adds	r3, #10
 8008b82:	b2da      	uxtb	r2, r3
 8008b84:	68bb      	ldr	r3, [r7, #8]
 8008b86:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d11c      	bne.n	8008bc8 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8008b8e:	68bb      	ldr	r3, [r7, #8]
 8008b90:	78db      	ldrb	r3, [r3, #3]
 8008b92:	4618      	mov	r0, r3
 8008b94:	f000 f8ee 	bl	8008d74 <RTC_ByteToBcd2>
 8008b98:	4603      	mov	r3, r0
 8008b9a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8008b9c:	68bb      	ldr	r3, [r7, #8]
 8008b9e:	785b      	ldrb	r3, [r3, #1]
 8008ba0:	4618      	mov	r0, r3
 8008ba2:	f000 f8e7 	bl	8008d74 <RTC_ByteToBcd2>
 8008ba6:	4603      	mov	r3, r0
 8008ba8:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8008baa:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8008bac:	68bb      	ldr	r3, [r7, #8]
 8008bae:	789b      	ldrb	r3, [r3, #2]
 8008bb0:	4618      	mov	r0, r3
 8008bb2:	f000 f8df 	bl	8008d74 <RTC_ByteToBcd2>
 8008bb6:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8008bb8:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8008bbc:	68bb      	ldr	r3, [r7, #8]
 8008bbe:	781b      	ldrb	r3, [r3, #0]
 8008bc0:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8008bc2:	4313      	orrs	r3, r2
 8008bc4:	617b      	str	r3, [r7, #20]
 8008bc6:	e00e      	b.n	8008be6 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8008bc8:	68bb      	ldr	r3, [r7, #8]
 8008bca:	78db      	ldrb	r3, [r3, #3]
 8008bcc:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8008bce:	68bb      	ldr	r3, [r7, #8]
 8008bd0:	785b      	ldrb	r3, [r3, #1]
 8008bd2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8008bd4:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8008bd6:	68ba      	ldr	r2, [r7, #8]
 8008bd8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8008bda:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8008bdc:	68bb      	ldr	r3, [r7, #8]
 8008bde:	781b      	ldrb	r3, [r3, #0]
 8008be0:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8008be2:	4313      	orrs	r3, r2
 8008be4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	22ca      	movs	r2, #202	@ 0xca
 8008bec:	625a      	str	r2, [r3, #36]	@ 0x24
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	2253      	movs	r2, #83	@ 0x53
 8008bf4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8008bf6:	68f8      	ldr	r0, [r7, #12]
 8008bf8:	f000 f84a 	bl	8008c90 <RTC_EnterInitMode>
 8008bfc:	4603      	mov	r3, r0
 8008bfe:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8008c00:	7cfb      	ldrb	r3, [r7, #19]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d10c      	bne.n	8008c20 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	681a      	ldr	r2, [r3, #0]
 8008c0a:	697b      	ldr	r3, [r7, #20]
 8008c0c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8008c10:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008c14:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8008c16:	68f8      	ldr	r0, [r7, #12]
 8008c18:	f000 f86e 	bl	8008cf8 <RTC_ExitInitMode>
 8008c1c:	4603      	mov	r3, r0
 8008c1e:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	22ff      	movs	r2, #255	@ 0xff
 8008c26:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8008c28:	7cfb      	ldrb	r3, [r7, #19]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d103      	bne.n	8008c36 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	2201      	movs	r2, #1
 8008c32:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	2200      	movs	r2, #0
 8008c3a:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8008c3e:	7cfb      	ldrb	r3, [r7, #19]
}
 8008c40:	4618      	mov	r0, r3
 8008c42:	371c      	adds	r7, #28
 8008c44:	46bd      	mov	sp, r7
 8008c46:	bd90      	pop	{r4, r7, pc}

08008c48 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8008c48:	b580      	push	{r7, lr}
 8008c4a:	b084      	sub	sp, #16
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	4a0d      	ldr	r2, [pc, #52]	@ (8008c8c <HAL_RTC_WaitForSynchro+0x44>)
 8008c56:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8008c58:	f7fc fe42 	bl	80058e0 <HAL_GetTick>
 8008c5c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008c5e:	e009      	b.n	8008c74 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008c60:	f7fc fe3e 	bl	80058e0 <HAL_GetTick>
 8008c64:	4602      	mov	r2, r0
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	1ad3      	subs	r3, r2, r3
 8008c6a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008c6e:	d901      	bls.n	8008c74 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8008c70:	2303      	movs	r3, #3
 8008c72:	e007      	b.n	8008c84 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	68db      	ldr	r3, [r3, #12]
 8008c7a:	f003 0320 	and.w	r3, r3, #32
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d0ee      	beq.n	8008c60 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8008c82:	2300      	movs	r3, #0
}
 8008c84:	4618      	mov	r0, r3
 8008c86:	3710      	adds	r7, #16
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	bd80      	pop	{r7, pc}
 8008c8c:	0003ff5f 	.word	0x0003ff5f

08008c90 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8008c90:	b580      	push	{r7, lr}
 8008c92:	b084      	sub	sp, #16
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008c98:	2300      	movs	r3, #0
 8008c9a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	68db      	ldr	r3, [r3, #12]
 8008ca2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d120      	bne.n	8008cec <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008cb2:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8008cb4:	f7fc fe14 	bl	80058e0 <HAL_GetTick>
 8008cb8:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8008cba:	e00d      	b.n	8008cd8 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8008cbc:	f7fc fe10 	bl	80058e0 <HAL_GetTick>
 8008cc0:	4602      	mov	r2, r0
 8008cc2:	68bb      	ldr	r3, [r7, #8]
 8008cc4:	1ad3      	subs	r3, r2, r3
 8008cc6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008cca:	d905      	bls.n	8008cd8 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8008ccc:	2303      	movs	r3, #3
 8008cce:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	2203      	movs	r2, #3
 8008cd4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	68db      	ldr	r3, [r3, #12]
 8008cde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d102      	bne.n	8008cec <RTC_EnterInitMode+0x5c>
 8008ce6:	7bfb      	ldrb	r3, [r7, #15]
 8008ce8:	2b03      	cmp	r3, #3
 8008cea:	d1e7      	bne.n	8008cbc <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8008cec:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cee:	4618      	mov	r0, r3
 8008cf0:	3710      	adds	r7, #16
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	bd80      	pop	{r7, pc}
	...

08008cf8 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b084      	sub	sp, #16
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008d00:	2300      	movs	r3, #0
 8008d02:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8008d04:	4b1a      	ldr	r3, [pc, #104]	@ (8008d70 <RTC_ExitInitMode+0x78>)
 8008d06:	68db      	ldr	r3, [r3, #12]
 8008d08:	4a19      	ldr	r2, [pc, #100]	@ (8008d70 <RTC_ExitInitMode+0x78>)
 8008d0a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008d0e:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8008d10:	4b17      	ldr	r3, [pc, #92]	@ (8008d70 <RTC_ExitInitMode+0x78>)
 8008d12:	689b      	ldr	r3, [r3, #8]
 8008d14:	f003 0320 	and.w	r3, r3, #32
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d10c      	bne.n	8008d36 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008d1c:	6878      	ldr	r0, [r7, #4]
 8008d1e:	f7ff ff93 	bl	8008c48 <HAL_RTC_WaitForSynchro>
 8008d22:	4603      	mov	r3, r0
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d01e      	beq.n	8008d66 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2203      	movs	r2, #3
 8008d2c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8008d30:	2303      	movs	r3, #3
 8008d32:	73fb      	strb	r3, [r7, #15]
 8008d34:	e017      	b.n	8008d66 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8008d36:	4b0e      	ldr	r3, [pc, #56]	@ (8008d70 <RTC_ExitInitMode+0x78>)
 8008d38:	689b      	ldr	r3, [r3, #8]
 8008d3a:	4a0d      	ldr	r2, [pc, #52]	@ (8008d70 <RTC_ExitInitMode+0x78>)
 8008d3c:	f023 0320 	bic.w	r3, r3, #32
 8008d40:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008d42:	6878      	ldr	r0, [r7, #4]
 8008d44:	f7ff ff80 	bl	8008c48 <HAL_RTC_WaitForSynchro>
 8008d48:	4603      	mov	r3, r0
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d005      	beq.n	8008d5a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2203      	movs	r2, #3
 8008d52:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8008d56:	2303      	movs	r3, #3
 8008d58:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8008d5a:	4b05      	ldr	r3, [pc, #20]	@ (8008d70 <RTC_ExitInitMode+0x78>)
 8008d5c:	689b      	ldr	r3, [r3, #8]
 8008d5e:	4a04      	ldr	r2, [pc, #16]	@ (8008d70 <RTC_ExitInitMode+0x78>)
 8008d60:	f043 0320 	orr.w	r3, r3, #32
 8008d64:	6093      	str	r3, [r2, #8]
  }

  return status;
 8008d66:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d68:	4618      	mov	r0, r3
 8008d6a:	3710      	adds	r7, #16
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	bd80      	pop	{r7, pc}
 8008d70:	40002800 	.word	0x40002800

08008d74 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8008d74:	b480      	push	{r7}
 8008d76:	b085      	sub	sp, #20
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	4603      	mov	r3, r0
 8008d7c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8008d7e:	2300      	movs	r3, #0
 8008d80:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8008d82:	79fb      	ldrb	r3, [r7, #7]
 8008d84:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8008d86:	e005      	b.n	8008d94 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	3301      	adds	r3, #1
 8008d8c:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8008d8e:	7afb      	ldrb	r3, [r7, #11]
 8008d90:	3b0a      	subs	r3, #10
 8008d92:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8008d94:	7afb      	ldrb	r3, [r7, #11]
 8008d96:	2b09      	cmp	r3, #9
 8008d98:	d8f6      	bhi.n	8008d88 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	b2db      	uxtb	r3, r3
 8008d9e:	011b      	lsls	r3, r3, #4
 8008da0:	b2da      	uxtb	r2, r3
 8008da2:	7afb      	ldrb	r3, [r7, #11]
 8008da4:	4313      	orrs	r3, r2
 8008da6:	b2db      	uxtb	r3, r3
}
 8008da8:	4618      	mov	r0, r3
 8008daa:	3714      	adds	r7, #20
 8008dac:	46bd      	mov	sp, r7
 8008dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db2:	4770      	bx	lr

08008db4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008db4:	b580      	push	{r7, lr}
 8008db6:	b084      	sub	sp, #16
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d101      	bne.n	8008dc6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008dc2:	2301      	movs	r3, #1
 8008dc4:	e095      	b.n	8008ef2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d108      	bne.n	8008de0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	685b      	ldr	r3, [r3, #4]
 8008dd2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008dd6:	d009      	beq.n	8008dec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2200      	movs	r2, #0
 8008ddc:	61da      	str	r2, [r3, #28]
 8008dde:	e005      	b.n	8008dec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2200      	movs	r2, #0
 8008de4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	2200      	movs	r2, #0
 8008dea:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2200      	movs	r2, #0
 8008df0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008df8:	b2db      	uxtb	r3, r3
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d106      	bne.n	8008e0c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	2200      	movs	r2, #0
 8008e02:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008e06:	6878      	ldr	r0, [r7, #4]
 8008e08:	f7f8 fbe2 	bl	80015d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	2202      	movs	r2, #2
 8008e10:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	681a      	ldr	r2, [r3, #0]
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008e22:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	68db      	ldr	r3, [r3, #12]
 8008e28:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008e2c:	d902      	bls.n	8008e34 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008e2e:	2300      	movs	r3, #0
 8008e30:	60fb      	str	r3, [r7, #12]
 8008e32:	e002      	b.n	8008e3a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008e34:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008e38:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	68db      	ldr	r3, [r3, #12]
 8008e3e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8008e42:	d007      	beq.n	8008e54 <HAL_SPI_Init+0xa0>
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	68db      	ldr	r3, [r3, #12]
 8008e48:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008e4c:	d002      	beq.n	8008e54 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	2200      	movs	r2, #0
 8008e52:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	685b      	ldr	r3, [r3, #4]
 8008e58:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	689b      	ldr	r3, [r3, #8]
 8008e60:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008e64:	431a      	orrs	r2, r3
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	691b      	ldr	r3, [r3, #16]
 8008e6a:	f003 0302 	and.w	r3, r3, #2
 8008e6e:	431a      	orrs	r2, r3
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	695b      	ldr	r3, [r3, #20]
 8008e74:	f003 0301 	and.w	r3, r3, #1
 8008e78:	431a      	orrs	r2, r3
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	699b      	ldr	r3, [r3, #24]
 8008e7e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008e82:	431a      	orrs	r2, r3
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	69db      	ldr	r3, [r3, #28]
 8008e88:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008e8c:	431a      	orrs	r2, r3
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	6a1b      	ldr	r3, [r3, #32]
 8008e92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e96:	ea42 0103 	orr.w	r1, r2, r3
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e9e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	430a      	orrs	r2, r1
 8008ea8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	699b      	ldr	r3, [r3, #24]
 8008eae:	0c1b      	lsrs	r3, r3, #16
 8008eb0:	f003 0204 	and.w	r2, r3, #4
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008eb8:	f003 0310 	and.w	r3, r3, #16
 8008ebc:	431a      	orrs	r2, r3
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ec2:	f003 0308 	and.w	r3, r3, #8
 8008ec6:	431a      	orrs	r2, r3
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	68db      	ldr	r3, [r3, #12]
 8008ecc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008ed0:	ea42 0103 	orr.w	r1, r2, r3
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	430a      	orrs	r2, r1
 8008ee0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2201      	movs	r2, #1
 8008eec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008ef0:	2300      	movs	r3, #0
}
 8008ef2:	4618      	mov	r0, r3
 8008ef4:	3710      	adds	r7, #16
 8008ef6:	46bd      	mov	sp, r7
 8008ef8:	bd80      	pop	{r7, pc}

08008efa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008efa:	b580      	push	{r7, lr}
 8008efc:	b088      	sub	sp, #32
 8008efe:	af00      	add	r7, sp, #0
 8008f00:	60f8      	str	r0, [r7, #12]
 8008f02:	60b9      	str	r1, [r7, #8]
 8008f04:	603b      	str	r3, [r7, #0]
 8008f06:	4613      	mov	r3, r2
 8008f08:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008f0a:	f7fc fce9 	bl	80058e0 <HAL_GetTick>
 8008f0e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8008f10:	88fb      	ldrh	r3, [r7, #6]
 8008f12:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008f1a:	b2db      	uxtb	r3, r3
 8008f1c:	2b01      	cmp	r3, #1
 8008f1e:	d001      	beq.n	8008f24 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8008f20:	2302      	movs	r3, #2
 8008f22:	e15c      	b.n	80091de <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8008f24:	68bb      	ldr	r3, [r7, #8]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d002      	beq.n	8008f30 <HAL_SPI_Transmit+0x36>
 8008f2a:	88fb      	ldrh	r3, [r7, #6]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d101      	bne.n	8008f34 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8008f30:	2301      	movs	r3, #1
 8008f32:	e154      	b.n	80091de <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008f3a:	2b01      	cmp	r3, #1
 8008f3c:	d101      	bne.n	8008f42 <HAL_SPI_Transmit+0x48>
 8008f3e:	2302      	movs	r3, #2
 8008f40:	e14d      	b.n	80091de <HAL_SPI_Transmit+0x2e4>
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	2201      	movs	r2, #1
 8008f46:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	2203      	movs	r2, #3
 8008f4e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	2200      	movs	r2, #0
 8008f56:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	68ba      	ldr	r2, [r7, #8]
 8008f5c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	88fa      	ldrh	r2, [r7, #6]
 8008f62:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	88fa      	ldrh	r2, [r7, #6]
 8008f68:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	2200      	movs	r2, #0
 8008f74:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	2200      	movs	r2, #0
 8008f7c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	2200      	movs	r2, #0
 8008f84:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	2200      	movs	r2, #0
 8008f8a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	689b      	ldr	r3, [r3, #8]
 8008f90:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008f94:	d10f      	bne.n	8008fb6 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	681a      	ldr	r2, [r3, #0]
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008fa4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	681a      	ldr	r2, [r3, #0]
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008fb4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fc0:	2b40      	cmp	r3, #64	@ 0x40
 8008fc2:	d007      	beq.n	8008fd4 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	681a      	ldr	r2, [r3, #0]
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008fd2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	68db      	ldr	r3, [r3, #12]
 8008fd8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008fdc:	d952      	bls.n	8009084 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	685b      	ldr	r3, [r3, #4]
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d002      	beq.n	8008fec <HAL_SPI_Transmit+0xf2>
 8008fe6:	8b7b      	ldrh	r3, [r7, #26]
 8008fe8:	2b01      	cmp	r3, #1
 8008fea:	d145      	bne.n	8009078 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ff0:	881a      	ldrh	r2, [r3, #0]
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ffc:	1c9a      	adds	r2, r3, #2
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009006:	b29b      	uxth	r3, r3
 8009008:	3b01      	subs	r3, #1
 800900a:	b29a      	uxth	r2, r3
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009010:	e032      	b.n	8009078 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	689b      	ldr	r3, [r3, #8]
 8009018:	f003 0302 	and.w	r3, r3, #2
 800901c:	2b02      	cmp	r3, #2
 800901e:	d112      	bne.n	8009046 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009024:	881a      	ldrh	r2, [r3, #0]
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009030:	1c9a      	adds	r2, r3, #2
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800903a:	b29b      	uxth	r3, r3
 800903c:	3b01      	subs	r3, #1
 800903e:	b29a      	uxth	r2, r3
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009044:	e018      	b.n	8009078 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009046:	f7fc fc4b 	bl	80058e0 <HAL_GetTick>
 800904a:	4602      	mov	r2, r0
 800904c:	69fb      	ldr	r3, [r7, #28]
 800904e:	1ad3      	subs	r3, r2, r3
 8009050:	683a      	ldr	r2, [r7, #0]
 8009052:	429a      	cmp	r2, r3
 8009054:	d803      	bhi.n	800905e <HAL_SPI_Transmit+0x164>
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800905c:	d102      	bne.n	8009064 <HAL_SPI_Transmit+0x16a>
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d109      	bne.n	8009078 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	2201      	movs	r2, #1
 8009068:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	2200      	movs	r2, #0
 8009070:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8009074:	2303      	movs	r3, #3
 8009076:	e0b2      	b.n	80091de <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800907c:	b29b      	uxth	r3, r3
 800907e:	2b00      	cmp	r3, #0
 8009080:	d1c7      	bne.n	8009012 <HAL_SPI_Transmit+0x118>
 8009082:	e083      	b.n	800918c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	685b      	ldr	r3, [r3, #4]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d002      	beq.n	8009092 <HAL_SPI_Transmit+0x198>
 800908c:	8b7b      	ldrh	r3, [r7, #26]
 800908e:	2b01      	cmp	r3, #1
 8009090:	d177      	bne.n	8009182 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009096:	b29b      	uxth	r3, r3
 8009098:	2b01      	cmp	r3, #1
 800909a:	d912      	bls.n	80090c2 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090a0:	881a      	ldrh	r2, [r3, #0]
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090ac:	1c9a      	adds	r2, r3, #2
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80090b6:	b29b      	uxth	r3, r3
 80090b8:	3b02      	subs	r3, #2
 80090ba:	b29a      	uxth	r2, r3
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80090c0:	e05f      	b.n	8009182 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	330c      	adds	r3, #12
 80090cc:	7812      	ldrb	r2, [r2, #0]
 80090ce:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090d4:	1c5a      	adds	r2, r3, #1
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80090de:	b29b      	uxth	r3, r3
 80090e0:	3b01      	subs	r3, #1
 80090e2:	b29a      	uxth	r2, r3
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80090e8:	e04b      	b.n	8009182 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	689b      	ldr	r3, [r3, #8]
 80090f0:	f003 0302 	and.w	r3, r3, #2
 80090f4:	2b02      	cmp	r3, #2
 80090f6:	d12b      	bne.n	8009150 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80090fc:	b29b      	uxth	r3, r3
 80090fe:	2b01      	cmp	r3, #1
 8009100:	d912      	bls.n	8009128 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009106:	881a      	ldrh	r2, [r3, #0]
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009112:	1c9a      	adds	r2, r3, #2
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800911c:	b29b      	uxth	r3, r3
 800911e:	3b02      	subs	r3, #2
 8009120:	b29a      	uxth	r2, r3
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009126:	e02c      	b.n	8009182 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	330c      	adds	r3, #12
 8009132:	7812      	ldrb	r2, [r2, #0]
 8009134:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800913a:	1c5a      	adds	r2, r3, #1
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009144:	b29b      	uxth	r3, r3
 8009146:	3b01      	subs	r3, #1
 8009148:	b29a      	uxth	r2, r3
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800914e:	e018      	b.n	8009182 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009150:	f7fc fbc6 	bl	80058e0 <HAL_GetTick>
 8009154:	4602      	mov	r2, r0
 8009156:	69fb      	ldr	r3, [r7, #28]
 8009158:	1ad3      	subs	r3, r2, r3
 800915a:	683a      	ldr	r2, [r7, #0]
 800915c:	429a      	cmp	r2, r3
 800915e:	d803      	bhi.n	8009168 <HAL_SPI_Transmit+0x26e>
 8009160:	683b      	ldr	r3, [r7, #0]
 8009162:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009166:	d102      	bne.n	800916e <HAL_SPI_Transmit+0x274>
 8009168:	683b      	ldr	r3, [r7, #0]
 800916a:	2b00      	cmp	r3, #0
 800916c:	d109      	bne.n	8009182 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	2201      	movs	r2, #1
 8009172:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	2200      	movs	r2, #0
 800917a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800917e:	2303      	movs	r3, #3
 8009180:	e02d      	b.n	80091de <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009186:	b29b      	uxth	r3, r3
 8009188:	2b00      	cmp	r3, #0
 800918a:	d1ae      	bne.n	80090ea <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800918c:	69fa      	ldr	r2, [r7, #28]
 800918e:	6839      	ldr	r1, [r7, #0]
 8009190:	68f8      	ldr	r0, [r7, #12]
 8009192:	f000 fb65 	bl	8009860 <SPI_EndRxTxTransaction>
 8009196:	4603      	mov	r3, r0
 8009198:	2b00      	cmp	r3, #0
 800919a:	d002      	beq.n	80091a2 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	2220      	movs	r2, #32
 80091a0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	689b      	ldr	r3, [r3, #8]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d10a      	bne.n	80091c0 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80091aa:	2300      	movs	r3, #0
 80091ac:	617b      	str	r3, [r7, #20]
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	68db      	ldr	r3, [r3, #12]
 80091b4:	617b      	str	r3, [r7, #20]
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	689b      	ldr	r3, [r3, #8]
 80091bc:	617b      	str	r3, [r7, #20]
 80091be:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	2201      	movs	r2, #1
 80091c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	2200      	movs	r2, #0
 80091cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d001      	beq.n	80091dc <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80091d8:	2301      	movs	r3, #1
 80091da:	e000      	b.n	80091de <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80091dc:	2300      	movs	r3, #0
  }
}
 80091de:	4618      	mov	r0, r3
 80091e0:	3720      	adds	r7, #32
 80091e2:	46bd      	mov	sp, r7
 80091e4:	bd80      	pop	{r7, pc}

080091e6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80091e6:	b580      	push	{r7, lr}
 80091e8:	b08a      	sub	sp, #40	@ 0x28
 80091ea:	af00      	add	r7, sp, #0
 80091ec:	60f8      	str	r0, [r7, #12]
 80091ee:	60b9      	str	r1, [r7, #8]
 80091f0:	607a      	str	r2, [r7, #4]
 80091f2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80091f4:	2301      	movs	r3, #1
 80091f6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80091f8:	f7fc fb72 	bl	80058e0 <HAL_GetTick>
 80091fc:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009204:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	685b      	ldr	r3, [r3, #4]
 800920a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800920c:	887b      	ldrh	r3, [r7, #2]
 800920e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8009210:	887b      	ldrh	r3, [r7, #2]
 8009212:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009214:	7ffb      	ldrb	r3, [r7, #31]
 8009216:	2b01      	cmp	r3, #1
 8009218:	d00c      	beq.n	8009234 <HAL_SPI_TransmitReceive+0x4e>
 800921a:	69bb      	ldr	r3, [r7, #24]
 800921c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009220:	d106      	bne.n	8009230 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	689b      	ldr	r3, [r3, #8]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d102      	bne.n	8009230 <HAL_SPI_TransmitReceive+0x4a>
 800922a:	7ffb      	ldrb	r3, [r7, #31]
 800922c:	2b04      	cmp	r3, #4
 800922e:	d001      	beq.n	8009234 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8009230:	2302      	movs	r3, #2
 8009232:	e1f3      	b.n	800961c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009234:	68bb      	ldr	r3, [r7, #8]
 8009236:	2b00      	cmp	r3, #0
 8009238:	d005      	beq.n	8009246 <HAL_SPI_TransmitReceive+0x60>
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d002      	beq.n	8009246 <HAL_SPI_TransmitReceive+0x60>
 8009240:	887b      	ldrh	r3, [r7, #2]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d101      	bne.n	800924a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8009246:	2301      	movs	r3, #1
 8009248:	e1e8      	b.n	800961c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009250:	2b01      	cmp	r3, #1
 8009252:	d101      	bne.n	8009258 <HAL_SPI_TransmitReceive+0x72>
 8009254:	2302      	movs	r3, #2
 8009256:	e1e1      	b.n	800961c <HAL_SPI_TransmitReceive+0x436>
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	2201      	movs	r2, #1
 800925c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009266:	b2db      	uxtb	r3, r3
 8009268:	2b04      	cmp	r3, #4
 800926a:	d003      	beq.n	8009274 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	2205      	movs	r2, #5
 8009270:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	2200      	movs	r2, #0
 8009278:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	687a      	ldr	r2, [r7, #4]
 800927e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	887a      	ldrh	r2, [r7, #2]
 8009284:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	887a      	ldrh	r2, [r7, #2]
 800928c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	68ba      	ldr	r2, [r7, #8]
 8009294:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	887a      	ldrh	r2, [r7, #2]
 800929a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	887a      	ldrh	r2, [r7, #2]
 80092a0:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	2200      	movs	r2, #0
 80092a6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	2200      	movs	r2, #0
 80092ac:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	68db      	ldr	r3, [r3, #12]
 80092b2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80092b6:	d802      	bhi.n	80092be <HAL_SPI_TransmitReceive+0xd8>
 80092b8:	8abb      	ldrh	r3, [r7, #20]
 80092ba:	2b01      	cmp	r3, #1
 80092bc:	d908      	bls.n	80092d0 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	685a      	ldr	r2, [r3, #4]
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80092cc:	605a      	str	r2, [r3, #4]
 80092ce:	e007      	b.n	80092e0 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	685a      	ldr	r2, [r3, #4]
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80092de:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092ea:	2b40      	cmp	r3, #64	@ 0x40
 80092ec:	d007      	beq.n	80092fe <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	681a      	ldr	r2, [r3, #0]
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80092fc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	68db      	ldr	r3, [r3, #12]
 8009302:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009306:	f240 8083 	bls.w	8009410 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	685b      	ldr	r3, [r3, #4]
 800930e:	2b00      	cmp	r3, #0
 8009310:	d002      	beq.n	8009318 <HAL_SPI_TransmitReceive+0x132>
 8009312:	8afb      	ldrh	r3, [r7, #22]
 8009314:	2b01      	cmp	r3, #1
 8009316:	d16f      	bne.n	80093f8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800931c:	881a      	ldrh	r2, [r3, #0]
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009328:	1c9a      	adds	r2, r3, #2
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009332:	b29b      	uxth	r3, r3
 8009334:	3b01      	subs	r3, #1
 8009336:	b29a      	uxth	r2, r3
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800933c:	e05c      	b.n	80093f8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	689b      	ldr	r3, [r3, #8]
 8009344:	f003 0302 	and.w	r3, r3, #2
 8009348:	2b02      	cmp	r3, #2
 800934a:	d11b      	bne.n	8009384 <HAL_SPI_TransmitReceive+0x19e>
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009350:	b29b      	uxth	r3, r3
 8009352:	2b00      	cmp	r3, #0
 8009354:	d016      	beq.n	8009384 <HAL_SPI_TransmitReceive+0x19e>
 8009356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009358:	2b01      	cmp	r3, #1
 800935a:	d113      	bne.n	8009384 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009360:	881a      	ldrh	r2, [r3, #0]
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800936c:	1c9a      	adds	r2, r3, #2
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009376:	b29b      	uxth	r3, r3
 8009378:	3b01      	subs	r3, #1
 800937a:	b29a      	uxth	r2, r3
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009380:	2300      	movs	r3, #0
 8009382:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	689b      	ldr	r3, [r3, #8]
 800938a:	f003 0301 	and.w	r3, r3, #1
 800938e:	2b01      	cmp	r3, #1
 8009390:	d11c      	bne.n	80093cc <HAL_SPI_TransmitReceive+0x1e6>
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009398:	b29b      	uxth	r3, r3
 800939a:	2b00      	cmp	r3, #0
 800939c:	d016      	beq.n	80093cc <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	68da      	ldr	r2, [r3, #12]
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093a8:	b292      	uxth	r2, r2
 80093aa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093b0:	1c9a      	adds	r2, r3, #2
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80093bc:	b29b      	uxth	r3, r3
 80093be:	3b01      	subs	r3, #1
 80093c0:	b29a      	uxth	r2, r3
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80093c8:	2301      	movs	r3, #1
 80093ca:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80093cc:	f7fc fa88 	bl	80058e0 <HAL_GetTick>
 80093d0:	4602      	mov	r2, r0
 80093d2:	6a3b      	ldr	r3, [r7, #32]
 80093d4:	1ad3      	subs	r3, r2, r3
 80093d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80093d8:	429a      	cmp	r2, r3
 80093da:	d80d      	bhi.n	80093f8 <HAL_SPI_TransmitReceive+0x212>
 80093dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80093e2:	d009      	beq.n	80093f8 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	2201      	movs	r2, #1
 80093e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	2200      	movs	r2, #0
 80093f0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80093f4:	2303      	movs	r3, #3
 80093f6:	e111      	b.n	800961c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80093fc:	b29b      	uxth	r3, r3
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d19d      	bne.n	800933e <HAL_SPI_TransmitReceive+0x158>
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009408:	b29b      	uxth	r3, r3
 800940a:	2b00      	cmp	r3, #0
 800940c:	d197      	bne.n	800933e <HAL_SPI_TransmitReceive+0x158>
 800940e:	e0e5      	b.n	80095dc <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	685b      	ldr	r3, [r3, #4]
 8009414:	2b00      	cmp	r3, #0
 8009416:	d003      	beq.n	8009420 <HAL_SPI_TransmitReceive+0x23a>
 8009418:	8afb      	ldrh	r3, [r7, #22]
 800941a:	2b01      	cmp	r3, #1
 800941c:	f040 80d1 	bne.w	80095c2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009424:	b29b      	uxth	r3, r3
 8009426:	2b01      	cmp	r3, #1
 8009428:	d912      	bls.n	8009450 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800942e:	881a      	ldrh	r2, [r3, #0]
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800943a:	1c9a      	adds	r2, r3, #2
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009444:	b29b      	uxth	r3, r3
 8009446:	3b02      	subs	r3, #2
 8009448:	b29a      	uxth	r2, r3
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800944e:	e0b8      	b.n	80095c2 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	330c      	adds	r3, #12
 800945a:	7812      	ldrb	r2, [r2, #0]
 800945c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009462:	1c5a      	adds	r2, r3, #1
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800946c:	b29b      	uxth	r3, r3
 800946e:	3b01      	subs	r3, #1
 8009470:	b29a      	uxth	r2, r3
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009476:	e0a4      	b.n	80095c2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	689b      	ldr	r3, [r3, #8]
 800947e:	f003 0302 	and.w	r3, r3, #2
 8009482:	2b02      	cmp	r3, #2
 8009484:	d134      	bne.n	80094f0 <HAL_SPI_TransmitReceive+0x30a>
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800948a:	b29b      	uxth	r3, r3
 800948c:	2b00      	cmp	r3, #0
 800948e:	d02f      	beq.n	80094f0 <HAL_SPI_TransmitReceive+0x30a>
 8009490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009492:	2b01      	cmp	r3, #1
 8009494:	d12c      	bne.n	80094f0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800949a:	b29b      	uxth	r3, r3
 800949c:	2b01      	cmp	r3, #1
 800949e:	d912      	bls.n	80094c6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094a4:	881a      	ldrh	r2, [r3, #0]
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094b0:	1c9a      	adds	r2, r3, #2
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80094ba:	b29b      	uxth	r3, r3
 80094bc:	3b02      	subs	r3, #2
 80094be:	b29a      	uxth	r2, r3
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80094c4:	e012      	b.n	80094ec <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	330c      	adds	r3, #12
 80094d0:	7812      	ldrb	r2, [r2, #0]
 80094d2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094d8:	1c5a      	adds	r2, r3, #1
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80094e2:	b29b      	uxth	r3, r3
 80094e4:	3b01      	subs	r3, #1
 80094e6:	b29a      	uxth	r2, r3
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80094ec:	2300      	movs	r3, #0
 80094ee:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	689b      	ldr	r3, [r3, #8]
 80094f6:	f003 0301 	and.w	r3, r3, #1
 80094fa:	2b01      	cmp	r3, #1
 80094fc:	d148      	bne.n	8009590 <HAL_SPI_TransmitReceive+0x3aa>
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009504:	b29b      	uxth	r3, r3
 8009506:	2b00      	cmp	r3, #0
 8009508:	d042      	beq.n	8009590 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009510:	b29b      	uxth	r3, r3
 8009512:	2b01      	cmp	r3, #1
 8009514:	d923      	bls.n	800955e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	68da      	ldr	r2, [r3, #12]
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009520:	b292      	uxth	r2, r2
 8009522:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009528:	1c9a      	adds	r2, r3, #2
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009534:	b29b      	uxth	r3, r3
 8009536:	3b02      	subs	r3, #2
 8009538:	b29a      	uxth	r2, r3
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009546:	b29b      	uxth	r3, r3
 8009548:	2b01      	cmp	r3, #1
 800954a:	d81f      	bhi.n	800958c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	685a      	ldr	r2, [r3, #4]
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800955a:	605a      	str	r2, [r3, #4]
 800955c:	e016      	b.n	800958c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	f103 020c 	add.w	r2, r3, #12
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800956a:	7812      	ldrb	r2, [r2, #0]
 800956c:	b2d2      	uxtb	r2, r2
 800956e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009574:	1c5a      	adds	r2, r3, #1
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009580:	b29b      	uxth	r3, r3
 8009582:	3b01      	subs	r3, #1
 8009584:	b29a      	uxth	r2, r3
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800958c:	2301      	movs	r3, #1
 800958e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009590:	f7fc f9a6 	bl	80058e0 <HAL_GetTick>
 8009594:	4602      	mov	r2, r0
 8009596:	6a3b      	ldr	r3, [r7, #32]
 8009598:	1ad3      	subs	r3, r2, r3
 800959a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800959c:	429a      	cmp	r2, r3
 800959e:	d803      	bhi.n	80095a8 <HAL_SPI_TransmitReceive+0x3c2>
 80095a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095a2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80095a6:	d102      	bne.n	80095ae <HAL_SPI_TransmitReceive+0x3c8>
 80095a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d109      	bne.n	80095c2 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	2201      	movs	r2, #1
 80095b2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	2200      	movs	r2, #0
 80095ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80095be:	2303      	movs	r3, #3
 80095c0:	e02c      	b.n	800961c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80095c6:	b29b      	uxth	r3, r3
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	f47f af55 	bne.w	8009478 <HAL_SPI_TransmitReceive+0x292>
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80095d4:	b29b      	uxth	r3, r3
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	f47f af4e 	bne.w	8009478 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80095dc:	6a3a      	ldr	r2, [r7, #32]
 80095de:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80095e0:	68f8      	ldr	r0, [r7, #12]
 80095e2:	f000 f93d 	bl	8009860 <SPI_EndRxTxTransaction>
 80095e6:	4603      	mov	r3, r0
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d008      	beq.n	80095fe <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	2220      	movs	r2, #32
 80095f0:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	2200      	movs	r2, #0
 80095f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80095fa:	2301      	movs	r3, #1
 80095fc:	e00e      	b.n	800961c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	2201      	movs	r2, #1
 8009602:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	2200      	movs	r2, #0
 800960a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009612:	2b00      	cmp	r3, #0
 8009614:	d001      	beq.n	800961a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8009616:	2301      	movs	r3, #1
 8009618:	e000      	b.n	800961c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800961a:	2300      	movs	r3, #0
  }
}
 800961c:	4618      	mov	r0, r3
 800961e:	3728      	adds	r7, #40	@ 0x28
 8009620:	46bd      	mov	sp, r7
 8009622:	bd80      	pop	{r7, pc}

08009624 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009624:	b580      	push	{r7, lr}
 8009626:	b088      	sub	sp, #32
 8009628:	af00      	add	r7, sp, #0
 800962a:	60f8      	str	r0, [r7, #12]
 800962c:	60b9      	str	r1, [r7, #8]
 800962e:	603b      	str	r3, [r7, #0]
 8009630:	4613      	mov	r3, r2
 8009632:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009634:	f7fc f954 	bl	80058e0 <HAL_GetTick>
 8009638:	4602      	mov	r2, r0
 800963a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800963c:	1a9b      	subs	r3, r3, r2
 800963e:	683a      	ldr	r2, [r7, #0]
 8009640:	4413      	add	r3, r2
 8009642:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009644:	f7fc f94c 	bl	80058e0 <HAL_GetTick>
 8009648:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800964a:	4b39      	ldr	r3, [pc, #228]	@ (8009730 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	015b      	lsls	r3, r3, #5
 8009650:	0d1b      	lsrs	r3, r3, #20
 8009652:	69fa      	ldr	r2, [r7, #28]
 8009654:	fb02 f303 	mul.w	r3, r2, r3
 8009658:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800965a:	e054      	b.n	8009706 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800965c:	683b      	ldr	r3, [r7, #0]
 800965e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009662:	d050      	beq.n	8009706 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009664:	f7fc f93c 	bl	80058e0 <HAL_GetTick>
 8009668:	4602      	mov	r2, r0
 800966a:	69bb      	ldr	r3, [r7, #24]
 800966c:	1ad3      	subs	r3, r2, r3
 800966e:	69fa      	ldr	r2, [r7, #28]
 8009670:	429a      	cmp	r2, r3
 8009672:	d902      	bls.n	800967a <SPI_WaitFlagStateUntilTimeout+0x56>
 8009674:	69fb      	ldr	r3, [r7, #28]
 8009676:	2b00      	cmp	r3, #0
 8009678:	d13d      	bne.n	80096f6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	685a      	ldr	r2, [r3, #4]
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009688:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	685b      	ldr	r3, [r3, #4]
 800968e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009692:	d111      	bne.n	80096b8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	689b      	ldr	r3, [r3, #8]
 8009698:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800969c:	d004      	beq.n	80096a8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	689b      	ldr	r3, [r3, #8]
 80096a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80096a6:	d107      	bne.n	80096b8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	681a      	ldr	r2, [r3, #0]
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80096b6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80096c0:	d10f      	bne.n	80096e2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	681a      	ldr	r2, [r3, #0]
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80096d0:	601a      	str	r2, [r3, #0]
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	681a      	ldr	r2, [r3, #0]
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80096e0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	2201      	movs	r2, #1
 80096e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	2200      	movs	r2, #0
 80096ee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80096f2:	2303      	movs	r3, #3
 80096f4:	e017      	b.n	8009726 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80096f6:	697b      	ldr	r3, [r7, #20]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d101      	bne.n	8009700 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80096fc:	2300      	movs	r3, #0
 80096fe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009700:	697b      	ldr	r3, [r7, #20]
 8009702:	3b01      	subs	r3, #1
 8009704:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	689a      	ldr	r2, [r3, #8]
 800970c:	68bb      	ldr	r3, [r7, #8]
 800970e:	4013      	ands	r3, r2
 8009710:	68ba      	ldr	r2, [r7, #8]
 8009712:	429a      	cmp	r2, r3
 8009714:	bf0c      	ite	eq
 8009716:	2301      	moveq	r3, #1
 8009718:	2300      	movne	r3, #0
 800971a:	b2db      	uxtb	r3, r3
 800971c:	461a      	mov	r2, r3
 800971e:	79fb      	ldrb	r3, [r7, #7]
 8009720:	429a      	cmp	r2, r3
 8009722:	d19b      	bne.n	800965c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009724:	2300      	movs	r3, #0
}
 8009726:	4618      	mov	r0, r3
 8009728:	3720      	adds	r7, #32
 800972a:	46bd      	mov	sp, r7
 800972c:	bd80      	pop	{r7, pc}
 800972e:	bf00      	nop
 8009730:	20000000 	.word	0x20000000

08009734 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009734:	b580      	push	{r7, lr}
 8009736:	b08a      	sub	sp, #40	@ 0x28
 8009738:	af00      	add	r7, sp, #0
 800973a:	60f8      	str	r0, [r7, #12]
 800973c:	60b9      	str	r1, [r7, #8]
 800973e:	607a      	str	r2, [r7, #4]
 8009740:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009742:	2300      	movs	r3, #0
 8009744:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009746:	f7fc f8cb 	bl	80058e0 <HAL_GetTick>
 800974a:	4602      	mov	r2, r0
 800974c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800974e:	1a9b      	subs	r3, r3, r2
 8009750:	683a      	ldr	r2, [r7, #0]
 8009752:	4413      	add	r3, r2
 8009754:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8009756:	f7fc f8c3 	bl	80058e0 <HAL_GetTick>
 800975a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	330c      	adds	r3, #12
 8009762:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009764:	4b3d      	ldr	r3, [pc, #244]	@ (800985c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8009766:	681a      	ldr	r2, [r3, #0]
 8009768:	4613      	mov	r3, r2
 800976a:	009b      	lsls	r3, r3, #2
 800976c:	4413      	add	r3, r2
 800976e:	00da      	lsls	r2, r3, #3
 8009770:	1ad3      	subs	r3, r2, r3
 8009772:	0d1b      	lsrs	r3, r3, #20
 8009774:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009776:	fb02 f303 	mul.w	r3, r2, r3
 800977a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800977c:	e060      	b.n	8009840 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800977e:	68bb      	ldr	r3, [r7, #8]
 8009780:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8009784:	d107      	bne.n	8009796 <SPI_WaitFifoStateUntilTimeout+0x62>
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	2b00      	cmp	r3, #0
 800978a:	d104      	bne.n	8009796 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800978c:	69fb      	ldr	r3, [r7, #28]
 800978e:	781b      	ldrb	r3, [r3, #0]
 8009790:	b2db      	uxtb	r3, r3
 8009792:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8009794:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8009796:	683b      	ldr	r3, [r7, #0]
 8009798:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800979c:	d050      	beq.n	8009840 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800979e:	f7fc f89f 	bl	80058e0 <HAL_GetTick>
 80097a2:	4602      	mov	r2, r0
 80097a4:	6a3b      	ldr	r3, [r7, #32]
 80097a6:	1ad3      	subs	r3, r2, r3
 80097a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80097aa:	429a      	cmp	r2, r3
 80097ac:	d902      	bls.n	80097b4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80097ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d13d      	bne.n	8009830 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	685a      	ldr	r2, [r3, #4]
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80097c2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	685b      	ldr	r3, [r3, #4]
 80097c8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80097cc:	d111      	bne.n	80097f2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	689b      	ldr	r3, [r3, #8]
 80097d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80097d6:	d004      	beq.n	80097e2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	689b      	ldr	r3, [r3, #8]
 80097dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80097e0:	d107      	bne.n	80097f2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	681a      	ldr	r2, [r3, #0]
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80097f0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80097fa:	d10f      	bne.n	800981c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	681a      	ldr	r2, [r3, #0]
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800980a:	601a      	str	r2, [r3, #0]
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	681a      	ldr	r2, [r3, #0]
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800981a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	2201      	movs	r2, #1
 8009820:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	2200      	movs	r2, #0
 8009828:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800982c:	2303      	movs	r3, #3
 800982e:	e010      	b.n	8009852 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009830:	69bb      	ldr	r3, [r7, #24]
 8009832:	2b00      	cmp	r3, #0
 8009834:	d101      	bne.n	800983a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8009836:	2300      	movs	r3, #0
 8009838:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800983a:	69bb      	ldr	r3, [r7, #24]
 800983c:	3b01      	subs	r3, #1
 800983e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	689a      	ldr	r2, [r3, #8]
 8009846:	68bb      	ldr	r3, [r7, #8]
 8009848:	4013      	ands	r3, r2
 800984a:	687a      	ldr	r2, [r7, #4]
 800984c:	429a      	cmp	r2, r3
 800984e:	d196      	bne.n	800977e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8009850:	2300      	movs	r3, #0
}
 8009852:	4618      	mov	r0, r3
 8009854:	3728      	adds	r7, #40	@ 0x28
 8009856:	46bd      	mov	sp, r7
 8009858:	bd80      	pop	{r7, pc}
 800985a:	bf00      	nop
 800985c:	20000000 	.word	0x20000000

08009860 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009860:	b580      	push	{r7, lr}
 8009862:	b086      	sub	sp, #24
 8009864:	af02      	add	r7, sp, #8
 8009866:	60f8      	str	r0, [r7, #12]
 8009868:	60b9      	str	r1, [r7, #8]
 800986a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	9300      	str	r3, [sp, #0]
 8009870:	68bb      	ldr	r3, [r7, #8]
 8009872:	2200      	movs	r2, #0
 8009874:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8009878:	68f8      	ldr	r0, [r7, #12]
 800987a:	f7ff ff5b 	bl	8009734 <SPI_WaitFifoStateUntilTimeout>
 800987e:	4603      	mov	r3, r0
 8009880:	2b00      	cmp	r3, #0
 8009882:	d007      	beq.n	8009894 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009888:	f043 0220 	orr.w	r2, r3, #32
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009890:	2303      	movs	r3, #3
 8009892:	e027      	b.n	80098e4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	9300      	str	r3, [sp, #0]
 8009898:	68bb      	ldr	r3, [r7, #8]
 800989a:	2200      	movs	r2, #0
 800989c:	2180      	movs	r1, #128	@ 0x80
 800989e:	68f8      	ldr	r0, [r7, #12]
 80098a0:	f7ff fec0 	bl	8009624 <SPI_WaitFlagStateUntilTimeout>
 80098a4:	4603      	mov	r3, r0
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d007      	beq.n	80098ba <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80098ae:	f043 0220 	orr.w	r2, r3, #32
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80098b6:	2303      	movs	r3, #3
 80098b8:	e014      	b.n	80098e4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	9300      	str	r3, [sp, #0]
 80098be:	68bb      	ldr	r3, [r7, #8]
 80098c0:	2200      	movs	r2, #0
 80098c2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80098c6:	68f8      	ldr	r0, [r7, #12]
 80098c8:	f7ff ff34 	bl	8009734 <SPI_WaitFifoStateUntilTimeout>
 80098cc:	4603      	mov	r3, r0
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d007      	beq.n	80098e2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80098d6:	f043 0220 	orr.w	r2, r3, #32
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80098de:	2303      	movs	r3, #3
 80098e0:	e000      	b.n	80098e4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80098e2:	2300      	movs	r3, #0
}
 80098e4:	4618      	mov	r0, r3
 80098e6:	3710      	adds	r7, #16
 80098e8:	46bd      	mov	sp, r7
 80098ea:	bd80      	pop	{r7, pc}

080098ec <HAL_SPIEx_FlushRxFifo>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_FlushRxFifo(const SPI_HandleTypeDef *hspi)
{
 80098ec:	b480      	push	{r7}
 80098ee:	b085      	sub	sp, #20
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  uint8_t  count = 0U;
 80098f4:	2300      	movs	r3, #0
 80098f6:	73fb      	strb	r3, [r7, #15]
  while ((hspi->Instance->SR & SPI_FLAG_FRLVL) !=  SPI_FRLVL_EMPTY)
 80098f8:	e00c      	b.n	8009914 <HAL_SPIEx_FlushRxFifo+0x28>
  {
    count++;
 80098fa:	7bfb      	ldrb	r3, [r7, #15]
 80098fc:	3301      	adds	r3, #1
 80098fe:	73fb      	strb	r3, [r7, #15]
    tmpreg = hspi->Instance->DR;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	68db      	ldr	r3, [r3, #12]
 8009906:	60bb      	str	r3, [r7, #8]
    UNUSED(tmpreg); /* To avoid GCC warning */
 8009908:	68bb      	ldr	r3, [r7, #8]
    if (count == SPI_FIFO_SIZE)
 800990a:	7bfb      	ldrb	r3, [r7, #15]
 800990c:	2b04      	cmp	r3, #4
 800990e:	d101      	bne.n	8009914 <HAL_SPIEx_FlushRxFifo+0x28>
    {
      return HAL_TIMEOUT;
 8009910:	2303      	movs	r3, #3
 8009912:	e007      	b.n	8009924 <HAL_SPIEx_FlushRxFifo+0x38>
  while ((hspi->Instance->SR & SPI_FLAG_FRLVL) !=  SPI_FRLVL_EMPTY)
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	689b      	ldr	r3, [r3, #8]
 800991a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800991e:	2b00      	cmp	r3, #0
 8009920:	d1eb      	bne.n	80098fa <HAL_SPIEx_FlushRxFifo+0xe>
    }
  }
  return HAL_OK;
 8009922:	2300      	movs	r3, #0
}
 8009924:	4618      	mov	r0, r3
 8009926:	3714      	adds	r7, #20
 8009928:	46bd      	mov	sp, r7
 800992a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992e:	4770      	bx	lr

08009930 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009930:	b580      	push	{r7, lr}
 8009932:	b082      	sub	sp, #8
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2b00      	cmp	r3, #0
 800993c:	d101      	bne.n	8009942 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800993e:	2301      	movs	r3, #1
 8009940:	e040      	b.n	80099c4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009946:	2b00      	cmp	r3, #0
 8009948:	d106      	bne.n	8009958 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	2200      	movs	r2, #0
 800994e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009952:	6878      	ldr	r0, [r7, #4]
 8009954:	f7f7 ffda 	bl	800190c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	2224      	movs	r2, #36	@ 0x24
 800995c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	681a      	ldr	r2, [r3, #0]
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	f022 0201 	bic.w	r2, r2, #1
 800996c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009972:	2b00      	cmp	r3, #0
 8009974:	d002      	beq.n	800997c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8009976:	6878      	ldr	r0, [r7, #4]
 8009978:	f000 fee4 	bl	800a744 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800997c:	6878      	ldr	r0, [r7, #4]
 800997e:	f000 fc29 	bl	800a1d4 <UART_SetConfig>
 8009982:	4603      	mov	r3, r0
 8009984:	2b01      	cmp	r3, #1
 8009986:	d101      	bne.n	800998c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8009988:	2301      	movs	r3, #1
 800998a:	e01b      	b.n	80099c4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	685a      	ldr	r2, [r3, #4]
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800999a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	689a      	ldr	r2, [r3, #8]
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80099aa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	681a      	ldr	r2, [r3, #0]
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	f042 0201 	orr.w	r2, r2, #1
 80099ba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80099bc:	6878      	ldr	r0, [r7, #4]
 80099be:	f000 ff63 	bl	800a888 <UART_CheckIdleState>
 80099c2:	4603      	mov	r3, r0
}
 80099c4:	4618      	mov	r0, r3
 80099c6:	3708      	adds	r7, #8
 80099c8:	46bd      	mov	sp, r7
 80099ca:	bd80      	pop	{r7, pc}

080099cc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80099cc:	b580      	push	{r7, lr}
 80099ce:	b08a      	sub	sp, #40	@ 0x28
 80099d0:	af02      	add	r7, sp, #8
 80099d2:	60f8      	str	r0, [r7, #12]
 80099d4:	60b9      	str	r1, [r7, #8]
 80099d6:	603b      	str	r3, [r7, #0]
 80099d8:	4613      	mov	r3, r2
 80099da:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80099e0:	2b20      	cmp	r3, #32
 80099e2:	d177      	bne.n	8009ad4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80099e4:	68bb      	ldr	r3, [r7, #8]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d002      	beq.n	80099f0 <HAL_UART_Transmit+0x24>
 80099ea:	88fb      	ldrh	r3, [r7, #6]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d101      	bne.n	80099f4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80099f0:	2301      	movs	r3, #1
 80099f2:	e070      	b.n	8009ad6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	2200      	movs	r2, #0
 80099f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	2221      	movs	r2, #33	@ 0x21
 8009a00:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009a02:	f7fb ff6d 	bl	80058e0 <HAL_GetTick>
 8009a06:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	88fa      	ldrh	r2, [r7, #6]
 8009a0c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	88fa      	ldrh	r2, [r7, #6]
 8009a14:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	689b      	ldr	r3, [r3, #8]
 8009a1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a20:	d108      	bne.n	8009a34 <HAL_UART_Transmit+0x68>
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	691b      	ldr	r3, [r3, #16]
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d104      	bne.n	8009a34 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009a2e:	68bb      	ldr	r3, [r7, #8]
 8009a30:	61bb      	str	r3, [r7, #24]
 8009a32:	e003      	b.n	8009a3c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8009a34:	68bb      	ldr	r3, [r7, #8]
 8009a36:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009a38:	2300      	movs	r3, #0
 8009a3a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009a3c:	e02f      	b.n	8009a9e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009a3e:	683b      	ldr	r3, [r7, #0]
 8009a40:	9300      	str	r3, [sp, #0]
 8009a42:	697b      	ldr	r3, [r7, #20]
 8009a44:	2200      	movs	r2, #0
 8009a46:	2180      	movs	r1, #128	@ 0x80
 8009a48:	68f8      	ldr	r0, [r7, #12]
 8009a4a:	f000 ffc5 	bl	800a9d8 <UART_WaitOnFlagUntilTimeout>
 8009a4e:	4603      	mov	r3, r0
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d004      	beq.n	8009a5e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	2220      	movs	r2, #32
 8009a58:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8009a5a:	2303      	movs	r3, #3
 8009a5c:	e03b      	b.n	8009ad6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8009a5e:	69fb      	ldr	r3, [r7, #28]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d10b      	bne.n	8009a7c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009a64:	69bb      	ldr	r3, [r7, #24]
 8009a66:	881a      	ldrh	r2, [r3, #0]
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009a70:	b292      	uxth	r2, r2
 8009a72:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009a74:	69bb      	ldr	r3, [r7, #24]
 8009a76:	3302      	adds	r3, #2
 8009a78:	61bb      	str	r3, [r7, #24]
 8009a7a:	e007      	b.n	8009a8c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009a7c:	69fb      	ldr	r3, [r7, #28]
 8009a7e:	781a      	ldrb	r2, [r3, #0]
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009a86:	69fb      	ldr	r3, [r7, #28]
 8009a88:	3301      	adds	r3, #1
 8009a8a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009a92:	b29b      	uxth	r3, r3
 8009a94:	3b01      	subs	r3, #1
 8009a96:	b29a      	uxth	r2, r3
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009aa4:	b29b      	uxth	r3, r3
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d1c9      	bne.n	8009a3e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009aaa:	683b      	ldr	r3, [r7, #0]
 8009aac:	9300      	str	r3, [sp, #0]
 8009aae:	697b      	ldr	r3, [r7, #20]
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	2140      	movs	r1, #64	@ 0x40
 8009ab4:	68f8      	ldr	r0, [r7, #12]
 8009ab6:	f000 ff8f 	bl	800a9d8 <UART_WaitOnFlagUntilTimeout>
 8009aba:	4603      	mov	r3, r0
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d004      	beq.n	8009aca <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	2220      	movs	r2, #32
 8009ac4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8009ac6:	2303      	movs	r3, #3
 8009ac8:	e005      	b.n	8009ad6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	2220      	movs	r2, #32
 8009ace:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8009ad0:	2300      	movs	r3, #0
 8009ad2:	e000      	b.n	8009ad6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8009ad4:	2302      	movs	r3, #2
  }
}
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	3720      	adds	r7, #32
 8009ada:	46bd      	mov	sp, r7
 8009adc:	bd80      	pop	{r7, pc}
	...

08009ae0 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009ae0:	b480      	push	{r7}
 8009ae2:	b08b      	sub	sp, #44	@ 0x2c
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	60f8      	str	r0, [r7, #12]
 8009ae8:	60b9      	str	r1, [r7, #8]
 8009aea:	4613      	mov	r3, r2
 8009aec:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009af2:	2b20      	cmp	r3, #32
 8009af4:	d147      	bne.n	8009b86 <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8009af6:	68bb      	ldr	r3, [r7, #8]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d002      	beq.n	8009b02 <HAL_UART_Transmit_IT+0x22>
 8009afc:	88fb      	ldrh	r3, [r7, #6]
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d101      	bne.n	8009b06 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8009b02:	2301      	movs	r3, #1
 8009b04:	e040      	b.n	8009b88 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	68ba      	ldr	r2, [r7, #8]
 8009b0a:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	88fa      	ldrh	r2, [r7, #6]
 8009b10:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	88fa      	ldrh	r2, [r7, #6]
 8009b18:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    huart->TxISR       = NULL;
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	2200      	movs	r2, #0
 8009b20:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	2200      	movs	r2, #0
 8009b26:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	2221      	movs	r2, #33	@ 0x21
 8009b2e:	67da      	str	r2, [r3, #124]	@ 0x7c
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	689b      	ldr	r3, [r3, #8]
 8009b34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009b38:	d107      	bne.n	8009b4a <HAL_UART_Transmit_IT+0x6a>
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	691b      	ldr	r3, [r3, #16]
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d103      	bne.n	8009b4a <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	4a13      	ldr	r2, [pc, #76]	@ (8009b94 <HAL_UART_Transmit_IT+0xb4>)
 8009b46:	66da      	str	r2, [r3, #108]	@ 0x6c
 8009b48:	e002      	b.n	8009b50 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	4a12      	ldr	r2, [pc, #72]	@ (8009b98 <HAL_UART_Transmit_IT+0xb8>)
 8009b4e:	66da      	str	r2, [r3, #108]	@ 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b56:	697b      	ldr	r3, [r7, #20]
 8009b58:	e853 3f00 	ldrex	r3, [r3]
 8009b5c:	613b      	str	r3, [r7, #16]
   return(result);
 8009b5e:	693b      	ldr	r3, [r7, #16]
 8009b60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b64:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	461a      	mov	r2, r3
 8009b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b6e:	623b      	str	r3, [r7, #32]
 8009b70:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b72:	69f9      	ldr	r1, [r7, #28]
 8009b74:	6a3a      	ldr	r2, [r7, #32]
 8009b76:	e841 2300 	strex	r3, r2, [r1]
 8009b7a:	61bb      	str	r3, [r7, #24]
   return(result);
 8009b7c:	69bb      	ldr	r3, [r7, #24]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d1e6      	bne.n	8009b50 <HAL_UART_Transmit_IT+0x70>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8009b82:	2300      	movs	r3, #0
 8009b84:	e000      	b.n	8009b88 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8009b86:	2302      	movs	r3, #2
  }
}
 8009b88:	4618      	mov	r0, r3
 8009b8a:	372c      	adds	r7, #44	@ 0x2c
 8009b8c:	46bd      	mov	sp, r7
 8009b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b92:	4770      	bx	lr
 8009b94:	0800ac5d 	.word	0x0800ac5d
 8009b98:	0800aba7 	.word	0x0800aba7

08009b9c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009b9c:	b580      	push	{r7, lr}
 8009b9e:	b0ba      	sub	sp, #232	@ 0xe8
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	69db      	ldr	r3, [r3, #28]
 8009baa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	689b      	ldr	r3, [r3, #8]
 8009bbe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009bc2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8009bc6:	f640 030f 	movw	r3, #2063	@ 0x80f
 8009bca:	4013      	ands	r3, r2
 8009bcc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009bd0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d115      	bne.n	8009c04 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8009bd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009bdc:	f003 0320 	and.w	r3, r3, #32
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d00f      	beq.n	8009c04 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009be4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009be8:	f003 0320 	and.w	r3, r3, #32
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d009      	beq.n	8009c04 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	f000 82ca 	beq.w	800a18e <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009bfe:	6878      	ldr	r0, [r7, #4]
 8009c00:	4798      	blx	r3
      }
      return;
 8009c02:	e2c4      	b.n	800a18e <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8009c04:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	f000 8117 	beq.w	8009e3c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8009c0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009c12:	f003 0301 	and.w	r3, r3, #1
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d106      	bne.n	8009c28 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8009c1a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8009c1e:	4b85      	ldr	r3, [pc, #532]	@ (8009e34 <HAL_UART_IRQHandler+0x298>)
 8009c20:	4013      	ands	r3, r2
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	f000 810a 	beq.w	8009e3c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009c28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c2c:	f003 0301 	and.w	r3, r3, #1
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d011      	beq.n	8009c58 <HAL_UART_IRQHandler+0xbc>
 8009c34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d00b      	beq.n	8009c58 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	2201      	movs	r2, #1
 8009c46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009c4e:	f043 0201 	orr.w	r2, r3, #1
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009c58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c5c:	f003 0302 	and.w	r3, r3, #2
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d011      	beq.n	8009c88 <HAL_UART_IRQHandler+0xec>
 8009c64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009c68:	f003 0301 	and.w	r3, r3, #1
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d00b      	beq.n	8009c88 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	2202      	movs	r2, #2
 8009c76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009c7e:	f043 0204 	orr.w	r2, r3, #4
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009c88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c8c:	f003 0304 	and.w	r3, r3, #4
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d011      	beq.n	8009cb8 <HAL_UART_IRQHandler+0x11c>
 8009c94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009c98:	f003 0301 	and.w	r3, r3, #1
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d00b      	beq.n	8009cb8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	2204      	movs	r2, #4
 8009ca6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009cae:	f043 0202 	orr.w	r2, r3, #2
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009cb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009cbc:	f003 0308 	and.w	r3, r3, #8
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d017      	beq.n	8009cf4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009cc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009cc8:	f003 0320 	and.w	r3, r3, #32
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d105      	bne.n	8009cdc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8009cd0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009cd4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d00b      	beq.n	8009cf4 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	2208      	movs	r2, #8
 8009ce2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009cea:	f043 0208 	orr.w	r2, r3, #8
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009cf4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009cf8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d012      	beq.n	8009d26 <HAL_UART_IRQHandler+0x18a>
 8009d00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009d04:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d00c      	beq.n	8009d26 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009d14:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009d1c:	f043 0220 	orr.w	r2, r3, #32
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	f000 8230 	beq.w	800a192 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8009d32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d36:	f003 0320 	and.w	r3, r3, #32
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d00d      	beq.n	8009d5a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009d3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009d42:	f003 0320 	and.w	r3, r3, #32
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d007      	beq.n	8009d5a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d003      	beq.n	8009d5a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009d56:	6878      	ldr	r0, [r7, #4]
 8009d58:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009d60:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	689b      	ldr	r3, [r3, #8]
 8009d6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d6e:	2b40      	cmp	r3, #64	@ 0x40
 8009d70:	d005      	beq.n	8009d7e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009d72:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009d76:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d04f      	beq.n	8009e1e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009d7e:	6878      	ldr	r0, [r7, #4]
 8009d80:	f000 fe97 	bl	800aab2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	689b      	ldr	r3, [r3, #8]
 8009d8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d8e:	2b40      	cmp	r3, #64	@ 0x40
 8009d90:	d141      	bne.n	8009e16 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	3308      	adds	r3, #8
 8009d98:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d9c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009da0:	e853 3f00 	ldrex	r3, [r3]
 8009da4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009da8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009dac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009db0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	3308      	adds	r3, #8
 8009dba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009dbe:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009dc2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dc6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009dca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009dce:	e841 2300 	strex	r3, r2, [r1]
 8009dd2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009dd6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d1d9      	bne.n	8009d92 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d013      	beq.n	8009e0e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009dea:	4a13      	ldr	r2, [pc, #76]	@ (8009e38 <HAL_UART_IRQHandler+0x29c>)
 8009dec:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009df2:	4618      	mov	r0, r3
 8009df4:	f7fb fecf 	bl	8005b96 <HAL_DMA_Abort_IT>
 8009df8:	4603      	mov	r3, r0
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d017      	beq.n	8009e2e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009e02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e04:	687a      	ldr	r2, [r7, #4]
 8009e06:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8009e08:	4610      	mov	r0, r2
 8009e0a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e0c:	e00f      	b.n	8009e2e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009e0e:	6878      	ldr	r0, [r7, #4]
 8009e10:	f000 f9ca 	bl	800a1a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e14:	e00b      	b.n	8009e2e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009e16:	6878      	ldr	r0, [r7, #4]
 8009e18:	f000 f9c6 	bl	800a1a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e1c:	e007      	b.n	8009e2e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009e1e:	6878      	ldr	r0, [r7, #4]
 8009e20:	f000 f9c2 	bl	800a1a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	2200      	movs	r2, #0
 8009e28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8009e2c:	e1b1      	b.n	800a192 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e2e:	bf00      	nop
    return;
 8009e30:	e1af      	b.n	800a192 <HAL_UART_IRQHandler+0x5f6>
 8009e32:	bf00      	nop
 8009e34:	04000120 	.word	0x04000120
 8009e38:	0800ab7b 	.word	0x0800ab7b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009e40:	2b01      	cmp	r3, #1
 8009e42:	f040 816a 	bne.w	800a11a <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009e46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e4a:	f003 0310 	and.w	r3, r3, #16
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	f000 8163 	beq.w	800a11a <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009e54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009e58:	f003 0310 	and.w	r3, r3, #16
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	f000 815c 	beq.w	800a11a <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	2210      	movs	r2, #16
 8009e68:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	689b      	ldr	r3, [r3, #8]
 8009e70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e74:	2b40      	cmp	r3, #64	@ 0x40
 8009e76:	f040 80d4 	bne.w	800a022 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	685b      	ldr	r3, [r3, #4]
 8009e82:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009e86:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	f000 80ad 	beq.w	8009fea <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009e96:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009e9a:	429a      	cmp	r2, r3
 8009e9c:	f080 80a5 	bcs.w	8009fea <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009ea6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	f003 0320 	and.w	r3, r3, #32
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	f040 8086 	bne.w	8009fc8 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ec4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009ec8:	e853 3f00 	ldrex	r3, [r3]
 8009ecc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009ed0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009ed4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009ed8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	461a      	mov	r2, r3
 8009ee2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009ee6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009eea:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eee:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009ef2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009ef6:	e841 2300 	strex	r3, r2, [r1]
 8009efa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009efe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d1da      	bne.n	8009ebc <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	3308      	adds	r3, #8
 8009f0c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f0e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009f10:	e853 3f00 	ldrex	r3, [r3]
 8009f14:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009f16:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009f18:	f023 0301 	bic.w	r3, r3, #1
 8009f1c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	3308      	adds	r3, #8
 8009f26:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009f2a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009f2e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f30:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009f32:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009f36:	e841 2300 	strex	r3, r2, [r1]
 8009f3a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009f3c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d1e1      	bne.n	8009f06 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	3308      	adds	r3, #8
 8009f48:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009f4c:	e853 3f00 	ldrex	r3, [r3]
 8009f50:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009f52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009f54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009f58:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	3308      	adds	r3, #8
 8009f62:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009f66:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009f68:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f6a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009f6c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009f6e:	e841 2300 	strex	r3, r2, [r1]
 8009f72:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009f74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d1e3      	bne.n	8009f42 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	2220      	movs	r2, #32
 8009f7e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	2200      	movs	r2, #0
 8009f86:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009f90:	e853 3f00 	ldrex	r3, [r3]
 8009f94:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009f96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009f98:	f023 0310 	bic.w	r3, r3, #16
 8009f9c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	461a      	mov	r2, r3
 8009fa6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009faa:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009fac:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fae:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009fb0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009fb2:	e841 2300 	strex	r3, r2, [r1]
 8009fb6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009fb8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d1e4      	bne.n	8009f88 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	f7fb fda9 	bl	8005b1a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	2202      	movs	r2, #2
 8009fcc:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009fda:	b29b      	uxth	r3, r3
 8009fdc:	1ad3      	subs	r3, r2, r3
 8009fde:	b29b      	uxth	r3, r3
 8009fe0:	4619      	mov	r1, r3
 8009fe2:	6878      	ldr	r0, [r7, #4]
 8009fe4:	f000 f8ea 	bl	800a1bc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8009fe8:	e0d5      	b.n	800a196 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009ff0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009ff4:	429a      	cmp	r2, r3
 8009ff6:	f040 80ce 	bne.w	800a196 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	f003 0320 	and.w	r3, r3, #32
 800a006:	2b20      	cmp	r3, #32
 800a008:	f040 80c5 	bne.w	800a196 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	2202      	movs	r2, #2
 800a010:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800a018:	4619      	mov	r1, r3
 800a01a:	6878      	ldr	r0, [r7, #4]
 800a01c:	f000 f8ce 	bl	800a1bc <HAL_UARTEx_RxEventCallback>
      return;
 800a020:	e0b9      	b.n	800a196 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800a02e:	b29b      	uxth	r3, r3
 800a030:	1ad3      	subs	r3, r2, r3
 800a032:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800a03c:	b29b      	uxth	r3, r3
 800a03e:	2b00      	cmp	r3, #0
 800a040:	f000 80ab 	beq.w	800a19a <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 800a044:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a048:	2b00      	cmp	r3, #0
 800a04a:	f000 80a6 	beq.w	800a19a <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a054:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a056:	e853 3f00 	ldrex	r3, [r3]
 800a05a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a05c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a05e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a062:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	461a      	mov	r2, r3
 800a06c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a070:	647b      	str	r3, [r7, #68]	@ 0x44
 800a072:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a074:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a076:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a078:	e841 2300 	strex	r3, r2, [r1]
 800a07c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a07e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a080:	2b00      	cmp	r3, #0
 800a082:	d1e4      	bne.n	800a04e <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	3308      	adds	r3, #8
 800a08a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a08c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a08e:	e853 3f00 	ldrex	r3, [r3]
 800a092:	623b      	str	r3, [r7, #32]
   return(result);
 800a094:	6a3b      	ldr	r3, [r7, #32]
 800a096:	f023 0301 	bic.w	r3, r3, #1
 800a09a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	3308      	adds	r3, #8
 800a0a4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a0a8:	633a      	str	r2, [r7, #48]	@ 0x30
 800a0aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0ac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a0ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a0b0:	e841 2300 	strex	r3, r2, [r1]
 800a0b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a0b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d1e3      	bne.n	800a084 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	2220      	movs	r2, #32
 800a0c0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	2200      	movs	r2, #0
 800a0c8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	2200      	movs	r2, #0
 800a0ce:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0d6:	693b      	ldr	r3, [r7, #16]
 800a0d8:	e853 3f00 	ldrex	r3, [r3]
 800a0dc:	60fb      	str	r3, [r7, #12]
   return(result);
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	f023 0310 	bic.w	r3, r3, #16
 800a0e4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	461a      	mov	r2, r3
 800a0ee:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a0f2:	61fb      	str	r3, [r7, #28]
 800a0f4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0f6:	69b9      	ldr	r1, [r7, #24]
 800a0f8:	69fa      	ldr	r2, [r7, #28]
 800a0fa:	e841 2300 	strex	r3, r2, [r1]
 800a0fe:	617b      	str	r3, [r7, #20]
   return(result);
 800a100:	697b      	ldr	r3, [r7, #20]
 800a102:	2b00      	cmp	r3, #0
 800a104:	d1e4      	bne.n	800a0d0 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	2202      	movs	r2, #2
 800a10a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a10c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a110:	4619      	mov	r1, r3
 800a112:	6878      	ldr	r0, [r7, #4]
 800a114:	f000 f852 	bl	800a1bc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a118:	e03f      	b.n	800a19a <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a11a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a11e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a122:	2b00      	cmp	r3, #0
 800a124:	d00e      	beq.n	800a144 <HAL_UART_IRQHandler+0x5a8>
 800a126:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a12a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d008      	beq.n	800a144 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800a13a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a13c:	6878      	ldr	r0, [r7, #4]
 800a13e:	f000 fe17 	bl	800ad70 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a142:	e02d      	b.n	800a1a0 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800a144:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a148:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d00e      	beq.n	800a16e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800a150:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a154:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d008      	beq.n	800a16e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a160:	2b00      	cmp	r3, #0
 800a162:	d01c      	beq.n	800a19e <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a168:	6878      	ldr	r0, [r7, #4]
 800a16a:	4798      	blx	r3
    }
    return;
 800a16c:	e017      	b.n	800a19e <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a16e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a172:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a176:	2b00      	cmp	r3, #0
 800a178:	d012      	beq.n	800a1a0 <HAL_UART_IRQHandler+0x604>
 800a17a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a17e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a182:	2b00      	cmp	r3, #0
 800a184:	d00c      	beq.n	800a1a0 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 800a186:	6878      	ldr	r0, [r7, #4]
 800a188:	f000 fdc8 	bl	800ad1c <UART_EndTransmit_IT>
    return;
 800a18c:	e008      	b.n	800a1a0 <HAL_UART_IRQHandler+0x604>
      return;
 800a18e:	bf00      	nop
 800a190:	e006      	b.n	800a1a0 <HAL_UART_IRQHandler+0x604>
    return;
 800a192:	bf00      	nop
 800a194:	e004      	b.n	800a1a0 <HAL_UART_IRQHandler+0x604>
      return;
 800a196:	bf00      	nop
 800a198:	e002      	b.n	800a1a0 <HAL_UART_IRQHandler+0x604>
      return;
 800a19a:	bf00      	nop
 800a19c:	e000      	b.n	800a1a0 <HAL_UART_IRQHandler+0x604>
    return;
 800a19e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800a1a0:	37e8      	adds	r7, #232	@ 0xe8
 800a1a2:	46bd      	mov	sp, r7
 800a1a4:	bd80      	pop	{r7, pc}
 800a1a6:	bf00      	nop

0800a1a8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a1a8:	b480      	push	{r7}
 800a1aa:	b083      	sub	sp, #12
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a1b0:	bf00      	nop
 800a1b2:	370c      	adds	r7, #12
 800a1b4:	46bd      	mov	sp, r7
 800a1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ba:	4770      	bx	lr

0800a1bc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a1bc:	b480      	push	{r7}
 800a1be:	b083      	sub	sp, #12
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	6078      	str	r0, [r7, #4]
 800a1c4:	460b      	mov	r3, r1
 800a1c6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a1c8:	bf00      	nop
 800a1ca:	370c      	adds	r7, #12
 800a1cc:	46bd      	mov	sp, r7
 800a1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d2:	4770      	bx	lr

0800a1d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a1d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a1d8:	b08a      	sub	sp, #40	@ 0x28
 800a1da:	af00      	add	r7, sp, #0
 800a1dc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a1de:	2300      	movs	r3, #0
 800a1e0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	689a      	ldr	r2, [r3, #8]
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	691b      	ldr	r3, [r3, #16]
 800a1ec:	431a      	orrs	r2, r3
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	695b      	ldr	r3, [r3, #20]
 800a1f2:	431a      	orrs	r2, r3
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	69db      	ldr	r3, [r3, #28]
 800a1f8:	4313      	orrs	r3, r2
 800a1fa:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	681a      	ldr	r2, [r3, #0]
 800a202:	4ba4      	ldr	r3, [pc, #656]	@ (800a494 <UART_SetConfig+0x2c0>)
 800a204:	4013      	ands	r3, r2
 800a206:	68fa      	ldr	r2, [r7, #12]
 800a208:	6812      	ldr	r2, [r2, #0]
 800a20a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a20c:	430b      	orrs	r3, r1
 800a20e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	685b      	ldr	r3, [r3, #4]
 800a216:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	68da      	ldr	r2, [r3, #12]
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	430a      	orrs	r2, r1
 800a224:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	699b      	ldr	r3, [r3, #24]
 800a22a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	4a99      	ldr	r2, [pc, #612]	@ (800a498 <UART_SetConfig+0x2c4>)
 800a232:	4293      	cmp	r3, r2
 800a234:	d004      	beq.n	800a240 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	6a1b      	ldr	r3, [r3, #32]
 800a23a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a23c:	4313      	orrs	r3, r2
 800a23e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	689b      	ldr	r3, [r3, #8]
 800a246:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a250:	430a      	orrs	r2, r1
 800a252:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	4a90      	ldr	r2, [pc, #576]	@ (800a49c <UART_SetConfig+0x2c8>)
 800a25a:	4293      	cmp	r3, r2
 800a25c:	d126      	bne.n	800a2ac <UART_SetConfig+0xd8>
 800a25e:	4b90      	ldr	r3, [pc, #576]	@ (800a4a0 <UART_SetConfig+0x2cc>)
 800a260:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a264:	f003 0303 	and.w	r3, r3, #3
 800a268:	2b03      	cmp	r3, #3
 800a26a:	d81b      	bhi.n	800a2a4 <UART_SetConfig+0xd0>
 800a26c:	a201      	add	r2, pc, #4	@ (adr r2, 800a274 <UART_SetConfig+0xa0>)
 800a26e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a272:	bf00      	nop
 800a274:	0800a285 	.word	0x0800a285
 800a278:	0800a295 	.word	0x0800a295
 800a27c:	0800a28d 	.word	0x0800a28d
 800a280:	0800a29d 	.word	0x0800a29d
 800a284:	2301      	movs	r3, #1
 800a286:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a28a:	e116      	b.n	800a4ba <UART_SetConfig+0x2e6>
 800a28c:	2302      	movs	r3, #2
 800a28e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a292:	e112      	b.n	800a4ba <UART_SetConfig+0x2e6>
 800a294:	2304      	movs	r3, #4
 800a296:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a29a:	e10e      	b.n	800a4ba <UART_SetConfig+0x2e6>
 800a29c:	2308      	movs	r3, #8
 800a29e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a2a2:	e10a      	b.n	800a4ba <UART_SetConfig+0x2e6>
 800a2a4:	2310      	movs	r3, #16
 800a2a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a2aa:	e106      	b.n	800a4ba <UART_SetConfig+0x2e6>
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	4a7c      	ldr	r2, [pc, #496]	@ (800a4a4 <UART_SetConfig+0x2d0>)
 800a2b2:	4293      	cmp	r3, r2
 800a2b4:	d138      	bne.n	800a328 <UART_SetConfig+0x154>
 800a2b6:	4b7a      	ldr	r3, [pc, #488]	@ (800a4a0 <UART_SetConfig+0x2cc>)
 800a2b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2bc:	f003 030c 	and.w	r3, r3, #12
 800a2c0:	2b0c      	cmp	r3, #12
 800a2c2:	d82d      	bhi.n	800a320 <UART_SetConfig+0x14c>
 800a2c4:	a201      	add	r2, pc, #4	@ (adr r2, 800a2cc <UART_SetConfig+0xf8>)
 800a2c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2ca:	bf00      	nop
 800a2cc:	0800a301 	.word	0x0800a301
 800a2d0:	0800a321 	.word	0x0800a321
 800a2d4:	0800a321 	.word	0x0800a321
 800a2d8:	0800a321 	.word	0x0800a321
 800a2dc:	0800a311 	.word	0x0800a311
 800a2e0:	0800a321 	.word	0x0800a321
 800a2e4:	0800a321 	.word	0x0800a321
 800a2e8:	0800a321 	.word	0x0800a321
 800a2ec:	0800a309 	.word	0x0800a309
 800a2f0:	0800a321 	.word	0x0800a321
 800a2f4:	0800a321 	.word	0x0800a321
 800a2f8:	0800a321 	.word	0x0800a321
 800a2fc:	0800a319 	.word	0x0800a319
 800a300:	2300      	movs	r3, #0
 800a302:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a306:	e0d8      	b.n	800a4ba <UART_SetConfig+0x2e6>
 800a308:	2302      	movs	r3, #2
 800a30a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a30e:	e0d4      	b.n	800a4ba <UART_SetConfig+0x2e6>
 800a310:	2304      	movs	r3, #4
 800a312:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a316:	e0d0      	b.n	800a4ba <UART_SetConfig+0x2e6>
 800a318:	2308      	movs	r3, #8
 800a31a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a31e:	e0cc      	b.n	800a4ba <UART_SetConfig+0x2e6>
 800a320:	2310      	movs	r3, #16
 800a322:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a326:	e0c8      	b.n	800a4ba <UART_SetConfig+0x2e6>
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	4a5e      	ldr	r2, [pc, #376]	@ (800a4a8 <UART_SetConfig+0x2d4>)
 800a32e:	4293      	cmp	r3, r2
 800a330:	d125      	bne.n	800a37e <UART_SetConfig+0x1aa>
 800a332:	4b5b      	ldr	r3, [pc, #364]	@ (800a4a0 <UART_SetConfig+0x2cc>)
 800a334:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a338:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a33c:	2b30      	cmp	r3, #48	@ 0x30
 800a33e:	d016      	beq.n	800a36e <UART_SetConfig+0x19a>
 800a340:	2b30      	cmp	r3, #48	@ 0x30
 800a342:	d818      	bhi.n	800a376 <UART_SetConfig+0x1a2>
 800a344:	2b20      	cmp	r3, #32
 800a346:	d00a      	beq.n	800a35e <UART_SetConfig+0x18a>
 800a348:	2b20      	cmp	r3, #32
 800a34a:	d814      	bhi.n	800a376 <UART_SetConfig+0x1a2>
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d002      	beq.n	800a356 <UART_SetConfig+0x182>
 800a350:	2b10      	cmp	r3, #16
 800a352:	d008      	beq.n	800a366 <UART_SetConfig+0x192>
 800a354:	e00f      	b.n	800a376 <UART_SetConfig+0x1a2>
 800a356:	2300      	movs	r3, #0
 800a358:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a35c:	e0ad      	b.n	800a4ba <UART_SetConfig+0x2e6>
 800a35e:	2302      	movs	r3, #2
 800a360:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a364:	e0a9      	b.n	800a4ba <UART_SetConfig+0x2e6>
 800a366:	2304      	movs	r3, #4
 800a368:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a36c:	e0a5      	b.n	800a4ba <UART_SetConfig+0x2e6>
 800a36e:	2308      	movs	r3, #8
 800a370:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a374:	e0a1      	b.n	800a4ba <UART_SetConfig+0x2e6>
 800a376:	2310      	movs	r3, #16
 800a378:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a37c:	e09d      	b.n	800a4ba <UART_SetConfig+0x2e6>
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	4a4a      	ldr	r2, [pc, #296]	@ (800a4ac <UART_SetConfig+0x2d8>)
 800a384:	4293      	cmp	r3, r2
 800a386:	d125      	bne.n	800a3d4 <UART_SetConfig+0x200>
 800a388:	4b45      	ldr	r3, [pc, #276]	@ (800a4a0 <UART_SetConfig+0x2cc>)
 800a38a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a38e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a392:	2bc0      	cmp	r3, #192	@ 0xc0
 800a394:	d016      	beq.n	800a3c4 <UART_SetConfig+0x1f0>
 800a396:	2bc0      	cmp	r3, #192	@ 0xc0
 800a398:	d818      	bhi.n	800a3cc <UART_SetConfig+0x1f8>
 800a39a:	2b80      	cmp	r3, #128	@ 0x80
 800a39c:	d00a      	beq.n	800a3b4 <UART_SetConfig+0x1e0>
 800a39e:	2b80      	cmp	r3, #128	@ 0x80
 800a3a0:	d814      	bhi.n	800a3cc <UART_SetConfig+0x1f8>
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d002      	beq.n	800a3ac <UART_SetConfig+0x1d8>
 800a3a6:	2b40      	cmp	r3, #64	@ 0x40
 800a3a8:	d008      	beq.n	800a3bc <UART_SetConfig+0x1e8>
 800a3aa:	e00f      	b.n	800a3cc <UART_SetConfig+0x1f8>
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a3b2:	e082      	b.n	800a4ba <UART_SetConfig+0x2e6>
 800a3b4:	2302      	movs	r3, #2
 800a3b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a3ba:	e07e      	b.n	800a4ba <UART_SetConfig+0x2e6>
 800a3bc:	2304      	movs	r3, #4
 800a3be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a3c2:	e07a      	b.n	800a4ba <UART_SetConfig+0x2e6>
 800a3c4:	2308      	movs	r3, #8
 800a3c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a3ca:	e076      	b.n	800a4ba <UART_SetConfig+0x2e6>
 800a3cc:	2310      	movs	r3, #16
 800a3ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a3d2:	e072      	b.n	800a4ba <UART_SetConfig+0x2e6>
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	4a35      	ldr	r2, [pc, #212]	@ (800a4b0 <UART_SetConfig+0x2dc>)
 800a3da:	4293      	cmp	r3, r2
 800a3dc:	d12a      	bne.n	800a434 <UART_SetConfig+0x260>
 800a3de:	4b30      	ldr	r3, [pc, #192]	@ (800a4a0 <UART_SetConfig+0x2cc>)
 800a3e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a3e4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a3e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a3ec:	d01a      	beq.n	800a424 <UART_SetConfig+0x250>
 800a3ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a3f2:	d81b      	bhi.n	800a42c <UART_SetConfig+0x258>
 800a3f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a3f8:	d00c      	beq.n	800a414 <UART_SetConfig+0x240>
 800a3fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a3fe:	d815      	bhi.n	800a42c <UART_SetConfig+0x258>
 800a400:	2b00      	cmp	r3, #0
 800a402:	d003      	beq.n	800a40c <UART_SetConfig+0x238>
 800a404:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a408:	d008      	beq.n	800a41c <UART_SetConfig+0x248>
 800a40a:	e00f      	b.n	800a42c <UART_SetConfig+0x258>
 800a40c:	2300      	movs	r3, #0
 800a40e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a412:	e052      	b.n	800a4ba <UART_SetConfig+0x2e6>
 800a414:	2302      	movs	r3, #2
 800a416:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a41a:	e04e      	b.n	800a4ba <UART_SetConfig+0x2e6>
 800a41c:	2304      	movs	r3, #4
 800a41e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a422:	e04a      	b.n	800a4ba <UART_SetConfig+0x2e6>
 800a424:	2308      	movs	r3, #8
 800a426:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a42a:	e046      	b.n	800a4ba <UART_SetConfig+0x2e6>
 800a42c:	2310      	movs	r3, #16
 800a42e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a432:	e042      	b.n	800a4ba <UART_SetConfig+0x2e6>
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	4a17      	ldr	r2, [pc, #92]	@ (800a498 <UART_SetConfig+0x2c4>)
 800a43a:	4293      	cmp	r3, r2
 800a43c:	d13a      	bne.n	800a4b4 <UART_SetConfig+0x2e0>
 800a43e:	4b18      	ldr	r3, [pc, #96]	@ (800a4a0 <UART_SetConfig+0x2cc>)
 800a440:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a444:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a448:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a44c:	d01a      	beq.n	800a484 <UART_SetConfig+0x2b0>
 800a44e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a452:	d81b      	bhi.n	800a48c <UART_SetConfig+0x2b8>
 800a454:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a458:	d00c      	beq.n	800a474 <UART_SetConfig+0x2a0>
 800a45a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a45e:	d815      	bhi.n	800a48c <UART_SetConfig+0x2b8>
 800a460:	2b00      	cmp	r3, #0
 800a462:	d003      	beq.n	800a46c <UART_SetConfig+0x298>
 800a464:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a468:	d008      	beq.n	800a47c <UART_SetConfig+0x2a8>
 800a46a:	e00f      	b.n	800a48c <UART_SetConfig+0x2b8>
 800a46c:	2300      	movs	r3, #0
 800a46e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a472:	e022      	b.n	800a4ba <UART_SetConfig+0x2e6>
 800a474:	2302      	movs	r3, #2
 800a476:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a47a:	e01e      	b.n	800a4ba <UART_SetConfig+0x2e6>
 800a47c:	2304      	movs	r3, #4
 800a47e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a482:	e01a      	b.n	800a4ba <UART_SetConfig+0x2e6>
 800a484:	2308      	movs	r3, #8
 800a486:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a48a:	e016      	b.n	800a4ba <UART_SetConfig+0x2e6>
 800a48c:	2310      	movs	r3, #16
 800a48e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a492:	e012      	b.n	800a4ba <UART_SetConfig+0x2e6>
 800a494:	efff69f3 	.word	0xefff69f3
 800a498:	40008000 	.word	0x40008000
 800a49c:	40013800 	.word	0x40013800
 800a4a0:	40021000 	.word	0x40021000
 800a4a4:	40004400 	.word	0x40004400
 800a4a8:	40004800 	.word	0x40004800
 800a4ac:	40004c00 	.word	0x40004c00
 800a4b0:	40005000 	.word	0x40005000
 800a4b4:	2310      	movs	r3, #16
 800a4b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	4a9f      	ldr	r2, [pc, #636]	@ (800a73c <UART_SetConfig+0x568>)
 800a4c0:	4293      	cmp	r3, r2
 800a4c2:	d17a      	bne.n	800a5ba <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a4c4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a4c8:	2b08      	cmp	r3, #8
 800a4ca:	d824      	bhi.n	800a516 <UART_SetConfig+0x342>
 800a4cc:	a201      	add	r2, pc, #4	@ (adr r2, 800a4d4 <UART_SetConfig+0x300>)
 800a4ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4d2:	bf00      	nop
 800a4d4:	0800a4f9 	.word	0x0800a4f9
 800a4d8:	0800a517 	.word	0x0800a517
 800a4dc:	0800a501 	.word	0x0800a501
 800a4e0:	0800a517 	.word	0x0800a517
 800a4e4:	0800a507 	.word	0x0800a507
 800a4e8:	0800a517 	.word	0x0800a517
 800a4ec:	0800a517 	.word	0x0800a517
 800a4f0:	0800a517 	.word	0x0800a517
 800a4f4:	0800a50f 	.word	0x0800a50f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a4f8:	f7fd fcb2 	bl	8007e60 <HAL_RCC_GetPCLK1Freq>
 800a4fc:	61f8      	str	r0, [r7, #28]
        break;
 800a4fe:	e010      	b.n	800a522 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a500:	4b8f      	ldr	r3, [pc, #572]	@ (800a740 <UART_SetConfig+0x56c>)
 800a502:	61fb      	str	r3, [r7, #28]
        break;
 800a504:	e00d      	b.n	800a522 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a506:	f7fd fc13 	bl	8007d30 <HAL_RCC_GetSysClockFreq>
 800a50a:	61f8      	str	r0, [r7, #28]
        break;
 800a50c:	e009      	b.n	800a522 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a50e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a512:	61fb      	str	r3, [r7, #28]
        break;
 800a514:	e005      	b.n	800a522 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800a516:	2300      	movs	r3, #0
 800a518:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a51a:	2301      	movs	r3, #1
 800a51c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800a520:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a522:	69fb      	ldr	r3, [r7, #28]
 800a524:	2b00      	cmp	r3, #0
 800a526:	f000 80fb 	beq.w	800a720 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	685a      	ldr	r2, [r3, #4]
 800a52e:	4613      	mov	r3, r2
 800a530:	005b      	lsls	r3, r3, #1
 800a532:	4413      	add	r3, r2
 800a534:	69fa      	ldr	r2, [r7, #28]
 800a536:	429a      	cmp	r2, r3
 800a538:	d305      	bcc.n	800a546 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	685b      	ldr	r3, [r3, #4]
 800a53e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a540:	69fa      	ldr	r2, [r7, #28]
 800a542:	429a      	cmp	r2, r3
 800a544:	d903      	bls.n	800a54e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800a546:	2301      	movs	r3, #1
 800a548:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800a54c:	e0e8      	b.n	800a720 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800a54e:	69fb      	ldr	r3, [r7, #28]
 800a550:	2200      	movs	r2, #0
 800a552:	461c      	mov	r4, r3
 800a554:	4615      	mov	r5, r2
 800a556:	f04f 0200 	mov.w	r2, #0
 800a55a:	f04f 0300 	mov.w	r3, #0
 800a55e:	022b      	lsls	r3, r5, #8
 800a560:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800a564:	0222      	lsls	r2, r4, #8
 800a566:	68f9      	ldr	r1, [r7, #12]
 800a568:	6849      	ldr	r1, [r1, #4]
 800a56a:	0849      	lsrs	r1, r1, #1
 800a56c:	2000      	movs	r0, #0
 800a56e:	4688      	mov	r8, r1
 800a570:	4681      	mov	r9, r0
 800a572:	eb12 0a08 	adds.w	sl, r2, r8
 800a576:	eb43 0b09 	adc.w	fp, r3, r9
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	685b      	ldr	r3, [r3, #4]
 800a57e:	2200      	movs	r2, #0
 800a580:	603b      	str	r3, [r7, #0]
 800a582:	607a      	str	r2, [r7, #4]
 800a584:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a588:	4650      	mov	r0, sl
 800a58a:	4659      	mov	r1, fp
 800a58c:	f7f6 fa86 	bl	8000a9c <__aeabi_uldivmod>
 800a590:	4602      	mov	r2, r0
 800a592:	460b      	mov	r3, r1
 800a594:	4613      	mov	r3, r2
 800a596:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a598:	69bb      	ldr	r3, [r7, #24]
 800a59a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a59e:	d308      	bcc.n	800a5b2 <UART_SetConfig+0x3de>
 800a5a0:	69bb      	ldr	r3, [r7, #24]
 800a5a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a5a6:	d204      	bcs.n	800a5b2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	69ba      	ldr	r2, [r7, #24]
 800a5ae:	60da      	str	r2, [r3, #12]
 800a5b0:	e0b6      	b.n	800a720 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800a5b2:	2301      	movs	r3, #1
 800a5b4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800a5b8:	e0b2      	b.n	800a720 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	69db      	ldr	r3, [r3, #28]
 800a5be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a5c2:	d15e      	bne.n	800a682 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800a5c4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a5c8:	2b08      	cmp	r3, #8
 800a5ca:	d828      	bhi.n	800a61e <UART_SetConfig+0x44a>
 800a5cc:	a201      	add	r2, pc, #4	@ (adr r2, 800a5d4 <UART_SetConfig+0x400>)
 800a5ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5d2:	bf00      	nop
 800a5d4:	0800a5f9 	.word	0x0800a5f9
 800a5d8:	0800a601 	.word	0x0800a601
 800a5dc:	0800a609 	.word	0x0800a609
 800a5e0:	0800a61f 	.word	0x0800a61f
 800a5e4:	0800a60f 	.word	0x0800a60f
 800a5e8:	0800a61f 	.word	0x0800a61f
 800a5ec:	0800a61f 	.word	0x0800a61f
 800a5f0:	0800a61f 	.word	0x0800a61f
 800a5f4:	0800a617 	.word	0x0800a617
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a5f8:	f7fd fc32 	bl	8007e60 <HAL_RCC_GetPCLK1Freq>
 800a5fc:	61f8      	str	r0, [r7, #28]
        break;
 800a5fe:	e014      	b.n	800a62a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a600:	f7fd fc44 	bl	8007e8c <HAL_RCC_GetPCLK2Freq>
 800a604:	61f8      	str	r0, [r7, #28]
        break;
 800a606:	e010      	b.n	800a62a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a608:	4b4d      	ldr	r3, [pc, #308]	@ (800a740 <UART_SetConfig+0x56c>)
 800a60a:	61fb      	str	r3, [r7, #28]
        break;
 800a60c:	e00d      	b.n	800a62a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a60e:	f7fd fb8f 	bl	8007d30 <HAL_RCC_GetSysClockFreq>
 800a612:	61f8      	str	r0, [r7, #28]
        break;
 800a614:	e009      	b.n	800a62a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a616:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a61a:	61fb      	str	r3, [r7, #28]
        break;
 800a61c:	e005      	b.n	800a62a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800a61e:	2300      	movs	r3, #0
 800a620:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a622:	2301      	movs	r3, #1
 800a624:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800a628:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a62a:	69fb      	ldr	r3, [r7, #28]
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d077      	beq.n	800a720 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a630:	69fb      	ldr	r3, [r7, #28]
 800a632:	005a      	lsls	r2, r3, #1
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	685b      	ldr	r3, [r3, #4]
 800a638:	085b      	lsrs	r3, r3, #1
 800a63a:	441a      	add	r2, r3
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	685b      	ldr	r3, [r3, #4]
 800a640:	fbb2 f3f3 	udiv	r3, r2, r3
 800a644:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a646:	69bb      	ldr	r3, [r7, #24]
 800a648:	2b0f      	cmp	r3, #15
 800a64a:	d916      	bls.n	800a67a <UART_SetConfig+0x4a6>
 800a64c:	69bb      	ldr	r3, [r7, #24]
 800a64e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a652:	d212      	bcs.n	800a67a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a654:	69bb      	ldr	r3, [r7, #24]
 800a656:	b29b      	uxth	r3, r3
 800a658:	f023 030f 	bic.w	r3, r3, #15
 800a65c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a65e:	69bb      	ldr	r3, [r7, #24]
 800a660:	085b      	lsrs	r3, r3, #1
 800a662:	b29b      	uxth	r3, r3
 800a664:	f003 0307 	and.w	r3, r3, #7
 800a668:	b29a      	uxth	r2, r3
 800a66a:	8afb      	ldrh	r3, [r7, #22]
 800a66c:	4313      	orrs	r3, r2
 800a66e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	8afa      	ldrh	r2, [r7, #22]
 800a676:	60da      	str	r2, [r3, #12]
 800a678:	e052      	b.n	800a720 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800a67a:	2301      	movs	r3, #1
 800a67c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800a680:	e04e      	b.n	800a720 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a682:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a686:	2b08      	cmp	r3, #8
 800a688:	d827      	bhi.n	800a6da <UART_SetConfig+0x506>
 800a68a:	a201      	add	r2, pc, #4	@ (adr r2, 800a690 <UART_SetConfig+0x4bc>)
 800a68c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a690:	0800a6b5 	.word	0x0800a6b5
 800a694:	0800a6bd 	.word	0x0800a6bd
 800a698:	0800a6c5 	.word	0x0800a6c5
 800a69c:	0800a6db 	.word	0x0800a6db
 800a6a0:	0800a6cb 	.word	0x0800a6cb
 800a6a4:	0800a6db 	.word	0x0800a6db
 800a6a8:	0800a6db 	.word	0x0800a6db
 800a6ac:	0800a6db 	.word	0x0800a6db
 800a6b0:	0800a6d3 	.word	0x0800a6d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a6b4:	f7fd fbd4 	bl	8007e60 <HAL_RCC_GetPCLK1Freq>
 800a6b8:	61f8      	str	r0, [r7, #28]
        break;
 800a6ba:	e014      	b.n	800a6e6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a6bc:	f7fd fbe6 	bl	8007e8c <HAL_RCC_GetPCLK2Freq>
 800a6c0:	61f8      	str	r0, [r7, #28]
        break;
 800a6c2:	e010      	b.n	800a6e6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a6c4:	4b1e      	ldr	r3, [pc, #120]	@ (800a740 <UART_SetConfig+0x56c>)
 800a6c6:	61fb      	str	r3, [r7, #28]
        break;
 800a6c8:	e00d      	b.n	800a6e6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a6ca:	f7fd fb31 	bl	8007d30 <HAL_RCC_GetSysClockFreq>
 800a6ce:	61f8      	str	r0, [r7, #28]
        break;
 800a6d0:	e009      	b.n	800a6e6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a6d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a6d6:	61fb      	str	r3, [r7, #28]
        break;
 800a6d8:	e005      	b.n	800a6e6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800a6da:	2300      	movs	r3, #0
 800a6dc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a6de:	2301      	movs	r3, #1
 800a6e0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800a6e4:	bf00      	nop
    }

    if (pclk != 0U)
 800a6e6:	69fb      	ldr	r3, [r7, #28]
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d019      	beq.n	800a720 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	685b      	ldr	r3, [r3, #4]
 800a6f0:	085a      	lsrs	r2, r3, #1
 800a6f2:	69fb      	ldr	r3, [r7, #28]
 800a6f4:	441a      	add	r2, r3
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	685b      	ldr	r3, [r3, #4]
 800a6fa:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6fe:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a700:	69bb      	ldr	r3, [r7, #24]
 800a702:	2b0f      	cmp	r3, #15
 800a704:	d909      	bls.n	800a71a <UART_SetConfig+0x546>
 800a706:	69bb      	ldr	r3, [r7, #24]
 800a708:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a70c:	d205      	bcs.n	800a71a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a70e:	69bb      	ldr	r3, [r7, #24]
 800a710:	b29a      	uxth	r2, r3
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	60da      	str	r2, [r3, #12]
 800a718:	e002      	b.n	800a720 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800a71a:	2301      	movs	r3, #1
 800a71c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	2200      	movs	r2, #0
 800a724:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	2200      	movs	r2, #0
 800a72a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800a72c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800a730:	4618      	mov	r0, r3
 800a732:	3728      	adds	r7, #40	@ 0x28
 800a734:	46bd      	mov	sp, r7
 800a736:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a73a:	bf00      	nop
 800a73c:	40008000 	.word	0x40008000
 800a740:	00f42400 	.word	0x00f42400

0800a744 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a744:	b480      	push	{r7}
 800a746:	b083      	sub	sp, #12
 800a748:	af00      	add	r7, sp, #0
 800a74a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a750:	f003 0308 	and.w	r3, r3, #8
 800a754:	2b00      	cmp	r3, #0
 800a756:	d00a      	beq.n	800a76e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	685b      	ldr	r3, [r3, #4]
 800a75e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	430a      	orrs	r2, r1
 800a76c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a772:	f003 0301 	and.w	r3, r3, #1
 800a776:	2b00      	cmp	r3, #0
 800a778:	d00a      	beq.n	800a790 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	685b      	ldr	r3, [r3, #4]
 800a780:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	430a      	orrs	r2, r1
 800a78e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a794:	f003 0302 	and.w	r3, r3, #2
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d00a      	beq.n	800a7b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	685b      	ldr	r3, [r3, #4]
 800a7a2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	430a      	orrs	r2, r1
 800a7b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7b6:	f003 0304 	and.w	r3, r3, #4
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d00a      	beq.n	800a7d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	685b      	ldr	r3, [r3, #4]
 800a7c4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	430a      	orrs	r2, r1
 800a7d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7d8:	f003 0310 	and.w	r3, r3, #16
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d00a      	beq.n	800a7f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	689b      	ldr	r3, [r3, #8]
 800a7e6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	430a      	orrs	r2, r1
 800a7f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7fa:	f003 0320 	and.w	r3, r3, #32
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d00a      	beq.n	800a818 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	689b      	ldr	r3, [r3, #8]
 800a808:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	430a      	orrs	r2, r1
 800a816:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a81c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a820:	2b00      	cmp	r3, #0
 800a822:	d01a      	beq.n	800a85a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	685b      	ldr	r3, [r3, #4]
 800a82a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	430a      	orrs	r2, r1
 800a838:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a83e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a842:	d10a      	bne.n	800a85a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	685b      	ldr	r3, [r3, #4]
 800a84a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	430a      	orrs	r2, r1
 800a858:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a85e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a862:	2b00      	cmp	r3, #0
 800a864:	d00a      	beq.n	800a87c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	685b      	ldr	r3, [r3, #4]
 800a86c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	430a      	orrs	r2, r1
 800a87a:	605a      	str	r2, [r3, #4]
  }
}
 800a87c:	bf00      	nop
 800a87e:	370c      	adds	r7, #12
 800a880:	46bd      	mov	sp, r7
 800a882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a886:	4770      	bx	lr

0800a888 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a888:	b580      	push	{r7, lr}
 800a88a:	b098      	sub	sp, #96	@ 0x60
 800a88c:	af02      	add	r7, sp, #8
 800a88e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	2200      	movs	r2, #0
 800a894:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a898:	f7fb f822 	bl	80058e0 <HAL_GetTick>
 800a89c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	f003 0308 	and.w	r3, r3, #8
 800a8a8:	2b08      	cmp	r3, #8
 800a8aa:	d12e      	bne.n	800a90a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a8ac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a8b0:	9300      	str	r3, [sp, #0]
 800a8b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a8b4:	2200      	movs	r2, #0
 800a8b6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a8ba:	6878      	ldr	r0, [r7, #4]
 800a8bc:	f000 f88c 	bl	800a9d8 <UART_WaitOnFlagUntilTimeout>
 800a8c0:	4603      	mov	r3, r0
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d021      	beq.n	800a90a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8ce:	e853 3f00 	ldrex	r3, [r3]
 800a8d2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a8d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a8da:	653b      	str	r3, [r7, #80]	@ 0x50
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	461a      	mov	r2, r3
 800a8e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a8e4:	647b      	str	r3, [r7, #68]	@ 0x44
 800a8e6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8e8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a8ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a8ec:	e841 2300 	strex	r3, r2, [r1]
 800a8f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a8f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d1e6      	bne.n	800a8c6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	2220      	movs	r2, #32
 800a8fc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	2200      	movs	r2, #0
 800a902:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a906:	2303      	movs	r3, #3
 800a908:	e062      	b.n	800a9d0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	f003 0304 	and.w	r3, r3, #4
 800a914:	2b04      	cmp	r3, #4
 800a916:	d149      	bne.n	800a9ac <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a918:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a91c:	9300      	str	r3, [sp, #0]
 800a91e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a920:	2200      	movs	r2, #0
 800a922:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a926:	6878      	ldr	r0, [r7, #4]
 800a928:	f000 f856 	bl	800a9d8 <UART_WaitOnFlagUntilTimeout>
 800a92c:	4603      	mov	r3, r0
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d03c      	beq.n	800a9ac <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a93a:	e853 3f00 	ldrex	r3, [r3]
 800a93e:	623b      	str	r3, [r7, #32]
   return(result);
 800a940:	6a3b      	ldr	r3, [r7, #32]
 800a942:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a946:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	461a      	mov	r2, r3
 800a94e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a950:	633b      	str	r3, [r7, #48]	@ 0x30
 800a952:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a954:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a956:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a958:	e841 2300 	strex	r3, r2, [r1]
 800a95c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a95e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a960:	2b00      	cmp	r3, #0
 800a962:	d1e6      	bne.n	800a932 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	3308      	adds	r3, #8
 800a96a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a96c:	693b      	ldr	r3, [r7, #16]
 800a96e:	e853 3f00 	ldrex	r3, [r3]
 800a972:	60fb      	str	r3, [r7, #12]
   return(result);
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	f023 0301 	bic.w	r3, r3, #1
 800a97a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	3308      	adds	r3, #8
 800a982:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a984:	61fa      	str	r2, [r7, #28]
 800a986:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a988:	69b9      	ldr	r1, [r7, #24]
 800a98a:	69fa      	ldr	r2, [r7, #28]
 800a98c:	e841 2300 	strex	r3, r2, [r1]
 800a990:	617b      	str	r3, [r7, #20]
   return(result);
 800a992:	697b      	ldr	r3, [r7, #20]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d1e5      	bne.n	800a964 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	2220      	movs	r2, #32
 800a99c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	2200      	movs	r2, #0
 800a9a4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a9a8:	2303      	movs	r3, #3
 800a9aa:	e011      	b.n	800a9d0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	2220      	movs	r2, #32
 800a9b0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	2220      	movs	r2, #32
 800a9b6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	2200      	movs	r2, #0
 800a9be:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	2200      	movs	r2, #0
 800a9c4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	2200      	movs	r2, #0
 800a9ca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800a9ce:	2300      	movs	r3, #0
}
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	3758      	adds	r7, #88	@ 0x58
 800a9d4:	46bd      	mov	sp, r7
 800a9d6:	bd80      	pop	{r7, pc}

0800a9d8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a9d8:	b580      	push	{r7, lr}
 800a9da:	b084      	sub	sp, #16
 800a9dc:	af00      	add	r7, sp, #0
 800a9de:	60f8      	str	r0, [r7, #12]
 800a9e0:	60b9      	str	r1, [r7, #8]
 800a9e2:	603b      	str	r3, [r7, #0]
 800a9e4:	4613      	mov	r3, r2
 800a9e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a9e8:	e04f      	b.n	800aa8a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a9ea:	69bb      	ldr	r3, [r7, #24]
 800a9ec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a9f0:	d04b      	beq.n	800aa8a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a9f2:	f7fa ff75 	bl	80058e0 <HAL_GetTick>
 800a9f6:	4602      	mov	r2, r0
 800a9f8:	683b      	ldr	r3, [r7, #0]
 800a9fa:	1ad3      	subs	r3, r2, r3
 800a9fc:	69ba      	ldr	r2, [r7, #24]
 800a9fe:	429a      	cmp	r2, r3
 800aa00:	d302      	bcc.n	800aa08 <UART_WaitOnFlagUntilTimeout+0x30>
 800aa02:	69bb      	ldr	r3, [r7, #24]
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d101      	bne.n	800aa0c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800aa08:	2303      	movs	r3, #3
 800aa0a:	e04e      	b.n	800aaaa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	f003 0304 	and.w	r3, r3, #4
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d037      	beq.n	800aa8a <UART_WaitOnFlagUntilTimeout+0xb2>
 800aa1a:	68bb      	ldr	r3, [r7, #8]
 800aa1c:	2b80      	cmp	r3, #128	@ 0x80
 800aa1e:	d034      	beq.n	800aa8a <UART_WaitOnFlagUntilTimeout+0xb2>
 800aa20:	68bb      	ldr	r3, [r7, #8]
 800aa22:	2b40      	cmp	r3, #64	@ 0x40
 800aa24:	d031      	beq.n	800aa8a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	69db      	ldr	r3, [r3, #28]
 800aa2c:	f003 0308 	and.w	r3, r3, #8
 800aa30:	2b08      	cmp	r3, #8
 800aa32:	d110      	bne.n	800aa56 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	2208      	movs	r2, #8
 800aa3a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800aa3c:	68f8      	ldr	r0, [r7, #12]
 800aa3e:	f000 f838 	bl	800aab2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	2208      	movs	r2, #8
 800aa46:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800aa52:	2301      	movs	r3, #1
 800aa54:	e029      	b.n	800aaaa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	69db      	ldr	r3, [r3, #28]
 800aa5c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800aa60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aa64:	d111      	bne.n	800aa8a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800aa6e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800aa70:	68f8      	ldr	r0, [r7, #12]
 800aa72:	f000 f81e 	bl	800aab2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	2220      	movs	r2, #32
 800aa7a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	2200      	movs	r2, #0
 800aa82:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800aa86:	2303      	movs	r3, #3
 800aa88:	e00f      	b.n	800aaaa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	69da      	ldr	r2, [r3, #28]
 800aa90:	68bb      	ldr	r3, [r7, #8]
 800aa92:	4013      	ands	r3, r2
 800aa94:	68ba      	ldr	r2, [r7, #8]
 800aa96:	429a      	cmp	r2, r3
 800aa98:	bf0c      	ite	eq
 800aa9a:	2301      	moveq	r3, #1
 800aa9c:	2300      	movne	r3, #0
 800aa9e:	b2db      	uxtb	r3, r3
 800aaa0:	461a      	mov	r2, r3
 800aaa2:	79fb      	ldrb	r3, [r7, #7]
 800aaa4:	429a      	cmp	r2, r3
 800aaa6:	d0a0      	beq.n	800a9ea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800aaa8:	2300      	movs	r3, #0
}
 800aaaa:	4618      	mov	r0, r3
 800aaac:	3710      	adds	r7, #16
 800aaae:	46bd      	mov	sp, r7
 800aab0:	bd80      	pop	{r7, pc}

0800aab2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800aab2:	b480      	push	{r7}
 800aab4:	b095      	sub	sp, #84	@ 0x54
 800aab6:	af00      	add	r7, sp, #0
 800aab8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aac0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aac2:	e853 3f00 	ldrex	r3, [r3]
 800aac6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800aac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800aace:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	461a      	mov	r2, r3
 800aad6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aad8:	643b      	str	r3, [r7, #64]	@ 0x40
 800aada:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aadc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800aade:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800aae0:	e841 2300 	strex	r3, r2, [r1]
 800aae4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800aae6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d1e6      	bne.n	800aaba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	3308      	adds	r3, #8
 800aaf2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaf4:	6a3b      	ldr	r3, [r7, #32]
 800aaf6:	e853 3f00 	ldrex	r3, [r3]
 800aafa:	61fb      	str	r3, [r7, #28]
   return(result);
 800aafc:	69fb      	ldr	r3, [r7, #28]
 800aafe:	f023 0301 	bic.w	r3, r3, #1
 800ab02:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	3308      	adds	r3, #8
 800ab0a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ab0c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ab0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ab12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ab14:	e841 2300 	strex	r3, r2, [r1]
 800ab18:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ab1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d1e5      	bne.n	800aaec <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ab24:	2b01      	cmp	r3, #1
 800ab26:	d118      	bne.n	800ab5a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	e853 3f00 	ldrex	r3, [r3]
 800ab34:	60bb      	str	r3, [r7, #8]
   return(result);
 800ab36:	68bb      	ldr	r3, [r7, #8]
 800ab38:	f023 0310 	bic.w	r3, r3, #16
 800ab3c:	647b      	str	r3, [r7, #68]	@ 0x44
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	461a      	mov	r2, r3
 800ab44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ab46:	61bb      	str	r3, [r7, #24]
 800ab48:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab4a:	6979      	ldr	r1, [r7, #20]
 800ab4c:	69ba      	ldr	r2, [r7, #24]
 800ab4e:	e841 2300 	strex	r3, r2, [r1]
 800ab52:	613b      	str	r3, [r7, #16]
   return(result);
 800ab54:	693b      	ldr	r3, [r7, #16]
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d1e6      	bne.n	800ab28 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	2220      	movs	r2, #32
 800ab5e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	2200      	movs	r2, #0
 800ab66:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	2200      	movs	r2, #0
 800ab6c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800ab6e:	bf00      	nop
 800ab70:	3754      	adds	r7, #84	@ 0x54
 800ab72:	46bd      	mov	sp, r7
 800ab74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab78:	4770      	bx	lr

0800ab7a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ab7a:	b580      	push	{r7, lr}
 800ab7c:	b084      	sub	sp, #16
 800ab7e:	af00      	add	r7, sp, #0
 800ab80:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab86:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	2200      	movs	r2, #0
 800ab8c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	2200      	movs	r2, #0
 800ab94:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ab98:	68f8      	ldr	r0, [r7, #12]
 800ab9a:	f7ff fb05 	bl	800a1a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ab9e:	bf00      	nop
 800aba0:	3710      	adds	r7, #16
 800aba2:	46bd      	mov	sp, r7
 800aba4:	bd80      	pop	{r7, pc}

0800aba6 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800aba6:	b480      	push	{r7}
 800aba8:	b08f      	sub	sp, #60	@ 0x3c
 800abaa:	af00      	add	r7, sp, #0
 800abac:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800abb2:	2b21      	cmp	r3, #33	@ 0x21
 800abb4:	d14c      	bne.n	800ac50 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800abbc:	b29b      	uxth	r3, r3
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d132      	bne.n	800ac28 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abc8:	6a3b      	ldr	r3, [r7, #32]
 800abca:	e853 3f00 	ldrex	r3, [r3]
 800abce:	61fb      	str	r3, [r7, #28]
   return(result);
 800abd0:	69fb      	ldr	r3, [r7, #28]
 800abd2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800abd6:	637b      	str	r3, [r7, #52]	@ 0x34
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	461a      	mov	r2, r3
 800abde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abe0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800abe2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abe4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800abe6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800abe8:	e841 2300 	strex	r3, r2, [r1]
 800abec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800abee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d1e6      	bne.n	800abc2 <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	e853 3f00 	ldrex	r3, [r3]
 800ac00:	60bb      	str	r3, [r7, #8]
   return(result);
 800ac02:	68bb      	ldr	r3, [r7, #8]
 800ac04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ac08:	633b      	str	r3, [r7, #48]	@ 0x30
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	461a      	mov	r2, r3
 800ac10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac12:	61bb      	str	r3, [r7, #24]
 800ac14:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac16:	6979      	ldr	r1, [r7, #20]
 800ac18:	69ba      	ldr	r2, [r7, #24]
 800ac1a:	e841 2300 	strex	r3, r2, [r1]
 800ac1e:	613b      	str	r3, [r7, #16]
   return(result);
 800ac20:	693b      	ldr	r3, [r7, #16]
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d1e6      	bne.n	800abf4 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800ac26:	e013      	b.n	800ac50 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ac2c:	781a      	ldrb	r2, [r3, #0]
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ac38:	1c5a      	adds	r2, r3, #1
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800ac44:	b29b      	uxth	r3, r3
 800ac46:	3b01      	subs	r3, #1
 800ac48:	b29a      	uxth	r2, r3
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 800ac50:	bf00      	nop
 800ac52:	373c      	adds	r7, #60	@ 0x3c
 800ac54:	46bd      	mov	sp, r7
 800ac56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac5a:	4770      	bx	lr

0800ac5c <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800ac5c:	b480      	push	{r7}
 800ac5e:	b091      	sub	sp, #68	@ 0x44
 800ac60:	af00      	add	r7, sp, #0
 800ac62:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ac68:	2b21      	cmp	r3, #33	@ 0x21
 800ac6a:	d151      	bne.n	800ad10 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800ac72:	b29b      	uxth	r3, r3
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d132      	bne.n	800acde <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac80:	e853 3f00 	ldrex	r3, [r3]
 800ac84:	623b      	str	r3, [r7, #32]
   return(result);
 800ac86:	6a3b      	ldr	r3, [r7, #32]
 800ac88:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ac8c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	461a      	mov	r2, r3
 800ac94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac96:	633b      	str	r3, [r7, #48]	@ 0x30
 800ac98:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac9a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ac9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ac9e:	e841 2300 	strex	r3, r2, [r1]
 800aca2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800aca4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d1e6      	bne.n	800ac78 <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acb0:	693b      	ldr	r3, [r7, #16]
 800acb2:	e853 3f00 	ldrex	r3, [r3]
 800acb6:	60fb      	str	r3, [r7, #12]
   return(result);
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800acbe:	637b      	str	r3, [r7, #52]	@ 0x34
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	461a      	mov	r2, r3
 800acc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acc8:	61fb      	str	r3, [r7, #28]
 800acca:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800accc:	69b9      	ldr	r1, [r7, #24]
 800acce:	69fa      	ldr	r2, [r7, #28]
 800acd0:	e841 2300 	strex	r3, r2, [r1]
 800acd4:	617b      	str	r3, [r7, #20]
   return(result);
 800acd6:	697b      	ldr	r3, [r7, #20]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d1e6      	bne.n	800acaa <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800acdc:	e018      	b.n	800ad10 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ace2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800ace4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ace6:	881a      	ldrh	r2, [r3, #0]
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800acf0:	b292      	uxth	r2, r2
 800acf2:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800acf8:	1c9a      	adds	r2, r3, #2
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800ad04:	b29b      	uxth	r3, r3
 800ad06:	3b01      	subs	r3, #1
 800ad08:	b29a      	uxth	r2, r3
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 800ad10:	bf00      	nop
 800ad12:	3744      	adds	r7, #68	@ 0x44
 800ad14:	46bd      	mov	sp, r7
 800ad16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad1a:	4770      	bx	lr

0800ad1c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ad1c:	b580      	push	{r7, lr}
 800ad1e:	b088      	sub	sp, #32
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	e853 3f00 	ldrex	r3, [r3]
 800ad30:	60bb      	str	r3, [r7, #8]
   return(result);
 800ad32:	68bb      	ldr	r3, [r7, #8]
 800ad34:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ad38:	61fb      	str	r3, [r7, #28]
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	461a      	mov	r2, r3
 800ad40:	69fb      	ldr	r3, [r7, #28]
 800ad42:	61bb      	str	r3, [r7, #24]
 800ad44:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad46:	6979      	ldr	r1, [r7, #20]
 800ad48:	69ba      	ldr	r2, [r7, #24]
 800ad4a:	e841 2300 	strex	r3, r2, [r1]
 800ad4e:	613b      	str	r3, [r7, #16]
   return(result);
 800ad50:	693b      	ldr	r3, [r7, #16]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d1e6      	bne.n	800ad24 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	2220      	movs	r2, #32
 800ad5a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	2200      	movs	r2, #0
 800ad60:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ad62:	6878      	ldr	r0, [r7, #4]
 800ad64:	f7f8 fab6 	bl	80032d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ad68:	bf00      	nop
 800ad6a:	3720      	adds	r7, #32
 800ad6c:	46bd      	mov	sp, r7
 800ad6e:	bd80      	pop	{r7, pc}

0800ad70 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ad70:	b480      	push	{r7}
 800ad72:	b083      	sub	sp, #12
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ad78:	bf00      	nop
 800ad7a:	370c      	adds	r7, #12
 800ad7c:	46bd      	mov	sp, r7
 800ad7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad82:	4770      	bx	lr

0800ad84 <std>:
 800ad84:	2300      	movs	r3, #0
 800ad86:	b510      	push	{r4, lr}
 800ad88:	4604      	mov	r4, r0
 800ad8a:	e9c0 3300 	strd	r3, r3, [r0]
 800ad8e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ad92:	6083      	str	r3, [r0, #8]
 800ad94:	8181      	strh	r1, [r0, #12]
 800ad96:	6643      	str	r3, [r0, #100]	@ 0x64
 800ad98:	81c2      	strh	r2, [r0, #14]
 800ad9a:	6183      	str	r3, [r0, #24]
 800ad9c:	4619      	mov	r1, r3
 800ad9e:	2208      	movs	r2, #8
 800ada0:	305c      	adds	r0, #92	@ 0x5c
 800ada2:	f000 f99b 	bl	800b0dc <memset>
 800ada6:	4b0d      	ldr	r3, [pc, #52]	@ (800addc <std+0x58>)
 800ada8:	6263      	str	r3, [r4, #36]	@ 0x24
 800adaa:	4b0d      	ldr	r3, [pc, #52]	@ (800ade0 <std+0x5c>)
 800adac:	62a3      	str	r3, [r4, #40]	@ 0x28
 800adae:	4b0d      	ldr	r3, [pc, #52]	@ (800ade4 <std+0x60>)
 800adb0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800adb2:	4b0d      	ldr	r3, [pc, #52]	@ (800ade8 <std+0x64>)
 800adb4:	6323      	str	r3, [r4, #48]	@ 0x30
 800adb6:	4b0d      	ldr	r3, [pc, #52]	@ (800adec <std+0x68>)
 800adb8:	6224      	str	r4, [r4, #32]
 800adba:	429c      	cmp	r4, r3
 800adbc:	d006      	beq.n	800adcc <std+0x48>
 800adbe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800adc2:	4294      	cmp	r4, r2
 800adc4:	d002      	beq.n	800adcc <std+0x48>
 800adc6:	33d0      	adds	r3, #208	@ 0xd0
 800adc8:	429c      	cmp	r4, r3
 800adca:	d105      	bne.n	800add8 <std+0x54>
 800adcc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800add0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800add4:	f000 b9fa 	b.w	800b1cc <__retarget_lock_init_recursive>
 800add8:	bd10      	pop	{r4, pc}
 800adda:	bf00      	nop
 800addc:	0800af2d 	.word	0x0800af2d
 800ade0:	0800af4f 	.word	0x0800af4f
 800ade4:	0800af87 	.word	0x0800af87
 800ade8:	0800afab 	.word	0x0800afab
 800adec:	20003788 	.word	0x20003788

0800adf0 <stdio_exit_handler>:
 800adf0:	4a02      	ldr	r2, [pc, #8]	@ (800adfc <stdio_exit_handler+0xc>)
 800adf2:	4903      	ldr	r1, [pc, #12]	@ (800ae00 <stdio_exit_handler+0x10>)
 800adf4:	4803      	ldr	r0, [pc, #12]	@ (800ae04 <stdio_exit_handler+0x14>)
 800adf6:	f000 b869 	b.w	800aecc <_fwalk_sglue>
 800adfa:	bf00      	nop
 800adfc:	20000080 	.word	0x20000080
 800ae00:	0800ba85 	.word	0x0800ba85
 800ae04:	20000090 	.word	0x20000090

0800ae08 <cleanup_stdio>:
 800ae08:	6841      	ldr	r1, [r0, #4]
 800ae0a:	4b0c      	ldr	r3, [pc, #48]	@ (800ae3c <cleanup_stdio+0x34>)
 800ae0c:	4299      	cmp	r1, r3
 800ae0e:	b510      	push	{r4, lr}
 800ae10:	4604      	mov	r4, r0
 800ae12:	d001      	beq.n	800ae18 <cleanup_stdio+0x10>
 800ae14:	f000 fe36 	bl	800ba84 <_fflush_r>
 800ae18:	68a1      	ldr	r1, [r4, #8]
 800ae1a:	4b09      	ldr	r3, [pc, #36]	@ (800ae40 <cleanup_stdio+0x38>)
 800ae1c:	4299      	cmp	r1, r3
 800ae1e:	d002      	beq.n	800ae26 <cleanup_stdio+0x1e>
 800ae20:	4620      	mov	r0, r4
 800ae22:	f000 fe2f 	bl	800ba84 <_fflush_r>
 800ae26:	68e1      	ldr	r1, [r4, #12]
 800ae28:	4b06      	ldr	r3, [pc, #24]	@ (800ae44 <cleanup_stdio+0x3c>)
 800ae2a:	4299      	cmp	r1, r3
 800ae2c:	d004      	beq.n	800ae38 <cleanup_stdio+0x30>
 800ae2e:	4620      	mov	r0, r4
 800ae30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae34:	f000 be26 	b.w	800ba84 <_fflush_r>
 800ae38:	bd10      	pop	{r4, pc}
 800ae3a:	bf00      	nop
 800ae3c:	20003788 	.word	0x20003788
 800ae40:	200037f0 	.word	0x200037f0
 800ae44:	20003858 	.word	0x20003858

0800ae48 <global_stdio_init.part.0>:
 800ae48:	b510      	push	{r4, lr}
 800ae4a:	4b0b      	ldr	r3, [pc, #44]	@ (800ae78 <global_stdio_init.part.0+0x30>)
 800ae4c:	4c0b      	ldr	r4, [pc, #44]	@ (800ae7c <global_stdio_init.part.0+0x34>)
 800ae4e:	4a0c      	ldr	r2, [pc, #48]	@ (800ae80 <global_stdio_init.part.0+0x38>)
 800ae50:	601a      	str	r2, [r3, #0]
 800ae52:	4620      	mov	r0, r4
 800ae54:	2200      	movs	r2, #0
 800ae56:	2104      	movs	r1, #4
 800ae58:	f7ff ff94 	bl	800ad84 <std>
 800ae5c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ae60:	2201      	movs	r2, #1
 800ae62:	2109      	movs	r1, #9
 800ae64:	f7ff ff8e 	bl	800ad84 <std>
 800ae68:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ae6c:	2202      	movs	r2, #2
 800ae6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae72:	2112      	movs	r1, #18
 800ae74:	f7ff bf86 	b.w	800ad84 <std>
 800ae78:	200038c0 	.word	0x200038c0
 800ae7c:	20003788 	.word	0x20003788
 800ae80:	0800adf1 	.word	0x0800adf1

0800ae84 <__sfp_lock_acquire>:
 800ae84:	4801      	ldr	r0, [pc, #4]	@ (800ae8c <__sfp_lock_acquire+0x8>)
 800ae86:	f000 b9a2 	b.w	800b1ce <__retarget_lock_acquire_recursive>
 800ae8a:	bf00      	nop
 800ae8c:	200038c9 	.word	0x200038c9

0800ae90 <__sfp_lock_release>:
 800ae90:	4801      	ldr	r0, [pc, #4]	@ (800ae98 <__sfp_lock_release+0x8>)
 800ae92:	f000 b99d 	b.w	800b1d0 <__retarget_lock_release_recursive>
 800ae96:	bf00      	nop
 800ae98:	200038c9 	.word	0x200038c9

0800ae9c <__sinit>:
 800ae9c:	b510      	push	{r4, lr}
 800ae9e:	4604      	mov	r4, r0
 800aea0:	f7ff fff0 	bl	800ae84 <__sfp_lock_acquire>
 800aea4:	6a23      	ldr	r3, [r4, #32]
 800aea6:	b11b      	cbz	r3, 800aeb0 <__sinit+0x14>
 800aea8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aeac:	f7ff bff0 	b.w	800ae90 <__sfp_lock_release>
 800aeb0:	4b04      	ldr	r3, [pc, #16]	@ (800aec4 <__sinit+0x28>)
 800aeb2:	6223      	str	r3, [r4, #32]
 800aeb4:	4b04      	ldr	r3, [pc, #16]	@ (800aec8 <__sinit+0x2c>)
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d1f5      	bne.n	800aea8 <__sinit+0xc>
 800aebc:	f7ff ffc4 	bl	800ae48 <global_stdio_init.part.0>
 800aec0:	e7f2      	b.n	800aea8 <__sinit+0xc>
 800aec2:	bf00      	nop
 800aec4:	0800ae09 	.word	0x0800ae09
 800aec8:	200038c0 	.word	0x200038c0

0800aecc <_fwalk_sglue>:
 800aecc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aed0:	4607      	mov	r7, r0
 800aed2:	4688      	mov	r8, r1
 800aed4:	4614      	mov	r4, r2
 800aed6:	2600      	movs	r6, #0
 800aed8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aedc:	f1b9 0901 	subs.w	r9, r9, #1
 800aee0:	d505      	bpl.n	800aeee <_fwalk_sglue+0x22>
 800aee2:	6824      	ldr	r4, [r4, #0]
 800aee4:	2c00      	cmp	r4, #0
 800aee6:	d1f7      	bne.n	800aed8 <_fwalk_sglue+0xc>
 800aee8:	4630      	mov	r0, r6
 800aeea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aeee:	89ab      	ldrh	r3, [r5, #12]
 800aef0:	2b01      	cmp	r3, #1
 800aef2:	d907      	bls.n	800af04 <_fwalk_sglue+0x38>
 800aef4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aef8:	3301      	adds	r3, #1
 800aefa:	d003      	beq.n	800af04 <_fwalk_sglue+0x38>
 800aefc:	4629      	mov	r1, r5
 800aefe:	4638      	mov	r0, r7
 800af00:	47c0      	blx	r8
 800af02:	4306      	orrs	r6, r0
 800af04:	3568      	adds	r5, #104	@ 0x68
 800af06:	e7e9      	b.n	800aedc <_fwalk_sglue+0x10>

0800af08 <iprintf>:
 800af08:	b40f      	push	{r0, r1, r2, r3}
 800af0a:	b507      	push	{r0, r1, r2, lr}
 800af0c:	4906      	ldr	r1, [pc, #24]	@ (800af28 <iprintf+0x20>)
 800af0e:	ab04      	add	r3, sp, #16
 800af10:	6808      	ldr	r0, [r1, #0]
 800af12:	f853 2b04 	ldr.w	r2, [r3], #4
 800af16:	6881      	ldr	r1, [r0, #8]
 800af18:	9301      	str	r3, [sp, #4]
 800af1a:	f000 fa8b 	bl	800b434 <_vfiprintf_r>
 800af1e:	b003      	add	sp, #12
 800af20:	f85d eb04 	ldr.w	lr, [sp], #4
 800af24:	b004      	add	sp, #16
 800af26:	4770      	bx	lr
 800af28:	2000008c 	.word	0x2000008c

0800af2c <__sread>:
 800af2c:	b510      	push	{r4, lr}
 800af2e:	460c      	mov	r4, r1
 800af30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af34:	f000 f8fc 	bl	800b130 <_read_r>
 800af38:	2800      	cmp	r0, #0
 800af3a:	bfab      	itete	ge
 800af3c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800af3e:	89a3      	ldrhlt	r3, [r4, #12]
 800af40:	181b      	addge	r3, r3, r0
 800af42:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800af46:	bfac      	ite	ge
 800af48:	6563      	strge	r3, [r4, #84]	@ 0x54
 800af4a:	81a3      	strhlt	r3, [r4, #12]
 800af4c:	bd10      	pop	{r4, pc}

0800af4e <__swrite>:
 800af4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af52:	461f      	mov	r7, r3
 800af54:	898b      	ldrh	r3, [r1, #12]
 800af56:	05db      	lsls	r3, r3, #23
 800af58:	4605      	mov	r5, r0
 800af5a:	460c      	mov	r4, r1
 800af5c:	4616      	mov	r6, r2
 800af5e:	d505      	bpl.n	800af6c <__swrite+0x1e>
 800af60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af64:	2302      	movs	r3, #2
 800af66:	2200      	movs	r2, #0
 800af68:	f000 f8d0 	bl	800b10c <_lseek_r>
 800af6c:	89a3      	ldrh	r3, [r4, #12]
 800af6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800af72:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800af76:	81a3      	strh	r3, [r4, #12]
 800af78:	4632      	mov	r2, r6
 800af7a:	463b      	mov	r3, r7
 800af7c:	4628      	mov	r0, r5
 800af7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af82:	f000 b8e7 	b.w	800b154 <_write_r>

0800af86 <__sseek>:
 800af86:	b510      	push	{r4, lr}
 800af88:	460c      	mov	r4, r1
 800af8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af8e:	f000 f8bd 	bl	800b10c <_lseek_r>
 800af92:	1c43      	adds	r3, r0, #1
 800af94:	89a3      	ldrh	r3, [r4, #12]
 800af96:	bf15      	itete	ne
 800af98:	6560      	strne	r0, [r4, #84]	@ 0x54
 800af9a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800af9e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800afa2:	81a3      	strheq	r3, [r4, #12]
 800afa4:	bf18      	it	ne
 800afa6:	81a3      	strhne	r3, [r4, #12]
 800afa8:	bd10      	pop	{r4, pc}

0800afaa <__sclose>:
 800afaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800afae:	f000 b89d 	b.w	800b0ec <_close_r>

0800afb2 <__swbuf_r>:
 800afb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afb4:	460e      	mov	r6, r1
 800afb6:	4614      	mov	r4, r2
 800afb8:	4605      	mov	r5, r0
 800afba:	b118      	cbz	r0, 800afc4 <__swbuf_r+0x12>
 800afbc:	6a03      	ldr	r3, [r0, #32]
 800afbe:	b90b      	cbnz	r3, 800afc4 <__swbuf_r+0x12>
 800afc0:	f7ff ff6c 	bl	800ae9c <__sinit>
 800afc4:	69a3      	ldr	r3, [r4, #24]
 800afc6:	60a3      	str	r3, [r4, #8]
 800afc8:	89a3      	ldrh	r3, [r4, #12]
 800afca:	071a      	lsls	r2, r3, #28
 800afcc:	d501      	bpl.n	800afd2 <__swbuf_r+0x20>
 800afce:	6923      	ldr	r3, [r4, #16]
 800afd0:	b943      	cbnz	r3, 800afe4 <__swbuf_r+0x32>
 800afd2:	4621      	mov	r1, r4
 800afd4:	4628      	mov	r0, r5
 800afd6:	f000 f82b 	bl	800b030 <__swsetup_r>
 800afda:	b118      	cbz	r0, 800afe4 <__swbuf_r+0x32>
 800afdc:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800afe0:	4638      	mov	r0, r7
 800afe2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800afe4:	6823      	ldr	r3, [r4, #0]
 800afe6:	6922      	ldr	r2, [r4, #16]
 800afe8:	1a98      	subs	r0, r3, r2
 800afea:	6963      	ldr	r3, [r4, #20]
 800afec:	b2f6      	uxtb	r6, r6
 800afee:	4283      	cmp	r3, r0
 800aff0:	4637      	mov	r7, r6
 800aff2:	dc05      	bgt.n	800b000 <__swbuf_r+0x4e>
 800aff4:	4621      	mov	r1, r4
 800aff6:	4628      	mov	r0, r5
 800aff8:	f000 fd44 	bl	800ba84 <_fflush_r>
 800affc:	2800      	cmp	r0, #0
 800affe:	d1ed      	bne.n	800afdc <__swbuf_r+0x2a>
 800b000:	68a3      	ldr	r3, [r4, #8]
 800b002:	3b01      	subs	r3, #1
 800b004:	60a3      	str	r3, [r4, #8]
 800b006:	6823      	ldr	r3, [r4, #0]
 800b008:	1c5a      	adds	r2, r3, #1
 800b00a:	6022      	str	r2, [r4, #0]
 800b00c:	701e      	strb	r6, [r3, #0]
 800b00e:	6962      	ldr	r2, [r4, #20]
 800b010:	1c43      	adds	r3, r0, #1
 800b012:	429a      	cmp	r2, r3
 800b014:	d004      	beq.n	800b020 <__swbuf_r+0x6e>
 800b016:	89a3      	ldrh	r3, [r4, #12]
 800b018:	07db      	lsls	r3, r3, #31
 800b01a:	d5e1      	bpl.n	800afe0 <__swbuf_r+0x2e>
 800b01c:	2e0a      	cmp	r6, #10
 800b01e:	d1df      	bne.n	800afe0 <__swbuf_r+0x2e>
 800b020:	4621      	mov	r1, r4
 800b022:	4628      	mov	r0, r5
 800b024:	f000 fd2e 	bl	800ba84 <_fflush_r>
 800b028:	2800      	cmp	r0, #0
 800b02a:	d0d9      	beq.n	800afe0 <__swbuf_r+0x2e>
 800b02c:	e7d6      	b.n	800afdc <__swbuf_r+0x2a>
	...

0800b030 <__swsetup_r>:
 800b030:	b538      	push	{r3, r4, r5, lr}
 800b032:	4b29      	ldr	r3, [pc, #164]	@ (800b0d8 <__swsetup_r+0xa8>)
 800b034:	4605      	mov	r5, r0
 800b036:	6818      	ldr	r0, [r3, #0]
 800b038:	460c      	mov	r4, r1
 800b03a:	b118      	cbz	r0, 800b044 <__swsetup_r+0x14>
 800b03c:	6a03      	ldr	r3, [r0, #32]
 800b03e:	b90b      	cbnz	r3, 800b044 <__swsetup_r+0x14>
 800b040:	f7ff ff2c 	bl	800ae9c <__sinit>
 800b044:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b048:	0719      	lsls	r1, r3, #28
 800b04a:	d422      	bmi.n	800b092 <__swsetup_r+0x62>
 800b04c:	06da      	lsls	r2, r3, #27
 800b04e:	d407      	bmi.n	800b060 <__swsetup_r+0x30>
 800b050:	2209      	movs	r2, #9
 800b052:	602a      	str	r2, [r5, #0]
 800b054:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b058:	81a3      	strh	r3, [r4, #12]
 800b05a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b05e:	e033      	b.n	800b0c8 <__swsetup_r+0x98>
 800b060:	0758      	lsls	r0, r3, #29
 800b062:	d512      	bpl.n	800b08a <__swsetup_r+0x5a>
 800b064:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b066:	b141      	cbz	r1, 800b07a <__swsetup_r+0x4a>
 800b068:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b06c:	4299      	cmp	r1, r3
 800b06e:	d002      	beq.n	800b076 <__swsetup_r+0x46>
 800b070:	4628      	mov	r0, r5
 800b072:	f000 f8bd 	bl	800b1f0 <_free_r>
 800b076:	2300      	movs	r3, #0
 800b078:	6363      	str	r3, [r4, #52]	@ 0x34
 800b07a:	89a3      	ldrh	r3, [r4, #12]
 800b07c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b080:	81a3      	strh	r3, [r4, #12]
 800b082:	2300      	movs	r3, #0
 800b084:	6063      	str	r3, [r4, #4]
 800b086:	6923      	ldr	r3, [r4, #16]
 800b088:	6023      	str	r3, [r4, #0]
 800b08a:	89a3      	ldrh	r3, [r4, #12]
 800b08c:	f043 0308 	orr.w	r3, r3, #8
 800b090:	81a3      	strh	r3, [r4, #12]
 800b092:	6923      	ldr	r3, [r4, #16]
 800b094:	b94b      	cbnz	r3, 800b0aa <__swsetup_r+0x7a>
 800b096:	89a3      	ldrh	r3, [r4, #12]
 800b098:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b09c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b0a0:	d003      	beq.n	800b0aa <__swsetup_r+0x7a>
 800b0a2:	4621      	mov	r1, r4
 800b0a4:	4628      	mov	r0, r5
 800b0a6:	f000 fd3b 	bl	800bb20 <__smakebuf_r>
 800b0aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b0ae:	f013 0201 	ands.w	r2, r3, #1
 800b0b2:	d00a      	beq.n	800b0ca <__swsetup_r+0x9a>
 800b0b4:	2200      	movs	r2, #0
 800b0b6:	60a2      	str	r2, [r4, #8]
 800b0b8:	6962      	ldr	r2, [r4, #20]
 800b0ba:	4252      	negs	r2, r2
 800b0bc:	61a2      	str	r2, [r4, #24]
 800b0be:	6922      	ldr	r2, [r4, #16]
 800b0c0:	b942      	cbnz	r2, 800b0d4 <__swsetup_r+0xa4>
 800b0c2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b0c6:	d1c5      	bne.n	800b054 <__swsetup_r+0x24>
 800b0c8:	bd38      	pop	{r3, r4, r5, pc}
 800b0ca:	0799      	lsls	r1, r3, #30
 800b0cc:	bf58      	it	pl
 800b0ce:	6962      	ldrpl	r2, [r4, #20]
 800b0d0:	60a2      	str	r2, [r4, #8]
 800b0d2:	e7f4      	b.n	800b0be <__swsetup_r+0x8e>
 800b0d4:	2000      	movs	r0, #0
 800b0d6:	e7f7      	b.n	800b0c8 <__swsetup_r+0x98>
 800b0d8:	2000008c 	.word	0x2000008c

0800b0dc <memset>:
 800b0dc:	4402      	add	r2, r0
 800b0de:	4603      	mov	r3, r0
 800b0e0:	4293      	cmp	r3, r2
 800b0e2:	d100      	bne.n	800b0e6 <memset+0xa>
 800b0e4:	4770      	bx	lr
 800b0e6:	f803 1b01 	strb.w	r1, [r3], #1
 800b0ea:	e7f9      	b.n	800b0e0 <memset+0x4>

0800b0ec <_close_r>:
 800b0ec:	b538      	push	{r3, r4, r5, lr}
 800b0ee:	4d06      	ldr	r5, [pc, #24]	@ (800b108 <_close_r+0x1c>)
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	4604      	mov	r4, r0
 800b0f4:	4608      	mov	r0, r1
 800b0f6:	602b      	str	r3, [r5, #0]
 800b0f8:	f7f6 fb2b 	bl	8001752 <_close>
 800b0fc:	1c43      	adds	r3, r0, #1
 800b0fe:	d102      	bne.n	800b106 <_close_r+0x1a>
 800b100:	682b      	ldr	r3, [r5, #0]
 800b102:	b103      	cbz	r3, 800b106 <_close_r+0x1a>
 800b104:	6023      	str	r3, [r4, #0]
 800b106:	bd38      	pop	{r3, r4, r5, pc}
 800b108:	200038c4 	.word	0x200038c4

0800b10c <_lseek_r>:
 800b10c:	b538      	push	{r3, r4, r5, lr}
 800b10e:	4d07      	ldr	r5, [pc, #28]	@ (800b12c <_lseek_r+0x20>)
 800b110:	4604      	mov	r4, r0
 800b112:	4608      	mov	r0, r1
 800b114:	4611      	mov	r1, r2
 800b116:	2200      	movs	r2, #0
 800b118:	602a      	str	r2, [r5, #0]
 800b11a:	461a      	mov	r2, r3
 800b11c:	f7f6 fb40 	bl	80017a0 <_lseek>
 800b120:	1c43      	adds	r3, r0, #1
 800b122:	d102      	bne.n	800b12a <_lseek_r+0x1e>
 800b124:	682b      	ldr	r3, [r5, #0]
 800b126:	b103      	cbz	r3, 800b12a <_lseek_r+0x1e>
 800b128:	6023      	str	r3, [r4, #0]
 800b12a:	bd38      	pop	{r3, r4, r5, pc}
 800b12c:	200038c4 	.word	0x200038c4

0800b130 <_read_r>:
 800b130:	b538      	push	{r3, r4, r5, lr}
 800b132:	4d07      	ldr	r5, [pc, #28]	@ (800b150 <_read_r+0x20>)
 800b134:	4604      	mov	r4, r0
 800b136:	4608      	mov	r0, r1
 800b138:	4611      	mov	r1, r2
 800b13a:	2200      	movs	r2, #0
 800b13c:	602a      	str	r2, [r5, #0]
 800b13e:	461a      	mov	r2, r3
 800b140:	f7f6 face 	bl	80016e0 <_read>
 800b144:	1c43      	adds	r3, r0, #1
 800b146:	d102      	bne.n	800b14e <_read_r+0x1e>
 800b148:	682b      	ldr	r3, [r5, #0]
 800b14a:	b103      	cbz	r3, 800b14e <_read_r+0x1e>
 800b14c:	6023      	str	r3, [r4, #0]
 800b14e:	bd38      	pop	{r3, r4, r5, pc}
 800b150:	200038c4 	.word	0x200038c4

0800b154 <_write_r>:
 800b154:	b538      	push	{r3, r4, r5, lr}
 800b156:	4d07      	ldr	r5, [pc, #28]	@ (800b174 <_write_r+0x20>)
 800b158:	4604      	mov	r4, r0
 800b15a:	4608      	mov	r0, r1
 800b15c:	4611      	mov	r1, r2
 800b15e:	2200      	movs	r2, #0
 800b160:	602a      	str	r2, [r5, #0]
 800b162:	461a      	mov	r2, r3
 800b164:	f7f6 fad9 	bl	800171a <_write>
 800b168:	1c43      	adds	r3, r0, #1
 800b16a:	d102      	bne.n	800b172 <_write_r+0x1e>
 800b16c:	682b      	ldr	r3, [r5, #0]
 800b16e:	b103      	cbz	r3, 800b172 <_write_r+0x1e>
 800b170:	6023      	str	r3, [r4, #0]
 800b172:	bd38      	pop	{r3, r4, r5, pc}
 800b174:	200038c4 	.word	0x200038c4

0800b178 <__errno>:
 800b178:	4b01      	ldr	r3, [pc, #4]	@ (800b180 <__errno+0x8>)
 800b17a:	6818      	ldr	r0, [r3, #0]
 800b17c:	4770      	bx	lr
 800b17e:	bf00      	nop
 800b180:	2000008c 	.word	0x2000008c

0800b184 <__libc_init_array>:
 800b184:	b570      	push	{r4, r5, r6, lr}
 800b186:	4d0d      	ldr	r5, [pc, #52]	@ (800b1bc <__libc_init_array+0x38>)
 800b188:	4c0d      	ldr	r4, [pc, #52]	@ (800b1c0 <__libc_init_array+0x3c>)
 800b18a:	1b64      	subs	r4, r4, r5
 800b18c:	10a4      	asrs	r4, r4, #2
 800b18e:	2600      	movs	r6, #0
 800b190:	42a6      	cmp	r6, r4
 800b192:	d109      	bne.n	800b1a8 <__libc_init_array+0x24>
 800b194:	4d0b      	ldr	r5, [pc, #44]	@ (800b1c4 <__libc_init_array+0x40>)
 800b196:	4c0c      	ldr	r4, [pc, #48]	@ (800b1c8 <__libc_init_array+0x44>)
 800b198:	f000 fd30 	bl	800bbfc <_init>
 800b19c:	1b64      	subs	r4, r4, r5
 800b19e:	10a4      	asrs	r4, r4, #2
 800b1a0:	2600      	movs	r6, #0
 800b1a2:	42a6      	cmp	r6, r4
 800b1a4:	d105      	bne.n	800b1b2 <__libc_init_array+0x2e>
 800b1a6:	bd70      	pop	{r4, r5, r6, pc}
 800b1a8:	f855 3b04 	ldr.w	r3, [r5], #4
 800b1ac:	4798      	blx	r3
 800b1ae:	3601      	adds	r6, #1
 800b1b0:	e7ee      	b.n	800b190 <__libc_init_array+0xc>
 800b1b2:	f855 3b04 	ldr.w	r3, [r5], #4
 800b1b6:	4798      	blx	r3
 800b1b8:	3601      	adds	r6, #1
 800b1ba:	e7f2      	b.n	800b1a2 <__libc_init_array+0x1e>
 800b1bc:	08011e78 	.word	0x08011e78
 800b1c0:	08011e78 	.word	0x08011e78
 800b1c4:	08011e78 	.word	0x08011e78
 800b1c8:	08011e7c 	.word	0x08011e7c

0800b1cc <__retarget_lock_init_recursive>:
 800b1cc:	4770      	bx	lr

0800b1ce <__retarget_lock_acquire_recursive>:
 800b1ce:	4770      	bx	lr

0800b1d0 <__retarget_lock_release_recursive>:
 800b1d0:	4770      	bx	lr

0800b1d2 <memcpy>:
 800b1d2:	440a      	add	r2, r1
 800b1d4:	4291      	cmp	r1, r2
 800b1d6:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800b1da:	d100      	bne.n	800b1de <memcpy+0xc>
 800b1dc:	4770      	bx	lr
 800b1de:	b510      	push	{r4, lr}
 800b1e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b1e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b1e8:	4291      	cmp	r1, r2
 800b1ea:	d1f9      	bne.n	800b1e0 <memcpy+0xe>
 800b1ec:	bd10      	pop	{r4, pc}
	...

0800b1f0 <_free_r>:
 800b1f0:	b538      	push	{r3, r4, r5, lr}
 800b1f2:	4605      	mov	r5, r0
 800b1f4:	2900      	cmp	r1, #0
 800b1f6:	d041      	beq.n	800b27c <_free_r+0x8c>
 800b1f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b1fc:	1f0c      	subs	r4, r1, #4
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	bfb8      	it	lt
 800b202:	18e4      	addlt	r4, r4, r3
 800b204:	f000 f8e0 	bl	800b3c8 <__malloc_lock>
 800b208:	4a1d      	ldr	r2, [pc, #116]	@ (800b280 <_free_r+0x90>)
 800b20a:	6813      	ldr	r3, [r2, #0]
 800b20c:	b933      	cbnz	r3, 800b21c <_free_r+0x2c>
 800b20e:	6063      	str	r3, [r4, #4]
 800b210:	6014      	str	r4, [r2, #0]
 800b212:	4628      	mov	r0, r5
 800b214:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b218:	f000 b8dc 	b.w	800b3d4 <__malloc_unlock>
 800b21c:	42a3      	cmp	r3, r4
 800b21e:	d908      	bls.n	800b232 <_free_r+0x42>
 800b220:	6820      	ldr	r0, [r4, #0]
 800b222:	1821      	adds	r1, r4, r0
 800b224:	428b      	cmp	r3, r1
 800b226:	bf01      	itttt	eq
 800b228:	6819      	ldreq	r1, [r3, #0]
 800b22a:	685b      	ldreq	r3, [r3, #4]
 800b22c:	1809      	addeq	r1, r1, r0
 800b22e:	6021      	streq	r1, [r4, #0]
 800b230:	e7ed      	b.n	800b20e <_free_r+0x1e>
 800b232:	461a      	mov	r2, r3
 800b234:	685b      	ldr	r3, [r3, #4]
 800b236:	b10b      	cbz	r3, 800b23c <_free_r+0x4c>
 800b238:	42a3      	cmp	r3, r4
 800b23a:	d9fa      	bls.n	800b232 <_free_r+0x42>
 800b23c:	6811      	ldr	r1, [r2, #0]
 800b23e:	1850      	adds	r0, r2, r1
 800b240:	42a0      	cmp	r0, r4
 800b242:	d10b      	bne.n	800b25c <_free_r+0x6c>
 800b244:	6820      	ldr	r0, [r4, #0]
 800b246:	4401      	add	r1, r0
 800b248:	1850      	adds	r0, r2, r1
 800b24a:	4283      	cmp	r3, r0
 800b24c:	6011      	str	r1, [r2, #0]
 800b24e:	d1e0      	bne.n	800b212 <_free_r+0x22>
 800b250:	6818      	ldr	r0, [r3, #0]
 800b252:	685b      	ldr	r3, [r3, #4]
 800b254:	6053      	str	r3, [r2, #4]
 800b256:	4408      	add	r0, r1
 800b258:	6010      	str	r0, [r2, #0]
 800b25a:	e7da      	b.n	800b212 <_free_r+0x22>
 800b25c:	d902      	bls.n	800b264 <_free_r+0x74>
 800b25e:	230c      	movs	r3, #12
 800b260:	602b      	str	r3, [r5, #0]
 800b262:	e7d6      	b.n	800b212 <_free_r+0x22>
 800b264:	6820      	ldr	r0, [r4, #0]
 800b266:	1821      	adds	r1, r4, r0
 800b268:	428b      	cmp	r3, r1
 800b26a:	bf04      	itt	eq
 800b26c:	6819      	ldreq	r1, [r3, #0]
 800b26e:	685b      	ldreq	r3, [r3, #4]
 800b270:	6063      	str	r3, [r4, #4]
 800b272:	bf04      	itt	eq
 800b274:	1809      	addeq	r1, r1, r0
 800b276:	6021      	streq	r1, [r4, #0]
 800b278:	6054      	str	r4, [r2, #4]
 800b27a:	e7ca      	b.n	800b212 <_free_r+0x22>
 800b27c:	bd38      	pop	{r3, r4, r5, pc}
 800b27e:	bf00      	nop
 800b280:	200038d0 	.word	0x200038d0

0800b284 <sbrk_aligned>:
 800b284:	b570      	push	{r4, r5, r6, lr}
 800b286:	4e0f      	ldr	r6, [pc, #60]	@ (800b2c4 <sbrk_aligned+0x40>)
 800b288:	460c      	mov	r4, r1
 800b28a:	6831      	ldr	r1, [r6, #0]
 800b28c:	4605      	mov	r5, r0
 800b28e:	b911      	cbnz	r1, 800b296 <sbrk_aligned+0x12>
 800b290:	f000 fca4 	bl	800bbdc <_sbrk_r>
 800b294:	6030      	str	r0, [r6, #0]
 800b296:	4621      	mov	r1, r4
 800b298:	4628      	mov	r0, r5
 800b29a:	f000 fc9f 	bl	800bbdc <_sbrk_r>
 800b29e:	1c43      	adds	r3, r0, #1
 800b2a0:	d103      	bne.n	800b2aa <sbrk_aligned+0x26>
 800b2a2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800b2a6:	4620      	mov	r0, r4
 800b2a8:	bd70      	pop	{r4, r5, r6, pc}
 800b2aa:	1cc4      	adds	r4, r0, #3
 800b2ac:	f024 0403 	bic.w	r4, r4, #3
 800b2b0:	42a0      	cmp	r0, r4
 800b2b2:	d0f8      	beq.n	800b2a6 <sbrk_aligned+0x22>
 800b2b4:	1a21      	subs	r1, r4, r0
 800b2b6:	4628      	mov	r0, r5
 800b2b8:	f000 fc90 	bl	800bbdc <_sbrk_r>
 800b2bc:	3001      	adds	r0, #1
 800b2be:	d1f2      	bne.n	800b2a6 <sbrk_aligned+0x22>
 800b2c0:	e7ef      	b.n	800b2a2 <sbrk_aligned+0x1e>
 800b2c2:	bf00      	nop
 800b2c4:	200038cc 	.word	0x200038cc

0800b2c8 <_malloc_r>:
 800b2c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b2cc:	1ccd      	adds	r5, r1, #3
 800b2ce:	f025 0503 	bic.w	r5, r5, #3
 800b2d2:	3508      	adds	r5, #8
 800b2d4:	2d0c      	cmp	r5, #12
 800b2d6:	bf38      	it	cc
 800b2d8:	250c      	movcc	r5, #12
 800b2da:	2d00      	cmp	r5, #0
 800b2dc:	4606      	mov	r6, r0
 800b2de:	db01      	blt.n	800b2e4 <_malloc_r+0x1c>
 800b2e0:	42a9      	cmp	r1, r5
 800b2e2:	d904      	bls.n	800b2ee <_malloc_r+0x26>
 800b2e4:	230c      	movs	r3, #12
 800b2e6:	6033      	str	r3, [r6, #0]
 800b2e8:	2000      	movs	r0, #0
 800b2ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b2ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b3c4 <_malloc_r+0xfc>
 800b2f2:	f000 f869 	bl	800b3c8 <__malloc_lock>
 800b2f6:	f8d8 3000 	ldr.w	r3, [r8]
 800b2fa:	461c      	mov	r4, r3
 800b2fc:	bb44      	cbnz	r4, 800b350 <_malloc_r+0x88>
 800b2fe:	4629      	mov	r1, r5
 800b300:	4630      	mov	r0, r6
 800b302:	f7ff ffbf 	bl	800b284 <sbrk_aligned>
 800b306:	1c43      	adds	r3, r0, #1
 800b308:	4604      	mov	r4, r0
 800b30a:	d158      	bne.n	800b3be <_malloc_r+0xf6>
 800b30c:	f8d8 4000 	ldr.w	r4, [r8]
 800b310:	4627      	mov	r7, r4
 800b312:	2f00      	cmp	r7, #0
 800b314:	d143      	bne.n	800b39e <_malloc_r+0xd6>
 800b316:	2c00      	cmp	r4, #0
 800b318:	d04b      	beq.n	800b3b2 <_malloc_r+0xea>
 800b31a:	6823      	ldr	r3, [r4, #0]
 800b31c:	4639      	mov	r1, r7
 800b31e:	4630      	mov	r0, r6
 800b320:	eb04 0903 	add.w	r9, r4, r3
 800b324:	f000 fc5a 	bl	800bbdc <_sbrk_r>
 800b328:	4581      	cmp	r9, r0
 800b32a:	d142      	bne.n	800b3b2 <_malloc_r+0xea>
 800b32c:	6821      	ldr	r1, [r4, #0]
 800b32e:	1a6d      	subs	r5, r5, r1
 800b330:	4629      	mov	r1, r5
 800b332:	4630      	mov	r0, r6
 800b334:	f7ff ffa6 	bl	800b284 <sbrk_aligned>
 800b338:	3001      	adds	r0, #1
 800b33a:	d03a      	beq.n	800b3b2 <_malloc_r+0xea>
 800b33c:	6823      	ldr	r3, [r4, #0]
 800b33e:	442b      	add	r3, r5
 800b340:	6023      	str	r3, [r4, #0]
 800b342:	f8d8 3000 	ldr.w	r3, [r8]
 800b346:	685a      	ldr	r2, [r3, #4]
 800b348:	bb62      	cbnz	r2, 800b3a4 <_malloc_r+0xdc>
 800b34a:	f8c8 7000 	str.w	r7, [r8]
 800b34e:	e00f      	b.n	800b370 <_malloc_r+0xa8>
 800b350:	6822      	ldr	r2, [r4, #0]
 800b352:	1b52      	subs	r2, r2, r5
 800b354:	d420      	bmi.n	800b398 <_malloc_r+0xd0>
 800b356:	2a0b      	cmp	r2, #11
 800b358:	d917      	bls.n	800b38a <_malloc_r+0xc2>
 800b35a:	1961      	adds	r1, r4, r5
 800b35c:	42a3      	cmp	r3, r4
 800b35e:	6025      	str	r5, [r4, #0]
 800b360:	bf18      	it	ne
 800b362:	6059      	strne	r1, [r3, #4]
 800b364:	6863      	ldr	r3, [r4, #4]
 800b366:	bf08      	it	eq
 800b368:	f8c8 1000 	streq.w	r1, [r8]
 800b36c:	5162      	str	r2, [r4, r5]
 800b36e:	604b      	str	r3, [r1, #4]
 800b370:	4630      	mov	r0, r6
 800b372:	f000 f82f 	bl	800b3d4 <__malloc_unlock>
 800b376:	f104 000b 	add.w	r0, r4, #11
 800b37a:	1d23      	adds	r3, r4, #4
 800b37c:	f020 0007 	bic.w	r0, r0, #7
 800b380:	1ac2      	subs	r2, r0, r3
 800b382:	bf1c      	itt	ne
 800b384:	1a1b      	subne	r3, r3, r0
 800b386:	50a3      	strne	r3, [r4, r2]
 800b388:	e7af      	b.n	800b2ea <_malloc_r+0x22>
 800b38a:	6862      	ldr	r2, [r4, #4]
 800b38c:	42a3      	cmp	r3, r4
 800b38e:	bf0c      	ite	eq
 800b390:	f8c8 2000 	streq.w	r2, [r8]
 800b394:	605a      	strne	r2, [r3, #4]
 800b396:	e7eb      	b.n	800b370 <_malloc_r+0xa8>
 800b398:	4623      	mov	r3, r4
 800b39a:	6864      	ldr	r4, [r4, #4]
 800b39c:	e7ae      	b.n	800b2fc <_malloc_r+0x34>
 800b39e:	463c      	mov	r4, r7
 800b3a0:	687f      	ldr	r7, [r7, #4]
 800b3a2:	e7b6      	b.n	800b312 <_malloc_r+0x4a>
 800b3a4:	461a      	mov	r2, r3
 800b3a6:	685b      	ldr	r3, [r3, #4]
 800b3a8:	42a3      	cmp	r3, r4
 800b3aa:	d1fb      	bne.n	800b3a4 <_malloc_r+0xdc>
 800b3ac:	2300      	movs	r3, #0
 800b3ae:	6053      	str	r3, [r2, #4]
 800b3b0:	e7de      	b.n	800b370 <_malloc_r+0xa8>
 800b3b2:	230c      	movs	r3, #12
 800b3b4:	6033      	str	r3, [r6, #0]
 800b3b6:	4630      	mov	r0, r6
 800b3b8:	f000 f80c 	bl	800b3d4 <__malloc_unlock>
 800b3bc:	e794      	b.n	800b2e8 <_malloc_r+0x20>
 800b3be:	6005      	str	r5, [r0, #0]
 800b3c0:	e7d6      	b.n	800b370 <_malloc_r+0xa8>
 800b3c2:	bf00      	nop
 800b3c4:	200038d0 	.word	0x200038d0

0800b3c8 <__malloc_lock>:
 800b3c8:	4801      	ldr	r0, [pc, #4]	@ (800b3d0 <__malloc_lock+0x8>)
 800b3ca:	f7ff bf00 	b.w	800b1ce <__retarget_lock_acquire_recursive>
 800b3ce:	bf00      	nop
 800b3d0:	200038c8 	.word	0x200038c8

0800b3d4 <__malloc_unlock>:
 800b3d4:	4801      	ldr	r0, [pc, #4]	@ (800b3dc <__malloc_unlock+0x8>)
 800b3d6:	f7ff befb 	b.w	800b1d0 <__retarget_lock_release_recursive>
 800b3da:	bf00      	nop
 800b3dc:	200038c8 	.word	0x200038c8

0800b3e0 <__sfputc_r>:
 800b3e0:	6893      	ldr	r3, [r2, #8]
 800b3e2:	3b01      	subs	r3, #1
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	b410      	push	{r4}
 800b3e8:	6093      	str	r3, [r2, #8]
 800b3ea:	da08      	bge.n	800b3fe <__sfputc_r+0x1e>
 800b3ec:	6994      	ldr	r4, [r2, #24]
 800b3ee:	42a3      	cmp	r3, r4
 800b3f0:	db01      	blt.n	800b3f6 <__sfputc_r+0x16>
 800b3f2:	290a      	cmp	r1, #10
 800b3f4:	d103      	bne.n	800b3fe <__sfputc_r+0x1e>
 800b3f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b3fa:	f7ff bdda 	b.w	800afb2 <__swbuf_r>
 800b3fe:	6813      	ldr	r3, [r2, #0]
 800b400:	1c58      	adds	r0, r3, #1
 800b402:	6010      	str	r0, [r2, #0]
 800b404:	7019      	strb	r1, [r3, #0]
 800b406:	4608      	mov	r0, r1
 800b408:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b40c:	4770      	bx	lr

0800b40e <__sfputs_r>:
 800b40e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b410:	4606      	mov	r6, r0
 800b412:	460f      	mov	r7, r1
 800b414:	4614      	mov	r4, r2
 800b416:	18d5      	adds	r5, r2, r3
 800b418:	42ac      	cmp	r4, r5
 800b41a:	d101      	bne.n	800b420 <__sfputs_r+0x12>
 800b41c:	2000      	movs	r0, #0
 800b41e:	e007      	b.n	800b430 <__sfputs_r+0x22>
 800b420:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b424:	463a      	mov	r2, r7
 800b426:	4630      	mov	r0, r6
 800b428:	f7ff ffda 	bl	800b3e0 <__sfputc_r>
 800b42c:	1c43      	adds	r3, r0, #1
 800b42e:	d1f3      	bne.n	800b418 <__sfputs_r+0xa>
 800b430:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b434 <_vfiprintf_r>:
 800b434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b438:	460d      	mov	r5, r1
 800b43a:	b09d      	sub	sp, #116	@ 0x74
 800b43c:	4614      	mov	r4, r2
 800b43e:	4698      	mov	r8, r3
 800b440:	4606      	mov	r6, r0
 800b442:	b118      	cbz	r0, 800b44c <_vfiprintf_r+0x18>
 800b444:	6a03      	ldr	r3, [r0, #32]
 800b446:	b90b      	cbnz	r3, 800b44c <_vfiprintf_r+0x18>
 800b448:	f7ff fd28 	bl	800ae9c <__sinit>
 800b44c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b44e:	07d9      	lsls	r1, r3, #31
 800b450:	d405      	bmi.n	800b45e <_vfiprintf_r+0x2a>
 800b452:	89ab      	ldrh	r3, [r5, #12]
 800b454:	059a      	lsls	r2, r3, #22
 800b456:	d402      	bmi.n	800b45e <_vfiprintf_r+0x2a>
 800b458:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b45a:	f7ff feb8 	bl	800b1ce <__retarget_lock_acquire_recursive>
 800b45e:	89ab      	ldrh	r3, [r5, #12]
 800b460:	071b      	lsls	r3, r3, #28
 800b462:	d501      	bpl.n	800b468 <_vfiprintf_r+0x34>
 800b464:	692b      	ldr	r3, [r5, #16]
 800b466:	b99b      	cbnz	r3, 800b490 <_vfiprintf_r+0x5c>
 800b468:	4629      	mov	r1, r5
 800b46a:	4630      	mov	r0, r6
 800b46c:	f7ff fde0 	bl	800b030 <__swsetup_r>
 800b470:	b170      	cbz	r0, 800b490 <_vfiprintf_r+0x5c>
 800b472:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b474:	07dc      	lsls	r4, r3, #31
 800b476:	d504      	bpl.n	800b482 <_vfiprintf_r+0x4e>
 800b478:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b47c:	b01d      	add	sp, #116	@ 0x74
 800b47e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b482:	89ab      	ldrh	r3, [r5, #12]
 800b484:	0598      	lsls	r0, r3, #22
 800b486:	d4f7      	bmi.n	800b478 <_vfiprintf_r+0x44>
 800b488:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b48a:	f7ff fea1 	bl	800b1d0 <__retarget_lock_release_recursive>
 800b48e:	e7f3      	b.n	800b478 <_vfiprintf_r+0x44>
 800b490:	2300      	movs	r3, #0
 800b492:	9309      	str	r3, [sp, #36]	@ 0x24
 800b494:	2320      	movs	r3, #32
 800b496:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b49a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b49e:	2330      	movs	r3, #48	@ 0x30
 800b4a0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b650 <_vfiprintf_r+0x21c>
 800b4a4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b4a8:	f04f 0901 	mov.w	r9, #1
 800b4ac:	4623      	mov	r3, r4
 800b4ae:	469a      	mov	sl, r3
 800b4b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b4b4:	b10a      	cbz	r2, 800b4ba <_vfiprintf_r+0x86>
 800b4b6:	2a25      	cmp	r2, #37	@ 0x25
 800b4b8:	d1f9      	bne.n	800b4ae <_vfiprintf_r+0x7a>
 800b4ba:	ebba 0b04 	subs.w	fp, sl, r4
 800b4be:	d00b      	beq.n	800b4d8 <_vfiprintf_r+0xa4>
 800b4c0:	465b      	mov	r3, fp
 800b4c2:	4622      	mov	r2, r4
 800b4c4:	4629      	mov	r1, r5
 800b4c6:	4630      	mov	r0, r6
 800b4c8:	f7ff ffa1 	bl	800b40e <__sfputs_r>
 800b4cc:	3001      	adds	r0, #1
 800b4ce:	f000 80a7 	beq.w	800b620 <_vfiprintf_r+0x1ec>
 800b4d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b4d4:	445a      	add	r2, fp
 800b4d6:	9209      	str	r2, [sp, #36]	@ 0x24
 800b4d8:	f89a 3000 	ldrb.w	r3, [sl]
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	f000 809f 	beq.w	800b620 <_vfiprintf_r+0x1ec>
 800b4e2:	2300      	movs	r3, #0
 800b4e4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b4e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b4ec:	f10a 0a01 	add.w	sl, sl, #1
 800b4f0:	9304      	str	r3, [sp, #16]
 800b4f2:	9307      	str	r3, [sp, #28]
 800b4f4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b4f8:	931a      	str	r3, [sp, #104]	@ 0x68
 800b4fa:	4654      	mov	r4, sl
 800b4fc:	2205      	movs	r2, #5
 800b4fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b502:	4853      	ldr	r0, [pc, #332]	@ (800b650 <_vfiprintf_r+0x21c>)
 800b504:	f7f4 fe64 	bl	80001d0 <memchr>
 800b508:	9a04      	ldr	r2, [sp, #16]
 800b50a:	b9d8      	cbnz	r0, 800b544 <_vfiprintf_r+0x110>
 800b50c:	06d1      	lsls	r1, r2, #27
 800b50e:	bf44      	itt	mi
 800b510:	2320      	movmi	r3, #32
 800b512:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b516:	0713      	lsls	r3, r2, #28
 800b518:	bf44      	itt	mi
 800b51a:	232b      	movmi	r3, #43	@ 0x2b
 800b51c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b520:	f89a 3000 	ldrb.w	r3, [sl]
 800b524:	2b2a      	cmp	r3, #42	@ 0x2a
 800b526:	d015      	beq.n	800b554 <_vfiprintf_r+0x120>
 800b528:	9a07      	ldr	r2, [sp, #28]
 800b52a:	4654      	mov	r4, sl
 800b52c:	2000      	movs	r0, #0
 800b52e:	f04f 0c0a 	mov.w	ip, #10
 800b532:	4621      	mov	r1, r4
 800b534:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b538:	3b30      	subs	r3, #48	@ 0x30
 800b53a:	2b09      	cmp	r3, #9
 800b53c:	d94b      	bls.n	800b5d6 <_vfiprintf_r+0x1a2>
 800b53e:	b1b0      	cbz	r0, 800b56e <_vfiprintf_r+0x13a>
 800b540:	9207      	str	r2, [sp, #28]
 800b542:	e014      	b.n	800b56e <_vfiprintf_r+0x13a>
 800b544:	eba0 0308 	sub.w	r3, r0, r8
 800b548:	fa09 f303 	lsl.w	r3, r9, r3
 800b54c:	4313      	orrs	r3, r2
 800b54e:	9304      	str	r3, [sp, #16]
 800b550:	46a2      	mov	sl, r4
 800b552:	e7d2      	b.n	800b4fa <_vfiprintf_r+0xc6>
 800b554:	9b03      	ldr	r3, [sp, #12]
 800b556:	1d19      	adds	r1, r3, #4
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	9103      	str	r1, [sp, #12]
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	bfbb      	ittet	lt
 800b560:	425b      	neglt	r3, r3
 800b562:	f042 0202 	orrlt.w	r2, r2, #2
 800b566:	9307      	strge	r3, [sp, #28]
 800b568:	9307      	strlt	r3, [sp, #28]
 800b56a:	bfb8      	it	lt
 800b56c:	9204      	strlt	r2, [sp, #16]
 800b56e:	7823      	ldrb	r3, [r4, #0]
 800b570:	2b2e      	cmp	r3, #46	@ 0x2e
 800b572:	d10a      	bne.n	800b58a <_vfiprintf_r+0x156>
 800b574:	7863      	ldrb	r3, [r4, #1]
 800b576:	2b2a      	cmp	r3, #42	@ 0x2a
 800b578:	d132      	bne.n	800b5e0 <_vfiprintf_r+0x1ac>
 800b57a:	9b03      	ldr	r3, [sp, #12]
 800b57c:	1d1a      	adds	r2, r3, #4
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	9203      	str	r2, [sp, #12]
 800b582:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b586:	3402      	adds	r4, #2
 800b588:	9305      	str	r3, [sp, #20]
 800b58a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b660 <_vfiprintf_r+0x22c>
 800b58e:	7821      	ldrb	r1, [r4, #0]
 800b590:	2203      	movs	r2, #3
 800b592:	4650      	mov	r0, sl
 800b594:	f7f4 fe1c 	bl	80001d0 <memchr>
 800b598:	b138      	cbz	r0, 800b5aa <_vfiprintf_r+0x176>
 800b59a:	9b04      	ldr	r3, [sp, #16]
 800b59c:	eba0 000a 	sub.w	r0, r0, sl
 800b5a0:	2240      	movs	r2, #64	@ 0x40
 800b5a2:	4082      	lsls	r2, r0
 800b5a4:	4313      	orrs	r3, r2
 800b5a6:	3401      	adds	r4, #1
 800b5a8:	9304      	str	r3, [sp, #16]
 800b5aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b5ae:	4829      	ldr	r0, [pc, #164]	@ (800b654 <_vfiprintf_r+0x220>)
 800b5b0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b5b4:	2206      	movs	r2, #6
 800b5b6:	f7f4 fe0b 	bl	80001d0 <memchr>
 800b5ba:	2800      	cmp	r0, #0
 800b5bc:	d03f      	beq.n	800b63e <_vfiprintf_r+0x20a>
 800b5be:	4b26      	ldr	r3, [pc, #152]	@ (800b658 <_vfiprintf_r+0x224>)
 800b5c0:	bb1b      	cbnz	r3, 800b60a <_vfiprintf_r+0x1d6>
 800b5c2:	9b03      	ldr	r3, [sp, #12]
 800b5c4:	3307      	adds	r3, #7
 800b5c6:	f023 0307 	bic.w	r3, r3, #7
 800b5ca:	3308      	adds	r3, #8
 800b5cc:	9303      	str	r3, [sp, #12]
 800b5ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5d0:	443b      	add	r3, r7
 800b5d2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b5d4:	e76a      	b.n	800b4ac <_vfiprintf_r+0x78>
 800b5d6:	fb0c 3202 	mla	r2, ip, r2, r3
 800b5da:	460c      	mov	r4, r1
 800b5dc:	2001      	movs	r0, #1
 800b5de:	e7a8      	b.n	800b532 <_vfiprintf_r+0xfe>
 800b5e0:	2300      	movs	r3, #0
 800b5e2:	3401      	adds	r4, #1
 800b5e4:	9305      	str	r3, [sp, #20]
 800b5e6:	4619      	mov	r1, r3
 800b5e8:	f04f 0c0a 	mov.w	ip, #10
 800b5ec:	4620      	mov	r0, r4
 800b5ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b5f2:	3a30      	subs	r2, #48	@ 0x30
 800b5f4:	2a09      	cmp	r2, #9
 800b5f6:	d903      	bls.n	800b600 <_vfiprintf_r+0x1cc>
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d0c6      	beq.n	800b58a <_vfiprintf_r+0x156>
 800b5fc:	9105      	str	r1, [sp, #20]
 800b5fe:	e7c4      	b.n	800b58a <_vfiprintf_r+0x156>
 800b600:	fb0c 2101 	mla	r1, ip, r1, r2
 800b604:	4604      	mov	r4, r0
 800b606:	2301      	movs	r3, #1
 800b608:	e7f0      	b.n	800b5ec <_vfiprintf_r+0x1b8>
 800b60a:	ab03      	add	r3, sp, #12
 800b60c:	9300      	str	r3, [sp, #0]
 800b60e:	462a      	mov	r2, r5
 800b610:	4b12      	ldr	r3, [pc, #72]	@ (800b65c <_vfiprintf_r+0x228>)
 800b612:	a904      	add	r1, sp, #16
 800b614:	4630      	mov	r0, r6
 800b616:	f3af 8000 	nop.w
 800b61a:	4607      	mov	r7, r0
 800b61c:	1c78      	adds	r0, r7, #1
 800b61e:	d1d6      	bne.n	800b5ce <_vfiprintf_r+0x19a>
 800b620:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b622:	07d9      	lsls	r1, r3, #31
 800b624:	d405      	bmi.n	800b632 <_vfiprintf_r+0x1fe>
 800b626:	89ab      	ldrh	r3, [r5, #12]
 800b628:	059a      	lsls	r2, r3, #22
 800b62a:	d402      	bmi.n	800b632 <_vfiprintf_r+0x1fe>
 800b62c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b62e:	f7ff fdcf 	bl	800b1d0 <__retarget_lock_release_recursive>
 800b632:	89ab      	ldrh	r3, [r5, #12]
 800b634:	065b      	lsls	r3, r3, #25
 800b636:	f53f af1f 	bmi.w	800b478 <_vfiprintf_r+0x44>
 800b63a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b63c:	e71e      	b.n	800b47c <_vfiprintf_r+0x48>
 800b63e:	ab03      	add	r3, sp, #12
 800b640:	9300      	str	r3, [sp, #0]
 800b642:	462a      	mov	r2, r5
 800b644:	4b05      	ldr	r3, [pc, #20]	@ (800b65c <_vfiprintf_r+0x228>)
 800b646:	a904      	add	r1, sp, #16
 800b648:	4630      	mov	r0, r6
 800b64a:	f000 f879 	bl	800b740 <_printf_i>
 800b64e:	e7e4      	b.n	800b61a <_vfiprintf_r+0x1e6>
 800b650:	08011e3c 	.word	0x08011e3c
 800b654:	08011e46 	.word	0x08011e46
 800b658:	00000000 	.word	0x00000000
 800b65c:	0800b40f 	.word	0x0800b40f
 800b660:	08011e42 	.word	0x08011e42

0800b664 <_printf_common>:
 800b664:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b668:	4616      	mov	r6, r2
 800b66a:	4698      	mov	r8, r3
 800b66c:	688a      	ldr	r2, [r1, #8]
 800b66e:	690b      	ldr	r3, [r1, #16]
 800b670:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b674:	4293      	cmp	r3, r2
 800b676:	bfb8      	it	lt
 800b678:	4613      	movlt	r3, r2
 800b67a:	6033      	str	r3, [r6, #0]
 800b67c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b680:	4607      	mov	r7, r0
 800b682:	460c      	mov	r4, r1
 800b684:	b10a      	cbz	r2, 800b68a <_printf_common+0x26>
 800b686:	3301      	adds	r3, #1
 800b688:	6033      	str	r3, [r6, #0]
 800b68a:	6823      	ldr	r3, [r4, #0]
 800b68c:	0699      	lsls	r1, r3, #26
 800b68e:	bf42      	ittt	mi
 800b690:	6833      	ldrmi	r3, [r6, #0]
 800b692:	3302      	addmi	r3, #2
 800b694:	6033      	strmi	r3, [r6, #0]
 800b696:	6825      	ldr	r5, [r4, #0]
 800b698:	f015 0506 	ands.w	r5, r5, #6
 800b69c:	d106      	bne.n	800b6ac <_printf_common+0x48>
 800b69e:	f104 0a19 	add.w	sl, r4, #25
 800b6a2:	68e3      	ldr	r3, [r4, #12]
 800b6a4:	6832      	ldr	r2, [r6, #0]
 800b6a6:	1a9b      	subs	r3, r3, r2
 800b6a8:	42ab      	cmp	r3, r5
 800b6aa:	dc26      	bgt.n	800b6fa <_printf_common+0x96>
 800b6ac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b6b0:	6822      	ldr	r2, [r4, #0]
 800b6b2:	3b00      	subs	r3, #0
 800b6b4:	bf18      	it	ne
 800b6b6:	2301      	movne	r3, #1
 800b6b8:	0692      	lsls	r2, r2, #26
 800b6ba:	d42b      	bmi.n	800b714 <_printf_common+0xb0>
 800b6bc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b6c0:	4641      	mov	r1, r8
 800b6c2:	4638      	mov	r0, r7
 800b6c4:	47c8      	blx	r9
 800b6c6:	3001      	adds	r0, #1
 800b6c8:	d01e      	beq.n	800b708 <_printf_common+0xa4>
 800b6ca:	6823      	ldr	r3, [r4, #0]
 800b6cc:	6922      	ldr	r2, [r4, #16]
 800b6ce:	f003 0306 	and.w	r3, r3, #6
 800b6d2:	2b04      	cmp	r3, #4
 800b6d4:	bf02      	ittt	eq
 800b6d6:	68e5      	ldreq	r5, [r4, #12]
 800b6d8:	6833      	ldreq	r3, [r6, #0]
 800b6da:	1aed      	subeq	r5, r5, r3
 800b6dc:	68a3      	ldr	r3, [r4, #8]
 800b6de:	bf0c      	ite	eq
 800b6e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b6e4:	2500      	movne	r5, #0
 800b6e6:	4293      	cmp	r3, r2
 800b6e8:	bfc4      	itt	gt
 800b6ea:	1a9b      	subgt	r3, r3, r2
 800b6ec:	18ed      	addgt	r5, r5, r3
 800b6ee:	2600      	movs	r6, #0
 800b6f0:	341a      	adds	r4, #26
 800b6f2:	42b5      	cmp	r5, r6
 800b6f4:	d11a      	bne.n	800b72c <_printf_common+0xc8>
 800b6f6:	2000      	movs	r0, #0
 800b6f8:	e008      	b.n	800b70c <_printf_common+0xa8>
 800b6fa:	2301      	movs	r3, #1
 800b6fc:	4652      	mov	r2, sl
 800b6fe:	4641      	mov	r1, r8
 800b700:	4638      	mov	r0, r7
 800b702:	47c8      	blx	r9
 800b704:	3001      	adds	r0, #1
 800b706:	d103      	bne.n	800b710 <_printf_common+0xac>
 800b708:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b70c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b710:	3501      	adds	r5, #1
 800b712:	e7c6      	b.n	800b6a2 <_printf_common+0x3e>
 800b714:	18e1      	adds	r1, r4, r3
 800b716:	1c5a      	adds	r2, r3, #1
 800b718:	2030      	movs	r0, #48	@ 0x30
 800b71a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b71e:	4422      	add	r2, r4
 800b720:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b724:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b728:	3302      	adds	r3, #2
 800b72a:	e7c7      	b.n	800b6bc <_printf_common+0x58>
 800b72c:	2301      	movs	r3, #1
 800b72e:	4622      	mov	r2, r4
 800b730:	4641      	mov	r1, r8
 800b732:	4638      	mov	r0, r7
 800b734:	47c8      	blx	r9
 800b736:	3001      	adds	r0, #1
 800b738:	d0e6      	beq.n	800b708 <_printf_common+0xa4>
 800b73a:	3601      	adds	r6, #1
 800b73c:	e7d9      	b.n	800b6f2 <_printf_common+0x8e>
	...

0800b740 <_printf_i>:
 800b740:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b744:	7e0f      	ldrb	r7, [r1, #24]
 800b746:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b748:	2f78      	cmp	r7, #120	@ 0x78
 800b74a:	4691      	mov	r9, r2
 800b74c:	4680      	mov	r8, r0
 800b74e:	460c      	mov	r4, r1
 800b750:	469a      	mov	sl, r3
 800b752:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b756:	d807      	bhi.n	800b768 <_printf_i+0x28>
 800b758:	2f62      	cmp	r7, #98	@ 0x62
 800b75a:	d80a      	bhi.n	800b772 <_printf_i+0x32>
 800b75c:	2f00      	cmp	r7, #0
 800b75e:	f000 80d1 	beq.w	800b904 <_printf_i+0x1c4>
 800b762:	2f58      	cmp	r7, #88	@ 0x58
 800b764:	f000 80b8 	beq.w	800b8d8 <_printf_i+0x198>
 800b768:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b76c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b770:	e03a      	b.n	800b7e8 <_printf_i+0xa8>
 800b772:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b776:	2b15      	cmp	r3, #21
 800b778:	d8f6      	bhi.n	800b768 <_printf_i+0x28>
 800b77a:	a101      	add	r1, pc, #4	@ (adr r1, 800b780 <_printf_i+0x40>)
 800b77c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b780:	0800b7d9 	.word	0x0800b7d9
 800b784:	0800b7ed 	.word	0x0800b7ed
 800b788:	0800b769 	.word	0x0800b769
 800b78c:	0800b769 	.word	0x0800b769
 800b790:	0800b769 	.word	0x0800b769
 800b794:	0800b769 	.word	0x0800b769
 800b798:	0800b7ed 	.word	0x0800b7ed
 800b79c:	0800b769 	.word	0x0800b769
 800b7a0:	0800b769 	.word	0x0800b769
 800b7a4:	0800b769 	.word	0x0800b769
 800b7a8:	0800b769 	.word	0x0800b769
 800b7ac:	0800b8eb 	.word	0x0800b8eb
 800b7b0:	0800b817 	.word	0x0800b817
 800b7b4:	0800b8a5 	.word	0x0800b8a5
 800b7b8:	0800b769 	.word	0x0800b769
 800b7bc:	0800b769 	.word	0x0800b769
 800b7c0:	0800b90d 	.word	0x0800b90d
 800b7c4:	0800b769 	.word	0x0800b769
 800b7c8:	0800b817 	.word	0x0800b817
 800b7cc:	0800b769 	.word	0x0800b769
 800b7d0:	0800b769 	.word	0x0800b769
 800b7d4:	0800b8ad 	.word	0x0800b8ad
 800b7d8:	6833      	ldr	r3, [r6, #0]
 800b7da:	1d1a      	adds	r2, r3, #4
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	6032      	str	r2, [r6, #0]
 800b7e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b7e4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b7e8:	2301      	movs	r3, #1
 800b7ea:	e09c      	b.n	800b926 <_printf_i+0x1e6>
 800b7ec:	6833      	ldr	r3, [r6, #0]
 800b7ee:	6820      	ldr	r0, [r4, #0]
 800b7f0:	1d19      	adds	r1, r3, #4
 800b7f2:	6031      	str	r1, [r6, #0]
 800b7f4:	0606      	lsls	r6, r0, #24
 800b7f6:	d501      	bpl.n	800b7fc <_printf_i+0xbc>
 800b7f8:	681d      	ldr	r5, [r3, #0]
 800b7fa:	e003      	b.n	800b804 <_printf_i+0xc4>
 800b7fc:	0645      	lsls	r5, r0, #25
 800b7fe:	d5fb      	bpl.n	800b7f8 <_printf_i+0xb8>
 800b800:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b804:	2d00      	cmp	r5, #0
 800b806:	da03      	bge.n	800b810 <_printf_i+0xd0>
 800b808:	232d      	movs	r3, #45	@ 0x2d
 800b80a:	426d      	negs	r5, r5
 800b80c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b810:	4858      	ldr	r0, [pc, #352]	@ (800b974 <_printf_i+0x234>)
 800b812:	230a      	movs	r3, #10
 800b814:	e011      	b.n	800b83a <_printf_i+0xfa>
 800b816:	6821      	ldr	r1, [r4, #0]
 800b818:	6833      	ldr	r3, [r6, #0]
 800b81a:	0608      	lsls	r0, r1, #24
 800b81c:	f853 5b04 	ldr.w	r5, [r3], #4
 800b820:	d402      	bmi.n	800b828 <_printf_i+0xe8>
 800b822:	0649      	lsls	r1, r1, #25
 800b824:	bf48      	it	mi
 800b826:	b2ad      	uxthmi	r5, r5
 800b828:	2f6f      	cmp	r7, #111	@ 0x6f
 800b82a:	4852      	ldr	r0, [pc, #328]	@ (800b974 <_printf_i+0x234>)
 800b82c:	6033      	str	r3, [r6, #0]
 800b82e:	bf14      	ite	ne
 800b830:	230a      	movne	r3, #10
 800b832:	2308      	moveq	r3, #8
 800b834:	2100      	movs	r1, #0
 800b836:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b83a:	6866      	ldr	r6, [r4, #4]
 800b83c:	60a6      	str	r6, [r4, #8]
 800b83e:	2e00      	cmp	r6, #0
 800b840:	db05      	blt.n	800b84e <_printf_i+0x10e>
 800b842:	6821      	ldr	r1, [r4, #0]
 800b844:	432e      	orrs	r6, r5
 800b846:	f021 0104 	bic.w	r1, r1, #4
 800b84a:	6021      	str	r1, [r4, #0]
 800b84c:	d04b      	beq.n	800b8e6 <_printf_i+0x1a6>
 800b84e:	4616      	mov	r6, r2
 800b850:	fbb5 f1f3 	udiv	r1, r5, r3
 800b854:	fb03 5711 	mls	r7, r3, r1, r5
 800b858:	5dc7      	ldrb	r7, [r0, r7]
 800b85a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b85e:	462f      	mov	r7, r5
 800b860:	42bb      	cmp	r3, r7
 800b862:	460d      	mov	r5, r1
 800b864:	d9f4      	bls.n	800b850 <_printf_i+0x110>
 800b866:	2b08      	cmp	r3, #8
 800b868:	d10b      	bne.n	800b882 <_printf_i+0x142>
 800b86a:	6823      	ldr	r3, [r4, #0]
 800b86c:	07df      	lsls	r7, r3, #31
 800b86e:	d508      	bpl.n	800b882 <_printf_i+0x142>
 800b870:	6923      	ldr	r3, [r4, #16]
 800b872:	6861      	ldr	r1, [r4, #4]
 800b874:	4299      	cmp	r1, r3
 800b876:	bfde      	ittt	le
 800b878:	2330      	movle	r3, #48	@ 0x30
 800b87a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b87e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800b882:	1b92      	subs	r2, r2, r6
 800b884:	6122      	str	r2, [r4, #16]
 800b886:	f8cd a000 	str.w	sl, [sp]
 800b88a:	464b      	mov	r3, r9
 800b88c:	aa03      	add	r2, sp, #12
 800b88e:	4621      	mov	r1, r4
 800b890:	4640      	mov	r0, r8
 800b892:	f7ff fee7 	bl	800b664 <_printf_common>
 800b896:	3001      	adds	r0, #1
 800b898:	d14a      	bne.n	800b930 <_printf_i+0x1f0>
 800b89a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b89e:	b004      	add	sp, #16
 800b8a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8a4:	6823      	ldr	r3, [r4, #0]
 800b8a6:	f043 0320 	orr.w	r3, r3, #32
 800b8aa:	6023      	str	r3, [r4, #0]
 800b8ac:	4832      	ldr	r0, [pc, #200]	@ (800b978 <_printf_i+0x238>)
 800b8ae:	2778      	movs	r7, #120	@ 0x78
 800b8b0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b8b4:	6823      	ldr	r3, [r4, #0]
 800b8b6:	6831      	ldr	r1, [r6, #0]
 800b8b8:	061f      	lsls	r7, r3, #24
 800b8ba:	f851 5b04 	ldr.w	r5, [r1], #4
 800b8be:	d402      	bmi.n	800b8c6 <_printf_i+0x186>
 800b8c0:	065f      	lsls	r7, r3, #25
 800b8c2:	bf48      	it	mi
 800b8c4:	b2ad      	uxthmi	r5, r5
 800b8c6:	6031      	str	r1, [r6, #0]
 800b8c8:	07d9      	lsls	r1, r3, #31
 800b8ca:	bf44      	itt	mi
 800b8cc:	f043 0320 	orrmi.w	r3, r3, #32
 800b8d0:	6023      	strmi	r3, [r4, #0]
 800b8d2:	b11d      	cbz	r5, 800b8dc <_printf_i+0x19c>
 800b8d4:	2310      	movs	r3, #16
 800b8d6:	e7ad      	b.n	800b834 <_printf_i+0xf4>
 800b8d8:	4826      	ldr	r0, [pc, #152]	@ (800b974 <_printf_i+0x234>)
 800b8da:	e7e9      	b.n	800b8b0 <_printf_i+0x170>
 800b8dc:	6823      	ldr	r3, [r4, #0]
 800b8de:	f023 0320 	bic.w	r3, r3, #32
 800b8e2:	6023      	str	r3, [r4, #0]
 800b8e4:	e7f6      	b.n	800b8d4 <_printf_i+0x194>
 800b8e6:	4616      	mov	r6, r2
 800b8e8:	e7bd      	b.n	800b866 <_printf_i+0x126>
 800b8ea:	6833      	ldr	r3, [r6, #0]
 800b8ec:	6825      	ldr	r5, [r4, #0]
 800b8ee:	6961      	ldr	r1, [r4, #20]
 800b8f0:	1d18      	adds	r0, r3, #4
 800b8f2:	6030      	str	r0, [r6, #0]
 800b8f4:	062e      	lsls	r6, r5, #24
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	d501      	bpl.n	800b8fe <_printf_i+0x1be>
 800b8fa:	6019      	str	r1, [r3, #0]
 800b8fc:	e002      	b.n	800b904 <_printf_i+0x1c4>
 800b8fe:	0668      	lsls	r0, r5, #25
 800b900:	d5fb      	bpl.n	800b8fa <_printf_i+0x1ba>
 800b902:	8019      	strh	r1, [r3, #0]
 800b904:	2300      	movs	r3, #0
 800b906:	6123      	str	r3, [r4, #16]
 800b908:	4616      	mov	r6, r2
 800b90a:	e7bc      	b.n	800b886 <_printf_i+0x146>
 800b90c:	6833      	ldr	r3, [r6, #0]
 800b90e:	1d1a      	adds	r2, r3, #4
 800b910:	6032      	str	r2, [r6, #0]
 800b912:	681e      	ldr	r6, [r3, #0]
 800b914:	6862      	ldr	r2, [r4, #4]
 800b916:	2100      	movs	r1, #0
 800b918:	4630      	mov	r0, r6
 800b91a:	f7f4 fc59 	bl	80001d0 <memchr>
 800b91e:	b108      	cbz	r0, 800b924 <_printf_i+0x1e4>
 800b920:	1b80      	subs	r0, r0, r6
 800b922:	6060      	str	r0, [r4, #4]
 800b924:	6863      	ldr	r3, [r4, #4]
 800b926:	6123      	str	r3, [r4, #16]
 800b928:	2300      	movs	r3, #0
 800b92a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b92e:	e7aa      	b.n	800b886 <_printf_i+0x146>
 800b930:	6923      	ldr	r3, [r4, #16]
 800b932:	4632      	mov	r2, r6
 800b934:	4649      	mov	r1, r9
 800b936:	4640      	mov	r0, r8
 800b938:	47d0      	blx	sl
 800b93a:	3001      	adds	r0, #1
 800b93c:	d0ad      	beq.n	800b89a <_printf_i+0x15a>
 800b93e:	6823      	ldr	r3, [r4, #0]
 800b940:	079b      	lsls	r3, r3, #30
 800b942:	d413      	bmi.n	800b96c <_printf_i+0x22c>
 800b944:	68e0      	ldr	r0, [r4, #12]
 800b946:	9b03      	ldr	r3, [sp, #12]
 800b948:	4298      	cmp	r0, r3
 800b94a:	bfb8      	it	lt
 800b94c:	4618      	movlt	r0, r3
 800b94e:	e7a6      	b.n	800b89e <_printf_i+0x15e>
 800b950:	2301      	movs	r3, #1
 800b952:	4632      	mov	r2, r6
 800b954:	4649      	mov	r1, r9
 800b956:	4640      	mov	r0, r8
 800b958:	47d0      	blx	sl
 800b95a:	3001      	adds	r0, #1
 800b95c:	d09d      	beq.n	800b89a <_printf_i+0x15a>
 800b95e:	3501      	adds	r5, #1
 800b960:	68e3      	ldr	r3, [r4, #12]
 800b962:	9903      	ldr	r1, [sp, #12]
 800b964:	1a5b      	subs	r3, r3, r1
 800b966:	42ab      	cmp	r3, r5
 800b968:	dcf2      	bgt.n	800b950 <_printf_i+0x210>
 800b96a:	e7eb      	b.n	800b944 <_printf_i+0x204>
 800b96c:	2500      	movs	r5, #0
 800b96e:	f104 0619 	add.w	r6, r4, #25
 800b972:	e7f5      	b.n	800b960 <_printf_i+0x220>
 800b974:	08011e4d 	.word	0x08011e4d
 800b978:	08011e5e 	.word	0x08011e5e

0800b97c <__sflush_r>:
 800b97c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b980:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b984:	0716      	lsls	r6, r2, #28
 800b986:	4605      	mov	r5, r0
 800b988:	460c      	mov	r4, r1
 800b98a:	d454      	bmi.n	800ba36 <__sflush_r+0xba>
 800b98c:	684b      	ldr	r3, [r1, #4]
 800b98e:	2b00      	cmp	r3, #0
 800b990:	dc02      	bgt.n	800b998 <__sflush_r+0x1c>
 800b992:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b994:	2b00      	cmp	r3, #0
 800b996:	dd48      	ble.n	800ba2a <__sflush_r+0xae>
 800b998:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b99a:	2e00      	cmp	r6, #0
 800b99c:	d045      	beq.n	800ba2a <__sflush_r+0xae>
 800b99e:	2300      	movs	r3, #0
 800b9a0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b9a4:	682f      	ldr	r7, [r5, #0]
 800b9a6:	6a21      	ldr	r1, [r4, #32]
 800b9a8:	602b      	str	r3, [r5, #0]
 800b9aa:	d030      	beq.n	800ba0e <__sflush_r+0x92>
 800b9ac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b9ae:	89a3      	ldrh	r3, [r4, #12]
 800b9b0:	0759      	lsls	r1, r3, #29
 800b9b2:	d505      	bpl.n	800b9c0 <__sflush_r+0x44>
 800b9b4:	6863      	ldr	r3, [r4, #4]
 800b9b6:	1ad2      	subs	r2, r2, r3
 800b9b8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b9ba:	b10b      	cbz	r3, 800b9c0 <__sflush_r+0x44>
 800b9bc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b9be:	1ad2      	subs	r2, r2, r3
 800b9c0:	2300      	movs	r3, #0
 800b9c2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b9c4:	6a21      	ldr	r1, [r4, #32]
 800b9c6:	4628      	mov	r0, r5
 800b9c8:	47b0      	blx	r6
 800b9ca:	1c43      	adds	r3, r0, #1
 800b9cc:	89a3      	ldrh	r3, [r4, #12]
 800b9ce:	d106      	bne.n	800b9de <__sflush_r+0x62>
 800b9d0:	6829      	ldr	r1, [r5, #0]
 800b9d2:	291d      	cmp	r1, #29
 800b9d4:	d82b      	bhi.n	800ba2e <__sflush_r+0xb2>
 800b9d6:	4a2a      	ldr	r2, [pc, #168]	@ (800ba80 <__sflush_r+0x104>)
 800b9d8:	40ca      	lsrs	r2, r1
 800b9da:	07d6      	lsls	r6, r2, #31
 800b9dc:	d527      	bpl.n	800ba2e <__sflush_r+0xb2>
 800b9de:	2200      	movs	r2, #0
 800b9e0:	6062      	str	r2, [r4, #4]
 800b9e2:	04d9      	lsls	r1, r3, #19
 800b9e4:	6922      	ldr	r2, [r4, #16]
 800b9e6:	6022      	str	r2, [r4, #0]
 800b9e8:	d504      	bpl.n	800b9f4 <__sflush_r+0x78>
 800b9ea:	1c42      	adds	r2, r0, #1
 800b9ec:	d101      	bne.n	800b9f2 <__sflush_r+0x76>
 800b9ee:	682b      	ldr	r3, [r5, #0]
 800b9f0:	b903      	cbnz	r3, 800b9f4 <__sflush_r+0x78>
 800b9f2:	6560      	str	r0, [r4, #84]	@ 0x54
 800b9f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b9f6:	602f      	str	r7, [r5, #0]
 800b9f8:	b1b9      	cbz	r1, 800ba2a <__sflush_r+0xae>
 800b9fa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b9fe:	4299      	cmp	r1, r3
 800ba00:	d002      	beq.n	800ba08 <__sflush_r+0x8c>
 800ba02:	4628      	mov	r0, r5
 800ba04:	f7ff fbf4 	bl	800b1f0 <_free_r>
 800ba08:	2300      	movs	r3, #0
 800ba0a:	6363      	str	r3, [r4, #52]	@ 0x34
 800ba0c:	e00d      	b.n	800ba2a <__sflush_r+0xae>
 800ba0e:	2301      	movs	r3, #1
 800ba10:	4628      	mov	r0, r5
 800ba12:	47b0      	blx	r6
 800ba14:	4602      	mov	r2, r0
 800ba16:	1c50      	adds	r0, r2, #1
 800ba18:	d1c9      	bne.n	800b9ae <__sflush_r+0x32>
 800ba1a:	682b      	ldr	r3, [r5, #0]
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d0c6      	beq.n	800b9ae <__sflush_r+0x32>
 800ba20:	2b1d      	cmp	r3, #29
 800ba22:	d001      	beq.n	800ba28 <__sflush_r+0xac>
 800ba24:	2b16      	cmp	r3, #22
 800ba26:	d11e      	bne.n	800ba66 <__sflush_r+0xea>
 800ba28:	602f      	str	r7, [r5, #0]
 800ba2a:	2000      	movs	r0, #0
 800ba2c:	e022      	b.n	800ba74 <__sflush_r+0xf8>
 800ba2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ba32:	b21b      	sxth	r3, r3
 800ba34:	e01b      	b.n	800ba6e <__sflush_r+0xf2>
 800ba36:	690f      	ldr	r7, [r1, #16]
 800ba38:	2f00      	cmp	r7, #0
 800ba3a:	d0f6      	beq.n	800ba2a <__sflush_r+0xae>
 800ba3c:	0793      	lsls	r3, r2, #30
 800ba3e:	680e      	ldr	r6, [r1, #0]
 800ba40:	bf08      	it	eq
 800ba42:	694b      	ldreq	r3, [r1, #20]
 800ba44:	600f      	str	r7, [r1, #0]
 800ba46:	bf18      	it	ne
 800ba48:	2300      	movne	r3, #0
 800ba4a:	eba6 0807 	sub.w	r8, r6, r7
 800ba4e:	608b      	str	r3, [r1, #8]
 800ba50:	f1b8 0f00 	cmp.w	r8, #0
 800ba54:	dde9      	ble.n	800ba2a <__sflush_r+0xae>
 800ba56:	6a21      	ldr	r1, [r4, #32]
 800ba58:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ba5a:	4643      	mov	r3, r8
 800ba5c:	463a      	mov	r2, r7
 800ba5e:	4628      	mov	r0, r5
 800ba60:	47b0      	blx	r6
 800ba62:	2800      	cmp	r0, #0
 800ba64:	dc08      	bgt.n	800ba78 <__sflush_r+0xfc>
 800ba66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ba6e:	81a3      	strh	r3, [r4, #12]
 800ba70:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ba74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba78:	4407      	add	r7, r0
 800ba7a:	eba8 0800 	sub.w	r8, r8, r0
 800ba7e:	e7e7      	b.n	800ba50 <__sflush_r+0xd4>
 800ba80:	20400001 	.word	0x20400001

0800ba84 <_fflush_r>:
 800ba84:	b538      	push	{r3, r4, r5, lr}
 800ba86:	690b      	ldr	r3, [r1, #16]
 800ba88:	4605      	mov	r5, r0
 800ba8a:	460c      	mov	r4, r1
 800ba8c:	b913      	cbnz	r3, 800ba94 <_fflush_r+0x10>
 800ba8e:	2500      	movs	r5, #0
 800ba90:	4628      	mov	r0, r5
 800ba92:	bd38      	pop	{r3, r4, r5, pc}
 800ba94:	b118      	cbz	r0, 800ba9e <_fflush_r+0x1a>
 800ba96:	6a03      	ldr	r3, [r0, #32]
 800ba98:	b90b      	cbnz	r3, 800ba9e <_fflush_r+0x1a>
 800ba9a:	f7ff f9ff 	bl	800ae9c <__sinit>
 800ba9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d0f3      	beq.n	800ba8e <_fflush_r+0xa>
 800baa6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800baa8:	07d0      	lsls	r0, r2, #31
 800baaa:	d404      	bmi.n	800bab6 <_fflush_r+0x32>
 800baac:	0599      	lsls	r1, r3, #22
 800baae:	d402      	bmi.n	800bab6 <_fflush_r+0x32>
 800bab0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bab2:	f7ff fb8c 	bl	800b1ce <__retarget_lock_acquire_recursive>
 800bab6:	4628      	mov	r0, r5
 800bab8:	4621      	mov	r1, r4
 800baba:	f7ff ff5f 	bl	800b97c <__sflush_r>
 800babe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bac0:	07da      	lsls	r2, r3, #31
 800bac2:	4605      	mov	r5, r0
 800bac4:	d4e4      	bmi.n	800ba90 <_fflush_r+0xc>
 800bac6:	89a3      	ldrh	r3, [r4, #12]
 800bac8:	059b      	lsls	r3, r3, #22
 800baca:	d4e1      	bmi.n	800ba90 <_fflush_r+0xc>
 800bacc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bace:	f7ff fb7f 	bl	800b1d0 <__retarget_lock_release_recursive>
 800bad2:	e7dd      	b.n	800ba90 <_fflush_r+0xc>

0800bad4 <__swhatbuf_r>:
 800bad4:	b570      	push	{r4, r5, r6, lr}
 800bad6:	460c      	mov	r4, r1
 800bad8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800badc:	2900      	cmp	r1, #0
 800bade:	b096      	sub	sp, #88	@ 0x58
 800bae0:	4615      	mov	r5, r2
 800bae2:	461e      	mov	r6, r3
 800bae4:	da0d      	bge.n	800bb02 <__swhatbuf_r+0x2e>
 800bae6:	89a3      	ldrh	r3, [r4, #12]
 800bae8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800baec:	f04f 0100 	mov.w	r1, #0
 800baf0:	bf14      	ite	ne
 800baf2:	2340      	movne	r3, #64	@ 0x40
 800baf4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800baf8:	2000      	movs	r0, #0
 800bafa:	6031      	str	r1, [r6, #0]
 800bafc:	602b      	str	r3, [r5, #0]
 800bafe:	b016      	add	sp, #88	@ 0x58
 800bb00:	bd70      	pop	{r4, r5, r6, pc}
 800bb02:	466a      	mov	r2, sp
 800bb04:	f000 f848 	bl	800bb98 <_fstat_r>
 800bb08:	2800      	cmp	r0, #0
 800bb0a:	dbec      	blt.n	800bae6 <__swhatbuf_r+0x12>
 800bb0c:	9901      	ldr	r1, [sp, #4]
 800bb0e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bb12:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bb16:	4259      	negs	r1, r3
 800bb18:	4159      	adcs	r1, r3
 800bb1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bb1e:	e7eb      	b.n	800baf8 <__swhatbuf_r+0x24>

0800bb20 <__smakebuf_r>:
 800bb20:	898b      	ldrh	r3, [r1, #12]
 800bb22:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bb24:	079d      	lsls	r5, r3, #30
 800bb26:	4606      	mov	r6, r0
 800bb28:	460c      	mov	r4, r1
 800bb2a:	d507      	bpl.n	800bb3c <__smakebuf_r+0x1c>
 800bb2c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bb30:	6023      	str	r3, [r4, #0]
 800bb32:	6123      	str	r3, [r4, #16]
 800bb34:	2301      	movs	r3, #1
 800bb36:	6163      	str	r3, [r4, #20]
 800bb38:	b003      	add	sp, #12
 800bb3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb3c:	ab01      	add	r3, sp, #4
 800bb3e:	466a      	mov	r2, sp
 800bb40:	f7ff ffc8 	bl	800bad4 <__swhatbuf_r>
 800bb44:	9f00      	ldr	r7, [sp, #0]
 800bb46:	4605      	mov	r5, r0
 800bb48:	4639      	mov	r1, r7
 800bb4a:	4630      	mov	r0, r6
 800bb4c:	f7ff fbbc 	bl	800b2c8 <_malloc_r>
 800bb50:	b948      	cbnz	r0, 800bb66 <__smakebuf_r+0x46>
 800bb52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb56:	059a      	lsls	r2, r3, #22
 800bb58:	d4ee      	bmi.n	800bb38 <__smakebuf_r+0x18>
 800bb5a:	f023 0303 	bic.w	r3, r3, #3
 800bb5e:	f043 0302 	orr.w	r3, r3, #2
 800bb62:	81a3      	strh	r3, [r4, #12]
 800bb64:	e7e2      	b.n	800bb2c <__smakebuf_r+0xc>
 800bb66:	89a3      	ldrh	r3, [r4, #12]
 800bb68:	6020      	str	r0, [r4, #0]
 800bb6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bb6e:	81a3      	strh	r3, [r4, #12]
 800bb70:	9b01      	ldr	r3, [sp, #4]
 800bb72:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bb76:	b15b      	cbz	r3, 800bb90 <__smakebuf_r+0x70>
 800bb78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bb7c:	4630      	mov	r0, r6
 800bb7e:	f000 f81d 	bl	800bbbc <_isatty_r>
 800bb82:	b128      	cbz	r0, 800bb90 <__smakebuf_r+0x70>
 800bb84:	89a3      	ldrh	r3, [r4, #12]
 800bb86:	f023 0303 	bic.w	r3, r3, #3
 800bb8a:	f043 0301 	orr.w	r3, r3, #1
 800bb8e:	81a3      	strh	r3, [r4, #12]
 800bb90:	89a3      	ldrh	r3, [r4, #12]
 800bb92:	431d      	orrs	r5, r3
 800bb94:	81a5      	strh	r5, [r4, #12]
 800bb96:	e7cf      	b.n	800bb38 <__smakebuf_r+0x18>

0800bb98 <_fstat_r>:
 800bb98:	b538      	push	{r3, r4, r5, lr}
 800bb9a:	4d07      	ldr	r5, [pc, #28]	@ (800bbb8 <_fstat_r+0x20>)
 800bb9c:	2300      	movs	r3, #0
 800bb9e:	4604      	mov	r4, r0
 800bba0:	4608      	mov	r0, r1
 800bba2:	4611      	mov	r1, r2
 800bba4:	602b      	str	r3, [r5, #0]
 800bba6:	f7f5 fde0 	bl	800176a <_fstat>
 800bbaa:	1c43      	adds	r3, r0, #1
 800bbac:	d102      	bne.n	800bbb4 <_fstat_r+0x1c>
 800bbae:	682b      	ldr	r3, [r5, #0]
 800bbb0:	b103      	cbz	r3, 800bbb4 <_fstat_r+0x1c>
 800bbb2:	6023      	str	r3, [r4, #0]
 800bbb4:	bd38      	pop	{r3, r4, r5, pc}
 800bbb6:	bf00      	nop
 800bbb8:	200038c4 	.word	0x200038c4

0800bbbc <_isatty_r>:
 800bbbc:	b538      	push	{r3, r4, r5, lr}
 800bbbe:	4d06      	ldr	r5, [pc, #24]	@ (800bbd8 <_isatty_r+0x1c>)
 800bbc0:	2300      	movs	r3, #0
 800bbc2:	4604      	mov	r4, r0
 800bbc4:	4608      	mov	r0, r1
 800bbc6:	602b      	str	r3, [r5, #0]
 800bbc8:	f7f5 fddf 	bl	800178a <_isatty>
 800bbcc:	1c43      	adds	r3, r0, #1
 800bbce:	d102      	bne.n	800bbd6 <_isatty_r+0x1a>
 800bbd0:	682b      	ldr	r3, [r5, #0]
 800bbd2:	b103      	cbz	r3, 800bbd6 <_isatty_r+0x1a>
 800bbd4:	6023      	str	r3, [r4, #0]
 800bbd6:	bd38      	pop	{r3, r4, r5, pc}
 800bbd8:	200038c4 	.word	0x200038c4

0800bbdc <_sbrk_r>:
 800bbdc:	b538      	push	{r3, r4, r5, lr}
 800bbde:	4d06      	ldr	r5, [pc, #24]	@ (800bbf8 <_sbrk_r+0x1c>)
 800bbe0:	2300      	movs	r3, #0
 800bbe2:	4604      	mov	r4, r0
 800bbe4:	4608      	mov	r0, r1
 800bbe6:	602b      	str	r3, [r5, #0]
 800bbe8:	f7f5 fde8 	bl	80017bc <_sbrk>
 800bbec:	1c43      	adds	r3, r0, #1
 800bbee:	d102      	bne.n	800bbf6 <_sbrk_r+0x1a>
 800bbf0:	682b      	ldr	r3, [r5, #0]
 800bbf2:	b103      	cbz	r3, 800bbf6 <_sbrk_r+0x1a>
 800bbf4:	6023      	str	r3, [r4, #0]
 800bbf6:	bd38      	pop	{r3, r4, r5, pc}
 800bbf8:	200038c4 	.word	0x200038c4

0800bbfc <_init>:
 800bbfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbfe:	bf00      	nop
 800bc00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc02:	bc08      	pop	{r3}
 800bc04:	469e      	mov	lr, r3
 800bc06:	4770      	bx	lr

0800bc08 <_fini>:
 800bc08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc0a:	bf00      	nop
 800bc0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc0e:	bc08      	pop	{r3}
 800bc10:	469e      	mov	lr, r3
 800bc12:	4770      	bx	lr
