$date
	Mon Oct 16 00:31:07 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_instr_mem $end
$var wire 32 ! read [31:0] $end
$var parameter 32 " vindx $end
$var reg 32 # address [31:0] $end
$var reg 32 $ read_exp [31:0] $end
$scope module dut $end
$var wire 32 % a [31:0] $end
$var wire 32 & rd [31:0] $end
$var parameter 32 ' N $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ( i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1100 '
b110 "
$end
#0
$dumpvars
b0 (
b1001001011100010011111100011011 &
b0 %
b1001001011100010011111100011011 $
b0 #
b1001001011100010011111100011011 !
$end
#10
b11100111100110001010000011101111 !
b11100111100110001010000011101111 &
b100 #
b100 %
b11100111100110001010000011101111 $
b1 (
#20
b100001100010001011101001010 !
b100001100010001011101001010 &
b1000 #
b1000 %
b100001100010001011101001010 $
b10 (
#30
b1111010101001001010010101111011 !
b1111010101001001010010101111011 &
b1100 #
b1100 %
b1111010101001001010010101111011 $
b11 (
#40
b0 !
b0 &
b10000 #
b10000 %
b0 $
b100 (
#50
b1001001011100010011111100011011 !
b1001001011100010011111100011011 &
b111000000000000000000000000 #
b111000000000000000000000000 %
b1001001011100010011111100011011 $
b101 (
#60
b110 (
