============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Dec 04 2025  01:15:55 pm
  Module:                 fifo
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (5802 ps) Setup Check with Pin dout_reg[4]/CK->D
          Group: clk
     Startpoint: (R) rd_en
          Clock: (R) clk
       Endpoint: (R) dout_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            3     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            3     
                                              
             Setup:-     212                  
       Uncertainty:-     200                  
     Required Time:=    9588                  
      Launch Clock:-       3                  
       Input Delay:-    2000                  
         Data Path:-    1783                  
             Slack:=    5802                  

Exceptions/Constraints:
  input_delay             2000            fifo.sdc_line_3_1_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  rd_en          -       -     R     (arrival)      1  2.8     3     0    2003    (-,-) 
  g6038__7410/Y  -       B->Y  F     NAND2BX1       6 25.1   356   250    2252    (-,-) 
  g5988/Y        -       A->Y  R     CLKINVX1       2  4.5   121   112    2364    (-,-) 
  g5937__1666/Y  -       B->Y  F     NAND2XL       11 21.1   513   384    2748    (-,-) 
  g5928/Y        -       A->Y  R     CLKINVX1       2  5.6   161   141    2890    (-,-) 
  g5918__9945/Y  -       C->Y  F     NAND3X1        4  7.9   209   184    3074    (-,-) 
  g5907__1617/Y  -       B->Y  R     NOR2XL         8 12.8   397   339    3413    (-,-) 
  g5832__7098/Y  -       A0->Y F     AOI22XL        1  1.5   159   140    3553    (-,-) 
  g5792__6131/Y  -       A->Y  R     NAND4XL        1  1.7    88    99    3652    (-,-) 
  g5781__6260/Y  -       B0->Y F     AOI211XL       1  1.6   188    59    3712    (-,-) 
  g5777/Y        -       A->Y  R     INVXL          1  1.6    72    74    3786    (-,-) 
  dout_reg[4]/D  <<<     -     R     DFFQX1         1    -     -     0    3786    (-,-) 
#---------------------------------------------------------------------------------------

