#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55e41e1bb160 .scope module, "d_flip_flop_tb" "d_flip_flop_tb" 2 3;
 .timescale -9 -11;
v0x55e41e1e8500_0 .var "COND", 0 0;
v0x55e41e1e8610_0 .var "DATA", 0 0;
v0x55e41e1e8720_0 .net "Q", 0 0, L_0x55e41e1e99b0;  1 drivers
v0x55e41e1e87c0_0 .net "QN", 0 0, L_0x55e41e1e9b60;  1 drivers
v0x55e41e1e8860_0 .var "delay", 3 0;
v0x55e41e1e8950_0 .var/i "i", 31 0;
v0x55e41e1e8a30_0 .var/real "period", 0 0;
v0x55e41e1e8af0_0 .var/i "seed", 31 0;
S_0x55e41e1bf050 .scope module, "d_flip_flop_inst" "d_flip_flop" 2 15, 3 1 0, S_0x55e41e1bb160;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "d_i"
    .port_info 1 /INPUT 1 "c_i"
    .port_info 2 /OUTPUT 1 "q_o"
    .port_info 3 /OUTPUT 1 "qn_o"
L_0x55e41e1e93c0 .functor NOT 1, v0x55e41e1e8500_0, C4<0>, C4<0>, C4<0>;
v0x55e41e1e80a0_0 .net "c_i", 0 0, v0x55e41e1e8500_0;  1 drivers
v0x55e41e1e8160_0 .net "d_i", 0 0, v0x55e41e1e8610_0;  1 drivers
v0x55e41e1e8230_0 .net "q_o", 0 0, L_0x55e41e1e99b0;  alias, 1 drivers
v0x55e41e1e8300_0 .net "qm", 0 0, L_0x55e41e1e9150;  1 drivers
v0x55e41e1e83a0_0 .net "qn_o", 0 0, L_0x55e41e1e9b60;  alias, 1 drivers
S_0x55e41e192050 .scope module, "d_latch_master" "d_latch" 3 15, 4 1 0, S_0x55e41e1bf050;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "d_i"
    .port_info 1 /INPUT 1 "c_i"
    .port_info 2 /OUTPUT 1 "q_o"
    .port_info 3 /OUTPUT 1 "qn_o"
L_0x55e41e1e8bd0 .functor NOT 1, v0x55e41e1e8610_0, C4<0>, C4<0>, C4<0>;
L_0x55e41e1e8c60 .functor AND 1, L_0x55e41e1e93c0, L_0x55e41e1e8bd0, C4<1>, C4<1>;
L_0x55e41e1e8d40 .functor NOT 1, L_0x55e41e1e8c60, C4<0>, C4<0>, C4<0>;
L_0x55e41e1e8e50 .functor AND 1, v0x55e41e1e8610_0, L_0x55e41e1e93c0, C4<1>, C4<1>;
L_0x55e41e1e8f80 .functor NOT 1, L_0x55e41e1e8e50, C4<0>, C4<0>, C4<0>;
v0x55e41e1e6730_0 .net *"_s0", 0 0, L_0x55e41e1e8bd0;  1 drivers
v0x55e41e1e6830_0 .net *"_s2", 0 0, L_0x55e41e1e8c60;  1 drivers
v0x55e41e1e6910_0 .net *"_s6", 0 0, L_0x55e41e1e8e50;  1 drivers
v0x55e41e1e69d0_0 .net "c_i", 0 0, L_0x55e41e1e93c0;  1 drivers
v0x55e41e1e6a90_0 .net "d_i", 0 0, v0x55e41e1e8610_0;  alias, 1 drivers
v0x55e41e1e6ba0_0 .net "q_o", 0 0, L_0x55e41e1e9150;  alias, 1 drivers
v0x55e41e1e6c40_0 .net "qn_o", 0 0, L_0x55e41e1e9300;  1 drivers
v0x55e41e1e6ce0_0 .net "r", 0 0, L_0x55e41e1e8d40;  1 drivers
v0x55e41e1e6db0_0 .net "s", 0 0, L_0x55e41e1e8f80;  1 drivers
S_0x55e41e192220 .scope module, "sr_latch_inst" "sr_and_latch" 4 19, 5 1 0, S_0x55e41e192050;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "r_i"
    .port_info 1 /INPUT 1 "s_i"
    .port_info 2 /OUTPUT 1 "q_o"
    .port_info 3 /OUTPUT 1 "qn_o"
L_0x55e41e1e9090 .functor AND 1, L_0x55e41e1e8f80, L_0x55e41e1e9300, C4<1>, C4<1>;
L_0x55e41e1e9150 .functor NOT 1, L_0x55e41e1e9090, C4<0>, C4<0>, C4<0>;
L_0x55e41e1e9270 .functor AND 1, L_0x55e41e1e8d40, L_0x55e41e1e9150, C4<1>, C4<1>;
L_0x55e41e1e9300 .functor NOT 1, L_0x55e41e1e9270, C4<0>, C4<0>, C4<0>;
v0x55e41e1ba020_0 .net *"_s0", 0 0, L_0x55e41e1e9090;  1 drivers
v0x55e41e1bf220_0 .net *"_s4", 0 0, L_0x55e41e1e9270;  1 drivers
v0x55e41e1e6380_0 .net "q_o", 0 0, L_0x55e41e1e9150;  alias, 1 drivers
v0x55e41e1e6420_0 .net "qn_o", 0 0, L_0x55e41e1e9300;  alias, 1 drivers
v0x55e41e1e64e0_0 .net "r_i", 0 0, L_0x55e41e1e8d40;  alias, 1 drivers
v0x55e41e1e65f0_0 .net "s_i", 0 0, L_0x55e41e1e8f80;  alias, 1 drivers
S_0x55e41e1e6eb0 .scope module, "d_latch_slave" "d_latch" 3 21, 4 1 0, S_0x55e41e1bf050;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "d_i"
    .port_info 1 /INPUT 1 "c_i"
    .port_info 2 /OUTPUT 1 "q_o"
    .port_info 3 /OUTPUT 1 "qn_o"
L_0x55e41e1e9450 .functor NOT 1, L_0x55e41e1e9150, C4<0>, C4<0>, C4<0>;
L_0x55e41e1e94e0 .functor AND 1, v0x55e41e1e8500_0, L_0x55e41e1e9450, C4<1>, C4<1>;
L_0x55e41e1e9600 .functor NOT 1, L_0x55e41e1e94e0, C4<0>, C4<0>, C4<0>;
L_0x55e41e1e9710 .functor AND 1, L_0x55e41e1e9150, v0x55e41e1e8500_0, C4<1>, C4<1>;
L_0x55e41e1e97a0 .functor NOT 1, L_0x55e41e1e9710, C4<0>, C4<0>, C4<0>;
v0x55e41e1e78f0_0 .net *"_s0", 0 0, L_0x55e41e1e9450;  1 drivers
v0x55e41e1e79f0_0 .net *"_s2", 0 0, L_0x55e41e1e94e0;  1 drivers
v0x55e41e1e7ad0_0 .net *"_s6", 0 0, L_0x55e41e1e9710;  1 drivers
v0x55e41e1e7b90_0 .net "c_i", 0 0, v0x55e41e1e8500_0;  alias, 1 drivers
v0x55e41e1e7c50_0 .net "d_i", 0 0, L_0x55e41e1e9150;  alias, 1 drivers
v0x55e41e1e7d90_0 .net "q_o", 0 0, L_0x55e41e1e99b0;  alias, 1 drivers
v0x55e41e1e7e30_0 .net "qn_o", 0 0, L_0x55e41e1e9b60;  alias, 1 drivers
v0x55e41e1e7ed0_0 .net "r", 0 0, L_0x55e41e1e9600;  1 drivers
v0x55e41e1e7fa0_0 .net "s", 0 0, L_0x55e41e1e97a0;  1 drivers
S_0x55e41e1e70c0 .scope module, "sr_latch_inst" "sr_and_latch" 4 19, 5 1 0, S_0x55e41e1e6eb0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "r_i"
    .port_info 1 /INPUT 1 "s_i"
    .port_info 2 /OUTPUT 1 "q_o"
    .port_info 3 /OUTPUT 1 "qn_o"
L_0x55e41e1e98b0 .functor AND 1, L_0x55e41e1e97a0, L_0x55e41e1e9b60, C4<1>, C4<1>;
L_0x55e41e1e99b0 .functor NOT 1, L_0x55e41e1e98b0, C4<0>, C4<0>, C4<0>;
L_0x55e41e1e9ad0 .functor AND 1, L_0x55e41e1e9600, L_0x55e41e1e99b0, C4<1>, C4<1>;
L_0x55e41e1e9b60 .functor NOT 1, L_0x55e41e1e9ad0, C4<0>, C4<0>, C4<0>;
v0x55e41e1e7330_0 .net *"_s0", 0 0, L_0x55e41e1e98b0;  1 drivers
v0x55e41e1e7430_0 .net *"_s4", 0 0, L_0x55e41e1e9ad0;  1 drivers
v0x55e41e1e7510_0 .net "q_o", 0 0, L_0x55e41e1e99b0;  alias, 1 drivers
v0x55e41e1e75e0_0 .net "qn_o", 0 0, L_0x55e41e1e9b60;  alias, 1 drivers
v0x55e41e1e76a0_0 .net "r_i", 0 0, L_0x55e41e1e9600;  alias, 1 drivers
v0x55e41e1e77b0_0 .net "s_i", 0 0, L_0x55e41e1e97a0;  alias, 1 drivers
    .scope S_0x55e41e1bb160;
T_0 ;
    %pushi/real 1342177280, 4069; load=10.0000
    %store/real v0x55e41e1e8a30_0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55e41e1e8af0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x55e41e1bb160;
T_1 ;
    %load/real v0x55e41e1e8a30_0;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55e41e1e8500_0;
    %inv;
    %store/vec4 v0x55e41e1e8500_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55e41e1bb160;
T_2 ;
    %vpi_call 2 27 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e41e1e8500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e41e1e8610_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e41e1e8950_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x55e41e1e8950_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_2.1, 5;
    %vpi_func 2 33 "$urandom" 32, v0x55e41e1e8af0_0 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %addi 1, 0, 32;
    %pad/u 4;
    %store/vec4 v0x55e41e1e8860_0, 0, 4;
    %load/vec4 v0x55e41e1e8860_0;
    %pad/u 64;
    %muli 100, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55e41e1e8610_0;
    %inv;
    %store/vec4 v0x55e41e1e8610_0, 0, 1;
    %load/vec4 v0x55e41e1e8950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e41e1e8950_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %delay 10000, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55e41e1bb160;
T_3 ;
    %vpi_call 2 42 "$monitor", "simtime = %g, DATA =%b, COND =%b, Q =%b, QN =%b", $time, v0x55e41e1e8610_0, v0x55e41e1e8500_0, v0x55e41e1e8720_0, v0x55e41e1e87c0_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "d_flip_flop_tb.v";
    "d_flip_flop.v";
    "d_latch.v";
    "sr_and_latch.v";
