$date
	Sat May 20 17:17:26 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module D_FLIP_FLOP_POS_EDGE_SYNC_EN_TB $end
$var wire 1 ! Q_beh $end
$var wire 1 " QBAR_beh $end
$var parameter 32 # CLKPERIOD $end
$var reg 1 $ CLK $end
$var reg 256 % COMMENT [255:0] $end
$var reg 1 & D $end
$var reg 1 ' EN $end
$var reg 32 ( ERRORS [31:0] $end
$var reg 1 ) QEXPECTED $end
$var reg 32 * VECTORCOUNT [31:0] $end
$var integer 32 + COUNT [31:0] $end
$var integer 32 , FD [31:0] $end
$scope module UUT_d_flip_flop_pos_edge_sync_en_behavioral $end
$var wire 1 $ clk $end
$var wire 1 & d $end
$var wire 1 ' en $end
$var wire 1 " qbar $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10100 #
$end
#0
$dumpvars
b10000000000000000000000000000011 ,
b100 +
b1 *
0)
b0 (
1'
0&
b1001001010011100100100101010100 %
0$
x"
x!
$end
#100
1"
0!
1$
#200
0$
#250
b10 *
b10001000100000101010100010000010101111100110000 %
#300
1$
#400
0$
#450
b11 *
1)
1&
b10001000100000101010100010000010101111100110001 %
#500
0"
1!
1$
#600
0$
#650
b100 *
0)
0&
b10001000100000101010100010000010101111100110000 %
#700
1"
0!
1$
#800
0$
#850
b101 *
1)
1&
b10001000100000101010100010000010101111100110001 %
#900
0"
1!
1$
#1000
0$
#1050
b110 *
0&
0'
b10001000100000101010100010000010101111100110000 %
#1100
1$
#1200
0$
#1250
b111 *
1&
b10001000100000101010100010000010101111100110001 %
#1300
1$
#1400
0$
#1450
b1000 *
0&
b10001000100000101010100010000010101111100110000 %
#1500
1$
#1600
0$
#1650
b1001 *
1&
b10001000100000101010100010000010101111100110001 %
#1700
1$
#1800
0$
#1850
b11111111111111111111111111111111 +
