-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

-- DATE "06/18/2021 17:38:03"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	ChronometerTop IS
    PORT (
	CLOCK_50 : IN std_logic;
	SW : IN std_logic_vector(17 DOWNTO 0);
	KEY : IN std_logic_vector(3 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	HEX6 : OUT std_logic_vector(6 DOWNTO 0);
	HEX7 : OUT std_logic_vector(6 DOWNTO 0);
	LEDR : OUT std_logic_vector(17 DOWNTO 0)
	);
END ChronometerTop;

-- Design Ports Information
-- SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF ChronometerTop IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_SW : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX7 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(17 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \SW[10]~input_o\ : std_logic;
SIGNAL \SW[11]~input_o\ : std_logic;
SIGNAL \SW[12]~input_o\ : std_logic;
SIGNAL \SW[13]~input_o\ : std_logic;
SIGNAL \SW[14]~input_o\ : std_logic;
SIGNAL \SW[15]~input_o\ : std_logic;
SIGNAL \SW[16]~input_o\ : std_logic;
SIGNAL \SW[17]~input_o\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \HEX4[0]~output_o\ : std_logic;
SIGNAL \HEX4[1]~output_o\ : std_logic;
SIGNAL \HEX4[2]~output_o\ : std_logic;
SIGNAL \HEX4[3]~output_o\ : std_logic;
SIGNAL \HEX4[4]~output_o\ : std_logic;
SIGNAL \HEX4[5]~output_o\ : std_logic;
SIGNAL \HEX4[6]~output_o\ : std_logic;
SIGNAL \HEX5[0]~output_o\ : std_logic;
SIGNAL \HEX5[1]~output_o\ : std_logic;
SIGNAL \HEX5[2]~output_o\ : std_logic;
SIGNAL \HEX5[3]~output_o\ : std_logic;
SIGNAL \HEX5[4]~output_o\ : std_logic;
SIGNAL \HEX5[5]~output_o\ : std_logic;
SIGNAL \HEX5[6]~output_o\ : std_logic;
SIGNAL \HEX6[0]~output_o\ : std_logic;
SIGNAL \HEX6[1]~output_o\ : std_logic;
SIGNAL \HEX6[2]~output_o\ : std_logic;
SIGNAL \HEX6[3]~output_o\ : std_logic;
SIGNAL \HEX6[4]~output_o\ : std_logic;
SIGNAL \HEX6[5]~output_o\ : std_logic;
SIGNAL \HEX6[6]~output_o\ : std_logic;
SIGNAL \HEX7[0]~output_o\ : std_logic;
SIGNAL \HEX7[1]~output_o\ : std_logic;
SIGNAL \HEX7[2]~output_o\ : std_logic;
SIGNAL \HEX7[3]~output_o\ : std_logic;
SIGNAL \HEX7[4]~output_o\ : std_logic;
SIGNAL \HEX7[5]~output_o\ : std_logic;
SIGNAL \HEX7[6]~output_o\ : std_logic;
SIGNAL \LEDR[0]~output_o\ : std_logic;
SIGNAL \LEDR[1]~output_o\ : std_logic;
SIGNAL \LEDR[2]~output_o\ : std_logic;
SIGNAL \LEDR[3]~output_o\ : std_logic;
SIGNAL \LEDR[4]~output_o\ : std_logic;
SIGNAL \LEDR[5]~output_o\ : std_logic;
SIGNAL \LEDR[6]~output_o\ : std_logic;
SIGNAL \LEDR[7]~output_o\ : std_logic;
SIGNAL \LEDR[8]~output_o\ : std_logic;
SIGNAL \LEDR[9]~output_o\ : std_logic;
SIGNAL \LEDR[10]~output_o\ : std_logic;
SIGNAL \LEDR[11]~output_o\ : std_logic;
SIGNAL \LEDR[12]~output_o\ : std_logic;
SIGNAL \LEDR[13]~output_o\ : std_logic;
SIGNAL \LEDR[14]~output_o\ : std_logic;
SIGNAL \LEDR[15]~output_o\ : std_logic;
SIGNAL \LEDR[16]~output_o\ : std_logic;
SIGNAL \LEDR[17]~output_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \deb2|s_dirtyIn~feeder_combout\ : std_logic;
SIGNAL \deb2|s_dirtyIn~q\ : std_logic;
SIGNAL \deb2|s_previousIn~q\ : std_logic;
SIGNAL \deb2|s_debounceCnt[5]~5_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt[5]~2_combout\ : std_logic;
SIGNAL \deb2|Add0~0_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~26_combout\ : std_logic;
SIGNAL \deb2|s_cleanOut~5_combout\ : std_logic;
SIGNAL \deb2|s_cleanOut~4_combout\ : std_logic;
SIGNAL \deb2|s_cleanOut~2_combout\ : std_logic;
SIGNAL \deb2|Add0~39\ : std_logic;
SIGNAL \deb2|Add0~40_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt[20]~9_combout\ : std_logic;
SIGNAL \deb2|Add0~41\ : std_logic;
SIGNAL \deb2|Add0~42_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt[21]~10_combout\ : std_logic;
SIGNAL \deb2|s_cleanOut~3_combout\ : std_logic;
SIGNAL \deb2|s_cleanOut~6_combout\ : std_logic;
SIGNAL \deb2|s_cleanOut~7_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt[5]~29_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt[5]~4_combout\ : std_logic;
SIGNAL \deb2|Add0~1\ : std_logic;
SIGNAL \deb2|Add0~2_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \deb2|Add0~3\ : std_logic;
SIGNAL \deb2|Add0~4_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \deb2|Add0~5\ : std_logic;
SIGNAL \deb2|Add0~6_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \deb2|Add0~7\ : std_logic;
SIGNAL \deb2|Add0~8_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \deb2|Add0~9\ : std_logic;
SIGNAL \deb2|Add0~10_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~25_combout\ : std_logic;
SIGNAL \deb2|Add0~11\ : std_logic;
SIGNAL \deb2|Add0~12_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~3_combout\ : std_logic;
SIGNAL \deb2|Add0~13\ : std_logic;
SIGNAL \deb2|Add0~14_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \deb2|Add0~15\ : std_logic;
SIGNAL \deb2|Add0~16_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \deb2|Add0~17\ : std_logic;
SIGNAL \deb2|Add0~18_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \deb2|Add0~19\ : std_logic;
SIGNAL \deb2|Add0~20_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \deb2|Add0~21\ : std_logic;
SIGNAL \deb2|Add0~22_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \deb2|Add0~23\ : std_logic;
SIGNAL \deb2|Add0~24_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \deb2|Add0~25\ : std_logic;
SIGNAL \deb2|Add0~26_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \deb2|Add0~27\ : std_logic;
SIGNAL \deb2|Add0~28_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~18_combout\ : std_logic;
SIGNAL \deb2|Add0~29\ : std_logic;
SIGNAL \deb2|Add0~30_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \deb2|Add0~31\ : std_logic;
SIGNAL \deb2|Add0~32_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \deb2|Add0~33\ : std_logic;
SIGNAL \deb2|Add0~34_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt~8_combout\ : std_logic;
SIGNAL \deb2|Add0~35\ : std_logic;
SIGNAL \deb2|Add0~36_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt[18]~19_combout\ : std_logic;
SIGNAL \deb2|Add0~37\ : std_logic;
SIGNAL \deb2|Add0~38_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt[19]~20_combout\ : std_logic;
SIGNAL \deb2|LessThan0~5_combout\ : std_logic;
SIGNAL \deb2|LessThan0~2_combout\ : std_logic;
SIGNAL \deb2|s_cleanOut~8_combout\ : std_logic;
SIGNAL \deb2|LessThan0~0_combout\ : std_logic;
SIGNAL \deb2|LessThan0~1_combout\ : std_logic;
SIGNAL \deb2|LessThan0~3_combout\ : std_logic;
SIGNAL \deb2|LessThan0~4_combout\ : std_logic;
SIGNAL \deb2|LessThan0~6_combout\ : std_logic;
SIGNAL \deb2|Add0~43\ : std_logic;
SIGNAL \deb2|Add0~44_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt[22]~27_combout\ : std_logic;
SIGNAL \deb2|s_debounceCnt[22]~28_combout\ : std_logic;
SIGNAL \deb2|s_cleanOut~9_combout\ : std_logic;
SIGNAL \deb2|s_cleanOut~10_combout\ : std_logic;
SIGNAL \deb2|s_cleanOut~q\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState~22_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[0]~26_combout\ : std_logic;
SIGNAL \clkDiv|LessThan1~6_combout\ : std_logic;
SIGNAL \clkDiv|LessThan1~1_combout\ : std_logic;
SIGNAL \clkDiv|LessThan1~2_combout\ : std_logic;
SIGNAL \clkDiv|LessThan1~3_combout\ : std_logic;
SIGNAL \clkDiv|LessThan0~0_combout\ : std_logic;
SIGNAL \clkDiv|LessThan0~1_combout\ : std_logic;
SIGNAL \clkDiv|LessThan0~2_combout\ : std_logic;
SIGNAL \clkDiv|LessThan0~3_combout\ : std_logic;
SIGNAL \clkDiv|LessThan0~4_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[0]~27\ : std_logic;
SIGNAL \clkDiv|s_divCounter[1]~28_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[1]~29\ : std_logic;
SIGNAL \clkDiv|s_divCounter[2]~30_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[2]~31\ : std_logic;
SIGNAL \clkDiv|s_divCounter[3]~32_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[3]~33\ : std_logic;
SIGNAL \clkDiv|s_divCounter[4]~34_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[4]~35\ : std_logic;
SIGNAL \clkDiv|s_divCounter[5]~36_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[5]~37\ : std_logic;
SIGNAL \clkDiv|s_divCounter[6]~38_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[6]~39\ : std_logic;
SIGNAL \clkDiv|s_divCounter[7]~40_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[7]~41\ : std_logic;
SIGNAL \clkDiv|s_divCounter[8]~42_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[8]~43\ : std_logic;
SIGNAL \clkDiv|s_divCounter[9]~44_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[9]~45\ : std_logic;
SIGNAL \clkDiv|s_divCounter[10]~46_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[10]~47\ : std_logic;
SIGNAL \clkDiv|s_divCounter[11]~48_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[11]~49\ : std_logic;
SIGNAL \clkDiv|s_divCounter[12]~50_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[12]~51\ : std_logic;
SIGNAL \clkDiv|s_divCounter[13]~52_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[13]~53\ : std_logic;
SIGNAL \clkDiv|s_divCounter[14]~54_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[14]~55\ : std_logic;
SIGNAL \clkDiv|s_divCounter[15]~56_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[15]~57\ : std_logic;
SIGNAL \clkDiv|s_divCounter[16]~58_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[16]~59\ : std_logic;
SIGNAL \clkDiv|s_divCounter[17]~60_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[17]~61\ : std_logic;
SIGNAL \clkDiv|s_divCounter[18]~62_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[18]~63\ : std_logic;
SIGNAL \clkDiv|s_divCounter[19]~64_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[19]~65\ : std_logic;
SIGNAL \clkDiv|s_divCounter[20]~66_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[20]~67\ : std_logic;
SIGNAL \clkDiv|s_divCounter[21]~68_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[21]~69\ : std_logic;
SIGNAL \clkDiv|s_divCounter[22]~70_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[22]~71\ : std_logic;
SIGNAL \clkDiv|s_divCounter[23]~72_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[23]~73\ : std_logic;
SIGNAL \clkDiv|s_divCounter[24]~74_combout\ : std_logic;
SIGNAL \clkDiv|s_divCounter[24]~75\ : std_logic;
SIGNAL \clkDiv|s_divCounter[25]~76_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~1\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~3\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~5\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~7\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~9\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~11\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~13\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~15\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~17\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~19\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~21\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~23\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~455_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~454_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~456_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~457_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~458_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~18_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~459_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~16_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~461_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~460_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~14_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~463_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~462_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~12_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~465_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~464_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~466_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~10_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~467_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~468_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~8_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~469_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~470_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~6_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~471_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~4_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~473_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~472_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~474_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~2_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~475_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~0_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~477_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~476_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[393]~478_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[393]~479_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~1\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~3\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~5\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~7\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~9\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~11\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~13\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~15\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~17\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~19\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~21\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~23\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~24_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~25\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~480_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~827_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~481_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~828_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~829_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~482_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~830_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~18_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~483_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~831_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~16_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~484_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~14_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~485_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~832_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~833_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~12_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~486_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~834_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~10_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~487_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~8_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~488_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~835_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~6_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~490_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~489_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~491_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~4_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~492_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~2_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~494_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~493_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~0_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~496_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~495_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[419]~498_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[419]~497_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~1\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~3\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~5\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~7\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~9\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[9]~11\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[10]~13\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[11]~15\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[12]~17\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[13]~19\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~21\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[15]~23\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[16]~25\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[17]~26_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[17]~27\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~499_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~682_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[16]~24_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~500_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~683_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~684_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~501_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~685_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~502_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[13]~18_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~503_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~686_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~687_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[12]~16_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~504_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~688_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[11]~14_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~505_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[10]~12_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~506_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~689_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~690_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[9]~10_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~507_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~8_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~508_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~691_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~6_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~509_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~692_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~4_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~510_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~693_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~2_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~511_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~694_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~836_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~0_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~512_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[391]~513_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[391]~514_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~28_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~838_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~837_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~1\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~3\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~5\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~7\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~9\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[9]~11\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[10]~13\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[11]~15\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[12]~17\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[13]~19\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~21\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[15]~23\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[16]~25\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[17]~27\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[18]~29\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[18]~28_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~515_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~695_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~696_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[17]~26_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~516_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~697_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[16]~24_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~517_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[15]~22_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~518_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~698_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~519_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~699_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~700_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[13]~18_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~520_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[12]~16_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~521_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~701_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~702_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[11]~14_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~522_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~703_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[10]~12_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~523_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[9]~10_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~524_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~704_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~705_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~8_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~525_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~706_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~6_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~526_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~4_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~527_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~707_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~847_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~2_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~528_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~529_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~0_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~530_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[390]~532_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[390]~533_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~30_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[417]~534_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[417]~531_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~30_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[444]~839_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~709_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~708_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~1\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~3\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~5\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~7\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~9\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[9]~11\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[10]~13\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[11]~15\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[12]~17\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[13]~19\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~21\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[15]~23\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[16]~25\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[17]~27\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[18]~29\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[19]~31\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~710_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[19]~30_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~535_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[18]~28_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~536_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~711_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~712_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[17]~26_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~537_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~713_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[16]~24_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~538_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[15]~22_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~539_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~714_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~715_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~540_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[13]~18_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~541_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~716_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~717_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[12]~16_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~542_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[11]~14_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~543_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~718_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[10]~12_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~544_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~719_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~720_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[9]~10_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~545_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~8_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~546_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~721_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~722_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~6_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~547_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~723_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~4_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~548_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~724_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~2_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~549_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~550_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~0_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~551_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[443]~552_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[416]~553_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[416]~554_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~32_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[443]~555_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~32_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[470]~840_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~725_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~726_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~1\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~3\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~5\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[7]~7\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~9\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[9]~11\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[10]~13\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[11]~15\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[12]~17\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[13]~19\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~21\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[15]~23\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[16]~25\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[17]~27\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[18]~29\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[19]~31\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[20]~33\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~727_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[20]~32_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~556_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[19]~30_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~557_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~728_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[18]~28_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~558_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~729_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~730_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[17]~26_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~559_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~731_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[16]~24_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~560_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[15]~22_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~561_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~732_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~733_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~562_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~734_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[13]~18_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~563_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~735_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[12]~16_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~564_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~736_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[11]~14_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~565_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[10]~12_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~566_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~737_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~738_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[9]~10_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~567_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~8_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~568_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~739_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[7]~6_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~569_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~740_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~741_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~4_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~570_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~742_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~2_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~571_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~572_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~0_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~573_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[469]~574_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[442]~575_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[442]~576_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~34_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[469]~577_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~34_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[496]~841_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~744_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~743_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~1\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~3\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~5\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[7]~7\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~9\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[9]~11\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[10]~13\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[11]~15\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[12]~17\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[13]~19\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~21\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[15]~23\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[16]~25\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[17]~27\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[18]~29\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[19]~31\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[20]~33\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[21]~35\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~760_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~4_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~745_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[21]~34_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~578_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~746_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[20]~32_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~579_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~747_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[19]~30_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~580_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~748_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[18]~28_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~581_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[17]~26_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~582_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~749_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[16]~24_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~583_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~750_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~751_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[15]~22_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~584_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~752_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~585_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[13]~18_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~586_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~753_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~754_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[12]~16_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~587_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[11]~14_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~588_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~755_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~756_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[10]~12_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~589_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[9]~10_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~590_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~757_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~758_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~8_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~591_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~759_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[7]~6_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~592_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~593_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~2_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~594_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~761_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~0_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~596_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~595_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[468]~598_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[468]~599_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~36_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[495]~600_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[495]~597_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~36_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[522]~842_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~762_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~763_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~1\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~3\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~5\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[7]~7\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~9\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[9]~11\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[10]~13\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[11]~15\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[12]~17\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[13]~19\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~21\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[15]~23\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[16]~25\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[17]~27\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[18]~29\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[19]~31\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[20]~33\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[21]~35\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[22]~37\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~779_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[7]~6_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[22]~36_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~601_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~764_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~765_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[21]~34_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~602_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~766_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[20]~32_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~603_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[19]~30_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~604_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~767_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[18]~28_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~605_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~768_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~769_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[17]~26_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~606_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~770_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[16]~24_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~607_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[15]~22_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~608_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~771_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~772_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~609_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[13]~18_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~610_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~773_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~774_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[12]~16_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~611_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[11]~14_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~612_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~775_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~776_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[10]~12_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~613_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~777_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[9]~10_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~614_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~778_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~8_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~615_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~616_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~780_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~4_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~617_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~781_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~2_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~618_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~619_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~0_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~620_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[494]~623_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[494]~622_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~38_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[548]~843_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[521]~624_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[521]~621_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~38_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~783_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~782_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~1\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~3\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~5\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~7\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~9\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[9]~11\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[10]~13\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[11]~15\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[12]~17\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[13]~19\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~21\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[15]~23\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[16]~25\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[17]~27\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[18]~29\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[19]~31\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[20]~33\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[21]~35\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[22]~37\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[23]~39\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~799_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~8_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[23]~38_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~625_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~784_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[22]~36_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~626_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~785_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~786_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[21]~34_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~627_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[20]~32_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~628_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~787_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[19]~30_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~629_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~788_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[18]~28_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~630_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~789_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[17]~26_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~631_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~790_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[16]~24_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~632_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~791_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[15]~22_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~633_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~792_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~634_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~793_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[13]~18_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~635_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~794_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[12]~16_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~636_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~795_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~796_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[11]~14_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~637_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[10]~12_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~638_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~797_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[9]~10_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~639_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~798_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~640_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~6_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~641_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~800_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~4_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~642_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~801_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~802_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~2_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~643_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~644_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~0_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~645_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[520]~648_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[520]~647_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~40_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[547]~649_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[547]~646_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~40_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[574]~844_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~803_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~804_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~1\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~3\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~5\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~7\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~9\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[9]~11\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[10]~13\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[11]~15\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[12]~17\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[13]~19\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~21\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[15]~23\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[16]~25\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[17]~27\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[18]~29\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[19]~31\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[20]~33\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[21]~35\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[22]~37\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[23]~39\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[24]~41\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~820_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[24]~40_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~650_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~805_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[23]~38_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~651_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~806_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[22]~36_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~652_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~807_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~808_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[21]~34_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~653_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~809_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[20]~32_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~654_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~810_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[19]~30_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~655_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[18]~28_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~656_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~811_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[17]~26_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~657_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~812_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[16]~24_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~658_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~813_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~814_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[15]~22_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~659_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~660_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~815_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~816_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[13]~18_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~661_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~817_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[12]~16_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~662_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~818_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[11]~14_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~663_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~819_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[10]~12_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~664_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[9]~10_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~665_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~821_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~8_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~666_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~822_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~6_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~667_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~4_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~668_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~823_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~824_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~2_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~669_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~670_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~0_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~671_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[546]~673_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[546]~674_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~42_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[573]~675_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[573]~672_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~42_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[600]~845_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~825_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~826_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~1\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~3\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~5\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[7]~7\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~9\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[9]~11\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[10]~13\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[11]~15\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[12]~17\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[13]~19\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[14]~21\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[15]~23\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[16]~25\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[17]~27\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[18]~29\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[19]~31\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[20]~33\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[21]~35\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[22]~37\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[23]~39\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[24]~41\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[25]~43\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~44_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~42_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~43_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~18_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~19_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~20_combout\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \deb3|s_dirtyIn~q\ : std_logic;
SIGNAL \deb3|s_previousIn~q\ : std_logic;
SIGNAL \deb3|Add0~0_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~26_combout\ : std_logic;
SIGNAL \deb3|Add0~27\ : std_logic;
SIGNAL \deb3|Add0~28_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~18_combout\ : std_logic;
SIGNAL \deb3|Add0~29\ : std_logic;
SIGNAL \deb3|Add0~30_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \deb3|Add0~31\ : std_logic;
SIGNAL \deb3|Add0~32_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \deb3|Add0~33\ : std_logic;
SIGNAL \deb3|Add0~34_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~8_combout\ : std_logic;
SIGNAL \deb3|Add0~35\ : std_logic;
SIGNAL \deb3|Add0~36_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt[18]~19_combout\ : std_logic;
SIGNAL \deb3|Add0~37\ : std_logic;
SIGNAL \deb3|Add0~38_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt[19]~20_combout\ : std_logic;
SIGNAL \deb3|Add0~39\ : std_logic;
SIGNAL \deb3|Add0~40_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt[20]~9_combout\ : std_logic;
SIGNAL \deb3|Add0~41\ : std_logic;
SIGNAL \deb3|Add0~43\ : std_logic;
SIGNAL \deb3|Add0~44_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt[22]~27_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt[22]~28_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt[4]~2_combout\ : std_logic;
SIGNAL \deb3|Add0~1\ : std_logic;
SIGNAL \deb3|Add0~2_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \deb3|Add0~3\ : std_logic;
SIGNAL \deb3|Add0~4_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \deb3|Add0~5\ : std_logic;
SIGNAL \deb3|Add0~6_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \deb3|Add0~7\ : std_logic;
SIGNAL \deb3|Add0~8_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \deb3|Add0~9\ : std_logic;
SIGNAL \deb3|Add0~11\ : std_logic;
SIGNAL \deb3|Add0~12_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~3_combout\ : std_logic;
SIGNAL \deb3|Add0~13\ : std_logic;
SIGNAL \deb3|Add0~14_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \deb3|Add0~15\ : std_logic;
SIGNAL \deb3|Add0~16_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \deb3|Add0~17\ : std_logic;
SIGNAL \deb3|Add0~18_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \deb3|Add0~19\ : std_logic;
SIGNAL \deb3|Add0~20_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \deb3|Add0~21\ : std_logic;
SIGNAL \deb3|Add0~22_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \deb3|Add0~23\ : std_logic;
SIGNAL \deb3|Add0~24_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \deb3|Add0~25\ : std_logic;
SIGNAL \deb3|Add0~26_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \deb3|s_cleanOut~3_combout\ : std_logic;
SIGNAL \deb3|s_cleanOut~4_combout\ : std_logic;
SIGNAL \deb3|s_cleanOut~5_combout\ : std_logic;
SIGNAL \deb3|s_cleanOut~2_combout\ : std_logic;
SIGNAL \deb3|s_cleanOut~6_combout\ : std_logic;
SIGNAL \deb3|s_cleanOut~7_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt[4]~29_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt[4]~4_combout\ : std_logic;
SIGNAL \deb3|Add0~42_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt[21]~10_combout\ : std_logic;
SIGNAL \deb3|s_cleanOut~8_combout\ : std_logic;
SIGNAL \deb3|LessThan0~0_combout\ : std_logic;
SIGNAL \deb3|LessThan0~1_combout\ : std_logic;
SIGNAL \deb3|LessThan0~2_combout\ : std_logic;
SIGNAL \deb3|LessThan0~3_combout\ : std_logic;
SIGNAL \deb3|LessThan0~4_combout\ : std_logic;
SIGNAL \deb3|LessThan0~5_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt[4]~5_combout\ : std_logic;
SIGNAL \deb3|Add0~10_combout\ : std_logic;
SIGNAL \deb3|s_debounceCnt~25_combout\ : std_logic;
SIGNAL \deb3|s_cleanOut~9_combout\ : std_logic;
SIGNAL \deb3|s_cleanOut~10_combout\ : std_logic;
SIGNAL \deb3|s_cleanOut~q\ : std_logic;
SIGNAL \s_currentState_m~0_combout\ : std_logic;
SIGNAL \s_currentState_m~q\ : std_logic;
SIGNAL \counter1|s_count[0]~_wirecell_combout\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \deb1|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \deb1|s_dirtyIn~q\ : std_logic;
SIGNAL \deb1|s_previousIn~q\ : std_logic;
SIGNAL \deb1|Add0~0_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~26_combout\ : std_logic;
SIGNAL \deb1|s_cleanOut~4_combout\ : std_logic;
SIGNAL \deb1|s_cleanOut~3_combout\ : std_logic;
SIGNAL \deb1|s_cleanOut~5_combout\ : std_logic;
SIGNAL \deb1|s_cleanOut~2_combout\ : std_logic;
SIGNAL \deb1|s_cleanOut~6_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt[2]~29_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt[2]~4_combout\ : std_logic;
SIGNAL \deb1|Add0~1\ : std_logic;
SIGNAL \deb1|Add0~2_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \deb1|Add0~3\ : std_logic;
SIGNAL \deb1|Add0~5\ : std_logic;
SIGNAL \deb1|Add0~6_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \deb1|Add0~7\ : std_logic;
SIGNAL \deb1|Add0~8_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \deb1|Add0~9\ : std_logic;
SIGNAL \deb1|Add0~10_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~25_combout\ : std_logic;
SIGNAL \deb1|Add0~11\ : std_logic;
SIGNAL \deb1|Add0~12_combout\ : std_logic;
SIGNAL \deb1|LessThan0~5_combout\ : std_logic;
SIGNAL \deb1|LessThan0~2_combout\ : std_logic;
SIGNAL \deb1|s_cleanOut~8_combout\ : std_logic;
SIGNAL \deb1|LessThan0~0_combout\ : std_logic;
SIGNAL \deb1|LessThan0~1_combout\ : std_logic;
SIGNAL \deb1|LessThan0~3_combout\ : std_logic;
SIGNAL \deb1|LessThan0~4_combout\ : std_logic;
SIGNAL \deb1|LessThan0~6_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt[2]~2_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~3_combout\ : std_logic;
SIGNAL \deb1|Add0~13\ : std_logic;
SIGNAL \deb1|Add0~14_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \deb1|Add0~15\ : std_logic;
SIGNAL \deb1|Add0~16_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \deb1|Add0~17\ : std_logic;
SIGNAL \deb1|Add0~18_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \deb1|Add0~19\ : std_logic;
SIGNAL \deb1|Add0~20_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \deb1|Add0~21\ : std_logic;
SIGNAL \deb1|Add0~22_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \deb1|Add0~23\ : std_logic;
SIGNAL \deb1|Add0~24_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \deb1|Add0~25\ : std_logic;
SIGNAL \deb1|Add0~26_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \deb1|Add0~27\ : std_logic;
SIGNAL \deb1|Add0~28_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~18_combout\ : std_logic;
SIGNAL \deb1|Add0~29\ : std_logic;
SIGNAL \deb1|Add0~30_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \deb1|Add0~31\ : std_logic;
SIGNAL \deb1|Add0~32_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \deb1|Add0~33\ : std_logic;
SIGNAL \deb1|Add0~34_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~8_combout\ : std_logic;
SIGNAL \deb1|Add0~35\ : std_logic;
SIGNAL \deb1|Add0~36_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt[18]~19_combout\ : std_logic;
SIGNAL \deb1|Add0~37\ : std_logic;
SIGNAL \deb1|Add0~38_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt[19]~20_combout\ : std_logic;
SIGNAL \deb1|Add0~39\ : std_logic;
SIGNAL \deb1|Add0~40_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt[20]~9_combout\ : std_logic;
SIGNAL \deb1|Add0~41\ : std_logic;
SIGNAL \deb1|Add0~42_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt[21]~10_combout\ : std_logic;
SIGNAL \deb1|Add0~43\ : std_logic;
SIGNAL \deb1|Add0~44_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt[22]~27_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt[22]~28_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt[2]~5_combout\ : std_logic;
SIGNAL \deb1|Add0~4_combout\ : std_logic;
SIGNAL \deb1|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \deb1|s_cleanOut~7_combout\ : std_logic;
SIGNAL \deb1|s_cleanOut~9_combout\ : std_logic;
SIGNAL \deb1|s_cleanOut~10_combout\ : std_logic;
SIGNAL \deb1|s_cleanOut~q\ : std_logic;
SIGNAL \s_nextState~0_combout\ : std_logic;
SIGNAL \Selector1~0_combout\ : std_logic;
SIGNAL \s_currentState.start~q\ : std_logic;
SIGNAL \s_currentState~10_combout\ : std_logic;
SIGNAL \s_currentState~11_combout\ : std_logic;
SIGNAL \s_currentState.clearStart~q\ : std_logic;
SIGNAL \s_currentState~6_combout\ : std_logic;
SIGNAL \s_currentState~7_combout\ : std_logic;
SIGNAL \s_currentState.clearStop~q\ : std_logic;
SIGNAL \counter0|s_count[0]~_wirecell_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~1\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~3\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~5\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~7\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~9\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~11\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~13\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~15\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~17\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~19\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~21\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~23\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~25\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[18]~27\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[486]~376_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[18]~26_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[486]~377_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[485]~378_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~24_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[485]~379_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[484]~380_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~22_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[484]~381_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[483]~383_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[483]~382_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~18_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[482]~385_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[482]~384_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[481]~386_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~16_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[481]~387_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[480]~388_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~14_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[480]~389_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~12_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[479]~391_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[479]~390_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[478]~392_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~10_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[478]~393_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[477]~394_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~8_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[477]~395_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~6_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[476]~397_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[476]~396_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[475]~398_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~4_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[475]~399_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[474]~400_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~2_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[474]~401_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~0_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[473]~403_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[473]~402_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[472]~405_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[472]~404_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~1\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~3\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~5\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~7\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~9\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~11\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~13\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~15\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~17\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~19\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~21\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~23\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~25\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~27\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~29\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~28_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[513]~406_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[513]~661_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~26_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[512]~407_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[512]~662_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~24_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[511]~408_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[511]~663_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[510]~664_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~22_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[510]~409_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[509]~665_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[509]~410_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[508]~666_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~18_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[508]~411_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[507]~667_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~16_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[507]~412_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[506]~668_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~14_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[506]~413_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[505]~669_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~12_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[505]~414_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[504]~670_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~10_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[504]~415_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~8_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[503]~416_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[503]~671_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[502]~672_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~6_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[502]~417_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~4_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[501]~418_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[501]~673_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[500]~674_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~2_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[500]~419_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~0_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[499]~421_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[499]~420_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[471]~423_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[471]~424_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~32_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[498]~425_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[498]~422_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~1\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~3\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~5\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~7\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~9\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~11\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~13\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~15\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~17\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~19\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~21\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~23\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~25\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~27\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~29\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[20]~31\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[20]~30_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[540]~565_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[540]~426_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~28_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[539]~427_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[539]~566_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[538]~567_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~26_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[538]~428_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[537]~568_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~24_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[537]~429_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[536]~569_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~22_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[536]~430_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[535]~431_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[535]~570_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~18_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[534]~432_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[534]~571_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~16_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[533]~433_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[533]~572_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~14_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[532]~434_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[532]~573_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~12_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[531]~435_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[531]~574_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[530]~575_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~10_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[530]~436_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[529]~576_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~8_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[529]~437_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~6_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[528]~438_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[528]~577_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[527]~578_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~4_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[527]~439_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~2_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[526]~440_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[526]~675_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~0_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[525]~441_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[525]~676_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[497]~442_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[470]~444_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[470]~443_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~34_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[497]~445_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~34_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[524]~446_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[524]~677_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~1\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~3\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~5\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~7\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~9\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~11\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~13\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~15\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~17\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~19\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~21\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~23\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~25\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~27\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~29\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~31\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[21]~33\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[567]~579_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[21]~32_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[567]~447_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~30_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[566]~448_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[566]~580_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~28_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[565]~449_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[565]~581_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~26_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[564]~450_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[564]~582_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~24_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[563]~451_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[563]~583_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[562]~584_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~22_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[562]~452_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[561]~585_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[561]~453_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~18_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[560]~454_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[560]~586_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[559]~587_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~16_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[559]~455_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~14_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[558]~456_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[558]~588_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[557]~589_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~12_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[557]~457_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[556]~590_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~10_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[556]~458_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~8_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[555]~459_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[555]~591_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~6_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[554]~460_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[554]~592_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~4_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[553]~461_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[553]~593_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~2_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[552]~462_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[552]~594_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~0_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[551]~463_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[551]~595_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[469]~466_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[469]~465_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~36_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[523]~678_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[496]~467_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[496]~464_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~36_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[523]~468_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~36_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[550]~469_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[550]~596_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~1\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~3\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~5\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~7\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~9\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~11\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~13\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~15\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~17\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~19\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~21\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~23\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~25\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~27\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~29\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~31\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~33\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[22]~35\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[594]~597_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[22]~34_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[594]~470_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[593]~598_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~32_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[593]~471_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~30_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[592]~472_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[592]~599_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~28_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[591]~473_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[591]~600_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[590]~601_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~26_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[590]~474_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[589]~602_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~24_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[589]~475_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~22_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[588]~476_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[588]~603_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[587]~604_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[587]~477_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[586]~605_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~18_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[586]~478_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~16_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[585]~479_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[585]~606_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~14_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[584]~480_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[584]~607_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[583]~608_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~12_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[583]~481_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[582]~609_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~10_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[582]~482_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~8_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[581]~483_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[581]~610_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~6_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[580]~484_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[580]~611_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[579]~612_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~4_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[579]~485_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[578]~613_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~2_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[578]~486_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[577]~614_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~0_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[577]~487_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[468]~490_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[468]~489_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~38_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[495]~491_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[495]~488_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~38_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[522]~492_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[522]~679_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~38_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[549]~615_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[576]~616_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[549]~493_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~38_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[576]~494_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~1\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~3\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~5\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~7\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~9\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~11\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~13\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~15\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~17\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~19\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~21\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~23\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~25\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~27\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~29\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~31\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~33\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~35\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[23]~37\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[621]~617_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[23]~36_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[621]~495_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~34_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[620]~496_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[620]~618_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~32_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[619]~497_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[619]~619_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~30_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[618]~498_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[618]~620_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[617]~621_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~28_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[617]~499_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[616]~622_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~26_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[616]~500_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~24_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[615]~501_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[615]~623_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[614]~624_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~22_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[614]~502_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[613]~625_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[613]~503_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[612]~626_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~18_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[612]~504_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[611]~627_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~16_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[611]~505_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~14_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[610]~506_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[610]~628_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[609]~629_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~12_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[609]~507_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~10_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[608]~508_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[608]~630_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~8_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[607]~509_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[607]~631_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[606]~632_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~6_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[606]~510_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~4_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[605]~511_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[605]~633_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[604]~634_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~2_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[604]~512_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[603]~635_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~0_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[603]~513_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[494]~516_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[494]~515_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~40_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[548]~680_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[521]~517_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[521]~514_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~40_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[548]~518_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~40_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[575]~519_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[575]~636_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~40_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[602]~520_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[602]~637_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~1\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~3\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~5\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~7\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~9\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~11\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~13\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~15\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~17\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~19\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~21\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~23\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~25\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~27\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~29\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~31\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~33\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~35\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~37\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~39\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[573]~548_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[546]~549_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[546]~550_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~44_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[573]~551_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~44_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[600]~552_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[600]~682_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~46_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[627]~560_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[627]~660_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~46_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[547]~541_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[520]~543_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[520]~542_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~42_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[547]~544_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~42_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[574]~545_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[574]~681_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~42_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[601]~658_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[628]~659_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[601]~546_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~42_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[628]~547_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~0_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[572]~555_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[572]~554_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~46_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[626]~683_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[599]~556_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[599]~553_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~48_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[626]~561_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~48_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[598]~557_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[598]~558_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~44_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[625]~559_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[625]~564_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~50_combout\ : std_logic;
SIGNAL \counter0|process_0~26_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[624]~562_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[624]~563_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~44_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[629]~657_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~0_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[629]~540_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~1\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~2_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~6_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[632]~537_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[632]~654_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[631]~655_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~4_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[631]~538_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[630]~656_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~2_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[630]~539_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~3\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~5\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~7\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~8_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~4_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~6_combout\ : std_logic;
SIGNAL \counter0|process_0~25_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~32_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[645]~524_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[645]~641_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~30_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[644]~525_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[644]~642_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~28_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[643]~526_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[643]~643_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~26_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[642]~527_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[642]~644_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[641]~645_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~24_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[641]~528_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[640]~646_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~22_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[640]~529_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[639]~647_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[639]~530_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~18_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[638]~531_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[638]~648_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[637]~649_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~16_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[637]~532_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~14_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[636]~533_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[636]~650_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~12_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[635]~534_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[635]~651_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~10_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[634]~535_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[634]~652_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[633]~653_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~8_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[633]~536_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~9\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~11\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~13\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~15\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~17\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~19\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~21\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~23\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~25\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~27\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~29\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~31\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~33\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~34_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[648]~638_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~38_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[648]~521_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[647]~639_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~36_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[647]~522_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~34_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[646]~523_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|StageOut[646]~640_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~35\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~37\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~39\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~40_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~36_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~38_combout\ : std_logic;
SIGNAL \counter0|process_0~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~24_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~18_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~22_combout\ : std_logic;
SIGNAL \counter0|process_0~22_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~16_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~14_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~12_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~10_combout\ : std_logic;
SIGNAL \counter0|process_0~23_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~32_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~30_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~26_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~28_combout\ : std_logic;
SIGNAL \counter0|process_0~21_combout\ : std_logic;
SIGNAL \counter0|process_0~24_combout\ : std_logic;
SIGNAL \counter0|process_0~27_combout\ : std_logic;
SIGNAL \counter0|process_0~19_combout\ : std_logic;
SIGNAL \counter0|process_0~2_combout\ : std_logic;
SIGNAL \counter0|process_0~3_combout\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~41\ : std_logic;
SIGNAL \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~42_combout\ : std_logic;
SIGNAL \counter0|process_0~0_combout\ : std_logic;
SIGNAL \counter0|process_0~1_combout\ : std_logic;
SIGNAL \counter0|process_0~4_combout\ : std_logic;
SIGNAL \counter0|process_0~13_combout\ : std_logic;
SIGNAL \counter0|process_0~14_combout\ : std_logic;
SIGNAL \counter0|process_0~11_combout\ : std_logic;
SIGNAL \counter0|process_0~12_combout\ : std_logic;
SIGNAL \counter0|process_0~15_combout\ : std_logic;
SIGNAL \counter0|process_0~6_combout\ : std_logic;
SIGNAL \counter0|process_0~7_combout\ : std_logic;
SIGNAL \counter0|process_0~5_combout\ : std_logic;
SIGNAL \counter0|process_0~8_combout\ : std_logic;
SIGNAL \counter0|process_0~9_combout\ : std_logic;
SIGNAL \counter0|process_0~10_combout\ : std_logic;
SIGNAL \counter0|process_0~16_combout\ : std_logic;
SIGNAL \counter0|process_0~17_combout\ : std_logic;
SIGNAL \counter0|process_0~18_combout\ : std_logic;
SIGNAL \counter0|process_0~28_combout\ : std_logic;
SIGNAL \counter0|s_count[1]~1_combout\ : std_logic;
SIGNAL \counter0|Add0~1_cout\ : std_logic;
SIGNAL \counter0|Add0~2_combout\ : std_logic;
SIGNAL \counter0|s_count~2_combout\ : std_logic;
SIGNAL \counter0|Add0~3\ : std_logic;
SIGNAL \counter0|Add0~5\ : std_logic;
SIGNAL \counter0|Add0~6_combout\ : std_logic;
SIGNAL \counter0|s_count~3_combout\ : std_logic;
SIGNAL \counter0|TC~2_combout\ : std_logic;
SIGNAL \counter0|TC~3_combout\ : std_logic;
SIGNAL \counter0|Add0~4_combout\ : std_logic;
SIGNAL \counter0|s_count~0_combout\ : std_logic;
SIGNAL \counter0|TC~4_combout\ : std_logic;
SIGNAL \counter0|TC~q\ : std_logic;
SIGNAL \counter1|s_count[1]~1_combout\ : std_logic;
SIGNAL \counter1|Add0~1_cout\ : std_logic;
SIGNAL \counter1|Add0~2_combout\ : std_logic;
SIGNAL \counter1|Add0~3\ : std_logic;
SIGNAL \counter1|Add0~4_combout\ : std_logic;
SIGNAL \counter1|s_count~0_combout\ : std_logic;
SIGNAL \counter1|Add0~5\ : std_logic;
SIGNAL \counter1|Add0~6_combout\ : std_logic;
SIGNAL \counter1|s_count~3_combout\ : std_logic;
SIGNAL \counter1|TC~2_combout\ : std_logic;
SIGNAL \counter1|TC~3_combout\ : std_logic;
SIGNAL \counter1|s_count~2_combout\ : std_logic;
SIGNAL \s_max_value~1_combout\ : std_logic;
SIGNAL \counter3|s_count[0]~_wirecell_combout\ : std_logic;
SIGNAL \counter1|TC~4_combout\ : std_logic;
SIGNAL \counter1|TC~q\ : std_logic;
SIGNAL \counter2|s_count[0]~_wirecell_combout\ : std_logic;
SIGNAL \counter2|s_count[1]~1_combout\ : std_logic;
SIGNAL \counter2|Add0~1_cout\ : std_logic;
SIGNAL \counter2|Add0~2_combout\ : std_logic;
SIGNAL \counter2|s_count~2_combout\ : std_logic;
SIGNAL \counter2|Add0~3\ : std_logic;
SIGNAL \counter2|Add0~4_combout\ : std_logic;
SIGNAL \counter2|s_count~0_combout\ : std_logic;
SIGNAL \counter2|Add0~5\ : std_logic;
SIGNAL \counter2|Add0~6_combout\ : std_logic;
SIGNAL \counter2|s_count~3_combout\ : std_logic;
SIGNAL \counter2|TC~2_combout\ : std_logic;
SIGNAL \counter2|TC~3_combout\ : std_logic;
SIGNAL \counter2|TC~4_combout\ : std_logic;
SIGNAL \counter2|TC~q\ : std_logic;
SIGNAL \counter3|s_count[1]~1_combout\ : std_logic;
SIGNAL \counter3|Add0~1_cout\ : std_logic;
SIGNAL \counter3|Add0~2_combout\ : std_logic;
SIGNAL \counter3|Add0~3\ : std_logic;
SIGNAL \counter3|Add0~4_combout\ : std_logic;
SIGNAL \counter3|s_count~0_combout\ : std_logic;
SIGNAL \counter3|Add0~5\ : std_logic;
SIGNAL \counter3|Add0~6_combout\ : std_logic;
SIGNAL \counter3|s_count~3_combout\ : std_logic;
SIGNAL \counter3|TC~2_combout\ : std_logic;
SIGNAL \counter3|TC~3_combout\ : std_logic;
SIGNAL \counter3|s_count~2_combout\ : std_logic;
SIGNAL \s_max_value~2_combout\ : std_logic;
SIGNAL \counter5|s_count[0]~_wirecell_combout\ : std_logic;
SIGNAL \s_max_value~0_combout\ : std_logic;
SIGNAL \counter4|s_count~11_combout\ : std_logic;
SIGNAL \counter3|TC~4_combout\ : std_logic;
SIGNAL \counter3|TC~q\ : std_logic;
SIGNAL \counter4|TC~0_combout\ : std_logic;
SIGNAL \counter4|s_count~12_combout\ : std_logic;
SIGNAL \counter4|s_count[1]~4_cout\ : std_logic;
SIGNAL \counter4|s_count[1]~5_combout\ : std_logic;
SIGNAL \counter4|TC~1_combout\ : std_logic;
SIGNAL \counter4|s_count[2]~9_combout\ : std_logic;
SIGNAL \counter4|s_count[2]~10_combout\ : std_logic;
SIGNAL \counter4|s_count[1]~6\ : std_logic;
SIGNAL \counter4|s_count[2]~7_combout\ : std_logic;
SIGNAL \counter4|s_count[2]~8\ : std_logic;
SIGNAL \counter4|s_count[3]~13_combout\ : std_logic;
SIGNAL \counter4|TC~2_combout\ : std_logic;
SIGNAL \counter4|TC~q\ : std_logic;
SIGNAL \counter5|s_count[1]~1_combout\ : std_logic;
SIGNAL \counter5|TC~2_combout\ : std_logic;
SIGNAL \counter5|Add0~1_cout\ : std_logic;
SIGNAL \counter5|Add0~2_combout\ : std_logic;
SIGNAL \counter5|s_count~2_combout\ : std_logic;
SIGNAL \counter5|TC~3_combout\ : std_logic;
SIGNAL \counter5|Add0~3\ : std_logic;
SIGNAL \counter5|Add0~4_combout\ : std_logic;
SIGNAL \counter5|s_count~0_combout\ : std_logic;
SIGNAL \counter5|Add0~5\ : std_logic;
SIGNAL \counter5|Add0~6_combout\ : std_logic;
SIGNAL \counter5|s_count~3_combout\ : std_logic;
SIGNAL \s_max_value~3_combout\ : std_logic;
SIGNAL \s_max_value~6_combout\ : std_logic;
SIGNAL \s_max_value~4_combout\ : std_logic;
SIGNAL \s_max_value~5_combout\ : std_logic;
SIGNAL \s_max_value~7_combout\ : std_logic;
SIGNAL \s_max_value~9_combout\ : std_logic;
SIGNAL \s_max_value~10_combout\ : std_logic;
SIGNAL \s_max_value~8_combout\ : std_logic;
SIGNAL \s_max_value~11_combout\ : std_logic;
SIGNAL \s_max_value~12_combout\ : std_logic;
SIGNAL \s_currentState~8_combout\ : std_logic;
SIGNAL \s_currentState~9_combout\ : std_logic;
SIGNAL \s_currentState.stop~q\ : std_logic;
SIGNAL \SyncGen|Equal1~44_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~45_combout\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[14]~20_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[13]~18_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[17]~26_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[18]~28_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~22_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[15]~22_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[11]~14_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[10]~12_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[12]~16_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~21_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[21]~34_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[16]~24_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[19]~30_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[20]~32_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~23_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~24_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[7]~6_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~8_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[9]~10_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~25_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~47_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~48_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[572]~678_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[572]~677_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~44_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[626]~846_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~33_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~34_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~32_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~35_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[599]~679_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[599]~676_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~44_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[598]~681_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|StageOut[598]~680_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~46_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~27_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~26_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~28_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~29_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~49_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[23]~38_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[25]~42_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[22]~36_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[24]~40_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~30_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~31_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~36_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~39_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~2_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~4_combout\ : std_logic;
SIGNAL \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~0_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~37_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~38_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~50_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~51_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~40_combout\ : std_logic;
SIGNAL \SyncGen|Equal1~41_combout\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState~21_combout\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState.E7~q\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState~27_combout\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState.E8~q\ : std_logic;
SIGNAL \SyncGen|Equal1~46_combout\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState.INIT~0_combout\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState.INIT~q\ : std_logic;
SIGNAL \DisplayCntrl|s_nextState~0_combout\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState.E1~q\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState~24_combout\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState.E2~q\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState~23_combout\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState.E3~q\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState~25_combout\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState.E4~q\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState~26_combout\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState.E5~q\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState~19_combout\ : std_logic;
SIGNAL \DisplayCntrl|s_currentState.E6~q\ : std_logic;
SIGNAL \DisplayCntrl|WideOr0~0_combout\ : std_logic;
SIGNAL \DisplayCntrl|WideOr1~0_combout\ : std_logic;
SIGNAL \DisplayCntrl|WideOr2~0_combout\ : std_logic;
SIGNAL \Mux|dataOut[3]~5_combout\ : std_logic;
SIGNAL \Mux|dataOut[3]~6_combout\ : std_logic;
SIGNAL \Mux|dataOut[3]~7_combout\ : std_logic;
SIGNAL \Mux|dataOut[3]~8_combout\ : std_logic;
SIGNAL \Mux|dataOut[3]~9_combout\ : std_logic;
SIGNAL \Mux|dataOut[0]~10_combout\ : std_logic;
SIGNAL \Mux|dataOut[0]~12_combout\ : std_logic;
SIGNAL \Mux|dataOut[0]~11_combout\ : std_logic;
SIGNAL \Mux|dataOut[0]~13_combout\ : std_logic;
SIGNAL \Mux|dataOut[0]~14_combout\ : std_logic;
SIGNAL \Mux|dataOut[0]~15_combout\ : std_logic;
SIGNAL \Mux|dataOut[2]~0_combout\ : std_logic;
SIGNAL \Mux|dataOut[2]~1_combout\ : std_logic;
SIGNAL \Mux|dataOut[2]~2_combout\ : std_logic;
SIGNAL \Mux|dataOut[2]~3_combout\ : std_logic;
SIGNAL \segDecoder|Equal14~2_combout\ : std_logic;
SIGNAL \Mux|dataOut[3]~17_combout\ : std_logic;
SIGNAL \Mux|dataOut[3]~16_combout\ : std_logic;
SIGNAL \Mux|dataOut[3]~18_combout\ : std_logic;
SIGNAL \Mux|dataOut[3]~19_combout\ : std_logic;
SIGNAL \Mux|dataOut[3]~20_combout\ : std_logic;
SIGNAL \Mux|dataOut[2]~4_combout\ : std_logic;
SIGNAL \segDecoder|decOut_n~0_combout\ : std_logic;
SIGNAL \reg1|dataOut~0_combout\ : std_logic;
SIGNAL \segDecoder|decOut_n~1_combout\ : std_logic;
SIGNAL \reg1|dataOut~1_combout\ : std_logic;
SIGNAL \reg1|dataOut~2_combout\ : std_logic;
SIGNAL \reg1|dataOut[0]~feeder_combout\ : std_logic;
SIGNAL \segDecoder|decOut_n[1]~2_combout\ : std_logic;
SIGNAL \reg1|dataOut~3_combout\ : std_logic;
SIGNAL \reg1|dataOut[1]~feeder_combout\ : std_logic;
SIGNAL \reg1|dataOut~4_combout\ : std_logic;
SIGNAL \reg1|dataOut~5_combout\ : std_logic;
SIGNAL \reg1|dataOut~6_combout\ : std_logic;
SIGNAL \reg1|dataOut~7_combout\ : std_logic;
SIGNAL \segDecoder|decOut_n[4]~3_combout\ : std_logic;
SIGNAL \reg1|dataOut~8_combout\ : std_logic;
SIGNAL \segDecoder|decOut_n[5]~4_combout\ : std_logic;
SIGNAL \segDecoder|decOut_n[0]~5_combout\ : std_logic;
SIGNAL \reg1|dataOut~11_combout\ : std_logic;
SIGNAL \reg1|dataOut~12_combout\ : std_logic;
SIGNAL \reg1|dataOut[5]~feeder_combout\ : std_logic;
SIGNAL \reg1|dataOut~9_combout\ : std_logic;
SIGNAL \reg1|dataOut~10_combout\ : std_logic;
SIGNAL \reg2|dataOut[0]~feeder_combout\ : std_logic;
SIGNAL \reg2|dataOut[1]~feeder_combout\ : std_logic;
SIGNAL \reg2|dataOut[5]~feeder_combout\ : std_logic;
SIGNAL \reg3|dataOut[1]~feeder_combout\ : std_logic;
SIGNAL \reg3|dataOut[2]~feeder_combout\ : std_logic;
SIGNAL \reg3|dataOut[3]~feeder_combout\ : std_logic;
SIGNAL \reg3|dataOut[4]~feeder_combout\ : std_logic;
SIGNAL \reg3|dataOut[5]~feeder_combout\ : std_logic;
SIGNAL \reg3|dataOut[6]~feeder_combout\ : std_logic;
SIGNAL \reg4|dataOut[1]~feeder_combout\ : std_logic;
SIGNAL \reg4|dataOut[2]~feeder_combout\ : std_logic;
SIGNAL \reg4|dataOut[3]~feeder_combout\ : std_logic;
SIGNAL \reg4|dataOut[4]~feeder_combout\ : std_logic;
SIGNAL \reg4|dataOut[5]~feeder_combout\ : std_logic;
SIGNAL \reg4|dataOut[6]~feeder_combout\ : std_logic;
SIGNAL \reg5|dataOut[0]~feeder_combout\ : std_logic;
SIGNAL \reg5|dataOut[1]~feeder_combout\ : std_logic;
SIGNAL \reg5|dataOut[2]~feeder_combout\ : std_logic;
SIGNAL \reg5|dataOut[5]~feeder_combout\ : std_logic;
SIGNAL \reg6|dataOut[0]~feeder_combout\ : std_logic;
SIGNAL \reg6|dataOut[1]~feeder_combout\ : std_logic;
SIGNAL \reg6|dataOut[2]~feeder_combout\ : std_logic;
SIGNAL \reg6|dataOut[5]~feeder_combout\ : std_logic;
SIGNAL \reg7|dataOut[2]~feeder_combout\ : std_logic;
SIGNAL \reg7|dataOut[3]~feeder_combout\ : std_logic;
SIGNAL \reg7|dataOut[6]~feeder_combout\ : std_logic;
SIGNAL \clkDiv|LessThan1~0_combout\ : std_logic;
SIGNAL \clkDiv|LessThan1~4_combout\ : std_logic;
SIGNAL \clkDiv|LessThan1~5_combout\ : std_logic;
SIGNAL \clkDiv|LessThan1~7_combout\ : std_logic;
SIGNAL \clkDiv|LessThan1~8_combout\ : std_logic;
SIGNAL \clkDiv|clkOut~q\ : std_logic;
SIGNAL \counter5|TC~4_combout\ : std_logic;
SIGNAL \counter5|TC~q\ : std_logic;
SIGNAL \LEDR~0_combout\ : std_logic;
SIGNAL \LEDR[10]~reg0_q\ : std_logic;
SIGNAL \reg2|dataOut\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \reg3|dataOut\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \reg1|dataOut\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \reg5|dataOut\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \clkDiv|s_divCounter\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \reg7|dataOut\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \counter4|s_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter5|s_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter1|s_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter3|s_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter0|s_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \counter2|s_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \reg4|dataOut\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \deb3|s_debounceCnt\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \reg6|dataOut\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \reg8|dataOut\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \deb2|s_debounceCnt\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \deb1|s_debounceCnt\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \ALT_INV_s_currentState_m~q\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_SW <= SW;
ww_KEY <= KEY;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
HEX6 <= ww_HEX6;
HEX7 <= ww_HEX7;
LEDR <= ww_LEDR;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);
\ALT_INV_s_currentState_m~q\ <= NOT \s_currentState_m~q\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X69_Y73_N23
\HEX0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg1|dataOut\(0),
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\HEX0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg1|dataOut\(1),
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\HEX0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg1|dataOut\(2),
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\HEX0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg1|dataOut\(3),
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\HEX0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg1|dataOut\(4),
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\HEX0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg1|dataOut\(5),
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\HEX0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg1|dataOut\(6),
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg2|dataOut\(0),
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg2|dataOut\(1),
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg2|dataOut\(2),
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg2|dataOut\(3),
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg2|dataOut\(4),
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg2|dataOut\(5),
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg2|dataOut\(6),
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg3|dataOut\(0),
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg3|dataOut\(1),
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg3|dataOut\(2),
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg3|dataOut\(3),
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg3|dataOut\(4),
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg3|dataOut\(5),
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg3|dataOut\(6),
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg4|dataOut\(0),
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg4|dataOut\(1),
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg4|dataOut\(2),
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg4|dataOut\(3),
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg4|dataOut\(4),
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg4|dataOut\(5),
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg4|dataOut\(6),
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

-- Location: IOOBUF_X98_Y0_N23
\HEX4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg5|dataOut\(0),
	devoe => ww_devoe,
	o => \HEX4[0]~output_o\);

-- Location: IOOBUF_X107_Y0_N9
\HEX4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg5|dataOut\(1),
	devoe => ww_devoe,
	o => \HEX4[1]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\HEX4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg5|dataOut\(2),
	devoe => ww_devoe,
	o => \HEX4[2]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\HEX4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg5|dataOut\(3),
	devoe => ww_devoe,
	o => \HEX4[3]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\HEX4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg5|dataOut\(4),
	devoe => ww_devoe,
	o => \HEX4[4]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\HEX4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg5|dataOut\(5),
	devoe => ww_devoe,
	o => \HEX4[5]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\HEX4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg5|dataOut\(6),
	devoe => ww_devoe,
	o => \HEX4[6]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\HEX5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg6|dataOut\(0),
	devoe => ww_devoe,
	o => \HEX5[0]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\HEX5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg6|dataOut\(1),
	devoe => ww_devoe,
	o => \HEX5[1]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\HEX5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg6|dataOut\(2),
	devoe => ww_devoe,
	o => \HEX5[2]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\HEX5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg6|dataOut\(3),
	devoe => ww_devoe,
	o => \HEX5[3]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\HEX5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg6|dataOut\(4),
	devoe => ww_devoe,
	o => \HEX5[4]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\HEX5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg6|dataOut\(5),
	devoe => ww_devoe,
	o => \HEX5[5]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\HEX5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg6|dataOut\(6),
	devoe => ww_devoe,
	o => \HEX5[6]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\HEX6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg7|dataOut\(0),
	devoe => ww_devoe,
	o => \HEX6[0]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\HEX6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg7|dataOut\(1),
	devoe => ww_devoe,
	o => \HEX6[1]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\HEX6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg7|dataOut\(2),
	devoe => ww_devoe,
	o => \HEX6[2]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\HEX6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg7|dataOut\(3),
	devoe => ww_devoe,
	o => \HEX6[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\HEX6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg7|dataOut\(4),
	devoe => ww_devoe,
	o => \HEX6[4]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\HEX6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg7|dataOut\(5),
	devoe => ww_devoe,
	o => \HEX6[5]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\HEX6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg7|dataOut\(6),
	devoe => ww_devoe,
	o => \HEX6[6]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\HEX7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg8|dataOut\(0),
	devoe => ww_devoe,
	o => \HEX7[0]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\HEX7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg8|dataOut\(1),
	devoe => ww_devoe,
	o => \HEX7[1]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\HEX7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg8|dataOut\(2),
	devoe => ww_devoe,
	o => \HEX7[2]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\HEX7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg8|dataOut\(3),
	devoe => ww_devoe,
	o => \HEX7[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\HEX7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg8|dataOut\(4),
	devoe => ww_devoe,
	o => \HEX7[4]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\HEX7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg8|dataOut\(5),
	devoe => ww_devoe,
	o => \HEX7[5]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\HEX7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \reg8|dataOut\(6),
	devoe => ww_devoe,
	o => \HEX7[6]~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\LEDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \clkDiv|clkOut~q\,
	devoe => ww_devoe,
	o => \LEDR[0]~output_o\);

-- Location: IOOBUF_X94_Y73_N2
\LEDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \counter0|TC~q\,
	devoe => ww_devoe,
	o => \LEDR[1]~output_o\);

-- Location: IOOBUF_X94_Y73_N9
\LEDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \counter1|TC~q\,
	devoe => ww_devoe,
	o => \LEDR[2]~output_o\);

-- Location: IOOBUF_X107_Y73_N16
\LEDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \counter2|TC~q\,
	devoe => ww_devoe,
	o => \LEDR[3]~output_o\);

-- Location: IOOBUF_X87_Y73_N16
\LEDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \counter3|TC~q\,
	devoe => ww_devoe,
	o => \LEDR[4]~output_o\);

-- Location: IOOBUF_X87_Y73_N9
\LEDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \counter4|TC~q\,
	devoe => ww_devoe,
	o => \LEDR[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\LEDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \counter5|TC~q\,
	devoe => ww_devoe,
	o => \LEDR[6]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\LEDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[7]~output_o\);

-- Location: IOOBUF_X69_Y73_N2
\LEDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[8]~output_o\);

-- Location: IOOBUF_X83_Y73_N23
\LEDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[9]~output_o\);

-- Location: IOOBUF_X60_Y73_N23
\LEDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDR[10]~reg0_q\,
	devoe => ww_devoe,
	o => \LEDR[10]~output_o\);

-- Location: IOOBUF_X65_Y73_N23
\LEDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[11]~output_o\);

-- Location: IOOBUF_X65_Y73_N16
\LEDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[12]~output_o\);

-- Location: IOOBUF_X67_Y73_N9
\LEDR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[13]~output_o\);

-- Location: IOOBUF_X58_Y73_N2
\LEDR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \s_currentState_m~q\,
	devoe => ww_devoe,
	o => \LEDR[14]~output_o\);

-- Location: IOOBUF_X65_Y73_N9
\LEDR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_s_currentState_m~q\,
	devoe => ww_devoe,
	o => \LEDR[15]~output_o\);

-- Location: IOOBUF_X67_Y73_N2
\LEDR[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[16]~output_o\);

-- Location: IOOBUF_X60_Y73_N16
\LEDR[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[17]~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G4
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: IOIBUF_X115_Y17_N1
\SW[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: LCCOMB_X79_Y28_N24
\deb2|s_dirtyIn~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_dirtyIn~feeder_combout\ = \SW[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SW[0]~input_o\,
	combout => \deb2|s_dirtyIn~feeder_combout\);

-- Location: FF_X79_Y28_N25
\deb2|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_dirtyIn~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_dirtyIn~q\);

-- Location: FF_X75_Y28_N15
\deb2|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \deb2|s_dirtyIn~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_previousIn~q\);

-- Location: LCCOMB_X75_Y28_N30
\deb2|s_debounceCnt[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt[5]~5_combout\ = (\deb2|s_dirtyIn~q\ & (\deb2|s_previousIn~q\ & ((!\deb2|s_debounceCnt\(22)) # (!\deb2|LessThan0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_dirtyIn~q\,
	datab => \deb2|s_previousIn~q\,
	datac => \deb2|LessThan0~6_combout\,
	datad => \deb2|s_debounceCnt\(22),
	combout => \deb2|s_debounceCnt[5]~5_combout\);

-- Location: LCCOMB_X75_Y28_N18
\deb2|s_debounceCnt[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt[5]~2_combout\ = (\deb2|s_dirtyIn~q\ & ((!\deb2|LessThan0~6_combout\) # (!\deb2|s_debounceCnt\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_dirtyIn~q\,
	datab => \deb2|s_debounceCnt\(22),
	datac => \deb2|LessThan0~6_combout\,
	combout => \deb2|s_debounceCnt[5]~2_combout\);

-- Location: LCCOMB_X74_Y28_N10
\deb2|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~0_combout\ = \deb2|s_debounceCnt\(0) $ (VCC)
-- \deb2|Add0~1\ = CARRY(\deb2|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(0),
	datad => VCC,
	combout => \deb2|Add0~0_combout\,
	cout => \deb2|Add0~1\);

-- Location: LCCOMB_X75_Y28_N4
\deb2|s_debounceCnt~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~26_combout\ = (\deb2|Add0~0_combout\ & \deb2|s_debounceCnt[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|Add0~0_combout\,
	datac => \deb2|s_debounceCnt[5]~5_combout\,
	combout => \deb2|s_debounceCnt~26_combout\);

-- Location: LCCOMB_X75_Y27_N12
\deb2|s_cleanOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_cleanOut~5_combout\ = (!\deb2|s_debounceCnt\(19) & (!\deb2|s_debounceCnt\(14) & (!\deb2|s_debounceCnt\(11) & !\deb2|s_debounceCnt\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(19),
	datab => \deb2|s_debounceCnt\(14),
	datac => \deb2|s_debounceCnt\(11),
	datad => \deb2|s_debounceCnt\(18),
	combout => \deb2|s_cleanOut~5_combout\);

-- Location: LCCOMB_X75_Y27_N18
\deb2|s_cleanOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_cleanOut~4_combout\ = (!\deb2|s_debounceCnt\(10) & (!\deb2|s_debounceCnt\(7) & (!\deb2|s_debounceCnt\(9) & !\deb2|s_debounceCnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(10),
	datab => \deb2|s_debounceCnt\(7),
	datac => \deb2|s_debounceCnt\(9),
	datad => \deb2|s_debounceCnt\(8),
	combout => \deb2|s_cleanOut~4_combout\);

-- Location: LCCOMB_X75_Y27_N8
\deb2|s_cleanOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_cleanOut~2_combout\ = (!\deb2|s_debounceCnt\(15) & (!\deb2|s_debounceCnt\(17) & (!\deb2|s_debounceCnt\(16) & !\deb2|s_debounceCnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(15),
	datab => \deb2|s_debounceCnt\(17),
	datac => \deb2|s_debounceCnt\(16),
	datad => \deb2|s_debounceCnt\(6),
	combout => \deb2|s_cleanOut~2_combout\);

-- Location: LCCOMB_X74_Y27_N16
\deb2|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~38_combout\ = (\deb2|s_debounceCnt\(19) & (\deb2|Add0~37\ & VCC)) # (!\deb2|s_debounceCnt\(19) & (!\deb2|Add0~37\))
-- \deb2|Add0~39\ = CARRY((!\deb2|s_debounceCnt\(19) & !\deb2|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_debounceCnt\(19),
	datad => VCC,
	cin => \deb2|Add0~37\,
	combout => \deb2|Add0~38_combout\,
	cout => \deb2|Add0~39\);

-- Location: LCCOMB_X74_Y27_N18
\deb2|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~40_combout\ = (\deb2|s_debounceCnt\(20) & ((GND) # (!\deb2|Add0~39\))) # (!\deb2|s_debounceCnt\(20) & (\deb2|Add0~39\ $ (GND)))
-- \deb2|Add0~41\ = CARRY((\deb2|s_debounceCnt\(20)) # (!\deb2|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(20),
	datad => VCC,
	cin => \deb2|Add0~39\,
	combout => \deb2|Add0~40_combout\,
	cout => \deb2|Add0~41\);

-- Location: LCCOMB_X73_Y27_N0
\deb2|s_debounceCnt[20]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt[20]~9_combout\ = (\deb2|Add0~40_combout\ & (\deb2|s_debounceCnt[5]~5_combout\ & \deb2|s_debounceCnt[5]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb2|Add0~40_combout\,
	datac => \deb2|s_debounceCnt[5]~5_combout\,
	datad => \deb2|s_debounceCnt[5]~4_combout\,
	combout => \deb2|s_debounceCnt[20]~9_combout\);

-- Location: FF_X73_Y27_N1
\deb2|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt[20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(20));

-- Location: LCCOMB_X74_Y27_N20
\deb2|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~42_combout\ = (\deb2|s_debounceCnt\(21) & (\deb2|Add0~41\ & VCC)) # (!\deb2|s_debounceCnt\(21) & (!\deb2|Add0~41\))
-- \deb2|Add0~43\ = CARRY((!\deb2|s_debounceCnt\(21) & !\deb2|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(21),
	datad => VCC,
	cin => \deb2|Add0~41\,
	combout => \deb2|Add0~42_combout\,
	cout => \deb2|Add0~43\);

-- Location: LCCOMB_X73_Y27_N10
\deb2|s_debounceCnt[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt[21]~10_combout\ = (\deb2|s_debounceCnt[5]~5_combout\ & (\deb2|Add0~42_combout\ & \deb2|s_debounceCnt[5]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_debounceCnt[5]~5_combout\,
	datac => \deb2|Add0~42_combout\,
	datad => \deb2|s_debounceCnt[5]~4_combout\,
	combout => \deb2|s_debounceCnt[21]~10_combout\);

-- Location: FF_X73_Y27_N11
\deb2|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt[21]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(21));

-- Location: LCCOMB_X73_Y27_N12
\deb2|s_cleanOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_cleanOut~3_combout\ = (!\deb2|s_debounceCnt\(21) & (!\deb2|s_debounceCnt\(20) & (!\deb2|s_debounceCnt\(13) & !\deb2|s_debounceCnt\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(21),
	datab => \deb2|s_debounceCnt\(20),
	datac => \deb2|s_debounceCnt\(13),
	datad => \deb2|s_debounceCnt\(12),
	combout => \deb2|s_cleanOut~3_combout\);

-- Location: LCCOMB_X75_Y27_N14
\deb2|s_cleanOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_cleanOut~6_combout\ = (\deb2|s_cleanOut~5_combout\ & (\deb2|s_cleanOut~4_combout\ & (\deb2|s_cleanOut~2_combout\ & \deb2|s_cleanOut~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_cleanOut~5_combout\,
	datab => \deb2|s_cleanOut~4_combout\,
	datac => \deb2|s_cleanOut~2_combout\,
	datad => \deb2|s_cleanOut~3_combout\,
	combout => \deb2|s_cleanOut~6_combout\);

-- Location: LCCOMB_X74_Y28_N4
\deb2|s_cleanOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_cleanOut~7_combout\ = (!\deb2|s_debounceCnt\(4) & (!\deb2|s_debounceCnt\(2) & (!\deb2|s_debounceCnt\(1) & !\deb2|s_debounceCnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(4),
	datab => \deb2|s_debounceCnt\(2),
	datac => \deb2|s_debounceCnt\(1),
	datad => \deb2|s_debounceCnt\(3),
	combout => \deb2|s_cleanOut~7_combout\);

-- Location: LCCOMB_X75_Y28_N22
\deb2|s_debounceCnt[5]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt[5]~29_combout\ = (\deb2|s_debounceCnt\(0)) # (((\deb2|s_debounceCnt\(5)) # (!\deb2|s_cleanOut~7_combout\)) # (!\deb2|s_cleanOut~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(0),
	datab => \deb2|s_cleanOut~6_combout\,
	datac => \deb2|s_cleanOut~7_combout\,
	datad => \deb2|s_debounceCnt\(5),
	combout => \deb2|s_debounceCnt[5]~29_combout\);

-- Location: LCCOMB_X75_Y28_N0
\deb2|s_debounceCnt[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt[5]~4_combout\ = (((\deb2|s_debounceCnt[5]~29_combout\) # (\deb2|s_debounceCnt\(22))) # (!\deb2|s_previousIn~q\)) # (!\deb2|s_dirtyIn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_dirtyIn~q\,
	datab => \deb2|s_previousIn~q\,
	datac => \deb2|s_debounceCnt[5]~29_combout\,
	datad => \deb2|s_debounceCnt\(22),
	combout => \deb2|s_debounceCnt[5]~4_combout\);

-- Location: FF_X75_Y28_N5
\deb2|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~26_combout\,
	ena => \deb2|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(0));

-- Location: LCCOMB_X74_Y28_N12
\deb2|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~2_combout\ = (\deb2|s_debounceCnt\(1) & (\deb2|Add0~1\ & VCC)) # (!\deb2|s_debounceCnt\(1) & (!\deb2|Add0~1\))
-- \deb2|Add0~3\ = CARRY((!\deb2|s_debounceCnt\(1) & !\deb2|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(1),
	datad => VCC,
	cin => \deb2|Add0~1\,
	combout => \deb2|Add0~2_combout\,
	cout => \deb2|Add0~3\);

-- Location: LCCOMB_X73_Y28_N16
\deb2|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~21_combout\ = (\deb2|Add0~2_combout\ & \deb2|s_debounceCnt[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb2|Add0~2_combout\,
	datad => \deb2|s_debounceCnt[5]~5_combout\,
	combout => \deb2|s_debounceCnt~21_combout\);

-- Location: FF_X73_Y28_N17
\deb2|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~21_combout\,
	ena => \deb2|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(1));

-- Location: LCCOMB_X74_Y28_N14
\deb2|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~4_combout\ = (\deb2|s_debounceCnt\(2) & ((GND) # (!\deb2|Add0~3\))) # (!\deb2|s_debounceCnt\(2) & (\deb2|Add0~3\ $ (GND)))
-- \deb2|Add0~5\ = CARRY((\deb2|s_debounceCnt\(2)) # (!\deb2|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_debounceCnt\(2),
	datad => VCC,
	cin => \deb2|Add0~3\,
	combout => \deb2|Add0~4_combout\,
	cout => \deb2|Add0~5\);

-- Location: LCCOMB_X73_Y28_N6
\deb2|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~22_combout\ = (\deb2|Add0~4_combout\ & \deb2|s_debounceCnt[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb2|Add0~4_combout\,
	datad => \deb2|s_debounceCnt[5]~5_combout\,
	combout => \deb2|s_debounceCnt~22_combout\);

-- Location: FF_X73_Y28_N7
\deb2|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~22_combout\,
	ena => \deb2|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(2));

-- Location: LCCOMB_X74_Y28_N16
\deb2|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~6_combout\ = (\deb2|s_debounceCnt\(3) & (\deb2|Add0~5\ & VCC)) # (!\deb2|s_debounceCnt\(3) & (!\deb2|Add0~5\))
-- \deb2|Add0~7\ = CARRY((!\deb2|s_debounceCnt\(3) & !\deb2|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_debounceCnt\(3),
	datad => VCC,
	cin => \deb2|Add0~5\,
	combout => \deb2|Add0~6_combout\,
	cout => \deb2|Add0~7\);

-- Location: LCCOMB_X74_Y28_N0
\deb2|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~23_combout\ = (\deb2|Add0~6_combout\ & \deb2|s_debounceCnt[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb2|Add0~6_combout\,
	datad => \deb2|s_debounceCnt[5]~5_combout\,
	combout => \deb2|s_debounceCnt~23_combout\);

-- Location: FF_X74_Y28_N1
\deb2|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~23_combout\,
	ena => \deb2|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(3));

-- Location: LCCOMB_X74_Y28_N18
\deb2|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~8_combout\ = (\deb2|s_debounceCnt\(4) & ((GND) # (!\deb2|Add0~7\))) # (!\deb2|s_debounceCnt\(4) & (\deb2|Add0~7\ $ (GND)))
-- \deb2|Add0~9\ = CARRY((\deb2|s_debounceCnt\(4)) # (!\deb2|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(4),
	datad => VCC,
	cin => \deb2|Add0~7\,
	combout => \deb2|Add0~8_combout\,
	cout => \deb2|Add0~9\);

-- Location: LCCOMB_X74_Y28_N6
\deb2|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~24_combout\ = (\deb2|Add0~8_combout\ & \deb2|s_debounceCnt[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb2|Add0~8_combout\,
	datad => \deb2|s_debounceCnt[5]~5_combout\,
	combout => \deb2|s_debounceCnt~24_combout\);

-- Location: FF_X74_Y28_N7
\deb2|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~24_combout\,
	ena => \deb2|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(4));

-- Location: LCCOMB_X74_Y28_N20
\deb2|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~10_combout\ = (\deb2|s_debounceCnt\(5) & (\deb2|Add0~9\ & VCC)) # (!\deb2|s_debounceCnt\(5) & (!\deb2|Add0~9\))
-- \deb2|Add0~11\ = CARRY((!\deb2|s_debounceCnt\(5) & !\deb2|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_debounceCnt\(5),
	datad => VCC,
	cin => \deb2|Add0~9\,
	combout => \deb2|Add0~10_combout\,
	cout => \deb2|Add0~11\);

-- Location: LCCOMB_X75_Y28_N16
\deb2|s_debounceCnt~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~25_combout\ = (\deb2|Add0~10_combout\ & \deb2|s_debounceCnt[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb2|Add0~10_combout\,
	datac => \deb2|s_debounceCnt[5]~5_combout\,
	combout => \deb2|s_debounceCnt~25_combout\);

-- Location: FF_X75_Y28_N17
\deb2|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~25_combout\,
	ena => \deb2|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(5));

-- Location: LCCOMB_X74_Y28_N22
\deb2|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~12_combout\ = (\deb2|s_debounceCnt\(6) & ((GND) # (!\deb2|Add0~11\))) # (!\deb2|s_debounceCnt\(6) & (\deb2|Add0~11\ $ (GND)))
-- \deb2|Add0~13\ = CARRY((\deb2|s_debounceCnt\(6)) # (!\deb2|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_debounceCnt\(6),
	datad => VCC,
	cin => \deb2|Add0~11\,
	combout => \deb2|Add0~12_combout\,
	cout => \deb2|Add0~13\);

-- Location: LCCOMB_X75_Y28_N26
\deb2|s_debounceCnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~3_combout\ = (\deb2|s_debounceCnt[5]~2_combout\ & ((\deb2|Add0~12_combout\) # (!\deb2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb2|Add0~12_combout\,
	datac => \deb2|s_previousIn~q\,
	datad => \deb2|s_debounceCnt[5]~2_combout\,
	combout => \deb2|s_debounceCnt~3_combout\);

-- Location: FF_X75_Y28_N27
\deb2|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~3_combout\,
	ena => \deb2|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(6));

-- Location: LCCOMB_X74_Y28_N24
\deb2|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~14_combout\ = (\deb2|s_debounceCnt\(7) & (\deb2|Add0~13\ & VCC)) # (!\deb2|s_debounceCnt\(7) & (!\deb2|Add0~13\))
-- \deb2|Add0~15\ = CARRY((!\deb2|s_debounceCnt\(7) & !\deb2|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_debounceCnt\(7),
	datad => VCC,
	cin => \deb2|Add0~13\,
	combout => \deb2|Add0~14_combout\,
	cout => \deb2|Add0~15\);

-- Location: LCCOMB_X74_Y28_N8
\deb2|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~13_combout\ = (\deb2|Add0~14_combout\ & \deb2|s_debounceCnt[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb2|Add0~14_combout\,
	datad => \deb2|s_debounceCnt[5]~5_combout\,
	combout => \deb2|s_debounceCnt~13_combout\);

-- Location: FF_X74_Y28_N9
\deb2|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~13_combout\,
	ena => \deb2|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(7));

-- Location: LCCOMB_X74_Y28_N26
\deb2|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~16_combout\ = (\deb2|s_debounceCnt\(8) & ((GND) # (!\deb2|Add0~15\))) # (!\deb2|s_debounceCnt\(8) & (\deb2|Add0~15\ $ (GND)))
-- \deb2|Add0~17\ = CARRY((\deb2|s_debounceCnt\(8)) # (!\deb2|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_debounceCnt\(8),
	datad => VCC,
	cin => \deb2|Add0~15\,
	combout => \deb2|Add0~16_combout\,
	cout => \deb2|Add0~17\);

-- Location: LCCOMB_X75_Y28_N28
\deb2|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~14_combout\ = (\deb2|s_debounceCnt[5]~2_combout\ & ((\deb2|Add0~16_combout\) # (!\deb2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_previousIn~q\,
	datac => \deb2|Add0~16_combout\,
	datad => \deb2|s_debounceCnt[5]~2_combout\,
	combout => \deb2|s_debounceCnt~14_combout\);

-- Location: FF_X75_Y28_N29
\deb2|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~14_combout\,
	ena => \deb2|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(8));

-- Location: LCCOMB_X74_Y28_N28
\deb2|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~18_combout\ = (\deb2|s_debounceCnt\(9) & (\deb2|Add0~17\ & VCC)) # (!\deb2|s_debounceCnt\(9) & (!\deb2|Add0~17\))
-- \deb2|Add0~19\ = CARRY((!\deb2|s_debounceCnt\(9) & !\deb2|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(9),
	datad => VCC,
	cin => \deb2|Add0~17\,
	combout => \deb2|Add0~18_combout\,
	cout => \deb2|Add0~19\);

-- Location: LCCOMB_X75_Y28_N2
\deb2|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~15_combout\ = (\deb2|s_debounceCnt[5]~2_combout\ & ((\deb2|Add0~18_combout\) # (!\deb2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb2|Add0~18_combout\,
	datac => \deb2|s_previousIn~q\,
	datad => \deb2|s_debounceCnt[5]~2_combout\,
	combout => \deb2|s_debounceCnt~15_combout\);

-- Location: FF_X75_Y28_N3
\deb2|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~15_combout\,
	ena => \deb2|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(9));

-- Location: LCCOMB_X74_Y28_N30
\deb2|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~20_combout\ = (\deb2|s_debounceCnt\(10) & ((GND) # (!\deb2|Add0~19\))) # (!\deb2|s_debounceCnt\(10) & (\deb2|Add0~19\ $ (GND)))
-- \deb2|Add0~21\ = CARRY((\deb2|s_debounceCnt\(10)) # (!\deb2|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_debounceCnt\(10),
	datad => VCC,
	cin => \deb2|Add0~19\,
	combout => \deb2|Add0~20_combout\,
	cout => \deb2|Add0~21\);

-- Location: LCCOMB_X74_Y28_N2
\deb2|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~16_combout\ = (\deb2|Add0~20_combout\ & \deb2|s_debounceCnt[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb2|Add0~20_combout\,
	datad => \deb2|s_debounceCnt[5]~5_combout\,
	combout => \deb2|s_debounceCnt~16_combout\);

-- Location: FF_X74_Y28_N3
\deb2|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~16_combout\,
	ena => \deb2|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(10));

-- Location: LCCOMB_X74_Y27_N0
\deb2|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~22_combout\ = (\deb2|s_debounceCnt\(11) & (\deb2|Add0~21\ & VCC)) # (!\deb2|s_debounceCnt\(11) & (!\deb2|Add0~21\))
-- \deb2|Add0~23\ = CARRY((!\deb2|s_debounceCnt\(11) & !\deb2|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(11),
	datad => VCC,
	cin => \deb2|Add0~21\,
	combout => \deb2|Add0~22_combout\,
	cout => \deb2|Add0~23\);

-- Location: LCCOMB_X75_Y27_N4
\deb2|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~17_combout\ = (\deb2|s_debounceCnt[5]~2_combout\ & ((\deb2|Add0~22_combout\) # (!\deb2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_previousIn~q\,
	datab => \deb2|Add0~22_combout\,
	datac => \deb2|s_debounceCnt[5]~2_combout\,
	combout => \deb2|s_debounceCnt~17_combout\);

-- Location: FF_X75_Y27_N5
\deb2|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~17_combout\,
	ena => \deb2|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(11));

-- Location: LCCOMB_X74_Y27_N2
\deb2|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~24_combout\ = (\deb2|s_debounceCnt\(12) & ((GND) # (!\deb2|Add0~23\))) # (!\deb2|s_debounceCnt\(12) & (\deb2|Add0~23\ $ (GND)))
-- \deb2|Add0~25\ = CARRY((\deb2|s_debounceCnt\(12)) # (!\deb2|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(12),
	datad => VCC,
	cin => \deb2|Add0~23\,
	combout => \deb2|Add0~24_combout\,
	cout => \deb2|Add0~25\);

-- Location: LCCOMB_X73_Y27_N16
\deb2|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~11_combout\ = (\deb2|s_debounceCnt[5]~5_combout\ & \deb2|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb2|s_debounceCnt[5]~5_combout\,
	datad => \deb2|Add0~24_combout\,
	combout => \deb2|s_debounceCnt~11_combout\);

-- Location: FF_X73_Y27_N17
\deb2|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~11_combout\,
	ena => \deb2|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(12));

-- Location: LCCOMB_X74_Y27_N4
\deb2|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~26_combout\ = (\deb2|s_debounceCnt\(13) & (\deb2|Add0~25\ & VCC)) # (!\deb2|s_debounceCnt\(13) & (!\deb2|Add0~25\))
-- \deb2|Add0~27\ = CARRY((!\deb2|s_debounceCnt\(13) & !\deb2|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(13),
	datad => VCC,
	cin => \deb2|Add0~25\,
	combout => \deb2|Add0~26_combout\,
	cout => \deb2|Add0~27\);

-- Location: LCCOMB_X73_Y27_N14
\deb2|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~12_combout\ = (\deb2|Add0~26_combout\ & \deb2|s_debounceCnt[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|Add0~26_combout\,
	datac => \deb2|s_debounceCnt[5]~5_combout\,
	combout => \deb2|s_debounceCnt~12_combout\);

-- Location: FF_X73_Y27_N15
\deb2|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~12_combout\,
	ena => \deb2|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(13));

-- Location: LCCOMB_X74_Y27_N6
\deb2|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~28_combout\ = (\deb2|s_debounceCnt\(14) & ((GND) # (!\deb2|Add0~27\))) # (!\deb2|s_debounceCnt\(14) & (\deb2|Add0~27\ $ (GND)))
-- \deb2|Add0~29\ = CARRY((\deb2|s_debounceCnt\(14)) # (!\deb2|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(14),
	datad => VCC,
	cin => \deb2|Add0~27\,
	combout => \deb2|Add0~28_combout\,
	cout => \deb2|Add0~29\);

-- Location: LCCOMB_X75_Y27_N2
\deb2|s_debounceCnt~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~18_combout\ = (\deb2|s_debounceCnt[5]~2_combout\ & ((\deb2|Add0~28_combout\) # (!\deb2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_debounceCnt[5]~2_combout\,
	datac => \deb2|s_previousIn~q\,
	datad => \deb2|Add0~28_combout\,
	combout => \deb2|s_debounceCnt~18_combout\);

-- Location: FF_X75_Y27_N3
\deb2|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~18_combout\,
	ena => \deb2|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(14));

-- Location: LCCOMB_X74_Y27_N8
\deb2|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~30_combout\ = (\deb2|s_debounceCnt\(15) & (\deb2|Add0~29\ & VCC)) # (!\deb2|s_debounceCnt\(15) & (!\deb2|Add0~29\))
-- \deb2|Add0~31\ = CARRY((!\deb2|s_debounceCnt\(15) & !\deb2|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_debounceCnt\(15),
	datad => VCC,
	cin => \deb2|Add0~29\,
	combout => \deb2|Add0~30_combout\,
	cout => \deb2|Add0~31\);

-- Location: LCCOMB_X74_Y27_N28
\deb2|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~6_combout\ = (\deb2|Add0~30_combout\ & \deb2|s_debounceCnt[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb2|Add0~30_combout\,
	datac => \deb2|s_debounceCnt[5]~5_combout\,
	combout => \deb2|s_debounceCnt~6_combout\);

-- Location: FF_X74_Y27_N29
\deb2|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~6_combout\,
	ena => \deb2|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(15));

-- Location: LCCOMB_X74_Y27_N10
\deb2|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~32_combout\ = (\deb2|s_debounceCnt\(16) & ((GND) # (!\deb2|Add0~31\))) # (!\deb2|s_debounceCnt\(16) & (\deb2|Add0~31\ $ (GND)))
-- \deb2|Add0~33\ = CARRY((\deb2|s_debounceCnt\(16)) # (!\deb2|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(16),
	datad => VCC,
	cin => \deb2|Add0~31\,
	combout => \deb2|Add0~32_combout\,
	cout => \deb2|Add0~33\);

-- Location: LCCOMB_X73_Y27_N6
\deb2|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~7_combout\ = (\deb2|s_debounceCnt[5]~5_combout\ & \deb2|Add0~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_debounceCnt[5]~5_combout\,
	datac => \deb2|Add0~32_combout\,
	combout => \deb2|s_debounceCnt~7_combout\);

-- Location: FF_X74_Y27_N27
\deb2|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \deb2|s_debounceCnt~7_combout\,
	sload => VCC,
	ena => \deb2|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(16));

-- Location: LCCOMB_X74_Y27_N12
\deb2|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~34_combout\ = (\deb2|s_debounceCnt\(17) & (\deb2|Add0~33\ & VCC)) # (!\deb2|s_debounceCnt\(17) & (!\deb2|Add0~33\))
-- \deb2|Add0~35\ = CARRY((!\deb2|s_debounceCnt\(17) & !\deb2|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_debounceCnt\(17),
	datad => VCC,
	cin => \deb2|Add0~33\,
	combout => \deb2|Add0~34_combout\,
	cout => \deb2|Add0~35\);

-- Location: LCCOMB_X74_Y27_N24
\deb2|s_debounceCnt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt~8_combout\ = (\deb2|s_debounceCnt[5]~5_combout\ & \deb2|Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb2|s_debounceCnt[5]~5_combout\,
	datad => \deb2|Add0~34_combout\,
	combout => \deb2|s_debounceCnt~8_combout\);

-- Location: FF_X74_Y27_N25
\deb2|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt~8_combout\,
	ena => \deb2|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(17));

-- Location: LCCOMB_X74_Y27_N14
\deb2|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~36_combout\ = (\deb2|s_debounceCnt\(18) & ((GND) # (!\deb2|Add0~35\))) # (!\deb2|s_debounceCnt\(18) & (\deb2|Add0~35\ $ (GND)))
-- \deb2|Add0~37\ = CARRY((\deb2|s_debounceCnt\(18)) # (!\deb2|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(18),
	datad => VCC,
	cin => \deb2|Add0~35\,
	combout => \deb2|Add0~36_combout\,
	cout => \deb2|Add0~37\);

-- Location: LCCOMB_X75_Y27_N20
\deb2|s_debounceCnt[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt[18]~19_combout\ = (\deb2|s_debounceCnt[5]~2_combout\ & (\deb2|s_debounceCnt[5]~4_combout\ & ((\deb2|Add0~36_combout\) # (!\deb2|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|Add0~36_combout\,
	datab => \deb2|s_debounceCnt[5]~2_combout\,
	datac => \deb2|s_previousIn~q\,
	datad => \deb2|s_debounceCnt[5]~4_combout\,
	combout => \deb2|s_debounceCnt[18]~19_combout\);

-- Location: FF_X75_Y27_N21
\deb2|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(18));

-- Location: LCCOMB_X75_Y27_N22
\deb2|s_debounceCnt[19]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt[19]~20_combout\ = (\deb2|s_debounceCnt[5]~2_combout\ & (\deb2|s_debounceCnt[5]~4_combout\ & ((\deb2|Add0~38_combout\) # (!\deb2|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|Add0~38_combout\,
	datab => \deb2|s_debounceCnt[5]~2_combout\,
	datac => \deb2|s_previousIn~q\,
	datad => \deb2|s_debounceCnt[5]~4_combout\,
	combout => \deb2|s_debounceCnt[19]~20_combout\);

-- Location: FF_X75_Y27_N23
\deb2|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(19));

-- Location: LCCOMB_X74_Y27_N30
\deb2|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|LessThan0~5_combout\ = (!\deb2|s_debounceCnt\(21) & !\deb2|s_debounceCnt\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(21),
	datac => \deb2|s_debounceCnt\(20),
	combout => \deb2|LessThan0~5_combout\);

-- Location: LCCOMB_X74_Y27_N26
\deb2|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|LessThan0~2_combout\ = (!\deb2|s_debounceCnt\(12) & !\deb2|s_debounceCnt\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(12),
	datad => \deb2|s_debounceCnt\(13),
	combout => \deb2|LessThan0~2_combout\);

-- Location: LCCOMB_X75_Y28_N10
\deb2|s_cleanOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_cleanOut~8_combout\ = (\deb2|s_cleanOut~7_combout\ & !\deb2|s_debounceCnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb2|s_cleanOut~7_combout\,
	datad => \deb2|s_debounceCnt\(5),
	combout => \deb2|s_cleanOut~8_combout\);

-- Location: LCCOMB_X75_Y28_N8
\deb2|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|LessThan0~0_combout\ = (\deb2|s_debounceCnt\(7)) # ((\deb2|s_debounceCnt\(6) & ((\deb2|s_debounceCnt\(0)) # (!\deb2|s_cleanOut~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_cleanOut~8_combout\,
	datab => \deb2|s_debounceCnt\(0),
	datac => \deb2|s_debounceCnt\(6),
	datad => \deb2|s_debounceCnt\(7),
	combout => \deb2|LessThan0~0_combout\);

-- Location: LCCOMB_X75_Y27_N28
\deb2|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|LessThan0~1_combout\ = (\deb2|s_debounceCnt\(10)) # ((\deb2|LessThan0~0_combout\ & (\deb2|s_debounceCnt\(9) & \deb2|s_debounceCnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(10),
	datab => \deb2|LessThan0~0_combout\,
	datac => \deb2|s_debounceCnt\(9),
	datad => \deb2|s_debounceCnt\(8),
	combout => \deb2|LessThan0~1_combout\);

-- Location: LCCOMB_X75_Y27_N26
\deb2|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|LessThan0~3_combout\ = (\deb2|s_debounceCnt\(14) & (((\deb2|LessThan0~1_combout\ & \deb2|s_debounceCnt\(11))) # (!\deb2|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|LessThan0~2_combout\,
	datab => \deb2|LessThan0~1_combout\,
	datac => \deb2|s_debounceCnt\(11),
	datad => \deb2|s_debounceCnt\(14),
	combout => \deb2|LessThan0~3_combout\);

-- Location: LCCOMB_X75_Y27_N24
\deb2|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|LessThan0~4_combout\ = (\deb2|LessThan0~3_combout\) # ((\deb2|s_debounceCnt\(15)) # ((\deb2|s_debounceCnt\(16)) # (\deb2|s_debounceCnt\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|LessThan0~3_combout\,
	datab => \deb2|s_debounceCnt\(15),
	datac => \deb2|s_debounceCnt\(16),
	datad => \deb2|s_debounceCnt\(17),
	combout => \deb2|LessThan0~4_combout\);

-- Location: LCCOMB_X75_Y27_N10
\deb2|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|LessThan0~6_combout\ = ((\deb2|s_debounceCnt\(19) & (\deb2|s_debounceCnt\(18) & \deb2|LessThan0~4_combout\))) # (!\deb2|LessThan0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(19),
	datab => \deb2|s_debounceCnt\(18),
	datac => \deb2|LessThan0~5_combout\,
	datad => \deb2|LessThan0~4_combout\,
	combout => \deb2|LessThan0~6_combout\);

-- Location: LCCOMB_X74_Y27_N22
\deb2|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|Add0~44_combout\ = \deb2|s_debounceCnt\(22) $ (\deb2|Add0~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt\(22),
	cin => \deb2|Add0~43\,
	combout => \deb2|Add0~44_combout\);

-- Location: LCCOMB_X75_Y28_N20
\deb2|s_debounceCnt[22]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt[22]~27_combout\ = (\deb2|s_previousIn~q\ & (((!\deb2|s_debounceCnt[5]~29_combout\ & !\deb2|s_debounceCnt\(22))) # (!\deb2|Add0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_debounceCnt[5]~29_combout\,
	datab => \deb2|s_previousIn~q\,
	datac => \deb2|Add0~44_combout\,
	datad => \deb2|s_debounceCnt\(22),
	combout => \deb2|s_debounceCnt[22]~27_combout\);

-- Location: LCCOMB_X75_Y28_N24
\deb2|s_debounceCnt[22]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_debounceCnt[22]~28_combout\ = (\deb2|s_dirtyIn~q\ & (!\deb2|s_debounceCnt[22]~27_combout\ & ((!\deb2|s_debounceCnt\(22)) # (!\deb2|LessThan0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_dirtyIn~q\,
	datab => \deb2|LessThan0~6_combout\,
	datac => \deb2|s_debounceCnt\(22),
	datad => \deb2|s_debounceCnt[22]~27_combout\,
	combout => \deb2|s_debounceCnt[22]~28_combout\);

-- Location: FF_X75_Y28_N25
\deb2|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_debounceCnt[22]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_debounceCnt\(22));

-- Location: LCCOMB_X75_Y28_N6
\deb2|s_cleanOut~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_cleanOut~9_combout\ = (\deb2|s_dirtyIn~q\ & (!\deb2|s_debounceCnt\(22) & (\deb2|s_debounceCnt\(0) & \deb2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_dirtyIn~q\,
	datab => \deb2|s_debounceCnt\(22),
	datac => \deb2|s_debounceCnt\(0),
	datad => \deb2|s_previousIn~q\,
	combout => \deb2|s_cleanOut~9_combout\);

-- Location: LCCOMB_X75_Y28_N12
\deb2|s_cleanOut~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb2|s_cleanOut~10_combout\ = (\deb2|s_cleanOut~9_combout\ & (\deb2|s_cleanOut~7_combout\ & (\deb2|s_cleanOut~6_combout\ & !\deb2|s_debounceCnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_cleanOut~9_combout\,
	datab => \deb2|s_cleanOut~7_combout\,
	datac => \deb2|s_cleanOut~6_combout\,
	datad => \deb2|s_debounceCnt\(5),
	combout => \deb2|s_cleanOut~10_combout\);

-- Location: FF_X75_Y28_N13
\deb2|s_cleanOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb2|s_cleanOut~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb2|s_cleanOut~q\);

-- Location: LCCOMB_X57_Y30_N4
\DisplayCntrl|s_currentState~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCntrl|s_currentState~22_combout\ = (\DisplayCntrl|s_currentState.E6~q\ & !\deb2|s_cleanOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DisplayCntrl|s_currentState.E6~q\,
	datad => \deb2|s_cleanOut~q\,
	combout => \DisplayCntrl|s_currentState~22_combout\);

-- Location: LCCOMB_X63_Y34_N6
\clkDiv|s_divCounter[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[0]~26_combout\ = \clkDiv|s_divCounter\(0) $ (VCC)
-- \clkDiv|s_divCounter[0]~27\ = CARRY(\clkDiv|s_divCounter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(0),
	datad => VCC,
	combout => \clkDiv|s_divCounter[0]~26_combout\,
	cout => \clkDiv|s_divCounter[0]~27\);

-- Location: LCCOMB_X63_Y33_N26
\clkDiv|LessThan1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|LessThan1~6_combout\ = (\clkDiv|s_divCounter\(19) & (\clkDiv|s_divCounter\(20) & (\clkDiv|s_divCounter\(21) & \clkDiv|s_divCounter\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(19),
	datab => \clkDiv|s_divCounter\(20),
	datac => \clkDiv|s_divCounter\(21),
	datad => \clkDiv|s_divCounter\(22),
	combout => \clkDiv|LessThan1~6_combout\);

-- Location: LCCOMB_X63_Y34_N0
\clkDiv|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|LessThan1~1_combout\ = (((!\clkDiv|s_divCounter\(0)) # (!\clkDiv|s_divCounter\(1))) # (!\clkDiv|s_divCounter\(3))) # (!\clkDiv|s_divCounter\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(2),
	datab => \clkDiv|s_divCounter\(3),
	datac => \clkDiv|s_divCounter\(1),
	datad => \clkDiv|s_divCounter\(0),
	combout => \clkDiv|LessThan1~1_combout\);

-- Location: LCCOMB_X63_Y34_N2
\clkDiv|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|LessThan1~2_combout\ = ((\clkDiv|LessThan1~1_combout\) # (!\clkDiv|s_divCounter\(4))) # (!\clkDiv|s_divCounter\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(5),
	datac => \clkDiv|s_divCounter\(4),
	datad => \clkDiv|LessThan1~1_combout\,
	combout => \clkDiv|LessThan1~2_combout\);

-- Location: LCCOMB_X65_Y34_N28
\clkDiv|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|LessThan1~3_combout\ = (!\clkDiv|s_divCounter\(10) & (!\clkDiv|s_divCounter\(8) & (!\clkDiv|s_divCounter\(9) & !\clkDiv|s_divCounter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(10),
	datab => \clkDiv|s_divCounter\(8),
	datac => \clkDiv|s_divCounter\(9),
	datad => \clkDiv|s_divCounter\(7),
	combout => \clkDiv|LessThan1~3_combout\);

-- Location: LCCOMB_X65_Y34_N14
\clkDiv|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|LessThan0~0_combout\ = (!\clkDiv|s_divCounter\(11) & (\clkDiv|LessThan1~3_combout\ & ((\clkDiv|LessThan1~2_combout\) # (!\clkDiv|s_divCounter\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|LessThan1~2_combout\,
	datab => \clkDiv|s_divCounter\(11),
	datac => \clkDiv|s_divCounter\(6),
	datad => \clkDiv|LessThan1~3_combout\,
	combout => \clkDiv|LessThan0~0_combout\);

-- Location: LCCOMB_X65_Y34_N20
\clkDiv|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|LessThan0~1_combout\ = (((!\clkDiv|s_divCounter\(14)) # (!\clkDiv|s_divCounter\(12))) # (!\clkDiv|s_divCounter\(13))) # (!\clkDiv|s_divCounter\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(15),
	datab => \clkDiv|s_divCounter\(13),
	datac => \clkDiv|s_divCounter\(12),
	datad => \clkDiv|s_divCounter\(14),
	combout => \clkDiv|LessThan0~1_combout\);

-- Location: LCCOMB_X65_Y34_N6
\clkDiv|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|LessThan0~2_combout\ = ((!\clkDiv|s_divCounter\(16) & ((\clkDiv|LessThan0~0_combout\) # (\clkDiv|LessThan0~1_combout\)))) # (!\clkDiv|s_divCounter\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(16),
	datab => \clkDiv|s_divCounter\(17),
	datac => \clkDiv|LessThan0~0_combout\,
	datad => \clkDiv|LessThan0~1_combout\,
	combout => \clkDiv|LessThan0~2_combout\);

-- Location: LCCOMB_X65_Y34_N16
\clkDiv|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|LessThan0~3_combout\ = (((!\clkDiv|s_divCounter\(18) & \clkDiv|LessThan0~2_combout\)) # (!\clkDiv|LessThan1~6_combout\)) # (!\clkDiv|s_divCounter\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(23),
	datab => \clkDiv|LessThan1~6_combout\,
	datac => \clkDiv|s_divCounter\(18),
	datad => \clkDiv|LessThan0~2_combout\,
	combout => \clkDiv|LessThan0~3_combout\);

-- Location: LCCOMB_X65_Y34_N26
\clkDiv|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|LessThan0~4_combout\ = (\clkDiv|s_divCounter\(25) & ((\clkDiv|s_divCounter\(24)) # (!\clkDiv|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(25),
	datac => \clkDiv|s_divCounter\(24),
	datad => \clkDiv|LessThan0~3_combout\,
	combout => \clkDiv|LessThan0~4_combout\);

-- Location: FF_X63_Y34_N7
\clkDiv|s_divCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clkDiv|s_divCounter[0]~26_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(0));

-- Location: LCCOMB_X63_Y34_N8
\clkDiv|s_divCounter[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[1]~28_combout\ = (\clkDiv|s_divCounter\(1) & (!\clkDiv|s_divCounter[0]~27\)) # (!\clkDiv|s_divCounter\(1) & ((\clkDiv|s_divCounter[0]~27\) # (GND)))
-- \clkDiv|s_divCounter[1]~29\ = CARRY((!\clkDiv|s_divCounter[0]~27\) # (!\clkDiv|s_divCounter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(1),
	datad => VCC,
	cin => \clkDiv|s_divCounter[0]~27\,
	combout => \clkDiv|s_divCounter[1]~28_combout\,
	cout => \clkDiv|s_divCounter[1]~29\);

-- Location: FF_X63_Y34_N9
\clkDiv|s_divCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clkDiv|s_divCounter[1]~28_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(1));

-- Location: LCCOMB_X63_Y34_N10
\clkDiv|s_divCounter[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[2]~30_combout\ = (\clkDiv|s_divCounter\(2) & (\clkDiv|s_divCounter[1]~29\ $ (GND))) # (!\clkDiv|s_divCounter\(2) & (!\clkDiv|s_divCounter[1]~29\ & VCC))
-- \clkDiv|s_divCounter[2]~31\ = CARRY((\clkDiv|s_divCounter\(2) & !\clkDiv|s_divCounter[1]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(2),
	datad => VCC,
	cin => \clkDiv|s_divCounter[1]~29\,
	combout => \clkDiv|s_divCounter[2]~30_combout\,
	cout => \clkDiv|s_divCounter[2]~31\);

-- Location: FF_X63_Y34_N11
\clkDiv|s_divCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clkDiv|s_divCounter[2]~30_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(2));

-- Location: LCCOMB_X63_Y34_N12
\clkDiv|s_divCounter[3]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[3]~32_combout\ = (\clkDiv|s_divCounter\(3) & (!\clkDiv|s_divCounter[2]~31\)) # (!\clkDiv|s_divCounter\(3) & ((\clkDiv|s_divCounter[2]~31\) # (GND)))
-- \clkDiv|s_divCounter[3]~33\ = CARRY((!\clkDiv|s_divCounter[2]~31\) # (!\clkDiv|s_divCounter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(3),
	datad => VCC,
	cin => \clkDiv|s_divCounter[2]~31\,
	combout => \clkDiv|s_divCounter[3]~32_combout\,
	cout => \clkDiv|s_divCounter[3]~33\);

-- Location: FF_X63_Y34_N13
\clkDiv|s_divCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clkDiv|s_divCounter[3]~32_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(3));

-- Location: LCCOMB_X63_Y34_N14
\clkDiv|s_divCounter[4]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[4]~34_combout\ = (\clkDiv|s_divCounter\(4) & (\clkDiv|s_divCounter[3]~33\ $ (GND))) # (!\clkDiv|s_divCounter\(4) & (!\clkDiv|s_divCounter[3]~33\ & VCC))
-- \clkDiv|s_divCounter[4]~35\ = CARRY((\clkDiv|s_divCounter\(4) & !\clkDiv|s_divCounter[3]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(4),
	datad => VCC,
	cin => \clkDiv|s_divCounter[3]~33\,
	combout => \clkDiv|s_divCounter[4]~34_combout\,
	cout => \clkDiv|s_divCounter[4]~35\);

-- Location: FF_X63_Y34_N15
\clkDiv|s_divCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clkDiv|s_divCounter[4]~34_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(4));

-- Location: LCCOMB_X63_Y34_N16
\clkDiv|s_divCounter[5]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[5]~36_combout\ = (\clkDiv|s_divCounter\(5) & (!\clkDiv|s_divCounter[4]~35\)) # (!\clkDiv|s_divCounter\(5) & ((\clkDiv|s_divCounter[4]~35\) # (GND)))
-- \clkDiv|s_divCounter[5]~37\ = CARRY((!\clkDiv|s_divCounter[4]~35\) # (!\clkDiv|s_divCounter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(5),
	datad => VCC,
	cin => \clkDiv|s_divCounter[4]~35\,
	combout => \clkDiv|s_divCounter[5]~36_combout\,
	cout => \clkDiv|s_divCounter[5]~37\);

-- Location: FF_X63_Y34_N17
\clkDiv|s_divCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clkDiv|s_divCounter[5]~36_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(5));

-- Location: LCCOMB_X63_Y34_N18
\clkDiv|s_divCounter[6]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[6]~38_combout\ = (\clkDiv|s_divCounter\(6) & (\clkDiv|s_divCounter[5]~37\ $ (GND))) # (!\clkDiv|s_divCounter\(6) & (!\clkDiv|s_divCounter[5]~37\ & VCC))
-- \clkDiv|s_divCounter[6]~39\ = CARRY((\clkDiv|s_divCounter\(6) & !\clkDiv|s_divCounter[5]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(6),
	datad => VCC,
	cin => \clkDiv|s_divCounter[5]~37\,
	combout => \clkDiv|s_divCounter[6]~38_combout\,
	cout => \clkDiv|s_divCounter[6]~39\);

-- Location: FF_X63_Y34_N19
\clkDiv|s_divCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clkDiv|s_divCounter[6]~38_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(6));

-- Location: LCCOMB_X63_Y34_N20
\clkDiv|s_divCounter[7]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[7]~40_combout\ = (\clkDiv|s_divCounter\(7) & (!\clkDiv|s_divCounter[6]~39\)) # (!\clkDiv|s_divCounter\(7) & ((\clkDiv|s_divCounter[6]~39\) # (GND)))
-- \clkDiv|s_divCounter[7]~41\ = CARRY((!\clkDiv|s_divCounter[6]~39\) # (!\clkDiv|s_divCounter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(7),
	datad => VCC,
	cin => \clkDiv|s_divCounter[6]~39\,
	combout => \clkDiv|s_divCounter[7]~40_combout\,
	cout => \clkDiv|s_divCounter[7]~41\);

-- Location: FF_X63_Y34_N21
\clkDiv|s_divCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clkDiv|s_divCounter[7]~40_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(7));

-- Location: LCCOMB_X63_Y34_N22
\clkDiv|s_divCounter[8]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[8]~42_combout\ = (\clkDiv|s_divCounter\(8) & (\clkDiv|s_divCounter[7]~41\ $ (GND))) # (!\clkDiv|s_divCounter\(8) & (!\clkDiv|s_divCounter[7]~41\ & VCC))
-- \clkDiv|s_divCounter[8]~43\ = CARRY((\clkDiv|s_divCounter\(8) & !\clkDiv|s_divCounter[7]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(8),
	datad => VCC,
	cin => \clkDiv|s_divCounter[7]~41\,
	combout => \clkDiv|s_divCounter[8]~42_combout\,
	cout => \clkDiv|s_divCounter[8]~43\);

-- Location: FF_X63_Y34_N23
\clkDiv|s_divCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clkDiv|s_divCounter[8]~42_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(8));

-- Location: LCCOMB_X63_Y34_N24
\clkDiv|s_divCounter[9]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[9]~44_combout\ = (\clkDiv|s_divCounter\(9) & (!\clkDiv|s_divCounter[8]~43\)) # (!\clkDiv|s_divCounter\(9) & ((\clkDiv|s_divCounter[8]~43\) # (GND)))
-- \clkDiv|s_divCounter[9]~45\ = CARRY((!\clkDiv|s_divCounter[8]~43\) # (!\clkDiv|s_divCounter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(9),
	datad => VCC,
	cin => \clkDiv|s_divCounter[8]~43\,
	combout => \clkDiv|s_divCounter[9]~44_combout\,
	cout => \clkDiv|s_divCounter[9]~45\);

-- Location: FF_X63_Y34_N25
\clkDiv|s_divCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clkDiv|s_divCounter[9]~44_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(9));

-- Location: LCCOMB_X63_Y34_N26
\clkDiv|s_divCounter[10]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[10]~46_combout\ = (\clkDiv|s_divCounter\(10) & (\clkDiv|s_divCounter[9]~45\ $ (GND))) # (!\clkDiv|s_divCounter\(10) & (!\clkDiv|s_divCounter[9]~45\ & VCC))
-- \clkDiv|s_divCounter[10]~47\ = CARRY((\clkDiv|s_divCounter\(10) & !\clkDiv|s_divCounter[9]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(10),
	datad => VCC,
	cin => \clkDiv|s_divCounter[9]~45\,
	combout => \clkDiv|s_divCounter[10]~46_combout\,
	cout => \clkDiv|s_divCounter[10]~47\);

-- Location: FF_X62_Y34_N1
\clkDiv|s_divCounter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clkDiv|s_divCounter[10]~46_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(10));

-- Location: LCCOMB_X63_Y34_N28
\clkDiv|s_divCounter[11]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[11]~48_combout\ = (\clkDiv|s_divCounter\(11) & (!\clkDiv|s_divCounter[10]~47\)) # (!\clkDiv|s_divCounter\(11) & ((\clkDiv|s_divCounter[10]~47\) # (GND)))
-- \clkDiv|s_divCounter[11]~49\ = CARRY((!\clkDiv|s_divCounter[10]~47\) # (!\clkDiv|s_divCounter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(11),
	datad => VCC,
	cin => \clkDiv|s_divCounter[10]~47\,
	combout => \clkDiv|s_divCounter[11]~48_combout\,
	cout => \clkDiv|s_divCounter[11]~49\);

-- Location: FF_X63_Y34_N29
\clkDiv|s_divCounter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clkDiv|s_divCounter[11]~48_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(11));

-- Location: LCCOMB_X63_Y34_N30
\clkDiv|s_divCounter[12]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[12]~50_combout\ = (\clkDiv|s_divCounter\(12) & (\clkDiv|s_divCounter[11]~49\ $ (GND))) # (!\clkDiv|s_divCounter\(12) & (!\clkDiv|s_divCounter[11]~49\ & VCC))
-- \clkDiv|s_divCounter[12]~51\ = CARRY((\clkDiv|s_divCounter\(12) & !\clkDiv|s_divCounter[11]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(12),
	datad => VCC,
	cin => \clkDiv|s_divCounter[11]~49\,
	combout => \clkDiv|s_divCounter[12]~50_combout\,
	cout => \clkDiv|s_divCounter[12]~51\);

-- Location: FF_X63_Y34_N31
\clkDiv|s_divCounter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clkDiv|s_divCounter[12]~50_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(12));

-- Location: LCCOMB_X63_Y33_N0
\clkDiv|s_divCounter[13]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[13]~52_combout\ = (\clkDiv|s_divCounter\(13) & (!\clkDiv|s_divCounter[12]~51\)) # (!\clkDiv|s_divCounter\(13) & ((\clkDiv|s_divCounter[12]~51\) # (GND)))
-- \clkDiv|s_divCounter[13]~53\ = CARRY((!\clkDiv|s_divCounter[12]~51\) # (!\clkDiv|s_divCounter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(13),
	datad => VCC,
	cin => \clkDiv|s_divCounter[12]~51\,
	combout => \clkDiv|s_divCounter[13]~52_combout\,
	cout => \clkDiv|s_divCounter[13]~53\);

-- Location: FF_X59_Y32_N17
\clkDiv|s_divCounter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clkDiv|s_divCounter[13]~52_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(13));

-- Location: LCCOMB_X63_Y33_N2
\clkDiv|s_divCounter[14]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[14]~54_combout\ = (\clkDiv|s_divCounter\(14) & (\clkDiv|s_divCounter[13]~53\ $ (GND))) # (!\clkDiv|s_divCounter\(14) & (!\clkDiv|s_divCounter[13]~53\ & VCC))
-- \clkDiv|s_divCounter[14]~55\ = CARRY((\clkDiv|s_divCounter\(14) & !\clkDiv|s_divCounter[13]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(14),
	datad => VCC,
	cin => \clkDiv|s_divCounter[13]~53\,
	combout => \clkDiv|s_divCounter[14]~54_combout\,
	cout => \clkDiv|s_divCounter[14]~55\);

-- Location: FF_X61_Y34_N7
\clkDiv|s_divCounter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clkDiv|s_divCounter[14]~54_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(14));

-- Location: LCCOMB_X63_Y33_N4
\clkDiv|s_divCounter[15]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[15]~56_combout\ = (\clkDiv|s_divCounter\(15) & (!\clkDiv|s_divCounter[14]~55\)) # (!\clkDiv|s_divCounter\(15) & ((\clkDiv|s_divCounter[14]~55\) # (GND)))
-- \clkDiv|s_divCounter[15]~57\ = CARRY((!\clkDiv|s_divCounter[14]~55\) # (!\clkDiv|s_divCounter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(15),
	datad => VCC,
	cin => \clkDiv|s_divCounter[14]~55\,
	combout => \clkDiv|s_divCounter[15]~56_combout\,
	cout => \clkDiv|s_divCounter[15]~57\);

-- Location: FF_X61_Y34_N9
\clkDiv|s_divCounter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clkDiv|s_divCounter[15]~56_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(15));

-- Location: LCCOMB_X63_Y33_N6
\clkDiv|s_divCounter[16]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[16]~58_combout\ = (\clkDiv|s_divCounter\(16) & (\clkDiv|s_divCounter[15]~57\ $ (GND))) # (!\clkDiv|s_divCounter\(16) & (!\clkDiv|s_divCounter[15]~57\ & VCC))
-- \clkDiv|s_divCounter[16]~59\ = CARRY((\clkDiv|s_divCounter\(16) & !\clkDiv|s_divCounter[15]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(16),
	datad => VCC,
	cin => \clkDiv|s_divCounter[15]~57\,
	combout => \clkDiv|s_divCounter[16]~58_combout\,
	cout => \clkDiv|s_divCounter[16]~59\);

-- Location: FF_X61_Y34_N11
\clkDiv|s_divCounter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clkDiv|s_divCounter[16]~58_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(16));

-- Location: LCCOMB_X63_Y33_N8
\clkDiv|s_divCounter[17]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[17]~60_combout\ = (\clkDiv|s_divCounter\(17) & (!\clkDiv|s_divCounter[16]~59\)) # (!\clkDiv|s_divCounter\(17) & ((\clkDiv|s_divCounter[16]~59\) # (GND)))
-- \clkDiv|s_divCounter[17]~61\ = CARRY((!\clkDiv|s_divCounter[16]~59\) # (!\clkDiv|s_divCounter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(17),
	datad => VCC,
	cin => \clkDiv|s_divCounter[16]~59\,
	combout => \clkDiv|s_divCounter[17]~60_combout\,
	cout => \clkDiv|s_divCounter[17]~61\);

-- Location: FF_X61_Y34_N13
\clkDiv|s_divCounter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clkDiv|s_divCounter[17]~60_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(17));

-- Location: LCCOMB_X63_Y33_N10
\clkDiv|s_divCounter[18]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[18]~62_combout\ = (\clkDiv|s_divCounter\(18) & (\clkDiv|s_divCounter[17]~61\ $ (GND))) # (!\clkDiv|s_divCounter\(18) & (!\clkDiv|s_divCounter[17]~61\ & VCC))
-- \clkDiv|s_divCounter[18]~63\ = CARRY((\clkDiv|s_divCounter\(18) & !\clkDiv|s_divCounter[17]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(18),
	datad => VCC,
	cin => \clkDiv|s_divCounter[17]~61\,
	combout => \clkDiv|s_divCounter[18]~62_combout\,
	cout => \clkDiv|s_divCounter[18]~63\);

-- Location: FF_X61_Y34_N15
\clkDiv|s_divCounter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clkDiv|s_divCounter[18]~62_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(18));

-- Location: LCCOMB_X63_Y33_N12
\clkDiv|s_divCounter[19]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[19]~64_combout\ = (\clkDiv|s_divCounter\(19) & (!\clkDiv|s_divCounter[18]~63\)) # (!\clkDiv|s_divCounter\(19) & ((\clkDiv|s_divCounter[18]~63\) # (GND)))
-- \clkDiv|s_divCounter[19]~65\ = CARRY((!\clkDiv|s_divCounter[18]~63\) # (!\clkDiv|s_divCounter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(19),
	datad => VCC,
	cin => \clkDiv|s_divCounter[18]~63\,
	combout => \clkDiv|s_divCounter[19]~64_combout\,
	cout => \clkDiv|s_divCounter[19]~65\);

-- Location: FF_X61_Y34_N17
\clkDiv|s_divCounter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clkDiv|s_divCounter[19]~64_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(19));

-- Location: LCCOMB_X63_Y33_N14
\clkDiv|s_divCounter[20]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[20]~66_combout\ = (\clkDiv|s_divCounter\(20) & (\clkDiv|s_divCounter[19]~65\ $ (GND))) # (!\clkDiv|s_divCounter\(20) & (!\clkDiv|s_divCounter[19]~65\ & VCC))
-- \clkDiv|s_divCounter[20]~67\ = CARRY((\clkDiv|s_divCounter\(20) & !\clkDiv|s_divCounter[19]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(20),
	datad => VCC,
	cin => \clkDiv|s_divCounter[19]~65\,
	combout => \clkDiv|s_divCounter[20]~66_combout\,
	cout => \clkDiv|s_divCounter[20]~67\);

-- Location: FF_X61_Y34_N19
\clkDiv|s_divCounter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clkDiv|s_divCounter[20]~66_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(20));

-- Location: LCCOMB_X63_Y33_N16
\clkDiv|s_divCounter[21]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[21]~68_combout\ = (\clkDiv|s_divCounter\(21) & (!\clkDiv|s_divCounter[20]~67\)) # (!\clkDiv|s_divCounter\(21) & ((\clkDiv|s_divCounter[20]~67\) # (GND)))
-- \clkDiv|s_divCounter[21]~69\ = CARRY((!\clkDiv|s_divCounter[20]~67\) # (!\clkDiv|s_divCounter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(21),
	datad => VCC,
	cin => \clkDiv|s_divCounter[20]~67\,
	combout => \clkDiv|s_divCounter[21]~68_combout\,
	cout => \clkDiv|s_divCounter[21]~69\);

-- Location: FF_X61_Y34_N21
\clkDiv|s_divCounter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clkDiv|s_divCounter[21]~68_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(21));

-- Location: LCCOMB_X63_Y33_N18
\clkDiv|s_divCounter[22]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[22]~70_combout\ = (\clkDiv|s_divCounter\(22) & (\clkDiv|s_divCounter[21]~69\ $ (GND))) # (!\clkDiv|s_divCounter\(22) & (!\clkDiv|s_divCounter[21]~69\ & VCC))
-- \clkDiv|s_divCounter[22]~71\ = CARRY((\clkDiv|s_divCounter\(22) & !\clkDiv|s_divCounter[21]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(22),
	datad => VCC,
	cin => \clkDiv|s_divCounter[21]~69\,
	combout => \clkDiv|s_divCounter[22]~70_combout\,
	cout => \clkDiv|s_divCounter[22]~71\);

-- Location: FF_X61_Y34_N23
\clkDiv|s_divCounter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clkDiv|s_divCounter[22]~70_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(22));

-- Location: LCCOMB_X63_Y33_N20
\clkDiv|s_divCounter[23]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[23]~72_combout\ = (\clkDiv|s_divCounter\(23) & (!\clkDiv|s_divCounter[22]~71\)) # (!\clkDiv|s_divCounter\(23) & ((\clkDiv|s_divCounter[22]~71\) # (GND)))
-- \clkDiv|s_divCounter[23]~73\ = CARRY((!\clkDiv|s_divCounter[22]~71\) # (!\clkDiv|s_divCounter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(23),
	datad => VCC,
	cin => \clkDiv|s_divCounter[22]~71\,
	combout => \clkDiv|s_divCounter[23]~72_combout\,
	cout => \clkDiv|s_divCounter[23]~73\);

-- Location: FF_X61_Y34_N1
\clkDiv|s_divCounter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clkDiv|s_divCounter[23]~72_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(23));

-- Location: LCCOMB_X63_Y33_N22
\clkDiv|s_divCounter[24]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[24]~74_combout\ = (\clkDiv|s_divCounter\(24) & (\clkDiv|s_divCounter[23]~73\ $ (GND))) # (!\clkDiv|s_divCounter\(24) & (!\clkDiv|s_divCounter[23]~73\ & VCC))
-- \clkDiv|s_divCounter[24]~75\ = CARRY((\clkDiv|s_divCounter\(24) & !\clkDiv|s_divCounter[23]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(24),
	datad => VCC,
	cin => \clkDiv|s_divCounter[23]~73\,
	combout => \clkDiv|s_divCounter[24]~74_combout\,
	cout => \clkDiv|s_divCounter[24]~75\);

-- Location: FF_X61_Y34_N3
\clkDiv|s_divCounter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clkDiv|s_divCounter[24]~74_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(24));

-- Location: LCCOMB_X63_Y33_N24
\clkDiv|s_divCounter[25]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|s_divCounter[25]~76_combout\ = \clkDiv|s_divCounter[24]~75\ $ (\clkDiv|s_divCounter\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \clkDiv|s_divCounter\(25),
	cin => \clkDiv|s_divCounter[24]~75\,
	combout => \clkDiv|s_divCounter[25]~76_combout\);

-- Location: FF_X61_Y34_N5
\clkDiv|s_divCounter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clkDiv|s_divCounter[25]~76_combout\,
	sclr => \clkDiv|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|s_divCounter\(25));

-- Location: LCCOMB_X61_Y34_N6
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~0_combout\ = \clkDiv|s_divCounter\(14) $ (VCC)
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~1\ = CARRY(\clkDiv|s_divCounter\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(14),
	datad => VCC,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~0_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~1\);

-- Location: LCCOMB_X61_Y34_N8
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~2_combout\ = (\clkDiv|s_divCounter\(15) & (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~1\ & VCC)) # (!\clkDiv|s_divCounter\(15) & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~1\))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~3\ = CARRY((!\clkDiv|s_divCounter\(15) & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(15),
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~1\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~2_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~3\);

-- Location: LCCOMB_X61_Y34_N10
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~4_combout\ = (\clkDiv|s_divCounter\(16) & (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~3\ $ (GND))) # (!\clkDiv|s_divCounter\(16) & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~3\ & VCC))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~5\ = CARRY((\clkDiv|s_divCounter\(16) & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(16),
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~3\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~4_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~5\);

-- Location: LCCOMB_X61_Y34_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~6_combout\ = (\clkDiv|s_divCounter\(17) & (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~5\ & VCC)) # (!\clkDiv|s_divCounter\(17) & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~5\))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~7\ = CARRY((!\clkDiv|s_divCounter\(17) & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(17),
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~5\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~6_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~7\);

-- Location: LCCOMB_X61_Y34_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~8_combout\ = (\clkDiv|s_divCounter\(18) & (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~7\ $ (GND))) # (!\clkDiv|s_divCounter\(18) & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~7\ & VCC))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~9\ = CARRY((\clkDiv|s_divCounter\(18) & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(18),
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~7\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~8_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~9\);

-- Location: LCCOMB_X61_Y34_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~10_combout\ = (\clkDiv|s_divCounter\(19) & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~9\)) # (!\clkDiv|s_divCounter\(19) & 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~9\) # (GND)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~11\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~9\) # (!\clkDiv|s_divCounter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(19),
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~9\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~10_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~11\);

-- Location: LCCOMB_X61_Y34_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~12_combout\ = (\clkDiv|s_divCounter\(20) & ((GND) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~11\))) # (!\clkDiv|s_divCounter\(20) & 
-- (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~11\ $ (GND)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~13\ = CARRY((\clkDiv|s_divCounter\(20)) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(20),
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~11\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~12_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~13\);

-- Location: LCCOMB_X61_Y34_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~14_combout\ = (\clkDiv|s_divCounter\(21) & (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~13\ & VCC)) # (!\clkDiv|s_divCounter\(21) & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~13\))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~15\ = CARRY((!\clkDiv|s_divCounter\(21) & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(21),
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~13\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~14_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~15\);

-- Location: LCCOMB_X61_Y34_N22
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~16_combout\ = (\clkDiv|s_divCounter\(22) & ((GND) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~15\))) # (!\clkDiv|s_divCounter\(22) & 
-- (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~15\ $ (GND)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~17\ = CARRY((\clkDiv|s_divCounter\(22)) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(22),
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~15\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~16_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~17\);

-- Location: LCCOMB_X61_Y34_N24
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~18_combout\ = (\clkDiv|s_divCounter\(23) & (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~17\ & VCC)) # (!\clkDiv|s_divCounter\(23) & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~17\))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~19\ = CARRY((!\clkDiv|s_divCounter\(23) & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(23),
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~17\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~18_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~19\);

-- Location: LCCOMB_X61_Y34_N26
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~20_combout\ = (\clkDiv|s_divCounter\(24) & (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~19\ $ (GND))) # (!\clkDiv|s_divCounter\(24) & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~19\ & VCC))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~21\ = CARRY((\clkDiv|s_divCounter\(24) & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(24),
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~19\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~20_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~21\);

-- Location: LCCOMB_X61_Y34_N28
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout\ = (\clkDiv|s_divCounter\(25) & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~21\)) # (!\clkDiv|s_divCounter\(25) & 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~21\) # (GND)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~23\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~21\) # (!\clkDiv|s_divCounter\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(25),
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~21\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~23\);

-- Location: LCCOMB_X61_Y34_N30
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ = \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~23\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\);

-- Location: LCCOMB_X60_Y34_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~455_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~455_combout\);

-- Location: LCCOMB_X60_Y34_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~454_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & \clkDiv|s_divCounter\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datad => \clkDiv|s_divCounter\(25),
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~454_combout\);

-- Location: LCCOMB_X61_Y34_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~456_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & \clkDiv|s_divCounter\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datad => \clkDiv|s_divCounter\(24),
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~456_combout\);

-- Location: LCCOMB_X61_Y34_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~457_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~20_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~457_combout\);

-- Location: LCCOMB_X61_Y34_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~458_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & \clkDiv|s_divCounter\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datad => \clkDiv|s_divCounter\(23),
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~458_combout\);

-- Location: LCCOMB_X59_Y34_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~459_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~18_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~18_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~459_combout\);

-- Location: LCCOMB_X62_Y34_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~461\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~461_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~16_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~16_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~461_combout\);

-- Location: LCCOMB_X59_Y34_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~460_combout\ = (\clkDiv|s_divCounter\(22) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(22),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~460_combout\);

-- Location: LCCOMB_X62_Y34_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~463\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~463_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~14_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~14_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~463_combout\);

-- Location: LCCOMB_X62_Y34_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~462\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~462_combout\ = (\clkDiv|s_divCounter\(21) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(21),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~462_combout\);

-- Location: LCCOMB_X56_Y34_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~465\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~465_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~12_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~12_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~465_combout\);

-- Location: LCCOMB_X60_Y35_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~464\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~464_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & \clkDiv|s_divCounter\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datad => \clkDiv|s_divCounter\(20),
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~464_combout\);

-- Location: LCCOMB_X62_Y34_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~466\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~466_combout\ = (\clkDiv|s_divCounter\(19) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(19),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~466_combout\);

-- Location: LCCOMB_X62_Y34_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~467\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~467_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~10_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~10_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~467_combout\);

-- Location: LCCOMB_X60_Y35_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~468_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & \clkDiv|s_divCounter\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datad => \clkDiv|s_divCounter\(18),
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~468_combout\);

-- Location: LCCOMB_X62_Y34_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~469\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~469_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~8_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~8_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~469_combout\);

-- Location: LCCOMB_X62_Y34_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~470_combout\ = (\clkDiv|s_divCounter\(17) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(17),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~470_combout\);

-- Location: LCCOMB_X62_Y34_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~471_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~6_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~6_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~471_combout\);

-- Location: LCCOMB_X62_Y34_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~473\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~473_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~4_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~4_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~473_combout\);

-- Location: LCCOMB_X62_Y34_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~472\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~472_combout\ = (\clkDiv|s_divCounter\(16) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(16),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~472_combout\);

-- Location: LCCOMB_X62_Y34_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~474\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~474_combout\ = (\clkDiv|s_divCounter\(15) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(15),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~474_combout\);

-- Location: LCCOMB_X62_Y34_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~475_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~2_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~2_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~475_combout\);

-- Location: LCCOMB_X62_Y34_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~477\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~477_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~0_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~0_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~477_combout\);

-- Location: LCCOMB_X56_Y34_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~476_combout\ = (\clkDiv|s_divCounter\(14) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(14),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~476_combout\);

-- Location: LCCOMB_X60_Y32_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[393]~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[393]~478_combout\ = (\clkDiv|s_divCounter\(13) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(13),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[393]~478_combout\);

-- Location: LCCOMB_X60_Y32_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[393]~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[393]~479_combout\ = (\clkDiv|s_divCounter\(13) & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(13),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[393]~479_combout\);

-- Location: LCCOMB_X60_Y34_N0
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~0_combout\ = (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[393]~478_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[393]~479_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~1\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[393]~478_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[393]~479_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[393]~478_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[393]~479_combout\,
	datad => VCC,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~0_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~1\);

-- Location: LCCOMB_X60_Y34_N2
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~2_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~1\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~477_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~476_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~1\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~477_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~476_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~3\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~477_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~476_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~477_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[394]~476_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~1\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~2_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~3\);

-- Location: LCCOMB_X60_Y34_N4
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~4_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~3\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~474_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~475_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~3\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~474_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~475_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~5\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~3\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~474_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~475_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~474_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[395]~475_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~3\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~4_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~5\);

-- Location: LCCOMB_X60_Y34_N6
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~6_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~5\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~473_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~472_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~5\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~473_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~472_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~7\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~473_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~472_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~473_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[396]~472_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~5\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~6_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~7\);

-- Location: LCCOMB_X60_Y34_N8
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~8_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~7\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~470_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~471_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~7\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~470_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~471_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~9\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~7\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~470_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~471_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~470_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[397]~471_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~7\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~8_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~9\);

-- Location: LCCOMB_X60_Y34_N10
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~10_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~468_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~9\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~468_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~469_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~9\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~469_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~9\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~11\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~468_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~469_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~468_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[398]~469_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~9\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~10_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~11\);

-- Location: LCCOMB_X60_Y34_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~12_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~11\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~466_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~467_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~11\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~466_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~467_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~13\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~466_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~467_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~466_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[399]~467_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~11\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~12_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~13\);

-- Location: LCCOMB_X60_Y34_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~14_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~13\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~465_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~464_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~13\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~465_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~464_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~15\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~465_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~464_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~465_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[400]~464_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~13\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~14_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~15\);

-- Location: LCCOMB_X60_Y34_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~16_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~15\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~463_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~462_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~15\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~463_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~462_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~17\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~463_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~462_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~463_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[401]~462_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~15\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~16_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~17\);

-- Location: LCCOMB_X60_Y34_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~18_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~17\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~461_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~460_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~17\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~461_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~460_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~19\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~461_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~460_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~461_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[402]~460_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~17\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~18_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~19\);

-- Location: LCCOMB_X60_Y34_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~20_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~19\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~458_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~459_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~19\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~458_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~459_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~21\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~19\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~458_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~458_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[403]~459_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~19\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~20_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~21\);

-- Location: LCCOMB_X60_Y34_N22
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~456_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~21\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~456_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~457_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~21\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~457_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~21\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~23\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~456_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~457_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~456_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[404]~457_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~21\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~23\);

-- Location: LCCOMB_X60_Y34_N24
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~24_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~23\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~455_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~454_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~23\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~455_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~454_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~25\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~455_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~454_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~455_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[405]~454_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~23\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~24_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~25\);

-- Location: LCCOMB_X60_Y34_N26
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ = !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~25\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\);

-- Location: LCCOMB_X59_Y34_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~480_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~24_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~24_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~480_combout\);

-- Location: LCCOMB_X59_Y34_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~827\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~827_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & 
-- (\clkDiv|s_divCounter\(25))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(25),
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~827_combout\);

-- Location: LCCOMB_X59_Y34_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~481_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~481_combout\);

-- Location: LCCOMB_X59_Y34_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~828\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~828_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & 
-- ((\clkDiv|s_divCounter\(24)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[14]~20_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datac => \clkDiv|s_divCounter\(24),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~828_combout\);

-- Location: LCCOMB_X57_Y34_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~829\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~829_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & 
-- (\clkDiv|s_divCounter\(23))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datab => \clkDiv|s_divCounter\(23),
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[13]~18_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~829_combout\);

-- Location: LCCOMB_X59_Y34_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~482_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~20_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~20_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~482_combout\);

-- Location: LCCOMB_X57_Y34_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~830\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~830_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & 
-- (\clkDiv|s_divCounter\(22))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(22),
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[12]~16_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~830_combout\);

-- Location: LCCOMB_X57_Y34_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~483_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~18_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~483_combout\);

-- Location: LCCOMB_X56_Y34_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~831\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~831_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & 
-- (\clkDiv|s_divCounter\(21))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datab => \clkDiv|s_divCounter\(21),
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[11]~14_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~831_combout\);

-- Location: LCCOMB_X59_Y34_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~484\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~484_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~16_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~16_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~484_combout\);

-- Location: LCCOMB_X56_Y34_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~485_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~14_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~14_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~485_combout\);

-- Location: LCCOMB_X53_Y34_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~832\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~832_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & 
-- ((\clkDiv|s_divCounter\(20)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[10]~12_combout\,
	datab => \clkDiv|s_divCounter\(20),
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~832_combout\);

-- Location: LCCOMB_X59_Y33_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~833\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~833_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & 
-- (\clkDiv|s_divCounter\(19))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(19),
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[9]~10_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~833_combout\);

-- Location: LCCOMB_X59_Y34_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~486_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~12_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~12_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~486_combout\);

-- Location: LCCOMB_X57_Y34_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~834\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~834_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & 
-- (\clkDiv|s_divCounter\(18))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(18),
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[8]~8_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~834_combout\);

-- Location: LCCOMB_X57_Y34_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~487_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~10_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~10_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~487_combout\);

-- Location: LCCOMB_X59_Y34_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~488_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~8_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~8_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~488_combout\);

-- Location: LCCOMB_X62_Y34_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~835\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~835_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & 
-- ((\clkDiv|s_divCounter\(17)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[7]~6_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datac => \clkDiv|s_divCounter\(17),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~835_combout\);

-- Location: LCCOMB_X59_Y34_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~490_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~6_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~6_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~490_combout\);

-- Location: LCCOMB_X58_Y30_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~489_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & 
-- (\clkDiv|s_divCounter\(16))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(16),
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~4_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~489_combout\);

-- Location: LCCOMB_X59_Y34_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~491_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & 
-- (\clkDiv|s_divCounter\(15))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(15),
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~2_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~491_combout\);

-- Location: LCCOMB_X59_Y34_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~492_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~4_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~4_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~492_combout\);

-- Location: LCCOMB_X56_Y34_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~494_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~2_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~2_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~494_combout\);

-- Location: LCCOMB_X59_Y33_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~493_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & 
-- ((\clkDiv|s_divCounter\(14)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~0_combout\,
	datab => \clkDiv|s_divCounter\(14),
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~493_combout\);

-- Location: LCCOMB_X56_Y34_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~496\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~496_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~0_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~0_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~496_combout\);

-- Location: LCCOMB_X59_Y32_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~495_combout\ = (\clkDiv|s_divCounter\(13) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(13),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~495_combout\);

-- Location: LCCOMB_X62_Y34_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[419]~498\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[419]~498_combout\ = (\clkDiv|s_divCounter\(12) & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(12),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[419]~498_combout\);

-- Location: LCCOMB_X63_Y34_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[419]~497\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[419]~497_combout\ = (\clkDiv|s_divCounter\(12) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(12),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[419]~497_combout\);

-- Location: LCCOMB_X58_Y34_N0
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~0_combout\ = (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[419]~498_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[419]~497_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~1\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[419]~498_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[419]~497_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[419]~498_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[419]~497_combout\,
	datad => VCC,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~0_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~1\);

-- Location: LCCOMB_X58_Y34_N2
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~2_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~1\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~496_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~495_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~1\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~496_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~495_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~3\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~496_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~495_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~496_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[420]~495_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~1\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~2_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~3\);

-- Location: LCCOMB_X58_Y34_N4
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~4_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~3\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~494_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~493_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~3\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~494_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~493_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~5\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~3\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~494_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~493_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~494_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~493_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~3\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~4_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~5\);

-- Location: LCCOMB_X58_Y34_N6
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~6_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~5\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~491_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~492_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~5\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~491_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~492_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~7\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~491_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~492_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~491_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~492_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~5\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~6_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~7\);

-- Location: LCCOMB_X58_Y34_N8
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~8_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~7\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~490_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~489_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~7\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~490_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~489_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~9\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~7\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~490_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~490_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~489_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~7\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~8_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~9\);

-- Location: LCCOMB_X58_Y34_N10
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[9]~10_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~488_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~9\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~488_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~835_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~9\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~835_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~9\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[9]~11\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~488_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~835_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~488_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~835_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~9\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[9]~10_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[9]~11\);

-- Location: LCCOMB_X58_Y34_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[10]~12_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[9]~11\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~834_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~487_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[9]~11\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~834_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~487_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[10]~13\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~834_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~487_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[9]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~834_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~487_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[9]~11\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[10]~12_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[10]~13\);

-- Location: LCCOMB_X58_Y34_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[11]~14_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[10]~13\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~833_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~486_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[10]~13\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~833_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~486_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[11]~15\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~833_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~486_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[10]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~833_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~486_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[10]~13\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[11]~14_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[11]~15\);

-- Location: LCCOMB_X58_Y34_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[12]~16_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[11]~15\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~485_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~832_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[11]~15\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~485_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~832_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[12]~17\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~485_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~832_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~485_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~832_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[11]~15\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[12]~16_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[12]~17\);

-- Location: LCCOMB_X58_Y34_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[13]~18_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[12]~17\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~831_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~484_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[12]~17\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~831_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~484_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[13]~19\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~831_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~484_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[12]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~831_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~484_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[12]~17\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[13]~18_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[13]~19\);

-- Location: LCCOMB_X58_Y34_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~20_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[13]~19\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~830_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~483_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[13]~19\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~830_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~483_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~21\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[13]~19\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~830_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~483_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~830_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~483_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[13]~19\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~20_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~21\);

-- Location: LCCOMB_X58_Y34_N22
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~829_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~21\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~829_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~482_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~21\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~482_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~21\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[15]~23\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~829_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~482_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~829_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~482_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~21\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[15]~23\);

-- Location: LCCOMB_X58_Y34_N24
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[16]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[16]~24_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[15]~23\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~481_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~828_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[15]~23\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~481_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~828_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[16]~25\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~481_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~828_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[15]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~481_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~828_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[15]~23\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[16]~24_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[16]~25\);

-- Location: LCCOMB_X58_Y34_N26
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[17]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[17]~26_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[16]~25\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~480_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~827_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[16]~25\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~480_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~827_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[17]~27\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~480_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~827_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[16]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~480_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~827_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[16]~25\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[17]~26_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[17]~27\);

-- Location: LCCOMB_X58_Y34_N28
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ = \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[17]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[17]~27\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\);

-- Location: LCCOMB_X58_Y34_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~499\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~499_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[17]~26_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~499_combout\);

-- Location: LCCOMB_X59_Y34_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~682\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~682_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~827_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[432]~827_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[16]~24_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~682_combout\);

-- Location: LCCOMB_X57_Y34_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~500\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~500_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~500_combout\);

-- Location: LCCOMB_X59_Y34_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~683\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~683_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~828_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[431]~828_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~683_combout\);

-- Location: LCCOMB_X57_Y34_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~684\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~684_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~829_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[430]~829_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[14]~20_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~684_combout\);

-- Location: LCCOMB_X57_Y34_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~501\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~501_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~501_combout\);

-- Location: LCCOMB_X57_Y34_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~685\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~685_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~830_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~18_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[429]~830_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[13]~18_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~685_combout\);

-- Location: LCCOMB_X59_Y33_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~502\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~502_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~20_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~502_combout\);

-- Location: LCCOMB_X59_Y31_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~503\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~503_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[13]~18_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[13]~18_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~503_combout\);

-- Location: LCCOMB_X56_Y34_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~686\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~686_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~831_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[428]~831_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[12]~16_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~686_combout\);

-- Location: LCCOMB_X53_Y34_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~687\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~687_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~832_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[427]~832_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[11]~14_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~687_combout\);

-- Location: LCCOMB_X57_Y34_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~504\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~504_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[12]~16_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[12]~16_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~504_combout\);

-- Location: LCCOMB_X59_Y32_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~688\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~688_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~833_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~12_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[426]~833_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[10]~12_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~688_combout\);

-- Location: LCCOMB_X57_Y34_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~505\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~505_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[11]~14_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[11]~14_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~505_combout\);

-- Location: LCCOMB_X59_Y33_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~506\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~506_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[10]~12_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~506_combout\);

-- Location: LCCOMB_X57_Y34_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~689\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~689_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~834_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[425]~834_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[9]~10_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~689_combout\);

-- Location: LCCOMB_X62_Y34_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~690\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~690_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~835_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~8_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[8]~8_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[424]~835_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~690_combout\);

-- Location: LCCOMB_X57_Y34_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~507\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~507_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[9]~10_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[9]~10_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~507_combout\);

-- Location: LCCOMB_X59_Y33_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~508\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~508_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~8_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~508_combout\);

-- Location: LCCOMB_X58_Y30_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~691\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~691_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~489_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[7]~6_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[423]~489_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~691_combout\);

-- Location: LCCOMB_X59_Y33_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~509\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~509_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~6_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~509_combout\);

-- Location: LCCOMB_X59_Y34_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~692\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~692_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~491_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[422]~491_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~4_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~692_combout\);

-- Location: LCCOMB_X59_Y33_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~510\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~510_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~4_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~510_combout\);

-- Location: LCCOMB_X59_Y33_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~693\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~693_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~493_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~2_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~2_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[421]~493_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~693_combout\);

-- Location: LCCOMB_X59_Y32_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~511\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~511_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~2_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~2_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~511_combout\);

-- Location: LCCOMB_X59_Y32_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~694\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~694_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & 
-- (\clkDiv|s_divCounter\(13))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(13),
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~0_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~694_combout\);

-- Location: LCCOMB_X59_Y35_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~836\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~836_combout\ = (\clkDiv|s_divCounter\(12) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(12),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~836_combout\);

-- Location: LCCOMB_X59_Y33_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~512\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~512_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~0_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~512_combout\);

-- Location: LCCOMB_X57_Y35_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[391]~513\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[391]~513_combout\ = (\clkDiv|s_divCounter\(11) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(11),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[391]~513_combout\);

-- Location: LCCOMB_X57_Y35_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[391]~514\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[391]~514_combout\ = (\clkDiv|s_divCounter\(11) & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(11),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[391]~514_combout\);

-- Location: LCCOMB_X57_Y35_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~28_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[391]~513_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[391]~514_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[391]~513_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[391]~514_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~28_combout\);

-- Location: LCCOMB_X57_Y35_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~838\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~838_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & 
-- ((\clkDiv|s_divCounter\(11)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~28_combout\,
	datab => \clkDiv|s_divCounter\(11),
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~838_combout\);

-- Location: LCCOMB_X57_Y35_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~837\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~837_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & 
-- ((\clkDiv|s_divCounter\(11)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~28_combout\,
	datab => \clkDiv|s_divCounter\(11),
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~837_combout\);

-- Location: LCCOMB_X58_Y32_N0
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~0_combout\ = (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~838_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~837_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~1\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~838_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~837_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~838_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~837_combout\,
	datad => VCC,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~0_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~1\);

-- Location: LCCOMB_X58_Y32_N2
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~2_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~1\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~836_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~512_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~1\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~836_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~512_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~3\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~836_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~512_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~836_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[446]~512_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~1\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~2_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~3\);

-- Location: LCCOMB_X58_Y32_N4
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~4_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~3\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~511_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~694_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~3\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~511_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~694_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~5\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~3\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~511_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~694_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~511_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~694_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~3\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~4_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~5\);

-- Location: LCCOMB_X58_Y32_N6
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~6_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~5\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~510_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~693_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~5\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~510_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~693_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~7\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~510_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~693_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~510_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~693_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~5\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~6_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~7\);

-- Location: LCCOMB_X58_Y32_N8
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~8_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~7\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~509_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~692_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~7\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~509_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~692_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~9\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~7\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~509_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~692_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~509_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~692_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~7\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~8_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~9\);

-- Location: LCCOMB_X58_Y32_N10
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[9]~10_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~508_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~9\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~508_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~691_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~9\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~691_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~9\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[9]~11\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~508_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~691_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~508_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~691_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~9\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[9]~10_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[9]~11\);

-- Location: LCCOMB_X58_Y32_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[10]~12_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[9]~11\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~690_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~507_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[9]~11\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~690_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~507_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[10]~13\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~690_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~507_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[9]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~690_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~507_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[9]~11\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[10]~12_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[10]~13\);

-- Location: LCCOMB_X58_Y32_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[11]~14_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[10]~13\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~506_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~689_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[10]~13\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~506_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~689_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[11]~15\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~506_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~689_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[10]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~506_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~689_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[10]~13\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[11]~14_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[11]~15\);

-- Location: LCCOMB_X58_Y32_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[12]~16_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[11]~15\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~688_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~505_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[11]~15\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~688_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~505_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[12]~17\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~688_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~505_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~688_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~505_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[11]~15\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[12]~16_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[12]~17\);

-- Location: LCCOMB_X58_Y32_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[13]~18_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[12]~17\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~687_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~504_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[12]~17\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~687_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~504_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[13]~19\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~687_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~504_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[12]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~687_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~504_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[12]~17\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[13]~18_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[13]~19\);

-- Location: LCCOMB_X58_Y32_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~20_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[13]~19\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~503_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~686_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[13]~19\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~503_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~686_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~21\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[13]~19\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~503_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~686_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~503_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~686_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[13]~19\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~20_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~21\);

-- Location: LCCOMB_X58_Y32_N22
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[15]~22_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~685_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~21\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~685_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~502_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~21\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~502_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~21\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[15]~23\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~685_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~502_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~685_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~502_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~21\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[15]~22_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[15]~23\);

-- Location: LCCOMB_X58_Y32_N24
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[16]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[16]~24_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[15]~23\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~684_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~501_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[15]~23\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~684_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~501_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[16]~25\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~684_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~501_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[15]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~684_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~501_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[15]~23\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[16]~24_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[16]~25\);

-- Location: LCCOMB_X58_Y32_N26
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[17]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[17]~26_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[16]~25\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~500_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~683_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[16]~25\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~500_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~683_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[17]~27\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~500_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~683_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[16]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~500_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~683_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[16]~25\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[17]~26_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[17]~27\);

-- Location: LCCOMB_X58_Y32_N28
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[18]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[18]~28_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[17]~27\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~499_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~682_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[17]~27\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~499_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~682_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[18]~29\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~499_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~682_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[17]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~499_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~682_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[17]~27\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[18]~28_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[18]~29\);

-- Location: LCCOMB_X58_Y32_N30
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ = !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[18]~29\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[18]~29\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\);

-- Location: LCCOMB_X57_Y32_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~515\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~515_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[18]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~515_combout\);

-- Location: LCCOMB_X57_Y32_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~695\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~695_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~682_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[17]~26_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[17]~26_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[459]~682_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~695_combout\);

-- Location: LCCOMB_X57_Y32_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~696\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~696_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~683_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[16]~24_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[458]~683_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[16]~24_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~696_combout\);

-- Location: LCCOMB_X57_Y32_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~516\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~516_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~516_combout\);

-- Location: LCCOMB_X57_Y34_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~697\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~697_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~684_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[457]~684_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~697_combout\);

-- Location: LCCOMB_X59_Y32_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~517\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~517_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[16]~24_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[16]~24_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~517_combout\);

-- Location: LCCOMB_X59_Y32_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~518\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~518_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[15]~22_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[15]~22_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~518_combout\);

-- Location: LCCOMB_X56_Y34_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~698\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~698_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~685_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~20_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[14]~20_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[456]~685_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~698_combout\);

-- Location: LCCOMB_X60_Y32_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~519\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~519_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~20_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~20_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~519_combout\);

-- Location: LCCOMB_X56_Y34_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~699\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~699_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~686_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[13]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[455]~686_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[13]~18_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~699_combout\);

-- Location: LCCOMB_X53_Y34_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~700\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~700_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~687_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[12]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[12]~16_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[454]~687_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~700_combout\);

-- Location: LCCOMB_X59_Y32_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~520\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~520_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[13]~18_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[13]~18_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~520_combout\);

-- Location: LCCOMB_X59_Y32_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~521\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~521_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[12]~16_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[12]~16_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~521_combout\);

-- Location: LCCOMB_X59_Y32_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~701\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~701_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~688_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[11]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[453]~688_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[11]~14_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~701_combout\);

-- Location: LCCOMB_X57_Y34_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~702\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~702_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~689_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[10]~12_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[10]~12_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[452]~689_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~702_combout\);

-- Location: LCCOMB_X59_Y32_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~522\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~522_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[11]~14_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[11]~14_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~522_combout\);

-- Location: LCCOMB_X57_Y33_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~703\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~703_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~690_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[451]~690_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[9]~10_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~703_combout\);

-- Location: LCCOMB_X57_Y33_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~523\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~523_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[10]~12_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[10]~12_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~523_combout\);

-- Location: LCCOMB_X57_Y33_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~524\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~524_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[9]~10_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[9]~10_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~524_combout\);

-- Location: LCCOMB_X58_Y30_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~704\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~704_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~691_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[450]~691_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[8]~8_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~704_combout\);

-- Location: LCCOMB_X58_Y33_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~705\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~705_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~692_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~6_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[7]~6_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[449]~692_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~705_combout\);

-- Location: LCCOMB_X57_Y33_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~525\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~525_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~8_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~8_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~525_combout\);

-- Location: LCCOMB_X59_Y33_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~706\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~706_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~693_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~4_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[448]~693_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~4_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~706_combout\);

-- Location: LCCOMB_X57_Y33_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~526\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~526_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~6_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~6_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~526_combout\);

-- Location: LCCOMB_X57_Y33_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~527\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~527_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~4_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~4_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~527_combout\);

-- Location: LCCOMB_X59_Y32_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~707\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~707_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~694_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~2_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~2_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[447]~694_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~707_combout\);

-- Location: LCCOMB_X55_Y35_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~847\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~847_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & 
-- (\clkDiv|s_divCounter\(12))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(12),
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~0_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~847_combout\);

-- Location: LCCOMB_X57_Y33_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~528\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~528_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~2_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~2_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~528_combout\);

-- Location: LCCOMB_X57_Y35_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~529\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~529_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~837_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~838_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~837_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[445]~838_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~529_combout\);

-- Location: LCCOMB_X57_Y33_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~530\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~530_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~0_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~0_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~530_combout\);

-- Location: LCCOMB_X58_Y33_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[390]~532\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[390]~532_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & \clkDiv|s_divCounter\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datad => \clkDiv|s_divCounter\(10),
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[390]~532_combout\);

-- Location: LCCOMB_X59_Y33_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[390]~533\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[390]~533_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\ & \clkDiv|s_divCounter\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_15_result_int[16]~24_combout\,
	datad => \clkDiv|s_divCounter\(10),
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[390]~533_combout\);

-- Location: LCCOMB_X58_Y33_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~30_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[390]~532_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[390]~533_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[390]~532_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[390]~533_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~30_combout\);

-- Location: LCCOMB_X58_Y33_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[417]~534\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[417]~534_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[417]~534_combout\);

-- Location: LCCOMB_X58_Y33_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[417]~531\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[417]~531_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & \clkDiv|s_divCounter\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datad => \clkDiv|s_divCounter\(10),
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[417]~531_combout\);

-- Location: LCCOMB_X58_Y33_N10
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~30_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[417]~534_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[417]~531_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[417]~534_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[417]~531_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~30_combout\);

-- Location: LCCOMB_X58_Y33_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[444]~839\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[444]~839_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & 
-- (\clkDiv|s_divCounter\(10))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(10),
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~30_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[444]~839_combout\);

-- Location: LCCOMB_X58_Y33_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~709\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~709_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[444]~839_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~30_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~30_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[444]~839_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~709_combout\);

-- Location: LCCOMB_X58_Y33_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~708\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~708_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[444]~839_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~30_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~30_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[444]~839_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~708_combout\);

-- Location: LCCOMB_X57_Y33_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~0_combout\ = (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~709_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~708_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~1\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~709_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~708_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~709_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~708_combout\,
	datad => VCC,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~0_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~1\);

-- Location: LCCOMB_X57_Y33_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~2_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~1\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~529_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~530_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~1\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~529_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~530_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~3\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~529_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~530_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~529_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~530_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~1\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~2_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~3\);

-- Location: LCCOMB_X57_Y33_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~4_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~3\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~847_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~528_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~3\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~847_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~528_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~5\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~3\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~847_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~528_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~847_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~528_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~3\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~4_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~5\);

-- Location: LCCOMB_X57_Y33_N22
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~6_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~5\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~527_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~707_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~5\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~527_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~707_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~7\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~527_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~707_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~527_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~707_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~5\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~6_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~7\);

-- Location: LCCOMB_X57_Y33_N24
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~8_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~7\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~706_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~526_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~7\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~706_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~526_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~9\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~7\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~706_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~526_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~706_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~526_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~7\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~8_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~9\);

-- Location: LCCOMB_X57_Y33_N26
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[9]~10_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~705_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~9\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~705_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~525_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~9\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~525_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~9\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[9]~11\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~705_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~525_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~705_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~525_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~9\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[9]~10_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[9]~11\);

-- Location: LCCOMB_X57_Y33_N28
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[10]~12_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[9]~11\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~524_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~704_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[9]~11\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~524_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~704_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[10]~13\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~524_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~704_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[9]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~524_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~704_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[9]~11\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[10]~12_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[10]~13\);

-- Location: LCCOMB_X57_Y33_N30
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[11]~14_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[10]~13\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~703_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~523_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[10]~13\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~703_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~523_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[11]~15\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~703_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~523_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[10]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~703_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~523_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[10]~13\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[11]~14_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[11]~15\);

-- Location: LCCOMB_X57_Y32_N0
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[12]~16_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[11]~15\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~702_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~522_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[11]~15\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~702_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~522_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[12]~17\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~702_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~522_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~702_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~522_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[11]~15\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[12]~16_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[12]~17\);

-- Location: LCCOMB_X57_Y32_N2
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[13]~18_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[12]~17\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~521_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~701_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[12]~17\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~521_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~701_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[13]~19\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~521_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~701_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[12]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~521_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~701_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[12]~17\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[13]~18_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[13]~19\);

-- Location: LCCOMB_X57_Y32_N4
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~20_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[13]~19\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~700_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~520_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[13]~19\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~700_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~520_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~21\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[13]~19\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~700_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~520_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~700_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~520_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[13]~19\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~20_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~21\);

-- Location: LCCOMB_X57_Y32_N6
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[15]~22_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~519_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~21\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~519_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~699_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~21\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~699_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~21\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[15]~23\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~519_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~699_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~519_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~699_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~21\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[15]~22_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[15]~23\);

-- Location: LCCOMB_X57_Y32_N8
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[16]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[16]~24_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[15]~23\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~518_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~698_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[15]~23\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~518_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~698_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[16]~25\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~518_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~698_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[15]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~518_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~698_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[15]~23\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[16]~24_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[16]~25\);

-- Location: LCCOMB_X57_Y32_N10
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[17]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[17]~26_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[16]~25\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~697_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~517_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[16]~25\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~697_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~517_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[17]~27\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~697_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~517_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[16]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~697_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~517_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[16]~25\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[17]~26_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[17]~27\);

-- Location: LCCOMB_X57_Y32_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[18]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[18]~28_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[17]~27\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~696_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~516_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[17]~27\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~696_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~516_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[18]~29\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~696_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~516_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[17]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~696_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~516_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[17]~27\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[18]~28_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[18]~29\);

-- Location: LCCOMB_X57_Y32_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[19]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[19]~30_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[18]~29\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~515_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~695_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[18]~29\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~515_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~695_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[19]~31\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~515_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~695_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[18]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~515_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~695_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[18]~29\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[19]~30_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[19]~31\);

-- Location: LCCOMB_X57_Y32_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ = \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[19]~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[19]~31\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\);

-- Location: LCCOMB_X56_Y32_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~710\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~710_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~695_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[18]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[486]~695_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~710_combout\);

-- Location: LCCOMB_X57_Y32_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~535\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~535_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[19]~30_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~535_combout\);

-- Location: LCCOMB_X57_Y32_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~536\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~536_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[18]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~536_combout\);

-- Location: LCCOMB_X56_Y32_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~711\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~711_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~696_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[17]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[17]~26_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[485]~696_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~711_combout\);

-- Location: LCCOMB_X56_Y32_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~712\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~712_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~697_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[16]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[484]~697_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[16]~24_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~712_combout\);

-- Location: LCCOMB_X57_Y32_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~537\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~537_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~537_combout\);

-- Location: LCCOMB_X56_Y34_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~713\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~713_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~698_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[15]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[15]~22_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[483]~698_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~713_combout\);

-- Location: LCCOMB_X56_Y34_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~538\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~538_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~538_combout\);

-- Location: LCCOMB_X60_Y32_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~539\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~539_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[15]~22_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[15]~22_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~539_combout\);

-- Location: LCCOMB_X56_Y34_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~714\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~714_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~699_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~20_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[482]~699_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[14]~20_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~714_combout\);

-- Location: LCCOMB_X53_Y34_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~715\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~715_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~700_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[13]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[481]~700_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[13]~18_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~715_combout\);

-- Location: LCCOMB_X56_Y31_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~540\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~540_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~20_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~540_combout\);

-- Location: LCCOMB_X60_Y32_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~541\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~541_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[13]~18_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[13]~18_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~541_combout\);

-- Location: LCCOMB_X59_Y32_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~716\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~716_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~701_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[12]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[480]~701_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[12]~16_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~716_combout\);

-- Location: LCCOMB_X57_Y34_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~717\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~717_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~702_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[11]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[11]~14_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[479]~702_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~717_combout\);

-- Location: LCCOMB_X60_Y32_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~542\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~542_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[12]~16_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[12]~16_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~542_combout\);

-- Location: LCCOMB_X56_Y33_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~543\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~543_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[11]~14_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[11]~14_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~543_combout\);

-- Location: LCCOMB_X60_Y32_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~718\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~718_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~703_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[10]~12_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[10]~12_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[478]~703_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~718_combout\);

-- Location: LCCOMB_X56_Y33_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~544\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~544_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[10]~12_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~544_combout\);

-- Location: LCCOMB_X58_Y30_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~719\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~719_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~704_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[477]~704_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[9]~10_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~719_combout\);

-- Location: LCCOMB_X55_Y29_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~720\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~720_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~705_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~8_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[8]~8_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[476]~705_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~720_combout\);

-- Location: LCCOMB_X56_Y33_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~545\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~545_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[9]~10_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~545_combout\);

-- Location: LCCOMB_X56_Y33_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~546\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~546_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~8_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~546_combout\);

-- Location: LCCOMB_X59_Y33_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~721\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~721_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~706_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~6_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[7]~6_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[475]~706_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~721_combout\);

-- Location: LCCOMB_X59_Y32_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~722\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~722_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~707_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[474]~707_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~4_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~722_combout\);

-- Location: LCCOMB_X56_Y33_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~547\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~547_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~6_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~547_combout\);

-- Location: LCCOMB_X55_Y35_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~723\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~723_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~847_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[473]~847_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~2_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~723_combout\);

-- Location: LCCOMB_X56_Y33_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~548\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~548_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~4_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~4_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~548_combout\);

-- Location: LCCOMB_X57_Y35_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~724\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~724_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~529_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~0_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[472]~529_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~724_combout\);

-- Location: LCCOMB_X58_Y33_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~549\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~549_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~2_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~2_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~549_combout\);

-- Location: LCCOMB_X58_Y33_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~550\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~550_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~708_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~709_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~708_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[471]~709_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~550_combout\);

-- Location: LCCOMB_X56_Y34_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~551\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~551_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~0_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~551_combout\);

-- Location: LCCOMB_X58_Y31_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[443]~552\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[443]~552_combout\ = (\clkDiv|s_divCounter\(9) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(9),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[443]~552_combout\);

-- Location: LCCOMB_X58_Y31_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[416]~553\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[416]~553_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & \clkDiv|s_divCounter\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datad => \clkDiv|s_divCounter\(9),
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[416]~553_combout\);

-- Location: LCCOMB_X58_Y31_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[416]~554\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[416]~554_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\ & \clkDiv|s_divCounter\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_16_result_int[17]~26_combout\,
	datad => \clkDiv|s_divCounter\(9),
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[416]~554_combout\);

-- Location: LCCOMB_X58_Y31_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~32_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[416]~553_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[416]~554_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[416]~553_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[416]~554_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~32_combout\);

-- Location: LCCOMB_X58_Y31_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[443]~555\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[443]~555_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~32_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[443]~555_combout\);

-- Location: LCCOMB_X58_Y31_N6
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~32_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[443]~552_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[443]~555_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[443]~552_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[443]~555_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~32_combout\);

-- Location: LCCOMB_X57_Y31_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[470]~840\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[470]~840_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & 
-- (\clkDiv|s_divCounter\(9))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(9),
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~32_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[470]~840_combout\);

-- Location: LCCOMB_X57_Y31_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~725\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~725_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[470]~840_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~32_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~32_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[470]~840_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~725_combout\);

-- Location: LCCOMB_X57_Y31_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~726\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~726_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[470]~840_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~32_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~32_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[470]~840_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~726_combout\);

-- Location: LCCOMB_X56_Y33_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~0_combout\ = (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~725_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~726_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~1\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~725_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~726_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~725_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~726_combout\,
	datad => VCC,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~0_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~1\);

-- Location: LCCOMB_X56_Y33_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~2_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~1\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~550_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~551_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~1\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~550_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~551_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~3\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~550_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~551_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~550_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~551_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~1\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~2_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~3\);

-- Location: LCCOMB_X56_Y33_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~4_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~3\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~724_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~549_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~3\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~724_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~549_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~5\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~3\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~724_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~549_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~724_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~549_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~3\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~4_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~5\);

-- Location: LCCOMB_X56_Y33_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[7]~6_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~5\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~723_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~548_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~5\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~723_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~548_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[7]~7\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~723_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~548_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~723_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~548_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~5\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[7]~6_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[7]~7\);

-- Location: LCCOMB_X56_Y33_N22
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~8_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[7]~7\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~722_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~547_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[7]~7\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~722_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~547_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~9\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[7]~7\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~722_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~547_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~722_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~547_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[7]~7\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~8_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~9\);

-- Location: LCCOMB_X56_Y33_N24
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[9]~10_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~546_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~9\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~546_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~721_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~9\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~721_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~9\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[9]~11\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~546_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~721_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~546_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~721_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~9\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[9]~10_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[9]~11\);

-- Location: LCCOMB_X56_Y33_N26
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[10]~12_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[9]~11\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~720_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~545_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[9]~11\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~720_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~545_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[10]~13\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~720_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~545_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[9]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~720_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~545_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[9]~11\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[10]~12_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[10]~13\);

-- Location: LCCOMB_X56_Y33_N28
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[11]~14_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[10]~13\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~544_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~719_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[10]~13\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~544_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~719_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[11]~15\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~544_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~719_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[10]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~544_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~719_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[10]~13\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[11]~14_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[11]~15\);

-- Location: LCCOMB_X56_Y33_N30
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[12]~16_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[11]~15\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~543_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~718_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[11]~15\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~543_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~718_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[12]~17\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~543_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~718_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~543_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~718_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[11]~15\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[12]~16_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[12]~17\);

-- Location: LCCOMB_X56_Y32_N0
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[13]~18_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[12]~17\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~717_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~542_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[12]~17\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~717_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~542_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[13]~19\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~717_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~542_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[12]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~717_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~542_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[12]~17\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[13]~18_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[13]~19\);

-- Location: LCCOMB_X56_Y32_N2
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~20_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[13]~19\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~541_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~716_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[13]~19\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~541_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~716_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~21\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[13]~19\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~541_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~716_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~541_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~716_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[13]~19\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~20_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~21\);

-- Location: LCCOMB_X56_Y32_N4
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[15]~22_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~715_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~21\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~715_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~540_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~21\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~540_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~21\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[15]~23\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~715_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~540_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~715_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~540_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~21\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[15]~22_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[15]~23\);

-- Location: LCCOMB_X56_Y32_N6
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[16]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[16]~24_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[15]~23\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~539_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~714_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[15]~23\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~539_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~714_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[16]~25\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~539_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~714_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[15]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~539_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~714_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[15]~23\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[16]~24_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[16]~25\);

-- Location: LCCOMB_X56_Y32_N8
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[17]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[17]~26_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[16]~25\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~713_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~538_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[16]~25\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~713_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~538_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[17]~27\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~713_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~538_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[16]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~713_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~538_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[16]~25\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[17]~26_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[17]~27\);

-- Location: LCCOMB_X56_Y32_N10
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[18]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[18]~28_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[17]~27\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~712_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~537_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[17]~27\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~712_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~537_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[18]~29\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~712_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~537_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[17]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~712_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~537_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[17]~27\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[18]~28_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[18]~29\);

-- Location: LCCOMB_X56_Y32_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[19]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[19]~30_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[18]~29\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~536_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~711_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[18]~29\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~536_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~711_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[19]~31\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~536_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~711_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[18]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~536_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~711_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[18]~29\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[19]~30_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[19]~31\);

-- Location: LCCOMB_X56_Y32_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[20]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[20]~32_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[19]~31\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~710_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~535_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[19]~31\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~710_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~535_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[20]~33\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~710_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~535_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[19]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~710_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~535_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[19]~31\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[20]~32_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[20]~33\);

-- Location: LCCOMB_X56_Y32_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ = !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[20]~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[20]~33\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\);

-- Location: LCCOMB_X55_Y32_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~727\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~727_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~710_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[19]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[513]~710_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~727_combout\);

-- Location: LCCOMB_X55_Y32_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~556\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~556_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[20]~32_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~556_combout\);

-- Location: LCCOMB_X55_Y32_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~557\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~557_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[19]~30_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~557_combout\);

-- Location: LCCOMB_X55_Y32_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~728\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~728_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~711_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[18]~28_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[512]~711_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[18]~28_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~728_combout\);

-- Location: LCCOMB_X56_Y32_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~558\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~558_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[18]~28_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~558_combout\);

-- Location: LCCOMB_X52_Y32_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~729\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~729_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~712_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[17]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[17]~26_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[511]~712_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~729_combout\);

-- Location: LCCOMB_X56_Y34_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~730\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~730_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~713_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[16]~24_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[16]~24_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[510]~713_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~730_combout\);

-- Location: LCCOMB_X56_Y32_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~559\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~559_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[17]~26_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~559_combout\);

-- Location: LCCOMB_X55_Y34_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~731\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~731_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~714_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[15]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[15]~22_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[509]~714_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~731_combout\);

-- Location: LCCOMB_X56_Y32_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~560\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~560_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[16]~24_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[16]~24_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~560_combout\);

-- Location: LCCOMB_X56_Y32_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~561\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~561_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[15]~22_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[15]~22_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~561_combout\);

-- Location: LCCOMB_X53_Y34_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~732\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~732_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~715_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[508]~715_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[14]~20_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~732_combout\);

-- Location: LCCOMB_X59_Y32_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~733\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~733_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~716_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[13]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[13]~18_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[507]~716_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~733_combout\);

-- Location: LCCOMB_X60_Y32_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~562\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~562_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~20_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~20_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~562_combout\);

-- Location: LCCOMB_X53_Y32_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~734\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~734_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~717_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[12]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[506]~717_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[12]~16_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~734_combout\);

-- Location: LCCOMB_X60_Y32_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~563\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~563_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[13]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[13]~18_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~563_combout\);

-- Location: LCCOMB_X60_Y32_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~735\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~735_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~718_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[11]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[505]~718_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[11]~14_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~735_combout\);

-- Location: LCCOMB_X56_Y33_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~564\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~564_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[12]~16_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[12]~16_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~564_combout\);

-- Location: LCCOMB_X58_Y30_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~736\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~736_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~719_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[10]~12_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[504]~719_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[10]~12_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~736_combout\);

-- Location: LCCOMB_X55_Y33_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~565\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~565_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[11]~14_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~565_combout\);

-- Location: LCCOMB_X55_Y33_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~566\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~566_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[10]~12_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~566_combout\);

-- Location: LCCOMB_X55_Y29_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~737\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~737_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~720_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[9]~10_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[9]~10_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[503]~720_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~737_combout\);

-- Location: LCCOMB_X59_Y33_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~738\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~738_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~721_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~8_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[8]~8_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[502]~721_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~738_combout\);

-- Location: LCCOMB_X55_Y33_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~567\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~567_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[9]~10_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~567_combout\);

-- Location: LCCOMB_X55_Y33_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~568\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~568_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~8_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~568_combout\);

-- Location: LCCOMB_X55_Y35_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~739\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~739_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~722_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~6_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[7]~6_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[501]~722_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~739_combout\);

-- Location: LCCOMB_X55_Y33_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~569\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~569_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[7]~6_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[7]~6_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~569_combout\);

-- Location: LCCOMB_X55_Y35_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~740\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~740_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~723_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[500]~723_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~4_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~740_combout\);

-- Location: LCCOMB_X57_Y35_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~741\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~741_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~724_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[499]~724_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~2_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~741_combout\);

-- Location: LCCOMB_X55_Y33_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~570\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~570_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~4_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~570_combout\);

-- Location: LCCOMB_X58_Y33_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~742\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~742_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~550_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~0_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~0_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[498]~550_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~742_combout\);

-- Location: LCCOMB_X55_Y33_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~571\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~571_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~2_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~571_combout\);

-- Location: LCCOMB_X57_Y31_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~572\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~572_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~725_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~726_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~725_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[497]~726_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~572_combout\);

-- Location: LCCOMB_X53_Y33_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~573\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~573_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~0_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~0_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~573_combout\);

-- Location: LCCOMB_X53_Y33_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[469]~574\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[469]~574_combout\ = (\clkDiv|s_divCounter\(8) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(8),
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[469]~574_combout\);

-- Location: LCCOMB_X53_Y33_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[442]~575\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[442]~575_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \clkDiv|s_divCounter\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \clkDiv|s_divCounter\(8),
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[442]~575_combout\);

-- Location: LCCOMB_X53_Y33_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[442]~576\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[442]~576_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\ & \clkDiv|s_divCounter\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_17_result_int[18]~28_combout\,
	datad => \clkDiv|s_divCounter\(8),
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[442]~576_combout\);

-- Location: LCCOMB_X53_Y33_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~34_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[442]~575_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[442]~576_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[442]~575_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[442]~576_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~34_combout\);

-- Location: LCCOMB_X53_Y33_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[469]~577\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[469]~577_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~34_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~34_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[469]~577_combout\);

-- Location: LCCOMB_X53_Y33_N30
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~34_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[469]~574_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[469]~577_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[469]~574_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[469]~577_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~34_combout\);

-- Location: LCCOMB_X53_Y33_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[496]~841\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[496]~841_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & 
-- (\clkDiv|s_divCounter\(8))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(8),
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~34_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[496]~841_combout\);

-- Location: LCCOMB_X53_Y33_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~744\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~744_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[496]~841_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~34_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[496]~841_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~744_combout\);

-- Location: LCCOMB_X53_Y33_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~743\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~743_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[496]~841_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~34_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[496]~841_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~743_combout\);

-- Location: LCCOMB_X55_Y33_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~0_combout\ = (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~744_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~743_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~1\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~744_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~743_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~744_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~743_combout\,
	datad => VCC,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~0_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~1\);

-- Location: LCCOMB_X55_Y33_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~2_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~1\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~572_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~573_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~1\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~572_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~573_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~3\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~572_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~573_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~572_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~573_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~1\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~2_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~3\);

-- Location: LCCOMB_X55_Y33_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~4_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~3\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~742_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~571_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~3\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~742_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~571_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~5\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~3\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~742_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~571_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~742_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~571_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~3\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~4_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~5\);

-- Location: LCCOMB_X55_Y33_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[7]~6_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~5\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~741_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~570_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~5\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~741_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~570_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[7]~7\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~741_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~570_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~741_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~570_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~5\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[7]~6_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[7]~7\);

-- Location: LCCOMB_X55_Y33_N22
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~8_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[7]~7\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~569_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~740_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[7]~7\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~569_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~740_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~9\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[7]~7\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~569_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~740_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~569_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~740_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[7]~7\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~8_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~9\);

-- Location: LCCOMB_X55_Y33_N24
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[9]~10_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~568_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~9\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~568_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~739_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~9\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~739_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~9\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[9]~11\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~568_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~739_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~568_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~739_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~9\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[9]~10_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[9]~11\);

-- Location: LCCOMB_X55_Y33_N26
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[10]~12_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[9]~11\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~738_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~567_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[9]~11\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~738_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~567_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[10]~13\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~738_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~567_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[9]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~738_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~567_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[9]~11\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[10]~12_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[10]~13\);

-- Location: LCCOMB_X55_Y33_N28
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[11]~14_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[10]~13\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~566_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~737_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[10]~13\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~566_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~737_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[11]~15\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~566_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~737_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[10]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~566_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~737_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[10]~13\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[11]~14_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[11]~15\);

-- Location: LCCOMB_X55_Y33_N30
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[12]~16_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[11]~15\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~736_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~565_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[11]~15\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~736_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~565_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[12]~17\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~736_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~565_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~736_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~565_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[11]~15\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[12]~16_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[12]~17\);

-- Location: LCCOMB_X55_Y32_N0
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[13]~18_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[12]~17\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~735_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~564_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[12]~17\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~735_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~564_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[13]~19\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~735_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~564_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[12]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~735_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~564_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[12]~17\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[13]~18_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[13]~19\);

-- Location: LCCOMB_X55_Y32_N2
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~20_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[13]~19\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~734_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~563_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[13]~19\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~734_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~563_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~21\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[13]~19\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~734_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~563_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~734_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~563_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[13]~19\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~20_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~21\);

-- Location: LCCOMB_X55_Y32_N4
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[15]~22_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~733_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~21\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~733_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~562_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~21\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~562_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~21\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[15]~23\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~733_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~562_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~733_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~562_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~21\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[15]~22_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[15]~23\);

-- Location: LCCOMB_X55_Y32_N6
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[16]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[16]~24_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[15]~23\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~561_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~732_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[15]~23\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~561_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~732_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[16]~25\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~561_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~732_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[15]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~561_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~732_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[15]~23\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[16]~24_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[16]~25\);

-- Location: LCCOMB_X55_Y32_N8
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[17]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[17]~26_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[16]~25\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~731_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~560_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[16]~25\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~731_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~560_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[17]~27\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~731_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~560_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[16]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~731_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~560_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[16]~25\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[17]~26_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[17]~27\);

-- Location: LCCOMB_X55_Y32_N10
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[18]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[18]~28_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[17]~27\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~730_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~559_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[17]~27\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~730_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~559_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[18]~29\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~730_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~559_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[17]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~730_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~559_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[17]~27\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[18]~28_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[18]~29\);

-- Location: LCCOMB_X55_Y32_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[19]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[19]~30_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[18]~29\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~558_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~729_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[18]~29\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~558_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~729_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[19]~31\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~558_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~729_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[18]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~558_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~729_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[18]~29\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[19]~30_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[19]~31\);

-- Location: LCCOMB_X55_Y32_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[20]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[20]~32_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[19]~31\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~557_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~728_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[19]~31\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~557_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~728_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[20]~33\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~557_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~728_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[19]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~557_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~728_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[19]~31\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[20]~32_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[20]~33\);

-- Location: LCCOMB_X55_Y32_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[21]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[21]~34_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[20]~33\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~727_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~556_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[20]~33\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~727_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~556_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[21]~35\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~727_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~556_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[20]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~727_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~556_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[20]~33\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[21]~34_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[21]~35\);

-- Location: LCCOMB_X55_Y32_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ = \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[21]~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[21]~35\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\);

-- Location: LCCOMB_X58_Y33_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~760\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~760_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~742_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[525]~742_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~2_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~760_combout\);

-- Location: LCCOMB_X55_Y32_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~745\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~745_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~727_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[20]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[540]~727_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~745_combout\);

-- Location: LCCOMB_X54_Y32_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~578\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~578_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~578_combout\);

-- Location: LCCOMB_X54_Y32_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~746\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~746_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~728_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[19]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[19]~30_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[539]~728_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~746_combout\);

-- Location: LCCOMB_X55_Y32_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~579\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~579_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[20]~32_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~579_combout\);

-- Location: LCCOMB_X53_Y32_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~747\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~747_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~729_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[18]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[18]~28_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[538]~729_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~747_combout\);

-- Location: LCCOMB_X53_Y32_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~580\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~580_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[19]~30_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~580_combout\);

-- Location: LCCOMB_X55_Y34_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~748\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~748_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~730_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[17]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[537]~730_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~748_combout\);

-- Location: LCCOMB_X52_Y32_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~581\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~581_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[18]~28_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~581_combout\);

-- Location: LCCOMB_X53_Y32_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~582\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~582_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[17]~26_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~582_combout\);

-- Location: LCCOMB_X55_Y34_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~749\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~749_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~731_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[16]~24_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[16]~24_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[536]~731_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~749_combout\);

-- Location: LCCOMB_X53_Y32_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~583\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~583_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[16]~24_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[16]~24_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~583_combout\);

-- Location: LCCOMB_X53_Y34_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~750\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~750_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~732_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[15]~22_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[15]~22_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[535]~732_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~750_combout\);

-- Location: LCCOMB_X59_Y32_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~751\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~751_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~733_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~20_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[14]~20_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[534]~733_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~751_combout\);

-- Location: LCCOMB_X53_Y32_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~584\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~584_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[15]~22_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[15]~22_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~584_combout\);

-- Location: LCCOMB_X53_Y32_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~752\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~752_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~734_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[13]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[13]~18_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[533]~734_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~752_combout\);

-- Location: LCCOMB_X53_Y32_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~585\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~585_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~20_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~20_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~585_combout\);

-- Location: LCCOMB_X52_Y32_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~586\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~586_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[13]~18_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[13]~18_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~586_combout\);

-- Location: LCCOMB_X55_Y34_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~753\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~753_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~735_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[12]~16_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[12]~16_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[532]~735_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~753_combout\);

-- Location: LCCOMB_X58_Y30_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~754\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~754_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~736_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[11]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[531]~736_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[11]~14_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~754_combout\);

-- Location: LCCOMB_X54_Y33_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~587\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~587_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[12]~16_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[12]~16_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~587_combout\);

-- Location: LCCOMB_X54_Y33_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~588\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~588_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[11]~14_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[11]~14_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~588_combout\);

-- Location: LCCOMB_X55_Y29_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~755\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~755_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~737_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[10]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[10]~12_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[530]~737_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~755_combout\);

-- Location: LCCOMB_X59_Y33_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~756\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~756_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~738_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[9]~10_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[529]~738_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~756_combout\);

-- Location: LCCOMB_X54_Y33_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~589\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~589_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[10]~12_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[10]~12_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~589_combout\);

-- Location: LCCOMB_X54_Y33_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~590\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~590_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[9]~10_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[9]~10_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~590_combout\);

-- Location: LCCOMB_X55_Y35_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~757\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~757_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~739_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[528]~739_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[8]~8_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~757_combout\);

-- Location: LCCOMB_X55_Y35_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~758\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~758_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~740_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[527]~740_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[7]~6_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~758_combout\);

-- Location: LCCOMB_X54_Y33_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~591\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~591_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~8_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~8_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~591_combout\);

-- Location: LCCOMB_X57_Y35_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~759\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~759_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~741_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~4_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~4_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[526]~741_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~759_combout\);

-- Location: LCCOMB_X59_Y33_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~592\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~592_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[7]~6_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[7]~6_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~592_combout\);

-- Location: LCCOMB_X53_Y33_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~593\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~593_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~4_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~4_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~593_combout\);

-- Location: LCCOMB_X53_Y33_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~594\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~594_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~2_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~2_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~594_combout\);

-- Location: LCCOMB_X57_Y31_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~761\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~761_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~572_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~0_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~0_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[524]~572_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~761_combout\);

-- Location: LCCOMB_X53_Y33_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~596\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~596_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~0_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~0_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~596_combout\);

-- Location: LCCOMB_X53_Y33_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~595\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~595_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~743_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~744_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~743_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[523]~744_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~595_combout\);

-- Location: LCCOMB_X55_Y36_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[468]~598\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[468]~598_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & \clkDiv|s_divCounter\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \clkDiv|s_divCounter\(7),
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[468]~598_combout\);

-- Location: LCCOMB_X55_Y36_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[468]~599\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[468]~599_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\ & \clkDiv|s_divCounter\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_18_result_int[19]~30_combout\,
	datad => \clkDiv|s_divCounter\(7),
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[468]~599_combout\);

-- Location: LCCOMB_X55_Y36_N28
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~36_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[468]~598_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[468]~599_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[468]~598_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[468]~599_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~36_combout\);

-- Location: LCCOMB_X55_Y36_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[495]~600\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[495]~600_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~36_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[495]~600_combout\);

-- Location: LCCOMB_X55_Y36_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[495]~597\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[495]~597_combout\ = (\clkDiv|s_divCounter\(7) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(7),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[495]~597_combout\);

-- Location: LCCOMB_X55_Y36_N26
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~36_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[495]~600_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[495]~597_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[495]~600_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[495]~597_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~36_combout\);

-- Location: LCCOMB_X55_Y36_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[522]~842\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[522]~842_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & 
-- ((\clkDiv|s_divCounter\(7)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\ & (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~36_combout\,
	datab => \clkDiv|s_divCounter\(7),
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[522]~842_combout\);

-- Location: LCCOMB_X55_Y36_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~762\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~762_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[522]~842_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~36_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~36_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[522]~842_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~762_combout\);

-- Location: LCCOMB_X55_Y36_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~763\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~763_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[522]~842_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~36_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~36_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[522]~842_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~763_combout\);

-- Location: LCCOMB_X54_Y33_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~0_combout\ = (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~762_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~763_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~1\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~762_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~763_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~762_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~763_combout\,
	datad => VCC,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~0_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~1\);

-- Location: LCCOMB_X54_Y33_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~2_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~1\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~596_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~595_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~1\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~596_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~595_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~3\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~596_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~595_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~596_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~595_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~1\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~2_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~3\);

-- Location: LCCOMB_X54_Y33_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~4_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~3\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~594_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~761_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~3\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~594_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~761_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~5\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~3\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~594_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~761_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~594_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~761_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~3\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~4_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~5\);

-- Location: LCCOMB_X54_Y33_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[7]~6_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~5\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~593_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~760_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~5\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~593_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~760_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[7]~7\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~593_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~760_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~593_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~760_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~5\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[7]~6_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[7]~7\);

-- Location: LCCOMB_X54_Y33_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~8_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[7]~7\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~759_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~592_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[7]~7\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~759_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~592_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~9\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[7]~7\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~759_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~592_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~759_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~592_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[7]~7\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~8_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~9\);

-- Location: LCCOMB_X54_Y33_N22
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[9]~10_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~758_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~9\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~758_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~591_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~9\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~591_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~9\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[9]~11\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~758_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~591_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~758_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~591_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~9\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[9]~10_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[9]~11\);

-- Location: LCCOMB_X54_Y33_N24
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[10]~12_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[9]~11\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~590_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~757_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[9]~11\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~590_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~757_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[10]~13\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~590_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~757_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[9]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~590_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~757_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[9]~11\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[10]~12_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[10]~13\);

-- Location: LCCOMB_X54_Y33_N26
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[11]~14_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[10]~13\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~756_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~589_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[10]~13\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~756_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~589_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[11]~15\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~756_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~589_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[10]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~756_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~589_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[10]~13\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[11]~14_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[11]~15\);

-- Location: LCCOMB_X54_Y33_N28
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[12]~16_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[11]~15\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~588_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~755_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[11]~15\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~588_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~755_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[12]~17\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~588_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~755_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~588_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~755_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[11]~15\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[12]~16_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[12]~17\);

-- Location: LCCOMB_X54_Y33_N30
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[13]~18_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[12]~17\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~754_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~587_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[12]~17\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~754_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~587_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[13]~19\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~754_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~587_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[12]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~754_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~587_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[12]~17\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[13]~18_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[13]~19\);

-- Location: LCCOMB_X54_Y32_N0
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~20_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[13]~19\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~586_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~753_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[13]~19\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~586_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~753_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~21\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[13]~19\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~586_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~753_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~586_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~753_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[13]~19\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~20_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~21\);

-- Location: LCCOMB_X54_Y32_N2
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[15]~22_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~752_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~21\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~752_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~585_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~21\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~585_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~21\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[15]~23\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~752_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~585_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~752_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~585_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~21\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[15]~22_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[15]~23\);

-- Location: LCCOMB_X54_Y32_N4
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[16]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[16]~24_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[15]~23\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~751_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~584_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[15]~23\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~751_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~584_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[16]~25\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~751_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~584_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[15]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~751_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~584_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[15]~23\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[16]~24_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[16]~25\);

-- Location: LCCOMB_X54_Y32_N6
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[17]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[17]~26_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[16]~25\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~583_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~750_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[16]~25\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~583_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~750_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[17]~27\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~583_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~750_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[16]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~583_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~750_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[16]~25\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[17]~26_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[17]~27\);

-- Location: LCCOMB_X54_Y32_N8
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[18]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[18]~28_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[17]~27\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~582_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~749_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[17]~27\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~582_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~749_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[18]~29\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~582_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~749_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[17]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~582_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~749_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[17]~27\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[18]~28_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[18]~29\);

-- Location: LCCOMB_X54_Y32_N10
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[19]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[19]~30_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[18]~29\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~748_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~581_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[18]~29\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~748_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~581_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[19]~31\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~748_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~581_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[18]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~748_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~581_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[18]~29\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[19]~30_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[19]~31\);

-- Location: LCCOMB_X54_Y32_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[20]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[20]~32_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[19]~31\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~747_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~580_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[19]~31\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~747_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~580_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[20]~33\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~747_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~580_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[19]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~747_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~580_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[19]~31\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[20]~32_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[20]~33\);

-- Location: LCCOMB_X54_Y32_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[21]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[21]~34_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[20]~33\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~746_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~579_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[20]~33\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~746_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~579_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[21]~35\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~746_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~579_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[20]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~746_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~579_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[20]~33\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[21]~34_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[21]~35\);

-- Location: LCCOMB_X54_Y32_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[22]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[22]~36_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[21]~35\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~745_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~578_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[21]~35\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~745_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~578_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[22]~37\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~745_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~578_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[21]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~745_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~578_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[21]~35\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[22]~36_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[22]~37\);

-- Location: LCCOMB_X54_Y32_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ = !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[22]~37\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[22]~37\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\);

-- Location: LCCOMB_X58_Y33_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~779\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~779_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~760_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[552]~760_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~4_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~779_combout\);

-- Location: LCCOMB_X54_Y34_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~601\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~601_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~601_combout\);

-- Location: LCCOMB_X54_Y34_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~764\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~764_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~745_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[21]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[567]~745_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~764_combout\);

-- Location: LCCOMB_X53_Y34_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~765\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~765_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~746_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[20]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[20]~32_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[566]~746_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~765_combout\);

-- Location: LCCOMB_X54_Y32_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~602\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~602_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[21]~34_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~602_combout\);

-- Location: LCCOMB_X53_Y32_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~766\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~766_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~747_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[19]~30_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[19]~30_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[565]~747_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~766_combout\);

-- Location: LCCOMB_X54_Y32_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~603\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~603_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[20]~32_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~603_combout\);

-- Location: LCCOMB_X54_Y32_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~604\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~604_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[19]~30_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~604_combout\);

-- Location: LCCOMB_X55_Y34_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~767\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~767_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~748_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[18]~28_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[564]~748_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[18]~28_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~767_combout\);

-- Location: LCCOMB_X54_Y32_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~605\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~605_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[18]~28_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~605_combout\);

-- Location: LCCOMB_X55_Y34_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~768\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~768_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~749_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[17]~26_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[17]~26_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[563]~749_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~768_combout\);

-- Location: LCCOMB_X53_Y34_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~769\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~769_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~750_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[16]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[16]~24_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[562]~750_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~769_combout\);

-- Location: LCCOMB_X53_Y34_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~606\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~606_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~606_combout\);

-- Location: LCCOMB_X59_Y32_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~770\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~770_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~751_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[15]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[561]~751_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[15]~22_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~770_combout\);

-- Location: LCCOMB_X53_Y34_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~607\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~607_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~607_combout\);

-- Location: LCCOMB_X53_Y34_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~608\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~608_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[15]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[15]~22_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~608_combout\);

-- Location: LCCOMB_X53_Y32_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~771\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~771_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~752_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[560]~752_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[14]~20_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~771_combout\);

-- Location: LCCOMB_X55_Y34_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~772\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~772_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~753_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[13]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[559]~753_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[13]~18_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~772_combout\);

-- Location: LCCOMB_X55_Y34_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~609\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~609_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~20_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~609_combout\);

-- Location: LCCOMB_X54_Y33_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~610\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~610_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[13]~18_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[13]~18_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~610_combout\);

-- Location: LCCOMB_X58_Y30_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~773\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~773_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~754_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[12]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[558]~754_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[12]~16_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~773_combout\);

-- Location: LCCOMB_X55_Y29_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~774\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~774_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~755_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[11]~14_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[11]~14_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[557]~755_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~774_combout\);

-- Location: LCCOMB_X54_Y35_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~611\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~611_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[12]~16_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[12]~16_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~611_combout\);

-- Location: LCCOMB_X54_Y35_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~612\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~612_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[11]~14_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[11]~14_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~612_combout\);

-- Location: LCCOMB_X59_Y33_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~775\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~775_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~756_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[10]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[556]~756_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[10]~12_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~775_combout\);

-- Location: LCCOMB_X55_Y35_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~776\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~776_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~757_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[9]~10_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[555]~757_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~776_combout\);

-- Location: LCCOMB_X54_Y35_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~613\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~613_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[10]~12_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[10]~12_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~613_combout\);

-- Location: LCCOMB_X55_Y35_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~777\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~777_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~758_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[554]~758_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[8]~8_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~777_combout\);

-- Location: LCCOMB_X54_Y35_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~614\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~614_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[9]~10_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[9]~10_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~614_combout\);

-- Location: LCCOMB_X57_Y35_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~778\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~778_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~759_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[7]~6_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[553]~759_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~778_combout\);

-- Location: LCCOMB_X55_Y35_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~615\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~615_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~8_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~8_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~615_combout\);

-- Location: LCCOMB_X55_Y35_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~616\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~616_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[7]~6_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[7]~6_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~616_combout\);

-- Location: LCCOMB_X57_Y31_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~780\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~780_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~761_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~2_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~2_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[551]~761_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~780_combout\);

-- Location: LCCOMB_X53_Y35_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~617\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~617_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~4_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~617_combout\);

-- Location: LCCOMB_X53_Y33_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~781\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~781_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~595_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~0_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[550]~595_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~0_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~781_combout\);

-- Location: LCCOMB_X53_Y35_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~618\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~618_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~2_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~618_combout\);

-- Location: LCCOMB_X55_Y36_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~619\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~619_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~762_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~763_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~762_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[549]~763_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~619_combout\);

-- Location: LCCOMB_X55_Y35_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~620\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~620_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~0_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~0_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~620_combout\);

-- Location: LCCOMB_X60_Y32_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[494]~623\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[494]~623_combout\ = (\clkDiv|s_divCounter\(6) & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(6),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[494]~623_combout\);

-- Location: LCCOMB_X60_Y32_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[494]~622\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[494]~622_combout\ = (\clkDiv|s_divCounter\(6) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(6),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_19_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[494]~622_combout\);

-- Location: LCCOMB_X60_Y32_N24
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~38_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[494]~623_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[494]~622_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[494]~623_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[494]~622_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~38_combout\);

-- Location: LCCOMB_X53_Y31_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[548]~843\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[548]~843_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & 
-- (\clkDiv|s_divCounter\(6))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(6),
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[548]~843_combout\);

-- Location: LCCOMB_X60_Y32_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[521]~624\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[521]~624_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~38_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[521]~624_combout\);

-- Location: LCCOMB_X60_Y32_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[521]~621\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[521]~621_combout\ = (\clkDiv|s_divCounter\(6) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(6),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[521]~621_combout\);

-- Location: LCCOMB_X60_Y32_N30
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~38_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[521]~624_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[521]~621_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[521]~624_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[521]~621_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~38_combout\);

-- Location: LCCOMB_X53_Y31_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~783\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~783_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[548]~843_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[548]~843_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~783_combout\);

-- Location: LCCOMB_X53_Y31_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~782\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~782_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[548]~843_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[548]~843_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~782_combout\);

-- Location: LCCOMB_X54_Y35_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~0_combout\ = (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~783_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~782_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~1\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~783_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~782_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~783_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~782_combout\,
	datad => VCC,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~0_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~1\);

-- Location: LCCOMB_X54_Y35_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~2_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~1\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~619_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~620_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~1\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~619_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~620_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~3\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~619_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~620_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~619_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~620_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~1\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~2_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~3\);

-- Location: LCCOMB_X54_Y35_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~4_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~3\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~781_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~618_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~3\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~781_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~618_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~5\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~3\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~781_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~618_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~781_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~618_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~3\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~4_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~5\);

-- Location: LCCOMB_X54_Y35_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~6_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~5\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~780_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~617_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~5\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~780_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~617_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~7\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~780_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~617_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~780_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~617_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~5\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~6_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~7\);

-- Location: LCCOMB_X54_Y35_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~8_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~7\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~779_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~616_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~7\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~779_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~616_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~9\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~7\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~779_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~616_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~779_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~616_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~7\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~8_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~9\);

-- Location: LCCOMB_X54_Y35_N22
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[9]~10_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~778_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~9\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~778_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~615_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~9\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~615_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~9\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[9]~11\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~778_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~615_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~778_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~615_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~9\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[9]~10_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[9]~11\);

-- Location: LCCOMB_X54_Y35_N24
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[10]~12_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[9]~11\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~777_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~614_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[9]~11\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~777_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~614_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[10]~13\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~777_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~614_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[9]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~777_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~614_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[9]~11\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[10]~12_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[10]~13\);

-- Location: LCCOMB_X54_Y35_N26
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[11]~14_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[10]~13\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~776_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~613_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[10]~13\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~776_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~613_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[11]~15\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~776_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~613_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[10]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~776_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~613_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[10]~13\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[11]~14_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[11]~15\);

-- Location: LCCOMB_X54_Y35_N28
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[12]~16_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[11]~15\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~612_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~775_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[11]~15\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~612_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~775_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[12]~17\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~612_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~775_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~612_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~775_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[11]~15\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[12]~16_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[12]~17\);

-- Location: LCCOMB_X54_Y35_N30
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[13]~18_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[12]~17\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~774_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~611_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[12]~17\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~774_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~611_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[13]~19\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~774_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~611_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[12]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~774_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~611_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[12]~17\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[13]~18_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[13]~19\);

-- Location: LCCOMB_X54_Y34_N0
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~20_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[13]~19\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~610_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~773_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[13]~19\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~610_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~773_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~21\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[13]~19\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~610_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~773_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~610_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~773_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[13]~19\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~20_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~21\);

-- Location: LCCOMB_X54_Y34_N2
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[15]~22_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~772_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~21\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~772_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~609_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~21\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~609_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~21\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[15]~23\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~772_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~609_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~772_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~609_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~21\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[15]~22_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[15]~23\);

-- Location: LCCOMB_X54_Y34_N4
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[16]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[16]~24_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[15]~23\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~608_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~771_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[15]~23\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~608_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~771_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[16]~25\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~608_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~771_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[15]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~608_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~771_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[15]~23\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[16]~24_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[16]~25\);

-- Location: LCCOMB_X54_Y34_N6
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[17]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[17]~26_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[16]~25\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~770_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~607_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[16]~25\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~770_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~607_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[17]~27\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~770_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~607_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[16]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~770_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~607_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[16]~25\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[17]~26_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[17]~27\);

-- Location: LCCOMB_X54_Y34_N8
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[18]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[18]~28_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[17]~27\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~769_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~606_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[17]~27\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~769_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~606_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[18]~29\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~769_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~606_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[17]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~769_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~606_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[17]~27\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[18]~28_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[18]~29\);

-- Location: LCCOMB_X54_Y34_N10
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[19]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[19]~30_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[18]~29\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~605_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~768_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[18]~29\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~605_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~768_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[19]~31\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~605_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~768_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[18]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~605_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~768_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[18]~29\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[19]~30_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[19]~31\);

-- Location: LCCOMB_X54_Y34_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[20]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[20]~32_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[19]~31\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~604_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~767_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[19]~31\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~604_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~767_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[20]~33\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~604_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~767_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[19]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~604_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~767_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[19]~31\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[20]~32_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[20]~33\);

-- Location: LCCOMB_X54_Y34_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[21]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[21]~34_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[20]~33\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~766_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~603_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[20]~33\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~766_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~603_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[21]~35\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~766_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~603_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[20]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~766_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~603_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[20]~33\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[21]~34_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[21]~35\);

-- Location: LCCOMB_X54_Y34_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[22]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[22]~36_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[21]~35\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~765_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~602_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[21]~35\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~765_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~602_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[22]~37\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~765_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~602_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[21]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~765_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~602_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[21]~35\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[22]~36_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[22]~37\);

-- Location: LCCOMB_X54_Y34_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[23]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[23]~38_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[22]~37\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~601_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~764_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[22]~37\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~601_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~764_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[23]~39\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~601_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~764_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[22]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~601_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~764_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[22]~37\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[23]~38_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[23]~39\);

-- Location: LCCOMB_X54_Y34_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ = \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[23]~39\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[23]~39\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\);

-- Location: LCCOMB_X58_Y33_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~799\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~799_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~779_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[579]~779_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[7]~6_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~799_combout\);

-- Location: LCCOMB_X54_Y34_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~625\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~625_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[23]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~625_combout\);

-- Location: LCCOMB_X53_Y30_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~784\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~784_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~764_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[22]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[594]~764_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~784_combout\);

-- Location: LCCOMB_X54_Y34_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~626\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~626_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[22]~36_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~626_combout\);

-- Location: LCCOMB_X53_Y34_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~785\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~785_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~765_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[21]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[593]~765_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~785_combout\);

-- Location: LCCOMB_X53_Y32_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~786\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~786_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~766_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[20]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[592]~766_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[20]~32_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~786_combout\);

-- Location: LCCOMB_X54_Y34_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~627\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~627_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[21]~34_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~627_combout\);

-- Location: LCCOMB_X55_Y34_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~628\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~628_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[20]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~628_combout\);

-- Location: LCCOMB_X55_Y34_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~787\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~787_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~767_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[19]~30_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[19]~30_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[591]~767_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~787_combout\);

-- Location: LCCOMB_X55_Y34_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~629\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~629_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[19]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[19]~30_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~629_combout\);

-- Location: LCCOMB_X55_Y34_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~788\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~788_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~768_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[18]~28_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[18]~28_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[590]~768_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~788_combout\);

-- Location: LCCOMB_X55_Y30_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~630\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~630_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[18]~28_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~630_combout\);

-- Location: LCCOMB_X53_Y34_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~789\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~789_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~769_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[17]~26_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[17]~26_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[589]~769_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~789_combout\);

-- Location: LCCOMB_X53_Y30_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~631\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~631_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[17]~26_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~631_combout\);

-- Location: LCCOMB_X53_Y30_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~790\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~790_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~770_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[16]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[16]~24_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[588]~770_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~790_combout\);

-- Location: LCCOMB_X53_Y30_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~632\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~632_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[16]~24_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[16]~24_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~632_combout\);

-- Location: LCCOMB_X53_Y32_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~791\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~791_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~771_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[15]~22_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[15]~22_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[587]~771_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~791_combout\);

-- Location: LCCOMB_X55_Y34_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~633\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~633_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[15]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[15]~22_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~633_combout\);

-- Location: LCCOMB_X55_Y31_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~792\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~792_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~772_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~20_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[14]~20_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[586]~772_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~792_combout\);

-- Location: LCCOMB_X55_Y30_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~634\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~634_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~20_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~20_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~634_combout\);

-- Location: LCCOMB_X58_Y30_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~793\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~793_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~773_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[13]~18_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[13]~18_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[585]~773_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~793_combout\);

-- Location: LCCOMB_X54_Y31_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~635\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~635_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[13]~18_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[13]~18_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~635_combout\);

-- Location: LCCOMB_X55_Y29_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~794\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~794_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~774_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[12]~16_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[584]~774_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[12]~16_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~794_combout\);

-- Location: LCCOMB_X54_Y31_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~636\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~636_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[12]~16_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[12]~16_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~636_combout\);

-- Location: LCCOMB_X55_Y31_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~795\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~795_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~775_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[11]~14_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[11]~14_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[583]~775_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~795_combout\);

-- Location: LCCOMB_X55_Y35_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~796\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~796_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~776_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[10]~12_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[582]~776_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[10]~12_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~796_combout\);

-- Location: LCCOMB_X54_Y35_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~637\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~637_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[11]~14_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[11]~14_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~637_combout\);

-- Location: LCCOMB_X54_Y35_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~638\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~638_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[10]~12_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[10]~12_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~638_combout\);

-- Location: LCCOMB_X55_Y35_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~797\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~797_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~777_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[9]~10_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[9]~10_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[581]~777_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~797_combout\);

-- Location: LCCOMB_X55_Y31_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~639\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~639_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[9]~10_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~639_combout\);

-- Location: LCCOMB_X57_Y35_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~798\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~798_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~778_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~8_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[8]~8_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[580]~778_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~798_combout\);

-- Location: LCCOMB_X55_Y35_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~640\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~640_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~8_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~640_combout\);

-- Location: LCCOMB_X53_Y35_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~641\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~641_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~6_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~6_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~641_combout\);

-- Location: LCCOMB_X57_Y31_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~800\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~800_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~780_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[578]~780_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~4_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~800_combout\);

-- Location: LCCOMB_X53_Y35_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~642\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~642_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~4_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~4_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~642_combout\);

-- Location: LCCOMB_X53_Y33_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~801\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~801_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~781_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[577]~781_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~2_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~801_combout\);

-- Location: LCCOMB_X55_Y36_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~802\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~802_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~619_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~0_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~0_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[576]~619_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~802_combout\);

-- Location: LCCOMB_X54_Y31_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~643\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~643_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~2_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~2_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~643_combout\);

-- Location: LCCOMB_X53_Y31_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~644\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~644_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~782_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~783_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~782_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[575]~783_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~644_combout\);

-- Location: LCCOMB_X55_Y31_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~645\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~645_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~0_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~0_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~645_combout\);

-- Location: LCCOMB_X54_Y29_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[520]~648\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[520]~648_combout\ = (\clkDiv|s_divCounter\(5) & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(5),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[520]~648_combout\);

-- Location: LCCOMB_X54_Y29_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[520]~647\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[520]~647_combout\ = (\clkDiv|s_divCounter\(5) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(5),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_20_result_int[21]~34_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[520]~647_combout\);

-- Location: LCCOMB_X54_Y29_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~40_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[520]~648_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[520]~647_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[520]~648_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[520]~647_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~40_combout\);

-- Location: LCCOMB_X54_Y29_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[547]~649\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[547]~649_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~40_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[547]~649_combout\);

-- Location: LCCOMB_X54_Y29_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[547]~646\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[547]~646_combout\ = (\clkDiv|s_divCounter\(5) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(5),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[547]~646_combout\);

-- Location: LCCOMB_X54_Y29_N10
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~40_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[547]~649_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[547]~646_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[547]~649_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[547]~646_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~40_combout\);

-- Location: LCCOMB_X53_Y31_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[574]~844\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[574]~844_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & 
-- (\clkDiv|s_divCounter\(5))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(5),
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[574]~844_combout\);

-- Location: LCCOMB_X53_Y31_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~803\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~803_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[574]~844_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~40_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[574]~844_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~803_combout\);

-- Location: LCCOMB_X53_Y31_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~804\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~804_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[574]~844_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~40_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[574]~844_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~804_combout\);

-- Location: LCCOMB_X54_Y31_N10
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~0_combout\ = (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~803_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~804_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~1\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~803_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~804_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~803_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~804_combout\,
	datad => VCC,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~0_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~1\);

-- Location: LCCOMB_X54_Y31_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~2_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~1\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~644_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~645_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~1\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~644_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~645_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~3\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~644_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~645_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~644_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~645_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~1\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~2_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~3\);

-- Location: LCCOMB_X54_Y31_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~4_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~3\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~802_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~643_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~3\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~802_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~643_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~5\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~3\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~802_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~643_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~802_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~643_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~3\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~4_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~5\);

-- Location: LCCOMB_X54_Y31_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~6_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~5\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~642_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~801_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~5\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~642_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~801_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~7\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~642_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~801_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~642_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~801_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~5\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~6_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~7\);

-- Location: LCCOMB_X54_Y31_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~8_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~7\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~641_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~800_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~7\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~641_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~800_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~9\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~7\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~641_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~800_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~641_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~800_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~7\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~8_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~9\);

-- Location: LCCOMB_X54_Y31_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[9]~10_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~799_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~9\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~799_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~640_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~9\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~640_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~9\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[9]~11\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~799_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~640_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~799_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~640_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~9\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[9]~10_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[9]~11\);

-- Location: LCCOMB_X54_Y31_N22
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[10]~12_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[9]~11\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~639_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~798_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[9]~11\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~639_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~798_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[10]~13\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~639_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~798_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[9]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~639_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~798_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[9]~11\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[10]~12_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[10]~13\);

-- Location: LCCOMB_X54_Y31_N24
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[11]~14_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[10]~13\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~638_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~797_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[10]~13\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~638_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~797_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[11]~15\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~638_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~797_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[10]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~638_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~797_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[10]~13\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[11]~14_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[11]~15\);

-- Location: LCCOMB_X54_Y31_N26
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[12]~16_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[11]~15\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~796_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~637_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[11]~15\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~796_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~637_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[12]~17\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~796_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~637_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~796_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~637_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[11]~15\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[12]~16_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[12]~17\);

-- Location: LCCOMB_X54_Y31_N28
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[13]~18_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[12]~17\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~636_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~795_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[12]~17\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~636_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~795_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[13]~19\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~636_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~795_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[12]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~636_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~795_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[12]~17\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[13]~18_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[13]~19\);

-- Location: LCCOMB_X54_Y31_N30
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~20_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[13]~19\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~635_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~794_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[13]~19\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~635_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~794_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~21\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[13]~19\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~635_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~794_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~635_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~794_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[13]~19\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~20_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~21\);

-- Location: LCCOMB_X54_Y30_N0
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[15]~22_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~634_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~21\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~634_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~793_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~21\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~793_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~21\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[15]~23\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~634_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~793_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~634_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~793_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~21\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[15]~22_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[15]~23\);

-- Location: LCCOMB_X54_Y30_N2
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[16]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[16]~24_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[15]~23\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~633_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~792_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[15]~23\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~633_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~792_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[16]~25\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~633_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~792_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[15]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~633_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~792_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[15]~23\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[16]~24_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[16]~25\);

-- Location: LCCOMB_X54_Y30_N4
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[17]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[17]~26_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[16]~25\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~632_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~791_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[16]~25\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~632_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~791_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[17]~27\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~632_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~791_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[16]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~632_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~791_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[16]~25\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[17]~26_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[17]~27\);

-- Location: LCCOMB_X54_Y30_N6
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[18]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[18]~28_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[17]~27\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~631_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~790_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[17]~27\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~631_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~790_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[18]~29\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~631_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~790_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[17]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~631_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~790_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[17]~27\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[18]~28_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[18]~29\);

-- Location: LCCOMB_X54_Y30_N8
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[19]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[19]~30_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[18]~29\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~630_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~789_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[18]~29\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~630_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~789_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[19]~31\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~630_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~789_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[18]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~630_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~789_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[18]~29\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[19]~30_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[19]~31\);

-- Location: LCCOMB_X54_Y30_N10
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[20]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[20]~32_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[19]~31\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~629_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~788_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[19]~31\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~629_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~788_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[20]~33\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~629_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~788_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[19]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~629_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~788_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[19]~31\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[20]~32_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[20]~33\);

-- Location: LCCOMB_X54_Y30_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[21]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[21]~34_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[20]~33\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~628_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~787_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[20]~33\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~628_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~787_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[21]~35\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~628_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~787_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[20]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~628_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~787_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[20]~33\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[21]~34_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[21]~35\);

-- Location: LCCOMB_X54_Y30_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[22]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[22]~36_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[21]~35\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~786_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~627_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[21]~35\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~786_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~627_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[22]~37\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~786_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~627_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[21]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~786_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~627_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[21]~35\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[22]~36_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[22]~37\);

-- Location: LCCOMB_X54_Y30_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[23]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[23]~38_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[22]~37\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~626_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~785_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[22]~37\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~626_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~785_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[23]~39\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~626_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~785_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[22]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~626_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~785_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[22]~37\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[23]~38_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[23]~39\);

-- Location: LCCOMB_X54_Y30_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[24]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[24]~40_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[23]~39\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~625_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~784_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[23]~39\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~625_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~784_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[24]~41\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~625_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~784_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[23]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~625_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~784_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[23]~39\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[24]~40_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[24]~41\);

-- Location: LCCOMB_X54_Y30_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ = !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[24]~41\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[24]~41\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\);

-- Location: LCCOMB_X58_Y33_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~820\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~820_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~799_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[606]~799_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[8]~8_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~820_combout\);

-- Location: LCCOMB_X54_Y30_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~650\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~650_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~650_combout\);

-- Location: LCCOMB_X53_Y32_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~805\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~805_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~784_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[23]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[621]~784_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~805_combout\);

-- Location: LCCOMB_X54_Y30_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~651\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~651_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[23]~38_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~651_combout\);

-- Location: LCCOMB_X53_Y34_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~806\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~806_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~785_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[22]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[22]~36_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[620]~785_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~806_combout\);

-- Location: LCCOMB_X54_Y30_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~652\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~652_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[22]~36_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~652_combout\);

-- Location: LCCOMB_X53_Y32_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~807\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~807_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~786_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[21]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[21]~34_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[619]~786_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~807_combout\);

-- Location: LCCOMB_X55_Y34_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~808\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~808_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~787_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[20]~32_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[20]~32_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[618]~787_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~808_combout\);

-- Location: LCCOMB_X55_Y30_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~653\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~653_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[21]~34_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[21]~34_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~653_combout\);

-- Location: LCCOMB_X55_Y34_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~809\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~809_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~788_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[19]~30_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[19]~30_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[617]~788_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~809_combout\);

-- Location: LCCOMB_X53_Y30_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~654\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~654_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[20]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[20]~32_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~654_combout\);

-- Location: LCCOMB_X53_Y34_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~810\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~810_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~789_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[18]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[616]~789_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~810_combout\);

-- Location: LCCOMB_X53_Y30_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~655\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~655_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[19]~30_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[19]~30_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~655_combout\);

-- Location: LCCOMB_X55_Y30_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~656\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~656_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[18]~28_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~656_combout\);

-- Location: LCCOMB_X53_Y30_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~811\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~811_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~790_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[17]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[615]~790_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[17]~26_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~811_combout\);

-- Location: LCCOMB_X55_Y30_N16
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~657\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~657_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[17]~26_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~657_combout\);

-- Location: LCCOMB_X53_Y32_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~812\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~812_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~791_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[16]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[614]~791_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[16]~24_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~812_combout\);

-- Location: LCCOMB_X53_Y30_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~658\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~658_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[16]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[16]~24_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~658_combout\);

-- Location: LCCOMB_X55_Y31_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~813\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~813_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~792_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[15]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[15]~22_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[613]~792_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~813_combout\);

-- Location: LCCOMB_X58_Y30_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~814\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~814_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~793_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~20_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[612]~793_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[14]~20_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~814_combout\);

-- Location: LCCOMB_X55_Y30_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~659\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~659_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[15]~22_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[15]~22_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~659_combout\);

-- Location: LCCOMB_X55_Y30_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~660\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~660_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~20_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~20_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~660_combout\);

-- Location: LCCOMB_X55_Y29_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~815\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~815_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~794_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[13]~18_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[13]~18_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[611]~794_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~815_combout\);

-- Location: LCCOMB_X55_Y31_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~816\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~816_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~795_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[12]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[610]~795_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[12]~16_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~816_combout\);

-- Location: LCCOMB_X56_Y31_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~661\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~661_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[13]~18_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[13]~18_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~661_combout\);

-- Location: LCCOMB_X55_Y35_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~817\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~817_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~796_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[11]~14_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[11]~14_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[609]~796_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~817_combout\);

-- Location: LCCOMB_X54_Y31_N2
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~662\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~662_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[12]~16_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[12]~16_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~662_combout\);

-- Location: LCCOMB_X55_Y35_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~818\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~818_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~797_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[10]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[10]~12_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[608]~797_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~818_combout\);

-- Location: LCCOMB_X54_Y31_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~663\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~663_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[11]~14_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[11]~14_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~663_combout\);

-- Location: LCCOMB_X56_Y31_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~819\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~819_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~798_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[9]~10_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[9]~10_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[607]~798_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~819_combout\);

-- Location: LCCOMB_X55_Y31_N18
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~664\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~664_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[10]~12_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~664_combout\);

-- Location: LCCOMB_X55_Y30_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~665\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~665_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[9]~10_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[9]~10_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~665_combout\);

-- Location: LCCOMB_X57_Y31_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~821\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~821_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~800_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~6_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[7]~6_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[605]~800_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~821_combout\);

-- Location: LCCOMB_X56_Y31_N4
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~666\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~666_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~8_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~8_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~666_combout\);

-- Location: LCCOMB_X57_Y31_N6
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~822\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~822_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~801_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~4_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~4_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[604]~801_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~822_combout\);

-- Location: LCCOMB_X55_Y31_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~667\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~667_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~6_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~6_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~667_combout\);

-- Location: LCCOMB_X55_Y30_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~668\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~668_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~4_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~4_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~668_combout\);

-- Location: LCCOMB_X57_Y31_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~823\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~823_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~802_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~2_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[603]~802_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~823_combout\);

-- Location: LCCOMB_X53_Y31_N24
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~824\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~824_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~644_combout\) # 
-- ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[602]~644_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~0_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~824_combout\);

-- Location: LCCOMB_X55_Y30_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~669\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~669_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~2_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~2_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~669_combout\);

-- Location: LCCOMB_X53_Y31_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~670\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~670_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~804_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~803_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~804_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[601]~803_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~670_combout\);

-- Location: LCCOMB_X53_Y31_N8
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~671\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~671_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~0_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~0_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~671_combout\);

-- Location: LCCOMB_X52_Y32_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[546]~673\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[546]~673_combout\ = (\clkDiv|s_divCounter\(4) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(4),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[546]~673_combout\);

-- Location: LCCOMB_X52_Y32_N28
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[546]~674\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[546]~674_combout\ = (\clkDiv|s_divCounter\(4) & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(4),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_21_result_int[22]~36_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[546]~674_combout\);

-- Location: LCCOMB_X52_Y32_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~42_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[546]~673_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[546]~674_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[546]~673_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[546]~674_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~42_combout\);

-- Location: LCCOMB_X52_Y32_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[573]~675\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[573]~675_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[573]~675_combout\);

-- Location: LCCOMB_X52_Y32_N12
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[573]~672\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[573]~672_combout\ = (\clkDiv|s_divCounter\(4) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(4),
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[573]~672_combout\);

-- Location: LCCOMB_X52_Y32_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~42_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[573]~675_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[573]~672_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[573]~675_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[573]~672_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~42_combout\);

-- Location: LCCOMB_X53_Y31_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[600]~845\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[600]~845_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & 
-- ((\clkDiv|s_divCounter\(4)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\ & (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~42_combout\,
	datac => \clkDiv|s_divCounter\(4),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[600]~845_combout\);

-- Location: LCCOMB_X53_Y31_N30
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~825\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~825_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[600]~845_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~42_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~42_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[600]~845_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~825_combout\);

-- Location: LCCOMB_X53_Y31_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~826\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~826_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[600]~845_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~42_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~42_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[600]~845_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~826_combout\);

-- Location: LCCOMB_X56_Y31_N10
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~0_combout\ = (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~825_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~826_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~1\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~825_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~826_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~825_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~826_combout\,
	datad => VCC,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~0_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~1\);

-- Location: LCCOMB_X56_Y31_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~2_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~1\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~670_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~671_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~1\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~670_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~671_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~3\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~670_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~671_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~670_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~671_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~1\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~2_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~3\);

-- Location: LCCOMB_X56_Y31_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~4_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~3\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~824_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~669_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~3\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~824_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~669_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~5\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~3\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~824_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~669_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~824_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~669_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~3\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~4_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~5\);

-- Location: LCCOMB_X56_Y31_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[7]~6_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~5\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~668_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~823_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~5\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~668_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~823_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[7]~7\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~668_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~823_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~668_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~823_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~5\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[7]~6_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[7]~7\);

-- Location: LCCOMB_X56_Y31_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~8_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[7]~7\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~822_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~667_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[7]~7\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~822_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~667_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~9\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[7]~7\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~822_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~667_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~822_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~667_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[7]~7\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~8_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~9\);

-- Location: LCCOMB_X56_Y31_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[9]~10_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~821_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~9\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~821_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~666_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~9\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~666_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~9\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[9]~11\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~821_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~666_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~821_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~666_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~9\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[9]~10_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[9]~11\);

-- Location: LCCOMB_X56_Y31_N22
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[10]~12_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[9]~11\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~665_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~820_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[9]~11\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~665_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~820_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[10]~13\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~665_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~820_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[9]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~665_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~820_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[9]~11\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[10]~12_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[10]~13\);

-- Location: LCCOMB_X56_Y31_N24
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[11]~14_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[10]~13\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~819_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~664_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[10]~13\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~819_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~664_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[11]~15\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~819_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~664_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[10]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~819_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~664_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[10]~13\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[11]~14_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[11]~15\);

-- Location: LCCOMB_X56_Y31_N26
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[12]~16_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[11]~15\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~818_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~663_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[11]~15\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~818_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~663_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[12]~17\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~818_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~663_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~818_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~663_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[11]~15\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[12]~16_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[12]~17\);

-- Location: LCCOMB_X56_Y31_N28
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[13]~18_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[12]~17\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~817_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~662_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[12]~17\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~817_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~662_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[13]~19\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~817_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~662_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[12]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~817_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~662_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[12]~17\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[13]~18_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[13]~19\);

-- Location: LCCOMB_X56_Y31_N30
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[14]~20_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[13]~19\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~816_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~661_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[13]~19\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~816_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~661_combout\)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[14]~21\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[13]~19\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~816_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~661_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~816_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~661_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[13]~19\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[14]~20_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[14]~21\);

-- Location: LCCOMB_X56_Y30_N0
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[15]~22_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~660_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[14]~21\)))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~660_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~815_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[14]~21\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~815_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[14]~21\) # (GND)))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[15]~23\ = CARRY(((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~660_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~815_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[14]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~660_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~815_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[14]~21\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[15]~22_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[15]~23\);

-- Location: LCCOMB_X56_Y30_N2
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[16]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[16]~24_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[15]~23\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~814_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~659_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[15]~23\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~814_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~659_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[16]~25\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~814_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~659_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[15]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~814_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~659_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[15]~23\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[16]~24_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[16]~25\);

-- Location: LCCOMB_X56_Y30_N4
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[17]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[17]~26_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[16]~25\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~658_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~813_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[16]~25\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~658_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~813_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[17]~27\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~658_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~813_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[16]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~658_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~813_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[16]~25\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[17]~26_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[17]~27\);

-- Location: LCCOMB_X56_Y30_N6
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[18]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[18]~28_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[17]~27\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~657_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~812_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[17]~27\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~657_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~812_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[18]~29\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~657_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~812_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[17]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~657_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~812_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[17]~27\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[18]~28_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[18]~29\);

-- Location: LCCOMB_X56_Y30_N8
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[19]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[19]~30_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[18]~29\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~656_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~811_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[18]~29\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~656_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~811_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[19]~31\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~656_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~811_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[18]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~656_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~811_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[18]~29\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[19]~30_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[19]~31\);

-- Location: LCCOMB_X56_Y30_N10
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[20]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[20]~32_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[19]~31\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~810_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~655_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[19]~31\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~810_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~655_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[20]~33\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~810_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~655_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[19]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~810_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~655_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[19]~31\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[20]~32_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[20]~33\);

-- Location: LCCOMB_X56_Y30_N12
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[21]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[21]~34_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[20]~33\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~809_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~654_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[20]~33\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~809_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~654_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[21]~35\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~809_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~654_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[20]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~809_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~654_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[20]~33\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[21]~34_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[21]~35\);

-- Location: LCCOMB_X56_Y30_N14
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[22]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[22]~36_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[21]~35\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~808_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~653_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[21]~35\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~808_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~653_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[22]~37\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~808_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~653_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[21]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~808_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~653_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[21]~35\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[22]~36_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[22]~37\);

-- Location: LCCOMB_X56_Y30_N16
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[23]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[23]~38_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[22]~37\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~652_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~807_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[22]~37\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~652_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~807_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[23]~39\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~652_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~807_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[22]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~652_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~807_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[22]~37\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[23]~38_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[23]~39\);

-- Location: LCCOMB_X56_Y30_N18
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[24]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[24]~40_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[23]~39\ & ((((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~651_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~806_combout\))))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[23]~39\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~651_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~806_combout\) # (GND))))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[24]~41\ = CARRY((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~651_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~806_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[23]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~651_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~806_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[23]~39\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[24]~40_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[24]~41\);

-- Location: LCCOMB_X56_Y30_N20
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[25]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[25]~42_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[24]~41\ & (((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~650_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~805_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[24]~41\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~650_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~805_combout\)))
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[25]~43\ = CARRY((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~650_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~805_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[24]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~650_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~805_combout\,
	datad => VCC,
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[24]~41\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[25]~42_combout\,
	cout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[25]~43\);

-- Location: LCCOMB_X56_Y30_N22
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~44_combout\ = \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[25]~43\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[25]~43\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~44_combout\);

-- Location: LCCOMB_X55_Y30_N6
\SyncGen|Equal1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~42_combout\ = ((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~818_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~817_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~818_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~817_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~44_combout\,
	combout => \SyncGen|Equal1~42_combout\);

-- Location: LCCOMB_X55_Y30_N24
\SyncGen|Equal1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~43_combout\ = (\SyncGen|Equal1~42_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~820_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~819_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~820_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~44_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~819_combout\,
	datad => \SyncGen|Equal1~42_combout\,
	combout => \SyncGen|Equal1~43_combout\);

-- Location: LCCOMB_X53_Y34_N18
\SyncGen|Equal1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~18_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~806_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~811_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~810_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~806_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[642]~811_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~810_combout\,
	combout => \SyncGen|Equal1~18_combout\);

-- Location: LCCOMB_X53_Y32_N6
\SyncGen|Equal1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~19_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~812_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~809_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~805_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~807_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[641]~812_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~809_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~805_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~807_combout\,
	combout => \SyncGen|Equal1~19_combout\);

-- Location: LCCOMB_X56_Y30_N24
\SyncGen|Equal1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~20_combout\ = ((!\SyncGen|Equal1~18_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~808_combout\ & !\SyncGen|Equal1~19_combout\))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Equal1~18_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[645]~808_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~44_combout\,
	datad => \SyncGen|Equal1~19_combout\,
	combout => \SyncGen|Equal1~20_combout\);

-- Location: IOIBUF_X115_Y14_N1
\SW[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: FF_X81_Y31_N27
\deb3|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SW[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_dirtyIn~q\);

-- Location: FF_X81_Y31_N13
\deb3|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \deb3|s_dirtyIn~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_previousIn~q\);

-- Location: LCCOMB_X82_Y32_N10
\deb3|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~0_combout\ = \deb3|s_debounceCnt\(0) $ (VCC)
-- \deb3|Add0~1\ = CARRY(\deb3|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt\(0),
	datad => VCC,
	combout => \deb3|Add0~0_combout\,
	cout => \deb3|Add0~1\);

-- Location: LCCOMB_X81_Y32_N6
\deb3|s_debounceCnt~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~26_combout\ = (\deb3|s_debounceCnt[4]~5_combout\ & \deb3|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt[4]~5_combout\,
	datac => \deb3|Add0~0_combout\,
	combout => \deb3|s_debounceCnt~26_combout\);

-- Location: FF_X81_Y32_N7
\deb3|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~26_combout\,
	ena => \deb3|s_debounceCnt[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(0));

-- Location: LCCOMB_X82_Y31_N4
\deb3|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~26_combout\ = (\deb3|s_debounceCnt\(13) & (\deb3|Add0~25\ & VCC)) # (!\deb3|s_debounceCnt\(13) & (!\deb3|Add0~25\))
-- \deb3|Add0~27\ = CARRY((!\deb3|s_debounceCnt\(13) & !\deb3|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(13),
	datad => VCC,
	cin => \deb3|Add0~25\,
	combout => \deb3|Add0~26_combout\,
	cout => \deb3|Add0~27\);

-- Location: LCCOMB_X82_Y31_N6
\deb3|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~28_combout\ = (\deb3|s_debounceCnt\(14) & ((GND) # (!\deb3|Add0~27\))) # (!\deb3|s_debounceCnt\(14) & (\deb3|Add0~27\ $ (GND)))
-- \deb3|Add0~29\ = CARRY((\deb3|s_debounceCnt\(14)) # (!\deb3|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(14),
	datad => VCC,
	cin => \deb3|Add0~27\,
	combout => \deb3|Add0~28_combout\,
	cout => \deb3|Add0~29\);

-- Location: LCCOMB_X81_Y31_N2
\deb3|s_debounceCnt~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~18_combout\ = (\deb3|s_debounceCnt[4]~2_combout\ & ((\deb3|Add0~28_combout\) # (!\deb3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|Add0~28_combout\,
	datab => \deb3|s_debounceCnt[4]~2_combout\,
	datad => \deb3|s_previousIn~q\,
	combout => \deb3|s_debounceCnt~18_combout\);

-- Location: FF_X81_Y31_N3
\deb3|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~18_combout\,
	ena => \deb3|s_debounceCnt[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(14));

-- Location: LCCOMB_X82_Y31_N8
\deb3|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~30_combout\ = (\deb3|s_debounceCnt\(15) & (\deb3|Add0~29\ & VCC)) # (!\deb3|s_debounceCnt\(15) & (!\deb3|Add0~29\))
-- \deb3|Add0~31\ = CARRY((!\deb3|s_debounceCnt\(15) & !\deb3|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt\(15),
	datad => VCC,
	cin => \deb3|Add0~29\,
	combout => \deb3|Add0~30_combout\,
	cout => \deb3|Add0~31\);

-- Location: LCCOMB_X82_Y31_N24
\deb3|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~6_combout\ = (\deb3|Add0~30_combout\ & \deb3|s_debounceCnt[4]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb3|Add0~30_combout\,
	datad => \deb3|s_debounceCnt[4]~5_combout\,
	combout => \deb3|s_debounceCnt~6_combout\);

-- Location: FF_X82_Y31_N25
\deb3|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~6_combout\,
	ena => \deb3|s_debounceCnt[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(15));

-- Location: LCCOMB_X82_Y31_N10
\deb3|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~32_combout\ = (\deb3|s_debounceCnt\(16) & ((GND) # (!\deb3|Add0~31\))) # (!\deb3|s_debounceCnt\(16) & (\deb3|Add0~31\ $ (GND)))
-- \deb3|Add0~33\ = CARRY((\deb3|s_debounceCnt\(16)) # (!\deb3|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(16),
	datad => VCC,
	cin => \deb3|Add0~31\,
	combout => \deb3|Add0~32_combout\,
	cout => \deb3|Add0~33\);

-- Location: LCCOMB_X82_Y31_N26
\deb3|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~7_combout\ = (\deb3|s_debounceCnt[4]~5_combout\ & \deb3|Add0~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt[4]~5_combout\,
	datad => \deb3|Add0~32_combout\,
	combout => \deb3|s_debounceCnt~7_combout\);

-- Location: FF_X82_Y31_N27
\deb3|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~7_combout\,
	ena => \deb3|s_debounceCnt[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(16));

-- Location: LCCOMB_X82_Y31_N12
\deb3|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~34_combout\ = (\deb3|s_debounceCnt\(17) & (\deb3|Add0~33\ & VCC)) # (!\deb3|s_debounceCnt\(17) & (!\deb3|Add0~33\))
-- \deb3|Add0~35\ = CARRY((!\deb3|s_debounceCnt\(17) & !\deb3|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt\(17),
	datad => VCC,
	cin => \deb3|Add0~33\,
	combout => \deb3|Add0~34_combout\,
	cout => \deb3|Add0~35\);

-- Location: LCCOMB_X82_Y31_N28
\deb3|s_debounceCnt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~8_combout\ = (\deb3|s_debounceCnt[4]~5_combout\ & \deb3|Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt[4]~5_combout\,
	datad => \deb3|Add0~34_combout\,
	combout => \deb3|s_debounceCnt~8_combout\);

-- Location: FF_X82_Y31_N29
\deb3|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~8_combout\,
	ena => \deb3|s_debounceCnt[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(17));

-- Location: LCCOMB_X82_Y31_N14
\deb3|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~36_combout\ = (\deb3|s_debounceCnt\(18) & ((GND) # (!\deb3|Add0~35\))) # (!\deb3|s_debounceCnt\(18) & (\deb3|Add0~35\ $ (GND)))
-- \deb3|Add0~37\ = CARRY((\deb3|s_debounceCnt\(18)) # (!\deb3|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(18),
	datad => VCC,
	cin => \deb3|Add0~35\,
	combout => \deb3|Add0~36_combout\,
	cout => \deb3|Add0~37\);

-- Location: LCCOMB_X81_Y31_N16
\deb3|s_debounceCnt[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt[18]~19_combout\ = (\deb3|s_debounceCnt[4]~2_combout\ & (\deb3|s_debounceCnt[4]~4_combout\ & ((\deb3|Add0~36_combout\) # (!\deb3|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_previousIn~q\,
	datab => \deb3|s_debounceCnt[4]~2_combout\,
	datac => \deb3|Add0~36_combout\,
	datad => \deb3|s_debounceCnt[4]~4_combout\,
	combout => \deb3|s_debounceCnt[18]~19_combout\);

-- Location: FF_X81_Y31_N17
\deb3|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(18));

-- Location: LCCOMB_X82_Y31_N16
\deb3|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~38_combout\ = (\deb3|s_debounceCnt\(19) & (\deb3|Add0~37\ & VCC)) # (!\deb3|s_debounceCnt\(19) & (!\deb3|Add0~37\))
-- \deb3|Add0~39\ = CARRY((!\deb3|s_debounceCnt\(19) & !\deb3|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(19),
	datad => VCC,
	cin => \deb3|Add0~37\,
	combout => \deb3|Add0~38_combout\,
	cout => \deb3|Add0~39\);

-- Location: LCCOMB_X81_Y31_N8
\deb3|s_debounceCnt[19]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt[19]~20_combout\ = (\deb3|s_debounceCnt[4]~4_combout\ & (\deb3|s_debounceCnt[4]~2_combout\ & ((\deb3|Add0~38_combout\) # (!\deb3|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt[4]~4_combout\,
	datab => \deb3|s_debounceCnt[4]~2_combout\,
	datac => \deb3|Add0~38_combout\,
	datad => \deb3|s_previousIn~q\,
	combout => \deb3|s_debounceCnt[19]~20_combout\);

-- Location: FF_X81_Y31_N9
\deb3|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(19));

-- Location: LCCOMB_X82_Y31_N18
\deb3|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~40_combout\ = (\deb3|s_debounceCnt\(20) & ((GND) # (!\deb3|Add0~39\))) # (!\deb3|s_debounceCnt\(20) & (\deb3|Add0~39\ $ (GND)))
-- \deb3|Add0~41\ = CARRY((\deb3|s_debounceCnt\(20)) # (!\deb3|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(20),
	datad => VCC,
	cin => \deb3|Add0~39\,
	combout => \deb3|Add0~40_combout\,
	cout => \deb3|Add0~41\);

-- Location: LCCOMB_X83_Y31_N4
\deb3|s_debounceCnt[20]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt[20]~9_combout\ = (\deb3|s_debounceCnt[4]~4_combout\ & (\deb3|s_debounceCnt[4]~5_combout\ & \deb3|Add0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt[4]~4_combout\,
	datac => \deb3|s_debounceCnt[4]~5_combout\,
	datad => \deb3|Add0~40_combout\,
	combout => \deb3|s_debounceCnt[20]~9_combout\);

-- Location: FF_X83_Y31_N5
\deb3|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt[20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(20));

-- Location: LCCOMB_X82_Y31_N20
\deb3|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~42_combout\ = (\deb3|s_debounceCnt\(21) & (\deb3|Add0~41\ & VCC)) # (!\deb3|s_debounceCnt\(21) & (!\deb3|Add0~41\))
-- \deb3|Add0~43\ = CARRY((!\deb3|s_debounceCnt\(21) & !\deb3|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt\(21),
	datad => VCC,
	cin => \deb3|Add0~41\,
	combout => \deb3|Add0~42_combout\,
	cout => \deb3|Add0~43\);

-- Location: LCCOMB_X82_Y31_N22
\deb3|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~44_combout\ = \deb3|Add0~43\ $ (\deb3|s_debounceCnt\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \deb3|s_debounceCnt\(22),
	cin => \deb3|Add0~43\,
	combout => \deb3|Add0~44_combout\);

-- Location: LCCOMB_X81_Y31_N12
\deb3|s_debounceCnt[22]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt[22]~27_combout\ = (\deb3|s_previousIn~q\ & (((!\deb3|s_debounceCnt[4]~29_combout\ & !\deb3|s_debounceCnt\(22))) # (!\deb3|Add0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt[4]~29_combout\,
	datab => \deb3|Add0~44_combout\,
	datac => \deb3|s_previousIn~q\,
	datad => \deb3|s_debounceCnt\(22),
	combout => \deb3|s_debounceCnt[22]~27_combout\);

-- Location: LCCOMB_X81_Y31_N20
\deb3|s_debounceCnt[22]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt[22]~28_combout\ = (\deb3|s_dirtyIn~q\ & (!\deb3|s_debounceCnt[22]~27_combout\ & ((!\deb3|s_debounceCnt\(22)) # (!\deb3|LessThan0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|LessThan0~5_combout\,
	datab => \deb3|s_dirtyIn~q\,
	datac => \deb3|s_debounceCnt\(22),
	datad => \deb3|s_debounceCnt[22]~27_combout\,
	combout => \deb3|s_debounceCnt[22]~28_combout\);

-- Location: FF_X81_Y31_N21
\deb3|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt[22]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(22));

-- Location: LCCOMB_X81_Y31_N18
\deb3|s_debounceCnt[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt[4]~2_combout\ = (\deb3|s_dirtyIn~q\ & ((!\deb3|s_debounceCnt\(22)) # (!\deb3|LessThan0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|LessThan0~5_combout\,
	datac => \deb3|s_dirtyIn~q\,
	datad => \deb3|s_debounceCnt\(22),
	combout => \deb3|s_debounceCnt[4]~2_combout\);

-- Location: LCCOMB_X82_Y32_N12
\deb3|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~2_combout\ = (\deb3|s_debounceCnt\(1) & (\deb3|Add0~1\ & VCC)) # (!\deb3|s_debounceCnt\(1) & (!\deb3|Add0~1\))
-- \deb3|Add0~3\ = CARRY((!\deb3|s_debounceCnt\(1) & !\deb3|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt\(1),
	datad => VCC,
	cin => \deb3|Add0~1\,
	combout => \deb3|Add0~2_combout\,
	cout => \deb3|Add0~3\);

-- Location: LCCOMB_X82_Y32_N0
\deb3|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~21_combout\ = (\deb3|s_debounceCnt[4]~5_combout\ & \deb3|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt[4]~5_combout\,
	datad => \deb3|Add0~2_combout\,
	combout => \deb3|s_debounceCnt~21_combout\);

-- Location: FF_X82_Y32_N1
\deb3|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~21_combout\,
	ena => \deb3|s_debounceCnt[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(1));

-- Location: LCCOMB_X82_Y32_N14
\deb3|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~4_combout\ = (\deb3|s_debounceCnt\(2) & ((GND) # (!\deb3|Add0~3\))) # (!\deb3|s_debounceCnt\(2) & (\deb3|Add0~3\ $ (GND)))
-- \deb3|Add0~5\ = CARRY((\deb3|s_debounceCnt\(2)) # (!\deb3|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(2),
	datad => VCC,
	cin => \deb3|Add0~3\,
	combout => \deb3|Add0~4_combout\,
	cout => \deb3|Add0~5\);

-- Location: LCCOMB_X82_Y32_N6
\deb3|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~22_combout\ = (\deb3|Add0~4_combout\ & \deb3|s_debounceCnt[4]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb3|Add0~4_combout\,
	datad => \deb3|s_debounceCnt[4]~5_combout\,
	combout => \deb3|s_debounceCnt~22_combout\);

-- Location: FF_X82_Y32_N7
\deb3|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~22_combout\,
	ena => \deb3|s_debounceCnt[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(2));

-- Location: LCCOMB_X82_Y32_N16
\deb3|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~6_combout\ = (\deb3|s_debounceCnt\(3) & (\deb3|Add0~5\ & VCC)) # (!\deb3|s_debounceCnt\(3) & (!\deb3|Add0~5\))
-- \deb3|Add0~7\ = CARRY((!\deb3|s_debounceCnt\(3) & !\deb3|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt\(3),
	datad => VCC,
	cin => \deb3|Add0~5\,
	combout => \deb3|Add0~6_combout\,
	cout => \deb3|Add0~7\);

-- Location: LCCOMB_X82_Y32_N8
\deb3|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~23_combout\ = (\deb3|s_debounceCnt[4]~5_combout\ & \deb3|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt[4]~5_combout\,
	datad => \deb3|Add0~6_combout\,
	combout => \deb3|s_debounceCnt~23_combout\);

-- Location: FF_X82_Y32_N9
\deb3|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~23_combout\,
	ena => \deb3|s_debounceCnt[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(3));

-- Location: LCCOMB_X82_Y32_N18
\deb3|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~8_combout\ = (\deb3|s_debounceCnt\(4) & ((GND) # (!\deb3|Add0~7\))) # (!\deb3|s_debounceCnt\(4) & (\deb3|Add0~7\ $ (GND)))
-- \deb3|Add0~9\ = CARRY((\deb3|s_debounceCnt\(4)) # (!\deb3|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt\(4),
	datad => VCC,
	cin => \deb3|Add0~7\,
	combout => \deb3|Add0~8_combout\,
	cout => \deb3|Add0~9\);

-- Location: LCCOMB_X82_Y32_N2
\deb3|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~24_combout\ = (\deb3|s_debounceCnt[4]~5_combout\ & \deb3|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt[4]~5_combout\,
	datad => \deb3|Add0~8_combout\,
	combout => \deb3|s_debounceCnt~24_combout\);

-- Location: FF_X82_Y32_N3
\deb3|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~24_combout\,
	ena => \deb3|s_debounceCnt[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(4));

-- Location: LCCOMB_X82_Y32_N20
\deb3|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~10_combout\ = (\deb3|s_debounceCnt\(5) & (\deb3|Add0~9\ & VCC)) # (!\deb3|s_debounceCnt\(5) & (!\deb3|Add0~9\))
-- \deb3|Add0~11\ = CARRY((!\deb3|s_debounceCnt\(5) & !\deb3|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt\(5),
	datad => VCC,
	cin => \deb3|Add0~9\,
	combout => \deb3|Add0~10_combout\,
	cout => \deb3|Add0~11\);

-- Location: LCCOMB_X82_Y32_N22
\deb3|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~12_combout\ = (\deb3|s_debounceCnt\(6) & ((GND) # (!\deb3|Add0~11\))) # (!\deb3|s_debounceCnt\(6) & (\deb3|Add0~11\ $ (GND)))
-- \deb3|Add0~13\ = CARRY((\deb3|s_debounceCnt\(6)) # (!\deb3|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(6),
	datad => VCC,
	cin => \deb3|Add0~11\,
	combout => \deb3|Add0~12_combout\,
	cout => \deb3|Add0~13\);

-- Location: LCCOMB_X81_Y32_N2
\deb3|s_debounceCnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~3_combout\ = (\deb3|s_debounceCnt[4]~2_combout\ & ((\deb3|Add0~12_combout\) # (!\deb3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt[4]~2_combout\,
	datab => \deb3|Add0~12_combout\,
	datad => \deb3|s_previousIn~q\,
	combout => \deb3|s_debounceCnt~3_combout\);

-- Location: FF_X81_Y32_N3
\deb3|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~3_combout\,
	ena => \deb3|s_debounceCnt[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(6));

-- Location: LCCOMB_X82_Y32_N24
\deb3|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~14_combout\ = (\deb3|s_debounceCnt\(7) & (\deb3|Add0~13\ & VCC)) # (!\deb3|s_debounceCnt\(7) & (!\deb3|Add0~13\))
-- \deb3|Add0~15\ = CARRY((!\deb3|s_debounceCnt\(7) & !\deb3|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(7),
	datad => VCC,
	cin => \deb3|Add0~13\,
	combout => \deb3|Add0~14_combout\,
	cout => \deb3|Add0~15\);

-- Location: LCCOMB_X81_Y32_N10
\deb3|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~13_combout\ = (\deb3|s_debounceCnt[4]~5_combout\ & \deb3|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb3|s_debounceCnt[4]~5_combout\,
	datad => \deb3|Add0~14_combout\,
	combout => \deb3|s_debounceCnt~13_combout\);

-- Location: FF_X81_Y32_N11
\deb3|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~13_combout\,
	ena => \deb3|s_debounceCnt[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(7));

-- Location: LCCOMB_X82_Y32_N26
\deb3|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~16_combout\ = (\deb3|s_debounceCnt\(8) & ((GND) # (!\deb3|Add0~15\))) # (!\deb3|s_debounceCnt\(8) & (\deb3|Add0~15\ $ (GND)))
-- \deb3|Add0~17\ = CARRY((\deb3|s_debounceCnt\(8)) # (!\deb3|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(8),
	datad => VCC,
	cin => \deb3|Add0~15\,
	combout => \deb3|Add0~16_combout\,
	cout => \deb3|Add0~17\);

-- Location: LCCOMB_X81_Y32_N16
\deb3|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~14_combout\ = (\deb3|s_debounceCnt[4]~2_combout\ & ((\deb3|Add0~16_combout\) # (!\deb3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt[4]~2_combout\,
	datab => \deb3|Add0~16_combout\,
	datad => \deb3|s_previousIn~q\,
	combout => \deb3|s_debounceCnt~14_combout\);

-- Location: FF_X81_Y32_N17
\deb3|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~14_combout\,
	ena => \deb3|s_debounceCnt[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(8));

-- Location: LCCOMB_X82_Y32_N28
\deb3|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~18_combout\ = (\deb3|s_debounceCnt\(9) & (\deb3|Add0~17\ & VCC)) # (!\deb3|s_debounceCnt\(9) & (!\deb3|Add0~17\))
-- \deb3|Add0~19\ = CARRY((!\deb3|s_debounceCnt\(9) & !\deb3|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(9),
	datad => VCC,
	cin => \deb3|Add0~17\,
	combout => \deb3|Add0~18_combout\,
	cout => \deb3|Add0~19\);

-- Location: LCCOMB_X81_Y32_N14
\deb3|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~15_combout\ = (\deb3|s_debounceCnt[4]~2_combout\ & ((\deb3|Add0~18_combout\) # (!\deb3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt[4]~2_combout\,
	datab => \deb3|Add0~18_combout\,
	datad => \deb3|s_previousIn~q\,
	combout => \deb3|s_debounceCnt~15_combout\);

-- Location: FF_X81_Y32_N15
\deb3|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~15_combout\,
	ena => \deb3|s_debounceCnt[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(9));

-- Location: LCCOMB_X82_Y32_N30
\deb3|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~20_combout\ = (\deb3|s_debounceCnt\(10) & ((GND) # (!\deb3|Add0~19\))) # (!\deb3|s_debounceCnt\(10) & (\deb3|Add0~19\ $ (GND)))
-- \deb3|Add0~21\ = CARRY((\deb3|s_debounceCnt\(10)) # (!\deb3|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt\(10),
	datad => VCC,
	cin => \deb3|Add0~19\,
	combout => \deb3|Add0~20_combout\,
	cout => \deb3|Add0~21\);

-- Location: LCCOMB_X81_Y32_N28
\deb3|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~16_combout\ = (\deb3|s_debounceCnt[4]~5_combout\ & \deb3|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt[4]~5_combout\,
	datac => \deb3|Add0~20_combout\,
	combout => \deb3|s_debounceCnt~16_combout\);

-- Location: FF_X81_Y32_N29
\deb3|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~16_combout\,
	ena => \deb3|s_debounceCnt[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(10));

-- Location: LCCOMB_X82_Y31_N0
\deb3|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~22_combout\ = (\deb3|s_debounceCnt\(11) & (\deb3|Add0~21\ & VCC)) # (!\deb3|s_debounceCnt\(11) & (!\deb3|Add0~21\))
-- \deb3|Add0~23\ = CARRY((!\deb3|s_debounceCnt\(11) & !\deb3|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt\(11),
	datad => VCC,
	cin => \deb3|Add0~21\,
	combout => \deb3|Add0~22_combout\,
	cout => \deb3|Add0~23\);

-- Location: LCCOMB_X81_Y31_N28
\deb3|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~17_combout\ = (\deb3|s_debounceCnt[4]~2_combout\ & ((\deb3|Add0~22_combout\) # (!\deb3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_previousIn~q\,
	datac => \deb3|Add0~22_combout\,
	datad => \deb3|s_debounceCnt[4]~2_combout\,
	combout => \deb3|s_debounceCnt~17_combout\);

-- Location: FF_X81_Y31_N29
\deb3|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~17_combout\,
	ena => \deb3|s_debounceCnt[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(11));

-- Location: LCCOMB_X82_Y31_N2
\deb3|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|Add0~24_combout\ = (\deb3|s_debounceCnt\(12) & ((GND) # (!\deb3|Add0~23\))) # (!\deb3|s_debounceCnt\(12) & (\deb3|Add0~23\ $ (GND)))
-- \deb3|Add0~25\ = CARRY((\deb3|s_debounceCnt\(12)) # (!\deb3|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(12),
	datad => VCC,
	cin => \deb3|Add0~23\,
	combout => \deb3|Add0~24_combout\,
	cout => \deb3|Add0~25\);

-- Location: LCCOMB_X82_Y31_N30
\deb3|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~11_combout\ = (\deb3|s_debounceCnt[4]~5_combout\ & \deb3|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt[4]~5_combout\,
	datad => \deb3|Add0~24_combout\,
	combout => \deb3|s_debounceCnt~11_combout\);

-- Location: FF_X82_Y31_N31
\deb3|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~11_combout\,
	ena => \deb3|s_debounceCnt[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(12));

-- Location: LCCOMB_X81_Y31_N10
\deb3|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~12_combout\ = (\deb3|s_debounceCnt[4]~5_combout\ & \deb3|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb3|s_debounceCnt[4]~5_combout\,
	datad => \deb3|Add0~26_combout\,
	combout => \deb3|s_debounceCnt~12_combout\);

-- Location: FF_X81_Y31_N11
\deb3|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~12_combout\,
	ena => \deb3|s_debounceCnt[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(13));

-- Location: LCCOMB_X81_Y31_N4
\deb3|s_cleanOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_cleanOut~3_combout\ = (!\deb3|s_debounceCnt\(13) & (!\deb3|s_debounceCnt\(20) & (!\deb3|s_debounceCnt\(12) & !\deb3|s_debounceCnt\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(13),
	datab => \deb3|s_debounceCnt\(20),
	datac => \deb3|s_debounceCnt\(12),
	datad => \deb3|s_debounceCnt\(21),
	combout => \deb3|s_cleanOut~3_combout\);

-- Location: LCCOMB_X81_Y32_N18
\deb3|s_cleanOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_cleanOut~4_combout\ = (!\deb3|s_debounceCnt\(7) & (!\deb3|s_debounceCnt\(10) & (!\deb3|s_debounceCnt\(9) & !\deb3|s_debounceCnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(7),
	datab => \deb3|s_debounceCnt\(10),
	datac => \deb3|s_debounceCnt\(9),
	datad => \deb3|s_debounceCnt\(8),
	combout => \deb3|s_cleanOut~4_combout\);

-- Location: LCCOMB_X81_Y31_N0
\deb3|s_cleanOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_cleanOut~5_combout\ = (!\deb3|s_debounceCnt\(18) & (!\deb3|s_debounceCnt\(14) & (!\deb3|s_debounceCnt\(19) & !\deb3|s_debounceCnt\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(18),
	datab => \deb3|s_debounceCnt\(14),
	datac => \deb3|s_debounceCnt\(19),
	datad => \deb3|s_debounceCnt\(11),
	combout => \deb3|s_cleanOut~5_combout\);

-- Location: LCCOMB_X81_Y32_N20
\deb3|s_cleanOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_cleanOut~2_combout\ = (!\deb3|s_debounceCnt\(16) & (!\deb3|s_debounceCnt\(6) & (!\deb3|s_debounceCnt\(17) & !\deb3|s_debounceCnt\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(16),
	datab => \deb3|s_debounceCnt\(6),
	datac => \deb3|s_debounceCnt\(17),
	datad => \deb3|s_debounceCnt\(15),
	combout => \deb3|s_cleanOut~2_combout\);

-- Location: LCCOMB_X81_Y32_N0
\deb3|s_cleanOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_cleanOut~6_combout\ = (\deb3|s_cleanOut~3_combout\ & (\deb3|s_cleanOut~4_combout\ & (\deb3|s_cleanOut~5_combout\ & \deb3|s_cleanOut~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_cleanOut~3_combout\,
	datab => \deb3|s_cleanOut~4_combout\,
	datac => \deb3|s_cleanOut~5_combout\,
	datad => \deb3|s_cleanOut~2_combout\,
	combout => \deb3|s_cleanOut~6_combout\);

-- Location: LCCOMB_X82_Y32_N4
\deb3|s_cleanOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_cleanOut~7_combout\ = (!\deb3|s_debounceCnt\(2) & (!\deb3|s_debounceCnt\(4) & (!\deb3|s_debounceCnt\(3) & !\deb3|s_debounceCnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(2),
	datab => \deb3|s_debounceCnt\(4),
	datac => \deb3|s_debounceCnt\(3),
	datad => \deb3|s_debounceCnt\(1),
	combout => \deb3|s_cleanOut~7_combout\);

-- Location: LCCOMB_X81_Y32_N30
\deb3|s_debounceCnt[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt[4]~29_combout\ = (\deb3|s_debounceCnt\(0)) # (((\deb3|s_debounceCnt\(5)) # (!\deb3|s_cleanOut~7_combout\)) # (!\deb3|s_cleanOut~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(0),
	datab => \deb3|s_cleanOut~6_combout\,
	datac => \deb3|s_debounceCnt\(5),
	datad => \deb3|s_cleanOut~7_combout\,
	combout => \deb3|s_debounceCnt[4]~29_combout\);

-- Location: LCCOMB_X81_Y31_N6
\deb3|s_debounceCnt[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt[4]~4_combout\ = (((\deb3|s_debounceCnt[4]~29_combout\) # (\deb3|s_debounceCnt\(22))) # (!\deb3|s_dirtyIn~q\)) # (!\deb3|s_previousIn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_previousIn~q\,
	datab => \deb3|s_dirtyIn~q\,
	datac => \deb3|s_debounceCnt[4]~29_combout\,
	datad => \deb3|s_debounceCnt\(22),
	combout => \deb3|s_debounceCnt[4]~4_combout\);

-- Location: LCCOMB_X83_Y31_N6
\deb3|s_debounceCnt[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt[21]~10_combout\ = (\deb3|s_debounceCnt[4]~4_combout\ & (\deb3|s_debounceCnt[4]~5_combout\ & \deb3|Add0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt[4]~4_combout\,
	datac => \deb3|s_debounceCnt[4]~5_combout\,
	datad => \deb3|Add0~42_combout\,
	combout => \deb3|s_debounceCnt[21]~10_combout\);

-- Location: FF_X83_Y31_N7
\deb3|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt[21]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(21));

-- Location: LCCOMB_X81_Y32_N8
\deb3|s_cleanOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_cleanOut~8_combout\ = (!\deb3|s_debounceCnt\(5) & \deb3|s_cleanOut~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb3|s_debounceCnt\(5),
	datad => \deb3|s_cleanOut~7_combout\,
	combout => \deb3|s_cleanOut~8_combout\);

-- Location: LCCOMB_X81_Y32_N12
\deb3|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|LessThan0~0_combout\ = (\deb3|s_debounceCnt\(7)) # ((\deb3|s_debounceCnt\(6) & ((\deb3|s_debounceCnt\(0)) # (!\deb3|s_cleanOut~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(7),
	datab => \deb3|s_debounceCnt\(6),
	datac => \deb3|s_cleanOut~8_combout\,
	datad => \deb3|s_debounceCnt\(0),
	combout => \deb3|LessThan0~0_combout\);

-- Location: LCCOMB_X81_Y32_N26
\deb3|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|LessThan0~1_combout\ = (\deb3|s_debounceCnt\(10)) # ((\deb3|LessThan0~0_combout\ & (\deb3|s_debounceCnt\(9) & \deb3|s_debounceCnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|LessThan0~0_combout\,
	datab => \deb3|s_debounceCnt\(10),
	datac => \deb3|s_debounceCnt\(9),
	datad => \deb3|s_debounceCnt\(8),
	combout => \deb3|LessThan0~1_combout\);

-- Location: LCCOMB_X81_Y31_N30
\deb3|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|LessThan0~2_combout\ = (\deb3|s_debounceCnt\(12)) # ((\deb3|s_debounceCnt\(13)) # ((\deb3|LessThan0~1_combout\ & \deb3|s_debounceCnt\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|LessThan0~1_combout\,
	datab => \deb3|s_debounceCnt\(11),
	datac => \deb3|s_debounceCnt\(12),
	datad => \deb3|s_debounceCnt\(13),
	combout => \deb3|LessThan0~2_combout\);

-- Location: LCCOMB_X81_Y32_N24
\deb3|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|LessThan0~3_combout\ = (\deb3|s_debounceCnt\(17)) # ((\deb3|s_debounceCnt\(16)) # (\deb3|s_debounceCnt\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt\(17),
	datac => \deb3|s_debounceCnt\(16),
	datad => \deb3|s_debounceCnt\(15),
	combout => \deb3|LessThan0~3_combout\);

-- Location: LCCOMB_X81_Y31_N24
\deb3|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|LessThan0~4_combout\ = (\deb3|s_debounceCnt\(18) & ((\deb3|LessThan0~3_combout\) # ((\deb3|s_debounceCnt\(14) & \deb3|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(18),
	datab => \deb3|s_debounceCnt\(14),
	datac => \deb3|LessThan0~2_combout\,
	datad => \deb3|LessThan0~3_combout\,
	combout => \deb3|LessThan0~4_combout\);

-- Location: LCCOMB_X81_Y31_N22
\deb3|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|LessThan0~5_combout\ = (\deb3|s_debounceCnt\(21)) # ((\deb3|s_debounceCnt\(20)) # ((\deb3|s_debounceCnt\(19) & \deb3|LessThan0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(21),
	datab => \deb3|s_debounceCnt\(19),
	datac => \deb3|s_debounceCnt\(20),
	datad => \deb3|LessThan0~4_combout\,
	combout => \deb3|LessThan0~5_combout\);

-- Location: LCCOMB_X81_Y31_N14
\deb3|s_debounceCnt[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt[4]~5_combout\ = (\deb3|s_previousIn~q\ & (\deb3|s_dirtyIn~q\ & ((!\deb3|s_debounceCnt\(22)) # (!\deb3|LessThan0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_previousIn~q\,
	datab => \deb3|s_dirtyIn~q\,
	datac => \deb3|LessThan0~5_combout\,
	datad => \deb3|s_debounceCnt\(22),
	combout => \deb3|s_debounceCnt[4]~5_combout\);

-- Location: LCCOMB_X81_Y32_N22
\deb3|s_debounceCnt~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_debounceCnt~25_combout\ = (\deb3|s_debounceCnt[4]~5_combout\ & \deb3|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb3|s_debounceCnt[4]~5_combout\,
	datac => \deb3|Add0~10_combout\,
	combout => \deb3|s_debounceCnt~25_combout\);

-- Location: FF_X81_Y32_N23
\deb3|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_debounceCnt~25_combout\,
	ena => \deb3|s_debounceCnt[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_debounceCnt\(5));

-- Location: LCCOMB_X81_Y31_N26
\deb3|s_cleanOut~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_cleanOut~9_combout\ = (\deb3|s_previousIn~q\ & (!\deb3|s_debounceCnt\(22) & (\deb3|s_dirtyIn~q\ & \deb3|s_debounceCnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_previousIn~q\,
	datab => \deb3|s_debounceCnt\(22),
	datac => \deb3|s_dirtyIn~q\,
	datad => \deb3|s_debounceCnt\(0),
	combout => \deb3|s_cleanOut~9_combout\);

-- Location: LCCOMB_X81_Y32_N4
\deb3|s_cleanOut~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb3|s_cleanOut~10_combout\ = (!\deb3|s_debounceCnt\(5) & (\deb3|s_cleanOut~6_combout\ & (\deb3|s_cleanOut~9_combout\ & \deb3|s_cleanOut~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb3|s_debounceCnt\(5),
	datab => \deb3|s_cleanOut~6_combout\,
	datac => \deb3|s_cleanOut~9_combout\,
	datad => \deb3|s_cleanOut~7_combout\,
	combout => \deb3|s_cleanOut~10_combout\);

-- Location: FF_X81_Y32_N5
\deb3|s_cleanOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb3|s_cleanOut~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb3|s_cleanOut~q\);

-- Location: LCCOMB_X81_Y28_N10
\s_currentState_m~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_currentState_m~0_combout\ = \s_currentState_m~q\ $ (\deb3|s_cleanOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \s_currentState_m~q\,
	datad => \deb3|s_cleanOut~q\,
	combout => \s_currentState_m~0_combout\);

-- Location: FF_X81_Y28_N11
s_currentState_m : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_currentState_m~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_currentState_m~q\);

-- Location: LCCOMB_X81_Y27_N30
\counter1|s_count[0]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter1|s_count[0]~_wirecell_combout\ = !\counter1|s_count\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counter1|s_count\(0),
	combout => \counter1|s_count[0]~_wirecell_combout\);

-- Location: IOIBUF_X115_Y35_N22
\KEY[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: LCCOMB_X101_Y32_N8
\deb1|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_dirtyIn~0_combout\ = !\KEY[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[3]~input_o\,
	combout => \deb1|s_dirtyIn~0_combout\);

-- Location: FF_X101_Y32_N9
\deb1|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_dirtyIn~q\);

-- Location: FF_X101_Y32_N25
\deb1|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \deb1|s_dirtyIn~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_previousIn~q\);

-- Location: LCCOMB_X100_Y33_N10
\deb1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~0_combout\ = \deb1|s_debounceCnt\(0) $ (VCC)
-- \deb1|Add0~1\ = CARRY(\deb1|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(0),
	datad => VCC,
	combout => \deb1|Add0~0_combout\,
	cout => \deb1|Add0~1\);

-- Location: LCCOMB_X101_Y33_N2
\deb1|s_debounceCnt~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~26_combout\ = (\deb1|Add0~0_combout\ & \deb1|s_debounceCnt[2]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb1|Add0~0_combout\,
	datad => \deb1|s_debounceCnt[2]~5_combout\,
	combout => \deb1|s_debounceCnt~26_combout\);

-- Location: LCCOMB_X101_Y33_N16
\deb1|s_cleanOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_cleanOut~4_combout\ = (!\deb1|s_debounceCnt\(8) & (!\deb1|s_debounceCnt\(10) & (!\deb1|s_debounceCnt\(7) & !\deb1|s_debounceCnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(8),
	datab => \deb1|s_debounceCnt\(10),
	datac => \deb1|s_debounceCnt\(7),
	datad => \deb1|s_debounceCnt\(9),
	combout => \deb1|s_cleanOut~4_combout\);

-- Location: LCCOMB_X100_Y32_N30
\deb1|s_cleanOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_cleanOut~3_combout\ = (!\deb1|s_debounceCnt\(21) & (!\deb1|s_debounceCnt\(13) & (!\deb1|s_debounceCnt\(20) & !\deb1|s_debounceCnt\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(21),
	datab => \deb1|s_debounceCnt\(13),
	datac => \deb1|s_debounceCnt\(20),
	datad => \deb1|s_debounceCnt\(12),
	combout => \deb1|s_cleanOut~3_combout\);

-- Location: LCCOMB_X101_Y32_N26
\deb1|s_cleanOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_cleanOut~5_combout\ = (!\deb1|s_debounceCnt\(19) & (!\deb1|s_debounceCnt\(18) & (!\deb1|s_debounceCnt\(11) & !\deb1|s_debounceCnt\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(19),
	datab => \deb1|s_debounceCnt\(18),
	datac => \deb1|s_debounceCnt\(11),
	datad => \deb1|s_debounceCnt\(14),
	combout => \deb1|s_cleanOut~5_combout\);

-- Location: LCCOMB_X101_Y32_N16
\deb1|s_cleanOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_cleanOut~2_combout\ = (!\deb1|s_debounceCnt\(17) & (!\deb1|s_debounceCnt\(16) & (!\deb1|s_debounceCnt\(6) & !\deb1|s_debounceCnt\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(17),
	datab => \deb1|s_debounceCnt\(16),
	datac => \deb1|s_debounceCnt\(6),
	datad => \deb1|s_debounceCnt\(15),
	combout => \deb1|s_cleanOut~2_combout\);

-- Location: LCCOMB_X101_Y32_N14
\deb1|s_cleanOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_cleanOut~6_combout\ = (\deb1|s_cleanOut~4_combout\ & (\deb1|s_cleanOut~3_combout\ & (\deb1|s_cleanOut~5_combout\ & \deb1|s_cleanOut~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_cleanOut~4_combout\,
	datab => \deb1|s_cleanOut~3_combout\,
	datac => \deb1|s_cleanOut~5_combout\,
	datad => \deb1|s_cleanOut~2_combout\,
	combout => \deb1|s_cleanOut~6_combout\);

-- Location: LCCOMB_X101_Y33_N0
\deb1|s_debounceCnt[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt[2]~29_combout\ = ((\deb1|s_debounceCnt\(5)) # ((\deb1|s_debounceCnt\(0)) # (!\deb1|s_cleanOut~6_combout\))) # (!\deb1|s_cleanOut~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_cleanOut~7_combout\,
	datab => \deb1|s_debounceCnt\(5),
	datac => \deb1|s_cleanOut~6_combout\,
	datad => \deb1|s_debounceCnt\(0),
	combout => \deb1|s_debounceCnt[2]~29_combout\);

-- Location: LCCOMB_X101_Y33_N30
\deb1|s_debounceCnt[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt[2]~4_combout\ = (\deb1|s_debounceCnt[2]~29_combout\) # (((\deb1|s_debounceCnt\(22)) # (!\deb1|s_previousIn~q\)) # (!\deb1|s_dirtyIn~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt[2]~29_combout\,
	datab => \deb1|s_dirtyIn~q\,
	datac => \deb1|s_previousIn~q\,
	datad => \deb1|s_debounceCnt\(22),
	combout => \deb1|s_debounceCnt[2]~4_combout\);

-- Location: FF_X101_Y33_N3
\deb1|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt~26_combout\,
	ena => \deb1|s_debounceCnt[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(0));

-- Location: LCCOMB_X100_Y33_N12
\deb1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~2_combout\ = (\deb1|s_debounceCnt\(1) & (\deb1|Add0~1\ & VCC)) # (!\deb1|s_debounceCnt\(1) & (!\deb1|Add0~1\))
-- \deb1|Add0~3\ = CARRY((!\deb1|s_debounceCnt\(1) & !\deb1|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_debounceCnt\(1),
	datad => VCC,
	cin => \deb1|Add0~1\,
	combout => \deb1|Add0~2_combout\,
	cout => \deb1|Add0~3\);

-- Location: LCCOMB_X100_Y33_N0
\deb1|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~21_combout\ = (\deb1|Add0~2_combout\ & \deb1|s_debounceCnt[2]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|Add0~2_combout\,
	datac => \deb1|s_debounceCnt[2]~5_combout\,
	combout => \deb1|s_debounceCnt~21_combout\);

-- Location: FF_X100_Y33_N1
\deb1|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt~21_combout\,
	ena => \deb1|s_debounceCnt[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(1));

-- Location: LCCOMB_X100_Y33_N14
\deb1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~4_combout\ = (\deb1|s_debounceCnt\(2) & ((GND) # (!\deb1|Add0~3\))) # (!\deb1|s_debounceCnt\(2) & (\deb1|Add0~3\ $ (GND)))
-- \deb1|Add0~5\ = CARRY((\deb1|s_debounceCnt\(2)) # (!\deb1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(2),
	datad => VCC,
	cin => \deb1|Add0~3\,
	combout => \deb1|Add0~4_combout\,
	cout => \deb1|Add0~5\);

-- Location: LCCOMB_X100_Y33_N16
\deb1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~6_combout\ = (\deb1|s_debounceCnt\(3) & (\deb1|Add0~5\ & VCC)) # (!\deb1|s_debounceCnt\(3) & (!\deb1|Add0~5\))
-- \deb1|Add0~7\ = CARRY((!\deb1|s_debounceCnt\(3) & !\deb1|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_debounceCnt\(3),
	datad => VCC,
	cin => \deb1|Add0~5\,
	combout => \deb1|Add0~6_combout\,
	cout => \deb1|Add0~7\);

-- Location: LCCOMB_X100_Y33_N4
\deb1|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~23_combout\ = (\deb1|Add0~6_combout\ & \deb1|s_debounceCnt[2]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb1|Add0~6_combout\,
	datac => \deb1|s_debounceCnt[2]~5_combout\,
	combout => \deb1|s_debounceCnt~23_combout\);

-- Location: FF_X100_Y33_N5
\deb1|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt~23_combout\,
	ena => \deb1|s_debounceCnt[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(3));

-- Location: LCCOMB_X100_Y33_N18
\deb1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~8_combout\ = (\deb1|s_debounceCnt\(4) & ((GND) # (!\deb1|Add0~7\))) # (!\deb1|s_debounceCnt\(4) & (\deb1|Add0~7\ $ (GND)))
-- \deb1|Add0~9\ = CARRY((\deb1|s_debounceCnt\(4)) # (!\deb1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_debounceCnt\(4),
	datad => VCC,
	cin => \deb1|Add0~7\,
	combout => \deb1|Add0~8_combout\,
	cout => \deb1|Add0~9\);

-- Location: LCCOMB_X100_Y33_N2
\deb1|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~24_combout\ = (\deb1|Add0~8_combout\ & \deb1|s_debounceCnt[2]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb1|Add0~8_combout\,
	datac => \deb1|s_debounceCnt[2]~5_combout\,
	combout => \deb1|s_debounceCnt~24_combout\);

-- Location: FF_X100_Y33_N3
\deb1|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt~24_combout\,
	ena => \deb1|s_debounceCnt[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(4));

-- Location: LCCOMB_X100_Y33_N20
\deb1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~10_combout\ = (\deb1|s_debounceCnt\(5) & (\deb1|Add0~9\ & VCC)) # (!\deb1|s_debounceCnt\(5) & (!\deb1|Add0~9\))
-- \deb1|Add0~11\ = CARRY((!\deb1|s_debounceCnt\(5) & !\deb1|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_debounceCnt\(5),
	datad => VCC,
	cin => \deb1|Add0~9\,
	combout => \deb1|Add0~10_combout\,
	cout => \deb1|Add0~11\);

-- Location: LCCOMB_X101_Y33_N14
\deb1|s_debounceCnt~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~25_combout\ = (\deb1|Add0~10_combout\ & \deb1|s_debounceCnt[2]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb1|Add0~10_combout\,
	datad => \deb1|s_debounceCnt[2]~5_combout\,
	combout => \deb1|s_debounceCnt~25_combout\);

-- Location: FF_X101_Y33_N15
\deb1|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt~25_combout\,
	ena => \deb1|s_debounceCnt[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(5));

-- Location: LCCOMB_X100_Y33_N22
\deb1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~12_combout\ = (\deb1|s_debounceCnt\(6) & ((GND) # (!\deb1|Add0~11\))) # (!\deb1|s_debounceCnt\(6) & (\deb1|Add0~11\ $ (GND)))
-- \deb1|Add0~13\ = CARRY((\deb1|s_debounceCnt\(6)) # (!\deb1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_debounceCnt\(6),
	datad => VCC,
	cin => \deb1|Add0~11\,
	combout => \deb1|Add0~12_combout\,
	cout => \deb1|Add0~13\);

-- Location: LCCOMB_X100_Y32_N24
\deb1|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|LessThan0~5_combout\ = (!\deb1|s_debounceCnt\(20) & !\deb1|s_debounceCnt\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(20),
	datad => \deb1|s_debounceCnt\(21),
	combout => \deb1|LessThan0~5_combout\);

-- Location: LCCOMB_X100_Y32_N28
\deb1|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|LessThan0~2_combout\ = (!\deb1|s_debounceCnt\(13) & !\deb1|s_debounceCnt\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb1|s_debounceCnt\(13),
	datad => \deb1|s_debounceCnt\(12),
	combout => \deb1|LessThan0~2_combout\);

-- Location: LCCOMB_X101_Y33_N8
\deb1|s_cleanOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_cleanOut~8_combout\ = (\deb1|s_cleanOut~7_combout\ & !\deb1|s_debounceCnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_cleanOut~7_combout\,
	datac => \deb1|s_debounceCnt\(5),
	combout => \deb1|s_cleanOut~8_combout\);

-- Location: LCCOMB_X101_Y33_N6
\deb1|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|LessThan0~0_combout\ = (\deb1|s_debounceCnt\(7)) # ((\deb1|s_debounceCnt\(6) & ((\deb1|s_debounceCnt\(0)) # (!\deb1|s_cleanOut~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(6),
	datab => \deb1|s_debounceCnt\(7),
	datac => \deb1|s_cleanOut~8_combout\,
	datad => \deb1|s_debounceCnt\(0),
	combout => \deb1|LessThan0~0_combout\);

-- Location: LCCOMB_X101_Y33_N20
\deb1|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|LessThan0~1_combout\ = (\deb1|s_debounceCnt\(10)) # ((\deb1|s_debounceCnt\(9) & (\deb1|s_debounceCnt\(8) & \deb1|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(9),
	datab => \deb1|s_debounceCnt\(10),
	datac => \deb1|s_debounceCnt\(8),
	datad => \deb1|LessThan0~0_combout\,
	combout => \deb1|LessThan0~1_combout\);

-- Location: LCCOMB_X101_Y32_N12
\deb1|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|LessThan0~3_combout\ = (\deb1|s_debounceCnt\(14) & (((\deb1|s_debounceCnt\(11) & \deb1|LessThan0~1_combout\)) # (!\deb1|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(14),
	datab => \deb1|s_debounceCnt\(11),
	datac => \deb1|LessThan0~2_combout\,
	datad => \deb1|LessThan0~1_combout\,
	combout => \deb1|LessThan0~3_combout\);

-- Location: LCCOMB_X101_Y32_N0
\deb1|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|LessThan0~4_combout\ = (\deb1|LessThan0~3_combout\) # ((\deb1|s_debounceCnt\(15)) # ((\deb1|s_debounceCnt\(17)) # (\deb1|s_debounceCnt\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|LessThan0~3_combout\,
	datab => \deb1|s_debounceCnt\(15),
	datac => \deb1|s_debounceCnt\(17),
	datad => \deb1|s_debounceCnt\(16),
	combout => \deb1|LessThan0~4_combout\);

-- Location: LCCOMB_X101_Y32_N2
\deb1|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|LessThan0~6_combout\ = ((\deb1|LessThan0~4_combout\ & (\deb1|s_debounceCnt\(19) & \deb1|s_debounceCnt\(18)))) # (!\deb1|LessThan0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|LessThan0~5_combout\,
	datab => \deb1|LessThan0~4_combout\,
	datac => \deb1|s_debounceCnt\(19),
	datad => \deb1|s_debounceCnt\(18),
	combout => \deb1|LessThan0~6_combout\);

-- Location: LCCOMB_X101_Y32_N18
\deb1|s_debounceCnt[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt[2]~2_combout\ = (\deb1|s_dirtyIn~q\ & ((!\deb1|LessThan0~6_combout\) # (!\deb1|s_debounceCnt\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_dirtyIn~q\,
	datac => \deb1|s_debounceCnt\(22),
	datad => \deb1|LessThan0~6_combout\,
	combout => \deb1|s_debounceCnt[2]~2_combout\);

-- Location: LCCOMB_X101_Y33_N10
\deb1|s_debounceCnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~3_combout\ = (\deb1|s_debounceCnt[2]~2_combout\ & ((\deb1|Add0~12_combout\) # (!\deb1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb1|Add0~12_combout\,
	datac => \deb1|s_previousIn~q\,
	datad => \deb1|s_debounceCnt[2]~2_combout\,
	combout => \deb1|s_debounceCnt~3_combout\);

-- Location: FF_X101_Y33_N11
\deb1|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt~3_combout\,
	ena => \deb1|s_debounceCnt[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(6));

-- Location: LCCOMB_X100_Y33_N24
\deb1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~14_combout\ = (\deb1|s_debounceCnt\(7) & (\deb1|Add0~13\ & VCC)) # (!\deb1|s_debounceCnt\(7) & (!\deb1|Add0~13\))
-- \deb1|Add0~15\ = CARRY((!\deb1|s_debounceCnt\(7) & !\deb1|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(7),
	datad => VCC,
	cin => \deb1|Add0~13\,
	combout => \deb1|Add0~14_combout\,
	cout => \deb1|Add0~15\);

-- Location: LCCOMB_X101_Y33_N4
\deb1|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~13_combout\ = (\deb1|Add0~14_combout\ & \deb1|s_debounceCnt[2]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb1|Add0~14_combout\,
	datad => \deb1|s_debounceCnt[2]~5_combout\,
	combout => \deb1|s_debounceCnt~13_combout\);

-- Location: FF_X101_Y33_N5
\deb1|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt~13_combout\,
	ena => \deb1|s_debounceCnt[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(7));

-- Location: LCCOMB_X100_Y33_N26
\deb1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~16_combout\ = (\deb1|s_debounceCnt\(8) & ((GND) # (!\deb1|Add0~15\))) # (!\deb1|s_debounceCnt\(8) & (\deb1|Add0~15\ $ (GND)))
-- \deb1|Add0~17\ = CARRY((\deb1|s_debounceCnt\(8)) # (!\deb1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_debounceCnt\(8),
	datad => VCC,
	cin => \deb1|Add0~15\,
	combout => \deb1|Add0~16_combout\,
	cout => \deb1|Add0~17\);

-- Location: LCCOMB_X101_Y33_N22
\deb1|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~14_combout\ = (\deb1|s_debounceCnt[2]~2_combout\ & ((\deb1|Add0~16_combout\) # (!\deb1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_previousIn~q\,
	datac => \deb1|Add0~16_combout\,
	datad => \deb1|s_debounceCnt[2]~2_combout\,
	combout => \deb1|s_debounceCnt~14_combout\);

-- Location: FF_X101_Y33_N23
\deb1|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt~14_combout\,
	ena => \deb1|s_debounceCnt[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(8));

-- Location: LCCOMB_X100_Y33_N28
\deb1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~18_combout\ = (\deb1|s_debounceCnt\(9) & (\deb1|Add0~17\ & VCC)) # (!\deb1|s_debounceCnt\(9) & (!\deb1|Add0~17\))
-- \deb1|Add0~19\ = CARRY((!\deb1|s_debounceCnt\(9) & !\deb1|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_debounceCnt\(9),
	datad => VCC,
	cin => \deb1|Add0~17\,
	combout => \deb1|Add0~18_combout\,
	cout => \deb1|Add0~19\);

-- Location: LCCOMB_X101_Y33_N24
\deb1|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~15_combout\ = (\deb1|s_debounceCnt[2]~2_combout\ & ((\deb1|Add0~18_combout\) # (!\deb1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb1|Add0~18_combout\,
	datac => \deb1|s_previousIn~q\,
	datad => \deb1|s_debounceCnt[2]~2_combout\,
	combout => \deb1|s_debounceCnt~15_combout\);

-- Location: FF_X101_Y33_N25
\deb1|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt~15_combout\,
	ena => \deb1|s_debounceCnt[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(9));

-- Location: LCCOMB_X100_Y33_N30
\deb1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~20_combout\ = (\deb1|s_debounceCnt\(10) & ((GND) # (!\deb1|Add0~19\))) # (!\deb1|s_debounceCnt\(10) & (\deb1|Add0~19\ $ (GND)))
-- \deb1|Add0~21\ = CARRY((\deb1|s_debounceCnt\(10)) # (!\deb1|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_debounceCnt\(10),
	datad => VCC,
	cin => \deb1|Add0~19\,
	combout => \deb1|Add0~20_combout\,
	cout => \deb1|Add0~21\);

-- Location: LCCOMB_X101_Y33_N18
\deb1|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~16_combout\ = (\deb1|Add0~20_combout\ & \deb1|s_debounceCnt[2]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb1|Add0~20_combout\,
	datad => \deb1|s_debounceCnt[2]~5_combout\,
	combout => \deb1|s_debounceCnt~16_combout\);

-- Location: FF_X101_Y33_N19
\deb1|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt~16_combout\,
	ena => \deb1|s_debounceCnt[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(10));

-- Location: LCCOMB_X100_Y32_N0
\deb1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~22_combout\ = (\deb1|s_debounceCnt\(11) & (\deb1|Add0~21\ & VCC)) # (!\deb1|s_debounceCnt\(11) & (!\deb1|Add0~21\))
-- \deb1|Add0~23\ = CARRY((!\deb1|s_debounceCnt\(11) & !\deb1|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(11),
	datad => VCC,
	cin => \deb1|Add0~21\,
	combout => \deb1|Add0~22_combout\,
	cout => \deb1|Add0~23\);

-- Location: LCCOMB_X101_Y32_N4
\deb1|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~17_combout\ = (\deb1|s_debounceCnt[2]~2_combout\ & ((\deb1|Add0~22_combout\) # (!\deb1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|Add0~22_combout\,
	datab => \deb1|s_previousIn~q\,
	datad => \deb1|s_debounceCnt[2]~2_combout\,
	combout => \deb1|s_debounceCnt~17_combout\);

-- Location: FF_X101_Y32_N5
\deb1|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt~17_combout\,
	ena => \deb1|s_debounceCnt[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(11));

-- Location: LCCOMB_X100_Y32_N2
\deb1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~24_combout\ = (\deb1|s_debounceCnt\(12) & ((GND) # (!\deb1|Add0~23\))) # (!\deb1|s_debounceCnt\(12) & (\deb1|Add0~23\ $ (GND)))
-- \deb1|Add0~25\ = CARRY((\deb1|s_debounceCnt\(12)) # (!\deb1|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(12),
	datad => VCC,
	cin => \deb1|Add0~23\,
	combout => \deb1|Add0~24_combout\,
	cout => \deb1|Add0~25\);

-- Location: LCCOMB_X99_Y32_N26
\deb1|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~11_combout\ = (\deb1|Add0~24_combout\ & \deb1|s_debounceCnt[2]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|Add0~24_combout\,
	datad => \deb1|s_debounceCnt[2]~5_combout\,
	combout => \deb1|s_debounceCnt~11_combout\);

-- Location: FF_X100_Y32_N7
\deb1|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \deb1|s_debounceCnt~11_combout\,
	sload => VCC,
	ena => \deb1|s_debounceCnt[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(12));

-- Location: LCCOMB_X100_Y32_N4
\deb1|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~26_combout\ = (\deb1|s_debounceCnt\(13) & (\deb1|Add0~25\ & VCC)) # (!\deb1|s_debounceCnt\(13) & (!\deb1|Add0~25\))
-- \deb1|Add0~27\ = CARRY((!\deb1|s_debounceCnt\(13) & !\deb1|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_debounceCnt\(13),
	datad => VCC,
	cin => \deb1|Add0~25\,
	combout => \deb1|Add0~26_combout\,
	cout => \deb1|Add0~27\);

-- Location: LCCOMB_X99_Y32_N4
\deb1|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~12_combout\ = (\deb1|Add0~26_combout\ & \deb1|s_debounceCnt[2]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|Add0~26_combout\,
	datad => \deb1|s_debounceCnt[2]~5_combout\,
	combout => \deb1|s_debounceCnt~12_combout\);

-- Location: FF_X100_Y32_N29
\deb1|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \deb1|s_debounceCnt~12_combout\,
	sload => VCC,
	ena => \deb1|s_debounceCnt[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(13));

-- Location: LCCOMB_X100_Y32_N6
\deb1|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~28_combout\ = (\deb1|s_debounceCnt\(14) & ((GND) # (!\deb1|Add0~27\))) # (!\deb1|s_debounceCnt\(14) & (\deb1|Add0~27\ $ (GND)))
-- \deb1|Add0~29\ = CARRY((\deb1|s_debounceCnt\(14)) # (!\deb1|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(14),
	datad => VCC,
	cin => \deb1|Add0~27\,
	combout => \deb1|Add0~28_combout\,
	cout => \deb1|Add0~29\);

-- Location: LCCOMB_X101_Y32_N6
\deb1|s_debounceCnt~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~18_combout\ = (\deb1|s_debounceCnt[2]~2_combout\ & ((\deb1|Add0~28_combout\) # (!\deb1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_previousIn~q\,
	datac => \deb1|Add0~28_combout\,
	datad => \deb1|s_debounceCnt[2]~2_combout\,
	combout => \deb1|s_debounceCnt~18_combout\);

-- Location: FF_X101_Y32_N7
\deb1|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt~18_combout\,
	ena => \deb1|s_debounceCnt[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(14));

-- Location: LCCOMB_X100_Y32_N8
\deb1|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~30_combout\ = (\deb1|s_debounceCnt\(15) & (\deb1|Add0~29\ & VCC)) # (!\deb1|s_debounceCnt\(15) & (!\deb1|Add0~29\))
-- \deb1|Add0~31\ = CARRY((!\deb1|s_debounceCnt\(15) & !\deb1|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_debounceCnt\(15),
	datad => VCC,
	cin => \deb1|Add0~29\,
	combout => \deb1|Add0~30_combout\,
	cout => \deb1|Add0~31\);

-- Location: LCCOMB_X99_Y32_N0
\deb1|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~6_combout\ = (\deb1|Add0~30_combout\ & \deb1|s_debounceCnt[2]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb1|Add0~30_combout\,
	datad => \deb1|s_debounceCnt[2]~5_combout\,
	combout => \deb1|s_debounceCnt~6_combout\);

-- Location: FF_X100_Y32_N25
\deb1|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \deb1|s_debounceCnt~6_combout\,
	sload => VCC,
	ena => \deb1|s_debounceCnt[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(15));

-- Location: LCCOMB_X100_Y32_N10
\deb1|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~32_combout\ = (\deb1|s_debounceCnt\(16) & ((GND) # (!\deb1|Add0~31\))) # (!\deb1|s_debounceCnt\(16) & (\deb1|Add0~31\ $ (GND)))
-- \deb1|Add0~33\ = CARRY((\deb1|s_debounceCnt\(16)) # (!\deb1|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_debounceCnt\(16),
	datad => VCC,
	cin => \deb1|Add0~31\,
	combout => \deb1|Add0~32_combout\,
	cout => \deb1|Add0~33\);

-- Location: LCCOMB_X101_Y32_N28
\deb1|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~7_combout\ = (\deb1|Add0~32_combout\ & \deb1|s_debounceCnt[2]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|Add0~32_combout\,
	datac => \deb1|s_debounceCnt[2]~5_combout\,
	combout => \deb1|s_debounceCnt~7_combout\);

-- Location: FF_X101_Y32_N29
\deb1|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt~7_combout\,
	ena => \deb1|s_debounceCnt[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(16));

-- Location: LCCOMB_X100_Y32_N12
\deb1|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~34_combout\ = (\deb1|s_debounceCnt\(17) & (\deb1|Add0~33\ & VCC)) # (!\deb1|s_debounceCnt\(17) & (!\deb1|Add0~33\))
-- \deb1|Add0~35\ = CARRY((!\deb1|s_debounceCnt\(17) & !\deb1|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(17),
	datad => VCC,
	cin => \deb1|Add0~33\,
	combout => \deb1|Add0~34_combout\,
	cout => \deb1|Add0~35\);

-- Location: LCCOMB_X100_Y32_N26
\deb1|s_debounceCnt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~8_combout\ = (\deb1|Add0~34_combout\ & \deb1|s_debounceCnt[2]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|Add0~34_combout\,
	datad => \deb1|s_debounceCnt[2]~5_combout\,
	combout => \deb1|s_debounceCnt~8_combout\);

-- Location: FF_X100_Y32_N27
\deb1|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt~8_combout\,
	ena => \deb1|s_debounceCnt[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(17));

-- Location: LCCOMB_X100_Y32_N14
\deb1|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~36_combout\ = (\deb1|s_debounceCnt\(18) & ((GND) # (!\deb1|Add0~35\))) # (!\deb1|s_debounceCnt\(18) & (\deb1|Add0~35\ $ (GND)))
-- \deb1|Add0~37\ = CARRY((\deb1|s_debounceCnt\(18)) # (!\deb1|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(18),
	datad => VCC,
	cin => \deb1|Add0~35\,
	combout => \deb1|Add0~36_combout\,
	cout => \deb1|Add0~37\);

-- Location: LCCOMB_X101_Y32_N20
\deb1|s_debounceCnt[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt[18]~19_combout\ = (\deb1|s_debounceCnt[2]~4_combout\ & (\deb1|s_debounceCnt[2]~2_combout\ & ((\deb1|Add0~36_combout\) # (!\deb1|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|Add0~36_combout\,
	datab => \deb1|s_previousIn~q\,
	datac => \deb1|s_debounceCnt[2]~4_combout\,
	datad => \deb1|s_debounceCnt[2]~2_combout\,
	combout => \deb1|s_debounceCnt[18]~19_combout\);

-- Location: FF_X101_Y32_N21
\deb1|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(18));

-- Location: LCCOMB_X100_Y32_N16
\deb1|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~38_combout\ = (\deb1|s_debounceCnt\(19) & (\deb1|Add0~37\ & VCC)) # (!\deb1|s_debounceCnt\(19) & (!\deb1|Add0~37\))
-- \deb1|Add0~39\ = CARRY((!\deb1|s_debounceCnt\(19) & !\deb1|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(19),
	datad => VCC,
	cin => \deb1|Add0~37\,
	combout => \deb1|Add0~38_combout\,
	cout => \deb1|Add0~39\);

-- Location: LCCOMB_X101_Y32_N30
\deb1|s_debounceCnt[19]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt[19]~20_combout\ = (\deb1|s_debounceCnt[2]~4_combout\ & (\deb1|s_debounceCnt[2]~2_combout\ & ((\deb1|Add0~38_combout\) # (!\deb1|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|Add0~38_combout\,
	datab => \deb1|s_previousIn~q\,
	datac => \deb1|s_debounceCnt[2]~4_combout\,
	datad => \deb1|s_debounceCnt[2]~2_combout\,
	combout => \deb1|s_debounceCnt[19]~20_combout\);

-- Location: FF_X101_Y32_N31
\deb1|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(19));

-- Location: LCCOMB_X100_Y32_N18
\deb1|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~40_combout\ = (\deb1|s_debounceCnt\(20) & ((GND) # (!\deb1|Add0~39\))) # (!\deb1|s_debounceCnt\(20) & (\deb1|Add0~39\ $ (GND)))
-- \deb1|Add0~41\ = CARRY((\deb1|s_debounceCnt\(20)) # (!\deb1|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(20),
	datad => VCC,
	cin => \deb1|Add0~39\,
	combout => \deb1|Add0~40_combout\,
	cout => \deb1|Add0~41\);

-- Location: LCCOMB_X99_Y32_N16
\deb1|s_debounceCnt[20]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt[20]~9_combout\ = (\deb1|Add0~40_combout\ & (\deb1|s_debounceCnt[2]~4_combout\ & \deb1|s_debounceCnt[2]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb1|Add0~40_combout\,
	datac => \deb1|s_debounceCnt[2]~4_combout\,
	datad => \deb1|s_debounceCnt[2]~5_combout\,
	combout => \deb1|s_debounceCnt[20]~9_combout\);

-- Location: FF_X99_Y32_N17
\deb1|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt[20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(20));

-- Location: LCCOMB_X100_Y32_N20
\deb1|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~42_combout\ = (\deb1|s_debounceCnt\(21) & (\deb1|Add0~41\ & VCC)) # (!\deb1|s_debounceCnt\(21) & (!\deb1|Add0~41\))
-- \deb1|Add0~43\ = CARRY((!\deb1|s_debounceCnt\(21) & !\deb1|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(21),
	datad => VCC,
	cin => \deb1|Add0~41\,
	combout => \deb1|Add0~42_combout\,
	cout => \deb1|Add0~43\);

-- Location: LCCOMB_X99_Y32_N14
\deb1|s_debounceCnt[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt[21]~10_combout\ = (\deb1|Add0~42_combout\ & (\deb1|s_debounceCnt[2]~4_combout\ & \deb1|s_debounceCnt[2]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|Add0~42_combout\,
	datac => \deb1|s_debounceCnt[2]~4_combout\,
	datad => \deb1|s_debounceCnt[2]~5_combout\,
	combout => \deb1|s_debounceCnt[21]~10_combout\);

-- Location: FF_X99_Y32_N15
\deb1|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt[21]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(21));

-- Location: LCCOMB_X100_Y32_N22
\deb1|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|Add0~44_combout\ = \deb1|Add0~43\ $ (\deb1|s_debounceCnt\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \deb1|s_debounceCnt\(22),
	cin => \deb1|Add0~43\,
	combout => \deb1|Add0~44_combout\);

-- Location: LCCOMB_X101_Y32_N10
\deb1|s_debounceCnt[22]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt[22]~27_combout\ = (\deb1|s_previousIn~q\ & (((!\deb1|s_debounceCnt\(22) & !\deb1|s_debounceCnt[2]~29_combout\)) # (!\deb1|Add0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(22),
	datab => \deb1|Add0~44_combout\,
	datac => \deb1|s_debounceCnt[2]~29_combout\,
	datad => \deb1|s_previousIn~q\,
	combout => \deb1|s_debounceCnt[22]~27_combout\);

-- Location: LCCOMB_X101_Y32_N22
\deb1|s_debounceCnt[22]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt[22]~28_combout\ = (!\deb1|s_debounceCnt[22]~27_combout\ & (\deb1|s_dirtyIn~q\ & ((!\deb1|LessThan0~6_combout\) # (!\deb1|s_debounceCnt\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt[22]~27_combout\,
	datab => \deb1|s_dirtyIn~q\,
	datac => \deb1|s_debounceCnt\(22),
	datad => \deb1|LessThan0~6_combout\,
	combout => \deb1|s_debounceCnt[22]~28_combout\);

-- Location: FF_X101_Y32_N23
\deb1|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt[22]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(22));

-- Location: LCCOMB_X101_Y32_N24
\deb1|s_debounceCnt[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt[2]~5_combout\ = (\deb1|s_dirtyIn~q\ & (\deb1|s_previousIn~q\ & ((!\deb1|LessThan0~6_combout\) # (!\deb1|s_debounceCnt\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(22),
	datab => \deb1|s_dirtyIn~q\,
	datac => \deb1|s_previousIn~q\,
	datad => \deb1|LessThan0~6_combout\,
	combout => \deb1|s_debounceCnt[2]~5_combout\);

-- Location: LCCOMB_X100_Y33_N6
\deb1|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_debounceCnt~22_combout\ = (\deb1|s_debounceCnt[2]~5_combout\ & \deb1|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb1|s_debounceCnt[2]~5_combout\,
	datac => \deb1|Add0~4_combout\,
	combout => \deb1|s_debounceCnt~22_combout\);

-- Location: FF_X100_Y33_N7
\deb1|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_debounceCnt~22_combout\,
	ena => \deb1|s_debounceCnt[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_debounceCnt\(2));

-- Location: LCCOMB_X100_Y33_N8
\deb1|s_cleanOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_cleanOut~7_combout\ = (!\deb1|s_debounceCnt\(2) & (!\deb1|s_debounceCnt\(4) & (!\deb1|s_debounceCnt\(3) & !\deb1|s_debounceCnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(2),
	datab => \deb1|s_debounceCnt\(4),
	datac => \deb1|s_debounceCnt\(3),
	datad => \deb1|s_debounceCnt\(1),
	combout => \deb1|s_cleanOut~7_combout\);

-- Location: LCCOMB_X101_Y33_N28
\deb1|s_cleanOut~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_cleanOut~9_combout\ = (!\deb1|s_debounceCnt\(22) & (\deb1|s_previousIn~q\ & (\deb1|s_dirtyIn~q\ & \deb1|s_debounceCnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_debounceCnt\(22),
	datab => \deb1|s_previousIn~q\,
	datac => \deb1|s_dirtyIn~q\,
	datad => \deb1|s_debounceCnt\(0),
	combout => \deb1|s_cleanOut~9_combout\);

-- Location: LCCOMB_X101_Y33_N12
\deb1|s_cleanOut~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \deb1|s_cleanOut~10_combout\ = (\deb1|s_cleanOut~7_combout\ & (\deb1|s_cleanOut~6_combout\ & (!\deb1|s_debounceCnt\(5) & \deb1|s_cleanOut~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_cleanOut~7_combout\,
	datab => \deb1|s_cleanOut~6_combout\,
	datac => \deb1|s_debounceCnt\(5),
	datad => \deb1|s_cleanOut~9_combout\,
	combout => \deb1|s_cleanOut~10_combout\);

-- Location: FF_X101_Y33_N13
\deb1|s_cleanOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \deb1|s_cleanOut~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \deb1|s_cleanOut~q\);

-- Location: LCCOMB_X80_Y28_N8
\s_nextState~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_nextState~0_combout\ = (\s_currentState.clearStop~q\) # (!\s_currentState.stop~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \s_currentState.clearStop~q\,
	datac => \s_currentState.stop~q\,
	combout => \s_nextState~0_combout\);

-- Location: LCCOMB_X80_Y28_N26
\Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector1~0_combout\ = (\deb1|s_cleanOut~q\ & (((\s_nextState~0_combout\)))) # (!\deb1|s_cleanOut~q\ & (!\s_max_value~12_combout\ & ((\s_currentState.start~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_max_value~12_combout\,
	datab => \s_nextState~0_combout\,
	datac => \s_currentState.start~q\,
	datad => \deb1|s_cleanOut~q\,
	combout => \Selector1~0_combout\);

-- Location: FF_X80_Y28_N27
\s_currentState.start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Selector1~0_combout\,
	sclr => \deb2|s_cleanOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_currentState.start~q\);

-- Location: LCCOMB_X80_Y28_N12
\s_currentState~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_currentState~10_combout\ = (\deb2|s_cleanOut~q\ & (((\s_currentState_m~q\)))) # (!\deb2|s_cleanOut~q\ & (((\deb1|s_cleanOut~q\)) # (!\s_currentState.clearStart~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_currentState.clearStart~q\,
	datab => \s_currentState_m~q\,
	datac => \deb2|s_cleanOut~q\,
	datad => \deb1|s_cleanOut~q\,
	combout => \s_currentState~10_combout\);

-- Location: LCCOMB_X80_Y28_N22
\s_currentState~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_currentState~11_combout\ = (!\s_currentState~10_combout\ & ((\s_currentState.start~q\) # (\s_currentState.clearStart~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_currentState.start~q\,
	datac => \s_currentState.clearStart~q\,
	datad => \s_currentState~10_combout\,
	combout => \s_currentState~11_combout\);

-- Location: FF_X80_Y28_N23
\s_currentState.clearStart\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_currentState~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_currentState.clearStart~q\);

-- Location: LCCOMB_X80_Y28_N20
\s_currentState~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_currentState~6_combout\ = (\deb2|s_cleanOut~q\ & ((\s_currentState_m~q\) # ((!\s_currentState.clearStart~q\ & !\s_currentState.start~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_currentState.clearStart~q\,
	datab => \s_currentState_m~q\,
	datac => \s_currentState.start~q\,
	datad => \deb2|s_cleanOut~q\,
	combout => \s_currentState~6_combout\);

-- Location: LCCOMB_X80_Y28_N14
\s_currentState~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_currentState~7_combout\ = (\s_currentState~6_combout\) # ((!\deb1|s_cleanOut~q\ & (!\deb2|s_cleanOut~q\ & \s_currentState.clearStop~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb1|s_cleanOut~q\,
	datab => \deb2|s_cleanOut~q\,
	datac => \s_currentState.clearStop~q\,
	datad => \s_currentState~6_combout\,
	combout => \s_currentState~7_combout\);

-- Location: FF_X80_Y28_N15
\s_currentState.clearStop\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_currentState~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_currentState.clearStop~q\);

-- Location: LCCOMB_X77_Y32_N14
\counter0|s_count[0]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|s_count[0]~_wirecell_combout\ = !\counter0|s_count\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counter0|s_count\(0),
	combout => \counter0|s_count[0]~_wirecell_combout\);

-- Location: LCCOMB_X66_Y34_N2
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~0_combout\ = \clkDiv|s_divCounter\(12) $ (VCC)
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~1\ = CARRY(\clkDiv|s_divCounter\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(12),
	datad => VCC,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~0_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~1\);

-- Location: LCCOMB_X66_Y34_N4
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~2_combout\ = (\clkDiv|s_divCounter\(13) & (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~1\ & VCC)) # (!\clkDiv|s_divCounter\(13) & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~1\))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~3\ = CARRY((!\clkDiv|s_divCounter\(13) & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(13),
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~1\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~2_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~3\);

-- Location: LCCOMB_X66_Y34_N6
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~4_combout\ = (\clkDiv|s_divCounter\(14) & ((GND) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~3\))) # (!\clkDiv|s_divCounter\(14) & 
-- (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~3\ $ (GND)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~5\ = CARRY((\clkDiv|s_divCounter\(14)) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(14),
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~3\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~4_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~5\);

-- Location: LCCOMB_X66_Y34_N8
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~6_combout\ = (\clkDiv|s_divCounter\(15) & (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~5\)) # (!\clkDiv|s_divCounter\(15) & 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~5\) # (GND)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~7\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~5\) # (!\clkDiv|s_divCounter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(15),
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~5\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~6_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~7\);

-- Location: LCCOMB_X66_Y34_N10
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~8_combout\ = (\clkDiv|s_divCounter\(16) & ((GND) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~7\))) # (!\clkDiv|s_divCounter\(16) & 
-- (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~7\ $ (GND)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~9\ = CARRY((\clkDiv|s_divCounter\(16)) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(16),
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~7\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~8_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~9\);

-- Location: LCCOMB_X66_Y34_N12
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~10_combout\ = (\clkDiv|s_divCounter\(17) & (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~9\ & VCC)) # (!\clkDiv|s_divCounter\(17) & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~9\))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~11\ = CARRY((!\clkDiv|s_divCounter\(17) & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(17),
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~9\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~10_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~11\);

-- Location: LCCOMB_X66_Y34_N14
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~12_combout\ = (\clkDiv|s_divCounter\(18) & ((GND) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~11\))) # (!\clkDiv|s_divCounter\(18) & 
-- (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~11\ $ (GND)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~13\ = CARRY((\clkDiv|s_divCounter\(18)) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(18),
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~11\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~12_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~13\);

-- Location: LCCOMB_X66_Y34_N16
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~14_combout\ = (\clkDiv|s_divCounter\(19) & (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~13\ & VCC)) # (!\clkDiv|s_divCounter\(19) & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~13\))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~15\ = CARRY((!\clkDiv|s_divCounter\(19) & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(19),
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~13\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~14_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~15\);

-- Location: LCCOMB_X66_Y34_N18
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~16_combout\ = (\clkDiv|s_divCounter\(20) & (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~15\ $ (GND))) # (!\clkDiv|s_divCounter\(20) & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~15\ & VCC))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~17\ = CARRY((\clkDiv|s_divCounter\(20) & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(20),
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~15\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~16_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~17\);

-- Location: LCCOMB_X66_Y34_N20
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~18_combout\ = (\clkDiv|s_divCounter\(21) & (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~17\ & VCC)) # (!\clkDiv|s_divCounter\(21) & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~17\))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~19\ = CARRY((!\clkDiv|s_divCounter\(21) & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(21),
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~17\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~18_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~19\);

-- Location: LCCOMB_X66_Y34_N22
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~20_combout\ = (\clkDiv|s_divCounter\(22) & (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~19\ $ (GND))) # (!\clkDiv|s_divCounter\(22) & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~19\ & VCC))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~21\ = CARRY((\clkDiv|s_divCounter\(22) & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(22),
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~19\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~20_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~21\);

-- Location: LCCOMB_X66_Y34_N24
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~22_combout\ = (\clkDiv|s_divCounter\(23) & (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~21\)) # (!\clkDiv|s_divCounter\(23) & 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~21\) # (GND)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~23\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~21\) # (!\clkDiv|s_divCounter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(23),
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~21\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~22_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~23\);

-- Location: LCCOMB_X66_Y34_N26
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~24_combout\ = (\clkDiv|s_divCounter\(24) & (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~23\ $ (GND))) # (!\clkDiv|s_divCounter\(24) & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~23\ & VCC))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~25\ = CARRY((\clkDiv|s_divCounter\(24) & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(24),
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~23\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~24_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~25\);

-- Location: LCCOMB_X66_Y34_N28
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[18]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[18]~26_combout\ = (\clkDiv|s_divCounter\(25) & (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~25\)) # (!\clkDiv|s_divCounter\(25) & 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~25\) # (GND)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[18]~27\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~25\) # (!\clkDiv|s_divCounter\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(25),
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~25\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[18]~26_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[18]~27\);

-- Location: LCCOMB_X66_Y34_N30
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ = \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[18]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[18]~27\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\);

-- Location: LCCOMB_X65_Y31_N14
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[486]~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[486]~376_combout\ = (\clkDiv|s_divCounter\(25) & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(25),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[486]~376_combout\);

-- Location: LCCOMB_X66_Y34_N0
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[486]~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[486]~377_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[18]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[18]~26_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[486]~377_combout\);

-- Location: LCCOMB_X65_Y31_N16
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[485]~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[485]~378_combout\ = (\clkDiv|s_divCounter\(24) & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(24),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[485]~378_combout\);

-- Location: LCCOMB_X67_Y31_N28
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[485]~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[485]~379_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~24_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~24_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[485]~379_combout\);

-- Location: LCCOMB_X67_Y31_N30
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[484]~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[484]~380_combout\ = (\clkDiv|s_divCounter\(23) & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(23),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[484]~380_combout\);

-- Location: LCCOMB_X67_Y31_N16
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[484]~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[484]~381_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~22_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~22_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[484]~381_combout\);

-- Location: LCCOMB_X67_Y34_N6
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[483]~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[483]~383_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~20_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~20_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[483]~383_combout\);

-- Location: LCCOMB_X67_Y34_N8
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[483]~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[483]~382_combout\ = (\clkDiv|s_divCounter\(22) & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(22),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[483]~382_combout\);

-- Location: LCCOMB_X67_Y34_N26
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[482]~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[482]~385_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~18_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~18_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[482]~385_combout\);

-- Location: LCCOMB_X67_Y34_N0
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[482]~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[482]~384_combout\ = (\clkDiv|s_divCounter\(21) & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(21),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[482]~384_combout\);

-- Location: LCCOMB_X67_Y31_N2
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[481]~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[481]~386_combout\ = (\clkDiv|s_divCounter\(20) & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(20),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[481]~386_combout\);

-- Location: LCCOMB_X67_Y31_N24
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[481]~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[481]~387_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~16_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~16_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[481]~387_combout\);

-- Location: LCCOMB_X65_Y32_N8
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[480]~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[480]~388_combout\ = (\clkDiv|s_divCounter\(19) & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(19),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[480]~388_combout\);

-- Location: LCCOMB_X65_Y31_N30
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[480]~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[480]~389_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~14_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~14_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[480]~389_combout\);

-- Location: LCCOMB_X65_Y31_N26
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[479]~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[479]~391_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~12_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~12_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[479]~391_combout\);

-- Location: LCCOMB_X65_Y31_N4
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[479]~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[479]~390_combout\ = (\clkDiv|s_divCounter\(18) & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(18),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[479]~390_combout\);

-- Location: LCCOMB_X65_Y34_N0
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[478]~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[478]~392_combout\ = (\clkDiv|s_divCounter\(17) & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(17),
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[478]~392_combout\);

-- Location: LCCOMB_X67_Y31_N10
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[478]~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[478]~393_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~10_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~10_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[478]~393_combout\);

-- Location: LCCOMB_X67_Y31_N4
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[477]~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[477]~394_combout\ = (\clkDiv|s_divCounter\(16) & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(16),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[477]~394_combout\);

-- Location: LCCOMB_X67_Y31_N14
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[477]~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[477]~395_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~8_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~8_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[477]~395_combout\);

-- Location: LCCOMB_X65_Y31_N0
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[476]~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[476]~397_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~6_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~6_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[476]~397_combout\);

-- Location: LCCOMB_X65_Y34_N22
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[476]~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[476]~396_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & \clkDiv|s_divCounter\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	datad => \clkDiv|s_divCounter\(15),
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[476]~396_combout\);

-- Location: LCCOMB_X65_Y34_N8
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[475]~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[475]~398_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & \clkDiv|s_divCounter\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	datad => \clkDiv|s_divCounter\(14),
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[475]~398_combout\);

-- Location: LCCOMB_X67_Y31_N12
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[475]~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[475]~399_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~4_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~4_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[475]~399_combout\);

-- Location: LCCOMB_X65_Y31_N10
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[474]~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[474]~400_combout\ = (\clkDiv|s_divCounter\(13) & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(13),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[474]~400_combout\);

-- Location: LCCOMB_X65_Y31_N28
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[474]~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[474]~401_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~2_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~2_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[474]~401_combout\);

-- Location: LCCOMB_X65_Y31_N12
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[473]~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[473]~403_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~0_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~0_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[473]~403_combout\);

-- Location: LCCOMB_X65_Y31_N6
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[473]~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[473]~402_combout\ = (\clkDiv|s_divCounter\(12) & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(12),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[473]~402_combout\);

-- Location: LCCOMB_X67_Y34_N18
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[472]~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[472]~405_combout\ = (\clkDiv|s_divCounter\(11) & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(11),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[472]~405_combout\);

-- Location: LCCOMB_X67_Y34_N24
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[472]~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[472]~404_combout\ = (\clkDiv|s_divCounter\(11) & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(11),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[472]~404_combout\);

-- Location: LCCOMB_X66_Y31_N0
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~0_combout\ = (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[472]~405_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[472]~404_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~1\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[472]~405_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[472]~404_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[472]~405_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[472]~404_combout\,
	datad => VCC,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~0_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~1\);

-- Location: LCCOMB_X66_Y31_N2
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~2_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~1\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[473]~403_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[473]~402_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~1\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[473]~403_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[473]~402_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~3\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[473]~403_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[473]~402_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[473]~403_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[473]~402_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~1\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~2_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~3\);

-- Location: LCCOMB_X66_Y31_N4
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~4_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~3\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[474]~400_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[474]~401_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~3\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[474]~400_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[474]~401_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~5\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[474]~400_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[474]~401_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[474]~400_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[474]~401_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~3\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~4_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~5\);

-- Location: LCCOMB_X66_Y31_N6
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~6_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[475]~398_combout\ & (((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~5\)))) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[475]~398_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[475]~399_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~5\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[475]~399_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~5\) # (GND)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~7\ = CARRY(((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[475]~398_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|StageOut[475]~399_combout\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[475]~398_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[475]~399_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~5\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~6_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~7\);

-- Location: LCCOMB_X66_Y31_N8
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~8_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~7\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[476]~397_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[476]~396_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~7\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[476]~397_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[476]~396_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~9\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[476]~397_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[476]~396_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[476]~397_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[476]~396_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~7\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~8_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~9\);

-- Location: LCCOMB_X66_Y31_N10
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~10_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~9\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[477]~394_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[477]~395_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~9\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[477]~394_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[477]~395_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~11\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[477]~394_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[477]~395_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[477]~394_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[477]~395_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~9\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~10_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~11\);

-- Location: LCCOMB_X66_Y31_N12
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~12_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~11\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[478]~392_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[478]~393_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~11\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[478]~392_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[478]~393_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~13\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[478]~392_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[478]~393_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[478]~392_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[478]~393_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~11\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~12_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~13\);

-- Location: LCCOMB_X66_Y31_N14
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~14_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~13\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[479]~391_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[479]~390_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~13\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[479]~391_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[479]~390_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~15\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[479]~391_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[479]~390_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[479]~391_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[479]~390_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~13\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~14_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~15\);

-- Location: LCCOMB_X66_Y31_N16
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~16_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~15\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[480]~388_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[480]~389_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~15\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[480]~388_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[480]~389_combout\)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~17\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~15\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[480]~388_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[480]~389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[480]~388_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[480]~389_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~15\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~16_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~17\);

-- Location: LCCOMB_X66_Y31_N18
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~18_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~17\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[481]~386_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[481]~387_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~17\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[481]~386_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[481]~387_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~19\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[481]~386_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[481]~387_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[481]~386_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[481]~387_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~17\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~18_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~19\);

-- Location: LCCOMB_X66_Y31_N20
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~20_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~19\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[482]~385_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[482]~384_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~19\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[482]~385_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[482]~384_combout\)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~21\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~19\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[482]~385_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[482]~384_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[482]~385_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[482]~384_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~19\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~20_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~21\);

-- Location: LCCOMB_X66_Y31_N22
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~22_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[483]~383_combout\ & (((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~21\)))) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[483]~383_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[483]~382_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~21\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[483]~382_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~21\) # (GND)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~23\ = CARRY(((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[483]~383_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|StageOut[483]~382_combout\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[483]~383_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[483]~382_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~21\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~22_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~23\);

-- Location: LCCOMB_X66_Y31_N24
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~24_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~23\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[484]~380_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[484]~381_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~23\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[484]~380_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[484]~381_combout\)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~25\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~23\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[484]~380_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[484]~381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[484]~380_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[484]~381_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~23\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~24_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~25\);

-- Location: LCCOMB_X66_Y31_N26
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~26_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[485]~378_combout\ & (((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~25\)))) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[485]~378_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[485]~379_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~25\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[485]~379_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~25\) # (GND)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~27\ = CARRY(((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[485]~378_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|StageOut[485]~379_combout\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[485]~378_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[485]~379_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~25\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~26_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~27\);

-- Location: LCCOMB_X66_Y31_N28
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~28_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~27\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[486]~376_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[486]~377_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~27\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[486]~376_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[486]~377_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~29\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[486]~376_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[486]~377_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[486]~376_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[486]~377_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~27\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~28_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~29\);

-- Location: LCCOMB_X66_Y31_N30
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ = !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~29\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~29\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\);

-- Location: LCCOMB_X66_Y32_N26
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[513]~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[513]~406_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[513]~406_combout\);

-- Location: LCCOMB_X66_Y32_N18
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[513]~661\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[513]~661_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & 
-- ((\clkDiv|s_divCounter\(25)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[18]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[18]~26_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datad => \clkDiv|s_divCounter\(25),
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[513]~661_combout\);

-- Location: LCCOMB_X66_Y32_N28
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[512]~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[512]~407_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~26_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~26_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[512]~407_combout\);

-- Location: LCCOMB_X66_Y32_N24
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[512]~662\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[512]~662_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & 
-- (\clkDiv|s_divCounter\(24))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	datab => \clkDiv|s_divCounter\(24),
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~24_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[512]~662_combout\);

-- Location: LCCOMB_X66_Y32_N30
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[511]~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[511]~408_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~24_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[511]~408_combout\);

-- Location: LCCOMB_X67_Y31_N22
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[511]~663\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[511]~663_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & 
-- ((\clkDiv|s_divCounter\(23)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~22_combout\,
	datac => \clkDiv|s_divCounter\(23),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[511]~663_combout\);

-- Location: LCCOMB_X67_Y34_N22
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[510]~664\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[510]~664_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & 
-- (\clkDiv|s_divCounter\(22))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(22),
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~20_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[510]~664_combout\);

-- Location: LCCOMB_X65_Y32_N18
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[510]~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[510]~409_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~22_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[510]~409_combout\);

-- Location: LCCOMB_X67_Y34_N20
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[509]~665\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[509]~665_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & 
-- (\clkDiv|s_divCounter\(21))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(21),
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~18_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[509]~665_combout\);

-- Location: LCCOMB_X65_Y32_N4
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[509]~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[509]~410_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~20_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[509]~410_combout\);

-- Location: LCCOMB_X67_Y31_N0
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[508]~666\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[508]~666_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & 
-- (\clkDiv|s_divCounter\(20))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(20),
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~16_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[508]~666_combout\);

-- Location: LCCOMB_X67_Y31_N6
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[508]~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[508]~411_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~18_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[508]~411_combout\);

-- Location: LCCOMB_X65_Y32_N16
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[507]~667\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[507]~667_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & 
-- ((\clkDiv|s_divCounter\(19)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~14_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datad => \clkDiv|s_divCounter\(19),
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[507]~667_combout\);

-- Location: LCCOMB_X65_Y32_N6
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[507]~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[507]~412_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~16_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~16_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[507]~412_combout\);

-- Location: LCCOMB_X66_Y32_N22
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[506]~668\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[506]~668_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & 
-- (\clkDiv|s_divCounter\(18))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datab => \clkDiv|s_divCounter\(18),
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~12_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[506]~668_combout\);

-- Location: LCCOMB_X65_Y32_N28
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[506]~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[506]~413_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~14_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~14_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[506]~413_combout\);

-- Location: LCCOMB_X66_Y33_N12
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[505]~669\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[505]~669_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & 
-- ((\clkDiv|s_divCounter\(17)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~10_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	datad => \clkDiv|s_divCounter\(17),
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[505]~669_combout\);

-- Location: LCCOMB_X66_Y33_N0
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[505]~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[505]~414_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~12_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~12_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[505]~414_combout\);

-- Location: LCCOMB_X67_Y31_N26
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[504]~670\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[504]~670_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & 
-- ((\clkDiv|s_divCounter\(16)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~8_combout\,
	datab => \clkDiv|s_divCounter\(16),
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[504]~670_combout\);

-- Location: LCCOMB_X67_Y31_N20
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[504]~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[504]~415_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~10_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[504]~415_combout\);

-- Location: LCCOMB_X65_Y33_N8
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[503]~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[503]~416_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~8_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~8_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[503]~416_combout\);

-- Location: LCCOMB_X65_Y33_N4
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[503]~671\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[503]~671_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & 
-- ((\clkDiv|s_divCounter\(15)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~6_combout\,
	datac => \clkDiv|s_divCounter\(15),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[503]~671_combout\);

-- Location: LCCOMB_X66_Y33_N6
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[502]~672\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[502]~672_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & 
-- ((\clkDiv|s_divCounter\(14)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~4_combout\,
	datad => \clkDiv|s_divCounter\(14),
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[502]~672_combout\);

-- Location: LCCOMB_X66_Y33_N2
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[502]~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[502]~417_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~6_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~6_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[502]~417_combout\);

-- Location: LCCOMB_X65_Y33_N10
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[501]~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[501]~418_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~4_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~4_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[501]~418_combout\);

-- Location: LCCOMB_X65_Y33_N30
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[501]~673\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[501]~673_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & 
-- ((\clkDiv|s_divCounter\(13)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~2_combout\,
	datac => \clkDiv|s_divCounter\(13),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[501]~673_combout\);

-- Location: LCCOMB_X65_Y31_N2
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[500]~674\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[500]~674_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & 
-- (\clkDiv|s_divCounter\(12))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(12),
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~0_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[500]~674_combout\);

-- Location: LCCOMB_X65_Y31_N22
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[500]~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[500]~419_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~2_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[500]~419_combout\);

-- Location: LCCOMB_X65_Y33_N26
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[499]~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[499]~421_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~0_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~0_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[499]~421_combout\);

-- Location: LCCOMB_X65_Y33_N28
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[499]~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[499]~420_combout\ = (\clkDiv|s_divCounter\(11) & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(11),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[499]~420_combout\);

-- Location: LCCOMB_X67_Y33_N30
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[471]~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[471]~423_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & \clkDiv|s_divCounter\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	datad => \clkDiv|s_divCounter\(10),
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[471]~423_combout\);

-- Location: LCCOMB_X67_Y33_N12
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[471]~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[471]~424_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & \clkDiv|s_divCounter\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	datad => \clkDiv|s_divCounter\(10),
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[471]~424_combout\);

-- Location: LCCOMB_X67_Y33_N24
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~32_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[471]~423_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[471]~424_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[471]~423_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[471]~424_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~32_combout\);

-- Location: LCCOMB_X66_Y33_N10
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[498]~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[498]~425_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~32_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[498]~425_combout\);

-- Location: LCCOMB_X66_Y33_N4
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[498]~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[498]~422_combout\ = (\clkDiv|s_divCounter\(10) & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(10),
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[498]~422_combout\);

-- Location: LCCOMB_X66_Y33_N16
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~0_combout\ = (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[498]~425_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[498]~422_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~1\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[498]~425_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[498]~422_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[498]~425_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[498]~422_combout\,
	datad => VCC,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~0_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~1\);

-- Location: LCCOMB_X66_Y33_N18
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~2_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~1\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[499]~421_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[499]~420_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~1\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[499]~421_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[499]~420_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~3\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[499]~421_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[499]~420_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[499]~421_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[499]~420_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~1\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~2_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~3\);

-- Location: LCCOMB_X66_Y33_N20
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~4_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~3\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[500]~674_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[500]~419_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~3\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[500]~674_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[500]~419_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~5\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[500]~674_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[500]~419_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[500]~674_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[500]~419_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~3\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~4_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~5\);

-- Location: LCCOMB_X66_Y33_N22
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~6_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[501]~418_combout\ & (((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~5\)))) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[501]~418_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[501]~673_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~5\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[501]~673_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~5\) # (GND)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~7\ = CARRY(((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[501]~418_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|StageOut[501]~673_combout\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[501]~418_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[501]~673_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~5\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~6_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~7\);

-- Location: LCCOMB_X66_Y33_N24
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~8_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~7\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[502]~672_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[502]~417_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~7\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[502]~672_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[502]~417_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~9\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[502]~672_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[502]~417_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[502]~672_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[502]~417_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~7\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~8_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~9\);

-- Location: LCCOMB_X66_Y33_N26
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~10_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~9\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[503]~416_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[503]~671_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~9\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[503]~416_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[503]~671_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~11\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[503]~416_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[503]~671_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[503]~416_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[503]~671_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~9\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~10_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~11\);

-- Location: LCCOMB_X66_Y33_N28
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~12_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~11\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[504]~670_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[504]~415_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~11\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[504]~670_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[504]~415_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~13\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[504]~670_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[504]~415_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[504]~670_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[504]~415_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~11\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~12_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~13\);

-- Location: LCCOMB_X66_Y33_N30
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~14_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~13\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[505]~669_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[505]~414_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~13\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[505]~669_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[505]~414_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~15\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[505]~669_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[505]~414_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[505]~669_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[505]~414_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~13\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~14_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~15\);

-- Location: LCCOMB_X66_Y32_N0
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~16_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~15\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[506]~668_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[506]~413_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~15\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[506]~668_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[506]~413_combout\)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~17\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~15\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[506]~668_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[506]~413_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[506]~668_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[506]~413_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~15\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~16_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~17\);

-- Location: LCCOMB_X66_Y32_N2
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~18_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~17\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[507]~667_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[507]~412_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~17\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[507]~667_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[507]~412_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~19\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[507]~667_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[507]~412_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[507]~667_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[507]~412_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~17\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~18_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~19\);

-- Location: LCCOMB_X66_Y32_N4
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~20_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~19\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[508]~666_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[508]~411_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~19\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[508]~666_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[508]~411_combout\)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~21\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~19\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[508]~666_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[508]~411_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[508]~666_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[508]~411_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~19\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~20_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~21\);

-- Location: LCCOMB_X66_Y32_N6
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~22_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[509]~665_combout\ & (((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~21\)))) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[509]~665_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[509]~410_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~21\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[509]~410_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~21\) # (GND)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~23\ = CARRY(((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[509]~665_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|StageOut[509]~410_combout\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[509]~665_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[509]~410_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~21\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~22_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~23\);

-- Location: LCCOMB_X66_Y32_N8
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~24_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~23\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[510]~664_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[510]~409_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~23\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[510]~664_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[510]~409_combout\)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~25\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~23\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[510]~664_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[510]~409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[510]~664_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[510]~409_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~23\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~24_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~25\);

-- Location: LCCOMB_X66_Y32_N10
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~26_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[511]~408_combout\ & (((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~25\)))) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[511]~408_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[511]~663_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~25\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[511]~663_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~25\) # (GND)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~27\ = CARRY(((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[511]~408_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|StageOut[511]~663_combout\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[511]~408_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[511]~663_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~25\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~26_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~27\);

-- Location: LCCOMB_X66_Y32_N12
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~28_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~27\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[512]~407_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[512]~662_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~27\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[512]~407_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[512]~662_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~29\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[512]~407_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[512]~662_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[512]~407_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[512]~662_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~27\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~28_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~29\);

-- Location: LCCOMB_X66_Y32_N14
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[20]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[20]~30_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~29\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[513]~406_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[513]~661_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~29\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[513]~406_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[513]~661_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[20]~31\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[513]~406_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[513]~661_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[513]~406_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[513]~661_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~29\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[20]~30_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[20]~31\);

-- Location: LCCOMB_X66_Y32_N16
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ = \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[20]~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[20]~31\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\);

-- Location: LCCOMB_X66_Y32_N20
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[540]~565\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[540]~565_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[513]~661_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~28_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~28_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[513]~661_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[540]~565_combout\);

-- Location: LCCOMB_X67_Y32_N28
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[540]~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[540]~426_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[20]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[20]~30_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[540]~426_combout\);

-- Location: LCCOMB_X67_Y32_N10
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[539]~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[539]~427_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[539]~427_combout\);

-- Location: LCCOMB_X67_Y32_N30
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[539]~566\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[539]~566_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[512]~662_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~26_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~26_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[512]~662_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[539]~566_combout\);

-- Location: LCCOMB_X67_Y32_N16
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[538]~567\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[538]~567_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[511]~663_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~24_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~24_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[511]~663_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[538]~567_combout\);

-- Location: LCCOMB_X67_Y32_N24
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[538]~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[538]~428_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~26_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[538]~428_combout\);

-- Location: LCCOMB_X65_Y32_N14
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[537]~568\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[537]~568_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[510]~664_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~22_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~22_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[510]~664_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[537]~568_combout\);

-- Location: LCCOMB_X67_Y32_N22
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[537]~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[537]~429_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~24_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[537]~429_combout\);

-- Location: LCCOMB_X67_Y34_N12
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[536]~569\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[536]~569_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[509]~665_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[509]~665_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~20_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[536]~569_combout\);

-- Location: LCCOMB_X65_Y32_N10
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[536]~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[536]~430_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~22_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[536]~430_combout\);

-- Location: LCCOMB_X67_Y32_N8
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[535]~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[535]~431_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~20_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~20_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[535]~431_combout\);

-- Location: LCCOMB_X67_Y31_N18
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[535]~570\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[535]~570_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[508]~666_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[508]~666_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~18_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[535]~570_combout\);

-- Location: LCCOMB_X65_Y32_N20
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[534]~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[534]~432_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~18_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[534]~432_combout\);

-- Location: LCCOMB_X65_Y32_N12
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[534]~571\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[534]~571_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[507]~667_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~16_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~16_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[507]~667_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[534]~571_combout\);

-- Location: LCCOMB_X67_Y32_N26
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[533]~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[533]~433_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~16_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~16_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[533]~433_combout\);

-- Location: LCCOMB_X67_Y32_N6
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[533]~572\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[533]~572_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[506]~668_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~14_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[506]~668_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[533]~572_combout\);

-- Location: LCCOMB_X66_Y33_N8
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[532]~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[532]~434_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~14_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~14_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[532]~434_combout\);

-- Location: LCCOMB_X65_Y32_N2
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[532]~573\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[532]~573_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[505]~669_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~12_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~12_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[505]~669_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[532]~573_combout\);

-- Location: LCCOMB_X67_Y33_N2
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[531]~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[531]~435_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~12_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[531]~435_combout\);

-- Location: LCCOMB_X67_Y31_N8
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[531]~574\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[531]~574_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[504]~670_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[504]~670_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~10_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[531]~574_combout\);

-- Location: LCCOMB_X65_Y33_N20
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[530]~575\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[530]~575_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[503]~671_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~8_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[503]~671_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~8_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[530]~575_combout\);

-- Location: LCCOMB_X67_Y33_N20
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[530]~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[530]~436_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~10_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~10_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[530]~436_combout\);

-- Location: LCCOMB_X66_Y33_N14
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[529]~576\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[529]~576_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[502]~672_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[502]~672_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~6_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[529]~576_combout\);

-- Location: LCCOMB_X67_Y33_N6
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[529]~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[529]~437_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~8_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[529]~437_combout\);

-- Location: LCCOMB_X67_Y33_N16
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[528]~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[528]~438_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~6_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[528]~438_combout\);

-- Location: LCCOMB_X65_Y33_N2
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[528]~577\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[528]~577_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[501]~673_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~4_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[501]~673_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~4_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[528]~577_combout\);

-- Location: LCCOMB_X65_Y31_N8
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[527]~578\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[527]~578_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[500]~674_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~2_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~2_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[500]~674_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[527]~578_combout\);

-- Location: LCCOMB_X67_Y33_N18
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[527]~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[527]~439_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~4_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[527]~439_combout\);

-- Location: LCCOMB_X67_Y33_N8
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[526]~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[526]~440_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~2_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[526]~440_combout\);

-- Location: LCCOMB_X65_Y33_N12
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[526]~675\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[526]~675_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & 
-- (\clkDiv|s_divCounter\(11))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datab => \clkDiv|s_divCounter\(11),
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~0_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[526]~675_combout\);

-- Location: LCCOMB_X67_Y33_N26
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[525]~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[525]~441_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~0_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~0_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[525]~441_combout\);

-- Location: LCCOMB_X67_Y33_N22
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[525]~676\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[525]~676_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & 
-- ((\clkDiv|s_divCounter\(10)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~32_combout\,
	datab => \clkDiv|s_divCounter\(10),
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[525]~676_combout\);

-- Location: LCCOMB_X68_Y31_N30
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[497]~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[497]~442_combout\ = (\clkDiv|s_divCounter\(9) & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(9),
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[497]~442_combout\);

-- Location: LCCOMB_X68_Y31_N14
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[470]~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[470]~444_combout\ = (\clkDiv|s_divCounter\(9) & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(9),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[470]~444_combout\);

-- Location: LCCOMB_X68_Y31_N28
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[470]~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[470]~443_combout\ = (\clkDiv|s_divCounter\(9) & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(9),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[470]~443_combout\);

-- Location: LCCOMB_X68_Y31_N20
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~34_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[470]~444_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[470]~443_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[470]~444_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[470]~443_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~34_combout\);

-- Location: LCCOMB_X68_Y31_N24
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[497]~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[497]~445_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~34_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[497]~445_combout\);

-- Location: LCCOMB_X68_Y31_N2
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~34_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[497]~442_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[497]~445_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[497]~442_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[497]~445_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~34_combout\);

-- Location: LCCOMB_X68_Y31_N26
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[524]~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[524]~446_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~34_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[524]~446_combout\);

-- Location: LCCOMB_X68_Y31_N22
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[524]~677\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[524]~677_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & 
-- (\clkDiv|s_divCounter\(9))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(9),
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~34_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[524]~677_combout\);

-- Location: LCCOMB_X68_Y33_N14
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~0_combout\ = (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[524]~446_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[524]~677_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~1\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[524]~446_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[524]~677_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[524]~446_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[524]~677_combout\,
	datad => VCC,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~0_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~1\);

-- Location: LCCOMB_X68_Y33_N16
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~2_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~1\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[525]~441_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[525]~676_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~1\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[525]~441_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[525]~676_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~3\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[525]~441_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[525]~676_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[525]~441_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[525]~676_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~1\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~2_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~3\);

-- Location: LCCOMB_X68_Y33_N18
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~4_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~3\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[526]~440_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[526]~675_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~3\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[526]~440_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[526]~675_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~5\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[526]~440_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[526]~675_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[526]~440_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[526]~675_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~3\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~4_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~5\);

-- Location: LCCOMB_X68_Y33_N20
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~6_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[527]~578_combout\ & (((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~5\)))) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[527]~578_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[527]~439_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~5\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[527]~439_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~5\) # (GND)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~7\ = CARRY(((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[527]~578_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|StageOut[527]~439_combout\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[527]~578_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[527]~439_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~5\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~6_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~7\);

-- Location: LCCOMB_X68_Y33_N22
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~8_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~7\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[528]~438_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[528]~577_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~7\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[528]~438_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[528]~577_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~9\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[528]~438_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[528]~577_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[528]~438_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[528]~577_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~7\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~8_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~9\);

-- Location: LCCOMB_X68_Y33_N24
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~10_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~9\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[529]~576_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[529]~437_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~9\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[529]~576_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[529]~437_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~11\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[529]~576_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[529]~437_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[529]~576_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[529]~437_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~9\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~10_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~11\);

-- Location: LCCOMB_X68_Y33_N26
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~12_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~11\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[530]~575_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[530]~436_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~11\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[530]~575_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[530]~436_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~13\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[530]~575_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[530]~436_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[530]~575_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[530]~436_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~11\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~12_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~13\);

-- Location: LCCOMB_X68_Y33_N28
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~14_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~13\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[531]~435_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[531]~574_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~13\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[531]~435_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[531]~574_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~15\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[531]~435_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[531]~574_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[531]~435_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[531]~574_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~13\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~14_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~15\);

-- Location: LCCOMB_X68_Y33_N30
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~16_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~15\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[532]~434_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[532]~573_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~15\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[532]~434_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[532]~573_combout\)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~17\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~15\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[532]~434_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[532]~573_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[532]~434_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[532]~573_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~15\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~16_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~17\);

-- Location: LCCOMB_X68_Y32_N0
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~18_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~17\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[533]~433_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[533]~572_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~17\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[533]~433_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[533]~572_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~19\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[533]~433_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[533]~572_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[533]~433_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[533]~572_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~17\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~18_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~19\);

-- Location: LCCOMB_X68_Y32_N2
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~20_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~19\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[534]~432_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[534]~571_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~19\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[534]~432_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[534]~571_combout\)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~21\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~19\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[534]~432_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[534]~571_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[534]~432_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[534]~571_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~19\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~20_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~21\);

-- Location: LCCOMB_X68_Y32_N4
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~22_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[535]~431_combout\ & (((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~21\)))) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[535]~431_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[535]~570_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~21\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[535]~570_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~21\) # (GND)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~23\ = CARRY(((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[535]~431_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|StageOut[535]~570_combout\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[535]~431_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[535]~570_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~21\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~22_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~23\);

-- Location: LCCOMB_X68_Y32_N6
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~24_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~23\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[536]~569_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[536]~430_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~23\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[536]~569_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[536]~430_combout\)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~25\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~23\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[536]~569_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[536]~430_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[536]~569_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[536]~430_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~23\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~24_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~25\);

-- Location: LCCOMB_X68_Y32_N8
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~26_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[537]~568_combout\ & (((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~25\)))) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[537]~568_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[537]~429_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~25\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[537]~429_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~25\) # (GND)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~27\ = CARRY(((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[537]~568_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|StageOut[537]~429_combout\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[537]~568_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[537]~429_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~25\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~26_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~27\);

-- Location: LCCOMB_X68_Y32_N10
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~28_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~27\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[538]~567_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[538]~428_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~27\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[538]~567_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[538]~428_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~29\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[538]~567_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[538]~428_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[538]~567_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[538]~428_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~27\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~28_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~29\);

-- Location: LCCOMB_X68_Y32_N12
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~30_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~29\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[539]~427_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[539]~566_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~29\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[539]~427_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[539]~566_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~31\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[539]~427_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[539]~566_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[539]~427_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[539]~566_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~29\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~30_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~31\);

-- Location: LCCOMB_X68_Y32_N14
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[21]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[21]~32_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~31\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[540]~565_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[540]~426_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~31\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[540]~565_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[540]~426_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[21]~33\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[540]~565_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[540]~426_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[540]~565_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[540]~426_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~31\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[21]~32_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[21]~33\);

-- Location: LCCOMB_X68_Y32_N16
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ = !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[21]~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[21]~33\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\);

-- Location: LCCOMB_X69_Y32_N22
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[567]~579\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[567]~579_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[540]~565_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[20]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[20]~30_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[540]~565_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[567]~579_combout\);

-- Location: LCCOMB_X69_Y32_N20
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[567]~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[567]~447_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[21]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[21]~32_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[567]~447_combout\);

-- Location: LCCOMB_X69_Y32_N30
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[566]~448\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[566]~448_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~30_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[566]~448_combout\);

-- Location: LCCOMB_X68_Y32_N20
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[566]~580\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[566]~580_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[539]~566_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~28_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~28_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[539]~566_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[566]~580_combout\);

-- Location: LCCOMB_X68_Y32_N26
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[565]~449\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[565]~449_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~28_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~28_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[565]~449_combout\);

-- Location: LCCOMB_X67_Y32_N4
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[565]~581\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[565]~581_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[538]~567_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~26_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~26_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[538]~567_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[565]~581_combout\);

-- Location: LCCOMB_X70_Y33_N28
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[564]~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[564]~450_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~26_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~26_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[564]~450_combout\);

-- Location: LCCOMB_X68_Y32_N18
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[564]~582\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[564]~582_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[537]~568_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~24_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[537]~568_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~24_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[564]~582_combout\);

-- Location: LCCOMB_X69_Y34_N6
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[563]~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[563]~451_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~24_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~24_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[563]~451_combout\);

-- Location: LCCOMB_X69_Y34_N26
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[563]~583\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[563]~583_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[536]~569_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~22_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~22_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[536]~569_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[563]~583_combout\);

-- Location: LCCOMB_X67_Y32_N2
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[562]~584\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[562]~584_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[535]~570_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~20_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[535]~570_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[562]~584_combout\);

-- Location: LCCOMB_X68_Y32_N28
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[562]~452\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[562]~452_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~22_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~22_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[562]~452_combout\);

-- Location: LCCOMB_X65_Y32_N24
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[561]~585\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[561]~585_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[534]~571_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~18_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~18_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[534]~571_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[561]~585_combout\);

-- Location: LCCOMB_X68_Y32_N30
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[561]~453\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[561]~453_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~20_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~20_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[561]~453_combout\);

-- Location: LCCOMB_X68_Y32_N24
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[560]~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[560]~454_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~18_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~18_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[560]~454_combout\);

-- Location: LCCOMB_X67_Y32_N0
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[560]~586\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[560]~586_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[533]~572_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~16_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~16_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[533]~572_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[560]~586_combout\);

-- Location: LCCOMB_X65_Y32_N30
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[559]~587\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[559]~587_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[532]~573_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~14_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[532]~573_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~14_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[559]~587_combout\);

-- Location: LCCOMB_X68_Y32_N22
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[559]~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[559]~455_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~16_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~16_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[559]~455_combout\);

-- Location: LCCOMB_X68_Y33_N0
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[558]~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[558]~456_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~14_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[558]~456_combout\);

-- Location: LCCOMB_X68_Y33_N6
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[558]~588\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[558]~588_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[531]~574_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[531]~574_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~12_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[558]~588_combout\);

-- Location: LCCOMB_X67_Y33_N28
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[557]~589\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[557]~589_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[530]~575_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~10_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[530]~575_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~10_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[557]~589_combout\);

-- Location: LCCOMB_X69_Y33_N0
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[557]~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[557]~457_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~12_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~12_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[557]~457_combout\);

-- Location: LCCOMB_X67_Y33_N10
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[556]~590\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[556]~590_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[529]~576_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~8_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[529]~576_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[556]~590_combout\);

-- Location: LCCOMB_X69_Y33_N2
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[556]~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[556]~458_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~10_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[556]~458_combout\);

-- Location: LCCOMB_X69_Y33_N12
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[555]~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[555]~459_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~8_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[555]~459_combout\);

-- Location: LCCOMB_X67_Y33_N0
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[555]~591\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[555]~591_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[528]~577_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[528]~577_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~6_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[555]~591_combout\);

-- Location: LCCOMB_X68_Y33_N2
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[554]~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[554]~460_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~6_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[554]~460_combout\);

-- Location: LCCOMB_X68_Y33_N4
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[554]~592\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[554]~592_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[527]~578_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~4_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[527]~578_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~4_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[554]~592_combout\);

-- Location: LCCOMB_X69_Y33_N10
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[553]~461\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[553]~461_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~4_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[553]~461_combout\);

-- Location: LCCOMB_X67_Y33_N14
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[553]~593\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[553]~593_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[526]~675_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[526]~675_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~2_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[553]~593_combout\);

-- Location: LCCOMB_X68_Y33_N8
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[552]~462\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[552]~462_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~2_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[552]~462_combout\);

-- Location: LCCOMB_X67_Y33_N4
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[552]~594\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[552]~594_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[525]~676_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~0_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[525]~676_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~0_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[552]~594_combout\);

-- Location: LCCOMB_X68_Y31_N0
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[551]~463\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[551]~463_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~0_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[551]~463_combout\);

-- Location: LCCOMB_X68_Y31_N18
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[551]~595\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[551]~595_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[524]~677_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~34_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[524]~677_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~34_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[551]~595_combout\);

-- Location: LCCOMB_X69_Y34_N4
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[469]~466\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[469]~466_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & \clkDiv|s_divCounter\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	datac => \clkDiv|s_divCounter\(8),
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[469]~466_combout\);

-- Location: LCCOMB_X69_Y34_N18
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[469]~465\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[469]~465_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\ & \clkDiv|s_divCounter\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	datac => \clkDiv|s_divCounter\(8),
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[469]~465_combout\);

-- Location: LCCOMB_X69_Y34_N12
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~36_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[469]~466_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[469]~465_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[469]~466_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[469]~465_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~36_combout\);

-- Location: LCCOMB_X69_Y34_N22
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[523]~678\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[523]~678_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & 
-- ((\clkDiv|s_divCounter\(8)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~36_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datac => \clkDiv|s_divCounter\(8),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[523]~678_combout\);

-- Location: LCCOMB_X69_Y34_N14
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[496]~467\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[496]~467_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~36_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[496]~467_combout\);

-- Location: LCCOMB_X69_Y34_N16
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[496]~464\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[496]~464_combout\ = (\clkDiv|s_divCounter\(8) & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(8),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[496]~464_combout\);

-- Location: LCCOMB_X69_Y34_N2
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~36_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[496]~467_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[496]~464_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[496]~467_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[496]~464_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~36_combout\);

-- Location: LCCOMB_X69_Y34_N20
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[523]~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[523]~468_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~36_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[523]~468_combout\);

-- Location: LCCOMB_X69_Y34_N8
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~36_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[523]~678_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[523]~468_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[523]~678_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[523]~468_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~36_combout\);

-- Location: LCCOMB_X70_Y33_N2
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[550]~469\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[550]~469_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~36_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~36_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[550]~469_combout\);

-- Location: LCCOMB_X69_Y34_N28
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[550]~596\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[550]~596_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[523]~678_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~36_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[523]~678_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~36_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[550]~596_combout\);

-- Location: LCCOMB_X69_Y33_N14
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~0_combout\ = (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[550]~469_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[550]~596_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~1\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[550]~469_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[550]~596_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[550]~469_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[550]~596_combout\,
	datad => VCC,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~0_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~1\);

-- Location: LCCOMB_X69_Y33_N16
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~2_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~1\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[551]~463_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[551]~595_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~1\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[551]~463_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[551]~595_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~3\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[551]~463_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[551]~595_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[551]~463_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[551]~595_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~1\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~2_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~3\);

-- Location: LCCOMB_X69_Y33_N18
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~4_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~3\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[552]~462_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[552]~594_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~3\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[552]~462_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[552]~594_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~5\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[552]~462_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[552]~594_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[552]~462_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[552]~594_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~3\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~4_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~5\);

-- Location: LCCOMB_X69_Y33_N20
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~6_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[553]~461_combout\ & (((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~5\)))) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[553]~461_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[553]~593_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~5\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[553]~593_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~5\) # (GND)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~7\ = CARRY(((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[553]~461_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|StageOut[553]~593_combout\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[553]~461_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[553]~593_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~5\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~6_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~7\);

-- Location: LCCOMB_X69_Y33_N22
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~8_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~7\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[554]~460_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[554]~592_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~7\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[554]~460_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[554]~592_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~9\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[554]~460_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[554]~592_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[554]~460_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[554]~592_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~7\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~8_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~9\);

-- Location: LCCOMB_X69_Y33_N24
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~10_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~9\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[555]~459_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[555]~591_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~9\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[555]~459_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[555]~591_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~11\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[555]~459_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[555]~591_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[555]~459_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[555]~591_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~9\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~10_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~11\);

-- Location: LCCOMB_X69_Y33_N26
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~12_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~11\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[556]~590_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[556]~458_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~11\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[556]~590_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[556]~458_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~13\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[556]~590_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[556]~458_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[556]~590_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[556]~458_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~11\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~12_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~13\);

-- Location: LCCOMB_X69_Y33_N28
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~14_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~13\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[557]~589_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[557]~457_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~13\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[557]~589_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[557]~457_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~15\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[557]~589_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[557]~457_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[557]~589_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[557]~457_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~13\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~14_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~15\);

-- Location: LCCOMB_X69_Y33_N30
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~16_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~15\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[558]~456_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[558]~588_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~15\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[558]~456_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[558]~588_combout\)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~17\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~15\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[558]~456_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[558]~588_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[558]~456_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[558]~588_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~15\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~16_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~17\);

-- Location: LCCOMB_X69_Y32_N0
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~18_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~17\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[559]~587_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[559]~455_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~17\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[559]~587_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[559]~455_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~19\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[559]~587_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[559]~455_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[559]~587_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[559]~455_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~17\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~18_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~19\);

-- Location: LCCOMB_X69_Y32_N2
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~20_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~19\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[560]~454_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[560]~586_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~19\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[560]~454_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[560]~586_combout\)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~21\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~19\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[560]~454_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[560]~586_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[560]~454_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[560]~586_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~19\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~20_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~21\);

-- Location: LCCOMB_X69_Y32_N4
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~22_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[561]~585_combout\ & (((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~21\)))) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[561]~585_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[561]~453_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~21\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[561]~453_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~21\) # (GND)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~23\ = CARRY(((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[561]~585_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|StageOut[561]~453_combout\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[561]~585_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[561]~453_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~21\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~22_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~23\);

-- Location: LCCOMB_X69_Y32_N6
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~24_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~23\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[562]~584_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[562]~452_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~23\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[562]~584_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[562]~452_combout\)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~25\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~23\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[562]~584_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[562]~452_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[562]~584_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[562]~452_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~23\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~24_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~25\);

-- Location: LCCOMB_X69_Y32_N8
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~26_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[563]~451_combout\ & (((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~25\)))) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[563]~451_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[563]~583_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~25\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[563]~583_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~25\) # (GND)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~27\ = CARRY(((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[563]~451_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|StageOut[563]~583_combout\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[563]~451_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[563]~583_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~25\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~26_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~27\);

-- Location: LCCOMB_X69_Y32_N10
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~28_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~27\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[564]~450_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[564]~582_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~27\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[564]~450_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[564]~582_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~29\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[564]~450_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[564]~582_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[564]~450_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[564]~582_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~27\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~28_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~29\);

-- Location: LCCOMB_X69_Y32_N12
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~30_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~29\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[565]~449_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[565]~581_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~29\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[565]~449_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[565]~581_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~31\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[565]~449_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[565]~581_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[565]~449_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[565]~581_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~29\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~30_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~31\);

-- Location: LCCOMB_X69_Y32_N14
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~32_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~31\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[566]~448_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[566]~580_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~31\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[566]~448_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[566]~580_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~33\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[566]~448_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[566]~580_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[566]~448_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[566]~580_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~31\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~32_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~33\);

-- Location: LCCOMB_X69_Y32_N16
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[22]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[22]~34_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~33\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[567]~579_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[567]~447_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~33\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[567]~579_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[567]~447_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[22]~35\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[567]~579_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[567]~447_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[567]~579_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[567]~447_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~33\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[22]~34_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[22]~35\);

-- Location: LCCOMB_X69_Y32_N18
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ = \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[22]~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[22]~35\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\);

-- Location: LCCOMB_X69_Y32_N28
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[594]~597\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[594]~597_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[567]~579_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[21]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[567]~579_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[21]~32_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[594]~597_combout\);

-- Location: LCCOMB_X72_Y32_N24
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[594]~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[594]~470_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[22]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[22]~34_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[594]~470_combout\);

-- Location: LCCOMB_X69_Y32_N26
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[593]~598\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[593]~598_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[566]~580_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~30_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~30_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[566]~580_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[593]~598_combout\);

-- Location: LCCOMB_X72_Y32_N26
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[593]~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[593]~471_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~32_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[593]~471_combout\);

-- Location: LCCOMB_X69_Y32_N24
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[592]~472\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[592]~472_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~30_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[592]~472_combout\);

-- Location: LCCOMB_X69_Y34_N30
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[592]~599\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[592]~599_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[565]~581_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~28_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[565]~581_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[592]~599_combout\);

-- Location: LCCOMB_X67_Y32_N12
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[591]~473\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[591]~473_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[591]~473_combout\);

-- Location: LCCOMB_X70_Y33_N30
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[591]~600\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[591]~600_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[564]~582_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~26_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[564]~582_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~26_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[591]~600_combout\);

-- Location: LCCOMB_X69_Y34_N0
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[590]~601\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[590]~601_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[563]~583_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~24_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~24_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[563]~583_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[590]~601_combout\);

-- Location: LCCOMB_X70_Y33_N8
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[590]~474\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[590]~474_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~26_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[590]~474_combout\);

-- Location: LCCOMB_X67_Y32_N18
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[589]~602\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[589]~602_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[562]~584_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~22_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~22_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[562]~584_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[589]~602_combout\);

-- Location: LCCOMB_X70_Y32_N2
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[589]~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[589]~475_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~24_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~24_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[589]~475_combout\);

-- Location: LCCOMB_X70_Y32_N4
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[588]~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[588]~476_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~22_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~22_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[588]~476_combout\);

-- Location: LCCOMB_X67_Y32_N20
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[588]~603\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[588]~603_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[561]~585_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[561]~585_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~20_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[588]~603_combout\);

-- Location: LCCOMB_X67_Y32_N14
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[587]~604\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[587]~604_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[560]~586_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~18_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[560]~586_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~18_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[587]~604_combout\);

-- Location: LCCOMB_X70_Y32_N6
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[587]~477\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[587]~477_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~20_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[587]~477_combout\);

-- Location: LCCOMB_X70_Y32_N26
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[586]~605\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[586]~605_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[559]~587_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[559]~587_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~16_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[586]~605_combout\);

-- Location: LCCOMB_X70_Y32_N24
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[586]~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[586]~478_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~18_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~18_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[586]~478_combout\);

-- Location: LCCOMB_X70_Y33_N14
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[585]~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[585]~479_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~16_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[585]~479_combout\);

-- Location: LCCOMB_X68_Y33_N10
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[585]~606\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[585]~606_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[558]~588_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~14_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~14_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[558]~588_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[585]~606_combout\);

-- Location: LCCOMB_X70_Y33_N20
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[584]~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[584]~480_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~14_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[584]~480_combout\);

-- Location: LCCOMB_X69_Y33_N4
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[584]~607\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[584]~607_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[557]~589_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~12_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~12_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[557]~589_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[584]~607_combout\);

-- Location: LCCOMB_X69_Y33_N6
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[583]~608\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[583]~608_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[556]~590_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~10_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[556]~590_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[583]~608_combout\);

-- Location: LCCOMB_X70_Y33_N18
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[583]~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[583]~481_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~12_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~12_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[583]~481_combout\);

-- Location: LCCOMB_X70_Y33_N0
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[582]~609\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[582]~609_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[555]~591_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~8_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~8_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[555]~591_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[582]~609_combout\);

-- Location: LCCOMB_X70_Y33_N12
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[582]~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[582]~482_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~10_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[582]~482_combout\);

-- Location: LCCOMB_X72_Y33_N4
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[581]~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[581]~483_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~8_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~8_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[581]~483_combout\);

-- Location: LCCOMB_X72_Y33_N0
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[581]~610\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[581]~610_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[554]~592_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~6_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[554]~592_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[581]~610_combout\);

-- Location: LCCOMB_X70_Y33_N22
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[580]~484\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[580]~484_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~6_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[580]~484_combout\);

-- Location: LCCOMB_X69_Y33_N8
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[580]~611\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[580]~611_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[553]~593_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~4_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[553]~593_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[580]~611_combout\);

-- Location: LCCOMB_X68_Y33_N12
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[579]~612\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[579]~612_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[552]~594_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[552]~594_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~2_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[579]~612_combout\);

-- Location: LCCOMB_X72_Y33_N2
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[579]~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[579]~485_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~4_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~4_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[579]~485_combout\);

-- Location: LCCOMB_X68_Y31_N12
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[578]~613\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[578]~613_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[551]~595_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~0_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[551]~595_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[578]~613_combout\);

-- Location: LCCOMB_X73_Y31_N6
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[578]~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[578]~486_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~2_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[578]~486_combout\);

-- Location: LCCOMB_X70_Y33_N10
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[577]~614\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[577]~614_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[550]~596_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[550]~596_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~36_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[577]~614_combout\);

-- Location: LCCOMB_X70_Y33_N16
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[577]~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[577]~487_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~0_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[577]~487_combout\);

-- Location: LCCOMB_X72_Y34_N8
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[468]~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[468]~490_combout\ = (\clkDiv|s_divCounter\(7) & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(7),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[468]~490_combout\);

-- Location: LCCOMB_X72_Y34_N18
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[468]~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[468]~489_combout\ = (\clkDiv|s_divCounter\(7) & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(7),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~28_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[468]~489_combout\);

-- Location: LCCOMB_X72_Y34_N12
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~38_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[468]~490_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[468]~489_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[468]~490_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[468]~489_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~38_combout\);

-- Location: LCCOMB_X72_Y34_N22
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[495]~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[495]~491_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[495]~491_combout\);

-- Location: LCCOMB_X72_Y34_N0
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[495]~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[495]~488_combout\ = (\clkDiv|s_divCounter\(7) & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(7),
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[495]~488_combout\);

-- Location: LCCOMB_X72_Y34_N14
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~38_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[495]~491_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[495]~488_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[495]~491_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[495]~488_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~38_combout\);

-- Location: LCCOMB_X72_Y34_N4
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[522]~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[522]~492_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~38_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~38_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[522]~492_combout\);

-- Location: LCCOMB_X72_Y34_N16
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[522]~679\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[522]~679_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & 
-- (\clkDiv|s_divCounter\(7))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(7),
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[522]~679_combout\);

-- Location: LCCOMB_X72_Y34_N20
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~38_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[522]~492_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[522]~679_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[522]~492_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[522]~679_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~38_combout\);

-- Location: LCCOMB_X72_Y34_N6
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[549]~615\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[549]~615_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[522]~679_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~38_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[522]~679_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[549]~615_combout\);

-- Location: LCCOMB_X72_Y34_N28
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[576]~616\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[576]~616_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[549]~615_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~38_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~38_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[549]~615_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[576]~616_combout\);

-- Location: LCCOMB_X72_Y34_N26
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[549]~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[549]~493_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[549]~493_combout\);

-- Location: LCCOMB_X72_Y34_N2
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~38_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[549]~493_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[549]~615_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[549]~493_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[549]~615_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~38_combout\);

-- Location: LCCOMB_X72_Y34_N24
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[576]~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[576]~494_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[576]~494_combout\);

-- Location: LCCOMB_X72_Y33_N12
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~0_combout\ = (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[576]~616_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[576]~494_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~1\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[576]~616_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[576]~494_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[576]~616_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[576]~494_combout\,
	datad => VCC,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~0_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~1\);

-- Location: LCCOMB_X72_Y33_N14
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~2_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~1\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[577]~614_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[577]~487_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~1\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[577]~614_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[577]~487_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~3\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[577]~614_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[577]~487_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[577]~614_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[577]~487_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~1\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~2_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~3\);

-- Location: LCCOMB_X72_Y33_N16
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~4_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~3\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[578]~613_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[578]~486_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~3\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[578]~613_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[578]~486_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~5\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[578]~613_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[578]~486_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[578]~613_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[578]~486_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~3\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~4_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~5\);

-- Location: LCCOMB_X72_Y33_N18
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~6_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[579]~612_combout\ & (((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~5\)))) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[579]~612_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[579]~485_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~5\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[579]~485_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~5\) # (GND)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~7\ = CARRY(((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[579]~612_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|StageOut[579]~485_combout\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[579]~612_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[579]~485_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~5\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~6_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~7\);

-- Location: LCCOMB_X72_Y33_N20
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~8_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~7\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[580]~484_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[580]~611_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~7\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[580]~484_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[580]~611_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~9\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[580]~484_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[580]~611_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[580]~484_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[580]~611_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~7\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~8_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~9\);

-- Location: LCCOMB_X72_Y33_N22
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~10_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~9\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[581]~483_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[581]~610_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~9\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[581]~483_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[581]~610_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~11\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[581]~483_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[581]~610_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[581]~483_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[581]~610_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~9\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~10_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~11\);

-- Location: LCCOMB_X72_Y33_N24
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~12_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~11\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[582]~609_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[582]~482_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~11\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[582]~609_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[582]~482_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~13\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[582]~609_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[582]~482_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[582]~609_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[582]~482_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~11\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~12_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~13\);

-- Location: LCCOMB_X72_Y33_N26
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~14_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~13\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[583]~608_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[583]~481_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~13\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[583]~608_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[583]~481_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~15\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[583]~608_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[583]~481_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[583]~608_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[583]~481_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~13\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~14_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~15\);

-- Location: LCCOMB_X72_Y33_N28
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~16_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~15\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[584]~480_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[584]~607_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~15\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[584]~480_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[584]~607_combout\)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~17\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~15\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[584]~480_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[584]~607_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[584]~480_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[584]~607_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~15\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~16_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~17\);

-- Location: LCCOMB_X72_Y33_N30
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~18_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~17\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[585]~479_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[585]~606_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~17\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[585]~479_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[585]~606_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~19\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[585]~479_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[585]~606_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[585]~479_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[585]~606_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~17\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~18_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~19\);

-- Location: LCCOMB_X72_Y32_N0
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~20_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~19\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[586]~605_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[586]~478_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~19\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[586]~605_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[586]~478_combout\)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~21\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~19\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[586]~605_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[586]~478_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[586]~605_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[586]~478_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~19\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~20_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~21\);

-- Location: LCCOMB_X72_Y32_N2
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~22_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[587]~604_combout\ & (((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~21\)))) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[587]~604_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[587]~477_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~21\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[587]~477_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~21\) # (GND)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~23\ = CARRY(((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[587]~604_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|StageOut[587]~477_combout\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[587]~604_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[587]~477_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~21\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~22_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~23\);

-- Location: LCCOMB_X72_Y32_N4
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~24_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~23\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[588]~476_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[588]~603_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~23\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[588]~476_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[588]~603_combout\)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~25\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~23\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[588]~476_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[588]~603_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[588]~476_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[588]~603_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~23\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~24_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~25\);

-- Location: LCCOMB_X72_Y32_N6
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~26_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[589]~602_combout\ & (((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~25\)))) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[589]~602_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[589]~475_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~25\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[589]~475_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~25\) # (GND)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~27\ = CARRY(((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[589]~602_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|StageOut[589]~475_combout\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[589]~602_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[589]~475_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~25\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~26_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~27\);

-- Location: LCCOMB_X72_Y32_N8
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~28_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~27\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[590]~601_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[590]~474_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~27\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[590]~601_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[590]~474_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~29\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[590]~601_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[590]~474_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[590]~601_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[590]~474_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~27\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~28_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~29\);

-- Location: LCCOMB_X72_Y32_N10
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~30_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~29\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[591]~473_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[591]~600_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~29\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[591]~473_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[591]~600_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~31\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[591]~473_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[591]~600_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[591]~473_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[591]~600_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~29\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~30_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~31\);

-- Location: LCCOMB_X72_Y32_N12
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~32_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~31\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[592]~472_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[592]~599_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~31\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[592]~472_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[592]~599_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~33\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[592]~472_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[592]~599_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[592]~472_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[592]~599_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~31\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~32_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~33\);

-- Location: LCCOMB_X72_Y32_N14
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~34_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~33\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[593]~598_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[593]~471_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~33\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[593]~598_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[593]~471_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~35\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[593]~598_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[593]~471_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[593]~598_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[593]~471_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~33\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~34_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~35\);

-- Location: LCCOMB_X72_Y32_N16
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[23]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[23]~36_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~35\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[594]~597_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[594]~470_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~35\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[594]~597_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[594]~470_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[23]~37\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[594]~597_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[594]~470_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[594]~597_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[594]~470_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~35\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[23]~36_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[23]~37\);

-- Location: LCCOMB_X72_Y32_N18
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ = !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[23]~37\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[23]~37\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\);

-- Location: LCCOMB_X73_Y32_N8
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[621]~617\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[621]~617_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[594]~597_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[22]~34_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[594]~597_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[22]~34_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[621]~617_combout\);

-- Location: LCCOMB_X73_Y32_N4
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[621]~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[621]~495_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[23]~36_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[23]~36_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[621]~495_combout\);

-- Location: LCCOMB_X73_Y32_N14
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[620]~496\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[620]~496_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~34_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~34_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[620]~496_combout\);

-- Location: LCCOMB_X73_Y32_N6
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[620]~618\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[620]~618_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[593]~598_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~32_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[593]~598_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[620]~618_combout\);

-- Location: LCCOMB_X72_Y32_N28
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[619]~497\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[619]~497_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~32_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~32_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[619]~497_combout\);

-- Location: LCCOMB_X73_Y34_N18
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[619]~619\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[619]~619_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[592]~599_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~30_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[592]~599_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[619]~619_combout\);

-- Location: LCCOMB_X73_Y32_N0
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[618]~498\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[618]~498_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~30_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~30_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[618]~498_combout\);

-- Location: LCCOMB_X72_Y32_N30
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[618]~620\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[618]~620_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[591]~600_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~28_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[591]~600_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[618]~620_combout\);

-- Location: LCCOMB_X70_Y33_N24
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[617]~621\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[617]~621_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[590]~601_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~26_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~26_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[590]~601_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[617]~621_combout\);

-- Location: LCCOMB_X73_Y32_N22
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[617]~499\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[617]~499_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~28_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~28_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[617]~499_combout\);

-- Location: LCCOMB_X73_Y32_N16
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[616]~622\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[616]~622_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[589]~602_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~24_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~24_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[589]~602_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[616]~622_combout\);

-- Location: LCCOMB_X73_Y32_N24
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[616]~500\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[616]~500_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~26_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~26_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[616]~500_combout\);

-- Location: LCCOMB_X70_Y32_N18
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[615]~501\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[615]~501_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~24_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~24_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[615]~501_combout\);

-- Location: LCCOMB_X70_Y32_N16
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[615]~623\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[615]~623_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[588]~603_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[588]~603_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~22_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[615]~623_combout\);

-- Location: LCCOMB_X70_Y32_N30
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[614]~624\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[614]~624_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[587]~604_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~20_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~20_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[587]~604_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[614]~624_combout\);

-- Location: LCCOMB_X72_Y32_N22
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[614]~502\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[614]~502_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~22_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~22_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[614]~502_combout\);

-- Location: LCCOMB_X70_Y32_N20
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[613]~625\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[613]~625_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[586]~605_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~18_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~18_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[586]~605_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[613]~625_combout\);

-- Location: LCCOMB_X72_Y32_N20
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[613]~503\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[613]~503_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~20_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~20_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[613]~503_combout\);

-- Location: LCCOMB_X73_Y33_N2
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[612]~626\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[612]~626_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[585]~606_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[585]~606_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~16_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[612]~626_combout\);

-- Location: LCCOMB_X73_Y32_N18
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[612]~504\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[612]~504_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~18_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~18_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[612]~504_combout\);

-- Location: LCCOMB_X73_Y33_N8
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[611]~627\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[611]~627_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[584]~607_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[584]~607_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~14_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[611]~627_combout\);

-- Location: LCCOMB_X73_Y33_N24
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[611]~505\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[611]~505_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~16_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[611]~505_combout\);

-- Location: LCCOMB_X73_Y33_N14
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[610]~506\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[610]~506_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~14_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~14_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[610]~506_combout\);

-- Location: LCCOMB_X73_Y33_N6
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[610]~628\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[610]~628_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[583]~608_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~12_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[583]~608_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[610]~628_combout\);

-- Location: LCCOMB_X70_Y33_N6
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[609]~629\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[609]~629_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[582]~609_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[582]~609_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~10_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[609]~629_combout\);

-- Location: LCCOMB_X74_Y33_N0
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[609]~507\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[609]~507_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~12_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~12_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[609]~507_combout\);

-- Location: LCCOMB_X73_Y33_N16
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[608]~508\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[608]~508_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~10_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[608]~508_combout\);

-- Location: LCCOMB_X73_Y33_N4
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[608]~630\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[608]~630_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[581]~610_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~8_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[581]~610_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[608]~630_combout\);

-- Location: LCCOMB_X73_Y33_N10
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[607]~509\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[607]~509_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~8_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[607]~509_combout\);

-- Location: LCCOMB_X70_Y33_N4
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[607]~631\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[607]~631_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[580]~611_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~6_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[580]~611_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[607]~631_combout\);

-- Location: LCCOMB_X72_Y33_N10
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[606]~632\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[606]~632_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[579]~612_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~4_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~4_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[579]~612_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[606]~632_combout\);

-- Location: LCCOMB_X73_Y33_N12
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[606]~510\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[606]~510_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~6_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[606]~510_combout\);

-- Location: LCCOMB_X73_Y31_N4
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[605]~511\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[605]~511_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~4_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~4_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[605]~511_combout\);

-- Location: LCCOMB_X73_Y31_N24
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[605]~633\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[605]~633_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[578]~613_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~2_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~2_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[578]~613_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[605]~633_combout\);

-- Location: LCCOMB_X70_Y33_N26
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[604]~634\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[604]~634_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[577]~614_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[577]~614_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~0_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[604]~634_combout\);

-- Location: LCCOMB_X73_Y33_N18
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[604]~512\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[604]~512_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~2_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[604]~512_combout\);

-- Location: LCCOMB_X72_Y34_N30
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[603]~635\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[603]~635_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[576]~616_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~38_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[576]~616_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[603]~635_combout\);

-- Location: LCCOMB_X73_Y34_N2
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[603]~513\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[603]~513_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~0_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[603]~513_combout\);

-- Location: LCCOMB_X65_Y31_N18
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[494]~516\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[494]~516_combout\ = (\clkDiv|s_divCounter\(6) & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(6),
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[494]~516_combout\);

-- Location: LCCOMB_X65_Y31_N20
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[494]~515\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[494]~515_combout\ = (\clkDiv|s_divCounter\(6) & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(6),
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~30_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[494]~515_combout\);

-- Location: LCCOMB_X65_Y31_N24
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~40_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[494]~516_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[494]~515_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[494]~516_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[494]~515_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~40_combout\);

-- Location: LCCOMB_X73_Y34_N8
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[548]~680\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[548]~680_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & 
-- (\clkDiv|s_divCounter\(6))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datab => \clkDiv|s_divCounter\(6),
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~40_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[548]~680_combout\);

-- Location: LCCOMB_X73_Y34_N14
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[521]~517\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[521]~517_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~40_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~40_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[521]~517_combout\);

-- Location: LCCOMB_X73_Y34_N20
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[521]~514\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[521]~514_combout\ = (\clkDiv|s_divCounter\(6) & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(6),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[521]~514_combout\);

-- Location: LCCOMB_X73_Y34_N4
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~40_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[521]~517_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[521]~514_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[521]~517_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[521]~514_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~40_combout\);

-- Location: LCCOMB_X73_Y34_N24
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[548]~518\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[548]~518_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~40_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~40_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[548]~518_combout\);

-- Location: LCCOMB_X73_Y34_N6
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~40_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[548]~680_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[548]~518_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[548]~680_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[548]~518_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~40_combout\);

-- Location: LCCOMB_X73_Y34_N26
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[575]~519\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[575]~519_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~40_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[575]~519_combout\);

-- Location: LCCOMB_X73_Y34_N16
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[575]~636\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[575]~636_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[548]~680_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~40_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~40_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[548]~680_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[575]~636_combout\);

-- Location: LCCOMB_X73_Y34_N0
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~40_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[575]~519_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[575]~636_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[575]~519_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[575]~636_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~40_combout\);

-- Location: LCCOMB_X73_Y34_N28
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[602]~520\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[602]~520_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~40_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[602]~520_combout\);

-- Location: LCCOMB_X73_Y34_N22
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[602]~637\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[602]~637_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[575]~636_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~40_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~40_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[575]~636_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[602]~637_combout\);

-- Location: LCCOMB_X74_Y33_N12
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~0_combout\ = (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[602]~520_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[602]~637_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~1\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[602]~520_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[602]~637_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[602]~520_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[602]~637_combout\,
	datad => VCC,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~0_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~1\);

-- Location: LCCOMB_X74_Y33_N14
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~2_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~1\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[603]~635_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[603]~513_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~1\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[603]~635_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[603]~513_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~3\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[603]~635_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[603]~513_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[603]~635_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[603]~513_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~1\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~2_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~3\);

-- Location: LCCOMB_X74_Y33_N16
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~4_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~3\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[604]~634_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[604]~512_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~3\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[604]~634_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[604]~512_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~5\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[604]~634_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[604]~512_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[604]~634_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[604]~512_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~3\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~4_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~5\);

-- Location: LCCOMB_X74_Y33_N18
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~6_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[605]~511_combout\ & (((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~5\)))) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[605]~511_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[605]~633_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~5\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[605]~633_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~5\) # (GND)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~7\ = CARRY(((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[605]~511_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|StageOut[605]~633_combout\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[605]~511_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[605]~633_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~5\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~6_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~7\);

-- Location: LCCOMB_X74_Y33_N20
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~8_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~7\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[606]~632_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[606]~510_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~7\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[606]~632_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[606]~510_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~9\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[606]~632_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[606]~510_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[606]~632_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[606]~510_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~7\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~8_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~9\);

-- Location: LCCOMB_X74_Y33_N22
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~10_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~9\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[607]~509_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[607]~631_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~9\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[607]~509_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[607]~631_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~11\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[607]~509_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[607]~631_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[607]~509_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[607]~631_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~9\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~10_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~11\);

-- Location: LCCOMB_X74_Y33_N24
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~12_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~11\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[608]~508_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[608]~630_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~11\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[608]~508_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[608]~630_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~13\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[608]~508_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[608]~630_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[608]~508_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[608]~630_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~11\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~12_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~13\);

-- Location: LCCOMB_X74_Y33_N26
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~14_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~13\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[609]~629_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[609]~507_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~13\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[609]~629_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[609]~507_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~15\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[609]~629_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[609]~507_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[609]~629_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[609]~507_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~13\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~14_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~15\);

-- Location: LCCOMB_X74_Y33_N28
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~16_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~15\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[610]~506_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[610]~628_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~15\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[610]~506_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[610]~628_combout\)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~17\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~15\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[610]~506_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[610]~628_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[610]~506_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[610]~628_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~15\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~16_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~17\);

-- Location: LCCOMB_X74_Y33_N30
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~18_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~17\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[611]~627_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[611]~505_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~17\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[611]~627_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[611]~505_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~19\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[611]~627_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[611]~505_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[611]~627_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[611]~505_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~17\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~18_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~19\);

-- Location: LCCOMB_X74_Y32_N0
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~20_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~19\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[612]~626_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[612]~504_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~19\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[612]~626_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[612]~504_combout\)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~21\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~19\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[612]~626_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[612]~504_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[612]~626_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[612]~504_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~19\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~20_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~21\);

-- Location: LCCOMB_X74_Y32_N2
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~22_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[613]~625_combout\ & (((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~21\)))) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[613]~625_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[613]~503_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~21\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[613]~503_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~21\) # (GND)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~23\ = CARRY(((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[613]~625_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|StageOut[613]~503_combout\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[613]~625_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[613]~503_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~21\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~22_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~23\);

-- Location: LCCOMB_X74_Y32_N4
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~24_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~23\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[614]~624_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[614]~502_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~23\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[614]~624_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[614]~502_combout\)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~25\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~23\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[614]~624_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[614]~502_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[614]~624_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[614]~502_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~23\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~24_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~25\);

-- Location: LCCOMB_X74_Y32_N6
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~26_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[615]~501_combout\ & (((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~25\)))) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[615]~501_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[615]~623_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~25\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[615]~623_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~25\) # (GND)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~27\ = CARRY(((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[615]~501_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|StageOut[615]~623_combout\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[615]~501_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[615]~623_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~25\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~26_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~27\);

-- Location: LCCOMB_X74_Y32_N8
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~28_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~27\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[616]~622_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[616]~500_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~27\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[616]~622_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[616]~500_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~29\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[616]~622_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[616]~500_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[616]~622_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[616]~500_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~27\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~28_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~29\);

-- Location: LCCOMB_X74_Y32_N10
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~30_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~29\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[617]~621_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[617]~499_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~29\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[617]~621_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[617]~499_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~31\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[617]~621_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[617]~499_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[617]~621_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[617]~499_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~29\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~30_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~31\);

-- Location: LCCOMB_X74_Y32_N12
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~32_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~31\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[618]~498_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[618]~620_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~31\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[618]~498_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[618]~620_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~33\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[618]~498_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[618]~620_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[618]~498_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[618]~620_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~31\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~32_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~33\);

-- Location: LCCOMB_X74_Y32_N14
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~34_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~33\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[619]~497_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[619]~619_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~33\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[619]~497_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[619]~619_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~35\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[619]~497_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[619]~619_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[619]~497_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[619]~619_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~33\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~34_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~35\);

-- Location: LCCOMB_X74_Y32_N16
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~36_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~35\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[620]~496_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[620]~618_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~35\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[620]~496_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[620]~618_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~37\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[620]~496_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[620]~618_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[620]~496_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[620]~618_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~35\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~36_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~37\);

-- Location: LCCOMB_X74_Y32_N18
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~38_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~37\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[621]~617_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[621]~495_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~37\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[621]~617_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[621]~495_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~39\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[621]~617_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[621]~495_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[621]~617_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[621]~495_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~37\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~38_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~39\);

-- Location: LCCOMB_X74_Y32_N20
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ = \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~39\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~39\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\);

-- Location: LCCOMB_X73_Y31_N10
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[573]~548\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[573]~548_combout\ = (\clkDiv|s_divCounter\(4) & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(4),
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[573]~548_combout\);

-- Location: LCCOMB_X73_Y31_N8
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[546]~549\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[546]~549_combout\ = (\clkDiv|s_divCounter\(4) & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(4),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[546]~549_combout\);

-- Location: LCCOMB_X73_Y31_N22
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[546]~550\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[546]~550_combout\ = (\clkDiv|s_divCounter\(4) & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(4),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[546]~550_combout\);

-- Location: LCCOMB_X73_Y31_N12
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~44_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[546]~549_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[546]~550_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[546]~549_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[546]~550_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~44_combout\);

-- Location: LCCOMB_X73_Y31_N16
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[573]~551\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[573]~551_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~44_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[573]~551_combout\);

-- Location: LCCOMB_X73_Y31_N14
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~44_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[573]~548_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[573]~551_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[573]~548_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[573]~551_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~44_combout\);

-- Location: LCCOMB_X73_Y31_N30
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[600]~552\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[600]~552_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~44_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~44_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[600]~552_combout\);

-- Location: LCCOMB_X73_Y31_N28
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[600]~682\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[600]~682_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & 
-- ((\clkDiv|s_divCounter\(4)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~44_combout\,
	datab => \clkDiv|s_divCounter\(4),
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[600]~682_combout\);

-- Location: LCCOMB_X73_Y31_N20
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~46_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[600]~552_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[600]~682_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[600]~552_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[600]~682_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~46_combout\);

-- Location: LCCOMB_X74_Y31_N14
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[627]~560\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[627]~560_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~46_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[627]~560_combout\);

-- Location: LCCOMB_X74_Y31_N20
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[627]~660\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[627]~660_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[600]~682_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~44_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~44_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[600]~682_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[627]~660_combout\);

-- Location: LCCOMB_X74_Y31_N16
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~46_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[627]~560_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[627]~660_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[627]~560_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[627]~660_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~46_combout\);

-- Location: LCCOMB_X75_Y33_N4
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[547]~541\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[547]~541_combout\ = (\clkDiv|s_divCounter\(5) & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(5),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[547]~541_combout\);

-- Location: LCCOMB_X68_Y31_N4
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[520]~543\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[520]~543_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & \clkDiv|s_divCounter\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datac => \clkDiv|s_divCounter\(5),
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[520]~543_combout\);

-- Location: LCCOMB_X68_Y31_N6
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[520]~542\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[520]~542_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\ & \clkDiv|s_divCounter\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~32_combout\,
	datac => \clkDiv|s_divCounter\(5),
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[520]~542_combout\);

-- Location: LCCOMB_X68_Y31_N8
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~42_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[520]~543_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[520]~542_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[520]~543_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[520]~542_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~42_combout\);

-- Location: LCCOMB_X75_Y34_N20
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[547]~544\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[547]~544_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~42_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~42_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[547]~544_combout\);

-- Location: LCCOMB_X75_Y33_N24
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~42_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[547]~541_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[547]~544_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[547]~541_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[547]~544_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~42_combout\);

-- Location: LCCOMB_X75_Y33_N10
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[574]~545\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[574]~545_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~42_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[574]~545_combout\);

-- Location: LCCOMB_X75_Y33_N18
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[574]~681\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[574]~681_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & 
-- (\clkDiv|s_divCounter\(5))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(5),
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~42_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~34_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[574]~681_combout\);

-- Location: LCCOMB_X75_Y33_N26
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~42_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[574]~545_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[574]~681_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[574]~545_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[574]~681_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~42_combout\);

-- Location: LCCOMB_X75_Y33_N2
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[601]~658\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[601]~658_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[574]~681_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~42_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~42_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[574]~681_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[601]~658_combout\);

-- Location: LCCOMB_X75_Y33_N0
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[628]~659\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[628]~659_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[601]~658_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~42_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[601]~658_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[628]~659_combout\);

-- Location: LCCOMB_X74_Y33_N2
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[601]~546\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[601]~546_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~42_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~42_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[601]~546_combout\);

-- Location: LCCOMB_X75_Y33_N8
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~42_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[601]~546_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[601]~658_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[601]~546_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[601]~658_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~42_combout\);

-- Location: LCCOMB_X75_Y33_N20
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[628]~547\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[628]~547_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~42_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~42_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[628]~547_combout\);

-- Location: LCCOMB_X76_Y33_N10
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~0_combout\ = (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[628]~659_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[628]~547_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~1\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[628]~659_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[628]~547_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[628]~659_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[628]~547_combout\,
	datad => VCC,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~0_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~1\);

-- Location: LCCOMB_X75_Y31_N22
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[572]~555\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[572]~555_combout\ = (\clkDiv|s_divCounter\(3) & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(3),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[572]~555_combout\);

-- Location: LCCOMB_X75_Y31_N24
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[572]~554\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[572]~554_combout\ = (\clkDiv|s_divCounter\(3) & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(3),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~36_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[572]~554_combout\);

-- Location: LCCOMB_X75_Y31_N28
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~46_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[572]~555_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[572]~554_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[572]~555_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[572]~554_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~46_combout\);

-- Location: LCCOMB_X75_Y31_N4
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[626]~683\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[626]~683_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & 
-- (\clkDiv|s_divCounter\(3))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(3),
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~46_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[626]~683_combout\);

-- Location: LCCOMB_X75_Y31_N12
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[599]~556\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[599]~556_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~46_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[599]~556_combout\);

-- Location: LCCOMB_X75_Y31_N18
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[599]~553\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[599]~553_combout\ = (\clkDiv|s_divCounter\(3) & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(3),
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[599]~553_combout\);

-- Location: LCCOMB_X75_Y31_N30
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~48_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[599]~556_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[599]~553_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[599]~556_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[599]~553_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~48_combout\);

-- Location: LCCOMB_X75_Y31_N16
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[626]~561\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[626]~561_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~48_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~48_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[626]~561_combout\);

-- Location: LCCOMB_X75_Y31_N8
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~48_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[626]~683_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[626]~561_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[626]~683_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[626]~561_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~48_combout\);

-- Location: LCCOMB_X70_Y32_N22
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[598]~557\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[598]~557_combout\ = (\clkDiv|s_divCounter\(2) & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(2),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[598]~557_combout\);

-- Location: LCCOMB_X70_Y32_N28
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[598]~558\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[598]~558_combout\ = (\clkDiv|s_divCounter\(2) & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(2),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[598]~558_combout\);

-- Location: LCCOMB_X70_Y32_N12
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~44_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[598]~557_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[598]~558_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[598]~557_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[598]~558_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~44_combout\);

-- Location: LCCOMB_X74_Y32_N30
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[625]~559\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[625]~559_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~44_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~44_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[625]~559_combout\);

-- Location: LCCOMB_X75_Y31_N20
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[625]~564\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[625]~564_combout\ = (\clkDiv|s_divCounter\(2) & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(2),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[625]~564_combout\);

-- Location: LCCOMB_X75_Y31_N10
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~50_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[625]~559_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[625]~564_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[625]~559_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[625]~564_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~50_combout\);

-- Location: LCCOMB_X75_Y31_N6
\counter0|process_0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|process_0~26_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~46_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~0_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~48_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~46_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~0_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~48_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~50_combout\,
	combout => \counter0|process_0~26_combout\);

-- Location: LCCOMB_X75_Y32_N16
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[624]~562\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[624]~562_combout\ = (\clkDiv|s_divCounter\(1) & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(1),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[624]~562_combout\);

-- Location: LCCOMB_X75_Y32_N18
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[624]~563\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[624]~563_combout\ = (\clkDiv|s_divCounter\(1) & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(1),
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[624]~563_combout\);

-- Location: LCCOMB_X76_Y32_N30
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~44_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[624]~562_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[624]~563_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[624]~562_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[624]~563_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~44_combout\);

-- Location: LCCOMB_X73_Y34_N30
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[629]~657\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[629]~657_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[602]~637_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[602]~637_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~40_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[629]~657_combout\);

-- Location: LCCOMB_X75_Y33_N22
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[629]~540\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[629]~540_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~0_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[629]~540_combout\);

-- Location: LCCOMB_X76_Y33_N12
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~2_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~1\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[629]~657_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[629]~540_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~1\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[629]~657_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[629]~540_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~3\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[629]~657_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[629]~540_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[629]~657_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[629]~540_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~1\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~2_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~3\);

-- Location: LCCOMB_X75_Y32_N0
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[632]~537\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[632]~537_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~6_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~6_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[632]~537_combout\);

-- Location: LCCOMB_X73_Y31_N2
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[632]~654\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[632]~654_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[605]~633_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[605]~633_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~4_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[632]~654_combout\);

-- Location: LCCOMB_X73_Y33_N22
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[631]~655\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[631]~655_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[604]~634_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~2_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~2_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[604]~634_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[631]~655_combout\);

-- Location: LCCOMB_X75_Y33_N30
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[631]~538\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[631]~538_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~4_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[631]~538_combout\);

-- Location: LCCOMB_X72_Y33_N6
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[630]~656\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[630]~656_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[603]~635_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[603]~635_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~0_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[630]~656_combout\);

-- Location: LCCOMB_X75_Y33_N28
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[630]~539\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[630]~539_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~2_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[630]~539_combout\);

-- Location: LCCOMB_X76_Y33_N14
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~4_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~3\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[630]~656_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[630]~539_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~3\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[630]~656_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[630]~539_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~5\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[630]~656_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[630]~539_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[630]~656_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[630]~539_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~3\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~4_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~5\);

-- Location: LCCOMB_X76_Y33_N16
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~6_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[631]~655_combout\ & (((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~5\)))) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[631]~655_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[631]~538_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~5\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[631]~538_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~5\) # (GND)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~7\ = CARRY(((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[631]~655_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|StageOut[631]~538_combout\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[631]~655_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[631]~538_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~5\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~6_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~7\);

-- Location: LCCOMB_X76_Y33_N18
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~8_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~7\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[632]~537_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[632]~654_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~7\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[632]~537_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[632]~654_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~9\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[632]~537_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[632]~654_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[632]~537_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[632]~654_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~7\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~8_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~9\);

-- Location: LCCOMB_X76_Y33_N8
\counter0|process_0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|process_0~25_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~2_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~8_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~4_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~2_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~8_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~4_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~6_combout\,
	combout => \counter0|process_0~25_combout\);

-- Location: LCCOMB_X74_Y32_N28
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[645]~524\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[645]~524_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~32_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~32_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[645]~524_combout\);

-- Location: LCCOMB_X73_Y32_N26
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[645]~641\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[645]~641_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[618]~620_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~30_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~30_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[618]~620_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[645]~641_combout\);

-- Location: LCCOMB_X75_Y32_N10
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[644]~525\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[644]~525_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~30_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~30_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[644]~525_combout\);

-- Location: LCCOMB_X73_Y32_N20
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[644]~642\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[644]~642_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[617]~621_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~28_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~28_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[617]~621_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[644]~642_combout\);

-- Location: LCCOMB_X75_Y31_N0
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[643]~526\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[643]~526_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~28_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~28_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[643]~526_combout\);

-- Location: LCCOMB_X73_Y32_N30
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[643]~643\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[643]~643_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[616]~622_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~26_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~26_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[616]~622_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[643]~643_combout\);

-- Location: LCCOMB_X75_Y32_N12
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[642]~527\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[642]~527_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~26_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~26_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[642]~527_combout\);

-- Location: LCCOMB_X70_Y32_N14
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[642]~644\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[642]~644_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[615]~623_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[615]~623_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~24_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[642]~644_combout\);

-- Location: LCCOMB_X70_Y32_N8
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[641]~645\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[641]~645_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[614]~624_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~22_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[614]~624_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[641]~645_combout\);

-- Location: LCCOMB_X75_Y32_N22
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[641]~528\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[641]~528_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~24_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~24_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[641]~528_combout\);

-- Location: LCCOMB_X70_Y32_N10
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[640]~646\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[640]~646_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[613]~625_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[613]~625_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~20_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[640]~646_combout\);

-- Location: LCCOMB_X75_Y32_N4
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[640]~529\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[640]~529_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~22_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~22_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[640]~529_combout\);

-- Location: LCCOMB_X73_Y33_N30
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[639]~647\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[639]~647_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[612]~626_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~18_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[612]~626_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[639]~647_combout\);

-- Location: LCCOMB_X75_Y32_N6
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[639]~530\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[639]~530_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~20_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~20_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[639]~530_combout\);

-- Location: LCCOMB_X75_Y32_N24
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[638]~531\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[638]~531_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~18_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~18_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[638]~531_combout\);

-- Location: LCCOMB_X73_Y33_N20
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[638]~648\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[638]~648_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[611]~627_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~16_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[611]~627_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[638]~648_combout\);

-- Location: LCCOMB_X73_Y33_N26
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[637]~649\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[637]~649_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[610]~628_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~14_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[610]~628_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~14_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[637]~649_combout\);

-- Location: LCCOMB_X75_Y33_N6
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[637]~532\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[637]~532_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~16_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[637]~532_combout\);

-- Location: LCCOMB_X75_Y33_N16
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[636]~533\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[636]~533_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~14_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[636]~533_combout\);

-- Location: LCCOMB_X74_Y33_N4
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[636]~650\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[636]~650_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[609]~629_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~12_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[609]~629_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[636]~650_combout\);

-- Location: LCCOMB_X75_Y33_N14
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[635]~534\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[635]~534_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~12_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[635]~534_combout\);

-- Location: LCCOMB_X73_Y33_N0
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[635]~651\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[635]~651_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[608]~630_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~10_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[608]~630_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[635]~651_combout\);

-- Location: LCCOMB_X75_Y33_N12
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[634]~535\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[634]~535_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~10_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[634]~535_combout\);

-- Location: LCCOMB_X74_Y33_N6
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[634]~652\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[634]~652_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[607]~631_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~8_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~8_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[607]~631_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[634]~652_combout\);

-- Location: LCCOMB_X72_Y33_N8
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[633]~653\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[633]~653_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[606]~632_combout\) # 
-- ((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[606]~632_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~6_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[633]~653_combout\);

-- Location: LCCOMB_X75_Y32_N2
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[633]~536\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[633]~536_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~8_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[633]~536_combout\);

-- Location: LCCOMB_X76_Y33_N20
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~10_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~9\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[633]~653_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[633]~536_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~9\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[633]~653_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[633]~536_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~11\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[633]~653_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[633]~536_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[633]~653_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[633]~536_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~9\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~10_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~11\);

-- Location: LCCOMB_X76_Y33_N22
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~12_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~11\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[634]~535_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[634]~652_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~11\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[634]~535_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[634]~652_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~13\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[634]~535_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[634]~652_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[634]~535_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[634]~652_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~11\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~12_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~13\);

-- Location: LCCOMB_X76_Y33_N24
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~14_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~13\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[635]~534_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[635]~651_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~13\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[635]~534_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[635]~651_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~15\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[635]~534_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[635]~651_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[635]~534_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[635]~651_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~13\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~14_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~15\);

-- Location: LCCOMB_X76_Y33_N26
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~16_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~15\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[636]~533_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[636]~650_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~15\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[636]~533_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[636]~650_combout\)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~17\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~15\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[636]~533_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[636]~650_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[636]~533_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[636]~650_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~15\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~16_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~17\);

-- Location: LCCOMB_X76_Y33_N28
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~18_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~17\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[637]~649_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[637]~532_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~17\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[637]~649_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[637]~532_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~19\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[637]~649_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[637]~532_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[637]~649_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[637]~532_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~17\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~18_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~19\);

-- Location: LCCOMB_X76_Y33_N30
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~20_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~19\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[638]~531_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[638]~648_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~19\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[638]~531_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[638]~648_combout\)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~21\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~19\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[638]~531_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[638]~648_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[638]~531_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[638]~648_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~19\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~20_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~21\);

-- Location: LCCOMB_X76_Y32_N0
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~22_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[639]~647_combout\ & (((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~21\)))) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[639]~647_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[639]~530_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~21\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[639]~530_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~21\) # (GND)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~23\ = CARRY(((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[639]~647_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|StageOut[639]~530_combout\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[639]~647_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[639]~530_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~21\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~22_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~23\);

-- Location: LCCOMB_X76_Y32_N2
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~24_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~23\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[640]~646_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[640]~529_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~23\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[640]~646_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[640]~529_combout\)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~25\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~23\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[640]~646_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[640]~529_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[640]~646_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[640]~529_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~23\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~24_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~25\);

-- Location: LCCOMB_X76_Y32_N4
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~26_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[641]~645_combout\ & (((!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~25\)))) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[641]~645_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[641]~528_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~25\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[641]~528_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~25\) # (GND)))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~27\ = CARRY(((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[641]~645_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|StageOut[641]~528_combout\)) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[641]~645_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[641]~528_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~25\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~26_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~27\);

-- Location: LCCOMB_X76_Y32_N6
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~28_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~27\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[642]~527_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[642]~644_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~27\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[642]~527_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[642]~644_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~29\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[642]~527_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[642]~644_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[642]~527_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[642]~644_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~27\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~28_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~29\);

-- Location: LCCOMB_X76_Y32_N8
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~30_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~29\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[643]~526_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[643]~643_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~29\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[643]~526_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[643]~643_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~31\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[643]~526_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[643]~643_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[643]~526_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[643]~643_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~29\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~30_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~31\);

-- Location: LCCOMB_X76_Y32_N10
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~32_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~31\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[644]~525_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[644]~642_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~31\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[644]~525_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[644]~642_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~33\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[644]~525_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[644]~642_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[644]~525_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[644]~642_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~31\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~32_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~33\);

-- Location: LCCOMB_X76_Y32_N12
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~34_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~33\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[645]~524_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[645]~641_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~33\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[645]~524_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[645]~641_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~35\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[645]~524_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[645]~641_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[645]~524_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[645]~641_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~33\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~34_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~35\);

-- Location: LCCOMB_X73_Y32_N2
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[648]~638\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[648]~638_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[621]~617_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[23]~36_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[23]~36_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[621]~617_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[648]~638_combout\);

-- Location: LCCOMB_X76_Y32_N28
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[648]~521\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[648]~521_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~38_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~38_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[648]~521_combout\);

-- Location: LCCOMB_X73_Y32_N12
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[647]~639\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[647]~639_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[620]~618_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~34_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~34_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[620]~618_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[647]~639_combout\);

-- Location: LCCOMB_X75_Y32_N20
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[647]~522\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[647]~522_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~36_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~36_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[647]~522_combout\);

-- Location: LCCOMB_X74_Y32_N22
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[646]~523\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[646]~523_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~34_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~34_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[646]~523_combout\);

-- Location: LCCOMB_X73_Y34_N12
\SyncGen|Mod0|auto_generated|divider|divider|StageOut[646]~640\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|StageOut[646]~640_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[619]~619_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~32_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~32_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~38_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[619]~619_combout\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[646]~640_combout\);

-- Location: LCCOMB_X76_Y32_N14
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~36_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~35\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[646]~523_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[646]~640_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~35\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[646]~523_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[646]~640_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~37\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[646]~523_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[646]~640_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[646]~523_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[646]~640_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~35\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~36_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~37\);

-- Location: LCCOMB_X76_Y32_N16
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~38_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~37\ & (((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[647]~639_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[647]~522_combout\)))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~37\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[647]~639_combout\ & 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[647]~522_combout\)))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~39\ = CARRY((!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[647]~639_combout\ & (!\SyncGen|Mod0|auto_generated|divider|divider|StageOut[647]~522_combout\ & 
-- !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[647]~639_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[647]~522_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~37\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~38_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~39\);

-- Location: LCCOMB_X76_Y32_N18
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~40_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~39\ & ((((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[648]~638_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[648]~521_combout\))))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~39\ & ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[648]~638_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[648]~521_combout\) # (GND))))
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~41\ = CARRY((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[648]~638_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[648]~521_combout\) # 
-- (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[648]~638_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[648]~521_combout\,
	datad => VCC,
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~39\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~40_combout\,
	cout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~41\);

-- Location: LCCOMB_X76_Y32_N26
\counter0|process_0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|process_0~20_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~34_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~40_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~36_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~34_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~40_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~36_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~38_combout\,
	combout => \counter0|process_0~20_combout\);

-- Location: LCCOMB_X76_Y32_N22
\counter0|process_0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|process_0~22_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~20_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~24_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~18_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~20_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~24_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~18_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~22_combout\,
	combout => \counter0|process_0~22_combout\);

-- Location: LCCOMB_X76_Y33_N2
\counter0|process_0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|process_0~23_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~16_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~14_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~12_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~16_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~14_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~12_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~10_combout\,
	combout => \counter0|process_0~23_combout\);

-- Location: LCCOMB_X76_Y32_N24
\counter0|process_0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|process_0~21_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~32_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~30_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~26_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~32_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~30_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~26_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~28_combout\,
	combout => \counter0|process_0~21_combout\);

-- Location: LCCOMB_X77_Y32_N24
\counter0|process_0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|process_0~24_combout\ = (\counter0|process_0~20_combout\) # ((\counter0|process_0~22_combout\) # ((\counter0|process_0~23_combout\) # (\counter0|process_0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter0|process_0~20_combout\,
	datab => \counter0|process_0~22_combout\,
	datac => \counter0|process_0~23_combout\,
	datad => \counter0|process_0~21_combout\,
	combout => \counter0|process_0~24_combout\);

-- Location: LCCOMB_X77_Y32_N22
\counter0|process_0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|process_0~27_combout\ = (\counter0|process_0~26_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~44_combout\) # ((\counter0|process_0~25_combout\) # (\counter0|process_0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter0|process_0~26_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~44_combout\,
	datac => \counter0|process_0~25_combout\,
	datad => \counter0|process_0~24_combout\,
	combout => \counter0|process_0~27_combout\);

-- Location: LCCOMB_X80_Y28_N6
\counter0|process_0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|process_0~19_combout\ = (\s_currentState.clearStop~q\) # ((\clkDiv|s_divCounter\(0)) # (!\s_currentState.stop~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \s_currentState.clearStop~q\,
	datac => \s_currentState.stop~q\,
	datad => \clkDiv|s_divCounter\(0),
	combout => \counter0|process_0~19_combout\);

-- Location: LCCOMB_X70_Y32_N0
\counter0|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|process_0~2_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[642]~644_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[641]~645_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[640]~646_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[642]~644_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[641]~645_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[640]~646_combout\,
	combout => \counter0|process_0~2_combout\);

-- Location: LCCOMB_X73_Y33_N28
\counter0|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|process_0~3_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[639]~647_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[637]~649_combout\) # ((\counter0|process_0~2_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[638]~648_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[639]~647_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[637]~649_combout\,
	datac => \counter0|process_0~2_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[638]~648_combout\,
	combout => \counter0|process_0~3_combout\);

-- Location: LCCOMB_X76_Y32_N20
\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~42_combout\ = !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~41\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~41\,
	combout => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~42_combout\);

-- Location: LCCOMB_X73_Y32_N28
\counter0|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|process_0~0_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[646]~640_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[648]~638_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[647]~639_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[646]~640_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[648]~638_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[647]~639_combout\,
	combout => \counter0|process_0~0_combout\);

-- Location: LCCOMB_X73_Y32_N10
\counter0|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|process_0~1_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[643]~643_combout\) # ((\counter0|process_0~0_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[645]~641_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[644]~642_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[643]~643_combout\,
	datab => \counter0|process_0~0_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[645]~641_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[644]~642_combout\,
	combout => \counter0|process_0~1_combout\);

-- Location: LCCOMB_X76_Y33_N0
\counter0|process_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|process_0~4_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[629]~657_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[634]~652_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[636]~650_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[635]~651_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[629]~657_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[634]~652_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[636]~650_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[635]~651_combout\,
	combout => \counter0|process_0~4_combout\);

-- Location: LCCOMB_X74_Y33_N10
\counter0|process_0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|process_0~13_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~0_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~2_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~0_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~2_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~4_combout\,
	combout => \counter0|process_0~13_combout\);

-- Location: LCCOMB_X75_Y31_N26
\counter0|process_0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|process_0~14_combout\ = (\counter0|process_0~13_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[626]~561_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[628]~547_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[627]~560_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter0|process_0~13_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[626]~561_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[628]~547_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[627]~560_combout\,
	combout => \counter0|process_0~14_combout\);

-- Location: LCCOMB_X74_Y33_N8
\counter0|process_0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|process_0~11_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~16_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~14_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~16_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~14_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~12_combout\,
	combout => \counter0|process_0~11_combout\);

-- Location: LCCOMB_X75_Y32_N28
\counter0|process_0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|process_0~12_combout\ = (\counter0|process_0~11_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[633]~536_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[634]~535_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[632]~537_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter0|process_0~11_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[633]~536_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[634]~535_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[632]~537_combout\,
	combout => \counter0|process_0~12_combout\);

-- Location: LCCOMB_X75_Y32_N26
\counter0|process_0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|process_0~15_combout\ = (\clkDiv|s_divCounter\(1)) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[625]~559_combout\) # ((\counter0|process_0~14_combout\) # (\counter0|process_0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(1),
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[625]~559_combout\,
	datac => \counter0|process_0~14_combout\,
	datad => \counter0|process_0~12_combout\,
	combout => \counter0|process_0~15_combout\);

-- Location: LCCOMB_X74_Y32_N26
\counter0|process_0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|process_0~6_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & (\clkDiv|s_divCounter\(2))) # (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & 
-- (((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~38_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(2),
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~38_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~36_combout\,
	combout => \counter0|process_0~6_combout\);

-- Location: LCCOMB_X75_Y32_N30
\counter0|process_0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|process_0~7_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[644]~525_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[645]~524_combout\) # ((\counter0|process_0~6_combout\) # 
-- (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[646]~523_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[644]~525_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[645]~524_combout\,
	datac => \counter0|process_0~6_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[646]~523_combout\,
	combout => \counter0|process_0~7_combout\);

-- Location: LCCOMB_X75_Y31_N14
\counter0|process_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|process_0~5_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[627]~660_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[599]~556_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[599]~553_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[599]~556_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[599]~553_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[627]~660_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	combout => \counter0|process_0~5_combout\);

-- Location: LCCOMB_X74_Y32_N24
\counter0|process_0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|process_0~8_combout\ = (!\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\ & ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~26_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~28_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~26_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~28_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~24_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~40_combout\,
	combout => \counter0|process_0~8_combout\);

-- Location: LCCOMB_X75_Y32_N8
\counter0|process_0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|process_0~9_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[639]~530_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[638]~531_combout\) # 
-- ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[640]~529_combout\) # (\counter0|process_0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[639]~530_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[638]~531_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[640]~529_combout\,
	datad => \counter0|process_0~8_combout\,
	combout => \counter0|process_0~9_combout\);

-- Location: LCCOMB_X75_Y32_N14
\counter0|process_0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|process_0~10_combout\ = (\counter0|process_0~7_combout\) # ((\counter0|process_0~5_combout\) # ((\counter0|process_0~9_combout\) # (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[628]~659_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter0|process_0~7_combout\,
	datab => \counter0|process_0~5_combout\,
	datac => \counter0|process_0~9_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[628]~659_combout\,
	combout => \counter0|process_0~10_combout\);

-- Location: LCCOMB_X76_Y33_N6
\counter0|process_0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|process_0~16_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[633]~653_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[632]~654_combout\) # ((\counter0|process_0~15_combout\) # 
-- (\counter0|process_0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[633]~653_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[632]~654_combout\,
	datac => \counter0|process_0~15_combout\,
	datad => \counter0|process_0~10_combout\,
	combout => \counter0|process_0~16_combout\);

-- Location: LCCOMB_X76_Y33_N4
\counter0|process_0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|process_0~17_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|StageOut[631]~655_combout\) # ((\counter0|process_0~4_combout\) # ((\SyncGen|Mod0|auto_generated|divider|divider|StageOut[630]~656_combout\) # 
-- (\counter0|process_0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[631]~655_combout\,
	datab => \counter0|process_0~4_combout\,
	datac => \SyncGen|Mod0|auto_generated|divider|divider|StageOut[630]~656_combout\,
	datad => \counter0|process_0~16_combout\,
	combout => \counter0|process_0~17_combout\);

-- Location: LCCOMB_X77_Y32_N26
\counter0|process_0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|process_0~18_combout\ = (\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~42_combout\ & ((\counter0|process_0~3_combout\) # ((\counter0|process_0~1_combout\) # (\counter0|process_0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter0|process_0~3_combout\,
	datab => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~42_combout\,
	datac => \counter0|process_0~1_combout\,
	datad => \counter0|process_0~17_combout\,
	combout => \counter0|process_0~18_combout\);

-- Location: LCCOMB_X77_Y32_N16
\counter0|process_0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|process_0~28_combout\ = (\counter0|process_0~19_combout\) # ((\counter0|process_0~18_combout\) # ((\counter0|process_0~27_combout\ & !\SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter0|process_0~27_combout\,
	datab => \counter0|process_0~19_combout\,
	datac => \counter0|process_0~18_combout\,
	datad => \SyncGen|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~42_combout\,
	combout => \counter0|process_0~28_combout\);

-- Location: LCCOMB_X77_Y32_N2
\counter0|s_count[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|s_count[1]~1_combout\ = (\deb2|s_cleanOut~q\) # (!\counter0|process_0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb2|s_cleanOut~q\,
	datad => \counter0|process_0~28_combout\,
	combout => \counter0|s_count[1]~1_combout\);

-- Location: FF_X77_Y32_N15
\counter0|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter0|s_count[0]~_wirecell_combout\,
	sclr => \deb2|s_cleanOut~q\,
	ena => \counter0|s_count[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter0|s_count\(0));

-- Location: LCCOMB_X77_Y32_N6
\counter0|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|Add0~1_cout\ = CARRY(\counter0|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counter0|s_count\(0),
	datad => VCC,
	cout => \counter0|Add0~1_cout\);

-- Location: LCCOMB_X77_Y32_N8
\counter0|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|Add0~2_combout\ = (\s_currentState_m~q\ & ((\counter0|s_count\(1) & (\counter0|Add0~1_cout\ & VCC)) # (!\counter0|s_count\(1) & (!\counter0|Add0~1_cout\)))) # (!\s_currentState_m~q\ & ((\counter0|s_count\(1) & (!\counter0|Add0~1_cout\)) # 
-- (!\counter0|s_count\(1) & ((\counter0|Add0~1_cout\) # (GND)))))
-- \counter0|Add0~3\ = CARRY((\s_currentState_m~q\ & (!\counter0|s_count\(1) & !\counter0|Add0~1_cout\)) # (!\s_currentState_m~q\ & ((!\counter0|Add0~1_cout\) # (!\counter0|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_currentState_m~q\,
	datab => \counter0|s_count\(1),
	datad => VCC,
	cin => \counter0|Add0~1_cout\,
	combout => \counter0|Add0~2_combout\,
	cout => \counter0|Add0~3\);

-- Location: LCCOMB_X77_Y32_N4
\counter0|s_count~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|s_count~2_combout\ = (!\deb2|s_cleanOut~q\ & (\counter0|Add0~2_combout\ & \counter0|TC~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_cleanOut~q\,
	datac => \counter0|Add0~2_combout\,
	datad => \counter0|TC~3_combout\,
	combout => \counter0|s_count~2_combout\);

-- Location: FF_X77_Y32_N5
\counter0|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter0|s_count~2_combout\,
	ena => \counter0|s_count[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter0|s_count\(1));

-- Location: LCCOMB_X77_Y32_N10
\counter0|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|Add0~4_combout\ = ((\counter0|s_count\(2) $ (\s_currentState_m~q\ $ (!\counter0|Add0~3\)))) # (GND)
-- \counter0|Add0~5\ = CARRY((\counter0|s_count\(2) & ((\s_currentState_m~q\) # (!\counter0|Add0~3\))) # (!\counter0|s_count\(2) & (\s_currentState_m~q\ & !\counter0|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counter0|s_count\(2),
	datab => \s_currentState_m~q\,
	datad => VCC,
	cin => \counter0|Add0~3\,
	combout => \counter0|Add0~4_combout\,
	cout => \counter0|Add0~5\);

-- Location: LCCOMB_X77_Y32_N12
\counter0|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|Add0~6_combout\ = \s_currentState_m~q\ $ (\counter0|Add0~5\ $ (\counter0|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \s_currentState_m~q\,
	datad => \counter0|s_count\(3),
	cin => \counter0|Add0~5\,
	combout => \counter0|Add0~6_combout\);

-- Location: LCCOMB_X77_Y32_N20
\counter0|s_count~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|s_count~3_combout\ = (\counter0|TC~3_combout\ & (\counter0|Add0~6_combout\)) # (!\counter0|TC~3_combout\ & ((\s_currentState_m~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter0|Add0~6_combout\,
	datac => \s_currentState_m~q\,
	datad => \counter0|TC~3_combout\,
	combout => \counter0|s_count~3_combout\);

-- Location: FF_X77_Y32_N21
\counter0|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter0|s_count~3_combout\,
	sclr => \deb2|s_cleanOut~q\,
	ena => \counter0|s_count[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter0|s_count\(3));

-- Location: LCCOMB_X77_Y32_N18
\counter0|TC~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|TC~2_combout\ = (\counter0|s_count\(0) & (!\s_currentState_m~q\ & \counter0|s_count\(3))) # (!\counter0|s_count\(0) & (\s_currentState_m~q\ & !\counter0|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counter0|s_count\(0),
	datac => \s_currentState_m~q\,
	datad => \counter0|s_count\(3),
	combout => \counter0|TC~2_combout\);

-- Location: LCCOMB_X77_Y32_N28
\counter0|TC~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|TC~3_combout\ = (\counter0|s_count\(1)) # ((\counter0|s_count\(2)) # (!\counter0|TC~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counter0|s_count\(1),
	datac => \counter0|s_count\(2),
	datad => \counter0|TC~2_combout\,
	combout => \counter0|TC~3_combout\);

-- Location: LCCOMB_X77_Y32_N30
\counter0|s_count~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|s_count~0_combout\ = (\counter0|TC~3_combout\ & (!\deb2|s_cleanOut~q\ & \counter0|Add0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counter0|TC~3_combout\,
	datac => \deb2|s_cleanOut~q\,
	datad => \counter0|Add0~4_combout\,
	combout => \counter0|s_count~0_combout\);

-- Location: FF_X77_Y32_N31
\counter0|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter0|s_count~0_combout\,
	ena => \counter0|s_count[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter0|s_count\(2));

-- Location: LCCOMB_X77_Y32_N0
\counter0|TC~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter0|TC~4_combout\ = (!\counter0|s_count\(2) & (\counter0|TC~2_combout\ & (!\counter0|s_count\(1) & !\counter0|process_0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter0|s_count\(2),
	datab => \counter0|TC~2_combout\,
	datac => \counter0|s_count\(1),
	datad => \counter0|process_0~28_combout\,
	combout => \counter0|TC~4_combout\);

-- Location: FF_X77_Y32_N1
\counter0|TC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter0|TC~4_combout\,
	sclr => \deb2|s_cleanOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter0|TC~q\);

-- Location: LCCOMB_X80_Y28_N28
\counter1|s_count[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter1|s_count[1]~1_combout\ = (\deb2|s_cleanOut~q\) # ((!\s_currentState.clearStop~q\ & (\counter0|TC~q\ & \s_currentState.stop~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_cleanOut~q\,
	datab => \s_currentState.clearStop~q\,
	datac => \counter0|TC~q\,
	datad => \s_currentState.stop~q\,
	combout => \counter1|s_count[1]~1_combout\);

-- Location: FF_X81_Y27_N31
\counter1|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter1|s_count[0]~_wirecell_combout\,
	sclr => \deb2|s_cleanOut~q\,
	ena => \counter1|s_count[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter1|s_count\(0));

-- Location: LCCOMB_X80_Y26_N12
\counter1|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter1|Add0~1_cout\ = CARRY(\counter1|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counter1|s_count\(0),
	datad => VCC,
	cout => \counter1|Add0~1_cout\);

-- Location: LCCOMB_X80_Y26_N14
\counter1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter1|Add0~2_combout\ = (\counter1|s_count\(1) & ((\s_currentState_m~q\ & (\counter1|Add0~1_cout\ & VCC)) # (!\s_currentState_m~q\ & (!\counter1|Add0~1_cout\)))) # (!\counter1|s_count\(1) & ((\s_currentState_m~q\ & (!\counter1|Add0~1_cout\)) # 
-- (!\s_currentState_m~q\ & ((\counter1|Add0~1_cout\) # (GND)))))
-- \counter1|Add0~3\ = CARRY((\counter1|s_count\(1) & (!\s_currentState_m~q\ & !\counter1|Add0~1_cout\)) # (!\counter1|s_count\(1) & ((!\counter1|Add0~1_cout\) # (!\s_currentState_m~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counter1|s_count\(1),
	datab => \s_currentState_m~q\,
	datad => VCC,
	cin => \counter1|Add0~1_cout\,
	combout => \counter1|Add0~2_combout\,
	cout => \counter1|Add0~3\);

-- Location: LCCOMB_X80_Y26_N16
\counter1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter1|Add0~4_combout\ = ((\counter1|s_count\(2) $ (\s_currentState_m~q\ $ (!\counter1|Add0~3\)))) # (GND)
-- \counter1|Add0~5\ = CARRY((\counter1|s_count\(2) & ((\s_currentState_m~q\) # (!\counter1|Add0~3\))) # (!\counter1|s_count\(2) & (\s_currentState_m~q\ & !\counter1|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counter1|s_count\(2),
	datab => \s_currentState_m~q\,
	datad => VCC,
	cin => \counter1|Add0~3\,
	combout => \counter1|Add0~4_combout\,
	cout => \counter1|Add0~5\);

-- Location: LCCOMB_X80_Y26_N26
\counter1|s_count~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter1|s_count~0_combout\ = (\counter1|TC~3_combout\ & (!\deb2|s_cleanOut~q\ & \counter1|Add0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter1|TC~3_combout\,
	datac => \deb2|s_cleanOut~q\,
	datad => \counter1|Add0~4_combout\,
	combout => \counter1|s_count~0_combout\);

-- Location: FF_X80_Y26_N27
\counter1|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter1|s_count~0_combout\,
	ena => \counter1|s_count[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter1|s_count\(2));

-- Location: LCCOMB_X80_Y26_N18
\counter1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter1|Add0~6_combout\ = \s_currentState_m~q\ $ (\counter1|Add0~5\ $ (\counter1|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \s_currentState_m~q\,
	datad => \counter1|s_count\(3),
	cin => \counter1|Add0~5\,
	combout => \counter1|Add0~6_combout\);

-- Location: LCCOMB_X80_Y26_N24
\counter1|s_count~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter1|s_count~3_combout\ = (\counter1|TC~3_combout\ & ((\counter1|Add0~6_combout\))) # (!\counter1|TC~3_combout\ & (\s_currentState_m~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter1|TC~3_combout\,
	datab => \s_currentState_m~q\,
	datad => \counter1|Add0~6_combout\,
	combout => \counter1|s_count~3_combout\);

-- Location: FF_X80_Y26_N25
\counter1|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter1|s_count~3_combout\,
	sclr => \deb2|s_cleanOut~q\,
	ena => \counter1|s_count[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter1|s_count\(3));

-- Location: LCCOMB_X80_Y26_N4
\counter1|TC~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter1|TC~2_combout\ = (\s_currentState_m~q\ & (!\counter1|s_count\(0) & !\counter1|s_count\(3))) # (!\s_currentState_m~q\ & (\counter1|s_count\(0) & \counter1|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \s_currentState_m~q\,
	datac => \counter1|s_count\(0),
	datad => \counter1|s_count\(3),
	combout => \counter1|TC~2_combout\);

-- Location: LCCOMB_X80_Y26_N10
\counter1|TC~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter1|TC~3_combout\ = (\counter1|s_count\(2)) # ((\counter1|s_count\(1)) # (!\counter1|TC~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter1|s_count\(2),
	datac => \counter1|TC~2_combout\,
	datad => \counter1|s_count\(1),
	combout => \counter1|TC~3_combout\);

-- Location: LCCOMB_X80_Y26_N6
\counter1|s_count~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter1|s_count~2_combout\ = (!\deb2|s_cleanOut~q\ & (\counter1|Add0~2_combout\ & \counter1|TC~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_cleanOut~q\,
	datac => \counter1|Add0~2_combout\,
	datad => \counter1|TC~3_combout\,
	combout => \counter1|s_count~2_combout\);

-- Location: FF_X80_Y26_N7
\counter1|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter1|s_count~2_combout\,
	ena => \counter1|s_count[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter1|s_count\(1));

-- Location: LCCOMB_X79_Y26_N16
\s_max_value~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_max_value~1_combout\ = (!\counter1|s_count\(1) & (!\counter0|s_count\(1) & (!\counter0|s_count\(2) & !\counter1|s_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter1|s_count\(1),
	datab => \counter0|s_count\(1),
	datac => \counter0|s_count\(2),
	datad => \counter1|s_count\(2),
	combout => \s_max_value~1_combout\);

-- Location: LCCOMB_X81_Y26_N28
\counter3|s_count[0]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter3|s_count[0]~_wirecell_combout\ = !\counter3|s_count\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counter3|s_count\(0),
	combout => \counter3|s_count[0]~_wirecell_combout\);

-- Location: LCCOMB_X80_Y28_N24
\counter1|TC~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter1|TC~4_combout\ = (!\counter1|TC~3_combout\ & (\counter0|TC~q\ & (!\s_currentState.clearStop~q\ & \s_currentState.stop~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter1|TC~3_combout\,
	datab => \counter0|TC~q\,
	datac => \s_currentState.clearStop~q\,
	datad => \s_currentState.stop~q\,
	combout => \counter1|TC~4_combout\);

-- Location: FF_X80_Y28_N25
\counter1|TC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter1|TC~4_combout\,
	sclr => \deb2|s_cleanOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter1|TC~q\);

-- Location: LCCOMB_X81_Y27_N4
\counter2|s_count[0]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter2|s_count[0]~_wirecell_combout\ = !\counter2|s_count\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counter2|s_count\(0),
	combout => \counter2|s_count[0]~_wirecell_combout\);

-- Location: LCCOMB_X80_Y28_N30
\counter2|s_count[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter2|s_count[1]~1_combout\ = (\deb2|s_cleanOut~q\) # ((\s_currentState.stop~q\ & (!\s_currentState.clearStop~q\ & \counter1|TC~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_currentState.stop~q\,
	datab => \deb2|s_cleanOut~q\,
	datac => \s_currentState.clearStop~q\,
	datad => \counter1|TC~q\,
	combout => \counter2|s_count[1]~1_combout\);

-- Location: FF_X81_Y27_N5
\counter2|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter2|s_count[0]~_wirecell_combout\,
	sclr => \deb2|s_cleanOut~q\,
	ena => \counter2|s_count[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter2|s_count\(0));

-- Location: LCCOMB_X81_Y27_N16
\counter2|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter2|Add0~1_cout\ = CARRY(\counter2|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counter2|s_count\(0),
	datad => VCC,
	cout => \counter2|Add0~1_cout\);

-- Location: LCCOMB_X81_Y27_N18
\counter2|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter2|Add0~2_combout\ = (\counter2|s_count\(1) & ((\s_currentState_m~q\ & (\counter2|Add0~1_cout\ & VCC)) # (!\s_currentState_m~q\ & (!\counter2|Add0~1_cout\)))) # (!\counter2|s_count\(1) & ((\s_currentState_m~q\ & (!\counter2|Add0~1_cout\)) # 
-- (!\s_currentState_m~q\ & ((\counter2|Add0~1_cout\) # (GND)))))
-- \counter2|Add0~3\ = CARRY((\counter2|s_count\(1) & (!\s_currentState_m~q\ & !\counter2|Add0~1_cout\)) # (!\counter2|s_count\(1) & ((!\counter2|Add0~1_cout\) # (!\s_currentState_m~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counter2|s_count\(1),
	datab => \s_currentState_m~q\,
	datad => VCC,
	cin => \counter2|Add0~1_cout\,
	combout => \counter2|Add0~2_combout\,
	cout => \counter2|Add0~3\);

-- Location: LCCOMB_X81_Y27_N8
\counter2|s_count~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter2|s_count~2_combout\ = (\counter2|Add0~2_combout\ & (!\deb2|s_cleanOut~q\ & \counter2|TC~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counter2|Add0~2_combout\,
	datac => \deb2|s_cleanOut~q\,
	datad => \counter2|TC~3_combout\,
	combout => \counter2|s_count~2_combout\);

-- Location: FF_X81_Y27_N9
\counter2|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter2|s_count~2_combout\,
	ena => \counter2|s_count[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter2|s_count\(1));

-- Location: LCCOMB_X81_Y27_N20
\counter2|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter2|Add0~4_combout\ = ((\counter2|s_count\(2) $ (\s_currentState_m~q\ $ (!\counter2|Add0~3\)))) # (GND)
-- \counter2|Add0~5\ = CARRY((\counter2|s_count\(2) & ((\s_currentState_m~q\) # (!\counter2|Add0~3\))) # (!\counter2|s_count\(2) & (\s_currentState_m~q\ & !\counter2|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counter2|s_count\(2),
	datab => \s_currentState_m~q\,
	datad => VCC,
	cin => \counter2|Add0~3\,
	combout => \counter2|Add0~4_combout\,
	cout => \counter2|Add0~5\);

-- Location: LCCOMB_X81_Y27_N26
\counter2|s_count~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter2|s_count~0_combout\ = (\counter2|Add0~4_combout\ & (!\deb2|s_cleanOut~q\ & \counter2|TC~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counter2|Add0~4_combout\,
	datac => \deb2|s_cleanOut~q\,
	datad => \counter2|TC~3_combout\,
	combout => \counter2|s_count~0_combout\);

-- Location: FF_X81_Y27_N27
\counter2|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter2|s_count~0_combout\,
	ena => \counter2|s_count[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter2|s_count\(2));

-- Location: LCCOMB_X81_Y27_N22
\counter2|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter2|Add0~6_combout\ = \s_currentState_m~q\ $ (\counter2|Add0~5\ $ (\counter2|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \s_currentState_m~q\,
	datad => \counter2|s_count\(3),
	cin => \counter2|Add0~5\,
	combout => \counter2|Add0~6_combout\);

-- Location: LCCOMB_X81_Y27_N24
\counter2|s_count~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter2|s_count~3_combout\ = (\counter2|TC~3_combout\ & ((\counter2|Add0~6_combout\))) # (!\counter2|TC~3_combout\ & (\s_currentState_m~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \s_currentState_m~q\,
	datac => \counter2|Add0~6_combout\,
	datad => \counter2|TC~3_combout\,
	combout => \counter2|s_count~3_combout\);

-- Location: FF_X81_Y27_N25
\counter2|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter2|s_count~3_combout\,
	sclr => \deb2|s_cleanOut~q\,
	ena => \counter2|s_count[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter2|s_count\(3));

-- Location: LCCOMB_X81_Y27_N14
\counter2|TC~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter2|TC~2_combout\ = (\counter2|s_count\(0) & (!\s_currentState_m~q\ & \counter2|s_count\(3))) # (!\counter2|s_count\(0) & (\s_currentState_m~q\ & !\counter2|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counter2|s_count\(0),
	datac => \s_currentState_m~q\,
	datad => \counter2|s_count\(3),
	combout => \counter2|TC~2_combout\);

-- Location: LCCOMB_X81_Y27_N0
\counter2|TC~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter2|TC~3_combout\ = (\counter2|s_count\(1)) # ((\counter2|s_count\(2)) # (!\counter2|TC~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter2|s_count\(1),
	datab => \counter2|TC~2_combout\,
	datac => \counter2|s_count\(2),
	combout => \counter2|TC~3_combout\);

-- Location: LCCOMB_X80_Y28_N10
\counter2|TC~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter2|TC~4_combout\ = (\s_currentState.stop~q\ & (\counter1|TC~q\ & (!\s_currentState.clearStop~q\ & !\counter2|TC~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_currentState.stop~q\,
	datab => \counter1|TC~q\,
	datac => \s_currentState.clearStop~q\,
	datad => \counter2|TC~3_combout\,
	combout => \counter2|TC~4_combout\);

-- Location: FF_X80_Y28_N11
\counter2|TC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter2|TC~4_combout\,
	sclr => \deb2|s_cleanOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter2|TC~q\);

-- Location: LCCOMB_X81_Y26_N26
\counter3|s_count[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter3|s_count[1]~1_combout\ = (\deb2|s_cleanOut~q\) # ((\s_currentState.stop~q\ & (\counter2|TC~q\ & !\s_currentState.clearStop~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_currentState.stop~q\,
	datab => \deb2|s_cleanOut~q\,
	datac => \counter2|TC~q\,
	datad => \s_currentState.clearStop~q\,
	combout => \counter3|s_count[1]~1_combout\);

-- Location: FF_X81_Y26_N29
\counter3|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter3|s_count[0]~_wirecell_combout\,
	sclr => \deb2|s_cleanOut~q\,
	ena => \counter3|s_count[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter3|s_count\(0));

-- Location: LCCOMB_X81_Y26_N12
\counter3|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter3|Add0~1_cout\ = CARRY(\counter3|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counter3|s_count\(0),
	datad => VCC,
	cout => \counter3|Add0~1_cout\);

-- Location: LCCOMB_X81_Y26_N14
\counter3|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter3|Add0~2_combout\ = (\s_currentState_m~q\ & ((\counter3|s_count\(1) & (\counter3|Add0~1_cout\ & VCC)) # (!\counter3|s_count\(1) & (!\counter3|Add0~1_cout\)))) # (!\s_currentState_m~q\ & ((\counter3|s_count\(1) & (!\counter3|Add0~1_cout\)) # 
-- (!\counter3|s_count\(1) & ((\counter3|Add0~1_cout\) # (GND)))))
-- \counter3|Add0~3\ = CARRY((\s_currentState_m~q\ & (!\counter3|s_count\(1) & !\counter3|Add0~1_cout\)) # (!\s_currentState_m~q\ & ((!\counter3|Add0~1_cout\) # (!\counter3|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_currentState_m~q\,
	datab => \counter3|s_count\(1),
	datad => VCC,
	cin => \counter3|Add0~1_cout\,
	combout => \counter3|Add0~2_combout\,
	cout => \counter3|Add0~3\);

-- Location: LCCOMB_X81_Y26_N16
\counter3|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter3|Add0~4_combout\ = ((\counter3|s_count\(2) $ (\s_currentState_m~q\ $ (!\counter3|Add0~3\)))) # (GND)
-- \counter3|Add0~5\ = CARRY((\counter3|s_count\(2) & ((\s_currentState_m~q\) # (!\counter3|Add0~3\))) # (!\counter3|s_count\(2) & (\s_currentState_m~q\ & !\counter3|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counter3|s_count\(2),
	datab => \s_currentState_m~q\,
	datad => VCC,
	cin => \counter3|Add0~3\,
	combout => \counter3|Add0~4_combout\,
	cout => \counter3|Add0~5\);

-- Location: LCCOMB_X81_Y26_N10
\counter3|s_count~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter3|s_count~0_combout\ = (\counter3|TC~3_combout\ & ((\counter3|Add0~4_combout\))) # (!\counter3|TC~3_combout\ & (\s_currentState_m~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter3|TC~3_combout\,
	datac => \s_currentState_m~q\,
	datad => \counter3|Add0~4_combout\,
	combout => \counter3|s_count~0_combout\);

-- Location: FF_X81_Y26_N11
\counter3|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter3|s_count~0_combout\,
	sclr => \deb2|s_cleanOut~q\,
	ena => \counter3|s_count[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter3|s_count\(2));

-- Location: LCCOMB_X81_Y26_N18
\counter3|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter3|Add0~6_combout\ = \counter3|s_count\(3) $ (\counter3|Add0~5\ $ (\s_currentState_m~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counter3|s_count\(3),
	datad => \s_currentState_m~q\,
	cin => \counter3|Add0~5\,
	combout => \counter3|Add0~6_combout\);

-- Location: LCCOMB_X81_Y26_N30
\counter3|s_count~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter3|s_count~3_combout\ = (\counter3|TC~3_combout\ & (!\deb2|s_cleanOut~q\ & \counter3|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter3|TC~3_combout\,
	datab => \deb2|s_cleanOut~q\,
	datad => \counter3|Add0~6_combout\,
	combout => \counter3|s_count~3_combout\);

-- Location: FF_X81_Y26_N31
\counter3|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter3|s_count~3_combout\,
	ena => \counter3|s_count[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter3|s_count\(3));

-- Location: LCCOMB_X81_Y26_N20
\counter3|TC~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter3|TC~2_combout\ = (\counter3|s_count\(2) & (!\s_currentState_m~q\ & \counter3|s_count\(0))) # (!\counter3|s_count\(2) & (\s_currentState_m~q\ & !\counter3|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter3|s_count\(2),
	datac => \s_currentState_m~q\,
	datad => \counter3|s_count\(0),
	combout => \counter3|TC~2_combout\);

-- Location: LCCOMB_X81_Y26_N22
\counter3|TC~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter3|TC~3_combout\ = (\counter3|s_count\(1)) # ((\counter3|s_count\(3)) # (!\counter3|TC~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counter3|s_count\(1),
	datac => \counter3|s_count\(3),
	datad => \counter3|TC~2_combout\,
	combout => \counter3|TC~3_combout\);

-- Location: LCCOMB_X81_Y26_N2
\counter3|s_count~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter3|s_count~2_combout\ = (\counter3|Add0~2_combout\ & (\counter3|TC~3_combout\ & !\deb2|s_cleanOut~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counter3|Add0~2_combout\,
	datac => \counter3|TC~3_combout\,
	datad => \deb2|s_cleanOut~q\,
	combout => \counter3|s_count~2_combout\);

-- Location: FF_X81_Y26_N3
\counter3|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter3|s_count~2_combout\,
	ena => \counter3|s_count[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter3|s_count\(1));

-- Location: LCCOMB_X80_Y27_N12
\s_max_value~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_max_value~2_combout\ = (!\counter3|s_count\(1) & (!\counter2|s_count\(1) & (!\counter3|s_count\(3) & !\counter2|s_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter3|s_count\(1),
	datab => \counter2|s_count\(1),
	datac => \counter3|s_count\(3),
	datad => \counter2|s_count\(2),
	combout => \s_max_value~2_combout\);

-- Location: LCCOMB_X79_Y27_N8
\counter5|s_count[0]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter5|s_count[0]~_wirecell_combout\ = !\counter5|s_count\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counter5|s_count\(0),
	combout => \counter5|s_count[0]~_wirecell_combout\);

-- Location: LCCOMB_X80_Y27_N22
\s_max_value~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_max_value~0_combout\ = (!\counter4|s_count\(1) & !\counter4|s_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counter4|s_count\(1),
	datad => \counter4|s_count\(2),
	combout => \s_max_value~0_combout\);

-- Location: LCCOMB_X81_Y28_N28
\counter4|s_count~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter4|s_count~11_combout\ = (\s_max_value~0_combout\ & (\counter4|s_count\(0) & (\s_currentState_m~q\ $ (\counter4|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_currentState_m~q\,
	datab => \counter4|s_count\(3),
	datac => \s_max_value~0_combout\,
	datad => \counter4|s_count\(0),
	combout => \counter4|s_count~11_combout\);

-- Location: LCCOMB_X81_Y26_N4
\counter3|TC~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter3|TC~4_combout\ = (\counter2|TC~q\ & (!\s_currentState.clearStop~q\ & (!\counter3|TC~3_combout\ & \s_currentState.stop~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter2|TC~q\,
	datab => \s_currentState.clearStop~q\,
	datac => \counter3|TC~3_combout\,
	datad => \s_currentState.stop~q\,
	combout => \counter3|TC~4_combout\);

-- Location: FF_X81_Y26_N5
\counter3|TC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter3|TC~4_combout\,
	sclr => \deb2|s_cleanOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter3|TC~q\);

-- Location: LCCOMB_X81_Y26_N8
\counter4|TC~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter4|TC~0_combout\ = (\s_currentState.stop~q\ & (\counter3|TC~q\ & !\s_currentState.clearStop~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_currentState.stop~q\,
	datac => \counter3|TC~q\,
	datad => \s_currentState.clearStop~q\,
	combout => \counter4|TC~0_combout\);

-- Location: LCCOMB_X81_Y28_N0
\counter4|s_count~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter4|s_count~12_combout\ = (\counter4|TC~0_combout\ & ((\counter4|s_count~11_combout\ & (!\s_currentState_m~q\)) # (!\counter4|s_count~11_combout\ & ((!\counter4|s_count\(0)))))) # (!\counter4|TC~0_combout\ & (((\counter4|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_currentState_m~q\,
	datab => \counter4|s_count~11_combout\,
	datac => \counter4|s_count\(0),
	datad => \counter4|TC~0_combout\,
	combout => \counter4|s_count~12_combout\);

-- Location: FF_X81_Y28_N1
\counter4|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter4|s_count~12_combout\,
	asdata => VCC,
	sload => \deb2|s_cleanOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter4|s_count\(0));

-- Location: LCCOMB_X80_Y27_N24
\counter4|s_count[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter4|s_count[1]~4_cout\ = CARRY(\counter4|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counter4|s_count\(0),
	datad => VCC,
	cout => \counter4|s_count[1]~4_cout\);

-- Location: LCCOMB_X80_Y27_N26
\counter4|s_count[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter4|s_count[1]~5_combout\ = (\counter4|s_count\(1) & ((\s_currentState_m~q\ & (\counter4|s_count[1]~4_cout\ & VCC)) # (!\s_currentState_m~q\ & (!\counter4|s_count[1]~4_cout\)))) # (!\counter4|s_count\(1) & ((\s_currentState_m~q\ & 
-- (!\counter4|s_count[1]~4_cout\)) # (!\s_currentState_m~q\ & ((\counter4|s_count[1]~4_cout\) # (GND)))))
-- \counter4|s_count[1]~6\ = CARRY((\counter4|s_count\(1) & (!\s_currentState_m~q\ & !\counter4|s_count[1]~4_cout\)) # (!\counter4|s_count\(1) & ((!\counter4|s_count[1]~4_cout\) # (!\s_currentState_m~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counter4|s_count\(1),
	datab => \s_currentState_m~q\,
	datad => VCC,
	cin => \counter4|s_count[1]~4_cout\,
	combout => \counter4|s_count[1]~5_combout\,
	cout => \counter4|s_count[1]~6\);

-- Location: LCCOMB_X80_Y27_N16
\counter4|TC~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter4|TC~1_combout\ = (!\counter4|s_count\(2) & (!\counter4|s_count\(1) & \counter4|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counter4|s_count\(2),
	datac => \counter4|s_count\(1),
	datad => \counter4|s_count\(0),
	combout => \counter4|TC~1_combout\);

-- Location: LCCOMB_X81_Y27_N6
\counter4|s_count[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter4|s_count[2]~9_combout\ = (\deb2|s_cleanOut~q\) # ((\counter4|TC~1_combout\ & (\s_currentState_m~q\ $ (\counter4|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter4|TC~1_combout\,
	datab => \s_currentState_m~q\,
	datac => \deb2|s_cleanOut~q\,
	datad => \counter4|s_count\(3),
	combout => \counter4|s_count[2]~9_combout\);

-- Location: LCCOMB_X81_Y26_N0
\counter4|s_count[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter4|s_count[2]~10_combout\ = (\deb2|s_cleanOut~q\) # ((\s_currentState.stop~q\ & (\counter3|TC~q\ & !\s_currentState.clearStop~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_currentState.stop~q\,
	datab => \deb2|s_cleanOut~q\,
	datac => \counter3|TC~q\,
	datad => \s_currentState.clearStop~q\,
	combout => \counter4|s_count[2]~10_combout\);

-- Location: FF_X80_Y27_N27
\counter4|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter4|s_count[1]~5_combout\,
	sclr => \counter4|s_count[2]~9_combout\,
	ena => \counter4|s_count[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter4|s_count\(1));

-- Location: LCCOMB_X80_Y27_N28
\counter4|s_count[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter4|s_count[2]~7_combout\ = ((\s_currentState_m~q\ $ (\counter4|s_count\(2) $ (!\counter4|s_count[1]~6\)))) # (GND)
-- \counter4|s_count[2]~8\ = CARRY((\s_currentState_m~q\ & ((\counter4|s_count\(2)) # (!\counter4|s_count[1]~6\))) # (!\s_currentState_m~q\ & (\counter4|s_count\(2) & !\counter4|s_count[1]~6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_currentState_m~q\,
	datab => \counter4|s_count\(2),
	datad => VCC,
	cin => \counter4|s_count[1]~6\,
	combout => \counter4|s_count[2]~7_combout\,
	cout => \counter4|s_count[2]~8\);

-- Location: FF_X80_Y27_N29
\counter4|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter4|s_count[2]~7_combout\,
	sclr => \counter4|s_count[2]~9_combout\,
	ena => \counter4|s_count[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter4|s_count\(2));

-- Location: LCCOMB_X80_Y27_N30
\counter4|s_count[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter4|s_count[3]~13_combout\ = \s_currentState_m~q\ $ (\counter4|s_count[2]~8\ $ (\counter4|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_currentState_m~q\,
	datad => \counter4|s_count\(3),
	cin => \counter4|s_count[2]~8\,
	combout => \counter4|s_count[3]~13_combout\);

-- Location: FF_X80_Y27_N31
\counter4|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter4|s_count[3]~13_combout\,
	sclr => \counter4|s_count[2]~9_combout\,
	ena => \counter4|s_count[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter4|s_count\(3));

-- Location: LCCOMB_X80_Y28_N16
\counter4|TC~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter4|TC~2_combout\ = (\counter4|s_count\(3) & (\counter4|TC~0_combout\ & (!\s_currentState_m~q\ & \counter4|TC~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter4|s_count\(3),
	datab => \counter4|TC~0_combout\,
	datac => \s_currentState_m~q\,
	datad => \counter4|TC~1_combout\,
	combout => \counter4|TC~2_combout\);

-- Location: FF_X80_Y28_N17
\counter4|TC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter4|TC~2_combout\,
	sclr => \deb2|s_cleanOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter4|TC~q\);

-- Location: LCCOMB_X79_Y27_N2
\counter5|s_count[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter5|s_count[1]~1_combout\ = (\deb2|s_cleanOut~q\) # ((!\s_currentState.clearStop~q\ & (\s_currentState.stop~q\ & \counter4|TC~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_currentState.clearStop~q\,
	datab => \s_currentState.stop~q\,
	datac => \counter4|TC~q\,
	datad => \deb2|s_cleanOut~q\,
	combout => \counter5|s_count[1]~1_combout\);

-- Location: FF_X79_Y27_N9
\counter5|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter5|s_count[0]~_wirecell_combout\,
	sclr => \deb2|s_cleanOut~q\,
	ena => \counter5|s_count[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter5|s_count\(0));

-- Location: LCCOMB_X79_Y27_N22
\counter5|TC~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter5|TC~2_combout\ = (\counter5|s_count\(2) & (!\s_currentState_m~q\ & \counter5|s_count\(0))) # (!\counter5|s_count\(2) & (\s_currentState_m~q\ & !\counter5|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter5|s_count\(2),
	datab => \s_currentState_m~q\,
	datac => \counter5|s_count\(0),
	combout => \counter5|TC~2_combout\);

-- Location: LCCOMB_X79_Y27_N12
\counter5|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter5|Add0~1_cout\ = CARRY(\counter5|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counter5|s_count\(0),
	datad => VCC,
	cout => \counter5|Add0~1_cout\);

-- Location: LCCOMB_X79_Y27_N14
\counter5|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter5|Add0~2_combout\ = (\s_currentState_m~q\ & ((\counter5|s_count\(1) & (\counter5|Add0~1_cout\ & VCC)) # (!\counter5|s_count\(1) & (!\counter5|Add0~1_cout\)))) # (!\s_currentState_m~q\ & ((\counter5|s_count\(1) & (!\counter5|Add0~1_cout\)) # 
-- (!\counter5|s_count\(1) & ((\counter5|Add0~1_cout\) # (GND)))))
-- \counter5|Add0~3\ = CARRY((\s_currentState_m~q\ & (!\counter5|s_count\(1) & !\counter5|Add0~1_cout\)) # (!\s_currentState_m~q\ & ((!\counter5|Add0~1_cout\) # (!\counter5|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_currentState_m~q\,
	datab => \counter5|s_count\(1),
	datad => VCC,
	cin => \counter5|Add0~1_cout\,
	combout => \counter5|Add0~2_combout\,
	cout => \counter5|Add0~3\);

-- Location: LCCOMB_X79_Y27_N24
\counter5|s_count~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter5|s_count~2_combout\ = (!\deb2|s_cleanOut~q\ & (\counter5|Add0~2_combout\ & \counter5|TC~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_cleanOut~q\,
	datac => \counter5|Add0~2_combout\,
	datad => \counter5|TC~3_combout\,
	combout => \counter5|s_count~2_combout\);

-- Location: FF_X79_Y27_N25
\counter5|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter5|s_count~2_combout\,
	ena => \counter5|s_count[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter5|s_count\(1));

-- Location: LCCOMB_X79_Y27_N28
\counter5|TC~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter5|TC~3_combout\ = (\counter5|s_count\(3)) # ((\counter5|s_count\(1)) # (!\counter5|TC~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter5|s_count\(3),
	datac => \counter5|TC~2_combout\,
	datad => \counter5|s_count\(1),
	combout => \counter5|TC~3_combout\);

-- Location: LCCOMB_X79_Y27_N16
\counter5|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter5|Add0~4_combout\ = ((\counter5|s_count\(2) $ (\s_currentState_m~q\ $ (!\counter5|Add0~3\)))) # (GND)
-- \counter5|Add0~5\ = CARRY((\counter5|s_count\(2) & ((\s_currentState_m~q\) # (!\counter5|Add0~3\))) # (!\counter5|s_count\(2) & (\s_currentState_m~q\ & !\counter5|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counter5|s_count\(2),
	datab => \s_currentState_m~q\,
	datad => VCC,
	cin => \counter5|Add0~3\,
	combout => \counter5|Add0~4_combout\,
	cout => \counter5|Add0~5\);

-- Location: LCCOMB_X79_Y27_N30
\counter5|s_count~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter5|s_count~0_combout\ = (\counter5|TC~3_combout\ & ((\counter5|Add0~4_combout\))) # (!\counter5|TC~3_combout\ & (\s_currentState_m~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counter5|TC~3_combout\,
	datac => \s_currentState_m~q\,
	datad => \counter5|Add0~4_combout\,
	combout => \counter5|s_count~0_combout\);

-- Location: FF_X79_Y27_N31
\counter5|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter5|s_count~0_combout\,
	sclr => \deb2|s_cleanOut~q\,
	ena => \counter5|s_count[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter5|s_count\(2));

-- Location: LCCOMB_X79_Y27_N18
\counter5|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter5|Add0~6_combout\ = \s_currentState_m~q\ $ (\counter5|Add0~5\ $ (\counter5|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \s_currentState_m~q\,
	datad => \counter5|s_count\(3),
	cin => \counter5|Add0~5\,
	combout => \counter5|Add0~6_combout\);

-- Location: LCCOMB_X79_Y27_N6
\counter5|s_count~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter5|s_count~3_combout\ = (!\deb2|s_cleanOut~q\ & (\counter5|Add0~6_combout\ & \counter5|TC~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_cleanOut~q\,
	datab => \counter5|Add0~6_combout\,
	datad => \counter5|TC~3_combout\,
	combout => \counter5|s_count~3_combout\);

-- Location: FF_X79_Y27_N7
\counter5|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter5|s_count~3_combout\,
	ena => \counter5|s_count[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter5|s_count\(3));

-- Location: LCCOMB_X80_Y27_N10
\s_max_value~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_max_value~3_combout\ = (\s_max_value~2_combout\ & (!\counter5|s_count\(3) & (\s_max_value~0_combout\ & !\counter5|s_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_max_value~2_combout\,
	datab => \counter5|s_count\(3),
	datac => \s_max_value~0_combout\,
	datad => \counter5|s_count\(1),
	combout => \s_max_value~3_combout\);

-- Location: LCCOMB_X80_Y27_N0
\s_max_value~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_max_value~6_combout\ = (!\counter0|s_count\(0) & (\s_currentState_m~q\ & (!\counter0|s_count\(3) & !\counter4|s_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter0|s_count\(0),
	datab => \s_currentState_m~q\,
	datac => \counter0|s_count\(3),
	datad => \counter4|s_count\(0),
	combout => \s_max_value~6_combout\);

-- Location: LCCOMB_X80_Y26_N20
\s_max_value~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_max_value~4_combout\ = (!\counter5|s_count\(0) & (!\counter3|s_count\(2) & (!\counter5|s_count\(2) & !\counter3|s_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter5|s_count\(0),
	datab => \counter3|s_count\(2),
	datac => \counter5|s_count\(2),
	datad => \counter3|s_count\(0),
	combout => \s_max_value~4_combout\);

-- Location: LCCOMB_X81_Y27_N28
\s_max_value~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_max_value~5_combout\ = (!\counter1|s_count\(0) & (!\counter2|s_count\(3) & (!\counter2|s_count\(0) & !\counter1|s_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter1|s_count\(0),
	datab => \counter2|s_count\(3),
	datac => \counter2|s_count\(0),
	datad => \counter1|s_count\(3),
	combout => \s_max_value~5_combout\);

-- Location: LCCOMB_X81_Y27_N10
\s_max_value~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_max_value~7_combout\ = (\s_max_value~6_combout\ & (!\counter4|s_count\(3) & (\s_max_value~4_combout\ & \s_max_value~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_max_value~6_combout\,
	datab => \counter4|s_count\(3),
	datac => \s_max_value~4_combout\,
	datad => \s_max_value~5_combout\,
	combout => \s_max_value~7_combout\);

-- Location: LCCOMB_X80_Y26_N22
\s_max_value~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_max_value~9_combout\ = (\counter5|s_count\(0) & (\counter1|s_count\(0) & (\counter5|s_count\(2) & \counter1|s_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter5|s_count\(0),
	datab => \counter1|s_count\(0),
	datac => \counter5|s_count\(2),
	datad => \counter1|s_count\(3),
	combout => \s_max_value~9_combout\);

-- Location: LCCOMB_X80_Y27_N18
\s_max_value~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_max_value~10_combout\ = (\counter0|s_count\(0) & (!\s_currentState_m~q\ & (\counter0|s_count\(3) & \counter4|s_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter0|s_count\(0),
	datab => \s_currentState_m~q\,
	datac => \counter0|s_count\(3),
	datad => \counter4|s_count\(0),
	combout => \s_max_value~10_combout\);

-- Location: LCCOMB_X81_Y26_N6
\s_max_value~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_max_value~8_combout\ = (\counter3|s_count\(2) & (\counter3|s_count\(0) & (\counter2|s_count\(0) & \counter2|s_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter3|s_count\(2),
	datab => \counter3|s_count\(0),
	datac => \counter2|s_count\(0),
	datad => \counter2|s_count\(3),
	combout => \s_max_value~8_combout\);

-- Location: LCCOMB_X80_Y26_N0
\s_max_value~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_max_value~11_combout\ = (\s_max_value~9_combout\ & (\counter4|s_count\(3) & (\s_max_value~10_combout\ & \s_max_value~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_max_value~9_combout\,
	datab => \counter4|s_count\(3),
	datac => \s_max_value~10_combout\,
	datad => \s_max_value~8_combout\,
	combout => \s_max_value~11_combout\);

-- Location: LCCOMB_X80_Y26_N30
\s_max_value~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_max_value~12_combout\ = (\s_max_value~1_combout\ & (\s_max_value~3_combout\ & ((\s_max_value~7_combout\) # (\s_max_value~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_max_value~1_combout\,
	datab => \s_max_value~3_combout\,
	datac => \s_max_value~7_combout\,
	datad => \s_max_value~11_combout\,
	combout => \s_max_value~12_combout\);

-- Location: LCCOMB_X80_Y28_N18
\s_currentState~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_currentState~8_combout\ = (\deb1|s_cleanOut~q\ & ((\s_currentState.clearStart~q\) # ((\s_currentState.start~q\)))) # (!\deb1|s_cleanOut~q\ & (((!\s_currentState.stop~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_currentState.clearStart~q\,
	datab => \s_currentState.stop~q\,
	datac => \s_currentState.start~q\,
	datad => \deb1|s_cleanOut~q\,
	combout => \s_currentState~8_combout\);

-- Location: LCCOMB_X80_Y28_N4
\s_currentState~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_currentState~9_combout\ = (\deb2|s_cleanOut~q\) # ((!\s_currentState~8_combout\ & ((!\s_currentState.start~q\) # (!\s_max_value~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_max_value~12_combout\,
	datab => \deb2|s_cleanOut~q\,
	datac => \s_currentState.start~q\,
	datad => \s_currentState~8_combout\,
	combout => \s_currentState~9_combout\);

-- Location: FF_X80_Y28_N5
\s_currentState.stop\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_currentState~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_currentState.stop~q\);

-- Location: LCCOMB_X55_Y31_N20
\SyncGen|Equal1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~44_combout\ = ((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~814_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~813_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~814_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~813_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~44_combout\,
	combout => \SyncGen|Equal1~44_combout\);

-- Location: LCCOMB_X55_Y31_N30
\SyncGen|Equal1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~45_combout\ = (\SyncGen|Equal1~44_combout\ & (((!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~815_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~816_combout\)) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[638]~815_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[637]~816_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~44_combout\,
	datad => \SyncGen|Equal1~44_combout\,
	combout => \SyncGen|Equal1~45_combout\);

-- Location: LCCOMB_X55_Y31_N16
\DisplayCntrl|s_currentState~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCntrl|s_currentState~20_combout\ = ((!\s_currentState.stop~q\ & !\deb2|s_cleanOut~q\)) # (!\SyncGen|Equal1~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \s_currentState.stop~q\,
	datac => \SyncGen|Equal1~45_combout\,
	datad => \deb2|s_cleanOut~q\,
	combout => \DisplayCntrl|s_currentState~20_combout\);

-- Location: LCCOMB_X56_Y30_N30
\SyncGen|Equal1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~22_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[14]~20_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[13]~18_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[17]~26_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[18]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[14]~20_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[13]~18_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[17]~26_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[18]~28_combout\,
	combout => \SyncGen|Equal1~22_combout\);

-- Location: LCCOMB_X57_Y30_N8
\SyncGen|Equal1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~21_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[15]~22_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[11]~14_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[10]~12_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[12]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[15]~22_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[11]~14_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[10]~12_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[12]~16_combout\,
	combout => \SyncGen|Equal1~21_combout\);

-- Location: LCCOMB_X56_Y30_N28
\SyncGen|Equal1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~23_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[21]~34_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[16]~24_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[19]~30_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[20]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[21]~34_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[16]~24_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[19]~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[20]~32_combout\,
	combout => \SyncGen|Equal1~23_combout\);

-- Location: LCCOMB_X57_Y30_N10
\SyncGen|Equal1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~24_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~44_combout\) # ((\SyncGen|Equal1~22_combout\ & (\SyncGen|Equal1~21_combout\ & \SyncGen|Equal1~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Equal1~22_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~44_combout\,
	datac => \SyncGen|Equal1~21_combout\,
	datad => \SyncGen|Equal1~23_combout\,
	combout => \SyncGen|Equal1~24_combout\);

-- Location: LCCOMB_X56_Y31_N6
\SyncGen|Equal1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~25_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~44_combout\) # ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[7]~6_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~8_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[9]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[7]~6_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~8_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[9]~10_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~44_combout\,
	combout => \SyncGen|Equal1~25_combout\);

-- Location: LCCOMB_X55_Y30_N10
\SyncGen|Equal1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~47_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\) # ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~20_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[13]~18_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[21]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[14]~20_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[13]~18_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[21]~34_combout\,
	combout => \SyncGen|Equal1~47_combout\);

-- Location: LCCOMB_X55_Y30_N8
\SyncGen|Equal1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~48_combout\ = (\SyncGen|Equal1~47_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\) # ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[17]~26_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[18]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Equal1~47_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[17]~26_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[18]~28_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Equal1~48_combout\);

-- Location: LCCOMB_X53_Y30_N26
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[572]~678\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[572]~678_combout\ = (\clkDiv|s_divCounter\(3) & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(3),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[572]~678_combout\);

-- Location: LCCOMB_X53_Y30_N20
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[572]~677\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[572]~677_combout\ = (\clkDiv|s_divCounter\(3) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(3),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_22_result_int[23]~38_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[572]~677_combout\);

-- Location: LCCOMB_X53_Y30_N8
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~44_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[572]~678_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[572]~677_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[572]~678_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[572]~677_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~44_combout\);

-- Location: LCCOMB_X53_Y30_N22
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[626]~846\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[626]~846_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & 
-- (\clkDiv|s_divCounter\(3))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(3),
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~44_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[626]~846_combout\);

-- Location: LCCOMB_X53_Y30_N2
\SyncGen|Equal1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~33_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[626]~846_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~655_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~654_combout\ 
-- & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~658_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[626]~846_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[643]~655_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[644]~654_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[640]~658_combout\,
	combout => \SyncGen|Equal1~33_combout\);

-- Location: LCCOMB_X53_Y31_N14
\SyncGen|Equal1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~34_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~670_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~825_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~824_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~670_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~825_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~824_combout\,
	combout => \SyncGen|Equal1~34_combout\);

-- Location: LCCOMB_X54_Y30_N28
\SyncGen|Equal1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~32_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~652_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~651_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~650_combout\ 
-- & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~659_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[646]~652_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[647]~651_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[648]~650_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[639]~659_combout\,
	combout => \SyncGen|Equal1~32_combout\);

-- Location: LCCOMB_X54_Y30_N22
\SyncGen|Equal1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~35_combout\ = (\SyncGen|Equal1~33_combout\ & (!\SyncGen|Equal1~34_combout\ & \SyncGen|Equal1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Equal1~33_combout\,
	datac => \SyncGen|Equal1~34_combout\,
	datad => \SyncGen|Equal1~32_combout\,
	combout => \SyncGen|Equal1~35_combout\);

-- Location: LCCOMB_X53_Y30_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[599]~679\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[599]~679_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~44_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~44_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[599]~679_combout\);

-- Location: LCCOMB_X53_Y30_N10
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[599]~676\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[599]~676_combout\ = (\clkDiv|s_divCounter\(3) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clkDiv|s_divCounter\(3),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[599]~676_combout\);

-- Location: LCCOMB_X53_Y30_N30
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~44_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[599]~679_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[599]~676_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[599]~679_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[599]~676_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~44_combout\);

-- Location: LCCOMB_X55_Y31_N0
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[598]~681\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[598]~681_combout\ = (\clkDiv|s_divCounter\(2) & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(2),
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[598]~681_combout\);

-- Location: LCCOMB_X55_Y31_N14
\SyncGen|Mod1|auto_generated|divider|divider|StageOut[598]~680\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|StageOut[598]~680_combout\ = (\clkDiv|s_divCounter\(2) & \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(2),
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_23_result_int[24]~40_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[598]~680_combout\);

-- Location: LCCOMB_X55_Y31_N28
\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~46_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[598]~681_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[598]~680_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[598]~681_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[598]~680_combout\,
	combout => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~46_combout\);

-- Location: LCCOMB_X55_Y31_N26
\SyncGen|Equal1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~27_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & (\clkDiv|s_divCounter\(2))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|s_divCounter\(2),
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~46_combout\,
	combout => \SyncGen|Equal1~27_combout\);

-- Location: LCCOMB_X53_Y31_N2
\SyncGen|Equal1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~26_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~662_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~671_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~663_combout\ 
-- & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~826_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[636]~662_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[628]~671_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[635]~663_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[627]~826_combout\,
	combout => \SyncGen|Equal1~26_combout\);

-- Location: LCCOMB_X53_Y31_N28
\SyncGen|Equal1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~28_combout\ = (!\SyncGen|Equal1~27_combout\ & (\SyncGen|Equal1~26_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~44_combout\,
	datac => \SyncGen|Equal1~27_combout\,
	datad => \SyncGen|Equal1~26_combout\,
	combout => \SyncGen|Equal1~28_combout\);

-- Location: LCCOMB_X55_Y30_N4
\SyncGen|Equal1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~29_combout\ = (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~669_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~668_combout\ & (!\SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~665_combout\ 
-- & !\SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~664_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[629]~669_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~668_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[633]~665_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[634]~664_combout\,
	combout => \SyncGen|Equal1~29_combout\);

-- Location: LCCOMB_X55_Y30_N18
\SyncGen|Equal1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~49_combout\ = (\SyncGen|Equal1~29_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\) # ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~6_combout\ & 
-- !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[7]~6_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[8]~8_combout\,
	datac => \SyncGen|Equal1~29_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Equal1~49_combout\);

-- Location: LCCOMB_X56_Y30_N26
\SyncGen|Equal1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~30_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[23]~38_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[25]~42_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[22]~36_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[24]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[23]~38_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[25]~42_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[22]~36_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[24]~40_combout\,
	combout => \SyncGen|Equal1~30_combout\);

-- Location: LCCOMB_X57_Y30_N16
\SyncGen|Equal1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~31_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~44_combout\ & (\SyncGen|Equal1~28_combout\ & (\SyncGen|Equal1~49_combout\))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~44_combout\ & (((!\SyncGen|Equal1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Equal1~28_combout\,
	datab => \SyncGen|Equal1~49_combout\,
	datac => \SyncGen|Equal1~30_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~44_combout\,
	combout => \SyncGen|Equal1~31_combout\);

-- Location: LCCOMB_X57_Y30_N30
\SyncGen|Equal1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~36_combout\ = (\SyncGen|Equal1~31_combout\ & (((\SyncGen|Equal1~48_combout\ & \SyncGen|Equal1~35_combout\)) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Equal1~48_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~44_combout\,
	datac => \SyncGen|Equal1~35_combout\,
	datad => \SyncGen|Equal1~31_combout\,
	combout => \SyncGen|Equal1~36_combout\);

-- Location: LCCOMB_X57_Y31_N26
\SyncGen|Equal1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~39_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~823_combout\) # ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~822_combout\) # 
-- (\SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~821_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[630]~823_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[631]~822_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[632]~821_combout\,
	combout => \SyncGen|Equal1~39_combout\);

-- Location: LCCOMB_X57_Y31_N14
\SyncGen|Equal1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~37_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~44_combout\) # ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~2_combout\ & 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~4_combout\ & !\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~2_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~4_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~0_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~44_combout\,
	combout => \SyncGen|Equal1~37_combout\);

-- Location: LCCOMB_X57_Y31_N8
\SyncGen|Equal1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~38_combout\ = (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[599]~679_combout\) # 
-- ((\SyncGen|Mod1|auto_generated|divider|divider|StageOut[599]~676_combout\)))) # (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & (((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[599]~679_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|StageOut[599]~676_combout\,
	datac => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~44_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Equal1~38_combout\);

-- Location: LCCOMB_X57_Y31_N16
\SyncGen|Equal1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~50_combout\ = (!\SyncGen|Equal1~38_combout\ & ((\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & (!\clkDiv|s_divCounter\(2))) # 
-- (!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\ & ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(2),
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~46_combout\,
	datac => \SyncGen|Equal1~38_combout\,
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_24_result_int[25]~42_combout\,
	combout => \SyncGen|Equal1~50_combout\);

-- Location: LCCOMB_X57_Y31_N2
\SyncGen|Equal1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~51_combout\ = (!\clkDiv|s_divCounter\(1) & (!\clkDiv|s_divCounter\(0) & ((\SyncGen|Equal1~50_combout\) # (\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(1),
	datab => \SyncGen|Equal1~50_combout\,
	datac => \clkDiv|s_divCounter\(0),
	datad => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~44_combout\,
	combout => \SyncGen|Equal1~51_combout\);

-- Location: LCCOMB_X57_Y31_N12
\SyncGen|Equal1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~40_combout\ = (\SyncGen|Equal1~37_combout\ & (\SyncGen|Equal1~51_combout\ & ((!\SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~44_combout\) # (!\SyncGen|Equal1~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Equal1~39_combout\,
	datab => \SyncGen|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~44_combout\,
	datac => \SyncGen|Equal1~37_combout\,
	datad => \SyncGen|Equal1~51_combout\,
	combout => \SyncGen|Equal1~40_combout\);

-- Location: LCCOMB_X57_Y30_N24
\SyncGen|Equal1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~41_combout\ = (\SyncGen|Equal1~24_combout\ & (\SyncGen|Equal1~25_combout\ & (\SyncGen|Equal1~36_combout\ & \SyncGen|Equal1~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Equal1~24_combout\,
	datab => \SyncGen|Equal1~25_combout\,
	datac => \SyncGen|Equal1~36_combout\,
	datad => \SyncGen|Equal1~40_combout\,
	combout => \SyncGen|Equal1~41_combout\);

-- Location: LCCOMB_X57_Y30_N2
\DisplayCntrl|s_currentState~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCntrl|s_currentState~21_combout\ = (\SyncGen|Equal1~43_combout\ & (\SyncGen|Equal1~20_combout\ & (!\DisplayCntrl|s_currentState~20_combout\ & \SyncGen|Equal1~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Equal1~43_combout\,
	datab => \SyncGen|Equal1~20_combout\,
	datac => \DisplayCntrl|s_currentState~20_combout\,
	datad => \SyncGen|Equal1~41_combout\,
	combout => \DisplayCntrl|s_currentState~21_combout\);

-- Location: FF_X57_Y30_N5
\DisplayCntrl|s_currentState.E7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DisplayCntrl|s_currentState~22_combout\,
	ena => \DisplayCntrl|s_currentState~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DisplayCntrl|s_currentState.E7~q\);

-- Location: LCCOMB_X57_Y30_N14
\DisplayCntrl|s_currentState~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCntrl|s_currentState~27_combout\ = (\DisplayCntrl|s_currentState.E7~q\ & !\deb2|s_cleanOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DisplayCntrl|s_currentState.E7~q\,
	datad => \deb2|s_cleanOut~q\,
	combout => \DisplayCntrl|s_currentState~27_combout\);

-- Location: FF_X57_Y30_N15
\DisplayCntrl|s_currentState.E8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DisplayCntrl|s_currentState~27_combout\,
	ena => \DisplayCntrl|s_currentState~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DisplayCntrl|s_currentState.E8~q\);

-- Location: LCCOMB_X57_Y30_N6
\SyncGen|Equal1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \SyncGen|Equal1~46_combout\ = (\SyncGen|Equal1~45_combout\ & (\SyncGen|Equal1~20_combout\ & (\SyncGen|Equal1~43_combout\ & \SyncGen|Equal1~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SyncGen|Equal1~45_combout\,
	datab => \SyncGen|Equal1~20_combout\,
	datac => \SyncGen|Equal1~43_combout\,
	datad => \SyncGen|Equal1~41_combout\,
	combout => \SyncGen|Equal1~46_combout\);

-- Location: LCCOMB_X57_Y30_N28
\DisplayCntrl|s_currentState.INIT~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCntrl|s_currentState.INIT~0_combout\ = (\SyncGen|Equal1~46_combout\ & (!\deb2|s_cleanOut~q\ & ((\s_currentState.stop~q\) # (\DisplayCntrl|s_currentState.INIT~q\)))) # (!\SyncGen|Equal1~46_combout\ & (((\DisplayCntrl|s_currentState.INIT~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_currentState.stop~q\,
	datab => \deb2|s_cleanOut~q\,
	datac => \DisplayCntrl|s_currentState.INIT~q\,
	datad => \SyncGen|Equal1~46_combout\,
	combout => \DisplayCntrl|s_currentState.INIT~0_combout\);

-- Location: FF_X57_Y30_N29
\DisplayCntrl|s_currentState.INIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DisplayCntrl|s_currentState.INIT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DisplayCntrl|s_currentState.INIT~q\);

-- Location: LCCOMB_X57_Y30_N12
\DisplayCntrl|s_nextState~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCntrl|s_nextState~0_combout\ = (\DisplayCntrl|s_currentState.E8~q\) # (!\DisplayCntrl|s_currentState.INIT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DisplayCntrl|s_currentState.E8~q\,
	datad => \DisplayCntrl|s_currentState.INIT~q\,
	combout => \DisplayCntrl|s_nextState~0_combout\);

-- Location: FF_X57_Y30_N13
\DisplayCntrl|s_currentState.E1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DisplayCntrl|s_nextState~0_combout\,
	sclr => \deb2|s_cleanOut~q\,
	ena => \DisplayCntrl|s_currentState~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DisplayCntrl|s_currentState.E1~q\);

-- Location: LCCOMB_X57_Y30_N0
\DisplayCntrl|s_currentState~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCntrl|s_currentState~24_combout\ = (\DisplayCntrl|s_currentState.E1~q\ & !\deb2|s_cleanOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayCntrl|s_currentState.E1~q\,
	datad => \deb2|s_cleanOut~q\,
	combout => \DisplayCntrl|s_currentState~24_combout\);

-- Location: FF_X57_Y30_N1
\DisplayCntrl|s_currentState.E2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DisplayCntrl|s_currentState~24_combout\,
	ena => \DisplayCntrl|s_currentState~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DisplayCntrl|s_currentState.E2~q\);

-- Location: LCCOMB_X57_Y30_N26
\DisplayCntrl|s_currentState~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCntrl|s_currentState~23_combout\ = (\DisplayCntrl|s_currentState.E2~q\ & !\deb2|s_cleanOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DisplayCntrl|s_currentState.E2~q\,
	datad => \deb2|s_cleanOut~q\,
	combout => \DisplayCntrl|s_currentState~23_combout\);

-- Location: FF_X57_Y30_N27
\DisplayCntrl|s_currentState.E3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DisplayCntrl|s_currentState~23_combout\,
	ena => \DisplayCntrl|s_currentState~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DisplayCntrl|s_currentState.E3~q\);

-- Location: LCCOMB_X57_Y30_N18
\DisplayCntrl|s_currentState~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCntrl|s_currentState~25_combout\ = (\DisplayCntrl|s_currentState.E3~q\ & !\deb2|s_cleanOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DisplayCntrl|s_currentState.E3~q\,
	datad => \deb2|s_cleanOut~q\,
	combout => \DisplayCntrl|s_currentState~25_combout\);

-- Location: FF_X57_Y30_N19
\DisplayCntrl|s_currentState.E4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DisplayCntrl|s_currentState~25_combout\,
	ena => \DisplayCntrl|s_currentState~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DisplayCntrl|s_currentState.E4~q\);

-- Location: LCCOMB_X57_Y30_N20
\DisplayCntrl|s_currentState~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCntrl|s_currentState~26_combout\ = (\DisplayCntrl|s_currentState.E4~q\ & !\deb2|s_cleanOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DisplayCntrl|s_currentState.E4~q\,
	datad => \deb2|s_cleanOut~q\,
	combout => \DisplayCntrl|s_currentState~26_combout\);

-- Location: FF_X57_Y30_N21
\DisplayCntrl|s_currentState.E5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DisplayCntrl|s_currentState~26_combout\,
	ena => \DisplayCntrl|s_currentState~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DisplayCntrl|s_currentState.E5~q\);

-- Location: LCCOMB_X57_Y30_N22
\DisplayCntrl|s_currentState~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCntrl|s_currentState~19_combout\ = (\DisplayCntrl|s_currentState.E5~q\ & !\deb2|s_cleanOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DisplayCntrl|s_currentState.E5~q\,
	datad => \deb2|s_cleanOut~q\,
	combout => \DisplayCntrl|s_currentState~19_combout\);

-- Location: FF_X57_Y30_N23
\DisplayCntrl|s_currentState.E6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DisplayCntrl|s_currentState~19_combout\,
	ena => \DisplayCntrl|s_currentState~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DisplayCntrl|s_currentState.E6~q\);

-- Location: LCCOMB_X79_Y23_N10
\DisplayCntrl|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCntrl|WideOr0~0_combout\ = (\DisplayCntrl|s_currentState.E6~q\) # ((\DisplayCntrl|s_currentState.E7~q\) # ((\DisplayCntrl|s_currentState.E4~q\) # (\DisplayCntrl|s_currentState.E5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayCntrl|s_currentState.E6~q\,
	datab => \DisplayCntrl|s_currentState.E7~q\,
	datac => \DisplayCntrl|s_currentState.E4~q\,
	datad => \DisplayCntrl|s_currentState.E5~q\,
	combout => \DisplayCntrl|WideOr0~0_combout\);

-- Location: LCCOMB_X87_Y26_N0
\DisplayCntrl|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCntrl|WideOr1~0_combout\ = (\DisplayCntrl|s_currentState.E6~q\) # ((\DisplayCntrl|s_currentState.E2~q\) # ((\DisplayCntrl|s_currentState.E3~q\) # (\DisplayCntrl|s_currentState.E7~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayCntrl|s_currentState.E6~q\,
	datab => \DisplayCntrl|s_currentState.E2~q\,
	datac => \DisplayCntrl|s_currentState.E3~q\,
	datad => \DisplayCntrl|s_currentState.E7~q\,
	combout => \DisplayCntrl|WideOr1~0_combout\);

-- Location: LCCOMB_X87_Y26_N18
\DisplayCntrl|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayCntrl|WideOr2~0_combout\ = (\DisplayCntrl|s_currentState.E7~q\) # ((\DisplayCntrl|s_currentState.E3~q\) # ((\DisplayCntrl|s_currentState.E5~q\) # (\DisplayCntrl|s_currentState.E1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayCntrl|s_currentState.E7~q\,
	datab => \DisplayCntrl|s_currentState.E3~q\,
	datac => \DisplayCntrl|s_currentState.E5~q\,
	datad => \DisplayCntrl|s_currentState.E1~q\,
	combout => \DisplayCntrl|WideOr2~0_combout\);

-- Location: LCCOMB_X80_Y27_N2
\Mux|dataOut[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[3]~5_combout\ = (\DisplayCntrl|WideOr1~0_combout\ & (((\DisplayCntrl|WideOr2~0_combout\)))) # (!\DisplayCntrl|WideOr1~0_combout\ & ((\DisplayCntrl|WideOr2~0_combout\ & ((\counter4|s_count\(1)))) # (!\DisplayCntrl|WideOr2~0_combout\ & 
-- (\counter3|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter3|s_count\(1),
	datab => \DisplayCntrl|WideOr1~0_combout\,
	datac => \counter4|s_count\(1),
	datad => \DisplayCntrl|WideOr2~0_combout\,
	combout => \Mux|dataOut[3]~5_combout\);

-- Location: LCCOMB_X79_Y27_N10
\Mux|dataOut[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[3]~6_combout\ = (\Mux|dataOut[3]~5_combout\ & (((\s_currentState_m~q\) # (!\DisplayCntrl|WideOr1~0_combout\)))) # (!\Mux|dataOut[3]~5_combout\ & (\counter5|s_count\(1) & ((\DisplayCntrl|WideOr1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux|dataOut[3]~5_combout\,
	datab => \counter5|s_count\(1),
	datac => \s_currentState_m~q\,
	datad => \DisplayCntrl|WideOr1~0_combout\,
	combout => \Mux|dataOut[3]~6_combout\);

-- Location: LCCOMB_X80_Y27_N8
\Mux|dataOut[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[3]~7_combout\ = (\DisplayCntrl|WideOr2~0_combout\ & ((\DisplayCntrl|WideOr1~0_combout\ & (\counter2|s_count\(1))) # (!\DisplayCntrl|WideOr1~0_combout\ & ((\counter0|s_count\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayCntrl|WideOr2~0_combout\,
	datab => \counter2|s_count\(1),
	datac => \counter0|s_count\(1),
	datad => \DisplayCntrl|WideOr1~0_combout\,
	combout => \Mux|dataOut[3]~7_combout\);

-- Location: LCCOMB_X79_Y26_N6
\Mux|dataOut[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[3]~8_combout\ = (\Mux|dataOut[3]~7_combout\) # ((\counter1|s_count\(1) & (!\DisplayCntrl|WideOr2~0_combout\ & \DisplayCntrl|WideOr1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter1|s_count\(1),
	datab => \Mux|dataOut[3]~7_combout\,
	datac => \DisplayCntrl|WideOr2~0_combout\,
	datad => \DisplayCntrl|WideOr1~0_combout\,
	combout => \Mux|dataOut[3]~8_combout\);

-- Location: LCCOMB_X79_Y23_N24
\Mux|dataOut[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[3]~9_combout\ = (\DisplayCntrl|s_currentState.E8~q\) # ((\DisplayCntrl|WideOr0~0_combout\ & (\Mux|dataOut[3]~6_combout\)) # (!\DisplayCntrl|WideOr0~0_combout\ & ((\Mux|dataOut[3]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayCntrl|WideOr0~0_combout\,
	datab => \Mux|dataOut[3]~6_combout\,
	datac => \DisplayCntrl|s_currentState.E8~q\,
	datad => \Mux|dataOut[3]~8_combout\,
	combout => \Mux|dataOut[3]~9_combout\);

-- Location: LCCOMB_X81_Y27_N2
\Mux|dataOut[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[0]~10_combout\ = (\DisplayCntrl|WideOr2~0_combout\ & (((\counter4|s_count\(0)) # (!\DisplayCntrl|WideOr0~0_combout\)))) # (!\DisplayCntrl|WideOr2~0_combout\ & (\counter3|s_count\(0) & (\DisplayCntrl|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayCntrl|WideOr2~0_combout\,
	datab => \counter3|s_count\(0),
	datac => \DisplayCntrl|WideOr0~0_combout\,
	datad => \counter4|s_count\(0),
	combout => \Mux|dataOut[0]~10_combout\);

-- Location: LCCOMB_X81_Y26_N24
\Mux|dataOut[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[0]~12_combout\ = (\DisplayCntrl|WideOr2~0_combout\ & ((\counter2|s_count\(0)))) # (!\DisplayCntrl|WideOr2~0_combout\ & (\counter1|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter1|s_count\(0),
	datac => \counter2|s_count\(0),
	datad => \DisplayCntrl|WideOr2~0_combout\,
	combout => \Mux|dataOut[0]~12_combout\);

-- Location: LCCOMB_X80_Y26_N8
\Mux|dataOut[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[0]~11_combout\ = (\DisplayCntrl|WideOr2~0_combout\ & ((\s_currentState_m~q\))) # (!\DisplayCntrl|WideOr2~0_combout\ & (\counter5|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayCntrl|WideOr2~0_combout\,
	datac => \counter5|s_count\(0),
	datad => \s_currentState_m~q\,
	combout => \Mux|dataOut[0]~11_combout\);

-- Location: LCCOMB_X80_Y26_N2
\Mux|dataOut[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[0]~13_combout\ = (\DisplayCntrl|WideOr0~0_combout\ & (((\Mux|dataOut[0]~11_combout\) # (!\DisplayCntrl|WideOr1~0_combout\)))) # (!\DisplayCntrl|WideOr0~0_combout\ & (\Mux|dataOut[0]~12_combout\ & ((\DisplayCntrl|WideOr1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayCntrl|WideOr0~0_combout\,
	datab => \Mux|dataOut[0]~12_combout\,
	datac => \Mux|dataOut[0]~11_combout\,
	datad => \DisplayCntrl|WideOr1~0_combout\,
	combout => \Mux|dataOut[0]~13_combout\);

-- Location: LCCOMB_X80_Y27_N6
\Mux|dataOut[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[0]~14_combout\ = (\DisplayCntrl|WideOr1~0_combout\ & (((!\Mux|dataOut[0]~13_combout\)))) # (!\DisplayCntrl|WideOr1~0_combout\ & (((!\Mux|dataOut[0]~13_combout\ & !\counter0|s_count\(0))) # (!\Mux|dataOut[0]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux|dataOut[0]~10_combout\,
	datab => \Mux|dataOut[0]~13_combout\,
	datac => \counter0|s_count\(0),
	datad => \DisplayCntrl|WideOr1~0_combout\,
	combout => \Mux|dataOut[0]~14_combout\);

-- Location: LCCOMB_X80_Y23_N6
\Mux|dataOut[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[0]~15_combout\ = (\DisplayCntrl|s_currentState.E8~q\) # (\Mux|dataOut[0]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DisplayCntrl|s_currentState.E8~q\,
	datad => \Mux|dataOut[0]~14_combout\,
	combout => \Mux|dataOut[0]~15_combout\);

-- Location: LCCOMB_X80_Y26_N28
\Mux|dataOut[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[2]~0_combout\ = (\DisplayCntrl|WideOr0~0_combout\ & (!\counter5|s_count\(2) & ((\DisplayCntrl|WideOr1~0_combout\)))) # (!\DisplayCntrl|WideOr0~0_combout\ & (((!\DisplayCntrl|WideOr1~0_combout\) # (!\counter1|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayCntrl|WideOr0~0_combout\,
	datab => \counter5|s_count\(2),
	datac => \counter1|s_count\(2),
	datad => \DisplayCntrl|WideOr1~0_combout\,
	combout => \Mux|dataOut[2]~0_combout\);

-- Location: LCCOMB_X79_Y26_N8
\Mux|dataOut[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[2]~1_combout\ = (!\DisplayCntrl|WideOr2~0_combout\ & ((\Mux|dataOut[2]~0_combout\) # ((!\counter3|s_count\(2) & !\DisplayCntrl|WideOr1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter3|s_count\(2),
	datab => \Mux|dataOut[2]~0_combout\,
	datac => \DisplayCntrl|WideOr2~0_combout\,
	datad => \DisplayCntrl|WideOr1~0_combout\,
	combout => \Mux|dataOut[2]~1_combout\);

-- Location: LCCOMB_X80_Y27_N20
\Mux|dataOut[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[2]~2_combout\ = (\DisplayCntrl|WideOr0~0_combout\ & (((\DisplayCntrl|WideOr1~0_combout\)))) # (!\DisplayCntrl|WideOr0~0_combout\ & ((\DisplayCntrl|WideOr1~0_combout\ & (!\counter2|s_count\(2))) # (!\DisplayCntrl|WideOr1~0_combout\ & 
-- ((!\counter0|s_count\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayCntrl|WideOr0~0_combout\,
	datab => \counter2|s_count\(2),
	datac => \counter0|s_count\(2),
	datad => \DisplayCntrl|WideOr1~0_combout\,
	combout => \Mux|dataOut[2]~2_combout\);

-- Location: LCCOMB_X79_Y27_N26
\Mux|dataOut[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[2]~3_combout\ = (\Mux|dataOut[2]~2_combout\ & ((\s_currentState_m~q\) # ((!\DisplayCntrl|WideOr0~0_combout\)))) # (!\Mux|dataOut[2]~2_combout\ & (((\DisplayCntrl|WideOr0~0_combout\ & !\counter4|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux|dataOut[2]~2_combout\,
	datab => \s_currentState_m~q\,
	datac => \DisplayCntrl|WideOr0~0_combout\,
	datad => \counter4|s_count\(2),
	combout => \Mux|dataOut[2]~3_combout\);

-- Location: LCCOMB_X79_Y23_N30
\segDecoder|Equal14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \segDecoder|Equal14~2_combout\ = (\Mux|dataOut[3]~9_combout\ & ((\Mux|dataOut[2]~1_combout\) # ((\DisplayCntrl|WideOr2~0_combout\ & \Mux|dataOut[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayCntrl|WideOr2~0_combout\,
	datab => \Mux|dataOut[3]~9_combout\,
	datac => \Mux|dataOut[2]~1_combout\,
	datad => \Mux|dataOut[2]~3_combout\,
	combout => \segDecoder|Equal14~2_combout\);

-- Location: LCCOMB_X80_Y27_N4
\Mux|dataOut[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[3]~17_combout\ = (\DisplayCntrl|WideOr2~0_combout\ & (((\counter0|s_count\(3) & !\DisplayCntrl|WideOr0~0_combout\)))) # (!\DisplayCntrl|WideOr2~0_combout\ & (\counter3|s_count\(3) & ((\DisplayCntrl|WideOr0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayCntrl|WideOr2~0_combout\,
	datab => \counter3|s_count\(3),
	datac => \counter0|s_count\(3),
	datad => \DisplayCntrl|WideOr0~0_combout\,
	combout => \Mux|dataOut[3]~17_combout\);

-- Location: LCCOMB_X79_Y27_N20
\Mux|dataOut[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[3]~16_combout\ = (!\DisplayCntrl|s_currentState.E8~q\ & (((!\DisplayCntrl|WideOr0~0_combout\) # (!\DisplayCntrl|WideOr2~0_combout\)) # (!\counter4|s_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counter4|s_count\(3),
	datab => \DisplayCntrl|WideOr2~0_combout\,
	datac => \DisplayCntrl|WideOr0~0_combout\,
	datad => \DisplayCntrl|s_currentState.E8~q\,
	combout => \Mux|dataOut[3]~16_combout\);

-- Location: LCCOMB_X81_Y27_N12
\Mux|dataOut[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[3]~18_combout\ = (\DisplayCntrl|WideOr2~0_combout\ & ((\counter2|s_count\(3)) # ((\DisplayCntrl|WideOr0~0_combout\)))) # (!\DisplayCntrl|WideOr2~0_combout\ & (((!\DisplayCntrl|WideOr0~0_combout\ & \counter1|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayCntrl|WideOr2~0_combout\,
	datab => \counter2|s_count\(3),
	datac => \DisplayCntrl|WideOr0~0_combout\,
	datad => \counter1|s_count\(3),
	combout => \Mux|dataOut[3]~18_combout\);

-- Location: LCCOMB_X80_Y27_N14
\Mux|dataOut[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[3]~19_combout\ = (\DisplayCntrl|WideOr1~0_combout\ & ((\Mux|dataOut[3]~18_combout\) # ((\DisplayCntrl|WideOr0~0_combout\ & \counter5|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayCntrl|WideOr0~0_combout\,
	datab => \Mux|dataOut[3]~18_combout\,
	datac => \counter5|s_count\(3),
	datad => \DisplayCntrl|WideOr1~0_combout\,
	combout => \Mux|dataOut[3]~19_combout\);

-- Location: LCCOMB_X79_Y27_N0
\Mux|dataOut[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[3]~20_combout\ = (\Mux|dataOut[3]~16_combout\ & (!\Mux|dataOut[3]~19_combout\ & ((\DisplayCntrl|WideOr1~0_combout\) # (!\Mux|dataOut[3]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux|dataOut[3]~17_combout\,
	datab => \Mux|dataOut[3]~16_combout\,
	datac => \Mux|dataOut[3]~19_combout\,
	datad => \DisplayCntrl|WideOr1~0_combout\,
	combout => \Mux|dataOut[3]~20_combout\);

-- Location: LCCOMB_X79_Y23_N26
\Mux|dataOut[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux|dataOut[2]~4_combout\ = (\Mux|dataOut[2]~1_combout\) # ((\DisplayCntrl|WideOr2~0_combout\ & \Mux|dataOut[2]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayCntrl|WideOr2~0_combout\,
	datab => \Mux|dataOut[2]~1_combout\,
	datad => \Mux|dataOut[2]~3_combout\,
	combout => \Mux|dataOut[2]~4_combout\);

-- Location: LCCOMB_X80_Y23_N8
\segDecoder|decOut_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \segDecoder|decOut_n~0_combout\ = (!\Mux|dataOut[3]~20_combout\ & ((\Mux|dataOut[3]~9_combout\ & (\Mux|dataOut[2]~4_combout\ & !\Mux|dataOut[0]~15_combout\)) # (!\Mux|dataOut[3]~9_combout\ & (!\Mux|dataOut[2]~4_combout\ & \Mux|dataOut[0]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux|dataOut[3]~20_combout\,
	datab => \Mux|dataOut[3]~9_combout\,
	datac => \Mux|dataOut[2]~4_combout\,
	datad => \Mux|dataOut[0]~15_combout\,
	combout => \segDecoder|decOut_n~0_combout\);

-- Location: LCCOMB_X80_Y23_N26
\reg1|dataOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~0_combout\ = (\segDecoder|Equal14~2_combout\ & ((\segDecoder|decOut_n~0_combout\) # ((\Mux|dataOut[0]~15_combout\ & !\Mux|dataOut[3]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux|dataOut[0]~15_combout\,
	datab => \segDecoder|Equal14~2_combout\,
	datac => \segDecoder|decOut_n~0_combout\,
	datad => \Mux|dataOut[3]~20_combout\,
	combout => \reg1|dataOut~0_combout\);

-- Location: LCCOMB_X80_Y23_N28
\segDecoder|decOut_n~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \segDecoder|decOut_n~1_combout\ = (\segDecoder|decOut_n~0_combout\) # ((\Mux|dataOut[0]~15_combout\ & (\segDecoder|Equal14~2_combout\ & !\Mux|dataOut[3]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux|dataOut[0]~15_combout\,
	datab => \segDecoder|Equal14~2_combout\,
	datac => \segDecoder|decOut_n~0_combout\,
	datad => \Mux|dataOut[3]~20_combout\,
	combout => \segDecoder|decOut_n~1_combout\);

-- Location: LCCOMB_X80_Y23_N18
\reg1|dataOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~1_combout\ = (\Mux|dataOut[3]~20_combout\ & (\Mux|dataOut[0]~15_combout\ $ (((!\segDecoder|decOut_n~1_combout\ & \Mux|dataOut[2]~4_combout\))))) # (!\Mux|dataOut[3]~20_combout\ & (((\segDecoder|decOut_n~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux|dataOut[0]~15_combout\,
	datab => \segDecoder|decOut_n~1_combout\,
	datac => \Mux|dataOut[2]~4_combout\,
	datad => \Mux|dataOut[3]~20_combout\,
	combout => \reg1|dataOut~1_combout\);

-- Location: LCCOMB_X80_Y23_N20
\reg1|dataOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~2_combout\ = (!\deb2|s_cleanOut~q\ & ((\reg1|dataOut~0_combout\) # ((!\Mux|dataOut[3]~9_combout\ & \reg1|dataOut~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \deb2|s_cleanOut~q\,
	datab => \Mux|dataOut[3]~9_combout\,
	datac => \reg1|dataOut~0_combout\,
	datad => \reg1|dataOut~1_combout\,
	combout => \reg1|dataOut~2_combout\);

-- Location: LCCOMB_X87_Y26_N24
\reg1|dataOut[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut[0]~feeder_combout\ = \reg1|dataOut~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~2_combout\,
	combout => \reg1|dataOut[0]~feeder_combout\);

-- Location: FF_X87_Y26_N25
\reg1|dataOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg1|dataOut[0]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg1|dataOut\(0));

-- Location: LCCOMB_X80_Y23_N14
\segDecoder|decOut_n[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \segDecoder|decOut_n[1]~2_combout\ = (\Mux|dataOut[3]~20_combout\ & (!\Mux|dataOut[2]~4_combout\ & (\Mux|dataOut[3]~9_combout\ $ (!\Mux|dataOut[0]~15_combout\)))) # (!\Mux|dataOut[3]~20_combout\ & ((\Mux|dataOut[3]~9_combout\) # 
-- ((!\Mux|dataOut[2]~4_combout\ & \Mux|dataOut[0]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110101000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux|dataOut[3]~20_combout\,
	datab => \Mux|dataOut[3]~9_combout\,
	datac => \Mux|dataOut[2]~4_combout\,
	datad => \Mux|dataOut[0]~15_combout\,
	combout => \segDecoder|decOut_n[1]~2_combout\);

-- Location: LCCOMB_X79_Y23_N14
\reg1|dataOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~3_combout\ = (!\deb2|s_cleanOut~q\ & \segDecoder|decOut_n[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \deb2|s_cleanOut~q\,
	datad => \segDecoder|decOut_n[1]~2_combout\,
	combout => \reg1|dataOut~3_combout\);

-- Location: LCCOMB_X87_Y26_N26
\reg1|dataOut[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut[1]~feeder_combout\ = \reg1|dataOut~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~3_combout\,
	combout => \reg1|dataOut[1]~feeder_combout\);

-- Location: FF_X87_Y26_N27
\reg1|dataOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg1|dataOut[1]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg1|dataOut\(1));

-- Location: LCCOMB_X80_Y23_N0
\reg1|dataOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~4_combout\ = (!\Mux|dataOut[3]~20_combout\ & ((\Mux|dataOut[3]~9_combout\) # (!\Mux|dataOut[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux|dataOut[3]~9_combout\,
	datac => \Mux|dataOut[2]~4_combout\,
	datad => \Mux|dataOut[3]~20_combout\,
	combout => \reg1|dataOut~4_combout\);

-- Location: LCCOMB_X80_Y23_N24
\reg1|dataOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~5_combout\ = (!\deb2|s_cleanOut~q\ & ((\reg1|dataOut~4_combout\) # ((\Mux|dataOut[0]~15_combout\ & \segDecoder|Equal14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux|dataOut[0]~15_combout\,
	datab => \reg1|dataOut~4_combout\,
	datac => \deb2|s_cleanOut~q\,
	datad => \segDecoder|Equal14~2_combout\,
	combout => \reg1|dataOut~5_combout\);

-- Location: FF_X87_Y26_N29
\reg1|dataOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~5_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg1|dataOut\(2));

-- Location: LCCOMB_X80_Y23_N10
\reg1|dataOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~6_combout\ = (\Mux|dataOut[2]~4_combout\ & ((\Mux|dataOut[3]~20_combout\ & (!\Mux|dataOut[3]~9_combout\ & !\Mux|dataOut[0]~15_combout\)) # (!\Mux|dataOut[3]~20_combout\ & (\Mux|dataOut[3]~9_combout\)))) # (!\Mux|dataOut[2]~4_combout\ & 
-- (\Mux|dataOut[0]~15_combout\ $ (((\Mux|dataOut[3]~9_combout\) # (!\Mux|dataOut[3]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001001101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux|dataOut[3]~20_combout\,
	datab => \Mux|dataOut[3]~9_combout\,
	datac => \Mux|dataOut[2]~4_combout\,
	datad => \Mux|dataOut[0]~15_combout\,
	combout => \reg1|dataOut~6_combout\);

-- Location: LCCOMB_X79_Y23_N18
\reg1|dataOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~7_combout\ = (\reg1|dataOut~6_combout\ & !\deb2|s_cleanOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg1|dataOut~6_combout\,
	datac => \deb2|s_cleanOut~q\,
	combout => \reg1|dataOut~7_combout\);

-- Location: FF_X87_Y26_N11
\reg1|dataOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~7_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg1|dataOut\(3));

-- Location: LCCOMB_X80_Y23_N16
\segDecoder|decOut_n[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \segDecoder|decOut_n[4]~3_combout\ = (\Mux|dataOut[2]~4_combout\ & (((\Mux|dataOut[0]~15_combout\)))) # (!\Mux|dataOut[2]~4_combout\ & ((\Mux|dataOut[0]~15_combout\ & ((\Mux|dataOut[3]~9_combout\))) # (!\Mux|dataOut[0]~15_combout\ & 
-- (!\Mux|dataOut[3]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux|dataOut[3]~20_combout\,
	datab => \Mux|dataOut[3]~9_combout\,
	datac => \Mux|dataOut[2]~4_combout\,
	datad => \Mux|dataOut[0]~15_combout\,
	combout => \segDecoder|decOut_n[4]~3_combout\);

-- Location: LCCOMB_X79_Y23_N8
\reg1|dataOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~8_combout\ = (!\deb2|s_cleanOut~q\ & !\segDecoder|decOut_n[4]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb2|s_cleanOut~q\,
	datad => \segDecoder|decOut_n[4]~3_combout\,
	combout => \reg1|dataOut~8_combout\);

-- Location: FF_X87_Y26_N13
\reg1|dataOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~8_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg1|dataOut\(4));

-- Location: LCCOMB_X80_Y23_N2
\segDecoder|decOut_n[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \segDecoder|decOut_n[5]~4_combout\ = (\Mux|dataOut[3]~9_combout\ & (((\Mux|dataOut[2]~4_combout\)))) # (!\Mux|dataOut[3]~9_combout\ & ((\Mux|dataOut[3]~20_combout\ & (\Mux|dataOut[2]~4_combout\ & !\Mux|dataOut[0]~15_combout\)) # 
-- (!\Mux|dataOut[3]~20_combout\ & (!\Mux|dataOut[2]~4_combout\ & \Mux|dataOut[0]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux|dataOut[3]~20_combout\,
	datab => \Mux|dataOut[3]~9_combout\,
	datac => \Mux|dataOut[2]~4_combout\,
	datad => \Mux|dataOut[0]~15_combout\,
	combout => \segDecoder|decOut_n[5]~4_combout\);

-- Location: LCCOMB_X80_Y23_N12
\segDecoder|decOut_n[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \segDecoder|decOut_n[0]~5_combout\ = (\segDecoder|decOut_n~0_combout\ & (((\Mux|dataOut[3]~20_combout\)))) # (!\segDecoder|decOut_n~0_combout\ & (!\Mux|dataOut[3]~20_combout\ & ((!\segDecoder|Equal14~2_combout\) # (!\Mux|dataOut[0]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux|dataOut[0]~15_combout\,
	datab => \segDecoder|Equal14~2_combout\,
	datac => \segDecoder|decOut_n~0_combout\,
	datad => \Mux|dataOut[3]~20_combout\,
	combout => \segDecoder|decOut_n[0]~5_combout\);

-- Location: LCCOMB_X80_Y23_N4
\reg1|dataOut~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~11_combout\ = (!\deb2|s_cleanOut~q\ & ((\segDecoder|decOut_n[5]~4_combout\ & ((!\Mux|dataOut[3]~9_combout\) # (!\segDecoder|decOut_n[0]~5_combout\))) # (!\segDecoder|decOut_n[5]~4_combout\ & ((\Mux|dataOut[3]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \segDecoder|decOut_n[0]~5_combout\,
	datab => \segDecoder|decOut_n[5]~4_combout\,
	datac => \deb2|s_cleanOut~q\,
	datad => \Mux|dataOut[3]~9_combout\,
	combout => \reg1|dataOut~11_combout\);

-- Location: LCCOMB_X80_Y23_N30
\reg1|dataOut~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~12_combout\ = (\reg1|dataOut~11_combout\ & ((\segDecoder|decOut_n[5]~4_combout\) # ((\Mux|dataOut[3]~20_combout\ & !\Mux|dataOut[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux|dataOut[3]~20_combout\,
	datab => \segDecoder|decOut_n[5]~4_combout\,
	datac => \reg1|dataOut~11_combout\,
	datad => \Mux|dataOut[0]~14_combout\,
	combout => \reg1|dataOut~12_combout\);

-- Location: LCCOMB_X87_Y26_N14
\reg1|dataOut[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut[5]~feeder_combout\ = \reg1|dataOut~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~12_combout\,
	combout => \reg1|dataOut[5]~feeder_combout\);

-- Location: FF_X87_Y26_N15
\reg1|dataOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg1|dataOut[5]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg1|dataOut\(5));

-- Location: LCCOMB_X80_Y23_N22
\reg1|dataOut~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~9_combout\ = (\Mux|dataOut[0]~15_combout\ & (!\Mux|dataOut[3]~9_combout\ & (\Mux|dataOut[3]~20_combout\ $ (!\Mux|dataOut[2]~4_combout\)))) # (!\Mux|dataOut[0]~15_combout\ & (\Mux|dataOut[3]~20_combout\ & (\Mux|dataOut[3]~9_combout\ $ 
-- (\Mux|dataOut[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux|dataOut[3]~20_combout\,
	datab => \Mux|dataOut[3]~9_combout\,
	datac => \Mux|dataOut[2]~4_combout\,
	datad => \Mux|dataOut[0]~15_combout\,
	combout => \reg1|dataOut~9_combout\);

-- Location: LCCOMB_X79_Y23_N12
\reg1|dataOut~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg1|dataOut~10_combout\ = (!\deb2|s_cleanOut~q\ & \reg1|dataOut~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \deb2|s_cleanOut~q\,
	datad => \reg1|dataOut~9_combout\,
	combout => \reg1|dataOut~10_combout\);

-- Location: FF_X87_Y26_N21
\reg1|dataOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~10_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg1|dataOut\(6));

-- Location: LCCOMB_X87_Y26_N6
\reg2|dataOut[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg2|dataOut[0]~feeder_combout\ = \reg1|dataOut~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~2_combout\,
	combout => \reg2|dataOut[0]~feeder_combout\);

-- Location: FF_X87_Y26_N7
\reg2|dataOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg2|dataOut[0]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg2|dataOut\(0));

-- Location: LCCOMB_X87_Y26_N4
\reg2|dataOut[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg2|dataOut[1]~feeder_combout\ = \reg1|dataOut~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~3_combout\,
	combout => \reg2|dataOut[1]~feeder_combout\);

-- Location: FF_X87_Y26_N5
\reg2|dataOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg2|dataOut[1]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg2|dataOut\(1));

-- Location: FF_X87_Y26_N31
\reg2|dataOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~5_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg2|dataOut\(2));

-- Location: FF_X87_Y26_N17
\reg2|dataOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~7_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg2|dataOut\(3));

-- Location: FF_X87_Y26_N23
\reg2|dataOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~8_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg2|dataOut\(4));

-- Location: LCCOMB_X87_Y26_N8
\reg2|dataOut[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg2|dataOut[5]~feeder_combout\ = \reg1|dataOut~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~12_combout\,
	combout => \reg2|dataOut[5]~feeder_combout\);

-- Location: FF_X87_Y26_N9
\reg2|dataOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg2|dataOut[5]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg2|dataOut\(5));

-- Location: FF_X87_Y26_N3
\reg2|dataOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~10_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg2|dataOut\(6));

-- Location: FF_X87_Y19_N9
\reg3|dataOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~2_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg3|dataOut\(0));

-- Location: LCCOMB_X87_Y19_N6
\reg3|dataOut[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg3|dataOut[1]~feeder_combout\ = \reg1|dataOut~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~3_combout\,
	combout => \reg3|dataOut[1]~feeder_combout\);

-- Location: FF_X87_Y19_N7
\reg3|dataOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg3|dataOut[1]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg3|dataOut\(1));

-- Location: LCCOMB_X87_Y19_N12
\reg3|dataOut[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg3|dataOut[2]~feeder_combout\ = \reg1|dataOut~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~5_combout\,
	combout => \reg3|dataOut[2]~feeder_combout\);

-- Location: FF_X87_Y19_N13
\reg3|dataOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg3|dataOut[2]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg3|dataOut\(2));

-- Location: LCCOMB_X87_Y19_N30
\reg3|dataOut[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg3|dataOut[3]~feeder_combout\ = \reg1|dataOut~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~7_combout\,
	combout => \reg3|dataOut[3]~feeder_combout\);

-- Location: FF_X87_Y19_N31
\reg3|dataOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg3|dataOut[3]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg3|dataOut\(3));

-- Location: LCCOMB_X87_Y19_N20
\reg3|dataOut[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg3|dataOut[4]~feeder_combout\ = \reg1|dataOut~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~8_combout\,
	combout => \reg3|dataOut[4]~feeder_combout\);

-- Location: FF_X87_Y19_N21
\reg3|dataOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg3|dataOut[4]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg3|dataOut\(4));

-- Location: LCCOMB_X87_Y19_N18
\reg3|dataOut[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg3|dataOut[5]~feeder_combout\ = \reg1|dataOut~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~12_combout\,
	combout => \reg3|dataOut[5]~feeder_combout\);

-- Location: FF_X87_Y19_N19
\reg3|dataOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg3|dataOut[5]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg3|dataOut\(5));

-- Location: LCCOMB_X87_Y19_N16
\reg3|dataOut[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg3|dataOut[6]~feeder_combout\ = \reg1|dataOut~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~10_combout\,
	combout => \reg3|dataOut[6]~feeder_combout\);

-- Location: FF_X87_Y19_N17
\reg3|dataOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg3|dataOut[6]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg3|dataOut\(6));

-- Location: FF_X87_Y19_N27
\reg4|dataOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~2_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg4|dataOut\(0));

-- Location: LCCOMB_X87_Y19_N4
\reg4|dataOut[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg4|dataOut[1]~feeder_combout\ = \reg1|dataOut~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~3_combout\,
	combout => \reg4|dataOut[1]~feeder_combout\);

-- Location: FF_X87_Y19_N5
\reg4|dataOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg4|dataOut[1]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg4|dataOut\(1));

-- Location: LCCOMB_X87_Y19_N22
\reg4|dataOut[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg4|dataOut[2]~feeder_combout\ = \reg1|dataOut~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~5_combout\,
	combout => \reg4|dataOut[2]~feeder_combout\);

-- Location: FF_X87_Y19_N23
\reg4|dataOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg4|dataOut[2]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg4|dataOut\(2));

-- Location: LCCOMB_X87_Y19_N24
\reg4|dataOut[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg4|dataOut[3]~feeder_combout\ = \reg1|dataOut~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~7_combout\,
	combout => \reg4|dataOut[3]~feeder_combout\);

-- Location: FF_X87_Y19_N25
\reg4|dataOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg4|dataOut[3]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg4|dataOut\(3));

-- Location: LCCOMB_X87_Y19_N14
\reg4|dataOut[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg4|dataOut[4]~feeder_combout\ = \reg1|dataOut~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~8_combout\,
	combout => \reg4|dataOut[4]~feeder_combout\);

-- Location: FF_X87_Y19_N15
\reg4|dataOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg4|dataOut[4]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg4|dataOut\(4));

-- Location: LCCOMB_X87_Y19_N28
\reg4|dataOut[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg4|dataOut[5]~feeder_combout\ = \reg1|dataOut~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~12_combout\,
	combout => \reg4|dataOut[5]~feeder_combout\);

-- Location: FF_X87_Y19_N29
\reg4|dataOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg4|dataOut[5]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg4|dataOut\(5));

-- Location: LCCOMB_X87_Y19_N10
\reg4|dataOut[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg4|dataOut[6]~feeder_combout\ = \reg1|dataOut~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~10_combout\,
	combout => \reg4|dataOut[6]~feeder_combout\);

-- Location: FF_X87_Y19_N11
\reg4|dataOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg4|dataOut[6]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg4|dataOut\(6));

-- Location: LCCOMB_X79_Y4_N24
\reg5|dataOut[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg5|dataOut[0]~feeder_combout\ = \reg1|dataOut~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~2_combout\,
	combout => \reg5|dataOut[0]~feeder_combout\);

-- Location: FF_X79_Y4_N25
\reg5|dataOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg5|dataOut[0]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E5~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg5|dataOut\(0));

-- Location: LCCOMB_X79_Y4_N10
\reg5|dataOut[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg5|dataOut[1]~feeder_combout\ = \reg1|dataOut~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~3_combout\,
	combout => \reg5|dataOut[1]~feeder_combout\);

-- Location: FF_X79_Y4_N11
\reg5|dataOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg5|dataOut[1]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E5~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg5|dataOut\(1));

-- Location: LCCOMB_X79_Y4_N20
\reg5|dataOut[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg5|dataOut[2]~feeder_combout\ = \reg1|dataOut~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~5_combout\,
	combout => \reg5|dataOut[2]~feeder_combout\);

-- Location: FF_X79_Y4_N21
\reg5|dataOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg5|dataOut[2]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E5~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg5|dataOut\(2));

-- Location: FF_X79_Y4_N23
\reg5|dataOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~7_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E5~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg5|dataOut\(3));

-- Location: FF_X79_Y4_N13
\reg5|dataOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~8_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E5~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg5|dataOut\(4));

-- Location: LCCOMB_X79_Y4_N30
\reg5|dataOut[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg5|dataOut[5]~feeder_combout\ = \reg1|dataOut~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~12_combout\,
	combout => \reg5|dataOut[5]~feeder_combout\);

-- Location: FF_X79_Y4_N31
\reg5|dataOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg5|dataOut[5]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E5~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg5|dataOut\(5));

-- Location: FF_X79_Y4_N29
\reg5|dataOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~10_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E5~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg5|dataOut\(6));

-- Location: LCCOMB_X79_Y4_N6
\reg6|dataOut[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg6|dataOut[0]~feeder_combout\ = \reg1|dataOut~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~2_combout\,
	combout => \reg6|dataOut[0]~feeder_combout\);

-- Location: FF_X79_Y4_N7
\reg6|dataOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg6|dataOut[0]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E6~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg6|dataOut\(0));

-- Location: LCCOMB_X79_Y4_N0
\reg6|dataOut[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg6|dataOut[1]~feeder_combout\ = \reg1|dataOut~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~3_combout\,
	combout => \reg6|dataOut[1]~feeder_combout\);

-- Location: FF_X79_Y4_N1
\reg6|dataOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg6|dataOut[1]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E6~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg6|dataOut\(1));

-- Location: LCCOMB_X79_Y4_N26
\reg6|dataOut[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg6|dataOut[2]~feeder_combout\ = \reg1|dataOut~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~5_combout\,
	combout => \reg6|dataOut[2]~feeder_combout\);

-- Location: FF_X79_Y4_N27
\reg6|dataOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg6|dataOut[2]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E6~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg6|dataOut\(2));

-- Location: FF_X79_Y4_N17
\reg6|dataOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~7_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E6~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg6|dataOut\(3));

-- Location: FF_X79_Y4_N15
\reg6|dataOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~8_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E6~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg6|dataOut\(4));

-- Location: LCCOMB_X79_Y4_N4
\reg6|dataOut[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg6|dataOut[5]~feeder_combout\ = \reg1|dataOut~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~12_combout\,
	combout => \reg6|dataOut[5]~feeder_combout\);

-- Location: FF_X79_Y4_N5
\reg6|dataOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg6|dataOut[5]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E6~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg6|dataOut\(5));

-- Location: FF_X79_Y4_N19
\reg6|dataOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~10_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E6~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg6|dataOut\(6));

-- Location: FF_X79_Y23_N29
\reg7|dataOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~2_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E7~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg7|dataOut\(0));

-- Location: FF_X79_Y23_N23
\reg7|dataOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~3_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E7~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg7|dataOut\(1));

-- Location: LCCOMB_X79_Y23_N4
\reg7|dataOut[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg7|dataOut[2]~feeder_combout\ = \reg1|dataOut~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~5_combout\,
	combout => \reg7|dataOut[2]~feeder_combout\);

-- Location: FF_X79_Y23_N5
\reg7|dataOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg7|dataOut[2]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E7~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg7|dataOut\(2));

-- Location: LCCOMB_X79_Y23_N2
\reg7|dataOut[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg7|dataOut[3]~feeder_combout\ = \reg1|dataOut~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~7_combout\,
	combout => \reg7|dataOut[3]~feeder_combout\);

-- Location: FF_X79_Y23_N3
\reg7|dataOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg7|dataOut[3]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E7~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg7|dataOut\(3));

-- Location: FF_X79_Y23_N21
\reg7|dataOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~8_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E7~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg7|dataOut\(4));

-- Location: FF_X79_Y23_N27
\reg7|dataOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~12_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E7~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg7|dataOut\(5));

-- Location: LCCOMB_X79_Y23_N16
\reg7|dataOut[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reg7|dataOut[6]~feeder_combout\ = \reg1|dataOut~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg1|dataOut~10_combout\,
	combout => \reg7|dataOut[6]~feeder_combout\);

-- Location: FF_X79_Y23_N17
\reg7|dataOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg7|dataOut[6]~feeder_combout\,
	ena => \DisplayCntrl|s_currentState.E7~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg7|dataOut\(6));

-- Location: FF_X79_Y23_N7
\reg8|dataOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~2_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E8~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg8|dataOut\(0));

-- Location: FF_X79_Y23_N1
\reg8|dataOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~3_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E8~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg8|dataOut\(1));

-- Location: FF_X80_Y23_N25
\reg8|dataOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg1|dataOut~5_combout\,
	ena => \DisplayCntrl|s_currentState.E8~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg8|dataOut\(2));

-- Location: FF_X79_Y23_N19
\reg8|dataOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg1|dataOut~7_combout\,
	ena => \DisplayCntrl|s_currentState.E8~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg8|dataOut\(3));

-- Location: FF_X79_Y23_N9
\reg8|dataOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg1|dataOut~8_combout\,
	ena => \DisplayCntrl|s_currentState.E8~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg8|dataOut\(4));

-- Location: FF_X79_Y23_N15
\reg8|dataOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \reg1|dataOut~12_combout\,
	sload => VCC,
	ena => \DisplayCntrl|s_currentState.E8~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg8|dataOut\(5));

-- Location: FF_X79_Y23_N13
\reg8|dataOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \reg1|dataOut~10_combout\,
	ena => \DisplayCntrl|s_currentState.E8~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg8|dataOut\(6));

-- Location: LCCOMB_X65_Y34_N30
\clkDiv|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|LessThan1~0_combout\ = (((!\clkDiv|s_divCounter\(11)) # (!\clkDiv|s_divCounter\(12))) # (!\clkDiv|s_divCounter\(13))) # (!\clkDiv|s_divCounter\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(14),
	datab => \clkDiv|s_divCounter\(13),
	datac => \clkDiv|s_divCounter\(12),
	datad => \clkDiv|s_divCounter\(11),
	combout => \clkDiv|LessThan1~0_combout\);

-- Location: LCCOMB_X65_Y34_N2
\clkDiv|LessThan1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|LessThan1~4_combout\ = (\clkDiv|LessThan1~0_combout\) # ((\clkDiv|LessThan1~2_combout\ & (\clkDiv|LessThan1~3_combout\ & !\clkDiv|s_divCounter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|LessThan1~2_combout\,
	datab => \clkDiv|LessThan1~3_combout\,
	datac => \clkDiv|LessThan1~0_combout\,
	datad => \clkDiv|s_divCounter\(6),
	combout => \clkDiv|LessThan1~4_combout\);

-- Location: LCCOMB_X65_Y34_N24
\clkDiv|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|LessThan1~5_combout\ = (!\clkDiv|s_divCounter\(17) & (((\clkDiv|LessThan1~4_combout\ & !\clkDiv|s_divCounter\(15))) # (!\clkDiv|s_divCounter\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(16),
	datab => \clkDiv|LessThan1~4_combout\,
	datac => \clkDiv|s_divCounter\(17),
	datad => \clkDiv|s_divCounter\(15),
	combout => \clkDiv|LessThan1~5_combout\);

-- Location: LCCOMB_X65_Y34_N18
\clkDiv|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|LessThan1~7_combout\ = (!\clkDiv|s_divCounter\(23) & (((\clkDiv|LessThan1~5_combout\) # (!\clkDiv|s_divCounter\(18))) # (!\clkDiv|LessThan1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkDiv|s_divCounter\(23),
	datab => \clkDiv|LessThan1~6_combout\,
	datac => \clkDiv|s_divCounter\(18),
	datad => \clkDiv|LessThan1~5_combout\,
	combout => \clkDiv|LessThan1~7_combout\);

-- Location: LCCOMB_X65_Y34_N4
\clkDiv|LessThan1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \clkDiv|LessThan1~8_combout\ = (\clkDiv|s_divCounter\(25)) # ((!\clkDiv|LessThan1~7_combout\ & \clkDiv|s_divCounter\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clkDiv|LessThan1~7_combout\,
	datac => \clkDiv|s_divCounter\(24),
	datad => \clkDiv|s_divCounter\(25),
	combout => \clkDiv|LessThan1~8_combout\);

-- Location: FF_X65_Y34_N5
\clkDiv|clkOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clkDiv|LessThan1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clkDiv|clkOut~q\);

-- Location: LCCOMB_X79_Y27_N4
\counter5|TC~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter5|TC~4_combout\ = (!\s_currentState.clearStop~q\ & (\s_currentState.stop~q\ & (\counter4|TC~q\ & !\counter5|TC~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_currentState.clearStop~q\,
	datab => \s_currentState.stop~q\,
	datac => \counter4|TC~q\,
	datad => \counter5|TC~3_combout\,
	combout => \counter5|TC~4_combout\);

-- Location: FF_X79_Y27_N5
\counter5|TC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counter5|TC~4_combout\,
	sclr => \deb2|s_cleanOut~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter5|TC~q\);

-- Location: LCCOMB_X80_Y28_N0
\LEDR~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LEDR~0_combout\ = (\deb2|s_cleanOut~q\ & ((\s_currentState.start~q\) # (\s_currentState.clearStart~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_currentState.start~q\,
	datab => \deb2|s_cleanOut~q\,
	datac => \s_currentState.clearStart~q\,
	combout => \LEDR~0_combout\);

-- Location: FF_X80_Y28_N1
\LEDR[10]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \LEDR~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LEDR[10]~reg0_q\);

-- Location: IOIBUF_X115_Y15_N8
\SW[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X115_Y13_N8
\SW[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X115_Y18_N8
\SW[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: IOIBUF_X115_Y11_N8
\SW[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X115_Y10_N1
\SW[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X115_Y15_N1
\SW[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X115_Y4_N22
\SW[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X115_Y16_N8
\SW[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: IOIBUF_X115_Y4_N15
\SW[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(10),
	o => \SW[10]~input_o\);

-- Location: IOIBUF_X115_Y5_N15
\SW[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(11),
	o => \SW[11]~input_o\);

-- Location: IOIBUF_X115_Y7_N15
\SW[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(12),
	o => \SW[12]~input_o\);

-- Location: IOIBUF_X115_Y9_N22
\SW[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(13),
	o => \SW[13]~input_o\);

-- Location: IOIBUF_X115_Y10_N8
\SW[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(14),
	o => \SW[14]~input_o\);

-- Location: IOIBUF_X115_Y6_N15
\SW[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(15),
	o => \SW[15]~input_o\);

-- Location: IOIBUF_X115_Y13_N1
\SW[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(16),
	o => \SW[16]~input_o\);

-- Location: IOIBUF_X115_Y14_N8
\SW[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(17),
	o => \SW[17]~input_o\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(6) <= \HEX0[6]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;

ww_HEX4(0) <= \HEX4[0]~output_o\;

ww_HEX4(1) <= \HEX4[1]~output_o\;

ww_HEX4(2) <= \HEX4[2]~output_o\;

ww_HEX4(3) <= \HEX4[3]~output_o\;

ww_HEX4(4) <= \HEX4[4]~output_o\;

ww_HEX4(5) <= \HEX4[5]~output_o\;

ww_HEX4(6) <= \HEX4[6]~output_o\;

ww_HEX5(0) <= \HEX5[0]~output_o\;

ww_HEX5(1) <= \HEX5[1]~output_o\;

ww_HEX5(2) <= \HEX5[2]~output_o\;

ww_HEX5(3) <= \HEX5[3]~output_o\;

ww_HEX5(4) <= \HEX5[4]~output_o\;

ww_HEX5(5) <= \HEX5[5]~output_o\;

ww_HEX5(6) <= \HEX5[6]~output_o\;

ww_HEX6(0) <= \HEX6[0]~output_o\;

ww_HEX6(1) <= \HEX6[1]~output_o\;

ww_HEX6(2) <= \HEX6[2]~output_o\;

ww_HEX6(3) <= \HEX6[3]~output_o\;

ww_HEX6(4) <= \HEX6[4]~output_o\;

ww_HEX6(5) <= \HEX6[5]~output_o\;

ww_HEX6(6) <= \HEX6[6]~output_o\;

ww_HEX7(0) <= \HEX7[0]~output_o\;

ww_HEX7(1) <= \HEX7[1]~output_o\;

ww_HEX7(2) <= \HEX7[2]~output_o\;

ww_HEX7(3) <= \HEX7[3]~output_o\;

ww_HEX7(4) <= \HEX7[4]~output_o\;

ww_HEX7(5) <= \HEX7[5]~output_o\;

ww_HEX7(6) <= \HEX7[6]~output_o\;

ww_LEDR(0) <= \LEDR[0]~output_o\;

ww_LEDR(1) <= \LEDR[1]~output_o\;

ww_LEDR(2) <= \LEDR[2]~output_o\;

ww_LEDR(3) <= \LEDR[3]~output_o\;

ww_LEDR(4) <= \LEDR[4]~output_o\;

ww_LEDR(5) <= \LEDR[5]~output_o\;

ww_LEDR(6) <= \LEDR[6]~output_o\;

ww_LEDR(7) <= \LEDR[7]~output_o\;

ww_LEDR(8) <= \LEDR[8]~output_o\;

ww_LEDR(9) <= \LEDR[9]~output_o\;

ww_LEDR(10) <= \LEDR[10]~output_o\;

ww_LEDR(11) <= \LEDR[11]~output_o\;

ww_LEDR(12) <= \LEDR[12]~output_o\;

ww_LEDR(13) <= \LEDR[13]~output_o\;

ww_LEDR(14) <= \LEDR[14]~output_o\;

ww_LEDR(15) <= \LEDR[15]~output_o\;

ww_LEDR(16) <= \LEDR[16]~output_o\;

ww_LEDR(17) <= \LEDR[17]~output_o\;
END structure;


