// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcku115-flvb2104-2-i,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=4.304000,HLS_SYN_LAT=2706060,HLS_SYN_TPT=962981,HLS_SYN_MEM=92,HLS_SYN_DSP=9,HLS_SYN_FF=3589,HLS_SYN_LUT=10000,HLS_VERSION=2018_3}" *)

module myproject (
        ap_clk,
        ap_rst,
        input1_V_address0,
        input1_V_ce0,
        input1_V_d0,
        input1_V_q0,
        input1_V_we0,
        input1_V_address1,
        input1_V_ce1,
        input1_V_d1,
        input1_V_q1,
        input1_V_we1,
        layer19_out_V_address0,
        layer19_out_V_ce0,
        layer19_out_V_d0,
        layer19_out_V_q0,
        layer19_out_V_we0,
        layer19_out_V_address1,
        layer19_out_V_ce1,
        layer19_out_V_d1,
        layer19_out_V_q1,
        layer19_out_V_we1,
        const_size_in_1,
        const_size_out_1,
        const_size_in_1_ap_vld,
        const_size_out_1_ap_vld,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle
);


input   ap_clk;
input   ap_rst;
output  [9:0] input1_V_address0;
output   input1_V_ce0;
output  [11:0] input1_V_d0;
input  [11:0] input1_V_q0;
output   input1_V_we0;
output  [9:0] input1_V_address1;
output   input1_V_ce1;
output  [11:0] input1_V_d1;
input  [11:0] input1_V_q1;
output   input1_V_we1;
output  [3:0] layer19_out_V_address0;
output   layer19_out_V_ce0;
output  [11:0] layer19_out_V_d0;
input  [11:0] layer19_out_V_q0;
output   layer19_out_V_we0;
output  [3:0] layer19_out_V_address1;
output   layer19_out_V_ce1;
output  [11:0] layer19_out_V_d1;
input  [11:0] layer19_out_V_q1;
output   layer19_out_V_we1;
output  [15:0] const_size_in_1;
output  [15:0] const_size_out_1;
output   const_size_in_1_ap_vld;
output   const_size_out_1_ap_vld;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;

wire   [11:0] layer3_out_V_i_q0;
wire   [11:0] layer3_out_V_t_q0;
wire   [10:0] layer5_out_V_i_q0;
wire   [10:0] layer5_out_V_t_q0;
wire   [11:0] layer6_out_V_i_q0;
wire   [11:0] layer6_out_V_t_q0;
wire   [11:0] layer7_out_V_i_q0;
wire   [11:0] layer7_out_V_t_q0;
wire   [10:0] layer9_out_V_i_q0;
wire   [10:0] layer9_out_V_t_q0;
wire   [11:0] layer10_out_V_i_q0;
wire   [11:0] layer10_out_V_t_q0;
wire   [11:0] layer11_out_V_i_q0;
wire   [11:0] layer11_out_V_t_q0;
wire   [10:0] layer13_out_V_i_q0;
wire   [10:0] layer13_out_V_t_q0;
wire   [11:0] layer14_out_V_i_q0;
wire   [11:0] layer14_out_V_t_q0;
wire   [10:0] layer16_out_V_i_q0;
wire   [10:0] layer16_out_V_t_q0;
wire   [11:0] layer17_out_V_i_q0;
wire   [11:0] layer17_out_V_t_q0;
wire    Block_arrayctor_loop_U0_ap_start;
wire    Block_arrayctor_loop_U0_ap_done;
wire    Block_arrayctor_loop_U0_ap_continue;
wire    Block_arrayctor_loop_U0_ap_idle;
wire    Block_arrayctor_loop_U0_ap_ready;
wire   [15:0] Block_arrayctor_loop_U0_const_size_in_1;
wire    Block_arrayctor_loop_U0_const_size_in_1_ap_vld;
wire   [15:0] Block_arrayctor_loop_U0_const_size_out_1;
wire    Block_arrayctor_loop_U0_const_size_out_1_ap_vld;
wire    ap_sync_continue;
wire    conv_2d_large_cl_1_U0_ap_start;
wire    conv_2d_large_cl_1_U0_ap_done;
wire    conv_2d_large_cl_1_U0_ap_continue;
wire    conv_2d_large_cl_1_U0_ap_idle;
wire    conv_2d_large_cl_1_U0_ap_ready;
wire   [9:0] conv_2d_large_cl_1_U0_data_V_address0;
wire    conv_2d_large_cl_1_U0_data_V_ce0;
wire   [12:0] conv_2d_large_cl_1_U0_res_V_address0;
wire    conv_2d_large_cl_1_U0_res_V_ce0;
wire    conv_2d_large_cl_1_U0_res_V_we0;
wire   [11:0] conv_2d_large_cl_1_U0_res_V_d0;
wire    ap_channel_done_layer3_out_V;
wire    conv_2d_large_cl_1_U0_res_V_full_n;
wire    relu_1_U0_ap_start;
wire    relu_1_U0_ap_done;
wire    relu_1_U0_ap_continue;
wire    relu_1_U0_ap_idle;
wire    relu_1_U0_ap_ready;
wire   [12:0] relu_1_U0_data_V_address0;
wire    relu_1_U0_data_V_ce0;
wire   [12:0] relu_1_U0_res_V_address0;
wire    relu_1_U0_res_V_ce0;
wire    relu_1_U0_res_V_we0;
wire   [10:0] relu_1_U0_res_V_d0;
wire    ap_channel_done_layer5_out_V;
wire    relu_1_U0_res_V_full_n;
wire    pooling2d_cl_U0_ap_start;
wire    pooling2d_cl_U0_ap_done;
wire    pooling2d_cl_U0_ap_continue;
wire    pooling2d_cl_U0_ap_idle;
wire    pooling2d_cl_U0_ap_ready;
wire   [12:0] pooling2d_cl_U0_data_V_address0;
wire    pooling2d_cl_U0_data_V_ce0;
wire   [10:0] pooling2d_cl_U0_res_V_address0;
wire    pooling2d_cl_U0_res_V_ce0;
wire    pooling2d_cl_U0_res_V_we0;
wire   [11:0] pooling2d_cl_U0_res_V_d0;
wire    ap_channel_done_layer6_out_V;
wire    pooling2d_cl_U0_res_V_full_n;
wire    conv_2d_large_cl_U0_ap_start;
wire    conv_2d_large_cl_U0_ap_done;
wire    conv_2d_large_cl_U0_ap_continue;
wire    conv_2d_large_cl_U0_ap_idle;
wire    conv_2d_large_cl_U0_ap_ready;
wire   [10:0] conv_2d_large_cl_U0_data_V_address0;
wire    conv_2d_large_cl_U0_data_V_ce0;
wire   [11:0] conv_2d_large_cl_U0_res_V_address0;
wire    conv_2d_large_cl_U0_res_V_ce0;
wire    conv_2d_large_cl_U0_res_V_we0;
wire   [11:0] conv_2d_large_cl_U0_res_V_d0;
wire    ap_channel_done_layer7_out_V;
wire    conv_2d_large_cl_U0_res_V_full_n;
wire    relu_U0_ap_start;
wire    relu_U0_ap_done;
wire    relu_U0_ap_continue;
wire    relu_U0_ap_idle;
wire    relu_U0_ap_ready;
wire   [11:0] relu_U0_data_V_address0;
wire    relu_U0_data_V_ce0;
wire   [11:0] relu_U0_res_V_address0;
wire    relu_U0_res_V_ce0;
wire    relu_U0_res_V_we0;
wire   [10:0] relu_U0_res_V_d0;
wire    ap_channel_done_layer9_out_V;
wire    relu_U0_res_V_full_n;
wire    pooling2d_cl_1_U0_ap_start;
wire    pooling2d_cl_1_U0_ap_done;
wire    pooling2d_cl_1_U0_ap_continue;
wire    pooling2d_cl_1_U0_ap_idle;
wire    pooling2d_cl_1_U0_ap_ready;
wire   [11:0] pooling2d_cl_1_U0_data_V_address0;
wire    pooling2d_cl_1_U0_data_V_ce0;
wire   [9:0] pooling2d_cl_1_U0_res_V_address0;
wire    pooling2d_cl_1_U0_res_V_ce0;
wire    pooling2d_cl_1_U0_res_V_we0;
wire   [11:0] pooling2d_cl_1_U0_res_V_d0;
wire    ap_channel_done_layer10_out_V;
wire    pooling2d_cl_1_U0_res_V_full_n;
wire    dense_large_2_U0_ap_start;
wire    dense_large_2_U0_ap_done;
wire    dense_large_2_U0_ap_continue;
wire    dense_large_2_U0_ap_idle;
wire    dense_large_2_U0_ap_ready;
wire   [9:0] dense_large_2_U0_data_V_address0;
wire    dense_large_2_U0_data_V_ce0;
wire   [6:0] dense_large_2_U0_res_V_address0;
wire    dense_large_2_U0_res_V_ce0;
wire    dense_large_2_U0_res_V_we0;
wire   [11:0] dense_large_2_U0_res_V_d0;
wire    ap_channel_done_layer11_out_V;
wire    dense_large_2_U0_res_V_full_n;
wire    relu_3_U0_ap_start;
wire    relu_3_U0_ap_done;
wire    relu_3_U0_ap_continue;
wire    relu_3_U0_ap_idle;
wire    relu_3_U0_ap_ready;
wire   [6:0] relu_3_U0_data_V_address0;
wire    relu_3_U0_data_V_ce0;
wire   [6:0] relu_3_U0_res_V_address0;
wire    relu_3_U0_res_V_ce0;
wire    relu_3_U0_res_V_we0;
wire   [10:0] relu_3_U0_res_V_d0;
wire    ap_channel_done_layer13_out_V;
wire    relu_3_U0_res_V_full_n;
wire    dense_large_1_U0_ap_start;
wire    dense_large_1_U0_ap_done;
wire    dense_large_1_U0_ap_continue;
wire    dense_large_1_U0_ap_idle;
wire    dense_large_1_U0_ap_ready;
wire   [6:0] dense_large_1_U0_data_V_address0;
wire    dense_large_1_U0_data_V_ce0;
wire   [6:0] dense_large_1_U0_res_V_address0;
wire    dense_large_1_U0_res_V_ce0;
wire    dense_large_1_U0_res_V_we0;
wire   [11:0] dense_large_1_U0_res_V_d0;
wire    ap_channel_done_layer14_out_V;
wire    dense_large_1_U0_res_V_full_n;
wire    relu_2_U0_ap_start;
wire    relu_2_U0_ap_done;
wire    relu_2_U0_ap_continue;
wire    relu_2_U0_ap_idle;
wire    relu_2_U0_ap_ready;
wire   [6:0] relu_2_U0_data_V_address0;
wire    relu_2_U0_data_V_ce0;
wire   [6:0] relu_2_U0_res_V_address0;
wire    relu_2_U0_res_V_ce0;
wire    relu_2_U0_res_V_we0;
wire   [10:0] relu_2_U0_res_V_d0;
wire    ap_channel_done_layer16_out_V;
wire    relu_2_U0_res_V_full_n;
wire    dense_large_U0_ap_start;
wire    dense_large_U0_ap_done;
wire    dense_large_U0_ap_continue;
wire    dense_large_U0_ap_idle;
wire    dense_large_U0_ap_ready;
wire   [6:0] dense_large_U0_data_V_address0;
wire    dense_large_U0_data_V_ce0;
wire   [3:0] dense_large_U0_res_V_address0;
wire    dense_large_U0_res_V_ce0;
wire    dense_large_U0_res_V_we0;
wire   [11:0] dense_large_U0_res_V_d0;
wire    ap_channel_done_layer17_out_V;
wire    dense_large_U0_res_V_full_n;
wire    softmax_U0_ap_start;
wire    softmax_U0_ap_done;
wire    softmax_U0_ap_continue;
wire    softmax_U0_ap_idle;
wire    softmax_U0_ap_ready;
wire   [3:0] softmax_U0_data_V_address0;
wire    softmax_U0_data_V_ce0;
wire   [3:0] softmax_U0_res_V_address0;
wire    softmax_U0_res_V_ce0;
wire    softmax_U0_res_V_we0;
wire   [11:0] softmax_U0_res_V_d0;
wire    layer3_out_V_i_full_n;
wire    layer3_out_V_t_empty_n;
wire    layer5_out_V_i_full_n;
wire    layer5_out_V_t_empty_n;
wire    layer6_out_V_i_full_n;
wire    layer6_out_V_t_empty_n;
wire    layer7_out_V_i_full_n;
wire    layer7_out_V_t_empty_n;
wire    layer9_out_V_i_full_n;
wire    layer9_out_V_t_empty_n;
wire    layer10_out_V_i_full_n;
wire    layer10_out_V_t_empty_n;
wire    layer11_out_V_i_full_n;
wire    layer11_out_V_t_empty_n;
wire    layer13_out_V_i_full_n;
wire    layer13_out_V_t_empty_n;
wire    layer14_out_V_i_full_n;
wire    layer14_out_V_t_empty_n;
wire    layer16_out_V_i_full_n;
wire    layer16_out_V_t_empty_n;
wire    layer17_out_V_i_full_n;
wire    layer17_out_V_t_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_Block_arrayctor_loop_U0_ap_ready;
wire    ap_sync_Block_arrayctor_loop_U0_ap_ready;
reg   [1:0] Block_arrayctor_loop_U0_ap_ready_count;
reg    ap_sync_reg_conv_2d_large_cl_1_U0_ap_ready;
wire    ap_sync_conv_2d_large_cl_1_U0_ap_ready;
reg   [1:0] conv_2d_large_cl_1_U0_ap_ready_count;
wire    Block_arrayctor_loop_U0_start_full_n;
wire    Block_arrayctor_loop_U0_start_write;
wire    conv_2d_large_cl_1_U0_start_full_n;
wire    conv_2d_large_cl_1_U0_start_write;
wire    relu_1_U0_start_full_n;
wire    relu_1_U0_start_write;
wire    pooling2d_cl_U0_start_full_n;
wire    pooling2d_cl_U0_start_write;
wire    conv_2d_large_cl_U0_start_full_n;
wire    conv_2d_large_cl_U0_start_write;
wire    relu_U0_start_full_n;
wire    relu_U0_start_write;
wire    pooling2d_cl_1_U0_start_full_n;
wire    pooling2d_cl_1_U0_start_write;
wire    dense_large_2_U0_start_full_n;
wire    dense_large_2_U0_start_write;
wire    relu_3_U0_start_full_n;
wire    relu_3_U0_start_write;
wire    dense_large_1_U0_start_full_n;
wire    dense_large_1_U0_start_write;
wire    relu_2_U0_start_full_n;
wire    relu_2_U0_start_write;
wire    dense_large_U0_start_full_n;
wire    dense_large_U0_start_write;
wire    softmax_U0_start_full_n;
wire    softmax_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_Block_arrayctor_loop_U0_ap_ready = 1'b0;
#0 Block_arrayctor_loop_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_conv_2d_large_cl_1_U0_ap_ready = 1'b0;
#0 conv_2d_large_cl_1_U0_ap_ready_count = 2'd0;
end

myproject_layer3_out_V #(
    .DataWidth( 12 ),
    .AddressRange( 6728 ),
    .AddressWidth( 13 ))
layer3_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv_2d_large_cl_1_U0_res_V_address0),
    .i_ce0(conv_2d_large_cl_1_U0_res_V_ce0),
    .i_we0(conv_2d_large_cl_1_U0_res_V_we0),
    .i_d0(conv_2d_large_cl_1_U0_res_V_d0),
    .i_q0(layer3_out_V_i_q0),
    .t_address0(relu_1_U0_data_V_address0),
    .t_ce0(relu_1_U0_data_V_ce0),
    .t_we0(1'b0),
    .t_d0(12'd0),
    .t_q0(layer3_out_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_out_V_i_full_n),
    .i_write(conv_2d_large_cl_1_U0_ap_done),
    .t_empty_n(layer3_out_V_t_empty_n),
    .t_read(relu_1_U0_ap_ready)
);

myproject_layer5_out_V #(
    .DataWidth( 11 ),
    .AddressRange( 6728 ),
    .AddressWidth( 13 ))
layer5_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_1_U0_res_V_address0),
    .i_ce0(relu_1_U0_res_V_ce0),
    .i_we0(relu_1_U0_res_V_we0),
    .i_d0(relu_1_U0_res_V_d0),
    .i_q0(layer5_out_V_i_q0),
    .t_address0(pooling2d_cl_U0_data_V_address0),
    .t_ce0(pooling2d_cl_U0_data_V_ce0),
    .t_we0(1'b0),
    .t_d0(11'd0),
    .t_q0(layer5_out_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer5_out_V_i_full_n),
    .i_write(relu_1_U0_ap_done),
    .t_empty_n(layer5_out_V_t_empty_n),
    .t_read(pooling2d_cl_U0_ap_ready)
);

myproject_layer6_out_V #(
    .DataWidth( 12 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
layer6_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(pooling2d_cl_U0_res_V_address0),
    .i_ce0(pooling2d_cl_U0_res_V_ce0),
    .i_we0(pooling2d_cl_U0_res_V_we0),
    .i_d0(pooling2d_cl_U0_res_V_d0),
    .i_q0(layer6_out_V_i_q0),
    .t_address0(conv_2d_large_cl_U0_data_V_address0),
    .t_ce0(conv_2d_large_cl_U0_data_V_ce0),
    .t_we0(1'b0),
    .t_d0(12'd0),
    .t_q0(layer6_out_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer6_out_V_i_full_n),
    .i_write(pooling2d_cl_U0_ap_done),
    .t_empty_n(layer6_out_V_t_empty_n),
    .t_read(conv_2d_large_cl_U0_ap_ready)
);

myproject_layer7_out_V #(
    .DataWidth( 12 ),
    .AddressRange( 2704 ),
    .AddressWidth( 12 ))
layer7_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv_2d_large_cl_U0_res_V_address0),
    .i_ce0(conv_2d_large_cl_U0_res_V_ce0),
    .i_we0(conv_2d_large_cl_U0_res_V_we0),
    .i_d0(conv_2d_large_cl_U0_res_V_d0),
    .i_q0(layer7_out_V_i_q0),
    .t_address0(relu_U0_data_V_address0),
    .t_ce0(relu_U0_data_V_ce0),
    .t_we0(1'b0),
    .t_d0(12'd0),
    .t_q0(layer7_out_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer7_out_V_i_full_n),
    .i_write(conv_2d_large_cl_U0_ap_done),
    .t_empty_n(layer7_out_V_t_empty_n),
    .t_read(relu_U0_ap_ready)
);

myproject_layer9_out_V #(
    .DataWidth( 11 ),
    .AddressRange( 2704 ),
    .AddressWidth( 12 ))
layer9_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_U0_res_V_address0),
    .i_ce0(relu_U0_res_V_ce0),
    .i_we0(relu_U0_res_V_we0),
    .i_d0(relu_U0_res_V_d0),
    .i_q0(layer9_out_V_i_q0),
    .t_address0(pooling2d_cl_1_U0_data_V_address0),
    .t_ce0(pooling2d_cl_1_U0_data_V_ce0),
    .t_we0(1'b0),
    .t_d0(11'd0),
    .t_q0(layer9_out_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer9_out_V_i_full_n),
    .i_write(relu_U0_ap_done),
    .t_empty_n(layer9_out_V_t_empty_n),
    .t_read(pooling2d_cl_1_U0_ap_ready)
);

myproject_layer10_out_V #(
    .DataWidth( 12 ),
    .AddressRange( 576 ),
    .AddressWidth( 10 ))
layer10_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(pooling2d_cl_1_U0_res_V_address0),
    .i_ce0(pooling2d_cl_1_U0_res_V_ce0),
    .i_we0(pooling2d_cl_1_U0_res_V_we0),
    .i_d0(pooling2d_cl_1_U0_res_V_d0),
    .i_q0(layer10_out_V_i_q0),
    .t_address0(dense_large_2_U0_data_V_address0),
    .t_ce0(dense_large_2_U0_data_V_ce0),
    .t_we0(1'b0),
    .t_d0(12'd0),
    .t_q0(layer10_out_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer10_out_V_i_full_n),
    .i_write(pooling2d_cl_1_U0_ap_done),
    .t_empty_n(layer10_out_V_t_empty_n),
    .t_read(dense_large_2_U0_ap_ready)
);

myproject_layer11_out_V #(
    .DataWidth( 12 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
layer11_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dense_large_2_U0_res_V_address0),
    .i_ce0(dense_large_2_U0_res_V_ce0),
    .i_we0(dense_large_2_U0_res_V_we0),
    .i_d0(dense_large_2_U0_res_V_d0),
    .i_q0(layer11_out_V_i_q0),
    .t_address0(relu_3_U0_data_V_address0),
    .t_ce0(relu_3_U0_data_V_ce0),
    .t_we0(1'b0),
    .t_d0(12'd0),
    .t_q0(layer11_out_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer11_out_V_i_full_n),
    .i_write(dense_large_2_U0_ap_done),
    .t_empty_n(layer11_out_V_t_empty_n),
    .t_read(relu_3_U0_ap_ready)
);

myproject_layer13_out_V #(
    .DataWidth( 11 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
layer13_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_3_U0_res_V_address0),
    .i_ce0(relu_3_U0_res_V_ce0),
    .i_we0(relu_3_U0_res_V_we0),
    .i_d0(relu_3_U0_res_V_d0),
    .i_q0(layer13_out_V_i_q0),
    .t_address0(dense_large_1_U0_data_V_address0),
    .t_ce0(dense_large_1_U0_data_V_ce0),
    .t_we0(1'b0),
    .t_d0(11'd0),
    .t_q0(layer13_out_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer13_out_V_i_full_n),
    .i_write(relu_3_U0_ap_done),
    .t_empty_n(layer13_out_V_t_empty_n),
    .t_read(dense_large_1_U0_ap_ready)
);

myproject_layer14_out_V #(
    .DataWidth( 12 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
layer14_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dense_large_1_U0_res_V_address0),
    .i_ce0(dense_large_1_U0_res_V_ce0),
    .i_we0(dense_large_1_U0_res_V_we0),
    .i_d0(dense_large_1_U0_res_V_d0),
    .i_q0(layer14_out_V_i_q0),
    .t_address0(relu_2_U0_data_V_address0),
    .t_ce0(relu_2_U0_data_V_ce0),
    .t_we0(1'b0),
    .t_d0(12'd0),
    .t_q0(layer14_out_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer14_out_V_i_full_n),
    .i_write(dense_large_1_U0_ap_done),
    .t_empty_n(layer14_out_V_t_empty_n),
    .t_read(relu_2_U0_ap_ready)
);

myproject_layer16_out_V #(
    .DataWidth( 11 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
layer16_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_2_U0_res_V_address0),
    .i_ce0(relu_2_U0_res_V_ce0),
    .i_we0(relu_2_U0_res_V_we0),
    .i_d0(relu_2_U0_res_V_d0),
    .i_q0(layer16_out_V_i_q0),
    .t_address0(dense_large_U0_data_V_address0),
    .t_ce0(dense_large_U0_data_V_ce0),
    .t_we0(1'b0),
    .t_d0(11'd0),
    .t_q0(layer16_out_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer16_out_V_i_full_n),
    .i_write(relu_2_U0_ap_done),
    .t_empty_n(layer16_out_V_t_empty_n),
    .t_read(dense_large_U0_ap_ready)
);

myproject_layer17_out_V #(
    .DataWidth( 12 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer17_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dense_large_U0_res_V_address0),
    .i_ce0(dense_large_U0_res_V_ce0),
    .i_we0(dense_large_U0_res_V_we0),
    .i_d0(dense_large_U0_res_V_d0),
    .i_q0(layer17_out_V_i_q0),
    .t_address0(softmax_U0_data_V_address0),
    .t_ce0(softmax_U0_data_V_ce0),
    .t_we0(1'b0),
    .t_d0(12'd0),
    .t_q0(layer17_out_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer17_out_V_i_full_n),
    .i_write(dense_large_U0_ap_done),
    .t_empty_n(layer17_out_V_t_empty_n),
    .t_read(softmax_U0_ap_ready)
);

Block_arrayctor_loop Block_arrayctor_loop_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Block_arrayctor_loop_U0_ap_start),
    .ap_done(Block_arrayctor_loop_U0_ap_done),
    .ap_continue(Block_arrayctor_loop_U0_ap_continue),
    .ap_idle(Block_arrayctor_loop_U0_ap_idle),
    .ap_ready(Block_arrayctor_loop_U0_ap_ready),
    .const_size_in_1(Block_arrayctor_loop_U0_const_size_in_1),
    .const_size_in_1_ap_vld(Block_arrayctor_loop_U0_const_size_in_1_ap_vld),
    .const_size_out_1(Block_arrayctor_loop_U0_const_size_out_1),
    .const_size_out_1_ap_vld(Block_arrayctor_loop_U0_const_size_out_1_ap_vld)
);

conv_2d_large_cl_1 conv_2d_large_cl_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_large_cl_1_U0_ap_start),
    .ap_done(conv_2d_large_cl_1_U0_ap_done),
    .ap_continue(conv_2d_large_cl_1_U0_ap_continue),
    .ap_idle(conv_2d_large_cl_1_U0_ap_idle),
    .ap_ready(conv_2d_large_cl_1_U0_ap_ready),
    .data_V_address0(conv_2d_large_cl_1_U0_data_V_address0),
    .data_V_ce0(conv_2d_large_cl_1_U0_data_V_ce0),
    .data_V_q0(input1_V_q0),
    .res_V_address0(conv_2d_large_cl_1_U0_res_V_address0),
    .res_V_ce0(conv_2d_large_cl_1_U0_res_V_ce0),
    .res_V_we0(conv_2d_large_cl_1_U0_res_V_we0),
    .res_V_d0(conv_2d_large_cl_1_U0_res_V_d0)
);

relu_1 relu_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_1_U0_ap_start),
    .ap_done(relu_1_U0_ap_done),
    .ap_continue(relu_1_U0_ap_continue),
    .ap_idle(relu_1_U0_ap_idle),
    .ap_ready(relu_1_U0_ap_ready),
    .data_V_address0(relu_1_U0_data_V_address0),
    .data_V_ce0(relu_1_U0_data_V_ce0),
    .data_V_q0(layer3_out_V_t_q0),
    .res_V_address0(relu_1_U0_res_V_address0),
    .res_V_ce0(relu_1_U0_res_V_ce0),
    .res_V_we0(relu_1_U0_res_V_we0),
    .res_V_d0(relu_1_U0_res_V_d0)
);

pooling2d_cl pooling2d_cl_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pooling2d_cl_U0_ap_start),
    .ap_done(pooling2d_cl_U0_ap_done),
    .ap_continue(pooling2d_cl_U0_ap_continue),
    .ap_idle(pooling2d_cl_U0_ap_idle),
    .ap_ready(pooling2d_cl_U0_ap_ready),
    .data_V_address0(pooling2d_cl_U0_data_V_address0),
    .data_V_ce0(pooling2d_cl_U0_data_V_ce0),
    .data_V_q0(layer5_out_V_t_q0),
    .res_V_address0(pooling2d_cl_U0_res_V_address0),
    .res_V_ce0(pooling2d_cl_U0_res_V_ce0),
    .res_V_we0(pooling2d_cl_U0_res_V_we0),
    .res_V_d0(pooling2d_cl_U0_res_V_d0)
);

conv_2d_large_cl conv_2d_large_cl_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_large_cl_U0_ap_start),
    .ap_done(conv_2d_large_cl_U0_ap_done),
    .ap_continue(conv_2d_large_cl_U0_ap_continue),
    .ap_idle(conv_2d_large_cl_U0_ap_idle),
    .ap_ready(conv_2d_large_cl_U0_ap_ready),
    .data_V_address0(conv_2d_large_cl_U0_data_V_address0),
    .data_V_ce0(conv_2d_large_cl_U0_data_V_ce0),
    .data_V_q0(layer6_out_V_t_q0),
    .res_V_address0(conv_2d_large_cl_U0_res_V_address0),
    .res_V_ce0(conv_2d_large_cl_U0_res_V_ce0),
    .res_V_we0(conv_2d_large_cl_U0_res_V_we0),
    .res_V_d0(conv_2d_large_cl_U0_res_V_d0)
);

relu relu_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_U0_ap_start),
    .ap_done(relu_U0_ap_done),
    .ap_continue(relu_U0_ap_continue),
    .ap_idle(relu_U0_ap_idle),
    .ap_ready(relu_U0_ap_ready),
    .data_V_address0(relu_U0_data_V_address0),
    .data_V_ce0(relu_U0_data_V_ce0),
    .data_V_q0(layer7_out_V_t_q0),
    .res_V_address0(relu_U0_res_V_address0),
    .res_V_ce0(relu_U0_res_V_ce0),
    .res_V_we0(relu_U0_res_V_we0),
    .res_V_d0(relu_U0_res_V_d0)
);

pooling2d_cl_1 pooling2d_cl_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pooling2d_cl_1_U0_ap_start),
    .ap_done(pooling2d_cl_1_U0_ap_done),
    .ap_continue(pooling2d_cl_1_U0_ap_continue),
    .ap_idle(pooling2d_cl_1_U0_ap_idle),
    .ap_ready(pooling2d_cl_1_U0_ap_ready),
    .data_V_address0(pooling2d_cl_1_U0_data_V_address0),
    .data_V_ce0(pooling2d_cl_1_U0_data_V_ce0),
    .data_V_q0(layer9_out_V_t_q0),
    .res_V_address0(pooling2d_cl_1_U0_res_V_address0),
    .res_V_ce0(pooling2d_cl_1_U0_res_V_ce0),
    .res_V_we0(pooling2d_cl_1_U0_res_V_we0),
    .res_V_d0(pooling2d_cl_1_U0_res_V_d0)
);

dense_large_2 dense_large_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_large_2_U0_ap_start),
    .ap_done(dense_large_2_U0_ap_done),
    .ap_continue(dense_large_2_U0_ap_continue),
    .ap_idle(dense_large_2_U0_ap_idle),
    .ap_ready(dense_large_2_U0_ap_ready),
    .data_V_address0(dense_large_2_U0_data_V_address0),
    .data_V_ce0(dense_large_2_U0_data_V_ce0),
    .data_V_q0(layer10_out_V_t_q0),
    .res_V_address0(dense_large_2_U0_res_V_address0),
    .res_V_ce0(dense_large_2_U0_res_V_ce0),
    .res_V_we0(dense_large_2_U0_res_V_we0),
    .res_V_d0(dense_large_2_U0_res_V_d0)
);

relu_3 relu_3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_3_U0_ap_start),
    .ap_done(relu_3_U0_ap_done),
    .ap_continue(relu_3_U0_ap_continue),
    .ap_idle(relu_3_U0_ap_idle),
    .ap_ready(relu_3_U0_ap_ready),
    .data_V_address0(relu_3_U0_data_V_address0),
    .data_V_ce0(relu_3_U0_data_V_ce0),
    .data_V_q0(layer11_out_V_t_q0),
    .res_V_address0(relu_3_U0_res_V_address0),
    .res_V_ce0(relu_3_U0_res_V_ce0),
    .res_V_we0(relu_3_U0_res_V_we0),
    .res_V_d0(relu_3_U0_res_V_d0)
);

dense_large_1 dense_large_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_large_1_U0_ap_start),
    .ap_done(dense_large_1_U0_ap_done),
    .ap_continue(dense_large_1_U0_ap_continue),
    .ap_idle(dense_large_1_U0_ap_idle),
    .ap_ready(dense_large_1_U0_ap_ready),
    .data_V_address0(dense_large_1_U0_data_V_address0),
    .data_V_ce0(dense_large_1_U0_data_V_ce0),
    .data_V_q0(layer13_out_V_t_q0),
    .res_V_address0(dense_large_1_U0_res_V_address0),
    .res_V_ce0(dense_large_1_U0_res_V_ce0),
    .res_V_we0(dense_large_1_U0_res_V_we0),
    .res_V_d0(dense_large_1_U0_res_V_d0)
);

relu_2 relu_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_2_U0_ap_start),
    .ap_done(relu_2_U0_ap_done),
    .ap_continue(relu_2_U0_ap_continue),
    .ap_idle(relu_2_U0_ap_idle),
    .ap_ready(relu_2_U0_ap_ready),
    .data_V_address0(relu_2_U0_data_V_address0),
    .data_V_ce0(relu_2_U0_data_V_ce0),
    .data_V_q0(layer14_out_V_t_q0),
    .res_V_address0(relu_2_U0_res_V_address0),
    .res_V_ce0(relu_2_U0_res_V_ce0),
    .res_V_we0(relu_2_U0_res_V_we0),
    .res_V_d0(relu_2_U0_res_V_d0)
);

dense_large dense_large_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_large_U0_ap_start),
    .ap_done(dense_large_U0_ap_done),
    .ap_continue(dense_large_U0_ap_continue),
    .ap_idle(dense_large_U0_ap_idle),
    .ap_ready(dense_large_U0_ap_ready),
    .data_V_address0(dense_large_U0_data_V_address0),
    .data_V_ce0(dense_large_U0_data_V_ce0),
    .data_V_q0(layer16_out_V_t_q0),
    .res_V_address0(dense_large_U0_res_V_address0),
    .res_V_ce0(dense_large_U0_res_V_ce0),
    .res_V_we0(dense_large_U0_res_V_we0),
    .res_V_d0(dense_large_U0_res_V_d0)
);

softmax softmax_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(softmax_U0_ap_start),
    .ap_done(softmax_U0_ap_done),
    .ap_continue(softmax_U0_ap_continue),
    .ap_idle(softmax_U0_ap_idle),
    .ap_ready(softmax_U0_ap_ready),
    .data_V_address0(softmax_U0_data_V_address0),
    .data_V_ce0(softmax_U0_data_V_ce0),
    .data_V_q0(layer17_out_V_t_q0),
    .res_V_address0(softmax_U0_res_V_address0),
    .res_V_ce0(softmax_U0_res_V_ce0),
    .res_V_we0(softmax_U0_res_V_we0),
    .res_V_d0(softmax_U0_res_V_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_Block_arrayctor_loop_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Block_arrayctor_loop_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Block_arrayctor_loop_U0_ap_ready <= ap_sync_Block_arrayctor_loop_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_conv_2d_large_cl_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_conv_2d_large_cl_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_conv_2d_large_cl_1_U0_ap_ready <= ap_sync_conv_2d_large_cl_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sync_ready == 1'b1) & (1'b0 == Block_arrayctor_loop_U0_ap_ready))) begin
        Block_arrayctor_loop_U0_ap_ready_count <= (Block_arrayctor_loop_U0_ap_ready_count - 2'd1);
    end else if (((1'b1 == Block_arrayctor_loop_U0_ap_ready) & (ap_sync_ready == 1'b0))) begin
        Block_arrayctor_loop_U0_ap_ready_count <= (Block_arrayctor_loop_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sync_ready == 1'b1) & (conv_2d_large_cl_1_U0_ap_ready == 1'b0))) begin
        conv_2d_large_cl_1_U0_ap_ready_count <= (conv_2d_large_cl_1_U0_ap_ready_count - 2'd1);
    end else if (((conv_2d_large_cl_1_U0_ap_ready == 1'b1) & (ap_sync_ready == 1'b0))) begin
        conv_2d_large_cl_1_U0_ap_ready_count <= (conv_2d_large_cl_1_U0_ap_ready_count + 2'd1);
    end
end

assign Block_arrayctor_loop_U0_ap_continue = ap_sync_done;

assign Block_arrayctor_loop_U0_ap_start = ((ap_sync_reg_Block_arrayctor_loop_U0_ap_ready ^ 1'b1) & ap_start);

assign Block_arrayctor_loop_U0_start_full_n = 1'b1;

assign Block_arrayctor_loop_U0_start_write = 1'b0;

assign ap_channel_done_layer10_out_V = pooling2d_cl_1_U0_ap_done;

assign ap_channel_done_layer11_out_V = dense_large_2_U0_ap_done;

assign ap_channel_done_layer13_out_V = relu_3_U0_ap_done;

assign ap_channel_done_layer14_out_V = dense_large_1_U0_ap_done;

assign ap_channel_done_layer16_out_V = relu_2_U0_ap_done;

assign ap_channel_done_layer17_out_V = dense_large_U0_ap_done;

assign ap_channel_done_layer3_out_V = conv_2d_large_cl_1_U0_ap_done;

assign ap_channel_done_layer5_out_V = relu_1_U0_ap_done;

assign ap_channel_done_layer6_out_V = pooling2d_cl_U0_ap_done;

assign ap_channel_done_layer7_out_V = conv_2d_large_cl_U0_ap_done;

assign ap_channel_done_layer9_out_V = relu_U0_ap_done;

assign ap_done = ap_sync_done;

assign ap_idle = (softmax_U0_ap_idle & relu_U0_ap_idle & relu_3_U0_ap_idle & relu_2_U0_ap_idle & relu_1_U0_ap_idle & pooling2d_cl_U0_ap_idle & pooling2d_cl_1_U0_ap_idle & (layer17_out_V_t_empty_n ^ 1'b1) & (layer16_out_V_t_empty_n ^ 1'b1) & (layer14_out_V_t_empty_n ^ 1'b1) & (layer13_out_V_t_empty_n ^ 1'b1) & (layer11_out_V_t_empty_n ^ 1'b1) & (layer10_out_V_t_empty_n ^ 1'b1) & (layer9_out_V_t_empty_n ^ 1'b1) & (layer7_out_V_t_empty_n ^ 1'b1) & (layer6_out_V_t_empty_n ^ 1'b1) & (layer5_out_V_t_empty_n ^ 1'b1) & (layer3_out_V_t_empty_n ^ 1'b1) & dense_large_U0_ap_idle & dense_large_2_U0_ap_idle & dense_large_1_U0_ap_idle & conv_2d_large_cl_U0_ap_idle & conv_2d_large_cl_1_U0_ap_idle & Block_arrayctor_loop_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_Block_arrayctor_loop_U0_ap_ready = (ap_sync_reg_Block_arrayctor_loop_U0_ap_ready | Block_arrayctor_loop_U0_ap_ready);

assign ap_sync_continue = ap_sync_done;

assign ap_sync_conv_2d_large_cl_1_U0_ap_ready = (conv_2d_large_cl_1_U0_ap_ready | ap_sync_reg_conv_2d_large_cl_1_U0_ap_ready);

assign ap_sync_done = (softmax_U0_ap_done & Block_arrayctor_loop_U0_ap_done);

assign ap_sync_ready = (ap_sync_conv_2d_large_cl_1_U0_ap_ready & ap_sync_Block_arrayctor_loop_U0_ap_ready);

assign const_size_in_1 = Block_arrayctor_loop_U0_const_size_in_1;

assign const_size_in_1_ap_vld = Block_arrayctor_loop_U0_const_size_in_1_ap_vld;

assign const_size_out_1 = Block_arrayctor_loop_U0_const_size_out_1;

assign const_size_out_1_ap_vld = Block_arrayctor_loop_U0_const_size_out_1_ap_vld;

assign conv_2d_large_cl_1_U0_ap_continue = layer3_out_V_i_full_n;

assign conv_2d_large_cl_1_U0_ap_start = ((ap_sync_reg_conv_2d_large_cl_1_U0_ap_ready ^ 1'b1) & ap_start);

assign conv_2d_large_cl_1_U0_res_V_full_n = layer3_out_V_i_full_n;

assign conv_2d_large_cl_1_U0_start_full_n = 1'b1;

assign conv_2d_large_cl_1_U0_start_write = 1'b0;

assign conv_2d_large_cl_U0_ap_continue = layer7_out_V_i_full_n;

assign conv_2d_large_cl_U0_ap_start = layer6_out_V_t_empty_n;

assign conv_2d_large_cl_U0_res_V_full_n = layer7_out_V_i_full_n;

assign conv_2d_large_cl_U0_start_full_n = 1'b1;

assign conv_2d_large_cl_U0_start_write = 1'b0;

assign dense_large_1_U0_ap_continue = layer14_out_V_i_full_n;

assign dense_large_1_U0_ap_start = layer13_out_V_t_empty_n;

assign dense_large_1_U0_res_V_full_n = layer14_out_V_i_full_n;

assign dense_large_1_U0_start_full_n = 1'b1;

assign dense_large_1_U0_start_write = 1'b0;

assign dense_large_2_U0_ap_continue = layer11_out_V_i_full_n;

assign dense_large_2_U0_ap_start = layer10_out_V_t_empty_n;

assign dense_large_2_U0_res_V_full_n = layer11_out_V_i_full_n;

assign dense_large_2_U0_start_full_n = 1'b1;

assign dense_large_2_U0_start_write = 1'b0;

assign dense_large_U0_ap_continue = layer17_out_V_i_full_n;

assign dense_large_U0_ap_start = layer16_out_V_t_empty_n;

assign dense_large_U0_res_V_full_n = layer17_out_V_i_full_n;

assign dense_large_U0_start_full_n = 1'b1;

assign dense_large_U0_start_write = 1'b0;

assign input1_V_address0 = conv_2d_large_cl_1_U0_data_V_address0;

assign input1_V_address1 = 10'd0;

assign input1_V_ce0 = conv_2d_large_cl_1_U0_data_V_ce0;

assign input1_V_ce1 = 1'b0;

assign input1_V_d0 = 12'd0;

assign input1_V_d1 = 12'd0;

assign input1_V_we0 = 1'b0;

assign input1_V_we1 = 1'b0;

assign layer19_out_V_address0 = softmax_U0_res_V_address0;

assign layer19_out_V_address1 = 4'd0;

assign layer19_out_V_ce0 = softmax_U0_res_V_ce0;

assign layer19_out_V_ce1 = 1'b0;

assign layer19_out_V_d0 = softmax_U0_res_V_d0;

assign layer19_out_V_d1 = 12'd0;

assign layer19_out_V_we0 = softmax_U0_res_V_we0;

assign layer19_out_V_we1 = 1'b0;

assign pooling2d_cl_1_U0_ap_continue = layer10_out_V_i_full_n;

assign pooling2d_cl_1_U0_ap_start = layer9_out_V_t_empty_n;

assign pooling2d_cl_1_U0_res_V_full_n = layer10_out_V_i_full_n;

assign pooling2d_cl_1_U0_start_full_n = 1'b1;

assign pooling2d_cl_1_U0_start_write = 1'b0;

assign pooling2d_cl_U0_ap_continue = layer6_out_V_i_full_n;

assign pooling2d_cl_U0_ap_start = layer5_out_V_t_empty_n;

assign pooling2d_cl_U0_res_V_full_n = layer6_out_V_i_full_n;

assign pooling2d_cl_U0_start_full_n = 1'b1;

assign pooling2d_cl_U0_start_write = 1'b0;

assign relu_1_U0_ap_continue = layer5_out_V_i_full_n;

assign relu_1_U0_ap_start = layer3_out_V_t_empty_n;

assign relu_1_U0_res_V_full_n = layer5_out_V_i_full_n;

assign relu_1_U0_start_full_n = 1'b1;

assign relu_1_U0_start_write = 1'b0;

assign relu_2_U0_ap_continue = layer16_out_V_i_full_n;

assign relu_2_U0_ap_start = layer14_out_V_t_empty_n;

assign relu_2_U0_res_V_full_n = layer16_out_V_i_full_n;

assign relu_2_U0_start_full_n = 1'b1;

assign relu_2_U0_start_write = 1'b0;

assign relu_3_U0_ap_continue = layer13_out_V_i_full_n;

assign relu_3_U0_ap_start = layer11_out_V_t_empty_n;

assign relu_3_U0_res_V_full_n = layer13_out_V_i_full_n;

assign relu_3_U0_start_full_n = 1'b1;

assign relu_3_U0_start_write = 1'b0;

assign relu_U0_ap_continue = layer9_out_V_i_full_n;

assign relu_U0_ap_start = layer7_out_V_t_empty_n;

assign relu_U0_res_V_full_n = layer9_out_V_i_full_n;

assign relu_U0_start_full_n = 1'b1;

assign relu_U0_start_write = 1'b0;

assign softmax_U0_ap_continue = ap_sync_done;

assign softmax_U0_ap_start = layer17_out_V_t_empty_n;

assign softmax_U0_start_full_n = 1'b1;

assign softmax_U0_start_write = 1'b0;

endmodule //myproject
