
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28580 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 444.129 ; gain = 152.066
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'global_controller' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv:91]
WARNING: [Synth 8-6014] Unused sequential element idx_clear_reg was removed.  [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'global_controller' (1#1) [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv:1]
WARNING: [Synth 8-7023] instance 'controller' of module 'global_controller' has 22 connections declared, but only 21 given [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv:100]
INFO: [Synth 8-6157] synthesizing module 'PE_Array' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:1]
INFO: [Synth 8-6157] synthesizing module 'conv2d_pe' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:1]
WARNING: [Synth 8-6014] Unused sequential element partial_sum_reg was removed.  [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_pe' (2#1) [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Accumulator' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Accumulator.sv:3]
	Parameter BIAS bound to: 20'b00000001010100000000 
INFO: [Synth 8-6155] done synthesizing module 'Accumulator' (3#1) [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Accumulator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Accumulator__parameterized0' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Accumulator.sv:3]
	Parameter BIAS bound to: 20'b00001111111100000000 
INFO: [Synth 8-6155] done synthesizing module 'Accumulator__parameterized0' (3#1) [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Accumulator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Accumulator__parameterized1' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Accumulator.sv:3]
	Parameter BIAS bound to: 20'b00001111011000000000 
INFO: [Synth 8-6155] done synthesizing module 'Accumulator__parameterized1' (3#1) [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Accumulator.sv:3]
WARNING: [Synth 8-3936] Found unconnected internal register 'clear_d_reg' and it is trimmed from '2' to '1' bits. [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:94]
INFO: [Synth 8-6155] done synthesizing module 'PE_Array' (4#1) [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:1]
INFO: [Synth 8-6157] synthesizing module 'FIFO' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FIFO.sv:1]
INFO: [Synth 8-6157] synthesizing module 'comparator' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/comparator.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (5#1) [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/comparator.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (6#1) [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FIFO.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Max_Pooling_ReLU' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Max_Pooling_ReLU.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'Max_Pooling_ReLU' (7#1) [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Max_Pooling_ReLU.sv:14]
INFO: [Synth 8-6157] synthesizing module 'buffer1' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/buffer1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'buffer1' (8#1) [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/buffer1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'shiftBuffer' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shiftBuffer' (9#1) [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (10#1) [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv:1]
WARNING: [Synth 8-3331] design conv2d_pe has unconnected port rstn_i
WARNING: [Synth 8-3331] design conv2d_pe has unconnected port clear_i
WARNING: [Synth 8-3331] design global_controller has unconnected port iPE_valid_o
WARNING: [Synth 8-3331] design top has unconnected port done
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 523.035 ; gain = 230.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 523.035 ; gain = 230.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 523.035 ; gain = 230.973
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'global_controller'
INFO: [Synth 8-5546] ROM "oacc_wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "weight_sel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "ocycle" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'oacc_wr_en_reg' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv:93]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv:395]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv:395]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                   00000000000001 |                            00000
                iSTATE12 |                   00000000000010 |                            00001
                 iSTATE8 |                   00000000000100 |                            00010
                 iSTATE5 |                   00000000001000 |                            00011
                 iSTATE6 |                   00000000010000 |                            00100
                 iSTATE4 |                   00000000100000 |                            00101
                 iSTATE3 |                   00000001000000 |                            00110
                 iSTATE1 |                   00000010000000 |                            00111
                 iSTATE2 |                   00000100000000 |                            01000
                 iSTATE0 |                   00001000000000 |                            01001
                iSTATE11 |                   00010000000000 |                            01010
                 iSTATE9 |                   00100000000000 |                            01011
                iSTATE10 |                   01000000000000 |                            01100
                 iSTATE7 |                   10000000000000 |                            01101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'global_controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv:395]
WARNING: [Synth 8-327] inferring latch for variable 'buf_rd_mod_up_reg' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv:94]
WARNING: [Synth 8-327] inferring latch for variable 'oPE_rstn_reg' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv:95]
WARNING: [Synth 8-327] inferring latch for variable 'weight_sel_reg' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv:96]
WARNING: [Synth 8-327] inferring latch for variable 'bias_sel_reg' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv:97]
WARNING: [Synth 8-327] inferring latch for variable 'o_PE_mux_sel_reg' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv:98]
WARNING: [Synth 8-327] inferring latch for variable 'oBuf1_we_reg' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv:99]
WARNING: [Synth 8-327] inferring latch for variable 'oBuf_adr_clr_reg' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv:101]
WARNING: [Synth 8-327] inferring latch for variable 'oBuf_valid_en_reg' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv:100]
WARNING: [Synth 8-327] inferring latch for variable 'oPE_clr_d1_reg' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv:102]
WARNING: [Synth 8-327] inferring latch for variable 'oPE_valid_i_reg' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv:103]
WARNING: [Synth 8-327] inferring latch for variable 'oimage_rom_en_reg' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv:104]
WARNING: [Synth 8-327] inferring latch for variable 'idx_en_reg' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv:105]
WARNING: [Synth 8-327] inferring latch for variable 'idx_clear_d1_reg' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv:106]
WARNING: [Synth 8-327] inferring latch for variable 'ocycle_reg' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv:107]
WARNING: [Synth 8-327] inferring latch for variable 'acc_rd_en_reg' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv:108]
WARNING: [Synth 8-327] inferring latch for variable 'conv_done_reg' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv:111]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 704.316 ; gain = 412.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 21    
	   2 Input      7 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 9     
+---Registers : 
	               20 Bit    Registers := 198   
	               12 Bit    Registers := 138   
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 16    
+---RAMs : 
	               1K Bit         RAMs := 3     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 189   
	  13 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 9     
	   2 Input     12 Bit        Muxes := 12    
	   4 Input     12 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 3     
	  14 Input      6 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 398   
	  14 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 6     
Module global_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  13 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 9     
	  14 Input      6 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 15    
Module Accumulator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 64    
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 63    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 130   
Module Accumulator__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 64    
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 63    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 130   
Module Accumulator__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 64    
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 63    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 130   
Module conv2d_pe 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 13    
Module PE_Array 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module comparator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module FIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Max_Pooling_ReLU 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module buffer1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module shiftBuffer 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:30]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:29]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:28]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:27]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer4_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:29]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer3_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:28]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer2_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:27]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer1_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:30]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer4_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:29]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer3_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:28]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer2_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:27]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer1_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer1_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[0].Ch2/line_buffer5_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:30]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[0].Ch2/line_buffer4_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:29]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[0].Ch2/line_buffer3_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:28]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[0].Ch2/line_buffer2_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:27]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[0].Ch2/line_buffer1_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[0].Ch2/line_buffer5_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:30]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[0].Ch2/line_buffer4_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:29]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[0].Ch2/line_buffer3_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:28]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[0].Ch2/line_buffer2_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:27]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[0].Ch2/line_buffer1_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[0].Ch2/line_buffer1_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[0].Ch2/line_buffer1_reg[3][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[3][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[0].Ch2/line_buffer1_reg[2][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[2][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[1].Ch2/line_buffer5_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:30]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[1].Ch2/line_buffer4_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:29]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[1].Ch2/line_buffer3_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:28]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[1].Ch2/line_buffer2_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:27]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[1].Ch2/line_buffer1_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[1].Ch2/line_buffer5_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:30]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[1].Ch2/line_buffer4_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:29]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[1].Ch2/line_buffer3_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:28]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[1].Ch2/line_buffer2_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:27]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[1].Ch2/line_buffer1_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[1].Ch2/line_buffer1_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[1].Ch2/line_buffer1_reg[3][11:0]' into 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer1_reg[3][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[1].Ch2/line_buffer1_reg[2][11:0]' into 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer1_reg[2][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[0].Ch3/line_buffer5_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:30]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[0].Ch3/line_buffer4_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:29]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[0].Ch3/line_buffer3_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:28]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[0].Ch3/line_buffer2_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:27]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[0].Ch3/line_buffer1_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[0].Ch3/line_buffer5_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:30]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[0].Ch3/line_buffer4_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:29]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[0].Ch3/line_buffer3_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:28]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[0].Ch3/line_buffer2_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:27]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[0].Ch3/line_buffer1_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[0].Ch3/line_buffer1_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[0].Ch3/line_buffer1_reg[3][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[3][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[0].Ch3/line_buffer1_reg[2][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[2][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[1].Ch3/line_buffer5_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:30]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[1].Ch3/line_buffer4_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:29]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[1].Ch3/line_buffer3_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:28]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[1].Ch3/line_buffer2_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:27]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[1].Ch3/line_buffer1_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[1].Ch3/line_buffer5_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:30]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[1].Ch3/line_buffer4_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:29]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[1].Ch3/line_buffer3_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:28]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[1].Ch3/line_buffer2_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:27]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[1].Ch3/line_buffer1_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[1].Ch3/line_buffer1_reg[4][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[4][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[1].Ch3/line_buffer1_reg[3][11:0]' into 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer1_reg[3][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[1].Ch3/line_buffer1_reg[2][11:0]' into 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer1_reg[2][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[3][11:0]' into 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer1_reg[3][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:27]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[3][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[3][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer4_reg[3][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[3][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:29]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer3_reg[3][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[3][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:28]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer2_reg[3][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[3][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:27]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer1_reg[3][11:0]' into 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer1_reg[3][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[0].Ch2/line_buffer5_reg[3][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[3][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:30]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[0].Ch2/line_buffer4_reg[3][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[3][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:29]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[0].Ch2/line_buffer3_reg[3][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[3][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:28]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[0].Ch2/line_buffer2_reg[3][11:0]' into 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer1_reg[3][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:27]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[0].Ch2/line_buffer1_reg[3][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[3][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[0].Ch2/line_buffer1_reg[1][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[1][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[1].Ch2/line_buffer5_reg[3][11:0]' into 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[3][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:30]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[1].Ch2/line_buffer4_reg[3][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[3][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:29]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[1].Ch2/line_buffer3_reg[3][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[3][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:28]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[1].Ch2/line_buffer2_reg[3][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[3][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:27]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[1].Ch2/line_buffer1_reg[3][11:0]' into 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer1_reg[3][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY2[1].Ch2/line_buffer1_reg[1][11:0]' into 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer1_reg[1][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[0].Ch3/line_buffer5_reg[3][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[3][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:30]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[0].Ch3/line_buffer4_reg[3][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[3][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:29]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[0].Ch3/line_buffer3_reg[3][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[3][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:28]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[0].Ch3/line_buffer2_reg[3][11:0]' into 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer1_reg[3][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:27]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[0].Ch3/line_buffer1_reg[3][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[3][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[0].Ch3/line_buffer1_reg[1][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[1][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[1].Ch3/line_buffer5_reg[3][11:0]' into 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[3][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:30]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[1].Ch3/line_buffer4_reg[3][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[3][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:29]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[1].Ch3/line_buffer3_reg[3][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[3][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:28]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[1].Ch3/line_buffer2_reg[3][11:0]' into 'PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[3][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:27]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[1].Ch3/line_buffer1_reg[3][11:0]' into 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer1_reg[3][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'PE_inst/PE_ARRAY3[1].Ch3/line_buffer1_reg[1][11:0]' into 'PE_inst/PE_ARRAY1[1].Ch1/line_buffer1_reg[1][11:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv:26]
INFO: [Synth 8-4471] merging register 'BUF1/addr_i_reg[7:0]' into 'BUF1/addr_i_reg[7:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/buffer1.sv:20]
INFO: [Synth 8-4471] merging register 'BUF2/addr_i_reg[7:0]' into 'BUF2/addr_i_reg[7:0]' [E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.srcs/sources_1/new/buffer1.sv:20]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out1, operation Mode is: A2*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[4] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out1.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out1 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out1.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[1] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[0] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out24 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0, operation Mode is: PCIN+A2*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[4] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out2 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0, operation Mode is: PCIN+A2*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[4] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out3 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0, operation Mode is: PCIN+A2*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[4] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out4 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0, operation Mode is: PCIN+A2*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[4] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out5 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[4] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[3] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out6 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[4] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[3] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out7 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[4] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[3] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out8 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[4] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer1_reg[3] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out9 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[4] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[3] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out10 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[3] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[2] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out11 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[3] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[2] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out12 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[3] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[2] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out13 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer1_reg[3] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[2] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out14 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[3] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[2] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out15 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[2] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[1] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out16 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[2] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[1] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out17 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[2] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[1] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out18 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[2] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[1] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out19 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[2] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[1] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out20 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[1] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[0] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out21 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[1] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[0] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out22 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[1] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[0] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out23 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out_reg, operation Mode is: (PCIN+A''*B)'.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[1] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out_reg.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[0] is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out_reg.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/pe_out_reg is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out_reg.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out_reg.
DSP Report: operator PE_inst/PE_ARRAY1[0].Ch1/pe_out24 is absorbed into DSP PE_inst/PE_ARRAY1[0].Ch1/pe_out_reg.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out1, operation Mode is: A2*B.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[4] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out1.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out1 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out1.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[1] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[0] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out24 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0, operation Mode is: PCIN+A2*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[4] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out2 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0, operation Mode is: PCIN+A2*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[4] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out3 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0, operation Mode is: PCIN+A2*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[4] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out4 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0, operation Mode is: PCIN+A2*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[4] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out5 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[4] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[3] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out6 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[4] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[3] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out7 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[4] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[3] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out8 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[4] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[3] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out9 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[4] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer1_reg[3] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out10 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[3] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[2] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out11 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[3] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[2] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out12 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[3] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[2] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out13 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[3] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[2] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out14 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer1_reg[3] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[2] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out15 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[2] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[1] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out16 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[2] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[1] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out17 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[2] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[1] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out18 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[2] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[1] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out19 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[2] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[1] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out20 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[1] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[0] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out21 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[1] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[0] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out22 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[1] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[0] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out23 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out_reg, operation Mode is: (PCIN+A''*B)'.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[1] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out_reg.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[0] is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out_reg.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/pe_out_reg is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out_reg.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out_reg.
DSP Report: operator PE_inst/PE_ARRAY1[1].Ch1/pe_out24 is absorbed into DSP PE_inst/PE_ARRAY1[1].Ch1/pe_out_reg.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out1, operation Mode is: A2*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[4] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out1.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out1 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out1.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[1] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[0] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out24 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0, operation Mode is: PCIN+A2*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[4] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out2 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0, operation Mode is: PCIN+A2*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[4] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out3 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0, operation Mode is: PCIN+A2*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[4] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out4 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0, operation Mode is: PCIN+A2*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[4] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out5 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[4] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[3] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out6 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[4] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[3] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out7 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[4] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[3] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out8 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[4] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer1_reg[3] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out9 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[4] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[3] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out10 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[3] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[2] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out11 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[3] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[2] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out12 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[3] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[2] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out13 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer1_reg[3] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[2] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out14 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[3] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[2] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out15 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[2] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[1] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out16 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[2] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[1] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out17 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[2] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[1] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out18 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[2] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[1] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out19 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[2] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[1] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out20 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[1] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[0] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out21 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[1] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[0] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out22 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[1] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[0] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out23 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out_reg, operation Mode is: (PCIN+A''*B)'.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[1] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out_reg.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[0] is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out_reg.
DSP Report: register PE_inst/PE_ARRAY2[0].Ch2/pe_out_reg is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out_reg.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out_reg.
DSP Report: operator PE_inst/PE_ARRAY2[0].Ch2/pe_out24 is absorbed into DSP PE_inst/PE_ARRAY2[0].Ch2/pe_out_reg.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out1, operation Mode is: A2*B.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[4] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out1.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out1 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out1.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[1] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[0] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out24 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0, operation Mode is: PCIN+A2*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[4] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out2 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0, operation Mode is: PCIN+A2*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[4] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out3 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0, operation Mode is: PCIN+A2*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[4] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out4 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0, operation Mode is: PCIN+A2*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[4] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out5 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[4] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[3] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out6 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[4] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[3] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out7 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[4] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[3] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out8 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[4] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[3] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out9 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[4] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer1_reg[3] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out10 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[3] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[2] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out11 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[3] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[2] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out12 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[3] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[2] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out13 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[3] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[2] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out14 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer1_reg[3] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[2] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out15 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[2] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[1] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out16 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[2] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[1] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out17 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[2] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[1] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out18 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[2] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[1] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out19 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[2] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[1] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out20 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[1] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[0] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out21 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[1] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[0] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out22 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[1] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[0] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out23 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out_reg, operation Mode is: (PCIN+A''*B)'.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[1] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out_reg.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[0] is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out_reg.
DSP Report: register PE_inst/PE_ARRAY2[1].Ch2/pe_out_reg is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out_reg.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out_reg.
DSP Report: operator PE_inst/PE_ARRAY2[1].Ch2/pe_out24 is absorbed into DSP PE_inst/PE_ARRAY2[1].Ch2/pe_out_reg.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out1, operation Mode is: A2*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[4] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out1.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out1 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out1.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[1] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[0] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out24 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0, operation Mode is: PCIN+A2*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[4] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out2 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0, operation Mode is: PCIN+A2*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[4] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out3 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0, operation Mode is: PCIN+A2*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[4] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out4 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0, operation Mode is: PCIN+A2*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[4] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out5 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[4] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[3] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out6 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[4] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[3] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out7 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[4] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[3] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out8 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[4] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer1_reg[3] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out9 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[4] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[3] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out10 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[3] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[2] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out11 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[3] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[2] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out12 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[3] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[2] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out13 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer1_reg[3] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[2] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out14 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[3] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[2] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out15 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[2] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[1] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out16 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[2] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[1] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out17 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[2] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[1] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out18 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[2] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[1] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out19 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[2] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer1_reg[1] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out20 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[1] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[0] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out21 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[1] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[0] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out22 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[1] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[0] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out23 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out_reg, operation Mode is: (PCIN+A''*B)'.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[1] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out_reg.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[0] is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out_reg.
DSP Report: register PE_inst/PE_ARRAY3[0].Ch3/pe_out_reg is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out_reg.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out_reg.
DSP Report: operator PE_inst/PE_ARRAY3[0].Ch3/pe_out24 is absorbed into DSP PE_inst/PE_ARRAY3[0].Ch3/pe_out_reg.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out1, operation Mode is: A2*B.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[4] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out1.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out1 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out1.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[1] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[0] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out24 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0, operation Mode is: PCIN+A2*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[4] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out2 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0, operation Mode is: PCIN+A2*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[4] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out3 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0, operation Mode is: PCIN+A2*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[4] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out4 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0, operation Mode is: PCIN+A2*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[4] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out5 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[4] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[3] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out6 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[4] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[3] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out7 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[4] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[3] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out8 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[4] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[3] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out9 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[4] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer1_reg[3] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out10 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[3] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[2] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out11 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[3] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[2] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out12 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[3] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[2] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out13 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[3] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[2] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out14 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer1_reg[3] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[2] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out15 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[2] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[1] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out16 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[2] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[1] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out17 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[2] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[1] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out18 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[2] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[1] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out19 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[2] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer2_reg[1] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out20 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[1] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[1].Ch1/line_buffer5_reg[0] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out21 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[1] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer5_reg[0] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out22 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0, operation Mode is: PCIN+A''*B.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[1] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer4_reg[0] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out23 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out0.
DSP Report: Generating DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out_reg, operation Mode is: (PCIN+A''*B)'.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[1] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out_reg.
DSP Report: register PE_inst/PE_ARRAY1[0].Ch1/line_buffer3_reg[0] is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out_reg.
DSP Report: register PE_inst/PE_ARRAY3[1].Ch3/pe_out_reg is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out_reg.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out0 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out_reg.
DSP Report: operator PE_inst/PE_ARRAY3[1].Ch3/pe_out24 is absorbed into DSP PE_inst/PE_ARRAY3[1].Ch3/pe_out_reg.
WARNING: [Synth 8-3331] design top has unconnected port done
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller/bias_sel_reg[0] )
WARNING: [Synth 8-3332] Sequential element (controller/oacc_wr_en_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (controller/oPE_rstn_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (controller/bias_sel_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (controller/o_PE_mux_sel_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (controller/o_PE_mux_sel_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (controller/oBuf1_we_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (controller/oBuf_adr_clr_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (controller/oBuf_valid_en_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (controller/oPE_clr_d1_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (controller/oPE_valid_i_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (controller/acc_rd_en_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (controller/conv_done_reg) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 769.266 ; gain = 477.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv2d_pe   | A2*B          | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A2*B     | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A2*B     | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A2*B     | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A2*B     | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top         | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top         | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | (PCIN+A''*B)' | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|conv2d_pe   | A2*B          | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A2*B     | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A2*B     | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A2*B     | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A2*B     | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top         | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | (PCIN+A''*B)' | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|conv2d_pe   | A2*B          | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A2*B     | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A2*B     | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A2*B     | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A2*B     | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top         | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top         | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | (PCIN+A''*B)' | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|conv2d_pe   | A2*B          | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A2*B     | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A2*B     | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A2*B     | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A2*B     | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top         | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | (PCIN+A''*B)' | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|conv2d_pe   | A2*B          | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A2*B     | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A2*B     | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A2*B     | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A2*B     | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top         | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top         | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | (PCIN+A''*B)' | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|conv2d_pe   | A2*B          | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A2*B     | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A2*B     | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A2*B     | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A2*B     | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top         | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | PCIN+A''*B    | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_pe   | (PCIN+A''*B)' | 12     | 8      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 0    | 1    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 773.062 ; gain = 481.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 773.062 ; gain = 481.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 773.082 ; gain = 481.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 773.082 ; gain = 481.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 773.082 ; gain = 481.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 773.082 ; gain = 481.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 773.082 ; gain = 481.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 773.082 ; gain = 481.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |    11|
|4     |LUT3 |    10|
|5     |LUT4 |     8|
|6     |LUT5 |     7|
|7     |LUT6 |    23|
|8     |FDRE |    25|
|9     |FDSE |     1|
|10    |LD   |    27|
|11    |IBUF |     3|
|12    |OBUF |    21|
+------+-----+------+

Report Instance Areas: 
+------+-------------+------------------+------+
|      |Instance     |Module            |Cells |
+------+-------------+------------------+------+
|1     |top          |                  |   139|
|2     |  controller |global_controller |   114|
+------+-------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 773.082 ; gain = 481.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 773.082 ; gain = 481.020
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 773.082 ; gain = 481.020
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 810.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  LD => LDCE: 27 instances

INFO: [Common 17-83] Releasing license: Synthesis
142 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 810.441 ; gain = 518.379
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 810.441 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/CCDC/KNU_Git/foodbug/KNU_CCDC/KNU_CNN.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 19 13:05:58 2024...
