// Seed: 2518547002
module module_0 (
    input  tri1 id_0,
    output wor  id_1,
    input  tri0 id_2,
    input  wire id_3
);
  always_latch
  fork
    if (1) begin : LABEL_0
      {id_2, -1} = -1'h0;
    end
  join : SymbolIdentifier
endmodule
module module_1 #(
    parameter id_5 = 32'd2
) (
    input tri0 id_0,
    input tri id_1,
    output supply1 id_2,
    input wor id_3,
    output tri id_4,
    input supply1 _id_5,
    output uwire id_6,
    input tri id_7,
    input supply0 id_8,
    output uwire id_9,
    input tri id_10,
    input tri1 id_11,
    input uwire id_12,
    output tri1 id_13,
    input tri1 id_14
);
  initial $clog2(57);
  ;
  wire id_16;
  wire id_17;
  module_0 modCall_1 (
      id_14,
      id_4,
      id_14,
      id_10
  );
  assign modCall_1.id_0 = 0;
  wire [{  -1  ,  -1  } : id_5] id_18;
endmodule
