//===- IREmitter.cpp - Binary raiser utility llvm-mctoll ------------------===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This file contains the implementation of IREmitter class or use by
// llvm-mctoll.
//
//===----------------------------------------------------------------------===//

#include "ARMMachineInstructionRaiser.h"
#include "ARMModuleRaiser.h"
#include "FunctionRaisingInfo.h"
#include "Raiser/ModuleRaiser.h"
#include "llvm/ADT/DenseMap.h"
#include "llvm/CodeGen/MachineFrameInfo.h"
#include "llvm/CodeGen/MachineJumpTableInfo.h"
#include "llvm/IR/IRBuilder.h"

using namespace llvm;
using namespace llvm::mctoll;

// Map ISD opcode to Instruction opcode. But some instruction opcode without
// corresponding ISD opcode mapping.
static int raiseISDOpcodeToInstruction(unsigned Opcode) {
  enum InstructionOpcodes {
#define HANDLE_INST(NUM, OPCODE, CLASS) OPCODE = NUM,
#define LAST_OTHER_INST(NUM) InstructionOpcodesCount = NUM
#include "llvm/IR/Instruction.def"
#define INVALID_INST (InstructionOpcodesCount + 1)
  };
  switch (Opcode) {
  default:
    return INVALID_INST;
  case ISD::ADD:
  case ARMISD::CMOV:
    return Add;
  case ISD::FADD:
    return FAdd;
  case ISD::SUB:
    return Sub;
  case ISD::FSUB:
    return FSub;
  case ISD::MUL:
    return Mul;
  case ISD::FMUL:
    return FMul;
  case ISD::UDIV:
    return UDiv;
  case ISD::SDIV:
    return SDiv;
  case ISD::FDIV:
    return FDiv;
  case ISD::UREM:
    return URem;
  case ISD::SREM:
    return SRem;
  case ISD::FREM:
    return FRem;
  case ISD::SHL:
    return Shl;
  case ISD::SRL:
    return LShr;
  case ISD::SRA:
    return AShr;
  case ISD::AND:
    return And;
  case ISD::OR:
    return Or;
  case ISD::XOR:
    return Xor;
  case EXT_ARMISD::LOAD:
    return Load;
  case EXT_ARMISD::STORE:
    return Store;
  case ISD::TRUNCATE:
    return Trunc;
  case ISD::ZERO_EXTEND:
    return ZExt;
  case ISD::SIGN_EXTEND:
    return SExt;
  case ISD::FP_TO_UINT:
    return FPToUI;
  case ISD::FP_TO_SINT:
    return FPToSI;
  case ISD::UINT_TO_FP:
    return UIToFP;
  case ISD::SINT_TO_FP:
    return SIToFP;
  case ISD::FP_ROUND:
    return FPTrunc;
  case ISD::FP_EXTEND:
    return FPExt;
  case ISD::BITCAST:
    return BitCast;
  case ISD::ADDRSPACECAST:
    return AddrSpaceCast;
  case ISD::SETCC:
    return ICmp;
  case ISD::SELECT:
    return Select;
  case ISD::EXTRACT_VECTOR_ELT:
    return ExtractElement;
  case ISD::INSERT_VECTOR_ELT:
    return InsertElement;
  case ISD::VECTOR_SHUFFLE:
    return ShuffleVector;
  case ISD::MERGE_VALUES:
    return ExtractValue;
  }
}

Value *ARMMachineInstructionRaiser::getIRValue(FunctionRaisingInfo *FuncInfo,
                                               SDValue Val) {
  SDNode *N = Val.getNode();

  if (ConstantSDNode::classof(N))
    return const_cast<ConstantInt *>(
        (static_cast<ConstantSDNode *>(N))->getConstantIntValue());

  return FuncInfo->getRealValue(N);
}

static const std::vector<StringRef> CPSR({"N_Flag", "Z_Flag", "C_Flag",
                                          "V_Flag"});

// Match condition state, make corresponding processing.
void ARMMachineInstructionRaiser::emitCondCode(
    FunctionRaisingInfo *FuncInfo, unsigned CondValue,
    BasicBlock *BB, BasicBlock *IfBB, BasicBlock *ElseBB) {
  IRBuilder<> IRB(BB);

  switch (CondValue) {
  default:
    break;
  case ARMCC::EQ: { // EQ  Z set
    Value *ZFlag =
        callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[1]));
    Value *InstEQ = IRB.CreateICmpEQ(ZFlag, IRB.getTrue());
    IRB.CreateCondBr(InstEQ, IfBB, ElseBB);
  } break;
  case ARMCC::NE: { // NE Z clear
    Value *ZFlag =
        callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[1]));
    Value *InstEQ = IRB.CreateICmpEQ(ZFlag, IRB.getFalse());
    IRB.CreateCondBr(InstEQ, IfBB, ElseBB);
  } break;
  case ARMCC::HS: { // CS  C set
    Value *CFlag =
        callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[2]));
    Value *InstEQ = IRB.CreateICmpEQ(CFlag, IRB.getTrue());
    IRB.CreateCondBr(InstEQ, IfBB, ElseBB);
  } break;
  case ARMCC::LO: { // CC  C clear
    Value *CFlag =
        callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[2]));
    Value *InstEQ = IRB.CreateICmpEQ(CFlag, IRB.getFalse());
    IRB.CreateCondBr(InstEQ, IfBB, ElseBB);
  } break;
  case ARMCC::MI: { // MI  N set
    Value *NFlag =
        callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[0]));
    Value *InstEQ = IRB.CreateICmpEQ(NFlag, IRB.getTrue());
    IRB.CreateCondBr(InstEQ, IfBB, ElseBB);
  } break;
  case ARMCC::PL: { // PL  N clear
    Value *NFlag =
        callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[0]));
    Value *InstEQ = IRB.CreateICmpEQ(NFlag, IRB.getFalse());
    IRB.CreateCondBr(InstEQ, IfBB, ElseBB);
  } break;
  case ARMCC::VS: { // VS  V set
    Value *VFlag =
        callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[3]));
    Value *InstEQ = IRB.CreateICmpEQ(VFlag, IRB.getTrue());
    IRB.CreateCondBr(InstEQ, IfBB, ElseBB);
  } break;
  case ARMCC::VC: { // VC  V clear
    Value *VFlag =
        callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[3]));
    Value *InstEQ = IRB.CreateICmpEQ(VFlag, IRB.getFalse());
    IRB.CreateCondBr(InstEQ, IfBB, ElseBB);
  } break;
  case ARMCC::HI: { // HI  C set & Z clear
    Value *CFlag =
        callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[2]));
    Value *ZFlag =
        callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[1]));
    Value *InstCEQ = IRB.CreateICmpEQ(CFlag, IRB.getTrue());
    Value *InstZEQ = IRB.CreateICmpEQ(ZFlag, IRB.getFalse());
    Value *CondPass = IRB.CreateICmpEQ(InstCEQ, InstZEQ);
    IRB.CreateCondBr(CondPass, IfBB, ElseBB);
  } break;
  case ARMCC::LS: { // LS  C clear or Z set
    Value *CFlag =
        callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[2]));
    Value *ZFlag =
        callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[1]));
    Value *InstCEQ = IRB.CreateICmpEQ(CFlag, IRB.getFalse());
    Value *InstZEQ = IRB.CreateICmpEQ(ZFlag, IRB.getTrue());
    Value *CondPass = IRB.CreateXor(InstCEQ, InstZEQ);
    IRB.CreateCondBr(CondPass, IfBB, ElseBB);
  } break;
  case ARMCC::GE: { // GE  N = V
    Value *NFlag =
        callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[0]));
    Value *VFlag =
        callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[3]));
    Value *InstEQ = IRB.CreateICmpEQ(NFlag, VFlag);
    IRB.CreateCondBr(InstEQ, IfBB, ElseBB);
  } break;
  case ARMCC::LT: { // LT  N != V
    Value *NFlag =
        callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[0]));
    Value *VFlag =
        callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[3]));
    Value *InstNE = IRB.CreateICmpNE(NFlag, VFlag);
    IRB.CreateCondBr(InstNE, IfBB, ElseBB);
  } break;
  case ARMCC::GT: { // GT  Z clear & N = V
    Value *NFlag =
        callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[0]));
    Value *ZFlag =
        callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[1]));
    Value *VFlag =
        callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[3]));
    Value *InstZEQ = IRB.CreateICmpEQ(ZFlag, IRB.getFalse());
    Value *InstNZEQ = IRB.CreateICmpEQ(NFlag, VFlag);
    Value *CondPass = IRB.CreateICmpEQ(InstZEQ, InstNZEQ);
    IRB.CreateCondBr(CondPass, IfBB, ElseBB);
  } break;
  case ARMCC::LE: { // LE  Z set or N != V
    Value *NFlag =
        callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[0]));
    Value *ZFlag =
        callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[1]));
    Value *VFlag =
        callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[3]));
    Value *InstZEQ = IRB.CreateICmpEQ(ZFlag, IRB.getTrue());
    Value *InstNZNE = IRB.CreateICmpNE(NFlag, VFlag);
    Value *CondPass = IRB.CreateXor(InstZEQ, InstNZNE);
    IRB.CreateCondBr(CondPass, IfBB, ElseBB);
  } break;
  case ARMCC::AL: { // AL
    assert(false && "Emit conditional code [ARMCC::AL]. Should not get here!");
  } break;
  }
}

/// Create PHINode for value use selection when running.
PHINode *ARMMachineInstructionRaiser::createAndEmitPHINode(
    FunctionRaisingInfo *FuncInfo, SDNode *Node,
    BasicBlock *BB, BasicBlock *IfBB, BasicBlock *ElseBB, Instruction *IfInst) {
  PHINode *Phi = PHINode::Create(getDefaultType(), 2, "", ElseBB);

  if (FuncInfo->ArgValMap.count(FuncInfo->NodeRegMap[Node]) > 0) {
    Phi->addIncoming(FuncInfo->ArgValMap[FuncInfo->NodeRegMap[Node]], BB);
  } else {
    auto *Zero = ConstantInt::get(getDefaultType(), 0, true);
    Instruction *TermInst = BB->getTerminator();
    Value *AddVal = BinaryOperator::CreateAdd(Zero, Zero, "", TermInst);
    Phi->addIncoming(AddVal, BB);
  }

  Phi->addIncoming(IfInst, IfBB);
  return Phi;
}

/// Update the N Z C V flags of global variable.
/// Implement AddWithCarry of encoding of instruction.
/// AddWithCarry(Operand0, Operand1, Flag);
void ARMMachineInstructionRaiser::emitCPSR(
    FunctionRaisingInfo *FuncInfo, Value *Operand0, Value *Operand1,
    BasicBlock *BB, unsigned Flag) {
  IRBuilder<> IRB(BB);
  Type *Ty = IRB.getInt1Ty();
  Type *OperandTy = getDefaultType();
  Function *FSigned =
      Intrinsic::getDeclaration(M, Intrinsic::sadd_with_overflow, OperandTy);
  Function *FUnsigned =
      Intrinsic::getDeclaration(M, Intrinsic::uadd_with_overflow, OperandTy);
  Value *Args[] = {Operand0, Operand1};
  Value *UnsignedSum;
  Value *SignedSum;
  if (Flag) {
    Value *OperandFlag = IRB.CreateAdd(Operand0, IRB.getInt32(1));
    Value *ArgsFlag[] = {Operand1, OperandFlag};
    UnsignedSum = IRB.CreateCall(FUnsigned, ArgsFlag);
    SignedSum = IRB.CreateCall(FSigned, ArgsFlag);
  } else {
    UnsignedSum = IRB.CreateCall(FUnsigned, Args);
    SignedSum = IRB.CreateCall(FSigned, Args);
  }

  Value *Sum = ExtractValueInst::Create(UnsignedSum, 0, "", BB);
  Value *Result = Sum;
  // Update the corresponding flags.
  // Update N flag.
  Value *NFlag = IRB.CreateLShr(Result, IRB.getInt32(31));
  Value *NTrunc = IRB.CreateTrunc(NFlag, Ty);
  IRB.CreateStore(NTrunc, FuncInfo->AllocaMap[0]);

  // Update Z flag.
  Value *ZFlag = IRB.CreateICmpEQ(Result, IRB.getInt32(0));
  Value *ZTrunc = IRB.CreateTrunc(ZFlag, Ty);
  IRB.CreateStore(ZTrunc, FuncInfo->AllocaMap[1]);

  // Update C flag.
  Value *CFlag = ExtractValueInst::Create(UnsignedSum, 1, "", BB);
  IRB.CreateStore(CFlag, FuncInfo->AllocaMap[2]);

  // Update V flag.
  Value *VFlag = ExtractValueInst::Create(SignedSum, 1, "", BB);
  IRB.CreateStore(VFlag, FuncInfo->AllocaMap[3]);
}

void ARMMachineInstructionRaiser::emitSpecialCPSR(
    FunctionRaisingInfo *FuncInfo,
    Value *Result, BasicBlock *BB, unsigned Flag) {
  IRBuilder<> IRB(BB);
  Type *Ty = IRB.getInt1Ty();
  // Update N flag.
  Value *NFlag = IRB.CreateLShr(Result, IRB.getInt32(31));
  NFlag = IRB.CreateTrunc(NFlag, Ty);
  IRB.CreateStore(NFlag, FuncInfo->AllocaMap[0]);
  // Update Z flag.
  Value *ZFlag = IRB.CreateICmpEQ(Result, IRB.getInt32(0));

  IRB.CreateStore(ZFlag, FuncInfo->AllocaMap[1]);
}

Type *ARMMachineInstructionRaiser::getIntTypeByPtr(Type *PTy) {
  assert(PTy && PTy->isPointerTy() && "The input type is not a pointer!");
  Type *Ty = nullptr;

  if (PTy == Type::getInt64PtrTy(Ctx))
    Ty = Type::getInt64Ty(Ctx);
  else if (PTy == Type::getInt32PtrTy(Ctx))
    Ty = Type::getInt32Ty(Ctx);
  else if (PTy == Type::getInt16PtrTy(Ctx))
    Ty = Type::getInt16Ty(Ctx);
  else if (PTy == Type::getInt8PtrTy(Ctx))
    Ty = Type::getInt8Ty(Ctx);
  else if (PTy == Type::getInt1PtrTy(Ctx))
    Ty = Type::getInt1Ty(Ctx);
  else
    Ty = getDefaultType();

  return Ty;
}

#define HANDLE_EMIT_CONDCODE_COMMON(OPC)                                       \
  BasicBlock *IfBB = BasicBlock::Create(Ctx, "", BB->getParent());             \
  BasicBlock *ElseBB = BasicBlock::Create(Ctx, "", BB->getParent());           \
                                                                               \
  emitCondCode(FuncInfo, CondValue, BB, IfBB, ElseBB);                         \
                                                                               \
  Value *Inst = BinaryOperator::Create##OPC(S0, S1);                           \
  IfBB->getInstList().push_back(dyn_cast<Instruction>(Inst));                  \
  PHINode *Phi = createAndEmitPHINode(FuncInfo, Node, BB, IfBB, ElseBB,        \
                                      dyn_cast<Instruction>(Inst));            \
  FuncInfo->setRealValue(Node, Phi);                                           \
  FuncInfo->ArgValMap[FuncInfo->NodeRegMap[Node]] = Phi;

#define HANDLE_EMIT_CONDCODE(OPC)                                              \
  HANDLE_EMIT_CONDCODE_COMMON(OPC)                                             \
                                                                               \
  IRB.SetInsertPoint(IfBB);                                                    \
  IRB.CreateBr(ElseBB);                                                        \
  IRB.SetInsertPoint(ElseBB);

void ARMMachineInstructionRaiser::emitBinaryCPSR(
    FunctionRaisingInfo *FuncInfo, Value *Inst, BasicBlock *BB,
    unsigned Opcode, SDNode *Node) {
  IRBuilder<> IRB(BB);
  Value *S0 = getIRValue(FuncInfo, Node->getOperand(0));
  Value *S1 = getIRValue(FuncInfo, Node->getOperand(1));

  switch (Opcode) {
  case Instruction::Add: {
    emitCPSR(FuncInfo, S0, S1, BB, 0);
  } break;
  case Instruction::Sub: {
    Value *InstNot = nullptr;
    if (ConstantSDNode::classof(Node->getOperand(1).getNode())) {
      Value *InstTp = IRB.CreateSub(S0, S0);
      Value *InstAdd = IRB.CreateAdd(InstTp, S1);
      InstNot = IRB.CreateNot(InstAdd);
    } else {
      InstNot = IRB.CreateNot(S1, "");
    }
    emitCPSR(FuncInfo, S0, InstNot, BB, 1);
  } break;
  case Instruction::And: {
    emitSpecialCPSR(FuncInfo, Inst, BB, 0);
  } break;
  case Instruction::Mul: {
    emitSpecialCPSR(FuncInfo, Inst, BB, 0);
  } break;
  case Instruction::Or: {
    emitSpecialCPSR(FuncInfo, Inst, BB, 0);
    /* How to deal with C Flag? */
  } break;
  case Instruction::Xor: {
    emitSpecialCPSR(FuncInfo, Inst, BB, 0);
    /* How to deal with C Flag? */
  } break;
  case Instruction::Shl: {
    emitSpecialCPSR(FuncInfo, Inst, BB, 0);

    // Update C flag.
    // extended_x = x : Zeros(shift), c flag = extend_x[N];
    // c flag = (s0 lsl (s1 -1))[31]
    Type *Ty = IRB.getInt1Ty();
    Value *Val = cast<Value>(ConstantInt::get(getDefaultType(), 1, true));
    Value *CFlag = IRB.CreateSub(S1, Val);
    CFlag = IRB.CreateShl(S0, CFlag);
    CFlag = IRB.CreateLShr(CFlag, IRB.getInt32(31));
    Value *CTrunc = IRB.CreateTrunc(CFlag, Ty);

    IRB.CreateStore(CTrunc, FuncInfo->AllocaMap[2]);
  } break;
  case Instruction::LShr: {
    emitSpecialCPSR(FuncInfo, Inst, BB, 0);

    // Update C flag.
    // c flag = (s0 lsr (s1 -1))[0]
    Type *Ty = IRB.getInt1Ty();
    Value *Val = cast<Value>(ConstantInt::get(getDefaultType(), 1, true));
    Value *CFlag = IRB.CreateSub(S1, Val);
    CFlag = IRB.CreateLShr(S0, CFlag);
    CFlag = IRB.CreateAnd(CFlag, Val);
    Value *CTrunc = IRB.CreateTrunc(CFlag, Ty);

    IRB.CreateStore(CTrunc, FuncInfo->AllocaMap[2]);
  } break;
  case Instruction::AShr: {
    emitSpecialCPSR(FuncInfo, Inst, BB, 0);

    // Update C flag.
    // c flag = (s0 asr (s1 -1))[0]
    Type *Ty = IRB.getInt1Ty();
    Value *Val = ConstantInt::get(getDefaultType(), 1, true);
    Value *CFlag = IRB.CreateSub(S1, Val);
    CFlag = IRB.CreateAShr(S0, CFlag);
    CFlag = IRB.CreateAnd(CFlag, Val);
    Value *CTrunc = IRB.CreateTrunc(CFlag, Ty);
    IRB.CreateStore(CTrunc, FuncInfo->AllocaMap[2]);
  } break;
  }
}

void ARMMachineInstructionRaiser::emitBinary(
    FunctionRaisingInfo *FuncInfo, BasicBlock *BB, SDNode *Node) {
  unsigned Opc = Node->getOpcode();
  IRBuilder<> IRB(BB);
  Value *S0 = getIRValue(FuncInfo, Node->getOperand(0));
  Value *S1 = getIRValue(FuncInfo, Node->getOperand(1));

  int InstOpc = raiseISDOpcodeToInstruction(Opc);

  switch (InstOpc) {
#define HANDLE_BINARY(OPCODE)                                                  \
  case Instruction::OPCODE: {                                                  \
    if (FuncInfo->NPMap[Node]->HasCPSR) {                                       \
      unsigned CondValue = FuncInfo->NPMap[Node]->Cond;                         \
      if (!(FuncInfo->NPMap[Node]->UpdateCPSR)) {                               \
        HANDLE_EMIT_CONDCODE(OPCODE)                                           \
      } else if (FuncInfo->NPMap[Node]->Special) {                              \
        HANDLE_EMIT_CONDCODE_COMMON(OPCODE)                                    \
        emitBinaryCPSR(FuncInfo, Inst, IfBB, InstOpc, Node);                   \
        IRB.CreateBr(ElseBB);                                                  \
        IRB.SetInsertPoint(ElseBB);                                            \
      } else {                                                                 \
        Value *Inst = IRB.Create##OPCODE(S0, S1);                              \
        FuncInfo->setRealValue(Node, Inst);                                     \
        FuncInfo->ArgValMap[FuncInfo->NodeRegMap[Node]] = Inst;                \
        emitBinaryCPSR(FuncInfo, Inst, BB, InstOpc, Node);                     \
      }                                                                        \
    } else {                                                                   \
      Value *Inst = BinaryOperator::Create##OPCODE(S0, S1);                    \
      BasicBlock *CBB = IRB.GetInsertBlock();                                  \
      CBB->getInstList().push_back(dyn_cast<Instruction>(Inst));               \
      FuncInfo->setRealValue(Node, Inst);                                       \
      FuncInfo->ArgValMap[FuncInfo->NodeRegMap[Node]] = Inst;                  \
    }                                                                          \
    break;                                                                     \
  }
    HANDLE_BINARY(Add)
    HANDLE_BINARY(Sub)
    HANDLE_BINARY(Mul)
    HANDLE_BINARY(Shl)
    HANDLE_BINARY(LShr)
    HANDLE_BINARY(AShr)
    HANDLE_BINARY(And)
    HANDLE_BINARY(Or)
    HANDLE_BINARY(Xor)
  }
}

// Extract the offset of MachineInstr MI from the Metadata operand.
static uint64_t getMCInstIndex(const MachineInstr &MI) {
  unsigned NumExpOps = MI.getNumExplicitOperands();
  const MachineOperand &MO = MI.getOperand(NumExpOps);
  assert(MO.isMetadata() &&
         "Unexpected non-metadata operand in branch instruction!");
  const MDNode *MDN = MO.getMetadata();
  // Unwrap metadata of the instruction to get the MCInstIndex of
  // the MCInst corresponding to this MachineInstr.
  ConstantAsMetadata *CAM = dyn_cast<ConstantAsMetadata>(MDN->getOperand(0));
  assert(CAM != nullptr && "Unexpected metadata type!");
  Constant *CV = CAM->getValue();
  ConstantInt *CI = dyn_cast<ConstantInt>(CV);
  assert(CI != nullptr && "Unexpected metadata constant type!");
  APInt ArbPrecInt = CI->getValue();
  return ArbPrecInt.getSExtValue();
}

/// Emit Instruction and add to BasicBlock.
void ARMMachineInstructionRaiser::emitInstr(
    FunctionRaisingInfo *FuncInfo, BasicBlock *BB, MachineInstr &MI) {
  SDNode *Node = visit(FuncInfo, MI);
  SDNode *SelNode = selectCode(FuncInfo, BB, Node);
  if (SelNode) {
    emitSDNode(FuncInfo, BB, SelNode);
  }
}

/// Generate SDNode code for a target-independent node.
/// Emit SDNode to Instruction and add to BasicBlock.
/// 1. Map ISD opcode to Instruction opcode.
/// 2. Abstract node to instruction.
void ARMMachineInstructionRaiser::emitSDNode(
    FunctionRaisingInfo *FuncInfo, BasicBlock *BB, SDNode *Node) {
  unsigned Opc = Node->getOpcode();
  IRBuilder<> IRB(BB);
  auto *DLT = &M->getDataLayout();
  IRB.SetCurrentDebugLocation(Node->getDebugLoc());

  // Mapping ISD opcode to Instruction opcode.
  int InstOpc = raiseISDOpcodeToInstruction(Opc);

  enum InstructionOpcodes {
#define HANDLE_INST(NUM, OPCODE, CLASS) OPCODE = NUM,
#define LAST_OTHER_INST(NUM) InstructionOpcodesCount = NUM
#include "llvm/IR/Instruction.def"
  };

  switch (InstOpc) {
  default:
    emitSpecialNode(FuncInfo, BB, Node);
    break;
  case Add:
  case Sub:
  case Mul:
  case And:
  case Or:
  case Xor:
  case Shl:
  case AShr:
  case LShr:
    emitBinary(FuncInfo, BB, Node);
    break;
  case Load: {
    Value *S = getIRValue(FuncInfo, Node->getOperand(0));
    Value *Ptr = nullptr;
    if (S->getType()->isPointerTy())
      Ptr = S;
    else
      Ptr = IRB.CreateIntToPtr(
          S, Node->getValueType(0).getTypeForEVT(Ctx)->getPointerTo());

    Value *Inst = nullptr;
    if (FuncInfo->NPMap[Node]->HasCPSR) {
      unsigned CondValue = FuncInfo->NPMap[Node]->Cond;
      // Create new BB for EQ instruction execute.
      BasicBlock *IfBB = BasicBlock::Create(Ctx, "", BB->getParent());
      // Create new BB to update the DAG BB.
      BasicBlock *ElseBB = BasicBlock::Create(Ctx, "", BB->getParent());

      // Emit the condition code.
      emitCondCode(FuncInfo, CondValue, BB, IfBB, ElseBB);
      IRB.SetInsertPoint(IfBB);
      if (GlobalVariable::classof(Ptr))
        Inst = IRB.CreatePtrToInt(Ptr, getDefaultType());
      else
        Inst = callCreateAlignedLoad(BB,
            getDefaultType(), Ptr,
            MaybeAlign(Log2(DLT->getPointerPrefAlignment())));

      PHINode *Phi = createAndEmitPHINode(FuncInfo, Node, BB, IfBB, ElseBB,
                                          dyn_cast<Instruction>(Inst));
      FuncInfo->setRealValue(Node, Phi);
      FuncInfo->ArgValMap[FuncInfo->NodeRegMap[Node]] = Phi;

      IRB.CreateBr(ElseBB);
      IRB.SetInsertPoint(ElseBB);
    } else {
      if (GlobalVariable::classof(Ptr)) {
        auto *Glob = cast<GlobalVariable>(Ptr);
        // Inst = IRB.CreatePtrToInt(Ptr, getDefaultType());
        // Inst = new PtrToIntInst(Ptr, getDefaultType(), "", BB);
        Type *Ty = Glob->getValueType();
        if (Ty->isArrayTy()) {
          Inst = IRB.CreatePtrToInt(Ptr, getDefaultType());
          //Ty = Ty->getArrayElementType();
          //Ptr->mutateType(PointerType::getUnqual(Ty));
        } else {
          // if (Ty->isAggregateType()) {}
          auto *Pty = cast<PointerType>(Ptr->getType());
          if (Pty->isOpaqueOrPointeeTypeMatches(Ty))
            Inst = IRB.CreateLoad(Ty, Ptr);
        }
      } else {
        Type *ElemTy = getIntTypeByPtr(Ptr->getType());
        Inst = callCreateAlignedLoad(BB,
            ElemTy, Ptr, MaybeAlign(Log2(DLT->getPointerPrefAlignment())));

        // TODO:
        // Temporary method for this.
        if (Inst->getType() == Type::getInt64Ty(Ctx))
          Inst = IRB.CreateTrunc(Inst, getDefaultType());
        else if (Inst->getType() != getDefaultType())
          Inst = IRB.CreateSExt(Inst, getDefaultType());
      }

      FuncInfo->setRealValue(Node, Inst);
      FuncInfo->ArgValMap[FuncInfo->NodeRegMap[Node]] = Inst;
    }
  } break;
  case Store: {
    Value *Val = getIRValue(FuncInfo, Node->getOperand(0));
    Value *S = getIRValue(FuncInfo, Node->getOperand(1));
    Value *Ptr = nullptr;
    Type *Nty = Node->getValueType(0).getTypeForEVT(Ctx);

    if (Val->getType() != Nty) {
      Val = IRB.CreateTrunc(Val, Nty);
    }

    if (S->getType()->isPointerTy()) {
      if (S->getType() != Nty->getPointerTo()) {
        Ptr = IRB.CreateBitCast(S, Nty->getPointerTo());
      } else {
        Ptr = S;
      }
    } else {
      Ptr = IRB.CreateIntToPtr(S, Nty->getPointerTo());
    }

    if (FuncInfo->NPMap[Node]->HasCPSR) {
      unsigned CondValue = FuncInfo->NPMap[Node]->Cond;
      // Create new BB for EQ instruction execute.
      BasicBlock *IfBB = BasicBlock::Create(Ctx, "", BB->getParent());
      // Create new BB to update the DAG BB.
      BasicBlock *ElseBB = BasicBlock::Create(Ctx, "", BB->getParent());

      // Emit the condition code.
      emitCondCode(FuncInfo, CondValue, BB, IfBB, ElseBB);
      IRB.SetInsertPoint(IfBB);

      IRB.CreateAlignedStore(Val, Ptr,
                             MaybeAlign(Log2(DLT->getPointerPrefAlignment())));

      IRB.CreateBr(ElseBB);
      IRB.SetInsertPoint(ElseBB);
    } else {
      IRB.CreateAlignedStore(Val, Ptr,
                             MaybeAlign(Log2(DLT->getPointerPrefAlignment())));
    }
  } break;
  case ICmp: {
    Value *LHS = getIRValue(FuncInfo, Node->getOperand(0));
    Value *RHS = getIRValue(FuncInfo, Node->getOperand(1));

    Value *InstNot = nullptr;
    if (ConstantSDNode::classof(Node->getOperand(1).getNode())) {
      Value *InstTp = IRB.CreateSub(LHS, LHS);
      Value *InstAdd = IRB.CreateAdd(InstTp, RHS);
      InstNot = IRB.CreateNot(InstAdd);
    } else {
      InstNot = IRB.CreateNot(RHS);
    }
    emitCPSR(FuncInfo, LHS, InstNot, BB, 1);
  } break;
  case FCmp: {
    Value *LHS = getIRValue(FuncInfo, Node->getOperand(0));
    Value *RHS = getIRValue(FuncInfo, Node->getOperand(1));

    Value *InstNot = nullptr;
    if (ConstantSDNode::classof(Node->getOperand(1).getNode())) {
      Value *InstTp = IRB.CreateSub(LHS, LHS);
      Value *InstAdd = IRB.CreateAdd(InstTp, RHS);
      InstNot = IRB.CreateNot(InstAdd);
    } else {
      InstNot = IRB.CreateNot(RHS);
    }

    emitCPSR(FuncInfo, LHS, InstNot, BB, 1);
  } break;
  }
}

void ARMMachineInstructionRaiser::emitSpecialNode(
    FunctionRaisingInfo *FuncInfo, BasicBlock *BB, SDNode *Node) {
  unsigned Opc = Node->getOpcode();
  IRBuilder<> IRB(BB);
  auto *DLT = &M->getDataLayout();

  switch (Opc) {
  default:
    // assert(false && "Unknown SDNode Type!");
    break;
  case EXT_ARMISD::BX_RET: {
    Value *Ret = getIRValue(FuncInfo, Node->getOperand(0));
    if (!ConstantSDNode::classof(Node->getOperand(0).getNode()))
      IRB.CreateRet(Ret);
    else
      IRB.CreateRetVoid();
  } break;
  // TODO:
  // Specical instruction we do here. e.g Br Invoke IndirectBr ..
  case ISD::BRCOND: {
    unsigned Cond = cast<ConstantSDNode>(Node->getOperand(1))->getZExtValue();
    // br i1 %cmp, label %if.then, label %if.else
    MachineBasicBlock *MBB = FuncInfo->MBBMap[BB];
    MachineBasicBlock::succ_iterator SuI = MBB->succ_begin();
    BasicBlock *Iftrue = FuncInfo->getOrCreateBasicBlock(*SuI);
    MachineBasicBlock *NextMBB = &*std::next(MBB->getIterator());
    BasicBlock *NextBB = FuncInfo->getOrCreateBasicBlock(NextMBB);

    emitCondCode(FuncInfo, Cond, BB, Iftrue, NextBB);
  } break;
  case ISD::BR: {
    // br label %xxx
    MachineBasicBlock *LMBB = FuncInfo->MBBMap[BB];
    MachineBasicBlock::succ_iterator SuI = LMBB->succ_begin();
    if (SuI != LMBB->succ_end()) {
      BasicBlock *BrDest = FuncInfo->getOrCreateBasicBlock(*SuI);
      IRB.CreateBr(BrDest);
      break;
    }
    LLVM_FALLTHROUGH;
  }
  case EXT_ARMISD::BRD: {
    // Get the function call Index.
    uint64_t Index = Node->getConstantOperandVal(0);
    // Get function from ModuleRaiser.
    Function *CallFunc = MR->getRaisedFunctionAt(Index);
    unsigned IFFuncArgNum = 0; // The argument number which gets from analyzing
                               // variadic function prototype.
    bool IsSyscall = false;
    if (CallFunc == nullptr) {
      // According to MI to get BL instruction address.
      // uint64_t callAddr = FuncInfo->NPMap[Node]->InstAddr;
      auto *MI = FuncInfo->NPMap[Node]->MI;
      uint64_t CallAddr = MR->getTextSectionAddress() +
                          getMCInstIndex(*MI);
      auto *ArmMR =
          const_cast<ARMModuleRaiser *>(dyn_cast<ARMModuleRaiser>(MR));
      Function *IndefiniteFunc = ArmMR->getCallFunc(CallAddr);
      CallFunc = ArmMR->getSyscallFunc(Index);
      if (CallFunc != nullptr && IndefiniteFunc != nullptr) {
        IFFuncArgNum = ArmMR->getFunctionArgNum(CallAddr);
        IsSyscall = true;
      }
    }
    assert(CallFunc && "Failed to get called function!");
    // Get argument number from callee.
    unsigned ArgNum = CallFunc->arg_size();
    if (IFFuncArgNum > ArgNum)
      ArgNum = IFFuncArgNum;
    Argument *CalledFuncArgs = CallFunc->arg_begin();
    std::vector<Value *> CallInstFuncArgs;
    CallInst *Inst = nullptr;
    if (ArgNum > 0) {
      Value *ArgVal = nullptr;
      const MachineFrameInfo &MFI = FuncInfo->MF->getFrameInfo();
      unsigned StackArg = 0; // Initialize argument size on stack to 0.
      if (ArgNum > 4) {
        StackArg = ArgNum - 4;

        unsigned StackNum = MFI.getNumObjects() - 2;
        if (StackNum > StackArg)
          StackArg = StackNum;
      }
      for (unsigned Idx = 0; Idx < ArgNum; Idx++) {
        if (Idx < 4)
          ArgVal = FuncInfo->ArgValMap[ARM::R0 + Idx];
        else {
          const AllocaInst *StackAlloc =
              MFI.getObjectAllocation(StackArg - Idx - 4 + 1);
          ArgVal = callCreateAlignedLoad(BB,
              const_cast<AllocaInst *>(StackAlloc),
              MaybeAlign(Log2(DLT->getPointerPrefAlignment())));
        }
        if (IsSyscall && Idx < CallFunc->arg_size() &&
            ArgVal->getType() != CalledFuncArgs[Idx].getType()) {
          CastInst *CInst = CastInst::Create(
              CastInst::getCastOpcode(ArgVal, false,
                                      CalledFuncArgs[Idx].getType(), false),
              ArgVal, CalledFuncArgs[Idx].getType());
          IRB.GetInsertBlock()->getInstList().push_back(CInst);
          ArgVal = CInst;
        }
        CallInstFuncArgs.push_back(ArgVal);
      }
      Inst = IRB.CreateCall(CallFunc, ArrayRef<Value *>(CallInstFuncArgs));
    } else
      Inst = IRB.CreateCall(CallFunc);

    FuncInfo->setRealValue(Node, Inst);
  } break;
  case ISD::BRIND: {
    Value *Func = getIRValue(FuncInfo, Node->getOperand(0));
    unsigned NumDests = Node->getNumOperands();
    IRB.CreateIndirectBr(Func, NumDests);
  } break;
  case ISD::BR_JT: {
    // Emit the switch instruction.
    if (JTList.size() > 0) {
      MachineBasicBlock *Mbb = FuncInfo->MBBMap[BB];
      MachineFunction *MF = Mbb->getParent();

      std::vector<JumpTableBlock> JTCases;
      const MachineJumpTableInfo *MJT = MF->getJumpTableInfo();
      unsigned JTIndex = Node->getConstantOperandVal(0);
      std::vector<MachineJumpTableEntry> JumpTables = MJT->getJumpTables();
      for (unsigned Idx = 0, MBBSz = JumpTables[JTIndex].MBBs.size(); Idx != MBBSz; ++Idx) {
        llvm::Type *I32Type = llvm::IntegerType::getInt32Ty(Ctx);
        llvm::ConstantInt *I32Val =
            cast<ConstantInt>(llvm::ConstantInt::get(I32Type, Idx, true));
        MachineBasicBlock *Succ = JumpTables[JTIndex].MBBs[Idx];
        ConstantInt *CaseVal = I32Val;
        JTCases.push_back(std::make_pair(CaseVal, Succ));
      }
      // main->getEntryBlock().setName("entry");

      unsigned int NumCases = JTCases.size();
      BasicBlock *DefBB =
          FuncInfo->getOrCreateBasicBlock(JTList[JTIndex].DefaultMBB);

      BasicBlock *CondBB =
          FuncInfo->getOrCreateBasicBlock(JTList[JTIndex].ConditionMBB);

      // condition instruction
      Instruction *CondInst = nullptr;
      for (BasicBlock::iterator DI = CondBB->begin(); DI != CondBB->end(); DI++) {
        Instruction *Ins = dyn_cast<Instruction>(DI);
        if (isa<LoadInst>(DI) && !CondInst) {
          CondInst = Ins;
        }

        if (CondInst && (Ins->getOpcode() == Instruction::Sub)) {
          if (isa<ConstantInt>(Ins->getOperand(1))) {
            ConstantInt *IntOp = dyn_cast<ConstantInt>(Ins->getOperand(1));
            if (IntOp->uge(0)) {
              CondInst = Ins;
            }
          }
        }
      }

      SwitchInst *Inst = IRB.CreateSwitch(CondInst, DefBB, NumCases);
      for (unsigned Idx = 0, Cnt = NumCases; Idx != Cnt; ++Idx) {
        BasicBlock *CaseBB =
            FuncInfo->getOrCreateBasicBlock(JTCases[Idx].second);
        Inst->addCase(JTCases[Idx].first, CaseBB);
      }
    }
  } break;
  case ISD::ROTR: {
    Value *S0 = getIRValue(FuncInfo, Node->getOperand(0));
    Value *S1 = getIRValue(FuncInfo, Node->getOperand(1));
    Type *Ty = getDefaultType();
    Value *Val = ConstantInt::get(Ty, 32, true);

    if (FuncInfo->NPMap[Node]->HasCPSR) {
      unsigned CondValue = FuncInfo->NPMap[Node]->Cond;

      if (FuncInfo->NPMap[Node]->UpdateCPSR) {
        Value *InstSub = IRB.CreateSub(Val, S1);
        Value *InstLShr = IRB.CreateLShr(S0, S1);
        Value *InstShl = IRB.CreateShl(S0, InstSub);
        Value *Inst = IRB.CreateOr(InstLShr, InstShl);
        FuncInfo->setRealValue(Node, Inst);
        FuncInfo->ArgValMap[FuncInfo->NodeRegMap[Node]] = Inst;

        emitSpecialCPSR(FuncInfo, Inst, BB, 0);
      } else {
        // Create new BB for EQ instruction execute.
        BasicBlock *IfBB = BasicBlock::Create(Ctx, "", BB->getParent());
        // Create new BB to update the DAG BB.
        BasicBlock *ElseBB = BasicBlock::Create(Ctx, "", BB->getParent());

        // Emit the condition code.
        emitCondCode(FuncInfo, CondValue, BB, IfBB, ElseBB);
        IRB.SetInsertPoint(IfBB);
        Value *InstSub = IRB.CreateSub(Val, S1);
        Value *InstLShr = IRB.CreateLShr(S0, S1);
        Value *InstShl = IRB.CreateShl(S0, InstSub);
        Value *Inst = IRB.CreateOr(InstLShr, InstShl);
        PHINode *Phi = createAndEmitPHINode(FuncInfo, Node, BB, IfBB, ElseBB,
                                            dyn_cast<Instruction>(Inst));
        FuncInfo->setRealValue(Node, Phi);
        FuncInfo->ArgValMap[FuncInfo->NodeRegMap[Node]] = Phi;
        IRB.CreateBr(ElseBB);
        IRB.SetInsertPoint(ElseBB);
      }
    } else {
      Value *InstSub = IRB.CreateSub(Val, S1);
      Value *InstLShr = IRB.CreateLShr(S0, S1);
      Value *InstShl = IRB.CreateShl(S0, InstSub);
      Value *Inst = IRB.CreateOr(InstLShr, InstShl);
      FuncInfo->setRealValue(Node, Inst);
      FuncInfo->ArgValMap[FuncInfo->NodeRegMap[Node]] = Inst;
    }
  } break;
  case ARMISD::RRX: {
    Value *S0 = getIRValue(FuncInfo, Node->getOperand(0));
    Type *Ty = getDefaultType();
    Value *Val1 = ConstantInt::get(Ty, 1, true);
    Value *Val2 = ConstantInt::get(Ty, 31, true);
    if (FuncInfo->NPMap[Node]->HasCPSR) {
      unsigned CondValue = FuncInfo->NPMap[Node]->Cond;

      if (FuncInfo->NPMap[Node]->UpdateCPSR) {
        Value *InstLShr = IRB.CreateLShr(S0, Val1);
        Value *CFlag =
            callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[2]));
        CFlag = IRB.CreateZExt(CFlag, Ty);
        Value *Bit31 = IRB.CreateShl(CFlag, Val2);
        Value *Inst = IRB.CreateAdd(InstLShr, Bit31);
        FuncInfo->setRealValue(Node, Inst);
        FuncInfo->ArgValMap[FuncInfo->NodeRegMap[Node]] = Inst;

        /**************************************/
        emitSpecialCPSR(FuncInfo, Inst, BB, 0);
        // Update C flag.
        // c flag = s0[0]
        CFlag = IRB.CreateAnd(S0, Val1);
        IRB.CreateStore(CFlag, FuncInfo->AllocaMap[2]);
      } else {
        // Create new BB for EQ instruction execute.
        BasicBlock *IfBB = BasicBlock::Create(Ctx, "", BB->getParent());
        // Create new BB to update the DAG BB.
        BasicBlock *ElseBB = BasicBlock::Create(Ctx, "", BB->getParent());

        // Emit the condition code.
        emitCondCode(FuncInfo, CondValue, BB, IfBB, ElseBB);
        IRB.SetInsertPoint(IfBB);
        Value *InstLShr = IRB.CreateLShr(S0, Val1);
        Value *CFlag = nullptr;

        CFlag =
            callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[2]));
        CFlag = IRB.CreateZExt(CFlag, Ty);
        Value *Bit31 = IRB.CreateShl(CFlag, Val2);
        Value *Inst = IRB.CreateAdd(InstLShr, Bit31);
        PHINode *Phi = createAndEmitPHINode(FuncInfo, Node, BB, IfBB, ElseBB,
                                            dyn_cast<Instruction>(Inst));
        FuncInfo->setRealValue(Node, Phi);
        FuncInfo->ArgValMap[FuncInfo->NodeRegMap[Node]] = Phi;
        IRB.CreateBr(ElseBB);
        IRB.SetInsertPoint(ElseBB);
      }
    } else {
      Value *InstLShr = IRB.CreateLShr(S0, Val1);
      Value *CFlag =
          callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[2]));
      CFlag = IRB.CreateZExt(CFlag, Ty);
      Value *Bit31 = IRB.CreateShl(CFlag, Val2);
      Value *Inst = IRB.CreateAdd(InstLShr, Bit31);
      FuncInfo->setRealValue(Node, Inst);
      FuncInfo->ArgValMap[FuncInfo->NodeRegMap[Node]] = Inst;
    }
  } break;
  case EXT_ARMISD::BIC: {
    Value *S0 = getIRValue(FuncInfo, Node->getOperand(0));
    Value *S1 = getIRValue(FuncInfo, Node->getOperand(1));
    Type *Ty = getDefaultType();
    Value *Val = ConstantInt::get(Ty, -1, true);

    if (FuncInfo->NPMap[Node]->HasCPSR) {
      unsigned CondValue = FuncInfo->NPMap[Node]->Cond;

      if (FuncInfo->NPMap[Node]->UpdateCPSR) {
        Value *InstXor = IRB.CreateXor(Val, S1);
        Value *Inst = IRB.CreateAnd(S0, InstXor);

        FuncInfo->setRealValue(Node, Inst);
        FuncInfo->ArgValMap[FuncInfo->NodeRegMap[Node]] = Inst;

        emitSpecialCPSR(FuncInfo, Inst, BB, 0);
        // Update C flag.
        // C flag not change.

        // Update V flag.
        // unchanged.
      } else {
        // Create new BB for EQ instruction execute.
        BasicBlock *IfBB = BasicBlock::Create(Ctx, "", BB->getParent());
        // Create new BB to update the DAG BB.
        BasicBlock *ElseBB = BasicBlock::Create(Ctx, "", BB->getParent());
        // Emit the condition code.
        emitCondCode(FuncInfo, CondValue, BB, IfBB, ElseBB);
        IRB.SetInsertPoint(IfBB);
        Value *InstXor = IRB.CreateXor(Val, S1);
        Value *Inst = IRB.CreateAnd(S0, InstXor);
        PHINode *Phi = createAndEmitPHINode(FuncInfo, Node, BB, IfBB, ElseBB,
                                            dyn_cast<Instruction>(Inst));
        FuncInfo->setRealValue(Node, Phi);
        FuncInfo->ArgValMap[FuncInfo->NodeRegMap[Node]] = Phi;

        IRB.CreateBr(ElseBB);
        IRB.SetInsertPoint(ElseBB);
      }
    } else {
      Value *InstXor, *Inst;
      InstXor = IRB.CreateXor(Val, S1);
      Inst = IRB.CreateAnd(S0, InstXor);
      FuncInfo->setRealValue(Node, Inst);
      FuncInfo->ArgValMap[FuncInfo->NodeRegMap[Node]] = Inst;
    }
  } break;
  case ARMISD::CMN: {
    Value *S0 = getIRValue(FuncInfo, Node->getOperand(0));
    Value *S1 = getIRValue(FuncInfo, Node->getOperand(1));
    if (FuncInfo->NPMap[Node]->HasCPSR) {
      unsigned CondValue = FuncInfo->NPMap[Node]->Cond;
      HANDLE_EMIT_CONDCODE_COMMON(Add)
      emitCPSR(FuncInfo, S0, S1, IfBB, 0);
      IRB.CreateBr(ElseBB);
      IRB.SetInsertPoint(ElseBB);
    } else {
      Value *Inst = IRB.CreateAdd(S0, S1);
      FuncInfo->setRealValue(Node, Inst);
      FuncInfo->ArgValMap[FuncInfo->NodeRegMap[Node]] = Inst;
      emitCPSR(FuncInfo, S0, S1, BB, 0);
    }
  } break;
  case ISD::CTLZ: {
    Value *S0 = getIRValue(FuncInfo, Node->getOperand(0));
    Function *CTLZ = Intrinsic::getDeclaration(BB->getParent()->getParent(),
                                               Intrinsic::ctlz, S0->getType());
    Type *I1ype = llvm::IntegerType::getInt1Ty(Ctx);
    Value *IsZeroUndef = ConstantInt::get(I1ype, true, true);

    std::vector<Value *> Vec;
    Vec.push_back(S0);
    Vec.push_back(IsZeroUndef);
    ArrayRef<Value *> Args(Vec);

    Value *Inst = IRB.CreateCall(CTLZ, Args);
    FuncInfo->setRealValue(Node, Inst);
    FuncInfo->ArgValMap[FuncInfo->NodeRegMap[Node]] = Inst;
  } break;
  case EXT_ARMISD::MLA: {
    Value *S0 = getIRValue(FuncInfo, Node->getOperand(0));
    Value *S1 = getIRValue(FuncInfo, Node->getOperand(1));
    Value *S2 = getIRValue(FuncInfo, Node->getOperand(2));

    Value *InstMul = IRB.CreateMul(S0, S1);
    Value *Inst = IRB.CreateAdd(InstMul, S2);

    FuncInfo->setRealValue(Node, Inst);
    FuncInfo->ArgValMap[FuncInfo->NodeRegMap[Node]] = Inst;
  } break;
  case EXT_ARMISD::TST: {
    Value *S0 = getIRValue(FuncInfo, Node->getOperand(0));
    Value *S1 = getIRValue(FuncInfo, Node->getOperand(1));

    if (FuncInfo->NPMap[Node]->HasCPSR) {
      unsigned CondValue = FuncInfo->NPMap[Node]->Cond;
      // Create new BB for EQ instruction execute.
      BasicBlock *IfBB = BasicBlock::Create(Ctx, "", BB->getParent());
      // Create new BB to update the DAG BB.
      BasicBlock *ElseBB = BasicBlock::Create(Ctx, "", BB->getParent());

      // TODO:
      // Not change def. Consider how to use PHI.
      // PHINode *Phi = createAndEmitPHINode(Node, BB, ElseBB);

      emitCondCode(FuncInfo, CondValue, BB, IfBB, ElseBB);
      IRB.SetInsertPoint(IfBB);
      Value *Inst = IRB.CreateAnd(S0, S1);
      emitSpecialCPSR(FuncInfo, Inst, IfBB, 0);
      IRB.CreateBr(ElseBB);
      IRB.SetInsertPoint(ElseBB);
    } else {
      Value *Inst = IRB.CreateAnd(S0, S1);
      emitSpecialCPSR(FuncInfo, Inst, BB, 0);
    }
  } break;
  case EXT_ARMISD::SBC: {
    Value *S1 = getIRValue(FuncInfo, Node->getOperand(0));
    Value *S2 = getIRValue(FuncInfo, Node->getOperand(1));
    Type *Ty = getDefaultType();

    if (FuncInfo->NPMap[Node]->HasCPSR) {
      unsigned CondValue = FuncInfo->NPMap[Node]->Cond;

      if (FuncInfo->NPMap[Node]->UpdateCPSR) {
        Value *InstSub = IRB.CreateSub(S1, S2);
        Value *CFlag = nullptr;
        CFlag =
            callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[2]));
        Value *CZext = IRB.CreateZExt(CFlag, Ty);
        Value *InstSBC = IRB.CreateAdd(InstSub, CZext);
        FuncInfo->setRealValue(Node, InstSBC);
        Value *InstNot = IRB.CreateNot(S2);
        if (1)
          emitCPSR(FuncInfo, S1, InstNot, BB, 0);
        else
          emitCPSR(FuncInfo, S1, InstNot, BB, 1);
      } else {
        BasicBlock *IfBB = BasicBlock::Create(Ctx, "", BB->getParent());
        BasicBlock *ElseBB = BasicBlock::Create(Ctx, "", BB->getParent());

        emitCondCode(FuncInfo, CondValue, BB, IfBB, ElseBB);

        IRB.SetInsertPoint(IfBB);
        Value *InstSub = IRB.CreateSub(S1, S2);
        Value *CFlag = nullptr;
        CFlag =
            callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[2]));
        Value *CZext = IRB.CreateZExt(CFlag, Ty);
        Value *Inst = IRB.CreateAdd(InstSub, CZext);
        PHINode *Phi = createAndEmitPHINode(FuncInfo, Node, BB, IfBB, ElseBB,
                                            dyn_cast<Instruction>(Inst));
        FuncInfo->setRealValue(Node, Phi);
        FuncInfo->ArgValMap[FuncInfo->NodeRegMap[Node]] = Phi;

        IRB.CreateBr(ElseBB);
        IRB.SetInsertPoint(ElseBB);
      }
    } else {
      Value *InstSub = IRB.CreateSub(S1, S2);
      Value *CFlag = nullptr;
      CFlag =
          callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[2]));
      Value *CZext = IRB.CreateZExt(CFlag, Ty);
      Value *InstSBC = IRB.CreateAdd(InstSub, CZext);
      FuncInfo->setRealValue(Node, InstSBC);
    }
  } break;
  case EXT_ARMISD::TEQ: {
    Value *S0 = getIRValue(FuncInfo, Node->getOperand(0));
    Value *S1 = getIRValue(FuncInfo, Node->getOperand(1));

    if (FuncInfo->NPMap[Node]->HasCPSR) {
      unsigned CondValue = FuncInfo->NPMap[Node]->Cond;
      // Create new BB for EQ instruction execute.
      BasicBlock *IfBB = BasicBlock::Create(Ctx, "", BB->getParent());
      // Create new BB to update the DAG BB.
      BasicBlock *ElseBB = BasicBlock::Create(Ctx, "", BB->getParent());

      // TODO:
      // This instruction not change def, consider phi later.

      emitCondCode(FuncInfo, CondValue, BB, IfBB, ElseBB);
      IRB.SetInsertPoint(IfBB);
      Value *Inst = IRB.CreateXor(S0, S1);
      emitSpecialCPSR(FuncInfo, Inst, IfBB, 0);
      IRB.CreateBr(ElseBB);
      IRB.SetInsertPoint(ElseBB);
    } else {
      Value *Inst = IRB.CreateXor(S0, S1);
      emitSpecialCPSR(FuncInfo, Inst, BB, 0);
    }
  } break;
  case EXT_ARMISD::MSR: {
    Value *Cond = getIRValue(FuncInfo, Node->getOperand(0));
    // 1 1 1 1
    // N set 1 0 0 0   8
    // Z set 0 1 0 0   4
    // C set 0 0 1 0   2
    // Z set 0 0 0 1   1
    IRB.CreateStore(Cond, dyn_cast<Value>(M->getGlobalVariable("Reserved")));
    // Pattern msr CPSR_f, Rn
    if (1) {
      Value *ShiftNum = IRB.getInt32(28);
      Value *Shift = IRB.CreateLShr(Cond, ShiftNum);
      // Update N Flag.
      Value *NCmp = IRB.getInt32(8);
      Value *NFlag = IRB.CreateICmpEQ(Shift, NCmp);
      IRB.CreateStore(NFlag, FuncInfo->AllocaMap[0]);
      // Update Z Flag.
      Value *ZCmp = IRB.getInt32(4);
      Value *ZFlag = IRB.CreateICmpEQ(Shift, ZCmp);
      IRB.CreateStore(ZFlag, FuncInfo->AllocaMap[1]);
      // Update C Flag.
      Value *CCmp = IRB.getInt32(2);
      Value *CFlag = IRB.CreateICmpEQ(Shift, CCmp);
      IRB.CreateStore(CFlag, FuncInfo->AllocaMap[2]);
      // Update V Flag.
      Value *VCmp = IRB.getInt32(1);
      Value *VFlag = IRB.CreateICmpEQ(Shift, VCmp);
      IRB.CreateStore(VFlag, FuncInfo->AllocaMap[3]);
    } else {
      // Pattern msr CSR_f, #const.
    }
  } break;
  case EXT_ARMISD::MRS: {
    Value *Rn = getIRValue(FuncInfo, Node->getOperand(0));
    // Reserved || N_Flag << 31 || Z_Flag << 30 || C_Flag << 29 || V_Flag << 28
    PointerType *PtrTy = PointerType::getInt32PtrTy(Ctx);
    Type *Ty = Type::getInt32Ty(Ctx);

    Value *BitNShift = IRB.getInt32(31);
    Value *BitZShift = IRB.getInt32(30);
    Value *BitCShift = IRB.getInt32(29);
    Value *BitVShift = IRB.getInt32(28);

    Value *NFlag =
        callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[0]));
    Value *ZFlag =
        callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[1]));
    Value *CFlag =
        callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[2]));
    Value *VFlag =
        callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[3]));

    NFlag = IRB.CreateZExt(NFlag, Ty);
    ZFlag = IRB.CreateZExt(ZFlag, Ty);
    CFlag = IRB.CreateZExt(CFlag, Ty);
    VFlag = IRB.CreateZExt(VFlag, Ty);

    Value *NShift = IRB.CreateShl(NFlag, BitNShift);
    Value *ZShift = IRB.CreateShl(ZFlag, BitZShift);
    Value *CShift = IRB.CreateShl(CFlag, BitCShift);
    Value *VShift = IRB.CreateShl(VFlag, BitVShift);
    Value *NZVal = IRB.CreateAdd(NShift, ZShift);
    Value *CVVal = IRB.CreateAdd(CShift, VShift);
    Value *NZCVVal = IRB.CreateAdd(NZVal, CVVal);
    Value *Reserved =
        callCreateAlignedLoad(BB, M->getGlobalVariable("Reserved"));

    Value *CPSRVal = IRB.CreateAdd(NZCVVal, Reserved);
    Value *RnPtr = IRB.CreateIntToPtr(Rn, PtrTy);
    Value *RnStore = IRB.CreateStore(CPSRVal, RnPtr);

    FuncInfo->setRealValue(Node, RnStore);
    FuncInfo->ArgValMap[FuncInfo->NodeRegMap[Node]] = RnStore;
  } break;
  case ISD::ADDC: {
    Value *S0 = getIRValue(FuncInfo, Node->getOperand(0));
    Value *S1 = getIRValue(FuncInfo, Node->getOperand(1));
    Type *OperandTy = getDefaultType();

    if (FuncInfo->NPMap[Node]->HasCPSR) {
      unsigned CondValue = FuncInfo->NPMap[Node]->Cond;

      if (FuncInfo->NPMap[Node]->UpdateCPSR) {
        // Create add emit.
        Value *CFlag =
            callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[2]));
        Value *Result = IRB.CreateAdd(S0, S1);
        Value *CZext = IRB.CreateZExt(CFlag, OperandTy);
        Value *InstADC = IRB.CreateAdd(Result, CZext);
        FuncInfo->setRealValue(Node, InstADC);
        FuncInfo->ArgValMap[FuncInfo->NodeRegMap[Node]] =
            dyn_cast<Instruction>(InstADC);

        // Update CPSR.
        // TODO:
        // Should consider how to do this.
        if (1)
          emitCPSR(FuncInfo, S0, S1, BB, 1);
        else
          emitCPSR(FuncInfo, S0, S1, BB, 0);
      } else {
        // Create new BB for EQ instruction execute.
        BasicBlock *IfBB = BasicBlock::Create(Ctx, "", BB->getParent());
        // Create new BB to update the DAG BB.
        BasicBlock *ElseBB = BasicBlock::Create(Ctx, "", BB->getParent());

        // Emit the condition code.
        emitCondCode(FuncInfo, CondValue, BB, IfBB, ElseBB);

        Value *CFlag =
            callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[2]));
        IRB.SetInsertPoint(IfBB);
        Value *InstAdd = IRB.CreateAdd(S0, S1);
        Value *CZext = IRB.CreateZExtOrTrunc(CFlag, OperandTy);
        Value *Inst = IRB.CreateAdd(InstAdd, CZext);
        PHINode *Phi = createAndEmitPHINode(FuncInfo, Node, BB, IfBB, ElseBB,
                                            dyn_cast<Instruction>(Inst));
        FuncInfo->setRealValue(Node, Phi);
        FuncInfo->ArgValMap[FuncInfo->NodeRegMap[Node]] = Phi;

        IRB.CreateBr(ElseBB);
        IRB.SetInsertPoint(ElseBB);
      }
    } else {
      Value *CFlag =
          callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[2]));
      Value *Inst = IRB.CreateAdd(S0, S1);
      Value *CTrunc = IRB.CreateZExtOrTrunc(CFlag, getDefaultType());
      Value *InstADC = IRB.CreateAdd(Inst, CTrunc);

      FuncInfo->setRealValue(Node, InstADC);
      FuncInfo->ArgValMap[FuncInfo->NodeRegMap[Node]] = InstADC;
    }
  } break;
  case EXT_ARMISD::RSC: {
    Value *S0 = getIRValue(FuncInfo, Node->getOperand(0));
    Value *S1 = getIRValue(FuncInfo, Node->getOperand(1));

    Value *CFlag =
        callCreateAlignedLoad(BB, dyn_cast<AllocaInst>(FuncInfo->AllocaMap[2]));
    Value *CZext = IRB.CreateZExt(CFlag, getDefaultType());

    Value *Inst = IRB.CreateAdd(S0, CZext);
    Inst = IRB.CreateSub(S1, Inst);
    FuncInfo->setRealValue(Node, Inst);
    FuncInfo->ArgValMap[FuncInfo->NodeRegMap[Node]] = Inst;
  } break;
  case EXT_ARMISD::UXTB: {
    Value *S1 = getIRValue(FuncInfo, Node->getOperand(1));
    Value *Rotation = getIRValue(FuncInfo, Node->getOperand(2));
    Value *RorVal = ConstantInt::get(getDefaultType(), 8, true);
    Value *AddVal = ConstantInt::get(getDefaultType(), 0, true);
    Value *AndVal = ConstantInt::get(getDefaultType(), 0xff, true);
    Value *InstMul = IRB.CreateMul(Rotation, RorVal);
    Value *InstLshr = IRB.CreateLShr(S1, InstMul);
    Value *InstAdd = IRB.CreateAdd(InstLshr, AddVal);
    Value *InstAnd = IRB.CreateAnd(InstAdd, AndVal);
    FuncInfo->setRealValue(Node, InstAnd);
  } break;
  case EXT_ARMISD::RSB: {
    Value *S0 = getIRValue(FuncInfo, Node->getOperand(0));
    Value *S1 = getIRValue(FuncInfo, Node->getOperand(1));

    if (FuncInfo->NPMap[Node]->HasCPSR) {
      unsigned CondValue = FuncInfo->NPMap[Node]->Cond;
      if (FuncInfo->NPMap[Node]->UpdateCPSR) {
        // Create add emit.
        Value *Inst = IRB.CreateSub(S0, S1);
        FuncInfo->setRealValue(Node, Inst);
        FuncInfo->ArgValMap[FuncInfo->NodeRegMap[Node]] = Inst;

        Value *InstNot = IRB.CreateNot(S1);
        emitCPSR(FuncInfo, InstNot, S0, BB, 1);
      } else {
        HANDLE_EMIT_CONDCODE(Sub)
      }
    } else {
      Value *Inst = IRB.CreateSub(S0, S1);
      FuncInfo->setRealValue(Node, Inst);
      FuncInfo->ArgValMap[FuncInfo->NodeRegMap[Node]] = Inst;
    }
  } break;
  }
}
