\hypertarget{struct_m_c_m___type}{}\doxysection{MCM\+\_\+\+Type Struct Reference}
\label{struct_m_c_m___type}\index{MCM\_Type@{MCM\_Type}}


MCM -\/ Register Layout Typedef.  




{\ttfamily \#include $<$S32\+K148.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_m_c_m___type_ab5b3e978eb3ceb8a2aadaeeab28db00b}{RESERVED\+\_\+0}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint16\+\_\+t \mbox{\hyperlink{struct_m_c_m___type_a59d6723930c0cbfd56a7451ec569b598}{PLASC}}
\begin{DoxyCompactList}\small\item\em Crossbar Switch (AXBS) Slave Configuration, offset\+: 0x8. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint16\+\_\+t \mbox{\hyperlink{struct_m_c_m___type_a951da47dda3dfe3452e96e494178fad4}{PLAMC}}
\begin{DoxyCompactList}\small\item\em Crossbar Switch (AXBS) Master Configuration, offset\+: 0xA. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_m_c_m___type_a6990e1ef90276d05e48ca39f996b46c8}{CPCR}}
\begin{DoxyCompactList}\small\item\em Core Platform Control Register, offset\+: 0xC. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_m_c_m___type_a0e8f6d2b4768813502c16962a6c75e44}{ISCR}}
\begin{DoxyCompactList}\small\item\em Interrupt Status and Control Register, offset\+: 0x10. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_m_c_m___type_a110c7cdc6ff066e67353a119359731f2}{RESERVED\+\_\+1}} \mbox{[}28\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_m_c_m___type_a83109858f979abb8e707b989d88d54bf}{PID}}
\begin{DoxyCompactList}\small\item\em Process ID Register, offset\+: 0x30. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_m_c_m___type_a2e60525cb6cf392df908d0e076003558}{RESERVED\+\_\+2}} \mbox{[}12\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_m_c_m___type_ab20545f6570ba4fbd88b12f2f32d6cc4}{CPO}}
\begin{DoxyCompactList}\small\item\em Compute Operation Control Register, offset\+: 0x40. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_m_c_m___type_a9b5101cf1caf07c3b2fbdfe0a11a645f}{RESERVED\+\_\+3}} \mbox{[}956\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_m_c_m___type_a7bed3f7595518fc1369030eaa84757f0}{LMDR}} \mbox{[}\mbox{\hyperlink{group___m_c_m___peripheral___access___layer_ga784905167eca5e706aab403ca53ffff7}{MCM\+\_\+\+LMDR\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em Local Memory Descriptor Register, array offset\+: 0x400, array step\+: 0x4. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_m_c_m___type_ae049cc709af6c7030b3a7810410d1f9f}{LMDR2}}
\begin{DoxyCompactList}\small\item\em Local Memory Descriptor Register2, offset\+: 0x408. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_m_c_m___type_ab93affb4598e8d921a180f99e9ee6bc2}{RESERVED\+\_\+4}} \mbox{[}116\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_m_c_m___type_a5c927d9b9929852f529ed3c17bdcc27d}{LMPECR}}
\begin{DoxyCompactList}\small\item\em LMEM Parity and ECC Control Register, offset\+: 0x480. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_m_c_m___type_ab95a859ed80f2b72b5538bcc1806d924}{RESERVED\+\_\+5}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_m_c_m___type_ab43d9e8ba6d88f2bbc466ebd9957d32f}{LMPEIR}}
\begin{DoxyCompactList}\small\item\em LMEM Parity and ECC Interrupt Register, offset\+: 0x488. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_m_c_m___type_a4e4f1fbee587e08a2b02ff956746fb74}{RESERVED\+\_\+6}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_c_m___type_a800e20b3275cc248f5a4b674ab15b882}{LMFAR}}
\begin{DoxyCompactList}\small\item\em LMEM Fault Address Register, offset\+: 0x490. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_c_m___type_a8c5389e14a06875ba1ceae331aec7265}{LMFATR}}
\begin{DoxyCompactList}\small\item\em LMEM Fault Attribute Register, offset\+: 0x494. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_m_c_m___type_a3b20077cb489a03a63f81865ee6ea403}{RESERVED\+\_\+7}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_c_m___type_a2f04b44a38e984947c73d461b7a39416}{LMFDHR}}
\begin{DoxyCompactList}\small\item\em LMEM Fault Data High Register, offset\+: 0x4\+A0. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_c_m___type_af8494db3f66cf3658025f0ae6402f378}{LMFDLR}}
\begin{DoxyCompactList}\small\item\em LMEM Fault Data Low Register, offset\+: 0x4\+A4. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
MCM -\/ Register Layout Typedef. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_m_c_m___type_a6990e1ef90276d05e48ca39f996b46c8}\label{struct_m_c_m___type_a6990e1ef90276d05e48ca39f996b46c8}} 
\index{MCM\_Type@{MCM\_Type}!CPCR@{CPCR}}
\index{CPCR@{CPCR}!MCM\_Type@{MCM\_Type}}
\doxysubsubsection{\texorpdfstring{CPCR}{CPCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CPCR}



Core Platform Control Register, offset\+: 0xC. 

\mbox{\Hypertarget{struct_m_c_m___type_ab20545f6570ba4fbd88b12f2f32d6cc4}\label{struct_m_c_m___type_ab20545f6570ba4fbd88b12f2f32d6cc4}} 
\index{MCM\_Type@{MCM\_Type}!CPO@{CPO}}
\index{CPO@{CPO}!MCM\_Type@{MCM\_Type}}
\doxysubsubsection{\texorpdfstring{CPO}{CPO}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CPO}



Compute Operation Control Register, offset\+: 0x40. 

\mbox{\Hypertarget{struct_m_c_m___type_a0e8f6d2b4768813502c16962a6c75e44}\label{struct_m_c_m___type_a0e8f6d2b4768813502c16962a6c75e44}} 
\index{MCM\_Type@{MCM\_Type}!ISCR@{ISCR}}
\index{ISCR@{ISCR}!MCM\_Type@{MCM\_Type}}
\doxysubsubsection{\texorpdfstring{ISCR}{ISCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ISCR}



Interrupt Status and Control Register, offset\+: 0x10. 

\mbox{\Hypertarget{struct_m_c_m___type_a7bed3f7595518fc1369030eaa84757f0}\label{struct_m_c_m___type_a7bed3f7595518fc1369030eaa84757f0}} 
\index{MCM\_Type@{MCM\_Type}!LMDR@{LMDR}}
\index{LMDR@{LMDR}!MCM\_Type@{MCM\_Type}}
\doxysubsubsection{\texorpdfstring{LMDR}{LMDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LMDR\mbox{[}\mbox{\hyperlink{group___m_c_m___peripheral___access___layer_ga784905167eca5e706aab403ca53ffff7}{MCM\+\_\+\+LMDR\+\_\+\+COUNT}}\mbox{]}}



Local Memory Descriptor Register, array offset\+: 0x400, array step\+: 0x4. 

\mbox{\Hypertarget{struct_m_c_m___type_ae049cc709af6c7030b3a7810410d1f9f}\label{struct_m_c_m___type_ae049cc709af6c7030b3a7810410d1f9f}} 
\index{MCM\_Type@{MCM\_Type}!LMDR2@{LMDR2}}
\index{LMDR2@{LMDR2}!MCM\_Type@{MCM\_Type}}
\doxysubsubsection{\texorpdfstring{LMDR2}{LMDR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LMDR2}



Local Memory Descriptor Register2, offset\+: 0x408. 

\mbox{\Hypertarget{struct_m_c_m___type_a800e20b3275cc248f5a4b674ab15b882}\label{struct_m_c_m___type_a800e20b3275cc248f5a4b674ab15b882}} 
\index{MCM\_Type@{MCM\_Type}!LMFAR@{LMFAR}}
\index{LMFAR@{LMFAR}!MCM\_Type@{MCM\_Type}}
\doxysubsubsection{\texorpdfstring{LMFAR}{LMFAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t LMFAR}



LMEM Fault Address Register, offset\+: 0x490. 

\mbox{\Hypertarget{struct_m_c_m___type_a8c5389e14a06875ba1ceae331aec7265}\label{struct_m_c_m___type_a8c5389e14a06875ba1ceae331aec7265}} 
\index{MCM\_Type@{MCM\_Type}!LMFATR@{LMFATR}}
\index{LMFATR@{LMFATR}!MCM\_Type@{MCM\_Type}}
\doxysubsubsection{\texorpdfstring{LMFATR}{LMFATR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t LMFATR}



LMEM Fault Attribute Register, offset\+: 0x494. 

\mbox{\Hypertarget{struct_m_c_m___type_a2f04b44a38e984947c73d461b7a39416}\label{struct_m_c_m___type_a2f04b44a38e984947c73d461b7a39416}} 
\index{MCM\_Type@{MCM\_Type}!LMFDHR@{LMFDHR}}
\index{LMFDHR@{LMFDHR}!MCM\_Type@{MCM\_Type}}
\doxysubsubsection{\texorpdfstring{LMFDHR}{LMFDHR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t LMFDHR}



LMEM Fault Data High Register, offset\+: 0x4\+A0. 

\mbox{\Hypertarget{struct_m_c_m___type_af8494db3f66cf3658025f0ae6402f378}\label{struct_m_c_m___type_af8494db3f66cf3658025f0ae6402f378}} 
\index{MCM\_Type@{MCM\_Type}!LMFDLR@{LMFDLR}}
\index{LMFDLR@{LMFDLR}!MCM\_Type@{MCM\_Type}}
\doxysubsubsection{\texorpdfstring{LMFDLR}{LMFDLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t LMFDLR}



LMEM Fault Data Low Register, offset\+: 0x4\+A4. 

\mbox{\Hypertarget{struct_m_c_m___type_a5c927d9b9929852f529ed3c17bdcc27d}\label{struct_m_c_m___type_a5c927d9b9929852f529ed3c17bdcc27d}} 
\index{MCM\_Type@{MCM\_Type}!LMPECR@{LMPECR}}
\index{LMPECR@{LMPECR}!MCM\_Type@{MCM\_Type}}
\doxysubsubsection{\texorpdfstring{LMPECR}{LMPECR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LMPECR}



LMEM Parity and ECC Control Register, offset\+: 0x480. 

\mbox{\Hypertarget{struct_m_c_m___type_ab43d9e8ba6d88f2bbc466ebd9957d32f}\label{struct_m_c_m___type_ab43d9e8ba6d88f2bbc466ebd9957d32f}} 
\index{MCM\_Type@{MCM\_Type}!LMPEIR@{LMPEIR}}
\index{LMPEIR@{LMPEIR}!MCM\_Type@{MCM\_Type}}
\doxysubsubsection{\texorpdfstring{LMPEIR}{LMPEIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LMPEIR}



LMEM Parity and ECC Interrupt Register, offset\+: 0x488. 

\mbox{\Hypertarget{struct_m_c_m___type_a83109858f979abb8e707b989d88d54bf}\label{struct_m_c_m___type_a83109858f979abb8e707b989d88d54bf}} 
\index{MCM\_Type@{MCM\_Type}!PID@{PID}}
\index{PID@{PID}!MCM\_Type@{MCM\_Type}}
\doxysubsubsection{\texorpdfstring{PID}{PID}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PID}



Process ID Register, offset\+: 0x30. 

\mbox{\Hypertarget{struct_m_c_m___type_a951da47dda3dfe3452e96e494178fad4}\label{struct_m_c_m___type_a951da47dda3dfe3452e96e494178fad4}} 
\index{MCM\_Type@{MCM\_Type}!PLAMC@{PLAMC}}
\index{PLAMC@{PLAMC}!MCM\_Type@{MCM\_Type}}
\doxysubsubsection{\texorpdfstring{PLAMC}{PLAMC}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint16\+\_\+t PLAMC}



Crossbar Switch (AXBS) Master Configuration, offset\+: 0xA. 

\mbox{\Hypertarget{struct_m_c_m___type_a59d6723930c0cbfd56a7451ec569b598}\label{struct_m_c_m___type_a59d6723930c0cbfd56a7451ec569b598}} 
\index{MCM\_Type@{MCM\_Type}!PLASC@{PLASC}}
\index{PLASC@{PLASC}!MCM\_Type@{MCM\_Type}}
\doxysubsubsection{\texorpdfstring{PLASC}{PLASC}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint16\+\_\+t PLASC}



Crossbar Switch (AXBS) Slave Configuration, offset\+: 0x8. 

\mbox{\Hypertarget{struct_m_c_m___type_ab5b3e978eb3ceb8a2aadaeeab28db00b}\label{struct_m_c_m___type_ab5b3e978eb3ceb8a2aadaeeab28db00b}} 
\index{MCM\_Type@{MCM\_Type}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!MCM\_Type@{MCM\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{struct_m_c_m___type_a110c7cdc6ff066e67353a119359731f2}\label{struct_m_c_m___type_a110c7cdc6ff066e67353a119359731f2}} 
\index{MCM\_Type@{MCM\_Type}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!MCM\_Type@{MCM\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}28\mbox{]}}

\mbox{\Hypertarget{struct_m_c_m___type_a2e60525cb6cf392df908d0e076003558}\label{struct_m_c_m___type_a2e60525cb6cf392df908d0e076003558}} 
\index{MCM\_Type@{MCM\_Type}!RESERVED\_2@{RESERVED\_2}}
\index{RESERVED\_2@{RESERVED\_2}!MCM\_Type@{MCM\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_2}{RESERVED\_2}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+2\mbox{[}12\mbox{]}}

\mbox{\Hypertarget{struct_m_c_m___type_a9b5101cf1caf07c3b2fbdfe0a11a645f}\label{struct_m_c_m___type_a9b5101cf1caf07c3b2fbdfe0a11a645f}} 
\index{MCM\_Type@{MCM\_Type}!RESERVED\_3@{RESERVED\_3}}
\index{RESERVED\_3@{RESERVED\_3}!MCM\_Type@{MCM\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_3}{RESERVED\_3}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+3\mbox{[}956\mbox{]}}

\mbox{\Hypertarget{struct_m_c_m___type_ab93affb4598e8d921a180f99e9ee6bc2}\label{struct_m_c_m___type_ab93affb4598e8d921a180f99e9ee6bc2}} 
\index{MCM\_Type@{MCM\_Type}!RESERVED\_4@{RESERVED\_4}}
\index{RESERVED\_4@{RESERVED\_4}!MCM\_Type@{MCM\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_4}{RESERVED\_4}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+4\mbox{[}116\mbox{]}}

\mbox{\Hypertarget{struct_m_c_m___type_ab95a859ed80f2b72b5538bcc1806d924}\label{struct_m_c_m___type_ab95a859ed80f2b72b5538bcc1806d924}} 
\index{MCM\_Type@{MCM\_Type}!RESERVED\_5@{RESERVED\_5}}
\index{RESERVED\_5@{RESERVED\_5}!MCM\_Type@{MCM\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_5}{RESERVED\_5}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+5\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{struct_m_c_m___type_a4e4f1fbee587e08a2b02ff956746fb74}\label{struct_m_c_m___type_a4e4f1fbee587e08a2b02ff956746fb74}} 
\index{MCM\_Type@{MCM\_Type}!RESERVED\_6@{RESERVED\_6}}
\index{RESERVED\_6@{RESERVED\_6}!MCM\_Type@{MCM\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_6}{RESERVED\_6}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+6\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{struct_m_c_m___type_a3b20077cb489a03a63f81865ee6ea403}\label{struct_m_c_m___type_a3b20077cb489a03a63f81865ee6ea403}} 
\index{MCM\_Type@{MCM\_Type}!RESERVED\_7@{RESERVED\_7}}
\index{RESERVED\_7@{RESERVED\_7}!MCM\_Type@{MCM\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_7}{RESERVED\_7}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+7\mbox{[}8\mbox{]}}



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/\mbox{\hyperlink{_s32_k148_8h}{S32\+K148.\+h}}\end{DoxyCompactItemize}
