digraph "CFG for 'rotl8' function" {
	label="CFG for 'rotl8' function";

	Node0x25f5f30 [shape=record,label="{%2:\l  %3 = alloca i8, align 1\l  %4 = alloca i32, align 4\l  store i8 %0, i8* %3, align 1, !tbaa !697\l  call void @llvm.dbg.declare(metadata i8* %3, metadata !695, metadata\l... !DIExpression()), !dbg !700\l  store i32 %1, i32* %4, align 4, !tbaa !701\l  call void @llvm.dbg.declare(metadata i32* %4, metadata !696, metadata\l... !DIExpression()), !dbg !703\l  %5 = load i8, i8* %3, align 1, !dbg !704, !tbaa !697\l  %6 = zext i8 %5 to i32, !dbg !705\l  %7 = load i32, i32* %4, align 4, !dbg !706, !tbaa !701\l  %8 = shl i32 %6, %7, !dbg !707\l  %9 = load i8, i8* %3, align 1, !dbg !708, !tbaa !697\l  %10 = zext i8 %9 to i32, !dbg !709\l  %11 = load i32, i32* %4, align 4, !dbg !710, !tbaa !701\l  %12 = sub nsw i32 8, %11, !dbg !711\l  %13 = lshr i32 %10, %12, !dbg !712\l  %14 = or i32 %8, %13, !dbg !713\l  %15 = and i32 %14, 255, !dbg !714\l  %16 = trunc i32 %15 to i8, !dbg !715\l  ret i8 %16, !dbg !716\l}"];
}
