==============================================================
File generated on Thu Mar 11 17:05:28 +0100 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Calcola/calcola.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 102.852 ; gain = 18.086
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 102.852 ; gain = 18.086
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 103.105 ; gain = 18.340
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 103.359 ; gain = 18.594
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 123.953 ; gain = 39.188
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 123.953 ; gain = 39.188
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calcola' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcola' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.512 seconds; current allocated memory: 75.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 75.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcola' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calcola/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcola/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcola/o' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcola/c' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calcola' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'a', 'b', 'o' and 'c' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'calcola_sdiv_32s_32s_32_36_seq_1' to 'calcola_sdiv_32s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calcola_sdiv_32s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcola'.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 76.317 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'calcola_sdiv_32s_bkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 124.090 ; gain = 39.324
INFO: [SYSC 207-301] Generating SystemC RTL for calcola.
INFO: [VHDL 208-304] Generating VHDL RTL for calcola.
INFO: [VLOG 209-307] Generating Verilog RTL for calcola.
INFO: [HLS 200-112] Total elapsed time: 17.488 seconds; peak allocated memory: 76.317 MB.
==============================================================
File generated on Thu Mar 11 17:06:11 +0100 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
