// Seed: 1766059067
module module_0 (
    id_1,
    .id_5(id_2),
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout reg id_2;
  inout wire id_1;
  wire id_6;
  wire id_7;
  assign id_6 = ~-1;
  parameter id_8 = 1;
  always @(id_8) id_2 <= id_1;
  always @(id_6 / 1, -1) id_5 <= (-1);
  wire id_9;
  wire id_10;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd52,
    parameter id_6 = 32'd17
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    _id_6
);
  inout wire _id_6;
  output uwire id_5;
  input wire id_4;
  input wire _id_3;
  output wire id_2;
  input wire id_1;
  and primCall (id_5, id_1, id_12, id_11, id_8);
  wire [id_6 : id_3] id_7;
  logic id_8, id_9;
  always disable id_10;
  assign id_5 = 1;
  logic id_11 = (id_8);
  wire  id_12;
  module_0 modCall_1 (
      id_11,
      id_10,
      id_8,
      id_9
  );
  logic   id_13;
  integer id_14 = id_4;
endmodule
