// Seed: 2098444200
module module_0 #(
    parameter id_2 = 32'd32
) (
    id_1
);
  output wire id_1;
  integer _id_2;
  ;
  wire [~|  -1 'b0 : id_2] id_3;
endmodule
module module_1 #(
    parameter id_1  = 32'd45,
    parameter id_10 = 32'd58,
    parameter id_4  = 32'd52
) (
    output tri0  id_0,
    input  uwire _id_1
);
  bit id_3;
  ;
  logic [id_1 : id_1] _id_4;
  wire [id_1 : id_4  +  id_4] id_5;
  logic [7:0] id_6, id_7;
  module_0 modCall_1 (id_5);
  parameter id_8 = 1;
  always id_3 = 1;
  logic id_9;
  xor primCall (id_0, id_7, id_5, id_3);
  wire _id_10, id_11;
  assign id_6[-1*-1'h0] = -1;
  for (id_12 = id_9; id_11 & -1; id_12 = id_9) begin : LABEL_0
    assign id_5 = id_6;
  end
  integer id_13[1 : id_10] = id_3.sum;
  uwire id_14 = 1;
  localparam id_15 = 1;
  wire id_16;
endmodule
