{
    "author": "tensorflower-gardener",
    "message": "Integrate LLVM at llvm/llvm-project@113f01aa82d0\n\nUpdates LLVM usage to match\n[113f01aa82d0](https://github.com/llvm/llvm-project/commit/113f01aa82d0)\n\nPiperOrigin-RevId: 811825194",
    "sha": "e620918a04c6f79cbe6714dd302bc163516ec6c9",
    "files": [
        {
            "sha": "9fa715512b60e7374b72017a1355b4346a3fc5b2",
            "filename": "third_party/xla/third_party/llvm/generated.patch",
            "status": "modified",
            "additions": 462,
            "deletions": 18,
            "changes": 480,
            "blob_url": "https://github.com/tensorflow/tensorflow/blob/e620918a04c6f79cbe6714dd302bc163516ec6c9/third_party%2Fxla%2Fthird_party%2Fllvm%2Fgenerated.patch",
            "raw_url": "https://github.com/tensorflow/tensorflow/raw/e620918a04c6f79cbe6714dd302bc163516ec6c9/third_party%2Fxla%2Fthird_party%2Fllvm%2Fgenerated.patch",
            "contents_url": "https://api.github.com/repos/tensorflow/tensorflow/contents/third_party%2Fxla%2Fthird_party%2Fllvm%2Fgenerated.patch?ref=e620918a04c6f79cbe6714dd302bc163516ec6c9",
            "patch": "@@ -1,22 +1,22 @@\n Auto generated patch. Do not edit or delete it, even if empty.\n-diff -ruN --strip-trailing-cr a/libcxx/include/ext/hash_map b/libcxx/include/ext/hash_map\n---- a/libcxx/include/ext/hash_map\n-+++ b/libcxx/include/ext/hash_map\n-@@ -787,10 +787,7 @@\n+diff -ruN --strip-trailing-cr a/libcxx/include/ext/hash_set b/libcxx/include/ext/hash_set\n+--- a/libcxx/include/ext/hash_set\n++++ b/libcxx/include/ext/hash_set\n+@@ -534,10 +534,7 @@\n  }\n  \n- template <class _Key, class _Tp, class _Hash, class _Pred, class _Alloc>\n--hash_multimap<_Key, _Tp, _Hash, _Pred, _Alloc>::hash_multimap(const hash_multimap& __u) : __table_(__u.__table_) {\n+ template <class _Value, class _Hash, class _Pred, class _Alloc>\n+-hash_multiset<_Value, _Hash, _Pred, _Alloc>::hash_multiset(const hash_multiset& __u) : __table_(__u.__table_) {\n -  __table_.__rehash_multi(__u.bucket_count());\n -  insert(__u.begin(), __u.end());\n -}\n-+hash_multimap<_Key, _Tp, _Hash, _Pred, _Alloc>::hash_multimap(const hash_multimap& __u) : __table_(__u.__table_) {}\n++hash_multiset<_Value, _Hash, _Pred, _Alloc>::hash_multiset(const hash_multiset& __u) : __table_(__u.__table_) {}\n  \n- template <class _Key, class _Tp, class _Hash, class _Pred, class _Alloc>\n+ template <class _Value, class _Hash, class _Pred, class _Alloc>\n  template <class _InputIterator>\n-diff -ruN --strip-trailing-cr a/libcxx/test/extensions/gnu/hash_multimap/copy.pass.cpp b/libcxx/test/extensions/gnu/hash_multimap/copy.pass.cpp\n---- a/libcxx/test/extensions/gnu/hash_multimap/copy.pass.cpp\n-+++ b/libcxx/test/extensions/gnu/hash_multimap/copy.pass.cpp\n+diff -ruN --strip-trailing-cr a/libcxx/test/extensions/gnu/hash_multiset/copy.pass.cpp b/libcxx/test/extensions/gnu/hash_multiset/copy.pass.cpp\n+--- a/libcxx/test/extensions/gnu/hash_multiset/copy.pass.cpp\n++++ b/libcxx/test/extensions/gnu/hash_multiset/copy.pass.cpp\n @@ -0,0 +1,27 @@\n +//===----------------------------------------------------------------------===//\n +//\n@@ -28,20 +28,20 @@ diff -ruN --strip-trailing-cr a/libcxx/test/extensions/gnu/hash_multimap/copy.pa\n +\n +// ADDITIONAL_COMPILE_FLAGS: -Wno-deprecated\n +\n-+// hash_multimap::hash_multimap(const hash_multimap&)\n++// hash_multiset::hash_multiset(const hash_multiset&)\n +\n +#include <cassert>\n-+#include <ext/hash_map>\n++#include <ext/hash_set>\n +\n +int main(int, char**) {\n-+  __gnu_cxx::hash_multimap<int, int> map;\n++  __gnu_cxx::hash_multiset<int> set;\n +\n-+  map.insert(std::make_pair(1, 1));\n-+  map.insert(std::make_pair(1, 1));\n++  set.insert(1);\n++  set.insert(1);\n +\n-+  auto map2 = map;\n++  auto set2 = set;\n +\n-+  assert(map2.size() == 2);\n++  assert(set2.size() == 2);\n +\n +  return 0;\n +}\n@@ -57,6 +57,95 @@ diff -ruN --strip-trailing-cr a/llvm/lib/CodeGen/AsmPrinter/DwarfExpression.cpp\n        continue;\n  \n      // Used to build the intersection between the bits we already\n+diff -ruN --strip-trailing-cr a/llvm/lib/Transforms/Vectorize/VPlan.h b/llvm/lib/Transforms/Vectorize/VPlan.h\n+--- a/llvm/lib/Transforms/Vectorize/VPlan.h\n++++ b/llvm/lib/Transforms/Vectorize/VPlan.h\n+@@ -705,6 +705,9 @@\n+   VPIRFlags(WrapFlagsTy WrapFlags)\n+       : OpType(OperationType::OverflowingBinOp), WrapFlags(WrapFlags) {}\n+ \n++  VPIRFlags(TruncFlagsTy TruncFlags)\n++      : OpType(OperationType::Trunc), TruncFlags(TruncFlags) {}\n++\n+   VPIRFlags(FastMathFlags FMFs) : OpType(OperationType::FPMathOp), FMFs(FMFs) {}\n+ \n+   VPIRFlags(DisjointFlagsTy DisjointFlags)\n+@@ -1494,9 +1497,10 @@\n+ \n+   VPWidenCastRecipe(Instruction::CastOps Opcode, VPValue *Op, Type *ResultTy,\n+                     const VPIRFlags &Flags = {},\n++                    const VPIRMetadata &Metadata = {},\n+                     DebugLoc DL = DebugLoc::getUnknown())\n+       : VPRecipeWithIRFlags(VPDef::VPWidenCastSC, Op, Flags, DL),\n+-        VPIRMetadata(), Opcode(Opcode), ResultTy(ResultTy) {\n++        VPIRMetadata(Metadata), Opcode(Opcode), ResultTy(ResultTy) {\n+     assert(flagsValidForOpcode(Opcode) &&\n+            \"Set flags not supported for the provided opcode\");\n+   }\n+@@ -1504,11 +1508,11 @@\n+   ~VPWidenCastRecipe() override = default;\n+ \n+   VPWidenCastRecipe *clone() override {\n++    auto *New = new VPWidenCastRecipe(Opcode, getOperand(0), ResultTy, *this,\n++                                      *this, getDebugLoc());\n+     if (auto *UV = getUnderlyingValue())\n+-      return new VPWidenCastRecipe(Opcode, getOperand(0), ResultTy,\n+-                                   *cast<CastInst>(UV));\n+-\n+-    return new VPWidenCastRecipe(Opcode, getOperand(0), ResultTy);\n++      New->setUnderlyingValue(UV);\n++    return New;\n+   }\n+ \n+   VP_CLASSOF_IMPL(VPDef::VPWidenCastSC)\n+diff -ruN --strip-trailing-cr a/llvm/lib/Transforms/Vectorize/VPlanRecipes.cpp b/llvm/lib/Transforms/Vectorize/VPlanRecipes.cpp\n+--- a/llvm/lib/Transforms/Vectorize/VPlanRecipes.cpp\n++++ b/llvm/lib/Transforms/Vectorize/VPlanRecipes.cpp\n+@@ -2016,13 +2016,13 @@\n+     return Opcode == Instruction::FAdd || Opcode == Instruction::FMul ||\n+            Opcode == Instruction::FSub || Opcode == Instruction::FNeg ||\n+            Opcode == Instruction::FDiv || Opcode == Instruction::FRem ||\n++           Opcode == Instruction::FPExt || Opcode == Instruction::FPTrunc ||\n+            Opcode == Instruction::FCmp || Opcode == Instruction::Select ||\n+            Opcode == VPInstruction::WideIVStep ||\n+            Opcode == VPInstruction::ReductionStartVector ||\n+            Opcode == VPInstruction::ComputeReductionResult;\n+   case OperationType::NonNegOp:\n+-    return Opcode == Instruction::ZExt;\n+-    break;\n++    return Opcode == Instruction::ZExt || Opcode == Instruction::UIToFP;\n+   case OperationType::Cmp:\n+     return Opcode == Instruction::FCmp || Opcode == Instruction::ICmp;\n+   case OperationType::Other:\n+diff -ruN --strip-trailing-cr a/llvm/lib/Transforms/Vectorize/VPlanTransforms.cpp b/llvm/lib/Transforms/Vectorize/VPlanTransforms.cpp\n+--- a/llvm/lib/Transforms/Vectorize/VPlanTransforms.cpp\n++++ b/llvm/lib/Transforms/Vectorize/VPlanTransforms.cpp\n+@@ -2195,7 +2195,8 @@\n+         auto [ProcessedIter, IterIsEmpty] = ProcessedTruncs.try_emplace(Op);\n+         VPWidenCastRecipe *NewOp =\n+             IterIsEmpty\n+-                ? new VPWidenCastRecipe(Instruction::Trunc, Op, NewResTy)\n++                ? new VPWidenCastRecipe(Instruction::Trunc, Op, NewResTy,\n++                                        VPIRFlags::TruncFlagsTy(false, false))\n+                 : ProcessedIter->second;\n+         R.setOperand(Idx, NewOp);\n+         if (!IterIsEmpty)\n+@@ -3566,13 +3567,13 @@\n+                                    Mul, Ext0, Ext1, Ext)) {\n+       auto *NewExt0 = new VPWidenCastRecipe(\n+           Ext0->getOpcode(), Ext0->getOperand(0), Ext->getResultType(), *Ext0,\n+-          Ext0->getDebugLoc());\n++          *Ext0, Ext0->getDebugLoc());\n+       NewExt0->insertBefore(Ext0);\n+ \n+       VPWidenCastRecipe *NewExt1 = NewExt0;\n+       if (Ext0 != Ext1) {\n+         NewExt1 = new VPWidenCastRecipe(Ext1->getOpcode(), Ext1->getOperand(0),\n+-                                        Ext->getResultType(), *Ext1,\n++                                        Ext->getResultType(), *Ext1, *Ext1,\n+                                         Ext1->getDebugLoc());\n+         NewExt1->insertBefore(Ext1);\n+       }\n diff -ruN --strip-trailing-cr a/llvm/test/CodeGen/AArch64/debug-info-sve-pair.mir b/llvm/test/CodeGen/AArch64/debug-info-sve-pair.mir\n --- a/llvm/test/CodeGen/AArch64/debug-info-sve-pair.mir\n +++ b/llvm/test/CodeGen/AArch64/debug-info-sve-pair.mir\n@@ -405,6 +494,361 @@ diff -ruN --strip-trailing-cr a/llvm/test/CodeGen/AArch64/debug-info-sve-pair.mi\n +    RET undef $lr,  debug-location !317\n +...\n +\n+diff -ruN --strip-trailing-cr a/llvm/test/Transforms/LoopVectorize/cse-casts.ll b/llvm/test/Transforms/LoopVectorize/cse-casts.ll\n+--- a/llvm/test/Transforms/LoopVectorize/cse-casts.ll\n++++ b/llvm/test/Transforms/LoopVectorize/cse-casts.ll\n+@@ -0,0 +1,351 @@\n++; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --check-globals none --filter-out-after \"scalar.ph:\" --version 6\n++; RUN: opt -p loop-vectorize -force-vector-width=4 -force-vector-interleave=2 -S %s | FileCheck %s\n++\n++define i8 @preserve_flags_when_cloning_trunc(i8 %start, ptr noalias %src, ptr noalias %dst) {\n++; CHECK-LABEL: define i8 @preserve_flags_when_cloning_trunc(\n++; CHECK-SAME: i8 [[START:%.*]], ptr noalias [[SRC:%.*]], ptr noalias [[DST:%.*]]) {\n++; CHECK-NEXT:  [[ENTRY:.*:]]\n++; CHECK-NEXT:    br label %[[VECTOR_PH:.*]]\n++; CHECK:       [[VECTOR_PH]]:\n++; CHECK-NEXT:    [[TMP0:%.*]] = insertelement <4 x i8> splat (i8 1), i8 [[START]], i32 0\n++; CHECK-NEXT:    br label %[[VECTOR_BODY:.*]]\n++; CHECK:       [[VECTOR_BODY]]:\n++; CHECK-NEXT:    [[INDEX:%.*]] = phi i64 [ 0, %[[VECTOR_PH]] ], [ [[INDEX_NEXT:%.*]], %[[VECTOR_BODY]] ]\n++; CHECK-NEXT:    [[VEC_PHI:%.*]] = phi <4 x i8> [ [[TMP0]], %[[VECTOR_PH]] ], [ [[TMP6:%.*]], %[[VECTOR_BODY]] ]\n++; CHECK-NEXT:    [[VEC_PHI1:%.*]] = phi <4 x i8> [ splat (i8 1), %[[VECTOR_PH]] ], [ [[TMP7:%.*]], %[[VECTOR_BODY]] ]\n++; CHECK-NEXT:    [[TMP1:%.*]] = load i32, ptr [[SRC]], align 4\n++; CHECK-NEXT:    [[BROADCAST_SPLATINSERT:%.*]] = insertelement <4 x i32> poison, i32 [[TMP1]], i64 0\n++; CHECK-NEXT:    [[BROADCAST_SPLAT:%.*]] = shufflevector <4 x i32> [[BROADCAST_SPLATINSERT]], <4 x i32> poison, <4 x i32> zeroinitializer\n++; CHECK-NEXT:    [[TMP2:%.*]] = icmp ne <4 x i32> [[BROADCAST_SPLAT]], zeroinitializer\n++; CHECK-NEXT:    [[TMP3:%.*]] = zext <4 x i1> [[TMP2]] to <4 x i16>\n++; CHECK-NEXT:    [[TMP4:%.*]] = getelementptr i16, ptr [[DST]], i64 [[INDEX]]\n++; CHECK-NEXT:    [[TMP5:%.*]] = getelementptr i16, ptr [[TMP4]], i32 4\n++; CHECK-NEXT:    store <4 x i16> [[TMP3]], ptr [[TMP4]], align 2\n++; CHECK-NEXT:    store <4 x i16> [[TMP3]], ptr [[TMP5]], align 2\n++; CHECK-NEXT:    [[TMP6]] = mul <4 x i8> [[VEC_PHI]], splat (i8 3)\n++; CHECK-NEXT:    [[TMP7]] = mul <4 x i8> [[VEC_PHI1]], splat (i8 3)\n++; CHECK-NEXT:    [[INDEX_NEXT]] = add nuw i64 [[INDEX]], 8\n++; CHECK-NEXT:    [[TMP8:%.*]] = icmp eq i64 [[INDEX_NEXT]], 416\n++; CHECK-NEXT:    br i1 [[TMP8]], label %[[MIDDLE_BLOCK:.*]], label %[[VECTOR_BODY]], !llvm.loop [[LOOP0:![0-9]+]]\n++; CHECK:       [[MIDDLE_BLOCK]]:\n++; CHECK-NEXT:    [[BIN_RDX:%.*]] = mul <4 x i8> [[TMP7]], [[TMP6]]\n++; CHECK-NEXT:    [[TMP9:%.*]] = call i8 @llvm.vector.reduce.mul.v4i8(<4 x i8> [[BIN_RDX]])\n++; CHECK-NEXT:    br label %[[SCALAR_PH:.*]]\n++; CHECK:       [[SCALAR_PH]]:\n++;\n++entry:\n++  br label %loop\n++\n++loop:\n++  %iv = phi i64 [ %iv.next, %loop ], [ 0, %entry ]\n++  %red = phi i8 [ %red.next, %loop ], [ %start, %entry ]\n++  %l = load i32, ptr %src, align 4\n++  %cmp = icmp ne i32 %l, 0\n++  %cmp.ext = zext i1 %cmp to i64\n++  %cmp.trunc = trunc i64 %cmp.ext to i16\n++  %gep.dst = getelementptr i16, ptr %dst, i64 %iv\n++  store i16 %cmp.trunc, ptr %gep.dst, align 2\n++  %red.next = mul i8 %red, 3\n++  %iv.next = add i64 %iv, 1\n++  %ec = icmp ult i64 %iv, 416\n++  br i1 %ec, label %loop, label %exit\n++\n++exit:\n++  ret i8 %red.next\n++}\n++\n++\n++define void @preserve_flags_narrowing_extends_and_truncs(ptr noalias %A, ptr noalias %B, ptr noalias %C) {\n++; CHECK-LABEL: define void @preserve_flags_narrowing_extends_and_truncs(\n++; CHECK-SAME: ptr noalias [[A:%.*]], ptr noalias [[B:%.*]], ptr noalias [[C:%.*]]) {\n++; CHECK-NEXT:  [[ENTRY:.*:]]\n++; CHECK-NEXT:    br label %[[VECTOR_PH:.*]]\n++; CHECK:       [[VECTOR_PH]]:\n++; CHECK-NEXT:    br label %[[VECTOR_BODY:.*]]\n++; CHECK:       [[VECTOR_BODY]]:\n++; CHECK-NEXT:    br i1 true, label %[[PRED_LOAD_IF:.*]], label %[[PRED_LOAD_CONTINUE:.*]]\n++; CHECK:       [[PRED_LOAD_IF]]:\n++; CHECK-NEXT:    [[TMP0:%.*]] = getelementptr inbounds i8, ptr [[A]], i64 0\n++; CHECK-NEXT:    [[TMP1:%.*]] = load i8, ptr [[TMP0]], align 1\n++; CHECK-NEXT:    [[TMP2:%.*]] = insertelement <4 x i8> poison, i8 [[TMP1]], i32 0\n++; CHECK-NEXT:    br label %[[PRED_LOAD_CONTINUE]]\n++; CHECK:       [[PRED_LOAD_CONTINUE]]:\n++; CHECK-NEXT:    [[TMP3:%.*]] = phi <4 x i8> [ poison, %[[VECTOR_BODY]] ], [ [[TMP2]], %[[PRED_LOAD_IF]] ]\n++; CHECK-NEXT:    br i1 true, label %[[PRED_LOAD_IF1:.*]], label %[[PRED_LOAD_CONTINUE2:.*]]\n++; CHECK:       [[PRED_LOAD_IF1]]:\n++; CHECK-NEXT:    [[TMP4:%.*]] = getelementptr inbounds i8, ptr [[A]], i64 1\n++; CHECK-NEXT:    [[TMP5:%.*]] = load i8, ptr [[TMP4]], align 1\n++; CHECK-NEXT:    [[TMP6:%.*]] = insertelement <4 x i8> [[TMP3]], i8 [[TMP5]], i32 1\n++; CHECK-NEXT:    br label %[[PRED_LOAD_CONTINUE2]]\n++; CHECK:       [[PRED_LOAD_CONTINUE2]]:\n++; CHECK-NEXT:    [[TMP7:%.*]] = phi <4 x i8> [ [[TMP3]], %[[PRED_LOAD_CONTINUE]] ], [ [[TMP6]], %[[PRED_LOAD_IF1]] ]\n++; CHECK-NEXT:    br i1 false, label %[[PRED_LOAD_IF3:.*]], label %[[PRED_LOAD_CONTINUE4:.*]]\n++; CHECK:       [[PRED_LOAD_IF3]]:\n++; CHECK-NEXT:    [[TMP8:%.*]] = getelementptr inbounds i8, ptr [[A]], i64 2\n++; CHECK-NEXT:    [[TMP9:%.*]] = load i8, ptr [[TMP8]], align 1\n++; CHECK-NEXT:    [[TMP10:%.*]] = insertelement <4 x i8> [[TMP7]], i8 [[TMP9]], i32 2\n++; CHECK-NEXT:    br label %[[PRED_LOAD_CONTINUE4]]\n++; CHECK:       [[PRED_LOAD_CONTINUE4]]:\n++; CHECK-NEXT:    [[TMP11:%.*]] = phi <4 x i8> [ [[TMP7]], %[[PRED_LOAD_CONTINUE2]] ], [ [[TMP10]], %[[PRED_LOAD_IF3]] ]\n++; CHECK-NEXT:    br i1 false, label %[[PRED_LOAD_IF5:.*]], label %[[PRED_LOAD_CONTINUE6:.*]]\n++; CHECK:       [[PRED_LOAD_IF5]]:\n++; CHECK-NEXT:    [[TMP12:%.*]] = getelementptr inbounds i8, ptr [[A]], i64 3\n++; CHECK-NEXT:    [[TMP13:%.*]] = load i8, ptr [[TMP12]], align 1\n++; CHECK-NEXT:    [[TMP14:%.*]] = insertelement <4 x i8> [[TMP11]], i8 [[TMP13]], i32 3\n++; CHECK-NEXT:    br label %[[PRED_LOAD_CONTINUE6]]\n++; CHECK:       [[PRED_LOAD_CONTINUE6]]:\n++; CHECK-NEXT:    [[TMP15:%.*]] = phi <4 x i8> [ [[TMP11]], %[[PRED_LOAD_CONTINUE4]] ], [ [[TMP14]], %[[PRED_LOAD_IF5]] ]\n++; CHECK-NEXT:    br i1 false, label %[[PRED_LOAD_IF7:.*]], label %[[PRED_LOAD_CONTINUE8:.*]]\n++; CHECK:       [[PRED_LOAD_IF7]]:\n++; CHECK-NEXT:    [[TMP16:%.*]] = getelementptr inbounds i8, ptr [[A]], i64 4\n++; CHECK-NEXT:    [[TMP17:%.*]] = load i8, ptr [[TMP16]], align 1\n++; CHECK-NEXT:    [[TMP18:%.*]] = insertelement <4 x i8> poison, i8 [[TMP17]], i32 0\n++; CHECK-NEXT:    br label %[[PRED_LOAD_CONTINUE8]]\n++; CHECK:       [[PRED_LOAD_CONTINUE8]]:\n++; CHECK-NEXT:    [[TMP19:%.*]] = phi <4 x i8> [ poison, %[[PRED_LOAD_CONTINUE6]] ], [ [[TMP18]], %[[PRED_LOAD_IF7]] ]\n++; CHECK-NEXT:    br i1 false, label %[[PRED_LOAD_IF9:.*]], label %[[PRED_LOAD_CONTINUE10:.*]]\n++; CHECK:       [[PRED_LOAD_IF9]]:\n++; CHECK-NEXT:    [[TMP20:%.*]] = getelementptr inbounds i8, ptr [[A]], i64 5\n++; CHECK-NEXT:    [[TMP21:%.*]] = load i8, ptr [[TMP20]], align 1\n++; CHECK-NEXT:    [[TMP22:%.*]] = insertelement <4 x i8> [[TMP19]], i8 [[TMP21]], i32 1\n++; CHECK-NEXT:    br label %[[PRED_LOAD_CONTINUE10]]\n++; CHECK:       [[PRED_LOAD_CONTINUE10]]:\n++; CHECK-NEXT:    [[TMP23:%.*]] = phi <4 x i8> [ [[TMP19]], %[[PRED_LOAD_CONTINUE8]] ], [ [[TMP22]], %[[PRED_LOAD_IF9]] ]\n++; CHECK-NEXT:    br i1 false, label %[[PRED_LOAD_IF11:.*]], label %[[PRED_LOAD_CONTINUE12:.*]]\n++; CHECK:       [[PRED_LOAD_IF11]]:\n++; CHECK-NEXT:    [[TMP24:%.*]] = getelementptr inbounds i8, ptr [[A]], i64 6\n++; CHECK-NEXT:    [[TMP25:%.*]] = load i8, ptr [[TMP24]], align 1\n++; CHECK-NEXT:    [[TMP26:%.*]] = insertelement <4 x i8> [[TMP23]], i8 [[TMP25]], i32 2\n++; CHECK-NEXT:    br label %[[PRED_LOAD_CONTINUE12]]\n++; CHECK:       [[PRED_LOAD_CONTINUE12]]:\n++; CHECK-NEXT:    [[TMP27:%.*]] = phi <4 x i8> [ [[TMP23]], %[[PRED_LOAD_CONTINUE10]] ], [ [[TMP26]], %[[PRED_LOAD_IF11]] ]\n++; CHECK-NEXT:    br i1 false, label %[[PRED_LOAD_IF13:.*]], label %[[PRED_LOAD_CONTINUE14:.*]]\n++; CHECK:       [[PRED_LOAD_IF13]]:\n++; CHECK-NEXT:    [[TMP28:%.*]] = getelementptr inbounds i8, ptr [[A]], i64 7\n++; CHECK-NEXT:    [[TMP29:%.*]] = load i8, ptr [[TMP28]], align 1\n++; CHECK-NEXT:    [[TMP30:%.*]] = insertelement <4 x i8> [[TMP27]], i8 [[TMP29]], i32 3\n++; CHECK-NEXT:    br label %[[PRED_LOAD_CONTINUE14]]\n++; CHECK:       [[PRED_LOAD_CONTINUE14]]:\n++; CHECK-NEXT:    [[TMP31:%.*]] = phi <4 x i8> [ [[TMP27]], %[[PRED_LOAD_CONTINUE12]] ], [ [[TMP30]], %[[PRED_LOAD_IF13]] ]\n++; CHECK-NEXT:    [[TMP32:%.*]] = zext <4 x i8> [[TMP15]] to <4 x i64>\n++; CHECK-NEXT:    [[TMP33:%.*]] = zext <4 x i8> [[TMP31]] to <4 x i64>\n++; CHECK-NEXT:    br i1 true, label %[[PRED_STORE_IF:.*]], label %[[PRED_STORE_CONTINUE:.*]]\n++; CHECK:       [[PRED_STORE_IF]]:\n++; CHECK-NEXT:    [[TMP34:%.*]] = getelementptr inbounds i8, ptr [[C]], i64 0\n++; CHECK-NEXT:    [[TMP35:%.*]] = extractelement <4 x i64> [[TMP32]], i32 0\n++; CHECK-NEXT:    store i64 [[TMP35]], ptr [[TMP34]], align 4\n++; CHECK-NEXT:    br label %[[PRED_STORE_CONTINUE]]\n++; CHECK:       [[PRED_STORE_CONTINUE]]:\n++; CHECK-NEXT:    br i1 true, label %[[PRED_STORE_IF15:.*]], label %[[PRED_STORE_CONTINUE16:.*]]\n++; CHECK:       [[PRED_STORE_IF15]]:\n++; CHECK-NEXT:    [[TMP36:%.*]] = getelementptr inbounds i8, ptr [[C]], i64 1\n++; CHECK-NEXT:    [[TMP37:%.*]] = extractelement <4 x i64> [[TMP32]], i32 1\n++; CHECK-NEXT:    store i64 [[TMP37]], ptr [[TMP36]], align 4\n++; CHECK-NEXT:    br label %[[PRED_STORE_CONTINUE16]]\n++; CHECK:       [[PRED_STORE_CONTINUE16]]:\n++; CHECK-NEXT:    br i1 false, label %[[PRED_STORE_IF17:.*]], label %[[PRED_STORE_CONTINUE18:.*]]\n++; CHECK:       [[PRED_STORE_IF17]]:\n++; CHECK-NEXT:    [[TMP38:%.*]] = getelementptr inbounds i8, ptr [[C]], i64 2\n++; CHECK-NEXT:    [[TMP39:%.*]] = extractelement <4 x i64> [[TMP32]], i32 2\n++; CHECK-NEXT:    store i64 [[TMP39]], ptr [[TMP38]], align 4\n++; CHECK-NEXT:    br label %[[PRED_STORE_CONTINUE18]]\n++; CHECK:       [[PRED_STORE_CONTINUE18]]:\n++; CHECK-NEXT:    br i1 false, label %[[PRED_STORE_IF19:.*]], label %[[PRED_STORE_CONTINUE20:.*]]\n++; CHECK:       [[PRED_STORE_IF19]]:\n++; CHECK-NEXT:    [[TMP40:%.*]] = getelementptr inbounds i8, ptr [[C]], i64 3\n++; CHECK-NEXT:    [[TMP41:%.*]] = extractelement <4 x i64> [[TMP32]], i32 3\n++; CHECK-NEXT:    store i64 [[TMP41]], ptr [[TMP40]], align 4\n++; CHECK-NEXT:    br label %[[PRED_STORE_CONTINUE20]]\n++; CHECK:       [[PRED_STORE_CONTINUE20]]:\n++; CHECK-NEXT:    br i1 false, label %[[PRED_STORE_IF21:.*]], label %[[PRED_STORE_CONTINUE22:.*]]\n++; CHECK:       [[PRED_STORE_IF21]]:\n++; CHECK-NEXT:    [[TMP42:%.*]] = getelementptr inbounds i8, ptr [[C]], i64 4\n++; CHECK-NEXT:    [[TMP43:%.*]] = extractelement <4 x i64> [[TMP33]], i32 0\n++; CHECK-NEXT:    store i64 [[TMP43]], ptr [[TMP42]], align 4\n++; CHECK-NEXT:    br label %[[PRED_STORE_CONTINUE22]]\n++; CHECK:       [[PRED_STORE_CONTINUE22]]:\n++; CHECK-NEXT:    br i1 false, label %[[PRED_STORE_IF23:.*]], label %[[PRED_STORE_CONTINUE24:.*]]\n++; CHECK:       [[PRED_STORE_IF23]]:\n++; CHECK-NEXT:    [[TMP44:%.*]] = getelementptr inbounds i8, ptr [[C]], i64 5\n++; CHECK-NEXT:    [[TMP45:%.*]] = extractelement <4 x i64> [[TMP33]], i32 1\n++; CHECK-NEXT:    store i64 [[TMP45]], ptr [[TMP44]], align 4\n++; CHECK-NEXT:    br label %[[PRED_STORE_CONTINUE24]]\n++; CHECK:       [[PRED_STORE_CONTINUE24]]:\n++; CHECK-NEXT:    br i1 false, label %[[PRED_STORE_IF25:.*]], label %[[PRED_STORE_CONTINUE26:.*]]\n++; CHECK:       [[PRED_STORE_IF25]]:\n++; CHECK-NEXT:    [[TMP46:%.*]] = getelementptr inbounds i8, ptr [[C]], i64 6\n++; CHECK-NEXT:    [[TMP47:%.*]] = extractelement <4 x i64> [[TMP33]], i32 2\n++; CHECK-NEXT:    store i64 [[TMP47]], ptr [[TMP46]], align 4\n++; CHECK-NEXT:    br label %[[PRED_STORE_CONTINUE26]]\n++; CHECK:       [[PRED_STORE_CONTINUE26]]:\n++; CHECK-NEXT:    br i1 false, label %[[PRED_STORE_IF27:.*]], label %[[PRED_STORE_CONTINUE28:.*]]\n++; CHECK:       [[PRED_STORE_IF27]]:\n++; CHECK-NEXT:    [[TMP48:%.*]] = getelementptr inbounds i8, ptr [[C]], i64 7\n++; CHECK-NEXT:    [[TMP49:%.*]] = extractelement <4 x i64> [[TMP33]], i32 3\n++; CHECK-NEXT:    store i64 [[TMP49]], ptr [[TMP48]], align 4\n++; CHECK-NEXT:    br label %[[PRED_STORE_CONTINUE28]]\n++; CHECK:       [[PRED_STORE_CONTINUE28]]:\n++; CHECK-NEXT:    [[TMP50:%.*]] = getelementptr inbounds i8, ptr [[B]], i64 0\n++; CHECK-NEXT:    [[TMP51:%.*]] = getelementptr inbounds i8, ptr [[B]], i64 1\n++; CHECK-NEXT:    [[TMP52:%.*]] = getelementptr inbounds i8, ptr [[B]], i64 2\n++; CHECK-NEXT:    [[TMP53:%.*]] = getelementptr inbounds i8, ptr [[B]], i64 3\n++; CHECK-NEXT:    [[TMP54:%.*]] = insertelement <4 x ptr> poison, ptr [[TMP50]], i32 0\n++; CHECK-NEXT:    [[TMP55:%.*]] = insertelement <4 x ptr> [[TMP54]], ptr [[TMP51]], i32 1\n++; CHECK-NEXT:    [[TMP56:%.*]] = insertelement <4 x ptr> [[TMP55]], ptr [[TMP52]], i32 2\n++; CHECK-NEXT:    [[TMP57:%.*]] = insertelement <4 x ptr> [[TMP56]], ptr [[TMP53]], i32 3\n++; CHECK-NEXT:    [[TMP58:%.*]] = getelementptr inbounds i8, ptr [[B]], i64 4\n++; CHECK-NEXT:    [[TMP59:%.*]] = getelementptr inbounds i8, ptr [[B]], i64 5\n++; CHECK-NEXT:    [[TMP60:%.*]] = getelementptr inbounds i8, ptr [[B]], i64 6\n++; CHECK-NEXT:    [[TMP61:%.*]] = getelementptr inbounds i8, ptr [[B]], i64 7\n++; CHECK-NEXT:    [[TMP62:%.*]] = insertelement <4 x ptr> poison, ptr [[TMP58]], i32 0\n++; CHECK-NEXT:    [[TMP63:%.*]] = insertelement <4 x ptr> [[TMP62]], ptr [[TMP59]], i32 1\n++; CHECK-NEXT:    [[TMP64:%.*]] = insertelement <4 x ptr> [[TMP63]], ptr [[TMP60]], i32 2\n++; CHECK-NEXT:    [[TMP65:%.*]] = insertelement <4 x ptr> [[TMP64]], ptr [[TMP61]], i32 3\n++; CHECK-NEXT:    br i1 true, label %[[PRED_LOAD_IF29:.*]], label %[[PRED_LOAD_CONTINUE30:.*]]\n++; CHECK:       [[PRED_LOAD_IF29]]:\n++; CHECK-NEXT:    [[TMP66:%.*]] = load i8, ptr [[TMP50]], align 1\n++; CHECK-NEXT:    [[TMP67:%.*]] = insertelement <4 x i8> poison, i8 [[TMP66]], i32 0\n++; CHECK-NEXT:    br label %[[PRED_LOAD_CONTINUE30]]\n++; CHECK:       [[PRED_LOAD_CONTINUE30]]:\n++; CHECK-NEXT:    [[TMP68:%.*]] = phi <4 x i8> [ poison, %[[PRED_STORE_CONTINUE28]] ], [ [[TMP67]], %[[PRED_LOAD_IF29]] ]\n++; CHECK-NEXT:    br i1 true, label %[[PRED_LOAD_IF31:.*]], label %[[PRED_LOAD_CONTINUE32:.*]]\n++; CHECK:       [[PRED_LOAD_IF31]]:\n++; CHECK-NEXT:    [[TMP69:%.*]] = load i8, ptr [[TMP51]], align 1\n++; CHECK-NEXT:    [[TMP70:%.*]] = insertelement <4 x i8> [[TMP68]], i8 [[TMP69]], i32 1\n++; CHECK-NEXT:    br label %[[PRED_LOAD_CONTINUE32]]\n++; CHECK:       [[PRED_LOAD_CONTINUE32]]:\n++; CHECK-NEXT:    [[TMP71:%.*]] = phi <4 x i8> [ [[TMP68]], %[[PRED_LOAD_CONTINUE30]] ], [ [[TMP70]], %[[PRED_LOAD_IF31]] ]\n++; CHECK-NEXT:    br i1 false, label %[[PRED_LOAD_IF33:.*]], label %[[PRED_LOAD_CONTINUE34:.*]]\n++; CHECK:       [[PRED_LOAD_IF33]]:\n++; CHECK-NEXT:    [[TMP72:%.*]] = load i8, ptr [[TMP52]], align 1\n++; CHECK-NEXT:    [[TMP73:%.*]] = insertelement <4 x i8> [[TMP71]], i8 [[TMP72]], i32 2\n++; CHECK-NEXT:    br label %[[PRED_LOAD_CONTINUE34]]\n++; CHECK:       [[PRED_LOAD_CONTINUE34]]:\n++; CHECK-NEXT:    [[TMP74:%.*]] = phi <4 x i8> [ [[TMP71]], %[[PRED_LOAD_CONTINUE32]] ], [ [[TMP73]], %[[PRED_LOAD_IF33]] ]\n++; CHECK-NEXT:    br i1 false, label %[[PRED_LOAD_IF35:.*]], label %[[PRED_LOAD_CONTINUE36:.*]]\n++; CHECK:       [[PRED_LOAD_IF35]]:\n++; CHECK-NEXT:    [[TMP75:%.*]] = load i8, ptr [[TMP53]], align 1\n++; CHECK-NEXT:    [[TMP76:%.*]] = insertelement <4 x i8> [[TMP74]], i8 [[TMP75]], i32 3\n++; CHECK-NEXT:    br label %[[PRED_LOAD_CONTINUE36]]\n++; CHECK:       [[PRED_LOAD_CONTINUE36]]:\n++; CHECK-NEXT:    [[TMP77:%.*]] = phi <4 x i8> [ [[TMP74]], %[[PRED_LOAD_CONTINUE34]] ], [ [[TMP76]], %[[PRED_LOAD_IF35]] ]\n++; CHECK-NEXT:    br i1 false, label %[[PRED_LOAD_IF37:.*]], label %[[PRED_LOAD_CONTINUE38:.*]]\n++; CHECK:       [[PRED_LOAD_IF37]]:\n++; CHECK-NEXT:    [[TMP78:%.*]] = load i8, ptr [[TMP58]], align 1\n++; CHECK-NEXT:    [[TMP79:%.*]] = insertelement <4 x i8> poison, i8 [[TMP78]], i32 0\n++; CHECK-NEXT:    br label %[[PRED_LOAD_CONTINUE38]]\n++; CHECK:       [[PRED_LOAD_CONTINUE38]]:\n++; CHECK-NEXT:    [[TMP80:%.*]] = phi <4 x i8> [ poison, %[[PRED_LOAD_CONTINUE36]] ], [ [[TMP79]], %[[PRED_LOAD_IF37]] ]\n++; CHECK-NEXT:    br i1 false, label %[[PRED_LOAD_IF39:.*]], label %[[PRED_LOAD_CONTINUE40:.*]]\n++; CHECK:       [[PRED_LOAD_IF39]]:\n++; CHECK-NEXT:    [[TMP81:%.*]] = load i8, ptr [[TMP59]], align 1\n++; CHECK-NEXT:    [[TMP82:%.*]] = insertelement <4 x i8> [[TMP80]], i8 [[TMP81]], i32 1\n++; CHECK-NEXT:    br label %[[PRED_LOAD_CONTINUE40]]\n++; CHECK:       [[PRED_LOAD_CONTINUE40]]:\n++; CHECK-NEXT:    [[TMP83:%.*]] = phi <4 x i8> [ [[TMP80]], %[[PRED_LOAD_CONTINUE38]] ], [ [[TMP82]], %[[PRED_LOAD_IF39]] ]\n++; CHECK-NEXT:    br i1 false, label %[[PRED_LOAD_IF41:.*]], label %[[PRED_LOAD_CONTINUE42:.*]]\n++; CHECK:       [[PRED_LOAD_IF41]]:\n++; CHECK-NEXT:    [[TMP84:%.*]] = load i8, ptr [[TMP60]], align 1\n++; CHECK-NEXT:    [[TMP85:%.*]] = insertelement <4 x i8> [[TMP83]], i8 [[TMP84]], i32 2\n++; CHECK-NEXT:    br label %[[PRED_LOAD_CONTINUE42]]\n++; CHECK:       [[PRED_LOAD_CONTINUE42]]:\n++; CHECK-NEXT:    [[TMP86:%.*]] = phi <4 x i8> [ [[TMP83]], %[[PRED_LOAD_CONTINUE40]] ], [ [[TMP85]], %[[PRED_LOAD_IF41]] ]\n++; CHECK-NEXT:    br i1 false, label %[[PRED_LOAD_IF43:.*]], label %[[PRED_LOAD_CONTINUE44:.*]]\n++; CHECK:       [[PRED_LOAD_IF43]]:\n++; CHECK-NEXT:    [[TMP87:%.*]] = load i8, ptr [[TMP61]], align 1\n++; CHECK-NEXT:    [[TMP88:%.*]] = insertelement <4 x i8> [[TMP86]], i8 [[TMP87]], i32 3\n++; CHECK-NEXT:    br label %[[PRED_LOAD_CONTINUE44]]\n++; CHECK:       [[PRED_LOAD_CONTINUE44]]:\n++; CHECK-NEXT:    [[TMP89:%.*]] = phi <4 x i8> [ [[TMP86]], %[[PRED_LOAD_CONTINUE42]] ], [ [[TMP88]], %[[PRED_LOAD_IF43]] ]\n++; CHECK-NEXT:    [[TMP90:%.*]] = trunc <4 x i8> [[TMP77]] to <4 x i1>\n++; CHECK-NEXT:    [[TMP91:%.*]] = trunc <4 x i8> [[TMP89]] to <4 x i1>\n++; CHECK-NEXT:    [[TMP92:%.*]] = and <4 x i1> [[TMP90]], splat (i1 true)\n++; CHECK-NEXT:    [[TMP93:%.*]] = and <4 x i1> [[TMP91]], splat (i1 true)\n++; CHECK-NEXT:    [[TMP94:%.*]] = select <4 x i1> [[TMP90]], <4 x float> splat (float 1.000000e+00), <4 x float> zeroinitializer\n++; CHECK-NEXT:    [[TMP95:%.*]] = select <4 x i1> [[TMP91]], <4 x float> splat (float 1.000000e+00), <4 x float> zeroinitializer\n++; CHECK-NEXT:    [[TMP96:%.*]] = select <4 x i1> [[TMP92]], <4 x float> splat (float 3.000000e+00), <4 x float> [[TMP94]]\n++; CHECK-NEXT:    [[TMP97:%.*]] = select <4 x i1> [[TMP93]], <4 x float> splat (float 3.000000e+00), <4 x float> [[TMP95]]\n++; CHECK-NEXT:    [[TMP98:%.*]] = bitcast <4 x float> [[TMP96]] to <4 x i32>\n++; CHECK-NEXT:    [[TMP99:%.*]] = bitcast <4 x float> [[TMP97]] to <4 x i32>\n++; CHECK-NEXT:    [[TMP100:%.*]] = trunc <4 x i32> [[TMP98]] to <4 x i8>\n++; CHECK-NEXT:    [[TMP101:%.*]] = trunc <4 x i32> [[TMP99]] to <4 x i8>\n++; CHECK-NEXT:    br i1 true, label %[[PRED_STORE_IF45:.*]], label %[[PRED_STORE_CONTINUE46:.*]]\n++; CHECK:       [[PRED_STORE_IF45]]:\n++; CHECK-NEXT:    [[TMP102:%.*]] = extractelement <4 x i8> [[TMP100]], i32 0\n++; CHECK-NEXT:    store i8 [[TMP102]], ptr [[TMP50]], align 1\n++; CHECK-NEXT:    br label %[[PRED_STORE_CONTINUE46]]\n++; CHECK:       [[PRED_STORE_CONTINUE46]]:\n++; CHECK-NEXT:    br i1 true, label %[[PRED_STORE_IF47:.*]], label %[[PRED_STORE_CONTINUE48:.*]]\n++; CHECK:       [[PRED_STORE_IF47]]:\n++; CHECK-NEXT:    [[TMP103:%.*]] = extractelement <4 x i8> [[TMP100]], i32 1\n++; CHECK-NEXT:    store i8 [[TMP103]], ptr [[TMP51]], align 1\n++; CHECK-NEXT:    br label %[[PRED_STORE_CONTINUE48]]\n++; CHECK:       [[PRED_STORE_CONTINUE48]]:\n++; CHECK-NEXT:    br i1 false, label %[[PRED_STORE_IF49:.*]], label %[[PRED_STORE_CONTINUE50:.*]]\n++; CHECK:       [[PRED_STORE_IF49]]:\n++; CHECK-NEXT:    [[TMP104:%.*]] = extractelement <4 x i8> [[TMP100]], i32 2\n++; CHECK-NEXT:    store i8 [[TMP104]], ptr [[TMP52]], align 1\n++; CHECK-NEXT:    br label %[[PRED_STORE_CONTINUE50]]\n++; CHECK:       [[PRED_STORE_CONTINUE50]]:\n++; CHECK-NEXT:    br i1 false, label %[[PRED_STORE_IF51:.*]], label %[[PRED_STORE_CONTINUE52:.*]]\n++; CHECK:       [[PRED_STORE_IF51]]:\n++; CHECK-NEXT:    [[TMP105:%.*]] = extractelement <4 x i8> [[TMP100]], i32 3\n++; CHECK-NEXT:    store i8 [[TMP105]], ptr [[TMP53]], align 1\n++; CHECK-NEXT:    br label %[[PRED_STORE_CONTINUE52]]\n++; CHECK:       [[PRED_STORE_CONTINUE52]]:\n++; CHECK-NEXT:    br i1 false, label %[[PRED_STORE_IF53:.*]], label %[[PRED_STORE_CONTINUE54:.*]]\n++; CHECK:       [[PRED_STORE_IF53]]:\n++; CHECK-NEXT:    [[TMP106:%.*]] = extractelement <4 x i8> [[TMP101]], i32 0\n++; CHECK-NEXT:    store i8 [[TMP106]], ptr [[TMP58]], align 1\n++; CHECK-NEXT:    br label %[[PRED_STORE_CONTINUE54]]\n++; CHECK:       [[PRED_STORE_CONTINUE54]]:\n++; CHECK-NEXT:    br i1 false, label %[[PRED_STORE_IF55:.*]], label %[[PRED_STORE_CONTINUE56:.*]]\n++; CHECK:       [[PRED_STORE_IF55]]:\n++; CHECK-NEXT:    [[TMP107:%.*]] = extractelement <4 x i8> [[TMP101]], i32 1\n++; CHECK-NEXT:    store i8 [[TMP107]], ptr [[TMP59]], align 1\n++; CHECK-NEXT:    br label %[[PRED_STORE_CONTINUE56]]\n++; CHECK:       [[PRED_STORE_CONTINUE56]]:\n++; CHECK-NEXT:    br i1 false, label %[[PRED_STORE_IF57:.*]], label %[[PRED_STORE_CONTINUE58:.*]]\n++; CHECK:       [[PRED_STORE_IF57]]:\n++; CHECK-NEXT:    [[TMP108:%.*]] = extractelement <4 x i8> [[TMP101]], i32 2\n++; CHECK-NEXT:    store i8 [[TMP108]], ptr [[TMP60]], align 1\n++; CHECK-NEXT:    br label %[[PRED_STORE_CONTINUE58]]\n++; CHECK:       [[PRED_STORE_CONTINUE58]]:\n++; CHECK-NEXT:    br i1 false, label %[[PRED_STORE_IF59:.*]], label %[[PRED_STORE_CONTINUE60:.*]]\n++; CHECK:       [[PRED_STORE_IF59]]:\n++; CHECK-NEXT:    [[TMP109:%.*]] = extractelement <4 x i8> [[TMP101]], i32 3\n++; CHECK-NEXT:    store i8 [[TMP109]], ptr [[TMP61]], align 1\n++; CHECK-NEXT:    br label %[[PRED_STORE_CONTINUE60]]\n++; CHECK:       [[PRED_STORE_CONTINUE60]]:\n++; CHECK-NEXT:    br label %[[MIDDLE_BLOCK:.*]]\n++; CHECK:       [[MIDDLE_BLOCK]]:\n++; CHECK-NEXT:    br [[EXIT:label %.*]]\n++; CHECK:       [[SCALAR_PH:.*:]]\n++;\n++entry:\n++  br label %loop\n++\n++loop:\n++  %iv = phi i64 [ 0, %entry ], [ %iv.next, %loop ]\n++  %gep.A = getelementptr inbounds i8, ptr %A, i64 %iv\n++  %l = load i8, ptr %gep.A\n++  %l.ext = zext i8 %l to i64\n++  %gep.C = getelementptr inbounds i8, ptr %C, i64 %iv\n++  store i64 %l.ext, ptr %gep.C\n++  %gep.B = getelementptr inbounds i8, ptr %B, i64 %iv\n++  %l.1 = load i8, ptr %gep.B, align 1\n++  %masked = and i8 %l.1, 1\n++  %l.1.trunc = trunc i8 %l.1 to i1\n++  %sel.0 = select i1 %l.1.trunc, float 1.000000e+00, float 0.000000e+00\n++  %masked.trunc = trunc i8 %masked to i1\n++  %sel.1 = select i1 %masked.trunc, float 3.000000e+00, float %sel.0\n++  %bc = bitcast float %sel.1 to i32\n++  %bc.trunc = trunc i32 %bc to i8\n++  store i8 %bc.trunc, ptr %gep.B, align 1\n++  %iv.next = add i64 %iv, 1\n++  %ec = icmp eq i64 %iv, 1\n++  br i1 %ec, label %exit, label %loop\n++\n++exit:\n++  ret void\n++}\n diff -ruN --strip-trailing-cr a/utils/bazel/llvm-project-overlay/llvm/BUILD.bazel b/utils/bazel/llvm-project-overlay/llvm/BUILD.bazel\n --- a/utils/bazel/llvm-project-overlay/llvm/BUILD.bazel\n +++ b/utils/bazel/llvm-project-overlay/llvm/BUILD.bazel"
        },
        {
            "sha": "1b17fe9a522a4879bb7ab49bc5829d2bde44de56",
            "filename": "third_party/xla/third_party/llvm/workspace.bzl",
            "status": "modified",
            "additions": 2,
            "deletions": 2,
            "changes": 4,
            "blob_url": "https://github.com/tensorflow/tensorflow/blob/e620918a04c6f79cbe6714dd302bc163516ec6c9/third_party%2Fxla%2Fthird_party%2Fllvm%2Fworkspace.bzl",
            "raw_url": "https://github.com/tensorflow/tensorflow/raw/e620918a04c6f79cbe6714dd302bc163516ec6c9/third_party%2Fxla%2Fthird_party%2Fllvm%2Fworkspace.bzl",
            "contents_url": "https://api.github.com/repos/tensorflow/tensorflow/contents/third_party%2Fxla%2Fthird_party%2Fllvm%2Fworkspace.bzl?ref=e620918a04c6f79cbe6714dd302bc163516ec6c9",
            "patch": "@@ -4,8 +4,8 @@ load(\"//third_party:repo.bzl\", \"tf_http_archive\")\n \n def repo(name):\n     \"\"\"Imports LLVM.\"\"\"\n-    LLVM_COMMIT = \"79a0bf0efce50626595341e1eb01cee4328ad425\"\n-    LLVM_SHA256 = \"1fa8a1809d3f14c21f698f68088a9883345e51e5839d501308ec63ff009a2363\"\n+    LLVM_COMMIT = \"113f01aa82d055410f22a9d03b3468fa68600589\"\n+    LLVM_SHA256 = \"9aee00a35aa76639746589c6d09e8c18249be16b5b6aa6b788a570a4bc6c4543\"\n \n     tf_http_archive(\n         name = name,"
        },
        {
            "sha": "a700eb91adc7c4dc1b84bbccea86665f34dc87e5",
            "filename": "third_party/xla/third_party/shardy/temporary.patch",
            "status": "modified",
            "additions": 529,
            "deletions": 1145,
            "changes": 1674,
            "blob_url": "https://github.com/tensorflow/tensorflow/blob/e620918a04c6f79cbe6714dd302bc163516ec6c9/third_party%2Fxla%2Fthird_party%2Fshardy%2Ftemporary.patch",
            "raw_url": "https://github.com/tensorflow/tensorflow/raw/e620918a04c6f79cbe6714dd302bc163516ec6c9/third_party%2Fxla%2Fthird_party%2Fshardy%2Ftemporary.patch",
            "contents_url": "https://api.github.com/repos/tensorflow/tensorflow/contents/third_party%2Fxla%2Fthird_party%2Fshardy%2Ftemporary.patch?ref=e620918a04c6f79cbe6714dd302bc163516ec6c9"
        },
        {
            "sha": "78cb19d7f0f72680ce02d8f94f52d1563c658f5d",
            "filename": "third_party/xla/third_party/shardy/workspace.bzl",
            "status": "modified",
            "additions": 2,
            "deletions": 2,
            "changes": 4,
            "blob_url": "https://github.com/tensorflow/tensorflow/blob/e620918a04c6f79cbe6714dd302bc163516ec6c9/third_party%2Fxla%2Fthird_party%2Fshardy%2Fworkspace.bzl",
            "raw_url": "https://github.com/tensorflow/tensorflow/raw/e620918a04c6f79cbe6714dd302bc163516ec6c9/third_party%2Fxla%2Fthird_party%2Fshardy%2Fworkspace.bzl",
            "contents_url": "https://api.github.com/repos/tensorflow/tensorflow/contents/third_party%2Fxla%2Fthird_party%2Fshardy%2Fworkspace.bzl?ref=e620918a04c6f79cbe6714dd302bc163516ec6c9",
            "patch": "@@ -3,8 +3,8 @@\n load(\"//third_party:repo.bzl\", \"tf_http_archive\", \"tf_mirror_urls\")\n \n def repo():\n-    SHARDY_COMMIT = \"e1a88af4c8b94764851cd2b85c87e59907deecd5\"\n-    SHARDY_SHA256 = \"7870c5c5db1d249642b04ea6ec1168534feddba9a0c4ee4ec5c8cdb5eac55585\"\n+    SHARDY_COMMIT = \"d944a51f1c470f0fd9cea5e698105073fa55996f\"\n+    SHARDY_SHA256 = \"9a844d9dd2ee512227462bd08d1a399f88e11fc88b27ed892a26d82e27346364\"\n \n     tf_http_archive(\n         name = \"shardy\","
        }
    ],
    "stats": {
        "total": 2162,
        "additions": 995,
        "deletions": 1167
    }
}