// Seed: 1666308895
module module_0 ();
  if (id_1) assign id_1.id_1 = 1;
  else wire id_2, id_3;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  reg id_2;
  always_comb id_1 <= 1;
  module_0();
  reg id_3 = id_1, id_4;
  assign id_3 = 1;
  always id_1 <= id_2;
endmodule
module module_2 (
    output tri0 id_0,
    input supply0 id_1,
    input logic id_2,
    input tri id_3,
    input logic id_4,
    input supply1 id_5,
    output uwire id_6,
    input tri0 id_7,
    output wand id_8,
    input wire id_9,
    output supply0 id_10,
    input uwire id_11,
    output wire id_12
);
  wire id_14;
  module_0();
  wire id_15;
  id_16 :
  assert property (@(1) id_2) begin
    if (1) begin
      id_16 = #1 id_4;
    end
  end
  wire id_17;
endmodule
