#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Dec 12 17:30:44 2022
# Process ID: 20278
# Current directory: /home/denjo/b3exp/cpu
# Command line: vivado
# Log file: /home/denjo/b3exp/cpu/vivado.log
# Journal file: /home/denjo/b3exp/cpu/vivado.jou
#-----------------------------------------------------------
start_gui
create_project cpu /home/denjo/b3exp/cpu/cpu -part xc7a200tsbg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 7284.480 ; gain = 43.027 ; free physical = 5308 ; free virtual = 13849
set_property board_part digilentinc.com:nexys_video:part0:1.1 [current_project]
add_files -norecurse /home/denjo/b3exp/cpu/define.vh
add_files -norecurse {/home/denjo/b3exp/cpu/register.v /home/denjo/b3exp/cpu/hardware_counter.v /home/denjo/b3exp/cpu/alu.v /home/denjo/b3exp/cpu/data_mem.v /home/denjo/b3exp/cpu/instruction_mem.v /home/denjo/b3exp/cpu/uart.v /home/denjo/b3exp/cpu/cpu_testbench.v /home/denjo/b3exp/cpu/decoder.v /home/denjo/b3exp/cpu/program_counter.v /home/denjo/b3exp/cpu/top.v}
add_files -fileset constrs_1 -norecurse /home/denjo/b3exp/cpu/nexys.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property used_in_synthesis false [get_files  /home/denjo/b3exp/cpu/cpu_testbench.v]
set_property used_in_implementation false [get_files  /home/denjo/b3exp/cpu/cpu_testbench.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/hardware_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol uart_tx, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:126]
INFO: [VRFC 10-2458] undeclared symbol ma_load_value, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:137]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/cpu_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
ERROR: [VRFC 10-2989] 'sysclk' is not declared [/home/denjo/b3exp/cpu/cpu_testbench.v:7]
ERROR: [VRFC 10-2865] module 'cpu_tb' ignored due to previous errors [/home/denjo/b3exp/cpu/cpu_testbench.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/hardware_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol uart_tx, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:126]
INFO: [VRFC 10-2458] undeclared symbol ma_load_value, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:137]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/cpu_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r1_addr' [/home/denjo/b3exp/cpu/top.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r2_addr' [/home/denjo/b3exp/cpu/top.v:62]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'wr_addr' [/home/denjo/b3exp/cpu/top.v:63]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'write_enable' [/home/denjo/b3exp/cpu/top.v:76]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [/home/denjo/b3exp/cpu/top.v:60]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.hardware_counter
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec 12 17:42:00 2022. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 12 17:42:00 2022...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 7661.801 ; gain = 0.000 ; free physical = 5253 ; free virtual = 13899
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 7778.629 ; gain = 116.828 ; free physical = 5213 ; free virtual = 13875
run all
$finish called at time : 10110 ns : File "/home/denjo/b3exp/cpu/cpu_testbench.v" Line 18
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r1_addr' [/home/denjo/b3exp/cpu/top.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r2_addr' [/home/denjo/b3exp/cpu/top.v:62]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'wr_addr' [/home/denjo/b3exp/cpu/top.v:63]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'write_enable' [/home/denjo/b3exp/cpu/top.v:76]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [/home/denjo/b3exp/cpu/top.v:60]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 7779.492 ; gain = 0.000 ; free physical = 5134 ; free virtual = 13802
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/hardware_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol uart_tx, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:126]
INFO: [VRFC 10-2458] undeclared symbol ma_load_value, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:137]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/cpu_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r1_addr' [/home/denjo/b3exp/cpu/top.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r2_addr' [/home/denjo/b3exp/cpu/top.v:62]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'wr_addr' [/home/denjo/b3exp/cpu/top.v:63]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'write_enable' [/home/denjo/b3exp/cpu/top.v:76]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [/home/denjo/b3exp/cpu/top.v:60]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.hardware_counter
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 7971.578 ; gain = 56.027 ; free physical = 5084 ; free virtual = 13761
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/hardware_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol uart_tx, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:126]
INFO: [VRFC 10-2458] undeclared symbol ma_load_value, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:137]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/cpu_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r1_addr' [/home/denjo/b3exp/cpu/top.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r2_addr' [/home/denjo/b3exp/cpu/top.v:62]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'wr_addr' [/home/denjo/b3exp/cpu/top.v:63]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'write_enable' [/home/denjo/b3exp/cpu/top.v:76]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [/home/denjo/b3exp/cpu/top.v:60]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.hardware_counter
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8099.641 ; gain = 56.020 ; free physical = 4936 ; free virtual = 13759
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/hardware_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol uart_tx, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:126]
INFO: [VRFC 10-2458] undeclared symbol ma_load_value, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:137]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/cpu_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r1_addr' [/home/denjo/b3exp/cpu/top.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r2_addr' [/home/denjo/b3exp/cpu/top.v:62]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'wr_addr' [/home/denjo/b3exp/cpu/top.v:63]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'write_enable' [/home/denjo/b3exp/cpu/top.v:76]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [/home/denjo/b3exp/cpu/top.v:60]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.hardware_counter
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8163.672 ; gain = 64.031 ; free physical = 5027 ; free virtual = 13737
run all
$finish called at time : 10110 ns : File "/home/denjo/b3exp/cpu/cpu_testbench.v" Line 18
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/hardware_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol uart_tx, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:126]
INFO: [VRFC 10-2458] undeclared symbol ma_load_value, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:137]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/cpu_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r1_addr' [/home/denjo/b3exp/cpu/top.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r2_addr' [/home/denjo/b3exp/cpu/top.v:62]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'wr_addr' [/home/denjo/b3exp/cpu/top.v:63]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'write_enable' [/home/denjo/b3exp/cpu/top.v:76]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [/home/denjo/b3exp/cpu/top.v:60]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.hardware_counter
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8227.703 ; gain = 64.031 ; free physical = 4911 ; free virtual = 13666
run all
$finish called at time : 10110 ns : File "/home/denjo/b3exp/cpu/cpu_testbench.v" Line 18
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/hardware_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol uart_tx, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:126]
INFO: [VRFC 10-2458] undeclared symbol ma_load_value, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:137]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/cpu_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r1_addr' [/home/denjo/b3exp/cpu/top.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r2_addr' [/home/denjo/b3exp/cpu/top.v:62]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'wr_addr' [/home/denjo/b3exp/cpu/top.v:63]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'write_enable' [/home/denjo/b3exp/cpu/top.v:76]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [/home/denjo/b3exp/cpu/top.v:60]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.hardware_counter
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 10 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8563.867 ; gain = 50.676 ; free physical = 5025 ; free virtual = 13684
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/hardware_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol uart_tx, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:126]
INFO: [VRFC 10-2458] undeclared symbol ma_load_value, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:137]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/cpu_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r1_addr' [/home/denjo/b3exp/cpu/top.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r2_addr' [/home/denjo/b3exp/cpu/top.v:62]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'wr_addr' [/home/denjo/b3exp/cpu/top.v:63]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'write_enable' [/home/denjo/b3exp/cpu/top.v:76]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [/home/denjo/b3exp/cpu/top.v:60]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.hardware_counter
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 10 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8563.867 ; gain = 0.000 ; free physical = 5010 ; free virtual = 13657
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/hardware_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol uart_tx, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:124]
INFO: [VRFC 10-2458] undeclared symbol ma_load_value, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/cpu_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'next_pc' on this module [/home/denjo/b3exp/cpu/top.v:54]
ERROR: [VRFC 10-3180] cannot find port 'br_taken' on this module [/home/denjo/b3exp/cpu/top.v:52]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/hardware_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol uart_tx, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:124]
INFO: [VRFC 10-2458] undeclared symbol ma_load_value, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/cpu_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r1_addr' [/home/denjo/b3exp/cpu/top.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r2_addr' [/home/denjo/b3exp/cpu/top.v:60]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'wr_addr' [/home/denjo/b3exp/cpu/top.v:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'write_enable' [/home/denjo/b3exp/cpu/top.v:74]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [/home/denjo/b3exp/cpu/top.v:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.hardware_counter
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9183.168 ; gain = 67.031 ; free physical = 5023 ; free virtual = 13690
update_compile_order -fileset sources_1
run all
$finish called at time : 10110 ns : File "/home/denjo/b3exp/cpu/cpu_testbench.v" Line 18
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/hardware_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol uart_tx, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:123]
INFO: [VRFC 10-2458] undeclared symbol ma_load_value, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:134]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/cpu_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r1_addr' [/home/denjo/b3exp/cpu/top.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r2_addr' [/home/denjo/b3exp/cpu/top.v:60]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'wr_addr' [/home/denjo/b3exp/cpu/top.v:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'write_enable' [/home/denjo/b3exp/cpu/top.v:74]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [/home/denjo/b3exp/cpu/top.v:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.hardware_counter
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 9270.211 ; gain = 61.023 ; free physical = 4738 ; free virtual = 13588
run all
$finish called at time : 10110 ns : File "/home/denjo/b3exp/cpu/cpu_testbench.v" Line 18
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/hardware_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol uart_tx, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:123]
INFO: [VRFC 10-2458] undeclared symbol ma_load_value, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:134]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/cpu_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r1_addr' [/home/denjo/b3exp/cpu/top.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r2_addr' [/home/denjo/b3exp/cpu/top.v:60]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'wr_addr' [/home/denjo/b3exp/cpu/top.v:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'write_enable' [/home/denjo/b3exp/cpu/top.v:74]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [/home/denjo/b3exp/cpu/top.v:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.hardware_counter
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9278.215 ; gain = 8.004 ; free physical = 4726 ; free virtual = 13603
run all
$finish called at time : 10110 ns : File "/home/denjo/b3exp/cpu/cpu_testbench.v" Line 18
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/hardware_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol uart_tx, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:123]
INFO: [VRFC 10-2458] undeclared symbol ma_load_value, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:134]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/cpu_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r1_addr' [/home/denjo/b3exp/cpu/top.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r2_addr' [/home/denjo/b3exp/cpu/top.v:60]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'wr_addr' [/home/denjo/b3exp/cpu/top.v:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'write_enable' [/home/denjo/b3exp/cpu/top.v:74]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [/home/denjo/b3exp/cpu/top.v:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.hardware_counter
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9419.285 ; gain = 54.012 ; free physical = 3704 ; free virtual = 12862
run all
$finish called at time : 10110 ns : File "/home/denjo/b3exp/cpu/cpu_testbench.v" Line 18
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/hardware_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol uart_tx, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:123]
INFO: [VRFC 10-2458] undeclared symbol ma_load_value, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:134]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/cpu_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r1_addr' [/home/denjo/b3exp/cpu/top.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r2_addr' [/home/denjo/b3exp/cpu/top.v:60]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'wr_addr' [/home/denjo/b3exp/cpu/top.v:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'write_enable' [/home/denjo/b3exp/cpu/top.v:74]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [/home/denjo/b3exp/cpu/top.v:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.hardware_counter
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9422.285 ; gain = 0.000 ; free physical = 3595 ; free virtual = 12847
run all
$finish called at time : 10110 ns : File "/home/denjo/b3exp/cpu/cpu_testbench.v" Line 18
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/hardware_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol uart_tx, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:123]
INFO: [VRFC 10-2458] undeclared symbol ma_load_value, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:134]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/cpu_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r1_addr' [/home/denjo/b3exp/cpu/top.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r2_addr' [/home/denjo/b3exp/cpu/top.v:60]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'wr_addr' [/home/denjo/b3exp/cpu/top.v:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'write_enable' [/home/denjo/b3exp/cpu/top.v:74]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [/home/denjo/b3exp/cpu/top.v:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.hardware_counter
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9425.285 ; gain = 0.000 ; free physical = 3506 ; free virtual = 12779
run all
$finish called at time : 10110 ns : File "/home/denjo/b3exp/cpu/cpu_testbench.v" Line 18
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/hardware_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol uart_tx, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:123]
INFO: [VRFC 10-2458] undeclared symbol ma_load_value, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:134]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/cpu_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r1_addr' [/home/denjo/b3exp/cpu/top.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r2_addr' [/home/denjo/b3exp/cpu/top.v:60]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'write_enable' [/home/denjo/b3exp/cpu/top.v:74]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [/home/denjo/b3exp/cpu/top.v:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.hardware_counter
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9438.293 ; gain = 13.008 ; free physical = 3481 ; free virtual = 12788
run all
$finish called at time : 10110 ns : File "/home/denjo/b3exp/cpu/cpu_testbench.v" Line 18
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/hardware_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
ERROR: [VRFC 10-2989] 'mem' is not declared [/home/denjo/b3exp/cpu/register.v:20]
ERROR: [VRFC 10-2865] module 'register_file' ignored due to previous errors [/home/denjo/b3exp/cpu/register.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/hardware_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol uart_tx, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:123]
INFO: [VRFC 10-2458] undeclared symbol ma_load_value, assumed default net type wire [/home/denjo/b3exp/cpu/top.v:134]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/b3exp/cpu/cpu_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r1_addr' [/home/denjo/b3exp/cpu/top.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r2_addr' [/home/denjo/b3exp/cpu/top.v:60]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'write_enable' [/home/denjo/b3exp/cpu/top.v:74]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [/home/denjo/b3exp/cpu/top.v:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.hardware_counter
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 9550.348 ; gain = 46.797 ; free physical = 5398 ; free virtual = 14289
run all
$finish called at time : 10110 ns : File "/home/denjo/b3exp/cpu/cpu_testbench.v" Line 18
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9550.348 ; gain = 0.000 ; free physical = 5242 ; free virtual = 14237
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/denjo/b3exp/cpu/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 33aaf8aed0964798807512a32aca34ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r1_addr' [/home/denjo/b3exp/cpu/top.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'r2_addr' [/home/denjo/b3exp/cpu/top.v:60]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'write_enable' [/home/denjo/b3exp/cpu/top.v:74]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [/home/denjo/b3exp/cpu/top.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9550.348 ; gain = 0.000 ; free physical = 5351 ; free virtual = 14251
run all
$finish called at time : 10110 ns : File "/home/denjo/b3exp/cpu/cpu_testbench.v" Line 18
