
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.411196                       # Number of seconds simulated
sim_ticks                                2411195873500                       # Number of ticks simulated
final_tick                               2411195873500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 485529                       # Simulator instruction rate (inst/s)
host_op_rate                                   799537                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2341411302                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670304                       # Number of bytes of host memory used
host_seconds                                  1029.80                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366692                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2411195873500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          167808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       534157536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          534325344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       167808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        167808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    532130176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       532130176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             5244                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         16692423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16697667                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      16629068                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           16629068                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              69595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          221532204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             221601799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         69595                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            69595                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       220691393                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            220691393                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       220691393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             69595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         221532204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            442293192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    16697667                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   16629068                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16697667                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 16629068                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1068592704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   57984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534713984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               534325344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            532130176                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    906                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               8274139                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1041903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1041638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1042087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1044299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1057272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1043044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1042079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1042411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1041433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1042041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1043153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1044227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1043074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1042955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1042509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1042636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            522027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            523597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            522571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            522404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            522194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           522011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           522192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           522249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           522371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           522107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           522013                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2411182650500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              16697667                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             16629068                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                16696760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 521551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 521613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 521614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 521614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 521616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 521615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 521614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 521615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 521614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 521619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 521619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 521617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 521808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 521617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 521613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 521613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2041679                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    785.288328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   608.990127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.683542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       214715     10.52%     10.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        96929      4.75%     15.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        82363      4.03%     19.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        82017      4.02%     23.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        67893      3.33%     26.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        96243      4.71%     31.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        62642      3.07%     34.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        81374      3.99%     38.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1257503     61.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2041679                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       521613                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.009843                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.932315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     20.094596                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        521606    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        521613                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       521613                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.017442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.016464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.184175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           516741     99.07%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              796      0.15%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3927      0.75%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              148      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        521613                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 250034210000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            563098478750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                83483805000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14975.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33725.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       443.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       221.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    221.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    220.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.36                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 15317742                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7692246                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.07                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      72349.80                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               7318064460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               3889643505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             59652793620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            21810663360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         121675363680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         150584200560                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           9113420640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    315593871060                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy    106706298720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     277513149465                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1073885799840                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            445.374764                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         2057168256750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE  10577534250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   51661466000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 1087198230750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 277880693000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  291779317000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 692098632500                       # Time in different power states
system.mem_ctrls_1.actEnergy               7259523600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               3858528300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             59562079920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            21801945960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         116133154800.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         149271245460                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           8792279520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    303595809390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     97873381440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     288931274985                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           1057106122695                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            438.415697                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         2060893389250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   9929030250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   49302736000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 1140231004750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 254878422500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  291067758250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 665786921750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2411195873500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2411195873500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2411195873500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2411195873500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2411195873500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4822391747                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366692                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415783                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619246                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208853                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415783                       # number of integer instructions
system.cpu.num_fp_insts                      66619246                       # number of float instructions
system.cpu.num_int_register_reads          1637209917                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871082                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766836                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714243                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984022                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673939                       # number of memory refs
system.cpu.num_load_insts                   157213791                       # Number of load instructions
system.cpu.num_store_insts                  114460148                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4822391747                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678400                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202234      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028817     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213791     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460148     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366692                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2411195873500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          17140175                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2046.975392                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           254532333                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          17142223                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.848269                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        7650344500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2046.975392                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999500                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999500                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          181                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          755                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1053                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         288816779                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        288816779                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2411195873500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    156805593                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       156805593                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     97726740                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       97726740                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     254532333                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        254532333                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    254532333                       # number of overall hits
system.cpu.dcache.overall_hits::total       254532333                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       408802                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        408802                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     16733421                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     16733421                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     17142223                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       17142223                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     17142223                       # number of overall misses
system.cpu.dcache.overall_misses::total      17142223                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  32605685000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  32605685000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 1424767403000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1424767403000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1457373088000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1457373088000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1457373088000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1457373088000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214395                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214395                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460161                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460161                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674556                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674556                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674556                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674556                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002600                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002600                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.146194                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.146194                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.063098                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063098                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.063098                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063098                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 79759.113214                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79759.113214                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 85145.016252                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85145.016252                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 85016.575038                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 85016.575038                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 85016.575038                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85016.575038                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks     16930768                       # number of writebacks
system.cpu.dcache.writebacks::total          16930768                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       408802                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       408802                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     16733421                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     16733421                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     17142223                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     17142223                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     17142223                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     17142223                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  32196883000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  32196883000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1408033982000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1408033982000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1440230865000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1440230865000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1440230865000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1440230865000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002600                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002600                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.146194                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.146194                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.063098                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063098                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.063098                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063098                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 78759.113214                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78759.113214                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 84145.016252                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84145.016252                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 84016.575038                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84016.575038                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 84016.575038                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84016.575038                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2411195873500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2411195873500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2411195873500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1917289                       # number of replacements
system.cpu.icache.tags.tagsinuse          1139.586785                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           673434613                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1919044                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            350.921924                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1139.586785                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.556439                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.556439                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1755                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1599                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.856934                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         677272701                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        677272701                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2411195873500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    673434613                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       673434613                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     673434613                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        673434613                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    673434613                       # number of overall hits
system.cpu.icache.overall_hits::total       673434613                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1919044                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1919044                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1919044                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1919044                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1919044                       # number of overall misses
system.cpu.icache.overall_misses::total       1919044                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  25856274500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  25856274500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  25856274500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  25856274500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  25856274500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  25856274500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353657                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353657                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353657                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353657                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002842                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002842                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002842                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002842                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002842                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002842                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13473.518325                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13473.518325                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13473.518325                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13473.518325                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13473.518325                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13473.518325                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1917289                       # number of writebacks
system.cpu.icache.writebacks::total           1917289                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1919044                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1919044                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1919044                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1919044                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1919044                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1919044                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  23937230500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  23937230500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  23937230500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  23937230500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  23937230500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  23937230500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.002842                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002842                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.002842                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002842                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.002842                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002842                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12473.518325                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12473.518325                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12473.518325                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12473.518325                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12473.518325                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12473.518325                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2411195873500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2411195873500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2411195873500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  16729126                       # number of replacements
system.l2.tags.tagsinuse                 32653.077975                       # Cycle average of tags in use
system.l2.tags.total_refs                    21336618                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16761894                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.272924                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               11070082000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      504.534734                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        275.238772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      31873.304469                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.015397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.008400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.972696                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996493                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          966                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31681                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  54880625                       # Number of tag accesses
system.l2.tags.data_accesses                 54880625                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2411195873500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     16930768                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         16930768                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1917289                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1917289                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             142248                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                142248                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1913800                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1913800                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         307552                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            307552                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1913800                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                449800                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2363600                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1913800                       # number of overall hits
system.l2.overall_hits::cpu.data               449800                       # number of overall hits
system.l2.overall_hits::total                 2363600                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data         16591173                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            16591173                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          5244                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5244                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       101250                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          101250                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                5244                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            16692423                       # number of demand (read+write) misses
system.l2.demand_misses::total               16697667                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               5244                       # number of overall misses
system.l2.overall_misses::cpu.data           16692423                       # number of overall misses
system.l2.overall_misses::total              16697667                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 1381440246500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1381440246500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    963764500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    963764500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  28354383500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  28354383500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     963764500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  1409794630000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1410758394500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    963764500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 1409794630000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1410758394500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     16930768                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     16930768                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1917289                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1917289                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data       16733421                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          16733421                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1919044                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1919044                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       408802                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        408802                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1919044                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          17142223                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             19061267                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1919044                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         17142223                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            19061267                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.991499                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991499                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.002733                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002733                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.247675                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.247675                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.002733                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.973761                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.876000                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.002733                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.973761                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.876000                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 83263.567109                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83263.567109                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 183784.229596                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 183784.229596                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 280043.293827                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 280043.293827                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 183784.229596                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 84457.159395                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84488.353642                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 183784.229596                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 84457.159395                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84488.353642                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks             16629068                       # number of writebacks
system.l2.writebacks::total                  16629068                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        20219                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         20219                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data     16591173                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       16591173                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         5244                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5244                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       101250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       101250                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           5244                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       16692423                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          16697667                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          5244                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      16692423                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16697667                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 1215528516500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1215528516500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    911324500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    911324500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  27341883500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  27341883500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    911324500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 1242870400000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1243781724500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    911324500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 1242870400000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1243781724500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.991499                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991499                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.002733                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002733                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.247675                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.247675                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.002733                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.973761                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.876000                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.002733                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.973761                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.876000                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 73263.567109                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73263.567109                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 173784.229596                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 173784.229596                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 270043.293827                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 270043.293827                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 173784.229596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 74457.159395                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74488.353642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 173784.229596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 74457.159395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74488.353642                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      33361142                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     16663475                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2411195873500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             106494                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     16629068                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34407                       # Transaction distribution
system.membus.trans_dist::ReadExReq          16591173                       # Transaction distribution
system.membus.trans_dist::ReadExResp         16591173                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        106494                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     50058809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     50058809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               50058809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1066455520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1066455520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1066455520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16697667                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16697667    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16697667                       # Request fanout histogram
system.membus.reqLayer2.occupancy         66619303500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        54529567250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     38118731                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     19057464                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          85870                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        85870                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2411195873500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2327846                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     33559836                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1917289                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          309465                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         16733421                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        16733421                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1919044                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       408802                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      5755377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     51424621                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              57179998                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    122762656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1090335712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1213098368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16729126                       # Total snoops (count)
system.tol2bus.snoopTraffic                 532130176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         35790393                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002399                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.048923                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               35704523     99.76%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  85870      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           35790393                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        28483394000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1919044000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17142223000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
