Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/rac71636/Desktop/ToyProcessor/logic_ext_tbw_tb_0_isim_beh.exe -prj C:/Users/rac71636/Desktop/ToyProcessor/logic_ext_tbw_tb_0_beh.prj work.logic_ext_tbw_tb_0 work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/rac71636/Desktop/ToyProcessor/logic_ext.vf" into library work
Analyzing Verilog file "C:/Users/rac71636/Desktop/ToyProcessor/logic_ext_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module OR5
Compiling module AND2
Compiling module AND3
Compiling module AND4
Compiling module INV
Compiling module logic_ext
Compiling module logic_ext_tbw_tb_0
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable C:/Users/rac71636/Desktop/ToyProcessor/logic_ext_tbw_tb_0_isim_beh.exe
Fuse Memory Usage: 29508 KB
Fuse CPU Usage: 1185 ms
