{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574073465129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574073465129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 21:07:44 2019 " "Processing started: Mon Nov 18 21:07:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574073465129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073465129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de10_bram -c glue_riscv_32k " "Command: quartus_map --read_settings_files=on --write_settings_files=off de10_bram -c glue_riscv_32k" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073465129 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1574073466112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/altera/de10nano/i2c/i2c_hdmi_config.v 3 3 " "Found 3 design units, including 3 entities, in source file /users/dan/documents/f32c/rtl/altera/de10nano/i2c/i2c_hdmi_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "../../../../altera/de10nano/i2c/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/i2c/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485393 ""} { "Info" "ISGN_ENTITY_NAME" "2 I2C_Controller " "Found entity 2: I2C_Controller" {  } { { "../../../../altera/de10nano/i2c/I2C_Controller.v" "" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/i2c/I2C_Controller.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485393 ""} { "Info" "ISGN_ENTITY_NAME" "3 I2C_HDMI_Config " "Found entity 3: I2C_HDMI_Config" {  } { { "../../../../altera/de10nano/i2c/I2C_HDMI_Config.v" "" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/i2c/I2C_HDMI_Config.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073485393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/altera/de10nano/vgahdmi.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/altera/de10nano/vgahdmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaHdmi " "Found entity 1: vgaHdmi" {  } { { "../../../../altera/de10nano/vgaHdmi.v" "" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/vgaHdmi.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073485393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/altera/de10nano/pll_50m.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/altera/de10nano/pll_50m.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_50m " "Found entity 1: pll_50m" {  } { { "../../../../altera/de10nano/pll_50m.v" "" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/pll_50m.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073485393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/soc/spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/soc/spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi-Behavioral " "Found design unit 1: spi-Behavioral" {  } { { "../../../../soc/spi.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/spi.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485908 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "../../../../soc/spi.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/spi.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073485908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/generic/bootloader/defs_bootblock.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/dan/documents/f32c/rtl/generic/bootloader/defs_bootblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 boot_block_pack " "Found design unit 1: boot_block_pack" {  } { { "../../../../generic/bootloader/defs_bootblock.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/bootloader/defs_bootblock.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073485924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/generic/bootloader/boot_sio_rv32el.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/dan/documents/f32c/rtl/generic/bootloader/boot_sio_rv32el.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 boot_sio_rv32el " "Found design unit 1: boot_sio_rv32el" {  } { { "../../../../generic/bootloader/boot_sio_rv32el.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/bootloader/boot_sio_rv32el.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073485924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/generic/bootloader/boot_sio_mi32el.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/dan/documents/f32c/rtl/generic/bootloader/boot_sio_mi32el.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 boot_sio_mi32el " "Found design unit 1: boot_sio_mi32el" {  } { { "../../../../generic/bootloader/boot_sio_mi32el.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/bootloader/boot_sio_mi32el.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073485924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/generic/bootloader/boot_sio_mi32eb.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/dan/documents/f32c/rtl/generic/bootloader/boot_sio_mi32eb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 boot_sio_mi32eb " "Found design unit 1: boot_sio_mi32eb" {  } { { "../../../../generic/bootloader/boot_sio_mi32eb.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/bootloader/boot_sio_mi32eb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073485924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/generic/bootloader/boot_rom_mi32el.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/dan/documents/f32c/rtl/generic/bootloader/boot_rom_mi32el.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 boot_rom_mi32el " "Found design unit 1: boot_rom_mi32el" {  } { { "../../../../generic/bootloader/boot_rom_mi32el.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/bootloader/boot_rom_mi32el.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073485939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/soc/pid/simotor_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/soc/pid/simotor_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 simotor_v " "Found entity 1: simotor_v" {  } { { "../../../../soc/pid/simotor_v.v" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/pid/simotor_v.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073485939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/soc/pid/simotor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/soc/pid/simotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simotor-syn " "Found design unit 1: simotor-syn" {  } { { "../../../../soc/pid/simotor.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/pid/simotor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485939 ""} { "Info" "ISGN_ENTITY_NAME" "1 simotor " "Found entity 1: simotor" {  } { { "../../../../soc/pid/simotor.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/pid/simotor.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073485939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/soc/pid/rotary_decoder_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/soc/pid/rotary_decoder_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotary_decoder_v " "Found entity 1: rotary_decoder_v" {  } { { "../../../../soc/pid/rotary_decoder_v.v" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/pid/rotary_decoder_v.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073485939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/soc/pid/rotary_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/soc/pid/rotary_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotary_decoder-syn " "Found design unit 1: rotary_decoder-syn" {  } { { "../../../../soc/pid/rotary_decoder.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/pid/rotary_decoder.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485939 ""} { "Info" "ISGN_ENTITY_NAME" "1 rotary_decoder " "Found entity 1: rotary_decoder" {  } { { "../../../../soc/pid/rotary_decoder.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/pid/rotary_decoder.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073485939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/soc/pid/pid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/soc/pid/pid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pid-arch " "Found design unit 1: pid-arch" {  } { { "../../../../soc/pid/pid.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/pid/pid.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485955 ""} { "Info" "ISGN_ENTITY_NAME" "1 pid " "Found entity 1: pid" {  } { { "../../../../soc/pid/pid.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/pid/pid.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073485955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KP Kp ctrlpid_v.v(54) " "Verilog HDL Declaration information at ctrlpid_v.v(54): object \"KP\" differs only in case from object \"Kp\" in the same scope" {  } { { "../../../../soc/pid/ctrlpid_v.v" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/pid/ctrlpid_v.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574073485955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KI Ki ctrlpid_v.v(54) " "Verilog HDL Declaration information at ctrlpid_v.v(54): object \"KI\" differs only in case from object \"Ki\" in the same scope" {  } { { "../../../../soc/pid/ctrlpid_v.v" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/pid/ctrlpid_v.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574073485955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KD Kd ctrlpid_v.v(54) " "Verilog HDL Declaration information at ctrlpid_v.v(54): object \"KD\" differs only in case from object \"Kd\" in the same scope" {  } { { "../../../../soc/pid/ctrlpid_v.v" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/pid/ctrlpid_v.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574073485955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/soc/pid/ctrlpid_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/soc/pid/ctrlpid_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrlpid_v " "Found entity 1: ctrlpid_v" {  } { { "../../../../soc/pid/ctrlpid_v.v" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/pid/ctrlpid_v.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073485955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/soc/pid/ctrlpid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/soc/pid/ctrlpid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrlpid-syn " "Found design unit 1: ctrlpid-syn" {  } { { "../../../../soc/pid/ctrlpid.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/pid/ctrlpid.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485955 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrlpid " "Found entity 1: ctrlpid" {  } { { "../../../../soc/pid/ctrlpid.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/pid/ctrlpid.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073485955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/generic/glue_bram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/generic/glue_bram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 glue_bram-Behavioral " "Found design unit 1: glue_bram-Behavioral" {  } { { "../../../../generic/glue_bram.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485955 ""} { "Info" "ISGN_ENTITY_NAME" "1 glue_bram " "Found entity 1: glue_bram" {  } { { "../../../../generic/glue_bram.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073485955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/soc/timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/soc/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-arch " "Found design unit 1: timer-arch" {  } { { "../../../../soc/timer.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/timer.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485971 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../../../../soc/timer.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/timer.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073485971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/cpu/idecode_rv32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/cpu/idecode_rv32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 idecode_rv32-Behavioral " "Found design unit 1: idecode_rv32-Behavioral" {  } { { "../../../../cpu/idecode_rv32.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/idecode_rv32.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485971 ""} { "Info" "ISGN_ENTITY_NAME" "1 idecode_rv32 " "Found entity 1: idecode_rv32" {  } { { "../../../../cpu/idecode_rv32.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/idecode_rv32.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073485971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/cpu/idecode_mi32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/cpu/idecode_mi32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 idecode_mi32-Behavioral " "Found design unit 1: idecode_mi32-Behavioral" {  } { { "../../../../cpu/idecode_mi32.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/idecode_mi32.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485971 ""} { "Info" "ISGN_ENTITY_NAME" "1 idecode_mi32 " "Found entity 1: idecode_mi32" {  } { { "../../../../cpu/idecode_mi32.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/idecode_mi32.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073485971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/cpu/defs_rv32.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/dan/documents/f32c/rtl/cpu/defs_rv32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv32_pack " "Found design unit 1: rv32_pack" {  } { { "../../../../cpu/defs_rv32.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/defs_rv32.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073485971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/cpu/defs_mi32.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/dan/documents/f32c/rtl/cpu/defs_mi32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mi32_pack " "Found design unit 1: mi32_pack" {  } { { "../../../../cpu/defs_mi32.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/defs_mi32.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073485971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/cpu/defs_f32c.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/dan/documents/f32c/rtl/cpu/defs_f32c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f32c_pack " "Found design unit 1: f32c_pack" {  } { { "../../../../cpu/defs_f32c.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/defs_f32c.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485986 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 f32c_pack-body " "Found design unit 2: f32c_pack-body" {  } { { "../../../../cpu/defs_f32c.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/defs_f32c.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073485986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/cpu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/cpu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behavioral " "Found design unit 1: alu-Behavioral" {  } { { "../../../../cpu/alu.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/alu.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485986 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../../../cpu/alu.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/alu.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073485986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/cpu/shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/cpu/shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift-Behavioral " "Found design unit 1: shift-Behavioral" {  } { { "../../../../cpu/shift.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/shift.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485986 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "../../../../cpu/shift.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/shift.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073485986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/cpu/mul_iter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/cpu/mul_iter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul-arch_x " "Found design unit 1: mul-arch_x" {  } { { "../../../../cpu/mul_iter.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/mul_iter.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485986 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "../../../../cpu/mul_iter.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/mul_iter.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073485986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/cpu/pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/cpu/pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline-Behavioral " "Found design unit 1: pipeline-Behavioral" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485986 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073485986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073485986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/cpu/loadalign.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/cpu/loadalign.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 loadalign-Behavioral " "Found design unit 1: loadalign-Behavioral" {  } { { "../../../../cpu/loadalign.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/loadalign.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073486002 ""} { "Info" "ISGN_ENTITY_NAME" "1 loadalign " "Found entity 1: loadalign" {  } { { "../../../../cpu/loadalign.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/loadalign.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073486002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073486002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/cpu/debug.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/cpu/debug.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debug-x " "Found design unit 1: debug-x" {  } { { "../../../../cpu/debug.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/debug.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073486002 ""} { "Info" "ISGN_ENTITY_NAME" "1 debug " "Found entity 1: debug" {  } { { "../../../../cpu/debug.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/debug.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073486002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073486002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/soc/sio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/soc/sio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sio-Behavioral " "Found design unit 1: sio-Behavioral" {  } { { "../../../../soc/sio.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/sio.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073486002 ""} { "Info" "ISGN_ENTITY_NAME" "1 sio " "Found entity 1: sio" {  } { { "../../../../soc/sio.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/sio.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073486002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073486002 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../generic/bram.vhd(144) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../generic/bram.vhd(144)" {  } { { "../../../../generic/bram.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/bram.vhd" 144 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073486002 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../generic/bram.vhd(145) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../generic/bram.vhd(145)" {  } { { "../../../../generic/bram.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/bram.vhd" 145 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073486002 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../generic/bram.vhd(146) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../generic/bram.vhd(146)" {  } { { "../../../../generic/bram.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/bram.vhd" 146 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073486002 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../generic/bram.vhd(147) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../generic/bram.vhd(147)" {  } { { "../../../../generic/bram.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/bram.vhd" 147 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073486002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/generic/bram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/generic/bram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bram-x " "Found design unit 1: bram-x" {  } { { "../../../../generic/bram.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/bram.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073486002 ""} { "Info" "ISGN_ENTITY_NAME" "1 bram " "Found entity 1: bram" {  } { { "../../../../generic/bram.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/bram.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073486002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073486002 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../generic/reg1w2r.vhd(56) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../generic/reg1w2r.vhd(56)" {  } { { "../../../../generic/reg1w2r.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/reg1w2r.vhd" 56 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073486017 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../generic/reg1w2r.vhd(57) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../generic/reg1w2r.vhd(57)" {  } { { "../../../../generic/reg1w2r.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/reg1w2r.vhd" 57 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073486017 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../generic/reg1w2r.vhd(58) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../generic/reg1w2r.vhd(58)" {  } { { "../../../../generic/reg1w2r.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/reg1w2r.vhd" 58 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073486017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/generic/reg1w2r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/generic/reg1w2r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg1w2r-Behavioral " "Found design unit 1: reg1w2r-Behavioral" {  } { { "../../../../generic/reg1w2r.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/reg1w2r.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073486017 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg1w2r " "Found entity 1: reg1w2r" {  } { { "../../../../generic/reg1w2r.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/reg1w2r.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073486017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073486017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/generic/bptrace.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/generic/bptrace.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bptrace-Structure " "Found design unit 1: bptrace-Structure" {  } { { "../../../../generic/bptrace.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/bptrace.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073486017 ""} { "Info" "ISGN_ENTITY_NAME" "1 bptrace " "Found entity 1: bptrace" {  } { { "../../../../generic/bptrace.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/bptrace.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073486017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073486017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/soc/gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/soc/gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpio-arch " "Found design unit 1: gpio-arch" {  } { { "../../../../soc/gpio.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073486017 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "../../../../soc/gpio.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073486017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073486017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dan/documents/f32c/rtl/altera/de10nano/top_bram_riscv_32k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dan/documents/f32c/rtl/altera/de10nano/top_bram_riscv_32k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 glue-Behavioral " "Found design unit 1: glue-Behavioral" {  } { { "../../../../altera/de10nano/top_bram_riscv_32k.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/top_bram_riscv_32k.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073486017 ""} { "Info" "ISGN_ENTITY_NAME" "1 glue " "Found entity 1: glue" {  } { { "../../../../altera/de10nano/top_bram_riscv_32k.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/top_bram_riscv_32k.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073486017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073486017 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "glue " "Elaborating entity \"glue\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574073486267 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "glue_bram.vhd(86) " "VHDL Subtype or Type Declaration warning at glue_bram.vhd(86): subtype or type has null range" {  } { { "../../../../generic/glue_bram.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 86 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1574073486267 "|glue"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "glue_bram.vhd(87) " "VHDL Subtype or Type Declaration warning at glue_bram.vhd(87): subtype or type has null range" {  } { { "../../../../generic/glue_bram.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 87 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1574073486267 "|glue"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "top_bram_riscv_32k.vhd(160) " "VHDL warning at top_bram_riscv_32k.vhd(160): ignored assignment of value to null range" {  } { { "../../../../altera/de10nano/top_bram_riscv_32k.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/top_bram_riscv_32k.vhd" 160 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1574073486267 "|glue"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "simple_in 12 32 top_bram_riscv_32k.vhd(148) " "VHDL Incomplete Partial Association warning at top_bram_riscv_32k.vhd(148): port or argument \"simple_in\" has 12/32 unassociated elements" {  } { { "../../../../altera/de10nano/top_bram_riscv_32k.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/top_bram_riscv_32k.vhd" 148 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1574073486267 "|glue"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "simple_out 14 32 top_bram_riscv_32k.vhd(148) " "VHDL Incomplete Partial Association warning at top_bram_riscv_32k.vhd(148): port or argument \"simple_out\" has 14/32 unassociated elements" {  } { { "../../../../altera/de10nano/top_bram_riscv_32k.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/top_bram_riscv_32k.vhd" 148 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1574073486267 "|glue"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "gpio 112 128 top_bram_riscv_32k.vhd(148) " "VHDL Incomplete Partial Association warning at top_bram_riscv_32k.vhd(148): port or argument \"gpio\" has 112/128 unassociated elements" {  } { { "../../../../altera/de10nano/top_bram_riscv_32k.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/top_bram_riscv_32k.vhd" 148 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1574073486267 "|glue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaHdmi vgaHdmi:video " "Elaborating entity \"vgaHdmi\" for hierarchy \"vgaHdmi:video\"" {  } { { "../../../../altera/de10nano/top_bram_riscv_32k.vhd" "video" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/top_bram_riscv_32k.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574073486298 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vgaHdmi.v(57) " "Verilog HDL assignment warning at vgaHdmi.v(57): truncated value with size 32 to match size of target (7)" {  } { { "../../../../altera/de10nano/vgaHdmi.v" "" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/vgaHdmi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574073486361 "|glue|vgaHdmi:video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vgaHdmi.v(58) " "Verilog HDL assignment warning at vgaHdmi.v(58): truncated value with size 32 to match size of target (6)" {  } { { "../../../../altera/de10nano/vgaHdmi.v" "" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/vgaHdmi.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574073486361 "|glue|vgaHdmi:video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vgaHdmi.v(60) " "Verilog HDL assignment warning at vgaHdmi.v(60): truncated value with size 32 to match size of target (3)" {  } { { "../../../../altera/de10nano/vgaHdmi.v" "" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/vgaHdmi.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574073486361 "|glue|vgaHdmi:video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vgaHdmi.v(61) " "Verilog HDL assignment warning at vgaHdmi.v(61): truncated value with size 32 to match size of target (10)" {  } { { "../../../../altera/de10nano/vgaHdmi.v" "" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/vgaHdmi.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574073486361 "|glue|vgaHdmi:video"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_HDMI_Config I2C_HDMI_Config:I2C " "Elaborating entity \"I2C_HDMI_Config\" for hierarchy \"I2C_HDMI_Config:I2C\"" {  } { { "../../../../altera/de10nano/top_bram_riscv_32k.vhd" "I2C" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/top_bram_riscv_32k.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574073486392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_HDMI_Config:I2C\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_HDMI_Config:I2C\|I2C_Controller:u0\"" {  } { { "../../../../altera/de10nano/i2c/I2C_HDMI_Config.v" "u0" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/i2c/I2C_HDMI_Config.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574073486423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_WDATA I2C_HDMI_Config:I2C\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd " "Elaborating entity \"I2C_WRITE_WDATA\" for hierarchy \"I2C_HDMI_Config:I2C\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\"" {  } { { "../../../../altera/de10nano/i2c/I2C_Controller.v" "wrd" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/i2c/I2C_Controller.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574073486439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_50m pll_50m:clock " "Elaborating entity \"pll_50m\" for hierarchy \"pll_50m:clock\"" {  } { { "../../../../altera/de10nano/top_bram_riscv_32k.vhd" "clock" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/top_bram_riscv_32k.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574073486485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_50m:clock\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_50m:clock\|altera_pll:altera_pll_i\"" {  } { { "../../../../altera/de10nano/pll_50m.v" "altera_pll_i" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/pll_50m.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574073486532 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1574073486532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_50m:clock\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_50m:clock\|altera_pll:altera_pll_i\"" {  } { { "../../../../altera/de10nano/pll_50m.v" "" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/pll_50m.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574073486532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_50m:clock\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_50m:clock\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 25.000000 MHz " "Parameter \"output_clock_frequency1\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073486532 ""}  } { { "../../../../altera/de10nano/pll_50m.v" "" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/pll_50m.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574073486532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "glue_bram glue_bram:glue_bram " "Elaborating entity \"glue_bram\" for hierarchy \"glue_bram:glue_bram\"" {  } { { "../../../../altera/de10nano/top_bram_riscv_32k.vhd" "glue_bram" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/top_bram_riscv_32k.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574073486532 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "glue_bram.vhd(86) " "VHDL Subtype or Type Declaration warning at glue_bram.vhd(86): subtype or type has null range" {  } { { "../../../../generic/glue_bram.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 86 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1574073486532 "|glue|glue_bram:glue_bram"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "glue_bram.vhd(87) " "VHDL Subtype or Type Declaration warning at glue_bram.vhd(87): subtype or type has null range" {  } { { "../../../../generic/glue_bram.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 87 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1574073486532 "|glue|glue_bram:glue_bram"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "glue_bram.vhd(134) " "VHDL Subtype or Type Declaration warning at glue_bram.vhd(134): subtype or type has null range" {  } { { "../../../../generic/glue_bram.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 134 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1574073486532 "|glue|glue_bram:glue_bram"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "glue_bram.vhd(137) " "VHDL Subtype or Type Declaration warning at glue_bram.vhd(137): subtype or type has null range" {  } { { "../../../../generic/glue_bram.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 137 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1574073486532 "|glue|glue_bram:glue_bram"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "glue_bram.vhd(222) " "VHDL Subtype or Type Declaration warning at glue_bram.vhd(222): subtype or type has null range" {  } { { "../../../../generic/glue_bram.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 222 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1574073486532 "|glue|glue_bram:glue_bram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "icp_enable glue_bram.vhd(115) " "Verilog HDL or VHDL warning at glue_bram.vhd(115): object \"icp_enable\" assigned a value but never read" {  } { { "../../../../generic/glue_bram.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574073486532 "|glue|glue_bram:glue_bram"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "from_spi glue_bram.vhd(136) " "VHDL Signal Declaration warning at glue_bram.vhd(136): used implicit default value for signal \"from_spi\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../generic/glue_bram.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 136 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574073486532 "|glue|glue_bram:glue_bram"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sio_to_debug_data glue_bram.vhd(143) " "VHDL Signal Declaration warning at glue_bram.vhd(143): used implicit default value for signal \"sio_to_debug_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../generic/glue_bram.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 143 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574073486532 "|glue|glue_bram:glue_bram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_to_sio_data glue_bram.vhd(144) " "Verilog HDL or VHDL warning at glue_bram.vhd(144): object \"debug_to_sio_data\" assigned a value but never read" {  } { { "../../../../generic/glue_bram.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574073486532 "|glue|glue_bram:glue_bram"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "deb_sio_rx_done glue_bram.vhd(145) " "VHDL Signal Declaration warning at glue_bram.vhd(145): used implicit default value for signal \"deb_sio_rx_done\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../generic/glue_bram.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 145 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574073486532 "|glue|glue_bram:glue_bram"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "deb_sio_tx_busy glue_bram.vhd(145) " "VHDL Signal Declaration warning at glue_bram.vhd(145): used implicit default value for signal \"deb_sio_tx_busy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../generic/glue_bram.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 145 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574073486532 "|glue|glue_bram:glue_bram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deb_sio_tx_strobe glue_bram.vhd(145) " "Verilog HDL or VHDL warning at glue_bram.vhd(145): object \"deb_sio_tx_strobe\" assigned a value but never read" {  } { { "../../../../generic/glue_bram.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574073486532 "|glue|glue_bram:glue_bram"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "deb_tx glue_bram.vhd(146) " "VHDL Signal Declaration warning at glue_bram.vhd(146): used implicit default value for signal \"deb_tx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../generic/glue_bram.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 146 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574073486532 "|glue|glue_bram:glue_bram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_debug glue_bram.vhd(147) " "Verilog HDL or VHDL warning at glue_bram.vhd(147): object \"debug_debug\" assigned a value but never read" {  } { { "../../../../generic/glue_bram.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574073486532 "|glue|glue_bram:glue_bram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "io_addr_strobe glue_bram.vhd(244) " "VHDL Process Statement warning at glue_bram.vhd(244): signal \"io_addr_strobe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../generic/glue_bram.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574073486532 "|glue|glue_bram:glue_bram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dmem_write glue_bram.vhd(244) " "VHDL Process Statement warning at glue_bram.vhd(244): signal \"dmem_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../generic/glue_bram.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574073486532 "|glue|glue_bram:glue_bram"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "glue_bram.vhd(303) " "VHDL Subtype or Type Declaration warning at glue_bram.vhd(303): subtype or type has null range" {  } { { "../../../../generic/glue_bram.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 303 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1574073486532 "|glue|glue_bram:glue_bram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline glue_bram:glue_bram\|pipeline:pipeline " "Elaborating entity \"pipeline\" for hierarchy \"glue_bram:glue_bram\|pipeline:pipeline\"" {  } { { "../../../../generic/glue_bram.vhd" "pipeline" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574073486563 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "debug_debug pipeline.vhd(101) " "VHDL Signal Declaration warning at pipeline.vhd(101): used implicit default value for signal \"debug_debug\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 101 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IF_bpredict_index pipeline.vhd(115) " "VHDL Signal Declaration warning at pipeline.vhd(115): used implicit default value for signal \"IF_bpredict_index\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 115 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IF_ID_bpredict_score pipeline.vhd(122) " "VHDL Signal Declaration warning at pipeline.vhd(122): used implicit default value for signal \"IF_ID_bpredict_score\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 122 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ID_branch_likely pipeline.vhd(131) " "VHDL Signal Declaration warning at pipeline.vhd(131): used implicit default value for signal \"ID_branch_likely\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 131 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ID_jump_cycle pipeline.vhd(131) " "VHDL Signal Declaration warning at pipeline.vhd(131): used implicit default value for signal \"ID_jump_cycle\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 131 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ID_cmov_cycle pipeline.vhd(133) " "VHDL Signal Declaration warning at pipeline.vhd(133): used implicit default value for signal \"ID_cmov_cycle\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 133 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ID_cmov_condition pipeline.vhd(133) " "VHDL Signal Declaration warning at pipeline.vhd(133): used implicit default value for signal \"ID_cmov_condition\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 133 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ID_seb_seh_cycle pipeline.vhd(161) " "VHDL Signal Declaration warning at pipeline.vhd(161): used implicit default value for signal \"ID_seb_seh_cycle\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 161 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ID_seb_seh_select pipeline.vhd(162) " "VHDL Signal Declaration warning at pipeline.vhd(162): used implicit default value for signal \"ID_seb_seh_select\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 162 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_MEM_branch_cycle pipeline.vhd(231) " "Verilog HDL or VHDL warning at pipeline.vhd(231): object \"EX_MEM_branch_cycle\" assigned a value but never read" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_MEM_bpredict_score pipeline.vhd(233) " "Verilog HDL or VHDL warning at pipeline.vhd(233): object \"EX_MEM_bpredict_score\" assigned a value but never read" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_MEM_bpredict_index pipeline.vhd(236) " "Verilog HDL or VHDL warning at pipeline.vhd(236): object \"EX_MEM_bpredict_index\" assigned a value but never read" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_WB_instruction pipeline.vhd(273) " "Verilog HDL or VHDL warning at pipeline.vhd(273): object \"MEM_WB_instruction\" assigned a value but never read" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 273 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_WB_PC pipeline.vhd(274) " "Verilog HDL or VHDL warning at pipeline.vhd(274): object \"MEM_WB_PC\" assigned a value but never read" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 274 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R_cop0_config pipeline.vhd(291) " "Verilog HDL or VHDL warning at pipeline.vhd(291): object \"R_cop0_config\" assigned a value but never read" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R_cop0_EPC pipeline.vhd(292) " "Verilog HDL or VHDL warning at pipeline.vhd(292): object \"R_cop0_EPC\" assigned a value but never read" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 292 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R_cop0_BD pipeline.vhd(294) " "Verilog HDL or VHDL warning at pipeline.vhd(294): object \"R_cop0_BD\" assigned a value but never read" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 294 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R_cop0_EX_code pipeline.vhd(296) " "Verilog HDL or VHDL warning at pipeline.vhd(296): object \"R_cop0_EX_code\" assigned a value but never read" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "trace_addr pipeline.vhd(302) " "VHDL Signal Declaration warning at pipeline.vhd(302): used implicit default value for signal \"trace_addr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 302 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_trace_data pipeline.vhd(303) " "Verilog HDL or VHDL warning at pipeline.vhd(303): object \"reg_trace_data\" assigned a value but never read" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 303 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EX_eff_alu_op2 pipeline.vhd(984) " "VHDL Process Statement warning at pipeline.vhd(984): signal \"EX_eff_alu_op2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 984 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EX_from_alu_addsubx pipeline.vhd(985) " "VHDL Process Statement warning at pipeline.vhd(985): signal \"EX_from_alu_addsubx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 985 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EX_eff_alu_op2 pipeline.vhd(987) " "VHDL Process Statement warning at pipeline.vhd(987): signal \"EX_eff_alu_op2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 987 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EX_from_alu_addsubx pipeline.vhd(988) " "VHDL Process Statement warning at pipeline.vhd(988): signal \"EX_from_alu_addsubx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 988 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EX_from_alu_addsubx pipeline.vhd(990) " "VHDL Process Statement warning at pipeline.vhd(990): signal \"EX_from_alu_addsubx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 990 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EX_from_alu_addsubx pipeline.vhd(992) " "VHDL Process Statement warning at pipeline.vhd(992): signal \"EX_from_alu_addsubx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 992 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEM_running pipeline.vhd(1308) " "VHDL Process Statement warning at pipeline.vhd(1308): signal \"MEM_running\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 1308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "debug_out_data pipeline.vhd(97) " "Using initial value X (don't care) for net \"debug_out_data\" at pipeline.vhd(97)" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 97 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "debug_in_busy pipeline.vhd(96) " "Using initial value X (don't care) for net \"debug_in_busy\" at pipeline.vhd(96)" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 96 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "debug_out_strobe pipeline.vhd(98) " "Using initial value X (don't care) for net \"debug_out_strobe\" at pipeline.vhd(98)" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 98 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "debug_active pipeline.vhd(102) " "Using initial value X (don't care) for net \"debug_active\" at pipeline.vhd(102)" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 102 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ID_EX_seb_seh_select pipeline.vhd(196) " "Using initial value X (don't care) for net \"ID_EX_seb_seh_select\" at pipeline.vhd(196)" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 196 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "EX_MEM_flush_i_line pipeline.vhd(248) " "Using initial value X (don't care) for net \"EX_MEM_flush_i_line\" at pipeline.vhd(248)" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "EX_MEM_flush_d_line pipeline.vhd(248) " "Using initial value X (don't care) for net \"EX_MEM_flush_d_line\" at pipeline.vhd(248)" {  } { { "../../../../cpu/pipeline.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 248 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073486563 "|glue|glue_bram:glue_bram|pipeline:pipeline"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idecode_rv32 glue_bram:glue_bram\|pipeline:pipeline\|idecode_rv32:\\G_idecode_rv32:idecode " "Elaborating entity \"idecode_rv32\" for hierarchy \"glue_bram:glue_bram\|pipeline:pipeline\|idecode_rv32:\\G_idecode_rv32:idecode\"" {  } { { "../../../../cpu/pipeline.vhd" "\\G_idecode_rv32:idecode" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574073486579 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unsupported_instr idecode_rv32.vhd(74) " "Verilog HDL or VHDL warning at idecode_rv32.vhd(74): object \"unsupported_instr\" assigned a value but never read" {  } { { "../../../../cpu/idecode_rv32.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/idecode_rv32.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574073486579 "|glue|glue_bram:glue_bram|pipeline:pipeline|idecode_rv32:G_idecode_rv32:idecode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1w2r glue_bram:glue_bram\|pipeline:pipeline\|reg1w2r:regfile " "Elaborating entity \"reg1w2r\" for hierarchy \"glue_bram:glue_bram\|pipeline:pipeline\|reg1w2r:regfile\"" {  } { { "../../../../cpu/pipeline.vhd" "regfile" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574073486595 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 reg1w2r.vhd(77) " "VHDL Process Statement warning at reg1w2r.vhd(77): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../generic/reg1w2r.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/reg1w2r.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574073486595 "|glue|glue_bram:glue_bram|pipeline:pipeline|reg1w2r:regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 reg1w2r.vhd(78) " "VHDL Process Statement warning at reg1w2r.vhd(78): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../generic/reg1w2r.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/reg1w2r.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574073486595 "|glue|glue_bram:glue_bram|pipeline:pipeline|reg1w2r:regfile"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RD reg1w2r.vhd(79) " "VHDL Process Statement warning at reg1w2r.vhd(79): signal \"RD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../generic/reg1w2r.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/reg1w2r.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574073486595 "|glue|glue_bram:glue_bram|pipeline:pipeline|reg1w2r:regfile"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RD.data_a 0 reg1w2r.vhd(52) " "Net \"RD.data_a\" at reg1w2r.vhd(52) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../generic/reg1w2r.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/reg1w2r.vhd" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574073486595 "|glue|glue_bram:glue_bram|pipeline:pipeline|reg1w2r:regfile"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RD.waddr_a 0 reg1w2r.vhd(52) " "Net \"RD.waddr_a\" at reg1w2r.vhd(52) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../generic/reg1w2r.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/reg1w2r.vhd" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574073486595 "|glue|glue_bram:glue_bram|pipeline:pipeline|reg1w2r:regfile"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RD.we_a 0 reg1w2r.vhd(52) " "Net \"RD.we_a\" at reg1w2r.vhd(52) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../generic/reg1w2r.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/reg1w2r.vhd" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574073486595 "|glue|glue_bram:glue_bram|pipeline:pipeline|reg1w2r:regfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu glue_bram:glue_bram\|pipeline:pipeline\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"glue_bram:glue_bram\|pipeline:pipeline\|alu:alu\"" {  } { { "../../../../cpu/pipeline.vhd" "alu" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574073486595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift glue_bram:glue_bram\|pipeline:pipeline\|shift:shift " "Elaborating entity \"shift\" for hierarchy \"glue_bram:glue_bram\|pipeline:pipeline\|shift:shift\"" {  } { { "../../../../cpu/pipeline.vhd" "shift" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574073486595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loadalign glue_bram:glue_bram\|pipeline:pipeline\|loadalign:\\G_pipelined_load_aligner:loadalign " "Elaborating entity \"loadalign\" for hierarchy \"glue_bram:glue_bram\|pipeline:pipeline\|loadalign:\\G_pipelined_load_aligner:loadalign\"" {  } { { "../../../../cpu/pipeline.vhd" "\\G_pipelined_load_aligner:loadalign" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 1364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574073486610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul glue_bram:glue_bram\|pipeline:pipeline\|mul:multiplier " "Elaborating entity \"mul\" for hierarchy \"glue_bram:glue_bram\|pipeline:pipeline\|mul:multiplier\"" {  } { { "../../../../cpu/pipeline.vhd" "multiplier" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/pipeline.vhd" 1382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574073486610 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_enable mul_iter.vhd(53) " "VHDL Process Statement warning at mul_iter.vhd(53): signal \"clk_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../cpu/mul_iter.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/cpu/mul_iter.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574073486610 "|glue|glue_bram:glue_bram|pipeline:pipeline|mul:multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sio glue_bram:glue_bram\|sio:\\G_sio:0:sio_instance " "Elaborating entity \"sio\" for hierarchy \"glue_bram:glue_bram\|sio:\\G_sio:0:sio_instance\"" {  } { { "../../../../generic/glue_bram.vhd" "\\G_sio:0:sio_instance" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574073486626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst " "Elaborating entity \"gpio\" for hierarchy \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\"" {  } { { "../../../../generic/glue_bram.vhd" "\\G_gpio:0:gpio_inst" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574073486626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer glue_bram:glue_bram\|timer:\\G_timer:timer " "Elaborating entity \"timer\" for hierarchy \"glue_bram:glue_bram\|timer:\\G_timer:timer\"" {  } { { "../../../../generic/glue_bram.vhd" "\\G_timer:timer" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574073486641 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "L_fractional_next timer.vhd(84) " "VHDL Signal Declaration warning at timer.vhd(84): used implicit default value for signal \"L_fractional_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../soc/timer.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/timer.vhd" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574073486641 "|glue|glue_bram:glue_bram|timer:G_timer:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram glue_bram:glue_bram\|bram:bram " "Elaborating entity \"bram\" for hierarchy \"glue_bram:glue_bram\|bram:bram\"" {  } { { "../../../../generic/glue_bram.vhd" "bram" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574073486641 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[127\] " "Node \"glue_bram:glue_bram\|gpio\[127\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[127\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[126\] " "Node \"glue_bram:glue_bram\|gpio\[126\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[126\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[125\] " "Node \"glue_bram:glue_bram\|gpio\[125\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[125\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[124\] " "Node \"glue_bram:glue_bram\|gpio\[124\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[124\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[123\] " "Node \"glue_bram:glue_bram\|gpio\[123\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[123\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[122\] " "Node \"glue_bram:glue_bram\|gpio\[122\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[122\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[121\] " "Node \"glue_bram:glue_bram\|gpio\[121\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[121\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[120\] " "Node \"glue_bram:glue_bram\|gpio\[120\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[120\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[119\] " "Node \"glue_bram:glue_bram\|gpio\[119\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[119\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[118\] " "Node \"glue_bram:glue_bram\|gpio\[118\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[118\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[117\] " "Node \"glue_bram:glue_bram\|gpio\[117\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[117\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[116\] " "Node \"glue_bram:glue_bram\|gpio\[116\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[116\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[115\] " "Node \"glue_bram:glue_bram\|gpio\[115\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[115\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[114\] " "Node \"glue_bram:glue_bram\|gpio\[114\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[114\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[113\] " "Node \"glue_bram:glue_bram\|gpio\[113\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[113\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[112\] " "Node \"glue_bram:glue_bram\|gpio\[112\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[112\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[111\] " "Node \"glue_bram:glue_bram\|gpio\[111\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[111\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[110\] " "Node \"glue_bram:glue_bram\|gpio\[110\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[110\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[109\] " "Node \"glue_bram:glue_bram\|gpio\[109\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[109\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[108\] " "Node \"glue_bram:glue_bram\|gpio\[108\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[108\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[107\] " "Node \"glue_bram:glue_bram\|gpio\[107\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[107\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[106\] " "Node \"glue_bram:glue_bram\|gpio\[106\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[106\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[105\] " "Node \"glue_bram:glue_bram\|gpio\[105\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[105\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[104\] " "Node \"glue_bram:glue_bram\|gpio\[104\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[104\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[103\] " "Node \"glue_bram:glue_bram\|gpio\[103\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[103\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[102\] " "Node \"glue_bram:glue_bram\|gpio\[102\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[102\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[101\] " "Node \"glue_bram:glue_bram\|gpio\[101\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[101\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[100\] " "Node \"glue_bram:glue_bram\|gpio\[100\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[100\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[99\] " "Node \"glue_bram:glue_bram\|gpio\[99\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[99\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[98\] " "Node \"glue_bram:glue_bram\|gpio\[98\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[98\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[97\] " "Node \"glue_bram:glue_bram\|gpio\[97\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[97\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[96\] " "Node \"glue_bram:glue_bram\|gpio\[96\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[96\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[95\] " "Node \"glue_bram:glue_bram\|gpio\[95\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[95\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[94\] " "Node \"glue_bram:glue_bram\|gpio\[94\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[94\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[93\] " "Node \"glue_bram:glue_bram\|gpio\[93\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[93\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[92\] " "Node \"glue_bram:glue_bram\|gpio\[92\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[92\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[91\] " "Node \"glue_bram:glue_bram\|gpio\[91\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[91\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[90\] " "Node \"glue_bram:glue_bram\|gpio\[90\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[90\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[89\] " "Node \"glue_bram:glue_bram\|gpio\[89\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[89\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[88\] " "Node \"glue_bram:glue_bram\|gpio\[88\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[88\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[87\] " "Node \"glue_bram:glue_bram\|gpio\[87\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[87\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[86\] " "Node \"glue_bram:glue_bram\|gpio\[86\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[86\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[85\] " "Node \"glue_bram:glue_bram\|gpio\[85\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[85\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[84\] " "Node \"glue_bram:glue_bram\|gpio\[84\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[84\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[83\] " "Node \"glue_bram:glue_bram\|gpio\[83\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[83\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[82\] " "Node \"glue_bram:glue_bram\|gpio\[82\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[82\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[81\] " "Node \"glue_bram:glue_bram\|gpio\[81\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[81\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[80\] " "Node \"glue_bram:glue_bram\|gpio\[80\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[80\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[79\] " "Node \"glue_bram:glue_bram\|gpio\[79\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[79\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[78\] " "Node \"glue_bram:glue_bram\|gpio\[78\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[78\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[77\] " "Node \"glue_bram:glue_bram\|gpio\[77\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[77\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[76\] " "Node \"glue_bram:glue_bram\|gpio\[76\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[76\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[75\] " "Node \"glue_bram:glue_bram\|gpio\[75\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[75\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[74\] " "Node \"glue_bram:glue_bram\|gpio\[74\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[74\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[73\] " "Node \"glue_bram:glue_bram\|gpio\[73\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[73\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[72\] " "Node \"glue_bram:glue_bram\|gpio\[72\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[72\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[71\] " "Node \"glue_bram:glue_bram\|gpio\[71\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[71\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[70\] " "Node \"glue_bram:glue_bram\|gpio\[70\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[70\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[69\] " "Node \"glue_bram:glue_bram\|gpio\[69\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[69\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[68\] " "Node \"glue_bram:glue_bram\|gpio\[68\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[68\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[67\] " "Node \"glue_bram:glue_bram\|gpio\[67\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[67\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[66\] " "Node \"glue_bram:glue_bram\|gpio\[66\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[66\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[65\] " "Node \"glue_bram:glue_bram\|gpio\[65\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[65\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[64\] " "Node \"glue_bram:glue_bram\|gpio\[64\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[64\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[63\] " "Node \"glue_bram:glue_bram\|gpio\[63\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[63\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[62\] " "Node \"glue_bram:glue_bram\|gpio\[62\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[62\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[61\] " "Node \"glue_bram:glue_bram\|gpio\[61\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[61\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[60\] " "Node \"glue_bram:glue_bram\|gpio\[60\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[60\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[59\] " "Node \"glue_bram:glue_bram\|gpio\[59\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[59\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[58\] " "Node \"glue_bram:glue_bram\|gpio\[58\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[58\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[57\] " "Node \"glue_bram:glue_bram\|gpio\[57\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[57\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[56\] " "Node \"glue_bram:glue_bram\|gpio\[56\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[56\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[55\] " "Node \"glue_bram:glue_bram\|gpio\[55\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[55\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[54\] " "Node \"glue_bram:glue_bram\|gpio\[54\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[54\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[53\] " "Node \"glue_bram:glue_bram\|gpio\[53\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[53\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[52\] " "Node \"glue_bram:glue_bram\|gpio\[52\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[52\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[51\] " "Node \"glue_bram:glue_bram\|gpio\[51\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[51\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[50\] " "Node \"glue_bram:glue_bram\|gpio\[50\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[50\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[49\] " "Node \"glue_bram:glue_bram\|gpio\[49\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[49\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[48\] " "Node \"glue_bram:glue_bram\|gpio\[48\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[48\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[47\] " "Node \"glue_bram:glue_bram\|gpio\[47\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[47\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[46\] " "Node \"glue_bram:glue_bram\|gpio\[46\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[46\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[45\] " "Node \"glue_bram:glue_bram\|gpio\[45\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[45\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[44\] " "Node \"glue_bram:glue_bram\|gpio\[44\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[44\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[43\] " "Node \"glue_bram:glue_bram\|gpio\[43\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[43\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[42\] " "Node \"glue_bram:glue_bram\|gpio\[42\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[42\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[41\] " "Node \"glue_bram:glue_bram\|gpio\[41\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[41\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[40\] " "Node \"glue_bram:glue_bram\|gpio\[40\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[40\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[39\] " "Node \"glue_bram:glue_bram\|gpio\[39\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[39\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[38\] " "Node \"glue_bram:glue_bram\|gpio\[38\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[38\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[37\] " "Node \"glue_bram:glue_bram\|gpio\[37\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[37\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[36\] " "Node \"glue_bram:glue_bram\|gpio\[36\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[36\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[35\] " "Node \"glue_bram:glue_bram\|gpio\[35\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[35\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[34\] " "Node \"glue_bram:glue_bram\|gpio\[34\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[34\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[33\] " "Node \"glue_bram:glue_bram\|gpio\[33\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[33\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio\[32\] " "Node \"glue_bram:glue_bram\|gpio\[32\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../generic/glue_bram.vhd" "gpio\[32\]" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/glue_bram.vhd" 90 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[31\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[31\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[30\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[30\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[29\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[29\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[28\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[28\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[27\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[27\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[26\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[26\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[25\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[25\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[24\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[24\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[23\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[23\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[22\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[22\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[21\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[21\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487094 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[20\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[20\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487109 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[19\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[19\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487109 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[18\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[18\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487109 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[17\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[17\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487109 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[16\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[16\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487109 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[15\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[15\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487109 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[14\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[14\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487109 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[13\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[13\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487109 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[12\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[12\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487109 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[11\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[11\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487109 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[10\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[10\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487109 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[9\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[9\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487109 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[8\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[8\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487109 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[7\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[7\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487109 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[6\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[6\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487109 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[5\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[5\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487109 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[4\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[4\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487109 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[3\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[3\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487109 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[2\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[2\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487109 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[1\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[1\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487109 ""}
{ "Warning" "WSGN_WIRE_LOOP" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[0\] " "Node \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_pullup\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../../../soc/gpio.vhd" "gpio_pullup\[0\]" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 51 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1574073487109 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "glue_bram:glue_bram\|pipeline:pipeline\|reg1w2r:regfile\|R1 " "RAM logic \"glue_bram:glue_bram\|pipeline:pipeline\|reg1w2r:regfile\|R1\" is uninferred due to asynchronous read logic" {  } { { "../../../../generic/reg1w2r.vhd" "R1" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/reg1w2r.vhd" 52 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1574073487858 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "glue_bram:glue_bram\|pipeline:pipeline\|reg1w2r:regfile\|R2 " "RAM logic \"glue_bram:glue_bram\|pipeline:pipeline\|reg1w2r:regfile\|R2\" is uninferred due to asynchronous read logic" {  } { { "../../../../generic/reg1w2r.vhd" "R2" { Text "C:/Users/Dan/Documents/f32c/rtl/generic/reg1w2r.vhd" 52 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1574073487858 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "vgaHdmi:video\|mem " "RAM logic \"vgaHdmi:video\|mem\" is uninferred due to asynchronous read logic" {  } { { "../../../../altera/de10nano/vgaHdmi.v" "mem" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/vgaHdmi.v" 34 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1574073487858 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1574073487858 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[15\]~synth " "Converted tri-state buffer \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[15\]~synth\" feeding internal logic into a wire" {  } { { "../../../../soc/gpio.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574073487874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[14\]~synth " "Converted tri-state buffer \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[14\]~synth\" feeding internal logic into a wire" {  } { { "../../../../soc/gpio.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574073487874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[13\]~synth " "Converted tri-state buffer \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[13\]~synth\" feeding internal logic into a wire" {  } { { "../../../../soc/gpio.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574073487874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[12\]~synth " "Converted tri-state buffer \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[12\]~synth\" feeding internal logic into a wire" {  } { { "../../../../soc/gpio.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574073487874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[11\]~synth " "Converted tri-state buffer \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[11\]~synth\" feeding internal logic into a wire" {  } { { "../../../../soc/gpio.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574073487874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[10\]~synth " "Converted tri-state buffer \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[10\]~synth\" feeding internal logic into a wire" {  } { { "../../../../soc/gpio.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574073487874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[9\]~synth " "Converted tri-state buffer \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[9\]~synth\" feeding internal logic into a wire" {  } { { "../../../../soc/gpio.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574073487874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[8\]~synth " "Converted tri-state buffer \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[8\]~synth\" feeding internal logic into a wire" {  } { { "../../../../soc/gpio.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574073487874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[7\]~synth " "Converted tri-state buffer \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[7\]~synth\" feeding internal logic into a wire" {  } { { "../../../../soc/gpio.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574073487874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[6\]~synth " "Converted tri-state buffer \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[6\]~synth\" feeding internal logic into a wire" {  } { { "../../../../soc/gpio.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574073487874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[5\]~synth " "Converted tri-state buffer \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[5\]~synth\" feeding internal logic into a wire" {  } { { "../../../../soc/gpio.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574073487874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[4\]~synth " "Converted tri-state buffer \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[4\]~synth\" feeding internal logic into a wire" {  } { { "../../../../soc/gpio.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574073487874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[3\]~synth " "Converted tri-state buffer \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[3\]~synth\" feeding internal logic into a wire" {  } { { "../../../../soc/gpio.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574073487874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[2\]~synth " "Converted tri-state buffer \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[2\]~synth\" feeding internal logic into a wire" {  } { { "../../../../soc/gpio.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574073487874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[1\]~synth " "Converted tri-state buffer \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[1\]~synth\" feeding internal logic into a wire" {  } { { "../../../../soc/gpio.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574073487874 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[0\]~synth " "Converted tri-state buffer \"glue_bram:glue_bram\|gpio:\\G_gpio:0:gpio_inst\|gpio_phys\[0\]~synth\" feeding internal logic into a wire" {  } { { "../../../../soc/gpio.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/soc/gpio.vhd" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574073487874 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1574073487874 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "glue_bram:glue_bram\|bram:bram\|bram_0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"glue_bram:glue_bram\|bram:bram\|bram_0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/glue_riscv_32k.ram0_bram_ca943d73.hdl.mif " "Parameter INIT_FILE set to db/glue_riscv_32k.ram0_bram_ca943d73.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "glue_bram:glue_bram\|bram:bram\|bram_1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"glue_bram:glue_bram\|bram:bram\|bram_1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/glue_riscv_32k.ram1_bram_ca943d73.hdl.mif " "Parameter INIT_FILE set to db/glue_riscv_32k.ram1_bram_ca943d73.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "glue_bram:glue_bram\|bram:bram\|bram_2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"glue_bram:glue_bram\|bram:bram\|bram_2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/glue_riscv_32k.ram2_bram_ca943d73.hdl.mif " "Parameter INIT_FILE set to db/glue_riscv_32k.ram2_bram_ca943d73.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "glue_bram:glue_bram\|bram:bram\|bram_3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"glue_bram:glue_bram\|bram:bram\|bram_3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/glue_riscv_32k.ram3_bram_ca943d73.hdl.mif " "Parameter INIT_FILE set to db/glue_riscv_32k.ram3_bram_ca943d73.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574073495627 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574073495627 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1574073495627 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vgaHdmi:video\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vgaHdmi:video\|Div0\"" {  } { { "../../../../altera/de10nano/vgaHdmi.v" "Div0" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/vgaHdmi.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574073495643 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vgaHdmi:video\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vgaHdmi:video\|Div1\"" {  } { { "../../../../altera/de10nano/vgaHdmi.v" "Div1" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/vgaHdmi.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574073495643 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1574073495643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "glue_bram:glue_bram\|bram:bram\|altsyncram:bram_0_rtl_0 " "Elaborated megafunction instantiation \"glue_bram:glue_bram\|bram:bram\|altsyncram:bram_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574073495736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "glue_bram:glue_bram\|bram:bram\|altsyncram:bram_0_rtl_0 " "Instantiated megafunction \"glue_bram:glue_bram\|bram:bram\|altsyncram:bram_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/glue_riscv_32k.ram0_bram_ca943d73.hdl.mif " "Parameter \"INIT_FILE\" = \"db/glue_riscv_32k.ram0_bram_ca943d73.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495736 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574073495736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8912.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8912.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8912 " "Found entity 1: altsyncram_8912" {  } { { "db/altsyncram_8912.tdf" "" { Text "C:/Users/Dan/Documents/f32c/rtl/proj/altera/de10-nano/bram/db/altsyncram_8912.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073495799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073495799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "glue_bram:glue_bram\|bram:bram\|altsyncram:bram_1_rtl_0 " "Elaborated megafunction instantiation \"glue_bram:glue_bram\|bram:bram\|altsyncram:bram_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574073495814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "glue_bram:glue_bram\|bram:bram\|altsyncram:bram_1_rtl_0 " "Instantiated megafunction \"glue_bram:glue_bram\|bram:bram\|altsyncram:bram_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/glue_riscv_32k.ram1_bram_ca943d73.hdl.mif " "Parameter \"INIT_FILE\" = \"db/glue_riscv_32k.ram1_bram_ca943d73.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495814 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574073495814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9912.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9912.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9912 " "Found entity 1: altsyncram_9912" {  } { { "db/altsyncram_9912.tdf" "" { Text "C:/Users/Dan/Documents/f32c/rtl/proj/altera/de10-nano/bram/db/altsyncram_9912.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073495892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073495892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "glue_bram:glue_bram\|bram:bram\|altsyncram:bram_2_rtl_0 " "Elaborated megafunction instantiation \"glue_bram:glue_bram\|bram:bram\|altsyncram:bram_2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574073495908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "glue_bram:glue_bram\|bram:bram\|altsyncram:bram_2_rtl_0 " "Instantiated megafunction \"glue_bram:glue_bram\|bram:bram\|altsyncram:bram_2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/glue_riscv_32k.ram2_bram_ca943d73.hdl.mif " "Parameter \"INIT_FILE\" = \"db/glue_riscv_32k.ram2_bram_ca943d73.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495908 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574073495908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a912.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a912.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a912 " "Found entity 1: altsyncram_a912" {  } { { "db/altsyncram_a912.tdf" "" { Text "C:/Users/Dan/Documents/f32c/rtl/proj/altera/de10-nano/bram/db/altsyncram_a912.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073495970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073495970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "glue_bram:glue_bram\|bram:bram\|altsyncram:bram_3_rtl_0 " "Elaborated megafunction instantiation \"glue_bram:glue_bram\|bram:bram\|altsyncram:bram_3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574073495986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "glue_bram:glue_bram\|bram:bram\|altsyncram:bram_3_rtl_0 " "Instantiated megafunction \"glue_bram:glue_bram\|bram:bram\|altsyncram:bram_3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/glue_riscv_32k.ram3_bram_ca943d73.hdl.mif " "Parameter \"INIT_FILE\" = \"db/glue_riscv_32k.ram3_bram_ca943d73.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073495986 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574073495986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b912.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b912.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b912 " "Found entity 1: altsyncram_b912" {  } { { "db/altsyncram_b912.tdf" "" { Text "C:/Users/Dan/Documents/f32c/rtl/proj/altera/de10-nano/bram/db/altsyncram_b912.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073496064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073496064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vgaHdmi:video\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vgaHdmi:video\|lpm_divide:Div0\"" {  } { { "../../../../altera/de10nano/vgaHdmi.v" "" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/vgaHdmi.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574073496111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vgaHdmi:video\|lpm_divide:Div0 " "Instantiated megafunction \"vgaHdmi:video\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073496111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073496111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073496111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073496111 ""}  } { { "../../../../altera/de10nano/vgaHdmi.v" "" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/vgaHdmi.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574073496111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dbm " "Found entity 1: lpm_divide_dbm" {  } { { "db/lpm_divide_dbm.tdf" "" { Text "C:/Users/Dan/Documents/f32c/rtl/proj/altera/de10-nano/bram/db/lpm_divide_dbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073496189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073496189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jlh " "Found entity 1: sign_div_unsign_jlh" {  } { { "db/sign_div_unsign_jlh.tdf" "" { Text "C:/Users/Dan/Documents/f32c/rtl/proj/altera/de10-nano/bram/db/sign_div_unsign_jlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073496204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073496204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_cve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_cve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_cve " "Found entity 1: alt_u_div_cve" {  } { { "db/alt_u_div_cve.tdf" "" { Text "C:/Users/Dan/Documents/f32c/rtl/proj/altera/de10-nano/bram/db/alt_u_div_cve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574073496220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073496220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vgaHdmi:video\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"vgaHdmi:video\|lpm_divide:Div1\"" {  } { { "../../../../altera/de10nano/vgaHdmi.v" "" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/vgaHdmi.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574073496251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vgaHdmi:video\|lpm_divide:Div1 " "Instantiated megafunction \"vgaHdmi:video\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073496251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073496251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073496251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574073496251 ""}  } { { "../../../../altera/de10nano/vgaHdmi.v" "" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/vgaHdmi.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574073496251 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1574073497655 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioa\[32\] " "bidirectional pin \"gpioa\[32\]\" has no driver" {  } { { "../../../../altera/de10nano/top_bram_riscv_32k.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/top_bram_riscv_32k.vhd" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574073497983 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpioa\[33\] " "bidirectional pin \"gpioa\[33\]\" has no driver" {  } { { "../../../../altera/de10nano/top_bram_riscv_32k.vhd" "" { Text "C:/Users/Dan/Documents/f32c/rtl/altera/de10nano/top_bram_riscv_32k.vhd" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574073497983 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1574073497983 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574073505752 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "375 " "375 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574073511570 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Dan/Documents/f32c/rtl/proj/altera/de10-nano/bram/glue_riscv_32k.map.smsg " "Generated suppressed messages file C:/Users/Dan/Documents/f32c/rtl/proj/altera/de10-nano/bram/glue_riscv_32k.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073512194 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "4 0 2 0 0 " "Adding 4 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574073513146 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574073513146 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll_50m:clock\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll_50m:clock\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1574073514004 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1574073514004 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll_50m:clock\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance pll_50m:clock\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1574073514020 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1574073514020 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17490 " "Implemented 17490 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574073514768 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574073514768 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "19 " "Implemented 19 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1574073514768 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17390 " "Implemented 17390 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574073514768 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574073514768 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1574073514768 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574073514768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 228 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 228 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "799 " "Peak virtual memory: 799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574073514831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 21:08:34 2019 " "Processing ended: Mon Nov 18 21:08:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574073514831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574073514831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574073514831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574073514831 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1574073516640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574073516656 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 21:08:36 2019 " "Processing started: Mon Nov 18 21:08:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574073516656 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1574073516656 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de10_bram -c glue_riscv_32k " "Command: quartus_fit --read_settings_files=off --write_settings_files=off de10_bram -c glue_riscv_32k" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1574073516656 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1574073516812 ""}
{ "Info" "0" "" "Project  = de10_bram" {  } {  } 0 0 "Project  = de10_bram" 0 0 "Fitter" 0 0 1574073516812 ""}
{ "Info" "0" "" "Revision = glue_riscv_32k" {  } {  } 0 0 "Revision = glue_riscv_32k" 0 0 "Fitter" 0 0 1574073516812 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1574073517280 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "glue_riscv_32k 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"glue_riscv_32k\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574073517452 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574073517514 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574073517514 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll_50m:clock\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll_50m:clock\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1574073517654 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1574073517654 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574073518325 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1574073518356 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1574073518871 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1574073519058 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1574073535672 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "pll_50m:clock\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL pll_50m:clock\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1574073536094 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1574073536094 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_50m:clock\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 3425 global CLKCTRL_G4 " "pll_50m:clock\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 3425 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1574073536452 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_50m:clock\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 23 global CLKCTRL_G6 " "pll_50m:clock\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 23 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1574073536452 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1574073536452 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "glue_bram:glue_bram\|R_simple_out\[16\]~CLKENA0 8202 global CLKCTRL_G2 " "glue_bram:glue_bram\|R_simple_out\[16\]~CLKENA0 with 8202 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1574073536452 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1574073536452 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_50m~inputCLKENA0 17 global CLKCTRL_G7 " "clk_50m~inputCLKENA0 with 17 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1574073536452 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1574073536452 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574073536452 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "glue.sdc " "Synopsys Design Constraints File file not found: 'glue.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1574073538543 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1574073538543 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1574073538605 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clock\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574073538714 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clock\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574073538714 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clock\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574073538714 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clock\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574073538714 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1574073538714 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1574073538886 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1574073538886 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1574073538886 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1574073539307 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574073539338 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574073539416 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1574073539479 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1574073539479 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1574073539510 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1574073541304 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1574073541335 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574073541335 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCK " "Node \"ADC_SCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDI " "Node \"ADC_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDO " "Node \"ADC_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK2_50 " "Node \"FPGA_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK3_50 " "Node \"FPGA_CLK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_I2S " "Node \"HDMI_I2S\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_LRCLK " "Node \"HDMI_LRCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_LRCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_MCLK " "Node \"HDMI_MCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_MCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_SCLK " "Node \"HDMI_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574073541881 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1574073541881 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:23 " "Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574073541897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1574073552349 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1574073555172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:27 " "Fitter placement preparation operations ending: elapsed time is 00:01:27" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574073639959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1574073694247 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1574073750017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:56 " "Fitter placement operations ending: elapsed time is 00:00:56" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574073750017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1574073754915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+04 ns 25.2% " "5e+04 ns of routing delay (approximately 25.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1574073790078 ""}
