[2025-09-16 20:35:51] START suite=cs trace=cloud9_phase3_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase3_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2292883 heartbeat IPC: 4.361 cumulative IPC: 4.361 (Simulation time: 00 hr 00 min 35 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4385241 cumulative IPC: 4.561 (Simulation time: 00 hr 01 min 06 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4385241 cumulative IPC: 4.561 (Simulation time: 00 hr 01 min 06 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 4385242 heartbeat IPC: 4.779 cumulative IPC: 5 (Simulation time: 00 hr 01 min 06 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 15913533 heartbeat IPC: 0.8674 cumulative IPC: 0.8674 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 27604599 heartbeat IPC: 0.8554 cumulative IPC: 0.8614 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 38849156 heartbeat IPC: 0.8893 cumulative IPC: 0.8705 (Simulation time: 00 hr 04 min 36 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 50522548 heartbeat IPC: 0.8566 cumulative IPC: 0.867 (Simulation time: 00 hr 05 min 41 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 62511512 heartbeat IPC: 0.8341 cumulative IPC: 0.8602 (Simulation time: 00 hr 06 min 55 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 72545727 heartbeat IPC: 0.9966 cumulative IPC: 0.8803 (Simulation time: 00 hr 07 min 59 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 82320467 heartbeat IPC: 1.023 cumulative IPC: 0.8982 (Simulation time: 00 hr 09 min 00 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase3_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000015 cycles: 92549916 heartbeat IPC: 0.9776 cumulative IPC: 0.9074 (Simulation time: 00 hr 10 min 04 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 104649852 heartbeat IPC: 0.8265 cumulative IPC: 0.8976 (Simulation time: 00 hr 11 min 16 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 112423028 cumulative IPC: 0.8895 (Simulation time: 00 hr 12 min 31 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 112423028 cumulative IPC: 0.8895 (Simulation time: 00 hr 12 min 31 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase3_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8895 instructions: 100000003 cycles: 112423028
CPU 0 Branch Prediction Accuracy: 99% MPKI: 0.1268 Average ROB Occupancy at Mispredict: 7618
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1146
BRANCH_INDIRECT: 0.01165
BRANCH_CONDITIONAL: 0.0006
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 98230
LQ_STALL: 0
SQ_STALL: 112945


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 259.47656
REPLAY_LOAD: 110.77551
NON_REPLAY_LOAD: 16.267843

== Total ==
ADDR_TRANS: 33213
REPLAY_LOAD: 21712
NON_REPLAY_LOAD: 43305

== Counts ==
ADDR_TRANS: 128
REPLAY_LOAD: 196
NON_REPLAY_LOAD: 2662

cpu0->cpu0_STLB TOTAL        ACCESS:     362728 HIT:     359325 MISS:       3403 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     362728 HIT:     359325 MISS:       3403 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 327 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1127579 HIT:     674373 MISS:     453206 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     674522 HIT:     252904 MISS:     421618 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      37974 HIT:      13255 MISS:      24719 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     408449 HIT:     408004 MISS:        445 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       6634 HIT:        210 MISS:       6424 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 76.57 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7614733 HIT:    7566112 MISS:      48621 MSHR_MERGE:      16216
cpu0->cpu0_L1I LOAD         ACCESS:    7614733 HIT:    7566112 MISS:      48621 MSHR_MERGE:      16216
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 24.57 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   21281173 HIT:   20188123 MISS:    1093050 MSHR_MERGE:     406322
cpu0->cpu0_L1D LOAD         ACCESS:   14012967 HIT:   13102568 MISS:     910399 MSHR_MERGE:     268280
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    7260892 HIT:    7084923 MISS:     175969 MSHR_MERGE:     137994
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7314 HIT:        632 MISS:       6682 MSHR_MERGE:         48
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 60.94 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6432463 HIT:    6395752 MISS:      36711 MSHR_MERGE:      19610
cpu0->cpu0_ITLB LOAD         ACCESS:    6432463 HIT:    6395752 MISS:      36711 MSHR_MERGE:      19610
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 8.075 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   21006109 HIT:   20622357 MISS:     383752 MSHR_MERGE:      38125
cpu0->cpu0_DTLB LOAD         ACCESS:   21006109 HIT:   20622357 MISS:     383752 MSHR_MERGE:      38125
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.045 cycles
cpu0->LLC TOTAL        ACCESS:     730495 HIT:     495743 MISS:     234752 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     421618 HIT:     206628 MISS:     214990 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      24719 HIT:      11151 MISS:      13568 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     277734 HIT:     277286 MISS:        448 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6424 HIT:        678 MISS:       5746 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 93.92 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2534
  ROW_BUFFER_MISS:     231754
  AVG DBUS CONGESTED CYCLE: 7.168
Channel 0 WQ ROW_BUFFER_HIT:      11677
  ROW_BUFFER_MISS:     115283
  FULL:          0
Channel 0 REFRESHES ISSUED:       9369

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       112838        57801        81341        43460
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           10           11          120          926
  STLB miss resolved @ L2C                0            6            9           47          324
  STLB miss resolved @ LLC                0            8           16          316          461
  STLB miss resolved @ MEM                0           21           73          921         4564

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              29187           68         3504          105          288
---------------------------------------------------------------
  STLB miss resolved @ L1D               14            0            0            4           38
  STLB miss resolved @ L2C                0            1            1            0            4
  STLB miss resolved @ LLC                5            3            1            2           19
  STLB miss resolved @ MEM               45            6            1           14          226
[2025-09-16 20:48:23] END   suite=cs trace=cloud9_phase3_core2 (rc=0)
