{
"PDK": "gf180mcuD",
"STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
    "DESIGN_NAME": "sb_1__1_",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl/SRC/lb/*.v",
        "dir::../../verilog/rtl/SRC/sub_module/*.v",
        "dir::../../verilog/rtl/SRC/routing/sb_1__1_.v"
    ],
    
   "VDD_NETS": "vdd",
   "GND_NETS":"vss",
   
    "RUN_LINTER":0,
    "ROUTING_CORES":24,
    "QUIT_ON_SYNTH_CHECKS":0,
    "SYNTH_STRATEGY":"AREA 3",
    
    "CLOCK_PERIOD": 25,
    "CLOCK_PORT": "prog_clk",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 240 240",
    "PL_TARGET_DENSITY": 0.80,

    "RT_MAX_LAYER": "Metal4"

}
