// Seed: 1262217787
module module_0 (
    output id_1,
    input  id_2,
    input  id_3,
    input  id_4,
    output id_5
);
  type_9 id_6 (
      .id_0(id_4),
      .id_1(id_4),
      .id_2(id_2),
      .id_3(1)
  );
  reg   id_7 = id_1;
  logic id_8;
  assign id_1[1] = 1;
  always @(id_8 or 1 & 1) begin
    id_7 <= id_2;
    id_7 <= "";
  end
endmodule
