{"Source Block": ["hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@607:627@HdlStmIf", "    .delay_clk (delay_clk),\n    .delay_rst (delay_rst),\n    .delay_locked ());\n\n  // device clock interface (receive clock)\n  generate if (USE_SSI_CLK == 1) begin\n  ad_data_clk\n  i_clk (\n    .rst (1'd0),\n    .locked (),\n    .clk_in_p (rx_clk_in_p),\n    .clk_in_n (rx_clk_in_n),\n    .clk (l_clk));\n  end else begin\n    assign l_clk = clk;\n  end\n  endgenerate\n\nendmodule\n\n// ***************************************************************************\n"], "Clone Blocks": [["hdl/library/axi_ad9361/xilinx/axi_ad9361_cmos_if.v@597:618", "    .delay_rst (delay_rst),\n    .delay_locked ());\n\n  // device clock interface (receive clock)\n\n  generate if (USE_SSI_CLK == 1) begin\n  ad_data_clk #(\n    .SINGLE_ENDED (1))\n  i_clk (\n    .rst (1'd0),\n    .locked (),\n    .clk_in_p (rx_clk_in),\n    .clk_in_n (1'd0),\n    .clk (l_clk));\n  end else begin\n    assign l_clk = clk;\n  end\n  endgenerate\n\nendmodule\n\n// ***************************************************************************\n"]], "Diff Content": {"Delete": [[613, "  ad_data_clk\n"], [614, "  i_clk (\n"]], "Add": [[614, "  ad_data_clk i_clk (\n"]]}}