INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive/Desktop/vivado_projects/mantissa_addsub_32/mantissa_addsub_32.srcs/sources_1/new/mantissa_addsub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mantissa_addsub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive/Desktop/vivado_projects/mantissa_addsub_32/mantissa_addsub_32.srcs/sim_1/new/mantissa_addsub_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mantissa_addsub_32
