
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004330                       # Number of seconds simulated
sim_ticks                                  4330308144                       # Number of ticks simulated
final_tick                               533901652398                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 309804                       # Simulator instruction rate (inst/s)
host_op_rate                                   391888                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 330677                       # Simulator tick rate (ticks/s)
host_mem_usage                               16922664                       # Number of bytes of host memory used
host_seconds                                 13095.27                       # Real time elapsed on the host
sim_insts                                  4056970649                       # Number of instructions simulated
sim_ops                                    5131882068                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         6144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       964096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       786944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       337664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         6016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       556288                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2668160                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         6144                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         6016                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           23168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       453760                       # Number of bytes written to this memory
system.physmem.bytes_written::total            453760                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           48                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7532                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6148                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2638                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           47                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         4346                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 20845                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3545                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3545                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1418837                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    222639121                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1271041                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    181729331                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1271041                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     77976899                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1389278                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data    128463837                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               616159384                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1418837                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1271041                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1271041                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1389278                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5350197                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         104787000                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              104787000                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         104787000                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1418837                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    222639121                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1271041                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    181729331                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1271041                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     77976899                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1389278                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data    128463837                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              720946384                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                10384433                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3084838                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2532484                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206222                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1278438                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194064                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299253                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8803                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3319875                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16787773                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3084838                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493317                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3595332                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1037465                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1524663                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1632654                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91371                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      9267949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.221880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.245738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5672617     61.21%     61.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354366      3.82%     65.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          337098      3.64%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315852      3.41%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261268      2.82%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187423      2.02%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135574      1.46%     78.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209490      2.26%     80.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1794261     19.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      9267949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.297064                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.616629                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3476511                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1490056                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3436380                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        40791                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        824208                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496547                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3886                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19947303                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10533                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        824208                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3657541                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1039038                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       171872                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289098                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       286189                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19352031                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          468                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156726                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        79092                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26832204                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90146590                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90146590                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795133                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10037066                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3566                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1841                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           699820                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1894215                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1016318                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23570                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       414228                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18038214                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3455                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14605575                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23735                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5708911                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17439071                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          205                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      9267949                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.575923                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.823611                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3780958     40.80%     40.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1718866     18.55%     59.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1356225     14.63%     73.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       818541      8.83%     82.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       834986      9.01%     91.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       378547      4.08%     95.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       242582      2.62%     98.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67487      0.73%     99.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69757      0.75%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      9267949                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63475     59.59%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20106     18.87%     78.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        22942     21.54%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12007957     82.21%     82.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200417      1.37%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1546794     10.59%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848813      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14605575                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.406487                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             106523                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007293                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38609357                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23750782                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14234476                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14712098                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45932                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       661856                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          407                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          210                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       234351                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           77                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        824208                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         942951                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        19967                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18041670                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        82662                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1894215                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1016318                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1835                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         14033                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1439                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          210                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122653                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115599                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238252                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14365091                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1468372                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240484                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2303160                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019157                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834788                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.383329                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14245301                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14234476                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9200250                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24879723                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.370751                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369789                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239195                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5803529                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3250                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205378                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      8443741                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.449499                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.067585                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3856307     45.67%     45.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2046521     24.24%     69.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849487     10.06%     79.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431437      5.11%     85.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       451248      5.34%     90.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       225579      2.67%     93.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154797      1.83%     94.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89200      1.06%     95.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339165      4.02%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      8443741                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239195                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014325                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009341                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339165                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26147144                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36910172                       # The number of ROB writes
system.switch_cpus0.timesIdled                   7124                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1116484                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239195                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.038443                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.038443                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.962980                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.962980                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64941138                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19475827                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18727408                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3240                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                10384433                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3241785                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2630003                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       220606                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1346523                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1280528                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          344432                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9549                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3395797                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17869442                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3241785                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1624960                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3775285                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1161338                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        903278                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1671585                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       101778                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      9010038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.445913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.300780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         5234753     58.10%     58.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          235853      2.62%     60.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          269444      2.99%     63.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          493705      5.48%     69.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          220936      2.45%     71.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          339066      3.76%     75.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          184345      2.05%     77.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          158716      1.76%     79.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1873220     20.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      9010038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.312177                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.720791                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3584218                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       852652                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3601852                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        37774                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        933539                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       552314                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2136                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21283439                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4971                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        933539                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3780081                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         200642                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       376943                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3439469                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       279357                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20459690                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         6248                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        150086                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        79951                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1930                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     28648549                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     95302092                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     95302092                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17627990                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11020521                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4325                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2605                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           711754                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1907565                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       974987                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13762                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       361484                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19215858                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4332                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15471045                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30743                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6479772                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19417198                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          852                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      9010038                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.717090                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.911921                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3330364     36.96%     36.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1845316     20.48%     57.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1289095     14.31%     71.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       876091      9.72%     81.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       720578      8.00%     89.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       396351      4.40%     93.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       386962      4.29%     98.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        88821      0.99%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        76460      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      9010038                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         112055     77.11%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15725     10.82%     87.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17536     12.07%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12903125     83.40%     83.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       219051      1.42%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1705      0.01%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1541674      9.96%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       805490      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15471045                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.489830                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             145317                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009393                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     40128184                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25700110                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15027224                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15616362                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        30783                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       744975                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          242                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          156                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       246411                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        933539                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          87913                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10573                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19220193                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        68184                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1907565                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       974987                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2597                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7369                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          156                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       130055                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       127001                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       257056                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15182079                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1438927                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       288962                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2215217                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2150522                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            776290                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.462004                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15038930                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15027224                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9839737                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27605401                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.447091                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356442                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10331948                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12689508                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6530752                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3480                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       223469                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      8076499                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.571164                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.143553                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3368195     41.70%     41.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2117296     26.22%     67.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       866680     10.73%     78.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       433536      5.37%     84.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       444346      5.50%     89.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       175906      2.18%     91.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       192317      2.38%     94.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        98356      1.22%     95.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       379867      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      8076499                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10331948                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12689508                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1891163                       # Number of memory references committed
system.switch_cpus1.commit.loads              1162590                       # Number of loads committed
system.switch_cpus1.commit.membars               1732                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1824237                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11432338                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       258191                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       379867                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26916723                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39374911                       # The number of ROB writes
system.switch_cpus1.timesIdled                   7902                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1374395                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10331948                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12689508                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10331948                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.005080                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.005080                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.994946                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.994946                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68254502                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20774771                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19680982                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3470                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  16                       # Number of system calls
system.switch_cpus2.numCycles                10384433                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3573571                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2910927                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       241969                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1468485                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1394154                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          377991                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        10766                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3750710                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              19512649                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3573571                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1772145                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              4328011                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1242973                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        971989                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1837895                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        98348                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     10049515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.401884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.291893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5721504     56.93%     56.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          451020      4.49%     61.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          446596      4.44%     65.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          555703      5.53%     71.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          170836      1.70%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          218397      2.17%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          182592      1.82%     77.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          167373      1.67%     78.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         2135494     21.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     10049515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.344128                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.879029                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3933234                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       940957                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          4138057                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        38784                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        998476                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       605498                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          323                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      23269004                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1923                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        998476                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         4110651                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          72149                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       663755                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3997037                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       207440                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      22472502                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           33                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        129137                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        55507                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     31551539                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    104721260                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    104721260                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     19605131                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11946372                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4164                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2215                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           568547                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      2082190                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1079187                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9774                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       317241                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          21122754                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4181                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         17021503                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        35479                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      7029068                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     21236073                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          204                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     10049515                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.693764                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.903736                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3846968     38.28%     38.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2006098     19.96%     58.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1326947     13.20%     71.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       928771      9.24%     80.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       927660      9.23%     89.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       442675      4.40%     94.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       422073      4.20%     98.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        67839      0.68%     99.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        80484      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     10049515                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         107783     75.78%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         17411     12.24%     88.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17045     11.98%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     14221672     83.55%     83.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       212880      1.25%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1944      0.01%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1687670      9.91%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       897337      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      17021503                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.639136                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             142239                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008356                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     44270239                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     28156150                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     16545550                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      17163742                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        20807                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       802324                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          151                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       266703                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        998476                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          45307                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         5790                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     21126939                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        46310                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      2082190                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1079187                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2200                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4528                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          151                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       147283                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       135531                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       282814                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     16726995                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1573922                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       294508                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2440817                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2388853                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            866895                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.610776                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              16564829                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             16545550                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         10742660                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         30325535                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.593303                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354245                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     11404378                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     14058359                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      7068568                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3976                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       243778                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      9051039                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.553232                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.138564                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3823805     42.25%     42.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2355039     26.02%     68.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       958821     10.59%     78.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       519252      5.74%     84.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       457231      5.05%     89.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       186156      2.06%     91.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       207560      2.29%     94.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       122542      1.35%     95.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       420633      4.65%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      9051039                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     11404378                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      14058359                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2092332                       # Number of memory references committed
system.switch_cpus2.commit.loads              1279858                       # Number of loads committed
system.switch_cpus2.commit.membars               1976                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           2040255                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         12655206                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       290566                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       420633                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            29757125                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           43253354                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3326                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 334918                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           11404378                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             14058359                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     11404378                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.910565                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.910565                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.098219                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.098219                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        75086803                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       22992741                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       21492903                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3968                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus3.numCycles                10384433                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3315605                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2699602                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       221922                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1364374                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1283091                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          350548                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9917                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3310227                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              18318291                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3315605                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1633639                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              4031489                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1193190                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       1090475                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1620554                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        93633                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      9399275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.411068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.275829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5367786     57.11%     57.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          353192      3.76%     60.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          286063      3.04%     63.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          693084      7.37%     71.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          183730      1.95%     73.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          250563      2.67%     75.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          173843      1.85%     77.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          101182      1.08%     78.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1989832     21.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      9399275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.319286                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.764015                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3455035                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1075507                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3877040                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        24935                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        966756                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       564109                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          345                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21943766                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1691                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        966756                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3707743                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         142689                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       565411                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3644154                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       372517                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      21170335                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          466                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        149741                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       120646                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     29603799                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     98849927                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     98849927                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     18203004                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        11400761                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4503                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2727                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1042040                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1989548                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1034762                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        21618                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       310296                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19997992                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4505                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15876778                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        32935                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6860755                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     21138946                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          878                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      9399275                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.689149                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.890526                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3543160     37.70%     37.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1938988     20.63%     58.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1236324     13.15%     71.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       932146      9.92%     81.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       815231      8.67%     90.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       420550      4.47%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       363323      3.87%     98.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        71332      0.76%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        78221      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      9399275                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          94237     69.54%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             3      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         20646     15.24%     84.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        20624     15.22%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     13193893     83.10%     83.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       221656      1.40%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1774      0.01%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1585923      9.99%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       873532      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15876778                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.528902                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             135510                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008535                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     41321272                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     26863469                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15470163                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      16012288                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        60786                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       783720                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          399                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          221                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       261648                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           44                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        966756                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          86355                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9260                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     20002500                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        45359                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1989548                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1034762                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2698                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7258                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          221                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       134347                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       126421                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       260768                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15625592                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1485924                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       251182                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2336676                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2201371                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            850752                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.504713                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15480607                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15470163                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         10064018                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         28596777                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.489746                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351928                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10666987                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     13110924                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6891665                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3627                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       225610                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      8432519                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.554805                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.124906                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3514015     41.67%     41.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2226558     26.40%     68.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       899834     10.67%     78.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       517225      6.13%     84.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       412041      4.89%     89.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       171629      2.04%     91.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       201393      2.39%     94.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       100236      1.19%     95.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       389588      4.62%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      8432519                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10666987                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      13110924                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1978935                       # Number of memory references committed
system.switch_cpus3.commit.loads              1205825                       # Number of loads committed
system.switch_cpus3.commit.membars               1802                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1880707                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11816994                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       267315                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       389588                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            28045338                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           40972591                       # The number of ROB writes
system.switch_cpus3.timesIdled                   5476                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 985158                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10666987                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             13110924                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10666987                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.973511                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.973511                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.027209                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.027209                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        70301880                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       21362627                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       20238739                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3622                       # number of misc regfile writes
system.l20.replacements                          7597                       # number of replacements
system.l20.tagsinuse                       511.744959                       # Cycle average of tags in use
system.l20.total_refs                            4471                       # Total number of references to valid blocks.
system.l20.sampled_refs                          8109                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.551363                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            4.433756                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.890502                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   483.113663                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data            21.307038                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.008660                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.005646                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.943581                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.041615                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999502                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2934                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2935                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             872                       # number of Writeback hits
system.l20.Writeback_hits::total                  872                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           18                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         2952                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2953                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         2952                       # number of overall hits
system.l20.overall_hits::total                   2953                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         7502                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 7550                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data           30                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                 30                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         7532                       # number of demand (read+write) misses
system.l20.demand_misses::total                  7580                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         7532                       # number of overall misses
system.l20.overall_misses::total                 7580                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     10158044                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1250203562                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1260361606                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      4659406                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      4659406                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     10158044                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1254862968                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1265021012                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     10158044                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1254862968                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1265021012                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           49                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10436                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10485                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          872                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              872                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           49                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10484                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10533                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           49                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10484                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10533                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.979592                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.718858                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.720076                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.625000                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.625000                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.979592                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.718428                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.719643                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.979592                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.718428                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.719643                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 211625.916667                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 166649.368435                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 166935.312053                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 155313.533333                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 155313.533333                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 211625.916667                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 166604.217738                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 166889.315567                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 211625.916667                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 166604.217738                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 166889.315567                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 720                       # number of writebacks
system.l20.writebacks::total                      720                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           48                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         7502                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            7550                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data           30                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total            30                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           48                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         7532                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             7580                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           48                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         7532                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            7580                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      9611106                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1164815816                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1174426922                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      4317814                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      4317814                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      9611106                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1169133630                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1178744736                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      9611106                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1169133630                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1178744736                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.979592                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.718858                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.720076                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.625000                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.625000                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.979592                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.718428                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.719643                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.979592                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.718428                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.719643                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 200231.375000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 155267.370834                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 155553.234702                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 143927.133333                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 143927.133333                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 200231.375000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 155222.202602                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 155507.221108                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 200231.375000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 155222.202602                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 155507.221108                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          6208                       # number of replacements
system.l21.tagsinuse                       511.600152                       # Cycle average of tags in use
system.l21.total_refs                            3036                       # Total number of references to valid blocks.
system.l21.sampled_refs                          6720                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.451786                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            6.400438                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.651324                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   465.644480                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data            34.903910                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.012501                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.009085                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.909462                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.068172                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999219                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         1624                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   1626                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             845                       # number of Writeback hits
system.l21.Writeback_hits::total                  845                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           43                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   43                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         1667                       # number of demand (read+write) hits
system.l21.demand_hits::total                    1669                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         1667                       # number of overall hits
system.l21.overall_hits::total                   1669                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         6129                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 6172                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           21                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 21                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         6150                       # number of demand (read+write) misses
system.l21.demand_misses::total                  6193                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         6150                       # number of overall misses
system.l21.overall_misses::total                 6193                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      9123469                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1003373299                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1012496768                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      3826145                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      3826145                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      9123469                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1007199444                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1016322913                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      9123469                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1007199444                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1016322913                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         7753                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               7798                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          845                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              845                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           64                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               64                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         7817                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                7862                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         7817                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               7862                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.790533                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.791485                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.328125                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.328125                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.786747                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.787713                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.786747                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.787713                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 212173.697674                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 163709.136727                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 164046.786779                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 182197.380952                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 182197.380952                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 212173.697674                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 163772.267317                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 164108.334087                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 212173.697674                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 163772.267317                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 164108.334087                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 658                       # number of writebacks
system.l21.writebacks::total                      658                       # number of writebacks
system.l21.ReadReq_mshr_hits::switch_cpus1.data            2                       # number of ReadReq MSHR hits
system.l21.ReadReq_mshr_hits::total                 2                       # number of ReadReq MSHR hits
system.l21.demand_mshr_hits::switch_cpus1.data            2                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::total                  2                       # number of demand (read+write) MSHR hits
system.l21.overall_mshr_hits::switch_cpus1.data            2                       # number of overall MSHR hits
system.l21.overall_mshr_hits::total                 2                       # number of overall MSHR hits
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         6127                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            6170                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           21                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            21                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         6148                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             6191                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         6148                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            6191                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      8620630                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    930554858                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    939175488                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      3577645                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      3577645                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      8620630                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    934132503                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    942753133                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      8620630                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    934132503                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    942753133                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.790275                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.791229                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.328125                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.328125                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.786491                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.787459                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.786491                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.787459                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 200479.767442                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 151877.731027                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 152216.448622                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 170364.047619                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 170364.047619                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 200479.767442                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 151940.875569                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 152278.005653                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 200479.767442                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 151940.875569                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 152278.005653                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2687                       # number of replacements
system.l22.tagsinuse                       511.505879                       # Cycle average of tags in use
system.l22.total_refs                            7006                       # Total number of references to valid blocks.
system.l22.sampled_refs                          3198                       # Sample count of references to valid blocks.
system.l22.avg_refs                          2.190744                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks            9.884232                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     5.731075                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   423.466979                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data            72.423592                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019305                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.011194                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.827084                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.141452                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999035                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         1818                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   1819                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             966                       # number of Writeback hits
system.l22.Writeback_hits::total                  966                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           48                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         1866                       # number of demand (read+write) hits
system.l22.demand_hits::total                    1867                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         1866                       # number of overall hits
system.l22.overall_hits::total                   1867                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2639                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2682                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2639                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2682                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2639                       # number of overall misses
system.l22.overall_misses::total                 2682                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     19345671                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    402629765                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      421975436                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     19345671                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    402629765                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       421975436                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     19345671                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    402629765                       # number of overall miss cycles
system.l22.overall_miss_latency::total      421975436                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           44                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4457                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4501                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          966                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              966                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           48                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           44                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4505                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4549                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           44                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4505                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4549                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.977273                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.592102                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.595868                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.977273                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.585794                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.589580                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.977273                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.585794                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.589580                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 449899.325581                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 152569.065934                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 157336.105891                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 449899.325581                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 152569.065934                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 157336.105891                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 449899.325581                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 152569.065934                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 157336.105891                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 703                       # number of writebacks
system.l22.writebacks::total                      703                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2639                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2682                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2639                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2682                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2639                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2682                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     18857511                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    372550533                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    391408044                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     18857511                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    372550533                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    391408044                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     18857511                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    372550533                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    391408044                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.592102                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.595868                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.977273                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.585794                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.589580                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.977273                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.585794                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.589580                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 438546.767442                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 141171.100038                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 145938.868009                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 438546.767442                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 141171.100038                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 145938.868009                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 438546.767442                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 141171.100038                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 145938.868009                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          4441                       # number of replacements
system.l23.tagsinuse                       511.532857                       # Cycle average of tags in use
system.l23.total_refs                            4037                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4952                       # Sample count of references to valid blocks.
system.l23.avg_refs                          0.815226                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           11.322197                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     3.725473                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   466.533087                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data            29.952099                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.022114                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.007276                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.911197                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.058500                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999088                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         1575                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   1576                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1785                       # number of Writeback hits
system.l23.Writeback_hits::total                 1785                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           58                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   58                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         1633                       # number of demand (read+write) hits
system.l23.demand_hits::total                    1634                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         1633                       # number of overall hits
system.l23.overall_hits::total                   1634                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           47                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         4345                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 4392                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           47                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         4346                       # number of demand (read+write) misses
system.l23.demand_misses::total                  4393                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           47                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         4346                       # number of overall misses
system.l23.overall_misses::total                 4393                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     13621326                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    660674855                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      674296181                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data        66591                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total        66591                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     13621326                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    660741446                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       674362772                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     13621326                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    660741446                       # number of overall miss cycles
system.l23.overall_miss_latency::total      674362772                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           48                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5920                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5968                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1785                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1785                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           59                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               59                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           48                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5979                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                6027                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           48                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5979                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               6027                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.979167                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.733953                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.735925                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.016949                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.016949                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.979167                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.726877                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.728887                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.979167                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.726877                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.728887                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 289815.446809                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 152054.051784                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 153528.274362                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data        66591                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total        66591                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 289815.446809                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 152034.387023                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 153508.484407                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 289815.446809                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 152034.387023                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 153508.484407                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1464                       # number of writebacks
system.l23.writebacks::total                     1464                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           47                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         4345                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            4392                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           47                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         4346                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             4393                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           47                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         4346                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            4393                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     13084315                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    611048676                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    624132991                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data        55261                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total        55261                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     13084315                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    611103937                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    624188252                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     13084315                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    611103937                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    624188252                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.979167                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.733953                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.735925                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.016949                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.016949                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.979167                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.726877                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.728887                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.979167                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.726877                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.728887                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 278389.680851                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 140632.606674                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 142106.783015                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        55261                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total        55261                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 278389.680851                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 140612.962954                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 142087.013886                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 278389.680851                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 140612.962954                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 142087.013886                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               582.068679                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641274                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   590                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1697697.074576                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    43.728145                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.340534                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.070077                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862725                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.932802                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1632580                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1632580                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1632580                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1632580                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1632580                       # number of overall hits
system.cpu0.icache.overall_hits::total        1632580                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           74                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           74                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           74                       # number of overall misses
system.cpu0.icache.overall_misses::total           74                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     14650326                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     14650326                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     14650326                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     14650326                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     14650326                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     14650326                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1632654                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1632654                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1632654                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1632654                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1632654                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1632654                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 197977.378378                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 197977.378378                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 197977.378378                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 197977.378378                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 197977.378378                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 197977.378378                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           25                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           25                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           49                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     10214809                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     10214809                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     10214809                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     10214809                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     10214809                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     10214809                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 208465.489796                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 208465.489796                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 208465.489796                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 208465.489796                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 208465.489796                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 208465.489796                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10484                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174372650                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10740                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16235.814711                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.383061                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.616939                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899934                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100066                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1127978                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1127978                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778457                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778457                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1689                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1689                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1620                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1620                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1906435                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1906435                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1906435                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1906435                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        40922                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        40922                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          188                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          188                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        41110                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         41110                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        41110                       # number of overall misses
system.cpu0.dcache.overall_misses::total        41110                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   5073339983                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5073339983                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     18746597                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     18746597                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5092086580                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5092086580                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5092086580                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5092086580                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1168900                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1168900                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1689                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1689                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1947545                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1947545                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1947545                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1947545                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035009                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035009                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000241                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000241                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021109                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021109                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021109                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021109                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 123975.856092                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 123975.856092                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 99715.941489                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 99715.941489                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 123864.913160                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 123864.913160                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 123864.913160                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 123864.913160                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          872                       # number of writebacks
system.cpu0.dcache.writebacks::total              872                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        30486                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        30486                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          140                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          140                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        30626                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        30626                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        30626                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        30626                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10436                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10436                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10484                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10484                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10484                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10484                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1278396207                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1278396207                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      4843109                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      4843109                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1283239316                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1283239316                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1283239316                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1283239316                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008928                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008928                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005383                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005383                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005383                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005383                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 122498.678325                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 122498.678325                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 100898.104167                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 100898.104167                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 122399.782144                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 122399.782144                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 122399.782144                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 122399.782144                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               514.102221                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006715773                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1947225.866538                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.102221                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067472                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.823882                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1671527                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1671527                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1671527                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1671527                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1671527                       # number of overall hits
system.cpu1.icache.overall_hits::total        1671527                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           58                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           58                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           58                       # number of overall misses
system.cpu1.icache.overall_misses::total           58                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     12656673                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     12656673                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     12656673                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     12656673                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     12656673                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     12656673                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1671585                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1671585                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1671585                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1671585                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1671585                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1671585                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 218218.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 218218.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 218218.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 218218.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 218218.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 218218.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      9217888                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      9217888                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      9217888                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      9217888                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      9217888                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      9217888                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 204841.955556                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 204841.955556                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 204841.955556                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 204841.955556                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 204841.955556                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 204841.955556                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7817                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165403913                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  8073                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              20488.531277                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.687854                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.312146                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.889406                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.110594                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1119329                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1119329                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       724806                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        724806                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2525                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2525                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1735                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1735                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1844135                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1844135                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1844135                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1844135                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17143                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17143                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          223                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          223                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        17366                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17366                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        17366                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17366                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2351013921                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2351013921                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     18384382                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     18384382                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2369398303                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2369398303                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2369398303                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2369398303                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1136472                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1136472                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       725029                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       725029                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1735                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1735                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1861501                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1861501                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1861501                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1861501                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015084                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015084                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000308                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000308                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009329                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009329                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009329                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009329                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 137141.335881                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 137141.335881                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 82441.174888                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82441.174888                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 136438.921053                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 136438.921053                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 136438.921053                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 136438.921053                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          845                       # number of writebacks
system.cpu1.dcache.writebacks::total              845                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         9390                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         9390                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          159                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          159                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9549                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9549                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9549                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9549                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7753                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7753                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           64                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           64                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7817                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7817                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7817                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7817                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1024177736                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1024177736                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      4567485                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      4567485                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1028745221                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1028745221                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1028745221                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1028745221                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006822                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006822                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004199                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004199                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004199                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004199                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 132100.830130                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 132100.830130                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 71366.953125                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71366.953125                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 131603.584623                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 131603.584623                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 131603.584623                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 131603.584623                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               508.930180                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008170582                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   512                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1969083.167969                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    40.930180                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.065593                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.815593                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1837834                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1837834                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1837834                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1837834                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1837834                       # number of overall hits
system.cpu2.icache.overall_hits::total        1837834                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           61                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           61                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           61                       # number of overall misses
system.cpu2.icache.overall_misses::total           61                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     27656601                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     27656601                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     27656601                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     27656601                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     27656601                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     27656601                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1837895                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1837895                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1837895                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1837895                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1837895                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1837895                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 453386.901639                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 453386.901639                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 453386.901639                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 453386.901639                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 453386.901639                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 453386.901639                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           17                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           17                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     19468045                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     19468045                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     19468045                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     19468045                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     19468045                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     19468045                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 442455.568182                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 442455.568182                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 442455.568182                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 442455.568182                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 442455.568182                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 442455.568182                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4504                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               149119105                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4760                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              31327.543067                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   224.124038                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    31.875962                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.875485                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.124515                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1233078                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1233078                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       808175                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        808175                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2129                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2129                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1984                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1984                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      2041253                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2041253                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      2041253                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2041253                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9642                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9642                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          195                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          195                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9837                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9837                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9837                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9837                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1032558578                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1032558578                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6010728                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6010728                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1038569306                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1038569306                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1038569306                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1038569306                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1242720                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1242720                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       808370                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       808370                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2129                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2129                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1984                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1984                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      2051090                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2051090                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      2051090                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2051090                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007759                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007759                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000241                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000241                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004796                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004796                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004796                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004796                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 107089.667911                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107089.667911                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 30824.246154                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 30824.246154                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 105577.849548                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 105577.849548                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 105577.849548                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 105577.849548                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          966                       # number of writebacks
system.cpu2.dcache.writebacks::total              966                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         5185                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         5185                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          147                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          147                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         5332                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         5332                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         5332                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         5332                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4457                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4457                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           48                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4505                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4505                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4505                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4505                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    423199264                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    423199264                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1015191                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1015191                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    424214455                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    424214455                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    424214455                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    424214455                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003586                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003586                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002196                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002196                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002196                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002196                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 94951.596141                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 94951.596141                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21149.812500                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21149.812500                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 94165.250832                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 94165.250832                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 94165.250832                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 94165.250832                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               518.171478                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004837145                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   522                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1924975.373563                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    44.171478                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.070788                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.830403                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1620481                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1620481                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1620481                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1620481                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1620481                       # number of overall hits
system.cpu3.icache.overall_hits::total        1620481                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           73                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           73                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            73                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           73                       # number of overall misses
system.cpu3.icache.overall_misses::total           73                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     20290080                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     20290080                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     20290080                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     20290080                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     20290080                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     20290080                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1620554                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1620554                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1620554                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1620554                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1620554                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1620554                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000045                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000045                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 277946.301370                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 277946.301370                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 277946.301370                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 277946.301370                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 277946.301370                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 277946.301370                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           25                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           25                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           25                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           48                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           48                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           48                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     13697849                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     13697849                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     13697849                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     13697849                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     13697849                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     13697849                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 285371.854167                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 285371.854167                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 285371.854167                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 285371.854167                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 285371.854167                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 285371.854167                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5979                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158312728                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  6235                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              25390.974820                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.414999                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.585001                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884434                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115566                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1126490                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1126490                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       768767                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        768767                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2059                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2059                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1811                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1811                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1895257                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1895257                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1895257                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1895257                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        16278                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        16278                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          536                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          536                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        16814                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         16814                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        16814                       # number of overall misses
system.cpu3.dcache.overall_misses::total        16814                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2226593700                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2226593700                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     63624726                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     63624726                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2290218426                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2290218426                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2290218426                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2290218426                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1142768                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1142768                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       769303                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       769303                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2059                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2059                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1811                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1811                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1912071                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1912071                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1912071                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1912071                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014244                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014244                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000697                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000697                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008794                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008794                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008794                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008794                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 136785.458902                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 136785.458902                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 118702.847015                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 118702.847015                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 136209.017842                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 136209.017842                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 136209.017842                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 136209.017842                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       181178                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        90589                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1785                       # number of writebacks
system.cpu3.dcache.writebacks::total             1785                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        10358                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        10358                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          477                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          477                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        10835                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        10835                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        10835                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        10835                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5920                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5920                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           59                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           59                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5979                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5979                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5979                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5979                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    682121897                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    682121897                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1023156                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1023156                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    683145053                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    683145053                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    683145053                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    683145053                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005180                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005180                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003127                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003127                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003127                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003127                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 115223.293412                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 115223.293412                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 17341.627119                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 17341.627119                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 114257.409768                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 114257.409768                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 114257.409768                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 114257.409768                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
