.. _hardware4002:

4002 Hardware Characteristics
=============================

.. include:: ../../global.rst

.. rubric:: Absolute Maximum Ratings

.. list-table:: 
   :header-rows: 0

   * - Ambient Temperature Under Bias
     - 0 :superscript:`o` C to +70 :superscript:`o` C   
   * - Storage Temperature
     - -55 :superscript:`o` C to +125 :superscript:`o` C
   * - Input Voltage and Supply Voltage  |br| with respect to V :subscript:`SS`
     - +0.5 to -20 V
   * - Power Dissipation
     - 1.0 W

Note that stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device.
This is a stress rating only and functional operation of the device at these or any other conditions above
those indicated in the operational sections of this specification is not implied.

.. rubric:: D.C. and Operating Characteristics

:math:`T_{A}` = :math:`0^{o}` C to :math:`70^{o}` C 

:math:`V_{SS}` - :math:`D_{DD}`  = 15V |plusmn| 5% 

:math:`t_{\phi PW}`  = :math:`t_{\phi D1}`  = 400nsec 

logic "0" is defined as the more positive voltage (:math:`V_{IH}`, :math:`V_{OH}`)

logic "1" is defined as the more negative voltage (:math:`V_{IL}`, :math:`V_{OL}`); unless otherwise specified.

SUPPLY Current


+---------------------------------+-------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
| Symbol                          | Parameter                                 | Min                   | Limit Typical         | Max                       |  Unit             | Test Conditions                        |
+=================================+===========================================+=======================+=======================+===========================+===================+========================================+
|:math:`I_{DD}`                   | Average Supply Current                    |                       |     17                | 33                        |    mA             | :math:`T_{A}` = :math:`25^{o}` C       |
+---------------------------------+-------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
| Input Characteristics                                                                                                                                                                                                |
+---------------------------------+-------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
|:math:`I_{LI}`                   | Input Leakage Current                     |                       |                       | 10                        | :math:`{\mu}A`    | :math:`V_{IL}` - :math:`V_{DD}`        |
+---------------------------------+-------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
|:math:`V_{IH}`                   |Input High Voltage (except clocks)         | :math:`V_{SS}` -1.5   |                       | :math:`V_{SS}` +0.3       |   V               |                                        |
+---------------------------------+-------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
|:math:`V_{IL}`                   |Input Low Voltage (except clocks)          | :math:`V_{DD}`        |                       | :math:`V_{SS}` -5.5       |   V               |                                        |
+---------------------------------+-------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
|:math:`V_{IHC}`                  |Input High Voltage Clocks                  | :math:`V_{SS}` -1.5   |                       | :math:`V_{SS}` +0.3       |   V               |                                        |
+---------------------------------+-------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
|:math:`V_{ILC}`                  |Input Low Voltage Clocks                   | :math:`V_{DD}`        |                       | :math:`V_{SS}` -13.4      |   V               |                                        |
+---------------------------------+-------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
| Output Characteristics - All outputs except I/O Pins                                                                                                                                                                 |
+---------------------------------+-------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
|:math:`I_{LO}`                   |Data Bus Output Leakage Current            |                       |                       | 10                        | :math:`{\mu}A`    | :math:`V_{OUT}` = -12V                 |
+---------------------------------+-------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
|:math:`V_{OH}`                   |Output High Voltage                        | :math:`V_{SS}`-0.5V   | :math:`V_{SS}`        |                           | V                 | Capacitive Load                        |
+---------------------------------+-------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
|:math:`I_{OL}`                   |Data Lines Sinking Current                 | 8                     |  15                   |                           | mA                | :math:`V_{OUT}` = :math:`V_{SS}`       |
+---------------------------------+-------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
|:math:`V_{OL}`                   |Output Low Voltage, Data Bus, CM, Sync     | :math:`V_{SS}`-12     |                       |:math:`V_{SS}`-6.5         | V                 | :math:`I_{OL}` = 0.5mA                 |
+---------------------------------+-------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
|:math:`R_{OH}`                   |Output Resistance, Data Line 0 Level       |                       | 150                   |250                        | :math:`{\Omega}`  | :math:`V_{OUT}` = :math:`V_{SS}` - 0.5V|
+---------------------------------+-------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
| I/O Output Characteristics                                                                                                                                                                                           |
+---------------------------------+-------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
|:math:`V_{OH}`                   |Output High Voltage                        | :math:`V_{SS}` -1.5V  |                       |                           | V                 | :math:`I_{OUT}` = 0                    |
+---------------------------------+-------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
|:math:`R_{OH}`                   |I/O Output "0" Resistance                  |                       | 1.2                   | 2                         | :math:`k{\Omega}` | :math:`V_{OUT}` - :math:`V_{SS}` - 0.5V|
+---------------------------------+-------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
|:math:`I_{OL}`                   |I/O Output "1" Sink current                | 2.5                   | 5                     |                           | :math:`{\mu}A`    | :math:`V_{OUT}` - :math:`V_{SS}` - 0.5V|
+---------------------------------+-------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
|:math:`I_{OL}` :superscript:`[1]`|I/O Output "1" Sink current                | 0.8                   | 3                     |                           | :math:`{\mu}A`    |:math:`V_{OUT}` - :math:`V_{SS}` - 4.85V|
+---------------------------------+-------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
|:math:`V_{OL}`                   |I/O Output Low Voltage                     | :math:`V_{DD}`  -12   |                       |:math:`V_{SS}` -6.5        | V                 | :math:`I_{OUT}` = :math:`50{\mu}A`     |
+---------------------------------+-------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
| Capacitance                                                                                                                                                                                                          |
+---------------------------------+-------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
|:math:`C_{\phi}`                 | Clock Capacitance                         |                       | 8                     | 15                        | pF                | :math:`V_{IN}` - :math:`V_{SS}`        |
+---------------------------------+-------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
|:math:`C_{DB}`                   | Data Bus Capacitance                      |                       | 7                     | 10                        | pF                | :math:`V_{IN}` - :math:`V_{SS}`        |
+---------------------------------+-------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
|:math:`C_{IN}`                   | Input Capacitance                         |                       |                       | 10                        | pF                | :math:`V_{IN}` - :math:`V_{SS}`        |
+---------------------------------+-------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
|:math:`C_{OUT}`                  | Output Capacitance                        |                       |                       | 10                        | pF                | :math:`V_{IN}` - :math:`V_{SS}`        |
+---------------------------------+-------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+

.. note::

  [1] For Transistor-transistor logic (`TTL <https://en.wikipedia.org/wiki/Transistor–transistor_logic>`_) compatibility, use :math:`12 k{\Omega}` external resistor to :math:`V_{DD}`





.. rubric:: Typical D.C. Characteristics

.. image:: /intro/manual/images/4002-dc-characteristics.png
          :scale: 50%
          :align: center

.. rubric:: A.C. Characteristics

:math:`T_{A}` = :math:`0^{o}` C to :math:`70^{o}` C 

:math:`V_{SS}` - :math:`D_{DD}`  = 15V |plusmn| 5% 

+----------------------------------+----------------------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
| Symbol                           | Parameter                                                | Min                   | Limit Typical         | Max                       |  Unit             | Test Conditions                        |
+==================================+==========================================================+=======================+=======================+===========================+===================+========================================+
|:math:`t_{CY}`                    | Clock Period                                             | 1.35                  |                       | 2.0                       | :math:`{\mu}sec`  |                                        |
+----------------------------------+----------------------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
|:math:`t_{\phi R}`                | Clock Rise Times                                         |                       |                       | 50                        | ns                |                                        |
+----------------------------------+----------------------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
|:math:`t_{\phi F}`                | Clock Fall Times                                         |                       |                       | 50                        | ns                |                                        |
+----------------------------------+----------------------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
|:math:`t_{\phi PW}`               |Clock Width                                               | 380                   |                       | 480                       | ns                |                                        |
+----------------------------------+----------------------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
|:math:`t_{\phi D1}`               |Clock Delay :math:`t_{\phi 1}` to :math:`t_{\phi 2}`      | 400                   |                       | 550                       | ns                |                                        |
+----------------------------------+----------------------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
|:math:`t_{\phi D2}`               |Clock Delay :math:`t_{\phi 2}` to :math:`t_{\phi 1}`      | 150                   |                       |                           | ns                |                                        |
+----------------------------------+----------------------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
|:math:`t_{W}`                     |Data-In, CM, SYNC Write Time                              | 350                   | 100                   |                           | ns                |                                        |
+----------------------------------+----------------------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
|:math:`t_{H}` :superscript:`[1,3]`|Data-In, CM, SYNC Hold Time                               | 40                    | 20                    |                           | ns                |                                        |
+----------------------------------+----------------------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
|:math:`t_{OS}` :superscript:`[2]` |Set Time (Reference)                                      | 0                     |                       |                           | ns                |                                        |
+----------------------------------+----------------------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
|:math:`t_{ACC}`                   |Data-Out Access Time |br|                                 |                       |                       | |br|                      | ns  |br|          |:math:`C_{OUT}` =  |br|                 |
|                                  |Data Lines |br|                                           |                       |                       | 930 |br|                  | |br|              |500pF Data Lines     |br|               |
|                                  |SYNC |br|                                                 |                       |                       | 930 |br|                  | |br|              |500pF SYNC           |br|               |
|                                  |CM-ROM |br|                                               |                       |                       | 930 |br|                  | |br|              |160pF CM-ROM         |br|               |
|                                  |CM-RAM                                                    |                       |                       | 930                       |                   |50pF CM-RAM                             |
+----------------------------------+----------------------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
|:math:`t_{OH}`                    |Data-Out Hold Time                                        | 50                    |150                    |                           | ns                |:math:`C_{OUT}` = 20pF                  |
+----------------------------------+----------------------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+
|:math:`t_{D}`                     |I/O Output Delay                                          |                       |                       | 1500                      | ns                |:math:`C_{OUT}` = 100pF                 |
+----------------------------------+----------------------------------------------------------+-----------------------+-----------------------+---------------------------+-------------------+----------------------------------------+

.. note::
  [1] :math:`t_{H}` measured with :math:`t_{\phi R}` = 10nsec

  [2] :math:`T_{ACC}` is Data Bus, SYNC and CM-line output access time referred to the :math:`{\phi}_{2}` trailing edge which clocks these lines out. :math:`t_{OS}` is the same output access time referred to the leading edge of the next :math:`{\phi}_{2}` clock pulse.

  [3] All MCS-40 components which may transmit instruction or data to the 4004 at :math:`M_{2}` and :math:`X_{2}` always enter a float state until the 4004 takes over the data bus at :math:`X_{1}` and :math:`X_{3}` time. Therefore, the :math:`T_{H}` requirement is always insured since each component contributes :math:`10{\mu}A` of leakage current and 10pF of capacitance, which guarantees that the data bus cannot change faster than :math:`1V/{\mu}sec`


.. rubric:: 4002 Timing Diagram

.. image:: /intro/manual/images/4002-timing-diag.png
          :scale: 50%
          :align: center

.. rubric:: 4002 Timing Diagram Detail

.. image:: /intro/manual/images/4002-timing-diag-detail.png
          :scale: 50%
          :align: center
