{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 06 10:48:04 2019 " "Info: Processing started: Sat Apr 06 10:48:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Term_BCDcal -c Term_BCDcal " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Term_BCDcal -c Term_BCDcal" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "term_bcdcal.v 4 4 " "Info: Found 4 design units, including 4 entities, in source file term_bcdcal.v" { { "Info" "ISGN_ENTITY_NAME" "1 Term_BCDcal " "Info: Found entity 1: Term_BCDcal" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Calculator " "Info: Found entity 2: Calculator" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 65 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Full_Adder " "Info: Found entity 3: Full_Adder" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 76 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 Convert " "Info: Found entity 4: Convert" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 113 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Term_BCDcal " "Info: Elaborating entity \"Term_BCDcal\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "conv_right Term_BCDcal.v(12) " "Warning (10858): Verilog HDL warning at Term_BCDcal.v(12): object conv_right used but never assigned" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "conv_right 0 Term_BCDcal.v(12) " "Warning (10030): Net \"conv_right\" at Term_BCDcal.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Calculator Calculator:cal " "Info: Elaborating entity \"Calculator\" for hierarchy \"Calculator:cal\"" {  } { { "Term_BCDcal.v" "cal" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outBCD\[7..4\] Term_BCDcal.v(68) " "Warning (10034): Output port \"outBCD\[7..4\]\" at Term_BCDcal.v(68) has no driver" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder Calculator:cal\|Full_Adder:fulladd " "Info: Elaborating entity \"Full_Adder\" for hierarchy \"Calculator:cal\|Full_Adder:fulladd\"" {  } { { "Term_BCDcal.v" "fulladd" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Warning (13410): Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[5\] GND " "Warning (13410): Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[4\] GND " "Warning (13410): Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[3\] GND " "Warning (13410): Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[2\] GND " "Warning (13410): Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[1\] GND " "Warning (13410): Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[0\] GND " "Warning (13410): Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Term_BCDcal.v" "" { Text "C:/Users/ESCi/Documents/Source/COSE221-01-TermProject1/Verilog/Term_BCDcal.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Info: Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Info: Implemented 42 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Info: Implemented 52 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 06 10:48:06 2019 " "Info: Processing ended: Sat Apr 06 10:48:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
