GowinSynthesis start
Running parser ...
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\confreg.v'
Analyzing included file 'F:\GOWIN\Project\loongxin2\src\hw\config.v'("F:\GOWIN\Project\loongxin2\src\confreg.v":1)
Back to file 'F:\GOWIN\Project\loongxin2\src\confreg.v'("F:\GOWIN\Project\loongxin2\src\confreg.v":1)
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\gowin_pll\gowin_pll.v'
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\gpio.v'
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\hpet.v'
Analyzing included file 'F:\GOWIN\Project\loongxin2\src\hw\config.v'("F:\GOWIN\Project\loongxin2\src\hpet.v":1)
Back to file 'F:\GOWIN\Project\loongxin2\src\hpet.v'("F:\GOWIN\Project\loongxin2\src\hpet.v":1)
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\hw\amba\apb_mux9.v'
Analyzing included file 'F:\GOWIN\Project\loongxin2\src\hw\amba\..\config.v'("F:\GOWIN\Project\loongxin2\src\hw\amba\apb_mux9.v":1)
Back to file 'F:\GOWIN\Project\loongxin2\src\hw\amba\apb_mux9.v'("F:\GOWIN\Project\loongxin2\src\hw\amba\apb_mux9.v":1)
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\hw\amba\axi2apb.v'
Analyzing included file 'F:\GOWIN\Project\loongxin2\src\hw\config.v'("F:\GOWIN\Project\loongxin2\src\hw\amba\axi2apb.v":10)
Back to file 'F:\GOWIN\Project\loongxin2\src\hw\amba\axi2apb.v'("F:\GOWIN\Project\loongxin2\src\hw\amba\axi2apb.v":10)
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\hw\amba\axi_mux.v'
Analyzing included file 'F:\GOWIN\Project\loongxin2\src\hw\config.v'("F:\GOWIN\Project\loongxin2\src\hw\amba\axi_mux.v":1)
Back to file 'F:\GOWIN\Project\loongxin2\src\hw\amba\axi_mux.v'("F:\GOWIN\Project\loongxin2\src\hw\amba\axi_mux.v":1)
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\hw\config.v'
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v'
Analyzing included file 'F:\GOWIN\Project\loongxin2\src\hw\config.v'("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":1)
Back to file 'F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v'("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":1)
Undeclared symbol 'interrupt', assumed default net type 'wire'("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":331)
Undeclared symbol 'ljtag_prrst_src', assumed default net type 'wire'("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":401)
Undeclared symbol 'apb_valid', assumed default net type 'wire'("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":594)
Undeclared symbol 'int_o', assumed default net type 'wire'("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":783)
WARN  (EX3638) : 'int_o' is already implicitly declared on line 783("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":788)
WARN  (EX3638) : 'interrupt' is already implicitly declared on line 331("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":789)
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_top.v'
Analyzing included file 'F:\GOWIN\Project\loongxin2\src\hw\config.v'("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_top.v":1)
Back to file 'F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_top.v'("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_top.v":1)
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\hw\godson_rcg_module.v'
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\hw\io_tools.v'
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\hw\ip_repo\blk_mem_gen_0\blk_mem_gen_0.v'
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\hw\ip_repo\blk_mem_gen_1\blk_mem_gen_1.v'
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp'
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\i2c_master_bit_ctrl.v'
Analyzing included file 'F:\GOWIN\Project\loongxin2\src\hw\config.v'("F:\GOWIN\Project\loongxin2\src\i2c_master_bit_ctrl.v":45)
Back to file 'F:\GOWIN\Project\loongxin2\src\i2c_master_bit_ctrl.v'("F:\GOWIN\Project\loongxin2\src\i2c_master_bit_ctrl.v":45)
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\i2c_master_byte_ctrl.v'
Analyzing included file 'F:\GOWIN\Project\loongxin2\src\hw\config.v'("F:\GOWIN\Project\loongxin2\src\i2c_master_byte_ctrl.v":1)
Back to file 'F:\GOWIN\Project\loongxin2\src\i2c_master_byte_ctrl.v'("F:\GOWIN\Project\loongxin2\src\i2c_master_byte_ctrl.v":1)
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\i2c_slave_bit_ctrl.v'
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\i2c_slave_byte_ctrl.v'
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\i2c_top.v'
Analyzing included file 'F:\GOWIN\Project\loongxin2\src\hw\config.v'("F:\GOWIN\Project\loongxin2\src\i2c_top.v":1)
Back to file 'F:\GOWIN\Project\loongxin2\src\i2c_top.v'("F:\GOWIN\Project\loongxin2\src\i2c_top.v":1)
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\iic_dri.v'
Undeclared symbol 'scl_h2l', assumed default net type 'wire'("F:\GOWIN\Project\loongxin2\src\iic_dri.v":86)
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\io_generic_fifo.v'
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\oled_top.v'
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\pwm.v'
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\simple_spi_top.v'
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\spi_fifo4.v'
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\spi_top.v'
Undeclared symbol 'SPI_CSN1_e', assumed default net type 'wire'("F:\GOWIN\Project\loongxin2\src\spi_top.v":26)
Undeclared symbol 'SPI_CSN2_e', assumed default net type 'wire'("F:\GOWIN\Project\loongxin2\src\spi_top.v":27)
Undeclared symbol 'SPI_CSN3_e', assumed default net type 'wire'("F:\GOWIN\Project\loongxin2\src\spi_top.v":28)
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\uart_interrupt.v'
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\uart_rx.v'
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\uart_top.v'
WARN  (EX3801) : Parameter 'RBR' becomes localparam in 'UART_TOP' with formal parameter declaration list("F:\GOWIN\Project\loongxin2\src\uart_top.v":35)
WARN  (EX3801) : Parameter 'THR' becomes localparam in 'UART_TOP' with formal parameter declaration list("F:\GOWIN\Project\loongxin2\src\uart_top.v":35)
WARN  (EX3801) : Parameter 'DLL' becomes localparam in 'UART_TOP' with formal parameter declaration list("F:\GOWIN\Project\loongxin2\src\uart_top.v":35)
WARN  (EX3801) : Parameter 'IER' becomes localparam in 'UART_TOP' with formal parameter declaration list("F:\GOWIN\Project\loongxin2\src\uart_top.v":35)
WARN  (EX3801) : Parameter 'DLM' becomes localparam in 'UART_TOP' with formal parameter declaration list("F:\GOWIN\Project\loongxin2\src\uart_top.v":35)
WARN  (EX3801) : Parameter 'IIR' becomes localparam in 'UART_TOP' with formal parameter declaration list("F:\GOWIN\Project\loongxin2\src\uart_top.v":35)
WARN  (EX3801) : Parameter 'FCR' becomes localparam in 'UART_TOP' with formal parameter declaration list("F:\GOWIN\Project\loongxin2\src\uart_top.v":36)
WARN  (EX3801) : Parameter 'LCR' becomes localparam in 'UART_TOP' with formal parameter declaration list("F:\GOWIN\Project\loongxin2\src\uart_top.v":36)
WARN  (EX3801) : Parameter 'MCR' becomes localparam in 'UART_TOP' with formal parameter declaration list("F:\GOWIN\Project\loongxin2\src\uart_top.v":36)
WARN  (EX3801) : Parameter 'LSR' becomes localparam in 'UART_TOP' with formal parameter declaration list("F:\GOWIN\Project\loongxin2\src\uart_top.v":36)
WARN  (EX3801) : Parameter 'MSR' becomes localparam in 'UART_TOP' with formal parameter declaration list("F:\GOWIN\Project\loongxin2\src\uart_top.v":36)
WARN  (EX3801) : Parameter 'SCR' becomes localparam in 'UART_TOP' with formal parameter declaration list("F:\GOWIN\Project\loongxin2\src\uart_top.v":36)
WARN  (EX3801) : Parameter 'TX_FIFO_DEPTH' becomes localparam in 'UART_TOP' with formal parameter declaration list("F:\GOWIN\Project\loongxin2\src\uart_top.v":38)
WARN  (EX3801) : Parameter 'RX_FIFO_DEPTH' becomes localparam in 'UART_TOP' with formal parameter declaration list("F:\GOWIN\Project\loongxin2\src\uart_top.v":39)
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\uart_tx.v'
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\src\gowin_sp\gowin_sp.v'
Analyzing Verilog file 'F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v'
Analyzing Verilog file 'F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'
Analyzing included file 'F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":327)
Back to file 'F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":327)
Analyzing Verilog file 'F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'F:\GOWIN\Project\loongxin2\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":150)
Back to file 'F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'("F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":150)
Analyzing Verilog file 'F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'
Analyzing included file 'F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Back to file 'F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Analyzing included file 'F:\GOWIN\Project\loongxin2\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Back to file 'F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Analyzing included file 'F:\GOWIN\Project\loongxin2\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_expression.v'("F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Back to file 'F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Analyzing included file 'F:\GOWIN\Project\loongxin2\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Back to file 'F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Analyzing Verilog file 'F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'
Analyzing included file 'F:\GOWIN\Project\loongxin2\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing included file 'F:\GOWIN\Project\loongxin2\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_parameter.v'("F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing Verilog file 'F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'F:\GOWIN\Project\loongxin2\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
Compiling module 'godson_mcu_top'("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_top.v":3)
WARN  (EX3791) : Expression size 31 truncated to fit in target size 30("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_top.v":70)
WARN  (EX3791) : Expression size 24 truncated to fit in target size 23("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_top.v":77)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_top.v":81)
Compiling module 'Gowin_PLL'("F:\GOWIN\Project\loongxin2\src\gowin_pll\gowin_pll.v":10)
WARN  (EX3073) : Port 'can_high_freq' remains unconnected for this instance("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":433)
Compiling module 'godson_mcu_cpu'("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":3)
Compiling module 'Flash_64k'("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":938)
Compiling module 'Gowin_SP'("F:\GOWIN\Project\loongxin2\src\gowin_sp\gowin_sp.v":10)
Compiling module 'Dram_8k'("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":905)
Compiling module 'blk_mem_gen_1'("F:\GOWIN\Project\loongxin2\src\hw\ip_repo\blk_mem_gen_1\blk_mem_gen_1.v":10)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module '**'("F:\GOWIN\Project\loongxin2\src\hw\la132_top_pack\la132_top_gowin.vp":0)
Compiling module 'axi_slave_mux_cpu'("F:\GOWIN\Project\loongxin2\src\hw\amba\axi_mux.v":23)
Compiling module 'nb_sync_fifo_mux'("F:\GOWIN\Project\loongxin2\src\hw\amba\axi_mux.v":1981)
Extracting RAM for identifier 'fifo_ram'("F:\GOWIN\Project\loongxin2\src\hw\amba\axi_mux.v":2010)
Compiling module 'axi2apb_bridge'("F:\GOWIN\Project\loongxin2\src\hw\amba\axi2apb.v":12)
Compiling module 'apb_mux9'("F:\GOWIN\Project\loongxin2\src\hw\amba\apb_mux9.v":3)
Compiling module 'GPIO_TOP'("F:\GOWIN\Project\loongxin2\src\gpio.v":3)
WARN  (EX2420) : Latch inferred for net 'rdata[31]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
Compiling module 'GPIO_IOBUF'("F:\GOWIN\Project\loongxin2\src\hw\io_tools.v":1)
WARN  (EX1998) : Net 'gpioa_i[31]' does not have a driver("F:\GOWIN\Project\loongxin2\src\gpio.v":66)
WARN  (EX1998) : Net 'gpiob_i[31]' does not have a driver("F:\GOWIN\Project\loongxin2\src\gpio.v":69)
Compiling module 'PWM_TOP'("F:\GOWIN\Project\loongxin2\src\pwm.v":3)
WARN  (EX2420) : Latch inferred for net 'rdata[31]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
Compiling module 'HPET_TOP'("F:\GOWIN\Project\loongxin2\src\hpet.v":3)
WARN  (EX2420) : Latch inferred for net 'rdata[31]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
Compiling module 'CONFREG'("F:\GOWIN\Project\loongxin2\src\confreg.v":3)
Compiling module 'one_int_gen'("F:\GOWIN\Project\loongxin2\src\confreg.v":97)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 20 for port 'apb_paddr'("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":768)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'apb_pwdata'("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":771)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'apb_prdata'("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":772)
Compiling module 'UART_TOP'("F:\GOWIN\Project\loongxin2\src\uart_top.v":13)
Compiling module 'uart_rx'("F:\GOWIN\Project\loongxin2\src\uart_rx.v":13)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("F:\GOWIN\Project\loongxin2\src\uart_rx.v":115)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("F:\GOWIN\Project\loongxin2\src\uart_rx.v":196)
Compiling module 'uart_tx'("F:\GOWIN\Project\loongxin2\src\uart_tx.v":13)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("F:\GOWIN\Project\loongxin2\src\uart_tx.v":105)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("F:\GOWIN\Project\loongxin2\src\uart_tx.v":176)
Compiling module 'io_generic_fifo(DATA_WIDTH=9,BUFFER_DEPTH=16)'("F:\GOWIN\Project\loongxin2\src\io_generic_fifo.v":13)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("F:\GOWIN\Project\loongxin2\src\io_generic_fifo.v":53)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("F:\GOWIN\Project\loongxin2\src\io_generic_fifo.v":56)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\GOWIN\Project\loongxin2\src\io_generic_fifo.v":88)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\GOWIN\Project\loongxin2\src\io_generic_fifo.v":101)
Compiling module 'io_generic_fifo(DATA_WIDTH=8,BUFFER_DEPTH=16)'("F:\GOWIN\Project\loongxin2\src\io_generic_fifo.v":13)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("F:\GOWIN\Project\loongxin2\src\io_generic_fifo.v":53)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("F:\GOWIN\Project\loongxin2\src\io_generic_fifo.v":56)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\GOWIN\Project\loongxin2\src\io_generic_fifo.v":88)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\GOWIN\Project\loongxin2\src\io_generic_fifo.v":101)
Compiling module 'uart_interrupt(TX_FIFO_DEPTH=16,RX_FIFO_DEPTH=16)'("F:\GOWIN\Project\loongxin2\src\uart_interrupt.v":13)
WARN  (EX2420) : Latch inferred for net 'fifo_tx_data[7]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\uart_top.v":212)
Compiling module 'I2C_TOP'("F:\GOWIN\Project\loongxin2\src\i2c_top.v":3)
Compiling module 'I2C_IOBUF'("F:\GOWIN\Project\loongxin2\src\hw\io_tools.v":14)
Compiling module 'i2c_master_byte_ctrl'("F:\GOWIN\Project\loongxin2\src\i2c_master_byte_ctrl.v":2)
Compiling module 'i2c_master_bit_ctrl'("F:\GOWIN\Project\loongxin2\src\i2c_master_bit_ctrl.v":46)
Compiling module 'i2c_sync_module'("F:\GOWIN\Project\loongxin2\src\i2c_top.v":274)
WARN  (EX1998) : Net 'rxr_slave[7]' does not have a driver("F:\GOWIN\Project\loongxin2\src\i2c_top.v":38)
WARN  (EX1998) : Net 'done_slave' does not have a driver("F:\GOWIN\Project\loongxin2\src\i2c_top.v":46)
WARN  (EX1998) : Net 'slave_addressed' does not have a driver("F:\GOWIN\Project\loongxin2\src\i2c_top.v":48)
WARN  (EX1998) : Net 'slave_rw' does not have a driver("F:\GOWIN\Project\loongxin2\src\i2c_top.v":49)
WARN  (EX1998) : Net 'irxack_slave' does not have a driver("F:\GOWIN\Project\loongxin2\src\i2c_top.v":61)
WARN  (EX1998) : Net 'busy_slave' does not have a driver("F:\GOWIN\Project\loongxin2\src\i2c_top.v":66)
WARN  (EX1998) : Net 'sda_oen_slave' does not have a driver("F:\GOWIN\Project\loongxin2\src\i2c_top.v":73)
WARN  (EX1998) : Net 'scl_oen_slave' does not have a driver("F:\GOWIN\Project\loongxin2\src\i2c_top.v":75)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 3 for port 'apb_paddr'("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":813)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'apb_pwdata'("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":816)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'apb_prdata'("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":817)
Compiling module 'SPI_TOP'("F:\GOWIN\Project\loongxin2\src\spi_top.v":1)
Compiling module 'spi_fifo4'("F:\GOWIN\Project\loongxin2\src\spi_fifo4.v":3)
Extracting RAM for identifier 'mem'("F:\GOWIN\Project\loongxin2\src\spi_fifo4.v":30)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 4 for port 'apb_paddr'("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":833)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'apb_pwdata'("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":836)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'apb_prdata'("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":837)
WARN  (EX1998) : Net 's1_awready' does not have a driver("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":72)
WARN  (EX1998) : Net 's1_wready' does not have a driver("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":78)
WARN  (EX1998) : Net 's1_bid[3]' does not have a driver("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":79)
WARN  (EX1998) : Net 's1_bresp[1]' does not have a driver("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":80)
WARN  (EX1998) : Net 's1_bvalid' does not have a driver("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":81)
WARN  (EX1998) : Net 's1_arready' does not have a driver("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":92)
WARN  (EX1998) : Net 's1_rid[3]' does not have a driver("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":93)
WARN  (EX1998) : Net 's1_rdata[31]' does not have a driver("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":94)
WARN  (EX1998) : Net 's1_rresp[1]' does not have a driver("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":95)
WARN  (EX1998) : Net 's1_rlast' does not have a driver("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":96)
WARN  (EX1998) : Net 's1_rvalid' does not have a driver("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":97)
WARN  (EX1998) : Net 'apb5_prdata[31]' does not have a driver("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":255)
WARN  (EX1998) : Net 'apb8_prdata[31]' does not have a driver("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":279)
WARN  (EX1998) : Net 'interrupt[5]' does not have a driver("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":331)
WARN  (EX2565) : Input 'dcc_ram_tagv_resp_bus[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":433)
WARN  (EX2565) : Input 'dcc_ram_data_resp_bus[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":433)
WARN  (EX2565) : Input 'dcc_ram_lrud_resp_bus[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":433)
WARN  (EX2565) : Input 'icc_ram_tagv_resp_bus[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":433)
WARN  (EX2565) : Input 'icc_ram_data_resp_bus[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":433)
WARN  (EX2565) : Input 'icc_ram_lrud_resp_bus[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":433)
Compiling module 'gw_gao'("F:\GOWIN\Project\loongxin2\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Compiling module 'GW_JTAG'("F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\gw_jtag.v":1)
Compiling module '**'("F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":0)
Compiling module '**'("F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":0)
Compiling module '**'("F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Compiling module '**'("F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v":0)
Compiling module '**'("F:\GOWIN\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":0)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "godson_mcu_top"
WARN  (EX0211) : The output port "SCL" of module "godson_mcu_cpu" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_cpu.v":43)
[5%] Running netlist conversion ...
WARN  (CV0017) : Inout SDA is unused("F:\GOWIN\Project\loongxin2\src\hw\godson_mcu_top.v":41)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
WARN  (DI0003) : Latch inferred for net 'fifo_tx_data[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\uart_top.v":212)
WARN  (DI0003) : Latch inferred for net 'fifo_tx_data[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\uart_top.v":212)
WARN  (DI0003) : Latch inferred for net 'fifo_tx_data[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\uart_top.v":212)
WARN  (DI0003) : Latch inferred for net 'fifo_tx_data[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\uart_top.v":212)
WARN  (DI0003) : Latch inferred for net 'fifo_tx_data[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\uart_top.v":212)
WARN  (DI0003) : Latch inferred for net 'fifo_tx_data[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\uart_top.v":212)
WARN  (DI0003) : Latch inferred for net 'fifo_tx_data[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\uart_top.v":212)
WARN  (DI0003) : Latch inferred for net 'fifo_tx_data[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\uart_top.v":212)
WARN  (DI0003) : Latch inferred for net 'rdata[31]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[30]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[29]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[28]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[27]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[26]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[25]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[24]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[23]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[22]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[21]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[20]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[19]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[18]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[17]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[16]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[31]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[30]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[29]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[28]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[27]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[26]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[25]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[24]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[23]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[22]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[21]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[20]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[19]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[18]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[17]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[16]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[31]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[30]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[29]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[28]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[27]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[26]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[25]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[24]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[23]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[22]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[21]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[20]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[19]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[18]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[17]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[16]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\GOWIN\Project\loongxin2\src\hpet.v":75)
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "F:\GOWIN\Project\loongxin2\impl\gwsynthesis\1C102.vg" completed
[100%] Generate report file "F:\GOWIN\Project\loongxin2\impl\gwsynthesis\1C102_syn.rpt.html" completed
GowinSynthesis finish
