0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/adity/Downloads/hello/Lab 3/Lab 3.srcs/sim_1/new/testbench.sv,1739940746,systemVerilog,,,,testbench,,uvm,,,,,,
C:/Users/adity/Downloads/project_4.sim/sim_1/synth/timing/xsim/testbench_time_synth.v,1739941496,verilog,,,,controlUnit;glbl;hex_driver;load_reg;register8;register9;sync_debounce;sync_debounce_0;toplevel,,uvm,,,,,,
