var dir_23fab166bc61cab9e2b47a0a0a45ff25 =
[
    [ "ALDRAM.cpp", "_a_l_d_r_a_m_8cpp.html", null ],
    [ "ALDRAM.h", "_a_l_d_r_a_m_8h.html", [
      [ "ALDRAM", "class_a_l_d_r_a_m.html", "class_a_l_d_r_a_m" ],
      [ "TimingEntry", "struct_a_l_d_r_a_m_1_1_timing_entry.html", "struct_a_l_d_r_a_m_1_1_timing_entry" ],
      [ "OrgEntry", "struct_a_l_d_r_a_m_1_1_org_entry.html", "struct_a_l_d_r_a_m_1_1_org_entry" ],
      [ "SpeedEntry", "struct_a_l_d_r_a_m_1_1_speed_entry.html", "struct_a_l_d_r_a_m_1_1_speed_entry" ]
    ] ],
    [ "Cache.cpp", "_cache_8cpp.html", "_cache_8cpp" ],
    [ "Cache.h", "_cache_8h.html", [
      [ "Cache", "class_cache.html", "class_cache" ],
      [ "Line", "struct_cache_1_1_line.html", "struct_cache_1_1_line" ],
      [ "CacheSystem", "class_cache_system.html", "class_cache_system" ]
    ] ],
    [ "Config.cpp", "_config_8cpp.html", null ],
    [ "Config.h", "_config_8h.html", [
      [ "Config", "class_config.html", "class_config" ]
    ] ],
    [ "Controller.cpp", "_controller_8cpp.html", "_controller_8cpp" ],
    [ "Controller.h", "_controller_8h.html", "_controller_8h" ],
    [ "DDR3.cpp", "_d_d_r3_8cpp.html", null ],
    [ "DDR3.h", "_d_d_r3_8h.html", [
      [ "DDR3", "class_d_d_r3.html", "class_d_d_r3" ],
      [ "TimingEntry", "struct_d_d_r3_1_1_timing_entry.html", "struct_d_d_r3_1_1_timing_entry" ],
      [ "OrgEntry", "struct_d_d_r3_1_1_org_entry.html", "struct_d_d_r3_1_1_org_entry" ],
      [ "SpeedEntry", "struct_d_d_r3_1_1_speed_entry.html", "struct_d_d_r3_1_1_speed_entry" ]
    ] ],
    [ "DDR4.cpp", "_d_d_r4_8cpp.html", null ],
    [ "DDR4.h", "_d_d_r4_8h.html", [
      [ "DDR4", "class_d_d_r4.html", "class_d_d_r4" ],
      [ "TimingEntry", "struct_d_d_r4_1_1_timing_entry.html", "struct_d_d_r4_1_1_timing_entry" ],
      [ "OrgEntry", "struct_d_d_r4_1_1_org_entry.html", "struct_d_d_r4_1_1_org_entry" ],
      [ "SpeedEntry", "struct_d_d_r4_1_1_speed_entry.html", "struct_d_d_r4_1_1_speed_entry" ]
    ] ],
    [ "DRAM.h", "_d_r_a_m_8h.html", [
      [ "DRAM", "class_d_r_a_m.html", "class_d_r_a_m" ]
    ] ],
    [ "DSARP.cpp", "_d_s_a_r_p_8cpp.html", null ],
    [ "DSARP.h", "_d_s_a_r_p_8h.html", [
      [ "DSARP", "class_d_s_a_r_p.html", "class_d_s_a_r_p" ],
      [ "TimingEntry", "struct_d_s_a_r_p_1_1_timing_entry.html", "struct_d_s_a_r_p_1_1_timing_entry" ],
      [ "OrgEntry", "struct_d_s_a_r_p_1_1_org_entry.html", "struct_d_s_a_r_p_1_1_org_entry" ],
      [ "SpeedEntry", "struct_d_s_a_r_p_1_1_speed_entry.html", "struct_d_s_a_r_p_1_1_speed_entry" ]
    ] ],
    [ "GDDR5.cpp", "_g_d_d_r5_8cpp.html", null ],
    [ "GDDR5.h", "_g_d_d_r5_8h.html", [
      [ "GDDR5", "class_g_d_d_r5.html", "class_g_d_d_r5" ],
      [ "TimingEntry", "struct_g_d_d_r5_1_1_timing_entry.html", "struct_g_d_d_r5_1_1_timing_entry" ],
      [ "OrgEntry", "struct_g_d_d_r5_1_1_org_entry.html", "struct_g_d_d_r5_1_1_org_entry" ],
      [ "SpeedEntry", "struct_g_d_d_r5_1_1_speed_entry.html", "struct_g_d_d_r5_1_1_speed_entry" ]
    ] ],
    [ "gpu_wrapper.cpp", "gpu__wrapper_8cpp.html", "gpu__wrapper_8cpp" ],
    [ "gpu_wrapper.h", "gpu__wrapper_8h.html", [
      [ "GpuWrapper", "class_gpu_wrapper.html", "class_gpu_wrapper" ]
    ] ],
    [ "HBM.cpp", "_h_b_m_8cpp.html", null ],
    [ "HBM.h", "_h_b_m_8h.html", [
      [ "HBM", "class_h_b_m.html", "class_h_b_m" ],
      [ "TimingEntry", "struct_h_b_m_1_1_timing_entry.html", "struct_h_b_m_1_1_timing_entry" ],
      [ "OrgEntry", "struct_h_b_m_1_1_org_entry.html", "struct_h_b_m_1_1_org_entry" ],
      [ "SpeedEntry", "struct_h_b_m_1_1_speed_entry.html", "struct_h_b_m_1_1_speed_entry" ]
    ] ],
    [ "LPDDR3.cpp", "_l_p_d_d_r3_8cpp.html", null ],
    [ "LPDDR3.h", "_l_p_d_d_r3_8h.html", [
      [ "LPDDR3", "class_l_p_d_d_r3.html", "class_l_p_d_d_r3" ],
      [ "TimingEntry", "struct_l_p_d_d_r3_1_1_timing_entry.html", "struct_l_p_d_d_r3_1_1_timing_entry" ],
      [ "OrgEntry", "struct_l_p_d_d_r3_1_1_org_entry.html", "struct_l_p_d_d_r3_1_1_org_entry" ],
      [ "SpeedEntry", "struct_l_p_d_d_r3_1_1_speed_entry.html", "struct_l_p_d_d_r3_1_1_speed_entry" ]
    ] ],
    [ "LPDDR4.cpp", "_l_p_d_d_r4_8cpp.html", null ],
    [ "LPDDR4.h", "_l_p_d_d_r4_8h.html", [
      [ "LPDDR4", "class_l_p_d_d_r4.html", "class_l_p_d_d_r4" ],
      [ "TimingEntry", "struct_l_p_d_d_r4_1_1_timing_entry.html", "struct_l_p_d_d_r4_1_1_timing_entry" ],
      [ "OrgEntry", "struct_l_p_d_d_r4_1_1_org_entry.html", "struct_l_p_d_d_r4_1_1_org_entry" ],
      [ "SpeedEntry", "struct_l_p_d_d_r4_1_1_speed_entry.html", "struct_l_p_d_d_r4_1_1_speed_entry" ]
    ] ],
    [ "Memory.h", "_memory_8h.html", "_memory_8h" ],
    [ "MemoryFactory.cpp", "_memory_factory_8cpp.html", "_memory_factory_8cpp" ],
    [ "MemoryFactory.h", "_memory_factory_8h.html", [
      [ "MemoryFactory", "class_memory_factory.html", "class_memory_factory" ]
    ] ],
    [ "Refresh.cpp", "_refresh_8cpp.html", "_refresh_8cpp" ],
    [ "Refresh.h", "_refresh_8h.html", [
      [ "Refresh", "class_refresh.html", "class_refresh" ]
    ] ],
    [ "Request.h", "_request_8h.html", [
      [ "Request", "class_request.html", "class_request" ]
    ] ],
    [ "SALP.cpp", "_s_a_l_p_8cpp.html", null ],
    [ "SALP.h", "_s_a_l_p_8h.html", [
      [ "SALP", "class_s_a_l_p.html", "class_s_a_l_p" ],
      [ "TimingEntry", "struct_s_a_l_p_1_1_timing_entry.html", "struct_s_a_l_p_1_1_timing_entry" ],
      [ "OrgEntry", "struct_s_a_l_p_1_1_org_entry.html", "struct_s_a_l_p_1_1_org_entry" ],
      [ "SpeedEntry", "struct_s_a_l_p_1_1_speed_entry.html", "struct_s_a_l_p_1_1_speed_entry" ]
    ] ],
    [ "Scheduler.c", "_scheduler_8c.html", null ],
    [ "Scheduler.h", "_scheduler_8h.html", [
      [ "Scheduler", "class_scheduler.html", "class_scheduler" ],
      [ "RowPolicy", "class_row_policy.html", "class_row_policy" ],
      [ "RowTable", "class_row_table.html", "class_row_table" ],
      [ "Entry", "struct_row_table_1_1_entry.html", "struct_row_table_1_1_entry" ]
    ] ],
    [ "SpeedyController.h", "_speedy_controller_8h.html", [
      [ "SpeedyController", "class_speedy_controller.html", "class_speedy_controller" ],
      [ "compair_depart_clk", "class_speedy_controller_1_1compair__depart__clk.html", "class_speedy_controller_1_1compair__depart__clk" ]
    ] ],
    [ "Statistics.h", "_statistics_8h.html", "_statistics_8h" ],
    [ "StatType.cpp", "_stat_type_8cpp.html", "_stat_type_8cpp" ],
    [ "StatType.h", "_stat_type_8h.html", "_stat_type_8h" ],
    [ "TLDRAM.cpp", "_t_l_d_r_a_m_8cpp.html", null ],
    [ "TLDRAM.h", "_t_l_d_r_a_m_8h.html", [
      [ "TLDRAM", "class_t_l_d_r_a_m.html", "class_t_l_d_r_a_m" ],
      [ "TimingEntry", "struct_t_l_d_r_a_m_1_1_timing_entry.html", "struct_t_l_d_r_a_m_1_1_timing_entry" ],
      [ "OrgEntry", "struct_t_l_d_r_a_m_1_1_org_entry.html", "struct_t_l_d_r_a_m_1_1_org_entry" ],
      [ "SpeedEntry", "struct_t_l_d_r_a_m_1_1_speed_entry.html", "struct_t_l_d_r_a_m_1_1_speed_entry" ]
    ] ],
    [ "WideIO.cpp", "_wide_i_o_8cpp.html", null ],
    [ "WideIO.h", "_wide_i_o_8h.html", [
      [ "WideIO", "class_wide_i_o.html", "class_wide_i_o" ],
      [ "TimingEntry", "struct_wide_i_o_1_1_timing_entry.html", "struct_wide_i_o_1_1_timing_entry" ],
      [ "OrgEntry", "struct_wide_i_o_1_1_org_entry.html", "struct_wide_i_o_1_1_org_entry" ],
      [ "SpeedEntry", "struct_wide_i_o_1_1_speed_entry.html", "struct_wide_i_o_1_1_speed_entry" ]
    ] ],
    [ "WideIO2.cpp", "_wide_i_o2_8cpp.html", null ],
    [ "WideIO2.h", "_wide_i_o2_8h.html", [
      [ "WideIO2", "class_wide_i_o2.html", "class_wide_i_o2" ],
      [ "TimingEntry", "struct_wide_i_o2_1_1_timing_entry.html", "struct_wide_i_o2_1_1_timing_entry" ],
      [ "OrgEntry", "struct_wide_i_o2_1_1_org_entry.html", "struct_wide_i_o2_1_1_org_entry" ],
      [ "SpeedEntry", "struct_wide_i_o2_1_1_speed_entry.html", "struct_wide_i_o2_1_1_speed_entry" ]
    ] ]
];