{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715551530497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715551530497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 15:05:30 2024 " "Processing started: Sun May 12 15:05:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715551530497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551530497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off getting-started -c getting-started " "Command: quartus_map --read_settings_files=on --write_settings_files=off getting-started -c getting-started" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551530497 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715551530796 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715551530796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/getting-started.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/getting-started.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 getting-started " "Found entity 1: getting-started" {  } { { "output_files/getting-started.bdf" "" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715551537365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551537365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715551537366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551537366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/vs_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/vs_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VS_Counter " "Found entity 1: VS_Counter" {  } { { "output_files/VS_Counter.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/VS_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715551537367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551537367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/hs_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/hs_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 HS_Counter " "Found entity 1: HS_Counter" {  } { { "output_files/HS_Counter.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/HS_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715551537368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551537368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/v_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/v_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 V_Sync " "Found entity 1: V_Sync" {  } { { "output_files/V_Sync.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/V_Sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715551537369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551537369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/h_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/h_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 H_Sync " "Found entity 1: H_Sync" {  } { { "output_files/H_Sync.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/H_Sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715551537371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551537371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/display_ready.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/display_ready.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_Ready " "Found entity 1: Display_Ready" {  } { { "output_files/Display_Ready.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/Display_Ready.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715551537372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551537372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/assignrgbtopins.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/assignrgbtopins.v" { { "Info" "ISGN_ENTITY_NAME" "1 AssignRGBToPins " "Found entity 1: AssignRGBToPins" {  } { { "output_files/AssignRGBToPins.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/AssignRGBToPins.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715551537373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551537373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/displaylines.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/displaylines.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayLines " "Found entity 1: DisplayLines" {  } { { "output_files/DisplayLines.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/DisplayLines.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715551537374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551537374 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "getting-started " "Elaborating entity \"getting-started\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715551537408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "V_Sync V_Sync:inst5 " "Elaborating entity \"V_Sync\" for hierarchy \"V_Sync:inst5\"" {  } { { "output_files/getting-started.bdf" "inst5" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 224 1112 1264 304 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715551537416 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data V_Sync.v(13) " "Verilog HDL Always Construct warning at V_Sync.v(13): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "output_files/V_Sync.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/V_Sync.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1715551537417 "|getting-started|V_Sync:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst2 " "Elaborating entity \"pll\" for hierarchy \"pll:inst2\"" {  } { { "output_files/getting-started.bdf" "inst2" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 72 240 496 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715551537428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst2\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715551537463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst2\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715551537473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst2\|altpll:altpll_component " "Instantiated megafunction \"pll:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2000 " "Parameter \"clk0_divide_by\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715551537473 ""}  } { { "pll.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715551537473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715551537508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551537508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:inst2\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:inst2\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715551537508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VS_Counter VS_Counter:inst3 " "Elaborating entity \"VS_Counter\" for hierarchy \"VS_Counter:inst3\"" {  } { { "output_files/getting-started.bdf" "inst3" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 240 848 1016 352 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715551537514 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VS_Counter.v(16) " "Verilog HDL assignment warning at VS_Counter.v(16): truncated value with size 32 to match size of target (10)" {  } { { "output_files/VS_Counter.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/VS_Counter.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715551537514 "|getting-started|VS_Counter:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HS_Counter HS_Counter:inst4 " "Elaborating entity \"HS_Counter\" for hierarchy \"HS_Counter:inst4\"" {  } { { "output_files/getting-started.bdf" "inst4" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 272 584 744 352 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715551537520 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HS_Counter.v(17) " "Verilog HDL assignment warning at HS_Counter.v(17): truncated value with size 32 to match size of target (10)" {  } { { "output_files/HS_Counter.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/HS_Counter.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715551537520 "|getting-started|HS_Counter:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H_Sync H_Sync:inst6 " "Elaborating entity \"H_Sync\" for hierarchy \"H_Sync:inst6\"" {  } { { "output_files/getting-started.bdf" "inst6" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 384 1112 1264 464 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715551537525 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data H_Sync.v(13) " "Verilog HDL Always Construct warning at H_Sync.v(13): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "output_files/H_Sync.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/H_Sync.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1715551537526 "|getting-started|H_Sync:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AssignRGBToPins AssignRGBToPins:inst8 " "Elaborating entity \"AssignRGBToPins\" for hierarchy \"AssignRGBToPins:inst8\"" {  } { { "output_files/getting-started.bdf" "inst8" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 256 2144 2328 688 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715551537529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayLines DisplayLines:inst10 " "Elaborating entity \"DisplayLines\" for hierarchy \"DisplayLines:inst10\"" {  } { { "output_files/getting-started.bdf" "inst10" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 648 1368 1600 760 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715551537534 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DisplayLines.v(29) " "Verilog HDL assignment warning at DisplayLines.v(29): truncated value with size 32 to match size of target (10)" {  } { { "output_files/DisplayLines.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/DisplayLines.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715551537535 "|getting-started|DisplayLines:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DisplayLines.v(35) " "Verilog HDL assignment warning at DisplayLines.v(35): truncated value with size 32 to match size of target (10)" {  } { { "output_files/DisplayLines.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/DisplayLines.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715551537535 "|getting-started|DisplayLines:inst10"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output_g DisplayLines.v(7) " "Output port \"output_g\" at DisplayLines.v(7) has no driver" {  } { { "output_files/DisplayLines.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/DisplayLines.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715551537535 "|getting-started|DisplayLines:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Ready Display_Ready:inst7 " "Elaborating entity \"Display_Ready\" for hierarchy \"Display_Ready:inst7\"" {  } { { "output_files/getting-started.bdf" "inst7" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 520 1096 1280 632 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715551537540 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Display_Ready.v(22) " "Verilog HDL assignment warning at Display_Ready.v(22): truncated value with size 32 to match size of target (10)" {  } { { "output_files/Display_Ready.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/Display_Ready.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715551537541 "|getting-started|Display_Ready:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Display_Ready.v(29) " "Verilog HDL assignment warning at Display_Ready.v(29): truncated value with size 32 to match size of target (10)" {  } { { "output_files/Display_Ready.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/Display_Ready.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715551537541 "|getting-started|Display_Ready:inst7"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9l24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9l24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9l24 " "Found entity 1: altsyncram_9l24" {  } { { "db/altsyncram_9l24.tdf" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/db/altsyncram_9l24.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715551538862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551538862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_52b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_52b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_52b " "Found entity 1: decode_52b" {  } { { "db/decode_52b.tdf" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/db/decode_52b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715551539105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551539105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6ub " "Found entity 1: mux_6ub" {  } { { "db/mux_6ub.tdf" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/db/mux_6ub.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715551539156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551539156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_o0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_o0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_o0d " "Found entity 1: mux_o0d" {  } { { "db/mux_o0d.tdf" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/db/mux_o0d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715551539289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551539289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_73g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_73g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_73g " "Found entity 1: decode_73g" {  } { { "db/decode_73g.tdf" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/db/decode_73g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715551539342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551539342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fki " "Found entity 1: cntr_fki" {  } { { "db/cntr_fki.tdf" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/db/cntr_fki.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715551539415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551539415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mkc " "Found entity 1: cmpr_mkc" {  } { { "db/cmpr_mkc.tdf" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/db/cmpr_mkc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715551539454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551539454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggj " "Found entity 1: cntr_ggj" {  } { { "db/cntr_ggj.tdf" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/db/cntr_ggj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715551539502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551539502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cki " "Found entity 1: cntr_cki" {  } { { "db/cntr_cki.tdf" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/db/cntr_cki.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715551539559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551539559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s6j " "Found entity 1: cntr_s6j" {  } { { "db/cntr_s6j.tdf" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/db/cntr_s6j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715551539606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551539606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hkc " "Found entity 1: cmpr_hkc" {  } { { "db/cmpr_hkc.tdf" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/db/cmpr_hkc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715551539640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551539640 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715551539970 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1715551540056 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.05.12.15:05:42 Progress: Loading sld95810756/alt_sld_fab_wrapper_hw.tcl " "2024.05.12.15:05:42 Progress: Loading sld95810756/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551542718 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551544870 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551544954 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551548611 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551548685 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551548758 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551548845 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551548848 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551548848 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1715551549510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld95810756/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld95810756/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld95810756/alt_sld_fab.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/db/ip/sld95810756/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715551549676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551549676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld95810756/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld95810756/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld95810756/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/db/ip/sld95810756/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715551549738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551549738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld95810756/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld95810756/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld95810756/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/db/ip/sld95810756/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715551549740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551549740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld95810756/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld95810756/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld95810756/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/db/ip/sld95810756/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715551549785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551549785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld95810756/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld95810756/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld95810756/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/db/ip/sld95810756/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715551549848 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld95810756/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/db/ip/sld95810756/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715551549848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551549848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld95810756/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld95810756/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld95810756/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/birdp/main-data/hdev/fpga-gpu/db/ip/sld95810756/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715551549896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551549896 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R0 GND " "Pin \"VGA_R0\" is stuck at GND" {  } { { "output_files/getting-started.bdf" "" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 280 2328 2504 296 "VGA_R0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715551550981 "|getting-started|VGA_R0"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R1 GND " "Pin \"VGA_R1\" is stuck at GND" {  } { { "output_files/getting-started.bdf" "" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 296 2328 2504 312 "VGA_R1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715551550981 "|getting-started|VGA_R1"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R5 GND " "Pin \"VGA_R5\" is stuck at GND" {  } { { "output_files/getting-started.bdf" "" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 360 2328 2504 376 "VGA_R5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715551550981 "|getting-started|VGA_R5"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G0 GND " "Pin \"VGA_G0\" is stuck at GND" {  } { { "output_files/getting-started.bdf" "" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 408 2328 2504 424 "VGA_G0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715551550981 "|getting-started|VGA_G0"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G1 GND " "Pin \"VGA_G1\" is stuck at GND" {  } { { "output_files/getting-started.bdf" "" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 424 2328 2504 440 "VGA_G1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715551550981 "|getting-started|VGA_G1"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G2 GND " "Pin \"VGA_G2\" is stuck at GND" {  } { { "output_files/getting-started.bdf" "" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 440 2328 2504 456 "VGA_G2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715551550981 "|getting-started|VGA_G2"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G3 GND " "Pin \"VGA_G3\" is stuck at GND" {  } { { "output_files/getting-started.bdf" "" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 456 2328 2504 472 "VGA_G3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715551550981 "|getting-started|VGA_G3"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G4 GND " "Pin \"VGA_G4\" is stuck at GND" {  } { { "output_files/getting-started.bdf" "" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 472 2328 2504 488 "VGA_G4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715551550981 "|getting-started|VGA_G4"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G5 GND " "Pin \"VGA_G5\" is stuck at GND" {  } { { "output_files/getting-started.bdf" "" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 488 2328 2504 504 "VGA_G5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715551550981 "|getting-started|VGA_G5"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G6 GND " "Pin \"VGA_G6\" is stuck at GND" {  } { { "output_files/getting-started.bdf" "" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 504 2328 2504 520 "VGA_G6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715551550981 "|getting-started|VGA_G6"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G7 GND " "Pin \"VGA_G7\" is stuck at GND" {  } { { "output_files/getting-started.bdf" "" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 520 2328 2504 536 "VGA_G7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715551550981 "|getting-started|VGA_G7"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B0 GND " "Pin \"VGA_B0\" is stuck at GND" {  } { { "output_files/getting-started.bdf" "" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 536 2328 2504 552 "VGA_B0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715551550981 "|getting-started|VGA_B0"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B1 GND " "Pin \"VGA_B1\" is stuck at GND" {  } { { "output_files/getting-started.bdf" "" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 552 2328 2504 568 "VGA_B1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715551550981 "|getting-started|VGA_B1"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B2 GND " "Pin \"VGA_B2\" is stuck at GND" {  } { { "output_files/getting-started.bdf" "" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 568 2328 2504 584 "VGA_B2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715551550981 "|getting-started|VGA_B2"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B3 GND " "Pin \"VGA_B3\" is stuck at GND" {  } { { "output_files/getting-started.bdf" "" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 584 2328 2504 600 "VGA_B3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715551550981 "|getting-started|VGA_B3"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B4 GND " "Pin \"VGA_B4\" is stuck at GND" {  } { { "output_files/getting-started.bdf" "" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 600 2328 2504 616 "VGA_B4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715551550981 "|getting-started|VGA_B4"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B5 GND " "Pin \"VGA_B5\" is stuck at GND" {  } { { "output_files/getting-started.bdf" "" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 616 2328 2504 632 "VGA_B5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715551550981 "|getting-started|VGA_B5"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B6 GND " "Pin \"VGA_B6\" is stuck at GND" {  } { { "output_files/getting-started.bdf" "" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 632 2328 2504 648 "VGA_B6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715551550981 "|getting-started|VGA_B6"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B7 GND " "Pin \"VGA_B7\" is stuck at GND" {  } { { "output_files/getting-started.bdf" "" { Schematic "C:/Users/birdp/main-data/hdev/fpga-gpu/output_files/getting-started.bdf" { { 648 2328 2504 664 "VGA_B7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715551550981 "|getting-started|VGA_B7"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715551550981 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715551551046 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715551551321 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 121 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 121 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1715551552252 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715551552382 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715551552382 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2799 " "Implemented 2799 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715551552653 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715551552653 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2061 " "Implemented 2061 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715551552653 ""} { "Info" "ICUT_CUT_TM_RAMS" "704 " "Implemented 704 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1715551552653 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1715551552653 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715551552653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5001 " "Peak virtual memory: 5001 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715551552678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 15:05:52 2024 " "Processing ended: Sun May 12 15:05:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715551552678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715551552678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715551552678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715551552678 ""}
