// Copyright (C) 1991-2011 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition"

// DATE "04/05/2014 20:47:37"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab4 (
	SIGNAL,
	SCORE_A,
	SCORE_B,
	A_INC,
	B_INC,
	WINNER,
	STATE,
	FALSE_START,
	ADDRESS,
	DATA,
	CLK,
	LEDARRAYRED,
	LEDARRAYGREEN,
	HEX7,
	HEX6,
	HEX5,
	HEX4,
	HEX3,
	HEX2,
	HEX1,
	HEX0,
	LOAD_MUX,
	CLK50,
	RESET,
	CLK_SEL,
	NEXT,
	PLAYER_A,
	PLAYER_B,
	TEST_LOAD);
output 	SIGNAL;
output 	[3:0] SCORE_A;
output 	[3:0] SCORE_B;
output 	A_INC;
output 	B_INC;
output 	[3:0] WINNER;
output 	[3:0] STATE;
output 	FALSE_START;
output 	[2:0] ADDRESS;
output 	[9:0] DATA;
output 	CLK;
output 	[17:0] LEDARRAYRED;
output 	[8:0] LEDARRAYGREEN;
output 	[6:0] HEX7;
output 	[6:0] HEX6;
output 	[6:0] HEX5;
output 	[6:0] HEX4;
output 	[6:0] HEX3;
output 	[6:0] HEX2;
output 	[6:0] HEX1;
output 	[6:0] HEX0;
output 	LOAD_MUX;
input 	CLK50;
input 	RESET;
input 	[2:0] CLK_SEL;
input 	NEXT;
input 	PLAYER_A;
input 	PLAYER_B;
input 	TEST_LOAD;

// Design Ports Information
// TEST_LOAD	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SIGNAL	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SCORE_A[0]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SCORE_A[1]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SCORE_A[2]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SCORE_A[3]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SCORE_B[0]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SCORE_B[1]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SCORE_B[2]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SCORE_B[3]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A_INC	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// B_INC	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WINNER[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WINNER[1]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WINNER[2]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WINNER[3]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// STATE[0]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// STATE[1]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// STATE[2]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// STATE[3]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FALSE_START	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ADDRESS[0]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ADDRESS[1]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ADDRESS[2]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[0]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[1]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[2]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[3]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[4]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[5]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[6]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[7]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[8]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[9]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLK	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDARRAYRED[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDARRAYRED[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDARRAYRED[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDARRAYRED[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDARRAYRED[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDARRAYRED[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDARRAYRED[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDARRAYRED[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDARRAYRED[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDARRAYRED[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDARRAYRED[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDARRAYRED[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDARRAYRED[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDARRAYRED[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDARRAYRED[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDARRAYRED[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDARRAYRED[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDARRAYRED[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDARRAYGREEN[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDARRAYGREEN[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDARRAYGREEN[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDARRAYGREEN[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDARRAYGREEN[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDARRAYGREEN[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDARRAYGREEN[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDARRAYGREEN[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDARRAYGREEN[8]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LOAD_MUX	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// NEXT	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PLAYER_A	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PLAYER_B	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RESET	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLK_SEL[0]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLK_SEL[1]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLK_SEL[2]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLK50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("lab4_v.sdo");
// synopsys translate_on

wire \counting|TEN[0]~5 ;
wire \counting|TEN[0]~4_combout ;
wire \counting|TEN[1]~7 ;
wire \counting|TEN[1]~6_combout ;
wire \counting|TEN[2]~9 ;
wire \counting|TEN[2]~8_combout ;
wire \counting|TEN[3]~10_combout ;
wire \Mux3~6_combout ;
wire \counting|DONE~1_combout ;
wire \Mux1~14_combout ;
wire \Mux1~19_combout ;
wire \clockGenerator|counter_100kHz|LessThan1~0_combout ;
wire \clockGenerator|counter_100Hz|count~2_combout ;
wire \clockGenerator|counter_100Hz|rco_out~0_combout ;
wire \clockGenerator|counter_10Hz|count~2_combout ;
wire \clockGenerator|counter_1Hz|count~1_combout ;
wire \Mux3~11_combout ;
wire \CLK50~combout ;
wire \CLK50~clkctrl_outclk ;
wire \NEXT~combout ;
wire \SCORE_B[1]~8 ;
wire \SCORE_B[2]~9_combout ;
wire \SCORE_B[2]~6_combout ;
wire \SCORE_B[2]~reg0_regout ;
wire \SCORE_B[2]~10 ;
wire \SCORE_B[3]~11_combout ;
wire \SCORE_B[3]~reg0_regout ;
wire \WideOr6~0_combout ;
wire \Mux3~4_combout ;
wire \Mux3~5_combout ;
wire \Mux3~10_combout ;
wire \A_INC~0_combout ;
wire \SCORE_A~0_combout ;
wire \RESET~combout ;
wire \SCORE_A[3]~1_combout ;
wire \SCORE_A[0]~reg0_regout ;
wire \SCORE_A~2_combout ;
wire \SCORE_A[1]~reg0_regout ;
wire \Add0~0_combout ;
wire \SCORE_A~3_combout ;
wire \SCORE_A[2]~reg0_regout ;
wire \always2~2_combout ;
wire \SCORE_A~4_combout ;
wire \SCORE_A[3]~reg0_regout ;
wire \Mux1~9_combout ;
wire \always2~3_combout ;
wire \Mux3~7_combout ;
wire \Mux3~8_combout ;
wire \Mux3~9_combout ;
wire \STATE[1]~reg0_regout ;
wire \B_INC~0_combout ;
wire \SCORE_B[0]~5 ;
wire \SCORE_B[1]~7_combout ;
wire \SCORE_B[1]~reg0_regout ;
wire \always2~0_combout ;
wire \always2~1_combout ;
wire \Mux1~6_combout ;
wire \Mux1~12_combout ;
wire \Mux1~11_combout ;
wire \PLAYER_A~combout ;
wire \PLAYER_B~combout ;
wire \Mux1~7_combout ;
wire \Mux1~8_combout ;
wire \NEXTSTATE[0]~0_combout ;
wire \Mux1~25_combout ;
wire \Mux0~0_combout ;
wire \Mux0~1_combout ;
wire \STATE[0]~reg0_regout ;
wire \Mux1~13_combout ;
wire \Mux1~17_combout ;
wire \Mux1~10_combout ;
wire \Decoder1~0_combout ;
wire \WideOr0~0_combout ;
wire \counting|COUNT~0_combout ;
wire \counting|Add0~1_cout ;
wire \counting|Add0~2_combout ;
wire \prand|WideOr0~1_combout ;
wire \address_gen|Add0~0_combout ;
wire \address_gen|Address~0_combout ;
wire \prand|WideOr6~0_combout ;
wire \counting|Add0~4_combout ;
wire \counting|DONE~0_combout ;
wire \prand|Decoder1~0_combout ;
wire \counting|Add0~3 ;
wire \counting|Add0~5_combout ;
wire \counting|Add0~28_combout ;
wire \counting|Add0~6 ;
wire \counting|Add0~7_combout ;
wire \prand|WideOr5~0_combout ;
wire \counting|Add0~27_combout ;
wire \counting|Add0~8 ;
wire \counting|Add0~10 ;
wire \counting|Add0~11_combout ;
wire \counting|Add0~25_combout ;
wire \counting|Add0~12 ;
wire \counting|Add0~13_combout ;
wire \counting|Add0~24_combout ;
wire \counting|Add0~14 ;
wire \counting|Add0~15_combout ;
wire \prand|WideOr2~0_combout ;
wire \counting|Add0~23_combout ;
wire \prand|WideOr1~0_combout ;
wire \counting|Add0~16 ;
wire \counting|Add0~17_combout ;
wire \counting|Add0~22_combout ;
wire \counting|Add0~18 ;
wire \counting|Add0~19_combout ;
wire \prand|WideOr0~0_combout ;
wire \counting|Add0~21_combout ;
wire \counting|DONE~2_combout ;
wire \counting|Add0~9_combout ;
wire \counting|Add0~26_combout ;
wire \counting|DONE~3_combout ;
wire \counting|DONE~4_combout ;
wire \comb~0_combout ;
wire \counting|DONE~5_combout ;
wire \Mux1~18_combout ;
wire \Mux1~15_combout ;
wire \Mux1~16_combout ;
wire \Mux2~0_combout ;
wire \Mux2~1_combout ;
wire \STATE[2]~reg0_regout ;
wire \Mux1~22_combout ;
wire \Mux1~21_combout ;
wire \Mux1~27_combout ;
wire \Mux1~23_combout ;
wire \Mux1~20_combout ;
wire \Mux1~26_combout ;
wire \Mux1~24_combout ;
wire \STATE[3]~reg0_regout ;
wire \WideOr1~0_combout ;
wire \clockGenerator|counter_10MHz|count~2_combout ;
wire \clockGenerator|counter_10MHz|count~1_combout ;
wire \clockGenerator|counter_10MHz|LessThan1~0_combout ;
wire \clockGenerator|counter_10kHz|count~2_combout ;
wire \clockGenerator|counter_1MHz|count~3_combout ;
wire \clockGenerator|counter_10MHz|count~0_combout ;
wire \clockGenerator|counter_10MHz|Equal0~0_combout ;
wire \clockGenerator|counter_1MHz|count~2_combout ;
wire \clockGenerator|counter_1MHz|count~1_combout ;
wire \clockGenerator|counter_1MHz|count~0_combout ;
wire \clockGenerator|counter_1MHz|rco_out~0_combout ;
wire \clockGenerator|counter_100kHz|count~2_combout ;
wire \clockGenerator|counter_1MHz|rco_out~combout ;
wire \clockGenerator|counter_100kHz|count~1_combout ;
wire \clockGenerator|counter_100kHz|count~3_combout ;
wire \clockGenerator|counter_100kHz|count~0_combout ;
wire \clockGenerator|counter_100kHz|rco_out~0_combout ;
wire \clockGenerator|counter_100kHz|rco_out~combout ;
wire \clockGenerator|counter_10kHz|count~0_combout ;
wire \clockGenerator|counter_10kHz|count~3_combout ;
wire \clockGenerator|counter_10kHz|count~1_combout ;
wire \clockGenerator|counter_10kHz|LessThan1~0_combout ;
wire \clockGenerator|counter_1MHz|LessThan1~0_combout ;
wire \clockGenerator|Mux0~0_combout ;
wire \clockGenerator|Mux0~1_combout ;
wire \clockGenerator|counter_1kHz|count~0_combout ;
wire \clockGenerator|counter_10kHz|rco_out~0_combout ;
wire \clockGenerator|counter_10kHz|rco_out~combout ;
wire \clockGenerator|counter_1kHz|count~2_combout ;
wire \clockGenerator|counter_1kHz|count~3_combout ;
wire \clockGenerator|counter_1kHz|count~1_combout ;
wire \clockGenerator|counter_1kHz|LessThan1~0_combout ;
wire \clockGenerator|counter_1Hz|count~0_combout ;
wire \clockGenerator|counter_1kHz|rco_out~0_combout ;
wire \clockGenerator|counter_10Hz|count~0_combout ;
wire \clockGenerator|counter_100Hz|rco_out~combout ;
wire \clockGenerator|counter_10Hz|count~3_combout ;
wire \clockGenerator|counter_10Hz|count~1_combout ;
wire \clockGenerator|counter_10Hz|rco_out~0_combout ;
wire \clockGenerator|counter_10Hz|rco_out~combout ;
wire \clockGenerator|counter_1Hz|count~3_combout ;
wire \clockGenerator|counter_1Hz|count~2_combout ;
wire \clockGenerator|counter_1Hz|LessThan1~0_combout ;
wire \clockGenerator|counter_10Hz|LessThan1~0_combout ;
wire \clockGenerator|Mux0~2_combout ;
wire \clockGenerator|counter_100Hz|count~0_combout ;
wire \clockGenerator|counter_1kHz|rco_out~combout ;
wire \clockGenerator|counter_100Hz|count~3_combout ;
wire \clockGenerator|counter_100Hz|count~1_combout ;
wire \clockGenerator|counter_100Hz|LessThan1~0_combout ;
wire \clockGenerator|Mux0~3_combout ;
wire \clockGenerator|Mux0~4_combout ;
wire \clockGenerator|var_clock~regout ;
wire \clockGenerator|var_clock~clkctrl_outclk ;
wire \SCORE_B[0]~4_combout ;
wire \SCORE_B[0]~reg0_regout ;
wire \WINNER~0_combout ;
wire \WideOr2~0_combout ;
wire \WideOr3~0_combout ;
wire \prand|WideOr4~0_combout ;
wire \prand|WideOr3~0_combout ;
wire \scoreADisplay|WideOr6~0_combout ;
wire \scoreADisplay|WideOr5~0_combout ;
wire \scoreADisplay|WideOr4~0_combout ;
wire \scoreADisplay|WideOr3~0_combout ;
wire \scoreADisplay|WideOr2~0_combout ;
wire \scoreADisplay|WideOr1~0_combout ;
wire \scoreADisplay|WideOr0~0_combout ;
wire \scoreBDisplay|WideOr6~0_combout ;
wire \scoreBDisplay|WideOr5~0_combout ;
wire \scoreBDisplay|WideOr4~0_combout ;
wire \scoreBDisplay|WideOr3~0_combout ;
wire \scoreBDisplay|WideOr2~0_combout ;
wire \scoreBDisplay|WideOr1~0_combout ;
wire \scoreBDisplay|WideOr0~0_combout ;
wire \winnerDisplay|Decoder0~0_combout ;
wire \winnerDisplay|WideOr3~0_combout ;
wire \winnerDisplay|Decoder0~1_combout ;
wire \stateDisplay|WideOr6~0_combout ;
wire \stateDisplay|WideOr5~0_combout ;
wire \stateDisplay|WideOr4~0_combout ;
wire \stateDisplay|WideOr3~0_combout ;
wire \stateDisplay|WideOr2~0_combout ;
wire \stateDisplay|WideOr1~0_combout ;
wire \stateDisplay|WideOr0~0_combout ;
wire [2:0] \CLK_SEL~combout ;
wire [3:0] \clockGenerator|counter_1MHz|count ;
wire [3:0] \clockGenerator|counter_10MHz|count ;
wire [2:0] \address_gen|Address ;
wire [9:0] \counting|COUNT ;
wire [3:0] \counting|TEN ;
wire [3:0] \clockGenerator|counter_1Hz|count ;
wire [3:0] \clockGenerator|counter_10Hz|count ;
wire [3:0] \clockGenerator|counter_100Hz|count ;
wire [3:0] \clockGenerator|counter_1kHz|count ;
wire [3:0] \clockGenerator|counter_10kHz|count ;
wire [3:0] \clockGenerator|counter_100kHz|count ;


// Location: LCFF_X4_Y27_N17
cycloneii_lcell_ff \counting|TEN[3] (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\counting|TEN[3]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RESET~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counting|TEN [3]));

// Location: LCFF_X4_Y27_N11
cycloneii_lcell_ff \counting|TEN[0] (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\counting|TEN[0]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RESET~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counting|TEN [0]));

// Location: LCFF_X4_Y27_N13
cycloneii_lcell_ff \counting|TEN[1] (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\counting|TEN[1]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RESET~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counting|TEN [1]));

// Location: LCFF_X4_Y27_N15
cycloneii_lcell_ff \counting|TEN[2] (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\counting|TEN[2]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RESET~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counting|TEN [2]));

// Location: LCCOMB_X4_Y27_N10
cycloneii_lcell_comb \counting|TEN[0]~4 (
// Equation(s):
// \counting|TEN[0]~4_combout  = (\counting|TEN [0] & (\comb~0_combout  $ (GND))) # (!\counting|TEN [0] & (!\comb~0_combout  & VCC))
// \counting|TEN[0]~5  = CARRY((\counting|TEN [0] & !\comb~0_combout ))

	.dataa(\counting|TEN [0]),
	.datab(\comb~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\counting|TEN[0]~4_combout ),
	.cout(\counting|TEN[0]~5 ));
// synopsys translate_off
defparam \counting|TEN[0]~4 .lut_mask = 16'h9922;
defparam \counting|TEN[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y27_N12
cycloneii_lcell_comb \counting|TEN[1]~6 (
// Equation(s):
// \counting|TEN[1]~6_combout  = (\counting|TEN [1] & (!\counting|TEN[0]~5 )) # (!\counting|TEN [1] & ((\counting|TEN[0]~5 ) # (GND)))
// \counting|TEN[1]~7  = CARRY((!\counting|TEN[0]~5 ) # (!\counting|TEN [1]))

	.dataa(\counting|TEN [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counting|TEN[0]~5 ),
	.combout(\counting|TEN[1]~6_combout ),
	.cout(\counting|TEN[1]~7 ));
// synopsys translate_off
defparam \counting|TEN[1]~6 .lut_mask = 16'h5A5F;
defparam \counting|TEN[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y27_N14
cycloneii_lcell_comb \counting|TEN[2]~8 (
// Equation(s):
// \counting|TEN[2]~8_combout  = (\counting|TEN [2] & (\counting|TEN[1]~7  $ (GND))) # (!\counting|TEN [2] & (!\counting|TEN[1]~7  & VCC))
// \counting|TEN[2]~9  = CARRY((\counting|TEN [2] & !\counting|TEN[1]~7 ))

	.dataa(vcc),
	.datab(\counting|TEN [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counting|TEN[1]~7 ),
	.combout(\counting|TEN[2]~8_combout ),
	.cout(\counting|TEN[2]~9 ));
// synopsys translate_off
defparam \counting|TEN[2]~8 .lut_mask = 16'hC30C;
defparam \counting|TEN[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y27_N16
cycloneii_lcell_comb \counting|TEN[3]~10 (
// Equation(s):
// \counting|TEN[3]~10_combout  = \counting|TEN [3] $ (\counting|TEN[2]~9 )

	.dataa(\counting|TEN [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counting|TEN[2]~9 ),
	.combout(\counting|TEN[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \counting|TEN[3]~10 .lut_mask = 16'h5A5A;
defparam \counting|TEN[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N14
cycloneii_lcell_comb \Mux3~6 (
// Equation(s):
// \Mux3~6_combout  = (\PLAYER_A~combout  & ((\STATE[2]~reg0_regout ) # ((\PLAYER_B~combout  & \STATE[1]~reg0_regout )))) # (!\PLAYER_A~combout  & ((\STATE[1]~reg0_regout  $ (\STATE[2]~reg0_regout ))))

	.dataa(\PLAYER_A~combout ),
	.datab(\PLAYER_B~combout ),
	.datac(\STATE[1]~reg0_regout ),
	.datad(\STATE[2]~reg0_regout ),
	.cin(gnd),
	.combout(\Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~6 .lut_mask = 16'hAFD0;
defparam \Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y27_N22
cycloneii_lcell_comb \counting|DONE~1 (
// Equation(s):
// \counting|DONE~1_combout  = (\counting|TEN [3] & ((\counting|TEN [0]) # ((\counting|TEN [2]) # (\counting|TEN [1]))))

	.dataa(\counting|TEN [0]),
	.datab(\counting|TEN [2]),
	.datac(\counting|TEN [3]),
	.datad(\counting|TEN [1]),
	.cin(gnd),
	.combout(\counting|DONE~1_combout ),
	.cout());
// synopsys translate_off
defparam \counting|DONE~1 .lut_mask = 16'hF0E0;
defparam \counting|DONE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N28
cycloneii_lcell_comb \Mux1~14 (
// Equation(s):
// \Mux1~14_combout  = (\STATE[0]~reg0_regout  & ((\Mux1~9_combout ))) # (!\STATE[0]~reg0_regout  & (\PLAYER_B~combout ))

	.dataa(vcc),
	.datab(\PLAYER_B~combout ),
	.datac(\STATE[0]~reg0_regout ),
	.datad(\Mux1~9_combout ),
	.cin(gnd),
	.combout(\Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~14 .lut_mask = 16'hFC0C;
defparam \Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N8
cycloneii_lcell_comb \Mux1~19 (
// Equation(s):
// \Mux1~19_combout  = ((\NEXT~combout  & !\STATE[0]~reg0_regout )) # (!\STATE[1]~reg0_regout )

	.dataa(\NEXT~combout ),
	.datab(vcc),
	.datac(\STATE[1]~reg0_regout ),
	.datad(\STATE[0]~reg0_regout ),
	.cin(gnd),
	.combout(\Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~19 .lut_mask = 16'h0FAF;
defparam \Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N24
cycloneii_lcell_comb \clockGenerator|counter_100kHz|LessThan1~0 (
// Equation(s):
// \clockGenerator|counter_100kHz|LessThan1~0_combout  = (\clockGenerator|counter_100kHz|count [3]) # ((\clockGenerator|counter_100kHz|count [2] & ((\clockGenerator|counter_100kHz|count [1]) # (\clockGenerator|counter_100kHz|count [0]))))

	.dataa(\clockGenerator|counter_100kHz|count [3]),
	.datab(\clockGenerator|counter_100kHz|count [2]),
	.datac(\clockGenerator|counter_100kHz|count [1]),
	.datad(\clockGenerator|counter_100kHz|count [0]),
	.cin(gnd),
	.combout(\clockGenerator|counter_100kHz|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_100kHz|LessThan1~0 .lut_mask = 16'hEEEA;
defparam \clockGenerator|counter_100kHz|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N21
cycloneii_lcell_ff \clockGenerator|counter_100Hz|count[1] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_100Hz|count~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_1kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_100Hz|count [1]));

// Location: LCFF_X17_Y16_N13
cycloneii_lcell_ff \clockGenerator|counter_10Hz|count[1] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_10Hz|count~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_100Hz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_10Hz|count [1]));

// Location: LCFF_X19_Y16_N25
cycloneii_lcell_ff \clockGenerator|counter_1Hz|count[2] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_1Hz|count~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10Hz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_1Hz|count [2]));

// Location: LCCOMB_X21_Y16_N20
cycloneii_lcell_comb \clockGenerator|counter_100Hz|count~2 (
// Equation(s):
// \clockGenerator|counter_100Hz|count~2_combout  = (!\clockGenerator|counter_100Hz|count [3] & (\clockGenerator|counter_100Hz|count [0] $ (\clockGenerator|counter_100Hz|count [1])))

	.dataa(vcc),
	.datab(\clockGenerator|counter_100Hz|count [0]),
	.datac(\clockGenerator|counter_100Hz|count [1]),
	.datad(\clockGenerator|counter_100Hz|count [3]),
	.cin(gnd),
	.combout(\clockGenerator|counter_100Hz|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_100Hz|count~2 .lut_mask = 16'h003C;
defparam \clockGenerator|counter_100Hz|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneii_lcell_comb \clockGenerator|counter_100Hz|rco_out~0 (
// Equation(s):
// \clockGenerator|counter_100Hz|rco_out~0_combout  = (!\clockGenerator|counter_100Hz|count [1] & (\clockGenerator|counter_100Hz|count [3] & (\clockGenerator|counter_100Hz|count [0] & !\clockGenerator|counter_100Hz|count [2])))

	.dataa(\clockGenerator|counter_100Hz|count [1]),
	.datab(\clockGenerator|counter_100Hz|count [3]),
	.datac(\clockGenerator|counter_100Hz|count [0]),
	.datad(\clockGenerator|counter_100Hz|count [2]),
	.cin(gnd),
	.combout(\clockGenerator|counter_100Hz|rco_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_100Hz|rco_out~0 .lut_mask = 16'h0040;
defparam \clockGenerator|counter_100Hz|rco_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneii_lcell_comb \clockGenerator|counter_10Hz|count~2 (
// Equation(s):
// \clockGenerator|counter_10Hz|count~2_combout  = (!\clockGenerator|counter_10Hz|count [3] & (\clockGenerator|counter_10Hz|count [0] $ (\clockGenerator|counter_10Hz|count [1])))

	.dataa(vcc),
	.datab(\clockGenerator|counter_10Hz|count [0]),
	.datac(\clockGenerator|counter_10Hz|count [1]),
	.datad(\clockGenerator|counter_10Hz|count [3]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10Hz|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10Hz|count~2 .lut_mask = 16'h003C;
defparam \clockGenerator|counter_10Hz|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneii_lcell_comb \clockGenerator|counter_1Hz|count~1 (
// Equation(s):
// \clockGenerator|counter_1Hz|count~1_combout  = (!\clockGenerator|counter_1Hz|count [3] & (\clockGenerator|counter_1Hz|count [2] $ (((\clockGenerator|counter_1Hz|count [0] & \clockGenerator|counter_1Hz|count [1])))))

	.dataa(\clockGenerator|counter_1Hz|count [3]),
	.datab(\clockGenerator|counter_1Hz|count [0]),
	.datac(\clockGenerator|counter_1Hz|count [2]),
	.datad(\clockGenerator|counter_1Hz|count [1]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1Hz|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1Hz|count~1 .lut_mask = 16'h1450;
defparam \clockGenerator|counter_1Hz|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N6
cycloneii_lcell_comb \Mux3~11 (
// Equation(s):
// \Mux3~11_combout  = (\PLAYER_A~combout  & ((\STATE[2]~reg0_regout ) # (!\PLAYER_B~combout )))

	.dataa(\PLAYER_A~combout ),
	.datab(\PLAYER_B~combout ),
	.datac(vcc),
	.datad(\STATE[2]~reg0_regout ),
	.cin(gnd),
	.combout(\Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~11 .lut_mask = 16'hAA22;
defparam \Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLK_SEL[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK_SEL~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK_SEL[1]));
// synopsys translate_off
defparam \CLK_SEL[1]~I .input_async_reset = "none";
defparam \CLK_SEL[1]~I .input_power_up = "low";
defparam \CLK_SEL[1]~I .input_register_mode = "none";
defparam \CLK_SEL[1]~I .input_sync_reset = "none";
defparam \CLK_SEL[1]~I .oe_async_reset = "none";
defparam \CLK_SEL[1]~I .oe_power_up = "low";
defparam \CLK_SEL[1]~I .oe_register_mode = "none";
defparam \CLK_SEL[1]~I .oe_sync_reset = "none";
defparam \CLK_SEL[1]~I .operation_mode = "input";
defparam \CLK_SEL[1]~I .output_async_reset = "none";
defparam \CLK_SEL[1]~I .output_power_up = "low";
defparam \CLK_SEL[1]~I .output_register_mode = "none";
defparam \CLK_SEL[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLK_SEL[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK_SEL~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK_SEL[2]));
// synopsys translate_off
defparam \CLK_SEL[2]~I .input_async_reset = "none";
defparam \CLK_SEL[2]~I .input_power_up = "low";
defparam \CLK_SEL[2]~I .input_register_mode = "none";
defparam \CLK_SEL[2]~I .input_sync_reset = "none";
defparam \CLK_SEL[2]~I .oe_async_reset = "none";
defparam \CLK_SEL[2]~I .oe_power_up = "low";
defparam \CLK_SEL[2]~I .oe_register_mode = "none";
defparam \CLK_SEL[2]~I .oe_sync_reset = "none";
defparam \CLK_SEL[2]~I .operation_mode = "input";
defparam \CLK_SEL[2]~I .output_async_reset = "none";
defparam \CLK_SEL[2]~I .output_power_up = "low";
defparam \CLK_SEL[2]~I .output_register_mode = "none";
defparam \CLK_SEL[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLK50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK50));
// synopsys translate_off
defparam \CLK50~I .input_async_reset = "none";
defparam \CLK50~I .input_power_up = "low";
defparam \CLK50~I .input_register_mode = "none";
defparam \CLK50~I .input_sync_reset = "none";
defparam \CLK50~I .oe_async_reset = "none";
defparam \CLK50~I .oe_power_up = "low";
defparam \CLK50~I .oe_register_mode = "none";
defparam \CLK50~I .oe_sync_reset = "none";
defparam \CLK50~I .operation_mode = "input";
defparam \CLK50~I .output_async_reset = "none";
defparam \CLK50~I .output_power_up = "low";
defparam \CLK50~I .output_register_mode = "none";
defparam \CLK50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLK50~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLK50~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK50~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK50~clkctrl .clock_type = "global clock";
defparam \CLK50~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \NEXT~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\NEXT~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(NEXT));
// synopsys translate_off
defparam \NEXT~I .input_async_reset = "none";
defparam \NEXT~I .input_power_up = "low";
defparam \NEXT~I .input_register_mode = "none";
defparam \NEXT~I .input_sync_reset = "none";
defparam \NEXT~I .oe_async_reset = "none";
defparam \NEXT~I .oe_power_up = "low";
defparam \NEXT~I .oe_register_mode = "none";
defparam \NEXT~I .oe_sync_reset = "none";
defparam \NEXT~I .operation_mode = "input";
defparam \NEXT~I .output_async_reset = "none";
defparam \NEXT~I .output_power_up = "low";
defparam \NEXT~I .output_register_mode = "none";
defparam \NEXT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N14
cycloneii_lcell_comb \SCORE_B[1]~7 (
// Equation(s):
// \SCORE_B[1]~7_combout  = (\SCORE_B[1]~reg0_regout  & (!\SCORE_B[0]~5 )) # (!\SCORE_B[1]~reg0_regout  & ((\SCORE_B[0]~5 ) # (GND)))
// \SCORE_B[1]~8  = CARRY((!\SCORE_B[0]~5 ) # (!\SCORE_B[1]~reg0_regout ))

	.dataa(\SCORE_B[1]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\SCORE_B[0]~5 ),
	.combout(\SCORE_B[1]~7_combout ),
	.cout(\SCORE_B[1]~8 ));
// synopsys translate_off
defparam \SCORE_B[1]~7 .lut_mask = 16'h5A5F;
defparam \SCORE_B[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N16
cycloneii_lcell_comb \SCORE_B[2]~9 (
// Equation(s):
// \SCORE_B[2]~9_combout  = (\SCORE_B[2]~reg0_regout  & (\SCORE_B[1]~8  $ (GND))) # (!\SCORE_B[2]~reg0_regout  & (!\SCORE_B[1]~8  & VCC))
// \SCORE_B[2]~10  = CARRY((\SCORE_B[2]~reg0_regout  & !\SCORE_B[1]~8 ))

	.dataa(\SCORE_B[2]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\SCORE_B[1]~8 ),
	.combout(\SCORE_B[2]~9_combout ),
	.cout(\SCORE_B[2]~10 ));
// synopsys translate_off
defparam \SCORE_B[2]~9 .lut_mask = 16'hA50A;
defparam \SCORE_B[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N28
cycloneii_lcell_comb \SCORE_B[2]~6 (
// Equation(s):
// \SCORE_B[2]~6_combout  = (\RESET~combout ) # ((\STATE[0]~reg0_regout  & (\STATE[1]~reg0_regout  & !\STATE[3]~reg0_regout )))

	.dataa(\RESET~combout ),
	.datab(\STATE[0]~reg0_regout ),
	.datac(\STATE[1]~reg0_regout ),
	.datad(\STATE[3]~reg0_regout ),
	.cin(gnd),
	.combout(\SCORE_B[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SCORE_B[2]~6 .lut_mask = 16'hAAEA;
defparam \SCORE_B[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y26_N17
cycloneii_lcell_ff \SCORE_B[2]~reg0 (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\SCORE_B[2]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\SCORE_B[2]~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SCORE_B[2]~reg0_regout ));

// Location: LCCOMB_X1_Y26_N18
cycloneii_lcell_comb \SCORE_B[3]~11 (
// Equation(s):
// \SCORE_B[3]~11_combout  = \SCORE_B[2]~10  $ (\SCORE_B[3]~reg0_regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SCORE_B[3]~reg0_regout ),
	.cin(\SCORE_B[2]~10 ),
	.combout(\SCORE_B[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SCORE_B[3]~11 .lut_mask = 16'h0FF0;
defparam \SCORE_B[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X1_Y26_N19
cycloneii_lcell_ff \SCORE_B[3]~reg0 (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\SCORE_B[3]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\SCORE_B[2]~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SCORE_B[3]~reg0_regout ));

// Location: LCCOMB_X1_Y26_N30
cycloneii_lcell_comb \WideOr6~0 (
// Equation(s):
// \WideOr6~0_combout  = (\SCORE_B[0]~reg0_regout ) # ((\SCORE_B[1]~reg0_regout ) # ((\SCORE_B[2]~reg0_regout ) # (\SCORE_B[3]~reg0_regout )))

	.dataa(\SCORE_B[0]~reg0_regout ),
	.datab(\SCORE_B[1]~reg0_regout ),
	.datac(\SCORE_B[2]~reg0_regout ),
	.datad(\SCORE_B[3]~reg0_regout ),
	.cin(gnd),
	.combout(\WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr6~0 .lut_mask = 16'hFFFE;
defparam \WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N26
cycloneii_lcell_comb \Mux3~4 (
// Equation(s):
// \Mux3~4_combout  = (\STATE[2]~reg0_regout  & (\STATE[1]~reg0_regout  & ((\STATE[0]~reg0_regout ) # (!\NEXT~combout )))) # (!\STATE[2]~reg0_regout  & ((\NEXT~combout  & (!\STATE[1]~reg0_regout  & !\STATE[0]~reg0_regout )) # (!\NEXT~combout  & 
// (\STATE[1]~reg0_regout  & \STATE[0]~reg0_regout ))))

	.dataa(\STATE[2]~reg0_regout ),
	.datab(\NEXT~combout ),
	.datac(\STATE[1]~reg0_regout ),
	.datad(\STATE[0]~reg0_regout ),
	.cin(gnd),
	.combout(\Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~4 .lut_mask = 16'hB024;
defparam \Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N4
cycloneii_lcell_comb \Mux3~5 (
// Equation(s):
// \Mux3~5_combout  = (\STATE[1]~reg0_regout  & (((!\Mux3~4_combout )))) # (!\STATE[1]~reg0_regout  & (!\WideOr6~0_combout  & (\always2~0_combout  & \Mux3~4_combout )))

	.dataa(\STATE[1]~reg0_regout ),
	.datab(\WideOr6~0_combout ),
	.datac(\always2~0_combout ),
	.datad(\Mux3~4_combout ),
	.cin(gnd),
	.combout(\Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~5 .lut_mask = 16'h10AA;
defparam \Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N10
cycloneii_lcell_comb \Mux3~10 (
// Equation(s):
// \Mux3~10_combout  = (\STATE[1]~reg0_regout ) # ((\WideOr6~0_combout ) # ((\NEXT~combout  & \always2~0_combout )))

	.dataa(\NEXT~combout ),
	.datab(\STATE[1]~reg0_regout ),
	.datac(\WideOr6~0_combout ),
	.datad(\always2~0_combout ),
	.cin(gnd),
	.combout(\Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~10 .lut_mask = 16'hFEFC;
defparam \Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y25_N0
cycloneii_lcell_comb \A_INC~0 (
// Equation(s):
// \A_INC~0_combout  = ((\STATE[3]~reg0_regout ) # (!\STATE[0]~reg0_regout )) # (!\STATE[1]~reg0_regout )

	.dataa(\STATE[1]~reg0_regout ),
	.datab(vcc),
	.datac(\STATE[3]~reg0_regout ),
	.datad(\STATE[0]~reg0_regout ),
	.cin(gnd),
	.combout(\A_INC~0_combout ),
	.cout());
// synopsys translate_off
defparam \A_INC~0 .lut_mask = 16'hF5FF;
defparam \A_INC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N16
cycloneii_lcell_comb \SCORE_A~0 (
// Equation(s):
// \SCORE_A~0_combout  = (!\RESET~combout  & (!\SCORE_A[0]~reg0_regout  & !\A_INC~0_combout ))

	.dataa(\RESET~combout ),
	.datab(vcc),
	.datac(\SCORE_A[0]~reg0_regout ),
	.datad(\A_INC~0_combout ),
	.cin(gnd),
	.combout(\SCORE_A~0_combout ),
	.cout());
// synopsys translate_off
defparam \SCORE_A~0 .lut_mask = 16'h0005;
defparam \SCORE_A~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RESET~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RESET~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RESET));
// synopsys translate_off
defparam \RESET~I .input_async_reset = "none";
defparam \RESET~I .input_power_up = "low";
defparam \RESET~I .input_register_mode = "none";
defparam \RESET~I .input_sync_reset = "none";
defparam \RESET~I .oe_async_reset = "none";
defparam \RESET~I .oe_power_up = "low";
defparam \RESET~I .oe_register_mode = "none";
defparam \RESET~I .oe_sync_reset = "none";
defparam \RESET~I .operation_mode = "input";
defparam \RESET~I .output_async_reset = "none";
defparam \RESET~I .output_power_up = "low";
defparam \RESET~I .output_register_mode = "none";
defparam \RESET~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y25_N24
cycloneii_lcell_comb \SCORE_A[3]~1 (
// Equation(s):
// \SCORE_A[3]~1_combout  = ((\RESET~combout ) # (\B_INC~0_combout )) # (!\A_INC~0_combout )

	.dataa(vcc),
	.datab(\A_INC~0_combout ),
	.datac(\RESET~combout ),
	.datad(\B_INC~0_combout ),
	.cin(gnd),
	.combout(\SCORE_A[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SCORE_A[3]~1 .lut_mask = 16'hFFF3;
defparam \SCORE_A[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y25_N17
cycloneii_lcell_ff \SCORE_A[0]~reg0 (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\SCORE_A~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SCORE_A[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SCORE_A[0]~reg0_regout ));

// Location: LCCOMB_X1_Y25_N18
cycloneii_lcell_comb \SCORE_A~2 (
// Equation(s):
// \SCORE_A~2_combout  = (!\RESET~combout  & (!\A_INC~0_combout  & (\SCORE_A[0]~reg0_regout  $ (\SCORE_A[1]~reg0_regout ))))

	.dataa(\RESET~combout ),
	.datab(\SCORE_A[0]~reg0_regout ),
	.datac(\SCORE_A[1]~reg0_regout ),
	.datad(\A_INC~0_combout ),
	.cin(gnd),
	.combout(\SCORE_A~2_combout ),
	.cout());
// synopsys translate_off
defparam \SCORE_A~2 .lut_mask = 16'h0014;
defparam \SCORE_A~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y25_N19
cycloneii_lcell_ff \SCORE_A[1]~reg0 (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\SCORE_A~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SCORE_A[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SCORE_A[1]~reg0_regout ));

// Location: LCCOMB_X1_Y25_N14
cycloneii_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = \SCORE_A[2]~reg0_regout  $ (((\SCORE_A[0]~reg0_regout  & \SCORE_A[1]~reg0_regout )))

	.dataa(vcc),
	.datab(\SCORE_A[0]~reg0_regout ),
	.datac(\SCORE_A[1]~reg0_regout ),
	.datad(\SCORE_A[2]~reg0_regout ),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h3FC0;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N20
cycloneii_lcell_comb \SCORE_A~3 (
// Equation(s):
// \SCORE_A~3_combout  = (!\RESET~combout  & (\Add0~0_combout  & !\A_INC~0_combout ))

	.dataa(\RESET~combout ),
	.datab(vcc),
	.datac(\Add0~0_combout ),
	.datad(\A_INC~0_combout ),
	.cin(gnd),
	.combout(\SCORE_A~3_combout ),
	.cout());
// synopsys translate_off
defparam \SCORE_A~3 .lut_mask = 16'h0050;
defparam \SCORE_A~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y25_N21
cycloneii_lcell_ff \SCORE_A[2]~reg0 (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\SCORE_A~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SCORE_A[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SCORE_A[2]~reg0_regout ));

// Location: LCCOMB_X1_Y25_N4
cycloneii_lcell_comb \always2~2 (
// Equation(s):
// \always2~2_combout  = (\SCORE_A[2]~reg0_regout  & (\SCORE_A[0]~reg0_regout  & \SCORE_A[1]~reg0_regout ))

	.dataa(\SCORE_A[2]~reg0_regout ),
	.datab(vcc),
	.datac(\SCORE_A[0]~reg0_regout ),
	.datad(\SCORE_A[1]~reg0_regout ),
	.cin(gnd),
	.combout(\always2~2_combout ),
	.cout());
// synopsys translate_off
defparam \always2~2 .lut_mask = 16'hA000;
defparam \always2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N30
cycloneii_lcell_comb \SCORE_A~4 (
// Equation(s):
// \SCORE_A~4_combout  = (!\RESET~combout  & (!\A_INC~0_combout  & (\always2~2_combout  $ (\SCORE_A[3]~reg0_regout ))))

	.dataa(\RESET~combout ),
	.datab(\always2~2_combout ),
	.datac(\SCORE_A[3]~reg0_regout ),
	.datad(\A_INC~0_combout ),
	.cin(gnd),
	.combout(\SCORE_A~4_combout ),
	.cout());
// synopsys translate_off
defparam \SCORE_A~4 .lut_mask = 16'h0014;
defparam \SCORE_A~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y25_N31
cycloneii_lcell_ff \SCORE_A[3]~reg0 (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\SCORE_A~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SCORE_A[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SCORE_A[3]~reg0_regout ));

// Location: LCCOMB_X1_Y25_N22
cycloneii_lcell_comb \Mux1~9 (
// Equation(s):
// \Mux1~9_combout  = (!\SCORE_A[0]~reg0_regout  & (!\SCORE_A[1]~reg0_regout  & (!\SCORE_A[2]~reg0_regout  & !\SCORE_A[3]~reg0_regout )))

	.dataa(\SCORE_A[0]~reg0_regout ),
	.datab(\SCORE_A[1]~reg0_regout ),
	.datac(\SCORE_A[2]~reg0_regout ),
	.datad(\SCORE_A[3]~reg0_regout ),
	.cin(gnd),
	.combout(\Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~9 .lut_mask = 16'h0001;
defparam \Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N2
cycloneii_lcell_comb \always2~3 (
// Equation(s):
// \always2~3_combout  = (\NEXT~combout  & ((!\always2~2_combout ) # (!\SCORE_A[3]~reg0_regout )))

	.dataa(\NEXT~combout ),
	.datab(\SCORE_A[3]~reg0_regout ),
	.datac(\always2~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\always2~3_combout ),
	.cout());
// synopsys translate_off
defparam \always2~3 .lut_mask = 16'h2A2A;
defparam \always2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N0
cycloneii_lcell_comb \Mux3~7 (
// Equation(s):
// \Mux3~7_combout  = (\STATE[1]~reg0_regout  & (((\Mux1~9_combout  & \always2~3_combout )))) # (!\STATE[1]~reg0_regout  & (\Mux3~11_combout ))

	.dataa(\Mux3~11_combout ),
	.datab(\Mux1~9_combout ),
	.datac(\STATE[1]~reg0_regout ),
	.datad(\always2~3_combout ),
	.cin(gnd),
	.combout(\Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~7 .lut_mask = 16'hCA0A;
defparam \Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N10
cycloneii_lcell_comb \Mux3~8 (
// Equation(s):
// \Mux3~8_combout  = (\STATE[0]~reg0_regout  & (((\Mux3~7_combout )))) # (!\STATE[0]~reg0_regout  & (\Mux3~6_combout  & (\Mux3~10_combout )))

	.dataa(\Mux3~6_combout ),
	.datab(\STATE[0]~reg0_regout ),
	.datac(\Mux3~10_combout ),
	.datad(\Mux3~7_combout ),
	.cin(gnd),
	.combout(\Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~8 .lut_mask = 16'hEC20;
defparam \Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y27_N26
cycloneii_lcell_comb \Mux3~9 (
// Equation(s):
// \Mux3~9_combout  = (\STATE[3]~reg0_regout  & (\Mux3~5_combout )) # (!\STATE[3]~reg0_regout  & ((\Mux3~8_combout )))

	.dataa(\STATE[3]~reg0_regout ),
	.datab(vcc),
	.datac(\Mux3~5_combout ),
	.datad(\Mux3~8_combout ),
	.cin(gnd),
	.combout(\Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~9 .lut_mask = 16'hF5A0;
defparam \Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y27_N27
cycloneii_lcell_ff \STATE[1]~reg0 (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\Mux3~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RESET~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\STATE[1]~reg0_regout ));

// Location: LCCOMB_X2_Y25_N18
cycloneii_lcell_comb \B_INC~0 (
// Equation(s):
// \B_INC~0_combout  = (!\STATE[0]~reg0_regout  & (!\STATE[1]~reg0_regout  & (\STATE[3]~reg0_regout  $ (\STATE[2]~reg0_regout ))))

	.dataa(\STATE[0]~reg0_regout ),
	.datab(\STATE[3]~reg0_regout ),
	.datac(\STATE[1]~reg0_regout ),
	.datad(\STATE[2]~reg0_regout ),
	.cin(gnd),
	.combout(\B_INC~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_INC~0 .lut_mask = 16'h0104;
defparam \B_INC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N12
cycloneii_lcell_comb \SCORE_B[0]~4 (
// Equation(s):
// \SCORE_B[0]~4_combout  = (\SCORE_B[0]~reg0_regout  & (\B_INC~0_combout  $ (VCC))) # (!\SCORE_B[0]~reg0_regout  & (\B_INC~0_combout  & VCC))
// \SCORE_B[0]~5  = CARRY((\SCORE_B[0]~reg0_regout  & \B_INC~0_combout ))

	.dataa(\SCORE_B[0]~reg0_regout ),
	.datab(\B_INC~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\SCORE_B[0]~4_combout ),
	.cout(\SCORE_B[0]~5 ));
// synopsys translate_off
defparam \SCORE_B[0]~4 .lut_mask = 16'h6688;
defparam \SCORE_B[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y26_N15
cycloneii_lcell_ff \SCORE_B[1]~reg0 (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\SCORE_B[1]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\SCORE_B[2]~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SCORE_B[1]~reg0_regout ));

// Location: LCCOMB_X1_Y26_N24
cycloneii_lcell_comb \always2~0 (
// Equation(s):
// \always2~0_combout  = (((!\SCORE_B[3]~reg0_regout ) # (!\SCORE_B[2]~reg0_regout )) # (!\SCORE_B[1]~reg0_regout )) # (!\SCORE_B[0]~reg0_regout )

	.dataa(\SCORE_B[0]~reg0_regout ),
	.datab(\SCORE_B[1]~reg0_regout ),
	.datac(\SCORE_B[2]~reg0_regout ),
	.datad(\SCORE_B[3]~reg0_regout ),
	.cin(gnd),
	.combout(\always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \always2~0 .lut_mask = 16'h7FFF;
defparam \always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N16
cycloneii_lcell_comb \always2~1 (
// Equation(s):
// \always2~1_combout  = (\NEXT~combout  & \always2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\NEXT~combout ),
	.datad(\always2~0_combout ),
	.cin(gnd),
	.combout(\always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \always2~1 .lut_mask = 16'hF000;
defparam \always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N2
cycloneii_lcell_comb \Mux1~6 (
// Equation(s):
// \Mux1~6_combout  = (\STATE[0]~reg0_regout ) # ((!\STATE[1]~reg0_regout  & ((\WideOr6~0_combout ) # (!\always2~1_combout ))))

	.dataa(\STATE[1]~reg0_regout ),
	.datab(\STATE[0]~reg0_regout ),
	.datac(\always2~1_combout ),
	.datad(\WideOr6~0_combout ),
	.cin(gnd),
	.combout(\Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~6 .lut_mask = 16'hDDCD;
defparam \Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N24
cycloneii_lcell_comb \Mux1~12 (
// Equation(s):
// \Mux1~12_combout  = (\STATE[1]~reg0_regout  & ((\NEXT~combout ) # (\STATE[0]~reg0_regout ))) # (!\STATE[1]~reg0_regout  & ((!\STATE[0]~reg0_regout )))

	.dataa(vcc),
	.datab(\STATE[1]~reg0_regout ),
	.datac(\NEXT~combout ),
	.datad(\STATE[0]~reg0_regout ),
	.cin(gnd),
	.combout(\Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~12 .lut_mask = 16'hCCF3;
defparam \Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N20
cycloneii_lcell_comb \Mux1~11 (
// Equation(s):
// \Mux1~11_combout  = (\STATE[0]~reg0_regout  & ((\PLAYER_A~combout ) # ((\STATE[1]~reg0_regout )))) # (!\STATE[0]~reg0_regout  & ((\STATE[1]~reg0_regout  & (!\PLAYER_A~combout )) # (!\STATE[1]~reg0_regout  & ((!\NEXT~combout )))))

	.dataa(\PLAYER_A~combout ),
	.datab(\STATE[0]~reg0_regout ),
	.datac(\NEXT~combout ),
	.datad(\STATE[1]~reg0_regout ),
	.cin(gnd),
	.combout(\Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~11 .lut_mask = 16'hDD8B;
defparam \Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PLAYER_A~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PLAYER_A~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PLAYER_A));
// synopsys translate_off
defparam \PLAYER_A~I .input_async_reset = "none";
defparam \PLAYER_A~I .input_power_up = "low";
defparam \PLAYER_A~I .input_register_mode = "none";
defparam \PLAYER_A~I .input_sync_reset = "none";
defparam \PLAYER_A~I .oe_async_reset = "none";
defparam \PLAYER_A~I .oe_power_up = "low";
defparam \PLAYER_A~I .oe_register_mode = "none";
defparam \PLAYER_A~I .oe_sync_reset = "none";
defparam \PLAYER_A~I .operation_mode = "input";
defparam \PLAYER_A~I .output_async_reset = "none";
defparam \PLAYER_A~I .output_power_up = "low";
defparam \PLAYER_A~I .output_register_mode = "none";
defparam \PLAYER_A~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PLAYER_B~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PLAYER_B~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PLAYER_B));
// synopsys translate_off
defparam \PLAYER_B~I .input_async_reset = "none";
defparam \PLAYER_B~I .input_power_up = "low";
defparam \PLAYER_B~I .input_register_mode = "none";
defparam \PLAYER_B~I .input_sync_reset = "none";
defparam \PLAYER_B~I .oe_async_reset = "none";
defparam \PLAYER_B~I .oe_power_up = "low";
defparam \PLAYER_B~I .oe_register_mode = "none";
defparam \PLAYER_B~I .oe_sync_reset = "none";
defparam \PLAYER_B~I .operation_mode = "input";
defparam \PLAYER_B~I .output_async_reset = "none";
defparam \PLAYER_B~I .output_power_up = "low";
defparam \PLAYER_B~I .output_register_mode = "none";
defparam \PLAYER_B~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N2
cycloneii_lcell_comb \Mux1~7 (
// Equation(s):
// \Mux1~7_combout  = (\PLAYER_A~combout  & !\PLAYER_B~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\PLAYER_A~combout ),
	.datad(\PLAYER_B~combout ),
	.cin(gnd),
	.combout(\Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~7 .lut_mask = 16'h00F0;
defparam \Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N2
cycloneii_lcell_comb \Mux1~8 (
// Equation(s):
// \Mux1~8_combout  = (\STATE[0]~reg0_regout  & (\Mux1~7_combout  & (!\STATE[1]~reg0_regout ))) # (!\STATE[0]~reg0_regout  & ((\STATE[1]~reg0_regout  & (\Mux1~7_combout )) # (!\STATE[1]~reg0_regout  & ((!\WideOr6~0_combout )))))

	.dataa(\STATE[0]~reg0_regout ),
	.datab(\Mux1~7_combout ),
	.datac(\STATE[1]~reg0_regout ),
	.datad(\WideOr6~0_combout ),
	.cin(gnd),
	.combout(\Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~8 .lut_mask = 16'h484D;
defparam \Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N0
cycloneii_lcell_comb \NEXTSTATE[0]~0 (
// Equation(s):
// \NEXTSTATE[0]~0_combout  = ((\NEXT~combout  & ((!\always2~2_combout ) # (!\SCORE_A[3]~reg0_regout )))) # (!\Mux1~9_combout )

	.dataa(\NEXT~combout ),
	.datab(\SCORE_A[3]~reg0_regout ),
	.datac(\always2~2_combout ),
	.datad(\Mux1~9_combout ),
	.cin(gnd),
	.combout(\NEXTSTATE[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \NEXTSTATE[0]~0 .lut_mask = 16'h2AFF;
defparam \NEXTSTATE[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N22
cycloneii_lcell_comb \Mux1~25 (
// Equation(s):
// \Mux1~25_combout  = (\Mux1~8_combout ) # ((\STATE[0]~reg0_regout  & (\STATE[1]~reg0_regout  & !\NEXTSTATE[0]~0_combout )))

	.dataa(\STATE[0]~reg0_regout ),
	.datab(\Mux1~8_combout ),
	.datac(\STATE[1]~reg0_regout ),
	.datad(\NEXTSTATE[0]~0_combout ),
	.cin(gnd),
	.combout(\Mux1~25_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~25 .lut_mask = 16'hCCEC;
defparam \Mux1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N6
cycloneii_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\STATE[3]~reg0_regout  & (\STATE[2]~reg0_regout )) # (!\STATE[3]~reg0_regout  & ((\STATE[2]~reg0_regout  & ((\Mux1~25_combout ))) # (!\STATE[2]~reg0_regout  & (\Mux1~11_combout ))))

	.dataa(\STATE[3]~reg0_regout ),
	.datab(\STATE[2]~reg0_regout ),
	.datac(\Mux1~11_combout ),
	.datad(\Mux1~25_combout ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hDC98;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y27_N24
cycloneii_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\STATE[3]~reg0_regout  & ((\Mux0~0_combout  & ((!\Mux1~12_combout ))) # (!\Mux0~0_combout  & (\Mux1~6_combout )))) # (!\STATE[3]~reg0_regout  & (((\Mux0~0_combout ))))

	.dataa(\STATE[3]~reg0_regout ),
	.datab(\Mux1~6_combout ),
	.datac(\Mux1~12_combout ),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'h5F88;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y27_N25
cycloneii_lcell_ff \STATE[0]~reg0 (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\Mux0~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RESET~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\STATE[0]~reg0_regout ));

// Location: LCCOMB_X2_Y26_N22
cycloneii_lcell_comb \Mux1~13 (
// Equation(s):
// \Mux1~13_combout  = (!\STATE[1]~reg0_regout  & (!\STATE[0]~reg0_regout  & ((\always2~1_combout ) # (\WideOr6~0_combout ))))

	.dataa(\STATE[1]~reg0_regout ),
	.datab(\STATE[0]~reg0_regout ),
	.datac(\always2~1_combout ),
	.datad(\WideOr6~0_combout ),
	.cin(gnd),
	.combout(\Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~13 .lut_mask = 16'h1110;
defparam \Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N28
cycloneii_lcell_comb \Mux1~17 (
// Equation(s):
// \Mux1~17_combout  = (\PLAYER_A~combout  & (\STATE[0]~reg0_regout  & !\STATE[1]~reg0_regout ))

	.dataa(\PLAYER_A~combout ),
	.datab(vcc),
	.datac(\STATE[0]~reg0_regout ),
	.datad(\STATE[1]~reg0_regout ),
	.cin(gnd),
	.combout(\Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~17 .lut_mask = 16'h00A0;
defparam \Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N12
cycloneii_lcell_comb \Mux1~10 (
// Equation(s):
// \Mux1~10_combout  = \STATE[0]~reg0_regout  $ (\STATE[1]~reg0_regout )

	.dataa(vcc),
	.datab(\STATE[0]~reg0_regout ),
	.datac(vcc),
	.datad(\STATE[1]~reg0_regout ),
	.cin(gnd),
	.combout(\Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~10 .lut_mask = 16'h33CC;
defparam \Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y27_N12
cycloneii_lcell_comb \Decoder1~0 (
// Equation(s):
// \Decoder1~0_combout  = (!\STATE[3]~reg0_regout  & (\STATE[2]~reg0_regout  & (\STATE[0]~reg0_regout  & !\STATE[1]~reg0_regout )))

	.dataa(\STATE[3]~reg0_regout ),
	.datab(\STATE[2]~reg0_regout ),
	.datac(\STATE[0]~reg0_regout ),
	.datad(\STATE[1]~reg0_regout ),
	.cin(gnd),
	.combout(\Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1~0 .lut_mask = 16'h0040;
defparam \Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y27_N14
cycloneii_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (\STATE[2]~reg0_regout  & (((\STATE[1]~reg0_regout  & !\STATE[3]~reg0_regout )))) # (!\STATE[2]~reg0_regout  & ((\STATE[0]~reg0_regout  & (!\STATE[1]~reg0_regout )) # (!\STATE[0]~reg0_regout  & ((\STATE[1]~reg0_regout ) # 
// (\STATE[3]~reg0_regout )))))

	.dataa(\STATE[0]~reg0_regout ),
	.datab(\STATE[2]~reg0_regout ),
	.datac(\STATE[1]~reg0_regout ),
	.datad(\STATE[3]~reg0_regout ),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = 16'h13D2;
defparam \WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y27_N0
cycloneii_lcell_comb \counting|COUNT~0 (
// Equation(s):
// \counting|COUNT~0_combout  = (\Decoder1~0_combout ) # ((!\counting|COUNT [0] & \WideOr0~0_combout ))

	.dataa(vcc),
	.datab(\Decoder1~0_combout ),
	.datac(\counting|COUNT [0]),
	.datad(\WideOr0~0_combout ),
	.cin(gnd),
	.combout(\counting|COUNT~0_combout ),
	.cout());
// synopsys translate_off
defparam \counting|COUNT~0 .lut_mask = 16'hCFCC;
defparam \counting|COUNT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y27_N1
cycloneii_lcell_ff \counting|COUNT[0] (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\counting|COUNT~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RESET~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counting|COUNT [0]));

// Location: LCCOMB_X3_Y27_N6
cycloneii_lcell_comb \counting|Add0~1 (
// Equation(s):
// \counting|Add0~1_cout  = CARRY(\counting|COUNT [0])

	.dataa(vcc),
	.datab(\counting|COUNT [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\counting|Add0~1_cout ));
// synopsys translate_off
defparam \counting|Add0~1 .lut_mask = 16'h00CC;
defparam \counting|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y27_N8
cycloneii_lcell_comb \counting|Add0~2 (
// Equation(s):
// \counting|Add0~2_combout  = (\counting|COUNT [1] & (\counting|Add0~1_cout  & VCC)) # (!\counting|COUNT [1] & (!\counting|Add0~1_cout ))
// \counting|Add0~3  = CARRY((!\counting|COUNT [1] & !\counting|Add0~1_cout ))

	.dataa(vcc),
	.datab(\counting|COUNT [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counting|Add0~1_cout ),
	.combout(\counting|Add0~2_combout ),
	.cout(\counting|Add0~3 ));
// synopsys translate_off
defparam \counting|Add0~2 .lut_mask = 16'hC303;
defparam \counting|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y27_N0
cycloneii_lcell_comb \prand|WideOr0~1 (
// Equation(s):
// \prand|WideOr0~1_combout  = \address_gen|Address [0] $ (\address_gen|Address [1])

	.dataa(\address_gen|Address [0]),
	.datab(vcc),
	.datac(\address_gen|Address [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\prand|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \prand|WideOr0~1 .lut_mask = 16'h5A5A;
defparam \prand|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y27_N1
cycloneii_lcell_ff \address_gen|Address[1] (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\prand|WideOr0~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RESET~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\address_gen|Address [1]));

// Location: LCCOMB_X4_Y27_N26
cycloneii_lcell_comb \address_gen|Add0~0 (
// Equation(s):
// \address_gen|Add0~0_combout  = \address_gen|Address [2] $ (((\address_gen|Address [0] & \address_gen|Address [1])))

	.dataa(\address_gen|Address [0]),
	.datab(vcc),
	.datac(\address_gen|Address [2]),
	.datad(\address_gen|Address [1]),
	.cin(gnd),
	.combout(\address_gen|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \address_gen|Add0~0 .lut_mask = 16'h5AF0;
defparam \address_gen|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y27_N27
cycloneii_lcell_ff \address_gen|Address[2] (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\address_gen|Add0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RESET~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\address_gen|Address [2]));

// Location: LCCOMB_X4_Y27_N20
cycloneii_lcell_comb \address_gen|Address~0 (
// Equation(s):
// \address_gen|Address~0_combout  = (!\RESET~combout  & !\address_gen|Address [0])

	.dataa(\RESET~combout ),
	.datab(vcc),
	.datac(\address_gen|Address [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\address_gen|Address~0_combout ),
	.cout());
// synopsys translate_off
defparam \address_gen|Address~0 .lut_mask = 16'h0505;
defparam \address_gen|Address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y27_N21
cycloneii_lcell_ff \address_gen|Address[0] (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\address_gen|Address~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\address_gen|Address [0]));

// Location: LCCOMB_X4_Y27_N30
cycloneii_lcell_comb \prand|WideOr6~0 (
// Equation(s):
// \prand|WideOr6~0_combout  = (\address_gen|Address [2] & ((\address_gen|Address [1]) # (!\address_gen|Address [0]))) # (!\address_gen|Address [2] & (!\address_gen|Address [0] & \address_gen|Address [1]))

	.dataa(vcc),
	.datab(\address_gen|Address [2]),
	.datac(\address_gen|Address [0]),
	.datad(\address_gen|Address [1]),
	.cin(gnd),
	.combout(\prand|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \prand|WideOr6~0 .lut_mask = 16'hCF0C;
defparam \prand|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y27_N2
cycloneii_lcell_comb \counting|Add0~4 (
// Equation(s):
// \counting|Add0~4_combout  = (!\Decoder1~0_combout  & ((\WideOr0~0_combout  & (\counting|Add0~2_combout )) # (!\WideOr0~0_combout  & ((\prand|WideOr6~0_combout )))))

	.dataa(\WideOr0~0_combout ),
	.datab(\Decoder1~0_combout ),
	.datac(\counting|Add0~2_combout ),
	.datad(\prand|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\counting|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \counting|Add0~4 .lut_mask = 16'h3120;
defparam \counting|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y27_N3
cycloneii_lcell_ff \counting|COUNT[1] (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\counting|Add0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RESET~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counting|COUNT [1]));

// Location: LCCOMB_X3_Y27_N30
cycloneii_lcell_comb \counting|DONE~0 (
// Equation(s):
// \counting|DONE~0_combout  = (!\counting|COUNT [1] & !\counting|COUNT [0])

	.dataa(vcc),
	.datab(\counting|COUNT [1]),
	.datac(vcc),
	.datad(\counting|COUNT [0]),
	.cin(gnd),
	.combout(\counting|DONE~0_combout ),
	.cout());
// synopsys translate_off
defparam \counting|DONE~0 .lut_mask = 16'h0033;
defparam \counting|DONE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N22
cycloneii_lcell_comb \prand|Decoder1~0 (
// Equation(s):
// \prand|Decoder1~0_combout  = (\address_gen|Address [0]) # (\address_gen|Address [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\address_gen|Address [0]),
	.datad(\address_gen|Address [1]),
	.cin(gnd),
	.combout(\prand|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \prand|Decoder1~0 .lut_mask = 16'hFFF0;
defparam \prand|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y27_N10
cycloneii_lcell_comb \counting|Add0~5 (
// Equation(s):
// \counting|Add0~5_combout  = (\counting|COUNT [2] & ((GND) # (!\counting|Add0~3 ))) # (!\counting|COUNT [2] & (\counting|Add0~3  $ (GND)))
// \counting|Add0~6  = CARRY((\counting|COUNT [2]) # (!\counting|Add0~3 ))

	.dataa(vcc),
	.datab(\counting|COUNT [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counting|Add0~3 ),
	.combout(\counting|Add0~5_combout ),
	.cout(\counting|Add0~6 ));
// synopsys translate_off
defparam \counting|Add0~5 .lut_mask = 16'h3CCF;
defparam \counting|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y27_N18
cycloneii_lcell_comb \counting|Add0~28 (
// Equation(s):
// \counting|Add0~28_combout  = (!\Decoder1~0_combout  & ((\WideOr0~0_combout  & ((\counting|Add0~5_combout ))) # (!\WideOr0~0_combout  & (\prand|Decoder1~0_combout ))))

	.dataa(\WideOr0~0_combout ),
	.datab(\prand|Decoder1~0_combout ),
	.datac(\counting|Add0~5_combout ),
	.datad(\Decoder1~0_combout ),
	.cin(gnd),
	.combout(\counting|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \counting|Add0~28 .lut_mask = 16'h00E4;
defparam \counting|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y27_N19
cycloneii_lcell_ff \counting|COUNT[2] (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\counting|Add0~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RESET~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counting|COUNT [2]));

// Location: LCCOMB_X3_Y27_N12
cycloneii_lcell_comb \counting|Add0~7 (
// Equation(s):
// \counting|Add0~7_combout  = (\counting|COUNT [3] & (\counting|Add0~6  & VCC)) # (!\counting|COUNT [3] & (!\counting|Add0~6 ))
// \counting|Add0~8  = CARRY((!\counting|COUNT [3] & !\counting|Add0~6 ))

	.dataa(vcc),
	.datab(\counting|COUNT [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counting|Add0~6 ),
	.combout(\counting|Add0~7_combout ),
	.cout(\counting|Add0~8 ));
// synopsys translate_off
defparam \counting|Add0~7 .lut_mask = 16'hC303;
defparam \counting|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y27_N8
cycloneii_lcell_comb \prand|WideOr5~0 (
// Equation(s):
// \prand|WideOr5~0_combout  = ((!\address_gen|Address [2] & !\address_gen|Address [0])) # (!\address_gen|Address [1])

	.dataa(vcc),
	.datab(\address_gen|Address [2]),
	.datac(\address_gen|Address [0]),
	.datad(\address_gen|Address [1]),
	.cin(gnd),
	.combout(\prand|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \prand|WideOr5~0 .lut_mask = 16'h03FF;
defparam \prand|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y27_N16
cycloneii_lcell_comb \counting|Add0~27 (
// Equation(s):
// \counting|Add0~27_combout  = (\Decoder1~0_combout ) # ((\WideOr0~0_combout  & (\counting|Add0~7_combout )) # (!\WideOr0~0_combout  & ((\prand|WideOr5~0_combout ))))

	.dataa(\Decoder1~0_combout ),
	.datab(\WideOr0~0_combout ),
	.datac(\counting|Add0~7_combout ),
	.datad(\prand|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\counting|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \counting|Add0~27 .lut_mask = 16'hFBEA;
defparam \counting|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y27_N17
cycloneii_lcell_ff \counting|COUNT[3] (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\counting|Add0~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RESET~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counting|COUNT [3]));

// Location: LCCOMB_X3_Y27_N14
cycloneii_lcell_comb \counting|Add0~9 (
// Equation(s):
// \counting|Add0~9_combout  = (\counting|COUNT [4] & ((GND) # (!\counting|Add0~8 ))) # (!\counting|COUNT [4] & (\counting|Add0~8  $ (GND)))
// \counting|Add0~10  = CARRY((\counting|COUNT [4]) # (!\counting|Add0~8 ))

	.dataa(\counting|COUNT [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counting|Add0~8 ),
	.combout(\counting|Add0~9_combout ),
	.cout(\counting|Add0~10 ));
// synopsys translate_off
defparam \counting|Add0~9 .lut_mask = 16'h5AAF;
defparam \counting|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y27_N16
cycloneii_lcell_comb \counting|Add0~11 (
// Equation(s):
// \counting|Add0~11_combout  = (\counting|COUNT [5] & (\counting|Add0~10  & VCC)) # (!\counting|COUNT [5] & (!\counting|Add0~10 ))
// \counting|Add0~12  = CARRY((!\counting|COUNT [5] & !\counting|Add0~10 ))

	.dataa(vcc),
	.datab(\counting|COUNT [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counting|Add0~10 ),
	.combout(\counting|Add0~11_combout ),
	.cout(\counting|Add0~12 ));
// synopsys translate_off
defparam \counting|Add0~11 .lut_mask = 16'hC303;
defparam \counting|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N26
cycloneii_lcell_comb \counting|Add0~25 (
// Equation(s):
// \counting|Add0~25_combout  = (!\Decoder1~0_combout  & ((\WideOr0~0_combout  & ((\counting|Add0~11_combout ))) # (!\WideOr0~0_combout  & (\address_gen|Address [0]))))

	.dataa(\address_gen|Address [0]),
	.datab(\Decoder1~0_combout ),
	.datac(\WideOr0~0_combout ),
	.datad(\counting|Add0~11_combout ),
	.cin(gnd),
	.combout(\counting|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \counting|Add0~25 .lut_mask = 16'h3202;
defparam \counting|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y27_N27
cycloneii_lcell_ff \counting|COUNT[5] (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\counting|Add0~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RESET~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counting|COUNT [5]));

// Location: LCCOMB_X3_Y27_N18
cycloneii_lcell_comb \counting|Add0~13 (
// Equation(s):
// \counting|Add0~13_combout  = (\counting|COUNT [6] & ((GND) # (!\counting|Add0~12 ))) # (!\counting|COUNT [6] & (\counting|Add0~12  $ (GND)))
// \counting|Add0~14  = CARRY((\counting|COUNT [6]) # (!\counting|Add0~12 ))

	.dataa(vcc),
	.datab(\counting|COUNT [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counting|Add0~12 ),
	.combout(\counting|Add0~13_combout ),
	.cout(\counting|Add0~14 ));
// synopsys translate_off
defparam \counting|Add0~13 .lut_mask = 16'h3CCF;
defparam \counting|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N0
cycloneii_lcell_comb \counting|Add0~24 (
// Equation(s):
// \counting|Add0~24_combout  = (!\Decoder1~0_combout  & ((\WideOr0~0_combout  & ((\counting|Add0~13_combout ))) # (!\WideOr0~0_combout  & (!\prand|WideOr3~0_combout ))))

	.dataa(\prand|WideOr3~0_combout ),
	.datab(\Decoder1~0_combout ),
	.datac(\WideOr0~0_combout ),
	.datad(\counting|Add0~13_combout ),
	.cin(gnd),
	.combout(\counting|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \counting|Add0~24 .lut_mask = 16'h3101;
defparam \counting|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y27_N1
cycloneii_lcell_ff \counting|COUNT[6] (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\counting|Add0~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RESET~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counting|COUNT [6]));

// Location: LCCOMB_X3_Y27_N20
cycloneii_lcell_comb \counting|Add0~15 (
// Equation(s):
// \counting|Add0~15_combout  = (\counting|COUNT [7] & (\counting|Add0~14  & VCC)) # (!\counting|COUNT [7] & (!\counting|Add0~14 ))
// \counting|Add0~16  = CARRY((!\counting|COUNT [7] & !\counting|Add0~14 ))

	.dataa(vcc),
	.datab(\counting|COUNT [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counting|Add0~14 ),
	.combout(\counting|Add0~15_combout ),
	.cout(\counting|Add0~16 ));
// synopsys translate_off
defparam \counting|Add0~15 .lut_mask = 16'hC303;
defparam \counting|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y27_N6
cycloneii_lcell_comb \prand|WideOr2~0 (
// Equation(s):
// \prand|WideOr2~0_combout  = (\address_gen|Address [2] & (\address_gen|Address [0])) # (!\address_gen|Address [2] & (!\address_gen|Address [0] & \address_gen|Address [1]))

	.dataa(vcc),
	.datab(\address_gen|Address [2]),
	.datac(\address_gen|Address [0]),
	.datad(\address_gen|Address [1]),
	.cin(gnd),
	.combout(\prand|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \prand|WideOr2~0 .lut_mask = 16'hC3C0;
defparam \prand|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y27_N28
cycloneii_lcell_comb \counting|Add0~23 (
// Equation(s):
// \counting|Add0~23_combout  = (!\Decoder1~0_combout  & ((\WideOr0~0_combout  & (\counting|Add0~15_combout )) # (!\WideOr0~0_combout  & ((!\prand|WideOr2~0_combout )))))

	.dataa(\WideOr0~0_combout ),
	.datab(\Decoder1~0_combout ),
	.datac(\counting|Add0~15_combout ),
	.datad(\prand|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\counting|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \counting|Add0~23 .lut_mask = 16'h2031;
defparam \counting|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y27_N29
cycloneii_lcell_ff \counting|COUNT[7] (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\counting|Add0~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RESET~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counting|COUNT [7]));

// Location: LCCOMB_X4_Y27_N24
cycloneii_lcell_comb \prand|WideOr1~0 (
// Equation(s):
// \prand|WideOr1~0_combout  = (\address_gen|Address [2] & (\address_gen|Address [0] & !\address_gen|Address [1])) # (!\address_gen|Address [2] & ((\address_gen|Address [1])))

	.dataa(vcc),
	.datab(\address_gen|Address [2]),
	.datac(\address_gen|Address [0]),
	.datad(\address_gen|Address [1]),
	.cin(gnd),
	.combout(\prand|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \prand|WideOr1~0 .lut_mask = 16'h33C0;
defparam \prand|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y27_N22
cycloneii_lcell_comb \counting|Add0~17 (
// Equation(s):
// \counting|Add0~17_combout  = (\counting|COUNT [8] & ((GND) # (!\counting|Add0~16 ))) # (!\counting|COUNT [8] & (\counting|Add0~16  $ (GND)))
// \counting|Add0~18  = CARRY((\counting|COUNT [8]) # (!\counting|Add0~16 ))

	.dataa(vcc),
	.datab(\counting|COUNT [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counting|Add0~16 ),
	.combout(\counting|Add0~17_combout ),
	.cout(\counting|Add0~18 ));
// synopsys translate_off
defparam \counting|Add0~17 .lut_mask = 16'h3CCF;
defparam \counting|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y27_N26
cycloneii_lcell_comb \counting|Add0~22 (
// Equation(s):
// \counting|Add0~22_combout  = (!\Decoder1~0_combout  & ((\WideOr0~0_combout  & ((\counting|Add0~17_combout ))) # (!\WideOr0~0_combout  & (\prand|WideOr1~0_combout ))))

	.dataa(\WideOr0~0_combout ),
	.datab(\prand|WideOr1~0_combout ),
	.datac(\Decoder1~0_combout ),
	.datad(\counting|Add0~17_combout ),
	.cin(gnd),
	.combout(\counting|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \counting|Add0~22 .lut_mask = 16'h0E04;
defparam \counting|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y27_N27
cycloneii_lcell_ff \counting|COUNT[8] (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\counting|Add0~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RESET~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counting|COUNT [8]));

// Location: LCCOMB_X3_Y27_N24
cycloneii_lcell_comb \counting|Add0~19 (
// Equation(s):
// \counting|Add0~19_combout  = \counting|COUNT [9] $ (!\counting|Add0~18 )

	.dataa(vcc),
	.datab(\counting|COUNT [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counting|Add0~18 ),
	.combout(\counting|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \counting|Add0~19 .lut_mask = 16'hC3C3;
defparam \counting|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y27_N2
cycloneii_lcell_comb \prand|WideOr0~0 (
// Equation(s):
// \prand|WideOr0~0_combout  = (\address_gen|Address [2] & (\address_gen|Address [0] $ (!\address_gen|Address [1]))) # (!\address_gen|Address [2] & (\address_gen|Address [0] & !\address_gen|Address [1]))

	.dataa(vcc),
	.datab(\address_gen|Address [2]),
	.datac(\address_gen|Address [0]),
	.datad(\address_gen|Address [1]),
	.cin(gnd),
	.combout(\prand|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \prand|WideOr0~0 .lut_mask = 16'hC03C;
defparam \prand|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y27_N4
cycloneii_lcell_comb \counting|Add0~21 (
// Equation(s):
// \counting|Add0~21_combout  = (!\Decoder1~0_combout  & ((\WideOr0~0_combout  & (\counting|Add0~19_combout )) # (!\WideOr0~0_combout  & ((\prand|WideOr0~0_combout )))))

	.dataa(\WideOr0~0_combout ),
	.datab(\Decoder1~0_combout ),
	.datac(\counting|Add0~19_combout ),
	.datad(\prand|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\counting|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \counting|Add0~21 .lut_mask = 16'h3120;
defparam \counting|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y27_N5
cycloneii_lcell_ff \counting|COUNT[9] (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\counting|Add0~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RESET~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counting|COUNT [9]));

// Location: LCCOMB_X2_Y27_N8
cycloneii_lcell_comb \counting|DONE~2 (
// Equation(s):
// \counting|DONE~2_combout  = (!\counting|COUNT [8] & (!\counting|COUNT [7] & (!\counting|COUNT [6] & !\counting|COUNT [9])))

	.dataa(\counting|COUNT [8]),
	.datab(\counting|COUNT [7]),
	.datac(\counting|COUNT [6]),
	.datad(\counting|COUNT [9]),
	.cin(gnd),
	.combout(\counting|DONE~2_combout ),
	.cout());
// synopsys translate_off
defparam \counting|DONE~2 .lut_mask = 16'h0001;
defparam \counting|DONE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N20
cycloneii_lcell_comb \counting|Add0~26 (
// Equation(s):
// \counting|Add0~26_combout  = (!\Decoder1~0_combout  & ((\WideOr0~0_combout  & ((\counting|Add0~9_combout ))) # (!\WideOr0~0_combout  & (\prand|WideOr4~0_combout ))))

	.dataa(\prand|WideOr4~0_combout ),
	.datab(\Decoder1~0_combout ),
	.datac(\WideOr0~0_combout ),
	.datad(\counting|Add0~9_combout ),
	.cin(gnd),
	.combout(\counting|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \counting|Add0~26 .lut_mask = 16'h3202;
defparam \counting|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y27_N21
cycloneii_lcell_ff \counting|COUNT[4] (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\counting|Add0~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RESET~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counting|COUNT [4]));

// Location: LCCOMB_X2_Y27_N10
cycloneii_lcell_comb \counting|DONE~3 (
// Equation(s):
// \counting|DONE~3_combout  = (!\counting|COUNT [3] & (!\counting|COUNT [2] & (!\counting|COUNT [4] & !\counting|COUNT [5])))

	.dataa(\counting|COUNT [3]),
	.datab(\counting|COUNT [2]),
	.datac(\counting|COUNT [4]),
	.datad(\counting|COUNT [5]),
	.cin(gnd),
	.combout(\counting|DONE~3_combout ),
	.cout());
// synopsys translate_off
defparam \counting|DONE~3 .lut_mask = 16'h0001;
defparam \counting|DONE~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y27_N20
cycloneii_lcell_comb \counting|DONE~4 (
// Equation(s):
// \counting|DONE~4_combout  = (!\Decoder1~0_combout  & (\WideOr0~0_combout  & (\counting|DONE~2_combout  & \counting|DONE~3_combout )))

	.dataa(\Decoder1~0_combout ),
	.datab(\WideOr0~0_combout ),
	.datac(\counting|DONE~2_combout ),
	.datad(\counting|DONE~3_combout ),
	.cin(gnd),
	.combout(\counting|DONE~4_combout ),
	.cout());
// synopsys translate_off
defparam \counting|DONE~4 .lut_mask = 16'h4000;
defparam \counting|DONE~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y27_N4
cycloneii_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = (\STATE[3]~reg0_regout  & ((\STATE[2]~reg0_regout ) # ((\STATE[0]~reg0_regout  & \STATE[1]~reg0_regout )))) # (!\STATE[3]~reg0_regout  & (\STATE[1]~reg0_regout  $ (((\STATE[2]~reg0_regout ) # (!\STATE[0]~reg0_regout )))))

	.dataa(\STATE[3]~reg0_regout ),
	.datab(\STATE[0]~reg0_regout ),
	.datac(\STATE[2]~reg0_regout ),
	.datad(\STATE[1]~reg0_regout ),
	.cin(gnd),
	.combout(\comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'hACF1;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y27_N22
cycloneii_lcell_comb \counting|DONE~5 (
// Equation(s):
// \counting|DONE~5_combout  = (\counting|DONE~1_combout  & ((\comb~0_combout ) # ((\counting|DONE~0_combout  & \counting|DONE~4_combout )))) # (!\counting|DONE~1_combout  & (\counting|DONE~0_combout  & (\counting|DONE~4_combout )))

	.dataa(\counting|DONE~1_combout ),
	.datab(\counting|DONE~0_combout ),
	.datac(\counting|DONE~4_combout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\counting|DONE~5_combout ),
	.cout());
// synopsys translate_off
defparam \counting|DONE~5 .lut_mask = 16'hEAC0;
defparam \counting|DONE~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y27_N4
cycloneii_lcell_comb \Mux1~18 (
// Equation(s):
// \Mux1~18_combout  = (\Mux1~7_combout  & ((\Mux1~10_combout ) # ((\Mux1~17_combout  & \counting|DONE~5_combout )))) # (!\Mux1~7_combout  & (\Mux1~17_combout  & ((\counting|DONE~5_combout ))))

	.dataa(\Mux1~7_combout ),
	.datab(\Mux1~17_combout ),
	.datac(\Mux1~10_combout ),
	.datad(\counting|DONE~5_combout ),
	.cin(gnd),
	.combout(\Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~18 .lut_mask = 16'hECA0;
defparam \Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y27_N0
cycloneii_lcell_comb \Mux1~15 (
// Equation(s):
// \Mux1~15_combout  = (\Mux1~14_combout  & ((\STATE[0]~reg0_regout  & (!\always2~3_combout )) # (!\STATE[0]~reg0_regout  & ((\counting|DONE~5_combout )))))

	.dataa(\Mux1~14_combout ),
	.datab(\STATE[0]~reg0_regout ),
	.datac(\always2~3_combout ),
	.datad(\counting|DONE~5_combout ),
	.cin(gnd),
	.combout(\Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~15 .lut_mask = 16'h2A08;
defparam \Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y27_N2
cycloneii_lcell_comb \Mux1~16 (
// Equation(s):
// \Mux1~16_combout  = (\STATE[1]~reg0_regout  & (!\Mux1~15_combout  & ((\STATE[0]~reg0_regout ) # (\PLAYER_A~combout )))) # (!\STATE[1]~reg0_regout  & (\STATE[0]~reg0_regout  & (\PLAYER_A~combout )))

	.dataa(\STATE[0]~reg0_regout ),
	.datab(\STATE[1]~reg0_regout ),
	.datac(\PLAYER_A~combout ),
	.datad(\Mux1~15_combout ),
	.cin(gnd),
	.combout(\Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~16 .lut_mask = 16'h20E8;
defparam \Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y27_N30
cycloneii_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\STATE[3]~reg0_regout  & (\STATE[2]~reg0_regout )) # (!\STATE[3]~reg0_regout  & ((\STATE[2]~reg0_regout  & ((\Mux1~16_combout ))) # (!\STATE[2]~reg0_regout  & (\Mux1~18_combout ))))

	.dataa(\STATE[3]~reg0_regout ),
	.datab(\STATE[2]~reg0_regout ),
	.datac(\Mux1~18_combout ),
	.datad(\Mux1~16_combout ),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hDC98;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y27_N28
cycloneii_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (\STATE[3]~reg0_regout  & ((\Mux2~0_combout  & (\Mux1~19_combout )) # (!\Mux2~0_combout  & ((\Mux1~13_combout ))))) # (!\STATE[3]~reg0_regout  & (((\Mux2~0_combout ))))

	.dataa(\Mux1~19_combout ),
	.datab(\STATE[3]~reg0_regout ),
	.datac(\Mux1~13_combout ),
	.datad(\Mux2~0_combout ),
	.cin(gnd),
	.combout(\Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = 16'hBBC0;
defparam \Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y27_N29
cycloneii_lcell_ff \STATE[2]~reg0 (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\Mux2~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RESET~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\STATE[2]~reg0_regout ));

// Location: LCCOMB_X2_Y26_N14
cycloneii_lcell_comb \Mux1~22 (
// Equation(s):
// \Mux1~22_combout  = (\STATE[0]~reg0_regout  & ((\STATE[1]~reg0_regout  & ((\NEXTSTATE[0]~0_combout ))) # (!\STATE[1]~reg0_regout  & (!\PLAYER_A~combout ))))

	.dataa(\PLAYER_A~combout ),
	.datab(\STATE[0]~reg0_regout ),
	.datac(\NEXTSTATE[0]~0_combout ),
	.datad(\STATE[1]~reg0_regout ),
	.cin(gnd),
	.combout(\Mux1~22_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~22 .lut_mask = 16'hC044;
defparam \Mux1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N28
cycloneii_lcell_comb \Mux1~21 (
// Equation(s):
// \Mux1~21_combout  = (\STATE[1]~reg0_regout  & (!\STATE[0]~reg0_regout )) # (!\STATE[1]~reg0_regout  & ((\STATE[0]~reg0_regout ) # (\WideOr6~0_combout )))

	.dataa(\STATE[1]~reg0_regout ),
	.datab(\STATE[0]~reg0_regout ),
	.datac(\WideOr6~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux1~21_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~21 .lut_mask = 16'h7676;
defparam \Mux1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N30
cycloneii_lcell_comb \Mux1~27 (
// Equation(s):
// \Mux1~27_combout  = (\Mux1~21_combout ) # ((\NEXT~combout  & ((\STATE[0]~reg0_regout ) # (\always2~0_combout ))))

	.dataa(\NEXT~combout ),
	.datab(\STATE[0]~reg0_regout ),
	.datac(\always2~0_combout ),
	.datad(\Mux1~21_combout ),
	.cin(gnd),
	.combout(\Mux1~27_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~27 .lut_mask = 16'hFFA8;
defparam \Mux1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N0
cycloneii_lcell_comb \Mux1~23 (
// Equation(s):
// \Mux1~23_combout  = (\STATE[3]~reg0_regout  & ((\STATE[2]~reg0_regout ) # ((\Mux1~27_combout )))) # (!\STATE[3]~reg0_regout  & (!\STATE[2]~reg0_regout  & (\Mux1~22_combout )))

	.dataa(\STATE[3]~reg0_regout ),
	.datab(\STATE[2]~reg0_regout ),
	.datac(\Mux1~22_combout ),
	.datad(\Mux1~27_combout ),
	.cin(gnd),
	.combout(\Mux1~23_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~23 .lut_mask = 16'hBA98;
defparam \Mux1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N18
cycloneii_lcell_comb \Mux1~20 (
// Equation(s):
// \Mux1~20_combout  = (\STATE[0]~reg0_regout  & (((\NEXTSTATE[0]~0_combout )))) # (!\STATE[0]~reg0_regout  & ((\WideOr6~0_combout ) # ((\always2~1_combout ))))

	.dataa(\WideOr6~0_combout ),
	.datab(\STATE[0]~reg0_regout ),
	.datac(\NEXTSTATE[0]~0_combout ),
	.datad(\always2~1_combout ),
	.cin(gnd),
	.combout(\Mux1~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~20 .lut_mask = 16'hF3E2;
defparam \Mux1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N12
cycloneii_lcell_comb \Mux1~26 (
// Equation(s):
// \Mux1~26_combout  = (\PLAYER_A~combout  & (\Mux1~20_combout  & (\STATE[0]~reg0_regout  $ (!\STATE[1]~reg0_regout )))) # (!\PLAYER_A~combout  & ((\Mux1~20_combout ) # (\STATE[0]~reg0_regout  $ (\STATE[1]~reg0_regout ))))

	.dataa(\PLAYER_A~combout ),
	.datab(\STATE[0]~reg0_regout ),
	.datac(\STATE[1]~reg0_regout ),
	.datad(\Mux1~20_combout ),
	.cin(gnd),
	.combout(\Mux1~26_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~26 .lut_mask = 16'hD714;
defparam \Mux1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y27_N6
cycloneii_lcell_comb \Mux1~24 (
// Equation(s):
// \Mux1~24_combout  = (\Mux1~23_combout  & ((\Mux1~19_combout ) # ((!\STATE[2]~reg0_regout )))) # (!\Mux1~23_combout  & (((\STATE[2]~reg0_regout  & \Mux1~26_combout ))))

	.dataa(\Mux1~19_combout ),
	.datab(\Mux1~23_combout ),
	.datac(\STATE[2]~reg0_regout ),
	.datad(\Mux1~26_combout ),
	.cin(gnd),
	.combout(\Mux1~24_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~24 .lut_mask = 16'hBC8C;
defparam \Mux1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y27_N7
cycloneii_lcell_ff \STATE[3]~reg0 (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\Mux1~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RESET~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\STATE[3]~reg0_regout ));

// Location: LCCOMB_X2_Y25_N24
cycloneii_lcell_comb \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = (\STATE[3]~reg0_regout  & (((!\STATE[1]~reg0_regout ) # (!\STATE[2]~reg0_regout )) # (!\STATE[0]~reg0_regout ))) # (!\STATE[3]~reg0_regout  & (((\STATE[2]~reg0_regout ) # (\STATE[1]~reg0_regout ))))

	.dataa(\STATE[3]~reg0_regout ),
	.datab(\STATE[0]~reg0_regout ),
	.datac(\STATE[2]~reg0_regout ),
	.datad(\STATE[1]~reg0_regout ),
	.cin(gnd),
	.combout(\WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~0 .lut_mask = 16'h7FFA;
defparam \WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneii_lcell_comb \clockGenerator|counter_10MHz|count~2 (
// Equation(s):
// \clockGenerator|counter_10MHz|count~2_combout  = (!\clockGenerator|counter_10MHz|count [2] & !\clockGenerator|counter_10MHz|count [0])

	.dataa(\clockGenerator|counter_10MHz|count [2]),
	.datab(vcc),
	.datac(\clockGenerator|counter_10MHz|count [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\clockGenerator|counter_10MHz|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10MHz|count~2 .lut_mask = 16'h0505;
defparam \clockGenerator|counter_10MHz|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N15
cycloneii_lcell_ff \clockGenerator|counter_10MHz|count[0] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_10MHz|count~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_10MHz|count [0]));

// Location: LCCOMB_X18_Y16_N30
cycloneii_lcell_comb \clockGenerator|counter_10MHz|count~1 (
// Equation(s):
// \clockGenerator|counter_10MHz|count~1_combout  = (!\clockGenerator|counter_10MHz|count [2] & (\clockGenerator|counter_10MHz|count [0] $ (\clockGenerator|counter_10MHz|count [1])))

	.dataa(\clockGenerator|counter_10MHz|count [2]),
	.datab(\clockGenerator|counter_10MHz|count [0]),
	.datac(\clockGenerator|counter_10MHz|count [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\clockGenerator|counter_10MHz|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10MHz|count~1 .lut_mask = 16'h1414;
defparam \clockGenerator|counter_10MHz|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N31
cycloneii_lcell_ff \clockGenerator|counter_10MHz|count[1] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_10MHz|count~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_10MHz|count [1]));

// Location: LCCOMB_X18_Y16_N4
cycloneii_lcell_comb \clockGenerator|counter_10MHz|LessThan1~0 (
// Equation(s):
// \clockGenerator|counter_10MHz|LessThan1~0_combout  = (\clockGenerator|counter_10MHz|count [2]) # ((\clockGenerator|counter_10MHz|count [0] & \clockGenerator|counter_10MHz|count [1]))

	.dataa(\clockGenerator|counter_10MHz|count [2]),
	.datab(vcc),
	.datac(\clockGenerator|counter_10MHz|count [0]),
	.datad(\clockGenerator|counter_10MHz|count [1]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10MHz|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10MHz|LessThan1~0 .lut_mask = 16'hFAAA;
defparam \clockGenerator|counter_10MHz|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLK_SEL[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK_SEL~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK_SEL[0]));
// synopsys translate_off
defparam \CLK_SEL[0]~I .input_async_reset = "none";
defparam \CLK_SEL[0]~I .input_power_up = "low";
defparam \CLK_SEL[0]~I .input_register_mode = "none";
defparam \CLK_SEL[0]~I .input_sync_reset = "none";
defparam \CLK_SEL[0]~I .oe_async_reset = "none";
defparam \CLK_SEL[0]~I .oe_power_up = "low";
defparam \CLK_SEL[0]~I .oe_register_mode = "none";
defparam \CLK_SEL[0]~I .oe_sync_reset = "none";
defparam \CLK_SEL[0]~I .operation_mode = "input";
defparam \CLK_SEL[0]~I .output_async_reset = "none";
defparam \CLK_SEL[0]~I .output_power_up = "low";
defparam \CLK_SEL[0]~I .output_register_mode = "none";
defparam \CLK_SEL[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cycloneii_lcell_comb \clockGenerator|counter_10kHz|count~2 (
// Equation(s):
// \clockGenerator|counter_10kHz|count~2_combout  = (!\clockGenerator|counter_10kHz|count [3] & (\clockGenerator|counter_10kHz|count [0] $ (\clockGenerator|counter_10kHz|count [1])))

	.dataa(vcc),
	.datab(\clockGenerator|counter_10kHz|count [0]),
	.datac(\clockGenerator|counter_10kHz|count [1]),
	.datad(\clockGenerator|counter_10kHz|count [3]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10kHz|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10kHz|count~2 .lut_mask = 16'h003C;
defparam \clockGenerator|counter_10kHz|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N26
cycloneii_lcell_comb \clockGenerator|counter_1MHz|count~3 (
// Equation(s):
// \clockGenerator|counter_1MHz|count~3_combout  = (!\clockGenerator|counter_1MHz|count [0] & (((!\clockGenerator|counter_1MHz|count [1] & !\clockGenerator|counter_1MHz|count [2])) # (!\clockGenerator|counter_1MHz|count [3])))

	.dataa(\clockGenerator|counter_1MHz|count [1]),
	.datab(\clockGenerator|counter_1MHz|count [2]),
	.datac(\clockGenerator|counter_1MHz|count [0]),
	.datad(\clockGenerator|counter_1MHz|count [3]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1MHz|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1MHz|count~3 .lut_mask = 16'h010F;
defparam \clockGenerator|counter_1MHz|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneii_lcell_comb \clockGenerator|counter_10MHz|count~0 (
// Equation(s):
// \clockGenerator|counter_10MHz|count~0_combout  = (\clockGenerator|counter_10MHz|count [0] & (!\clockGenerator|counter_10MHz|count [2] & \clockGenerator|counter_10MHz|count [1]))

	.dataa(vcc),
	.datab(\clockGenerator|counter_10MHz|count [0]),
	.datac(\clockGenerator|counter_10MHz|count [2]),
	.datad(\clockGenerator|counter_10MHz|count [1]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10MHz|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10MHz|count~0 .lut_mask = 16'h0C00;
defparam \clockGenerator|counter_10MHz|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N21
cycloneii_lcell_ff \clockGenerator|counter_10MHz|count[2] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_10MHz|count~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_10MHz|count [2]));

// Location: LCCOMB_X19_Y16_N8
cycloneii_lcell_comb \clockGenerator|counter_10MHz|Equal0~0 (
// Equation(s):
// \clockGenerator|counter_10MHz|Equal0~0_combout  = (!\clockGenerator|counter_10MHz|count [1] & (\clockGenerator|counter_10MHz|count [2] & !\clockGenerator|counter_10MHz|count [0]))

	.dataa(\clockGenerator|counter_10MHz|count [1]),
	.datab(vcc),
	.datac(\clockGenerator|counter_10MHz|count [2]),
	.datad(\clockGenerator|counter_10MHz|count [0]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10MHz|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10MHz|Equal0~0 .lut_mask = 16'h0050;
defparam \clockGenerator|counter_10MHz|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N27
cycloneii_lcell_ff \clockGenerator|counter_1MHz|count[0] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_1MHz|count~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10MHz|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_1MHz|count [0]));

// Location: LCCOMB_X19_Y16_N20
cycloneii_lcell_comb \clockGenerator|counter_1MHz|count~2 (
// Equation(s):
// \clockGenerator|counter_1MHz|count~2_combout  = (!\clockGenerator|counter_1MHz|count [3] & (\clockGenerator|counter_1MHz|count [1] $ (\clockGenerator|counter_1MHz|count [0])))

	.dataa(\clockGenerator|counter_1MHz|count [3]),
	.datab(vcc),
	.datac(\clockGenerator|counter_1MHz|count [1]),
	.datad(\clockGenerator|counter_1MHz|count [0]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1MHz|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1MHz|count~2 .lut_mask = 16'h0550;
defparam \clockGenerator|counter_1MHz|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N21
cycloneii_lcell_ff \clockGenerator|counter_1MHz|count[1] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_1MHz|count~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10MHz|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_1MHz|count [1]));

// Location: LCCOMB_X19_Y16_N26
cycloneii_lcell_comb \clockGenerator|counter_1MHz|count~1 (
// Equation(s):
// \clockGenerator|counter_1MHz|count~1_combout  = (!\clockGenerator|counter_1MHz|count [3] & (\clockGenerator|counter_1MHz|count [2] $ (((\clockGenerator|counter_1MHz|count [1] & \clockGenerator|counter_1MHz|count [0])))))

	.dataa(\clockGenerator|counter_1MHz|count [3]),
	.datab(\clockGenerator|counter_1MHz|count [1]),
	.datac(\clockGenerator|counter_1MHz|count [2]),
	.datad(\clockGenerator|counter_1MHz|count [0]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1MHz|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1MHz|count~1 .lut_mask = 16'h1450;
defparam \clockGenerator|counter_1MHz|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N27
cycloneii_lcell_ff \clockGenerator|counter_1MHz|count[2] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_1MHz|count~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10MHz|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_1MHz|count [2]));

// Location: LCCOMB_X19_Y16_N16
cycloneii_lcell_comb \clockGenerator|counter_1MHz|count~0 (
// Equation(s):
// \clockGenerator|counter_1MHz|count~0_combout  = (\clockGenerator|counter_1MHz|count [1] & (\clockGenerator|counter_1MHz|count [2] & (!\clockGenerator|counter_1MHz|count [3] & \clockGenerator|counter_1MHz|count [0]))) # (!\clockGenerator|counter_1MHz|count 
// [1] & (!\clockGenerator|counter_1MHz|count [2] & (\clockGenerator|counter_1MHz|count [3] & !\clockGenerator|counter_1MHz|count [0])))

	.dataa(\clockGenerator|counter_1MHz|count [1]),
	.datab(\clockGenerator|counter_1MHz|count [2]),
	.datac(\clockGenerator|counter_1MHz|count [3]),
	.datad(\clockGenerator|counter_1MHz|count [0]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1MHz|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1MHz|count~0 .lut_mask = 16'h0810;
defparam \clockGenerator|counter_1MHz|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N17
cycloneii_lcell_ff \clockGenerator|counter_1MHz|count[3] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_1MHz|count~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10MHz|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_1MHz|count [3]));

// Location: LCCOMB_X19_Y16_N18
cycloneii_lcell_comb \clockGenerator|counter_1MHz|rco_out~0 (
// Equation(s):
// \clockGenerator|counter_1MHz|rco_out~0_combout  = (!\clockGenerator|counter_1MHz|count [1] & (\clockGenerator|counter_1MHz|count [3] & !\clockGenerator|counter_1MHz|count [2]))

	.dataa(\clockGenerator|counter_1MHz|count [1]),
	.datab(vcc),
	.datac(\clockGenerator|counter_1MHz|count [3]),
	.datad(\clockGenerator|counter_1MHz|count [2]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1MHz|rco_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1MHz|rco_out~0 .lut_mask = 16'h0050;
defparam \clockGenerator|counter_1MHz|rco_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N4
cycloneii_lcell_comb \clockGenerator|counter_100kHz|count~2 (
// Equation(s):
// \clockGenerator|counter_100kHz|count~2_combout  = (!\clockGenerator|counter_100kHz|count [3] & (\clockGenerator|counter_100kHz|count [1] $ (\clockGenerator|counter_100kHz|count [0])))

	.dataa(\clockGenerator|counter_100kHz|count [3]),
	.datab(vcc),
	.datac(\clockGenerator|counter_100kHz|count [1]),
	.datad(\clockGenerator|counter_100kHz|count [0]),
	.cin(gnd),
	.combout(\clockGenerator|counter_100kHz|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_100kHz|count~2 .lut_mask = 16'h0550;
defparam \clockGenerator|counter_100kHz|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N22
cycloneii_lcell_comb \clockGenerator|counter_1MHz|rco_out (
// Equation(s):
// \clockGenerator|counter_1MHz|rco_out~combout  = (\clockGenerator|counter_10MHz|Equal0~0_combout  & (\clockGenerator|counter_1MHz|count [0] & \clockGenerator|counter_1MHz|rco_out~0_combout ))

	.dataa(\clockGenerator|counter_10MHz|Equal0~0_combout ),
	.datab(vcc),
	.datac(\clockGenerator|counter_1MHz|count [0]),
	.datad(\clockGenerator|counter_1MHz|rco_out~0_combout ),
	.cin(gnd),
	.combout(\clockGenerator|counter_1MHz|rco_out~combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1MHz|rco_out .lut_mask = 16'hA000;
defparam \clockGenerator|counter_1MHz|rco_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N5
cycloneii_lcell_ff \clockGenerator|counter_100kHz|count[1] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_100kHz|count~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_1MHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_100kHz|count [1]));

// Location: LCCOMB_X20_Y16_N2
cycloneii_lcell_comb \clockGenerator|counter_100kHz|count~1 (
// Equation(s):
// \clockGenerator|counter_100kHz|count~1_combout  = (!\clockGenerator|counter_100kHz|count [3] & (\clockGenerator|counter_100kHz|count [2] $ (((\clockGenerator|counter_100kHz|count [1] & \clockGenerator|counter_100kHz|count [0])))))

	.dataa(\clockGenerator|counter_100kHz|count [3]),
	.datab(\clockGenerator|counter_100kHz|count [1]),
	.datac(\clockGenerator|counter_100kHz|count [2]),
	.datad(\clockGenerator|counter_100kHz|count [0]),
	.cin(gnd),
	.combout(\clockGenerator|counter_100kHz|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_100kHz|count~1 .lut_mask = 16'h1450;
defparam \clockGenerator|counter_100kHz|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N3
cycloneii_lcell_ff \clockGenerator|counter_100kHz|count[2] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_100kHz|count~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_1MHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_100kHz|count [2]));

// Location: LCCOMB_X20_Y16_N14
cycloneii_lcell_comb \clockGenerator|counter_100kHz|count~3 (
// Equation(s):
// \clockGenerator|counter_100kHz|count~3_combout  = (!\clockGenerator|counter_100kHz|count [0] & (((!\clockGenerator|counter_100kHz|count [1] & !\clockGenerator|counter_100kHz|count [2])) # (!\clockGenerator|counter_100kHz|count [3])))

	.dataa(\clockGenerator|counter_100kHz|count [3]),
	.datab(\clockGenerator|counter_100kHz|count [1]),
	.datac(\clockGenerator|counter_100kHz|count [0]),
	.datad(\clockGenerator|counter_100kHz|count [2]),
	.cin(gnd),
	.combout(\clockGenerator|counter_100kHz|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_100kHz|count~3 .lut_mask = 16'h0507;
defparam \clockGenerator|counter_100kHz|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N15
cycloneii_lcell_ff \clockGenerator|counter_100kHz|count[0] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_100kHz|count~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_1MHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_100kHz|count [0]));

// Location: LCCOMB_X20_Y16_N0
cycloneii_lcell_comb \clockGenerator|counter_100kHz|count~0 (
// Equation(s):
// \clockGenerator|counter_100kHz|count~0_combout  = (\clockGenerator|counter_100kHz|count [1] & (\clockGenerator|counter_100kHz|count [2] & (!\clockGenerator|counter_100kHz|count [3] & \clockGenerator|counter_100kHz|count [0]))) # 
// (!\clockGenerator|counter_100kHz|count [1] & (!\clockGenerator|counter_100kHz|count [2] & (\clockGenerator|counter_100kHz|count [3] & !\clockGenerator|counter_100kHz|count [0])))

	.dataa(\clockGenerator|counter_100kHz|count [1]),
	.datab(\clockGenerator|counter_100kHz|count [2]),
	.datac(\clockGenerator|counter_100kHz|count [3]),
	.datad(\clockGenerator|counter_100kHz|count [0]),
	.cin(gnd),
	.combout(\clockGenerator|counter_100kHz|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_100kHz|count~0 .lut_mask = 16'h0810;
defparam \clockGenerator|counter_100kHz|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N1
cycloneii_lcell_ff \clockGenerator|counter_100kHz|count[3] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_100kHz|count~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_1MHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_100kHz|count [3]));

// Location: LCCOMB_X19_Y16_N28
cycloneii_lcell_comb \clockGenerator|counter_100kHz|rco_out~0 (
// Equation(s):
// \clockGenerator|counter_100kHz|rco_out~0_combout  = (!\clockGenerator|counter_100kHz|count [1] & (\clockGenerator|counter_100kHz|count [0] & (\clockGenerator|counter_100kHz|count [3] & !\clockGenerator|counter_100kHz|count [2])))

	.dataa(\clockGenerator|counter_100kHz|count [1]),
	.datab(\clockGenerator|counter_100kHz|count [0]),
	.datac(\clockGenerator|counter_100kHz|count [3]),
	.datad(\clockGenerator|counter_100kHz|count [2]),
	.cin(gnd),
	.combout(\clockGenerator|counter_100kHz|rco_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_100kHz|rco_out~0 .lut_mask = 16'h0040;
defparam \clockGenerator|counter_100kHz|rco_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneii_lcell_comb \clockGenerator|counter_100kHz|rco_out (
// Equation(s):
// \clockGenerator|counter_100kHz|rco_out~combout  = (\clockGenerator|counter_1MHz|count [0] & (\clockGenerator|counter_1MHz|rco_out~0_combout  & (\clockGenerator|counter_10MHz|Equal0~0_combout  & \clockGenerator|counter_100kHz|rco_out~0_combout )))

	.dataa(\clockGenerator|counter_1MHz|count [0]),
	.datab(\clockGenerator|counter_1MHz|rco_out~0_combout ),
	.datac(\clockGenerator|counter_10MHz|Equal0~0_combout ),
	.datad(\clockGenerator|counter_100kHz|rco_out~0_combout ),
	.cin(gnd),
	.combout(\clockGenerator|counter_100kHz|rco_out~combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_100kHz|rco_out .lut_mask = 16'h8000;
defparam \clockGenerator|counter_100kHz|rco_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y15_N29
cycloneii_lcell_ff \clockGenerator|counter_10kHz|count[1] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_10kHz|count~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_100kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_10kHz|count [1]));

// Location: LCCOMB_X18_Y15_N24
cycloneii_lcell_comb \clockGenerator|counter_10kHz|count~0 (
// Equation(s):
// \clockGenerator|counter_10kHz|count~0_combout  = (\clockGenerator|counter_10kHz|count [2] & (\clockGenerator|counter_10kHz|count [0] & (!\clockGenerator|counter_10kHz|count [3] & \clockGenerator|counter_10kHz|count [1]))) # 
// (!\clockGenerator|counter_10kHz|count [2] & (!\clockGenerator|counter_10kHz|count [0] & (\clockGenerator|counter_10kHz|count [3] & !\clockGenerator|counter_10kHz|count [1])))

	.dataa(\clockGenerator|counter_10kHz|count [2]),
	.datab(\clockGenerator|counter_10kHz|count [0]),
	.datac(\clockGenerator|counter_10kHz|count [3]),
	.datad(\clockGenerator|counter_10kHz|count [1]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10kHz|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10kHz|count~0 .lut_mask = 16'h0810;
defparam \clockGenerator|counter_10kHz|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y15_N25
cycloneii_lcell_ff \clockGenerator|counter_10kHz|count[3] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_10kHz|count~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_100kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_10kHz|count [3]));

// Location: LCCOMB_X18_Y15_N6
cycloneii_lcell_comb \clockGenerator|counter_10kHz|count~3 (
// Equation(s):
// \clockGenerator|counter_10kHz|count~3_combout  = (!\clockGenerator|counter_10kHz|count [0] & (((!\clockGenerator|counter_10kHz|count [2] & !\clockGenerator|counter_10kHz|count [1])) # (!\clockGenerator|counter_10kHz|count [3])))

	.dataa(\clockGenerator|counter_10kHz|count [2]),
	.datab(\clockGenerator|counter_10kHz|count [3]),
	.datac(\clockGenerator|counter_10kHz|count [0]),
	.datad(\clockGenerator|counter_10kHz|count [1]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10kHz|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10kHz|count~3 .lut_mask = 16'h0307;
defparam \clockGenerator|counter_10kHz|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y15_N7
cycloneii_lcell_ff \clockGenerator|counter_10kHz|count[0] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_10kHz|count~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_100kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_10kHz|count [0]));

// Location: LCCOMB_X18_Y15_N2
cycloneii_lcell_comb \clockGenerator|counter_10kHz|count~1 (
// Equation(s):
// \clockGenerator|counter_10kHz|count~1_combout  = (!\clockGenerator|counter_10kHz|count [3] & (\clockGenerator|counter_10kHz|count [2] $ (((\clockGenerator|counter_10kHz|count [1] & \clockGenerator|counter_10kHz|count [0])))))

	.dataa(\clockGenerator|counter_10kHz|count [1]),
	.datab(\clockGenerator|counter_10kHz|count [3]),
	.datac(\clockGenerator|counter_10kHz|count [2]),
	.datad(\clockGenerator|counter_10kHz|count [0]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10kHz|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10kHz|count~1 .lut_mask = 16'h1230;
defparam \clockGenerator|counter_10kHz|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y15_N3
cycloneii_lcell_ff \clockGenerator|counter_10kHz|count[2] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_10kHz|count~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_100kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_10kHz|count [2]));

// Location: LCCOMB_X18_Y15_N0
cycloneii_lcell_comb \clockGenerator|counter_10kHz|LessThan1~0 (
// Equation(s):
// \clockGenerator|counter_10kHz|LessThan1~0_combout  = (\clockGenerator|counter_10kHz|count [3]) # ((\clockGenerator|counter_10kHz|count [2] & ((\clockGenerator|counter_10kHz|count [1]) # (\clockGenerator|counter_10kHz|count [0]))))

	.dataa(\clockGenerator|counter_10kHz|count [1]),
	.datab(\clockGenerator|counter_10kHz|count [0]),
	.datac(\clockGenerator|counter_10kHz|count [2]),
	.datad(\clockGenerator|counter_10kHz|count [3]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10kHz|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10kHz|LessThan1~0 .lut_mask = 16'hFFE0;
defparam \clockGenerator|counter_10kHz|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N12
cycloneii_lcell_comb \clockGenerator|counter_1MHz|LessThan1~0 (
// Equation(s):
// \clockGenerator|counter_1MHz|LessThan1~0_combout  = (\clockGenerator|counter_1MHz|count [3]) # ((\clockGenerator|counter_1MHz|count [2] & ((\clockGenerator|counter_1MHz|count [0]) # (\clockGenerator|counter_1MHz|count [1]))))

	.dataa(\clockGenerator|counter_1MHz|count [0]),
	.datab(\clockGenerator|counter_1MHz|count [2]),
	.datac(\clockGenerator|counter_1MHz|count [1]),
	.datad(\clockGenerator|counter_1MHz|count [3]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1MHz|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1MHz|LessThan1~0 .lut_mask = 16'hFFC8;
defparam \clockGenerator|counter_1MHz|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneii_lcell_comb \clockGenerator|Mux0~0 (
// Equation(s):
// \clockGenerator|Mux0~0_combout  = (\CLK_SEL~combout [1] & (((\CLK_SEL~combout [0]) # (\clockGenerator|counter_1MHz|LessThan1~0_combout )))) # (!\CLK_SEL~combout [1] & (\clockGenerator|counter_10kHz|LessThan1~0_combout  & (!\CLK_SEL~combout [0])))

	.dataa(\CLK_SEL~combout [1]),
	.datab(\clockGenerator|counter_10kHz|LessThan1~0_combout ),
	.datac(\CLK_SEL~combout [0]),
	.datad(\clockGenerator|counter_1MHz|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\clockGenerator|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|Mux0~0 .lut_mask = 16'hAEA4;
defparam \clockGenerator|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cycloneii_lcell_comb \clockGenerator|Mux0~1 (
// Equation(s):
// \clockGenerator|Mux0~1_combout  = (\CLK_SEL~combout [0] & ((\clockGenerator|Mux0~0_combout  & ((\clockGenerator|counter_10MHz|LessThan1~0_combout ))) # (!\clockGenerator|Mux0~0_combout  & (\clockGenerator|counter_100kHz|LessThan1~0_combout )))) # 
// (!\CLK_SEL~combout [0] & (((\clockGenerator|Mux0~0_combout ))))

	.dataa(\clockGenerator|counter_100kHz|LessThan1~0_combout ),
	.datab(\clockGenerator|counter_10MHz|LessThan1~0_combout ),
	.datac(\CLK_SEL~combout [0]),
	.datad(\clockGenerator|Mux0~0_combout ),
	.cin(gnd),
	.combout(\clockGenerator|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|Mux0~1 .lut_mask = 16'hCFA0;
defparam \clockGenerator|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneii_lcell_comb \clockGenerator|counter_1kHz|count~0 (
// Equation(s):
// \clockGenerator|counter_1kHz|count~0_combout  = (\clockGenerator|counter_1kHz|count [0] & (\clockGenerator|counter_1kHz|count [2] & (!\clockGenerator|counter_1kHz|count [3] & \clockGenerator|counter_1kHz|count [1]))) # (!\clockGenerator|counter_1kHz|count 
// [0] & (!\clockGenerator|counter_1kHz|count [2] & (\clockGenerator|counter_1kHz|count [3] & !\clockGenerator|counter_1kHz|count [1])))

	.dataa(\clockGenerator|counter_1kHz|count [0]),
	.datab(\clockGenerator|counter_1kHz|count [2]),
	.datac(\clockGenerator|counter_1kHz|count [3]),
	.datad(\clockGenerator|counter_1kHz|count [1]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1kHz|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1kHz|count~0 .lut_mask = 16'h0810;
defparam \clockGenerator|counter_1kHz|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneii_lcell_comb \clockGenerator|counter_10kHz|rco_out~0 (
// Equation(s):
// \clockGenerator|counter_10kHz|rco_out~0_combout  = (\clockGenerator|counter_10kHz|count [0] & (!\clockGenerator|counter_10kHz|count [2] & (\clockGenerator|counter_10kHz|count [3] & !\clockGenerator|counter_10kHz|count [1])))

	.dataa(\clockGenerator|counter_10kHz|count [0]),
	.datab(\clockGenerator|counter_10kHz|count [2]),
	.datac(\clockGenerator|counter_10kHz|count [3]),
	.datad(\clockGenerator|counter_10kHz|count [1]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10kHz|rco_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10kHz|rco_out~0 .lut_mask = 16'h0020;
defparam \clockGenerator|counter_10kHz|rco_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneii_lcell_comb \clockGenerator|counter_10kHz|rco_out (
// Equation(s):
// \clockGenerator|counter_10kHz|rco_out~combout  = (\clockGenerator|counter_10kHz|rco_out~0_combout  & \clockGenerator|counter_100kHz|rco_out~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\clockGenerator|counter_10kHz|rco_out~0_combout ),
	.datad(\clockGenerator|counter_100kHz|rco_out~combout ),
	.cin(gnd),
	.combout(\clockGenerator|counter_10kHz|rco_out~combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10kHz|rco_out .lut_mask = 16'hF000;
defparam \clockGenerator|counter_10kHz|rco_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N1
cycloneii_lcell_ff \clockGenerator|counter_1kHz|count[3] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_1kHz|count~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_1kHz|count [3]));

// Location: LCCOMB_X19_Y17_N20
cycloneii_lcell_comb \clockGenerator|counter_1kHz|count~2 (
// Equation(s):
// \clockGenerator|counter_1kHz|count~2_combout  = (!\clockGenerator|counter_1kHz|count [3] & (\clockGenerator|counter_1kHz|count [0] $ (\clockGenerator|counter_1kHz|count [1])))

	.dataa(\clockGenerator|counter_1kHz|count [0]),
	.datab(vcc),
	.datac(\clockGenerator|counter_1kHz|count [1]),
	.datad(\clockGenerator|counter_1kHz|count [3]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1kHz|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1kHz|count~2 .lut_mask = 16'h005A;
defparam \clockGenerator|counter_1kHz|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N21
cycloneii_lcell_ff \clockGenerator|counter_1kHz|count[1] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_1kHz|count~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_1kHz|count [1]));

// Location: LCCOMB_X19_Y17_N14
cycloneii_lcell_comb \clockGenerator|counter_1kHz|count~3 (
// Equation(s):
// \clockGenerator|counter_1kHz|count~3_combout  = (!\clockGenerator|counter_1kHz|count [0] & (((!\clockGenerator|counter_1kHz|count [1] & !\clockGenerator|counter_1kHz|count [2])) # (!\clockGenerator|counter_1kHz|count [3])))

	.dataa(\clockGenerator|counter_1kHz|count [1]),
	.datab(\clockGenerator|counter_1kHz|count [2]),
	.datac(\clockGenerator|counter_1kHz|count [0]),
	.datad(\clockGenerator|counter_1kHz|count [3]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1kHz|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1kHz|count~3 .lut_mask = 16'h010F;
defparam \clockGenerator|counter_1kHz|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N15
cycloneii_lcell_ff \clockGenerator|counter_1kHz|count[0] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_1kHz|count~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_1kHz|count [0]));

// Location: LCCOMB_X19_Y17_N10
cycloneii_lcell_comb \clockGenerator|counter_1kHz|count~1 (
// Equation(s):
// \clockGenerator|counter_1kHz|count~1_combout  = (!\clockGenerator|counter_1kHz|count [3] & (\clockGenerator|counter_1kHz|count [2] $ (((\clockGenerator|counter_1kHz|count [1] & \clockGenerator|counter_1kHz|count [0])))))

	.dataa(\clockGenerator|counter_1kHz|count [3]),
	.datab(\clockGenerator|counter_1kHz|count [1]),
	.datac(\clockGenerator|counter_1kHz|count [2]),
	.datad(\clockGenerator|counter_1kHz|count [0]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1kHz|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1kHz|count~1 .lut_mask = 16'h1450;
defparam \clockGenerator|counter_1kHz|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N11
cycloneii_lcell_ff \clockGenerator|counter_1kHz|count[2] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_1kHz|count~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_1kHz|count [2]));

// Location: LCCOMB_X19_Y17_N8
cycloneii_lcell_comb \clockGenerator|counter_1kHz|LessThan1~0 (
// Equation(s):
// \clockGenerator|counter_1kHz|LessThan1~0_combout  = (\clockGenerator|counter_1kHz|count [3]) # ((\clockGenerator|counter_1kHz|count [2] & ((\clockGenerator|counter_1kHz|count [1]) # (\clockGenerator|counter_1kHz|count [0]))))

	.dataa(\clockGenerator|counter_1kHz|count [1]),
	.datab(\clockGenerator|counter_1kHz|count [2]),
	.datac(\clockGenerator|counter_1kHz|count [0]),
	.datad(\clockGenerator|counter_1kHz|count [3]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1kHz|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1kHz|LessThan1~0 .lut_mask = 16'hFFC8;
defparam \clockGenerator|counter_1kHz|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneii_lcell_comb \clockGenerator|counter_1Hz|count~0 (
// Equation(s):
// \clockGenerator|counter_1Hz|count~0_combout  = (\clockGenerator|counter_1Hz|count [2] & (\clockGenerator|counter_1Hz|count [0] & (!\clockGenerator|counter_1Hz|count [3] & \clockGenerator|counter_1Hz|count [1]))) # (!\clockGenerator|counter_1Hz|count [2] & 
// (!\clockGenerator|counter_1Hz|count [0] & (\clockGenerator|counter_1Hz|count [3] & !\clockGenerator|counter_1Hz|count [1])))

	.dataa(\clockGenerator|counter_1Hz|count [2]),
	.datab(\clockGenerator|counter_1Hz|count [0]),
	.datac(\clockGenerator|counter_1Hz|count [3]),
	.datad(\clockGenerator|counter_1Hz|count [1]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1Hz|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1Hz|count~0 .lut_mask = 16'h0810;
defparam \clockGenerator|counter_1Hz|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneii_lcell_comb \clockGenerator|counter_1kHz|rco_out~0 (
// Equation(s):
// \clockGenerator|counter_1kHz|rco_out~0_combout  = (!\clockGenerator|counter_1kHz|count [2] & (\clockGenerator|counter_1kHz|count [0] & (!\clockGenerator|counter_1kHz|count [1] & \clockGenerator|counter_1kHz|count [3])))

	.dataa(\clockGenerator|counter_1kHz|count [2]),
	.datab(\clockGenerator|counter_1kHz|count [0]),
	.datac(\clockGenerator|counter_1kHz|count [1]),
	.datad(\clockGenerator|counter_1kHz|count [3]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1kHz|rco_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1kHz|rco_out~0 .lut_mask = 16'h0400;
defparam \clockGenerator|counter_1kHz|rco_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cycloneii_lcell_comb \clockGenerator|counter_10Hz|count~0 (
// Equation(s):
// \clockGenerator|counter_10Hz|count~0_combout  = (\clockGenerator|counter_10Hz|count [1] & (\clockGenerator|counter_10Hz|count [0] & (!\clockGenerator|counter_10Hz|count [3] & \clockGenerator|counter_10Hz|count [2]))) # (!\clockGenerator|counter_10Hz|count 
// [1] & (!\clockGenerator|counter_10Hz|count [0] & (\clockGenerator|counter_10Hz|count [3] & !\clockGenerator|counter_10Hz|count [2])))

	.dataa(\clockGenerator|counter_10Hz|count [1]),
	.datab(\clockGenerator|counter_10Hz|count [0]),
	.datac(\clockGenerator|counter_10Hz|count [3]),
	.datad(\clockGenerator|counter_10Hz|count [2]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10Hz|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10Hz|count~0 .lut_mask = 16'h0810;
defparam \clockGenerator|counter_10Hz|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneii_lcell_comb \clockGenerator|counter_100Hz|rco_out (
// Equation(s):
// \clockGenerator|counter_100Hz|rco_out~combout  = (\clockGenerator|counter_100Hz|rco_out~0_combout  & (\clockGenerator|counter_10kHz|rco_out~0_combout  & (\clockGenerator|counter_1kHz|rco_out~0_combout  & \clockGenerator|counter_100kHz|rco_out~combout )))

	.dataa(\clockGenerator|counter_100Hz|rco_out~0_combout ),
	.datab(\clockGenerator|counter_10kHz|rco_out~0_combout ),
	.datac(\clockGenerator|counter_1kHz|rco_out~0_combout ),
	.datad(\clockGenerator|counter_100kHz|rco_out~combout ),
	.cin(gnd),
	.combout(\clockGenerator|counter_100Hz|rco_out~combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_100Hz|rco_out .lut_mask = 16'h8000;
defparam \clockGenerator|counter_100Hz|rco_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y16_N1
cycloneii_lcell_ff \clockGenerator|counter_10Hz|count[3] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_10Hz|count~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_100Hz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_10Hz|count [3]));

// Location: LCCOMB_X17_Y16_N14
cycloneii_lcell_comb \clockGenerator|counter_10Hz|count~3 (
// Equation(s):
// \clockGenerator|counter_10Hz|count~3_combout  = (!\clockGenerator|counter_10Hz|count [0] & (((!\clockGenerator|counter_10Hz|count [1] & !\clockGenerator|counter_10Hz|count [2])) # (!\clockGenerator|counter_10Hz|count [3])))

	.dataa(\clockGenerator|counter_10Hz|count [1]),
	.datab(\clockGenerator|counter_10Hz|count [2]),
	.datac(\clockGenerator|counter_10Hz|count [0]),
	.datad(\clockGenerator|counter_10Hz|count [3]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10Hz|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10Hz|count~3 .lut_mask = 16'h010F;
defparam \clockGenerator|counter_10Hz|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y16_N15
cycloneii_lcell_ff \clockGenerator|counter_10Hz|count[0] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_10Hz|count~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_100Hz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_10Hz|count [0]));

// Location: LCCOMB_X17_Y16_N2
cycloneii_lcell_comb \clockGenerator|counter_10Hz|count~1 (
// Equation(s):
// \clockGenerator|counter_10Hz|count~1_combout  = (!\clockGenerator|counter_10Hz|count [3] & (\clockGenerator|counter_10Hz|count [2] $ (((\clockGenerator|counter_10Hz|count [1] & \clockGenerator|counter_10Hz|count [0])))))

	.dataa(\clockGenerator|counter_10Hz|count [1]),
	.datab(\clockGenerator|counter_10Hz|count [0]),
	.datac(\clockGenerator|counter_10Hz|count [2]),
	.datad(\clockGenerator|counter_10Hz|count [3]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10Hz|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10Hz|count~1 .lut_mask = 16'h0078;
defparam \clockGenerator|counter_10Hz|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y16_N3
cycloneii_lcell_ff \clockGenerator|counter_10Hz|count[2] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_10Hz|count~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_100Hz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_10Hz|count [2]));

// Location: LCCOMB_X17_Y16_N26
cycloneii_lcell_comb \clockGenerator|counter_10Hz|rco_out~0 (
// Equation(s):
// \clockGenerator|counter_10Hz|rco_out~0_combout  = (!\clockGenerator|counter_10Hz|count [1] & (!\clockGenerator|counter_10Hz|count [2] & (\clockGenerator|counter_10Hz|count [0] & \clockGenerator|counter_10Hz|count [3])))

	.dataa(\clockGenerator|counter_10Hz|count [1]),
	.datab(\clockGenerator|counter_10Hz|count [2]),
	.datac(\clockGenerator|counter_10Hz|count [0]),
	.datad(\clockGenerator|counter_10Hz|count [3]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10Hz|rco_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10Hz|rco_out~0 .lut_mask = 16'h1000;
defparam \clockGenerator|counter_10Hz|rco_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneii_lcell_comb \clockGenerator|counter_10Hz|rco_out (
// Equation(s):
// \clockGenerator|counter_10Hz|rco_out~combout  = (\clockGenerator|counter_100Hz|rco_out~0_combout  & (\clockGenerator|counter_1kHz|rco_out~0_combout  & (\clockGenerator|counter_10Hz|rco_out~0_combout  & \clockGenerator|counter_10kHz|rco_out~combout )))

	.dataa(\clockGenerator|counter_100Hz|rco_out~0_combout ),
	.datab(\clockGenerator|counter_1kHz|rco_out~0_combout ),
	.datac(\clockGenerator|counter_10Hz|rco_out~0_combout ),
	.datad(\clockGenerator|counter_10kHz|rco_out~combout ),
	.cin(gnd),
	.combout(\clockGenerator|counter_10Hz|rco_out~combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10Hz|rco_out .lut_mask = 16'h8000;
defparam \clockGenerator|counter_10Hz|rco_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N7
cycloneii_lcell_ff \clockGenerator|counter_1Hz|count[3] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_1Hz|count~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10Hz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_1Hz|count [3]));

// Location: LCCOMB_X19_Y16_N4
cycloneii_lcell_comb \clockGenerator|counter_1Hz|count~3 (
// Equation(s):
// \clockGenerator|counter_1Hz|count~3_combout  = (!\clockGenerator|counter_1Hz|count [0] & (((!\clockGenerator|counter_1Hz|count [2] & !\clockGenerator|counter_1Hz|count [1])) # (!\clockGenerator|counter_1Hz|count [3])))

	.dataa(\clockGenerator|counter_1Hz|count [2]),
	.datab(\clockGenerator|counter_1Hz|count [1]),
	.datac(\clockGenerator|counter_1Hz|count [0]),
	.datad(\clockGenerator|counter_1Hz|count [3]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1Hz|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1Hz|count~3 .lut_mask = 16'h010F;
defparam \clockGenerator|counter_1Hz|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N5
cycloneii_lcell_ff \clockGenerator|counter_1Hz|count[0] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_1Hz|count~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10Hz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_1Hz|count [0]));

// Location: LCCOMB_X19_Y16_N2
cycloneii_lcell_comb \clockGenerator|counter_1Hz|count~2 (
// Equation(s):
// \clockGenerator|counter_1Hz|count~2_combout  = (!\clockGenerator|counter_1Hz|count [3] & (\clockGenerator|counter_1Hz|count [0] $ (\clockGenerator|counter_1Hz|count [1])))

	.dataa(vcc),
	.datab(\clockGenerator|counter_1Hz|count [0]),
	.datac(\clockGenerator|counter_1Hz|count [1]),
	.datad(\clockGenerator|counter_1Hz|count [3]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1Hz|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1Hz|count~2 .lut_mask = 16'h003C;
defparam \clockGenerator|counter_1Hz|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N3
cycloneii_lcell_ff \clockGenerator|counter_1Hz|count[1] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_1Hz|count~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10Hz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_1Hz|count [1]));

// Location: LCCOMB_X19_Y16_N14
cycloneii_lcell_comb \clockGenerator|counter_1Hz|LessThan1~0 (
// Equation(s):
// \clockGenerator|counter_1Hz|LessThan1~0_combout  = (\clockGenerator|counter_1Hz|count [3]) # ((\clockGenerator|counter_1Hz|count [2] & ((\clockGenerator|counter_1Hz|count [1]) # (\clockGenerator|counter_1Hz|count [0]))))

	.dataa(\clockGenerator|counter_1Hz|count [2]),
	.datab(\clockGenerator|counter_1Hz|count [1]),
	.datac(\clockGenerator|counter_1Hz|count [0]),
	.datad(\clockGenerator|counter_1Hz|count [3]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1Hz|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1Hz|LessThan1~0 .lut_mask = 16'hFFA8;
defparam \clockGenerator|counter_1Hz|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneii_lcell_comb \clockGenerator|counter_10Hz|LessThan1~0 (
// Equation(s):
// \clockGenerator|counter_10Hz|LessThan1~0_combout  = (\clockGenerator|counter_10Hz|count [3]) # ((\clockGenerator|counter_10Hz|count [2] & ((\clockGenerator|counter_10Hz|count [1]) # (\clockGenerator|counter_10Hz|count [0]))))

	.dataa(\clockGenerator|counter_10Hz|count [1]),
	.datab(\clockGenerator|counter_10Hz|count [2]),
	.datac(\clockGenerator|counter_10Hz|count [0]),
	.datad(\clockGenerator|counter_10Hz|count [3]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10Hz|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10Hz|LessThan1~0 .lut_mask = 16'hFFC8;
defparam \clockGenerator|counter_10Hz|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneii_lcell_comb \clockGenerator|Mux0~2 (
// Equation(s):
// \clockGenerator|Mux0~2_combout  = (\CLK_SEL~combout [1] & (\CLK_SEL~combout [0])) # (!\CLK_SEL~combout [1] & ((\CLK_SEL~combout [0] & ((\clockGenerator|counter_10Hz|LessThan1~0_combout ))) # (!\CLK_SEL~combout [0] & 
// (\clockGenerator|counter_1Hz|LessThan1~0_combout ))))

	.dataa(\CLK_SEL~combout [1]),
	.datab(\CLK_SEL~combout [0]),
	.datac(\clockGenerator|counter_1Hz|LessThan1~0_combout ),
	.datad(\clockGenerator|counter_10Hz|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\clockGenerator|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|Mux0~2 .lut_mask = 16'hDC98;
defparam \clockGenerator|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneii_lcell_comb \clockGenerator|counter_100Hz|count~0 (
// Equation(s):
// \clockGenerator|counter_100Hz|count~0_combout  = (\clockGenerator|counter_100Hz|count [1] & (\clockGenerator|counter_100Hz|count [0] & (!\clockGenerator|counter_100Hz|count [3] & \clockGenerator|counter_100Hz|count [2]))) # 
// (!\clockGenerator|counter_100Hz|count [1] & (!\clockGenerator|counter_100Hz|count [0] & (\clockGenerator|counter_100Hz|count [3] & !\clockGenerator|counter_100Hz|count [2])))

	.dataa(\clockGenerator|counter_100Hz|count [1]),
	.datab(\clockGenerator|counter_100Hz|count [0]),
	.datac(\clockGenerator|counter_100Hz|count [3]),
	.datad(\clockGenerator|counter_100Hz|count [2]),
	.cin(gnd),
	.combout(\clockGenerator|counter_100Hz|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_100Hz|count~0 .lut_mask = 16'h0810;
defparam \clockGenerator|counter_100Hz|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneii_lcell_comb \clockGenerator|counter_1kHz|rco_out (
// Equation(s):
// \clockGenerator|counter_1kHz|rco_out~combout  = (\clockGenerator|counter_10kHz|rco_out~0_combout  & (\clockGenerator|counter_1kHz|rco_out~0_combout  & \clockGenerator|counter_100kHz|rco_out~combout ))

	.dataa(vcc),
	.datab(\clockGenerator|counter_10kHz|rco_out~0_combout ),
	.datac(\clockGenerator|counter_1kHz|rco_out~0_combout ),
	.datad(\clockGenerator|counter_100kHz|rco_out~combout ),
	.cin(gnd),
	.combout(\clockGenerator|counter_1kHz|rco_out~combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1kHz|rco_out .lut_mask = 16'hC000;
defparam \clockGenerator|counter_1kHz|rco_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N9
cycloneii_lcell_ff \clockGenerator|counter_100Hz|count[3] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_100Hz|count~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_1kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_100Hz|count [3]));

// Location: LCCOMB_X21_Y16_N14
cycloneii_lcell_comb \clockGenerator|counter_100Hz|count~3 (
// Equation(s):
// \clockGenerator|counter_100Hz|count~3_combout  = (!\clockGenerator|counter_100Hz|count [0] & (((!\clockGenerator|counter_100Hz|count [1] & !\clockGenerator|counter_100Hz|count [2])) # (!\clockGenerator|counter_100Hz|count [3])))

	.dataa(\clockGenerator|counter_100Hz|count [1]),
	.datab(\clockGenerator|counter_100Hz|count [2]),
	.datac(\clockGenerator|counter_100Hz|count [0]),
	.datad(\clockGenerator|counter_100Hz|count [3]),
	.cin(gnd),
	.combout(\clockGenerator|counter_100Hz|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_100Hz|count~3 .lut_mask = 16'h010F;
defparam \clockGenerator|counter_100Hz|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N15
cycloneii_lcell_ff \clockGenerator|counter_100Hz|count[0] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_100Hz|count~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_1kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_100Hz|count [0]));

// Location: LCCOMB_X21_Y16_N18
cycloneii_lcell_comb \clockGenerator|counter_100Hz|count~1 (
// Equation(s):
// \clockGenerator|counter_100Hz|count~1_combout  = (!\clockGenerator|counter_100Hz|count [3] & (\clockGenerator|counter_100Hz|count [2] $ (((\clockGenerator|counter_100Hz|count [1] & \clockGenerator|counter_100Hz|count [0])))))

	.dataa(\clockGenerator|counter_100Hz|count [1]),
	.datab(\clockGenerator|counter_100Hz|count [0]),
	.datac(\clockGenerator|counter_100Hz|count [2]),
	.datad(\clockGenerator|counter_100Hz|count [3]),
	.cin(gnd),
	.combout(\clockGenerator|counter_100Hz|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_100Hz|count~1 .lut_mask = 16'h0078;
defparam \clockGenerator|counter_100Hz|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N19
cycloneii_lcell_ff \clockGenerator|counter_100Hz|count[2] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_100Hz|count~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_1kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_100Hz|count [2]));

// Location: LCCOMB_X21_Y16_N24
cycloneii_lcell_comb \clockGenerator|counter_100Hz|LessThan1~0 (
// Equation(s):
// \clockGenerator|counter_100Hz|LessThan1~0_combout  = (\clockGenerator|counter_100Hz|count [3]) # ((\clockGenerator|counter_100Hz|count [2] & ((\clockGenerator|counter_100Hz|count [1]) # (\clockGenerator|counter_100Hz|count [0]))))

	.dataa(\clockGenerator|counter_100Hz|count [1]),
	.datab(\clockGenerator|counter_100Hz|count [2]),
	.datac(\clockGenerator|counter_100Hz|count [3]),
	.datad(\clockGenerator|counter_100Hz|count [0]),
	.cin(gnd),
	.combout(\clockGenerator|counter_100Hz|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_100Hz|LessThan1~0 .lut_mask = 16'hFCF8;
defparam \clockGenerator|counter_100Hz|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneii_lcell_comb \clockGenerator|Mux0~3 (
// Equation(s):
// \clockGenerator|Mux0~3_combout  = (\CLK_SEL~combout [1] & ((\clockGenerator|Mux0~2_combout  & (\clockGenerator|counter_1kHz|LessThan1~0_combout )) # (!\clockGenerator|Mux0~2_combout  & ((\clockGenerator|counter_100Hz|LessThan1~0_combout ))))) # 
// (!\CLK_SEL~combout [1] & (((\clockGenerator|Mux0~2_combout ))))

	.dataa(\CLK_SEL~combout [1]),
	.datab(\clockGenerator|counter_1kHz|LessThan1~0_combout ),
	.datac(\clockGenerator|Mux0~2_combout ),
	.datad(\clockGenerator|counter_100Hz|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\clockGenerator|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|Mux0~3 .lut_mask = 16'hDAD0;
defparam \clockGenerator|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneii_lcell_comb \clockGenerator|Mux0~4 (
// Equation(s):
// \clockGenerator|Mux0~4_combout  = (\CLK_SEL~combout [2] & (\clockGenerator|Mux0~1_combout )) # (!\CLK_SEL~combout [2] & ((\clockGenerator|Mux0~3_combout )))

	.dataa(\CLK_SEL~combout [2]),
	.datab(vcc),
	.datac(\clockGenerator|Mux0~1_combout ),
	.datad(\clockGenerator|Mux0~3_combout ),
	.cin(gnd),
	.combout(\clockGenerator|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|Mux0~4 .lut_mask = 16'hF5A0;
defparam \clockGenerator|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N13
cycloneii_lcell_ff \clockGenerator|var_clock (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|Mux0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|var_clock~regout ));

// Location: CLKCTRL_G1
cycloneii_clkctrl \clockGenerator|var_clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clockGenerator|var_clock~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clockGenerator|var_clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clockGenerator|var_clock~clkctrl .clock_type = "global clock";
defparam \clockGenerator|var_clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X1_Y26_N13
cycloneii_lcell_ff \SCORE_B[0]~reg0 (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\SCORE_B[0]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\SCORE_B[2]~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SCORE_B[0]~reg0_regout ));

// Location: LCCOMB_X2_Y25_N20
cycloneii_lcell_comb \WINNER~0 (
// Equation(s):
// \WINNER~0_combout  = (\STATE[3]~reg0_regout  & ((\STATE[0]~reg0_regout  & (\STATE[2]~reg0_regout  & !\STATE[1]~reg0_regout )) # (!\STATE[0]~reg0_regout  & (!\STATE[2]~reg0_regout  & \STATE[1]~reg0_regout ))))

	.dataa(\STATE[3]~reg0_regout ),
	.datab(\STATE[0]~reg0_regout ),
	.datac(\STATE[2]~reg0_regout ),
	.datad(\STATE[1]~reg0_regout ),
	.cin(gnd),
	.combout(\WINNER~0_combout ),
	.cout());
// synopsys translate_off
defparam \WINNER~0 .lut_mask = 16'h0280;
defparam \WINNER~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N30
cycloneii_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = (\STATE[3]~reg0_regout  & (\STATE[1]~reg0_regout  $ (((\STATE[0]~reg0_regout ) # (\STATE[2]~reg0_regout )))))

	.dataa(\STATE[3]~reg0_regout ),
	.datab(\STATE[0]~reg0_regout ),
	.datac(\STATE[2]~reg0_regout ),
	.datad(\STATE[1]~reg0_regout ),
	.cin(gnd),
	.combout(\WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr2~0 .lut_mask = 16'h02A8;
defparam \WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N16
cycloneii_lcell_comb \WideOr3~0 (
// Equation(s):
// \WideOr3~0_combout  = (\STATE[0]~reg0_regout  & (\STATE[2]~reg0_regout  & (\STATE[3]~reg0_regout  $ (\STATE[1]~reg0_regout )))) # (!\STATE[0]~reg0_regout  & (\STATE[3]~reg0_regout  & ((\STATE[2]~reg0_regout ) # (!\STATE[1]~reg0_regout ))))

	.dataa(\STATE[3]~reg0_regout ),
	.datab(\STATE[0]~reg0_regout ),
	.datac(\STATE[2]~reg0_regout ),
	.datad(\STATE[1]~reg0_regout ),
	.cin(gnd),
	.combout(\WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr3~0 .lut_mask = 16'h60A2;
defparam \WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y27_N18
cycloneii_lcell_comb \prand|WideOr4~0 (
// Equation(s):
// \prand|WideOr4~0_combout  = (\address_gen|Address [0] & (!\address_gen|Address [2])) # (!\address_gen|Address [0] & ((\address_gen|Address [1])))

	.dataa(vcc),
	.datab(\address_gen|Address [2]),
	.datac(\address_gen|Address [0]),
	.datad(\address_gen|Address [1]),
	.cin(gnd),
	.combout(\prand|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \prand|WideOr4~0 .lut_mask = 16'h3F30;
defparam \prand|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y27_N28
cycloneii_lcell_comb \prand|WideOr3~0 (
// Equation(s):
// \prand|WideOr3~0_combout  = (\address_gen|Address [2]) # ((\address_gen|Address [0] & !\address_gen|Address [1]))

	.dataa(vcc),
	.datab(\address_gen|Address [2]),
	.datac(\address_gen|Address [0]),
	.datad(\address_gen|Address [1]),
	.cin(gnd),
	.combout(\prand|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \prand|WideOr3~0 .lut_mask = 16'hCCFC;
defparam \prand|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N24
cycloneii_lcell_comb \scoreADisplay|WideOr6~0 (
// Equation(s):
// \scoreADisplay|WideOr6~0_combout  = (\SCORE_A[3]~reg0_regout  & (\SCORE_A[0]~reg0_regout  & (\SCORE_A[1]~reg0_regout  $ (\SCORE_A[2]~reg0_regout )))) # (!\SCORE_A[3]~reg0_regout  & (!\SCORE_A[1]~reg0_regout  & (\SCORE_A[2]~reg0_regout  $ 
// (\SCORE_A[0]~reg0_regout ))))

	.dataa(\SCORE_A[3]~reg0_regout ),
	.datab(\SCORE_A[1]~reg0_regout ),
	.datac(\SCORE_A[2]~reg0_regout ),
	.datad(\SCORE_A[0]~reg0_regout ),
	.cin(gnd),
	.combout(\scoreADisplay|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \scoreADisplay|WideOr6~0 .lut_mask = 16'h2910;
defparam \scoreADisplay|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N26
cycloneii_lcell_comb \scoreADisplay|WideOr5~0 (
// Equation(s):
// \scoreADisplay|WideOr5~0_combout  = (\SCORE_A[3]~reg0_regout  & ((\SCORE_A[0]~reg0_regout  & (\SCORE_A[1]~reg0_regout )) # (!\SCORE_A[0]~reg0_regout  & ((\SCORE_A[2]~reg0_regout ))))) # (!\SCORE_A[3]~reg0_regout  & (\SCORE_A[2]~reg0_regout  & 
// (\SCORE_A[1]~reg0_regout  $ (\SCORE_A[0]~reg0_regout ))))

	.dataa(\SCORE_A[3]~reg0_regout ),
	.datab(\SCORE_A[1]~reg0_regout ),
	.datac(\SCORE_A[2]~reg0_regout ),
	.datad(\SCORE_A[0]~reg0_regout ),
	.cin(gnd),
	.combout(\scoreADisplay|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \scoreADisplay|WideOr5~0 .lut_mask = 16'h98E0;
defparam \scoreADisplay|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N12
cycloneii_lcell_comb \scoreADisplay|WideOr4~0 (
// Equation(s):
// \scoreADisplay|WideOr4~0_combout  = (\SCORE_A[3]~reg0_regout  & (\SCORE_A[2]~reg0_regout  & ((\SCORE_A[1]~reg0_regout ) # (!\SCORE_A[0]~reg0_regout )))) # (!\SCORE_A[3]~reg0_regout  & (\SCORE_A[1]~reg0_regout  & (!\SCORE_A[2]~reg0_regout  & 
// !\SCORE_A[0]~reg0_regout )))

	.dataa(\SCORE_A[3]~reg0_regout ),
	.datab(\SCORE_A[1]~reg0_regout ),
	.datac(\SCORE_A[2]~reg0_regout ),
	.datad(\SCORE_A[0]~reg0_regout ),
	.cin(gnd),
	.combout(\scoreADisplay|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \scoreADisplay|WideOr4~0 .lut_mask = 16'h80A4;
defparam \scoreADisplay|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N6
cycloneii_lcell_comb \scoreADisplay|WideOr3~0 (
// Equation(s):
// \scoreADisplay|WideOr3~0_combout  = (\SCORE_A[1]~reg0_regout  & ((\SCORE_A[2]~reg0_regout  & ((\SCORE_A[0]~reg0_regout ))) # (!\SCORE_A[2]~reg0_regout  & (\SCORE_A[3]~reg0_regout  & !\SCORE_A[0]~reg0_regout )))) # (!\SCORE_A[1]~reg0_regout  & 
// (!\SCORE_A[3]~reg0_regout  & (\SCORE_A[2]~reg0_regout  $ (\SCORE_A[0]~reg0_regout ))))

	.dataa(\SCORE_A[3]~reg0_regout ),
	.datab(\SCORE_A[1]~reg0_regout ),
	.datac(\SCORE_A[2]~reg0_regout ),
	.datad(\SCORE_A[0]~reg0_regout ),
	.cin(gnd),
	.combout(\scoreADisplay|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \scoreADisplay|WideOr3~0 .lut_mask = 16'hC118;
defparam \scoreADisplay|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N8
cycloneii_lcell_comb \scoreADisplay|WideOr2~0 (
// Equation(s):
// \scoreADisplay|WideOr2~0_combout  = (\SCORE_A[1]~reg0_regout  & (!\SCORE_A[3]~reg0_regout  & ((\SCORE_A[0]~reg0_regout )))) # (!\SCORE_A[1]~reg0_regout  & ((\SCORE_A[2]~reg0_regout  & (!\SCORE_A[3]~reg0_regout )) # (!\SCORE_A[2]~reg0_regout  & 
// ((\SCORE_A[0]~reg0_regout )))))

	.dataa(\SCORE_A[3]~reg0_regout ),
	.datab(\SCORE_A[1]~reg0_regout ),
	.datac(\SCORE_A[2]~reg0_regout ),
	.datad(\SCORE_A[0]~reg0_regout ),
	.cin(gnd),
	.combout(\scoreADisplay|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \scoreADisplay|WideOr2~0 .lut_mask = 16'h5710;
defparam \scoreADisplay|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N10
cycloneii_lcell_comb \scoreADisplay|WideOr1~0 (
// Equation(s):
// \scoreADisplay|WideOr1~0_combout  = (\SCORE_A[1]~reg0_regout  & (!\SCORE_A[3]~reg0_regout  & ((\SCORE_A[0]~reg0_regout ) # (!\SCORE_A[2]~reg0_regout )))) # (!\SCORE_A[1]~reg0_regout  & (\SCORE_A[0]~reg0_regout  & (\SCORE_A[3]~reg0_regout  $ 
// (!\SCORE_A[2]~reg0_regout ))))

	.dataa(\SCORE_A[3]~reg0_regout ),
	.datab(\SCORE_A[1]~reg0_regout ),
	.datac(\SCORE_A[2]~reg0_regout ),
	.datad(\SCORE_A[0]~reg0_regout ),
	.cin(gnd),
	.combout(\scoreADisplay|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \scoreADisplay|WideOr1~0 .lut_mask = 16'h6504;
defparam \scoreADisplay|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N16
cycloneii_lcell_comb \scoreADisplay|WideOr0~0 (
// Equation(s):
// \scoreADisplay|WideOr0~0_combout  = (\SCORE_A[0]~reg0_regout  & ((\SCORE_A[3]~reg0_regout ) # (\SCORE_A[2]~reg0_regout  $ (\SCORE_A[1]~reg0_regout )))) # (!\SCORE_A[0]~reg0_regout  & ((\SCORE_A[1]~reg0_regout ) # (\SCORE_A[3]~reg0_regout  $ 
// (\SCORE_A[2]~reg0_regout ))))

	.dataa(\SCORE_A[3]~reg0_regout ),
	.datab(\SCORE_A[2]~reg0_regout ),
	.datac(\SCORE_A[1]~reg0_regout ),
	.datad(\SCORE_A[0]~reg0_regout ),
	.cin(gnd),
	.combout(\scoreADisplay|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \scoreADisplay|WideOr0~0 .lut_mask = 16'hBEF6;
defparam \scoreADisplay|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N8
cycloneii_lcell_comb \scoreBDisplay|WideOr6~0 (
// Equation(s):
// \scoreBDisplay|WideOr6~0_combout  = (\SCORE_B[3]~reg0_regout  & (\SCORE_B[0]~reg0_regout  & (\SCORE_B[2]~reg0_regout  $ (\SCORE_B[1]~reg0_regout )))) # (!\SCORE_B[3]~reg0_regout  & (!\SCORE_B[1]~reg0_regout  & (\SCORE_B[0]~reg0_regout  $ 
// (\SCORE_B[2]~reg0_regout ))))

	.dataa(\SCORE_B[0]~reg0_regout ),
	.datab(\SCORE_B[3]~reg0_regout ),
	.datac(\SCORE_B[2]~reg0_regout ),
	.datad(\SCORE_B[1]~reg0_regout ),
	.cin(gnd),
	.combout(\scoreBDisplay|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \scoreBDisplay|WideOr6~0 .lut_mask = 16'h0892;
defparam \scoreBDisplay|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N26
cycloneii_lcell_comb \scoreBDisplay|WideOr5~0 (
// Equation(s):
// \scoreBDisplay|WideOr5~0_combout  = (\SCORE_B[3]~reg0_regout  & ((\SCORE_B[0]~reg0_regout  & ((\SCORE_B[1]~reg0_regout ))) # (!\SCORE_B[0]~reg0_regout  & (\SCORE_B[2]~reg0_regout )))) # (!\SCORE_B[3]~reg0_regout  & (\SCORE_B[2]~reg0_regout  & 
// (\SCORE_B[0]~reg0_regout  $ (\SCORE_B[1]~reg0_regout ))))

	.dataa(\SCORE_B[0]~reg0_regout ),
	.datab(\SCORE_B[3]~reg0_regout ),
	.datac(\SCORE_B[2]~reg0_regout ),
	.datad(\SCORE_B[1]~reg0_regout ),
	.cin(gnd),
	.combout(\scoreBDisplay|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \scoreBDisplay|WideOr5~0 .lut_mask = 16'hD860;
defparam \scoreBDisplay|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N4
cycloneii_lcell_comb \scoreBDisplay|WideOr4~0 (
// Equation(s):
// \scoreBDisplay|WideOr4~0_combout  = (\SCORE_B[3]~reg0_regout  & (\SCORE_B[2]~reg0_regout  & ((\SCORE_B[1]~reg0_regout ) # (!\SCORE_B[0]~reg0_regout )))) # (!\SCORE_B[3]~reg0_regout  & (!\SCORE_B[0]~reg0_regout  & (!\SCORE_B[2]~reg0_regout  & 
// \SCORE_B[1]~reg0_regout )))

	.dataa(\SCORE_B[0]~reg0_regout ),
	.datab(\SCORE_B[3]~reg0_regout ),
	.datac(\SCORE_B[2]~reg0_regout ),
	.datad(\SCORE_B[1]~reg0_regout ),
	.cin(gnd),
	.combout(\scoreBDisplay|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \scoreBDisplay|WideOr4~0 .lut_mask = 16'hC140;
defparam \scoreBDisplay|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N6
cycloneii_lcell_comb \scoreBDisplay|WideOr3~0 (
// Equation(s):
// \scoreBDisplay|WideOr3~0_combout  = (\SCORE_B[1]~reg0_regout  & ((\SCORE_B[0]~reg0_regout  & ((\SCORE_B[2]~reg0_regout ))) # (!\SCORE_B[0]~reg0_regout  & (\SCORE_B[3]~reg0_regout  & !\SCORE_B[2]~reg0_regout )))) # (!\SCORE_B[1]~reg0_regout  & 
// (!\SCORE_B[3]~reg0_regout  & (\SCORE_B[0]~reg0_regout  $ (\SCORE_B[2]~reg0_regout ))))

	.dataa(\SCORE_B[0]~reg0_regout ),
	.datab(\SCORE_B[3]~reg0_regout ),
	.datac(\SCORE_B[2]~reg0_regout ),
	.datad(\SCORE_B[1]~reg0_regout ),
	.cin(gnd),
	.combout(\scoreBDisplay|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \scoreBDisplay|WideOr3~0 .lut_mask = 16'hA412;
defparam \scoreBDisplay|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N0
cycloneii_lcell_comb \scoreBDisplay|WideOr2~0 (
// Equation(s):
// \scoreBDisplay|WideOr2~0_combout  = (\SCORE_B[1]~reg0_regout  & (\SCORE_B[0]~reg0_regout  & (!\SCORE_B[3]~reg0_regout ))) # (!\SCORE_B[1]~reg0_regout  & ((\SCORE_B[2]~reg0_regout  & ((!\SCORE_B[3]~reg0_regout ))) # (!\SCORE_B[2]~reg0_regout  & 
// (\SCORE_B[0]~reg0_regout ))))

	.dataa(\SCORE_B[0]~reg0_regout ),
	.datab(\SCORE_B[3]~reg0_regout ),
	.datac(\SCORE_B[2]~reg0_regout ),
	.datad(\SCORE_B[1]~reg0_regout ),
	.cin(gnd),
	.combout(\scoreBDisplay|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \scoreBDisplay|WideOr2~0 .lut_mask = 16'h223A;
defparam \scoreBDisplay|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N10
cycloneii_lcell_comb \scoreBDisplay|WideOr1~0 (
// Equation(s):
// \scoreBDisplay|WideOr1~0_combout  = (\SCORE_B[0]~reg0_regout  & (\SCORE_B[3]~reg0_regout  $ (((\SCORE_B[1]~reg0_regout ) # (!\SCORE_B[2]~reg0_regout ))))) # (!\SCORE_B[0]~reg0_regout  & (!\SCORE_B[3]~reg0_regout  & (!\SCORE_B[2]~reg0_regout  & 
// \SCORE_B[1]~reg0_regout )))

	.dataa(\SCORE_B[0]~reg0_regout ),
	.datab(\SCORE_B[3]~reg0_regout ),
	.datac(\SCORE_B[2]~reg0_regout ),
	.datad(\SCORE_B[1]~reg0_regout ),
	.cin(gnd),
	.combout(\scoreBDisplay|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \scoreBDisplay|WideOr1~0 .lut_mask = 16'h2382;
defparam \scoreBDisplay|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y26_N20
cycloneii_lcell_comb \scoreBDisplay|WideOr0~0 (
// Equation(s):
// \scoreBDisplay|WideOr0~0_combout  = (\SCORE_B[0]~reg0_regout  & ((\SCORE_B[3]~reg0_regout ) # (\SCORE_B[2]~reg0_regout  $ (\SCORE_B[1]~reg0_regout )))) # (!\SCORE_B[0]~reg0_regout  & ((\SCORE_B[1]~reg0_regout ) # (\SCORE_B[3]~reg0_regout  $ 
// (\SCORE_B[2]~reg0_regout ))))

	.dataa(\SCORE_B[0]~reg0_regout ),
	.datab(\SCORE_B[3]~reg0_regout ),
	.datac(\SCORE_B[2]~reg0_regout ),
	.datad(\SCORE_B[1]~reg0_regout ),
	.cin(gnd),
	.combout(\scoreBDisplay|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \scoreBDisplay|WideOr0~0 .lut_mask = 16'hDFBC;
defparam \scoreBDisplay|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N16
cycloneii_lcell_comb \winnerDisplay|Decoder0~0 (
// Equation(s):
// \winnerDisplay|Decoder0~0_combout  = (\WideOr2~0_combout  & \WINNER~0_combout )

	.dataa(vcc),
	.datab(\WideOr2~0_combout ),
	.datac(vcc),
	.datad(\WINNER~0_combout ),
	.cin(gnd),
	.combout(\winnerDisplay|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \winnerDisplay|Decoder0~0 .lut_mask = 16'hCC00;
defparam \winnerDisplay|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N18
cycloneii_lcell_comb \winnerDisplay|WideOr3~0 (
// Equation(s):
// \winnerDisplay|WideOr3~0_combout  = \WideOr2~0_combout  $ (\WINNER~0_combout )

	.dataa(vcc),
	.datab(\WideOr2~0_combout ),
	.datac(vcc),
	.datad(\WINNER~0_combout ),
	.cin(gnd),
	.combout(\winnerDisplay|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \winnerDisplay|WideOr3~0 .lut_mask = 16'h33CC;
defparam \winnerDisplay|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N28
cycloneii_lcell_comb \winnerDisplay|Decoder0~1 (
// Equation(s):
// \winnerDisplay|Decoder0~1_combout  = (!\WideOr2~0_combout  & \WINNER~0_combout )

	.dataa(vcc),
	.datab(\WideOr2~0_combout ),
	.datac(vcc),
	.datad(\WINNER~0_combout ),
	.cin(gnd),
	.combout(\winnerDisplay|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \winnerDisplay|Decoder0~1 .lut_mask = 16'h3300;
defparam \winnerDisplay|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N26
cycloneii_lcell_comb \stateDisplay|WideOr6~0 (
// Equation(s):
// \stateDisplay|WideOr6~0_combout  = (\STATE[3]~reg0_regout  & (\STATE[0]~reg0_regout  & (\STATE[2]~reg0_regout  $ (\STATE[1]~reg0_regout )))) # (!\STATE[3]~reg0_regout  & (!\STATE[1]~reg0_regout  & (\STATE[0]~reg0_regout  $ (\STATE[2]~reg0_regout ))))

	.dataa(\STATE[3]~reg0_regout ),
	.datab(\STATE[0]~reg0_regout ),
	.datac(\STATE[2]~reg0_regout ),
	.datad(\STATE[1]~reg0_regout ),
	.cin(gnd),
	.combout(\stateDisplay|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \stateDisplay|WideOr6~0 .lut_mask = 16'h0894;
defparam \stateDisplay|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N4
cycloneii_lcell_comb \stateDisplay|WideOr5~0 (
// Equation(s):
// \stateDisplay|WideOr5~0_combout  = (\STATE[3]~reg0_regout  & ((\STATE[0]~reg0_regout  & ((\STATE[1]~reg0_regout ))) # (!\STATE[0]~reg0_regout  & (\STATE[2]~reg0_regout )))) # (!\STATE[3]~reg0_regout  & (\STATE[2]~reg0_regout  & (\STATE[0]~reg0_regout  $ 
// (\STATE[1]~reg0_regout ))))

	.dataa(\STATE[3]~reg0_regout ),
	.datab(\STATE[0]~reg0_regout ),
	.datac(\STATE[2]~reg0_regout ),
	.datad(\STATE[1]~reg0_regout ),
	.cin(gnd),
	.combout(\stateDisplay|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \stateDisplay|WideOr5~0 .lut_mask = 16'hB860;
defparam \stateDisplay|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N22
cycloneii_lcell_comb \stateDisplay|WideOr4~0 (
// Equation(s):
// \stateDisplay|WideOr4~0_combout  = (\STATE[3]~reg0_regout  & (\STATE[2]~reg0_regout  & ((\STATE[1]~reg0_regout ) # (!\STATE[0]~reg0_regout )))) # (!\STATE[3]~reg0_regout  & (!\STATE[0]~reg0_regout  & (!\STATE[2]~reg0_regout  & \STATE[1]~reg0_regout )))

	.dataa(\STATE[3]~reg0_regout ),
	.datab(\STATE[0]~reg0_regout ),
	.datac(\STATE[2]~reg0_regout ),
	.datad(\STATE[1]~reg0_regout ),
	.cin(gnd),
	.combout(\stateDisplay|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \stateDisplay|WideOr4~0 .lut_mask = 16'hA120;
defparam \stateDisplay|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N8
cycloneii_lcell_comb \stateDisplay|WideOr3~0 (
// Equation(s):
// \stateDisplay|WideOr3~0_combout  = (\STATE[1]~reg0_regout  & ((\STATE[0]~reg0_regout  & ((\STATE[2]~reg0_regout ))) # (!\STATE[0]~reg0_regout  & (\STATE[3]~reg0_regout  & !\STATE[2]~reg0_regout )))) # (!\STATE[1]~reg0_regout  & (!\STATE[3]~reg0_regout  & 
// (\STATE[0]~reg0_regout  $ (\STATE[2]~reg0_regout ))))

	.dataa(\STATE[3]~reg0_regout ),
	.datab(\STATE[0]~reg0_regout ),
	.datac(\STATE[2]~reg0_regout ),
	.datad(\STATE[1]~reg0_regout ),
	.cin(gnd),
	.combout(\stateDisplay|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \stateDisplay|WideOr3~0 .lut_mask = 16'hC214;
defparam \stateDisplay|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y25_N26
cycloneii_lcell_comb \stateDisplay|WideOr2~0 (
// Equation(s):
// \stateDisplay|WideOr2~0_combout  = (\STATE[1]~reg0_regout  & (\STATE[0]~reg0_regout  & (!\STATE[3]~reg0_regout ))) # (!\STATE[1]~reg0_regout  & ((\STATE[2]~reg0_regout  & ((!\STATE[3]~reg0_regout ))) # (!\STATE[2]~reg0_regout  & (\STATE[0]~reg0_regout 
// ))))

	.dataa(\STATE[1]~reg0_regout ),
	.datab(\STATE[0]~reg0_regout ),
	.datac(\STATE[3]~reg0_regout ),
	.datad(\STATE[2]~reg0_regout ),
	.cin(gnd),
	.combout(\stateDisplay|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \stateDisplay|WideOr2~0 .lut_mask = 16'h0D4C;
defparam \stateDisplay|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y25_N4
cycloneii_lcell_comb \stateDisplay|WideOr1~0 (
// Equation(s):
// \stateDisplay|WideOr1~0_combout  = (\STATE[1]~reg0_regout  & (!\STATE[3]~reg0_regout  & ((\STATE[0]~reg0_regout ) # (!\STATE[2]~reg0_regout )))) # (!\STATE[1]~reg0_regout  & (\STATE[0]~reg0_regout  & (\STATE[3]~reg0_regout  $ (!\STATE[2]~reg0_regout ))))

	.dataa(\STATE[1]~reg0_regout ),
	.datab(\STATE[0]~reg0_regout ),
	.datac(\STATE[3]~reg0_regout ),
	.datad(\STATE[2]~reg0_regout ),
	.cin(gnd),
	.combout(\stateDisplay|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \stateDisplay|WideOr1~0 .lut_mask = 16'h480E;
defparam \stateDisplay|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y25_N6
cycloneii_lcell_comb \stateDisplay|WideOr0~0 (
// Equation(s):
// \stateDisplay|WideOr0~0_combout  = (\STATE[0]~reg0_regout  & ((\STATE[3]~reg0_regout ) # (\STATE[1]~reg0_regout  $ (\STATE[2]~reg0_regout )))) # (!\STATE[0]~reg0_regout  & ((\STATE[1]~reg0_regout ) # (\STATE[3]~reg0_regout  $ (\STATE[2]~reg0_regout ))))

	.dataa(\STATE[1]~reg0_regout ),
	.datab(\STATE[0]~reg0_regout ),
	.datac(\STATE[3]~reg0_regout ),
	.datad(\STATE[2]~reg0_regout ),
	.cin(gnd),
	.combout(\stateDisplay|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \stateDisplay|WideOr0~0 .lut_mask = 16'hE7FA;
defparam \stateDisplay|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TEST_LOAD~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TEST_LOAD));
// synopsys translate_off
defparam \TEST_LOAD~I .input_async_reset = "none";
defparam \TEST_LOAD~I .input_power_up = "low";
defparam \TEST_LOAD~I .input_register_mode = "none";
defparam \TEST_LOAD~I .input_sync_reset = "none";
defparam \TEST_LOAD~I .oe_async_reset = "none";
defparam \TEST_LOAD~I .oe_power_up = "low";
defparam \TEST_LOAD~I .oe_register_mode = "none";
defparam \TEST_LOAD~I .oe_sync_reset = "none";
defparam \TEST_LOAD~I .operation_mode = "input";
defparam \TEST_LOAD~I .output_async_reset = "none";
defparam \TEST_LOAD~I .output_power_up = "low";
defparam \TEST_LOAD~I .output_register_mode = "none";
defparam \TEST_LOAD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SIGNAL~I (
	.datain(\WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIGNAL));
// synopsys translate_off
defparam \SIGNAL~I .input_async_reset = "none";
defparam \SIGNAL~I .input_power_up = "low";
defparam \SIGNAL~I .input_register_mode = "none";
defparam \SIGNAL~I .input_sync_reset = "none";
defparam \SIGNAL~I .oe_async_reset = "none";
defparam \SIGNAL~I .oe_power_up = "low";
defparam \SIGNAL~I .oe_register_mode = "none";
defparam \SIGNAL~I .oe_sync_reset = "none";
defparam \SIGNAL~I .operation_mode = "output";
defparam \SIGNAL~I .output_async_reset = "none";
defparam \SIGNAL~I .output_power_up = "low";
defparam \SIGNAL~I .output_register_mode = "none";
defparam \SIGNAL~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SCORE_A[0]~I (
	.datain(\SCORE_A[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SCORE_A[0]));
// synopsys translate_off
defparam \SCORE_A[0]~I .input_async_reset = "none";
defparam \SCORE_A[0]~I .input_power_up = "low";
defparam \SCORE_A[0]~I .input_register_mode = "none";
defparam \SCORE_A[0]~I .input_sync_reset = "none";
defparam \SCORE_A[0]~I .oe_async_reset = "none";
defparam \SCORE_A[0]~I .oe_power_up = "low";
defparam \SCORE_A[0]~I .oe_register_mode = "none";
defparam \SCORE_A[0]~I .oe_sync_reset = "none";
defparam \SCORE_A[0]~I .operation_mode = "output";
defparam \SCORE_A[0]~I .output_async_reset = "none";
defparam \SCORE_A[0]~I .output_power_up = "low";
defparam \SCORE_A[0]~I .output_register_mode = "none";
defparam \SCORE_A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SCORE_A[1]~I (
	.datain(\SCORE_A[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SCORE_A[1]));
// synopsys translate_off
defparam \SCORE_A[1]~I .input_async_reset = "none";
defparam \SCORE_A[1]~I .input_power_up = "low";
defparam \SCORE_A[1]~I .input_register_mode = "none";
defparam \SCORE_A[1]~I .input_sync_reset = "none";
defparam \SCORE_A[1]~I .oe_async_reset = "none";
defparam \SCORE_A[1]~I .oe_power_up = "low";
defparam \SCORE_A[1]~I .oe_register_mode = "none";
defparam \SCORE_A[1]~I .oe_sync_reset = "none";
defparam \SCORE_A[1]~I .operation_mode = "output";
defparam \SCORE_A[1]~I .output_async_reset = "none";
defparam \SCORE_A[1]~I .output_power_up = "low";
defparam \SCORE_A[1]~I .output_register_mode = "none";
defparam \SCORE_A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SCORE_A[2]~I (
	.datain(\SCORE_A[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SCORE_A[2]));
// synopsys translate_off
defparam \SCORE_A[2]~I .input_async_reset = "none";
defparam \SCORE_A[2]~I .input_power_up = "low";
defparam \SCORE_A[2]~I .input_register_mode = "none";
defparam \SCORE_A[2]~I .input_sync_reset = "none";
defparam \SCORE_A[2]~I .oe_async_reset = "none";
defparam \SCORE_A[2]~I .oe_power_up = "low";
defparam \SCORE_A[2]~I .oe_register_mode = "none";
defparam \SCORE_A[2]~I .oe_sync_reset = "none";
defparam \SCORE_A[2]~I .operation_mode = "output";
defparam \SCORE_A[2]~I .output_async_reset = "none";
defparam \SCORE_A[2]~I .output_power_up = "low";
defparam \SCORE_A[2]~I .output_register_mode = "none";
defparam \SCORE_A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SCORE_A[3]~I (
	.datain(\SCORE_A[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SCORE_A[3]));
// synopsys translate_off
defparam \SCORE_A[3]~I .input_async_reset = "none";
defparam \SCORE_A[3]~I .input_power_up = "low";
defparam \SCORE_A[3]~I .input_register_mode = "none";
defparam \SCORE_A[3]~I .input_sync_reset = "none";
defparam \SCORE_A[3]~I .oe_async_reset = "none";
defparam \SCORE_A[3]~I .oe_power_up = "low";
defparam \SCORE_A[3]~I .oe_register_mode = "none";
defparam \SCORE_A[3]~I .oe_sync_reset = "none";
defparam \SCORE_A[3]~I .operation_mode = "output";
defparam \SCORE_A[3]~I .output_async_reset = "none";
defparam \SCORE_A[3]~I .output_power_up = "low";
defparam \SCORE_A[3]~I .output_register_mode = "none";
defparam \SCORE_A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SCORE_B[0]~I (
	.datain(\SCORE_B[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SCORE_B[0]));
// synopsys translate_off
defparam \SCORE_B[0]~I .input_async_reset = "none";
defparam \SCORE_B[0]~I .input_power_up = "low";
defparam \SCORE_B[0]~I .input_register_mode = "none";
defparam \SCORE_B[0]~I .input_sync_reset = "none";
defparam \SCORE_B[0]~I .oe_async_reset = "none";
defparam \SCORE_B[0]~I .oe_power_up = "low";
defparam \SCORE_B[0]~I .oe_register_mode = "none";
defparam \SCORE_B[0]~I .oe_sync_reset = "none";
defparam \SCORE_B[0]~I .operation_mode = "output";
defparam \SCORE_B[0]~I .output_async_reset = "none";
defparam \SCORE_B[0]~I .output_power_up = "low";
defparam \SCORE_B[0]~I .output_register_mode = "none";
defparam \SCORE_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SCORE_B[1]~I (
	.datain(\SCORE_B[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SCORE_B[1]));
// synopsys translate_off
defparam \SCORE_B[1]~I .input_async_reset = "none";
defparam \SCORE_B[1]~I .input_power_up = "low";
defparam \SCORE_B[1]~I .input_register_mode = "none";
defparam \SCORE_B[1]~I .input_sync_reset = "none";
defparam \SCORE_B[1]~I .oe_async_reset = "none";
defparam \SCORE_B[1]~I .oe_power_up = "low";
defparam \SCORE_B[1]~I .oe_register_mode = "none";
defparam \SCORE_B[1]~I .oe_sync_reset = "none";
defparam \SCORE_B[1]~I .operation_mode = "output";
defparam \SCORE_B[1]~I .output_async_reset = "none";
defparam \SCORE_B[1]~I .output_power_up = "low";
defparam \SCORE_B[1]~I .output_register_mode = "none";
defparam \SCORE_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SCORE_B[2]~I (
	.datain(\SCORE_B[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SCORE_B[2]));
// synopsys translate_off
defparam \SCORE_B[2]~I .input_async_reset = "none";
defparam \SCORE_B[2]~I .input_power_up = "low";
defparam \SCORE_B[2]~I .input_register_mode = "none";
defparam \SCORE_B[2]~I .input_sync_reset = "none";
defparam \SCORE_B[2]~I .oe_async_reset = "none";
defparam \SCORE_B[2]~I .oe_power_up = "low";
defparam \SCORE_B[2]~I .oe_register_mode = "none";
defparam \SCORE_B[2]~I .oe_sync_reset = "none";
defparam \SCORE_B[2]~I .operation_mode = "output";
defparam \SCORE_B[2]~I .output_async_reset = "none";
defparam \SCORE_B[2]~I .output_power_up = "low";
defparam \SCORE_B[2]~I .output_register_mode = "none";
defparam \SCORE_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SCORE_B[3]~I (
	.datain(\SCORE_B[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SCORE_B[3]));
// synopsys translate_off
defparam \SCORE_B[3]~I .input_async_reset = "none";
defparam \SCORE_B[3]~I .input_power_up = "low";
defparam \SCORE_B[3]~I .input_register_mode = "none";
defparam \SCORE_B[3]~I .input_sync_reset = "none";
defparam \SCORE_B[3]~I .oe_async_reset = "none";
defparam \SCORE_B[3]~I .oe_power_up = "low";
defparam \SCORE_B[3]~I .oe_register_mode = "none";
defparam \SCORE_B[3]~I .oe_sync_reset = "none";
defparam \SCORE_B[3]~I .operation_mode = "output";
defparam \SCORE_B[3]~I .output_async_reset = "none";
defparam \SCORE_B[3]~I .output_power_up = "low";
defparam \SCORE_B[3]~I .output_register_mode = "none";
defparam \SCORE_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A_INC~I (
	.datain(!\A_INC~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_INC));
// synopsys translate_off
defparam \A_INC~I .input_async_reset = "none";
defparam \A_INC~I .input_power_up = "low";
defparam \A_INC~I .input_register_mode = "none";
defparam \A_INC~I .input_sync_reset = "none";
defparam \A_INC~I .oe_async_reset = "none";
defparam \A_INC~I .oe_power_up = "low";
defparam \A_INC~I .oe_register_mode = "none";
defparam \A_INC~I .oe_sync_reset = "none";
defparam \A_INC~I .operation_mode = "output";
defparam \A_INC~I .output_async_reset = "none";
defparam \A_INC~I .output_power_up = "low";
defparam \A_INC~I .output_register_mode = "none";
defparam \A_INC~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \B_INC~I (
	.datain(\B_INC~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_INC));
// synopsys translate_off
defparam \B_INC~I .input_async_reset = "none";
defparam \B_INC~I .input_power_up = "low";
defparam \B_INC~I .input_register_mode = "none";
defparam \B_INC~I .input_sync_reset = "none";
defparam \B_INC~I .oe_async_reset = "none";
defparam \B_INC~I .oe_power_up = "low";
defparam \B_INC~I .oe_register_mode = "none";
defparam \B_INC~I .oe_sync_reset = "none";
defparam \B_INC~I .operation_mode = "output";
defparam \B_INC~I .output_async_reset = "none";
defparam \B_INC~I .output_power_up = "low";
defparam \B_INC~I .output_register_mode = "none";
defparam \B_INC~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WINNER[0]~I (
	.datain(\WINNER~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WINNER[0]));
// synopsys translate_off
defparam \WINNER[0]~I .input_async_reset = "none";
defparam \WINNER[0]~I .input_power_up = "low";
defparam \WINNER[0]~I .input_register_mode = "none";
defparam \WINNER[0]~I .input_sync_reset = "none";
defparam \WINNER[0]~I .oe_async_reset = "none";
defparam \WINNER[0]~I .oe_power_up = "low";
defparam \WINNER[0]~I .oe_register_mode = "none";
defparam \WINNER[0]~I .oe_sync_reset = "none";
defparam \WINNER[0]~I .operation_mode = "output";
defparam \WINNER[0]~I .output_async_reset = "none";
defparam \WINNER[0]~I .output_power_up = "low";
defparam \WINNER[0]~I .output_register_mode = "none";
defparam \WINNER[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WINNER[1]~I (
	.datain(\WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WINNER[1]));
// synopsys translate_off
defparam \WINNER[1]~I .input_async_reset = "none";
defparam \WINNER[1]~I .input_power_up = "low";
defparam \WINNER[1]~I .input_register_mode = "none";
defparam \WINNER[1]~I .input_sync_reset = "none";
defparam \WINNER[1]~I .oe_async_reset = "none";
defparam \WINNER[1]~I .oe_power_up = "low";
defparam \WINNER[1]~I .oe_register_mode = "none";
defparam \WINNER[1]~I .oe_sync_reset = "none";
defparam \WINNER[1]~I .operation_mode = "output";
defparam \WINNER[1]~I .output_async_reset = "none";
defparam \WINNER[1]~I .output_power_up = "low";
defparam \WINNER[1]~I .output_register_mode = "none";
defparam \WINNER[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WINNER[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WINNER[2]));
// synopsys translate_off
defparam \WINNER[2]~I .input_async_reset = "none";
defparam \WINNER[2]~I .input_power_up = "low";
defparam \WINNER[2]~I .input_register_mode = "none";
defparam \WINNER[2]~I .input_sync_reset = "none";
defparam \WINNER[2]~I .oe_async_reset = "none";
defparam \WINNER[2]~I .oe_power_up = "low";
defparam \WINNER[2]~I .oe_register_mode = "none";
defparam \WINNER[2]~I .oe_sync_reset = "none";
defparam \WINNER[2]~I .operation_mode = "output";
defparam \WINNER[2]~I .output_async_reset = "none";
defparam \WINNER[2]~I .output_power_up = "low";
defparam \WINNER[2]~I .output_register_mode = "none";
defparam \WINNER[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WINNER[3]~I (
	.datain(\WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WINNER[3]));
// synopsys translate_off
defparam \WINNER[3]~I .input_async_reset = "none";
defparam \WINNER[3]~I .input_power_up = "low";
defparam \WINNER[3]~I .input_register_mode = "none";
defparam \WINNER[3]~I .input_sync_reset = "none";
defparam \WINNER[3]~I .oe_async_reset = "none";
defparam \WINNER[3]~I .oe_power_up = "low";
defparam \WINNER[3]~I .oe_register_mode = "none";
defparam \WINNER[3]~I .oe_sync_reset = "none";
defparam \WINNER[3]~I .operation_mode = "output";
defparam \WINNER[3]~I .output_async_reset = "none";
defparam \WINNER[3]~I .output_power_up = "low";
defparam \WINNER[3]~I .output_register_mode = "none";
defparam \WINNER[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \STATE[0]~I (
	.datain(\STATE[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(STATE[0]));
// synopsys translate_off
defparam \STATE[0]~I .input_async_reset = "none";
defparam \STATE[0]~I .input_power_up = "low";
defparam \STATE[0]~I .input_register_mode = "none";
defparam \STATE[0]~I .input_sync_reset = "none";
defparam \STATE[0]~I .oe_async_reset = "none";
defparam \STATE[0]~I .oe_power_up = "low";
defparam \STATE[0]~I .oe_register_mode = "none";
defparam \STATE[0]~I .oe_sync_reset = "none";
defparam \STATE[0]~I .operation_mode = "output";
defparam \STATE[0]~I .output_async_reset = "none";
defparam \STATE[0]~I .output_power_up = "low";
defparam \STATE[0]~I .output_register_mode = "none";
defparam \STATE[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \STATE[1]~I (
	.datain(\STATE[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(STATE[1]));
// synopsys translate_off
defparam \STATE[1]~I .input_async_reset = "none";
defparam \STATE[1]~I .input_power_up = "low";
defparam \STATE[1]~I .input_register_mode = "none";
defparam \STATE[1]~I .input_sync_reset = "none";
defparam \STATE[1]~I .oe_async_reset = "none";
defparam \STATE[1]~I .oe_power_up = "low";
defparam \STATE[1]~I .oe_register_mode = "none";
defparam \STATE[1]~I .oe_sync_reset = "none";
defparam \STATE[1]~I .operation_mode = "output";
defparam \STATE[1]~I .output_async_reset = "none";
defparam \STATE[1]~I .output_power_up = "low";
defparam \STATE[1]~I .output_register_mode = "none";
defparam \STATE[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \STATE[2]~I (
	.datain(\STATE[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(STATE[2]));
// synopsys translate_off
defparam \STATE[2]~I .input_async_reset = "none";
defparam \STATE[2]~I .input_power_up = "low";
defparam \STATE[2]~I .input_register_mode = "none";
defparam \STATE[2]~I .input_sync_reset = "none";
defparam \STATE[2]~I .oe_async_reset = "none";
defparam \STATE[2]~I .oe_power_up = "low";
defparam \STATE[2]~I .oe_register_mode = "none";
defparam \STATE[2]~I .oe_sync_reset = "none";
defparam \STATE[2]~I .operation_mode = "output";
defparam \STATE[2]~I .output_async_reset = "none";
defparam \STATE[2]~I .output_power_up = "low";
defparam \STATE[2]~I .output_register_mode = "none";
defparam \STATE[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \STATE[3]~I (
	.datain(\STATE[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(STATE[3]));
// synopsys translate_off
defparam \STATE[3]~I .input_async_reset = "none";
defparam \STATE[3]~I .input_power_up = "low";
defparam \STATE[3]~I .input_register_mode = "none";
defparam \STATE[3]~I .input_sync_reset = "none";
defparam \STATE[3]~I .oe_async_reset = "none";
defparam \STATE[3]~I .oe_power_up = "low";
defparam \STATE[3]~I .oe_register_mode = "none";
defparam \STATE[3]~I .oe_sync_reset = "none";
defparam \STATE[3]~I .operation_mode = "output";
defparam \STATE[3]~I .output_async_reset = "none";
defparam \STATE[3]~I .output_power_up = "low";
defparam \STATE[3]~I .output_register_mode = "none";
defparam \STATE[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FALSE_START~I (
	.datain(\WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FALSE_START));
// synopsys translate_off
defparam \FALSE_START~I .input_async_reset = "none";
defparam \FALSE_START~I .input_power_up = "low";
defparam \FALSE_START~I .input_register_mode = "none";
defparam \FALSE_START~I .input_sync_reset = "none";
defparam \FALSE_START~I .oe_async_reset = "none";
defparam \FALSE_START~I .oe_power_up = "low";
defparam \FALSE_START~I .oe_register_mode = "none";
defparam \FALSE_START~I .oe_sync_reset = "none";
defparam \FALSE_START~I .operation_mode = "output";
defparam \FALSE_START~I .output_async_reset = "none";
defparam \FALSE_START~I .output_power_up = "low";
defparam \FALSE_START~I .output_register_mode = "none";
defparam \FALSE_START~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ADDRESS[0]~I (
	.datain(\address_gen|Address [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDRESS[0]));
// synopsys translate_off
defparam \ADDRESS[0]~I .input_async_reset = "none";
defparam \ADDRESS[0]~I .input_power_up = "low";
defparam \ADDRESS[0]~I .input_register_mode = "none";
defparam \ADDRESS[0]~I .input_sync_reset = "none";
defparam \ADDRESS[0]~I .oe_async_reset = "none";
defparam \ADDRESS[0]~I .oe_power_up = "low";
defparam \ADDRESS[0]~I .oe_register_mode = "none";
defparam \ADDRESS[0]~I .oe_sync_reset = "none";
defparam \ADDRESS[0]~I .operation_mode = "output";
defparam \ADDRESS[0]~I .output_async_reset = "none";
defparam \ADDRESS[0]~I .output_power_up = "low";
defparam \ADDRESS[0]~I .output_register_mode = "none";
defparam \ADDRESS[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ADDRESS[1]~I (
	.datain(\address_gen|Address [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDRESS[1]));
// synopsys translate_off
defparam \ADDRESS[1]~I .input_async_reset = "none";
defparam \ADDRESS[1]~I .input_power_up = "low";
defparam \ADDRESS[1]~I .input_register_mode = "none";
defparam \ADDRESS[1]~I .input_sync_reset = "none";
defparam \ADDRESS[1]~I .oe_async_reset = "none";
defparam \ADDRESS[1]~I .oe_power_up = "low";
defparam \ADDRESS[1]~I .oe_register_mode = "none";
defparam \ADDRESS[1]~I .oe_sync_reset = "none";
defparam \ADDRESS[1]~I .operation_mode = "output";
defparam \ADDRESS[1]~I .output_async_reset = "none";
defparam \ADDRESS[1]~I .output_power_up = "low";
defparam \ADDRESS[1]~I .output_register_mode = "none";
defparam \ADDRESS[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ADDRESS[2]~I (
	.datain(\address_gen|Address [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDRESS[2]));
// synopsys translate_off
defparam \ADDRESS[2]~I .input_async_reset = "none";
defparam \ADDRESS[2]~I .input_power_up = "low";
defparam \ADDRESS[2]~I .input_register_mode = "none";
defparam \ADDRESS[2]~I .input_sync_reset = "none";
defparam \ADDRESS[2]~I .oe_async_reset = "none";
defparam \ADDRESS[2]~I .oe_power_up = "low";
defparam \ADDRESS[2]~I .oe_register_mode = "none";
defparam \ADDRESS[2]~I .oe_sync_reset = "none";
defparam \ADDRESS[2]~I .operation_mode = "output";
defparam \ADDRESS[2]~I .output_async_reset = "none";
defparam \ADDRESS[2]~I .output_power_up = "low";
defparam \ADDRESS[2]~I .output_register_mode = "none";
defparam \ADDRESS[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[0]));
// synopsys translate_off
defparam \DATA[0]~I .input_async_reset = "none";
defparam \DATA[0]~I .input_power_up = "low";
defparam \DATA[0]~I .input_register_mode = "none";
defparam \DATA[0]~I .input_sync_reset = "none";
defparam \DATA[0]~I .oe_async_reset = "none";
defparam \DATA[0]~I .oe_power_up = "low";
defparam \DATA[0]~I .oe_register_mode = "none";
defparam \DATA[0]~I .oe_sync_reset = "none";
defparam \DATA[0]~I .operation_mode = "output";
defparam \DATA[0]~I .output_async_reset = "none";
defparam \DATA[0]~I .output_power_up = "low";
defparam \DATA[0]~I .output_register_mode = "none";
defparam \DATA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[1]~I (
	.datain(\prand|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[1]));
// synopsys translate_off
defparam \DATA[1]~I .input_async_reset = "none";
defparam \DATA[1]~I .input_power_up = "low";
defparam \DATA[1]~I .input_register_mode = "none";
defparam \DATA[1]~I .input_sync_reset = "none";
defparam \DATA[1]~I .oe_async_reset = "none";
defparam \DATA[1]~I .oe_power_up = "low";
defparam \DATA[1]~I .oe_register_mode = "none";
defparam \DATA[1]~I .oe_sync_reset = "none";
defparam \DATA[1]~I .operation_mode = "output";
defparam \DATA[1]~I .output_async_reset = "none";
defparam \DATA[1]~I .output_power_up = "low";
defparam \DATA[1]~I .output_register_mode = "none";
defparam \DATA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[2]~I (
	.datain(\prand|Decoder1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[2]));
// synopsys translate_off
defparam \DATA[2]~I .input_async_reset = "none";
defparam \DATA[2]~I .input_power_up = "low";
defparam \DATA[2]~I .input_register_mode = "none";
defparam \DATA[2]~I .input_sync_reset = "none";
defparam \DATA[2]~I .oe_async_reset = "none";
defparam \DATA[2]~I .oe_power_up = "low";
defparam \DATA[2]~I .oe_register_mode = "none";
defparam \DATA[2]~I .oe_sync_reset = "none";
defparam \DATA[2]~I .operation_mode = "output";
defparam \DATA[2]~I .output_async_reset = "none";
defparam \DATA[2]~I .output_power_up = "low";
defparam \DATA[2]~I .output_register_mode = "none";
defparam \DATA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[3]~I (
	.datain(\prand|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[3]));
// synopsys translate_off
defparam \DATA[3]~I .input_async_reset = "none";
defparam \DATA[3]~I .input_power_up = "low";
defparam \DATA[3]~I .input_register_mode = "none";
defparam \DATA[3]~I .input_sync_reset = "none";
defparam \DATA[3]~I .oe_async_reset = "none";
defparam \DATA[3]~I .oe_power_up = "low";
defparam \DATA[3]~I .oe_register_mode = "none";
defparam \DATA[3]~I .oe_sync_reset = "none";
defparam \DATA[3]~I .operation_mode = "output";
defparam \DATA[3]~I .output_async_reset = "none";
defparam \DATA[3]~I .output_power_up = "low";
defparam \DATA[3]~I .output_register_mode = "none";
defparam \DATA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[4]~I (
	.datain(\prand|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[4]));
// synopsys translate_off
defparam \DATA[4]~I .input_async_reset = "none";
defparam \DATA[4]~I .input_power_up = "low";
defparam \DATA[4]~I .input_register_mode = "none";
defparam \DATA[4]~I .input_sync_reset = "none";
defparam \DATA[4]~I .oe_async_reset = "none";
defparam \DATA[4]~I .oe_power_up = "low";
defparam \DATA[4]~I .oe_register_mode = "none";
defparam \DATA[4]~I .oe_sync_reset = "none";
defparam \DATA[4]~I .operation_mode = "output";
defparam \DATA[4]~I .output_async_reset = "none";
defparam \DATA[4]~I .output_power_up = "low";
defparam \DATA[4]~I .output_register_mode = "none";
defparam \DATA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[5]~I (
	.datain(\address_gen|Address [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[5]));
// synopsys translate_off
defparam \DATA[5]~I .input_async_reset = "none";
defparam \DATA[5]~I .input_power_up = "low";
defparam \DATA[5]~I .input_register_mode = "none";
defparam \DATA[5]~I .input_sync_reset = "none";
defparam \DATA[5]~I .oe_async_reset = "none";
defparam \DATA[5]~I .oe_power_up = "low";
defparam \DATA[5]~I .oe_register_mode = "none";
defparam \DATA[5]~I .oe_sync_reset = "none";
defparam \DATA[5]~I .operation_mode = "output";
defparam \DATA[5]~I .output_async_reset = "none";
defparam \DATA[5]~I .output_power_up = "low";
defparam \DATA[5]~I .output_register_mode = "none";
defparam \DATA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[6]~I (
	.datain(!\prand|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[6]));
// synopsys translate_off
defparam \DATA[6]~I .input_async_reset = "none";
defparam \DATA[6]~I .input_power_up = "low";
defparam \DATA[6]~I .input_register_mode = "none";
defparam \DATA[6]~I .input_sync_reset = "none";
defparam \DATA[6]~I .oe_async_reset = "none";
defparam \DATA[6]~I .oe_power_up = "low";
defparam \DATA[6]~I .oe_register_mode = "none";
defparam \DATA[6]~I .oe_sync_reset = "none";
defparam \DATA[6]~I .operation_mode = "output";
defparam \DATA[6]~I .output_async_reset = "none";
defparam \DATA[6]~I .output_power_up = "low";
defparam \DATA[6]~I .output_register_mode = "none";
defparam \DATA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[7]~I (
	.datain(!\prand|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[7]));
// synopsys translate_off
defparam \DATA[7]~I .input_async_reset = "none";
defparam \DATA[7]~I .input_power_up = "low";
defparam \DATA[7]~I .input_register_mode = "none";
defparam \DATA[7]~I .input_sync_reset = "none";
defparam \DATA[7]~I .oe_async_reset = "none";
defparam \DATA[7]~I .oe_power_up = "low";
defparam \DATA[7]~I .oe_register_mode = "none";
defparam \DATA[7]~I .oe_sync_reset = "none";
defparam \DATA[7]~I .operation_mode = "output";
defparam \DATA[7]~I .output_async_reset = "none";
defparam \DATA[7]~I .output_power_up = "low";
defparam \DATA[7]~I .output_register_mode = "none";
defparam \DATA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[8]~I (
	.datain(\prand|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[8]));
// synopsys translate_off
defparam \DATA[8]~I .input_async_reset = "none";
defparam \DATA[8]~I .input_power_up = "low";
defparam \DATA[8]~I .input_register_mode = "none";
defparam \DATA[8]~I .input_sync_reset = "none";
defparam \DATA[8]~I .oe_async_reset = "none";
defparam \DATA[8]~I .oe_power_up = "low";
defparam \DATA[8]~I .oe_register_mode = "none";
defparam \DATA[8]~I .oe_sync_reset = "none";
defparam \DATA[8]~I .operation_mode = "output";
defparam \DATA[8]~I .output_async_reset = "none";
defparam \DATA[8]~I .output_power_up = "low";
defparam \DATA[8]~I .output_register_mode = "none";
defparam \DATA[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[9]~I (
	.datain(\prand|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[9]));
// synopsys translate_off
defparam \DATA[9]~I .input_async_reset = "none";
defparam \DATA[9]~I .input_power_up = "low";
defparam \DATA[9]~I .input_register_mode = "none";
defparam \DATA[9]~I .input_sync_reset = "none";
defparam \DATA[9]~I .oe_async_reset = "none";
defparam \DATA[9]~I .oe_power_up = "low";
defparam \DATA[9]~I .oe_register_mode = "none";
defparam \DATA[9]~I .oe_sync_reset = "none";
defparam \DATA[9]~I .operation_mode = "output";
defparam \DATA[9]~I .output_async_reset = "none";
defparam \DATA[9]~I .output_power_up = "low";
defparam \DATA[9]~I .output_register_mode = "none";
defparam \DATA[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CLK~I (
	.datain(\clockGenerator|var_clock~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .input_async_reset = "none";
defparam \CLK~I .input_power_up = "low";
defparam \CLK~I .input_register_mode = "none";
defparam \CLK~I .input_sync_reset = "none";
defparam \CLK~I .oe_async_reset = "none";
defparam \CLK~I .oe_power_up = "low";
defparam \CLK~I .oe_register_mode = "none";
defparam \CLK~I .oe_sync_reset = "none";
defparam \CLK~I .operation_mode = "output";
defparam \CLK~I .output_async_reset = "none";
defparam \CLK~I .output_power_up = "low";
defparam \CLK~I .output_register_mode = "none";
defparam \CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDARRAYRED[0]~I (
	.datain(\WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDARRAYRED[0]));
// synopsys translate_off
defparam \LEDARRAYRED[0]~I .input_async_reset = "none";
defparam \LEDARRAYRED[0]~I .input_power_up = "low";
defparam \LEDARRAYRED[0]~I .input_register_mode = "none";
defparam \LEDARRAYRED[0]~I .input_sync_reset = "none";
defparam \LEDARRAYRED[0]~I .oe_async_reset = "none";
defparam \LEDARRAYRED[0]~I .oe_power_up = "low";
defparam \LEDARRAYRED[0]~I .oe_register_mode = "none";
defparam \LEDARRAYRED[0]~I .oe_sync_reset = "none";
defparam \LEDARRAYRED[0]~I .operation_mode = "output";
defparam \LEDARRAYRED[0]~I .output_async_reset = "none";
defparam \LEDARRAYRED[0]~I .output_power_up = "low";
defparam \LEDARRAYRED[0]~I .output_register_mode = "none";
defparam \LEDARRAYRED[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDARRAYRED[1]~I (
	.datain(\WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDARRAYRED[1]));
// synopsys translate_off
defparam \LEDARRAYRED[1]~I .input_async_reset = "none";
defparam \LEDARRAYRED[1]~I .input_power_up = "low";
defparam \LEDARRAYRED[1]~I .input_register_mode = "none";
defparam \LEDARRAYRED[1]~I .input_sync_reset = "none";
defparam \LEDARRAYRED[1]~I .oe_async_reset = "none";
defparam \LEDARRAYRED[1]~I .oe_power_up = "low";
defparam \LEDARRAYRED[1]~I .oe_register_mode = "none";
defparam \LEDARRAYRED[1]~I .oe_sync_reset = "none";
defparam \LEDARRAYRED[1]~I .operation_mode = "output";
defparam \LEDARRAYRED[1]~I .output_async_reset = "none";
defparam \LEDARRAYRED[1]~I .output_power_up = "low";
defparam \LEDARRAYRED[1]~I .output_register_mode = "none";
defparam \LEDARRAYRED[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDARRAYRED[2]~I (
	.datain(\WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDARRAYRED[2]));
// synopsys translate_off
defparam \LEDARRAYRED[2]~I .input_async_reset = "none";
defparam \LEDARRAYRED[2]~I .input_power_up = "low";
defparam \LEDARRAYRED[2]~I .input_register_mode = "none";
defparam \LEDARRAYRED[2]~I .input_sync_reset = "none";
defparam \LEDARRAYRED[2]~I .oe_async_reset = "none";
defparam \LEDARRAYRED[2]~I .oe_power_up = "low";
defparam \LEDARRAYRED[2]~I .oe_register_mode = "none";
defparam \LEDARRAYRED[2]~I .oe_sync_reset = "none";
defparam \LEDARRAYRED[2]~I .operation_mode = "output";
defparam \LEDARRAYRED[2]~I .output_async_reset = "none";
defparam \LEDARRAYRED[2]~I .output_power_up = "low";
defparam \LEDARRAYRED[2]~I .output_register_mode = "none";
defparam \LEDARRAYRED[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDARRAYRED[3]~I (
	.datain(\WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDARRAYRED[3]));
// synopsys translate_off
defparam \LEDARRAYRED[3]~I .input_async_reset = "none";
defparam \LEDARRAYRED[3]~I .input_power_up = "low";
defparam \LEDARRAYRED[3]~I .input_register_mode = "none";
defparam \LEDARRAYRED[3]~I .input_sync_reset = "none";
defparam \LEDARRAYRED[3]~I .oe_async_reset = "none";
defparam \LEDARRAYRED[3]~I .oe_power_up = "low";
defparam \LEDARRAYRED[3]~I .oe_register_mode = "none";
defparam \LEDARRAYRED[3]~I .oe_sync_reset = "none";
defparam \LEDARRAYRED[3]~I .operation_mode = "output";
defparam \LEDARRAYRED[3]~I .output_async_reset = "none";
defparam \LEDARRAYRED[3]~I .output_power_up = "low";
defparam \LEDARRAYRED[3]~I .output_register_mode = "none";
defparam \LEDARRAYRED[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDARRAYRED[4]~I (
	.datain(\WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDARRAYRED[4]));
// synopsys translate_off
defparam \LEDARRAYRED[4]~I .input_async_reset = "none";
defparam \LEDARRAYRED[4]~I .input_power_up = "low";
defparam \LEDARRAYRED[4]~I .input_register_mode = "none";
defparam \LEDARRAYRED[4]~I .input_sync_reset = "none";
defparam \LEDARRAYRED[4]~I .oe_async_reset = "none";
defparam \LEDARRAYRED[4]~I .oe_power_up = "low";
defparam \LEDARRAYRED[4]~I .oe_register_mode = "none";
defparam \LEDARRAYRED[4]~I .oe_sync_reset = "none";
defparam \LEDARRAYRED[4]~I .operation_mode = "output";
defparam \LEDARRAYRED[4]~I .output_async_reset = "none";
defparam \LEDARRAYRED[4]~I .output_power_up = "low";
defparam \LEDARRAYRED[4]~I .output_register_mode = "none";
defparam \LEDARRAYRED[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDARRAYRED[5]~I (
	.datain(\WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDARRAYRED[5]));
// synopsys translate_off
defparam \LEDARRAYRED[5]~I .input_async_reset = "none";
defparam \LEDARRAYRED[5]~I .input_power_up = "low";
defparam \LEDARRAYRED[5]~I .input_register_mode = "none";
defparam \LEDARRAYRED[5]~I .input_sync_reset = "none";
defparam \LEDARRAYRED[5]~I .oe_async_reset = "none";
defparam \LEDARRAYRED[5]~I .oe_power_up = "low";
defparam \LEDARRAYRED[5]~I .oe_register_mode = "none";
defparam \LEDARRAYRED[5]~I .oe_sync_reset = "none";
defparam \LEDARRAYRED[5]~I .operation_mode = "output";
defparam \LEDARRAYRED[5]~I .output_async_reset = "none";
defparam \LEDARRAYRED[5]~I .output_power_up = "low";
defparam \LEDARRAYRED[5]~I .output_register_mode = "none";
defparam \LEDARRAYRED[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDARRAYRED[6]~I (
	.datain(\WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDARRAYRED[6]));
// synopsys translate_off
defparam \LEDARRAYRED[6]~I .input_async_reset = "none";
defparam \LEDARRAYRED[6]~I .input_power_up = "low";
defparam \LEDARRAYRED[6]~I .input_register_mode = "none";
defparam \LEDARRAYRED[6]~I .input_sync_reset = "none";
defparam \LEDARRAYRED[6]~I .oe_async_reset = "none";
defparam \LEDARRAYRED[6]~I .oe_power_up = "low";
defparam \LEDARRAYRED[6]~I .oe_register_mode = "none";
defparam \LEDARRAYRED[6]~I .oe_sync_reset = "none";
defparam \LEDARRAYRED[6]~I .operation_mode = "output";
defparam \LEDARRAYRED[6]~I .output_async_reset = "none";
defparam \LEDARRAYRED[6]~I .output_power_up = "low";
defparam \LEDARRAYRED[6]~I .output_register_mode = "none";
defparam \LEDARRAYRED[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDARRAYRED[7]~I (
	.datain(\WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDARRAYRED[7]));
// synopsys translate_off
defparam \LEDARRAYRED[7]~I .input_async_reset = "none";
defparam \LEDARRAYRED[7]~I .input_power_up = "low";
defparam \LEDARRAYRED[7]~I .input_register_mode = "none";
defparam \LEDARRAYRED[7]~I .input_sync_reset = "none";
defparam \LEDARRAYRED[7]~I .oe_async_reset = "none";
defparam \LEDARRAYRED[7]~I .oe_power_up = "low";
defparam \LEDARRAYRED[7]~I .oe_register_mode = "none";
defparam \LEDARRAYRED[7]~I .oe_sync_reset = "none";
defparam \LEDARRAYRED[7]~I .operation_mode = "output";
defparam \LEDARRAYRED[7]~I .output_async_reset = "none";
defparam \LEDARRAYRED[7]~I .output_power_up = "low";
defparam \LEDARRAYRED[7]~I .output_register_mode = "none";
defparam \LEDARRAYRED[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDARRAYRED[8]~I (
	.datain(\WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDARRAYRED[8]));
// synopsys translate_off
defparam \LEDARRAYRED[8]~I .input_async_reset = "none";
defparam \LEDARRAYRED[8]~I .input_power_up = "low";
defparam \LEDARRAYRED[8]~I .input_register_mode = "none";
defparam \LEDARRAYRED[8]~I .input_sync_reset = "none";
defparam \LEDARRAYRED[8]~I .oe_async_reset = "none";
defparam \LEDARRAYRED[8]~I .oe_power_up = "low";
defparam \LEDARRAYRED[8]~I .oe_register_mode = "none";
defparam \LEDARRAYRED[8]~I .oe_sync_reset = "none";
defparam \LEDARRAYRED[8]~I .operation_mode = "output";
defparam \LEDARRAYRED[8]~I .output_async_reset = "none";
defparam \LEDARRAYRED[8]~I .output_power_up = "low";
defparam \LEDARRAYRED[8]~I .output_register_mode = "none";
defparam \LEDARRAYRED[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDARRAYRED[9]~I (
	.datain(\WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDARRAYRED[9]));
// synopsys translate_off
defparam \LEDARRAYRED[9]~I .input_async_reset = "none";
defparam \LEDARRAYRED[9]~I .input_power_up = "low";
defparam \LEDARRAYRED[9]~I .input_register_mode = "none";
defparam \LEDARRAYRED[9]~I .input_sync_reset = "none";
defparam \LEDARRAYRED[9]~I .oe_async_reset = "none";
defparam \LEDARRAYRED[9]~I .oe_power_up = "low";
defparam \LEDARRAYRED[9]~I .oe_register_mode = "none";
defparam \LEDARRAYRED[9]~I .oe_sync_reset = "none";
defparam \LEDARRAYRED[9]~I .operation_mode = "output";
defparam \LEDARRAYRED[9]~I .output_async_reset = "none";
defparam \LEDARRAYRED[9]~I .output_power_up = "low";
defparam \LEDARRAYRED[9]~I .output_register_mode = "none";
defparam \LEDARRAYRED[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDARRAYRED[10]~I (
	.datain(\WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDARRAYRED[10]));
// synopsys translate_off
defparam \LEDARRAYRED[10]~I .input_async_reset = "none";
defparam \LEDARRAYRED[10]~I .input_power_up = "low";
defparam \LEDARRAYRED[10]~I .input_register_mode = "none";
defparam \LEDARRAYRED[10]~I .input_sync_reset = "none";
defparam \LEDARRAYRED[10]~I .oe_async_reset = "none";
defparam \LEDARRAYRED[10]~I .oe_power_up = "low";
defparam \LEDARRAYRED[10]~I .oe_register_mode = "none";
defparam \LEDARRAYRED[10]~I .oe_sync_reset = "none";
defparam \LEDARRAYRED[10]~I .operation_mode = "output";
defparam \LEDARRAYRED[10]~I .output_async_reset = "none";
defparam \LEDARRAYRED[10]~I .output_power_up = "low";
defparam \LEDARRAYRED[10]~I .output_register_mode = "none";
defparam \LEDARRAYRED[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDARRAYRED[11]~I (
	.datain(\WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDARRAYRED[11]));
// synopsys translate_off
defparam \LEDARRAYRED[11]~I .input_async_reset = "none";
defparam \LEDARRAYRED[11]~I .input_power_up = "low";
defparam \LEDARRAYRED[11]~I .input_register_mode = "none";
defparam \LEDARRAYRED[11]~I .input_sync_reset = "none";
defparam \LEDARRAYRED[11]~I .oe_async_reset = "none";
defparam \LEDARRAYRED[11]~I .oe_power_up = "low";
defparam \LEDARRAYRED[11]~I .oe_register_mode = "none";
defparam \LEDARRAYRED[11]~I .oe_sync_reset = "none";
defparam \LEDARRAYRED[11]~I .operation_mode = "output";
defparam \LEDARRAYRED[11]~I .output_async_reset = "none";
defparam \LEDARRAYRED[11]~I .output_power_up = "low";
defparam \LEDARRAYRED[11]~I .output_register_mode = "none";
defparam \LEDARRAYRED[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDARRAYRED[12]~I (
	.datain(\WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDARRAYRED[12]));
// synopsys translate_off
defparam \LEDARRAYRED[12]~I .input_async_reset = "none";
defparam \LEDARRAYRED[12]~I .input_power_up = "low";
defparam \LEDARRAYRED[12]~I .input_register_mode = "none";
defparam \LEDARRAYRED[12]~I .input_sync_reset = "none";
defparam \LEDARRAYRED[12]~I .oe_async_reset = "none";
defparam \LEDARRAYRED[12]~I .oe_power_up = "low";
defparam \LEDARRAYRED[12]~I .oe_register_mode = "none";
defparam \LEDARRAYRED[12]~I .oe_sync_reset = "none";
defparam \LEDARRAYRED[12]~I .operation_mode = "output";
defparam \LEDARRAYRED[12]~I .output_async_reset = "none";
defparam \LEDARRAYRED[12]~I .output_power_up = "low";
defparam \LEDARRAYRED[12]~I .output_register_mode = "none";
defparam \LEDARRAYRED[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDARRAYRED[13]~I (
	.datain(\WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDARRAYRED[13]));
// synopsys translate_off
defparam \LEDARRAYRED[13]~I .input_async_reset = "none";
defparam \LEDARRAYRED[13]~I .input_power_up = "low";
defparam \LEDARRAYRED[13]~I .input_register_mode = "none";
defparam \LEDARRAYRED[13]~I .input_sync_reset = "none";
defparam \LEDARRAYRED[13]~I .oe_async_reset = "none";
defparam \LEDARRAYRED[13]~I .oe_power_up = "low";
defparam \LEDARRAYRED[13]~I .oe_register_mode = "none";
defparam \LEDARRAYRED[13]~I .oe_sync_reset = "none";
defparam \LEDARRAYRED[13]~I .operation_mode = "output";
defparam \LEDARRAYRED[13]~I .output_async_reset = "none";
defparam \LEDARRAYRED[13]~I .output_power_up = "low";
defparam \LEDARRAYRED[13]~I .output_register_mode = "none";
defparam \LEDARRAYRED[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDARRAYRED[14]~I (
	.datain(\WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDARRAYRED[14]));
// synopsys translate_off
defparam \LEDARRAYRED[14]~I .input_async_reset = "none";
defparam \LEDARRAYRED[14]~I .input_power_up = "low";
defparam \LEDARRAYRED[14]~I .input_register_mode = "none";
defparam \LEDARRAYRED[14]~I .input_sync_reset = "none";
defparam \LEDARRAYRED[14]~I .oe_async_reset = "none";
defparam \LEDARRAYRED[14]~I .oe_power_up = "low";
defparam \LEDARRAYRED[14]~I .oe_register_mode = "none";
defparam \LEDARRAYRED[14]~I .oe_sync_reset = "none";
defparam \LEDARRAYRED[14]~I .operation_mode = "output";
defparam \LEDARRAYRED[14]~I .output_async_reset = "none";
defparam \LEDARRAYRED[14]~I .output_power_up = "low";
defparam \LEDARRAYRED[14]~I .output_register_mode = "none";
defparam \LEDARRAYRED[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDARRAYRED[15]~I (
	.datain(\WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDARRAYRED[15]));
// synopsys translate_off
defparam \LEDARRAYRED[15]~I .input_async_reset = "none";
defparam \LEDARRAYRED[15]~I .input_power_up = "low";
defparam \LEDARRAYRED[15]~I .input_register_mode = "none";
defparam \LEDARRAYRED[15]~I .input_sync_reset = "none";
defparam \LEDARRAYRED[15]~I .oe_async_reset = "none";
defparam \LEDARRAYRED[15]~I .oe_power_up = "low";
defparam \LEDARRAYRED[15]~I .oe_register_mode = "none";
defparam \LEDARRAYRED[15]~I .oe_sync_reset = "none";
defparam \LEDARRAYRED[15]~I .operation_mode = "output";
defparam \LEDARRAYRED[15]~I .output_async_reset = "none";
defparam \LEDARRAYRED[15]~I .output_power_up = "low";
defparam \LEDARRAYRED[15]~I .output_register_mode = "none";
defparam \LEDARRAYRED[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDARRAYRED[16]~I (
	.datain(\WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDARRAYRED[16]));
// synopsys translate_off
defparam \LEDARRAYRED[16]~I .input_async_reset = "none";
defparam \LEDARRAYRED[16]~I .input_power_up = "low";
defparam \LEDARRAYRED[16]~I .input_register_mode = "none";
defparam \LEDARRAYRED[16]~I .input_sync_reset = "none";
defparam \LEDARRAYRED[16]~I .oe_async_reset = "none";
defparam \LEDARRAYRED[16]~I .oe_power_up = "low";
defparam \LEDARRAYRED[16]~I .oe_register_mode = "none";
defparam \LEDARRAYRED[16]~I .oe_sync_reset = "none";
defparam \LEDARRAYRED[16]~I .operation_mode = "output";
defparam \LEDARRAYRED[16]~I .output_async_reset = "none";
defparam \LEDARRAYRED[16]~I .output_power_up = "low";
defparam \LEDARRAYRED[16]~I .output_register_mode = "none";
defparam \LEDARRAYRED[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDARRAYRED[17]~I (
	.datain(\WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDARRAYRED[17]));
// synopsys translate_off
defparam \LEDARRAYRED[17]~I .input_async_reset = "none";
defparam \LEDARRAYRED[17]~I .input_power_up = "low";
defparam \LEDARRAYRED[17]~I .input_register_mode = "none";
defparam \LEDARRAYRED[17]~I .input_sync_reset = "none";
defparam \LEDARRAYRED[17]~I .oe_async_reset = "none";
defparam \LEDARRAYRED[17]~I .oe_power_up = "low";
defparam \LEDARRAYRED[17]~I .oe_register_mode = "none";
defparam \LEDARRAYRED[17]~I .oe_sync_reset = "none";
defparam \LEDARRAYRED[17]~I .operation_mode = "output";
defparam \LEDARRAYRED[17]~I .output_async_reset = "none";
defparam \LEDARRAYRED[17]~I .output_power_up = "low";
defparam \LEDARRAYRED[17]~I .output_register_mode = "none";
defparam \LEDARRAYRED[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDARRAYGREEN[0]~I (
	.datain(\WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDARRAYGREEN[0]));
// synopsys translate_off
defparam \LEDARRAYGREEN[0]~I .input_async_reset = "none";
defparam \LEDARRAYGREEN[0]~I .input_power_up = "low";
defparam \LEDARRAYGREEN[0]~I .input_register_mode = "none";
defparam \LEDARRAYGREEN[0]~I .input_sync_reset = "none";
defparam \LEDARRAYGREEN[0]~I .oe_async_reset = "none";
defparam \LEDARRAYGREEN[0]~I .oe_power_up = "low";
defparam \LEDARRAYGREEN[0]~I .oe_register_mode = "none";
defparam \LEDARRAYGREEN[0]~I .oe_sync_reset = "none";
defparam \LEDARRAYGREEN[0]~I .operation_mode = "output";
defparam \LEDARRAYGREEN[0]~I .output_async_reset = "none";
defparam \LEDARRAYGREEN[0]~I .output_power_up = "low";
defparam \LEDARRAYGREEN[0]~I .output_register_mode = "none";
defparam \LEDARRAYGREEN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDARRAYGREEN[1]~I (
	.datain(\WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDARRAYGREEN[1]));
// synopsys translate_off
defparam \LEDARRAYGREEN[1]~I .input_async_reset = "none";
defparam \LEDARRAYGREEN[1]~I .input_power_up = "low";
defparam \LEDARRAYGREEN[1]~I .input_register_mode = "none";
defparam \LEDARRAYGREEN[1]~I .input_sync_reset = "none";
defparam \LEDARRAYGREEN[1]~I .oe_async_reset = "none";
defparam \LEDARRAYGREEN[1]~I .oe_power_up = "low";
defparam \LEDARRAYGREEN[1]~I .oe_register_mode = "none";
defparam \LEDARRAYGREEN[1]~I .oe_sync_reset = "none";
defparam \LEDARRAYGREEN[1]~I .operation_mode = "output";
defparam \LEDARRAYGREEN[1]~I .output_async_reset = "none";
defparam \LEDARRAYGREEN[1]~I .output_power_up = "low";
defparam \LEDARRAYGREEN[1]~I .output_register_mode = "none";
defparam \LEDARRAYGREEN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDARRAYGREEN[2]~I (
	.datain(\WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDARRAYGREEN[2]));
// synopsys translate_off
defparam \LEDARRAYGREEN[2]~I .input_async_reset = "none";
defparam \LEDARRAYGREEN[2]~I .input_power_up = "low";
defparam \LEDARRAYGREEN[2]~I .input_register_mode = "none";
defparam \LEDARRAYGREEN[2]~I .input_sync_reset = "none";
defparam \LEDARRAYGREEN[2]~I .oe_async_reset = "none";
defparam \LEDARRAYGREEN[2]~I .oe_power_up = "low";
defparam \LEDARRAYGREEN[2]~I .oe_register_mode = "none";
defparam \LEDARRAYGREEN[2]~I .oe_sync_reset = "none";
defparam \LEDARRAYGREEN[2]~I .operation_mode = "output";
defparam \LEDARRAYGREEN[2]~I .output_async_reset = "none";
defparam \LEDARRAYGREEN[2]~I .output_power_up = "low";
defparam \LEDARRAYGREEN[2]~I .output_register_mode = "none";
defparam \LEDARRAYGREEN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDARRAYGREEN[3]~I (
	.datain(\WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDARRAYGREEN[3]));
// synopsys translate_off
defparam \LEDARRAYGREEN[3]~I .input_async_reset = "none";
defparam \LEDARRAYGREEN[3]~I .input_power_up = "low";
defparam \LEDARRAYGREEN[3]~I .input_register_mode = "none";
defparam \LEDARRAYGREEN[3]~I .input_sync_reset = "none";
defparam \LEDARRAYGREEN[3]~I .oe_async_reset = "none";
defparam \LEDARRAYGREEN[3]~I .oe_power_up = "low";
defparam \LEDARRAYGREEN[3]~I .oe_register_mode = "none";
defparam \LEDARRAYGREEN[3]~I .oe_sync_reset = "none";
defparam \LEDARRAYGREEN[3]~I .operation_mode = "output";
defparam \LEDARRAYGREEN[3]~I .output_async_reset = "none";
defparam \LEDARRAYGREEN[3]~I .output_power_up = "low";
defparam \LEDARRAYGREEN[3]~I .output_register_mode = "none";
defparam \LEDARRAYGREEN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDARRAYGREEN[4]~I (
	.datain(\WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDARRAYGREEN[4]));
// synopsys translate_off
defparam \LEDARRAYGREEN[4]~I .input_async_reset = "none";
defparam \LEDARRAYGREEN[4]~I .input_power_up = "low";
defparam \LEDARRAYGREEN[4]~I .input_register_mode = "none";
defparam \LEDARRAYGREEN[4]~I .input_sync_reset = "none";
defparam \LEDARRAYGREEN[4]~I .oe_async_reset = "none";
defparam \LEDARRAYGREEN[4]~I .oe_power_up = "low";
defparam \LEDARRAYGREEN[4]~I .oe_register_mode = "none";
defparam \LEDARRAYGREEN[4]~I .oe_sync_reset = "none";
defparam \LEDARRAYGREEN[4]~I .operation_mode = "output";
defparam \LEDARRAYGREEN[4]~I .output_async_reset = "none";
defparam \LEDARRAYGREEN[4]~I .output_power_up = "low";
defparam \LEDARRAYGREEN[4]~I .output_register_mode = "none";
defparam \LEDARRAYGREEN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDARRAYGREEN[5]~I (
	.datain(\WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDARRAYGREEN[5]));
// synopsys translate_off
defparam \LEDARRAYGREEN[5]~I .input_async_reset = "none";
defparam \LEDARRAYGREEN[5]~I .input_power_up = "low";
defparam \LEDARRAYGREEN[5]~I .input_register_mode = "none";
defparam \LEDARRAYGREEN[5]~I .input_sync_reset = "none";
defparam \LEDARRAYGREEN[5]~I .oe_async_reset = "none";
defparam \LEDARRAYGREEN[5]~I .oe_power_up = "low";
defparam \LEDARRAYGREEN[5]~I .oe_register_mode = "none";
defparam \LEDARRAYGREEN[5]~I .oe_sync_reset = "none";
defparam \LEDARRAYGREEN[5]~I .operation_mode = "output";
defparam \LEDARRAYGREEN[5]~I .output_async_reset = "none";
defparam \LEDARRAYGREEN[5]~I .output_power_up = "low";
defparam \LEDARRAYGREEN[5]~I .output_register_mode = "none";
defparam \LEDARRAYGREEN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDARRAYGREEN[6]~I (
	.datain(\WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDARRAYGREEN[6]));
// synopsys translate_off
defparam \LEDARRAYGREEN[6]~I .input_async_reset = "none";
defparam \LEDARRAYGREEN[6]~I .input_power_up = "low";
defparam \LEDARRAYGREEN[6]~I .input_register_mode = "none";
defparam \LEDARRAYGREEN[6]~I .input_sync_reset = "none";
defparam \LEDARRAYGREEN[6]~I .oe_async_reset = "none";
defparam \LEDARRAYGREEN[6]~I .oe_power_up = "low";
defparam \LEDARRAYGREEN[6]~I .oe_register_mode = "none";
defparam \LEDARRAYGREEN[6]~I .oe_sync_reset = "none";
defparam \LEDARRAYGREEN[6]~I .operation_mode = "output";
defparam \LEDARRAYGREEN[6]~I .output_async_reset = "none";
defparam \LEDARRAYGREEN[6]~I .output_power_up = "low";
defparam \LEDARRAYGREEN[6]~I .output_register_mode = "none";
defparam \LEDARRAYGREEN[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDARRAYGREEN[7]~I (
	.datain(\WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDARRAYGREEN[7]));
// synopsys translate_off
defparam \LEDARRAYGREEN[7]~I .input_async_reset = "none";
defparam \LEDARRAYGREEN[7]~I .input_power_up = "low";
defparam \LEDARRAYGREEN[7]~I .input_register_mode = "none";
defparam \LEDARRAYGREEN[7]~I .input_sync_reset = "none";
defparam \LEDARRAYGREEN[7]~I .oe_async_reset = "none";
defparam \LEDARRAYGREEN[7]~I .oe_power_up = "low";
defparam \LEDARRAYGREEN[7]~I .oe_register_mode = "none";
defparam \LEDARRAYGREEN[7]~I .oe_sync_reset = "none";
defparam \LEDARRAYGREEN[7]~I .operation_mode = "output";
defparam \LEDARRAYGREEN[7]~I .output_async_reset = "none";
defparam \LEDARRAYGREEN[7]~I .output_power_up = "low";
defparam \LEDARRAYGREEN[7]~I .output_register_mode = "none";
defparam \LEDARRAYGREEN[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDARRAYGREEN[8]~I (
	.datain(\WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDARRAYGREEN[8]));
// synopsys translate_off
defparam \LEDARRAYGREEN[8]~I .input_async_reset = "none";
defparam \LEDARRAYGREEN[8]~I .input_power_up = "low";
defparam \LEDARRAYGREEN[8]~I .input_register_mode = "none";
defparam \LEDARRAYGREEN[8]~I .input_sync_reset = "none";
defparam \LEDARRAYGREEN[8]~I .oe_async_reset = "none";
defparam \LEDARRAYGREEN[8]~I .oe_power_up = "low";
defparam \LEDARRAYGREEN[8]~I .oe_register_mode = "none";
defparam \LEDARRAYGREEN[8]~I .oe_sync_reset = "none";
defparam \LEDARRAYGREEN[8]~I .operation_mode = "output";
defparam \LEDARRAYGREEN[8]~I .output_async_reset = "none";
defparam \LEDARRAYGREEN[8]~I .output_power_up = "low";
defparam \LEDARRAYGREEN[8]~I .output_register_mode = "none";
defparam \LEDARRAYGREEN[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[0]));
// synopsys translate_off
defparam \HEX7[0]~I .input_async_reset = "none";
defparam \HEX7[0]~I .input_power_up = "low";
defparam \HEX7[0]~I .input_register_mode = "none";
defparam \HEX7[0]~I .input_sync_reset = "none";
defparam \HEX7[0]~I .oe_async_reset = "none";
defparam \HEX7[0]~I .oe_power_up = "low";
defparam \HEX7[0]~I .oe_register_mode = "none";
defparam \HEX7[0]~I .oe_sync_reset = "none";
defparam \HEX7[0]~I .operation_mode = "output";
defparam \HEX7[0]~I .output_async_reset = "none";
defparam \HEX7[0]~I .output_power_up = "low";
defparam \HEX7[0]~I .output_register_mode = "none";
defparam \HEX7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[1]));
// synopsys translate_off
defparam \HEX7[1]~I .input_async_reset = "none";
defparam \HEX7[1]~I .input_power_up = "low";
defparam \HEX7[1]~I .input_register_mode = "none";
defparam \HEX7[1]~I .input_sync_reset = "none";
defparam \HEX7[1]~I .oe_async_reset = "none";
defparam \HEX7[1]~I .oe_power_up = "low";
defparam \HEX7[1]~I .oe_register_mode = "none";
defparam \HEX7[1]~I .oe_sync_reset = "none";
defparam \HEX7[1]~I .operation_mode = "output";
defparam \HEX7[1]~I .output_async_reset = "none";
defparam \HEX7[1]~I .output_power_up = "low";
defparam \HEX7[1]~I .output_register_mode = "none";
defparam \HEX7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[2]));
// synopsys translate_off
defparam \HEX7[2]~I .input_async_reset = "none";
defparam \HEX7[2]~I .input_power_up = "low";
defparam \HEX7[2]~I .input_register_mode = "none";
defparam \HEX7[2]~I .input_sync_reset = "none";
defparam \HEX7[2]~I .oe_async_reset = "none";
defparam \HEX7[2]~I .oe_power_up = "low";
defparam \HEX7[2]~I .oe_register_mode = "none";
defparam \HEX7[2]~I .oe_sync_reset = "none";
defparam \HEX7[2]~I .operation_mode = "output";
defparam \HEX7[2]~I .output_async_reset = "none";
defparam \HEX7[2]~I .output_power_up = "low";
defparam \HEX7[2]~I .output_register_mode = "none";
defparam \HEX7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[3]));
// synopsys translate_off
defparam \HEX7[3]~I .input_async_reset = "none";
defparam \HEX7[3]~I .input_power_up = "low";
defparam \HEX7[3]~I .input_register_mode = "none";
defparam \HEX7[3]~I .input_sync_reset = "none";
defparam \HEX7[3]~I .oe_async_reset = "none";
defparam \HEX7[3]~I .oe_power_up = "low";
defparam \HEX7[3]~I .oe_register_mode = "none";
defparam \HEX7[3]~I .oe_sync_reset = "none";
defparam \HEX7[3]~I .operation_mode = "output";
defparam \HEX7[3]~I .output_async_reset = "none";
defparam \HEX7[3]~I .output_power_up = "low";
defparam \HEX7[3]~I .output_register_mode = "none";
defparam \HEX7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[4]));
// synopsys translate_off
defparam \HEX7[4]~I .input_async_reset = "none";
defparam \HEX7[4]~I .input_power_up = "low";
defparam \HEX7[4]~I .input_register_mode = "none";
defparam \HEX7[4]~I .input_sync_reset = "none";
defparam \HEX7[4]~I .oe_async_reset = "none";
defparam \HEX7[4]~I .oe_power_up = "low";
defparam \HEX7[4]~I .oe_register_mode = "none";
defparam \HEX7[4]~I .oe_sync_reset = "none";
defparam \HEX7[4]~I .operation_mode = "output";
defparam \HEX7[4]~I .output_async_reset = "none";
defparam \HEX7[4]~I .output_power_up = "low";
defparam \HEX7[4]~I .output_register_mode = "none";
defparam \HEX7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[5]));
// synopsys translate_off
defparam \HEX7[5]~I .input_async_reset = "none";
defparam \HEX7[5]~I .input_power_up = "low";
defparam \HEX7[5]~I .input_register_mode = "none";
defparam \HEX7[5]~I .input_sync_reset = "none";
defparam \HEX7[5]~I .oe_async_reset = "none";
defparam \HEX7[5]~I .oe_power_up = "low";
defparam \HEX7[5]~I .oe_register_mode = "none";
defparam \HEX7[5]~I .oe_sync_reset = "none";
defparam \HEX7[5]~I .operation_mode = "output";
defparam \HEX7[5]~I .output_async_reset = "none";
defparam \HEX7[5]~I .output_power_up = "low";
defparam \HEX7[5]~I .output_register_mode = "none";
defparam \HEX7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[6]));
// synopsys translate_off
defparam \HEX7[6]~I .input_async_reset = "none";
defparam \HEX7[6]~I .input_power_up = "low";
defparam \HEX7[6]~I .input_register_mode = "none";
defparam \HEX7[6]~I .input_sync_reset = "none";
defparam \HEX7[6]~I .oe_async_reset = "none";
defparam \HEX7[6]~I .oe_power_up = "low";
defparam \HEX7[6]~I .oe_register_mode = "none";
defparam \HEX7[6]~I .oe_sync_reset = "none";
defparam \HEX7[6]~I .operation_mode = "output";
defparam \HEX7[6]~I .output_async_reset = "none";
defparam \HEX7[6]~I .output_power_up = "low";
defparam \HEX7[6]~I .output_register_mode = "none";
defparam \HEX7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[0]~I (
	.datain(\scoreADisplay|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[0]));
// synopsys translate_off
defparam \HEX6[0]~I .input_async_reset = "none";
defparam \HEX6[0]~I .input_power_up = "low";
defparam \HEX6[0]~I .input_register_mode = "none";
defparam \HEX6[0]~I .input_sync_reset = "none";
defparam \HEX6[0]~I .oe_async_reset = "none";
defparam \HEX6[0]~I .oe_power_up = "low";
defparam \HEX6[0]~I .oe_register_mode = "none";
defparam \HEX6[0]~I .oe_sync_reset = "none";
defparam \HEX6[0]~I .operation_mode = "output";
defparam \HEX6[0]~I .output_async_reset = "none";
defparam \HEX6[0]~I .output_power_up = "low";
defparam \HEX6[0]~I .output_register_mode = "none";
defparam \HEX6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[1]~I (
	.datain(\scoreADisplay|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[1]));
// synopsys translate_off
defparam \HEX6[1]~I .input_async_reset = "none";
defparam \HEX6[1]~I .input_power_up = "low";
defparam \HEX6[1]~I .input_register_mode = "none";
defparam \HEX6[1]~I .input_sync_reset = "none";
defparam \HEX6[1]~I .oe_async_reset = "none";
defparam \HEX6[1]~I .oe_power_up = "low";
defparam \HEX6[1]~I .oe_register_mode = "none";
defparam \HEX6[1]~I .oe_sync_reset = "none";
defparam \HEX6[1]~I .operation_mode = "output";
defparam \HEX6[1]~I .output_async_reset = "none";
defparam \HEX6[1]~I .output_power_up = "low";
defparam \HEX6[1]~I .output_register_mode = "none";
defparam \HEX6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[2]~I (
	.datain(\scoreADisplay|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[2]));
// synopsys translate_off
defparam \HEX6[2]~I .input_async_reset = "none";
defparam \HEX6[2]~I .input_power_up = "low";
defparam \HEX6[2]~I .input_register_mode = "none";
defparam \HEX6[2]~I .input_sync_reset = "none";
defparam \HEX6[2]~I .oe_async_reset = "none";
defparam \HEX6[2]~I .oe_power_up = "low";
defparam \HEX6[2]~I .oe_register_mode = "none";
defparam \HEX6[2]~I .oe_sync_reset = "none";
defparam \HEX6[2]~I .operation_mode = "output";
defparam \HEX6[2]~I .output_async_reset = "none";
defparam \HEX6[2]~I .output_power_up = "low";
defparam \HEX6[2]~I .output_register_mode = "none";
defparam \HEX6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[3]~I (
	.datain(\scoreADisplay|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[3]));
// synopsys translate_off
defparam \HEX6[3]~I .input_async_reset = "none";
defparam \HEX6[3]~I .input_power_up = "low";
defparam \HEX6[3]~I .input_register_mode = "none";
defparam \HEX6[3]~I .input_sync_reset = "none";
defparam \HEX6[3]~I .oe_async_reset = "none";
defparam \HEX6[3]~I .oe_power_up = "low";
defparam \HEX6[3]~I .oe_register_mode = "none";
defparam \HEX6[3]~I .oe_sync_reset = "none";
defparam \HEX6[3]~I .operation_mode = "output";
defparam \HEX6[3]~I .output_async_reset = "none";
defparam \HEX6[3]~I .output_power_up = "low";
defparam \HEX6[3]~I .output_register_mode = "none";
defparam \HEX6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[4]~I (
	.datain(\scoreADisplay|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[4]));
// synopsys translate_off
defparam \HEX6[4]~I .input_async_reset = "none";
defparam \HEX6[4]~I .input_power_up = "low";
defparam \HEX6[4]~I .input_register_mode = "none";
defparam \HEX6[4]~I .input_sync_reset = "none";
defparam \HEX6[4]~I .oe_async_reset = "none";
defparam \HEX6[4]~I .oe_power_up = "low";
defparam \HEX6[4]~I .oe_register_mode = "none";
defparam \HEX6[4]~I .oe_sync_reset = "none";
defparam \HEX6[4]~I .operation_mode = "output";
defparam \HEX6[4]~I .output_async_reset = "none";
defparam \HEX6[4]~I .output_power_up = "low";
defparam \HEX6[4]~I .output_register_mode = "none";
defparam \HEX6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[5]~I (
	.datain(\scoreADisplay|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[5]));
// synopsys translate_off
defparam \HEX6[5]~I .input_async_reset = "none";
defparam \HEX6[5]~I .input_power_up = "low";
defparam \HEX6[5]~I .input_register_mode = "none";
defparam \HEX6[5]~I .input_sync_reset = "none";
defparam \HEX6[5]~I .oe_async_reset = "none";
defparam \HEX6[5]~I .oe_power_up = "low";
defparam \HEX6[5]~I .oe_register_mode = "none";
defparam \HEX6[5]~I .oe_sync_reset = "none";
defparam \HEX6[5]~I .operation_mode = "output";
defparam \HEX6[5]~I .output_async_reset = "none";
defparam \HEX6[5]~I .output_power_up = "low";
defparam \HEX6[5]~I .output_register_mode = "none";
defparam \HEX6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[6]~I (
	.datain(!\scoreADisplay|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[6]));
// synopsys translate_off
defparam \HEX6[6]~I .input_async_reset = "none";
defparam \HEX6[6]~I .input_power_up = "low";
defparam \HEX6[6]~I .input_register_mode = "none";
defparam \HEX6[6]~I .input_sync_reset = "none";
defparam \HEX6[6]~I .oe_async_reset = "none";
defparam \HEX6[6]~I .oe_power_up = "low";
defparam \HEX6[6]~I .oe_register_mode = "none";
defparam \HEX6[6]~I .oe_sync_reset = "none";
defparam \HEX6[6]~I .operation_mode = "output";
defparam \HEX6[6]~I .output_async_reset = "none";
defparam \HEX6[6]~I .output_power_up = "low";
defparam \HEX6[6]~I .output_register_mode = "none";
defparam \HEX6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[4]));
// synopsys translate_off
defparam \HEX5[4]~I .input_async_reset = "none";
defparam \HEX5[4]~I .input_power_up = "low";
defparam \HEX5[4]~I .input_register_mode = "none";
defparam \HEX5[4]~I .input_sync_reset = "none";
defparam \HEX5[4]~I .oe_async_reset = "none";
defparam \HEX5[4]~I .oe_power_up = "low";
defparam \HEX5[4]~I .oe_register_mode = "none";
defparam \HEX5[4]~I .oe_sync_reset = "none";
defparam \HEX5[4]~I .operation_mode = "output";
defparam \HEX5[4]~I .output_async_reset = "none";
defparam \HEX5[4]~I .output_power_up = "low";
defparam \HEX5[4]~I .output_register_mode = "none";
defparam \HEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[5]));
// synopsys translate_off
defparam \HEX5[5]~I .input_async_reset = "none";
defparam \HEX5[5]~I .input_power_up = "low";
defparam \HEX5[5]~I .input_register_mode = "none";
defparam \HEX5[5]~I .input_sync_reset = "none";
defparam \HEX5[5]~I .oe_async_reset = "none";
defparam \HEX5[5]~I .oe_power_up = "low";
defparam \HEX5[5]~I .oe_register_mode = "none";
defparam \HEX5[5]~I .oe_sync_reset = "none";
defparam \HEX5[5]~I .operation_mode = "output";
defparam \HEX5[5]~I .output_async_reset = "none";
defparam \HEX5[5]~I .output_power_up = "low";
defparam \HEX5[5]~I .output_register_mode = "none";
defparam \HEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[6]));
// synopsys translate_off
defparam \HEX5[6]~I .input_async_reset = "none";
defparam \HEX5[6]~I .input_power_up = "low";
defparam \HEX5[6]~I .input_register_mode = "none";
defparam \HEX5[6]~I .input_sync_reset = "none";
defparam \HEX5[6]~I .oe_async_reset = "none";
defparam \HEX5[6]~I .oe_power_up = "low";
defparam \HEX5[6]~I .oe_register_mode = "none";
defparam \HEX5[6]~I .oe_sync_reset = "none";
defparam \HEX5[6]~I .operation_mode = "output";
defparam \HEX5[6]~I .output_async_reset = "none";
defparam \HEX5[6]~I .output_power_up = "low";
defparam \HEX5[6]~I .output_register_mode = "none";
defparam \HEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[0]~I (
	.datain(\scoreBDisplay|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[1]~I (
	.datain(\scoreBDisplay|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[2]~I (
	.datain(\scoreBDisplay|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[3]~I (
	.datain(\scoreBDisplay|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[4]~I (
	.datain(\scoreBDisplay|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[5]~I (
	.datain(\scoreBDisplay|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[6]~I (
	.datain(!\scoreBDisplay|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(\WINNER~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(\winnerDisplay|Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(\winnerDisplay|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(\winnerDisplay|Decoder0~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(\winnerDisplay|Decoder0~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(!\WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(\stateDisplay|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(\stateDisplay|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(\stateDisplay|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(\stateDisplay|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(\stateDisplay|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(\stateDisplay|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(!\stateDisplay|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LOAD_MUX~I (
	.datain(\Decoder1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LOAD_MUX));
// synopsys translate_off
defparam \LOAD_MUX~I .input_async_reset = "none";
defparam \LOAD_MUX~I .input_power_up = "low";
defparam \LOAD_MUX~I .input_register_mode = "none";
defparam \LOAD_MUX~I .input_sync_reset = "none";
defparam \LOAD_MUX~I .oe_async_reset = "none";
defparam \LOAD_MUX~I .oe_power_up = "low";
defparam \LOAD_MUX~I .oe_register_mode = "none";
defparam \LOAD_MUX~I .oe_sync_reset = "none";
defparam \LOAD_MUX~I .operation_mode = "output";
defparam \LOAD_MUX~I .output_async_reset = "none";
defparam \LOAD_MUX~I .output_power_up = "low";
defparam \LOAD_MUX~I .output_register_mode = "none";
defparam \LOAD_MUX~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
