ARM GAS  /tmp/ccq54kNQ.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_cortex.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_NVIC_SetPriorityGrouping,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_NVIC_SetPriorityGrouping
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_NVIC_SetPriorityGrouping:
  27              	.LVL0:
  28              	.LFB132:
  29              		.file 1 "HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c"
   1:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
   2:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ******************************************************************************
   3:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @file    stm32f4xx_hal_cortex.c
   4:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @author  MCD Application Team
   5:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief   CORTEX HAL module driver.
   6:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          This file provides firmware functions to manage the following 
   7:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          functionalities of the CORTEX:
   8:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           + Initialization and de-initialization functions
   9:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           + Peripheral Control functions 
  10:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *
  11:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   @verbatim  
  12:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================
  13:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                         ##### How to use this driver #####
  14:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================
  15:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  16:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]  
  17:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     *** How to configure Interrupts using CORTEX HAL driver ***
  18:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     ===========================================================
  19:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]     
  20:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     This section provides functions allowing to configure the NVIC interrupts (IRQ).
  21:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     The Cortex-M4 exceptions are managed by CMSIS functions.
  22:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    
  23:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     (#) Configure the NVIC Priority Grouping using HAL_NVIC_SetPriorityGrouping()
  24:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         function according to the following table.
  25:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     (#) Configure the priority of the selected IRQ Channels using HAL_NVIC_SetPriority(). 
  26:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     (#) Enable the selected IRQ Channels using HAL_NVIC_EnableIRQ().
  27:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     (#) please refer to programming manual for details in how to configure priority. 
  28:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       
  29:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****      -@- When the NVIC_PRIORITYGROUP_0 is selected, IRQ preemption is no more possible. 
ARM GAS  /tmp/ccq54kNQ.s 			page 2


  30:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****          The pending IRQ priority will be managed only by the sub priority.
  31:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    
  32:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****      -@- IRQ priority order (sorted by highest to lowest priority):
  33:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (+@) Lowest preemption priority
  34:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (+@) Lowest sub priority
  35:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (+@) Lowest hardware priority (IRQ number)
  36:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  
  37:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]  
  38:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     *** How to configure Systick using CORTEX HAL driver ***
  39:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     ========================================================
  40:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]
  41:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     Setup SysTick Timer for time base.
  42:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****            
  43:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    (+) The HAL_SYSTICK_Config() function calls the SysTick_Config() function which
  44:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        is a CMSIS function that:
  45:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Configures the SysTick Reload register with value passed as function parameter.
  46:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Configures the SysTick IRQ priority to the lowest value 0x0F.
  47:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Resets the SysTick Counter register.
  48:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Configures the SysTick Counter clock source to be Core Clock Source (HCLK).
  49:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Enables the SysTick Interrupt.
  50:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Starts the SysTick Counter.
  51:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     
  52:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    (+) You can change the SysTick Clock source to be HCLK_Div8 by calling the macro
  53:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        __HAL_CORTEX_SYSTICKCLK_CONFIG(SYSTICK_CLKSOURCE_HCLK_DIV8) just after the
  54:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        HAL_SYSTICK_Config() function call. The __HAL_CORTEX_SYSTICKCLK_CONFIG() macro is defined
  55:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        inside the stm32f4xx_hal_cortex.h file.
  56:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  57:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    (+) You can change the SysTick IRQ priority by calling the
  58:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        HAL_NVIC_SetPriority(SysTick_IRQn,...) function just after the HAL_SYSTICK_Config() function
  59:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        call. The HAL_NVIC_SetPriority() call the NVIC_SetPriority() function which is a CMSIS funct
  60:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  61:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    (+) To adjust the SysTick time base, use the following formula:
  62:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                             
  63:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        Reload Value = SysTick Counter Clock (Hz) x  Desired Time base (s)
  64:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        (++) Reload Value is the parameter to be passed for HAL_SYSTICK_Config() function
  65:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        (++) Reload Value should not exceed 0xFFFFFF
  66:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    
  67:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   @endverbatim
  68:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ******************************************************************************
  69:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @attention
  70:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *
  71:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  72:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * All rights reserved.</center></h2>
  73:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *
  74:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  75:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * the "License"; You may not use this file except in compliance with the
  76:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * License. You may obtain a copy of the License at:
  77:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                        opensource.org/licenses/BSD-3-Clause
  78:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *
  79:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ******************************************************************************
  80:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
  81:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  82:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Includes ------------------------------------------------------------------*/
  83:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** #include "stm32f4xx_hal.h"
  84:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  85:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /** @addtogroup STM32F4xx_HAL_Driver
  86:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @{
ARM GAS  /tmp/ccq54kNQ.s 			page 3


  87:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
  88:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  89:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /** @defgroup CORTEX CORTEX
  90:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief CORTEX HAL module driver
  91:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @{
  92:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
  93:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  94:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** #ifdef HAL_CORTEX_MODULE_ENABLED
  95:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  96:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Private types -------------------------------------------------------------*/
  97:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Private variables ---------------------------------------------------------*/
  98:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Private constants ---------------------------------------------------------*/
  99:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Private macros ------------------------------------------------------------*/
 100:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Private functions ---------------------------------------------------------*/
 101:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Exported functions --------------------------------------------------------*/
 102:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 103:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions CORTEX Exported Functions
 104:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @{
 105:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 106:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 107:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 108:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions_Group1 Initialization and de-initialization functions
 109:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  *  @brief    Initialization and Configuration functions 
 110:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  *
 111:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** @verbatim    
 112:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================
 113:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****               ##### Initialization and de-initialization functions #####
 114:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================
 115:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]
 116:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       This section provides the CORTEX HAL driver functions allowing to configure Interrupts
 117:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       Systick functionalities 
 118:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 119:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** @endverbatim
 120:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @{
 121:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 122:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 123:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 124:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 125:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Sets the priority grouping field (preemption priority and subpriority)
 126:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         using the required unlock sequence.
 127:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  PriorityGroup The priority grouping bits length. 
 128:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 129:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_0: 0 bits for preemption priority
 130:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                    4 bits for subpriority
 131:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_1: 1 bits for preemption priority
 132:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                    3 bits for subpriority
 133:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_2: 2 bits for preemption priority
 134:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                    2 bits for subpriority
 135:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_3: 3 bits for preemption priority
 136:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                    1 bits for subpriority
 137:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_4: 4 bits for preemption priority
 138:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                    0 bits for subpriority
 139:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
 140:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         The pending IRQ priority will be managed only by the subpriority. 
 141:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 142:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 143:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
ARM GAS  /tmp/ccq54kNQ.s 			page 4


 144:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
  30              		.loc 1 144 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 145:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 146:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  35              		.loc 1 146 3 view .LVU1
 147:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 148:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
 149:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_SetPriorityGrouping(PriorityGroup);
  36              		.loc 1 149 3 view .LVU2
  37              	.LBB52:
  38              	.LBI52:
  39              		.file 2 "CORE/core_cm4.h"
   1:CORE/core_cm4.h **** /**************************************************************************//**
   2:CORE/core_cm4.h ****  * @file     core_cm4.h
   3:CORE/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:CORE/core_cm4.h ****  * @version  V5.0.8
   5:CORE/core_cm4.h ****  * @date     04. June 2018
   6:CORE/core_cm4.h ****  ******************************************************************************/
   7:CORE/core_cm4.h **** /*
   8:CORE/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:CORE/core_cm4.h ****  *
  10:CORE/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:CORE/core_cm4.h ****  *
  12:CORE/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:CORE/core_cm4.h ****  * not use this file except in compliance with the License.
  14:CORE/core_cm4.h ****  * You may obtain a copy of the License at
  15:CORE/core_cm4.h ****  *
  16:CORE/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:CORE/core_cm4.h ****  *
  18:CORE/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:CORE/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:CORE/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:CORE/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:CORE/core_cm4.h ****  * limitations under the License.
  23:CORE/core_cm4.h ****  */
  24:CORE/core_cm4.h **** 
  25:CORE/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:CORE/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:CORE/core_cm4.h **** #elif defined (__clang__)
  28:CORE/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:CORE/core_cm4.h **** #endif
  30:CORE/core_cm4.h **** 
  31:CORE/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:CORE/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:CORE/core_cm4.h **** 
  34:CORE/core_cm4.h **** #include <stdint.h>
  35:CORE/core_cm4.h **** 
  36:CORE/core_cm4.h **** #ifdef __cplusplus
  37:CORE/core_cm4.h ****  extern "C" {
  38:CORE/core_cm4.h **** #endif
  39:CORE/core_cm4.h **** 
  40:CORE/core_cm4.h **** /**
  41:CORE/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
ARM GAS  /tmp/ccq54kNQ.s 			page 5


  42:CORE/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:CORE/core_cm4.h **** 
  44:CORE/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:CORE/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:CORE/core_cm4.h **** 
  47:CORE/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:CORE/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:CORE/core_cm4.h **** 
  50:CORE/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:CORE/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:CORE/core_cm4.h ****  */
  53:CORE/core_cm4.h **** 
  54:CORE/core_cm4.h **** 
  55:CORE/core_cm4.h **** /*******************************************************************************
  56:CORE/core_cm4.h ****  *                 CMSIS definitions
  57:CORE/core_cm4.h ****  ******************************************************************************/
  58:CORE/core_cm4.h **** /**
  59:CORE/core_cm4.h ****   \ingroup Cortex_M4
  60:CORE/core_cm4.h ****   @{
  61:CORE/core_cm4.h ****  */
  62:CORE/core_cm4.h **** 
  63:CORE/core_cm4.h **** #include "cmsis_version.h"
  64:CORE/core_cm4.h **** 
  65:CORE/core_cm4.h **** /* CMSIS CM4 definitions */
  66:CORE/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:CORE/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:CORE/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:CORE/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:CORE/core_cm4.h **** 
  71:CORE/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:CORE/core_cm4.h **** 
  73:CORE/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:CORE/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:CORE/core_cm4.h **** */
  76:CORE/core_cm4.h **** #if defined ( __CC_ARM )
  77:CORE/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:CORE/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:CORE/core_cm4.h ****       #define __FPU_USED       1U
  80:CORE/core_cm4.h ****     #else
  81:CORE/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:CORE/core_cm4.h ****       #define __FPU_USED       0U
  83:CORE/core_cm4.h ****     #endif
  84:CORE/core_cm4.h ****   #else
  85:CORE/core_cm4.h ****     #define __FPU_USED         0U
  86:CORE/core_cm4.h ****   #endif
  87:CORE/core_cm4.h **** 
  88:CORE/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:CORE/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:CORE/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:CORE/core_cm4.h ****       #define __FPU_USED       1U
  92:CORE/core_cm4.h ****     #else
  93:CORE/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:CORE/core_cm4.h ****       #define __FPU_USED       0U
  95:CORE/core_cm4.h ****     #endif
  96:CORE/core_cm4.h ****   #else
  97:CORE/core_cm4.h ****     #define __FPU_USED         0U
  98:CORE/core_cm4.h ****   #endif
ARM GAS  /tmp/ccq54kNQ.s 			page 6


  99:CORE/core_cm4.h **** 
 100:CORE/core_cm4.h **** #elif defined ( __GNUC__ )
 101:CORE/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:CORE/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:CORE/core_cm4.h ****       #define __FPU_USED       1U
 104:CORE/core_cm4.h ****     #else
 105:CORE/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:CORE/core_cm4.h ****       #define __FPU_USED       0U
 107:CORE/core_cm4.h ****     #endif
 108:CORE/core_cm4.h ****   #else
 109:CORE/core_cm4.h ****     #define __FPU_USED         0U
 110:CORE/core_cm4.h ****   #endif
 111:CORE/core_cm4.h **** 
 112:CORE/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:CORE/core_cm4.h ****   #if defined __ARMVFP__
 114:CORE/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:CORE/core_cm4.h ****       #define __FPU_USED       1U
 116:CORE/core_cm4.h ****     #else
 117:CORE/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:CORE/core_cm4.h ****       #define __FPU_USED       0U
 119:CORE/core_cm4.h ****     #endif
 120:CORE/core_cm4.h ****   #else
 121:CORE/core_cm4.h ****     #define __FPU_USED         0U
 122:CORE/core_cm4.h ****   #endif
 123:CORE/core_cm4.h **** 
 124:CORE/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:CORE/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:CORE/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:CORE/core_cm4.h ****       #define __FPU_USED       1U
 128:CORE/core_cm4.h ****     #else
 129:CORE/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:CORE/core_cm4.h ****       #define __FPU_USED       0U
 131:CORE/core_cm4.h ****     #endif
 132:CORE/core_cm4.h ****   #else
 133:CORE/core_cm4.h ****     #define __FPU_USED         0U
 134:CORE/core_cm4.h ****   #endif
 135:CORE/core_cm4.h **** 
 136:CORE/core_cm4.h **** #elif defined ( __TASKING__ )
 137:CORE/core_cm4.h ****   #if defined __FPU_VFP__
 138:CORE/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:CORE/core_cm4.h ****       #define __FPU_USED       1U
 140:CORE/core_cm4.h ****     #else
 141:CORE/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:CORE/core_cm4.h ****       #define __FPU_USED       0U
 143:CORE/core_cm4.h ****     #endif
 144:CORE/core_cm4.h ****   #else
 145:CORE/core_cm4.h ****     #define __FPU_USED         0U
 146:CORE/core_cm4.h ****   #endif
 147:CORE/core_cm4.h **** 
 148:CORE/core_cm4.h **** #elif defined ( __CSMC__ )
 149:CORE/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:CORE/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:CORE/core_cm4.h ****       #define __FPU_USED       1U
 152:CORE/core_cm4.h ****     #else
 153:CORE/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:CORE/core_cm4.h ****       #define __FPU_USED       0U
 155:CORE/core_cm4.h ****     #endif
ARM GAS  /tmp/ccq54kNQ.s 			page 7


 156:CORE/core_cm4.h ****   #else
 157:CORE/core_cm4.h ****     #define __FPU_USED         0U
 158:CORE/core_cm4.h ****   #endif
 159:CORE/core_cm4.h **** 
 160:CORE/core_cm4.h **** #endif
 161:CORE/core_cm4.h **** 
 162:CORE/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:CORE/core_cm4.h **** 
 164:CORE/core_cm4.h **** 
 165:CORE/core_cm4.h **** #ifdef __cplusplus
 166:CORE/core_cm4.h **** }
 167:CORE/core_cm4.h **** #endif
 168:CORE/core_cm4.h **** 
 169:CORE/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:CORE/core_cm4.h **** 
 171:CORE/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:CORE/core_cm4.h **** 
 173:CORE/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:CORE/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:CORE/core_cm4.h **** 
 176:CORE/core_cm4.h **** #ifdef __cplusplus
 177:CORE/core_cm4.h ****  extern "C" {
 178:CORE/core_cm4.h **** #endif
 179:CORE/core_cm4.h **** 
 180:CORE/core_cm4.h **** /* check device defines and use defaults */
 181:CORE/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:CORE/core_cm4.h ****   #ifndef __CM4_REV
 183:CORE/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:CORE/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:CORE/core_cm4.h ****   #endif
 186:CORE/core_cm4.h **** 
 187:CORE/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:CORE/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:CORE/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:CORE/core_cm4.h ****   #endif
 191:CORE/core_cm4.h **** 
 192:CORE/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:CORE/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:CORE/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:CORE/core_cm4.h ****   #endif
 196:CORE/core_cm4.h **** 
 197:CORE/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:CORE/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:CORE/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:CORE/core_cm4.h ****   #endif
 201:CORE/core_cm4.h **** 
 202:CORE/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:CORE/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:CORE/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:CORE/core_cm4.h ****   #endif
 206:CORE/core_cm4.h **** #endif
 207:CORE/core_cm4.h **** 
 208:CORE/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:CORE/core_cm4.h **** /**
 210:CORE/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:CORE/core_cm4.h **** 
 212:CORE/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
ARM GAS  /tmp/ccq54kNQ.s 			page 8


 213:CORE/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:CORE/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:CORE/core_cm4.h **** */
 216:CORE/core_cm4.h **** #ifdef __cplusplus
 217:CORE/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:CORE/core_cm4.h **** #else
 219:CORE/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:CORE/core_cm4.h **** #endif
 221:CORE/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:CORE/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:CORE/core_cm4.h **** 
 224:CORE/core_cm4.h **** /* following defines should be used for structure members */
 225:CORE/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:CORE/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:CORE/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:CORE/core_cm4.h **** 
 229:CORE/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:CORE/core_cm4.h **** 
 231:CORE/core_cm4.h **** 
 232:CORE/core_cm4.h **** 
 233:CORE/core_cm4.h **** /*******************************************************************************
 234:CORE/core_cm4.h ****  *                 Register Abstraction
 235:CORE/core_cm4.h ****   Core Register contain:
 236:CORE/core_cm4.h ****   - Core Register
 237:CORE/core_cm4.h ****   - Core NVIC Register
 238:CORE/core_cm4.h ****   - Core SCB Register
 239:CORE/core_cm4.h ****   - Core SysTick Register
 240:CORE/core_cm4.h ****   - Core Debug Register
 241:CORE/core_cm4.h ****   - Core MPU Register
 242:CORE/core_cm4.h ****   - Core FPU Register
 243:CORE/core_cm4.h ****  ******************************************************************************/
 244:CORE/core_cm4.h **** /**
 245:CORE/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:CORE/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:CORE/core_cm4.h **** */
 248:CORE/core_cm4.h **** 
 249:CORE/core_cm4.h **** /**
 250:CORE/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:CORE/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:CORE/core_cm4.h ****   \brief      Core Register type definitions.
 253:CORE/core_cm4.h ****   @{
 254:CORE/core_cm4.h ****  */
 255:CORE/core_cm4.h **** 
 256:CORE/core_cm4.h **** /**
 257:CORE/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:CORE/core_cm4.h ****  */
 259:CORE/core_cm4.h **** typedef union
 260:CORE/core_cm4.h **** {
 261:CORE/core_cm4.h ****   struct
 262:CORE/core_cm4.h ****   {
 263:CORE/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:CORE/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:CORE/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:CORE/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:CORE/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:CORE/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:CORE/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
ARM GAS  /tmp/ccq54kNQ.s 			page 9


 270:CORE/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:CORE/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:CORE/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:CORE/core_cm4.h **** } APSR_Type;
 274:CORE/core_cm4.h **** 
 275:CORE/core_cm4.h **** /* APSR Register Definitions */
 276:CORE/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:CORE/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:CORE/core_cm4.h **** 
 279:CORE/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:CORE/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:CORE/core_cm4.h **** 
 282:CORE/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:CORE/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:CORE/core_cm4.h **** 
 285:CORE/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:CORE/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:CORE/core_cm4.h **** 
 288:CORE/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:CORE/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:CORE/core_cm4.h **** 
 291:CORE/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:CORE/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:CORE/core_cm4.h **** 
 294:CORE/core_cm4.h **** 
 295:CORE/core_cm4.h **** /**
 296:CORE/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:CORE/core_cm4.h ****  */
 298:CORE/core_cm4.h **** typedef union
 299:CORE/core_cm4.h **** {
 300:CORE/core_cm4.h ****   struct
 301:CORE/core_cm4.h ****   {
 302:CORE/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:CORE/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:CORE/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:CORE/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:CORE/core_cm4.h **** } IPSR_Type;
 307:CORE/core_cm4.h **** 
 308:CORE/core_cm4.h **** /* IPSR Register Definitions */
 309:CORE/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:CORE/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:CORE/core_cm4.h **** 
 312:CORE/core_cm4.h **** 
 313:CORE/core_cm4.h **** /**
 314:CORE/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:CORE/core_cm4.h ****  */
 316:CORE/core_cm4.h **** typedef union
 317:CORE/core_cm4.h **** {
 318:CORE/core_cm4.h ****   struct
 319:CORE/core_cm4.h ****   {
 320:CORE/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:CORE/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:CORE/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:CORE/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:CORE/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:CORE/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:CORE/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
ARM GAS  /tmp/ccq54kNQ.s 			page 10


 327:CORE/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:CORE/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:CORE/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:CORE/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:CORE/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:CORE/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:CORE/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:CORE/core_cm4.h **** } xPSR_Type;
 335:CORE/core_cm4.h **** 
 336:CORE/core_cm4.h **** /* xPSR Register Definitions */
 337:CORE/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:CORE/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:CORE/core_cm4.h **** 
 340:CORE/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:CORE/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:CORE/core_cm4.h **** 
 343:CORE/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:CORE/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:CORE/core_cm4.h **** 
 346:CORE/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:CORE/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:CORE/core_cm4.h **** 
 349:CORE/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:CORE/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:CORE/core_cm4.h **** 
 352:CORE/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:CORE/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:CORE/core_cm4.h **** 
 355:CORE/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:CORE/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:CORE/core_cm4.h **** 
 358:CORE/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:CORE/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:CORE/core_cm4.h **** 
 361:CORE/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:CORE/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:CORE/core_cm4.h **** 
 364:CORE/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:CORE/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:CORE/core_cm4.h **** 
 367:CORE/core_cm4.h **** 
 368:CORE/core_cm4.h **** /**
 369:CORE/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:CORE/core_cm4.h ****  */
 371:CORE/core_cm4.h **** typedef union
 372:CORE/core_cm4.h **** {
 373:CORE/core_cm4.h ****   struct
 374:CORE/core_cm4.h ****   {
 375:CORE/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:CORE/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:CORE/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:CORE/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:CORE/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:CORE/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:CORE/core_cm4.h **** } CONTROL_Type;
 382:CORE/core_cm4.h **** 
 383:CORE/core_cm4.h **** /* CONTROL Register Definitions */
ARM GAS  /tmp/ccq54kNQ.s 			page 11


 384:CORE/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:CORE/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:CORE/core_cm4.h **** 
 387:CORE/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:CORE/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:CORE/core_cm4.h **** 
 390:CORE/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:CORE/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:CORE/core_cm4.h **** 
 393:CORE/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:CORE/core_cm4.h **** 
 395:CORE/core_cm4.h **** 
 396:CORE/core_cm4.h **** /**
 397:CORE/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:CORE/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:CORE/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:CORE/core_cm4.h ****   @{
 401:CORE/core_cm4.h ****  */
 402:CORE/core_cm4.h **** 
 403:CORE/core_cm4.h **** /**
 404:CORE/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:CORE/core_cm4.h ****  */
 406:CORE/core_cm4.h **** typedef struct
 407:CORE/core_cm4.h **** {
 408:CORE/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:CORE/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:CORE/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:CORE/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:CORE/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:CORE/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:CORE/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:CORE/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:CORE/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:CORE/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:CORE/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:CORE/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:CORE/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:CORE/core_cm4.h **** }  NVIC_Type;
 422:CORE/core_cm4.h **** 
 423:CORE/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:CORE/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:CORE/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:CORE/core_cm4.h **** 
 427:CORE/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:CORE/core_cm4.h **** 
 429:CORE/core_cm4.h **** 
 430:CORE/core_cm4.h **** /**
 431:CORE/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:CORE/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:CORE/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:CORE/core_cm4.h ****   @{
 435:CORE/core_cm4.h ****  */
 436:CORE/core_cm4.h **** 
 437:CORE/core_cm4.h **** /**
 438:CORE/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:CORE/core_cm4.h ****  */
 440:CORE/core_cm4.h **** typedef struct
ARM GAS  /tmp/ccq54kNQ.s 			page 12


 441:CORE/core_cm4.h **** {
 442:CORE/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:CORE/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:CORE/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:CORE/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:CORE/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:CORE/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:CORE/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:CORE/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:CORE/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:CORE/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:CORE/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:CORE/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:CORE/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:CORE/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:CORE/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:CORE/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:CORE/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:CORE/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:CORE/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:CORE/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:CORE/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:CORE/core_cm4.h **** } SCB_Type;
 464:CORE/core_cm4.h **** 
 465:CORE/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:CORE/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:CORE/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:CORE/core_cm4.h **** 
 469:CORE/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:CORE/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:CORE/core_cm4.h **** 
 472:CORE/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:CORE/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:CORE/core_cm4.h **** 
 475:CORE/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:CORE/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:CORE/core_cm4.h **** 
 478:CORE/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:CORE/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:CORE/core_cm4.h **** 
 481:CORE/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:CORE/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:CORE/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:CORE/core_cm4.h **** 
 485:CORE/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:CORE/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:CORE/core_cm4.h **** 
 488:CORE/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:CORE/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:CORE/core_cm4.h **** 
 491:CORE/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:CORE/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:CORE/core_cm4.h **** 
 494:CORE/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:CORE/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:CORE/core_cm4.h **** 
 497:CORE/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
ARM GAS  /tmp/ccq54kNQ.s 			page 13


 498:CORE/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:CORE/core_cm4.h **** 
 500:CORE/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:CORE/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:CORE/core_cm4.h **** 
 503:CORE/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:CORE/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:CORE/core_cm4.h **** 
 506:CORE/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:CORE/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:CORE/core_cm4.h **** 
 509:CORE/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:CORE/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:CORE/core_cm4.h **** 
 512:CORE/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:CORE/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:CORE/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:CORE/core_cm4.h **** 
 516:CORE/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:CORE/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:CORE/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:CORE/core_cm4.h **** 
 520:CORE/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:CORE/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:CORE/core_cm4.h **** 
 523:CORE/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:CORE/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:CORE/core_cm4.h **** 
 526:CORE/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:CORE/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:CORE/core_cm4.h **** 
 529:CORE/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:CORE/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:CORE/core_cm4.h **** 
 532:CORE/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:CORE/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:CORE/core_cm4.h **** 
 535:CORE/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:CORE/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:CORE/core_cm4.h **** 
 538:CORE/core_cm4.h **** /* SCB System Control Register Definitions */
 539:CORE/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:CORE/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:CORE/core_cm4.h **** 
 542:CORE/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:CORE/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:CORE/core_cm4.h **** 
 545:CORE/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:CORE/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:CORE/core_cm4.h **** 
 548:CORE/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:CORE/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:CORE/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:CORE/core_cm4.h **** 
 552:CORE/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:CORE/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:CORE/core_cm4.h **** 
ARM GAS  /tmp/ccq54kNQ.s 			page 14


 555:CORE/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:CORE/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:CORE/core_cm4.h **** 
 558:CORE/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:CORE/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:CORE/core_cm4.h **** 
 561:CORE/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:CORE/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:CORE/core_cm4.h **** 
 564:CORE/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:CORE/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:CORE/core_cm4.h **** 
 567:CORE/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:CORE/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:CORE/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:CORE/core_cm4.h **** 
 571:CORE/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:CORE/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:CORE/core_cm4.h **** 
 574:CORE/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:CORE/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:CORE/core_cm4.h **** 
 577:CORE/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:CORE/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:CORE/core_cm4.h **** 
 580:CORE/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:CORE/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:CORE/core_cm4.h **** 
 583:CORE/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:CORE/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:CORE/core_cm4.h **** 
 586:CORE/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:CORE/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:CORE/core_cm4.h **** 
 589:CORE/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:CORE/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:CORE/core_cm4.h **** 
 592:CORE/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:CORE/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:CORE/core_cm4.h **** 
 595:CORE/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:CORE/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:CORE/core_cm4.h **** 
 598:CORE/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:CORE/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:CORE/core_cm4.h **** 
 601:CORE/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:CORE/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:CORE/core_cm4.h **** 
 604:CORE/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:CORE/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:CORE/core_cm4.h **** 
 607:CORE/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:CORE/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:CORE/core_cm4.h **** 
 610:CORE/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:CORE/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
ARM GAS  /tmp/ccq54kNQ.s 			page 15


 612:CORE/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:CORE/core_cm4.h **** 
 614:CORE/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:CORE/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:CORE/core_cm4.h **** 
 617:CORE/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:CORE/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:CORE/core_cm4.h **** 
 620:CORE/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:CORE/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:CORE/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:CORE/core_cm4.h **** 
 624:CORE/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:CORE/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:CORE/core_cm4.h **** 
 627:CORE/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:CORE/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:CORE/core_cm4.h **** 
 630:CORE/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:CORE/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:CORE/core_cm4.h **** 
 633:CORE/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:CORE/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:CORE/core_cm4.h **** 
 636:CORE/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:CORE/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:CORE/core_cm4.h **** 
 639:CORE/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:CORE/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:CORE/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:CORE/core_cm4.h **** 
 643:CORE/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:CORE/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:CORE/core_cm4.h **** 
 646:CORE/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:CORE/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:CORE/core_cm4.h **** 
 649:CORE/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:CORE/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:CORE/core_cm4.h **** 
 652:CORE/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:CORE/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:CORE/core_cm4.h **** 
 655:CORE/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:CORE/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:CORE/core_cm4.h **** 
 658:CORE/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:CORE/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:CORE/core_cm4.h **** 
 661:CORE/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:CORE/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:CORE/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:CORE/core_cm4.h **** 
 665:CORE/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:CORE/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:CORE/core_cm4.h **** 
 668:CORE/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
ARM GAS  /tmp/ccq54kNQ.s 			page 16


 669:CORE/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:CORE/core_cm4.h **** 
 671:CORE/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:CORE/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:CORE/core_cm4.h **** 
 674:CORE/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:CORE/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:CORE/core_cm4.h **** 
 677:CORE/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:CORE/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:CORE/core_cm4.h **** 
 680:CORE/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:CORE/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:CORE/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:CORE/core_cm4.h **** 
 684:CORE/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:CORE/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:CORE/core_cm4.h **** 
 687:CORE/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:CORE/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:CORE/core_cm4.h **** 
 690:CORE/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:CORE/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:CORE/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:CORE/core_cm4.h **** 
 694:CORE/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:CORE/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:CORE/core_cm4.h **** 
 697:CORE/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:CORE/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:CORE/core_cm4.h **** 
 700:CORE/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:CORE/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:CORE/core_cm4.h **** 
 703:CORE/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:CORE/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:CORE/core_cm4.h **** 
 706:CORE/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:CORE/core_cm4.h **** 
 708:CORE/core_cm4.h **** 
 709:CORE/core_cm4.h **** /**
 710:CORE/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:CORE/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:CORE/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:CORE/core_cm4.h ****   @{
 714:CORE/core_cm4.h ****  */
 715:CORE/core_cm4.h **** 
 716:CORE/core_cm4.h **** /**
 717:CORE/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:CORE/core_cm4.h ****  */
 719:CORE/core_cm4.h **** typedef struct
 720:CORE/core_cm4.h **** {
 721:CORE/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:CORE/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:CORE/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:CORE/core_cm4.h **** } SCnSCB_Type;
 725:CORE/core_cm4.h **** 
ARM GAS  /tmp/ccq54kNQ.s 			page 17


 726:CORE/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:CORE/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:CORE/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:CORE/core_cm4.h **** 
 730:CORE/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:CORE/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:CORE/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:CORE/core_cm4.h **** 
 734:CORE/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:CORE/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:CORE/core_cm4.h **** 
 737:CORE/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:CORE/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:CORE/core_cm4.h **** 
 740:CORE/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:CORE/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:CORE/core_cm4.h **** 
 743:CORE/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:CORE/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:CORE/core_cm4.h **** 
 746:CORE/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:CORE/core_cm4.h **** 
 748:CORE/core_cm4.h **** 
 749:CORE/core_cm4.h **** /**
 750:CORE/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:CORE/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:CORE/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:CORE/core_cm4.h ****   @{
 754:CORE/core_cm4.h ****  */
 755:CORE/core_cm4.h **** 
 756:CORE/core_cm4.h **** /**
 757:CORE/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:CORE/core_cm4.h ****  */
 759:CORE/core_cm4.h **** typedef struct
 760:CORE/core_cm4.h **** {
 761:CORE/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:CORE/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:CORE/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:CORE/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:CORE/core_cm4.h **** } SysTick_Type;
 766:CORE/core_cm4.h **** 
 767:CORE/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:CORE/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:CORE/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:CORE/core_cm4.h **** 
 771:CORE/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:CORE/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:CORE/core_cm4.h **** 
 774:CORE/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:CORE/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:CORE/core_cm4.h **** 
 777:CORE/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:CORE/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:CORE/core_cm4.h **** 
 780:CORE/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:CORE/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:CORE/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
ARM GAS  /tmp/ccq54kNQ.s 			page 18


 783:CORE/core_cm4.h **** 
 784:CORE/core_cm4.h **** /* SysTick Current Register Definitions */
 785:CORE/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:CORE/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:CORE/core_cm4.h **** 
 788:CORE/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:CORE/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:CORE/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:CORE/core_cm4.h **** 
 792:CORE/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:CORE/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:CORE/core_cm4.h **** 
 795:CORE/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:CORE/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:CORE/core_cm4.h **** 
 798:CORE/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:CORE/core_cm4.h **** 
 800:CORE/core_cm4.h **** 
 801:CORE/core_cm4.h **** /**
 802:CORE/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:CORE/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:CORE/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:CORE/core_cm4.h ****   @{
 806:CORE/core_cm4.h ****  */
 807:CORE/core_cm4.h **** 
 808:CORE/core_cm4.h **** /**
 809:CORE/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:CORE/core_cm4.h ****  */
 811:CORE/core_cm4.h **** typedef struct
 812:CORE/core_cm4.h **** {
 813:CORE/core_cm4.h ****   __OM  union
 814:CORE/core_cm4.h ****   {
 815:CORE/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:CORE/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:CORE/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:CORE/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:CORE/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:CORE/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:CORE/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:CORE/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:CORE/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:CORE/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:CORE/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:CORE/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:CORE/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:CORE/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:CORE/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:CORE/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:CORE/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:CORE/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:CORE/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:CORE/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:CORE/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:CORE/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:CORE/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:CORE/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:CORE/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
ARM GAS  /tmp/ccq54kNQ.s 			page 19


 840:CORE/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:CORE/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:CORE/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:CORE/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:CORE/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:CORE/core_cm4.h **** } ITM_Type;
 846:CORE/core_cm4.h **** 
 847:CORE/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:CORE/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:CORE/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:CORE/core_cm4.h **** 
 851:CORE/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:CORE/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:CORE/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:CORE/core_cm4.h **** 
 855:CORE/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:CORE/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:CORE/core_cm4.h **** 
 858:CORE/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:CORE/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:CORE/core_cm4.h **** 
 861:CORE/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:CORE/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:CORE/core_cm4.h **** 
 864:CORE/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:CORE/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:CORE/core_cm4.h **** 
 867:CORE/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:CORE/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:CORE/core_cm4.h **** 
 870:CORE/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:CORE/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:CORE/core_cm4.h **** 
 873:CORE/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:CORE/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:CORE/core_cm4.h **** 
 876:CORE/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:CORE/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:CORE/core_cm4.h **** 
 879:CORE/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:CORE/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:CORE/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:CORE/core_cm4.h **** 
 883:CORE/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:CORE/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:CORE/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:CORE/core_cm4.h **** 
 887:CORE/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:CORE/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:CORE/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:CORE/core_cm4.h **** 
 891:CORE/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:CORE/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:CORE/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:CORE/core_cm4.h **** 
 895:CORE/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:CORE/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
ARM GAS  /tmp/ccq54kNQ.s 			page 20


 897:CORE/core_cm4.h **** 
 898:CORE/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:CORE/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:CORE/core_cm4.h **** 
 901:CORE/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:CORE/core_cm4.h **** 
 903:CORE/core_cm4.h **** 
 904:CORE/core_cm4.h **** /**
 905:CORE/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:CORE/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:CORE/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:CORE/core_cm4.h ****   @{
 909:CORE/core_cm4.h ****  */
 910:CORE/core_cm4.h **** 
 911:CORE/core_cm4.h **** /**
 912:CORE/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:CORE/core_cm4.h ****  */
 914:CORE/core_cm4.h **** typedef struct
 915:CORE/core_cm4.h **** {
 916:CORE/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:CORE/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:CORE/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:CORE/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:CORE/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:CORE/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:CORE/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:CORE/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:CORE/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:CORE/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:CORE/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:CORE/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:CORE/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:CORE/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:CORE/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:CORE/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:CORE/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:CORE/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:CORE/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:CORE/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:CORE/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:CORE/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:CORE/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:CORE/core_cm4.h **** } DWT_Type;
 940:CORE/core_cm4.h **** 
 941:CORE/core_cm4.h **** /* DWT Control Register Definitions */
 942:CORE/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:CORE/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:CORE/core_cm4.h **** 
 945:CORE/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:CORE/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:CORE/core_cm4.h **** 
 948:CORE/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:CORE/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:CORE/core_cm4.h **** 
 951:CORE/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:CORE/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:CORE/core_cm4.h **** 
ARM GAS  /tmp/ccq54kNQ.s 			page 21


 954:CORE/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:CORE/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:CORE/core_cm4.h **** 
 957:CORE/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:CORE/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:CORE/core_cm4.h **** 
 960:CORE/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:CORE/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:CORE/core_cm4.h **** 
 963:CORE/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:CORE/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:CORE/core_cm4.h **** 
 966:CORE/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:CORE/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:CORE/core_cm4.h **** 
 969:CORE/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:CORE/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:CORE/core_cm4.h **** 
 972:CORE/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:CORE/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:CORE/core_cm4.h **** 
 975:CORE/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:CORE/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:CORE/core_cm4.h **** 
 978:CORE/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:CORE/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:CORE/core_cm4.h **** 
 981:CORE/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:CORE/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:CORE/core_cm4.h **** 
 984:CORE/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:CORE/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:CORE/core_cm4.h **** 
 987:CORE/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:CORE/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:CORE/core_cm4.h **** 
 990:CORE/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:CORE/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:CORE/core_cm4.h **** 
 993:CORE/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:CORE/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:CORE/core_cm4.h **** 
 996:CORE/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:CORE/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:CORE/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:CORE/core_cm4.h **** 
1000:CORE/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:CORE/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:CORE/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:CORE/core_cm4.h **** 
1004:CORE/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:CORE/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:CORE/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:CORE/core_cm4.h **** 
1008:CORE/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:CORE/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:CORE/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
ARM GAS  /tmp/ccq54kNQ.s 			page 22


1011:CORE/core_cm4.h **** 
1012:CORE/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:CORE/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:CORE/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:CORE/core_cm4.h **** 
1016:CORE/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:CORE/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:CORE/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:CORE/core_cm4.h **** 
1020:CORE/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:CORE/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:CORE/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:CORE/core_cm4.h **** 
1024:CORE/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:CORE/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:CORE/core_cm4.h **** 
1027:CORE/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:CORE/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:CORE/core_cm4.h **** 
1030:CORE/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:CORE/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:CORE/core_cm4.h **** 
1033:CORE/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:CORE/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:CORE/core_cm4.h **** 
1036:CORE/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:CORE/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:CORE/core_cm4.h **** 
1039:CORE/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:CORE/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:CORE/core_cm4.h **** 
1042:CORE/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:CORE/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:CORE/core_cm4.h **** 
1045:CORE/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:CORE/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:CORE/core_cm4.h **** 
1048:CORE/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:CORE/core_cm4.h **** 
1050:CORE/core_cm4.h **** 
1051:CORE/core_cm4.h **** /**
1052:CORE/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:CORE/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:CORE/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:CORE/core_cm4.h ****   @{
1056:CORE/core_cm4.h ****  */
1057:CORE/core_cm4.h **** 
1058:CORE/core_cm4.h **** /**
1059:CORE/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:CORE/core_cm4.h ****  */
1061:CORE/core_cm4.h **** typedef struct
1062:CORE/core_cm4.h **** {
1063:CORE/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:CORE/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:CORE/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:CORE/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:CORE/core_cm4.h ****         uint32_t RESERVED1[55U];
ARM GAS  /tmp/ccq54kNQ.s 			page 23


1068:CORE/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:CORE/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:CORE/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:CORE/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:CORE/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:CORE/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:CORE/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:CORE/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:CORE/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:CORE/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:CORE/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:CORE/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:CORE/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:CORE/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:CORE/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:CORE/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:CORE/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:CORE/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:CORE/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:CORE/core_cm4.h **** } TPI_Type;
1088:CORE/core_cm4.h **** 
1089:CORE/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:CORE/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:CORE/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:CORE/core_cm4.h **** 
1093:CORE/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:CORE/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:CORE/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:CORE/core_cm4.h **** 
1097:CORE/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:CORE/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:CORE/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:CORE/core_cm4.h **** 
1101:CORE/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:CORE/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:CORE/core_cm4.h **** 
1104:CORE/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:CORE/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:CORE/core_cm4.h **** 
1107:CORE/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:CORE/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:CORE/core_cm4.h **** 
1110:CORE/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:CORE/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:CORE/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:CORE/core_cm4.h **** 
1114:CORE/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:CORE/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:CORE/core_cm4.h **** 
1117:CORE/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:CORE/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:CORE/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:CORE/core_cm4.h **** 
1121:CORE/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:CORE/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:CORE/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:CORE/core_cm4.h **** 
ARM GAS  /tmp/ccq54kNQ.s 			page 24


1125:CORE/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:CORE/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:CORE/core_cm4.h **** 
1128:CORE/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:CORE/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:CORE/core_cm4.h **** 
1131:CORE/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:CORE/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:CORE/core_cm4.h **** 
1134:CORE/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:CORE/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:CORE/core_cm4.h **** 
1137:CORE/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:CORE/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:CORE/core_cm4.h **** 
1140:CORE/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:CORE/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:CORE/core_cm4.h **** 
1143:CORE/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:CORE/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:CORE/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:CORE/core_cm4.h **** 
1147:CORE/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:CORE/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:CORE/core_cm4.h **** 
1150:CORE/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:CORE/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:CORE/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:CORE/core_cm4.h **** 
1154:CORE/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:CORE/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:CORE/core_cm4.h **** 
1157:CORE/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:CORE/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:CORE/core_cm4.h **** 
1160:CORE/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:CORE/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:CORE/core_cm4.h **** 
1163:CORE/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:CORE/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:CORE/core_cm4.h **** 
1166:CORE/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:CORE/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:CORE/core_cm4.h **** 
1169:CORE/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:CORE/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:CORE/core_cm4.h **** 
1172:CORE/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:CORE/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:CORE/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:CORE/core_cm4.h **** 
1176:CORE/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:CORE/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:CORE/core_cm4.h **** 
1179:CORE/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:CORE/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:CORE/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
ARM GAS  /tmp/ccq54kNQ.s 			page 25


1182:CORE/core_cm4.h **** 
1183:CORE/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:CORE/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:CORE/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:CORE/core_cm4.h **** 
1187:CORE/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:CORE/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:CORE/core_cm4.h **** 
1190:CORE/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:CORE/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:CORE/core_cm4.h **** 
1193:CORE/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:CORE/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:CORE/core_cm4.h **** 
1196:CORE/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:CORE/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:CORE/core_cm4.h **** 
1199:CORE/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:CORE/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:CORE/core_cm4.h **** 
1202:CORE/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:CORE/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:CORE/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:CORE/core_cm4.h **** 
1206:CORE/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:CORE/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:CORE/core_cm4.h **** 
1209:CORE/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:CORE/core_cm4.h **** 
1211:CORE/core_cm4.h **** 
1212:CORE/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:CORE/core_cm4.h **** /**
1214:CORE/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:CORE/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:CORE/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:CORE/core_cm4.h ****   @{
1218:CORE/core_cm4.h ****  */
1219:CORE/core_cm4.h **** 
1220:CORE/core_cm4.h **** /**
1221:CORE/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:CORE/core_cm4.h ****  */
1223:CORE/core_cm4.h **** typedef struct
1224:CORE/core_cm4.h **** {
1225:CORE/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:CORE/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:CORE/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:CORE/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:CORE/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:CORE/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:CORE/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:CORE/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:CORE/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:CORE/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:CORE/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:CORE/core_cm4.h **** } MPU_Type;
1237:CORE/core_cm4.h **** 
1238:CORE/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
ARM GAS  /tmp/ccq54kNQ.s 			page 26


1239:CORE/core_cm4.h **** 
1240:CORE/core_cm4.h **** /* MPU Type Register Definitions */
1241:CORE/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:CORE/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:CORE/core_cm4.h **** 
1244:CORE/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:CORE/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:CORE/core_cm4.h **** 
1247:CORE/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:CORE/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:CORE/core_cm4.h **** 
1250:CORE/core_cm4.h **** /* MPU Control Register Definitions */
1251:CORE/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:CORE/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:CORE/core_cm4.h **** 
1254:CORE/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:CORE/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:CORE/core_cm4.h **** 
1257:CORE/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:CORE/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:CORE/core_cm4.h **** 
1260:CORE/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:CORE/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:CORE/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:CORE/core_cm4.h **** 
1264:CORE/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:CORE/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:CORE/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:CORE/core_cm4.h **** 
1268:CORE/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:CORE/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:CORE/core_cm4.h **** 
1271:CORE/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:CORE/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:CORE/core_cm4.h **** 
1274:CORE/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:CORE/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:CORE/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:CORE/core_cm4.h **** 
1278:CORE/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:CORE/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:CORE/core_cm4.h **** 
1281:CORE/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:CORE/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:CORE/core_cm4.h **** 
1284:CORE/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:CORE/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:CORE/core_cm4.h **** 
1287:CORE/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:CORE/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:CORE/core_cm4.h **** 
1290:CORE/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:CORE/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:CORE/core_cm4.h **** 
1293:CORE/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:CORE/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:CORE/core_cm4.h **** 
ARM GAS  /tmp/ccq54kNQ.s 			page 27


1296:CORE/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:CORE/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:CORE/core_cm4.h **** 
1299:CORE/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:CORE/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:CORE/core_cm4.h **** 
1302:CORE/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:CORE/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:CORE/core_cm4.h **** 
1305:CORE/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:CORE/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:CORE/core_cm4.h **** 
1308:CORE/core_cm4.h **** 
1309:CORE/core_cm4.h **** /**
1310:CORE/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:CORE/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:CORE/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:CORE/core_cm4.h ****   @{
1314:CORE/core_cm4.h ****  */
1315:CORE/core_cm4.h **** 
1316:CORE/core_cm4.h **** /**
1317:CORE/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:CORE/core_cm4.h ****  */
1319:CORE/core_cm4.h **** typedef struct
1320:CORE/core_cm4.h **** {
1321:CORE/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:CORE/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:CORE/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:CORE/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:CORE/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:CORE/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:CORE/core_cm4.h **** } FPU_Type;
1328:CORE/core_cm4.h **** 
1329:CORE/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:CORE/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:CORE/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:CORE/core_cm4.h **** 
1333:CORE/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:CORE/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:CORE/core_cm4.h **** 
1336:CORE/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:CORE/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:CORE/core_cm4.h **** 
1339:CORE/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:CORE/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:CORE/core_cm4.h **** 
1342:CORE/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:CORE/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:CORE/core_cm4.h **** 
1345:CORE/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:CORE/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:CORE/core_cm4.h **** 
1348:CORE/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:CORE/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:CORE/core_cm4.h **** 
1351:CORE/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:CORE/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
ARM GAS  /tmp/ccq54kNQ.s 			page 28


1353:CORE/core_cm4.h **** 
1354:CORE/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:CORE/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:CORE/core_cm4.h **** 
1357:CORE/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:CORE/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:CORE/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:CORE/core_cm4.h **** 
1361:CORE/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:CORE/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:CORE/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:CORE/core_cm4.h **** 
1365:CORE/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:CORE/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:CORE/core_cm4.h **** 
1368:CORE/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:CORE/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:CORE/core_cm4.h **** 
1371:CORE/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:CORE/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:CORE/core_cm4.h **** 
1374:CORE/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:CORE/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:CORE/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:CORE/core_cm4.h **** 
1378:CORE/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:CORE/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:CORE/core_cm4.h **** 
1381:CORE/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:CORE/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:CORE/core_cm4.h **** 
1384:CORE/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:CORE/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:CORE/core_cm4.h **** 
1387:CORE/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:CORE/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:CORE/core_cm4.h **** 
1390:CORE/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:CORE/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:CORE/core_cm4.h **** 
1393:CORE/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:CORE/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:CORE/core_cm4.h **** 
1396:CORE/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:CORE/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:CORE/core_cm4.h **** 
1399:CORE/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:CORE/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:CORE/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:CORE/core_cm4.h **** 
1403:CORE/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:CORE/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:CORE/core_cm4.h **** 
1406:CORE/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:CORE/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:CORE/core_cm4.h **** 
1409:CORE/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
ARM GAS  /tmp/ccq54kNQ.s 			page 29


1410:CORE/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:CORE/core_cm4.h **** 
1412:CORE/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:CORE/core_cm4.h **** 
1414:CORE/core_cm4.h **** 
1415:CORE/core_cm4.h **** /**
1416:CORE/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:CORE/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:CORE/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:CORE/core_cm4.h ****   @{
1420:CORE/core_cm4.h ****  */
1421:CORE/core_cm4.h **** 
1422:CORE/core_cm4.h **** /**
1423:CORE/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:CORE/core_cm4.h ****  */
1425:CORE/core_cm4.h **** typedef struct
1426:CORE/core_cm4.h **** {
1427:CORE/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:CORE/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:CORE/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:CORE/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:CORE/core_cm4.h **** } CoreDebug_Type;
1432:CORE/core_cm4.h **** 
1433:CORE/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:CORE/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:CORE/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:CORE/core_cm4.h **** 
1437:CORE/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:CORE/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:CORE/core_cm4.h **** 
1440:CORE/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:CORE/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:CORE/core_cm4.h **** 
1443:CORE/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:CORE/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:CORE/core_cm4.h **** 
1446:CORE/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:CORE/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:CORE/core_cm4.h **** 
1449:CORE/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:CORE/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:CORE/core_cm4.h **** 
1452:CORE/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:CORE/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:CORE/core_cm4.h **** 
1455:CORE/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:CORE/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:CORE/core_cm4.h **** 
1458:CORE/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:CORE/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:CORE/core_cm4.h **** 
1461:CORE/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:CORE/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:CORE/core_cm4.h **** 
1464:CORE/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:CORE/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:CORE/core_cm4.h **** 
ARM GAS  /tmp/ccq54kNQ.s 			page 30


1467:CORE/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:CORE/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:CORE/core_cm4.h **** 
1470:CORE/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:CORE/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:CORE/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:CORE/core_cm4.h **** 
1474:CORE/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:CORE/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:CORE/core_cm4.h **** 
1477:CORE/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:CORE/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:CORE/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:CORE/core_cm4.h **** 
1481:CORE/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:CORE/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:CORE/core_cm4.h **** 
1484:CORE/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:CORE/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:CORE/core_cm4.h **** 
1487:CORE/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:CORE/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:CORE/core_cm4.h **** 
1490:CORE/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:CORE/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:CORE/core_cm4.h **** 
1493:CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:CORE/core_cm4.h **** 
1496:CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:CORE/core_cm4.h **** 
1499:CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:CORE/core_cm4.h **** 
1502:CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:CORE/core_cm4.h **** 
1505:CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:CORE/core_cm4.h **** 
1508:CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:CORE/core_cm4.h **** 
1511:CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:CORE/core_cm4.h **** 
1514:CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:CORE/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:CORE/core_cm4.h **** 
1517:CORE/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:CORE/core_cm4.h **** 
1519:CORE/core_cm4.h **** 
1520:CORE/core_cm4.h **** /**
1521:CORE/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:CORE/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:CORE/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
ARM GAS  /tmp/ccq54kNQ.s 			page 31


1524:CORE/core_cm4.h ****   @{
1525:CORE/core_cm4.h ****  */
1526:CORE/core_cm4.h **** 
1527:CORE/core_cm4.h **** /**
1528:CORE/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:CORE/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:CORE/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:CORE/core_cm4.h ****   \return           Masked and shifted value.
1532:CORE/core_cm4.h **** */
1533:CORE/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:CORE/core_cm4.h **** 
1535:CORE/core_cm4.h **** /**
1536:CORE/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:CORE/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:CORE/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:CORE/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:CORE/core_cm4.h **** */
1541:CORE/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:CORE/core_cm4.h **** 
1543:CORE/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:CORE/core_cm4.h **** 
1545:CORE/core_cm4.h **** 
1546:CORE/core_cm4.h **** /**
1547:CORE/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:CORE/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:CORE/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:CORE/core_cm4.h ****   @{
1551:CORE/core_cm4.h ****  */
1552:CORE/core_cm4.h **** 
1553:CORE/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:CORE/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:CORE/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:CORE/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:CORE/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:CORE/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:CORE/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:CORE/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:CORE/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:CORE/core_cm4.h **** 
1563:CORE/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:CORE/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:CORE/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:CORE/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:CORE/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:CORE/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:CORE/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:CORE/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:CORE/core_cm4.h **** 
1572:CORE/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:CORE/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:CORE/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:CORE/core_cm4.h **** #endif
1576:CORE/core_cm4.h **** 
1577:CORE/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:CORE/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:CORE/core_cm4.h **** 
1580:CORE/core_cm4.h **** /*@} */
ARM GAS  /tmp/ccq54kNQ.s 			page 32


1581:CORE/core_cm4.h **** 
1582:CORE/core_cm4.h **** 
1583:CORE/core_cm4.h **** 
1584:CORE/core_cm4.h **** /*******************************************************************************
1585:CORE/core_cm4.h ****  *                Hardware Abstraction Layer
1586:CORE/core_cm4.h ****   Core Function Interface contains:
1587:CORE/core_cm4.h ****   - Core NVIC Functions
1588:CORE/core_cm4.h ****   - Core SysTick Functions
1589:CORE/core_cm4.h ****   - Core Debug Functions
1590:CORE/core_cm4.h ****   - Core Register Access Functions
1591:CORE/core_cm4.h ****  ******************************************************************************/
1592:CORE/core_cm4.h **** /**
1593:CORE/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:CORE/core_cm4.h **** */
1595:CORE/core_cm4.h **** 
1596:CORE/core_cm4.h **** 
1597:CORE/core_cm4.h **** 
1598:CORE/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:CORE/core_cm4.h **** /**
1600:CORE/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:CORE/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:CORE/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:CORE/core_cm4.h ****   @{
1604:CORE/core_cm4.h ****  */
1605:CORE/core_cm4.h **** 
1606:CORE/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:CORE/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:CORE/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:CORE/core_cm4.h ****   #endif
1610:CORE/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:CORE/core_cm4.h **** #else
1612:CORE/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:CORE/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:CORE/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:CORE/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:CORE/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:CORE/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:CORE/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:CORE/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:CORE/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:CORE/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:CORE/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:CORE/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:CORE/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:CORE/core_cm4.h **** 
1626:CORE/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:CORE/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:CORE/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:CORE/core_cm4.h ****   #endif
1630:CORE/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:CORE/core_cm4.h **** #else
1632:CORE/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:CORE/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:CORE/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:CORE/core_cm4.h **** 
1636:CORE/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:CORE/core_cm4.h **** 
ARM GAS  /tmp/ccq54kNQ.s 			page 33


1638:CORE/core_cm4.h **** 
1639:CORE/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:CORE/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:CORE/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:CORE/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:CORE/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:CORE/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:CORE/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:CORE/core_cm4.h **** 
1647:CORE/core_cm4.h **** 
1648:CORE/core_cm4.h **** /**
1649:CORE/core_cm4.h ****   \brief   Set Priority Grouping
1650:CORE/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:CORE/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:CORE/core_cm4.h ****            Only values from 0..7 are used.
1653:CORE/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:CORE/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:CORE/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:CORE/core_cm4.h ****  */
1657:CORE/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
  40              		.loc 2 1657 22 view .LVU3
  41              	.LBB53:
1658:CORE/core_cm4.h **** {
1659:CORE/core_cm4.h ****   uint32_t reg_value;
  42              		.loc 2 1659 3 view .LVU4
1660:CORE/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
  43              		.loc 2 1660 3 view .LVU5
1661:CORE/core_cm4.h **** 
1662:CORE/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
  44              		.loc 2 1662 3 view .LVU6
  45              		.loc 2 1662 14 is_stmt 0 view .LVU7
  46 0000 074A     		ldr	r2, .L2
  47 0002 D368     		ldr	r3, [r2, #12]
  48              	.LVL1:
1663:CORE/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
  49              		.loc 2 1663 3 is_stmt 1 view .LVU8
  50              		.loc 2 1663 13 is_stmt 0 view .LVU9
  51 0004 23F4E063 		bic	r3, r3, #1792
  52              	.LVL2:
  53              		.loc 2 1663 13 view .LVU10
  54 0008 1B04     		lsls	r3, r3, #16
  55 000a 1B0C     		lsrs	r3, r3, #16
  56              	.LVL3:
1664:CORE/core_cm4.h ****   reg_value  =  (reg_value                                   |
  57              		.loc 2 1664 3 is_stmt 1 view .LVU11
1665:CORE/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:CORE/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
  58              		.loc 2 1666 35 is_stmt 0 view .LVU12
  59 000c 0002     		lsls	r0, r0, #8
  60              	.LVL4:
  61              		.loc 2 1666 35 view .LVU13
  62 000e 00F4E060 		and	r0, r0, #1792
1665:CORE/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
  63              		.loc 2 1665 62 view .LVU14
  64 0012 0343     		orrs	r3, r3, r0
  65              	.LVL5:
1664:CORE/core_cm4.h ****   reg_value  =  (reg_value                                   |
ARM GAS  /tmp/ccq54kNQ.s 			page 34


  66              		.loc 2 1664 14 view .LVU15
  67 0014 43F0BF63 		orr	r3, r3, #100139008
  68 0018 43F40033 		orr	r3, r3, #131072
  69              	.LVL6:
1667:CORE/core_cm4.h ****   SCB->AIRCR =  reg_value;
  70              		.loc 2 1667 3 is_stmt 1 view .LVU16
  71              		.loc 2 1667 14 is_stmt 0 view .LVU17
  72 001c D360     		str	r3, [r2, #12]
  73              	.LVL7:
  74              		.loc 2 1667 14 view .LVU18
  75              	.LBE53:
  76              	.LBE52:
 150:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
  77              		.loc 1 150 1 view .LVU19
  78 001e 7047     		bx	lr
  79              	.L3:
  80              		.align	2
  81              	.L2:
  82 0020 00ED00E0 		.word	-536810240
  83              		.cfi_endproc
  84              	.LFE132:
  86              		.section	.text.HAL_NVIC_SetPriority,"ax",%progbits
  87              		.align	1
  88              		.global	HAL_NVIC_SetPriority
  89              		.syntax unified
  90              		.thumb
  91              		.thumb_func
  92              		.fpu fpv4-sp-d16
  94              	HAL_NVIC_SetPriority:
  95              	.LVL8:
  96              	.LFB133:
 151:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 152:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 153:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Sets the priority of an interrupt.
 154:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 155:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 156:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 157:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  PreemptPriority The preemption priority for the IRQn channel.
 158:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 159:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority 
 160:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  SubPriority the subpriority level for the IRQ channel.
 161:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 162:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority.          
 163:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 164:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 165:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
 166:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** { 
  97              		.loc 1 166 1 is_stmt 1 view -0
  98              		.cfi_startproc
  99              		@ args = 0, pretend = 0, frame = 0
 100              		@ frame_needed = 0, uses_anonymous_args = 0
 101              		@ link register save eliminated.
 102              		.loc 1 166 1 is_stmt 0 view .LVU21
 103 0000 30B4     		push	{r4, r5}
 104              	.LCFI0:
 105              		.cfi_def_cfa_offset 8
 106              		.cfi_offset 4, -8
ARM GAS  /tmp/ccq54kNQ.s 			page 35


 107              		.cfi_offset 5, -4
 167:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   uint32_t prioritygroup = 0x00U;
 108              		.loc 1 167 3 is_stmt 1 view .LVU22
 109              	.LVL9:
 168:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 169:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 170:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 110              		.loc 1 170 3 view .LVU23
 171:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 111              		.loc 1 171 3 view .LVU24
 172:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 173:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   prioritygroup = NVIC_GetPriorityGrouping();
 112              		.loc 1 173 3 view .LVU25
 113              	.LBB54:
 114              	.LBI54:
1668:CORE/core_cm4.h **** }
1669:CORE/core_cm4.h **** 
1670:CORE/core_cm4.h **** 
1671:CORE/core_cm4.h **** /**
1672:CORE/core_cm4.h ****   \brief   Get Priority Grouping
1673:CORE/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:CORE/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:CORE/core_cm4.h ****  */
1676:CORE/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
 115              		.loc 2 1676 26 view .LVU26
 116              	.LBB55:
1677:CORE/core_cm4.h **** {
1678:CORE/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 117              		.loc 2 1678 3 view .LVU27
 118              		.loc 2 1678 26 is_stmt 0 view .LVU28
 119 0002 174B     		ldr	r3, .L10
 120 0004 DB68     		ldr	r3, [r3, #12]
 121              		.loc 2 1678 11 view .LVU29
 122 0006 C3F30223 		ubfx	r3, r3, #8, #3
 123              	.LVL10:
 124              		.loc 2 1678 11 view .LVU30
 125              	.LBE55:
 126              	.LBE54:
 174:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 175:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 127              		.loc 1 175 3 is_stmt 1 view .LVU31
 128              	.LBB56:
 129              	.LBI56:
1679:CORE/core_cm4.h **** }
1680:CORE/core_cm4.h **** 
1681:CORE/core_cm4.h **** 
1682:CORE/core_cm4.h **** /**
1683:CORE/core_cm4.h ****   \brief   Enable Interrupt
1684:CORE/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:CORE/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:CORE/core_cm4.h ****   \note    IRQn must not be negative.
1687:CORE/core_cm4.h ****  */
1688:CORE/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:CORE/core_cm4.h **** {
1690:CORE/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1691:CORE/core_cm4.h ****   {
1692:CORE/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
ARM GAS  /tmp/ccq54kNQ.s 			page 36


1693:CORE/core_cm4.h ****   }
1694:CORE/core_cm4.h **** }
1695:CORE/core_cm4.h **** 
1696:CORE/core_cm4.h **** 
1697:CORE/core_cm4.h **** /**
1698:CORE/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:CORE/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:CORE/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:CORE/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:CORE/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:CORE/core_cm4.h ****   \note    IRQn must not be negative.
1704:CORE/core_cm4.h ****  */
1705:CORE/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:CORE/core_cm4.h **** {
1707:CORE/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:CORE/core_cm4.h ****   {
1709:CORE/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:CORE/core_cm4.h ****   }
1711:CORE/core_cm4.h ****   else
1712:CORE/core_cm4.h ****   {
1713:CORE/core_cm4.h ****     return(0U);
1714:CORE/core_cm4.h ****   }
1715:CORE/core_cm4.h **** }
1716:CORE/core_cm4.h **** 
1717:CORE/core_cm4.h **** 
1718:CORE/core_cm4.h **** /**
1719:CORE/core_cm4.h ****   \brief   Disable Interrupt
1720:CORE/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:CORE/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:CORE/core_cm4.h ****   \note    IRQn must not be negative.
1723:CORE/core_cm4.h ****  */
1724:CORE/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:CORE/core_cm4.h **** {
1726:CORE/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:CORE/core_cm4.h ****   {
1728:CORE/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:CORE/core_cm4.h ****     __DSB();
1730:CORE/core_cm4.h ****     __ISB();
1731:CORE/core_cm4.h ****   }
1732:CORE/core_cm4.h **** }
1733:CORE/core_cm4.h **** 
1734:CORE/core_cm4.h **** 
1735:CORE/core_cm4.h **** /**
1736:CORE/core_cm4.h ****   \brief   Get Pending Interrupt
1737:CORE/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:CORE/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:CORE/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:CORE/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:CORE/core_cm4.h ****   \note    IRQn must not be negative.
1742:CORE/core_cm4.h ****  */
1743:CORE/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:CORE/core_cm4.h **** {
1745:CORE/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:CORE/core_cm4.h ****   {
1747:CORE/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:CORE/core_cm4.h ****   }
1749:CORE/core_cm4.h ****   else
ARM GAS  /tmp/ccq54kNQ.s 			page 37


1750:CORE/core_cm4.h ****   {
1751:CORE/core_cm4.h ****     return(0U);
1752:CORE/core_cm4.h ****   }
1753:CORE/core_cm4.h **** }
1754:CORE/core_cm4.h **** 
1755:CORE/core_cm4.h **** 
1756:CORE/core_cm4.h **** /**
1757:CORE/core_cm4.h ****   \brief   Set Pending Interrupt
1758:CORE/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:CORE/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:CORE/core_cm4.h ****   \note    IRQn must not be negative.
1761:CORE/core_cm4.h ****  */
1762:CORE/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:CORE/core_cm4.h **** {
1764:CORE/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:CORE/core_cm4.h ****   {
1766:CORE/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:CORE/core_cm4.h ****   }
1768:CORE/core_cm4.h **** }
1769:CORE/core_cm4.h **** 
1770:CORE/core_cm4.h **** 
1771:CORE/core_cm4.h **** /**
1772:CORE/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:CORE/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:CORE/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:CORE/core_cm4.h ****   \note    IRQn must not be negative.
1776:CORE/core_cm4.h ****  */
1777:CORE/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:CORE/core_cm4.h **** {
1779:CORE/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1780:CORE/core_cm4.h ****   {
1781:CORE/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1782:CORE/core_cm4.h ****   }
1783:CORE/core_cm4.h **** }
1784:CORE/core_cm4.h **** 
1785:CORE/core_cm4.h **** 
1786:CORE/core_cm4.h **** /**
1787:CORE/core_cm4.h ****   \brief   Get Active Interrupt
1788:CORE/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1789:CORE/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1790:CORE/core_cm4.h ****   \return             0  Interrupt status is not active.
1791:CORE/core_cm4.h ****   \return             1  Interrupt status is active.
1792:CORE/core_cm4.h ****   \note    IRQn must not be negative.
1793:CORE/core_cm4.h ****  */
1794:CORE/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1795:CORE/core_cm4.h **** {
1796:CORE/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1797:CORE/core_cm4.h ****   {
1798:CORE/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1799:CORE/core_cm4.h ****   }
1800:CORE/core_cm4.h ****   else
1801:CORE/core_cm4.h ****   {
1802:CORE/core_cm4.h ****     return(0U);
1803:CORE/core_cm4.h ****   }
1804:CORE/core_cm4.h **** }
1805:CORE/core_cm4.h **** 
1806:CORE/core_cm4.h **** 
ARM GAS  /tmp/ccq54kNQ.s 			page 38


1807:CORE/core_cm4.h **** /**
1808:CORE/core_cm4.h ****   \brief   Set Interrupt Priority
1809:CORE/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1810:CORE/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1811:CORE/core_cm4.h ****            or negative to specify a processor exception.
1812:CORE/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1813:CORE/core_cm4.h ****   \param [in]  priority  Priority to set.
1814:CORE/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1815:CORE/core_cm4.h ****  */
1816:CORE/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1817:CORE/core_cm4.h **** {
1818:CORE/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1819:CORE/core_cm4.h ****   {
1820:CORE/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1821:CORE/core_cm4.h ****   }
1822:CORE/core_cm4.h ****   else
1823:CORE/core_cm4.h ****   {
1824:CORE/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1825:CORE/core_cm4.h ****   }
1826:CORE/core_cm4.h **** }
1827:CORE/core_cm4.h **** 
1828:CORE/core_cm4.h **** 
1829:CORE/core_cm4.h **** /**
1830:CORE/core_cm4.h ****   \brief   Get Interrupt Priority
1831:CORE/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1832:CORE/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1833:CORE/core_cm4.h ****            or negative to specify a processor exception.
1834:CORE/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1835:CORE/core_cm4.h ****   \return             Interrupt Priority.
1836:CORE/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1837:CORE/core_cm4.h ****  */
1838:CORE/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1839:CORE/core_cm4.h **** {
1840:CORE/core_cm4.h **** 
1841:CORE/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1842:CORE/core_cm4.h ****   {
1843:CORE/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1844:CORE/core_cm4.h ****   }
1845:CORE/core_cm4.h ****   else
1846:CORE/core_cm4.h ****   {
1847:CORE/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1848:CORE/core_cm4.h ****   }
1849:CORE/core_cm4.h **** }
1850:CORE/core_cm4.h **** 
1851:CORE/core_cm4.h **** 
1852:CORE/core_cm4.h **** /**
1853:CORE/core_cm4.h ****   \brief   Encode Priority
1854:CORE/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1855:CORE/core_cm4.h ****            preemptive priority value, and subpriority value.
1856:CORE/core_cm4.h ****            In case of a conflict between priority grouping and available
1857:CORE/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1858:CORE/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1859:CORE/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1860:CORE/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1861:CORE/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1862:CORE/core_cm4.h ****  */
1863:CORE/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
ARM GAS  /tmp/ccq54kNQ.s 			page 39


 130              		.loc 2 1863 26 view .LVU32
 131              	.LBB57:
1864:CORE/core_cm4.h **** {
1865:CORE/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 132              		.loc 2 1865 3 view .LVU33
1866:CORE/core_cm4.h ****   uint32_t PreemptPriorityBits;
 133              		.loc 2 1866 3 view .LVU34
1867:CORE/core_cm4.h ****   uint32_t SubPriorityBits;
 134              		.loc 2 1867 3 view .LVU35
1868:CORE/core_cm4.h **** 
1869:CORE/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 135              		.loc 2 1869 3 view .LVU36
 136              		.loc 2 1869 31 is_stmt 0 view .LVU37
 137 000a C3F10704 		rsb	r4, r3, #7
 138              		.loc 2 1869 23 view .LVU38
 139 000e 042C     		cmp	r4, #4
 140 0010 28BF     		it	cs
 141 0012 0424     		movcs	r4, #4
 142              	.LVL11:
1870:CORE/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 143              		.loc 2 1870 3 is_stmt 1 view .LVU39
 144              		.loc 2 1870 44 is_stmt 0 view .LVU40
 145 0014 1D1D     		adds	r5, r3, #4
 146              		.loc 2 1870 109 view .LVU41
 147 0016 062D     		cmp	r5, #6
 148 0018 18D9     		bls	.L8
 149 001a 033B     		subs	r3, r3, #3
 150              	.LVL12:
 151              	.L5:
1871:CORE/core_cm4.h **** 
1872:CORE/core_cm4.h ****   return (
 152              		.loc 2 1872 3 is_stmt 1 view .LVU42
1873:CORE/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 153              		.loc 2 1873 30 is_stmt 0 view .LVU43
 154 001c 4FF0FF35 		mov	r5, #-1
 155              	.LVL13:
 156              		.loc 2 1873 30 view .LVU44
 157 0020 05FA04F4 		lsl	r4, r5, r4
 158              	.LVL14:
 159              		.loc 2 1873 30 view .LVU45
 160 0024 21EA0401 		bic	r1, r1, r4
 161              	.LVL15:
 162              		.loc 2 1873 82 view .LVU46
 163 0028 9940     		lsls	r1, r1, r3
1874:CORE/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 164              		.loc 2 1874 30 view .LVU47
 165 002a 05FA03F3 		lsl	r3, r5, r3
 166              	.LVL16:
 167              		.loc 2 1874 30 view .LVU48
 168 002e 22EA0303 		bic	r3, r2, r3
1873:CORE/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 169              		.loc 2 1873 102 view .LVU49
 170 0032 1943     		orrs	r1, r1, r3
 171              	.LVL17:
1873:CORE/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 172              		.loc 2 1873 102 view .LVU50
 173              	.LBE57:
ARM GAS  /tmp/ccq54kNQ.s 			page 40


 174              	.LBE56:
 175              	.LBB59:
 176              	.LBI59:
1816:CORE/core_cm4.h **** {
 177              		.loc 2 1816 22 is_stmt 1 view .LVU51
 178              	.LBB60:
1818:CORE/core_cm4.h ****   {
 179              		.loc 2 1818 3 view .LVU52
1818:CORE/core_cm4.h ****   {
 180              		.loc 2 1818 6 is_stmt 0 view .LVU53
 181 0034 0028     		cmp	r0, #0
 182 0036 0BDB     		blt	.L6
1820:CORE/core_cm4.h ****   }
 183              		.loc 2 1820 5 is_stmt 1 view .LVU54
1820:CORE/core_cm4.h ****   }
 184              		.loc 2 1820 48 is_stmt 0 view .LVU55
 185 0038 0901     		lsls	r1, r1, #4
 186              	.LVL18:
1820:CORE/core_cm4.h ****   }
 187              		.loc 2 1820 48 view .LVU56
 188 003a C9B2     		uxtb	r1, r1
1820:CORE/core_cm4.h ****   }
 189              		.loc 2 1820 46 view .LVU57
 190 003c 00F16040 		add	r0, r0, #-536870912
 191              	.LVL19:
1820:CORE/core_cm4.h ****   }
 192              		.loc 2 1820 46 view .LVU58
 193 0040 00F56140 		add	r0, r0, #57600
 194 0044 80F80013 		strb	r1, [r0, #768]
 195              	.LVL20:
 196              	.L4:
1820:CORE/core_cm4.h ****   }
 197              		.loc 2 1820 46 view .LVU59
 198              	.LBE60:
 199              	.LBE59:
 176:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 200              		.loc 1 176 1 view .LVU60
 201 0048 30BC     		pop	{r4, r5}
 202              	.LCFI1:
 203              		.cfi_remember_state
 204              		.cfi_restore 5
 205              		.cfi_restore 4
 206              		.cfi_def_cfa_offset 0
 207 004a 7047     		bx	lr
 208              	.LVL21:
 209              	.L8:
 210              	.LCFI2:
 211              		.cfi_restore_state
 212              	.LBB62:
 213              	.LBB58:
1870:CORE/core_cm4.h **** 
 214              		.loc 2 1870 109 view .LVU61
 215 004c 0023     		movs	r3, #0
 216              	.LVL22:
1870:CORE/core_cm4.h **** 
 217              		.loc 2 1870 109 view .LVU62
 218 004e E5E7     		b	.L5
ARM GAS  /tmp/ccq54kNQ.s 			page 41


 219              	.LVL23:
 220              	.L6:
1870:CORE/core_cm4.h **** 
 221              		.loc 2 1870 109 view .LVU63
 222              	.LBE58:
 223              	.LBE62:
 224              	.LBB63:
 225              	.LBB61:
1824:CORE/core_cm4.h ****   }
 226              		.loc 2 1824 5 is_stmt 1 view .LVU64
1824:CORE/core_cm4.h ****   }
 227              		.loc 2 1824 32 is_stmt 0 view .LVU65
 228 0050 00F00F00 		and	r0, r0, #15
 229              	.LVL24:
1824:CORE/core_cm4.h ****   }
 230              		.loc 2 1824 48 view .LVU66
 231 0054 0901     		lsls	r1, r1, #4
 232              	.LVL25:
1824:CORE/core_cm4.h ****   }
 233              		.loc 2 1824 48 view .LVU67
 234 0056 C9B2     		uxtb	r1, r1
1824:CORE/core_cm4.h ****   }
 235              		.loc 2 1824 46 view .LVU68
 236 0058 024B     		ldr	r3, .L10+4
 237 005a 1954     		strb	r1, [r3, r0]
 238              	.LVL26:
1824:CORE/core_cm4.h ****   }
 239              		.loc 2 1824 46 view .LVU69
 240              	.LBE61:
 241              	.LBE63:
 242              		.loc 1 176 1 view .LVU70
 243 005c F4E7     		b	.L4
 244              	.L11:
 245 005e 00BF     		.align	2
 246              	.L10:
 247 0060 00ED00E0 		.word	-536810240
 248 0064 14ED00E0 		.word	-536810220
 249              		.cfi_endproc
 250              	.LFE133:
 252              		.section	.text.HAL_NVIC_EnableIRQ,"ax",%progbits
 253              		.align	1
 254              		.global	HAL_NVIC_EnableIRQ
 255              		.syntax unified
 256              		.thumb
 257              		.thumb_func
 258              		.fpu fpv4-sp-d16
 260              	HAL_NVIC_EnableIRQ:
 261              	.LVL27:
 262              	.LFB134:
 177:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 178:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 179:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Enables a device specific interrupt in the NVIC interrupt controller.
 180:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @note   To configure interrupts priority correctly, the NVIC_PriorityGroupConfig()
 181:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         function should be called before. 
 182:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 183:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 184:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
ARM GAS  /tmp/ccq54kNQ.s 			page 42


 185:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 186:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 187:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
 188:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 263              		.loc 1 188 1 is_stmt 1 view -0
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 0
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 267              		@ link register save eliminated.
 189:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 190:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 268              		.loc 1 190 3 view .LVU72
 191:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 192:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Enable interrupt */
 193:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_EnableIRQ(IRQn);
 269              		.loc 1 193 3 view .LVU73
 270              	.LBB64:
 271              	.LBI64:
1688:CORE/core_cm4.h **** {
 272              		.loc 2 1688 22 view .LVU74
 273              	.LBB65:
1690:CORE/core_cm4.h ****   {
 274              		.loc 2 1690 3 view .LVU75
1690:CORE/core_cm4.h ****   {
 275              		.loc 2 1690 6 is_stmt 0 view .LVU76
 276 0000 0028     		cmp	r0, #0
 277              	.LVL28:
1690:CORE/core_cm4.h ****   {
 278              		.loc 2 1690 6 view .LVU77
 279 0002 07DB     		blt	.L12
1692:CORE/core_cm4.h ****   }
 280              		.loc 2 1692 5 is_stmt 1 view .LVU78
1692:CORE/core_cm4.h ****   }
 281              		.loc 2 1692 81 is_stmt 0 view .LVU79
 282 0004 00F01F02 		and	r2, r0, #31
1692:CORE/core_cm4.h ****   }
 283              		.loc 2 1692 34 view .LVU80
 284 0008 4009     		lsrs	r0, r0, #5
1692:CORE/core_cm4.h ****   }
 285              		.loc 2 1692 45 view .LVU81
 286 000a 0123     		movs	r3, #1
 287 000c 9340     		lsls	r3, r3, r2
1692:CORE/core_cm4.h ****   }
 288              		.loc 2 1692 43 view .LVU82
 289 000e 024A     		ldr	r2, .L14
 290 0010 42F82030 		str	r3, [r2, r0, lsl #2]
 291              	.LVL29:
 292              	.L12:
1692:CORE/core_cm4.h ****   }
 293              		.loc 2 1692 43 view .LVU83
 294              	.LBE65:
 295              	.LBE64:
 194:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 296              		.loc 1 194 1 view .LVU84
 297 0014 7047     		bx	lr
 298              	.L15:
 299 0016 00BF     		.align	2
ARM GAS  /tmp/ccq54kNQ.s 			page 43


 300              	.L14:
 301 0018 00E100E0 		.word	-536813312
 302              		.cfi_endproc
 303              	.LFE134:
 305              		.section	.text.HAL_NVIC_DisableIRQ,"ax",%progbits
 306              		.align	1
 307              		.global	HAL_NVIC_DisableIRQ
 308              		.syntax unified
 309              		.thumb
 310              		.thumb_func
 311              		.fpu fpv4-sp-d16
 313              	HAL_NVIC_DisableIRQ:
 314              	.LVL30:
 315              	.LFB135:
 195:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 196:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 197:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Disables a device specific interrupt in the NVIC interrupt controller.
 198:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 199:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 200:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 201:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 202:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 203:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
 204:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 316              		.loc 1 204 1 is_stmt 1 view -0
 317              		.cfi_startproc
 318              		@ args = 0, pretend = 0, frame = 0
 319              		@ frame_needed = 0, uses_anonymous_args = 0
 320              		@ link register save eliminated.
 205:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 206:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 321              		.loc 1 206 3 view .LVU86
 207:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 208:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Disable interrupt */
 209:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_DisableIRQ(IRQn);
 322              		.loc 1 209 3 view .LVU87
 323              	.LBB66:
 324              	.LBI66:
1724:CORE/core_cm4.h **** {
 325              		.loc 2 1724 22 view .LVU88
 326              	.LBB67:
1726:CORE/core_cm4.h ****   {
 327              		.loc 2 1726 3 view .LVU89
1726:CORE/core_cm4.h ****   {
 328              		.loc 2 1726 6 is_stmt 0 view .LVU90
 329 0000 0028     		cmp	r0, #0
 330              	.LVL31:
1726:CORE/core_cm4.h ****   {
 331              		.loc 2 1726 6 view .LVU91
 332 0002 0CDB     		blt	.L16
1728:CORE/core_cm4.h ****     __DSB();
 333              		.loc 2 1728 5 is_stmt 1 view .LVU92
1728:CORE/core_cm4.h ****     __DSB();
 334              		.loc 2 1728 81 is_stmt 0 view .LVU93
 335 0004 00F01F02 		and	r2, r0, #31
1728:CORE/core_cm4.h ****     __DSB();
 336              		.loc 2 1728 34 view .LVU94
ARM GAS  /tmp/ccq54kNQ.s 			page 44


 337 0008 4009     		lsrs	r0, r0, #5
1728:CORE/core_cm4.h ****     __DSB();
 338              		.loc 2 1728 45 view .LVU95
 339 000a 0123     		movs	r3, #1
 340 000c 9340     		lsls	r3, r3, r2
1728:CORE/core_cm4.h ****     __DSB();
 341              		.loc 2 1728 43 view .LVU96
 342 000e 2030     		adds	r0, r0, #32
 343 0010 034A     		ldr	r2, .L18
 344 0012 42F82030 		str	r3, [r2, r0, lsl #2]
1729:CORE/core_cm4.h ****     __ISB();
 345              		.loc 2 1729 5 is_stmt 1 view .LVU97
 346              	.LBB68:
 347              	.LBI68:
 348              		.file 3 "CORE/cmsis_gcc.h"
   1:CORE/cmsis_gcc.h **** /**************************************************************************//**
   2:CORE/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:CORE/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:CORE/cmsis_gcc.h ****  * @version  V5.2.1
   5:CORE/cmsis_gcc.h ****  * @date     30. July 2019
   6:CORE/cmsis_gcc.h ****  ******************************************************************************/
   7:CORE/cmsis_gcc.h **** /*
   8:CORE/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:CORE/cmsis_gcc.h ****  *
  10:CORE/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:CORE/cmsis_gcc.h ****  *
  12:CORE/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:CORE/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:CORE/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:CORE/cmsis_gcc.h ****  *
  16:CORE/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:CORE/cmsis_gcc.h ****  *
  18:CORE/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:CORE/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:CORE/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:CORE/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:CORE/cmsis_gcc.h ****  * limitations under the License.
  23:CORE/cmsis_gcc.h ****  */
  24:CORE/cmsis_gcc.h **** 
  25:CORE/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:CORE/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:CORE/cmsis_gcc.h **** 
  28:CORE/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:CORE/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:CORE/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:CORE/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:CORE/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:CORE/cmsis_gcc.h **** 
  34:CORE/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:CORE/cmsis_gcc.h **** #ifndef __has_builtin
  36:CORE/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:CORE/cmsis_gcc.h **** #endif
  38:CORE/cmsis_gcc.h **** 
  39:CORE/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:CORE/cmsis_gcc.h **** #ifndef   __ASM
  41:CORE/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:CORE/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccq54kNQ.s 			page 45


  43:CORE/cmsis_gcc.h **** #ifndef   __INLINE
  44:CORE/cmsis_gcc.h ****   #define __INLINE                               inline
  45:CORE/cmsis_gcc.h **** #endif
  46:CORE/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:CORE/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:CORE/cmsis_gcc.h **** #endif
  49:CORE/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:CORE/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:CORE/cmsis_gcc.h **** #endif
  52:CORE/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:CORE/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:CORE/cmsis_gcc.h **** #endif
  55:CORE/cmsis_gcc.h **** #ifndef   __USED
  56:CORE/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:CORE/cmsis_gcc.h **** #endif
  58:CORE/cmsis_gcc.h **** #ifndef   __WEAK
  59:CORE/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:CORE/cmsis_gcc.h **** #endif
  61:CORE/cmsis_gcc.h **** #ifndef   __PACKED
  62:CORE/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:CORE/cmsis_gcc.h **** #endif
  64:CORE/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:CORE/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:CORE/cmsis_gcc.h **** #endif
  67:CORE/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:CORE/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:CORE/cmsis_gcc.h **** #endif
  70:CORE/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:CORE/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:CORE/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:CORE/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:CORE/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:CORE/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:CORE/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:CORE/cmsis_gcc.h **** #endif
  78:CORE/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:CORE/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:CORE/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:CORE/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:CORE/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:CORE/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:CORE/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:CORE/cmsis_gcc.h **** #endif
  86:CORE/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:CORE/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:CORE/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:CORE/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:CORE/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:CORE/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:CORE/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:CORE/cmsis_gcc.h **** #endif
  94:CORE/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:CORE/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:CORE/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:CORE/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:CORE/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:CORE/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  /tmp/ccq54kNQ.s 			page 46


 100:CORE/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:CORE/cmsis_gcc.h **** #endif
 102:CORE/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:CORE/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:CORE/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:CORE/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:CORE/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:CORE/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:CORE/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:CORE/cmsis_gcc.h **** #endif
 110:CORE/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:CORE/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:CORE/cmsis_gcc.h **** #endif
 113:CORE/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:CORE/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:CORE/cmsis_gcc.h **** #endif
 116:CORE/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:CORE/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:CORE/cmsis_gcc.h **** #endif
 119:CORE/cmsis_gcc.h **** 
 120:CORE/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:CORE/cmsis_gcc.h **** 
 122:CORE/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:CORE/cmsis_gcc.h **** 
 124:CORE/cmsis_gcc.h **** /**
 125:CORE/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:CORE/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:CORE/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:CORE/cmsis_gcc.h ****            in the used linker script.
 129:CORE/cmsis_gcc.h **** 
 130:CORE/cmsis_gcc.h ****  */
 131:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:CORE/cmsis_gcc.h **** {
 133:CORE/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:CORE/cmsis_gcc.h **** 
 135:CORE/cmsis_gcc.h ****   typedef struct {
 136:CORE/cmsis_gcc.h ****     uint32_t const* src;
 137:CORE/cmsis_gcc.h ****     uint32_t* dest;
 138:CORE/cmsis_gcc.h ****     uint32_t  wlen;
 139:CORE/cmsis_gcc.h ****   } __copy_table_t;
 140:CORE/cmsis_gcc.h **** 
 141:CORE/cmsis_gcc.h ****   typedef struct {
 142:CORE/cmsis_gcc.h ****     uint32_t* dest;
 143:CORE/cmsis_gcc.h ****     uint32_t  wlen;
 144:CORE/cmsis_gcc.h ****   } __zero_table_t;
 145:CORE/cmsis_gcc.h **** 
 146:CORE/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:CORE/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:CORE/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:CORE/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:CORE/cmsis_gcc.h **** 
 151:CORE/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:CORE/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:CORE/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:CORE/cmsis_gcc.h ****     }
 155:CORE/cmsis_gcc.h ****   }
 156:CORE/cmsis_gcc.h **** 
ARM GAS  /tmp/ccq54kNQ.s 			page 47


 157:CORE/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:CORE/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:CORE/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:CORE/cmsis_gcc.h ****     }
 161:CORE/cmsis_gcc.h ****   }
 162:CORE/cmsis_gcc.h **** 
 163:CORE/cmsis_gcc.h ****   _start();
 164:CORE/cmsis_gcc.h **** }
 165:CORE/cmsis_gcc.h **** 
 166:CORE/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:CORE/cmsis_gcc.h **** #endif
 168:CORE/cmsis_gcc.h **** 
 169:CORE/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:CORE/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:CORE/cmsis_gcc.h **** #endif
 172:CORE/cmsis_gcc.h **** 
 173:CORE/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:CORE/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:CORE/cmsis_gcc.h **** #endif
 176:CORE/cmsis_gcc.h **** 
 177:CORE/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:CORE/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:CORE/cmsis_gcc.h **** #endif
 180:CORE/cmsis_gcc.h **** 
 181:CORE/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:CORE/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:CORE/cmsis_gcc.h **** #endif
 184:CORE/cmsis_gcc.h **** 
 185:CORE/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:CORE/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:CORE/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:CORE/cmsis_gcc.h ****   @{
 189:CORE/cmsis_gcc.h ****  */
 190:CORE/cmsis_gcc.h **** 
 191:CORE/cmsis_gcc.h **** /**
 192:CORE/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:CORE/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:CORE/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:CORE/cmsis_gcc.h ****  */
 196:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:CORE/cmsis_gcc.h **** {
 198:CORE/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:CORE/cmsis_gcc.h **** }
 200:CORE/cmsis_gcc.h **** 
 201:CORE/cmsis_gcc.h **** 
 202:CORE/cmsis_gcc.h **** /**
 203:CORE/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:CORE/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:CORE/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:CORE/cmsis_gcc.h ****  */
 207:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:CORE/cmsis_gcc.h **** {
 209:CORE/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:CORE/cmsis_gcc.h **** }
 211:CORE/cmsis_gcc.h **** 
 212:CORE/cmsis_gcc.h **** 
 213:CORE/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccq54kNQ.s 			page 48


 214:CORE/cmsis_gcc.h ****   \brief   Get Control Register
 215:CORE/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:CORE/cmsis_gcc.h ****   \return               Control Register value
 217:CORE/cmsis_gcc.h ****  */
 218:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:CORE/cmsis_gcc.h **** {
 220:CORE/cmsis_gcc.h ****   uint32_t result;
 221:CORE/cmsis_gcc.h **** 
 222:CORE/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:CORE/cmsis_gcc.h ****   return(result);
 224:CORE/cmsis_gcc.h **** }
 225:CORE/cmsis_gcc.h **** 
 226:CORE/cmsis_gcc.h **** 
 227:CORE/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:CORE/cmsis_gcc.h **** /**
 229:CORE/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:CORE/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:CORE/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:CORE/cmsis_gcc.h ****  */
 233:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:CORE/cmsis_gcc.h **** {
 235:CORE/cmsis_gcc.h ****   uint32_t result;
 236:CORE/cmsis_gcc.h **** 
 237:CORE/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:CORE/cmsis_gcc.h ****   return(result);
 239:CORE/cmsis_gcc.h **** }
 240:CORE/cmsis_gcc.h **** #endif
 241:CORE/cmsis_gcc.h **** 
 242:CORE/cmsis_gcc.h **** 
 243:CORE/cmsis_gcc.h **** /**
 244:CORE/cmsis_gcc.h ****   \brief   Set Control Register
 245:CORE/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:CORE/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:CORE/cmsis_gcc.h ****  */
 248:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:CORE/cmsis_gcc.h **** {
 250:CORE/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:CORE/cmsis_gcc.h **** }
 252:CORE/cmsis_gcc.h **** 
 253:CORE/cmsis_gcc.h **** 
 254:CORE/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:CORE/cmsis_gcc.h **** /**
 256:CORE/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:CORE/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:CORE/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:CORE/cmsis_gcc.h ****  */
 260:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:CORE/cmsis_gcc.h **** {
 262:CORE/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:CORE/cmsis_gcc.h **** }
 264:CORE/cmsis_gcc.h **** #endif
 265:CORE/cmsis_gcc.h **** 
 266:CORE/cmsis_gcc.h **** 
 267:CORE/cmsis_gcc.h **** /**
 268:CORE/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:CORE/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:CORE/cmsis_gcc.h ****   \return               IPSR Register value
ARM GAS  /tmp/ccq54kNQ.s 			page 49


 271:CORE/cmsis_gcc.h ****  */
 272:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:CORE/cmsis_gcc.h **** {
 274:CORE/cmsis_gcc.h ****   uint32_t result;
 275:CORE/cmsis_gcc.h **** 
 276:CORE/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:CORE/cmsis_gcc.h ****   return(result);
 278:CORE/cmsis_gcc.h **** }
 279:CORE/cmsis_gcc.h **** 
 280:CORE/cmsis_gcc.h **** 
 281:CORE/cmsis_gcc.h **** /**
 282:CORE/cmsis_gcc.h ****   \brief   Get APSR Register
 283:CORE/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:CORE/cmsis_gcc.h ****   \return               APSR Register value
 285:CORE/cmsis_gcc.h ****  */
 286:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:CORE/cmsis_gcc.h **** {
 288:CORE/cmsis_gcc.h ****   uint32_t result;
 289:CORE/cmsis_gcc.h **** 
 290:CORE/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:CORE/cmsis_gcc.h ****   return(result);
 292:CORE/cmsis_gcc.h **** }
 293:CORE/cmsis_gcc.h **** 
 294:CORE/cmsis_gcc.h **** 
 295:CORE/cmsis_gcc.h **** /**
 296:CORE/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:CORE/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:CORE/cmsis_gcc.h ****   \return               xPSR Register value
 299:CORE/cmsis_gcc.h ****  */
 300:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:CORE/cmsis_gcc.h **** {
 302:CORE/cmsis_gcc.h ****   uint32_t result;
 303:CORE/cmsis_gcc.h **** 
 304:CORE/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:CORE/cmsis_gcc.h ****   return(result);
 306:CORE/cmsis_gcc.h **** }
 307:CORE/cmsis_gcc.h **** 
 308:CORE/cmsis_gcc.h **** 
 309:CORE/cmsis_gcc.h **** /**
 310:CORE/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:CORE/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:CORE/cmsis_gcc.h ****   \return               PSP Register value
 313:CORE/cmsis_gcc.h ****  */
 314:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:CORE/cmsis_gcc.h **** {
 316:CORE/cmsis_gcc.h ****   uint32_t result;
 317:CORE/cmsis_gcc.h **** 
 318:CORE/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:CORE/cmsis_gcc.h ****   return(result);
 320:CORE/cmsis_gcc.h **** }
 321:CORE/cmsis_gcc.h **** 
 322:CORE/cmsis_gcc.h **** 
 323:CORE/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:CORE/cmsis_gcc.h **** /**
 325:CORE/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:CORE/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:CORE/cmsis_gcc.h ****   \return               PSP Register value
ARM GAS  /tmp/ccq54kNQ.s 			page 50


 328:CORE/cmsis_gcc.h ****  */
 329:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:CORE/cmsis_gcc.h **** {
 331:CORE/cmsis_gcc.h ****   uint32_t result;
 332:CORE/cmsis_gcc.h **** 
 333:CORE/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:CORE/cmsis_gcc.h ****   return(result);
 335:CORE/cmsis_gcc.h **** }
 336:CORE/cmsis_gcc.h **** #endif
 337:CORE/cmsis_gcc.h **** 
 338:CORE/cmsis_gcc.h **** 
 339:CORE/cmsis_gcc.h **** /**
 340:CORE/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:CORE/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:CORE/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:CORE/cmsis_gcc.h ****  */
 344:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:CORE/cmsis_gcc.h **** {
 346:CORE/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:CORE/cmsis_gcc.h **** }
 348:CORE/cmsis_gcc.h **** 
 349:CORE/cmsis_gcc.h **** 
 350:CORE/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:CORE/cmsis_gcc.h **** /**
 352:CORE/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:CORE/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:CORE/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:CORE/cmsis_gcc.h ****  */
 356:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:CORE/cmsis_gcc.h **** {
 358:CORE/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:CORE/cmsis_gcc.h **** }
 360:CORE/cmsis_gcc.h **** #endif
 361:CORE/cmsis_gcc.h **** 
 362:CORE/cmsis_gcc.h **** 
 363:CORE/cmsis_gcc.h **** /**
 364:CORE/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:CORE/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:CORE/cmsis_gcc.h ****   \return               MSP Register value
 367:CORE/cmsis_gcc.h ****  */
 368:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:CORE/cmsis_gcc.h **** {
 370:CORE/cmsis_gcc.h ****   uint32_t result;
 371:CORE/cmsis_gcc.h **** 
 372:CORE/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:CORE/cmsis_gcc.h ****   return(result);
 374:CORE/cmsis_gcc.h **** }
 375:CORE/cmsis_gcc.h **** 
 376:CORE/cmsis_gcc.h **** 
 377:CORE/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:CORE/cmsis_gcc.h **** /**
 379:CORE/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:CORE/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:CORE/cmsis_gcc.h ****   \return               MSP Register value
 382:CORE/cmsis_gcc.h ****  */
 383:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:CORE/cmsis_gcc.h **** {
ARM GAS  /tmp/ccq54kNQ.s 			page 51


 385:CORE/cmsis_gcc.h ****   uint32_t result;
 386:CORE/cmsis_gcc.h **** 
 387:CORE/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:CORE/cmsis_gcc.h ****   return(result);
 389:CORE/cmsis_gcc.h **** }
 390:CORE/cmsis_gcc.h **** #endif
 391:CORE/cmsis_gcc.h **** 
 392:CORE/cmsis_gcc.h **** 
 393:CORE/cmsis_gcc.h **** /**
 394:CORE/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:CORE/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:CORE/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:CORE/cmsis_gcc.h ****  */
 398:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:CORE/cmsis_gcc.h **** {
 400:CORE/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:CORE/cmsis_gcc.h **** }
 402:CORE/cmsis_gcc.h **** 
 403:CORE/cmsis_gcc.h **** 
 404:CORE/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:CORE/cmsis_gcc.h **** /**
 406:CORE/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:CORE/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:CORE/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:CORE/cmsis_gcc.h ****  */
 410:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:CORE/cmsis_gcc.h **** {
 412:CORE/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:CORE/cmsis_gcc.h **** }
 414:CORE/cmsis_gcc.h **** #endif
 415:CORE/cmsis_gcc.h **** 
 416:CORE/cmsis_gcc.h **** 
 417:CORE/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:CORE/cmsis_gcc.h **** /**
 419:CORE/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:CORE/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:CORE/cmsis_gcc.h ****   \return               SP Register value
 422:CORE/cmsis_gcc.h ****  */
 423:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:CORE/cmsis_gcc.h **** {
 425:CORE/cmsis_gcc.h ****   uint32_t result;
 426:CORE/cmsis_gcc.h **** 
 427:CORE/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:CORE/cmsis_gcc.h ****   return(result);
 429:CORE/cmsis_gcc.h **** }
 430:CORE/cmsis_gcc.h **** 
 431:CORE/cmsis_gcc.h **** 
 432:CORE/cmsis_gcc.h **** /**
 433:CORE/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:CORE/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:CORE/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:CORE/cmsis_gcc.h ****  */
 437:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:CORE/cmsis_gcc.h **** {
 439:CORE/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:CORE/cmsis_gcc.h **** }
 441:CORE/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccq54kNQ.s 			page 52


 442:CORE/cmsis_gcc.h **** 
 443:CORE/cmsis_gcc.h **** 
 444:CORE/cmsis_gcc.h **** /**
 445:CORE/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:CORE/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:CORE/cmsis_gcc.h ****   \return               Priority Mask value
 448:CORE/cmsis_gcc.h ****  */
 449:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:CORE/cmsis_gcc.h **** {
 451:CORE/cmsis_gcc.h ****   uint32_t result;
 452:CORE/cmsis_gcc.h **** 
 453:CORE/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 454:CORE/cmsis_gcc.h ****   return(result);
 455:CORE/cmsis_gcc.h **** }
 456:CORE/cmsis_gcc.h **** 
 457:CORE/cmsis_gcc.h **** 
 458:CORE/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:CORE/cmsis_gcc.h **** /**
 460:CORE/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:CORE/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:CORE/cmsis_gcc.h ****   \return               Priority Mask value
 463:CORE/cmsis_gcc.h ****  */
 464:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:CORE/cmsis_gcc.h **** {
 466:CORE/cmsis_gcc.h ****   uint32_t result;
 467:CORE/cmsis_gcc.h **** 
 468:CORE/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 469:CORE/cmsis_gcc.h ****   return(result);
 470:CORE/cmsis_gcc.h **** }
 471:CORE/cmsis_gcc.h **** #endif
 472:CORE/cmsis_gcc.h **** 
 473:CORE/cmsis_gcc.h **** 
 474:CORE/cmsis_gcc.h **** /**
 475:CORE/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:CORE/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:CORE/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:CORE/cmsis_gcc.h ****  */
 479:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:CORE/cmsis_gcc.h **** {
 481:CORE/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:CORE/cmsis_gcc.h **** }
 483:CORE/cmsis_gcc.h **** 
 484:CORE/cmsis_gcc.h **** 
 485:CORE/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:CORE/cmsis_gcc.h **** /**
 487:CORE/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:CORE/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:CORE/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:CORE/cmsis_gcc.h ****  */
 491:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:CORE/cmsis_gcc.h **** {
 493:CORE/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:CORE/cmsis_gcc.h **** }
 495:CORE/cmsis_gcc.h **** #endif
 496:CORE/cmsis_gcc.h **** 
 497:CORE/cmsis_gcc.h **** 
 498:CORE/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
ARM GAS  /tmp/ccq54kNQ.s 			page 53


 499:CORE/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:CORE/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:CORE/cmsis_gcc.h **** /**
 502:CORE/cmsis_gcc.h ****   \brief   Enable FIQ
 503:CORE/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:CORE/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:CORE/cmsis_gcc.h ****  */
 506:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:CORE/cmsis_gcc.h **** {
 508:CORE/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:CORE/cmsis_gcc.h **** }
 510:CORE/cmsis_gcc.h **** 
 511:CORE/cmsis_gcc.h **** 
 512:CORE/cmsis_gcc.h **** /**
 513:CORE/cmsis_gcc.h ****   \brief   Disable FIQ
 514:CORE/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:CORE/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:CORE/cmsis_gcc.h ****  */
 517:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:CORE/cmsis_gcc.h **** {
 519:CORE/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:CORE/cmsis_gcc.h **** }
 521:CORE/cmsis_gcc.h **** 
 522:CORE/cmsis_gcc.h **** 
 523:CORE/cmsis_gcc.h **** /**
 524:CORE/cmsis_gcc.h ****   \brief   Get Base Priority
 525:CORE/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:CORE/cmsis_gcc.h ****   \return               Base Priority register value
 527:CORE/cmsis_gcc.h ****  */
 528:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:CORE/cmsis_gcc.h **** {
 530:CORE/cmsis_gcc.h ****   uint32_t result;
 531:CORE/cmsis_gcc.h **** 
 532:CORE/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:CORE/cmsis_gcc.h ****   return(result);
 534:CORE/cmsis_gcc.h **** }
 535:CORE/cmsis_gcc.h **** 
 536:CORE/cmsis_gcc.h **** 
 537:CORE/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:CORE/cmsis_gcc.h **** /**
 539:CORE/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:CORE/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:CORE/cmsis_gcc.h ****   \return               Base Priority register value
 542:CORE/cmsis_gcc.h ****  */
 543:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:CORE/cmsis_gcc.h **** {
 545:CORE/cmsis_gcc.h ****   uint32_t result;
 546:CORE/cmsis_gcc.h **** 
 547:CORE/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:CORE/cmsis_gcc.h ****   return(result);
 549:CORE/cmsis_gcc.h **** }
 550:CORE/cmsis_gcc.h **** #endif
 551:CORE/cmsis_gcc.h **** 
 552:CORE/cmsis_gcc.h **** 
 553:CORE/cmsis_gcc.h **** /**
 554:CORE/cmsis_gcc.h ****   \brief   Set Base Priority
 555:CORE/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
ARM GAS  /tmp/ccq54kNQ.s 			page 54


 556:CORE/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:CORE/cmsis_gcc.h ****  */
 558:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:CORE/cmsis_gcc.h **** {
 560:CORE/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:CORE/cmsis_gcc.h **** }
 562:CORE/cmsis_gcc.h **** 
 563:CORE/cmsis_gcc.h **** 
 564:CORE/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:CORE/cmsis_gcc.h **** /**
 566:CORE/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:CORE/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:CORE/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:CORE/cmsis_gcc.h ****  */
 570:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:CORE/cmsis_gcc.h **** {
 572:CORE/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:CORE/cmsis_gcc.h **** }
 574:CORE/cmsis_gcc.h **** #endif
 575:CORE/cmsis_gcc.h **** 
 576:CORE/cmsis_gcc.h **** 
 577:CORE/cmsis_gcc.h **** /**
 578:CORE/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:CORE/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:CORE/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:CORE/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:CORE/cmsis_gcc.h ****  */
 583:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:CORE/cmsis_gcc.h **** {
 585:CORE/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:CORE/cmsis_gcc.h **** }
 587:CORE/cmsis_gcc.h **** 
 588:CORE/cmsis_gcc.h **** 
 589:CORE/cmsis_gcc.h **** /**
 590:CORE/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:CORE/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:CORE/cmsis_gcc.h ****   \return               Fault Mask register value
 593:CORE/cmsis_gcc.h ****  */
 594:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:CORE/cmsis_gcc.h **** {
 596:CORE/cmsis_gcc.h ****   uint32_t result;
 597:CORE/cmsis_gcc.h **** 
 598:CORE/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:CORE/cmsis_gcc.h ****   return(result);
 600:CORE/cmsis_gcc.h **** }
 601:CORE/cmsis_gcc.h **** 
 602:CORE/cmsis_gcc.h **** 
 603:CORE/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:CORE/cmsis_gcc.h **** /**
 605:CORE/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:CORE/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:CORE/cmsis_gcc.h ****   \return               Fault Mask register value
 608:CORE/cmsis_gcc.h ****  */
 609:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:CORE/cmsis_gcc.h **** {
 611:CORE/cmsis_gcc.h ****   uint32_t result;
 612:CORE/cmsis_gcc.h **** 
ARM GAS  /tmp/ccq54kNQ.s 			page 55


 613:CORE/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:CORE/cmsis_gcc.h ****   return(result);
 615:CORE/cmsis_gcc.h **** }
 616:CORE/cmsis_gcc.h **** #endif
 617:CORE/cmsis_gcc.h **** 
 618:CORE/cmsis_gcc.h **** 
 619:CORE/cmsis_gcc.h **** /**
 620:CORE/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:CORE/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:CORE/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:CORE/cmsis_gcc.h ****  */
 624:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:CORE/cmsis_gcc.h **** {
 626:CORE/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:CORE/cmsis_gcc.h **** }
 628:CORE/cmsis_gcc.h **** 
 629:CORE/cmsis_gcc.h **** 
 630:CORE/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:CORE/cmsis_gcc.h **** /**
 632:CORE/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:CORE/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:CORE/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:CORE/cmsis_gcc.h ****  */
 636:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:CORE/cmsis_gcc.h **** {
 638:CORE/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:CORE/cmsis_gcc.h **** }
 640:CORE/cmsis_gcc.h **** #endif
 641:CORE/cmsis_gcc.h **** 
 642:CORE/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:CORE/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:CORE/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:CORE/cmsis_gcc.h **** 
 646:CORE/cmsis_gcc.h **** 
 647:CORE/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:CORE/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:CORE/cmsis_gcc.h **** 
 650:CORE/cmsis_gcc.h **** /**
 651:CORE/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:CORE/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:CORE/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:CORE/cmsis_gcc.h ****   mode.
 655:CORE/cmsis_gcc.h **** 
 656:CORE/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:CORE/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:CORE/cmsis_gcc.h ****  */
 659:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:CORE/cmsis_gcc.h **** {
 661:CORE/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:CORE/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:CORE/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:CORE/cmsis_gcc.h ****   return 0U;
 665:CORE/cmsis_gcc.h **** #else
 666:CORE/cmsis_gcc.h ****   uint32_t result;
 667:CORE/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:CORE/cmsis_gcc.h ****   return result;
 669:CORE/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccq54kNQ.s 			page 56


 670:CORE/cmsis_gcc.h **** }
 671:CORE/cmsis_gcc.h **** 
 672:CORE/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:CORE/cmsis_gcc.h **** /**
 674:CORE/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:CORE/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:CORE/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:CORE/cmsis_gcc.h **** 
 678:CORE/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:CORE/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:CORE/cmsis_gcc.h ****  */
 681:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:CORE/cmsis_gcc.h **** {
 683:CORE/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:CORE/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:CORE/cmsis_gcc.h ****   return 0U;
 686:CORE/cmsis_gcc.h **** #else
 687:CORE/cmsis_gcc.h ****   uint32_t result;
 688:CORE/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:CORE/cmsis_gcc.h ****   return result;
 690:CORE/cmsis_gcc.h **** #endif
 691:CORE/cmsis_gcc.h **** }
 692:CORE/cmsis_gcc.h **** #endif
 693:CORE/cmsis_gcc.h **** 
 694:CORE/cmsis_gcc.h **** 
 695:CORE/cmsis_gcc.h **** /**
 696:CORE/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:CORE/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:CORE/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:CORE/cmsis_gcc.h ****   mode.
 700:CORE/cmsis_gcc.h **** 
 701:CORE/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:CORE/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:CORE/cmsis_gcc.h ****  */
 704:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:CORE/cmsis_gcc.h **** {
 706:CORE/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:CORE/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:CORE/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:CORE/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:CORE/cmsis_gcc.h **** #else
 711:CORE/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:CORE/cmsis_gcc.h **** #endif
 713:CORE/cmsis_gcc.h **** }
 714:CORE/cmsis_gcc.h **** 
 715:CORE/cmsis_gcc.h **** 
 716:CORE/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:CORE/cmsis_gcc.h **** /**
 718:CORE/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:CORE/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:CORE/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:CORE/cmsis_gcc.h **** 
 722:CORE/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:CORE/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:CORE/cmsis_gcc.h ****  */
 725:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:CORE/cmsis_gcc.h **** {
ARM GAS  /tmp/ccq54kNQ.s 			page 57


 727:CORE/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:CORE/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:CORE/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:CORE/cmsis_gcc.h **** #else
 731:CORE/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:CORE/cmsis_gcc.h **** #endif
 733:CORE/cmsis_gcc.h **** }
 734:CORE/cmsis_gcc.h **** #endif
 735:CORE/cmsis_gcc.h **** 
 736:CORE/cmsis_gcc.h **** 
 737:CORE/cmsis_gcc.h **** /**
 738:CORE/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:CORE/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:CORE/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:CORE/cmsis_gcc.h ****   mode.
 742:CORE/cmsis_gcc.h **** 
 743:CORE/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:CORE/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:CORE/cmsis_gcc.h ****  */
 746:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:CORE/cmsis_gcc.h **** {
 748:CORE/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:CORE/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:CORE/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:CORE/cmsis_gcc.h ****   return 0U;
 752:CORE/cmsis_gcc.h **** #else
 753:CORE/cmsis_gcc.h ****   uint32_t result;
 754:CORE/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:CORE/cmsis_gcc.h ****   return result;
 756:CORE/cmsis_gcc.h **** #endif
 757:CORE/cmsis_gcc.h **** }
 758:CORE/cmsis_gcc.h **** 
 759:CORE/cmsis_gcc.h **** 
 760:CORE/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:CORE/cmsis_gcc.h **** /**
 762:CORE/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:CORE/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:CORE/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:CORE/cmsis_gcc.h **** 
 766:CORE/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:CORE/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:CORE/cmsis_gcc.h ****  */
 769:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:CORE/cmsis_gcc.h **** {
 771:CORE/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:CORE/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:CORE/cmsis_gcc.h ****   return 0U;
 774:CORE/cmsis_gcc.h **** #else
 775:CORE/cmsis_gcc.h ****   uint32_t result;
 776:CORE/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:CORE/cmsis_gcc.h ****   return result;
 778:CORE/cmsis_gcc.h **** #endif
 779:CORE/cmsis_gcc.h **** }
 780:CORE/cmsis_gcc.h **** #endif
 781:CORE/cmsis_gcc.h **** 
 782:CORE/cmsis_gcc.h **** 
 783:CORE/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccq54kNQ.s 			page 58


 784:CORE/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:CORE/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:CORE/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:CORE/cmsis_gcc.h ****   mode.
 788:CORE/cmsis_gcc.h **** 
 789:CORE/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:CORE/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:CORE/cmsis_gcc.h ****  */
 792:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:CORE/cmsis_gcc.h **** {
 794:CORE/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:CORE/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:CORE/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:CORE/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:CORE/cmsis_gcc.h **** #else
 799:CORE/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:CORE/cmsis_gcc.h **** #endif
 801:CORE/cmsis_gcc.h **** }
 802:CORE/cmsis_gcc.h **** 
 803:CORE/cmsis_gcc.h **** 
 804:CORE/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:CORE/cmsis_gcc.h **** /**
 806:CORE/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:CORE/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:CORE/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:CORE/cmsis_gcc.h **** 
 810:CORE/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:CORE/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:CORE/cmsis_gcc.h ****  */
 813:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:CORE/cmsis_gcc.h **** {
 815:CORE/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:CORE/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:CORE/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:CORE/cmsis_gcc.h **** #else
 819:CORE/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:CORE/cmsis_gcc.h **** #endif
 821:CORE/cmsis_gcc.h **** }
 822:CORE/cmsis_gcc.h **** #endif
 823:CORE/cmsis_gcc.h **** 
 824:CORE/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:CORE/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:CORE/cmsis_gcc.h **** 
 827:CORE/cmsis_gcc.h **** 
 828:CORE/cmsis_gcc.h **** /**
 829:CORE/cmsis_gcc.h ****   \brief   Get FPSCR
 830:CORE/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:CORE/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:CORE/cmsis_gcc.h ****  */
 833:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:CORE/cmsis_gcc.h **** {
 835:CORE/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:CORE/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:CORE/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr)
 838:CORE/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:CORE/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:CORE/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
ARM GAS  /tmp/ccq54kNQ.s 			page 59


 841:CORE/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:CORE/cmsis_gcc.h **** #else
 843:CORE/cmsis_gcc.h ****   uint32_t result;
 844:CORE/cmsis_gcc.h **** 
 845:CORE/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:CORE/cmsis_gcc.h ****   return(result);
 847:CORE/cmsis_gcc.h **** #endif
 848:CORE/cmsis_gcc.h **** #else
 849:CORE/cmsis_gcc.h ****   return(0U);
 850:CORE/cmsis_gcc.h **** #endif
 851:CORE/cmsis_gcc.h **** }
 852:CORE/cmsis_gcc.h **** 
 853:CORE/cmsis_gcc.h **** 
 854:CORE/cmsis_gcc.h **** /**
 855:CORE/cmsis_gcc.h ****   \brief   Set FPSCR
 856:CORE/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:CORE/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:CORE/cmsis_gcc.h ****  */
 859:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:CORE/cmsis_gcc.h **** {
 861:CORE/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:CORE/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:CORE/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:CORE/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:CORE/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:CORE/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:CORE/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:CORE/cmsis_gcc.h **** #else
 869:CORE/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:CORE/cmsis_gcc.h **** #endif
 871:CORE/cmsis_gcc.h **** #else
 872:CORE/cmsis_gcc.h ****   (void)fpscr;
 873:CORE/cmsis_gcc.h **** #endif
 874:CORE/cmsis_gcc.h **** }
 875:CORE/cmsis_gcc.h **** 
 876:CORE/cmsis_gcc.h **** 
 877:CORE/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:CORE/cmsis_gcc.h **** 
 879:CORE/cmsis_gcc.h **** 
 880:CORE/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:CORE/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:CORE/cmsis_gcc.h ****   Access to dedicated instructions
 883:CORE/cmsis_gcc.h ****   @{
 884:CORE/cmsis_gcc.h **** */
 885:CORE/cmsis_gcc.h **** 
 886:CORE/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:CORE/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:CORE/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:CORE/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:CORE/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:CORE/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:CORE/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:CORE/cmsis_gcc.h **** #else
 894:CORE/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:CORE/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:CORE/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:CORE/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccq54kNQ.s 			page 60


 898:CORE/cmsis_gcc.h **** 
 899:CORE/cmsis_gcc.h **** /**
 900:CORE/cmsis_gcc.h ****   \brief   No Operation
 901:CORE/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:CORE/cmsis_gcc.h ****  */
 903:CORE/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:CORE/cmsis_gcc.h **** 
 905:CORE/cmsis_gcc.h **** /**
 906:CORE/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:CORE/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:CORE/cmsis_gcc.h ****  */
 909:CORE/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 910:CORE/cmsis_gcc.h **** 
 911:CORE/cmsis_gcc.h **** 
 912:CORE/cmsis_gcc.h **** /**
 913:CORE/cmsis_gcc.h ****   \brief   Wait For Event
 914:CORE/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:CORE/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:CORE/cmsis_gcc.h ****  */
 917:CORE/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 918:CORE/cmsis_gcc.h **** 
 919:CORE/cmsis_gcc.h **** 
 920:CORE/cmsis_gcc.h **** /**
 921:CORE/cmsis_gcc.h ****   \brief   Send Event
 922:CORE/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:CORE/cmsis_gcc.h ****  */
 924:CORE/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:CORE/cmsis_gcc.h **** 
 926:CORE/cmsis_gcc.h **** 
 927:CORE/cmsis_gcc.h **** /**
 928:CORE/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:CORE/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:CORE/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:CORE/cmsis_gcc.h ****            after the instruction has been completed.
 932:CORE/cmsis_gcc.h ****  */
 933:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:CORE/cmsis_gcc.h **** {
 935:CORE/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:CORE/cmsis_gcc.h **** }
 937:CORE/cmsis_gcc.h **** 
 938:CORE/cmsis_gcc.h **** 
 939:CORE/cmsis_gcc.h **** /**
 940:CORE/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:CORE/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:CORE/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:CORE/cmsis_gcc.h ****  */
 944:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 349              		.loc 3 944 27 view .LVU98
 350              	.LBB69:
 945:CORE/cmsis_gcc.h **** {
 946:CORE/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 351              		.loc 3 946 3 view .LVU99
 352              		.syntax unified
 353              	@ 946 "CORE/cmsis_gcc.h" 1
 354 0016 BFF34F8F 		dsb 0xF
 355              	@ 0 "" 2
 356              		.thumb
ARM GAS  /tmp/ccq54kNQ.s 			page 61


 357              		.syntax unified
 358              	.LBE69:
 359              	.LBE68:
1730:CORE/core_cm4.h ****   }
 360              		.loc 2 1730 5 view .LVU100
 361              	.LBB70:
 362              	.LBI70:
 933:CORE/cmsis_gcc.h **** {
 363              		.loc 3 933 27 view .LVU101
 364              	.LBB71:
 935:CORE/cmsis_gcc.h **** }
 365              		.loc 3 935 3 view .LVU102
 366              		.syntax unified
 367              	@ 935 "CORE/cmsis_gcc.h" 1
 368 001a BFF36F8F 		isb 0xF
 369              	@ 0 "" 2
 370              	.LVL32:
 371              		.thumb
 372              		.syntax unified
 373              	.L16:
 935:CORE/cmsis_gcc.h **** }
 374              		.loc 3 935 3 is_stmt 0 view .LVU103
 375              	.LBE71:
 376              	.LBE70:
 377              	.LBE67:
 378              	.LBE66:
 210:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 379              		.loc 1 210 1 view .LVU104
 380 001e 7047     		bx	lr
 381              	.L19:
 382              		.align	2
 383              	.L18:
 384 0020 00E100E0 		.word	-536813312
 385              		.cfi_endproc
 386              	.LFE135:
 388              		.section	.text.HAL_NVIC_SystemReset,"ax",%progbits
 389              		.align	1
 390              		.global	HAL_NVIC_SystemReset
 391              		.syntax unified
 392              		.thumb
 393              		.thumb_func
 394              		.fpu fpv4-sp-d16
 396              	HAL_NVIC_SystemReset:
 397              	.LFB136:
 211:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 212:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 213:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Initiates a system reset request to reset the MCU.
 214:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 215:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 216:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_SystemReset(void)
 217:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 398              		.loc 1 217 1 is_stmt 1 view -0
 399              		.cfi_startproc
 400              		@ Volatile: function does not return.
 401              		@ args = 0, pretend = 0, frame = 0
 402              		@ frame_needed = 0, uses_anonymous_args = 0
 403              		@ link register save eliminated.
ARM GAS  /tmp/ccq54kNQ.s 			page 62


 218:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* System Reset */
 219:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_SystemReset();
 404              		.loc 1 219 3 view .LVU106
 405              	.LBB78:
 406              	.LBI78:
1875:CORE/core_cm4.h ****          );
1876:CORE/core_cm4.h **** }
1877:CORE/core_cm4.h **** 
1878:CORE/core_cm4.h **** 
1879:CORE/core_cm4.h **** /**
1880:CORE/core_cm4.h ****   \brief   Decode Priority
1881:CORE/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1882:CORE/core_cm4.h ****            preemptive priority value and subpriority value.
1883:CORE/core_cm4.h ****            In case of a conflict between priority grouping and available
1884:CORE/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1885:CORE/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1886:CORE/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1887:CORE/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1888:CORE/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1889:CORE/core_cm4.h ****  */
1890:CORE/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1891:CORE/core_cm4.h **** {
1892:CORE/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1893:CORE/core_cm4.h ****   uint32_t PreemptPriorityBits;
1894:CORE/core_cm4.h ****   uint32_t SubPriorityBits;
1895:CORE/core_cm4.h **** 
1896:CORE/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1897:CORE/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1898:CORE/core_cm4.h **** 
1899:CORE/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1900:CORE/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1901:CORE/core_cm4.h **** }
1902:CORE/core_cm4.h **** 
1903:CORE/core_cm4.h **** 
1904:CORE/core_cm4.h **** /**
1905:CORE/core_cm4.h ****   \brief   Set Interrupt Vector
1906:CORE/core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1907:CORE/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1908:CORE/core_cm4.h ****            or negative to specify a processor exception.
1909:CORE/core_cm4.h ****            VTOR must been relocated to SRAM before.
1910:CORE/core_cm4.h ****   \param [in]   IRQn      Interrupt number
1911:CORE/core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1912:CORE/core_cm4.h ****  */
1913:CORE/core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1914:CORE/core_cm4.h **** {
1915:CORE/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1916:CORE/core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1917:CORE/core_cm4.h **** }
1918:CORE/core_cm4.h **** 
1919:CORE/core_cm4.h **** 
1920:CORE/core_cm4.h **** /**
1921:CORE/core_cm4.h ****   \brief   Get Interrupt Vector
1922:CORE/core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1923:CORE/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1924:CORE/core_cm4.h ****            or negative to specify a processor exception.
1925:CORE/core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1926:CORE/core_cm4.h ****   \return                 Address of interrupt handler function
ARM GAS  /tmp/ccq54kNQ.s 			page 63


1927:CORE/core_cm4.h ****  */
1928:CORE/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1929:CORE/core_cm4.h **** {
1930:CORE/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1931:CORE/core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1932:CORE/core_cm4.h **** }
1933:CORE/core_cm4.h **** 
1934:CORE/core_cm4.h **** 
1935:CORE/core_cm4.h **** /**
1936:CORE/core_cm4.h ****   \brief   System Reset
1937:CORE/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1938:CORE/core_cm4.h ****  */
1939:CORE/core_cm4.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
 407              		.loc 2 1939 34 view .LVU107
 408              	.LBB79:
1940:CORE/core_cm4.h **** {
1941:CORE/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
 409              		.loc 2 1941 3 view .LVU108
 410              	.LBB80:
 411              	.LBI80:
 944:CORE/cmsis_gcc.h **** {
 412              		.loc 3 944 27 view .LVU109
 413              	.LBB81:
 414              		.loc 3 946 3 view .LVU110
 415              		.syntax unified
 416              	@ 946 "CORE/cmsis_gcc.h" 1
 417 0000 BFF34F8F 		dsb 0xF
 418              	@ 0 "" 2
 419              		.thumb
 420              		.syntax unified
 421              	.LBE81:
 422              	.LBE80:
1942:CORE/core_cm4.h ****                                                                        buffered write are completed
1943:CORE/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 423              		.loc 2 1943 3 view .LVU111
1944:CORE/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 424              		.loc 2 1944 32 is_stmt 0 view .LVU112
 425 0004 0549     		ldr	r1, .L22
 426 0006 CA68     		ldr	r2, [r1, #12]
 427              		.loc 2 1944 40 view .LVU113
 428 0008 02F4E062 		and	r2, r2, #1792
1943:CORE/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 429              		.loc 2 1943 17 view .LVU114
 430 000c 044B     		ldr	r3, .L22+4
 431 000e 1343     		orrs	r3, r3, r2
1943:CORE/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 432              		.loc 2 1943 15 view .LVU115
 433 0010 CB60     		str	r3, [r1, #12]
1945:CORE/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1946:CORE/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
 434              		.loc 2 1946 3 is_stmt 1 view .LVU116
 435              	.LBB82:
 436              	.LBI82:
 944:CORE/cmsis_gcc.h **** {
 437              		.loc 3 944 27 view .LVU117
 438              	.LBB83:
 439              		.loc 3 946 3 view .LVU118
ARM GAS  /tmp/ccq54kNQ.s 			page 64


 440              		.syntax unified
 441              	@ 946 "CORE/cmsis_gcc.h" 1
 442 0012 BFF34F8F 		dsb 0xF
 443              	@ 0 "" 2
 444              		.thumb
 445              		.syntax unified
 446              	.L21:
 447              	.LBE83:
 448              	.LBE82:
1947:CORE/core_cm4.h **** 
1948:CORE/core_cm4.h ****   for(;;)                                                           /* wait until reset */
 449              		.loc 2 1948 3 view .LVU119
1949:CORE/core_cm4.h ****   {
1950:CORE/core_cm4.h ****     __NOP();
 450              		.loc 2 1950 5 view .LVU120
 451              		.syntax unified
 452              	@ 1950 "CORE/core_cm4.h" 1
 453 0016 00BF     		nop
 454              	@ 0 "" 2
1948:CORE/core_cm4.h ****   {
 455              		.loc 2 1948 8 view .LVU121
 456              		.thumb
 457              		.syntax unified
 458 0018 FDE7     		b	.L21
 459              	.L23:
 460 001a 00BF     		.align	2
 461              	.L22:
 462 001c 00ED00E0 		.word	-536810240
 463 0020 0400FA05 		.word	100270084
 464              	.LBE79:
 465              	.LBE78:
 466              		.cfi_endproc
 467              	.LFE136:
 469              		.section	.text.HAL_SYSTICK_Config,"ax",%progbits
 470              		.align	1
 471              		.global	HAL_SYSTICK_Config
 472              		.syntax unified
 473              		.thumb
 474              		.thumb_func
 475              		.fpu fpv4-sp-d16
 477              	HAL_SYSTICK_Config:
 478              	.LVL33:
 479              	.LFB137:
 220:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 221:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 222:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 223:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Initializes the System Timer and its interrupt, and starts the System Tick Timer.
 224:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         Counter is in free running mode to generate periodic interrupts.
 225:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
 226:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval status:  - 0  Function succeeded.
 227:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                  - 1  Function failed.
 228:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 229:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
 230:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 480              		.loc 1 230 1 view -0
 481              		.cfi_startproc
 482              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccq54kNQ.s 			page 65


 483              		@ frame_needed = 0, uses_anonymous_args = 0
 484              		@ link register save eliminated.
 231:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    return SysTick_Config(TicksNumb);
 485              		.loc 1 231 4 view .LVU123
 486              	.LBB84:
 487              	.LBI84:
1951:CORE/core_cm4.h ****   }
1952:CORE/core_cm4.h **** }
1953:CORE/core_cm4.h **** 
1954:CORE/core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1955:CORE/core_cm4.h **** 
1956:CORE/core_cm4.h **** /* ##########################  MPU functions  #################################### */
1957:CORE/core_cm4.h **** 
1958:CORE/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1959:CORE/core_cm4.h **** 
1960:CORE/core_cm4.h **** #include "mpu_armv7.h"
1961:CORE/core_cm4.h **** 
1962:CORE/core_cm4.h **** #endif
1963:CORE/core_cm4.h **** 
1964:CORE/core_cm4.h **** 
1965:CORE/core_cm4.h **** /* ##########################  FPU functions  #################################### */
1966:CORE/core_cm4.h **** /**
1967:CORE/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1968:CORE/core_cm4.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1969:CORE/core_cm4.h ****   \brief    Function that provides FPU type.
1970:CORE/core_cm4.h ****   @{
1971:CORE/core_cm4.h ****  */
1972:CORE/core_cm4.h **** 
1973:CORE/core_cm4.h **** /**
1974:CORE/core_cm4.h ****   \brief   get FPU type
1975:CORE/core_cm4.h ****   \details returns the FPU type
1976:CORE/core_cm4.h ****   \returns
1977:CORE/core_cm4.h ****    - \b  0: No FPU
1978:CORE/core_cm4.h ****    - \b  1: Single precision FPU
1979:CORE/core_cm4.h ****    - \b  2: Double + Single precision FPU
1980:CORE/core_cm4.h ****  */
1981:CORE/core_cm4.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1982:CORE/core_cm4.h **** {
1983:CORE/core_cm4.h ****   uint32_t mvfr0;
1984:CORE/core_cm4.h **** 
1985:CORE/core_cm4.h ****   mvfr0 = FPU->MVFR0;
1986:CORE/core_cm4.h ****   if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1987:CORE/core_cm4.h ****   {
1988:CORE/core_cm4.h ****     return 1U;           /* Single precision FPU */
1989:CORE/core_cm4.h ****   }
1990:CORE/core_cm4.h ****   else
1991:CORE/core_cm4.h ****   {
1992:CORE/core_cm4.h ****     return 0U;           /* No FPU */
1993:CORE/core_cm4.h ****   }
1994:CORE/core_cm4.h **** }
1995:CORE/core_cm4.h **** 
1996:CORE/core_cm4.h **** 
1997:CORE/core_cm4.h **** /*@} end of CMSIS_Core_FpuFunctions */
1998:CORE/core_cm4.h **** 
1999:CORE/core_cm4.h **** 
2000:CORE/core_cm4.h **** 
2001:CORE/core_cm4.h **** /* ##################################    SysTick function  ########################################
ARM GAS  /tmp/ccq54kNQ.s 			page 66


2002:CORE/core_cm4.h **** /**
2003:CORE/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
2004:CORE/core_cm4.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
2005:CORE/core_cm4.h ****   \brief    Functions that configure the System.
2006:CORE/core_cm4.h ****   @{
2007:CORE/core_cm4.h ****  */
2008:CORE/core_cm4.h **** 
2009:CORE/core_cm4.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
2010:CORE/core_cm4.h **** 
2011:CORE/core_cm4.h **** /**
2012:CORE/core_cm4.h ****   \brief   System Tick Configuration
2013:CORE/core_cm4.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
2014:CORE/core_cm4.h ****            Counter is in free running mode to generate periodic interrupts.
2015:CORE/core_cm4.h ****   \param [in]  ticks  Number of ticks between two interrupts.
2016:CORE/core_cm4.h ****   \return          0  Function succeeded.
2017:CORE/core_cm4.h ****   \return          1  Function failed.
2018:CORE/core_cm4.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
2019:CORE/core_cm4.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
2020:CORE/core_cm4.h ****            must contain a vendor-specific implementation of this function.
2021:CORE/core_cm4.h ****  */
2022:CORE/core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
 488              		.loc 2 2022 26 view .LVU124
 489              	.LBB85:
2023:CORE/core_cm4.h **** {
2024:CORE/core_cm4.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 490              		.loc 2 2024 3 view .LVU125
 491              		.loc 2 2024 14 is_stmt 0 view .LVU126
 492 0000 0138     		subs	r0, r0, #1
 493              	.LVL34:
 494              		.loc 2 2024 6 view .LVU127
 495 0002 B0F1807F 		cmp	r0, #16777216
 496 0006 0AD2     		bcs	.L26
2025:CORE/core_cm4.h ****   {
2026:CORE/core_cm4.h ****     return (1UL);                                                   /* Reload value impossible */
2027:CORE/core_cm4.h ****   }
2028:CORE/core_cm4.h **** 
2029:CORE/core_cm4.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 497              		.loc 2 2029 3 is_stmt 1 view .LVU128
 498              		.loc 2 2029 18 is_stmt 0 view .LVU129
 499 0008 064B     		ldr	r3, .L27
 500 000a 5860     		str	r0, [r3, #4]
2030:CORE/core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 501              		.loc 2 2030 3 is_stmt 1 view .LVU130
 502              	.LVL35:
 503              	.LBB86:
 504              	.LBI86:
1816:CORE/core_cm4.h **** {
 505              		.loc 2 1816 22 view .LVU131
 506              	.LBB87:
1818:CORE/core_cm4.h ****   {
 507              		.loc 2 1818 3 view .LVU132
1824:CORE/core_cm4.h ****   }
 508              		.loc 2 1824 5 view .LVU133
1824:CORE/core_cm4.h ****   }
 509              		.loc 2 1824 46 is_stmt 0 view .LVU134
 510 000c 064A     		ldr	r2, .L27+4
 511 000e F021     		movs	r1, #240
ARM GAS  /tmp/ccq54kNQ.s 			page 67


 512 0010 82F82310 		strb	r1, [r2, #35]
 513              	.LVL36:
1824:CORE/core_cm4.h ****   }
 514              		.loc 2 1824 46 view .LVU135
 515              	.LBE87:
 516              	.LBE86:
2031:CORE/core_cm4.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 517              		.loc 2 2031 3 is_stmt 1 view .LVU136
 518              		.loc 2 2031 18 is_stmt 0 view .LVU137
 519 0014 0020     		movs	r0, #0
 520              	.LVL37:
 521              		.loc 2 2031 18 view .LVU138
 522 0016 9860     		str	r0, [r3, #8]
2032:CORE/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 523              		.loc 2 2032 3 is_stmt 1 view .LVU139
 524              		.loc 2 2032 18 is_stmt 0 view .LVU140
 525 0018 0722     		movs	r2, #7
 526 001a 1A60     		str	r2, [r3]
2033:CORE/core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
2034:CORE/core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
2035:CORE/core_cm4.h ****   return (0UL);                                                     /* Function successful */
 527              		.loc 2 2035 3 is_stmt 1 view .LVU141
 528              		.loc 2 2035 10 is_stmt 0 view .LVU142
 529 001c 7047     		bx	lr
 530              	.L26:
2026:CORE/core_cm4.h ****   }
 531              		.loc 2 2026 12 view .LVU143
 532 001e 0120     		movs	r0, #1
 533              	.LVL38:
2026:CORE/core_cm4.h ****   }
 534              		.loc 2 2026 12 view .LVU144
 535              	.LBE85:
 536              	.LBE84:
 232:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 537              		.loc 1 232 1 view .LVU145
 538 0020 7047     		bx	lr
 539              	.L28:
 540 0022 00BF     		.align	2
 541              	.L27:
 542 0024 10E000E0 		.word	-536813552
 543 0028 00ED00E0 		.word	-536810240
 544              		.cfi_endproc
 545              	.LFE137:
 547              		.section	.text.HAL_MPU_Disable,"ax",%progbits
 548              		.align	1
 549              		.global	HAL_MPU_Disable
 550              		.syntax unified
 551              		.thumb
 552              		.thumb_func
 553              		.fpu fpv4-sp-d16
 555              	HAL_MPU_Disable:
 556              	.LFB138:
 233:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 234:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @}
 235:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 236:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 237:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions_Group2 Peripheral Control functions
ARM GAS  /tmp/ccq54kNQ.s 			page 68


 238:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  *  @brief   Cortex control functions 
 239:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  *
 240:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** @verbatim   
 241:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================
 242:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                       ##### Peripheral Control functions #####
 243:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================  
 244:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]
 245:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       This subsection provides a set of functions allowing to control the CORTEX
 246:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       (NVIC, SYSTICK, MPU) functionalities. 
 247:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  
 248:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       
 249:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** @endverbatim
 250:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @{
 251:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 252:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 253:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** #if (__MPU_PRESENT == 1U)
 254:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 255:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Disables the MPU
 256:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 257:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 258:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_MPU_Disable(void)
 259:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 557              		.loc 1 259 1 is_stmt 1 view -0
 558              		.cfi_startproc
 559              		@ args = 0, pretend = 0, frame = 0
 560              		@ frame_needed = 0, uses_anonymous_args = 0
 561              		@ link register save eliminated.
 260:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Make sure outstanding transfers are done */
 261:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   __DMB();
 562              		.loc 1 261 3 view .LVU147
 563              	.LBB88:
 564              	.LBI88:
 947:CORE/cmsis_gcc.h **** }
 948:CORE/cmsis_gcc.h **** 
 949:CORE/cmsis_gcc.h **** 
 950:CORE/cmsis_gcc.h **** /**
 951:CORE/cmsis_gcc.h ****   \brief   Data Memory Barrier
 952:CORE/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:CORE/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 954:CORE/cmsis_gcc.h ****  */
 955:CORE/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 565              		.loc 3 955 27 view .LVU148
 566              	.LBB89:
 956:CORE/cmsis_gcc.h **** {
 957:CORE/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 567              		.loc 3 957 3 view .LVU149
 568              		.syntax unified
 569              	@ 957 "CORE/cmsis_gcc.h" 1
 570 0000 BFF35F8F 		dmb 0xF
 571              	@ 0 "" 2
 572              		.thumb
 573              		.syntax unified
 574              	.LBE89:
 575              	.LBE88:
 262:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 263:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Disable fault exceptions */
 264:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
ARM GAS  /tmp/ccq54kNQ.s 			page 69


 576              		.loc 1 264 3 view .LVU150
 577              		.loc 1 264 14 is_stmt 0 view .LVU151
 578 0004 044A     		ldr	r2, .L30
 579 0006 536A     		ldr	r3, [r2, #36]
 580 0008 23F48033 		bic	r3, r3, #65536
 581 000c 5362     		str	r3, [r2, #36]
 265:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 266:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Disable the MPU and clear the control register*/
 267:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   MPU->CTRL = 0U;
 582              		.loc 1 267 3 is_stmt 1 view .LVU152
 583              		.loc 1 267 13 is_stmt 0 view .LVU153
 584 000e 034B     		ldr	r3, .L30+4
 585 0010 0022     		movs	r2, #0
 586 0012 5A60     		str	r2, [r3, #4]
 268:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 587              		.loc 1 268 1 view .LVU154
 588 0014 7047     		bx	lr
 589              	.L31:
 590 0016 00BF     		.align	2
 591              	.L30:
 592 0018 00ED00E0 		.word	-536810240
 593 001c 90ED00E0 		.word	-536810096
 594              		.cfi_endproc
 595              	.LFE138:
 597              		.section	.text.HAL_MPU_Enable,"ax",%progbits
 598              		.align	1
 599              		.global	HAL_MPU_Enable
 600              		.syntax unified
 601              		.thumb
 602              		.thumb_func
 603              		.fpu fpv4-sp-d16
 605              	HAL_MPU_Enable:
 606              	.LVL39:
 607              	.LFB139:
 269:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 270:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 271:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Enable the MPU.
 272:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  MPU_Control Specifies the control mode of the MPU during hard fault, 
 273:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          NMI, FAULTMASK and privileged access to the default memory 
 274:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 275:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF_NONE
 276:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *            @arg MPU_HARDFAULT_NMI
 277:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *            @arg MPU_PRIVILEGED_DEFAULT
 278:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF
 279:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 280:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 281:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_MPU_Enable(uint32_t MPU_Control)
 282:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 608              		.loc 1 282 1 is_stmt 1 view -0
 609              		.cfi_startproc
 610              		@ args = 0, pretend = 0, frame = 0
 611              		@ frame_needed = 0, uses_anonymous_args = 0
 612              		@ link register save eliminated.
 283:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Enable the MPU */
 284:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 613              		.loc 1 284 3 view .LVU156
 614              		.loc 1 284 27 is_stmt 0 view .LVU157
ARM GAS  /tmp/ccq54kNQ.s 			page 70


 615 0000 40F00100 		orr	r0, r0, #1
 616              	.LVL40:
 617              		.loc 1 284 13 view .LVU158
 618 0004 054B     		ldr	r3, .L33
 619 0006 5860     		str	r0, [r3, #4]
 285:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 286:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Enable fault exceptions */
 287:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 620              		.loc 1 287 3 is_stmt 1 view .LVU159
 621              		.loc 1 287 14 is_stmt 0 view .LVU160
 622 0008 054A     		ldr	r2, .L33+4
 623 000a 536A     		ldr	r3, [r2, #36]
 624 000c 43F48033 		orr	r3, r3, #65536
 625 0010 5362     		str	r3, [r2, #36]
 288:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 289:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Ensure MPU setting take effects */
 290:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   __DSB();
 626              		.loc 1 290 3 is_stmt 1 view .LVU161
 627              	.LBB90:
 628              	.LBI90:
 944:CORE/cmsis_gcc.h **** {
 629              		.loc 3 944 27 view .LVU162
 630              	.LBB91:
 946:CORE/cmsis_gcc.h **** }
 631              		.loc 3 946 3 view .LVU163
 632              		.syntax unified
 633              	@ 946 "CORE/cmsis_gcc.h" 1
 634 0012 BFF34F8F 		dsb 0xF
 635              	@ 0 "" 2
 636              		.thumb
 637              		.syntax unified
 638              	.LBE91:
 639              	.LBE90:
 291:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   __ISB();
 640              		.loc 1 291 3 view .LVU164
 641              	.LBB92:
 642              	.LBI92:
 933:CORE/cmsis_gcc.h **** {
 643              		.loc 3 933 27 view .LVU165
 644              	.LBB93:
 935:CORE/cmsis_gcc.h **** }
 645              		.loc 3 935 3 view .LVU166
 646              		.syntax unified
 647              	@ 935 "CORE/cmsis_gcc.h" 1
 648 0016 BFF36F8F 		isb 0xF
 649              	@ 0 "" 2
 650              		.thumb
 651              		.syntax unified
 652              	.LBE93:
 653              	.LBE92:
 292:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 654              		.loc 1 292 1 is_stmt 0 view .LVU167
 655 001a 7047     		bx	lr
 656              	.L34:
 657              		.align	2
 658              	.L33:
 659 001c 90ED00E0 		.word	-536810096
ARM GAS  /tmp/ccq54kNQ.s 			page 71


 660 0020 00ED00E0 		.word	-536810240
 661              		.cfi_endproc
 662              	.LFE139:
 664              		.section	.text.HAL_MPU_ConfigRegion,"ax",%progbits
 665              		.align	1
 666              		.global	HAL_MPU_ConfigRegion
 667              		.syntax unified
 668              		.thumb
 669              		.thumb_func
 670              		.fpu fpv4-sp-d16
 672              	HAL_MPU_ConfigRegion:
 673              	.LVL41:
 674              	.LFB140:
 293:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 294:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 295:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Initializes and configures the Region and the memory to be protected.
 296:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
 297:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                the initialization and configuration information.
 298:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 299:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 300:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
 301:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 675              		.loc 1 301 1 is_stmt 1 view -0
 676              		.cfi_startproc
 677              		@ args = 0, pretend = 0, frame = 0
 678              		@ frame_needed = 0, uses_anonymous_args = 0
 679              		@ link register save eliminated.
 302:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 303:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
 680              		.loc 1 303 3 view .LVU169
 304:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));
 681              		.loc 1 304 3 view .LVU170
 305:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 306:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Set the Region number */
 307:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   MPU->RNR = MPU_Init->Number;
 682              		.loc 1 307 3 view .LVU171
 683              		.loc 1 307 22 is_stmt 0 view .LVU172
 684 0000 4278     		ldrb	r2, [r0, #1]	@ zero_extendqisi2
 685              		.loc 1 307 12 view .LVU173
 686 0002 134B     		ldr	r3, .L38
 687 0004 9A60     		str	r2, [r3, #8]
 308:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 309:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   if ((MPU_Init->Enable) != RESET)
 688              		.loc 1 309 3 is_stmt 1 view .LVU174
 689              		.loc 1 309 16 is_stmt 0 view .LVU175
 690 0006 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 691              		.loc 1 309 6 view .LVU176
 692 0008 EBB1     		cbz	r3, .L36
 310:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   {
 311:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     /* Check the parameters */
 312:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec));
 693              		.loc 1 312 5 is_stmt 1 view .LVU177
 313:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission));
 694              		.loc 1 313 5 view .LVU178
 314:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField));
 695              		.loc 1 314 5 view .LVU179
 315:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable));
ARM GAS  /tmp/ccq54kNQ.s 			page 72


 696              		.loc 1 315 5 view .LVU180
 316:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
 697              		.loc 1 316 5 view .LVU181
 317:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
 698              		.loc 1 317 5 view .LVU182
 318:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
 699              		.loc 1 318 5 view .LVU183
 319:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
 700              		.loc 1 319 5 view .LVU184
 320:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     
 321:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RBAR = MPU_Init->BaseAddress;
 701              		.loc 1 321 5 view .LVU185
 702              		.loc 1 321 25 is_stmt 0 view .LVU186
 703 000a 4368     		ldr	r3, [r0, #4]
 704              		.loc 1 321 15 view .LVU187
 705 000c 104A     		ldr	r2, .L38
 706 000e D360     		str	r3, [r2, #12]
 322:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 707              		.loc 1 322 5 is_stmt 1 view .LVU188
 708              		.loc 1 322 36 is_stmt 0 view .LVU189
 709 0010 017B     		ldrb	r1, [r0, #12]	@ zero_extendqisi2
 323:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 710              		.loc 1 323 36 view .LVU190
 711 0012 C37A     		ldrb	r3, [r0, #11]	@ zero_extendqisi2
 712              		.loc 1 323 62 view .LVU191
 713 0014 1B06     		lsls	r3, r3, #24
 322:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 714              		.loc 1 322 84 view .LVU192
 715 0016 43EA0173 		orr	r3, r3, r1, lsl #28
 324:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 716              		.loc 1 324 36 view .LVU193
 717 001a 817A     		ldrb	r1, [r0, #10]	@ zero_extendqisi2
 323:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 718              		.loc 1 323 84 view .LVU194
 719 001c 43EAC143 		orr	r3, r3, r1, lsl #19
 325:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 720              		.loc 1 325 36 view .LVU195
 721 0020 417B     		ldrb	r1, [r0, #13]	@ zero_extendqisi2
 324:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 722              		.loc 1 324 84 view .LVU196
 723 0022 43EA8143 		orr	r3, r3, r1, lsl #18
 326:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 724              		.loc 1 326 36 view .LVU197
 725 0026 817B     		ldrb	r1, [r0, #14]	@ zero_extendqisi2
 325:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 726              		.loc 1 325 84 view .LVU198
 727 0028 43EA4143 		orr	r3, r3, r1, lsl #17
 327:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 728              		.loc 1 327 36 view .LVU199
 729 002c C17B     		ldrb	r1, [r0, #15]	@ zero_extendqisi2
 326:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 730              		.loc 1 326 84 view .LVU200
 731 002e 43EA0143 		orr	r3, r3, r1, lsl #16
 328:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 732              		.loc 1 328 36 view .LVU201
 733 0032 417A     		ldrb	r1, [r0, #9]	@ zero_extendqisi2
 327:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
ARM GAS  /tmp/ccq54kNQ.s 			page 73


 734              		.loc 1 327 84 view .LVU202
 735 0034 43EA0123 		orr	r3, r3, r1, lsl #8
 329:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 736              		.loc 1 329 36 view .LVU203
 737 0038 017A     		ldrb	r1, [r0, #8]	@ zero_extendqisi2
 328:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 738              		.loc 1 328 84 view .LVU204
 739 003a 43EA4103 		orr	r3, r3, r1, lsl #1
 330:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 740              		.loc 1 330 36 view .LVU205
 741 003e 0178     		ldrb	r1, [r0]	@ zero_extendqisi2
 329:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 742              		.loc 1 329 84 view .LVU206
 743 0040 0B43     		orrs	r3, r3, r1
 322:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 744              		.loc 1 322 15 view .LVU207
 745 0042 1361     		str	r3, [r2, #16]
 746 0044 7047     		bx	lr
 747              	.L36:
 331:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 332:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   else
 333:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   {
 334:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RBAR = 0x00U;
 748              		.loc 1 334 5 is_stmt 1 view .LVU208
 749              		.loc 1 334 15 is_stmt 0 view .LVU209
 750 0046 024B     		ldr	r3, .L38
 751 0048 0022     		movs	r2, #0
 752 004a DA60     		str	r2, [r3, #12]
 335:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RASR = 0x00U;
 753              		.loc 1 335 5 is_stmt 1 view .LVU210
 754              		.loc 1 335 15 is_stmt 0 view .LVU211
 755 004c 1A61     		str	r2, [r3, #16]
 336:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 337:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 756              		.loc 1 337 1 view .LVU212
 757 004e 7047     		bx	lr
 758              	.L39:
 759              		.align	2
 760              	.L38:
 761 0050 90ED00E0 		.word	-536810096
 762              		.cfi_endproc
 763              	.LFE140:
 765              		.section	.text.HAL_NVIC_GetPriorityGrouping,"ax",%progbits
 766              		.align	1
 767              		.global	HAL_NVIC_GetPriorityGrouping
 768              		.syntax unified
 769              		.thumb
 770              		.thumb_func
 771              		.fpu fpv4-sp-d16
 773              	HAL_NVIC_GetPriorityGrouping:
 774              	.LFB141:
 338:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** #endif /* __MPU_PRESENT */
 339:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 340:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 341:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Gets the priority grouping field from the NVIC Interrupt Controller.
 342:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
 343:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
ARM GAS  /tmp/ccq54kNQ.s 			page 74


 344:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPriorityGrouping(void)
 345:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 775              		.loc 1 345 1 is_stmt 1 view -0
 776              		.cfi_startproc
 777              		@ args = 0, pretend = 0, frame = 0
 778              		@ frame_needed = 0, uses_anonymous_args = 0
 779              		@ link register save eliminated.
 346:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Get the PRIGROUP[10:8] field value */
 347:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   return NVIC_GetPriorityGrouping();
 780              		.loc 1 347 3 view .LVU214
 781              	.LBB94:
 782              	.LBI94:
1676:CORE/core_cm4.h **** {
 783              		.loc 2 1676 26 view .LVU215
 784              	.LBB95:
1678:CORE/core_cm4.h **** }
 785              		.loc 2 1678 3 view .LVU216
1678:CORE/core_cm4.h **** }
 786              		.loc 2 1678 26 is_stmt 0 view .LVU217
 787 0000 024B     		ldr	r3, .L41
 788 0002 D868     		ldr	r0, [r3, #12]
 789              	.LBE95:
 790              	.LBE94:
 348:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 791              		.loc 1 348 1 view .LVU218
 792 0004 C0F30220 		ubfx	r0, r0, #8, #3
 793 0008 7047     		bx	lr
 794              	.L42:
 795 000a 00BF     		.align	2
 796              	.L41:
 797 000c 00ED00E0 		.word	-536810240
 798              		.cfi_endproc
 799              	.LFE141:
 801              		.section	.text.HAL_NVIC_GetPriority,"ax",%progbits
 802              		.align	1
 803              		.global	HAL_NVIC_GetPriority
 804              		.syntax unified
 805              		.thumb
 806              		.thumb_func
 807              		.fpu fpv4-sp-d16
 809              	HAL_NVIC_GetPriority:
 810              	.LVL42:
 811              	.LFB142:
 349:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 350:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 351:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Gets the priority of an interrupt.
 352:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 353:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 354:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 355:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param   PriorityGroup the priority grouping bits length.
 356:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 357:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_0: 0 bits for preemption priority
 358:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                      4 bits for subpriority
 359:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_1: 1 bits for preemption priority
 360:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                      3 bits for subpriority
 361:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_2: 2 bits for preemption priority
 362:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                      2 bits for subpriority
ARM GAS  /tmp/ccq54kNQ.s 			page 75


 363:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_3: 3 bits for preemption priority
 364:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                      1 bits for subpriority
 365:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_4: 4 bits for preemption priority
 366:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                      0 bits for subpriority
 367:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  pPreemptPriority Pointer on the Preemptive priority value (starting from 0).
 368:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  pSubPriority Pointer on the Subpriority value (starting from 0).
 369:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 370:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 371:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint3
 372:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 812              		.loc 1 372 1 is_stmt 1 view -0
 813              		.cfi_startproc
 814              		@ args = 0, pretend = 0, frame = 0
 815              		@ frame_needed = 0, uses_anonymous_args = 0
 816              		@ link register save eliminated.
 817              		.loc 1 372 1 is_stmt 0 view .LVU220
 818 0000 70B4     		push	{r4, r5, r6}
 819              	.LCFI3:
 820              		.cfi_def_cfa_offset 12
 821              		.cfi_offset 4, -12
 822              		.cfi_offset 5, -8
 823              		.cfi_offset 6, -4
 373:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 374:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 824              		.loc 1 374 3 is_stmt 1 view .LVU221
 375:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  /* Get priority for Cortex-M system or device specific interrupts */
 376:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
 825              		.loc 1 376 3 view .LVU222
 826              	.LVL43:
 827              	.LBB96:
 828              	.LBI96:
1838:CORE/core_cm4.h **** {
 829              		.loc 2 1838 26 view .LVU223
 830              	.LBB97:
1841:CORE/core_cm4.h ****   {
 831              		.loc 2 1841 3 view .LVU224
1841:CORE/core_cm4.h ****   {
 832              		.loc 2 1841 6 is_stmt 0 view .LVU225
 833 0002 0028     		cmp	r0, #0
 834              	.LVL44:
1841:CORE/core_cm4.h ****   {
 835              		.loc 2 1841 6 view .LVU226
 836 0004 21DB     		blt	.L44
1843:CORE/core_cm4.h ****   }
 837              		.loc 2 1843 5 is_stmt 1 view .LVU227
1843:CORE/core_cm4.h ****   }
 838              		.loc 2 1843 31 is_stmt 0 view .LVU228
 839 0006 00F16040 		add	r0, r0, #-536870912
 840 000a 00F56140 		add	r0, r0, #57600
 841 000e 90F80003 		ldrb	r0, [r0, #768]	@ zero_extendqisi2
1843:CORE/core_cm4.h ****   }
 842              		.loc 2 1843 64 view .LVU229
 843 0012 0009     		lsrs	r0, r0, #4
 844              	.L45:
 845              	.LVL45:
1843:CORE/core_cm4.h ****   }
 846              		.loc 2 1843 64 view .LVU230
ARM GAS  /tmp/ccq54kNQ.s 			page 76


 847              	.LBE97:
 848              	.LBE96:
 849              	.LBB99:
 850              	.LBI99:
1890:CORE/core_cm4.h **** {
 851              		.loc 2 1890 22 is_stmt 1 view .LVU231
 852              	.LBB100:
1892:CORE/core_cm4.h ****   uint32_t PreemptPriorityBits;
 853              		.loc 2 1892 3 view .LVU232
1892:CORE/core_cm4.h ****   uint32_t PreemptPriorityBits;
 854              		.loc 2 1892 12 is_stmt 0 view .LVU233
 855 0014 01F00701 		and	r1, r1, #7
 856              	.LVL46:
1893:CORE/core_cm4.h ****   uint32_t SubPriorityBits;
 857              		.loc 2 1893 3 is_stmt 1 view .LVU234
1894:CORE/core_cm4.h **** 
 858              		.loc 2 1894 3 view .LVU235
1896:CORE/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 859              		.loc 2 1896 3 view .LVU236
1896:CORE/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 860              		.loc 2 1896 31 is_stmt 0 view .LVU237
 861 0018 C1F10704 		rsb	r4, r1, #7
1896:CORE/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 862              		.loc 2 1896 23 view .LVU238
 863 001c 042C     		cmp	r4, #4
 864 001e 28BF     		it	cs
 865 0020 0424     		movcs	r4, #4
 866              	.LVL47:
1897:CORE/core_cm4.h **** 
 867              		.loc 2 1897 3 is_stmt 1 view .LVU239
1897:CORE/core_cm4.h **** 
 868              		.loc 2 1897 44 is_stmt 0 view .LVU240
 869 0022 0D1D     		adds	r5, r1, #4
1897:CORE/core_cm4.h **** 
 870              		.loc 2 1897 109 view .LVU241
 871 0024 062D     		cmp	r5, #6
 872 0026 16D9     		bls	.L47
 873 0028 0339     		subs	r1, r1, #3
 874              	.LVL48:
 875              	.L46:
1899:CORE/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 876              		.loc 2 1899 3 is_stmt 1 view .LVU242
1899:CORE/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 877              		.loc 2 1899 33 is_stmt 0 view .LVU243
 878 002a 20FA01F6 		lsr	r6, r0, r1
1899:CORE/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 879              		.loc 2 1899 53 view .LVU244
 880 002e 4FF0FF35 		mov	r5, #-1
 881              	.LVL49:
1899:CORE/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 882              		.loc 2 1899 53 view .LVU245
 883 0032 05FA04F4 		lsl	r4, r5, r4
 884              	.LVL50:
1899:CORE/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 885              		.loc 2 1899 53 view .LVU246
 886 0036 26EA0404 		bic	r4, r6, r4
1899:CORE/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
ARM GAS  /tmp/ccq54kNQ.s 			page 77


 887              		.loc 2 1899 21 view .LVU247
 888 003a 1460     		str	r4, [r2]
1900:CORE/core_cm4.h **** }
 889              		.loc 2 1900 3 is_stmt 1 view .LVU248
1900:CORE/core_cm4.h **** }
 890              		.loc 2 1900 53 is_stmt 0 view .LVU249
 891 003c 05FA01F1 		lsl	r1, r5, r1
 892              	.LVL51:
1900:CORE/core_cm4.h **** }
 893              		.loc 2 1900 53 view .LVU250
 894 0040 20EA0100 		bic	r0, r0, r1
 895              	.LVL52:
1900:CORE/core_cm4.h **** }
 896              		.loc 2 1900 21 view .LVU251
 897 0044 1860     		str	r0, [r3]
 898              	.LVL53:
1900:CORE/core_cm4.h **** }
 899              		.loc 2 1900 21 view .LVU252
 900              	.LBE100:
 901              	.LBE99:
 377:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 902              		.loc 1 377 1 view .LVU253
 903 0046 70BC     		pop	{r4, r5, r6}
 904              	.LCFI4:
 905              		.cfi_remember_state
 906              		.cfi_restore 6
 907              		.cfi_restore 5
 908              		.cfi_restore 4
 909              		.cfi_def_cfa_offset 0
 910 0048 7047     		bx	lr
 911              	.LVL54:
 912              	.L44:
 913              	.LCFI5:
 914              		.cfi_restore_state
 915              	.LBB102:
 916              	.LBB98:
1847:CORE/core_cm4.h ****   }
 917              		.loc 2 1847 5 is_stmt 1 view .LVU254
1847:CORE/core_cm4.h ****   }
 918              		.loc 2 1847 50 is_stmt 0 view .LVU255
 919 004a 00F00F00 		and	r0, r0, #15
1847:CORE/core_cm4.h ****   }
 920              		.loc 2 1847 31 view .LVU256
 921 004e 034C     		ldr	r4, .L49
 922 0050 205C     		ldrb	r0, [r4, r0]	@ zero_extendqisi2
1847:CORE/core_cm4.h ****   }
 923              		.loc 2 1847 64 view .LVU257
 924 0052 0009     		lsrs	r0, r0, #4
 925 0054 DEE7     		b	.L45
 926              	.LVL55:
 927              	.L47:
1847:CORE/core_cm4.h ****   }
 928              		.loc 2 1847 64 view .LVU258
 929              	.LBE98:
 930              	.LBE102:
 931              	.LBB103:
 932              	.LBB101:
ARM GAS  /tmp/ccq54kNQ.s 			page 78


1897:CORE/core_cm4.h **** 
 933              		.loc 2 1897 109 view .LVU259
 934 0056 0021     		movs	r1, #0
 935              	.LVL56:
1897:CORE/core_cm4.h **** 
 936              		.loc 2 1897 109 view .LVU260
 937 0058 E7E7     		b	.L46
 938              	.L50:
 939 005a 00BF     		.align	2
 940              	.L49:
 941 005c 14ED00E0 		.word	-536810220
 942              	.LBE101:
 943              	.LBE103:
 944              		.cfi_endproc
 945              	.LFE142:
 947              		.section	.text.HAL_NVIC_SetPendingIRQ,"ax",%progbits
 948              		.align	1
 949              		.global	HAL_NVIC_SetPendingIRQ
 950              		.syntax unified
 951              		.thumb
 952              		.thumb_func
 953              		.fpu fpv4-sp-d16
 955              	HAL_NVIC_SetPendingIRQ:
 956              	.LVL57:
 957              	.LFB143:
 378:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 379:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 380:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Sets Pending bit of an external interrupt.
 381:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number
 382:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 383:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 384:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 385:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 386:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
 387:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 958              		.loc 1 387 1 is_stmt 1 view -0
 959              		.cfi_startproc
 960              		@ args = 0, pretend = 0, frame = 0
 961              		@ frame_needed = 0, uses_anonymous_args = 0
 962              		@ link register save eliminated.
 388:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 389:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 963              		.loc 1 389 3 view .LVU262
 390:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 391:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Set interrupt pending */
 392:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_SetPendingIRQ(IRQn);
 964              		.loc 1 392 3 view .LVU263
 965              	.LBB104:
 966              	.LBI104:
1762:CORE/core_cm4.h **** {
 967              		.loc 2 1762 22 view .LVU264
 968              	.LBB105:
1764:CORE/core_cm4.h ****   {
 969              		.loc 2 1764 3 view .LVU265
1764:CORE/core_cm4.h ****   {
 970              		.loc 2 1764 6 is_stmt 0 view .LVU266
 971 0000 0028     		cmp	r0, #0
ARM GAS  /tmp/ccq54kNQ.s 			page 79


 972              	.LVL58:
1764:CORE/core_cm4.h ****   {
 973              		.loc 2 1764 6 view .LVU267
 974 0002 08DB     		blt	.L51
1766:CORE/core_cm4.h ****   }
 975              		.loc 2 1766 5 is_stmt 1 view .LVU268
1766:CORE/core_cm4.h ****   }
 976              		.loc 2 1766 81 is_stmt 0 view .LVU269
 977 0004 00F01F02 		and	r2, r0, #31
1766:CORE/core_cm4.h ****   }
 978              		.loc 2 1766 34 view .LVU270
 979 0008 4009     		lsrs	r0, r0, #5
1766:CORE/core_cm4.h ****   }
 980              		.loc 2 1766 45 view .LVU271
 981 000a 0123     		movs	r3, #1
 982 000c 9340     		lsls	r3, r3, r2
1766:CORE/core_cm4.h ****   }
 983              		.loc 2 1766 43 view .LVU272
 984 000e 4030     		adds	r0, r0, #64
 985 0010 014A     		ldr	r2, .L53
 986 0012 42F82030 		str	r3, [r2, r0, lsl #2]
 987              	.LVL59:
 988              	.L51:
1766:CORE/core_cm4.h ****   }
 989              		.loc 2 1766 43 view .LVU273
 990              	.LBE105:
 991              	.LBE104:
 393:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 992              		.loc 1 393 1 view .LVU274
 993 0016 7047     		bx	lr
 994              	.L54:
 995              		.align	2
 996              	.L53:
 997 0018 00E100E0 		.word	-536813312
 998              		.cfi_endproc
 999              	.LFE143:
 1001              		.section	.text.HAL_NVIC_GetPendingIRQ,"ax",%progbits
 1002              		.align	1
 1003              		.global	HAL_NVIC_GetPendingIRQ
 1004              		.syntax unified
 1005              		.thumb
 1006              		.thumb_func
 1007              		.fpu fpv4-sp-d16
 1009              	HAL_NVIC_GetPendingIRQ:
 1010              	.LVL60:
 1011              	.LFB144:
 394:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 395:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 396:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Gets Pending Interrupt (reads the pending register in the NVIC 
 397:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         and returns the pending bit for the specified interrupt).
 398:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 399:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          This parameter can be an enumerator of IRQn_Type enumeration
 400:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 401:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 402:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 403:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 404:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
ARM GAS  /tmp/ccq54kNQ.s 			page 80


 405:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1012              		.loc 1 405 1 is_stmt 1 view -0
 1013              		.cfi_startproc
 1014              		@ args = 0, pretend = 0, frame = 0
 1015              		@ frame_needed = 0, uses_anonymous_args = 0
 1016              		@ link register save eliminated.
 406:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 407:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 1017              		.loc 1 407 3 view .LVU276
 408:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 409:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Return 1 if pending else 0 */
 410:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   return NVIC_GetPendingIRQ(IRQn);
 1018              		.loc 1 410 3 view .LVU277
 1019              	.LBB106:
 1020              	.LBI106:
1743:CORE/core_cm4.h **** {
 1021              		.loc 2 1743 26 view .LVU278
 1022              	.LBB107:
1745:CORE/core_cm4.h ****   {
 1023              		.loc 2 1745 3 view .LVU279
1745:CORE/core_cm4.h ****   {
 1024              		.loc 2 1745 6 is_stmt 0 view .LVU280
 1025 0000 0028     		cmp	r0, #0
 1026              	.LVL61:
1745:CORE/core_cm4.h ****   {
 1027              		.loc 2 1745 6 view .LVU281
 1028 0002 0BDB     		blt	.L57
1747:CORE/core_cm4.h ****   }
 1029              		.loc 2 1747 5 is_stmt 1 view .LVU282
1747:CORE/core_cm4.h ****   }
 1030              		.loc 2 1747 54 is_stmt 0 view .LVU283
 1031 0004 4309     		lsrs	r3, r0, #5
1747:CORE/core_cm4.h ****   }
 1032              		.loc 2 1747 35 view .LVU284
 1033 0006 4033     		adds	r3, r3, #64
 1034 0008 054A     		ldr	r2, .L58
 1035 000a 52F82330 		ldr	r3, [r2, r3, lsl #2]
1747:CORE/core_cm4.h ****   }
 1036              		.loc 2 1747 91 view .LVU285
 1037 000e 00F01F00 		and	r0, r0, #31
1747:CORE/core_cm4.h ****   }
 1038              		.loc 2 1747 103 view .LVU286
 1039 0012 23FA00F0 		lsr	r0, r3, r0
1747:CORE/core_cm4.h ****   }
 1040              		.loc 2 1747 12 view .LVU287
 1041 0016 00F00100 		and	r0, r0, #1
 1042 001a 7047     		bx	lr
 1043              	.L57:
1751:CORE/core_cm4.h ****   }
 1044              		.loc 2 1751 11 view .LVU288
 1045 001c 0020     		movs	r0, #0
 1046              	.LVL62:
1751:CORE/core_cm4.h ****   }
 1047              		.loc 2 1751 11 view .LVU289
 1048              	.LBE107:
 1049              	.LBE106:
 411:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
ARM GAS  /tmp/ccq54kNQ.s 			page 81


 1050              		.loc 1 411 1 view .LVU290
 1051 001e 7047     		bx	lr
 1052              	.L59:
 1053              		.align	2
 1054              	.L58:
 1055 0020 00E100E0 		.word	-536813312
 1056              		.cfi_endproc
 1057              	.LFE144:
 1059              		.section	.text.HAL_NVIC_ClearPendingIRQ,"ax",%progbits
 1060              		.align	1
 1061              		.global	HAL_NVIC_ClearPendingIRQ
 1062              		.syntax unified
 1063              		.thumb
 1064              		.thumb_func
 1065              		.fpu fpv4-sp-d16
 1067              	HAL_NVIC_ClearPendingIRQ:
 1068              	.LVL63:
 1069              	.LFB145:
 412:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 413:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 414:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Clears the pending bit of an external interrupt.
 415:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 416:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 417:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 418:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 419:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 420:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 421:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1070              		.loc 1 421 1 is_stmt 1 view -0
 1071              		.cfi_startproc
 1072              		@ args = 0, pretend = 0, frame = 0
 1073              		@ frame_needed = 0, uses_anonymous_args = 0
 1074              		@ link register save eliminated.
 422:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 423:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 1075              		.loc 1 423 3 view .LVU292
 424:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 425:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Clear pending interrupt */
 426:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_ClearPendingIRQ(IRQn);
 1076              		.loc 1 426 3 view .LVU293
 1077              	.LBB108:
 1078              	.LBI108:
1777:CORE/core_cm4.h **** {
 1079              		.loc 2 1777 22 view .LVU294
 1080              	.LBB109:
1779:CORE/core_cm4.h ****   {
 1081              		.loc 2 1779 3 view .LVU295
1779:CORE/core_cm4.h ****   {
 1082              		.loc 2 1779 6 is_stmt 0 view .LVU296
 1083 0000 0028     		cmp	r0, #0
 1084              	.LVL64:
1779:CORE/core_cm4.h ****   {
 1085              		.loc 2 1779 6 view .LVU297
 1086 0002 08DB     		blt	.L60
1781:CORE/core_cm4.h ****   }
 1087              		.loc 2 1781 5 is_stmt 1 view .LVU298
1781:CORE/core_cm4.h ****   }
ARM GAS  /tmp/ccq54kNQ.s 			page 82


 1088              		.loc 2 1781 81 is_stmt 0 view .LVU299
 1089 0004 00F01F02 		and	r2, r0, #31
1781:CORE/core_cm4.h ****   }
 1090              		.loc 2 1781 34 view .LVU300
 1091 0008 4009     		lsrs	r0, r0, #5
1781:CORE/core_cm4.h ****   }
 1092              		.loc 2 1781 45 view .LVU301
 1093 000a 0123     		movs	r3, #1
 1094 000c 9340     		lsls	r3, r3, r2
1781:CORE/core_cm4.h ****   }
 1095              		.loc 2 1781 43 view .LVU302
 1096 000e 6030     		adds	r0, r0, #96
 1097 0010 014A     		ldr	r2, .L62
 1098 0012 42F82030 		str	r3, [r2, r0, lsl #2]
 1099              	.LVL65:
 1100              	.L60:
1781:CORE/core_cm4.h ****   }
 1101              		.loc 2 1781 43 view .LVU303
 1102              	.LBE109:
 1103              	.LBE108:
 427:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1104              		.loc 1 427 1 view .LVU304
 1105 0016 7047     		bx	lr
 1106              	.L63:
 1107              		.align	2
 1108              	.L62:
 1109 0018 00E100E0 		.word	-536813312
 1110              		.cfi_endproc
 1111              	.LFE145:
 1113              		.section	.text.HAL_NVIC_GetActive,"ax",%progbits
 1114              		.align	1
 1115              		.global	HAL_NVIC_GetActive
 1116              		.syntax unified
 1117              		.thumb
 1118              		.thumb_func
 1119              		.fpu fpv4-sp-d16
 1121              	HAL_NVIC_GetActive:
 1122              	.LVL66:
 1123              	.LFB146:
 428:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 429:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 430:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief Gets active interrupt ( reads the active register in NVIC and returns the active bit).
 431:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param IRQn External interrupt number
 432:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 433:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 434:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 435:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 436:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 437:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
 438:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1124              		.loc 1 438 1 is_stmt 1 view -0
 1125              		.cfi_startproc
 1126              		@ args = 0, pretend = 0, frame = 0
 1127              		@ frame_needed = 0, uses_anonymous_args = 0
 1128              		@ link register save eliminated.
 439:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 440:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
ARM GAS  /tmp/ccq54kNQ.s 			page 83


 1129              		.loc 1 440 3 view .LVU306
 441:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 442:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Return 1 if active else 0 */
 443:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   return NVIC_GetActive(IRQn);
 1130              		.loc 1 443 3 view .LVU307
 1131              	.LBB110:
 1132              	.LBI110:
1794:CORE/core_cm4.h **** {
 1133              		.loc 2 1794 26 view .LVU308
 1134              	.LBB111:
1796:CORE/core_cm4.h ****   {
 1135              		.loc 2 1796 3 view .LVU309
1796:CORE/core_cm4.h ****   {
 1136              		.loc 2 1796 6 is_stmt 0 view .LVU310
 1137 0000 0028     		cmp	r0, #0
 1138              	.LVL67:
1796:CORE/core_cm4.h ****   {
 1139              		.loc 2 1796 6 view .LVU311
 1140 0002 0BDB     		blt	.L66
1798:CORE/core_cm4.h ****   }
 1141              		.loc 2 1798 5 is_stmt 1 view .LVU312
1798:CORE/core_cm4.h ****   }
 1142              		.loc 2 1798 54 is_stmt 0 view .LVU313
 1143 0004 4309     		lsrs	r3, r0, #5
1798:CORE/core_cm4.h ****   }
 1144              		.loc 2 1798 35 view .LVU314
 1145 0006 8033     		adds	r3, r3, #128
 1146 0008 054A     		ldr	r2, .L67
 1147 000a 52F82330 		ldr	r3, [r2, r3, lsl #2]
1798:CORE/core_cm4.h ****   }
 1148              		.loc 2 1798 91 view .LVU315
 1149 000e 00F01F00 		and	r0, r0, #31
1798:CORE/core_cm4.h ****   }
 1150              		.loc 2 1798 103 view .LVU316
 1151 0012 23FA00F0 		lsr	r0, r3, r0
1798:CORE/core_cm4.h ****   }
 1152              		.loc 2 1798 12 view .LVU317
 1153 0016 00F00100 		and	r0, r0, #1
 1154 001a 7047     		bx	lr
 1155              	.L66:
1802:CORE/core_cm4.h ****   }
 1156              		.loc 2 1802 11 view .LVU318
 1157 001c 0020     		movs	r0, #0
 1158              	.LVL68:
1802:CORE/core_cm4.h ****   }
 1159              		.loc 2 1802 11 view .LVU319
 1160              	.LBE111:
 1161              	.LBE110:
 444:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1162              		.loc 1 444 1 view .LVU320
 1163 001e 7047     		bx	lr
 1164              	.L68:
 1165              		.align	2
 1166              	.L67:
 1167 0020 00E100E0 		.word	-536813312
 1168              		.cfi_endproc
 1169              	.LFE146:
ARM GAS  /tmp/ccq54kNQ.s 			page 84


 1171              		.section	.text.HAL_SYSTICK_CLKSourceConfig,"ax",%progbits
 1172              		.align	1
 1173              		.global	HAL_SYSTICK_CLKSourceConfig
 1174              		.syntax unified
 1175              		.thumb
 1176              		.thumb_func
 1177              		.fpu fpv4-sp-d16
 1179              	HAL_SYSTICK_CLKSourceConfig:
 1180              	.LVL69:
 1181              	.LFB147:
 445:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 446:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 447:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Configures the SysTick clock source.
 448:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  CLKSource specifies the SysTick clock source.
 449:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 450:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock 
 451:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
 452:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 453:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 454:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
 455:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1182              		.loc 1 455 1 is_stmt 1 view -0
 1183              		.cfi_startproc
 1184              		@ args = 0, pretend = 0, frame = 0
 1185              		@ frame_needed = 0, uses_anonymous_args = 0
 1186              		@ link register save eliminated.
 456:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 457:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 1187              		.loc 1 457 3 view .LVU322
 458:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 1188              		.loc 1 458 3 view .LVU323
 1189              		.loc 1 458 6 is_stmt 0 view .LVU324
 1190 0000 0428     		cmp	r0, #4
 1191 0002 05D0     		beq	.L72
 459:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   {
 460:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 461:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 462:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   else
 463:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   {
 464:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 1192              		.loc 1 464 5 is_stmt 1 view .LVU325
 1193              		.loc 1 464 19 is_stmt 0 view .LVU326
 1194 0004 054A     		ldr	r2, .L73
 1195 0006 1368     		ldr	r3, [r2]
 1196 0008 23F00403 		bic	r3, r3, #4
 1197 000c 1360     		str	r3, [r2]
 465:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 466:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1198              		.loc 1 466 1 view .LVU327
 1199 000e 7047     		bx	lr
 1200              	.L72:
 460:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 1201              		.loc 1 460 5 is_stmt 1 view .LVU328
 460:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 1202              		.loc 1 460 19 is_stmt 0 view .LVU329
 1203 0010 024A     		ldr	r2, .L73
 1204 0012 1368     		ldr	r3, [r2]
ARM GAS  /tmp/ccq54kNQ.s 			page 85


 1205 0014 43F00403 		orr	r3, r3, #4
 1206 0018 1360     		str	r3, [r2]
 1207 001a 7047     		bx	lr
 1208              	.L74:
 1209              		.align	2
 1210              	.L73:
 1211 001c 10E000E0 		.word	-536813552
 1212              		.cfi_endproc
 1213              	.LFE147:
 1215              		.section	.text.HAL_SYSTICK_Callback,"ax",%progbits
 1216              		.align	1
 1217              		.weak	HAL_SYSTICK_Callback
 1218              		.syntax unified
 1219              		.thumb
 1220              		.thumb_func
 1221              		.fpu fpv4-sp-d16
 1223              	HAL_SYSTICK_Callback:
 1224              	.LFB149:
 467:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 468:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 469:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  This function handles SYSTICK interrupt request.
 470:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 471:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 472:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_SYSTICK_IRQHandler(void)
 473:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 474:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 475:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 476:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 477:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 478:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  SYSTICK callback.
 479:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 480:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 481:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** __weak void HAL_SYSTICK_Callback(void)
 482:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 1225              		.loc 1 482 1 is_stmt 1 view -0
 1226              		.cfi_startproc
 1227              		@ args = 0, pretend = 0, frame = 0
 1228              		@ frame_needed = 0, uses_anonymous_args = 0
 1229              		@ link register save eliminated.
 483:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 484:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****             the HAL_SYSTICK_Callback could be implemented in the user file
 485:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    */
 486:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1230              		.loc 1 486 1 view .LVU331
 1231 0000 7047     		bx	lr
 1232              		.cfi_endproc
 1233              	.LFE149:
 1235              		.section	.text.HAL_SYSTICK_IRQHandler,"ax",%progbits
 1236              		.align	1
 1237              		.global	HAL_SYSTICK_IRQHandler
 1238              		.syntax unified
 1239              		.thumb
 1240              		.thumb_func
 1241              		.fpu fpv4-sp-d16
 1243              	HAL_SYSTICK_IRQHandler:
 1244              	.LFB148:
 473:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
ARM GAS  /tmp/ccq54kNQ.s 			page 86


 1245              		.loc 1 473 1 view -0
 1246              		.cfi_startproc
 1247              		@ args = 0, pretend = 0, frame = 0
 1248              		@ frame_needed = 0, uses_anonymous_args = 0
 1249 0000 08B5     		push	{r3, lr}
 1250              	.LCFI6:
 1251              		.cfi_def_cfa_offset 8
 1252              		.cfi_offset 3, -8
 1253              		.cfi_offset 14, -4
 474:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 1254              		.loc 1 474 3 view .LVU333
 1255 0002 FFF7FEFF 		bl	HAL_SYSTICK_Callback
 1256              	.LVL70:
 475:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 1257              		.loc 1 475 1 is_stmt 0 view .LVU334
 1258 0006 08BD     		pop	{r3, pc}
 1259              		.cfi_endproc
 1260              	.LFE148:
 1262              		.text
 1263              	.Letext0:
 1264              		.file 4 "USER/stm32f407xx.h"
 1265              		.file 5 "/opt/gcc_arm/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_typ
 1266              		.file 6 "/opt/gcc_arm/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_stdint.h"
 1267              		.file 7 "USER/system_stm32f4xx.h"
 1268              		.file 8 "USER/stm32f4xx.h"
 1269              		.file 9 "HALLIB/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/ccq54kNQ.s 			page 87


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_cortex.c
     /tmp/ccq54kNQ.s:18     .text.HAL_NVIC_SetPriorityGrouping:0000000000000000 $t
     /tmp/ccq54kNQ.s:26     .text.HAL_NVIC_SetPriorityGrouping:0000000000000000 HAL_NVIC_SetPriorityGrouping
     /tmp/ccq54kNQ.s:82     .text.HAL_NVIC_SetPriorityGrouping:0000000000000020 $d
     /tmp/ccq54kNQ.s:87     .text.HAL_NVIC_SetPriority:0000000000000000 $t
     /tmp/ccq54kNQ.s:94     .text.HAL_NVIC_SetPriority:0000000000000000 HAL_NVIC_SetPriority
     /tmp/ccq54kNQ.s:247    .text.HAL_NVIC_SetPriority:0000000000000060 $d
     /tmp/ccq54kNQ.s:253    .text.HAL_NVIC_EnableIRQ:0000000000000000 $t
     /tmp/ccq54kNQ.s:260    .text.HAL_NVIC_EnableIRQ:0000000000000000 HAL_NVIC_EnableIRQ
     /tmp/ccq54kNQ.s:301    .text.HAL_NVIC_EnableIRQ:0000000000000018 $d
     /tmp/ccq54kNQ.s:306    .text.HAL_NVIC_DisableIRQ:0000000000000000 $t
     /tmp/ccq54kNQ.s:313    .text.HAL_NVIC_DisableIRQ:0000000000000000 HAL_NVIC_DisableIRQ
     /tmp/ccq54kNQ.s:384    .text.HAL_NVIC_DisableIRQ:0000000000000020 $d
     /tmp/ccq54kNQ.s:389    .text.HAL_NVIC_SystemReset:0000000000000000 $t
     /tmp/ccq54kNQ.s:396    .text.HAL_NVIC_SystemReset:0000000000000000 HAL_NVIC_SystemReset
     /tmp/ccq54kNQ.s:462    .text.HAL_NVIC_SystemReset:000000000000001c $d
     /tmp/ccq54kNQ.s:470    .text.HAL_SYSTICK_Config:0000000000000000 $t
     /tmp/ccq54kNQ.s:477    .text.HAL_SYSTICK_Config:0000000000000000 HAL_SYSTICK_Config
     /tmp/ccq54kNQ.s:542    .text.HAL_SYSTICK_Config:0000000000000024 $d
     /tmp/ccq54kNQ.s:548    .text.HAL_MPU_Disable:0000000000000000 $t
     /tmp/ccq54kNQ.s:555    .text.HAL_MPU_Disable:0000000000000000 HAL_MPU_Disable
     /tmp/ccq54kNQ.s:592    .text.HAL_MPU_Disable:0000000000000018 $d
     /tmp/ccq54kNQ.s:598    .text.HAL_MPU_Enable:0000000000000000 $t
     /tmp/ccq54kNQ.s:605    .text.HAL_MPU_Enable:0000000000000000 HAL_MPU_Enable
     /tmp/ccq54kNQ.s:659    .text.HAL_MPU_Enable:000000000000001c $d
     /tmp/ccq54kNQ.s:665    .text.HAL_MPU_ConfigRegion:0000000000000000 $t
     /tmp/ccq54kNQ.s:672    .text.HAL_MPU_ConfigRegion:0000000000000000 HAL_MPU_ConfigRegion
     /tmp/ccq54kNQ.s:761    .text.HAL_MPU_ConfigRegion:0000000000000050 $d
     /tmp/ccq54kNQ.s:766    .text.HAL_NVIC_GetPriorityGrouping:0000000000000000 $t
     /tmp/ccq54kNQ.s:773    .text.HAL_NVIC_GetPriorityGrouping:0000000000000000 HAL_NVIC_GetPriorityGrouping
     /tmp/ccq54kNQ.s:797    .text.HAL_NVIC_GetPriorityGrouping:000000000000000c $d
     /tmp/ccq54kNQ.s:802    .text.HAL_NVIC_GetPriority:0000000000000000 $t
     /tmp/ccq54kNQ.s:809    .text.HAL_NVIC_GetPriority:0000000000000000 HAL_NVIC_GetPriority
     /tmp/ccq54kNQ.s:941    .text.HAL_NVIC_GetPriority:000000000000005c $d
     /tmp/ccq54kNQ.s:948    .text.HAL_NVIC_SetPendingIRQ:0000000000000000 $t
     /tmp/ccq54kNQ.s:955    .text.HAL_NVIC_SetPendingIRQ:0000000000000000 HAL_NVIC_SetPendingIRQ
     /tmp/ccq54kNQ.s:997    .text.HAL_NVIC_SetPendingIRQ:0000000000000018 $d
     /tmp/ccq54kNQ.s:1002   .text.HAL_NVIC_GetPendingIRQ:0000000000000000 $t
     /tmp/ccq54kNQ.s:1009   .text.HAL_NVIC_GetPendingIRQ:0000000000000000 HAL_NVIC_GetPendingIRQ
     /tmp/ccq54kNQ.s:1055   .text.HAL_NVIC_GetPendingIRQ:0000000000000020 $d
     /tmp/ccq54kNQ.s:1060   .text.HAL_NVIC_ClearPendingIRQ:0000000000000000 $t
     /tmp/ccq54kNQ.s:1067   .text.HAL_NVIC_ClearPendingIRQ:0000000000000000 HAL_NVIC_ClearPendingIRQ
     /tmp/ccq54kNQ.s:1109   .text.HAL_NVIC_ClearPendingIRQ:0000000000000018 $d
     /tmp/ccq54kNQ.s:1114   .text.HAL_NVIC_GetActive:0000000000000000 $t
     /tmp/ccq54kNQ.s:1121   .text.HAL_NVIC_GetActive:0000000000000000 HAL_NVIC_GetActive
     /tmp/ccq54kNQ.s:1167   .text.HAL_NVIC_GetActive:0000000000000020 $d
     /tmp/ccq54kNQ.s:1172   .text.HAL_SYSTICK_CLKSourceConfig:0000000000000000 $t
     /tmp/ccq54kNQ.s:1179   .text.HAL_SYSTICK_CLKSourceConfig:0000000000000000 HAL_SYSTICK_CLKSourceConfig
     /tmp/ccq54kNQ.s:1211   .text.HAL_SYSTICK_CLKSourceConfig:000000000000001c $d
     /tmp/ccq54kNQ.s:1216   .text.HAL_SYSTICK_Callback:0000000000000000 $t
     /tmp/ccq54kNQ.s:1223   .text.HAL_SYSTICK_Callback:0000000000000000 HAL_SYSTICK_Callback
     /tmp/ccq54kNQ.s:1236   .text.HAL_SYSTICK_IRQHandler:0000000000000000 $t
     /tmp/ccq54kNQ.s:1243   .text.HAL_SYSTICK_IRQHandler:0000000000000000 HAL_SYSTICK_IRQHandler

NO UNDEFINED SYMBOLS
