$date
	Wed Oct 30 17:58:40 2013
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench $end
$var wire 1 ! t_P11 $end
$var wire 1 " t_P3 $end
$var wire 1 # t_P6 $end
$var wire 1 $ t_P8 $end
$var integer 32 % cew_Error_Count [31:0] $end
$var integer 32 & cew_Test_Count [31:0] $end
$var reg 1 ' t_P1 $end
$var reg 1 ( t_P10 $end
$var reg 1 ) t_P12 $end
$var reg 1 * t_P13 $end
$var reg 1 + t_P14 $end
$var reg 1 , t_P2 $end
$var reg 1 - t_P4 $end
$var reg 1 . t_P5 $end
$var reg 1 / t_P7 $end
$var reg 1 0 t_P9 $end
$scope module cut $end
$var wire 1 1 P1 $end
$var wire 1 2 P10 $end
$var wire 1 3 P12 $end
$var wire 1 4 P13 $end
$var wire 1 5 P14 $end
$var wire 1 6 P2 $end
$var wire 1 7 P4 $end
$var wire 1 8 P5 $end
$var wire 1 9 P7 $end
$var wire 1 : P9 $end
$var reg 1 ; P11 $end
$var reg 1 < P3 $end
$var reg 1 = P6 $end
$var reg 1 > P8 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x>
x=
0<
x;
x:
09
x8
x7
06
15
x4
x3
x2
01
x0
0/
x.
x-
0,
1+
x*
x)
x(
0'
b1 &
b0 %
x$
x#
0"
x!
$end
#1
1<
1"
1,
16
b10 &
#2
0,
06
1'
11
b11 &
#3
0<
0"
1,
16
b100 &
#4
0=
0#
0.
08
0-
07
b101 &
#5
1=
1#
1.
18
b110 &
#6
0.
08
1-
17
b111 &
#7
0=
0#
1.
18
b1000 &
#8
0>
0$
0(
02
00
0:
b1001 &
#9
1>
1$
1(
12
b1010 &
#10
0(
02
10
1:
b1011 &
#11
0>
0$
1(
12
b1100 &
#12
0;
0!
0)
03
0*
04
b1101 &
#13
1;
1!
1)
13
b1110 &
#14
0)
03
1*
14
b1111 &
#15
0;
0!
1)
13
b10000 &
#17
