#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000121f8139900 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000121f8177d60_0 .net "PC", 31 0, v00000121f8171d30_0;  1 drivers
v00000121f8177ae0_0 .var "clk", 0 0;
v00000121f8177b80_0 .net "clkout", 0 0, L_00000121f817a000;  1 drivers
v00000121f81784e0_0 .net "cycles_consumed", 31 0, v00000121f81777c0_0;  1 drivers
v00000121f8178ee0_0 .var "rst", 0 0;
S_00000121f8139c20 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000121f8139900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000121f8150260 .param/l "RType" 0 4 2, C4<000000>;
P_00000121f8150298 .param/l "add" 0 4 5, C4<100000>;
P_00000121f81502d0 .param/l "addi" 0 4 8, C4<001000>;
P_00000121f8150308 .param/l "addu" 0 4 5, C4<100001>;
P_00000121f8150340 .param/l "and_" 0 4 5, C4<100100>;
P_00000121f8150378 .param/l "andi" 0 4 8, C4<001100>;
P_00000121f81503b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000121f81503e8 .param/l "bne" 0 4 10, C4<000101>;
P_00000121f8150420 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000121f8150458 .param/l "j" 0 4 12, C4<000010>;
P_00000121f8150490 .param/l "jal" 0 4 12, C4<000011>;
P_00000121f81504c8 .param/l "jr" 0 4 6, C4<001000>;
P_00000121f8150500 .param/l "lw" 0 4 8, C4<100011>;
P_00000121f8150538 .param/l "nor_" 0 4 5, C4<100111>;
P_00000121f8150570 .param/l "or_" 0 4 5, C4<100101>;
P_00000121f81505a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000121f81505e0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000121f8150618 .param/l "sll" 0 4 6, C4<000000>;
P_00000121f8150650 .param/l "slt" 0 4 5, C4<101010>;
P_00000121f8150688 .param/l "slti" 0 4 8, C4<101010>;
P_00000121f81506c0 .param/l "srl" 0 4 6, C4<000010>;
P_00000121f81506f8 .param/l "sub" 0 4 5, C4<100010>;
P_00000121f8150730 .param/l "subu" 0 4 5, C4<100011>;
P_00000121f8150768 .param/l "sw" 0 4 8, C4<101011>;
P_00000121f81507a0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000121f81507d8 .param/l "xori" 0 4 8, C4<001110>;
L_00000121f8179d60 .functor NOT 1, v00000121f8178ee0_0, C4<0>, C4<0>, C4<0>;
L_00000121f8179f20 .functor NOT 1, v00000121f8178ee0_0, C4<0>, C4<0>, C4<0>;
L_00000121f817ab60 .functor NOT 1, v00000121f8178ee0_0, C4<0>, C4<0>, C4<0>;
L_00000121f8179eb0 .functor NOT 1, v00000121f8178ee0_0, C4<0>, C4<0>, C4<0>;
L_00000121f817a310 .functor NOT 1, v00000121f8178ee0_0, C4<0>, C4<0>, C4<0>;
L_00000121f817a690 .functor NOT 1, v00000121f8178ee0_0, C4<0>, C4<0>, C4<0>;
L_00000121f817a3f0 .functor NOT 1, v00000121f8178ee0_0, C4<0>, C4<0>, C4<0>;
L_00000121f8179f90 .functor NOT 1, v00000121f8178ee0_0, C4<0>, C4<0>, C4<0>;
L_00000121f817a000 .functor OR 1, v00000121f8177ae0_0, v00000121f8146a70_0, C4<0>, C4<0>;
L_00000121f817a700 .functor OR 1, L_00000121f81faf90, L_00000121f81f9ff0, C4<0>, C4<0>;
L_00000121f817abd0 .functor AND 1, L_00000121f81fb710, L_00000121f81fa090, C4<1>, C4<1>;
L_00000121f817a540 .functor NOT 1, v00000121f8178ee0_0, C4<0>, C4<0>, C4<0>;
L_00000121f8179e40 .functor OR 1, L_00000121f81fad10, L_00000121f81fb850, C4<0>, C4<0>;
L_00000121f817a070 .functor OR 1, L_00000121f8179e40, L_00000121f81fba30, C4<0>, C4<0>;
L_00000121f817aa80 .functor OR 1, L_00000121f820c830, L_00000121f820db90, C4<0>, C4<0>;
L_00000121f817a0e0 .functor AND 1, L_00000121f81fbc10, L_00000121f817aa80, C4<1>, C4<1>;
L_00000121f817a460 .functor OR 1, L_00000121f820cc90, L_00000121f820dc30, C4<0>, C4<0>;
L_00000121f817a150 .functor AND 1, L_00000121f820c5b0, L_00000121f817a460, C4<1>, C4<1>;
L_00000121f817a5b0 .functor NOT 1, L_00000121f817a000, C4<0>, C4<0>, C4<0>;
v00000121f8171f10_0 .net "ALUOp", 3 0, v00000121f8145490_0;  1 drivers
v00000121f8171fb0_0 .net "ALUResult", 31 0, v00000121f8172730_0;  1 drivers
v00000121f8173fc0_0 .net "ALUSrc", 0 0, v00000121f8146390_0;  1 drivers
v00000121f8174e20_0 .net "ALUin2", 31 0, L_00000121f820c3d0;  1 drivers
v00000121f81738e0_0 .net "MemReadEn", 0 0, v00000121f8145710_0;  1 drivers
v00000121f81742e0_0 .net "MemWriteEn", 0 0, v00000121f8146750_0;  1 drivers
v00000121f8175320_0 .net "MemtoReg", 0 0, v00000121f81457b0_0;  1 drivers
v00000121f8173700_0 .net "PC", 31 0, v00000121f8171d30_0;  alias, 1 drivers
v00000121f8175140_0 .net "PCPlus1", 31 0, L_00000121f81fae50;  1 drivers
v00000121f8175280_0 .net "PCsrc", 0 0, v00000121f8172e10_0;  1 drivers
v00000121f8173b60_0 .net "RegDst", 0 0, v00000121f8146890_0;  1 drivers
v00000121f81744c0_0 .net "RegWriteEn", 0 0, v00000121f8146570_0;  1 drivers
v00000121f8174240_0 .net "WriteRegister", 4 0, L_00000121f81faef0;  1 drivers
v00000121f8174420_0 .net *"_ivl_0", 0 0, L_00000121f8179d60;  1 drivers
L_00000121f81b1e00 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000121f81737a0_0 .net/2u *"_ivl_10", 4 0, L_00000121f81b1e00;  1 drivers
L_00000121f81b21f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f8174880_0 .net *"_ivl_101", 15 0, L_00000121f81b21f0;  1 drivers
v00000121f8174740_0 .net *"_ivl_102", 31 0, L_00000121f81faa90;  1 drivers
L_00000121f81b2238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f8174ec0_0 .net *"_ivl_105", 25 0, L_00000121f81b2238;  1 drivers
L_00000121f81b2280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f8174c40_0 .net/2u *"_ivl_106", 31 0, L_00000121f81b2280;  1 drivers
v00000121f81750a0_0 .net *"_ivl_108", 0 0, L_00000121f81fb710;  1 drivers
L_00000121f81b22c8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000121f81751e0_0 .net/2u *"_ivl_110", 5 0, L_00000121f81b22c8;  1 drivers
v00000121f8174f60_0 .net *"_ivl_112", 0 0, L_00000121f81fa090;  1 drivers
v00000121f8174060_0 .net *"_ivl_115", 0 0, L_00000121f817abd0;  1 drivers
v00000121f8173a20_0 .net *"_ivl_116", 47 0, L_00000121f81fb7b0;  1 drivers
L_00000121f81b2310 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f8173660_0 .net *"_ivl_119", 15 0, L_00000121f81b2310;  1 drivers
L_00000121f81b1e48 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000121f8174100_0 .net/2u *"_ivl_12", 5 0, L_00000121f81b1e48;  1 drivers
v00000121f81753c0_0 .net *"_ivl_120", 47 0, L_00000121f81fa310;  1 drivers
L_00000121f81b2358 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f8173c00_0 .net *"_ivl_123", 15 0, L_00000121f81b2358;  1 drivers
v00000121f8174ba0_0 .net *"_ivl_125", 0 0, L_00000121f81fbb70;  1 drivers
v00000121f8173f20_0 .net *"_ivl_126", 31 0, L_00000121f81fab30;  1 drivers
v00000121f81735c0_0 .net *"_ivl_128", 47 0, L_00000121f81f9e10;  1 drivers
v00000121f8173520_0 .net *"_ivl_130", 47 0, L_00000121f81fa630;  1 drivers
v00000121f8175000_0 .net *"_ivl_132", 47 0, L_00000121f81fb2b0;  1 drivers
v00000121f8173840_0 .net *"_ivl_134", 47 0, L_00000121f81fabd0;  1 drivers
v00000121f8174920_0 .net *"_ivl_14", 0 0, L_00000121f8177c20;  1 drivers
v00000121f8173980_0 .net *"_ivl_140", 0 0, L_00000121f817a540;  1 drivers
L_00000121f81b23e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f8174560_0 .net/2u *"_ivl_142", 31 0, L_00000121f81b23e8;  1 drivers
L_00000121f81b24c0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000121f8174600_0 .net/2u *"_ivl_146", 5 0, L_00000121f81b24c0;  1 drivers
v00000121f8173ac0_0 .net *"_ivl_148", 0 0, L_00000121f81fad10;  1 drivers
L_00000121f81b2508 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000121f8173ca0_0 .net/2u *"_ivl_150", 5 0, L_00000121f81b2508;  1 drivers
v00000121f8173d40_0 .net *"_ivl_152", 0 0, L_00000121f81fb850;  1 drivers
v00000121f8173de0_0 .net *"_ivl_155", 0 0, L_00000121f8179e40;  1 drivers
L_00000121f81b2550 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000121f81749c0_0 .net/2u *"_ivl_156", 5 0, L_00000121f81b2550;  1 drivers
v00000121f8173e80_0 .net *"_ivl_158", 0 0, L_00000121f81fba30;  1 drivers
L_00000121f81b1e90 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000121f81741a0_0 .net/2u *"_ivl_16", 4 0, L_00000121f81b1e90;  1 drivers
v00000121f8174a60_0 .net *"_ivl_161", 0 0, L_00000121f817a070;  1 drivers
L_00000121f81b2598 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f8174380_0 .net/2u *"_ivl_162", 15 0, L_00000121f81b2598;  1 drivers
v00000121f81746a0_0 .net *"_ivl_164", 31 0, L_00000121f81fb8f0;  1 drivers
v00000121f81747e0_0 .net *"_ivl_167", 0 0, L_00000121f81fb030;  1 drivers
v00000121f8174b00_0 .net *"_ivl_168", 15 0, L_00000121f81fb0d0;  1 drivers
v00000121f8174ce0_0 .net *"_ivl_170", 31 0, L_00000121f81fa130;  1 drivers
v00000121f8174d80_0 .net *"_ivl_174", 31 0, L_00000121f81fb170;  1 drivers
L_00000121f81b25e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f8176070_0 .net *"_ivl_177", 25 0, L_00000121f81b25e0;  1 drivers
L_00000121f81b2628 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f8175530_0 .net/2u *"_ivl_178", 31 0, L_00000121f81b2628;  1 drivers
v00000121f8176cf0_0 .net *"_ivl_180", 0 0, L_00000121f81fbc10;  1 drivers
L_00000121f81b2670 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000121f81771f0_0 .net/2u *"_ivl_182", 5 0, L_00000121f81b2670;  1 drivers
v00000121f8176110_0 .net *"_ivl_184", 0 0, L_00000121f820c830;  1 drivers
L_00000121f81b26b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000121f8175d50_0 .net/2u *"_ivl_186", 5 0, L_00000121f81b26b8;  1 drivers
v00000121f8177290_0 .net *"_ivl_188", 0 0, L_00000121f820db90;  1 drivers
v00000121f8176430_0 .net *"_ivl_19", 4 0, L_00000121f8177cc0;  1 drivers
v00000121f81770b0_0 .net *"_ivl_191", 0 0, L_00000121f817aa80;  1 drivers
v00000121f81761b0_0 .net *"_ivl_193", 0 0, L_00000121f817a0e0;  1 drivers
L_00000121f81b2700 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000121f8176c50_0 .net/2u *"_ivl_194", 5 0, L_00000121f81b2700;  1 drivers
v00000121f8176890_0 .net *"_ivl_196", 0 0, L_00000121f820bf70;  1 drivers
L_00000121f81b2748 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000121f8175c10_0 .net/2u *"_ivl_198", 31 0, L_00000121f81b2748;  1 drivers
L_00000121f81b1db8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000121f8175b70_0 .net/2u *"_ivl_2", 5 0, L_00000121f81b1db8;  1 drivers
v00000121f8177150_0 .net *"_ivl_20", 4 0, L_00000121f8179200;  1 drivers
v00000121f8176610_0 .net *"_ivl_200", 31 0, L_00000121f820d190;  1 drivers
v00000121f8177330_0 .net *"_ivl_204", 31 0, L_00000121f820c010;  1 drivers
L_00000121f81b2790 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f8175710_0 .net *"_ivl_207", 25 0, L_00000121f81b2790;  1 drivers
L_00000121f81b27d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f8175e90_0 .net/2u *"_ivl_208", 31 0, L_00000121f81b27d8;  1 drivers
v00000121f81773d0_0 .net *"_ivl_210", 0 0, L_00000121f820c5b0;  1 drivers
L_00000121f81b2820 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000121f8175f30_0 .net/2u *"_ivl_212", 5 0, L_00000121f81b2820;  1 drivers
v00000121f81757b0_0 .net *"_ivl_214", 0 0, L_00000121f820cc90;  1 drivers
L_00000121f81b2868 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000121f8175850_0 .net/2u *"_ivl_216", 5 0, L_00000121f81b2868;  1 drivers
v00000121f8175990_0 .net *"_ivl_218", 0 0, L_00000121f820dc30;  1 drivers
v00000121f81766b0_0 .net *"_ivl_221", 0 0, L_00000121f817a460;  1 drivers
v00000121f81755d0_0 .net *"_ivl_223", 0 0, L_00000121f817a150;  1 drivers
L_00000121f81b28b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000121f8175670_0 .net/2u *"_ivl_224", 5 0, L_00000121f81b28b0;  1 drivers
v00000121f81758f0_0 .net *"_ivl_226", 0 0, L_00000121f820ce70;  1 drivers
v00000121f8176750_0 .net *"_ivl_228", 31 0, L_00000121f820c150;  1 drivers
v00000121f8176250_0 .net *"_ivl_24", 0 0, L_00000121f817ab60;  1 drivers
L_00000121f81b1ed8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000121f81769d0_0 .net/2u *"_ivl_26", 4 0, L_00000121f81b1ed8;  1 drivers
v00000121f8176b10_0 .net *"_ivl_29", 4 0, L_00000121f81781c0;  1 drivers
v00000121f8175cb0_0 .net *"_ivl_32", 0 0, L_00000121f8179eb0;  1 drivers
L_00000121f81b1f20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000121f8176570_0 .net/2u *"_ivl_34", 4 0, L_00000121f81b1f20;  1 drivers
v00000121f8176bb0_0 .net *"_ivl_37", 4 0, L_00000121f81fa3b0;  1 drivers
v00000121f81767f0_0 .net *"_ivl_40", 0 0, L_00000121f817a310;  1 drivers
L_00000121f81b1f68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f8175a30_0 .net/2u *"_ivl_42", 15 0, L_00000121f81b1f68;  1 drivers
v00000121f8176930_0 .net *"_ivl_45", 15 0, L_00000121f81fa8b0;  1 drivers
v00000121f8175ad0_0 .net *"_ivl_48", 0 0, L_00000121f817a690;  1 drivers
v00000121f8175df0_0 .net *"_ivl_5", 5 0, L_00000121f8177ea0;  1 drivers
L_00000121f81b1fb0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f8177010_0 .net/2u *"_ivl_50", 36 0, L_00000121f81b1fb0;  1 drivers
L_00000121f81b1ff8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f8176f70_0 .net/2u *"_ivl_52", 31 0, L_00000121f81b1ff8;  1 drivers
v00000121f8175fd0_0 .net *"_ivl_55", 4 0, L_00000121f81fb530;  1 drivers
v00000121f81762f0_0 .net *"_ivl_56", 36 0, L_00000121f81fa1d0;  1 drivers
v00000121f8176ed0_0 .net *"_ivl_58", 36 0, L_00000121f81fb210;  1 drivers
v00000121f8176390_0 .net *"_ivl_62", 0 0, L_00000121f817a3f0;  1 drivers
L_00000121f81b2040 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000121f8176a70_0 .net/2u *"_ivl_64", 5 0, L_00000121f81b2040;  1 drivers
v00000121f81764d0_0 .net *"_ivl_67", 5 0, L_00000121f81fa810;  1 drivers
v00000121f8176d90_0 .net *"_ivl_70", 0 0, L_00000121f8179f90;  1 drivers
L_00000121f81b2088 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f8176e30_0 .net/2u *"_ivl_72", 57 0, L_00000121f81b2088;  1 drivers
L_00000121f81b20d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f8177e00_0 .net/2u *"_ivl_74", 31 0, L_00000121f81b20d0;  1 drivers
v00000121f81783a0_0 .net *"_ivl_77", 25 0, L_00000121f81fb990;  1 drivers
v00000121f8177f40_0 .net *"_ivl_78", 57 0, L_00000121f81f9f50;  1 drivers
v00000121f8178300_0 .net *"_ivl_8", 0 0, L_00000121f8179f20;  1 drivers
v00000121f8177680_0 .net *"_ivl_80", 57 0, L_00000121f81fa270;  1 drivers
L_00000121f81b2118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000121f8179020_0 .net/2u *"_ivl_84", 31 0, L_00000121f81b2118;  1 drivers
L_00000121f81b2160 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000121f8178b20_0 .net/2u *"_ivl_88", 5 0, L_00000121f81b2160;  1 drivers
v00000121f81792a0_0 .net *"_ivl_90", 0 0, L_00000121f81faf90;  1 drivers
L_00000121f81b21a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000121f8178620_0 .net/2u *"_ivl_92", 5 0, L_00000121f81b21a8;  1 drivers
v00000121f8178f80_0 .net *"_ivl_94", 0 0, L_00000121f81f9ff0;  1 drivers
v00000121f81793e0_0 .net *"_ivl_97", 0 0, L_00000121f817a700;  1 drivers
v00000121f8178da0_0 .net *"_ivl_98", 47 0, L_00000121f81fb670;  1 drivers
v00000121f8177fe0_0 .net "adderResult", 31 0, L_00000121f81fb350;  1 drivers
v00000121f8178d00_0 .net "address", 31 0, L_00000121f81fa6d0;  1 drivers
v00000121f8177900_0 .net "clk", 0 0, L_00000121f817a000;  alias, 1 drivers
v00000121f81777c0_0 .var "cycles_consumed", 31 0;
v00000121f8177540_0 .net "extImm", 31 0, L_00000121f81fbad0;  1 drivers
v00000121f81786c0_0 .net "funct", 5 0, L_00000121f81fa9f0;  1 drivers
v00000121f81775e0_0 .net "hlt", 0 0, v00000121f8146a70_0;  1 drivers
v00000121f81779a0_0 .net "imm", 15 0, L_00000121f81fb490;  1 drivers
v00000121f8179340_0 .net "immediate", 31 0, L_00000121f820cf10;  1 drivers
v00000121f8178260_0 .net "input_clk", 0 0, v00000121f8177ae0_0;  1 drivers
v00000121f8178940_0 .net "instruction", 31 0, L_00000121f81fbcb0;  1 drivers
v00000121f8178760_0 .net "memoryReadData", 31 0, v00000121f81718d0_0;  1 drivers
v00000121f8178e40_0 .net "nextPC", 31 0, L_00000121f81fa450;  1 drivers
v00000121f8177720_0 .net "opcode", 5 0, L_00000121f8179160;  1 drivers
v00000121f8178800_0 .net "rd", 4 0, L_00000121f8178120;  1 drivers
v00000121f8178080_0 .net "readData1", 31 0, L_00000121f817a9a0;  1 drivers
v00000121f8177860_0 .net "readData1_w", 31 0, L_00000121f820d4b0;  1 drivers
v00000121f81789e0_0 .net "readData2", 31 0, L_00000121f817ac40;  1 drivers
v00000121f8178580_0 .net "rs", 4 0, L_00000121f8178440;  1 drivers
v00000121f81788a0_0 .net "rst", 0 0, v00000121f8178ee0_0;  1 drivers
v00000121f8178a80_0 .net "rt", 4 0, L_00000121f81f9eb0;  1 drivers
v00000121f8177a40_0 .net "shamt", 31 0, L_00000121f81fa950;  1 drivers
v00000121f8178c60_0 .net "wire_instruction", 31 0, L_00000121f817a4d0;  1 drivers
v00000121f8178bc0_0 .net "writeData", 31 0, L_00000121f820cfb0;  1 drivers
v00000121f81790c0_0 .net "zero", 0 0, L_00000121f820cb50;  1 drivers
L_00000121f8177ea0 .part L_00000121f81fbcb0, 26, 6;
L_00000121f8179160 .functor MUXZ 6, L_00000121f8177ea0, L_00000121f81b1db8, L_00000121f8179d60, C4<>;
L_00000121f8177c20 .cmp/eq 6, L_00000121f8179160, L_00000121f81b1e48;
L_00000121f8177cc0 .part L_00000121f81fbcb0, 11, 5;
L_00000121f8179200 .functor MUXZ 5, L_00000121f8177cc0, L_00000121f81b1e90, L_00000121f8177c20, C4<>;
L_00000121f8178120 .functor MUXZ 5, L_00000121f8179200, L_00000121f81b1e00, L_00000121f8179f20, C4<>;
L_00000121f81781c0 .part L_00000121f81fbcb0, 21, 5;
L_00000121f8178440 .functor MUXZ 5, L_00000121f81781c0, L_00000121f81b1ed8, L_00000121f817ab60, C4<>;
L_00000121f81fa3b0 .part L_00000121f81fbcb0, 16, 5;
L_00000121f81f9eb0 .functor MUXZ 5, L_00000121f81fa3b0, L_00000121f81b1f20, L_00000121f8179eb0, C4<>;
L_00000121f81fa8b0 .part L_00000121f81fbcb0, 0, 16;
L_00000121f81fb490 .functor MUXZ 16, L_00000121f81fa8b0, L_00000121f81b1f68, L_00000121f817a310, C4<>;
L_00000121f81fb530 .part L_00000121f81fbcb0, 6, 5;
L_00000121f81fa1d0 .concat [ 5 32 0 0], L_00000121f81fb530, L_00000121f81b1ff8;
L_00000121f81fb210 .functor MUXZ 37, L_00000121f81fa1d0, L_00000121f81b1fb0, L_00000121f817a690, C4<>;
L_00000121f81fa950 .part L_00000121f81fb210, 0, 32;
L_00000121f81fa810 .part L_00000121f81fbcb0, 0, 6;
L_00000121f81fa9f0 .functor MUXZ 6, L_00000121f81fa810, L_00000121f81b2040, L_00000121f817a3f0, C4<>;
L_00000121f81fb990 .part L_00000121f81fbcb0, 0, 26;
L_00000121f81f9f50 .concat [ 26 32 0 0], L_00000121f81fb990, L_00000121f81b20d0;
L_00000121f81fa270 .functor MUXZ 58, L_00000121f81f9f50, L_00000121f81b2088, L_00000121f8179f90, C4<>;
L_00000121f81fa6d0 .part L_00000121f81fa270, 0, 32;
L_00000121f81fae50 .arith/sum 32, v00000121f8171d30_0, L_00000121f81b2118;
L_00000121f81faf90 .cmp/eq 6, L_00000121f8179160, L_00000121f81b2160;
L_00000121f81f9ff0 .cmp/eq 6, L_00000121f8179160, L_00000121f81b21a8;
L_00000121f81fb670 .concat [ 32 16 0 0], L_00000121f81fa6d0, L_00000121f81b21f0;
L_00000121f81faa90 .concat [ 6 26 0 0], L_00000121f8179160, L_00000121f81b2238;
L_00000121f81fb710 .cmp/eq 32, L_00000121f81faa90, L_00000121f81b2280;
L_00000121f81fa090 .cmp/eq 6, L_00000121f81fa9f0, L_00000121f81b22c8;
L_00000121f81fb7b0 .concat [ 32 16 0 0], L_00000121f817a9a0, L_00000121f81b2310;
L_00000121f81fa310 .concat [ 32 16 0 0], v00000121f8171d30_0, L_00000121f81b2358;
L_00000121f81fbb70 .part L_00000121f81fb490, 15, 1;
LS_00000121f81fab30_0_0 .concat [ 1 1 1 1], L_00000121f81fbb70, L_00000121f81fbb70, L_00000121f81fbb70, L_00000121f81fbb70;
LS_00000121f81fab30_0_4 .concat [ 1 1 1 1], L_00000121f81fbb70, L_00000121f81fbb70, L_00000121f81fbb70, L_00000121f81fbb70;
LS_00000121f81fab30_0_8 .concat [ 1 1 1 1], L_00000121f81fbb70, L_00000121f81fbb70, L_00000121f81fbb70, L_00000121f81fbb70;
LS_00000121f81fab30_0_12 .concat [ 1 1 1 1], L_00000121f81fbb70, L_00000121f81fbb70, L_00000121f81fbb70, L_00000121f81fbb70;
LS_00000121f81fab30_0_16 .concat [ 1 1 1 1], L_00000121f81fbb70, L_00000121f81fbb70, L_00000121f81fbb70, L_00000121f81fbb70;
LS_00000121f81fab30_0_20 .concat [ 1 1 1 1], L_00000121f81fbb70, L_00000121f81fbb70, L_00000121f81fbb70, L_00000121f81fbb70;
LS_00000121f81fab30_0_24 .concat [ 1 1 1 1], L_00000121f81fbb70, L_00000121f81fbb70, L_00000121f81fbb70, L_00000121f81fbb70;
LS_00000121f81fab30_0_28 .concat [ 1 1 1 1], L_00000121f81fbb70, L_00000121f81fbb70, L_00000121f81fbb70, L_00000121f81fbb70;
LS_00000121f81fab30_1_0 .concat [ 4 4 4 4], LS_00000121f81fab30_0_0, LS_00000121f81fab30_0_4, LS_00000121f81fab30_0_8, LS_00000121f81fab30_0_12;
LS_00000121f81fab30_1_4 .concat [ 4 4 4 4], LS_00000121f81fab30_0_16, LS_00000121f81fab30_0_20, LS_00000121f81fab30_0_24, LS_00000121f81fab30_0_28;
L_00000121f81fab30 .concat [ 16 16 0 0], LS_00000121f81fab30_1_0, LS_00000121f81fab30_1_4;
L_00000121f81f9e10 .concat [ 16 32 0 0], L_00000121f81fb490, L_00000121f81fab30;
L_00000121f81fa630 .arith/sum 48, L_00000121f81fa310, L_00000121f81f9e10;
L_00000121f81fb2b0 .functor MUXZ 48, L_00000121f81fa630, L_00000121f81fb7b0, L_00000121f817abd0, C4<>;
L_00000121f81fabd0 .functor MUXZ 48, L_00000121f81fb2b0, L_00000121f81fb670, L_00000121f817a700, C4<>;
L_00000121f81fb350 .part L_00000121f81fabd0, 0, 32;
L_00000121f81fa450 .functor MUXZ 32, L_00000121f81fae50, L_00000121f81fb350, v00000121f8172e10_0, C4<>;
L_00000121f81fbcb0 .functor MUXZ 32, L_00000121f817a4d0, L_00000121f81b23e8, L_00000121f817a540, C4<>;
L_00000121f81fad10 .cmp/eq 6, L_00000121f8179160, L_00000121f81b24c0;
L_00000121f81fb850 .cmp/eq 6, L_00000121f8179160, L_00000121f81b2508;
L_00000121f81fba30 .cmp/eq 6, L_00000121f8179160, L_00000121f81b2550;
L_00000121f81fb8f0 .concat [ 16 16 0 0], L_00000121f81fb490, L_00000121f81b2598;
L_00000121f81fb030 .part L_00000121f81fb490, 15, 1;
LS_00000121f81fb0d0_0_0 .concat [ 1 1 1 1], L_00000121f81fb030, L_00000121f81fb030, L_00000121f81fb030, L_00000121f81fb030;
LS_00000121f81fb0d0_0_4 .concat [ 1 1 1 1], L_00000121f81fb030, L_00000121f81fb030, L_00000121f81fb030, L_00000121f81fb030;
LS_00000121f81fb0d0_0_8 .concat [ 1 1 1 1], L_00000121f81fb030, L_00000121f81fb030, L_00000121f81fb030, L_00000121f81fb030;
LS_00000121f81fb0d0_0_12 .concat [ 1 1 1 1], L_00000121f81fb030, L_00000121f81fb030, L_00000121f81fb030, L_00000121f81fb030;
L_00000121f81fb0d0 .concat [ 4 4 4 4], LS_00000121f81fb0d0_0_0, LS_00000121f81fb0d0_0_4, LS_00000121f81fb0d0_0_8, LS_00000121f81fb0d0_0_12;
L_00000121f81fa130 .concat [ 16 16 0 0], L_00000121f81fb490, L_00000121f81fb0d0;
L_00000121f81fbad0 .functor MUXZ 32, L_00000121f81fa130, L_00000121f81fb8f0, L_00000121f817a070, C4<>;
L_00000121f81fb170 .concat [ 6 26 0 0], L_00000121f8179160, L_00000121f81b25e0;
L_00000121f81fbc10 .cmp/eq 32, L_00000121f81fb170, L_00000121f81b2628;
L_00000121f820c830 .cmp/eq 6, L_00000121f81fa9f0, L_00000121f81b2670;
L_00000121f820db90 .cmp/eq 6, L_00000121f81fa9f0, L_00000121f81b26b8;
L_00000121f820bf70 .cmp/eq 6, L_00000121f8179160, L_00000121f81b2700;
L_00000121f820d190 .functor MUXZ 32, L_00000121f81fbad0, L_00000121f81b2748, L_00000121f820bf70, C4<>;
L_00000121f820cf10 .functor MUXZ 32, L_00000121f820d190, L_00000121f81fa950, L_00000121f817a0e0, C4<>;
L_00000121f820c010 .concat [ 6 26 0 0], L_00000121f8179160, L_00000121f81b2790;
L_00000121f820c5b0 .cmp/eq 32, L_00000121f820c010, L_00000121f81b27d8;
L_00000121f820cc90 .cmp/eq 6, L_00000121f81fa9f0, L_00000121f81b2820;
L_00000121f820dc30 .cmp/eq 6, L_00000121f81fa9f0, L_00000121f81b2868;
L_00000121f820ce70 .cmp/eq 6, L_00000121f8179160, L_00000121f81b28b0;
L_00000121f820c150 .functor MUXZ 32, L_00000121f817a9a0, v00000121f8171d30_0, L_00000121f820ce70, C4<>;
L_00000121f820d4b0 .functor MUXZ 32, L_00000121f820c150, L_00000121f817ac40, L_00000121f817a150, C4<>;
S_00000121f8139db0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000121f8139c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000121f8137ec0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000121f817a380 .functor NOT 1, v00000121f8146390_0, C4<0>, C4<0>, C4<0>;
v00000121f8144f90_0 .net *"_ivl_0", 0 0, L_00000121f817a380;  1 drivers
v00000121f81467f0_0 .net "in1", 31 0, L_00000121f817ac40;  alias, 1 drivers
v00000121f8145170_0 .net "in2", 31 0, L_00000121f820cf10;  alias, 1 drivers
v00000121f81464d0_0 .net "out", 31 0, L_00000121f820c3d0;  alias, 1 drivers
v00000121f8145350_0 .net "s", 0 0, v00000121f8146390_0;  alias, 1 drivers
L_00000121f820c3d0 .functor MUXZ 32, L_00000121f820cf10, L_00000121f817ac40, L_00000121f817a380, C4<>;
S_00000121f80e34a0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000121f8139c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000121f81b0090 .param/l "RType" 0 4 2, C4<000000>;
P_00000121f81b00c8 .param/l "add" 0 4 5, C4<100000>;
P_00000121f81b0100 .param/l "addi" 0 4 8, C4<001000>;
P_00000121f81b0138 .param/l "addu" 0 4 5, C4<100001>;
P_00000121f81b0170 .param/l "and_" 0 4 5, C4<100100>;
P_00000121f81b01a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000121f81b01e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000121f81b0218 .param/l "bne" 0 4 10, C4<000101>;
P_00000121f81b0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000121f81b0288 .param/l "j" 0 4 12, C4<000010>;
P_00000121f81b02c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000121f81b02f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000121f81b0330 .param/l "lw" 0 4 8, C4<100011>;
P_00000121f81b0368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000121f81b03a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000121f81b03d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000121f81b0410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000121f81b0448 .param/l "sll" 0 4 6, C4<000000>;
P_00000121f81b0480 .param/l "slt" 0 4 5, C4<101010>;
P_00000121f81b04b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000121f81b04f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000121f81b0528 .param/l "sub" 0 4 5, C4<100010>;
P_00000121f81b0560 .param/l "subu" 0 4 5, C4<100011>;
P_00000121f81b0598 .param/l "sw" 0 4 8, C4<101011>;
P_00000121f81b05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000121f81b0608 .param/l "xori" 0 4 8, C4<001110>;
v00000121f8145490_0 .var "ALUOp", 3 0;
v00000121f8146390_0 .var "ALUSrc", 0 0;
v00000121f8145710_0 .var "MemReadEn", 0 0;
v00000121f8146750_0 .var "MemWriteEn", 0 0;
v00000121f81457b0_0 .var "MemtoReg", 0 0;
v00000121f8146890_0 .var "RegDst", 0 0;
v00000121f8146570_0 .var "RegWriteEn", 0 0;
v00000121f81469d0_0 .net "funct", 5 0, L_00000121f81fa9f0;  alias, 1 drivers
v00000121f8146a70_0 .var "hlt", 0 0;
v00000121f81458f0_0 .net "opcode", 5 0, L_00000121f8179160;  alias, 1 drivers
v00000121f8146c50_0 .net "rst", 0 0, v00000121f8178ee0_0;  alias, 1 drivers
E_00000121f8137f80 .event anyedge, v00000121f8146c50_0, v00000121f81458f0_0, v00000121f81469d0_0;
S_00000121f80e3630 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000121f8139c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000121f8138300 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000121f817a4d0 .functor BUFZ 32, L_00000121f81fb3f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000121f8146cf0_0 .net "Data_Out", 31 0, L_00000121f817a4d0;  alias, 1 drivers
v00000121f8146070 .array "InstMem", 0 1023, 31 0;
v00000121f8145990_0 .net *"_ivl_0", 31 0, L_00000121f81fb3f0;  1 drivers
v00000121f8145d50_0 .net *"_ivl_3", 9 0, L_00000121f81fadb0;  1 drivers
v00000121f8145df0_0 .net *"_ivl_4", 11 0, L_00000121f81fa4f0;  1 drivers
L_00000121f81b23a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000121f8145e90_0 .net *"_ivl_7", 1 0, L_00000121f81b23a0;  1 drivers
v00000121f8145f30_0 .net "addr", 31 0, v00000121f8171d30_0;  alias, 1 drivers
v00000121f8145fd0_0 .var/i "i", 31 0;
L_00000121f81fb3f0 .array/port v00000121f8146070, L_00000121f81fa4f0;
L_00000121f81fadb0 .part v00000121f8171d30_0, 0, 10;
L_00000121f81fa4f0 .concat [ 10 2 0 0], L_00000121f81fadb0, L_00000121f81b23a0;
S_00000121f80769c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000121f8139c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000121f817a9a0 .functor BUFZ 32, L_00000121f81fa590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000121f817ac40 .functor BUFZ 32, L_00000121f81fac70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000121f8146250_0 .net *"_ivl_0", 31 0, L_00000121f81fa590;  1 drivers
v00000121f8123310_0 .net *"_ivl_10", 6 0, L_00000121f81fb5d0;  1 drivers
L_00000121f81b2478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000121f8123db0_0 .net *"_ivl_13", 1 0, L_00000121f81b2478;  1 drivers
v00000121f8171650_0 .net *"_ivl_2", 6 0, L_00000121f81fa770;  1 drivers
L_00000121f81b2430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000121f81724b0_0 .net *"_ivl_5", 1 0, L_00000121f81b2430;  1 drivers
v00000121f81731d0_0 .net *"_ivl_8", 31 0, L_00000121f81fac70;  1 drivers
v00000121f8172550_0 .net "clk", 0 0, L_00000121f817a000;  alias, 1 drivers
v00000121f81716f0_0 .var/i "i", 31 0;
v00000121f81729b0_0 .net "readData1", 31 0, L_00000121f817a9a0;  alias, 1 drivers
v00000121f8172af0_0 .net "readData2", 31 0, L_00000121f817ac40;  alias, 1 drivers
v00000121f81722d0_0 .net "readRegister1", 4 0, L_00000121f8178440;  alias, 1 drivers
v00000121f8171790_0 .net "readRegister2", 4 0, L_00000121f81f9eb0;  alias, 1 drivers
v00000121f8172ff0 .array "registers", 31 0, 31 0;
v00000121f81725f0_0 .net "rst", 0 0, v00000121f8178ee0_0;  alias, 1 drivers
v00000121f8171b50_0 .net "we", 0 0, v00000121f8146570_0;  alias, 1 drivers
v00000121f8173270_0 .net "writeData", 31 0, L_00000121f820cfb0;  alias, 1 drivers
v00000121f8172a50_0 .net "writeRegister", 4 0, L_00000121f81faef0;  alias, 1 drivers
E_00000121f81381c0/0 .event negedge, v00000121f8146c50_0;
E_00000121f81381c0/1 .event posedge, v00000121f8172550_0;
E_00000121f81381c0 .event/or E_00000121f81381c0/0, E_00000121f81381c0/1;
L_00000121f81fa590 .array/port v00000121f8172ff0, L_00000121f81fa770;
L_00000121f81fa770 .concat [ 5 2 0 0], L_00000121f8178440, L_00000121f81b2430;
L_00000121f81fac70 .array/port v00000121f8172ff0, L_00000121f81fb5d0;
L_00000121f81fb5d0 .concat [ 5 2 0 0], L_00000121f81f9eb0, L_00000121f81b2478;
S_00000121f8076b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000121f80769c0;
 .timescale 0 0;
v00000121f81461b0_0 .var/i "i", 31 0;
S_00000121f80e1b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000121f8139c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000121f81378c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000121f8179dd0 .functor NOT 1, v00000121f8146890_0, C4<0>, C4<0>, C4<0>;
v00000121f8173310_0 .net *"_ivl_0", 0 0, L_00000121f8179dd0;  1 drivers
v00000121f81733b0_0 .net "in1", 4 0, L_00000121f81f9eb0;  alias, 1 drivers
v00000121f8171510_0 .net "in2", 4 0, L_00000121f8178120;  alias, 1 drivers
v00000121f81720f0_0 .net "out", 4 0, L_00000121f81faef0;  alias, 1 drivers
v00000121f8171bf0_0 .net "s", 0 0, v00000121f8146890_0;  alias, 1 drivers
L_00000121f81faef0 .functor MUXZ 5, L_00000121f8178120, L_00000121f81f9eb0, L_00000121f8179dd0, C4<>;
S_00000121f80e1ce0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000121f8139c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000121f8139140 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000121f817aa10 .functor NOT 1, v00000121f81457b0_0, C4<0>, C4<0>, C4<0>;
v00000121f8172190_0 .net *"_ivl_0", 0 0, L_00000121f817aa10;  1 drivers
v00000121f8171a10_0 .net "in1", 31 0, v00000121f8172730_0;  alias, 1 drivers
v00000121f8172cd0_0 .net "in2", 31 0, v00000121f81718d0_0;  alias, 1 drivers
v00000121f8172050_0 .net "out", 31 0, L_00000121f820cfb0;  alias, 1 drivers
v00000121f8172d70_0 .net "s", 0 0, v00000121f81457b0_0;  alias, 1 drivers
L_00000121f820cfb0 .functor MUXZ 32, v00000121f81718d0_0, v00000121f8172730_0, L_00000121f817aa10, C4<>;
S_00000121f80ca8d0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000121f8139c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000121f80caa60 .param/l "ADD" 0 9 12, C4<0000>;
P_00000121f80caa98 .param/l "AND" 0 9 12, C4<0010>;
P_00000121f80caad0 .param/l "NOR" 0 9 12, C4<0101>;
P_00000121f80cab08 .param/l "OR" 0 9 12, C4<0011>;
P_00000121f80cab40 .param/l "SGT" 0 9 12, C4<0111>;
P_00000121f80cab78 .param/l "SLL" 0 9 12, C4<1000>;
P_00000121f80cabb0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000121f80cabe8 .param/l "SRL" 0 9 12, C4<1001>;
P_00000121f80cac20 .param/l "SUB" 0 9 12, C4<0001>;
P_00000121f80cac58 .param/l "XOR" 0 9 12, C4<0100>;
P_00000121f80cac90 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000121f80cacc8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000121f81b28f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f8172eb0_0 .net/2u *"_ivl_0", 31 0, L_00000121f81b28f8;  1 drivers
v00000121f8172870_0 .net "opSel", 3 0, v00000121f8145490_0;  alias, 1 drivers
v00000121f8172690_0 .net "operand1", 31 0, L_00000121f820d4b0;  alias, 1 drivers
v00000121f8173130_0 .net "operand2", 31 0, L_00000121f820c3d0;  alias, 1 drivers
v00000121f8172730_0 .var "result", 31 0;
v00000121f8172230_0 .net "zero", 0 0, L_00000121f820cb50;  alias, 1 drivers
E_00000121f81390c0 .event anyedge, v00000121f8145490_0, v00000121f8172690_0, v00000121f81464d0_0;
L_00000121f820cb50 .cmp/eq 32, v00000121f8172730_0, L_00000121f81b28f8;
S_00000121f810f1a0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000121f8139c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000121f81b1660 .param/l "RType" 0 4 2, C4<000000>;
P_00000121f81b1698 .param/l "add" 0 4 5, C4<100000>;
P_00000121f81b16d0 .param/l "addi" 0 4 8, C4<001000>;
P_00000121f81b1708 .param/l "addu" 0 4 5, C4<100001>;
P_00000121f81b1740 .param/l "and_" 0 4 5, C4<100100>;
P_00000121f81b1778 .param/l "andi" 0 4 8, C4<001100>;
P_00000121f81b17b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000121f81b17e8 .param/l "bne" 0 4 10, C4<000101>;
P_00000121f81b1820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000121f81b1858 .param/l "j" 0 4 12, C4<000010>;
P_00000121f81b1890 .param/l "jal" 0 4 12, C4<000011>;
P_00000121f81b18c8 .param/l "jr" 0 4 6, C4<001000>;
P_00000121f81b1900 .param/l "lw" 0 4 8, C4<100011>;
P_00000121f81b1938 .param/l "nor_" 0 4 5, C4<100111>;
P_00000121f81b1970 .param/l "or_" 0 4 5, C4<100101>;
P_00000121f81b19a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000121f81b19e0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000121f81b1a18 .param/l "sll" 0 4 6, C4<000000>;
P_00000121f81b1a50 .param/l "slt" 0 4 5, C4<101010>;
P_00000121f81b1a88 .param/l "slti" 0 4 8, C4<101010>;
P_00000121f81b1ac0 .param/l "srl" 0 4 6, C4<000010>;
P_00000121f81b1af8 .param/l "sub" 0 4 5, C4<100010>;
P_00000121f81b1b30 .param/l "subu" 0 4 5, C4<100011>;
P_00000121f81b1b68 .param/l "sw" 0 4 8, C4<101011>;
P_00000121f81b1ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000121f81b1bd8 .param/l "xori" 0 4 8, C4<001110>;
v00000121f8172e10_0 .var "PCsrc", 0 0;
v00000121f81727d0_0 .net "funct", 5 0, L_00000121f81fa9f0;  alias, 1 drivers
v00000121f81715b0_0 .net "opcode", 5 0, L_00000121f8179160;  alias, 1 drivers
v00000121f8172410_0 .net "operand1", 31 0, L_00000121f817a9a0;  alias, 1 drivers
v00000121f8171830_0 .net "operand2", 31 0, L_00000121f820c3d0;  alias, 1 drivers
v00000121f8172f50_0 .net "rst", 0 0, v00000121f8178ee0_0;  alias, 1 drivers
E_00000121f8138fc0/0 .event anyedge, v00000121f8146c50_0, v00000121f81458f0_0, v00000121f81729b0_0, v00000121f81464d0_0;
E_00000121f8138fc0/1 .event anyedge, v00000121f81469d0_0;
E_00000121f8138fc0 .event/or E_00000121f8138fc0/0, E_00000121f8138fc0/1;
S_00000121f810f330 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000121f8139c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000121f8172370 .array "DataMem", 0 1023, 31 0;
v00000121f8172b90_0 .net "address", 31 0, v00000121f8172730_0;  alias, 1 drivers
v00000121f8173090_0 .net "clock", 0 0, L_00000121f817a5b0;  1 drivers
v00000121f8171ab0_0 .net "data", 31 0, L_00000121f817ac40;  alias, 1 drivers
v00000121f8172910_0 .var/i "i", 31 0;
v00000121f81718d0_0 .var "q", 31 0;
v00000121f8172c30_0 .net "rden", 0 0, v00000121f8145710_0;  alias, 1 drivers
v00000121f8171c90_0 .net "wren", 0 0, v00000121f8146750_0;  alias, 1 drivers
E_00000121f8138c00 .event posedge, v00000121f8173090_0;
S_00000121f81b1c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000121f8139c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000121f8138a00 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000121f8171970_0 .net "PCin", 31 0, L_00000121f81fa450;  alias, 1 drivers
v00000121f8171d30_0 .var "PCout", 31 0;
v00000121f8171dd0_0 .net "clk", 0 0, L_00000121f817a000;  alias, 1 drivers
v00000121f8171e70_0 .net "rst", 0 0, v00000121f8178ee0_0;  alias, 1 drivers
    .scope S_00000121f810f1a0;
T_0 ;
    %wait E_00000121f8138fc0;
    %load/vec4 v00000121f8172f50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000121f8172e10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000121f81715b0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000121f8172410_0;
    %load/vec4 v00000121f8171830_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000121f81715b0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000121f8172410_0;
    %load/vec4 v00000121f8171830_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000121f81715b0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000121f81715b0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000121f81715b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000121f81727d0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000121f8172e10_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000121f81b1c20;
T_1 ;
    %wait E_00000121f81381c0;
    %load/vec4 v00000121f8171e70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000121f8171d30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000121f8171970_0;
    %assign/vec4 v00000121f8171d30_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000121f80e3630;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000121f8145fd0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000121f8145fd0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000121f8145fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f8146070, 0, 4;
    %load/vec4 v00000121f8145fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000121f8145fd0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f8146070, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f8146070, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f8146070, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f8146070, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f8146070, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f8146070, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f8146070, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f8146070, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f8146070, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f8146070, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f8146070, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f8146070, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f8146070, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f8146070, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f8146070, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f8146070, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f8146070, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000121f80e34a0;
T_3 ;
    %wait E_00000121f8137f80;
    %load/vec4 v00000121f8146c50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000121f8146a70_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000121f8145490_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000121f8146390_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000121f8146570_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000121f8146750_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000121f81457b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000121f8145710_0, 0;
    %assign/vec4 v00000121f8146890_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000121f8146a70_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000121f8145490_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000121f8146390_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000121f8146570_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000121f8146750_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000121f81457b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000121f8145710_0, 0, 1;
    %store/vec4 v00000121f8146890_0, 0, 1;
    %load/vec4 v00000121f81458f0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f8146a70_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f8146890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f8146570_0, 0;
    %load/vec4 v00000121f81469d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000121f8145490_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000121f8145490_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000121f8145490_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000121f8145490_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000121f8145490_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000121f8145490_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000121f8145490_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000121f8145490_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000121f8145490_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000121f8145490_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f8146390_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000121f8145490_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f8146390_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000121f8145490_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000121f8145490_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f8146570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f8146890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f8146390_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f8146570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000121f8146890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f8146390_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000121f8145490_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f8146570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f8146390_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000121f8145490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f8146570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f8146390_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000121f8145490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f8146570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f8146390_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000121f8145490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f8146570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f8146390_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f8145710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f8146570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f8146390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f81457b0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f8146750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f8146390_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000121f8145490_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000121f8145490_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000121f80769c0;
T_4 ;
    %wait E_00000121f81381c0;
    %fork t_1, S_00000121f8076b50;
    %jmp t_0;
    .scope S_00000121f8076b50;
t_1 ;
    %load/vec4 v00000121f81725f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000121f81461b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000121f81461b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000121f81461b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f8172ff0, 0, 4;
    %load/vec4 v00000121f81461b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000121f81461b0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000121f8171b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000121f8173270_0;
    %load/vec4 v00000121f8172a50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f8172ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f8172ff0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000121f80769c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000121f80769c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000121f81716f0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000121f81716f0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000121f81716f0_0;
    %ix/getv/s 4, v00000121f81716f0_0;
    %load/vec4a v00000121f8172ff0, 4;
    %ix/getv/s 4, v00000121f81716f0_0;
    %load/vec4a v00000121f8172ff0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000121f81716f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000121f81716f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000121f80ca8d0;
T_6 ;
    %wait E_00000121f81390c0;
    %load/vec4 v00000121f8172870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000121f8172730_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000121f8172690_0;
    %load/vec4 v00000121f8173130_0;
    %add;
    %assign/vec4 v00000121f8172730_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000121f8172690_0;
    %load/vec4 v00000121f8173130_0;
    %sub;
    %assign/vec4 v00000121f8172730_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000121f8172690_0;
    %load/vec4 v00000121f8173130_0;
    %and;
    %assign/vec4 v00000121f8172730_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000121f8172690_0;
    %load/vec4 v00000121f8173130_0;
    %or;
    %assign/vec4 v00000121f8172730_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000121f8172690_0;
    %load/vec4 v00000121f8173130_0;
    %xor;
    %assign/vec4 v00000121f8172730_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000121f8172690_0;
    %load/vec4 v00000121f8173130_0;
    %or;
    %inv;
    %assign/vec4 v00000121f8172730_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000121f8172690_0;
    %load/vec4 v00000121f8173130_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000121f8172730_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000121f8173130_0;
    %load/vec4 v00000121f8172690_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000121f8172730_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000121f8172690_0;
    %ix/getv 4, v00000121f8173130_0;
    %shiftl 4;
    %assign/vec4 v00000121f8172730_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000121f8172690_0;
    %ix/getv 4, v00000121f8173130_0;
    %shiftr 4;
    %assign/vec4 v00000121f8172730_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000121f810f330;
T_7 ;
    %wait E_00000121f8138c00;
    %load/vec4 v00000121f8172c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000121f8172b90_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000121f8172370, 4;
    %assign/vec4 v00000121f81718d0_0, 0;
T_7.0 ;
    %load/vec4 v00000121f8171c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000121f8171ab0_0;
    %ix/getv 3, v00000121f8172b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f8172370, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000121f810f330;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000121f8172910_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000121f8172910_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000121f8172910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f8172370, 0, 4;
    %load/vec4 v00000121f8172910_0;
    %addi 1, 0, 32;
    %store/vec4 v00000121f8172910_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000121f810f330;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000121f8172910_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000121f8172910_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000121f8172910_0;
    %load/vec4a v00000121f8172370, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000121f8172910_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000121f8172910_0;
    %addi 1, 0, 32;
    %store/vec4 v00000121f8172910_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000121f8139c20;
T_10 ;
    %wait E_00000121f81381c0;
    %load/vec4 v00000121f81788a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000121f81777c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000121f81777c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000121f81777c0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000121f8139900;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000121f8177ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000121f8178ee0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000121f8139900;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000121f8177ae0_0;
    %inv;
    %assign/vec4 v00000121f8177ae0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000121f8139900;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000121f8178ee0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000121f8178ee0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000121f81784e0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
