<stg><name>forward_output_layer<128, 1></name>


<trans_list>

<trans id="6534" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6535" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6536" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6537" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6538" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6539" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6540" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6541" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6542" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6543" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6544" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6545" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6546" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6547" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6548" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6549" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6550" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6551" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6552" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6553" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6554" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6555" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6556" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6557" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6558" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6559" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6560" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6561" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6562" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6563" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6564" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6565" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6566" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6567" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6568" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6569" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6570" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6571" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6572" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6573" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6574" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6575" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6576" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6577" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6578" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6579" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6580" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6581" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6582" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6583" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6584" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6585" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6586" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6587" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6588" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6589" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6590" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6591" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6592" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6593" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6594" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6595" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6596" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6597" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6598" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6599" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6600" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6601" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6602" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6603" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6604" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6605" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6606" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6607" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6608" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6609" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6610" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6611" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6612" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6613" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6614" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6615" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6616" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6617" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6618" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6619" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6620" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6621" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6622" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6623" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6624" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6625" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6626" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6627" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6628" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6629" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6630" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6631" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6632" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6633" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6634" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6635" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6636" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6637" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6638" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6639" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6640" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6641" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6642" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6643" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6644" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6645" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6646" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6647" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6648" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6649" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6650" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6651" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6652" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6653" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6654" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6655" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6656" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6657" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6658" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6659" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6660" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6661" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6662" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6663" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:0 %x_addr = getelementptr i15 %x, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:1 %x_load = load i7 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:385 %P_L1_W_0_load = load i16 0

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="135" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:1 %x_load = load i7 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:2 %store_ln67 = store i15 %x_load, i15 0

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:3 %x_addr_1 = getelementptr i15 %x, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="x_addr_1"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:4 %x_load_1 = load i7 %x_addr_1

]]></Node>
<StgValue><ssdm name="x_load_1"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:385 %P_L1_W_0_load = load i16 0

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:428 %P_L1_W_0_load_1 = load i16 1

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="141" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:4 %x_load_1 = load i7 %x_addr_1

]]></Node>
<StgValue><ssdm name="x_load_1"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:5 %store_ln67 = store i15 %x_load_1, i15 1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:6 %x_addr_2 = getelementptr i15 %x, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="x_addr_2"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:7 %x_load_2 = load i7 %x_addr_2

]]></Node>
<StgValue><ssdm name="x_load_2"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:384 %z_o = load i16 %P_L1_b_102

]]></Node>
<StgValue><ssdm name="z_o"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:386 %sext_ln81 = sext i16 %P_L1_W_0_load

]]></Node>
<StgValue><ssdm name="sext_ln81"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:387 %zext_ln81_128 = zext i15 %x_load

]]></Node>
<StgValue><ssdm name="zext_ln81_128"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:388 %mul_ln81 = mul i31 %sext_ln81, i31 %zext_ln81_128

]]></Node>
<StgValue><ssdm name="mul_ln81"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:389 %shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %z_o, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:390 %sext_ln81_1 = sext i26 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln81_1"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:391 %sext_ln81_2 = sext i31 %mul_ln81

]]></Node>
<StgValue><ssdm name="sext_ln81_2"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:392 %add_ln81 = add i32 %sext_ln81_1, i32 %sext_ln81_2

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:393 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:394 %z_o_4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_4"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:395 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81, i32 9

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:396 %trunc_ln81 = trunc i31 %mul_ln81

]]></Node>
<StgValue><ssdm name="trunc_ln81"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:397 %icmp_ln81 = icmp_ne  i9 %trunc_ln81, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:399 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81, i32 10

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:400 %or_ln81 = or i1 %tmp_8, i1 %icmp_ln81

]]></Node>
<StgValue><ssdm name="or_ln81"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:401 %and_ln81 = and i1 %or_ln81, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln81"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:402 %zext_ln81 = zext i1 %and_ln81

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:403 %z_o_5 = add i16 %z_o_4, i16 %zext_ln81

]]></Node>
<StgValue><ssdm name="z_o_5"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:404 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_5, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:408 %tmp_s = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:409 %icmp_ln81_1 = icmp_eq  i5 %tmp_s, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_1"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:410 %tmp_1 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:411 %icmp_ln81_2 = icmp_eq  i6 %tmp_1, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_2"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:412 %icmp_ln81_3 = icmp_eq  i6 %tmp_1, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_3"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:428 %P_L1_W_0_load_1 = load i16 1

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_1"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:473 %P_L1_W_0_load_2 = load i16 2

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="171" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:7 %x_load_2 = load i7 %x_addr_2

]]></Node>
<StgValue><ssdm name="x_load_2"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:8 %store_ln67 = store i15 %x_load_2, i15 2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:9 %x_addr_3 = getelementptr i15 %x, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="x_addr_3"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:10 %x_load_3 = load i7 %x_addr_3

]]></Node>
<StgValue><ssdm name="x_load_3"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:398 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81, i32 25

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:405 %xor_ln81 = xor i1 %tmp_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:406 %and_ln81_1 = and i1 %tmp_7, i1 %xor_ln81

]]></Node>
<StgValue><ssdm name="and_ln81_1"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:407 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81, i32 26

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:413 %select_ln81 = select i1 %and_ln81_1, i1 %icmp_ln81_2, i1 %icmp_ln81_3

]]></Node>
<StgValue><ssdm name="select_ln81"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:414 %xor_ln81_1 = xor i1 %tmp_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_1"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:415 %and_ln81_2 = and i1 %icmp_ln81_1, i1 %xor_ln81_1

]]></Node>
<StgValue><ssdm name="and_ln81_2"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:416 %select_ln81_1 = select i1 %and_ln81_1, i1 %and_ln81_2, i1 %icmp_ln81_2

]]></Node>
<StgValue><ssdm name="select_ln81_1"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:417 %and_ln81_3 = and i1 %and_ln81_1, i1 %icmp_ln81_2

]]></Node>
<StgValue><ssdm name="and_ln81_3"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:418 %xor_ln81_2 = xor i1 %and_ln81_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_2"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:419 %empty = and i1 %tmp, i1 %xor_ln81_2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:420 %xor_ln81_3 = xor i1 %select_ln81, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_3"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:421 %or_ln81_1 = or i1 %tmp_9, i1 %xor_ln81_3

]]></Node>
<StgValue><ssdm name="or_ln81_1"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:422 %xor_ln81_4 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_4"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:423 %and_ln81_4 = and i1 %or_ln81_1, i1 %xor_ln81_4

]]></Node>
<StgValue><ssdm name="and_ln81_4"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:424 %and_ln81_5 = and i1 %tmp_9, i1 %select_ln81_1

]]></Node>
<StgValue><ssdm name="and_ln81_5"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:425 %xor_ln81_5 = xor i1 %and_ln81_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_5"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:426 %and_ln81_6 = and i1 %empty, i1 %xor_ln81_5

]]></Node>
<StgValue><ssdm name="and_ln81_6"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:427 %or_ln81_2 = or i1 %and_ln81_4, i1 %and_ln81_6

]]></Node>
<StgValue><ssdm name="or_ln81_2"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:429 %sext_ln81_3 = sext i16 %P_L1_W_0_load_1

]]></Node>
<StgValue><ssdm name="sext_ln81_3"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:430 %zext_ln81_129 = zext i15 %x_load_1

]]></Node>
<StgValue><ssdm name="zext_ln81_129"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:431 %mul_ln81_1 = mul i31 %sext_ln81_3, i31 %zext_ln81_129

]]></Node>
<StgValue><ssdm name="mul_ln81_1"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:432 %select_ln81_2 = select i1 %and_ln81_4, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_2"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:433 %select_ln81_3 = select i1 %or_ln81_2, i16 %select_ln81_2, i16 %z_o_5

]]></Node>
<StgValue><ssdm name="select_ln81_3"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:434 %shl_ln81_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_3, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_1"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:435 %sext_ln81_4 = sext i26 %shl_ln81_1

]]></Node>
<StgValue><ssdm name="sext_ln81_4"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:436 %sext_ln81_5 = sext i31 %mul_ln81_1

]]></Node>
<StgValue><ssdm name="sext_ln81_5"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:437 %add_ln81_2 = add i32 %sext_ln81_4, i32 %sext_ln81_5

]]></Node>
<StgValue><ssdm name="add_ln81_2"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:438 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:439 %z_o_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_2, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_6"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:440 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:441 %trunc_ln81_1 = trunc i31 %mul_ln81_1

]]></Node>
<StgValue><ssdm name="trunc_ln81_1"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:442 %icmp_ln81_4 = icmp_ne  i9 %trunc_ln81_1, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_4"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:444 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_2, i32 10

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:445 %or_ln81_3 = or i1 %tmp_14, i1 %icmp_ln81_4

]]></Node>
<StgValue><ssdm name="or_ln81_3"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:446 %and_ln81_7 = and i1 %or_ln81_3, i1 %tmp_12

]]></Node>
<StgValue><ssdm name="and_ln81_7"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:447 %zext_ln81_1 = zext i1 %and_ln81_7

]]></Node>
<StgValue><ssdm name="zext_ln81_1"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:448 %z_o_7 = add i16 %z_o_6, i16 %zext_ln81_1

]]></Node>
<StgValue><ssdm name="z_o_7"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:449 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_7, i32 15

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:453 %tmp_2 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_2, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:454 %icmp_ln81_5 = icmp_eq  i5 %tmp_2, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_5"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:455 %tmp_3 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_2, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:456 %icmp_ln81_6 = icmp_eq  i6 %tmp_3, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_6"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:457 %icmp_ln81_7 = icmp_eq  i6 %tmp_3, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_7"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:473 %P_L1_W_0_load_2 = load i16 2

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_2"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:518 %P_L1_W_0_load_3 = load i16 3

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="221" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:10 %x_load_3 = load i7 %x_addr_3

]]></Node>
<StgValue><ssdm name="x_load_3"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:11 %store_ln67 = store i15 %x_load_3, i15 3

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:12 %x_addr_4 = getelementptr i15 %x, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="x_addr_4"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:13 %x_load_4 = load i7 %x_addr_4

]]></Node>
<StgValue><ssdm name="x_load_4"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:443 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_2, i32 25

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:450 %xor_ln81_6 = xor i1 %tmp_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_6"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:451 %and_ln81_8 = and i1 %tmp_13, i1 %xor_ln81_6

]]></Node>
<StgValue><ssdm name="and_ln81_8"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:452 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_2, i32 26

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:458 %select_ln81_4 = select i1 %and_ln81_8, i1 %icmp_ln81_6, i1 %icmp_ln81_7

]]></Node>
<StgValue><ssdm name="select_ln81_4"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:459 %xor_ln81_7 = xor i1 %tmp_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_7"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:460 %and_ln81_9 = and i1 %icmp_ln81_5, i1 %xor_ln81_7

]]></Node>
<StgValue><ssdm name="and_ln81_9"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:461 %select_ln81_5 = select i1 %and_ln81_8, i1 %and_ln81_9, i1 %icmp_ln81_6

]]></Node>
<StgValue><ssdm name="select_ln81_5"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:462 %and_ln81_10 = and i1 %and_ln81_8, i1 %icmp_ln81_6

]]></Node>
<StgValue><ssdm name="and_ln81_10"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:463 %xor_ln81_8 = xor i1 %and_ln81_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_8"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:464 %empty_13 = and i1 %tmp_11, i1 %xor_ln81_8

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:465 %xor_ln81_9 = xor i1 %select_ln81_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_9"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:466 %or_ln81_4 = or i1 %tmp_15, i1 %xor_ln81_9

]]></Node>
<StgValue><ssdm name="or_ln81_4"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:467 %xor_ln81_10 = xor i1 %tmp_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_10"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:468 %and_ln81_11 = and i1 %or_ln81_4, i1 %xor_ln81_10

]]></Node>
<StgValue><ssdm name="and_ln81_11"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:469 %and_ln81_12 = and i1 %tmp_15, i1 %select_ln81_5

]]></Node>
<StgValue><ssdm name="and_ln81_12"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:470 %xor_ln81_11 = xor i1 %and_ln81_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_11"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:471 %and_ln81_13 = and i1 %empty_13, i1 %xor_ln81_11

]]></Node>
<StgValue><ssdm name="and_ln81_13"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:472 %or_ln81_5 = or i1 %and_ln81_11, i1 %and_ln81_13

]]></Node>
<StgValue><ssdm name="or_ln81_5"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:474 %sext_ln81_6 = sext i16 %P_L1_W_0_load_2

]]></Node>
<StgValue><ssdm name="sext_ln81_6"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:475 %zext_ln81_130 = zext i15 %x_load_2

]]></Node>
<StgValue><ssdm name="zext_ln81_130"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:476 %mul_ln81_2 = mul i31 %sext_ln81_6, i31 %zext_ln81_130

]]></Node>
<StgValue><ssdm name="mul_ln81_2"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:477 %select_ln81_6 = select i1 %and_ln81_11, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_6"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:478 %select_ln81_7 = select i1 %or_ln81_5, i16 %select_ln81_6, i16 %z_o_7

]]></Node>
<StgValue><ssdm name="select_ln81_7"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:479 %shl_ln81_2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_7, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_2"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:480 %sext_ln81_7 = sext i26 %shl_ln81_2

]]></Node>
<StgValue><ssdm name="sext_ln81_7"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:481 %sext_ln81_8 = sext i31 %mul_ln81_2

]]></Node>
<StgValue><ssdm name="sext_ln81_8"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:482 %add_ln81_4 = add i32 %sext_ln81_7, i32 %sext_ln81_8

]]></Node>
<StgValue><ssdm name="add_ln81_4"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:483 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:484 %z_o_8 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_4, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_8"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:485 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_2, i32 9

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:486 %trunc_ln81_2 = trunc i31 %mul_ln81_2

]]></Node>
<StgValue><ssdm name="trunc_ln81_2"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:487 %icmp_ln81_8 = icmp_ne  i9 %trunc_ln81_2, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_8"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:489 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_4, i32 10

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:490 %or_ln81_6 = or i1 %tmp_20, i1 %icmp_ln81_8

]]></Node>
<StgValue><ssdm name="or_ln81_6"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:491 %and_ln81_14 = and i1 %or_ln81_6, i1 %tmp_18

]]></Node>
<StgValue><ssdm name="and_ln81_14"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:492 %zext_ln81_2 = zext i1 %and_ln81_14

]]></Node>
<StgValue><ssdm name="zext_ln81_2"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:493 %z_o_9 = add i16 %z_o_8, i16 %zext_ln81_2

]]></Node>
<StgValue><ssdm name="z_o_9"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:494 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_9, i32 15

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:498 %tmp_4 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_4, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:499 %icmp_ln81_9 = icmp_eq  i5 %tmp_4, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_9"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:500 %tmp_5 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_4, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:501 %icmp_ln81_10 = icmp_eq  i6 %tmp_5, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_10"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:502 %icmp_ln81_11 = icmp_eq  i6 %tmp_5, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_11"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:518 %P_L1_W_0_load_3 = load i16 3

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_3"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:563 %P_L1_W_0_load_4 = load i16 4

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="271" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:13 %x_load_4 = load i7 %x_addr_4

]]></Node>
<StgValue><ssdm name="x_load_4"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:14 %store_ln67 = store i15 %x_load_4, i15 4

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:15 %x_addr_5 = getelementptr i15 %x, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="x_addr_5"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:16 %x_load_5 = load i7 %x_addr_5

]]></Node>
<StgValue><ssdm name="x_load_5"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:488 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_4, i32 25

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:495 %xor_ln81_12 = xor i1 %tmp_21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_12"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:496 %and_ln81_15 = and i1 %tmp_19, i1 %xor_ln81_12

]]></Node>
<StgValue><ssdm name="and_ln81_15"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:497 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_4, i32 26

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:503 %select_ln81_8 = select i1 %and_ln81_15, i1 %icmp_ln81_10, i1 %icmp_ln81_11

]]></Node>
<StgValue><ssdm name="select_ln81_8"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:504 %xor_ln81_13 = xor i1 %tmp_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_13"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:505 %and_ln81_16 = and i1 %icmp_ln81_9, i1 %xor_ln81_13

]]></Node>
<StgValue><ssdm name="and_ln81_16"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:506 %select_ln81_9 = select i1 %and_ln81_15, i1 %and_ln81_16, i1 %icmp_ln81_10

]]></Node>
<StgValue><ssdm name="select_ln81_9"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:507 %and_ln81_17 = and i1 %and_ln81_15, i1 %icmp_ln81_10

]]></Node>
<StgValue><ssdm name="and_ln81_17"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:508 %xor_ln81_14 = xor i1 %and_ln81_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_14"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:509 %empty_14 = and i1 %tmp_17, i1 %xor_ln81_14

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:510 %xor_ln81_15 = xor i1 %select_ln81_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_15"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:511 %or_ln81_7 = or i1 %tmp_21, i1 %xor_ln81_15

]]></Node>
<StgValue><ssdm name="or_ln81_7"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:512 %xor_ln81_16 = xor i1 %tmp_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_16"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:513 %and_ln81_18 = and i1 %or_ln81_7, i1 %xor_ln81_16

]]></Node>
<StgValue><ssdm name="and_ln81_18"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:514 %and_ln81_19 = and i1 %tmp_21, i1 %select_ln81_9

]]></Node>
<StgValue><ssdm name="and_ln81_19"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:515 %xor_ln81_17 = xor i1 %and_ln81_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_17"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:516 %and_ln81_20 = and i1 %empty_14, i1 %xor_ln81_17

]]></Node>
<StgValue><ssdm name="and_ln81_20"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:517 %or_ln81_8 = or i1 %and_ln81_18, i1 %and_ln81_20

]]></Node>
<StgValue><ssdm name="or_ln81_8"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:519 %sext_ln81_9 = sext i16 %P_L1_W_0_load_3

]]></Node>
<StgValue><ssdm name="sext_ln81_9"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:520 %zext_ln81_131 = zext i15 %x_load_3

]]></Node>
<StgValue><ssdm name="zext_ln81_131"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:521 %mul_ln81_3 = mul i31 %sext_ln81_9, i31 %zext_ln81_131

]]></Node>
<StgValue><ssdm name="mul_ln81_3"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:522 %select_ln81_10 = select i1 %and_ln81_18, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_10"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:523 %select_ln81_11 = select i1 %or_ln81_8, i16 %select_ln81_10, i16 %z_o_9

]]></Node>
<StgValue><ssdm name="select_ln81_11"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:524 %shl_ln81_3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_11, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_3"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:525 %sext_ln81_10 = sext i26 %shl_ln81_3

]]></Node>
<StgValue><ssdm name="sext_ln81_10"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:526 %sext_ln81_11 = sext i31 %mul_ln81_3

]]></Node>
<StgValue><ssdm name="sext_ln81_11"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:527 %add_ln81_6 = add i32 %sext_ln81_10, i32 %sext_ln81_11

]]></Node>
<StgValue><ssdm name="add_ln81_6"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:528 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:529 %z_o_10 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_6, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_10"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:530 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_3, i32 9

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:531 %trunc_ln81_3 = trunc i31 %mul_ln81_3

]]></Node>
<StgValue><ssdm name="trunc_ln81_3"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:532 %icmp_ln81_12 = icmp_ne  i9 %trunc_ln81_3, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_12"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:534 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_6, i32 10

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:535 %or_ln81_9 = or i1 %tmp_26, i1 %icmp_ln81_12

]]></Node>
<StgValue><ssdm name="or_ln81_9"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:536 %and_ln81_21 = and i1 %or_ln81_9, i1 %tmp_24

]]></Node>
<StgValue><ssdm name="and_ln81_21"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:537 %zext_ln81_3 = zext i1 %and_ln81_21

]]></Node>
<StgValue><ssdm name="zext_ln81_3"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:538 %z_o_11 = add i16 %z_o_10, i16 %zext_ln81_3

]]></Node>
<StgValue><ssdm name="z_o_11"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:539 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_11, i32 15

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:543 %tmp_29 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_6, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:544 %icmp_ln81_13 = icmp_eq  i5 %tmp_29, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_13"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:545 %tmp_30 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_6, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:546 %icmp_ln81_14 = icmp_eq  i6 %tmp_30, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_14"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:547 %icmp_ln81_15 = icmp_eq  i6 %tmp_30, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_15"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:563 %P_L1_W_0_load_4 = load i16 4

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_4"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:608 %P_L1_W_0_load_5 = load i16 5

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="321" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:16 %x_load_5 = load i7 %x_addr_5

]]></Node>
<StgValue><ssdm name="x_load_5"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:17 %store_ln67 = store i15 %x_load_5, i15 5

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:18 %x_addr_6 = getelementptr i15 %x, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="x_addr_6"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:19 %x_load_6 = load i7 %x_addr_6

]]></Node>
<StgValue><ssdm name="x_load_6"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:533 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_6, i32 25

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:540 %xor_ln81_18 = xor i1 %tmp_27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_18"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:541 %and_ln81_22 = and i1 %tmp_25, i1 %xor_ln81_18

]]></Node>
<StgValue><ssdm name="and_ln81_22"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:542 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_6, i32 26

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:548 %select_ln81_12 = select i1 %and_ln81_22, i1 %icmp_ln81_14, i1 %icmp_ln81_15

]]></Node>
<StgValue><ssdm name="select_ln81_12"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:549 %xor_ln81_19 = xor i1 %tmp_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_19"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:550 %and_ln81_23 = and i1 %icmp_ln81_13, i1 %xor_ln81_19

]]></Node>
<StgValue><ssdm name="and_ln81_23"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:551 %select_ln81_13 = select i1 %and_ln81_22, i1 %and_ln81_23, i1 %icmp_ln81_14

]]></Node>
<StgValue><ssdm name="select_ln81_13"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:552 %and_ln81_24 = and i1 %and_ln81_22, i1 %icmp_ln81_14

]]></Node>
<StgValue><ssdm name="and_ln81_24"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:553 %xor_ln81_20 = xor i1 %and_ln81_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_20"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:554 %empty_15 = and i1 %tmp_23, i1 %xor_ln81_20

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:555 %xor_ln81_21 = xor i1 %select_ln81_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_21"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:556 %or_ln81_10 = or i1 %tmp_27, i1 %xor_ln81_21

]]></Node>
<StgValue><ssdm name="or_ln81_10"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:557 %xor_ln81_22 = xor i1 %tmp_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_22"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:558 %and_ln81_25 = and i1 %or_ln81_10, i1 %xor_ln81_22

]]></Node>
<StgValue><ssdm name="and_ln81_25"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:559 %and_ln81_26 = and i1 %tmp_27, i1 %select_ln81_13

]]></Node>
<StgValue><ssdm name="and_ln81_26"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:560 %xor_ln81_23 = xor i1 %and_ln81_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_23"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:561 %and_ln81_27 = and i1 %empty_15, i1 %xor_ln81_23

]]></Node>
<StgValue><ssdm name="and_ln81_27"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:562 %or_ln81_11 = or i1 %and_ln81_25, i1 %and_ln81_27

]]></Node>
<StgValue><ssdm name="or_ln81_11"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:564 %sext_ln81_12 = sext i16 %P_L1_W_0_load_4

]]></Node>
<StgValue><ssdm name="sext_ln81_12"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:565 %zext_ln81_132 = zext i15 %x_load_4

]]></Node>
<StgValue><ssdm name="zext_ln81_132"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:566 %mul_ln81_4 = mul i31 %sext_ln81_12, i31 %zext_ln81_132

]]></Node>
<StgValue><ssdm name="mul_ln81_4"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:567 %select_ln81_14 = select i1 %and_ln81_25, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_14"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:568 %select_ln81_15 = select i1 %or_ln81_11, i16 %select_ln81_14, i16 %z_o_11

]]></Node>
<StgValue><ssdm name="select_ln81_15"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:569 %shl_ln81_4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_15, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_4"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:570 %sext_ln81_13 = sext i26 %shl_ln81_4

]]></Node>
<StgValue><ssdm name="sext_ln81_13"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:571 %sext_ln81_14 = sext i31 %mul_ln81_4

]]></Node>
<StgValue><ssdm name="sext_ln81_14"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:572 %add_ln81_8 = add i32 %sext_ln81_13, i32 %sext_ln81_14

]]></Node>
<StgValue><ssdm name="add_ln81_8"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:573 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:574 %z_o_12 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_8, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_12"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:575 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_4, i32 9

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:576 %trunc_ln81_4 = trunc i31 %mul_ln81_4

]]></Node>
<StgValue><ssdm name="trunc_ln81_4"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:577 %icmp_ln81_16 = icmp_ne  i9 %trunc_ln81_4, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_16"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:579 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_8, i32 10

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:580 %or_ln81_12 = or i1 %tmp_34, i1 %icmp_ln81_16

]]></Node>
<StgValue><ssdm name="or_ln81_12"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:581 %and_ln81_28 = and i1 %or_ln81_12, i1 %tmp_32

]]></Node>
<StgValue><ssdm name="and_ln81_28"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:582 %zext_ln81_4 = zext i1 %and_ln81_28

]]></Node>
<StgValue><ssdm name="zext_ln81_4"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:583 %z_o_13 = add i16 %z_o_12, i16 %zext_ln81_4

]]></Node>
<StgValue><ssdm name="z_o_13"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:584 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:588 %tmp_37 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_8, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:589 %icmp_ln81_17 = icmp_eq  i5 %tmp_37, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_17"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:590 %tmp_38 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_8, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:591 %icmp_ln81_18 = icmp_eq  i6 %tmp_38, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_18"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:592 %icmp_ln81_19 = icmp_eq  i6 %tmp_38, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_19"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:608 %P_L1_W_0_load_5 = load i16 5

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_5"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:653 %P_L1_W_0_load_6 = load i16 6

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="371" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:19 %x_load_6 = load i7 %x_addr_6

]]></Node>
<StgValue><ssdm name="x_load_6"/></StgValue>
</operation>

<operation id="372" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:20 %store_ln67 = store i15 %x_load_6, i15 6

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="373" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:21 %x_addr_7 = getelementptr i15 %x, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="x_addr_7"/></StgValue>
</operation>

<operation id="374" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:22 %x_load_7 = load i7 %x_addr_7

]]></Node>
<StgValue><ssdm name="x_load_7"/></StgValue>
</operation>

<operation id="375" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:578 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_8, i32 25

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="376" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:585 %xor_ln81_24 = xor i1 %tmp_35, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_24"/></StgValue>
</operation>

<operation id="377" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:586 %and_ln81_29 = and i1 %tmp_33, i1 %xor_ln81_24

]]></Node>
<StgValue><ssdm name="and_ln81_29"/></StgValue>
</operation>

<operation id="378" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:587 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_8, i32 26

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="379" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:593 %select_ln81_16 = select i1 %and_ln81_29, i1 %icmp_ln81_18, i1 %icmp_ln81_19

]]></Node>
<StgValue><ssdm name="select_ln81_16"/></StgValue>
</operation>

<operation id="380" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:594 %xor_ln81_25 = xor i1 %tmp_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_25"/></StgValue>
</operation>

<operation id="381" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:595 %and_ln81_30 = and i1 %icmp_ln81_17, i1 %xor_ln81_25

]]></Node>
<StgValue><ssdm name="and_ln81_30"/></StgValue>
</operation>

<operation id="382" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:596 %select_ln81_17 = select i1 %and_ln81_29, i1 %and_ln81_30, i1 %icmp_ln81_18

]]></Node>
<StgValue><ssdm name="select_ln81_17"/></StgValue>
</operation>

<operation id="383" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:597 %and_ln81_31 = and i1 %and_ln81_29, i1 %icmp_ln81_18

]]></Node>
<StgValue><ssdm name="and_ln81_31"/></StgValue>
</operation>

<operation id="384" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:598 %xor_ln81_26 = xor i1 %and_ln81_31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_26"/></StgValue>
</operation>

<operation id="385" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:599 %empty_16 = and i1 %tmp_31, i1 %xor_ln81_26

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="386" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:600 %xor_ln81_27 = xor i1 %select_ln81_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_27"/></StgValue>
</operation>

<operation id="387" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:601 %or_ln81_13 = or i1 %tmp_35, i1 %xor_ln81_27

]]></Node>
<StgValue><ssdm name="or_ln81_13"/></StgValue>
</operation>

<operation id="388" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:602 %xor_ln81_28 = xor i1 %tmp_31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_28"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:603 %and_ln81_32 = and i1 %or_ln81_13, i1 %xor_ln81_28

]]></Node>
<StgValue><ssdm name="and_ln81_32"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:604 %and_ln81_33 = and i1 %tmp_35, i1 %select_ln81_17

]]></Node>
<StgValue><ssdm name="and_ln81_33"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:605 %xor_ln81_29 = xor i1 %and_ln81_33, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_29"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:606 %and_ln81_34 = and i1 %empty_16, i1 %xor_ln81_29

]]></Node>
<StgValue><ssdm name="and_ln81_34"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:607 %or_ln81_14 = or i1 %and_ln81_32, i1 %and_ln81_34

]]></Node>
<StgValue><ssdm name="or_ln81_14"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:609 %sext_ln81_15 = sext i16 %P_L1_W_0_load_5

]]></Node>
<StgValue><ssdm name="sext_ln81_15"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:610 %zext_ln81_133 = zext i15 %x_load_5

]]></Node>
<StgValue><ssdm name="zext_ln81_133"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:611 %mul_ln81_5 = mul i31 %sext_ln81_15, i31 %zext_ln81_133

]]></Node>
<StgValue><ssdm name="mul_ln81_5"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:612 %select_ln81_18 = select i1 %and_ln81_32, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_18"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:613 %select_ln81_19 = select i1 %or_ln81_14, i16 %select_ln81_18, i16 %z_o_13

]]></Node>
<StgValue><ssdm name="select_ln81_19"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:614 %shl_ln81_5 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_19, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_5"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:615 %sext_ln81_16 = sext i26 %shl_ln81_5

]]></Node>
<StgValue><ssdm name="sext_ln81_16"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:616 %sext_ln81_17 = sext i31 %mul_ln81_5

]]></Node>
<StgValue><ssdm name="sext_ln81_17"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:617 %add_ln81_10 = add i32 %sext_ln81_16, i32 %sext_ln81_17

]]></Node>
<StgValue><ssdm name="add_ln81_10"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:618 %tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_10, i32 31

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:619 %z_o_14 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_10, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_14"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:620 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_5, i32 9

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:621 %trunc_ln81_5 = trunc i31 %mul_ln81_5

]]></Node>
<StgValue><ssdm name="trunc_ln81_5"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:622 %icmp_ln81_20 = icmp_ne  i9 %trunc_ln81_5, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_20"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:624 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_10, i32 10

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:625 %or_ln81_15 = or i1 %tmp_42, i1 %icmp_ln81_20

]]></Node>
<StgValue><ssdm name="or_ln81_15"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:626 %and_ln81_35 = and i1 %or_ln81_15, i1 %tmp_40

]]></Node>
<StgValue><ssdm name="and_ln81_35"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:627 %zext_ln81_5 = zext i1 %and_ln81_35

]]></Node>
<StgValue><ssdm name="zext_ln81_5"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:628 %z_o_15 = add i16 %z_o_14, i16 %zext_ln81_5

]]></Node>
<StgValue><ssdm name="z_o_15"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:629 %tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_15, i32 15

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:633 %tmp_45 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_10, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:634 %icmp_ln81_21 = icmp_eq  i5 %tmp_45, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_21"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:635 %tmp_46 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_10, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:636 %icmp_ln81_22 = icmp_eq  i6 %tmp_46, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_22"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:637 %icmp_ln81_23 = icmp_eq  i6 %tmp_46, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_23"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:653 %P_L1_W_0_load_6 = load i16 6

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_6"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:698 %P_L1_W_0_load_7 = load i16 7

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="421" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:22 %x_load_7 = load i7 %x_addr_7

]]></Node>
<StgValue><ssdm name="x_load_7"/></StgValue>
</operation>

<operation id="422" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:23 %store_ln67 = store i15 %x_load_7, i15 7

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="423" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:24 %x_addr_8 = getelementptr i15 %x, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="x_addr_8"/></StgValue>
</operation>

<operation id="424" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:25 %x_load_8 = load i7 %x_addr_8

]]></Node>
<StgValue><ssdm name="x_load_8"/></StgValue>
</operation>

<operation id="425" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:623 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="426" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:630 %xor_ln81_30 = xor i1 %tmp_43, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_30"/></StgValue>
</operation>

<operation id="427" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:631 %and_ln81_36 = and i1 %tmp_41, i1 %xor_ln81_30

]]></Node>
<StgValue><ssdm name="and_ln81_36"/></StgValue>
</operation>

<operation id="428" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:632 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_10, i32 26

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="429" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:638 %select_ln81_20 = select i1 %and_ln81_36, i1 %icmp_ln81_22, i1 %icmp_ln81_23

]]></Node>
<StgValue><ssdm name="select_ln81_20"/></StgValue>
</operation>

<operation id="430" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:639 %xor_ln81_31 = xor i1 %tmp_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_31"/></StgValue>
</operation>

<operation id="431" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:640 %and_ln81_37 = and i1 %icmp_ln81_21, i1 %xor_ln81_31

]]></Node>
<StgValue><ssdm name="and_ln81_37"/></StgValue>
</operation>

<operation id="432" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:641 %select_ln81_21 = select i1 %and_ln81_36, i1 %and_ln81_37, i1 %icmp_ln81_22

]]></Node>
<StgValue><ssdm name="select_ln81_21"/></StgValue>
</operation>

<operation id="433" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:642 %and_ln81_38 = and i1 %and_ln81_36, i1 %icmp_ln81_22

]]></Node>
<StgValue><ssdm name="and_ln81_38"/></StgValue>
</operation>

<operation id="434" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:643 %xor_ln81_32 = xor i1 %and_ln81_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_32"/></StgValue>
</operation>

<operation id="435" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:644 %empty_17 = and i1 %tmp_39, i1 %xor_ln81_32

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="436" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:645 %xor_ln81_33 = xor i1 %select_ln81_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_33"/></StgValue>
</operation>

<operation id="437" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:646 %or_ln81_16 = or i1 %tmp_43, i1 %xor_ln81_33

]]></Node>
<StgValue><ssdm name="or_ln81_16"/></StgValue>
</operation>

<operation id="438" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:647 %xor_ln81_34 = xor i1 %tmp_39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_34"/></StgValue>
</operation>

<operation id="439" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:648 %and_ln81_39 = and i1 %or_ln81_16, i1 %xor_ln81_34

]]></Node>
<StgValue><ssdm name="and_ln81_39"/></StgValue>
</operation>

<operation id="440" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:649 %and_ln81_40 = and i1 %tmp_43, i1 %select_ln81_21

]]></Node>
<StgValue><ssdm name="and_ln81_40"/></StgValue>
</operation>

<operation id="441" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:650 %xor_ln81_35 = xor i1 %and_ln81_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_35"/></StgValue>
</operation>

<operation id="442" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:651 %and_ln81_41 = and i1 %empty_17, i1 %xor_ln81_35

]]></Node>
<StgValue><ssdm name="and_ln81_41"/></StgValue>
</operation>

<operation id="443" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:652 %or_ln81_17 = or i1 %and_ln81_39, i1 %and_ln81_41

]]></Node>
<StgValue><ssdm name="or_ln81_17"/></StgValue>
</operation>

<operation id="444" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:654 %sext_ln81_18 = sext i16 %P_L1_W_0_load_6

]]></Node>
<StgValue><ssdm name="sext_ln81_18"/></StgValue>
</operation>

<operation id="445" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:655 %zext_ln81_134 = zext i15 %x_load_6

]]></Node>
<StgValue><ssdm name="zext_ln81_134"/></StgValue>
</operation>

<operation id="446" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:656 %mul_ln81_6 = mul i31 %sext_ln81_18, i31 %zext_ln81_134

]]></Node>
<StgValue><ssdm name="mul_ln81_6"/></StgValue>
</operation>

<operation id="447" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:657 %select_ln81_22 = select i1 %and_ln81_39, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_22"/></StgValue>
</operation>

<operation id="448" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:658 %select_ln81_23 = select i1 %or_ln81_17, i16 %select_ln81_22, i16 %z_o_15

]]></Node>
<StgValue><ssdm name="select_ln81_23"/></StgValue>
</operation>

<operation id="449" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:659 %shl_ln81_6 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_23, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_6"/></StgValue>
</operation>

<operation id="450" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:660 %sext_ln81_19 = sext i26 %shl_ln81_6

]]></Node>
<StgValue><ssdm name="sext_ln81_19"/></StgValue>
</operation>

<operation id="451" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:661 %sext_ln81_20 = sext i31 %mul_ln81_6

]]></Node>
<StgValue><ssdm name="sext_ln81_20"/></StgValue>
</operation>

<operation id="452" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:662 %add_ln81_12 = add i32 %sext_ln81_19, i32 %sext_ln81_20

]]></Node>
<StgValue><ssdm name="add_ln81_12"/></StgValue>
</operation>

<operation id="453" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:663 %tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_12, i32 31

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="454" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:664 %z_o_16 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_12, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_16"/></StgValue>
</operation>

<operation id="455" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:665 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_6, i32 9

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="456" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:666 %trunc_ln81_6 = trunc i31 %mul_ln81_6

]]></Node>
<StgValue><ssdm name="trunc_ln81_6"/></StgValue>
</operation>

<operation id="457" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:667 %icmp_ln81_24 = icmp_ne  i9 %trunc_ln81_6, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_24"/></StgValue>
</operation>

<operation id="458" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:669 %tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_12, i32 10

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="459" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:670 %or_ln81_18 = or i1 %tmp_50, i1 %icmp_ln81_24

]]></Node>
<StgValue><ssdm name="or_ln81_18"/></StgValue>
</operation>

<operation id="460" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:671 %and_ln81_42 = and i1 %or_ln81_18, i1 %tmp_48

]]></Node>
<StgValue><ssdm name="and_ln81_42"/></StgValue>
</operation>

<operation id="461" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:672 %zext_ln81_6 = zext i1 %and_ln81_42

]]></Node>
<StgValue><ssdm name="zext_ln81_6"/></StgValue>
</operation>

<operation id="462" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:673 %z_o_17 = add i16 %z_o_16, i16 %zext_ln81_6

]]></Node>
<StgValue><ssdm name="z_o_17"/></StgValue>
</operation>

<operation id="463" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:674 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_17, i32 15

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="464" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:678 %tmp_53 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_12, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="465" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:679 %icmp_ln81_25 = icmp_eq  i5 %tmp_53, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_25"/></StgValue>
</operation>

<operation id="466" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:680 %tmp_54 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_12, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="467" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:681 %icmp_ln81_26 = icmp_eq  i6 %tmp_54, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_26"/></StgValue>
</operation>

<operation id="468" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:682 %icmp_ln81_27 = icmp_eq  i6 %tmp_54, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_27"/></StgValue>
</operation>

<operation id="469" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:698 %P_L1_W_0_load_7 = load i16 7

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_7"/></StgValue>
</operation>

<operation id="470" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:743 %P_L1_W_0_load_8 = load i16 8

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="471" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:25 %x_load_8 = load i7 %x_addr_8

]]></Node>
<StgValue><ssdm name="x_load_8"/></StgValue>
</operation>

<operation id="472" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:26 %store_ln67 = store i15 %x_load_8, i15 8

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="473" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:27 %x_addr_9 = getelementptr i15 %x, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="x_addr_9"/></StgValue>
</operation>

<operation id="474" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:28 %x_load_9 = load i7 %x_addr_9

]]></Node>
<StgValue><ssdm name="x_load_9"/></StgValue>
</operation>

<operation id="475" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:668 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_12, i32 25

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="476" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:675 %xor_ln81_36 = xor i1 %tmp_51, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_36"/></StgValue>
</operation>

<operation id="477" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:676 %and_ln81_43 = and i1 %tmp_49, i1 %xor_ln81_36

]]></Node>
<StgValue><ssdm name="and_ln81_43"/></StgValue>
</operation>

<operation id="478" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:677 %tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_12, i32 26

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="479" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:683 %select_ln81_24 = select i1 %and_ln81_43, i1 %icmp_ln81_26, i1 %icmp_ln81_27

]]></Node>
<StgValue><ssdm name="select_ln81_24"/></StgValue>
</operation>

<operation id="480" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:684 %xor_ln81_37 = xor i1 %tmp_52, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_37"/></StgValue>
</operation>

<operation id="481" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:685 %and_ln81_44 = and i1 %icmp_ln81_25, i1 %xor_ln81_37

]]></Node>
<StgValue><ssdm name="and_ln81_44"/></StgValue>
</operation>

<operation id="482" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:686 %select_ln81_25 = select i1 %and_ln81_43, i1 %and_ln81_44, i1 %icmp_ln81_26

]]></Node>
<StgValue><ssdm name="select_ln81_25"/></StgValue>
</operation>

<operation id="483" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:687 %and_ln81_45 = and i1 %and_ln81_43, i1 %icmp_ln81_26

]]></Node>
<StgValue><ssdm name="and_ln81_45"/></StgValue>
</operation>

<operation id="484" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:688 %xor_ln81_38 = xor i1 %and_ln81_45, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_38"/></StgValue>
</operation>

<operation id="485" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:689 %empty_18 = and i1 %tmp_47, i1 %xor_ln81_38

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="486" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:690 %xor_ln81_39 = xor i1 %select_ln81_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_39"/></StgValue>
</operation>

<operation id="487" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:691 %or_ln81_19 = or i1 %tmp_51, i1 %xor_ln81_39

]]></Node>
<StgValue><ssdm name="or_ln81_19"/></StgValue>
</operation>

<operation id="488" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:692 %xor_ln81_40 = xor i1 %tmp_47, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_40"/></StgValue>
</operation>

<operation id="489" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:693 %and_ln81_46 = and i1 %or_ln81_19, i1 %xor_ln81_40

]]></Node>
<StgValue><ssdm name="and_ln81_46"/></StgValue>
</operation>

<operation id="490" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:694 %and_ln81_47 = and i1 %tmp_51, i1 %select_ln81_25

]]></Node>
<StgValue><ssdm name="and_ln81_47"/></StgValue>
</operation>

<operation id="491" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:695 %xor_ln81_41 = xor i1 %and_ln81_47, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_41"/></StgValue>
</operation>

<operation id="492" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:696 %and_ln81_48 = and i1 %empty_18, i1 %xor_ln81_41

]]></Node>
<StgValue><ssdm name="and_ln81_48"/></StgValue>
</operation>

<operation id="493" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:697 %or_ln81_20 = or i1 %and_ln81_46, i1 %and_ln81_48

]]></Node>
<StgValue><ssdm name="or_ln81_20"/></StgValue>
</operation>

<operation id="494" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:699 %sext_ln81_21 = sext i16 %P_L1_W_0_load_7

]]></Node>
<StgValue><ssdm name="sext_ln81_21"/></StgValue>
</operation>

<operation id="495" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:700 %zext_ln81_135 = zext i15 %x_load_7

]]></Node>
<StgValue><ssdm name="zext_ln81_135"/></StgValue>
</operation>

<operation id="496" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:701 %mul_ln81_7 = mul i31 %sext_ln81_21, i31 %zext_ln81_135

]]></Node>
<StgValue><ssdm name="mul_ln81_7"/></StgValue>
</operation>

<operation id="497" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:702 %select_ln81_26 = select i1 %and_ln81_46, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_26"/></StgValue>
</operation>

<operation id="498" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:703 %select_ln81_27 = select i1 %or_ln81_20, i16 %select_ln81_26, i16 %z_o_17

]]></Node>
<StgValue><ssdm name="select_ln81_27"/></StgValue>
</operation>

<operation id="499" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:704 %shl_ln81_7 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_27, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_7"/></StgValue>
</operation>

<operation id="500" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:705 %sext_ln81_22 = sext i26 %shl_ln81_7

]]></Node>
<StgValue><ssdm name="sext_ln81_22"/></StgValue>
</operation>

<operation id="501" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:706 %sext_ln81_23 = sext i31 %mul_ln81_7

]]></Node>
<StgValue><ssdm name="sext_ln81_23"/></StgValue>
</operation>

<operation id="502" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:707 %add_ln81_14 = add i32 %sext_ln81_22, i32 %sext_ln81_23

]]></Node>
<StgValue><ssdm name="add_ln81_14"/></StgValue>
</operation>

<operation id="503" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:708 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_14, i32 31

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="504" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:709 %z_o_18 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_14, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_18"/></StgValue>
</operation>

<operation id="505" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:710 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_7, i32 9

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="506" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:711 %trunc_ln81_7 = trunc i31 %mul_ln81_7

]]></Node>
<StgValue><ssdm name="trunc_ln81_7"/></StgValue>
</operation>

<operation id="507" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:712 %icmp_ln81_28 = icmp_ne  i9 %trunc_ln81_7, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_28"/></StgValue>
</operation>

<operation id="508" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:714 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_14, i32 10

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="509" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:715 %or_ln81_21 = or i1 %tmp_58, i1 %icmp_ln81_28

]]></Node>
<StgValue><ssdm name="or_ln81_21"/></StgValue>
</operation>

<operation id="510" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:716 %and_ln81_49 = and i1 %or_ln81_21, i1 %tmp_56

]]></Node>
<StgValue><ssdm name="and_ln81_49"/></StgValue>
</operation>

<operation id="511" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:717 %zext_ln81_7 = zext i1 %and_ln81_49

]]></Node>
<StgValue><ssdm name="zext_ln81_7"/></StgValue>
</operation>

<operation id="512" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:718 %z_o_19 = add i16 %z_o_18, i16 %zext_ln81_7

]]></Node>
<StgValue><ssdm name="z_o_19"/></StgValue>
</operation>

<operation id="513" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:719 %tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_19, i32 15

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="514" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:723 %tmp_61 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_14, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="515" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:724 %icmp_ln81_29 = icmp_eq  i5 %tmp_61, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_29"/></StgValue>
</operation>

<operation id="516" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:725 %tmp_62 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_14, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="517" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:726 %icmp_ln81_30 = icmp_eq  i6 %tmp_62, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_30"/></StgValue>
</operation>

<operation id="518" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:727 %icmp_ln81_31 = icmp_eq  i6 %tmp_62, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_31"/></StgValue>
</operation>

<operation id="519" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:743 %P_L1_W_0_load_8 = load i16 8

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_8"/></StgValue>
</operation>

<operation id="520" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:788 %P_L1_W_0_load_9 = load i16 9

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="521" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:28 %x_load_9 = load i7 %x_addr_9

]]></Node>
<StgValue><ssdm name="x_load_9"/></StgValue>
</operation>

<operation id="522" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:29 %store_ln67 = store i15 %x_load_9, i15 9

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="523" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:30 %x_addr_10 = getelementptr i15 %x, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="x_addr_10"/></StgValue>
</operation>

<operation id="524" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:31 %x_load_10 = load i7 %x_addr_10

]]></Node>
<StgValue><ssdm name="x_load_10"/></StgValue>
</operation>

<operation id="525" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:713 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_14, i32 25

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="526" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:720 %xor_ln81_42 = xor i1 %tmp_59, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_42"/></StgValue>
</operation>

<operation id="527" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:721 %and_ln81_50 = and i1 %tmp_57, i1 %xor_ln81_42

]]></Node>
<StgValue><ssdm name="and_ln81_50"/></StgValue>
</operation>

<operation id="528" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:722 %tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_14, i32 26

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="529" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:728 %select_ln81_28 = select i1 %and_ln81_50, i1 %icmp_ln81_30, i1 %icmp_ln81_31

]]></Node>
<StgValue><ssdm name="select_ln81_28"/></StgValue>
</operation>

<operation id="530" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:729 %xor_ln81_43 = xor i1 %tmp_60, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_43"/></StgValue>
</operation>

<operation id="531" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:730 %and_ln81_51 = and i1 %icmp_ln81_29, i1 %xor_ln81_43

]]></Node>
<StgValue><ssdm name="and_ln81_51"/></StgValue>
</operation>

<operation id="532" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:731 %select_ln81_29 = select i1 %and_ln81_50, i1 %and_ln81_51, i1 %icmp_ln81_30

]]></Node>
<StgValue><ssdm name="select_ln81_29"/></StgValue>
</operation>

<operation id="533" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:732 %and_ln81_52 = and i1 %and_ln81_50, i1 %icmp_ln81_30

]]></Node>
<StgValue><ssdm name="and_ln81_52"/></StgValue>
</operation>

<operation id="534" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:733 %xor_ln81_44 = xor i1 %and_ln81_52, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_44"/></StgValue>
</operation>

<operation id="535" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:734 %empty_19 = and i1 %tmp_55, i1 %xor_ln81_44

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="536" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:735 %xor_ln81_45 = xor i1 %select_ln81_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_45"/></StgValue>
</operation>

<operation id="537" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:736 %or_ln81_22 = or i1 %tmp_59, i1 %xor_ln81_45

]]></Node>
<StgValue><ssdm name="or_ln81_22"/></StgValue>
</operation>

<operation id="538" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:737 %xor_ln81_46 = xor i1 %tmp_55, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_46"/></StgValue>
</operation>

<operation id="539" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:738 %and_ln81_53 = and i1 %or_ln81_22, i1 %xor_ln81_46

]]></Node>
<StgValue><ssdm name="and_ln81_53"/></StgValue>
</operation>

<operation id="540" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:739 %and_ln81_54 = and i1 %tmp_59, i1 %select_ln81_29

]]></Node>
<StgValue><ssdm name="and_ln81_54"/></StgValue>
</operation>

<operation id="541" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:740 %xor_ln81_47 = xor i1 %and_ln81_54, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_47"/></StgValue>
</operation>

<operation id="542" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:741 %and_ln81_55 = and i1 %empty_19, i1 %xor_ln81_47

]]></Node>
<StgValue><ssdm name="and_ln81_55"/></StgValue>
</operation>

<operation id="543" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:742 %or_ln81_23 = or i1 %and_ln81_53, i1 %and_ln81_55

]]></Node>
<StgValue><ssdm name="or_ln81_23"/></StgValue>
</operation>

<operation id="544" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:744 %sext_ln81_24 = sext i16 %P_L1_W_0_load_8

]]></Node>
<StgValue><ssdm name="sext_ln81_24"/></StgValue>
</operation>

<operation id="545" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:745 %zext_ln81_136 = zext i15 %x_load_8

]]></Node>
<StgValue><ssdm name="zext_ln81_136"/></StgValue>
</operation>

<operation id="546" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:746 %mul_ln81_8 = mul i31 %sext_ln81_24, i31 %zext_ln81_136

]]></Node>
<StgValue><ssdm name="mul_ln81_8"/></StgValue>
</operation>

<operation id="547" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:747 %select_ln81_30 = select i1 %and_ln81_53, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_30"/></StgValue>
</operation>

<operation id="548" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:748 %select_ln81_31 = select i1 %or_ln81_23, i16 %select_ln81_30, i16 %z_o_19

]]></Node>
<StgValue><ssdm name="select_ln81_31"/></StgValue>
</operation>

<operation id="549" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:749 %shl_ln81_8 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_31, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_8"/></StgValue>
</operation>

<operation id="550" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:750 %sext_ln81_25 = sext i26 %shl_ln81_8

]]></Node>
<StgValue><ssdm name="sext_ln81_25"/></StgValue>
</operation>

<operation id="551" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:751 %sext_ln81_26 = sext i31 %mul_ln81_8

]]></Node>
<StgValue><ssdm name="sext_ln81_26"/></StgValue>
</operation>

<operation id="552" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:752 %add_ln81_16 = add i32 %sext_ln81_25, i32 %sext_ln81_26

]]></Node>
<StgValue><ssdm name="add_ln81_16"/></StgValue>
</operation>

<operation id="553" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:753 %tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="554" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:754 %z_o_20 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_16, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_20"/></StgValue>
</operation>

<operation id="555" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:755 %tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_8, i32 9

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="556" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:756 %trunc_ln81_8 = trunc i31 %mul_ln81_8

]]></Node>
<StgValue><ssdm name="trunc_ln81_8"/></StgValue>
</operation>

<operation id="557" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:757 %icmp_ln81_32 = icmp_ne  i9 %trunc_ln81_8, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_32"/></StgValue>
</operation>

<operation id="558" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:759 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_16, i32 10

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="559" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:760 %or_ln81_24 = or i1 %tmp_66, i1 %icmp_ln81_32

]]></Node>
<StgValue><ssdm name="or_ln81_24"/></StgValue>
</operation>

<operation id="560" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:761 %and_ln81_56 = and i1 %or_ln81_24, i1 %tmp_64

]]></Node>
<StgValue><ssdm name="and_ln81_56"/></StgValue>
</operation>

<operation id="561" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:762 %zext_ln81_8 = zext i1 %and_ln81_56

]]></Node>
<StgValue><ssdm name="zext_ln81_8"/></StgValue>
</operation>

<operation id="562" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:763 %z_o_21 = add i16 %z_o_20, i16 %zext_ln81_8

]]></Node>
<StgValue><ssdm name="z_o_21"/></StgValue>
</operation>

<operation id="563" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:764 %tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_21, i32 15

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="564" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:768 %tmp_69 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_16, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="565" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:769 %icmp_ln81_33 = icmp_eq  i5 %tmp_69, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_33"/></StgValue>
</operation>

<operation id="566" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:770 %tmp_70 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_16, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="567" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:771 %icmp_ln81_34 = icmp_eq  i6 %tmp_70, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_34"/></StgValue>
</operation>

<operation id="568" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:772 %icmp_ln81_35 = icmp_eq  i6 %tmp_70, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_35"/></StgValue>
</operation>

<operation id="569" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:788 %P_L1_W_0_load_9 = load i16 9

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_9"/></StgValue>
</operation>

<operation id="570" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:833 %P_L1_W_0_load_10 = load i16 10

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="571" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:31 %x_load_10 = load i7 %x_addr_10

]]></Node>
<StgValue><ssdm name="x_load_10"/></StgValue>
</operation>

<operation id="572" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:32 %store_ln67 = store i15 %x_load_10, i15 10

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="573" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:33 %x_addr_11 = getelementptr i15 %x, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="x_addr_11"/></StgValue>
</operation>

<operation id="574" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:34 %x_load_11 = load i7 %x_addr_11

]]></Node>
<StgValue><ssdm name="x_load_11"/></StgValue>
</operation>

<operation id="575" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:758 %tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_16, i32 25

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="576" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:765 %xor_ln81_48 = xor i1 %tmp_67, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_48"/></StgValue>
</operation>

<operation id="577" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:766 %and_ln81_57 = and i1 %tmp_65, i1 %xor_ln81_48

]]></Node>
<StgValue><ssdm name="and_ln81_57"/></StgValue>
</operation>

<operation id="578" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:767 %tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_16, i32 26

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="579" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:773 %select_ln81_32 = select i1 %and_ln81_57, i1 %icmp_ln81_34, i1 %icmp_ln81_35

]]></Node>
<StgValue><ssdm name="select_ln81_32"/></StgValue>
</operation>

<operation id="580" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:774 %xor_ln81_49 = xor i1 %tmp_68, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_49"/></StgValue>
</operation>

<operation id="581" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:775 %and_ln81_58 = and i1 %icmp_ln81_33, i1 %xor_ln81_49

]]></Node>
<StgValue><ssdm name="and_ln81_58"/></StgValue>
</operation>

<operation id="582" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:776 %select_ln81_33 = select i1 %and_ln81_57, i1 %and_ln81_58, i1 %icmp_ln81_34

]]></Node>
<StgValue><ssdm name="select_ln81_33"/></StgValue>
</operation>

<operation id="583" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:777 %and_ln81_59 = and i1 %and_ln81_57, i1 %icmp_ln81_34

]]></Node>
<StgValue><ssdm name="and_ln81_59"/></StgValue>
</operation>

<operation id="584" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:778 %xor_ln81_50 = xor i1 %and_ln81_59, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_50"/></StgValue>
</operation>

<operation id="585" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:779 %empty_20 = and i1 %tmp_63, i1 %xor_ln81_50

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="586" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:780 %xor_ln81_51 = xor i1 %select_ln81_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_51"/></StgValue>
</operation>

<operation id="587" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:781 %or_ln81_25 = or i1 %tmp_67, i1 %xor_ln81_51

]]></Node>
<StgValue><ssdm name="or_ln81_25"/></StgValue>
</operation>

<operation id="588" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:782 %xor_ln81_52 = xor i1 %tmp_63, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_52"/></StgValue>
</operation>

<operation id="589" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:783 %and_ln81_60 = and i1 %or_ln81_25, i1 %xor_ln81_52

]]></Node>
<StgValue><ssdm name="and_ln81_60"/></StgValue>
</operation>

<operation id="590" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:784 %and_ln81_61 = and i1 %tmp_67, i1 %select_ln81_33

]]></Node>
<StgValue><ssdm name="and_ln81_61"/></StgValue>
</operation>

<operation id="591" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:785 %xor_ln81_53 = xor i1 %and_ln81_61, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_53"/></StgValue>
</operation>

<operation id="592" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:786 %and_ln81_62 = and i1 %empty_20, i1 %xor_ln81_53

]]></Node>
<StgValue><ssdm name="and_ln81_62"/></StgValue>
</operation>

<operation id="593" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:787 %or_ln81_26 = or i1 %and_ln81_60, i1 %and_ln81_62

]]></Node>
<StgValue><ssdm name="or_ln81_26"/></StgValue>
</operation>

<operation id="594" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:789 %sext_ln81_27 = sext i16 %P_L1_W_0_load_9

]]></Node>
<StgValue><ssdm name="sext_ln81_27"/></StgValue>
</operation>

<operation id="595" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:790 %zext_ln81_137 = zext i15 %x_load_9

]]></Node>
<StgValue><ssdm name="zext_ln81_137"/></StgValue>
</operation>

<operation id="596" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:791 %mul_ln81_9 = mul i31 %sext_ln81_27, i31 %zext_ln81_137

]]></Node>
<StgValue><ssdm name="mul_ln81_9"/></StgValue>
</operation>

<operation id="597" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:792 %select_ln81_34 = select i1 %and_ln81_60, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_34"/></StgValue>
</operation>

<operation id="598" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:793 %select_ln81_35 = select i1 %or_ln81_26, i16 %select_ln81_34, i16 %z_o_21

]]></Node>
<StgValue><ssdm name="select_ln81_35"/></StgValue>
</operation>

<operation id="599" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:794 %shl_ln81_9 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_35, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_9"/></StgValue>
</operation>

<operation id="600" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:795 %sext_ln81_28 = sext i26 %shl_ln81_9

]]></Node>
<StgValue><ssdm name="sext_ln81_28"/></StgValue>
</operation>

<operation id="601" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:796 %sext_ln81_29 = sext i31 %mul_ln81_9

]]></Node>
<StgValue><ssdm name="sext_ln81_29"/></StgValue>
</operation>

<operation id="602" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:797 %add_ln81_18 = add i32 %sext_ln81_28, i32 %sext_ln81_29

]]></Node>
<StgValue><ssdm name="add_ln81_18"/></StgValue>
</operation>

<operation id="603" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:798 %tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_18, i32 31

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="604" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:799 %z_o_22 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_18, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_22"/></StgValue>
</operation>

<operation id="605" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:800 %tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_9, i32 9

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="606" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:801 %trunc_ln81_9 = trunc i31 %mul_ln81_9

]]></Node>
<StgValue><ssdm name="trunc_ln81_9"/></StgValue>
</operation>

<operation id="607" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:802 %icmp_ln81_36 = icmp_ne  i9 %trunc_ln81_9, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_36"/></StgValue>
</operation>

<operation id="608" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:804 %tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_18, i32 10

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="609" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:805 %or_ln81_27 = or i1 %tmp_74, i1 %icmp_ln81_36

]]></Node>
<StgValue><ssdm name="or_ln81_27"/></StgValue>
</operation>

<operation id="610" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:806 %and_ln81_63 = and i1 %or_ln81_27, i1 %tmp_72

]]></Node>
<StgValue><ssdm name="and_ln81_63"/></StgValue>
</operation>

<operation id="611" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:807 %zext_ln81_9 = zext i1 %and_ln81_63

]]></Node>
<StgValue><ssdm name="zext_ln81_9"/></StgValue>
</operation>

<operation id="612" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:808 %z_o_23 = add i16 %z_o_22, i16 %zext_ln81_9

]]></Node>
<StgValue><ssdm name="z_o_23"/></StgValue>
</operation>

<operation id="613" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:809 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_23, i32 15

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="614" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:813 %tmp_77 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_18, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="615" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:814 %icmp_ln81_37 = icmp_eq  i5 %tmp_77, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_37"/></StgValue>
</operation>

<operation id="616" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:815 %tmp_78 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_18, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="617" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:816 %icmp_ln81_38 = icmp_eq  i6 %tmp_78, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_38"/></StgValue>
</operation>

<operation id="618" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:817 %icmp_ln81_39 = icmp_eq  i6 %tmp_78, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_39"/></StgValue>
</operation>

<operation id="619" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:833 %P_L1_W_0_load_10 = load i16 10

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_10"/></StgValue>
</operation>

<operation id="620" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:878 %P_L1_W_0_load_11 = load i16 11

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="621" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:34 %x_load_11 = load i7 %x_addr_11

]]></Node>
<StgValue><ssdm name="x_load_11"/></StgValue>
</operation>

<operation id="622" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:35 %store_ln67 = store i15 %x_load_11, i15 11

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="623" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:36 %x_addr_12 = getelementptr i15 %x, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="x_addr_12"/></StgValue>
</operation>

<operation id="624" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:37 %x_load_12 = load i7 %x_addr_12

]]></Node>
<StgValue><ssdm name="x_load_12"/></StgValue>
</operation>

<operation id="625" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:803 %tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_18, i32 25

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="626" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:810 %xor_ln81_54 = xor i1 %tmp_75, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_54"/></StgValue>
</operation>

<operation id="627" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:811 %and_ln81_64 = and i1 %tmp_73, i1 %xor_ln81_54

]]></Node>
<StgValue><ssdm name="and_ln81_64"/></StgValue>
</operation>

<operation id="628" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:812 %tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_18, i32 26

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="629" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:818 %select_ln81_36 = select i1 %and_ln81_64, i1 %icmp_ln81_38, i1 %icmp_ln81_39

]]></Node>
<StgValue><ssdm name="select_ln81_36"/></StgValue>
</operation>

<operation id="630" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:819 %xor_ln81_55 = xor i1 %tmp_76, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_55"/></StgValue>
</operation>

<operation id="631" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:820 %and_ln81_65 = and i1 %icmp_ln81_37, i1 %xor_ln81_55

]]></Node>
<StgValue><ssdm name="and_ln81_65"/></StgValue>
</operation>

<operation id="632" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:821 %select_ln81_37 = select i1 %and_ln81_64, i1 %and_ln81_65, i1 %icmp_ln81_38

]]></Node>
<StgValue><ssdm name="select_ln81_37"/></StgValue>
</operation>

<operation id="633" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:822 %and_ln81_66 = and i1 %and_ln81_64, i1 %icmp_ln81_38

]]></Node>
<StgValue><ssdm name="and_ln81_66"/></StgValue>
</operation>

<operation id="634" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:823 %xor_ln81_56 = xor i1 %and_ln81_66, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_56"/></StgValue>
</operation>

<operation id="635" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:824 %empty_21 = and i1 %tmp_71, i1 %xor_ln81_56

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="636" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:825 %xor_ln81_57 = xor i1 %select_ln81_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_57"/></StgValue>
</operation>

<operation id="637" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:826 %or_ln81_28 = or i1 %tmp_75, i1 %xor_ln81_57

]]></Node>
<StgValue><ssdm name="or_ln81_28"/></StgValue>
</operation>

<operation id="638" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:827 %xor_ln81_58 = xor i1 %tmp_71, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_58"/></StgValue>
</operation>

<operation id="639" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:828 %and_ln81_67 = and i1 %or_ln81_28, i1 %xor_ln81_58

]]></Node>
<StgValue><ssdm name="and_ln81_67"/></StgValue>
</operation>

<operation id="640" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:829 %and_ln81_68 = and i1 %tmp_75, i1 %select_ln81_37

]]></Node>
<StgValue><ssdm name="and_ln81_68"/></StgValue>
</operation>

<operation id="641" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:830 %xor_ln81_59 = xor i1 %and_ln81_68, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_59"/></StgValue>
</operation>

<operation id="642" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:831 %and_ln81_69 = and i1 %empty_21, i1 %xor_ln81_59

]]></Node>
<StgValue><ssdm name="and_ln81_69"/></StgValue>
</operation>

<operation id="643" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:832 %or_ln81_29 = or i1 %and_ln81_67, i1 %and_ln81_69

]]></Node>
<StgValue><ssdm name="or_ln81_29"/></StgValue>
</operation>

<operation id="644" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:834 %sext_ln81_30 = sext i16 %P_L1_W_0_load_10

]]></Node>
<StgValue><ssdm name="sext_ln81_30"/></StgValue>
</operation>

<operation id="645" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:835 %zext_ln81_138 = zext i15 %x_load_10

]]></Node>
<StgValue><ssdm name="zext_ln81_138"/></StgValue>
</operation>

<operation id="646" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:836 %mul_ln81_10 = mul i31 %sext_ln81_30, i31 %zext_ln81_138

]]></Node>
<StgValue><ssdm name="mul_ln81_10"/></StgValue>
</operation>

<operation id="647" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:837 %select_ln81_38 = select i1 %and_ln81_67, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_38"/></StgValue>
</operation>

<operation id="648" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:838 %select_ln81_39 = select i1 %or_ln81_29, i16 %select_ln81_38, i16 %z_o_23

]]></Node>
<StgValue><ssdm name="select_ln81_39"/></StgValue>
</operation>

<operation id="649" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:839 %shl_ln81_s = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_39, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_s"/></StgValue>
</operation>

<operation id="650" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:840 %sext_ln81_31 = sext i26 %shl_ln81_s

]]></Node>
<StgValue><ssdm name="sext_ln81_31"/></StgValue>
</operation>

<operation id="651" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:841 %sext_ln81_32 = sext i31 %mul_ln81_10

]]></Node>
<StgValue><ssdm name="sext_ln81_32"/></StgValue>
</operation>

<operation id="652" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:842 %add_ln81_20 = add i32 %sext_ln81_31, i32 %sext_ln81_32

]]></Node>
<StgValue><ssdm name="add_ln81_20"/></StgValue>
</operation>

<operation id="653" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:843 %tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_20, i32 31

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="654" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:844 %z_o_24 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_20, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_24"/></StgValue>
</operation>

<operation id="655" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:845 %tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_10, i32 9

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="656" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:846 %trunc_ln81_10 = trunc i31 %mul_ln81_10

]]></Node>
<StgValue><ssdm name="trunc_ln81_10"/></StgValue>
</operation>

<operation id="657" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:847 %icmp_ln81_40 = icmp_ne  i9 %trunc_ln81_10, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_40"/></StgValue>
</operation>

<operation id="658" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:849 %tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_20, i32 10

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="659" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:850 %or_ln81_30 = or i1 %tmp_82, i1 %icmp_ln81_40

]]></Node>
<StgValue><ssdm name="or_ln81_30"/></StgValue>
</operation>

<operation id="660" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:851 %and_ln81_70 = and i1 %or_ln81_30, i1 %tmp_80

]]></Node>
<StgValue><ssdm name="and_ln81_70"/></StgValue>
</operation>

<operation id="661" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:852 %zext_ln81_10 = zext i1 %and_ln81_70

]]></Node>
<StgValue><ssdm name="zext_ln81_10"/></StgValue>
</operation>

<operation id="662" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:853 %z_o_25 = add i16 %z_o_24, i16 %zext_ln81_10

]]></Node>
<StgValue><ssdm name="z_o_25"/></StgValue>
</operation>

<operation id="663" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:854 %tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_25, i32 15

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="664" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:858 %tmp_85 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_20, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="665" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:859 %icmp_ln81_41 = icmp_eq  i5 %tmp_85, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_41"/></StgValue>
</operation>

<operation id="666" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:860 %tmp_86 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_20, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="667" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:861 %icmp_ln81_42 = icmp_eq  i6 %tmp_86, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_42"/></StgValue>
</operation>

<operation id="668" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:862 %icmp_ln81_43 = icmp_eq  i6 %tmp_86, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_43"/></StgValue>
</operation>

<operation id="669" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:878 %P_L1_W_0_load_11 = load i16 11

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_11"/></StgValue>
</operation>

<operation id="670" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:923 %P_L1_W_0_load_12 = load i16 12

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_12"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="671" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:37 %x_load_12 = load i7 %x_addr_12

]]></Node>
<StgValue><ssdm name="x_load_12"/></StgValue>
</operation>

<operation id="672" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:38 %store_ln67 = store i15 %x_load_12, i15 12

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="673" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:39 %x_addr_13 = getelementptr i15 %x, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="x_addr_13"/></StgValue>
</operation>

<operation id="674" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:40 %x_load_13 = load i7 %x_addr_13

]]></Node>
<StgValue><ssdm name="x_load_13"/></StgValue>
</operation>

<operation id="675" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:848 %tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_20, i32 25

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="676" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:855 %xor_ln81_60 = xor i1 %tmp_83, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_60"/></StgValue>
</operation>

<operation id="677" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:856 %and_ln81_71 = and i1 %tmp_81, i1 %xor_ln81_60

]]></Node>
<StgValue><ssdm name="and_ln81_71"/></StgValue>
</operation>

<operation id="678" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:857 %tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_20, i32 26

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="679" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:863 %select_ln81_40 = select i1 %and_ln81_71, i1 %icmp_ln81_42, i1 %icmp_ln81_43

]]></Node>
<StgValue><ssdm name="select_ln81_40"/></StgValue>
</operation>

<operation id="680" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:864 %xor_ln81_61 = xor i1 %tmp_84, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_61"/></StgValue>
</operation>

<operation id="681" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:865 %and_ln81_72 = and i1 %icmp_ln81_41, i1 %xor_ln81_61

]]></Node>
<StgValue><ssdm name="and_ln81_72"/></StgValue>
</operation>

<operation id="682" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:866 %select_ln81_41 = select i1 %and_ln81_71, i1 %and_ln81_72, i1 %icmp_ln81_42

]]></Node>
<StgValue><ssdm name="select_ln81_41"/></StgValue>
</operation>

<operation id="683" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:867 %and_ln81_73 = and i1 %and_ln81_71, i1 %icmp_ln81_42

]]></Node>
<StgValue><ssdm name="and_ln81_73"/></StgValue>
</operation>

<operation id="684" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:868 %xor_ln81_62 = xor i1 %and_ln81_73, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_62"/></StgValue>
</operation>

<operation id="685" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:869 %empty_22 = and i1 %tmp_79, i1 %xor_ln81_62

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="686" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:870 %xor_ln81_63 = xor i1 %select_ln81_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_63"/></StgValue>
</operation>

<operation id="687" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:871 %or_ln81_31 = or i1 %tmp_83, i1 %xor_ln81_63

]]></Node>
<StgValue><ssdm name="or_ln81_31"/></StgValue>
</operation>

<operation id="688" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:872 %xor_ln81_64 = xor i1 %tmp_79, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_64"/></StgValue>
</operation>

<operation id="689" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:873 %and_ln81_74 = and i1 %or_ln81_31, i1 %xor_ln81_64

]]></Node>
<StgValue><ssdm name="and_ln81_74"/></StgValue>
</operation>

<operation id="690" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:874 %and_ln81_75 = and i1 %tmp_83, i1 %select_ln81_41

]]></Node>
<StgValue><ssdm name="and_ln81_75"/></StgValue>
</operation>

<operation id="691" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:875 %xor_ln81_65 = xor i1 %and_ln81_75, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_65"/></StgValue>
</operation>

<operation id="692" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:876 %and_ln81_76 = and i1 %empty_22, i1 %xor_ln81_65

]]></Node>
<StgValue><ssdm name="and_ln81_76"/></StgValue>
</operation>

<operation id="693" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:877 %or_ln81_32 = or i1 %and_ln81_74, i1 %and_ln81_76

]]></Node>
<StgValue><ssdm name="or_ln81_32"/></StgValue>
</operation>

<operation id="694" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:879 %sext_ln81_33 = sext i16 %P_L1_W_0_load_11

]]></Node>
<StgValue><ssdm name="sext_ln81_33"/></StgValue>
</operation>

<operation id="695" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:880 %zext_ln81_139 = zext i15 %x_load_11

]]></Node>
<StgValue><ssdm name="zext_ln81_139"/></StgValue>
</operation>

<operation id="696" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:881 %mul_ln81_11 = mul i31 %sext_ln81_33, i31 %zext_ln81_139

]]></Node>
<StgValue><ssdm name="mul_ln81_11"/></StgValue>
</operation>

<operation id="697" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:882 %select_ln81_42 = select i1 %and_ln81_74, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_42"/></StgValue>
</operation>

<operation id="698" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:883 %select_ln81_43 = select i1 %or_ln81_32, i16 %select_ln81_42, i16 %z_o_25

]]></Node>
<StgValue><ssdm name="select_ln81_43"/></StgValue>
</operation>

<operation id="699" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:884 %shl_ln81_10 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_43, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_10"/></StgValue>
</operation>

<operation id="700" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:885 %sext_ln81_34 = sext i26 %shl_ln81_10

]]></Node>
<StgValue><ssdm name="sext_ln81_34"/></StgValue>
</operation>

<operation id="701" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:886 %sext_ln81_35 = sext i31 %mul_ln81_11

]]></Node>
<StgValue><ssdm name="sext_ln81_35"/></StgValue>
</operation>

<operation id="702" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:887 %add_ln81_22 = add i32 %sext_ln81_34, i32 %sext_ln81_35

]]></Node>
<StgValue><ssdm name="add_ln81_22"/></StgValue>
</operation>

<operation id="703" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:888 %tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_22, i32 31

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="704" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:889 %z_o_26 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_22, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_26"/></StgValue>
</operation>

<operation id="705" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:890 %tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_11, i32 9

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="706" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:891 %trunc_ln81_11 = trunc i31 %mul_ln81_11

]]></Node>
<StgValue><ssdm name="trunc_ln81_11"/></StgValue>
</operation>

<operation id="707" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:892 %icmp_ln81_44 = icmp_ne  i9 %trunc_ln81_11, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_44"/></StgValue>
</operation>

<operation id="708" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:894 %tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_22, i32 10

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="709" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:895 %or_ln81_33 = or i1 %tmp_90, i1 %icmp_ln81_44

]]></Node>
<StgValue><ssdm name="or_ln81_33"/></StgValue>
</operation>

<operation id="710" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:896 %and_ln81_77 = and i1 %or_ln81_33, i1 %tmp_88

]]></Node>
<StgValue><ssdm name="and_ln81_77"/></StgValue>
</operation>

<operation id="711" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:897 %zext_ln81_11 = zext i1 %and_ln81_77

]]></Node>
<StgValue><ssdm name="zext_ln81_11"/></StgValue>
</operation>

<operation id="712" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:898 %z_o_27 = add i16 %z_o_26, i16 %zext_ln81_11

]]></Node>
<StgValue><ssdm name="z_o_27"/></StgValue>
</operation>

<operation id="713" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:899 %tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_27, i32 15

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="714" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:903 %tmp_93 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_22, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="715" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:904 %icmp_ln81_45 = icmp_eq  i5 %tmp_93, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_45"/></StgValue>
</operation>

<operation id="716" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:905 %tmp_94 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_22, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="717" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:906 %icmp_ln81_46 = icmp_eq  i6 %tmp_94, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_46"/></StgValue>
</operation>

<operation id="718" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:907 %icmp_ln81_47 = icmp_eq  i6 %tmp_94, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_47"/></StgValue>
</operation>

<operation id="719" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:923 %P_L1_W_0_load_12 = load i16 12

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_12"/></StgValue>
</operation>

<operation id="720" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:968 %P_L1_W_0_load_13 = load i16 13

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="721" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:40 %x_load_13 = load i7 %x_addr_13

]]></Node>
<StgValue><ssdm name="x_load_13"/></StgValue>
</operation>

<operation id="722" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:41 %store_ln67 = store i15 %x_load_13, i15 13

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="723" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:42 %x_addr_14 = getelementptr i15 %x, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="x_addr_14"/></StgValue>
</operation>

<operation id="724" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:43 %x_load_14 = load i7 %x_addr_14

]]></Node>
<StgValue><ssdm name="x_load_14"/></StgValue>
</operation>

<operation id="725" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:893 %tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="726" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:900 %xor_ln81_66 = xor i1 %tmp_91, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_66"/></StgValue>
</operation>

<operation id="727" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:901 %and_ln81_78 = and i1 %tmp_89, i1 %xor_ln81_66

]]></Node>
<StgValue><ssdm name="and_ln81_78"/></StgValue>
</operation>

<operation id="728" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:902 %tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_22, i32 26

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="729" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:908 %select_ln81_44 = select i1 %and_ln81_78, i1 %icmp_ln81_46, i1 %icmp_ln81_47

]]></Node>
<StgValue><ssdm name="select_ln81_44"/></StgValue>
</operation>

<operation id="730" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:909 %xor_ln81_67 = xor i1 %tmp_92, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_67"/></StgValue>
</operation>

<operation id="731" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:910 %and_ln81_79 = and i1 %icmp_ln81_45, i1 %xor_ln81_67

]]></Node>
<StgValue><ssdm name="and_ln81_79"/></StgValue>
</operation>

<operation id="732" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:911 %select_ln81_45 = select i1 %and_ln81_78, i1 %and_ln81_79, i1 %icmp_ln81_46

]]></Node>
<StgValue><ssdm name="select_ln81_45"/></StgValue>
</operation>

<operation id="733" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:912 %and_ln81_80 = and i1 %and_ln81_78, i1 %icmp_ln81_46

]]></Node>
<StgValue><ssdm name="and_ln81_80"/></StgValue>
</operation>

<operation id="734" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:913 %xor_ln81_68 = xor i1 %and_ln81_80, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_68"/></StgValue>
</operation>

<operation id="735" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:914 %empty_23 = and i1 %tmp_87, i1 %xor_ln81_68

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="736" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:915 %xor_ln81_69 = xor i1 %select_ln81_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_69"/></StgValue>
</operation>

<operation id="737" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:916 %or_ln81_34 = or i1 %tmp_91, i1 %xor_ln81_69

]]></Node>
<StgValue><ssdm name="or_ln81_34"/></StgValue>
</operation>

<operation id="738" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:917 %xor_ln81_70 = xor i1 %tmp_87, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_70"/></StgValue>
</operation>

<operation id="739" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:918 %and_ln81_81 = and i1 %or_ln81_34, i1 %xor_ln81_70

]]></Node>
<StgValue><ssdm name="and_ln81_81"/></StgValue>
</operation>

<operation id="740" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:919 %and_ln81_82 = and i1 %tmp_91, i1 %select_ln81_45

]]></Node>
<StgValue><ssdm name="and_ln81_82"/></StgValue>
</operation>

<operation id="741" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:920 %xor_ln81_71 = xor i1 %and_ln81_82, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_71"/></StgValue>
</operation>

<operation id="742" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:921 %and_ln81_83 = and i1 %empty_23, i1 %xor_ln81_71

]]></Node>
<StgValue><ssdm name="and_ln81_83"/></StgValue>
</operation>

<operation id="743" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:922 %or_ln81_35 = or i1 %and_ln81_81, i1 %and_ln81_83

]]></Node>
<StgValue><ssdm name="or_ln81_35"/></StgValue>
</operation>

<operation id="744" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:924 %sext_ln81_36 = sext i16 %P_L1_W_0_load_12

]]></Node>
<StgValue><ssdm name="sext_ln81_36"/></StgValue>
</operation>

<operation id="745" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:925 %zext_ln81_140 = zext i15 %x_load_12

]]></Node>
<StgValue><ssdm name="zext_ln81_140"/></StgValue>
</operation>

<operation id="746" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:926 %mul_ln81_12 = mul i31 %sext_ln81_36, i31 %zext_ln81_140

]]></Node>
<StgValue><ssdm name="mul_ln81_12"/></StgValue>
</operation>

<operation id="747" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:927 %select_ln81_46 = select i1 %and_ln81_81, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_46"/></StgValue>
</operation>

<operation id="748" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:928 %select_ln81_47 = select i1 %or_ln81_35, i16 %select_ln81_46, i16 %z_o_27

]]></Node>
<StgValue><ssdm name="select_ln81_47"/></StgValue>
</operation>

<operation id="749" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:929 %shl_ln81_11 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_47, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_11"/></StgValue>
</operation>

<operation id="750" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:930 %sext_ln81_37 = sext i26 %shl_ln81_11

]]></Node>
<StgValue><ssdm name="sext_ln81_37"/></StgValue>
</operation>

<operation id="751" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:931 %sext_ln81_38 = sext i31 %mul_ln81_12

]]></Node>
<StgValue><ssdm name="sext_ln81_38"/></StgValue>
</operation>

<operation id="752" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:932 %add_ln81_24 = add i32 %sext_ln81_37, i32 %sext_ln81_38

]]></Node>
<StgValue><ssdm name="add_ln81_24"/></StgValue>
</operation>

<operation id="753" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:933 %tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="754" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:934 %z_o_28 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_24, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_28"/></StgValue>
</operation>

<operation id="755" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:935 %tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_12, i32 9

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="756" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:936 %trunc_ln81_12 = trunc i31 %mul_ln81_12

]]></Node>
<StgValue><ssdm name="trunc_ln81_12"/></StgValue>
</operation>

<operation id="757" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:937 %icmp_ln81_48 = icmp_ne  i9 %trunc_ln81_12, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_48"/></StgValue>
</operation>

<operation id="758" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:939 %tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_24, i32 10

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="759" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:940 %or_ln81_36 = or i1 %tmp_98, i1 %icmp_ln81_48

]]></Node>
<StgValue><ssdm name="or_ln81_36"/></StgValue>
</operation>

<operation id="760" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:941 %and_ln81_84 = and i1 %or_ln81_36, i1 %tmp_96

]]></Node>
<StgValue><ssdm name="and_ln81_84"/></StgValue>
</operation>

<operation id="761" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:942 %zext_ln81_12 = zext i1 %and_ln81_84

]]></Node>
<StgValue><ssdm name="zext_ln81_12"/></StgValue>
</operation>

<operation id="762" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:943 %z_o_29 = add i16 %z_o_28, i16 %zext_ln81_12

]]></Node>
<StgValue><ssdm name="z_o_29"/></StgValue>
</operation>

<operation id="763" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:944 %tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_29, i32 15

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="764" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:948 %tmp_101 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_24, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="765" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:949 %icmp_ln81_49 = icmp_eq  i5 %tmp_101, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_49"/></StgValue>
</operation>

<operation id="766" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:950 %tmp_102 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_24, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="767" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:951 %icmp_ln81_50 = icmp_eq  i6 %tmp_102, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_50"/></StgValue>
</operation>

<operation id="768" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:952 %icmp_ln81_51 = icmp_eq  i6 %tmp_102, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_51"/></StgValue>
</operation>

<operation id="769" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:968 %P_L1_W_0_load_13 = load i16 13

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_13"/></StgValue>
</operation>

<operation id="770" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1013 %P_L1_W_0_load_14 = load i16 14

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="771" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:43 %x_load_14 = load i7 %x_addr_14

]]></Node>
<StgValue><ssdm name="x_load_14"/></StgValue>
</operation>

<operation id="772" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:44 %store_ln67 = store i15 %x_load_14, i15 14

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="773" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:45 %x_addr_15 = getelementptr i15 %x, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="x_addr_15"/></StgValue>
</operation>

<operation id="774" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:46 %x_load_15 = load i7 %x_addr_15

]]></Node>
<StgValue><ssdm name="x_load_15"/></StgValue>
</operation>

<operation id="775" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:938 %tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_24, i32 25

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="776" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:945 %xor_ln81_72 = xor i1 %tmp_99, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_72"/></StgValue>
</operation>

<operation id="777" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:946 %and_ln81_85 = and i1 %tmp_97, i1 %xor_ln81_72

]]></Node>
<StgValue><ssdm name="and_ln81_85"/></StgValue>
</operation>

<operation id="778" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:947 %tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_24, i32 26

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="779" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:953 %select_ln81_48 = select i1 %and_ln81_85, i1 %icmp_ln81_50, i1 %icmp_ln81_51

]]></Node>
<StgValue><ssdm name="select_ln81_48"/></StgValue>
</operation>

<operation id="780" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:954 %xor_ln81_73 = xor i1 %tmp_100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_73"/></StgValue>
</operation>

<operation id="781" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:955 %and_ln81_86 = and i1 %icmp_ln81_49, i1 %xor_ln81_73

]]></Node>
<StgValue><ssdm name="and_ln81_86"/></StgValue>
</operation>

<operation id="782" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:956 %select_ln81_49 = select i1 %and_ln81_85, i1 %and_ln81_86, i1 %icmp_ln81_50

]]></Node>
<StgValue><ssdm name="select_ln81_49"/></StgValue>
</operation>

<operation id="783" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:957 %and_ln81_87 = and i1 %and_ln81_85, i1 %icmp_ln81_50

]]></Node>
<StgValue><ssdm name="and_ln81_87"/></StgValue>
</operation>

<operation id="784" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:958 %xor_ln81_74 = xor i1 %and_ln81_87, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_74"/></StgValue>
</operation>

<operation id="785" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:959 %empty_24 = and i1 %tmp_95, i1 %xor_ln81_74

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="786" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:960 %xor_ln81_75 = xor i1 %select_ln81_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_75"/></StgValue>
</operation>

<operation id="787" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:961 %or_ln81_37 = or i1 %tmp_99, i1 %xor_ln81_75

]]></Node>
<StgValue><ssdm name="or_ln81_37"/></StgValue>
</operation>

<operation id="788" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:962 %xor_ln81_76 = xor i1 %tmp_95, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_76"/></StgValue>
</operation>

<operation id="789" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:963 %and_ln81_88 = and i1 %or_ln81_37, i1 %xor_ln81_76

]]></Node>
<StgValue><ssdm name="and_ln81_88"/></StgValue>
</operation>

<operation id="790" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:964 %and_ln81_89 = and i1 %tmp_99, i1 %select_ln81_49

]]></Node>
<StgValue><ssdm name="and_ln81_89"/></StgValue>
</operation>

<operation id="791" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:965 %xor_ln81_77 = xor i1 %and_ln81_89, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_77"/></StgValue>
</operation>

<operation id="792" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:966 %and_ln81_90 = and i1 %empty_24, i1 %xor_ln81_77

]]></Node>
<StgValue><ssdm name="and_ln81_90"/></StgValue>
</operation>

<operation id="793" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:967 %or_ln81_38 = or i1 %and_ln81_88, i1 %and_ln81_90

]]></Node>
<StgValue><ssdm name="or_ln81_38"/></StgValue>
</operation>

<operation id="794" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:969 %sext_ln81_39 = sext i16 %P_L1_W_0_load_13

]]></Node>
<StgValue><ssdm name="sext_ln81_39"/></StgValue>
</operation>

<operation id="795" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:970 %zext_ln81_141 = zext i15 %x_load_13

]]></Node>
<StgValue><ssdm name="zext_ln81_141"/></StgValue>
</operation>

<operation id="796" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:971 %mul_ln81_13 = mul i31 %sext_ln81_39, i31 %zext_ln81_141

]]></Node>
<StgValue><ssdm name="mul_ln81_13"/></StgValue>
</operation>

<operation id="797" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:972 %select_ln81_50 = select i1 %and_ln81_88, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_50"/></StgValue>
</operation>

<operation id="798" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:973 %select_ln81_51 = select i1 %or_ln81_38, i16 %select_ln81_50, i16 %z_o_29

]]></Node>
<StgValue><ssdm name="select_ln81_51"/></StgValue>
</operation>

<operation id="799" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:974 %shl_ln81_12 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_51, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_12"/></StgValue>
</operation>

<operation id="800" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:975 %sext_ln81_40 = sext i26 %shl_ln81_12

]]></Node>
<StgValue><ssdm name="sext_ln81_40"/></StgValue>
</operation>

<operation id="801" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:976 %sext_ln81_41 = sext i31 %mul_ln81_13

]]></Node>
<StgValue><ssdm name="sext_ln81_41"/></StgValue>
</operation>

<operation id="802" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:977 %add_ln81_26 = add i32 %sext_ln81_40, i32 %sext_ln81_41

]]></Node>
<StgValue><ssdm name="add_ln81_26"/></StgValue>
</operation>

<operation id="803" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:978 %tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="804" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:979 %z_o_30 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_26, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_30"/></StgValue>
</operation>

<operation id="805" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:980 %tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_13, i32 9

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="806" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:981 %trunc_ln81_13 = trunc i31 %mul_ln81_13

]]></Node>
<StgValue><ssdm name="trunc_ln81_13"/></StgValue>
</operation>

<operation id="807" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:982 %icmp_ln81_52 = icmp_ne  i9 %trunc_ln81_13, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_52"/></StgValue>
</operation>

<operation id="808" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:984 %tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_26, i32 10

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="809" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:985 %or_ln81_39 = or i1 %tmp_106, i1 %icmp_ln81_52

]]></Node>
<StgValue><ssdm name="or_ln81_39"/></StgValue>
</operation>

<operation id="810" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:986 %and_ln81_91 = and i1 %or_ln81_39, i1 %tmp_104

]]></Node>
<StgValue><ssdm name="and_ln81_91"/></StgValue>
</operation>

<operation id="811" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:987 %zext_ln81_13 = zext i1 %and_ln81_91

]]></Node>
<StgValue><ssdm name="zext_ln81_13"/></StgValue>
</operation>

<operation id="812" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:988 %z_o_31 = add i16 %z_o_30, i16 %zext_ln81_13

]]></Node>
<StgValue><ssdm name="z_o_31"/></StgValue>
</operation>

<operation id="813" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:989 %tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_31, i32 15

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="814" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:993 %tmp_109 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_26, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="815" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:994 %icmp_ln81_53 = icmp_eq  i5 %tmp_109, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_53"/></StgValue>
</operation>

<operation id="816" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:995 %tmp_110 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_26, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="817" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:996 %icmp_ln81_54 = icmp_eq  i6 %tmp_110, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_54"/></StgValue>
</operation>

<operation id="818" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:997 %icmp_ln81_55 = icmp_eq  i6 %tmp_110, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_55"/></StgValue>
</operation>

<operation id="819" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1013 %P_L1_W_0_load_14 = load i16 14

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_14"/></StgValue>
</operation>

<operation id="820" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1058 %P_L1_W_0_load_15 = load i16 15

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="821" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:46 %x_load_15 = load i7 %x_addr_15

]]></Node>
<StgValue><ssdm name="x_load_15"/></StgValue>
</operation>

<operation id="822" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:47 %store_ln67 = store i15 %x_load_15, i15 15

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="823" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:48 %x_addr_16 = getelementptr i15 %x, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="x_addr_16"/></StgValue>
</operation>

<operation id="824" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:49 %x_load_16 = load i7 %x_addr_16

]]></Node>
<StgValue><ssdm name="x_load_16"/></StgValue>
</operation>

<operation id="825" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:983 %tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_26, i32 25

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="826" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:990 %xor_ln81_78 = xor i1 %tmp_107, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_78"/></StgValue>
</operation>

<operation id="827" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:991 %and_ln81_92 = and i1 %tmp_105, i1 %xor_ln81_78

]]></Node>
<StgValue><ssdm name="and_ln81_92"/></StgValue>
</operation>

<operation id="828" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:992 %tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_26, i32 26

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="829" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:998 %select_ln81_52 = select i1 %and_ln81_92, i1 %icmp_ln81_54, i1 %icmp_ln81_55

]]></Node>
<StgValue><ssdm name="select_ln81_52"/></StgValue>
</operation>

<operation id="830" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:999 %xor_ln81_79 = xor i1 %tmp_108, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_79"/></StgValue>
</operation>

<operation id="831" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1000 %and_ln81_93 = and i1 %icmp_ln81_53, i1 %xor_ln81_79

]]></Node>
<StgValue><ssdm name="and_ln81_93"/></StgValue>
</operation>

<operation id="832" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1001 %select_ln81_53 = select i1 %and_ln81_92, i1 %and_ln81_93, i1 %icmp_ln81_54

]]></Node>
<StgValue><ssdm name="select_ln81_53"/></StgValue>
</operation>

<operation id="833" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1002 %and_ln81_94 = and i1 %and_ln81_92, i1 %icmp_ln81_54

]]></Node>
<StgValue><ssdm name="and_ln81_94"/></StgValue>
</operation>

<operation id="834" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1003 %xor_ln81_80 = xor i1 %and_ln81_94, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_80"/></StgValue>
</operation>

<operation id="835" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1004 %empty_25 = and i1 %tmp_103, i1 %xor_ln81_80

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="836" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1005 %xor_ln81_81 = xor i1 %select_ln81_52, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_81"/></StgValue>
</operation>

<operation id="837" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1006 %or_ln81_40 = or i1 %tmp_107, i1 %xor_ln81_81

]]></Node>
<StgValue><ssdm name="or_ln81_40"/></StgValue>
</operation>

<operation id="838" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1007 %xor_ln81_82 = xor i1 %tmp_103, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_82"/></StgValue>
</operation>

<operation id="839" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1008 %and_ln81_95 = and i1 %or_ln81_40, i1 %xor_ln81_82

]]></Node>
<StgValue><ssdm name="and_ln81_95"/></StgValue>
</operation>

<operation id="840" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1009 %and_ln81_96 = and i1 %tmp_107, i1 %select_ln81_53

]]></Node>
<StgValue><ssdm name="and_ln81_96"/></StgValue>
</operation>

<operation id="841" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1010 %xor_ln81_83 = xor i1 %and_ln81_96, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_83"/></StgValue>
</operation>

<operation id="842" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1011 %and_ln81_97 = and i1 %empty_25, i1 %xor_ln81_83

]]></Node>
<StgValue><ssdm name="and_ln81_97"/></StgValue>
</operation>

<operation id="843" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1012 %or_ln81_41 = or i1 %and_ln81_95, i1 %and_ln81_97

]]></Node>
<StgValue><ssdm name="or_ln81_41"/></StgValue>
</operation>

<operation id="844" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:1014 %sext_ln81_42 = sext i16 %P_L1_W_0_load_14

]]></Node>
<StgValue><ssdm name="sext_ln81_42"/></StgValue>
</operation>

<operation id="845" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:1015 %zext_ln81_142 = zext i15 %x_load_14

]]></Node>
<StgValue><ssdm name="zext_ln81_142"/></StgValue>
</operation>

<operation id="846" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:1016 %mul_ln81_14 = mul i31 %sext_ln81_42, i31 %zext_ln81_142

]]></Node>
<StgValue><ssdm name="mul_ln81_14"/></StgValue>
</operation>

<operation id="847" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1017 %select_ln81_54 = select i1 %and_ln81_95, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_54"/></StgValue>
</operation>

<operation id="848" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1018 %select_ln81_55 = select i1 %or_ln81_41, i16 %select_ln81_54, i16 %z_o_31

]]></Node>
<StgValue><ssdm name="select_ln81_55"/></StgValue>
</operation>

<operation id="849" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:1019 %shl_ln81_13 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_55, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_13"/></StgValue>
</operation>

<operation id="850" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:1020 %sext_ln81_43 = sext i26 %shl_ln81_13

]]></Node>
<StgValue><ssdm name="sext_ln81_43"/></StgValue>
</operation>

<operation id="851" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:1021 %sext_ln81_44 = sext i31 %mul_ln81_14

]]></Node>
<StgValue><ssdm name="sext_ln81_44"/></StgValue>
</operation>

<operation id="852" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1022 %add_ln81_28 = add i32 %sext_ln81_43, i32 %sext_ln81_44

]]></Node>
<StgValue><ssdm name="add_ln81_28"/></StgValue>
</operation>

<operation id="853" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1023 %tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="854" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1024 %z_o_32 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_28, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_32"/></StgValue>
</operation>

<operation id="855" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1025 %tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_14, i32 9

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="856" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:1026 %trunc_ln81_14 = trunc i31 %mul_ln81_14

]]></Node>
<StgValue><ssdm name="trunc_ln81_14"/></StgValue>
</operation>

<operation id="857" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:1027 %icmp_ln81_56 = icmp_ne  i9 %trunc_ln81_14, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_56"/></StgValue>
</operation>

<operation id="858" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1029 %tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_28, i32 10

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="859" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1030 %or_ln81_42 = or i1 %tmp_114, i1 %icmp_ln81_56

]]></Node>
<StgValue><ssdm name="or_ln81_42"/></StgValue>
</operation>

<operation id="860" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1031 %and_ln81_98 = and i1 %or_ln81_42, i1 %tmp_112

]]></Node>
<StgValue><ssdm name="and_ln81_98"/></StgValue>
</operation>

<operation id="861" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1032 %zext_ln81_14 = zext i1 %and_ln81_98

]]></Node>
<StgValue><ssdm name="zext_ln81_14"/></StgValue>
</operation>

<operation id="862" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1033 %z_o_33 = add i16 %z_o_32, i16 %zext_ln81_14

]]></Node>
<StgValue><ssdm name="z_o_33"/></StgValue>
</operation>

<operation id="863" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1034 %tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_33, i32 15

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="864" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1038 %tmp_117 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_28, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="865" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:1039 %icmp_ln81_57 = icmp_eq  i5 %tmp_117, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_57"/></StgValue>
</operation>

<operation id="866" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1040 %tmp_118 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_28, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="867" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1041 %icmp_ln81_58 = icmp_eq  i6 %tmp_118, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_58"/></StgValue>
</operation>

<operation id="868" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1042 %icmp_ln81_59 = icmp_eq  i6 %tmp_118, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_59"/></StgValue>
</operation>

<operation id="869" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1058 %P_L1_W_0_load_15 = load i16 15

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_15"/></StgValue>
</operation>

<operation id="870" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1103 %P_L1_W_0_load_16 = load i16 16

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_16"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="871" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:49 %x_load_16 = load i7 %x_addr_16

]]></Node>
<StgValue><ssdm name="x_load_16"/></StgValue>
</operation>

<operation id="872" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:50 %store_ln67 = store i15 %x_load_16, i15 16

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="873" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:51 %x_addr_17 = getelementptr i15 %x, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="x_addr_17"/></StgValue>
</operation>

<operation id="874" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:52 %x_load_17 = load i7 %x_addr_17

]]></Node>
<StgValue><ssdm name="x_load_17"/></StgValue>
</operation>

<operation id="875" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1028 %tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_28, i32 25

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="876" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1035 %xor_ln81_84 = xor i1 %tmp_115, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_84"/></StgValue>
</operation>

<operation id="877" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1036 %and_ln81_99 = and i1 %tmp_113, i1 %xor_ln81_84

]]></Node>
<StgValue><ssdm name="and_ln81_99"/></StgValue>
</operation>

<operation id="878" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1037 %tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_28, i32 26

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="879" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1043 %select_ln81_56 = select i1 %and_ln81_99, i1 %icmp_ln81_58, i1 %icmp_ln81_59

]]></Node>
<StgValue><ssdm name="select_ln81_56"/></StgValue>
</operation>

<operation id="880" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1044 %xor_ln81_85 = xor i1 %tmp_116, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_85"/></StgValue>
</operation>

<operation id="881" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1045 %and_ln81_100 = and i1 %icmp_ln81_57, i1 %xor_ln81_85

]]></Node>
<StgValue><ssdm name="and_ln81_100"/></StgValue>
</operation>

<operation id="882" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1046 %select_ln81_57 = select i1 %and_ln81_99, i1 %and_ln81_100, i1 %icmp_ln81_58

]]></Node>
<StgValue><ssdm name="select_ln81_57"/></StgValue>
</operation>

<operation id="883" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1047 %and_ln81_101 = and i1 %and_ln81_99, i1 %icmp_ln81_58

]]></Node>
<StgValue><ssdm name="and_ln81_101"/></StgValue>
</operation>

<operation id="884" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1048 %xor_ln81_86 = xor i1 %and_ln81_101, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_86"/></StgValue>
</operation>

<operation id="885" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1049 %empty_26 = and i1 %tmp_111, i1 %xor_ln81_86

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="886" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1050 %xor_ln81_87 = xor i1 %select_ln81_56, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_87"/></StgValue>
</operation>

<operation id="887" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1051 %or_ln81_43 = or i1 %tmp_115, i1 %xor_ln81_87

]]></Node>
<StgValue><ssdm name="or_ln81_43"/></StgValue>
</operation>

<operation id="888" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1052 %xor_ln81_88 = xor i1 %tmp_111, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_88"/></StgValue>
</operation>

<operation id="889" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1053 %and_ln81_102 = and i1 %or_ln81_43, i1 %xor_ln81_88

]]></Node>
<StgValue><ssdm name="and_ln81_102"/></StgValue>
</operation>

<operation id="890" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1054 %and_ln81_103 = and i1 %tmp_115, i1 %select_ln81_57

]]></Node>
<StgValue><ssdm name="and_ln81_103"/></StgValue>
</operation>

<operation id="891" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1055 %xor_ln81_89 = xor i1 %and_ln81_103, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_89"/></StgValue>
</operation>

<operation id="892" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1056 %and_ln81_104 = and i1 %empty_26, i1 %xor_ln81_89

]]></Node>
<StgValue><ssdm name="and_ln81_104"/></StgValue>
</operation>

<operation id="893" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1057 %or_ln81_44 = or i1 %and_ln81_102, i1 %and_ln81_104

]]></Node>
<StgValue><ssdm name="or_ln81_44"/></StgValue>
</operation>

<operation id="894" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:1059 %sext_ln81_45 = sext i16 %P_L1_W_0_load_15

]]></Node>
<StgValue><ssdm name="sext_ln81_45"/></StgValue>
</operation>

<operation id="895" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:1060 %zext_ln81_143 = zext i15 %x_load_15

]]></Node>
<StgValue><ssdm name="zext_ln81_143"/></StgValue>
</operation>

<operation id="896" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:1061 %mul_ln81_15 = mul i31 %sext_ln81_45, i31 %zext_ln81_143

]]></Node>
<StgValue><ssdm name="mul_ln81_15"/></StgValue>
</operation>

<operation id="897" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1062 %select_ln81_58 = select i1 %and_ln81_102, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_58"/></StgValue>
</operation>

<operation id="898" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1063 %select_ln81_59 = select i1 %or_ln81_44, i16 %select_ln81_58, i16 %z_o_33

]]></Node>
<StgValue><ssdm name="select_ln81_59"/></StgValue>
</operation>

<operation id="899" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:1064 %shl_ln81_14 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_59, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_14"/></StgValue>
</operation>

<operation id="900" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:1065 %sext_ln81_46 = sext i26 %shl_ln81_14

]]></Node>
<StgValue><ssdm name="sext_ln81_46"/></StgValue>
</operation>

<operation id="901" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:1066 %sext_ln81_47 = sext i31 %mul_ln81_15

]]></Node>
<StgValue><ssdm name="sext_ln81_47"/></StgValue>
</operation>

<operation id="902" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1067 %add_ln81_30 = add i32 %sext_ln81_46, i32 %sext_ln81_47

]]></Node>
<StgValue><ssdm name="add_ln81_30"/></StgValue>
</operation>

<operation id="903" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1068 %tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_30, i32 31

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="904" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1069 %z_o_34 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_30, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_34"/></StgValue>
</operation>

<operation id="905" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1070 %tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_15, i32 9

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="906" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:1071 %trunc_ln81_15 = trunc i31 %mul_ln81_15

]]></Node>
<StgValue><ssdm name="trunc_ln81_15"/></StgValue>
</operation>

<operation id="907" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:1072 %icmp_ln81_60 = icmp_ne  i9 %trunc_ln81_15, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_60"/></StgValue>
</operation>

<operation id="908" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1074 %tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_30, i32 10

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="909" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1075 %or_ln81_45 = or i1 %tmp_122, i1 %icmp_ln81_60

]]></Node>
<StgValue><ssdm name="or_ln81_45"/></StgValue>
</operation>

<operation id="910" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1076 %and_ln81_105 = and i1 %or_ln81_45, i1 %tmp_120

]]></Node>
<StgValue><ssdm name="and_ln81_105"/></StgValue>
</operation>

<operation id="911" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1077 %zext_ln81_15 = zext i1 %and_ln81_105

]]></Node>
<StgValue><ssdm name="zext_ln81_15"/></StgValue>
</operation>

<operation id="912" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1078 %z_o_35 = add i16 %z_o_34, i16 %zext_ln81_15

]]></Node>
<StgValue><ssdm name="z_o_35"/></StgValue>
</operation>

<operation id="913" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1079 %tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_35, i32 15

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="914" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1083 %tmp_125 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_30, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="915" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:1084 %icmp_ln81_61 = icmp_eq  i5 %tmp_125, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_61"/></StgValue>
</operation>

<operation id="916" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1085 %tmp_126 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_30, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="917" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1086 %icmp_ln81_62 = icmp_eq  i6 %tmp_126, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_62"/></StgValue>
</operation>

<operation id="918" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1087 %icmp_ln81_63 = icmp_eq  i6 %tmp_126, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_63"/></StgValue>
</operation>

<operation id="919" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1103 %P_L1_W_0_load_16 = load i16 16

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_16"/></StgValue>
</operation>

<operation id="920" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1148 %P_L1_W_0_load_17 = load i16 17

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_17"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="921" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:52 %x_load_17 = load i7 %x_addr_17

]]></Node>
<StgValue><ssdm name="x_load_17"/></StgValue>
</operation>

<operation id="922" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:53 %store_ln67 = store i15 %x_load_17, i15 17

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="923" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:54 %x_addr_18 = getelementptr i15 %x, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="x_addr_18"/></StgValue>
</operation>

<operation id="924" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:55 %x_load_18 = load i7 %x_addr_18

]]></Node>
<StgValue><ssdm name="x_load_18"/></StgValue>
</operation>

<operation id="925" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1073 %tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_30, i32 25

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="926" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1080 %xor_ln81_90 = xor i1 %tmp_123, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_90"/></StgValue>
</operation>

<operation id="927" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1081 %and_ln81_106 = and i1 %tmp_121, i1 %xor_ln81_90

]]></Node>
<StgValue><ssdm name="and_ln81_106"/></StgValue>
</operation>

<operation id="928" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1082 %tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_30, i32 26

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="929" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1088 %select_ln81_60 = select i1 %and_ln81_106, i1 %icmp_ln81_62, i1 %icmp_ln81_63

]]></Node>
<StgValue><ssdm name="select_ln81_60"/></StgValue>
</operation>

<operation id="930" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1089 %xor_ln81_91 = xor i1 %tmp_124, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_91"/></StgValue>
</operation>

<operation id="931" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1090 %and_ln81_107 = and i1 %icmp_ln81_61, i1 %xor_ln81_91

]]></Node>
<StgValue><ssdm name="and_ln81_107"/></StgValue>
</operation>

<operation id="932" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1091 %select_ln81_61 = select i1 %and_ln81_106, i1 %and_ln81_107, i1 %icmp_ln81_62

]]></Node>
<StgValue><ssdm name="select_ln81_61"/></StgValue>
</operation>

<operation id="933" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1092 %and_ln81_108 = and i1 %and_ln81_106, i1 %icmp_ln81_62

]]></Node>
<StgValue><ssdm name="and_ln81_108"/></StgValue>
</operation>

<operation id="934" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1093 %xor_ln81_92 = xor i1 %and_ln81_108, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_92"/></StgValue>
</operation>

<operation id="935" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1094 %empty_27 = and i1 %tmp_119, i1 %xor_ln81_92

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="936" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1095 %xor_ln81_93 = xor i1 %select_ln81_60, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_93"/></StgValue>
</operation>

<operation id="937" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1096 %or_ln81_46 = or i1 %tmp_123, i1 %xor_ln81_93

]]></Node>
<StgValue><ssdm name="or_ln81_46"/></StgValue>
</operation>

<operation id="938" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1097 %xor_ln81_94 = xor i1 %tmp_119, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_94"/></StgValue>
</operation>

<operation id="939" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1098 %and_ln81_109 = and i1 %or_ln81_46, i1 %xor_ln81_94

]]></Node>
<StgValue><ssdm name="and_ln81_109"/></StgValue>
</operation>

<operation id="940" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1099 %and_ln81_110 = and i1 %tmp_123, i1 %select_ln81_61

]]></Node>
<StgValue><ssdm name="and_ln81_110"/></StgValue>
</operation>

<operation id="941" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1100 %xor_ln81_95 = xor i1 %and_ln81_110, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_95"/></StgValue>
</operation>

<operation id="942" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1101 %and_ln81_111 = and i1 %empty_27, i1 %xor_ln81_95

]]></Node>
<StgValue><ssdm name="and_ln81_111"/></StgValue>
</operation>

<operation id="943" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1102 %or_ln81_47 = or i1 %and_ln81_109, i1 %and_ln81_111

]]></Node>
<StgValue><ssdm name="or_ln81_47"/></StgValue>
</operation>

<operation id="944" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:1104 %sext_ln81_48 = sext i16 %P_L1_W_0_load_16

]]></Node>
<StgValue><ssdm name="sext_ln81_48"/></StgValue>
</operation>

<operation id="945" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:1105 %zext_ln81_144 = zext i15 %x_load_16

]]></Node>
<StgValue><ssdm name="zext_ln81_144"/></StgValue>
</operation>

<operation id="946" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:1106 %mul_ln81_16 = mul i31 %sext_ln81_48, i31 %zext_ln81_144

]]></Node>
<StgValue><ssdm name="mul_ln81_16"/></StgValue>
</operation>

<operation id="947" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1107 %select_ln81_62 = select i1 %and_ln81_109, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_62"/></StgValue>
</operation>

<operation id="948" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1108 %select_ln81_63 = select i1 %or_ln81_47, i16 %select_ln81_62, i16 %z_o_35

]]></Node>
<StgValue><ssdm name="select_ln81_63"/></StgValue>
</operation>

<operation id="949" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:1109 %shl_ln81_15 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_63, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_15"/></StgValue>
</operation>

<operation id="950" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:1110 %sext_ln81_49 = sext i26 %shl_ln81_15

]]></Node>
<StgValue><ssdm name="sext_ln81_49"/></StgValue>
</operation>

<operation id="951" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:1111 %sext_ln81_50 = sext i31 %mul_ln81_16

]]></Node>
<StgValue><ssdm name="sext_ln81_50"/></StgValue>
</operation>

<operation id="952" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1112 %add_ln81_32 = add i32 %sext_ln81_49, i32 %sext_ln81_50

]]></Node>
<StgValue><ssdm name="add_ln81_32"/></StgValue>
</operation>

<operation id="953" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1113 %tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_32, i32 31

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="954" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1114 %z_o_36 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_32, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_36"/></StgValue>
</operation>

<operation id="955" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1115 %tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_16, i32 9

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="956" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:1116 %trunc_ln81_16 = trunc i31 %mul_ln81_16

]]></Node>
<StgValue><ssdm name="trunc_ln81_16"/></StgValue>
</operation>

<operation id="957" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:1117 %icmp_ln81_64 = icmp_ne  i9 %trunc_ln81_16, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_64"/></StgValue>
</operation>

<operation id="958" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1119 %tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_32, i32 10

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="959" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1120 %or_ln81_48 = or i1 %tmp_130, i1 %icmp_ln81_64

]]></Node>
<StgValue><ssdm name="or_ln81_48"/></StgValue>
</operation>

<operation id="960" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1121 %and_ln81_112 = and i1 %or_ln81_48, i1 %tmp_128

]]></Node>
<StgValue><ssdm name="and_ln81_112"/></StgValue>
</operation>

<operation id="961" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1122 %zext_ln81_16 = zext i1 %and_ln81_112

]]></Node>
<StgValue><ssdm name="zext_ln81_16"/></StgValue>
</operation>

<operation id="962" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1123 %z_o_37 = add i16 %z_o_36, i16 %zext_ln81_16

]]></Node>
<StgValue><ssdm name="z_o_37"/></StgValue>
</operation>

<operation id="963" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1124 %tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_37, i32 15

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="964" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1128 %tmp_133 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_32, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="965" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:1129 %icmp_ln81_65 = icmp_eq  i5 %tmp_133, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_65"/></StgValue>
</operation>

<operation id="966" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1130 %tmp_134 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_32, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="967" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1131 %icmp_ln81_66 = icmp_eq  i6 %tmp_134, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_66"/></StgValue>
</operation>

<operation id="968" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1132 %icmp_ln81_67 = icmp_eq  i6 %tmp_134, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_67"/></StgValue>
</operation>

<operation id="969" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1148 %P_L1_W_0_load_17 = load i16 17

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_17"/></StgValue>
</operation>

<operation id="970" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1193 %P_L1_W_0_load_18 = load i16 18

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_18"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="971" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:55 %x_load_18 = load i7 %x_addr_18

]]></Node>
<StgValue><ssdm name="x_load_18"/></StgValue>
</operation>

<operation id="972" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:56 %store_ln67 = store i15 %x_load_18, i15 18

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="973" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:57 %x_addr_19 = getelementptr i15 %x, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="x_addr_19"/></StgValue>
</operation>

<operation id="974" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:58 %x_load_19 = load i7 %x_addr_19

]]></Node>
<StgValue><ssdm name="x_load_19"/></StgValue>
</operation>

<operation id="975" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1118 %tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_32, i32 25

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="976" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1125 %xor_ln81_96 = xor i1 %tmp_131, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_96"/></StgValue>
</operation>

<operation id="977" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1126 %and_ln81_113 = and i1 %tmp_129, i1 %xor_ln81_96

]]></Node>
<StgValue><ssdm name="and_ln81_113"/></StgValue>
</operation>

<operation id="978" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1127 %tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_32, i32 26

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="979" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1133 %select_ln81_64 = select i1 %and_ln81_113, i1 %icmp_ln81_66, i1 %icmp_ln81_67

]]></Node>
<StgValue><ssdm name="select_ln81_64"/></StgValue>
</operation>

<operation id="980" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1134 %xor_ln81_97 = xor i1 %tmp_132, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_97"/></StgValue>
</operation>

<operation id="981" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1135 %and_ln81_114 = and i1 %icmp_ln81_65, i1 %xor_ln81_97

]]></Node>
<StgValue><ssdm name="and_ln81_114"/></StgValue>
</operation>

<operation id="982" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1136 %select_ln81_65 = select i1 %and_ln81_113, i1 %and_ln81_114, i1 %icmp_ln81_66

]]></Node>
<StgValue><ssdm name="select_ln81_65"/></StgValue>
</operation>

<operation id="983" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1137 %and_ln81_115 = and i1 %and_ln81_113, i1 %icmp_ln81_66

]]></Node>
<StgValue><ssdm name="and_ln81_115"/></StgValue>
</operation>

<operation id="984" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1138 %xor_ln81_98 = xor i1 %and_ln81_115, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_98"/></StgValue>
</operation>

<operation id="985" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1139 %empty_28 = and i1 %tmp_127, i1 %xor_ln81_98

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="986" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1140 %xor_ln81_99 = xor i1 %select_ln81_64, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_99"/></StgValue>
</operation>

<operation id="987" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1141 %or_ln81_49 = or i1 %tmp_131, i1 %xor_ln81_99

]]></Node>
<StgValue><ssdm name="or_ln81_49"/></StgValue>
</operation>

<operation id="988" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1142 %xor_ln81_100 = xor i1 %tmp_127, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_100"/></StgValue>
</operation>

<operation id="989" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1143 %and_ln81_116 = and i1 %or_ln81_49, i1 %xor_ln81_100

]]></Node>
<StgValue><ssdm name="and_ln81_116"/></StgValue>
</operation>

<operation id="990" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1144 %and_ln81_117 = and i1 %tmp_131, i1 %select_ln81_65

]]></Node>
<StgValue><ssdm name="and_ln81_117"/></StgValue>
</operation>

<operation id="991" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1145 %xor_ln81_101 = xor i1 %and_ln81_117, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_101"/></StgValue>
</operation>

<operation id="992" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1146 %and_ln81_118 = and i1 %empty_28, i1 %xor_ln81_101

]]></Node>
<StgValue><ssdm name="and_ln81_118"/></StgValue>
</operation>

<operation id="993" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1147 %or_ln81_50 = or i1 %and_ln81_116, i1 %and_ln81_118

]]></Node>
<StgValue><ssdm name="or_ln81_50"/></StgValue>
</operation>

<operation id="994" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:1149 %sext_ln81_51 = sext i16 %P_L1_W_0_load_17

]]></Node>
<StgValue><ssdm name="sext_ln81_51"/></StgValue>
</operation>

<operation id="995" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:1150 %zext_ln81_145 = zext i15 %x_load_17

]]></Node>
<StgValue><ssdm name="zext_ln81_145"/></StgValue>
</operation>

<operation id="996" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:1151 %mul_ln81_17 = mul i31 %sext_ln81_51, i31 %zext_ln81_145

]]></Node>
<StgValue><ssdm name="mul_ln81_17"/></StgValue>
</operation>

<operation id="997" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1152 %select_ln81_66 = select i1 %and_ln81_116, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_66"/></StgValue>
</operation>

<operation id="998" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1153 %select_ln81_67 = select i1 %or_ln81_50, i16 %select_ln81_66, i16 %z_o_37

]]></Node>
<StgValue><ssdm name="select_ln81_67"/></StgValue>
</operation>

<operation id="999" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:1154 %shl_ln81_16 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_67, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_16"/></StgValue>
</operation>

<operation id="1000" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:1155 %sext_ln81_52 = sext i26 %shl_ln81_16

]]></Node>
<StgValue><ssdm name="sext_ln81_52"/></StgValue>
</operation>

<operation id="1001" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:1156 %sext_ln81_53 = sext i31 %mul_ln81_17

]]></Node>
<StgValue><ssdm name="sext_ln81_53"/></StgValue>
</operation>

<operation id="1002" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1157 %add_ln81_34 = add i32 %sext_ln81_52, i32 %sext_ln81_53

]]></Node>
<StgValue><ssdm name="add_ln81_34"/></StgValue>
</operation>

<operation id="1003" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1158 %tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_34, i32 31

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1004" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1159 %z_o_38 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_34, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_38"/></StgValue>
</operation>

<operation id="1005" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1160 %tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_17, i32 9

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1006" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:1161 %trunc_ln81_17 = trunc i31 %mul_ln81_17

]]></Node>
<StgValue><ssdm name="trunc_ln81_17"/></StgValue>
</operation>

<operation id="1007" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:1162 %icmp_ln81_68 = icmp_ne  i9 %trunc_ln81_17, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_68"/></StgValue>
</operation>

<operation id="1008" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1164 %tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_34, i32 10

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1009" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1165 %or_ln81_51 = or i1 %tmp_138, i1 %icmp_ln81_68

]]></Node>
<StgValue><ssdm name="or_ln81_51"/></StgValue>
</operation>

<operation id="1010" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1166 %and_ln81_119 = and i1 %or_ln81_51, i1 %tmp_136

]]></Node>
<StgValue><ssdm name="and_ln81_119"/></StgValue>
</operation>

<operation id="1011" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1167 %zext_ln81_17 = zext i1 %and_ln81_119

]]></Node>
<StgValue><ssdm name="zext_ln81_17"/></StgValue>
</operation>

<operation id="1012" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1168 %z_o_39 = add i16 %z_o_38, i16 %zext_ln81_17

]]></Node>
<StgValue><ssdm name="z_o_39"/></StgValue>
</operation>

<operation id="1013" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1169 %tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_39, i32 15

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1014" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1173 %tmp_141 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_34, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1015" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:1174 %icmp_ln81_69 = icmp_eq  i5 %tmp_141, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_69"/></StgValue>
</operation>

<operation id="1016" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1175 %tmp_142 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_34, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1017" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1176 %icmp_ln81_70 = icmp_eq  i6 %tmp_142, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_70"/></StgValue>
</operation>

<operation id="1018" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1177 %icmp_ln81_71 = icmp_eq  i6 %tmp_142, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_71"/></StgValue>
</operation>

<operation id="1019" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1193 %P_L1_W_0_load_18 = load i16 18

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_18"/></StgValue>
</operation>

<operation id="1020" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1238 %P_L1_W_0_load_19 = load i16 19

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_19"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1021" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:58 %x_load_19 = load i7 %x_addr_19

]]></Node>
<StgValue><ssdm name="x_load_19"/></StgValue>
</operation>

<operation id="1022" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:59 %store_ln67 = store i15 %x_load_19, i15 19

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1023" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:60 %x_addr_20 = getelementptr i15 %x, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="x_addr_20"/></StgValue>
</operation>

<operation id="1024" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:61 %x_load_20 = load i7 %x_addr_20

]]></Node>
<StgValue><ssdm name="x_load_20"/></StgValue>
</operation>

<operation id="1025" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1163 %tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_34, i32 25

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1026" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1170 %xor_ln81_102 = xor i1 %tmp_139, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_102"/></StgValue>
</operation>

<operation id="1027" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1171 %and_ln81_120 = and i1 %tmp_137, i1 %xor_ln81_102

]]></Node>
<StgValue><ssdm name="and_ln81_120"/></StgValue>
</operation>

<operation id="1028" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1172 %tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_34, i32 26

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1029" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1178 %select_ln81_68 = select i1 %and_ln81_120, i1 %icmp_ln81_70, i1 %icmp_ln81_71

]]></Node>
<StgValue><ssdm name="select_ln81_68"/></StgValue>
</operation>

<operation id="1030" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1179 %xor_ln81_103 = xor i1 %tmp_140, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_103"/></StgValue>
</operation>

<operation id="1031" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1180 %and_ln81_121 = and i1 %icmp_ln81_69, i1 %xor_ln81_103

]]></Node>
<StgValue><ssdm name="and_ln81_121"/></StgValue>
</operation>

<operation id="1032" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1181 %select_ln81_69 = select i1 %and_ln81_120, i1 %and_ln81_121, i1 %icmp_ln81_70

]]></Node>
<StgValue><ssdm name="select_ln81_69"/></StgValue>
</operation>

<operation id="1033" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1182 %and_ln81_122 = and i1 %and_ln81_120, i1 %icmp_ln81_70

]]></Node>
<StgValue><ssdm name="and_ln81_122"/></StgValue>
</operation>

<operation id="1034" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1183 %xor_ln81_104 = xor i1 %and_ln81_122, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_104"/></StgValue>
</operation>

<operation id="1035" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1184 %empty_29 = and i1 %tmp_135, i1 %xor_ln81_104

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="1036" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1185 %xor_ln81_105 = xor i1 %select_ln81_68, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_105"/></StgValue>
</operation>

<operation id="1037" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1186 %or_ln81_52 = or i1 %tmp_139, i1 %xor_ln81_105

]]></Node>
<StgValue><ssdm name="or_ln81_52"/></StgValue>
</operation>

<operation id="1038" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1187 %xor_ln81_106 = xor i1 %tmp_135, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_106"/></StgValue>
</operation>

<operation id="1039" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1188 %and_ln81_123 = and i1 %or_ln81_52, i1 %xor_ln81_106

]]></Node>
<StgValue><ssdm name="and_ln81_123"/></StgValue>
</operation>

<operation id="1040" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1189 %and_ln81_124 = and i1 %tmp_139, i1 %select_ln81_69

]]></Node>
<StgValue><ssdm name="and_ln81_124"/></StgValue>
</operation>

<operation id="1041" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1190 %xor_ln81_107 = xor i1 %and_ln81_124, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_107"/></StgValue>
</operation>

<operation id="1042" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1191 %and_ln81_125 = and i1 %empty_29, i1 %xor_ln81_107

]]></Node>
<StgValue><ssdm name="and_ln81_125"/></StgValue>
</operation>

<operation id="1043" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1192 %or_ln81_53 = or i1 %and_ln81_123, i1 %and_ln81_125

]]></Node>
<StgValue><ssdm name="or_ln81_53"/></StgValue>
</operation>

<operation id="1044" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:1194 %sext_ln81_54 = sext i16 %P_L1_W_0_load_18

]]></Node>
<StgValue><ssdm name="sext_ln81_54"/></StgValue>
</operation>

<operation id="1045" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:1195 %zext_ln81_146 = zext i15 %x_load_18

]]></Node>
<StgValue><ssdm name="zext_ln81_146"/></StgValue>
</operation>

<operation id="1046" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:1196 %mul_ln81_18 = mul i31 %sext_ln81_54, i31 %zext_ln81_146

]]></Node>
<StgValue><ssdm name="mul_ln81_18"/></StgValue>
</operation>

<operation id="1047" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1197 %select_ln81_70 = select i1 %and_ln81_123, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_70"/></StgValue>
</operation>

<operation id="1048" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1198 %select_ln81_71 = select i1 %or_ln81_53, i16 %select_ln81_70, i16 %z_o_39

]]></Node>
<StgValue><ssdm name="select_ln81_71"/></StgValue>
</operation>

<operation id="1049" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:1199 %shl_ln81_17 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_71, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_17"/></StgValue>
</operation>

<operation id="1050" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:1200 %sext_ln81_55 = sext i26 %shl_ln81_17

]]></Node>
<StgValue><ssdm name="sext_ln81_55"/></StgValue>
</operation>

<operation id="1051" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:1201 %sext_ln81_56 = sext i31 %mul_ln81_18

]]></Node>
<StgValue><ssdm name="sext_ln81_56"/></StgValue>
</operation>

<operation id="1052" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1202 %add_ln81_36 = add i32 %sext_ln81_55, i32 %sext_ln81_56

]]></Node>
<StgValue><ssdm name="add_ln81_36"/></StgValue>
</operation>

<operation id="1053" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1203 %tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_36, i32 31

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1054" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1204 %z_o_40 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_36, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_40"/></StgValue>
</operation>

<operation id="1055" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1205 %tmp_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_18, i32 9

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1056" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:1206 %trunc_ln81_18 = trunc i31 %mul_ln81_18

]]></Node>
<StgValue><ssdm name="trunc_ln81_18"/></StgValue>
</operation>

<operation id="1057" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:1207 %icmp_ln81_72 = icmp_ne  i9 %trunc_ln81_18, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_72"/></StgValue>
</operation>

<operation id="1058" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1209 %tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_36, i32 10

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1059" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1210 %or_ln81_54 = or i1 %tmp_146, i1 %icmp_ln81_72

]]></Node>
<StgValue><ssdm name="or_ln81_54"/></StgValue>
</operation>

<operation id="1060" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1211 %and_ln81_126 = and i1 %or_ln81_54, i1 %tmp_144

]]></Node>
<StgValue><ssdm name="and_ln81_126"/></StgValue>
</operation>

<operation id="1061" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1212 %zext_ln81_18 = zext i1 %and_ln81_126

]]></Node>
<StgValue><ssdm name="zext_ln81_18"/></StgValue>
</operation>

<operation id="1062" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1213 %z_o_41 = add i16 %z_o_40, i16 %zext_ln81_18

]]></Node>
<StgValue><ssdm name="z_o_41"/></StgValue>
</operation>

<operation id="1063" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1214 %tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_41, i32 15

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1064" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1218 %tmp_149 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_36, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1065" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:1219 %icmp_ln81_73 = icmp_eq  i5 %tmp_149, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_73"/></StgValue>
</operation>

<operation id="1066" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1220 %tmp_150 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_36, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1067" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1221 %icmp_ln81_74 = icmp_eq  i6 %tmp_150, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_74"/></StgValue>
</operation>

<operation id="1068" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1222 %icmp_ln81_75 = icmp_eq  i6 %tmp_150, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_75"/></StgValue>
</operation>

<operation id="1069" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1238 %P_L1_W_0_load_19 = load i16 19

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_19"/></StgValue>
</operation>

<operation id="1070" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1283 %P_L1_W_0_load_20 = load i16 20

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_20"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1071" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:61 %x_load_20 = load i7 %x_addr_20

]]></Node>
<StgValue><ssdm name="x_load_20"/></StgValue>
</operation>

<operation id="1072" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:62 %store_ln67 = store i15 %x_load_20, i15 20

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1073" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:63 %x_addr_21 = getelementptr i15 %x, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="x_addr_21"/></StgValue>
</operation>

<operation id="1074" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:64 %x_load_21 = load i7 %x_addr_21

]]></Node>
<StgValue><ssdm name="x_load_21"/></StgValue>
</operation>

<operation id="1075" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1208 %tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_36, i32 25

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="1076" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1215 %xor_ln81_108 = xor i1 %tmp_147, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_108"/></StgValue>
</operation>

<operation id="1077" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1216 %and_ln81_127 = and i1 %tmp_145, i1 %xor_ln81_108

]]></Node>
<StgValue><ssdm name="and_ln81_127"/></StgValue>
</operation>

<operation id="1078" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1217 %tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_36, i32 26

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1079" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1223 %select_ln81_72 = select i1 %and_ln81_127, i1 %icmp_ln81_74, i1 %icmp_ln81_75

]]></Node>
<StgValue><ssdm name="select_ln81_72"/></StgValue>
</operation>

<operation id="1080" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1224 %xor_ln81_109 = xor i1 %tmp_148, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_109"/></StgValue>
</operation>

<operation id="1081" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1225 %and_ln81_128 = and i1 %icmp_ln81_73, i1 %xor_ln81_109

]]></Node>
<StgValue><ssdm name="and_ln81_128"/></StgValue>
</operation>

<operation id="1082" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1226 %select_ln81_73 = select i1 %and_ln81_127, i1 %and_ln81_128, i1 %icmp_ln81_74

]]></Node>
<StgValue><ssdm name="select_ln81_73"/></StgValue>
</operation>

<operation id="1083" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1227 %and_ln81_129 = and i1 %and_ln81_127, i1 %icmp_ln81_74

]]></Node>
<StgValue><ssdm name="and_ln81_129"/></StgValue>
</operation>

<operation id="1084" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1228 %xor_ln81_110 = xor i1 %and_ln81_129, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_110"/></StgValue>
</operation>

<operation id="1085" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1229 %empty_30 = and i1 %tmp_143, i1 %xor_ln81_110

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="1086" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1230 %xor_ln81_111 = xor i1 %select_ln81_72, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_111"/></StgValue>
</operation>

<operation id="1087" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1231 %or_ln81_55 = or i1 %tmp_147, i1 %xor_ln81_111

]]></Node>
<StgValue><ssdm name="or_ln81_55"/></StgValue>
</operation>

<operation id="1088" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1232 %xor_ln81_112 = xor i1 %tmp_143, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_112"/></StgValue>
</operation>

<operation id="1089" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1233 %and_ln81_130 = and i1 %or_ln81_55, i1 %xor_ln81_112

]]></Node>
<StgValue><ssdm name="and_ln81_130"/></StgValue>
</operation>

<operation id="1090" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1234 %and_ln81_131 = and i1 %tmp_147, i1 %select_ln81_73

]]></Node>
<StgValue><ssdm name="and_ln81_131"/></StgValue>
</operation>

<operation id="1091" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1235 %xor_ln81_113 = xor i1 %and_ln81_131, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_113"/></StgValue>
</operation>

<operation id="1092" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1236 %and_ln81_132 = and i1 %empty_30, i1 %xor_ln81_113

]]></Node>
<StgValue><ssdm name="and_ln81_132"/></StgValue>
</operation>

<operation id="1093" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1237 %or_ln81_56 = or i1 %and_ln81_130, i1 %and_ln81_132

]]></Node>
<StgValue><ssdm name="or_ln81_56"/></StgValue>
</operation>

<operation id="1094" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:1239 %sext_ln81_57 = sext i16 %P_L1_W_0_load_19

]]></Node>
<StgValue><ssdm name="sext_ln81_57"/></StgValue>
</operation>

<operation id="1095" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:1240 %zext_ln81_147 = zext i15 %x_load_19

]]></Node>
<StgValue><ssdm name="zext_ln81_147"/></StgValue>
</operation>

<operation id="1096" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:1241 %mul_ln81_19 = mul i31 %sext_ln81_57, i31 %zext_ln81_147

]]></Node>
<StgValue><ssdm name="mul_ln81_19"/></StgValue>
</operation>

<operation id="1097" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1242 %select_ln81_74 = select i1 %and_ln81_130, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_74"/></StgValue>
</operation>

<operation id="1098" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1243 %select_ln81_75 = select i1 %or_ln81_56, i16 %select_ln81_74, i16 %z_o_41

]]></Node>
<StgValue><ssdm name="select_ln81_75"/></StgValue>
</operation>

<operation id="1099" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:1244 %shl_ln81_18 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_75, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_18"/></StgValue>
</operation>

<operation id="1100" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:1245 %sext_ln81_58 = sext i26 %shl_ln81_18

]]></Node>
<StgValue><ssdm name="sext_ln81_58"/></StgValue>
</operation>

<operation id="1101" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:1246 %sext_ln81_59 = sext i31 %mul_ln81_19

]]></Node>
<StgValue><ssdm name="sext_ln81_59"/></StgValue>
</operation>

<operation id="1102" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1247 %add_ln81_38 = add i32 %sext_ln81_58, i32 %sext_ln81_59

]]></Node>
<StgValue><ssdm name="add_ln81_38"/></StgValue>
</operation>

<operation id="1103" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1248 %tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_38, i32 31

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1104" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1249 %z_o_42 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_38, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_42"/></StgValue>
</operation>

<operation id="1105" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1250 %tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_19, i32 9

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1106" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:1251 %trunc_ln81_19 = trunc i31 %mul_ln81_19

]]></Node>
<StgValue><ssdm name="trunc_ln81_19"/></StgValue>
</operation>

<operation id="1107" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:1252 %icmp_ln81_76 = icmp_ne  i9 %trunc_ln81_19, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_76"/></StgValue>
</operation>

<operation id="1108" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1254 %tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_38, i32 10

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1109" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1255 %or_ln81_57 = or i1 %tmp_154, i1 %icmp_ln81_76

]]></Node>
<StgValue><ssdm name="or_ln81_57"/></StgValue>
</operation>

<operation id="1110" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1256 %and_ln81_133 = and i1 %or_ln81_57, i1 %tmp_152

]]></Node>
<StgValue><ssdm name="and_ln81_133"/></StgValue>
</operation>

<operation id="1111" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1257 %zext_ln81_19 = zext i1 %and_ln81_133

]]></Node>
<StgValue><ssdm name="zext_ln81_19"/></StgValue>
</operation>

<operation id="1112" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1258 %z_o_43 = add i16 %z_o_42, i16 %zext_ln81_19

]]></Node>
<StgValue><ssdm name="z_o_43"/></StgValue>
</operation>

<operation id="1113" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1259 %tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_43, i32 15

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1114" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1263 %tmp_157 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_38, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="1115" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:1264 %icmp_ln81_77 = icmp_eq  i5 %tmp_157, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_77"/></StgValue>
</operation>

<operation id="1116" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1265 %tmp_158 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_38, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="1117" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1266 %icmp_ln81_78 = icmp_eq  i6 %tmp_158, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_78"/></StgValue>
</operation>

<operation id="1118" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1267 %icmp_ln81_79 = icmp_eq  i6 %tmp_158, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_79"/></StgValue>
</operation>

<operation id="1119" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1283 %P_L1_W_0_load_20 = load i16 20

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_20"/></StgValue>
</operation>

<operation id="1120" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1328 %P_L1_W_0_load_21 = load i16 21

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_21"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1121" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:64 %x_load_21 = load i7 %x_addr_21

]]></Node>
<StgValue><ssdm name="x_load_21"/></StgValue>
</operation>

<operation id="1122" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:65 %store_ln67 = store i15 %x_load_21, i15 21

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1123" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:66 %x_addr_22 = getelementptr i15 %x, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="x_addr_22"/></StgValue>
</operation>

<operation id="1124" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:67 %x_load_22 = load i7 %x_addr_22

]]></Node>
<StgValue><ssdm name="x_load_22"/></StgValue>
</operation>

<operation id="1125" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1253 %tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_38, i32 25

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1126" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1260 %xor_ln81_114 = xor i1 %tmp_155, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_114"/></StgValue>
</operation>

<operation id="1127" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1261 %and_ln81_134 = and i1 %tmp_153, i1 %xor_ln81_114

]]></Node>
<StgValue><ssdm name="and_ln81_134"/></StgValue>
</operation>

<operation id="1128" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1262 %tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_38, i32 26

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1129" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1268 %select_ln81_76 = select i1 %and_ln81_134, i1 %icmp_ln81_78, i1 %icmp_ln81_79

]]></Node>
<StgValue><ssdm name="select_ln81_76"/></StgValue>
</operation>

<operation id="1130" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1269 %xor_ln81_115 = xor i1 %tmp_156, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_115"/></StgValue>
</operation>

<operation id="1131" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1270 %and_ln81_135 = and i1 %icmp_ln81_77, i1 %xor_ln81_115

]]></Node>
<StgValue><ssdm name="and_ln81_135"/></StgValue>
</operation>

<operation id="1132" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1271 %select_ln81_77 = select i1 %and_ln81_134, i1 %and_ln81_135, i1 %icmp_ln81_78

]]></Node>
<StgValue><ssdm name="select_ln81_77"/></StgValue>
</operation>

<operation id="1133" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1272 %and_ln81_136 = and i1 %and_ln81_134, i1 %icmp_ln81_78

]]></Node>
<StgValue><ssdm name="and_ln81_136"/></StgValue>
</operation>

<operation id="1134" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1273 %xor_ln81_116 = xor i1 %and_ln81_136, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_116"/></StgValue>
</operation>

<operation id="1135" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1274 %empty_31 = and i1 %tmp_151, i1 %xor_ln81_116

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="1136" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1275 %xor_ln81_117 = xor i1 %select_ln81_76, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_117"/></StgValue>
</operation>

<operation id="1137" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1276 %or_ln81_58 = or i1 %tmp_155, i1 %xor_ln81_117

]]></Node>
<StgValue><ssdm name="or_ln81_58"/></StgValue>
</operation>

<operation id="1138" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1277 %xor_ln81_118 = xor i1 %tmp_151, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_118"/></StgValue>
</operation>

<operation id="1139" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1278 %and_ln81_137 = and i1 %or_ln81_58, i1 %xor_ln81_118

]]></Node>
<StgValue><ssdm name="and_ln81_137"/></StgValue>
</operation>

<operation id="1140" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1279 %and_ln81_138 = and i1 %tmp_155, i1 %select_ln81_77

]]></Node>
<StgValue><ssdm name="and_ln81_138"/></StgValue>
</operation>

<operation id="1141" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1280 %xor_ln81_119 = xor i1 %and_ln81_138, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_119"/></StgValue>
</operation>

<operation id="1142" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1281 %and_ln81_139 = and i1 %empty_31, i1 %xor_ln81_119

]]></Node>
<StgValue><ssdm name="and_ln81_139"/></StgValue>
</operation>

<operation id="1143" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1282 %or_ln81_59 = or i1 %and_ln81_137, i1 %and_ln81_139

]]></Node>
<StgValue><ssdm name="or_ln81_59"/></StgValue>
</operation>

<operation id="1144" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:1284 %sext_ln81_60 = sext i16 %P_L1_W_0_load_20

]]></Node>
<StgValue><ssdm name="sext_ln81_60"/></StgValue>
</operation>

<operation id="1145" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:1285 %zext_ln81_148 = zext i15 %x_load_20

]]></Node>
<StgValue><ssdm name="zext_ln81_148"/></StgValue>
</operation>

<operation id="1146" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:1286 %mul_ln81_20 = mul i31 %sext_ln81_60, i31 %zext_ln81_148

]]></Node>
<StgValue><ssdm name="mul_ln81_20"/></StgValue>
</operation>

<operation id="1147" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1287 %select_ln81_78 = select i1 %and_ln81_137, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_78"/></StgValue>
</operation>

<operation id="1148" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1288 %select_ln81_79 = select i1 %or_ln81_59, i16 %select_ln81_78, i16 %z_o_43

]]></Node>
<StgValue><ssdm name="select_ln81_79"/></StgValue>
</operation>

<operation id="1149" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:1289 %shl_ln81_19 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_79, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_19"/></StgValue>
</operation>

<operation id="1150" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:1290 %sext_ln81_61 = sext i26 %shl_ln81_19

]]></Node>
<StgValue><ssdm name="sext_ln81_61"/></StgValue>
</operation>

<operation id="1151" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:1291 %sext_ln81_62 = sext i31 %mul_ln81_20

]]></Node>
<StgValue><ssdm name="sext_ln81_62"/></StgValue>
</operation>

<operation id="1152" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1292 %add_ln81_40 = add i32 %sext_ln81_61, i32 %sext_ln81_62

]]></Node>
<StgValue><ssdm name="add_ln81_40"/></StgValue>
</operation>

<operation id="1153" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1293 %tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_40, i32 31

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="1154" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1294 %z_o_44 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_40, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_44"/></StgValue>
</operation>

<operation id="1155" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1295 %tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_20, i32 9

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="1156" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:1296 %trunc_ln81_20 = trunc i31 %mul_ln81_20

]]></Node>
<StgValue><ssdm name="trunc_ln81_20"/></StgValue>
</operation>

<operation id="1157" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:1297 %icmp_ln81_80 = icmp_ne  i9 %trunc_ln81_20, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_80"/></StgValue>
</operation>

<operation id="1158" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1299 %tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_40, i32 10

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="1159" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1300 %or_ln81_60 = or i1 %tmp_162, i1 %icmp_ln81_80

]]></Node>
<StgValue><ssdm name="or_ln81_60"/></StgValue>
</operation>

<operation id="1160" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1301 %and_ln81_140 = and i1 %or_ln81_60, i1 %tmp_160

]]></Node>
<StgValue><ssdm name="and_ln81_140"/></StgValue>
</operation>

<operation id="1161" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1302 %zext_ln81_20 = zext i1 %and_ln81_140

]]></Node>
<StgValue><ssdm name="zext_ln81_20"/></StgValue>
</operation>

<operation id="1162" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1303 %z_o_45 = add i16 %z_o_44, i16 %zext_ln81_20

]]></Node>
<StgValue><ssdm name="z_o_45"/></StgValue>
</operation>

<operation id="1163" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1304 %tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_45, i32 15

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1164" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1308 %tmp_165 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_40, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1165" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:1309 %icmp_ln81_81 = icmp_eq  i5 %tmp_165, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_81"/></StgValue>
</operation>

<operation id="1166" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1310 %tmp_166 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_40, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="1167" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1311 %icmp_ln81_82 = icmp_eq  i6 %tmp_166, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_82"/></StgValue>
</operation>

<operation id="1168" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1312 %icmp_ln81_83 = icmp_eq  i6 %tmp_166, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_83"/></StgValue>
</operation>

<operation id="1169" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1328 %P_L1_W_0_load_21 = load i16 21

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_21"/></StgValue>
</operation>

<operation id="1170" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1373 %P_L1_W_0_load_22 = load i16 22

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_22"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1171" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:67 %x_load_22 = load i7 %x_addr_22

]]></Node>
<StgValue><ssdm name="x_load_22"/></StgValue>
</operation>

<operation id="1172" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:68 %store_ln67 = store i15 %x_load_22, i15 22

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1173" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:69 %x_addr_23 = getelementptr i15 %x, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="x_addr_23"/></StgValue>
</operation>

<operation id="1174" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:70 %x_load_23 = load i7 %x_addr_23

]]></Node>
<StgValue><ssdm name="x_load_23"/></StgValue>
</operation>

<operation id="1175" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1298 %tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_40, i32 25

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="1176" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1305 %xor_ln81_120 = xor i1 %tmp_163, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_120"/></StgValue>
</operation>

<operation id="1177" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1306 %and_ln81_141 = and i1 %tmp_161, i1 %xor_ln81_120

]]></Node>
<StgValue><ssdm name="and_ln81_141"/></StgValue>
</operation>

<operation id="1178" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1307 %tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_40, i32 26

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="1179" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1313 %select_ln81_80 = select i1 %and_ln81_141, i1 %icmp_ln81_82, i1 %icmp_ln81_83

]]></Node>
<StgValue><ssdm name="select_ln81_80"/></StgValue>
</operation>

<operation id="1180" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1314 %xor_ln81_121 = xor i1 %tmp_164, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_121"/></StgValue>
</operation>

<operation id="1181" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1315 %and_ln81_142 = and i1 %icmp_ln81_81, i1 %xor_ln81_121

]]></Node>
<StgValue><ssdm name="and_ln81_142"/></StgValue>
</operation>

<operation id="1182" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1316 %select_ln81_81 = select i1 %and_ln81_141, i1 %and_ln81_142, i1 %icmp_ln81_82

]]></Node>
<StgValue><ssdm name="select_ln81_81"/></StgValue>
</operation>

<operation id="1183" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1317 %and_ln81_143 = and i1 %and_ln81_141, i1 %icmp_ln81_82

]]></Node>
<StgValue><ssdm name="and_ln81_143"/></StgValue>
</operation>

<operation id="1184" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1318 %xor_ln81_122 = xor i1 %and_ln81_143, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_122"/></StgValue>
</operation>

<operation id="1185" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1319 %empty_32 = and i1 %tmp_159, i1 %xor_ln81_122

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="1186" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1320 %xor_ln81_123 = xor i1 %select_ln81_80, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_123"/></StgValue>
</operation>

<operation id="1187" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1321 %or_ln81_61 = or i1 %tmp_163, i1 %xor_ln81_123

]]></Node>
<StgValue><ssdm name="or_ln81_61"/></StgValue>
</operation>

<operation id="1188" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1322 %xor_ln81_124 = xor i1 %tmp_159, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_124"/></StgValue>
</operation>

<operation id="1189" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1323 %and_ln81_144 = and i1 %or_ln81_61, i1 %xor_ln81_124

]]></Node>
<StgValue><ssdm name="and_ln81_144"/></StgValue>
</operation>

<operation id="1190" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1324 %and_ln81_145 = and i1 %tmp_163, i1 %select_ln81_81

]]></Node>
<StgValue><ssdm name="and_ln81_145"/></StgValue>
</operation>

<operation id="1191" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1325 %xor_ln81_125 = xor i1 %and_ln81_145, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_125"/></StgValue>
</operation>

<operation id="1192" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1326 %and_ln81_146 = and i1 %empty_32, i1 %xor_ln81_125

]]></Node>
<StgValue><ssdm name="and_ln81_146"/></StgValue>
</operation>

<operation id="1193" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1327 %or_ln81_62 = or i1 %and_ln81_144, i1 %and_ln81_146

]]></Node>
<StgValue><ssdm name="or_ln81_62"/></StgValue>
</operation>

<operation id="1194" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:1329 %sext_ln81_63 = sext i16 %P_L1_W_0_load_21

]]></Node>
<StgValue><ssdm name="sext_ln81_63"/></StgValue>
</operation>

<operation id="1195" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:1330 %zext_ln81_149 = zext i15 %x_load_21

]]></Node>
<StgValue><ssdm name="zext_ln81_149"/></StgValue>
</operation>

<operation id="1196" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:1331 %mul_ln81_21 = mul i31 %sext_ln81_63, i31 %zext_ln81_149

]]></Node>
<StgValue><ssdm name="mul_ln81_21"/></StgValue>
</operation>

<operation id="1197" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1332 %select_ln81_82 = select i1 %and_ln81_144, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_82"/></StgValue>
</operation>

<operation id="1198" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1333 %select_ln81_83 = select i1 %or_ln81_62, i16 %select_ln81_82, i16 %z_o_45

]]></Node>
<StgValue><ssdm name="select_ln81_83"/></StgValue>
</operation>

<operation id="1199" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:1334 %shl_ln81_20 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_83, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_20"/></StgValue>
</operation>

<operation id="1200" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:1335 %sext_ln81_64 = sext i26 %shl_ln81_20

]]></Node>
<StgValue><ssdm name="sext_ln81_64"/></StgValue>
</operation>

<operation id="1201" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:1336 %sext_ln81_65 = sext i31 %mul_ln81_21

]]></Node>
<StgValue><ssdm name="sext_ln81_65"/></StgValue>
</operation>

<operation id="1202" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1337 %add_ln81_42 = add i32 %sext_ln81_64, i32 %sext_ln81_65

]]></Node>
<StgValue><ssdm name="add_ln81_42"/></StgValue>
</operation>

<operation id="1203" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1338 %tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_42, i32 31

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1204" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1339 %z_o_46 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_42, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_46"/></StgValue>
</operation>

<operation id="1205" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1340 %tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_21, i32 9

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="1206" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:1341 %trunc_ln81_21 = trunc i31 %mul_ln81_21

]]></Node>
<StgValue><ssdm name="trunc_ln81_21"/></StgValue>
</operation>

<operation id="1207" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:1342 %icmp_ln81_84 = icmp_ne  i9 %trunc_ln81_21, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_84"/></StgValue>
</operation>

<operation id="1208" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1344 %tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_42, i32 10

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="1209" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1345 %or_ln81_63 = or i1 %tmp_170, i1 %icmp_ln81_84

]]></Node>
<StgValue><ssdm name="or_ln81_63"/></StgValue>
</operation>

<operation id="1210" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1346 %and_ln81_147 = and i1 %or_ln81_63, i1 %tmp_168

]]></Node>
<StgValue><ssdm name="and_ln81_147"/></StgValue>
</operation>

<operation id="1211" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1347 %zext_ln81_21 = zext i1 %and_ln81_147

]]></Node>
<StgValue><ssdm name="zext_ln81_21"/></StgValue>
</operation>

<operation id="1212" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1348 %z_o_47 = add i16 %z_o_46, i16 %zext_ln81_21

]]></Node>
<StgValue><ssdm name="z_o_47"/></StgValue>
</operation>

<operation id="1213" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1349 %tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_47, i32 15

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="1214" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1353 %tmp_173 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_42, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="1215" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:1354 %icmp_ln81_85 = icmp_eq  i5 %tmp_173, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_85"/></StgValue>
</operation>

<operation id="1216" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1355 %tmp_174 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_42, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="1217" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1356 %icmp_ln81_86 = icmp_eq  i6 %tmp_174, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_86"/></StgValue>
</operation>

<operation id="1218" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1357 %icmp_ln81_87 = icmp_eq  i6 %tmp_174, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_87"/></StgValue>
</operation>

<operation id="1219" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1373 %P_L1_W_0_load_22 = load i16 22

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_22"/></StgValue>
</operation>

<operation id="1220" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1418 %P_L1_W_0_load_23 = load i16 23

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_23"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1221" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:70 %x_load_23 = load i7 %x_addr_23

]]></Node>
<StgValue><ssdm name="x_load_23"/></StgValue>
</operation>

<operation id="1222" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:71 %store_ln67 = store i15 %x_load_23, i15 23

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1223" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:72 %x_addr_24 = getelementptr i15 %x, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="x_addr_24"/></StgValue>
</operation>

<operation id="1224" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:73 %x_load_24 = load i7 %x_addr_24

]]></Node>
<StgValue><ssdm name="x_load_24"/></StgValue>
</operation>

<operation id="1225" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1343 %tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_42, i32 25

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="1226" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1350 %xor_ln81_126 = xor i1 %tmp_171, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_126"/></StgValue>
</operation>

<operation id="1227" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1351 %and_ln81_148 = and i1 %tmp_169, i1 %xor_ln81_126

]]></Node>
<StgValue><ssdm name="and_ln81_148"/></StgValue>
</operation>

<operation id="1228" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1352 %tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_42, i32 26

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="1229" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1358 %select_ln81_84 = select i1 %and_ln81_148, i1 %icmp_ln81_86, i1 %icmp_ln81_87

]]></Node>
<StgValue><ssdm name="select_ln81_84"/></StgValue>
</operation>

<operation id="1230" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1359 %xor_ln81_127 = xor i1 %tmp_172, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_127"/></StgValue>
</operation>

<operation id="1231" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1360 %and_ln81_149 = and i1 %icmp_ln81_85, i1 %xor_ln81_127

]]></Node>
<StgValue><ssdm name="and_ln81_149"/></StgValue>
</operation>

<operation id="1232" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1361 %select_ln81_85 = select i1 %and_ln81_148, i1 %and_ln81_149, i1 %icmp_ln81_86

]]></Node>
<StgValue><ssdm name="select_ln81_85"/></StgValue>
</operation>

<operation id="1233" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1362 %and_ln81_150 = and i1 %and_ln81_148, i1 %icmp_ln81_86

]]></Node>
<StgValue><ssdm name="and_ln81_150"/></StgValue>
</operation>

<operation id="1234" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1363 %xor_ln81_128 = xor i1 %and_ln81_150, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_128"/></StgValue>
</operation>

<operation id="1235" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1364 %empty_33 = and i1 %tmp_167, i1 %xor_ln81_128

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="1236" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1365 %xor_ln81_129 = xor i1 %select_ln81_84, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_129"/></StgValue>
</operation>

<operation id="1237" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1366 %or_ln81_64 = or i1 %tmp_171, i1 %xor_ln81_129

]]></Node>
<StgValue><ssdm name="or_ln81_64"/></StgValue>
</operation>

<operation id="1238" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1367 %xor_ln81_130 = xor i1 %tmp_167, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_130"/></StgValue>
</operation>

<operation id="1239" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1368 %and_ln81_151 = and i1 %or_ln81_64, i1 %xor_ln81_130

]]></Node>
<StgValue><ssdm name="and_ln81_151"/></StgValue>
</operation>

<operation id="1240" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1369 %and_ln81_152 = and i1 %tmp_171, i1 %select_ln81_85

]]></Node>
<StgValue><ssdm name="and_ln81_152"/></StgValue>
</operation>

<operation id="1241" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1370 %xor_ln81_131 = xor i1 %and_ln81_152, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_131"/></StgValue>
</operation>

<operation id="1242" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1371 %and_ln81_153 = and i1 %empty_33, i1 %xor_ln81_131

]]></Node>
<StgValue><ssdm name="and_ln81_153"/></StgValue>
</operation>

<operation id="1243" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1372 %or_ln81_65 = or i1 %and_ln81_151, i1 %and_ln81_153

]]></Node>
<StgValue><ssdm name="or_ln81_65"/></StgValue>
</operation>

<operation id="1244" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:1374 %sext_ln81_66 = sext i16 %P_L1_W_0_load_22

]]></Node>
<StgValue><ssdm name="sext_ln81_66"/></StgValue>
</operation>

<operation id="1245" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:1375 %zext_ln81_150 = zext i15 %x_load_22

]]></Node>
<StgValue><ssdm name="zext_ln81_150"/></StgValue>
</operation>

<operation id="1246" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:1376 %mul_ln81_22 = mul i31 %sext_ln81_66, i31 %zext_ln81_150

]]></Node>
<StgValue><ssdm name="mul_ln81_22"/></StgValue>
</operation>

<operation id="1247" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1377 %select_ln81_86 = select i1 %and_ln81_151, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_86"/></StgValue>
</operation>

<operation id="1248" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1378 %select_ln81_87 = select i1 %or_ln81_65, i16 %select_ln81_86, i16 %z_o_47

]]></Node>
<StgValue><ssdm name="select_ln81_87"/></StgValue>
</operation>

<operation id="1249" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:1379 %shl_ln81_21 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_87, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_21"/></StgValue>
</operation>

<operation id="1250" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:1380 %sext_ln81_67 = sext i26 %shl_ln81_21

]]></Node>
<StgValue><ssdm name="sext_ln81_67"/></StgValue>
</operation>

<operation id="1251" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:1381 %sext_ln81_68 = sext i31 %mul_ln81_22

]]></Node>
<StgValue><ssdm name="sext_ln81_68"/></StgValue>
</operation>

<operation id="1252" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1382 %add_ln81_44 = add i32 %sext_ln81_67, i32 %sext_ln81_68

]]></Node>
<StgValue><ssdm name="add_ln81_44"/></StgValue>
</operation>

<operation id="1253" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1383 %tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_44, i32 31

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="1254" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1384 %z_o_48 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_44, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_48"/></StgValue>
</operation>

<operation id="1255" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1385 %tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_22, i32 9

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="1256" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:1386 %trunc_ln81_22 = trunc i31 %mul_ln81_22

]]></Node>
<StgValue><ssdm name="trunc_ln81_22"/></StgValue>
</operation>

<operation id="1257" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:1387 %icmp_ln81_88 = icmp_ne  i9 %trunc_ln81_22, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_88"/></StgValue>
</operation>

<operation id="1258" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1389 %tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_44, i32 10

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="1259" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1390 %or_ln81_66 = or i1 %tmp_178, i1 %icmp_ln81_88

]]></Node>
<StgValue><ssdm name="or_ln81_66"/></StgValue>
</operation>

<operation id="1260" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1391 %and_ln81_154 = and i1 %or_ln81_66, i1 %tmp_176

]]></Node>
<StgValue><ssdm name="and_ln81_154"/></StgValue>
</operation>

<operation id="1261" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1392 %zext_ln81_22 = zext i1 %and_ln81_154

]]></Node>
<StgValue><ssdm name="zext_ln81_22"/></StgValue>
</operation>

<operation id="1262" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1393 %z_o_49 = add i16 %z_o_48, i16 %zext_ln81_22

]]></Node>
<StgValue><ssdm name="z_o_49"/></StgValue>
</operation>

<operation id="1263" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1394 %tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_49, i32 15

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="1264" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1398 %tmp_181 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_44, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="1265" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:1399 %icmp_ln81_89 = icmp_eq  i5 %tmp_181, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_89"/></StgValue>
</operation>

<operation id="1266" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1400 %tmp_182 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_44, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="1267" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1401 %icmp_ln81_90 = icmp_eq  i6 %tmp_182, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_90"/></StgValue>
</operation>

<operation id="1268" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1402 %icmp_ln81_91 = icmp_eq  i6 %tmp_182, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_91"/></StgValue>
</operation>

<operation id="1269" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1418 %P_L1_W_0_load_23 = load i16 23

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_23"/></StgValue>
</operation>

<operation id="1270" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1463 %P_L1_W_0_load_24 = load i16 24

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_24"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1271" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:73 %x_load_24 = load i7 %x_addr_24

]]></Node>
<StgValue><ssdm name="x_load_24"/></StgValue>
</operation>

<operation id="1272" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:74 %store_ln67 = store i15 %x_load_24, i15 24

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1273" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:75 %x_addr_25 = getelementptr i15 %x, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="x_addr_25"/></StgValue>
</operation>

<operation id="1274" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:76 %x_load_25 = load i7 %x_addr_25

]]></Node>
<StgValue><ssdm name="x_load_25"/></StgValue>
</operation>

<operation id="1275" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1388 %tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_44, i32 25

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="1276" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1395 %xor_ln81_132 = xor i1 %tmp_179, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_132"/></StgValue>
</operation>

<operation id="1277" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1396 %and_ln81_155 = and i1 %tmp_177, i1 %xor_ln81_132

]]></Node>
<StgValue><ssdm name="and_ln81_155"/></StgValue>
</operation>

<operation id="1278" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1397 %tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_44, i32 26

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="1279" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1403 %select_ln81_88 = select i1 %and_ln81_155, i1 %icmp_ln81_90, i1 %icmp_ln81_91

]]></Node>
<StgValue><ssdm name="select_ln81_88"/></StgValue>
</operation>

<operation id="1280" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1404 %xor_ln81_133 = xor i1 %tmp_180, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_133"/></StgValue>
</operation>

<operation id="1281" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1405 %and_ln81_156 = and i1 %icmp_ln81_89, i1 %xor_ln81_133

]]></Node>
<StgValue><ssdm name="and_ln81_156"/></StgValue>
</operation>

<operation id="1282" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1406 %select_ln81_89 = select i1 %and_ln81_155, i1 %and_ln81_156, i1 %icmp_ln81_90

]]></Node>
<StgValue><ssdm name="select_ln81_89"/></StgValue>
</operation>

<operation id="1283" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1407 %and_ln81_157 = and i1 %and_ln81_155, i1 %icmp_ln81_90

]]></Node>
<StgValue><ssdm name="and_ln81_157"/></StgValue>
</operation>

<operation id="1284" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1408 %xor_ln81_134 = xor i1 %and_ln81_157, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_134"/></StgValue>
</operation>

<operation id="1285" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1409 %empty_34 = and i1 %tmp_175, i1 %xor_ln81_134

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="1286" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1410 %xor_ln81_135 = xor i1 %select_ln81_88, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_135"/></StgValue>
</operation>

<operation id="1287" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1411 %or_ln81_67 = or i1 %tmp_179, i1 %xor_ln81_135

]]></Node>
<StgValue><ssdm name="or_ln81_67"/></StgValue>
</operation>

<operation id="1288" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1412 %xor_ln81_136 = xor i1 %tmp_175, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_136"/></StgValue>
</operation>

<operation id="1289" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1413 %and_ln81_158 = and i1 %or_ln81_67, i1 %xor_ln81_136

]]></Node>
<StgValue><ssdm name="and_ln81_158"/></StgValue>
</operation>

<operation id="1290" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1414 %and_ln81_159 = and i1 %tmp_179, i1 %select_ln81_89

]]></Node>
<StgValue><ssdm name="and_ln81_159"/></StgValue>
</operation>

<operation id="1291" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1415 %xor_ln81_137 = xor i1 %and_ln81_159, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_137"/></StgValue>
</operation>

<operation id="1292" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1416 %and_ln81_160 = and i1 %empty_34, i1 %xor_ln81_137

]]></Node>
<StgValue><ssdm name="and_ln81_160"/></StgValue>
</operation>

<operation id="1293" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1417 %or_ln81_68 = or i1 %and_ln81_158, i1 %and_ln81_160

]]></Node>
<StgValue><ssdm name="or_ln81_68"/></StgValue>
</operation>

<operation id="1294" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:1419 %sext_ln81_69 = sext i16 %P_L1_W_0_load_23

]]></Node>
<StgValue><ssdm name="sext_ln81_69"/></StgValue>
</operation>

<operation id="1295" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:1420 %zext_ln81_151 = zext i15 %x_load_23

]]></Node>
<StgValue><ssdm name="zext_ln81_151"/></StgValue>
</operation>

<operation id="1296" st_id="26" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:1421 %mul_ln81_23 = mul i31 %sext_ln81_69, i31 %zext_ln81_151

]]></Node>
<StgValue><ssdm name="mul_ln81_23"/></StgValue>
</operation>

<operation id="1297" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1422 %select_ln81_90 = select i1 %and_ln81_158, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_90"/></StgValue>
</operation>

<operation id="1298" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1423 %select_ln81_91 = select i1 %or_ln81_68, i16 %select_ln81_90, i16 %z_o_49

]]></Node>
<StgValue><ssdm name="select_ln81_91"/></StgValue>
</operation>

<operation id="1299" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:1424 %shl_ln81_22 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_91, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_22"/></StgValue>
</operation>

<operation id="1300" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:1425 %sext_ln81_70 = sext i26 %shl_ln81_22

]]></Node>
<StgValue><ssdm name="sext_ln81_70"/></StgValue>
</operation>

<operation id="1301" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:1426 %sext_ln81_71 = sext i31 %mul_ln81_23

]]></Node>
<StgValue><ssdm name="sext_ln81_71"/></StgValue>
</operation>

<operation id="1302" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1427 %add_ln81_46 = add i32 %sext_ln81_70, i32 %sext_ln81_71

]]></Node>
<StgValue><ssdm name="add_ln81_46"/></StgValue>
</operation>

<operation id="1303" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1428 %tmp_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_46, i32 31

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="1304" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1429 %z_o_50 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_46, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_50"/></StgValue>
</operation>

<operation id="1305" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1430 %tmp_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_23, i32 9

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="1306" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:1431 %trunc_ln81_23 = trunc i31 %mul_ln81_23

]]></Node>
<StgValue><ssdm name="trunc_ln81_23"/></StgValue>
</operation>

<operation id="1307" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:1432 %icmp_ln81_92 = icmp_ne  i9 %trunc_ln81_23, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_92"/></StgValue>
</operation>

<operation id="1308" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1434 %tmp_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_46, i32 10

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="1309" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1435 %or_ln81_69 = or i1 %tmp_186, i1 %icmp_ln81_92

]]></Node>
<StgValue><ssdm name="or_ln81_69"/></StgValue>
</operation>

<operation id="1310" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1436 %and_ln81_161 = and i1 %or_ln81_69, i1 %tmp_184

]]></Node>
<StgValue><ssdm name="and_ln81_161"/></StgValue>
</operation>

<operation id="1311" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1437 %zext_ln81_23 = zext i1 %and_ln81_161

]]></Node>
<StgValue><ssdm name="zext_ln81_23"/></StgValue>
</operation>

<operation id="1312" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1438 %z_o_51 = add i16 %z_o_50, i16 %zext_ln81_23

]]></Node>
<StgValue><ssdm name="z_o_51"/></StgValue>
</operation>

<operation id="1313" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1439 %tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_51, i32 15

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="1314" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1443 %tmp_189 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_46, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="1315" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:1444 %icmp_ln81_93 = icmp_eq  i5 %tmp_189, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_93"/></StgValue>
</operation>

<operation id="1316" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1445 %tmp_190 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_46, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="1317" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1446 %icmp_ln81_94 = icmp_eq  i6 %tmp_190, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_94"/></StgValue>
</operation>

<operation id="1318" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1447 %icmp_ln81_95 = icmp_eq  i6 %tmp_190, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_95"/></StgValue>
</operation>

<operation id="1319" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1463 %P_L1_W_0_load_24 = load i16 24

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_24"/></StgValue>
</operation>

<operation id="1320" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1508 %P_L1_W_0_load_25 = load i16 25

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_25"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1321" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:76 %x_load_25 = load i7 %x_addr_25

]]></Node>
<StgValue><ssdm name="x_load_25"/></StgValue>
</operation>

<operation id="1322" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:77 %store_ln67 = store i15 %x_load_25, i15 25

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1323" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:78 %x_addr_26 = getelementptr i15 %x, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="x_addr_26"/></StgValue>
</operation>

<operation id="1324" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:79 %x_load_26 = load i7 %x_addr_26

]]></Node>
<StgValue><ssdm name="x_load_26"/></StgValue>
</operation>

<operation id="1325" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1433 %tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_46, i32 25

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="1326" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1440 %xor_ln81_138 = xor i1 %tmp_187, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_138"/></StgValue>
</operation>

<operation id="1327" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1441 %and_ln81_162 = and i1 %tmp_185, i1 %xor_ln81_138

]]></Node>
<StgValue><ssdm name="and_ln81_162"/></StgValue>
</operation>

<operation id="1328" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1442 %tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_46, i32 26

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="1329" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1448 %select_ln81_92 = select i1 %and_ln81_162, i1 %icmp_ln81_94, i1 %icmp_ln81_95

]]></Node>
<StgValue><ssdm name="select_ln81_92"/></StgValue>
</operation>

<operation id="1330" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1449 %xor_ln81_139 = xor i1 %tmp_188, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_139"/></StgValue>
</operation>

<operation id="1331" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1450 %and_ln81_163 = and i1 %icmp_ln81_93, i1 %xor_ln81_139

]]></Node>
<StgValue><ssdm name="and_ln81_163"/></StgValue>
</operation>

<operation id="1332" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1451 %select_ln81_93 = select i1 %and_ln81_162, i1 %and_ln81_163, i1 %icmp_ln81_94

]]></Node>
<StgValue><ssdm name="select_ln81_93"/></StgValue>
</operation>

<operation id="1333" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1452 %and_ln81_164 = and i1 %and_ln81_162, i1 %icmp_ln81_94

]]></Node>
<StgValue><ssdm name="and_ln81_164"/></StgValue>
</operation>

<operation id="1334" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1453 %xor_ln81_140 = xor i1 %and_ln81_164, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_140"/></StgValue>
</operation>

<operation id="1335" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1454 %empty_35 = and i1 %tmp_183, i1 %xor_ln81_140

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="1336" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1455 %xor_ln81_141 = xor i1 %select_ln81_92, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_141"/></StgValue>
</operation>

<operation id="1337" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1456 %or_ln81_70 = or i1 %tmp_187, i1 %xor_ln81_141

]]></Node>
<StgValue><ssdm name="or_ln81_70"/></StgValue>
</operation>

<operation id="1338" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1457 %xor_ln81_142 = xor i1 %tmp_183, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_142"/></StgValue>
</operation>

<operation id="1339" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1458 %and_ln81_165 = and i1 %or_ln81_70, i1 %xor_ln81_142

]]></Node>
<StgValue><ssdm name="and_ln81_165"/></StgValue>
</operation>

<operation id="1340" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1459 %and_ln81_166 = and i1 %tmp_187, i1 %select_ln81_93

]]></Node>
<StgValue><ssdm name="and_ln81_166"/></StgValue>
</operation>

<operation id="1341" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1460 %xor_ln81_143 = xor i1 %and_ln81_166, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_143"/></StgValue>
</operation>

<operation id="1342" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1461 %and_ln81_167 = and i1 %empty_35, i1 %xor_ln81_143

]]></Node>
<StgValue><ssdm name="and_ln81_167"/></StgValue>
</operation>

<operation id="1343" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1462 %or_ln81_71 = or i1 %and_ln81_165, i1 %and_ln81_167

]]></Node>
<StgValue><ssdm name="or_ln81_71"/></StgValue>
</operation>

<operation id="1344" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:1464 %sext_ln81_72 = sext i16 %P_L1_W_0_load_24

]]></Node>
<StgValue><ssdm name="sext_ln81_72"/></StgValue>
</operation>

<operation id="1345" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:1465 %zext_ln81_152 = zext i15 %x_load_24

]]></Node>
<StgValue><ssdm name="zext_ln81_152"/></StgValue>
</operation>

<operation id="1346" st_id="27" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:1466 %mul_ln81_24 = mul i31 %sext_ln81_72, i31 %zext_ln81_152

]]></Node>
<StgValue><ssdm name="mul_ln81_24"/></StgValue>
</operation>

<operation id="1347" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1467 %select_ln81_94 = select i1 %and_ln81_165, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_94"/></StgValue>
</operation>

<operation id="1348" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1468 %select_ln81_95 = select i1 %or_ln81_71, i16 %select_ln81_94, i16 %z_o_51

]]></Node>
<StgValue><ssdm name="select_ln81_95"/></StgValue>
</operation>

<operation id="1349" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:1469 %shl_ln81_23 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_95, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_23"/></StgValue>
</operation>

<operation id="1350" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:1470 %sext_ln81_73 = sext i26 %shl_ln81_23

]]></Node>
<StgValue><ssdm name="sext_ln81_73"/></StgValue>
</operation>

<operation id="1351" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:1471 %sext_ln81_74 = sext i31 %mul_ln81_24

]]></Node>
<StgValue><ssdm name="sext_ln81_74"/></StgValue>
</operation>

<operation id="1352" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1472 %add_ln81_48 = add i32 %sext_ln81_73, i32 %sext_ln81_74

]]></Node>
<StgValue><ssdm name="add_ln81_48"/></StgValue>
</operation>

<operation id="1353" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1473 %tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_48, i32 31

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="1354" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1474 %z_o_52 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_48, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_52"/></StgValue>
</operation>

<operation id="1355" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1475 %tmp_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_24, i32 9

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="1356" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:1476 %trunc_ln81_24 = trunc i31 %mul_ln81_24

]]></Node>
<StgValue><ssdm name="trunc_ln81_24"/></StgValue>
</operation>

<operation id="1357" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:1477 %icmp_ln81_96 = icmp_ne  i9 %trunc_ln81_24, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_96"/></StgValue>
</operation>

<operation id="1358" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1479 %tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_48, i32 10

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="1359" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1480 %or_ln81_72 = or i1 %tmp_194, i1 %icmp_ln81_96

]]></Node>
<StgValue><ssdm name="or_ln81_72"/></StgValue>
</operation>

<operation id="1360" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1481 %and_ln81_168 = and i1 %or_ln81_72, i1 %tmp_192

]]></Node>
<StgValue><ssdm name="and_ln81_168"/></StgValue>
</operation>

<operation id="1361" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1482 %zext_ln81_24 = zext i1 %and_ln81_168

]]></Node>
<StgValue><ssdm name="zext_ln81_24"/></StgValue>
</operation>

<operation id="1362" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1483 %z_o_53 = add i16 %z_o_52, i16 %zext_ln81_24

]]></Node>
<StgValue><ssdm name="z_o_53"/></StgValue>
</operation>

<operation id="1363" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1484 %tmp_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_53, i32 15

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="1364" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1488 %tmp_197 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_48, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="1365" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:1489 %icmp_ln81_97 = icmp_eq  i5 %tmp_197, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_97"/></StgValue>
</operation>

<operation id="1366" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1490 %tmp_198 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_48, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="1367" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1491 %icmp_ln81_98 = icmp_eq  i6 %tmp_198, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_98"/></StgValue>
</operation>

<operation id="1368" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1492 %icmp_ln81_99 = icmp_eq  i6 %tmp_198, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_99"/></StgValue>
</operation>

<operation id="1369" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1508 %P_L1_W_0_load_25 = load i16 25

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_25"/></StgValue>
</operation>

<operation id="1370" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1553 %P_L1_W_0_load_26 = load i16 26

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_26"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1371" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:79 %x_load_26 = load i7 %x_addr_26

]]></Node>
<StgValue><ssdm name="x_load_26"/></StgValue>
</operation>

<operation id="1372" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:80 %store_ln67 = store i15 %x_load_26, i15 26

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1373" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:81 %x_addr_27 = getelementptr i15 %x, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="x_addr_27"/></StgValue>
</operation>

<operation id="1374" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:82 %x_load_27 = load i7 %x_addr_27

]]></Node>
<StgValue><ssdm name="x_load_27"/></StgValue>
</operation>

<operation id="1375" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1478 %tmp_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_48, i32 25

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="1376" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1485 %xor_ln81_144 = xor i1 %tmp_195, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_144"/></StgValue>
</operation>

<operation id="1377" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1486 %and_ln81_169 = and i1 %tmp_193, i1 %xor_ln81_144

]]></Node>
<StgValue><ssdm name="and_ln81_169"/></StgValue>
</operation>

<operation id="1378" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1487 %tmp_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_48, i32 26

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="1379" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1493 %select_ln81_96 = select i1 %and_ln81_169, i1 %icmp_ln81_98, i1 %icmp_ln81_99

]]></Node>
<StgValue><ssdm name="select_ln81_96"/></StgValue>
</operation>

<operation id="1380" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1494 %xor_ln81_145 = xor i1 %tmp_196, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_145"/></StgValue>
</operation>

<operation id="1381" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1495 %and_ln81_170 = and i1 %icmp_ln81_97, i1 %xor_ln81_145

]]></Node>
<StgValue><ssdm name="and_ln81_170"/></StgValue>
</operation>

<operation id="1382" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1496 %select_ln81_97 = select i1 %and_ln81_169, i1 %and_ln81_170, i1 %icmp_ln81_98

]]></Node>
<StgValue><ssdm name="select_ln81_97"/></StgValue>
</operation>

<operation id="1383" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1497 %and_ln81_171 = and i1 %and_ln81_169, i1 %icmp_ln81_98

]]></Node>
<StgValue><ssdm name="and_ln81_171"/></StgValue>
</operation>

<operation id="1384" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1498 %xor_ln81_146 = xor i1 %and_ln81_171, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_146"/></StgValue>
</operation>

<operation id="1385" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1499 %empty_36 = and i1 %tmp_191, i1 %xor_ln81_146

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="1386" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1500 %xor_ln81_147 = xor i1 %select_ln81_96, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_147"/></StgValue>
</operation>

<operation id="1387" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1501 %or_ln81_73 = or i1 %tmp_195, i1 %xor_ln81_147

]]></Node>
<StgValue><ssdm name="or_ln81_73"/></StgValue>
</operation>

<operation id="1388" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1502 %xor_ln81_148 = xor i1 %tmp_191, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_148"/></StgValue>
</operation>

<operation id="1389" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1503 %and_ln81_172 = and i1 %or_ln81_73, i1 %xor_ln81_148

]]></Node>
<StgValue><ssdm name="and_ln81_172"/></StgValue>
</operation>

<operation id="1390" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1504 %and_ln81_173 = and i1 %tmp_195, i1 %select_ln81_97

]]></Node>
<StgValue><ssdm name="and_ln81_173"/></StgValue>
</operation>

<operation id="1391" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1505 %xor_ln81_149 = xor i1 %and_ln81_173, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_149"/></StgValue>
</operation>

<operation id="1392" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1506 %and_ln81_174 = and i1 %empty_36, i1 %xor_ln81_149

]]></Node>
<StgValue><ssdm name="and_ln81_174"/></StgValue>
</operation>

<operation id="1393" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1507 %or_ln81_74 = or i1 %and_ln81_172, i1 %and_ln81_174

]]></Node>
<StgValue><ssdm name="or_ln81_74"/></StgValue>
</operation>

<operation id="1394" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:1509 %sext_ln81_75 = sext i16 %P_L1_W_0_load_25

]]></Node>
<StgValue><ssdm name="sext_ln81_75"/></StgValue>
</operation>

<operation id="1395" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:1510 %zext_ln81_153 = zext i15 %x_load_25

]]></Node>
<StgValue><ssdm name="zext_ln81_153"/></StgValue>
</operation>

<operation id="1396" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:1511 %mul_ln81_25 = mul i31 %sext_ln81_75, i31 %zext_ln81_153

]]></Node>
<StgValue><ssdm name="mul_ln81_25"/></StgValue>
</operation>

<operation id="1397" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1512 %select_ln81_98 = select i1 %and_ln81_172, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_98"/></StgValue>
</operation>

<operation id="1398" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1513 %select_ln81_99 = select i1 %or_ln81_74, i16 %select_ln81_98, i16 %z_o_53

]]></Node>
<StgValue><ssdm name="select_ln81_99"/></StgValue>
</operation>

<operation id="1399" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:1514 %shl_ln81_24 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_99, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_24"/></StgValue>
</operation>

<operation id="1400" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:1515 %sext_ln81_76 = sext i26 %shl_ln81_24

]]></Node>
<StgValue><ssdm name="sext_ln81_76"/></StgValue>
</operation>

<operation id="1401" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:1516 %sext_ln81_77 = sext i31 %mul_ln81_25

]]></Node>
<StgValue><ssdm name="sext_ln81_77"/></StgValue>
</operation>

<operation id="1402" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1517 %add_ln81_50 = add i32 %sext_ln81_76, i32 %sext_ln81_77

]]></Node>
<StgValue><ssdm name="add_ln81_50"/></StgValue>
</operation>

<operation id="1403" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1518 %tmp_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_50, i32 31

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="1404" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1519 %z_o_54 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_50, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_54"/></StgValue>
</operation>

<operation id="1405" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1520 %tmp_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_25, i32 9

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="1406" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:1521 %trunc_ln81_25 = trunc i31 %mul_ln81_25

]]></Node>
<StgValue><ssdm name="trunc_ln81_25"/></StgValue>
</operation>

<operation id="1407" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:1522 %icmp_ln81_100 = icmp_ne  i9 %trunc_ln81_25, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_100"/></StgValue>
</operation>

<operation id="1408" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1524 %tmp_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_50, i32 10

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="1409" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1525 %or_ln81_75 = or i1 %tmp_202, i1 %icmp_ln81_100

]]></Node>
<StgValue><ssdm name="or_ln81_75"/></StgValue>
</operation>

<operation id="1410" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1526 %and_ln81_175 = and i1 %or_ln81_75, i1 %tmp_200

]]></Node>
<StgValue><ssdm name="and_ln81_175"/></StgValue>
</operation>

<operation id="1411" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1527 %zext_ln81_25 = zext i1 %and_ln81_175

]]></Node>
<StgValue><ssdm name="zext_ln81_25"/></StgValue>
</operation>

<operation id="1412" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1528 %z_o_55 = add i16 %z_o_54, i16 %zext_ln81_25

]]></Node>
<StgValue><ssdm name="z_o_55"/></StgValue>
</operation>

<operation id="1413" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1529 %tmp_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_55, i32 15

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="1414" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1533 %tmp_205 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_50, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="1415" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:1534 %icmp_ln81_101 = icmp_eq  i5 %tmp_205, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_101"/></StgValue>
</operation>

<operation id="1416" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1535 %tmp_206 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_50, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="1417" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1536 %icmp_ln81_102 = icmp_eq  i6 %tmp_206, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_102"/></StgValue>
</operation>

<operation id="1418" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1537 %icmp_ln81_103 = icmp_eq  i6 %tmp_206, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_103"/></StgValue>
</operation>

<operation id="1419" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1553 %P_L1_W_0_load_26 = load i16 26

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_26"/></StgValue>
</operation>

<operation id="1420" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1598 %P_L1_W_0_load_27 = load i16 27

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_27"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1421" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:82 %x_load_27 = load i7 %x_addr_27

]]></Node>
<StgValue><ssdm name="x_load_27"/></StgValue>
</operation>

<operation id="1422" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:83 %store_ln67 = store i15 %x_load_27, i15 27

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1423" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:84 %x_addr_28 = getelementptr i15 %x, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="x_addr_28"/></StgValue>
</operation>

<operation id="1424" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:85 %x_load_28 = load i7 %x_addr_28

]]></Node>
<StgValue><ssdm name="x_load_28"/></StgValue>
</operation>

<operation id="1425" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1523 %tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_50, i32 25

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="1426" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1530 %xor_ln81_150 = xor i1 %tmp_203, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_150"/></StgValue>
</operation>

<operation id="1427" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1531 %and_ln81_176 = and i1 %tmp_201, i1 %xor_ln81_150

]]></Node>
<StgValue><ssdm name="and_ln81_176"/></StgValue>
</operation>

<operation id="1428" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1532 %tmp_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_50, i32 26

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="1429" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1538 %select_ln81_100 = select i1 %and_ln81_176, i1 %icmp_ln81_102, i1 %icmp_ln81_103

]]></Node>
<StgValue><ssdm name="select_ln81_100"/></StgValue>
</operation>

<operation id="1430" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1539 %xor_ln81_151 = xor i1 %tmp_204, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_151"/></StgValue>
</operation>

<operation id="1431" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1540 %and_ln81_177 = and i1 %icmp_ln81_101, i1 %xor_ln81_151

]]></Node>
<StgValue><ssdm name="and_ln81_177"/></StgValue>
</operation>

<operation id="1432" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1541 %select_ln81_101 = select i1 %and_ln81_176, i1 %and_ln81_177, i1 %icmp_ln81_102

]]></Node>
<StgValue><ssdm name="select_ln81_101"/></StgValue>
</operation>

<operation id="1433" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1542 %and_ln81_178 = and i1 %and_ln81_176, i1 %icmp_ln81_102

]]></Node>
<StgValue><ssdm name="and_ln81_178"/></StgValue>
</operation>

<operation id="1434" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1543 %xor_ln81_152 = xor i1 %and_ln81_178, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_152"/></StgValue>
</operation>

<operation id="1435" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1544 %empty_37 = and i1 %tmp_199, i1 %xor_ln81_152

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="1436" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1545 %xor_ln81_153 = xor i1 %select_ln81_100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_153"/></StgValue>
</operation>

<operation id="1437" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1546 %or_ln81_76 = or i1 %tmp_203, i1 %xor_ln81_153

]]></Node>
<StgValue><ssdm name="or_ln81_76"/></StgValue>
</operation>

<operation id="1438" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1547 %xor_ln81_154 = xor i1 %tmp_199, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_154"/></StgValue>
</operation>

<operation id="1439" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1548 %and_ln81_179 = and i1 %or_ln81_76, i1 %xor_ln81_154

]]></Node>
<StgValue><ssdm name="and_ln81_179"/></StgValue>
</operation>

<operation id="1440" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1549 %and_ln81_180 = and i1 %tmp_203, i1 %select_ln81_101

]]></Node>
<StgValue><ssdm name="and_ln81_180"/></StgValue>
</operation>

<operation id="1441" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1550 %xor_ln81_155 = xor i1 %and_ln81_180, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_155"/></StgValue>
</operation>

<operation id="1442" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1551 %and_ln81_181 = and i1 %empty_37, i1 %xor_ln81_155

]]></Node>
<StgValue><ssdm name="and_ln81_181"/></StgValue>
</operation>

<operation id="1443" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1552 %or_ln81_77 = or i1 %and_ln81_179, i1 %and_ln81_181

]]></Node>
<StgValue><ssdm name="or_ln81_77"/></StgValue>
</operation>

<operation id="1444" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:1554 %sext_ln81_78 = sext i16 %P_L1_W_0_load_26

]]></Node>
<StgValue><ssdm name="sext_ln81_78"/></StgValue>
</operation>

<operation id="1445" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:1555 %zext_ln81_154 = zext i15 %x_load_26

]]></Node>
<StgValue><ssdm name="zext_ln81_154"/></StgValue>
</operation>

<operation id="1446" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:1556 %mul_ln81_26 = mul i31 %sext_ln81_78, i31 %zext_ln81_154

]]></Node>
<StgValue><ssdm name="mul_ln81_26"/></StgValue>
</operation>

<operation id="1447" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1557 %select_ln81_102 = select i1 %and_ln81_179, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_102"/></StgValue>
</operation>

<operation id="1448" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1558 %select_ln81_103 = select i1 %or_ln81_77, i16 %select_ln81_102, i16 %z_o_55

]]></Node>
<StgValue><ssdm name="select_ln81_103"/></StgValue>
</operation>

<operation id="1449" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:1559 %shl_ln81_25 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_103, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_25"/></StgValue>
</operation>

<operation id="1450" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:1560 %sext_ln81_79 = sext i26 %shl_ln81_25

]]></Node>
<StgValue><ssdm name="sext_ln81_79"/></StgValue>
</operation>

<operation id="1451" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:1561 %sext_ln81_80 = sext i31 %mul_ln81_26

]]></Node>
<StgValue><ssdm name="sext_ln81_80"/></StgValue>
</operation>

<operation id="1452" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1562 %add_ln81_52 = add i32 %sext_ln81_79, i32 %sext_ln81_80

]]></Node>
<StgValue><ssdm name="add_ln81_52"/></StgValue>
</operation>

<operation id="1453" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1563 %tmp_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_52, i32 31

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="1454" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1564 %z_o_56 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_52, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_56"/></StgValue>
</operation>

<operation id="1455" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1565 %tmp_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_26, i32 9

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="1456" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:1566 %trunc_ln81_26 = trunc i31 %mul_ln81_26

]]></Node>
<StgValue><ssdm name="trunc_ln81_26"/></StgValue>
</operation>

<operation id="1457" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:1567 %icmp_ln81_104 = icmp_ne  i9 %trunc_ln81_26, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_104"/></StgValue>
</operation>

<operation id="1458" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1569 %tmp_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_52, i32 10

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="1459" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1570 %or_ln81_78 = or i1 %tmp_210, i1 %icmp_ln81_104

]]></Node>
<StgValue><ssdm name="or_ln81_78"/></StgValue>
</operation>

<operation id="1460" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1571 %and_ln81_182 = and i1 %or_ln81_78, i1 %tmp_208

]]></Node>
<StgValue><ssdm name="and_ln81_182"/></StgValue>
</operation>

<operation id="1461" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1572 %zext_ln81_26 = zext i1 %and_ln81_182

]]></Node>
<StgValue><ssdm name="zext_ln81_26"/></StgValue>
</operation>

<operation id="1462" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1573 %z_o_57 = add i16 %z_o_56, i16 %zext_ln81_26

]]></Node>
<StgValue><ssdm name="z_o_57"/></StgValue>
</operation>

<operation id="1463" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1574 %tmp_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_57, i32 15

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="1464" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1578 %tmp_213 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_52, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="1465" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:1579 %icmp_ln81_105 = icmp_eq  i5 %tmp_213, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_105"/></StgValue>
</operation>

<operation id="1466" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1580 %tmp_214 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_52, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="1467" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1581 %icmp_ln81_106 = icmp_eq  i6 %tmp_214, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_106"/></StgValue>
</operation>

<operation id="1468" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1582 %icmp_ln81_107 = icmp_eq  i6 %tmp_214, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_107"/></StgValue>
</operation>

<operation id="1469" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1598 %P_L1_W_0_load_27 = load i16 27

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_27"/></StgValue>
</operation>

<operation id="1470" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1643 %P_L1_W_0_load_28 = load i16 28

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_28"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1471" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:85 %x_load_28 = load i7 %x_addr_28

]]></Node>
<StgValue><ssdm name="x_load_28"/></StgValue>
</operation>

<operation id="1472" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:86 %store_ln67 = store i15 %x_load_28, i15 28

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1473" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:87 %x_addr_29 = getelementptr i15 %x, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="x_addr_29"/></StgValue>
</operation>

<operation id="1474" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:88 %x_load_29 = load i7 %x_addr_29

]]></Node>
<StgValue><ssdm name="x_load_29"/></StgValue>
</operation>

<operation id="1475" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1568 %tmp_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_52, i32 25

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="1476" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1575 %xor_ln81_156 = xor i1 %tmp_211, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_156"/></StgValue>
</operation>

<operation id="1477" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1576 %and_ln81_183 = and i1 %tmp_209, i1 %xor_ln81_156

]]></Node>
<StgValue><ssdm name="and_ln81_183"/></StgValue>
</operation>

<operation id="1478" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1577 %tmp_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_52, i32 26

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="1479" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1583 %select_ln81_104 = select i1 %and_ln81_183, i1 %icmp_ln81_106, i1 %icmp_ln81_107

]]></Node>
<StgValue><ssdm name="select_ln81_104"/></StgValue>
</operation>

<operation id="1480" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1584 %xor_ln81_157 = xor i1 %tmp_212, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_157"/></StgValue>
</operation>

<operation id="1481" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1585 %and_ln81_184 = and i1 %icmp_ln81_105, i1 %xor_ln81_157

]]></Node>
<StgValue><ssdm name="and_ln81_184"/></StgValue>
</operation>

<operation id="1482" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1586 %select_ln81_105 = select i1 %and_ln81_183, i1 %and_ln81_184, i1 %icmp_ln81_106

]]></Node>
<StgValue><ssdm name="select_ln81_105"/></StgValue>
</operation>

<operation id="1483" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1587 %and_ln81_185 = and i1 %and_ln81_183, i1 %icmp_ln81_106

]]></Node>
<StgValue><ssdm name="and_ln81_185"/></StgValue>
</operation>

<operation id="1484" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1588 %xor_ln81_158 = xor i1 %and_ln81_185, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_158"/></StgValue>
</operation>

<operation id="1485" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1589 %empty_38 = and i1 %tmp_207, i1 %xor_ln81_158

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="1486" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1590 %xor_ln81_159 = xor i1 %select_ln81_104, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_159"/></StgValue>
</operation>

<operation id="1487" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1591 %or_ln81_79 = or i1 %tmp_211, i1 %xor_ln81_159

]]></Node>
<StgValue><ssdm name="or_ln81_79"/></StgValue>
</operation>

<operation id="1488" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1592 %xor_ln81_160 = xor i1 %tmp_207, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_160"/></StgValue>
</operation>

<operation id="1489" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1593 %and_ln81_186 = and i1 %or_ln81_79, i1 %xor_ln81_160

]]></Node>
<StgValue><ssdm name="and_ln81_186"/></StgValue>
</operation>

<operation id="1490" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1594 %and_ln81_187 = and i1 %tmp_211, i1 %select_ln81_105

]]></Node>
<StgValue><ssdm name="and_ln81_187"/></StgValue>
</operation>

<operation id="1491" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1595 %xor_ln81_161 = xor i1 %and_ln81_187, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_161"/></StgValue>
</operation>

<operation id="1492" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1596 %and_ln81_188 = and i1 %empty_38, i1 %xor_ln81_161

]]></Node>
<StgValue><ssdm name="and_ln81_188"/></StgValue>
</operation>

<operation id="1493" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1597 %or_ln81_80 = or i1 %and_ln81_186, i1 %and_ln81_188

]]></Node>
<StgValue><ssdm name="or_ln81_80"/></StgValue>
</operation>

<operation id="1494" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:1599 %sext_ln81_81 = sext i16 %P_L1_W_0_load_27

]]></Node>
<StgValue><ssdm name="sext_ln81_81"/></StgValue>
</operation>

<operation id="1495" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:1600 %zext_ln81_155 = zext i15 %x_load_27

]]></Node>
<StgValue><ssdm name="zext_ln81_155"/></StgValue>
</operation>

<operation id="1496" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:1601 %mul_ln81_27 = mul i31 %sext_ln81_81, i31 %zext_ln81_155

]]></Node>
<StgValue><ssdm name="mul_ln81_27"/></StgValue>
</operation>

<operation id="1497" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1602 %select_ln81_106 = select i1 %and_ln81_186, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_106"/></StgValue>
</operation>

<operation id="1498" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1603 %select_ln81_107 = select i1 %or_ln81_80, i16 %select_ln81_106, i16 %z_o_57

]]></Node>
<StgValue><ssdm name="select_ln81_107"/></StgValue>
</operation>

<operation id="1499" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:1604 %shl_ln81_26 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_107, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_26"/></StgValue>
</operation>

<operation id="1500" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:1605 %sext_ln81_82 = sext i26 %shl_ln81_26

]]></Node>
<StgValue><ssdm name="sext_ln81_82"/></StgValue>
</operation>

<operation id="1501" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:1606 %sext_ln81_83 = sext i31 %mul_ln81_27

]]></Node>
<StgValue><ssdm name="sext_ln81_83"/></StgValue>
</operation>

<operation id="1502" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1607 %add_ln81_54 = add i32 %sext_ln81_82, i32 %sext_ln81_83

]]></Node>
<StgValue><ssdm name="add_ln81_54"/></StgValue>
</operation>

<operation id="1503" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1608 %tmp_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_54, i32 31

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="1504" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1609 %z_o_58 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_54, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_58"/></StgValue>
</operation>

<operation id="1505" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1610 %tmp_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_27, i32 9

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="1506" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:1611 %trunc_ln81_27 = trunc i31 %mul_ln81_27

]]></Node>
<StgValue><ssdm name="trunc_ln81_27"/></StgValue>
</operation>

<operation id="1507" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:1612 %icmp_ln81_108 = icmp_ne  i9 %trunc_ln81_27, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_108"/></StgValue>
</operation>

<operation id="1508" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1614 %tmp_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_54, i32 10

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="1509" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1615 %or_ln81_81 = or i1 %tmp_218, i1 %icmp_ln81_108

]]></Node>
<StgValue><ssdm name="or_ln81_81"/></StgValue>
</operation>

<operation id="1510" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1616 %and_ln81_189 = and i1 %or_ln81_81, i1 %tmp_216

]]></Node>
<StgValue><ssdm name="and_ln81_189"/></StgValue>
</operation>

<operation id="1511" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1617 %zext_ln81_27 = zext i1 %and_ln81_189

]]></Node>
<StgValue><ssdm name="zext_ln81_27"/></StgValue>
</operation>

<operation id="1512" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1618 %z_o_59 = add i16 %z_o_58, i16 %zext_ln81_27

]]></Node>
<StgValue><ssdm name="z_o_59"/></StgValue>
</operation>

<operation id="1513" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1619 %tmp_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_59, i32 15

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="1514" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1623 %tmp_221 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_54, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="1515" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:1624 %icmp_ln81_109 = icmp_eq  i5 %tmp_221, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_109"/></StgValue>
</operation>

<operation id="1516" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1625 %tmp_222 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_54, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="1517" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1626 %icmp_ln81_110 = icmp_eq  i6 %tmp_222, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_110"/></StgValue>
</operation>

<operation id="1518" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1627 %icmp_ln81_111 = icmp_eq  i6 %tmp_222, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_111"/></StgValue>
</operation>

<operation id="1519" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1643 %P_L1_W_0_load_28 = load i16 28

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_28"/></StgValue>
</operation>

<operation id="1520" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1688 %P_L1_W_0_load_29 = load i16 29

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_29"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1521" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:88 %x_load_29 = load i7 %x_addr_29

]]></Node>
<StgValue><ssdm name="x_load_29"/></StgValue>
</operation>

<operation id="1522" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:89 %store_ln67 = store i15 %x_load_29, i15 29

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1523" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:90 %x_addr_30 = getelementptr i15 %x, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="x_addr_30"/></StgValue>
</operation>

<operation id="1524" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:91 %x_load_30 = load i7 %x_addr_30

]]></Node>
<StgValue><ssdm name="x_load_30"/></StgValue>
</operation>

<operation id="1525" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1613 %tmp_217 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_54, i32 25

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="1526" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1620 %xor_ln81_162 = xor i1 %tmp_219, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_162"/></StgValue>
</operation>

<operation id="1527" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1621 %and_ln81_190 = and i1 %tmp_217, i1 %xor_ln81_162

]]></Node>
<StgValue><ssdm name="and_ln81_190"/></StgValue>
</operation>

<operation id="1528" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1622 %tmp_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_54, i32 26

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="1529" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1628 %select_ln81_108 = select i1 %and_ln81_190, i1 %icmp_ln81_110, i1 %icmp_ln81_111

]]></Node>
<StgValue><ssdm name="select_ln81_108"/></StgValue>
</operation>

<operation id="1530" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1629 %xor_ln81_163 = xor i1 %tmp_220, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_163"/></StgValue>
</operation>

<operation id="1531" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1630 %and_ln81_191 = and i1 %icmp_ln81_109, i1 %xor_ln81_163

]]></Node>
<StgValue><ssdm name="and_ln81_191"/></StgValue>
</operation>

<operation id="1532" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1631 %select_ln81_109 = select i1 %and_ln81_190, i1 %and_ln81_191, i1 %icmp_ln81_110

]]></Node>
<StgValue><ssdm name="select_ln81_109"/></StgValue>
</operation>

<operation id="1533" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1632 %and_ln81_192 = and i1 %and_ln81_190, i1 %icmp_ln81_110

]]></Node>
<StgValue><ssdm name="and_ln81_192"/></StgValue>
</operation>

<operation id="1534" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1633 %xor_ln81_164 = xor i1 %and_ln81_192, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_164"/></StgValue>
</operation>

<operation id="1535" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1634 %empty_39 = and i1 %tmp_215, i1 %xor_ln81_164

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="1536" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1635 %xor_ln81_165 = xor i1 %select_ln81_108, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_165"/></StgValue>
</operation>

<operation id="1537" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1636 %or_ln81_82 = or i1 %tmp_219, i1 %xor_ln81_165

]]></Node>
<StgValue><ssdm name="or_ln81_82"/></StgValue>
</operation>

<operation id="1538" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1637 %xor_ln81_166 = xor i1 %tmp_215, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_166"/></StgValue>
</operation>

<operation id="1539" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1638 %and_ln81_193 = and i1 %or_ln81_82, i1 %xor_ln81_166

]]></Node>
<StgValue><ssdm name="and_ln81_193"/></StgValue>
</operation>

<operation id="1540" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1639 %and_ln81_194 = and i1 %tmp_219, i1 %select_ln81_109

]]></Node>
<StgValue><ssdm name="and_ln81_194"/></StgValue>
</operation>

<operation id="1541" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1640 %xor_ln81_167 = xor i1 %and_ln81_194, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_167"/></StgValue>
</operation>

<operation id="1542" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1641 %and_ln81_195 = and i1 %empty_39, i1 %xor_ln81_167

]]></Node>
<StgValue><ssdm name="and_ln81_195"/></StgValue>
</operation>

<operation id="1543" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1642 %or_ln81_83 = or i1 %and_ln81_193, i1 %and_ln81_195

]]></Node>
<StgValue><ssdm name="or_ln81_83"/></StgValue>
</operation>

<operation id="1544" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:1644 %sext_ln81_84 = sext i16 %P_L1_W_0_load_28

]]></Node>
<StgValue><ssdm name="sext_ln81_84"/></StgValue>
</operation>

<operation id="1545" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:1645 %zext_ln81_156 = zext i15 %x_load_28

]]></Node>
<StgValue><ssdm name="zext_ln81_156"/></StgValue>
</operation>

<operation id="1546" st_id="31" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:1646 %mul_ln81_28 = mul i31 %sext_ln81_84, i31 %zext_ln81_156

]]></Node>
<StgValue><ssdm name="mul_ln81_28"/></StgValue>
</operation>

<operation id="1547" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1647 %select_ln81_110 = select i1 %and_ln81_193, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_110"/></StgValue>
</operation>

<operation id="1548" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1648 %select_ln81_111 = select i1 %or_ln81_83, i16 %select_ln81_110, i16 %z_o_59

]]></Node>
<StgValue><ssdm name="select_ln81_111"/></StgValue>
</operation>

<operation id="1549" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:1649 %shl_ln81_27 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_111, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_27"/></StgValue>
</operation>

<operation id="1550" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:1650 %sext_ln81_85 = sext i26 %shl_ln81_27

]]></Node>
<StgValue><ssdm name="sext_ln81_85"/></StgValue>
</operation>

<operation id="1551" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:1651 %sext_ln81_86 = sext i31 %mul_ln81_28

]]></Node>
<StgValue><ssdm name="sext_ln81_86"/></StgValue>
</operation>

<operation id="1552" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1652 %add_ln81_56 = add i32 %sext_ln81_85, i32 %sext_ln81_86

]]></Node>
<StgValue><ssdm name="add_ln81_56"/></StgValue>
</operation>

<operation id="1553" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1653 %tmp_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_56, i32 31

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="1554" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1654 %z_o_60 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_56, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_60"/></StgValue>
</operation>

<operation id="1555" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1655 %tmp_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_28, i32 9

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="1556" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:1656 %trunc_ln81_28 = trunc i31 %mul_ln81_28

]]></Node>
<StgValue><ssdm name="trunc_ln81_28"/></StgValue>
</operation>

<operation id="1557" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:1657 %icmp_ln81_112 = icmp_ne  i9 %trunc_ln81_28, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_112"/></StgValue>
</operation>

<operation id="1558" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1659 %tmp_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_56, i32 10

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="1559" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1660 %or_ln81_84 = or i1 %tmp_226, i1 %icmp_ln81_112

]]></Node>
<StgValue><ssdm name="or_ln81_84"/></StgValue>
</operation>

<operation id="1560" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1661 %and_ln81_196 = and i1 %or_ln81_84, i1 %tmp_224

]]></Node>
<StgValue><ssdm name="and_ln81_196"/></StgValue>
</operation>

<operation id="1561" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1662 %zext_ln81_28 = zext i1 %and_ln81_196

]]></Node>
<StgValue><ssdm name="zext_ln81_28"/></StgValue>
</operation>

<operation id="1562" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1663 %z_o_61 = add i16 %z_o_60, i16 %zext_ln81_28

]]></Node>
<StgValue><ssdm name="z_o_61"/></StgValue>
</operation>

<operation id="1563" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1664 %tmp_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_61, i32 15

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="1564" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1668 %tmp_229 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_56, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="1565" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:1669 %icmp_ln81_113 = icmp_eq  i5 %tmp_229, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_113"/></StgValue>
</operation>

<operation id="1566" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1670 %tmp_230 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_56, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="1567" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1671 %icmp_ln81_114 = icmp_eq  i6 %tmp_230, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_114"/></StgValue>
</operation>

<operation id="1568" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1672 %icmp_ln81_115 = icmp_eq  i6 %tmp_230, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_115"/></StgValue>
</operation>

<operation id="1569" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1688 %P_L1_W_0_load_29 = load i16 29

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_29"/></StgValue>
</operation>

<operation id="1570" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1733 %P_L1_W_0_load_30 = load i16 30

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_30"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1571" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:91 %x_load_30 = load i7 %x_addr_30

]]></Node>
<StgValue><ssdm name="x_load_30"/></StgValue>
</operation>

<operation id="1572" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:92 %store_ln67 = store i15 %x_load_30, i15 30

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1573" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:93 %x_addr_31 = getelementptr i15 %x, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="x_addr_31"/></StgValue>
</operation>

<operation id="1574" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:94 %x_load_31 = load i7 %x_addr_31

]]></Node>
<StgValue><ssdm name="x_load_31"/></StgValue>
</operation>

<operation id="1575" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1658 %tmp_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_56, i32 25

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="1576" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1665 %xor_ln81_168 = xor i1 %tmp_227, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_168"/></StgValue>
</operation>

<operation id="1577" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1666 %and_ln81_197 = and i1 %tmp_225, i1 %xor_ln81_168

]]></Node>
<StgValue><ssdm name="and_ln81_197"/></StgValue>
</operation>

<operation id="1578" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1667 %tmp_228 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_56, i32 26

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="1579" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1673 %select_ln81_112 = select i1 %and_ln81_197, i1 %icmp_ln81_114, i1 %icmp_ln81_115

]]></Node>
<StgValue><ssdm name="select_ln81_112"/></StgValue>
</operation>

<operation id="1580" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1674 %xor_ln81_169 = xor i1 %tmp_228, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_169"/></StgValue>
</operation>

<operation id="1581" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1675 %and_ln81_198 = and i1 %icmp_ln81_113, i1 %xor_ln81_169

]]></Node>
<StgValue><ssdm name="and_ln81_198"/></StgValue>
</operation>

<operation id="1582" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1676 %select_ln81_113 = select i1 %and_ln81_197, i1 %and_ln81_198, i1 %icmp_ln81_114

]]></Node>
<StgValue><ssdm name="select_ln81_113"/></StgValue>
</operation>

<operation id="1583" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1677 %and_ln81_199 = and i1 %and_ln81_197, i1 %icmp_ln81_114

]]></Node>
<StgValue><ssdm name="and_ln81_199"/></StgValue>
</operation>

<operation id="1584" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1678 %xor_ln81_170 = xor i1 %and_ln81_199, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_170"/></StgValue>
</operation>

<operation id="1585" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1679 %empty_40 = and i1 %tmp_223, i1 %xor_ln81_170

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="1586" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1680 %xor_ln81_171 = xor i1 %select_ln81_112, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_171"/></StgValue>
</operation>

<operation id="1587" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1681 %or_ln81_85 = or i1 %tmp_227, i1 %xor_ln81_171

]]></Node>
<StgValue><ssdm name="or_ln81_85"/></StgValue>
</operation>

<operation id="1588" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1682 %xor_ln81_172 = xor i1 %tmp_223, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_172"/></StgValue>
</operation>

<operation id="1589" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1683 %and_ln81_200 = and i1 %or_ln81_85, i1 %xor_ln81_172

]]></Node>
<StgValue><ssdm name="and_ln81_200"/></StgValue>
</operation>

<operation id="1590" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1684 %and_ln81_201 = and i1 %tmp_227, i1 %select_ln81_113

]]></Node>
<StgValue><ssdm name="and_ln81_201"/></StgValue>
</operation>

<operation id="1591" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1685 %xor_ln81_173 = xor i1 %and_ln81_201, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_173"/></StgValue>
</operation>

<operation id="1592" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1686 %and_ln81_202 = and i1 %empty_40, i1 %xor_ln81_173

]]></Node>
<StgValue><ssdm name="and_ln81_202"/></StgValue>
</operation>

<operation id="1593" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1687 %or_ln81_86 = or i1 %and_ln81_200, i1 %and_ln81_202

]]></Node>
<StgValue><ssdm name="or_ln81_86"/></StgValue>
</operation>

<operation id="1594" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:1689 %sext_ln81_87 = sext i16 %P_L1_W_0_load_29

]]></Node>
<StgValue><ssdm name="sext_ln81_87"/></StgValue>
</operation>

<operation id="1595" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:1690 %zext_ln81_157 = zext i15 %x_load_29

]]></Node>
<StgValue><ssdm name="zext_ln81_157"/></StgValue>
</operation>

<operation id="1596" st_id="32" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:1691 %mul_ln81_29 = mul i31 %sext_ln81_87, i31 %zext_ln81_157

]]></Node>
<StgValue><ssdm name="mul_ln81_29"/></StgValue>
</operation>

<operation id="1597" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1692 %select_ln81_114 = select i1 %and_ln81_200, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_114"/></StgValue>
</operation>

<operation id="1598" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1693 %select_ln81_115 = select i1 %or_ln81_86, i16 %select_ln81_114, i16 %z_o_61

]]></Node>
<StgValue><ssdm name="select_ln81_115"/></StgValue>
</operation>

<operation id="1599" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:1694 %shl_ln81_28 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_115, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_28"/></StgValue>
</operation>

<operation id="1600" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:1695 %sext_ln81_88 = sext i26 %shl_ln81_28

]]></Node>
<StgValue><ssdm name="sext_ln81_88"/></StgValue>
</operation>

<operation id="1601" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:1696 %sext_ln81_89 = sext i31 %mul_ln81_29

]]></Node>
<StgValue><ssdm name="sext_ln81_89"/></StgValue>
</operation>

<operation id="1602" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1697 %add_ln81_58 = add i32 %sext_ln81_88, i32 %sext_ln81_89

]]></Node>
<StgValue><ssdm name="add_ln81_58"/></StgValue>
</operation>

<operation id="1603" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1698 %tmp_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_58, i32 31

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="1604" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1699 %z_o_62 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_58, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_62"/></StgValue>
</operation>

<operation id="1605" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1700 %tmp_232 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_29, i32 9

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="1606" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:1701 %trunc_ln81_29 = trunc i31 %mul_ln81_29

]]></Node>
<StgValue><ssdm name="trunc_ln81_29"/></StgValue>
</operation>

<operation id="1607" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:1702 %icmp_ln81_116 = icmp_ne  i9 %trunc_ln81_29, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_116"/></StgValue>
</operation>

<operation id="1608" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1704 %tmp_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_58, i32 10

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="1609" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1705 %or_ln81_87 = or i1 %tmp_234, i1 %icmp_ln81_116

]]></Node>
<StgValue><ssdm name="or_ln81_87"/></StgValue>
</operation>

<operation id="1610" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1706 %and_ln81_203 = and i1 %or_ln81_87, i1 %tmp_232

]]></Node>
<StgValue><ssdm name="and_ln81_203"/></StgValue>
</operation>

<operation id="1611" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1707 %zext_ln81_29 = zext i1 %and_ln81_203

]]></Node>
<StgValue><ssdm name="zext_ln81_29"/></StgValue>
</operation>

<operation id="1612" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1708 %z_o_63 = add i16 %z_o_62, i16 %zext_ln81_29

]]></Node>
<StgValue><ssdm name="z_o_63"/></StgValue>
</operation>

<operation id="1613" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1709 %tmp_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_63, i32 15

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="1614" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1713 %tmp_237 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_58, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="1615" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:1714 %icmp_ln81_117 = icmp_eq  i5 %tmp_237, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_117"/></StgValue>
</operation>

<operation id="1616" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1715 %tmp_238 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_58, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="1617" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1716 %icmp_ln81_118 = icmp_eq  i6 %tmp_238, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_118"/></StgValue>
</operation>

<operation id="1618" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1717 %icmp_ln81_119 = icmp_eq  i6 %tmp_238, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_119"/></StgValue>
</operation>

<operation id="1619" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1733 %P_L1_W_0_load_30 = load i16 30

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_30"/></StgValue>
</operation>

<operation id="1620" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1778 %P_L1_W_0_load_31 = load i16 31

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_31"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1621" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:94 %x_load_31 = load i7 %x_addr_31

]]></Node>
<StgValue><ssdm name="x_load_31"/></StgValue>
</operation>

<operation id="1622" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:95 %store_ln67 = store i15 %x_load_31, i15 31

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1623" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:96 %x_addr_32 = getelementptr i15 %x, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="x_addr_32"/></StgValue>
</operation>

<operation id="1624" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:97 %x_load_32 = load i7 %x_addr_32

]]></Node>
<StgValue><ssdm name="x_load_32"/></StgValue>
</operation>

<operation id="1625" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1703 %tmp_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_58, i32 25

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="1626" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1710 %xor_ln81_174 = xor i1 %tmp_235, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_174"/></StgValue>
</operation>

<operation id="1627" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1711 %and_ln81_204 = and i1 %tmp_233, i1 %xor_ln81_174

]]></Node>
<StgValue><ssdm name="and_ln81_204"/></StgValue>
</operation>

<operation id="1628" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1712 %tmp_236 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_58, i32 26

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="1629" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1718 %select_ln81_116 = select i1 %and_ln81_204, i1 %icmp_ln81_118, i1 %icmp_ln81_119

]]></Node>
<StgValue><ssdm name="select_ln81_116"/></StgValue>
</operation>

<operation id="1630" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1719 %xor_ln81_175 = xor i1 %tmp_236, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_175"/></StgValue>
</operation>

<operation id="1631" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1720 %and_ln81_205 = and i1 %icmp_ln81_117, i1 %xor_ln81_175

]]></Node>
<StgValue><ssdm name="and_ln81_205"/></StgValue>
</operation>

<operation id="1632" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1721 %select_ln81_117 = select i1 %and_ln81_204, i1 %and_ln81_205, i1 %icmp_ln81_118

]]></Node>
<StgValue><ssdm name="select_ln81_117"/></StgValue>
</operation>

<operation id="1633" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1722 %and_ln81_206 = and i1 %and_ln81_204, i1 %icmp_ln81_118

]]></Node>
<StgValue><ssdm name="and_ln81_206"/></StgValue>
</operation>

<operation id="1634" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1723 %xor_ln81_176 = xor i1 %and_ln81_206, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_176"/></StgValue>
</operation>

<operation id="1635" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1724 %empty_41 = and i1 %tmp_231, i1 %xor_ln81_176

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="1636" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1725 %xor_ln81_177 = xor i1 %select_ln81_116, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_177"/></StgValue>
</operation>

<operation id="1637" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1726 %or_ln81_88 = or i1 %tmp_235, i1 %xor_ln81_177

]]></Node>
<StgValue><ssdm name="or_ln81_88"/></StgValue>
</operation>

<operation id="1638" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1727 %xor_ln81_178 = xor i1 %tmp_231, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_178"/></StgValue>
</operation>

<operation id="1639" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1728 %and_ln81_207 = and i1 %or_ln81_88, i1 %xor_ln81_178

]]></Node>
<StgValue><ssdm name="and_ln81_207"/></StgValue>
</operation>

<operation id="1640" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1729 %and_ln81_208 = and i1 %tmp_235, i1 %select_ln81_117

]]></Node>
<StgValue><ssdm name="and_ln81_208"/></StgValue>
</operation>

<operation id="1641" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1730 %xor_ln81_179 = xor i1 %and_ln81_208, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_179"/></StgValue>
</operation>

<operation id="1642" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1731 %and_ln81_209 = and i1 %empty_41, i1 %xor_ln81_179

]]></Node>
<StgValue><ssdm name="and_ln81_209"/></StgValue>
</operation>

<operation id="1643" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1732 %or_ln81_89 = or i1 %and_ln81_207, i1 %and_ln81_209

]]></Node>
<StgValue><ssdm name="or_ln81_89"/></StgValue>
</operation>

<operation id="1644" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:1734 %sext_ln81_90 = sext i16 %P_L1_W_0_load_30

]]></Node>
<StgValue><ssdm name="sext_ln81_90"/></StgValue>
</operation>

<operation id="1645" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:1735 %zext_ln81_158 = zext i15 %x_load_30

]]></Node>
<StgValue><ssdm name="zext_ln81_158"/></StgValue>
</operation>

<operation id="1646" st_id="33" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:1736 %mul_ln81_30 = mul i31 %sext_ln81_90, i31 %zext_ln81_158

]]></Node>
<StgValue><ssdm name="mul_ln81_30"/></StgValue>
</operation>

<operation id="1647" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1737 %select_ln81_118 = select i1 %and_ln81_207, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_118"/></StgValue>
</operation>

<operation id="1648" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1738 %select_ln81_119 = select i1 %or_ln81_89, i16 %select_ln81_118, i16 %z_o_63

]]></Node>
<StgValue><ssdm name="select_ln81_119"/></StgValue>
</operation>

<operation id="1649" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:1739 %shl_ln81_29 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_119, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_29"/></StgValue>
</operation>

<operation id="1650" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:1740 %sext_ln81_91 = sext i26 %shl_ln81_29

]]></Node>
<StgValue><ssdm name="sext_ln81_91"/></StgValue>
</operation>

<operation id="1651" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:1741 %sext_ln81_92 = sext i31 %mul_ln81_30

]]></Node>
<StgValue><ssdm name="sext_ln81_92"/></StgValue>
</operation>

<operation id="1652" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1742 %add_ln81_60 = add i32 %sext_ln81_91, i32 %sext_ln81_92

]]></Node>
<StgValue><ssdm name="add_ln81_60"/></StgValue>
</operation>

<operation id="1653" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1743 %tmp_239 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_60, i32 31

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="1654" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1744 %z_o_64 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_60, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_64"/></StgValue>
</operation>

<operation id="1655" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1745 %tmp_240 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_30, i32 9

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="1656" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:1746 %trunc_ln81_30 = trunc i31 %mul_ln81_30

]]></Node>
<StgValue><ssdm name="trunc_ln81_30"/></StgValue>
</operation>

<operation id="1657" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:1747 %icmp_ln81_120 = icmp_ne  i9 %trunc_ln81_30, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_120"/></StgValue>
</operation>

<operation id="1658" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1749 %tmp_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_60, i32 10

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="1659" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1750 %or_ln81_90 = or i1 %tmp_242, i1 %icmp_ln81_120

]]></Node>
<StgValue><ssdm name="or_ln81_90"/></StgValue>
</operation>

<operation id="1660" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1751 %and_ln81_210 = and i1 %or_ln81_90, i1 %tmp_240

]]></Node>
<StgValue><ssdm name="and_ln81_210"/></StgValue>
</operation>

<operation id="1661" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1752 %zext_ln81_30 = zext i1 %and_ln81_210

]]></Node>
<StgValue><ssdm name="zext_ln81_30"/></StgValue>
</operation>

<operation id="1662" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1753 %z_o_65 = add i16 %z_o_64, i16 %zext_ln81_30

]]></Node>
<StgValue><ssdm name="z_o_65"/></StgValue>
</operation>

<operation id="1663" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1754 %tmp_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_65, i32 15

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="1664" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1758 %tmp_245 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_60, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="1665" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:1759 %icmp_ln81_121 = icmp_eq  i5 %tmp_245, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_121"/></StgValue>
</operation>

<operation id="1666" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1760 %tmp_246 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_60, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="1667" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1761 %icmp_ln81_122 = icmp_eq  i6 %tmp_246, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_122"/></StgValue>
</operation>

<operation id="1668" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1762 %icmp_ln81_123 = icmp_eq  i6 %tmp_246, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_123"/></StgValue>
</operation>

<operation id="1669" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1778 %P_L1_W_0_load_31 = load i16 31

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_31"/></StgValue>
</operation>

<operation id="1670" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1823 %P_L1_W_0_load_32 = load i16 32

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_32"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1671" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:97 %x_load_32 = load i7 %x_addr_32

]]></Node>
<StgValue><ssdm name="x_load_32"/></StgValue>
</operation>

<operation id="1672" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:98 %store_ln67 = store i15 %x_load_32, i15 32

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1673" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:99 %x_addr_33 = getelementptr i15 %x, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="x_addr_33"/></StgValue>
</operation>

<operation id="1674" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:100 %x_load_33 = load i7 %x_addr_33

]]></Node>
<StgValue><ssdm name="x_load_33"/></StgValue>
</operation>

<operation id="1675" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1748 %tmp_241 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_60, i32 25

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="1676" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1755 %xor_ln81_180 = xor i1 %tmp_243, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_180"/></StgValue>
</operation>

<operation id="1677" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1756 %and_ln81_211 = and i1 %tmp_241, i1 %xor_ln81_180

]]></Node>
<StgValue><ssdm name="and_ln81_211"/></StgValue>
</operation>

<operation id="1678" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1757 %tmp_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_60, i32 26

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="1679" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1763 %select_ln81_120 = select i1 %and_ln81_211, i1 %icmp_ln81_122, i1 %icmp_ln81_123

]]></Node>
<StgValue><ssdm name="select_ln81_120"/></StgValue>
</operation>

<operation id="1680" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1764 %xor_ln81_181 = xor i1 %tmp_244, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_181"/></StgValue>
</operation>

<operation id="1681" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1765 %and_ln81_212 = and i1 %icmp_ln81_121, i1 %xor_ln81_181

]]></Node>
<StgValue><ssdm name="and_ln81_212"/></StgValue>
</operation>

<operation id="1682" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1766 %select_ln81_121 = select i1 %and_ln81_211, i1 %and_ln81_212, i1 %icmp_ln81_122

]]></Node>
<StgValue><ssdm name="select_ln81_121"/></StgValue>
</operation>

<operation id="1683" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1767 %and_ln81_213 = and i1 %and_ln81_211, i1 %icmp_ln81_122

]]></Node>
<StgValue><ssdm name="and_ln81_213"/></StgValue>
</operation>

<operation id="1684" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1768 %xor_ln81_182 = xor i1 %and_ln81_213, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_182"/></StgValue>
</operation>

<operation id="1685" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1769 %empty_42 = and i1 %tmp_239, i1 %xor_ln81_182

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="1686" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1770 %xor_ln81_183 = xor i1 %select_ln81_120, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_183"/></StgValue>
</operation>

<operation id="1687" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1771 %or_ln81_91 = or i1 %tmp_243, i1 %xor_ln81_183

]]></Node>
<StgValue><ssdm name="or_ln81_91"/></StgValue>
</operation>

<operation id="1688" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1772 %xor_ln81_184 = xor i1 %tmp_239, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_184"/></StgValue>
</operation>

<operation id="1689" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1773 %and_ln81_214 = and i1 %or_ln81_91, i1 %xor_ln81_184

]]></Node>
<StgValue><ssdm name="and_ln81_214"/></StgValue>
</operation>

<operation id="1690" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1774 %and_ln81_215 = and i1 %tmp_243, i1 %select_ln81_121

]]></Node>
<StgValue><ssdm name="and_ln81_215"/></StgValue>
</operation>

<operation id="1691" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1775 %xor_ln81_185 = xor i1 %and_ln81_215, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_185"/></StgValue>
</operation>

<operation id="1692" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1776 %and_ln81_216 = and i1 %empty_42, i1 %xor_ln81_185

]]></Node>
<StgValue><ssdm name="and_ln81_216"/></StgValue>
</operation>

<operation id="1693" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1777 %or_ln81_92 = or i1 %and_ln81_214, i1 %and_ln81_216

]]></Node>
<StgValue><ssdm name="or_ln81_92"/></StgValue>
</operation>

<operation id="1694" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:1779 %sext_ln81_93 = sext i16 %P_L1_W_0_load_31

]]></Node>
<StgValue><ssdm name="sext_ln81_93"/></StgValue>
</operation>

<operation id="1695" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:1780 %zext_ln81_159 = zext i15 %x_load_31

]]></Node>
<StgValue><ssdm name="zext_ln81_159"/></StgValue>
</operation>

<operation id="1696" st_id="34" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:1781 %mul_ln81_31 = mul i31 %sext_ln81_93, i31 %zext_ln81_159

]]></Node>
<StgValue><ssdm name="mul_ln81_31"/></StgValue>
</operation>

<operation id="1697" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1782 %select_ln81_122 = select i1 %and_ln81_214, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_122"/></StgValue>
</operation>

<operation id="1698" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1783 %select_ln81_123 = select i1 %or_ln81_92, i16 %select_ln81_122, i16 %z_o_65

]]></Node>
<StgValue><ssdm name="select_ln81_123"/></StgValue>
</operation>

<operation id="1699" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:1784 %shl_ln81_30 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_123, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_30"/></StgValue>
</operation>

<operation id="1700" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:1785 %sext_ln81_94 = sext i26 %shl_ln81_30

]]></Node>
<StgValue><ssdm name="sext_ln81_94"/></StgValue>
</operation>

<operation id="1701" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:1786 %sext_ln81_95 = sext i31 %mul_ln81_31

]]></Node>
<StgValue><ssdm name="sext_ln81_95"/></StgValue>
</operation>

<operation id="1702" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1787 %add_ln81_62 = add i32 %sext_ln81_94, i32 %sext_ln81_95

]]></Node>
<StgValue><ssdm name="add_ln81_62"/></StgValue>
</operation>

<operation id="1703" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1788 %tmp_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_62, i32 31

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="1704" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1789 %z_o_66 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_62, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_66"/></StgValue>
</operation>

<operation id="1705" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1790 %tmp_248 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_31, i32 9

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="1706" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:1791 %trunc_ln81_31 = trunc i31 %mul_ln81_31

]]></Node>
<StgValue><ssdm name="trunc_ln81_31"/></StgValue>
</operation>

<operation id="1707" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:1792 %icmp_ln81_124 = icmp_ne  i9 %trunc_ln81_31, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_124"/></StgValue>
</operation>

<operation id="1708" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1794 %tmp_250 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_62, i32 10

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="1709" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1795 %or_ln81_93 = or i1 %tmp_250, i1 %icmp_ln81_124

]]></Node>
<StgValue><ssdm name="or_ln81_93"/></StgValue>
</operation>

<operation id="1710" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1796 %and_ln81_217 = and i1 %or_ln81_93, i1 %tmp_248

]]></Node>
<StgValue><ssdm name="and_ln81_217"/></StgValue>
</operation>

<operation id="1711" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1797 %zext_ln81_31 = zext i1 %and_ln81_217

]]></Node>
<StgValue><ssdm name="zext_ln81_31"/></StgValue>
</operation>

<operation id="1712" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1798 %z_o_67 = add i16 %z_o_66, i16 %zext_ln81_31

]]></Node>
<StgValue><ssdm name="z_o_67"/></StgValue>
</operation>

<operation id="1713" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1799 %tmp_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_67, i32 15

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="1714" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1803 %tmp_253 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_62, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="1715" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:1804 %icmp_ln81_125 = icmp_eq  i5 %tmp_253, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_125"/></StgValue>
</operation>

<operation id="1716" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1805 %tmp_254 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_62, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="1717" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1806 %icmp_ln81_126 = icmp_eq  i6 %tmp_254, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_126"/></StgValue>
</operation>

<operation id="1718" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1807 %icmp_ln81_127 = icmp_eq  i6 %tmp_254, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_127"/></StgValue>
</operation>

<operation id="1719" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1823 %P_L1_W_0_load_32 = load i16 32

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_32"/></StgValue>
</operation>

<operation id="1720" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1868 %P_L1_W_0_load_33 = load i16 33

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_33"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1721" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:100 %x_load_33 = load i7 %x_addr_33

]]></Node>
<StgValue><ssdm name="x_load_33"/></StgValue>
</operation>

<operation id="1722" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:101 %store_ln67 = store i15 %x_load_33, i15 33

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1723" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:102 %x_addr_34 = getelementptr i15 %x, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="x_addr_34"/></StgValue>
</operation>

<operation id="1724" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:103 %x_load_34 = load i7 %x_addr_34

]]></Node>
<StgValue><ssdm name="x_load_34"/></StgValue>
</operation>

<operation id="1725" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1793 %tmp_249 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_62, i32 25

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="1726" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1800 %xor_ln81_186 = xor i1 %tmp_251, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_186"/></StgValue>
</operation>

<operation id="1727" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1801 %and_ln81_218 = and i1 %tmp_249, i1 %xor_ln81_186

]]></Node>
<StgValue><ssdm name="and_ln81_218"/></StgValue>
</operation>

<operation id="1728" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1802 %tmp_252 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_62, i32 26

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="1729" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1808 %select_ln81_124 = select i1 %and_ln81_218, i1 %icmp_ln81_126, i1 %icmp_ln81_127

]]></Node>
<StgValue><ssdm name="select_ln81_124"/></StgValue>
</operation>

<operation id="1730" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1809 %xor_ln81_187 = xor i1 %tmp_252, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_187"/></StgValue>
</operation>

<operation id="1731" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1810 %and_ln81_219 = and i1 %icmp_ln81_125, i1 %xor_ln81_187

]]></Node>
<StgValue><ssdm name="and_ln81_219"/></StgValue>
</operation>

<operation id="1732" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1811 %select_ln81_125 = select i1 %and_ln81_218, i1 %and_ln81_219, i1 %icmp_ln81_126

]]></Node>
<StgValue><ssdm name="select_ln81_125"/></StgValue>
</operation>

<operation id="1733" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1812 %and_ln81_220 = and i1 %and_ln81_218, i1 %icmp_ln81_126

]]></Node>
<StgValue><ssdm name="and_ln81_220"/></StgValue>
</operation>

<operation id="1734" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1813 %xor_ln81_188 = xor i1 %and_ln81_220, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_188"/></StgValue>
</operation>

<operation id="1735" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1814 %empty_43 = and i1 %tmp_247, i1 %xor_ln81_188

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="1736" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1815 %xor_ln81_189 = xor i1 %select_ln81_124, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_189"/></StgValue>
</operation>

<operation id="1737" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1816 %or_ln81_94 = or i1 %tmp_251, i1 %xor_ln81_189

]]></Node>
<StgValue><ssdm name="or_ln81_94"/></StgValue>
</operation>

<operation id="1738" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1817 %xor_ln81_190 = xor i1 %tmp_247, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_190"/></StgValue>
</operation>

<operation id="1739" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1818 %and_ln81_221 = and i1 %or_ln81_94, i1 %xor_ln81_190

]]></Node>
<StgValue><ssdm name="and_ln81_221"/></StgValue>
</operation>

<operation id="1740" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1819 %and_ln81_222 = and i1 %tmp_251, i1 %select_ln81_125

]]></Node>
<StgValue><ssdm name="and_ln81_222"/></StgValue>
</operation>

<operation id="1741" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1820 %xor_ln81_191 = xor i1 %and_ln81_222, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_191"/></StgValue>
</operation>

<operation id="1742" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1821 %and_ln81_223 = and i1 %empty_43, i1 %xor_ln81_191

]]></Node>
<StgValue><ssdm name="and_ln81_223"/></StgValue>
</operation>

<operation id="1743" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1822 %or_ln81_95 = or i1 %and_ln81_221, i1 %and_ln81_223

]]></Node>
<StgValue><ssdm name="or_ln81_95"/></StgValue>
</operation>

<operation id="1744" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:1824 %sext_ln81_96 = sext i16 %P_L1_W_0_load_32

]]></Node>
<StgValue><ssdm name="sext_ln81_96"/></StgValue>
</operation>

<operation id="1745" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:1825 %zext_ln81_160 = zext i15 %x_load_32

]]></Node>
<StgValue><ssdm name="zext_ln81_160"/></StgValue>
</operation>

<operation id="1746" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:1826 %mul_ln81_32 = mul i31 %sext_ln81_96, i31 %zext_ln81_160

]]></Node>
<StgValue><ssdm name="mul_ln81_32"/></StgValue>
</operation>

<operation id="1747" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1827 %select_ln81_126 = select i1 %and_ln81_221, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_126"/></StgValue>
</operation>

<operation id="1748" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1828 %select_ln81_127 = select i1 %or_ln81_95, i16 %select_ln81_126, i16 %z_o_67

]]></Node>
<StgValue><ssdm name="select_ln81_127"/></StgValue>
</operation>

<operation id="1749" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:1829 %shl_ln81_31 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_127, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_31"/></StgValue>
</operation>

<operation id="1750" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:1830 %sext_ln81_97 = sext i26 %shl_ln81_31

]]></Node>
<StgValue><ssdm name="sext_ln81_97"/></StgValue>
</operation>

<operation id="1751" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:1831 %sext_ln81_98 = sext i31 %mul_ln81_32

]]></Node>
<StgValue><ssdm name="sext_ln81_98"/></StgValue>
</operation>

<operation id="1752" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1832 %add_ln81_64 = add i32 %sext_ln81_97, i32 %sext_ln81_98

]]></Node>
<StgValue><ssdm name="add_ln81_64"/></StgValue>
</operation>

<operation id="1753" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1833 %tmp_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_64, i32 31

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="1754" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1834 %z_o_68 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_64, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_68"/></StgValue>
</operation>

<operation id="1755" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1835 %tmp_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_32, i32 9

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="1756" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:1836 %trunc_ln81_32 = trunc i31 %mul_ln81_32

]]></Node>
<StgValue><ssdm name="trunc_ln81_32"/></StgValue>
</operation>

<operation id="1757" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:1837 %icmp_ln81_128 = icmp_ne  i9 %trunc_ln81_32, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_128"/></StgValue>
</operation>

<operation id="1758" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1839 %tmp_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_64, i32 10

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="1759" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1840 %or_ln81_96 = or i1 %tmp_258, i1 %icmp_ln81_128

]]></Node>
<StgValue><ssdm name="or_ln81_96"/></StgValue>
</operation>

<operation id="1760" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1841 %and_ln81_224 = and i1 %or_ln81_96, i1 %tmp_256

]]></Node>
<StgValue><ssdm name="and_ln81_224"/></StgValue>
</operation>

<operation id="1761" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1842 %zext_ln81_32 = zext i1 %and_ln81_224

]]></Node>
<StgValue><ssdm name="zext_ln81_32"/></StgValue>
</operation>

<operation id="1762" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1843 %z_o_69 = add i16 %z_o_68, i16 %zext_ln81_32

]]></Node>
<StgValue><ssdm name="z_o_69"/></StgValue>
</operation>

<operation id="1763" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1844 %tmp_259 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_69, i32 15

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="1764" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1848 %tmp_261 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_64, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="1765" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:1849 %icmp_ln81_129 = icmp_eq  i5 %tmp_261, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_129"/></StgValue>
</operation>

<operation id="1766" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1850 %tmp_262 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_64, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="1767" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1851 %icmp_ln81_130 = icmp_eq  i6 %tmp_262, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_130"/></StgValue>
</operation>

<operation id="1768" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1852 %icmp_ln81_131 = icmp_eq  i6 %tmp_262, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_131"/></StgValue>
</operation>

<operation id="1769" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1868 %P_L1_W_0_load_33 = load i16 33

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_33"/></StgValue>
</operation>

<operation id="1770" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1913 %P_L1_W_0_load_34 = load i16 34

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_34"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1771" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:103 %x_load_34 = load i7 %x_addr_34

]]></Node>
<StgValue><ssdm name="x_load_34"/></StgValue>
</operation>

<operation id="1772" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:104 %store_ln67 = store i15 %x_load_34, i15 34

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1773" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:105 %x_addr_35 = getelementptr i15 %x, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="x_addr_35"/></StgValue>
</operation>

<operation id="1774" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:106 %x_load_35 = load i7 %x_addr_35

]]></Node>
<StgValue><ssdm name="x_load_35"/></StgValue>
</operation>

<operation id="1775" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1838 %tmp_257 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_64, i32 25

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="1776" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1845 %xor_ln81_192 = xor i1 %tmp_259, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_192"/></StgValue>
</operation>

<operation id="1777" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1846 %and_ln81_225 = and i1 %tmp_257, i1 %xor_ln81_192

]]></Node>
<StgValue><ssdm name="and_ln81_225"/></StgValue>
</operation>

<operation id="1778" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1847 %tmp_260 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_64, i32 26

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="1779" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1853 %select_ln81_128 = select i1 %and_ln81_225, i1 %icmp_ln81_130, i1 %icmp_ln81_131

]]></Node>
<StgValue><ssdm name="select_ln81_128"/></StgValue>
</operation>

<operation id="1780" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1854 %xor_ln81_193 = xor i1 %tmp_260, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_193"/></StgValue>
</operation>

<operation id="1781" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1855 %and_ln81_226 = and i1 %icmp_ln81_129, i1 %xor_ln81_193

]]></Node>
<StgValue><ssdm name="and_ln81_226"/></StgValue>
</operation>

<operation id="1782" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1856 %select_ln81_129 = select i1 %and_ln81_225, i1 %and_ln81_226, i1 %icmp_ln81_130

]]></Node>
<StgValue><ssdm name="select_ln81_129"/></StgValue>
</operation>

<operation id="1783" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1857 %and_ln81_227 = and i1 %and_ln81_225, i1 %icmp_ln81_130

]]></Node>
<StgValue><ssdm name="and_ln81_227"/></StgValue>
</operation>

<operation id="1784" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1858 %xor_ln81_194 = xor i1 %and_ln81_227, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_194"/></StgValue>
</operation>

<operation id="1785" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1859 %empty_44 = and i1 %tmp_255, i1 %xor_ln81_194

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="1786" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1860 %xor_ln81_195 = xor i1 %select_ln81_128, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_195"/></StgValue>
</operation>

<operation id="1787" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1861 %or_ln81_97 = or i1 %tmp_259, i1 %xor_ln81_195

]]></Node>
<StgValue><ssdm name="or_ln81_97"/></StgValue>
</operation>

<operation id="1788" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1862 %xor_ln81_196 = xor i1 %tmp_255, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_196"/></StgValue>
</operation>

<operation id="1789" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1863 %and_ln81_228 = and i1 %or_ln81_97, i1 %xor_ln81_196

]]></Node>
<StgValue><ssdm name="and_ln81_228"/></StgValue>
</operation>

<operation id="1790" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1864 %and_ln81_229 = and i1 %tmp_259, i1 %select_ln81_129

]]></Node>
<StgValue><ssdm name="and_ln81_229"/></StgValue>
</operation>

<operation id="1791" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1865 %xor_ln81_197 = xor i1 %and_ln81_229, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_197"/></StgValue>
</operation>

<operation id="1792" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1866 %and_ln81_230 = and i1 %empty_44, i1 %xor_ln81_197

]]></Node>
<StgValue><ssdm name="and_ln81_230"/></StgValue>
</operation>

<operation id="1793" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1867 %or_ln81_98 = or i1 %and_ln81_228, i1 %and_ln81_230

]]></Node>
<StgValue><ssdm name="or_ln81_98"/></StgValue>
</operation>

<operation id="1794" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:1869 %sext_ln81_99 = sext i16 %P_L1_W_0_load_33

]]></Node>
<StgValue><ssdm name="sext_ln81_99"/></StgValue>
</operation>

<operation id="1795" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:1870 %zext_ln81_161 = zext i15 %x_load_33

]]></Node>
<StgValue><ssdm name="zext_ln81_161"/></StgValue>
</operation>

<operation id="1796" st_id="36" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:1871 %mul_ln81_33 = mul i31 %sext_ln81_99, i31 %zext_ln81_161

]]></Node>
<StgValue><ssdm name="mul_ln81_33"/></StgValue>
</operation>

<operation id="1797" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1872 %select_ln81_130 = select i1 %and_ln81_228, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_130"/></StgValue>
</operation>

<operation id="1798" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1873 %select_ln81_131 = select i1 %or_ln81_98, i16 %select_ln81_130, i16 %z_o_69

]]></Node>
<StgValue><ssdm name="select_ln81_131"/></StgValue>
</operation>

<operation id="1799" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:1874 %shl_ln81_32 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_131, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_32"/></StgValue>
</operation>

<operation id="1800" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:1875 %sext_ln81_100 = sext i26 %shl_ln81_32

]]></Node>
<StgValue><ssdm name="sext_ln81_100"/></StgValue>
</operation>

<operation id="1801" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:1876 %sext_ln81_101 = sext i31 %mul_ln81_33

]]></Node>
<StgValue><ssdm name="sext_ln81_101"/></StgValue>
</operation>

<operation id="1802" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1877 %add_ln81_66 = add i32 %sext_ln81_100, i32 %sext_ln81_101

]]></Node>
<StgValue><ssdm name="add_ln81_66"/></StgValue>
</operation>

<operation id="1803" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1878 %tmp_263 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_66, i32 31

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="1804" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1879 %z_o_70 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_66, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_70"/></StgValue>
</operation>

<operation id="1805" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1880 %tmp_264 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_33, i32 9

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="1806" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:1881 %trunc_ln81_33 = trunc i31 %mul_ln81_33

]]></Node>
<StgValue><ssdm name="trunc_ln81_33"/></StgValue>
</operation>

<operation id="1807" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:1882 %icmp_ln81_132 = icmp_ne  i9 %trunc_ln81_33, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_132"/></StgValue>
</operation>

<operation id="1808" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1884 %tmp_266 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_66, i32 10

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="1809" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1885 %or_ln81_99 = or i1 %tmp_266, i1 %icmp_ln81_132

]]></Node>
<StgValue><ssdm name="or_ln81_99"/></StgValue>
</operation>

<operation id="1810" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1886 %and_ln81_231 = and i1 %or_ln81_99, i1 %tmp_264

]]></Node>
<StgValue><ssdm name="and_ln81_231"/></StgValue>
</operation>

<operation id="1811" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1887 %zext_ln81_33 = zext i1 %and_ln81_231

]]></Node>
<StgValue><ssdm name="zext_ln81_33"/></StgValue>
</operation>

<operation id="1812" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1888 %z_o_71 = add i16 %z_o_70, i16 %zext_ln81_33

]]></Node>
<StgValue><ssdm name="z_o_71"/></StgValue>
</operation>

<operation id="1813" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1889 %tmp_267 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_71, i32 15

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="1814" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1893 %tmp_269 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_66, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="1815" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:1894 %icmp_ln81_133 = icmp_eq  i5 %tmp_269, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_133"/></StgValue>
</operation>

<operation id="1816" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1895 %tmp_270 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_66, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="1817" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1896 %icmp_ln81_134 = icmp_eq  i6 %tmp_270, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_134"/></StgValue>
</operation>

<operation id="1818" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1897 %icmp_ln81_135 = icmp_eq  i6 %tmp_270, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_135"/></StgValue>
</operation>

<operation id="1819" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1913 %P_L1_W_0_load_34 = load i16 34

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_34"/></StgValue>
</operation>

<operation id="1820" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1958 %P_L1_W_0_load_35 = load i16 35

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_35"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1821" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:106 %x_load_35 = load i7 %x_addr_35

]]></Node>
<StgValue><ssdm name="x_load_35"/></StgValue>
</operation>

<operation id="1822" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:107 %store_ln67 = store i15 %x_load_35, i15 35

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1823" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:108 %x_addr_36 = getelementptr i15 %x, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="x_addr_36"/></StgValue>
</operation>

<operation id="1824" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:109 %x_load_36 = load i7 %x_addr_36

]]></Node>
<StgValue><ssdm name="x_load_36"/></StgValue>
</operation>

<operation id="1825" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1883 %tmp_265 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_66, i32 25

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="1826" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1890 %xor_ln81_198 = xor i1 %tmp_267, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_198"/></StgValue>
</operation>

<operation id="1827" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1891 %and_ln81_232 = and i1 %tmp_265, i1 %xor_ln81_198

]]></Node>
<StgValue><ssdm name="and_ln81_232"/></StgValue>
</operation>

<operation id="1828" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1892 %tmp_268 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_66, i32 26

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="1829" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1898 %select_ln81_132 = select i1 %and_ln81_232, i1 %icmp_ln81_134, i1 %icmp_ln81_135

]]></Node>
<StgValue><ssdm name="select_ln81_132"/></StgValue>
</operation>

<operation id="1830" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1899 %xor_ln81_199 = xor i1 %tmp_268, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_199"/></StgValue>
</operation>

<operation id="1831" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1900 %and_ln81_233 = and i1 %icmp_ln81_133, i1 %xor_ln81_199

]]></Node>
<StgValue><ssdm name="and_ln81_233"/></StgValue>
</operation>

<operation id="1832" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1901 %select_ln81_133 = select i1 %and_ln81_232, i1 %and_ln81_233, i1 %icmp_ln81_134

]]></Node>
<StgValue><ssdm name="select_ln81_133"/></StgValue>
</operation>

<operation id="1833" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1902 %and_ln81_234 = and i1 %and_ln81_232, i1 %icmp_ln81_134

]]></Node>
<StgValue><ssdm name="and_ln81_234"/></StgValue>
</operation>

<operation id="1834" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1903 %xor_ln81_200 = xor i1 %and_ln81_234, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_200"/></StgValue>
</operation>

<operation id="1835" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1904 %empty_45 = and i1 %tmp_263, i1 %xor_ln81_200

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="1836" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1905 %xor_ln81_201 = xor i1 %select_ln81_132, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_201"/></StgValue>
</operation>

<operation id="1837" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1906 %or_ln81_100 = or i1 %tmp_267, i1 %xor_ln81_201

]]></Node>
<StgValue><ssdm name="or_ln81_100"/></StgValue>
</operation>

<operation id="1838" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1907 %xor_ln81_202 = xor i1 %tmp_263, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_202"/></StgValue>
</operation>

<operation id="1839" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1908 %and_ln81_235 = and i1 %or_ln81_100, i1 %xor_ln81_202

]]></Node>
<StgValue><ssdm name="and_ln81_235"/></StgValue>
</operation>

<operation id="1840" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1909 %and_ln81_236 = and i1 %tmp_267, i1 %select_ln81_133

]]></Node>
<StgValue><ssdm name="and_ln81_236"/></StgValue>
</operation>

<operation id="1841" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1910 %xor_ln81_203 = xor i1 %and_ln81_236, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_203"/></StgValue>
</operation>

<operation id="1842" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1911 %and_ln81_237 = and i1 %empty_45, i1 %xor_ln81_203

]]></Node>
<StgValue><ssdm name="and_ln81_237"/></StgValue>
</operation>

<operation id="1843" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1912 %or_ln81_101 = or i1 %and_ln81_235, i1 %and_ln81_237

]]></Node>
<StgValue><ssdm name="or_ln81_101"/></StgValue>
</operation>

<operation id="1844" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:1914 %sext_ln81_102 = sext i16 %P_L1_W_0_load_34

]]></Node>
<StgValue><ssdm name="sext_ln81_102"/></StgValue>
</operation>

<operation id="1845" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:1915 %zext_ln81_162 = zext i15 %x_load_34

]]></Node>
<StgValue><ssdm name="zext_ln81_162"/></StgValue>
</operation>

<operation id="1846" st_id="37" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:1916 %mul_ln81_34 = mul i31 %sext_ln81_102, i31 %zext_ln81_162

]]></Node>
<StgValue><ssdm name="mul_ln81_34"/></StgValue>
</operation>

<operation id="1847" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1917 %select_ln81_134 = select i1 %and_ln81_235, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_134"/></StgValue>
</operation>

<operation id="1848" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1918 %select_ln81_135 = select i1 %or_ln81_101, i16 %select_ln81_134, i16 %z_o_71

]]></Node>
<StgValue><ssdm name="select_ln81_135"/></StgValue>
</operation>

<operation id="1849" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:1919 %shl_ln81_33 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_135, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_33"/></StgValue>
</operation>

<operation id="1850" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:1920 %sext_ln81_103 = sext i26 %shl_ln81_33

]]></Node>
<StgValue><ssdm name="sext_ln81_103"/></StgValue>
</operation>

<operation id="1851" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:1921 %sext_ln81_104 = sext i31 %mul_ln81_34

]]></Node>
<StgValue><ssdm name="sext_ln81_104"/></StgValue>
</operation>

<operation id="1852" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1922 %add_ln81_68 = add i32 %sext_ln81_103, i32 %sext_ln81_104

]]></Node>
<StgValue><ssdm name="add_ln81_68"/></StgValue>
</operation>

<operation id="1853" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1923 %tmp_271 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_68, i32 31

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="1854" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1924 %z_o_72 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_68, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_72"/></StgValue>
</operation>

<operation id="1855" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1925 %tmp_272 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_34, i32 9

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="1856" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:1926 %trunc_ln81_34 = trunc i31 %mul_ln81_34

]]></Node>
<StgValue><ssdm name="trunc_ln81_34"/></StgValue>
</operation>

<operation id="1857" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:1927 %icmp_ln81_136 = icmp_ne  i9 %trunc_ln81_34, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_136"/></StgValue>
</operation>

<operation id="1858" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1929 %tmp_274 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_68, i32 10

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="1859" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1930 %or_ln81_102 = or i1 %tmp_274, i1 %icmp_ln81_136

]]></Node>
<StgValue><ssdm name="or_ln81_102"/></StgValue>
</operation>

<operation id="1860" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1931 %and_ln81_238 = and i1 %or_ln81_102, i1 %tmp_272

]]></Node>
<StgValue><ssdm name="and_ln81_238"/></StgValue>
</operation>

<operation id="1861" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1932 %zext_ln81_34 = zext i1 %and_ln81_238

]]></Node>
<StgValue><ssdm name="zext_ln81_34"/></StgValue>
</operation>

<operation id="1862" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1933 %z_o_73 = add i16 %z_o_72, i16 %zext_ln81_34

]]></Node>
<StgValue><ssdm name="z_o_73"/></StgValue>
</operation>

<operation id="1863" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1934 %tmp_275 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_73, i32 15

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="1864" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1938 %tmp_277 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_68, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="1865" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:1939 %icmp_ln81_137 = icmp_eq  i5 %tmp_277, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_137"/></StgValue>
</operation>

<operation id="1866" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1940 %tmp_278 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_68, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="1867" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1941 %icmp_ln81_138 = icmp_eq  i6 %tmp_278, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_138"/></StgValue>
</operation>

<operation id="1868" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1942 %icmp_ln81_139 = icmp_eq  i6 %tmp_278, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_139"/></StgValue>
</operation>

<operation id="1869" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:1958 %P_L1_W_0_load_35 = load i16 35

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_35"/></StgValue>
</operation>

<operation id="1870" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2003 %P_L1_W_0_load_36 = load i16 36

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_36"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1871" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:109 %x_load_36 = load i7 %x_addr_36

]]></Node>
<StgValue><ssdm name="x_load_36"/></StgValue>
</operation>

<operation id="1872" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:110 %store_ln67 = store i15 %x_load_36, i15 36

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1873" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:111 %x_addr_37 = getelementptr i15 %x, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="x_addr_37"/></StgValue>
</operation>

<operation id="1874" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:112 %x_load_37 = load i7 %x_addr_37

]]></Node>
<StgValue><ssdm name="x_load_37"/></StgValue>
</operation>

<operation id="1875" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1928 %tmp_273 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_68, i32 25

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="1876" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1935 %xor_ln81_204 = xor i1 %tmp_275, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_204"/></StgValue>
</operation>

<operation id="1877" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1936 %and_ln81_239 = and i1 %tmp_273, i1 %xor_ln81_204

]]></Node>
<StgValue><ssdm name="and_ln81_239"/></StgValue>
</operation>

<operation id="1878" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1937 %tmp_276 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_68, i32 26

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="1879" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1943 %select_ln81_136 = select i1 %and_ln81_239, i1 %icmp_ln81_138, i1 %icmp_ln81_139

]]></Node>
<StgValue><ssdm name="select_ln81_136"/></StgValue>
</operation>

<operation id="1880" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1944 %xor_ln81_205 = xor i1 %tmp_276, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_205"/></StgValue>
</operation>

<operation id="1881" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1945 %and_ln81_240 = and i1 %icmp_ln81_137, i1 %xor_ln81_205

]]></Node>
<StgValue><ssdm name="and_ln81_240"/></StgValue>
</operation>

<operation id="1882" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1946 %select_ln81_137 = select i1 %and_ln81_239, i1 %and_ln81_240, i1 %icmp_ln81_138

]]></Node>
<StgValue><ssdm name="select_ln81_137"/></StgValue>
</operation>

<operation id="1883" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1947 %and_ln81_241 = and i1 %and_ln81_239, i1 %icmp_ln81_138

]]></Node>
<StgValue><ssdm name="and_ln81_241"/></StgValue>
</operation>

<operation id="1884" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1948 %xor_ln81_206 = xor i1 %and_ln81_241, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_206"/></StgValue>
</operation>

<operation id="1885" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1949 %empty_46 = and i1 %tmp_271, i1 %xor_ln81_206

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="1886" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1950 %xor_ln81_207 = xor i1 %select_ln81_136, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_207"/></StgValue>
</operation>

<operation id="1887" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1951 %or_ln81_103 = or i1 %tmp_275, i1 %xor_ln81_207

]]></Node>
<StgValue><ssdm name="or_ln81_103"/></StgValue>
</operation>

<operation id="1888" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1952 %xor_ln81_208 = xor i1 %tmp_271, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_208"/></StgValue>
</operation>

<operation id="1889" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1953 %and_ln81_242 = and i1 %or_ln81_103, i1 %xor_ln81_208

]]></Node>
<StgValue><ssdm name="and_ln81_242"/></StgValue>
</operation>

<operation id="1890" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1954 %and_ln81_243 = and i1 %tmp_275, i1 %select_ln81_137

]]></Node>
<StgValue><ssdm name="and_ln81_243"/></StgValue>
</operation>

<operation id="1891" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1955 %xor_ln81_209 = xor i1 %and_ln81_243, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_209"/></StgValue>
</operation>

<operation id="1892" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1956 %and_ln81_244 = and i1 %empty_46, i1 %xor_ln81_209

]]></Node>
<StgValue><ssdm name="and_ln81_244"/></StgValue>
</operation>

<operation id="1893" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1957 %or_ln81_104 = or i1 %and_ln81_242, i1 %and_ln81_244

]]></Node>
<StgValue><ssdm name="or_ln81_104"/></StgValue>
</operation>

<operation id="1894" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:1959 %sext_ln81_105 = sext i16 %P_L1_W_0_load_35

]]></Node>
<StgValue><ssdm name="sext_ln81_105"/></StgValue>
</operation>

<operation id="1895" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:1960 %zext_ln81_163 = zext i15 %x_load_35

]]></Node>
<StgValue><ssdm name="zext_ln81_163"/></StgValue>
</operation>

<operation id="1896" st_id="38" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:1961 %mul_ln81_35 = mul i31 %sext_ln81_105, i31 %zext_ln81_163

]]></Node>
<StgValue><ssdm name="mul_ln81_35"/></StgValue>
</operation>

<operation id="1897" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1962 %select_ln81_138 = select i1 %and_ln81_242, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_138"/></StgValue>
</operation>

<operation id="1898" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:1963 %select_ln81_139 = select i1 %or_ln81_104, i16 %select_ln81_138, i16 %z_o_73

]]></Node>
<StgValue><ssdm name="select_ln81_139"/></StgValue>
</operation>

<operation id="1899" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:1964 %shl_ln81_34 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_139, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_34"/></StgValue>
</operation>

<operation id="1900" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:1965 %sext_ln81_106 = sext i26 %shl_ln81_34

]]></Node>
<StgValue><ssdm name="sext_ln81_106"/></StgValue>
</operation>

<operation id="1901" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:1966 %sext_ln81_107 = sext i31 %mul_ln81_35

]]></Node>
<StgValue><ssdm name="sext_ln81_107"/></StgValue>
</operation>

<operation id="1902" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1967 %add_ln81_70 = add i32 %sext_ln81_106, i32 %sext_ln81_107

]]></Node>
<StgValue><ssdm name="add_ln81_70"/></StgValue>
</operation>

<operation id="1903" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1968 %tmp_279 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_70, i32 31

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="1904" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1969 %z_o_74 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_70, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_74"/></StgValue>
</operation>

<operation id="1905" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:1970 %tmp_280 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_35, i32 9

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="1906" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:1971 %trunc_ln81_35 = trunc i31 %mul_ln81_35

]]></Node>
<StgValue><ssdm name="trunc_ln81_35"/></StgValue>
</operation>

<operation id="1907" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:1972 %icmp_ln81_140 = icmp_ne  i9 %trunc_ln81_35, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_140"/></StgValue>
</operation>

<operation id="1908" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1974 %tmp_282 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_70, i32 10

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="1909" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1975 %or_ln81_105 = or i1 %tmp_282, i1 %icmp_ln81_140

]]></Node>
<StgValue><ssdm name="or_ln81_105"/></StgValue>
</operation>

<operation id="1910" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1976 %and_ln81_245 = and i1 %or_ln81_105, i1 %tmp_280

]]></Node>
<StgValue><ssdm name="and_ln81_245"/></StgValue>
</operation>

<operation id="1911" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:1977 %zext_ln81_35 = zext i1 %and_ln81_245

]]></Node>
<StgValue><ssdm name="zext_ln81_35"/></StgValue>
</operation>

<operation id="1912" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1978 %z_o_75 = add i16 %z_o_74, i16 %zext_ln81_35

]]></Node>
<StgValue><ssdm name="z_o_75"/></StgValue>
</operation>

<operation id="1913" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:1979 %tmp_283 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_75, i32 15

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="1914" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1983 %tmp_285 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_70, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="1915" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:1984 %icmp_ln81_141 = icmp_eq  i5 %tmp_285, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_141"/></StgValue>
</operation>

<operation id="1916" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:1985 %tmp_286 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_70, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="1917" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1986 %icmp_ln81_142 = icmp_eq  i6 %tmp_286, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_142"/></StgValue>
</operation>

<operation id="1918" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:1987 %icmp_ln81_143 = icmp_eq  i6 %tmp_286, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_143"/></StgValue>
</operation>

<operation id="1919" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2003 %P_L1_W_0_load_36 = load i16 36

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_36"/></StgValue>
</operation>

<operation id="1920" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2048 %P_L1_W_0_load_37 = load i16 37

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_37"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1921" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:112 %x_load_37 = load i7 %x_addr_37

]]></Node>
<StgValue><ssdm name="x_load_37"/></StgValue>
</operation>

<operation id="1922" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:113 %store_ln67 = store i15 %x_load_37, i15 37

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1923" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:114 %x_addr_38 = getelementptr i15 %x, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="x_addr_38"/></StgValue>
</operation>

<operation id="1924" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:115 %x_load_38 = load i7 %x_addr_38

]]></Node>
<StgValue><ssdm name="x_load_38"/></StgValue>
</operation>

<operation id="1925" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1973 %tmp_281 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_70, i32 25

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="1926" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1980 %xor_ln81_210 = xor i1 %tmp_283, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_210"/></StgValue>
</operation>

<operation id="1927" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1981 %and_ln81_246 = and i1 %tmp_281, i1 %xor_ln81_210

]]></Node>
<StgValue><ssdm name="and_ln81_246"/></StgValue>
</operation>

<operation id="1928" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:1982 %tmp_284 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_70, i32 26

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="1929" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1988 %select_ln81_140 = select i1 %and_ln81_246, i1 %icmp_ln81_142, i1 %icmp_ln81_143

]]></Node>
<StgValue><ssdm name="select_ln81_140"/></StgValue>
</operation>

<operation id="1930" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1989 %xor_ln81_211 = xor i1 %tmp_284, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_211"/></StgValue>
</operation>

<operation id="1931" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1990 %and_ln81_247 = and i1 %icmp_ln81_141, i1 %xor_ln81_211

]]></Node>
<StgValue><ssdm name="and_ln81_247"/></StgValue>
</operation>

<operation id="1932" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:1991 %select_ln81_141 = select i1 %and_ln81_246, i1 %and_ln81_247, i1 %icmp_ln81_142

]]></Node>
<StgValue><ssdm name="select_ln81_141"/></StgValue>
</operation>

<operation id="1933" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1992 %and_ln81_248 = and i1 %and_ln81_246, i1 %icmp_ln81_142

]]></Node>
<StgValue><ssdm name="and_ln81_248"/></StgValue>
</operation>

<operation id="1934" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1993 %xor_ln81_212 = xor i1 %and_ln81_248, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_212"/></StgValue>
</operation>

<operation id="1935" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1994 %empty_47 = and i1 %tmp_279, i1 %xor_ln81_212

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="1936" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1995 %xor_ln81_213 = xor i1 %select_ln81_140, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_213"/></StgValue>
</operation>

<operation id="1937" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1996 %or_ln81_106 = or i1 %tmp_283, i1 %xor_ln81_213

]]></Node>
<StgValue><ssdm name="or_ln81_106"/></StgValue>
</operation>

<operation id="1938" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1997 %xor_ln81_214 = xor i1 %tmp_279, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_214"/></StgValue>
</operation>

<operation id="1939" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1998 %and_ln81_249 = and i1 %or_ln81_106, i1 %xor_ln81_214

]]></Node>
<StgValue><ssdm name="and_ln81_249"/></StgValue>
</operation>

<operation id="1940" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1999 %and_ln81_250 = and i1 %tmp_283, i1 %select_ln81_141

]]></Node>
<StgValue><ssdm name="and_ln81_250"/></StgValue>
</operation>

<operation id="1941" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2000 %xor_ln81_215 = xor i1 %and_ln81_250, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_215"/></StgValue>
</operation>

<operation id="1942" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2001 %and_ln81_251 = and i1 %empty_47, i1 %xor_ln81_215

]]></Node>
<StgValue><ssdm name="and_ln81_251"/></StgValue>
</operation>

<operation id="1943" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2002 %or_ln81_107 = or i1 %and_ln81_249, i1 %and_ln81_251

]]></Node>
<StgValue><ssdm name="or_ln81_107"/></StgValue>
</operation>

<operation id="1944" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:2004 %sext_ln81_108 = sext i16 %P_L1_W_0_load_36

]]></Node>
<StgValue><ssdm name="sext_ln81_108"/></StgValue>
</operation>

<operation id="1945" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:2005 %zext_ln81_164 = zext i15 %x_load_36

]]></Node>
<StgValue><ssdm name="zext_ln81_164"/></StgValue>
</operation>

<operation id="1946" st_id="39" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2006 %mul_ln81_36 = mul i31 %sext_ln81_108, i31 %zext_ln81_164

]]></Node>
<StgValue><ssdm name="mul_ln81_36"/></StgValue>
</operation>

<operation id="1947" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2007 %select_ln81_142 = select i1 %and_ln81_249, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_142"/></StgValue>
</operation>

<operation id="1948" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2008 %select_ln81_143 = select i1 %or_ln81_107, i16 %select_ln81_142, i16 %z_o_75

]]></Node>
<StgValue><ssdm name="select_ln81_143"/></StgValue>
</operation>

<operation id="1949" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:2009 %shl_ln81_35 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_143, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_35"/></StgValue>
</operation>

<operation id="1950" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:2010 %sext_ln81_109 = sext i26 %shl_ln81_35

]]></Node>
<StgValue><ssdm name="sext_ln81_109"/></StgValue>
</operation>

<operation id="1951" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:2011 %sext_ln81_110 = sext i31 %mul_ln81_36

]]></Node>
<StgValue><ssdm name="sext_ln81_110"/></StgValue>
</operation>

<operation id="1952" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2012 %add_ln81_72 = add i32 %sext_ln81_109, i32 %sext_ln81_110

]]></Node>
<StgValue><ssdm name="add_ln81_72"/></StgValue>
</operation>

<operation id="1953" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2013 %tmp_287 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_72, i32 31

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="1954" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2014 %z_o_76 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_72, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_76"/></StgValue>
</operation>

<operation id="1955" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2015 %tmp_288 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_36, i32 9

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="1956" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:2016 %trunc_ln81_36 = trunc i31 %mul_ln81_36

]]></Node>
<StgValue><ssdm name="trunc_ln81_36"/></StgValue>
</operation>

<operation id="1957" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:2017 %icmp_ln81_144 = icmp_ne  i9 %trunc_ln81_36, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_144"/></StgValue>
</operation>

<operation id="1958" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2019 %tmp_290 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_72, i32 10

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="1959" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2020 %or_ln81_108 = or i1 %tmp_290, i1 %icmp_ln81_144

]]></Node>
<StgValue><ssdm name="or_ln81_108"/></StgValue>
</operation>

<operation id="1960" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2021 %and_ln81_252 = and i1 %or_ln81_108, i1 %tmp_288

]]></Node>
<StgValue><ssdm name="and_ln81_252"/></StgValue>
</operation>

<operation id="1961" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2022 %zext_ln81_36 = zext i1 %and_ln81_252

]]></Node>
<StgValue><ssdm name="zext_ln81_36"/></StgValue>
</operation>

<operation id="1962" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2023 %z_o_77 = add i16 %z_o_76, i16 %zext_ln81_36

]]></Node>
<StgValue><ssdm name="z_o_77"/></StgValue>
</operation>

<operation id="1963" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2024 %tmp_291 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_77, i32 15

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="1964" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2028 %tmp_293 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_72, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="1965" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:2029 %icmp_ln81_145 = icmp_eq  i5 %tmp_293, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_145"/></StgValue>
</operation>

<operation id="1966" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2030 %tmp_294 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_72, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="1967" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2031 %icmp_ln81_146 = icmp_eq  i6 %tmp_294, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_146"/></StgValue>
</operation>

<operation id="1968" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2032 %icmp_ln81_147 = icmp_eq  i6 %tmp_294, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_147"/></StgValue>
</operation>

<operation id="1969" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2048 %P_L1_W_0_load_37 = load i16 37

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_37"/></StgValue>
</operation>

<operation id="1970" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2093 %P_L1_W_0_load_38 = load i16 38

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_38"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1971" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:115 %x_load_38 = load i7 %x_addr_38

]]></Node>
<StgValue><ssdm name="x_load_38"/></StgValue>
</operation>

<operation id="1972" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:116 %store_ln67 = store i15 %x_load_38, i15 38

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1973" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:117 %x_addr_39 = getelementptr i15 %x, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="x_addr_39"/></StgValue>
</operation>

<operation id="1974" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:118 %x_load_39 = load i7 %x_addr_39

]]></Node>
<StgValue><ssdm name="x_load_39"/></StgValue>
</operation>

<operation id="1975" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2018 %tmp_289 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_72, i32 25

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="1976" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2025 %xor_ln81_216 = xor i1 %tmp_291, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_216"/></StgValue>
</operation>

<operation id="1977" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2026 %and_ln81_253 = and i1 %tmp_289, i1 %xor_ln81_216

]]></Node>
<StgValue><ssdm name="and_ln81_253"/></StgValue>
</operation>

<operation id="1978" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2027 %tmp_292 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_72, i32 26

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="1979" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2033 %select_ln81_144 = select i1 %and_ln81_253, i1 %icmp_ln81_146, i1 %icmp_ln81_147

]]></Node>
<StgValue><ssdm name="select_ln81_144"/></StgValue>
</operation>

<operation id="1980" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2034 %xor_ln81_217 = xor i1 %tmp_292, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_217"/></StgValue>
</operation>

<operation id="1981" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2035 %and_ln81_254 = and i1 %icmp_ln81_145, i1 %xor_ln81_217

]]></Node>
<StgValue><ssdm name="and_ln81_254"/></StgValue>
</operation>

<operation id="1982" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2036 %select_ln81_145 = select i1 %and_ln81_253, i1 %and_ln81_254, i1 %icmp_ln81_146

]]></Node>
<StgValue><ssdm name="select_ln81_145"/></StgValue>
</operation>

<operation id="1983" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2037 %and_ln81_255 = and i1 %and_ln81_253, i1 %icmp_ln81_146

]]></Node>
<StgValue><ssdm name="and_ln81_255"/></StgValue>
</operation>

<operation id="1984" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2038 %xor_ln81_218 = xor i1 %and_ln81_255, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_218"/></StgValue>
</operation>

<operation id="1985" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2039 %empty_48 = and i1 %tmp_287, i1 %xor_ln81_218

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="1986" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2040 %xor_ln81_219 = xor i1 %select_ln81_144, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_219"/></StgValue>
</operation>

<operation id="1987" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2041 %or_ln81_109 = or i1 %tmp_291, i1 %xor_ln81_219

]]></Node>
<StgValue><ssdm name="or_ln81_109"/></StgValue>
</operation>

<operation id="1988" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2042 %xor_ln81_220 = xor i1 %tmp_287, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_220"/></StgValue>
</operation>

<operation id="1989" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2043 %and_ln81_256 = and i1 %or_ln81_109, i1 %xor_ln81_220

]]></Node>
<StgValue><ssdm name="and_ln81_256"/></StgValue>
</operation>

<operation id="1990" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2044 %and_ln81_257 = and i1 %tmp_291, i1 %select_ln81_145

]]></Node>
<StgValue><ssdm name="and_ln81_257"/></StgValue>
</operation>

<operation id="1991" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2045 %xor_ln81_221 = xor i1 %and_ln81_257, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_221"/></StgValue>
</operation>

<operation id="1992" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2046 %and_ln81_258 = and i1 %empty_48, i1 %xor_ln81_221

]]></Node>
<StgValue><ssdm name="and_ln81_258"/></StgValue>
</operation>

<operation id="1993" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2047 %or_ln81_110 = or i1 %and_ln81_256, i1 %and_ln81_258

]]></Node>
<StgValue><ssdm name="or_ln81_110"/></StgValue>
</operation>

<operation id="1994" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:2049 %sext_ln81_111 = sext i16 %P_L1_W_0_load_37

]]></Node>
<StgValue><ssdm name="sext_ln81_111"/></StgValue>
</operation>

<operation id="1995" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:2050 %zext_ln81_165 = zext i15 %x_load_37

]]></Node>
<StgValue><ssdm name="zext_ln81_165"/></StgValue>
</operation>

<operation id="1996" st_id="40" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2051 %mul_ln81_37 = mul i31 %sext_ln81_111, i31 %zext_ln81_165

]]></Node>
<StgValue><ssdm name="mul_ln81_37"/></StgValue>
</operation>

<operation id="1997" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2052 %select_ln81_146 = select i1 %and_ln81_256, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_146"/></StgValue>
</operation>

<operation id="1998" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2053 %select_ln81_147 = select i1 %or_ln81_110, i16 %select_ln81_146, i16 %z_o_77

]]></Node>
<StgValue><ssdm name="select_ln81_147"/></StgValue>
</operation>

<operation id="1999" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:2054 %shl_ln81_36 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_147, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_36"/></StgValue>
</operation>

<operation id="2000" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:2055 %sext_ln81_112 = sext i26 %shl_ln81_36

]]></Node>
<StgValue><ssdm name="sext_ln81_112"/></StgValue>
</operation>

<operation id="2001" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:2056 %sext_ln81_113 = sext i31 %mul_ln81_37

]]></Node>
<StgValue><ssdm name="sext_ln81_113"/></StgValue>
</operation>

<operation id="2002" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2057 %add_ln81_74 = add i32 %sext_ln81_112, i32 %sext_ln81_113

]]></Node>
<StgValue><ssdm name="add_ln81_74"/></StgValue>
</operation>

<operation id="2003" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2058 %tmp_295 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_74, i32 31

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="2004" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2059 %z_o_78 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_74, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_78"/></StgValue>
</operation>

<operation id="2005" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2060 %tmp_296 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_37, i32 9

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="2006" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:2061 %trunc_ln81_37 = trunc i31 %mul_ln81_37

]]></Node>
<StgValue><ssdm name="trunc_ln81_37"/></StgValue>
</operation>

<operation id="2007" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:2062 %icmp_ln81_148 = icmp_ne  i9 %trunc_ln81_37, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_148"/></StgValue>
</operation>

<operation id="2008" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2064 %tmp_298 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_74, i32 10

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="2009" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2065 %or_ln81_111 = or i1 %tmp_298, i1 %icmp_ln81_148

]]></Node>
<StgValue><ssdm name="or_ln81_111"/></StgValue>
</operation>

<operation id="2010" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2066 %and_ln81_259 = and i1 %or_ln81_111, i1 %tmp_296

]]></Node>
<StgValue><ssdm name="and_ln81_259"/></StgValue>
</operation>

<operation id="2011" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2067 %zext_ln81_37 = zext i1 %and_ln81_259

]]></Node>
<StgValue><ssdm name="zext_ln81_37"/></StgValue>
</operation>

<operation id="2012" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2068 %z_o_79 = add i16 %z_o_78, i16 %zext_ln81_37

]]></Node>
<StgValue><ssdm name="z_o_79"/></StgValue>
</operation>

<operation id="2013" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2069 %tmp_299 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_79, i32 15

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="2014" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2073 %tmp_301 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_74, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="2015" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:2074 %icmp_ln81_149 = icmp_eq  i5 %tmp_301, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_149"/></StgValue>
</operation>

<operation id="2016" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2075 %tmp_302 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_74, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="2017" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2076 %icmp_ln81_150 = icmp_eq  i6 %tmp_302, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_150"/></StgValue>
</operation>

<operation id="2018" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2077 %icmp_ln81_151 = icmp_eq  i6 %tmp_302, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_151"/></StgValue>
</operation>

<operation id="2019" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2093 %P_L1_W_0_load_38 = load i16 38

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_38"/></StgValue>
</operation>

<operation id="2020" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2138 %P_L1_W_0_load_39 = load i16 39

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_39"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="2021" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:118 %x_load_39 = load i7 %x_addr_39

]]></Node>
<StgValue><ssdm name="x_load_39"/></StgValue>
</operation>

<operation id="2022" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:119 %store_ln67 = store i15 %x_load_39, i15 39

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2023" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:120 %x_addr_40 = getelementptr i15 %x, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="x_addr_40"/></StgValue>
</operation>

<operation id="2024" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:121 %x_load_40 = load i7 %x_addr_40

]]></Node>
<StgValue><ssdm name="x_load_40"/></StgValue>
</operation>

<operation id="2025" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2063 %tmp_297 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_74, i32 25

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="2026" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2070 %xor_ln81_222 = xor i1 %tmp_299, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_222"/></StgValue>
</operation>

<operation id="2027" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2071 %and_ln81_260 = and i1 %tmp_297, i1 %xor_ln81_222

]]></Node>
<StgValue><ssdm name="and_ln81_260"/></StgValue>
</operation>

<operation id="2028" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2072 %tmp_300 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_74, i32 26

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="2029" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2078 %select_ln81_148 = select i1 %and_ln81_260, i1 %icmp_ln81_150, i1 %icmp_ln81_151

]]></Node>
<StgValue><ssdm name="select_ln81_148"/></StgValue>
</operation>

<operation id="2030" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2079 %xor_ln81_223 = xor i1 %tmp_300, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_223"/></StgValue>
</operation>

<operation id="2031" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2080 %and_ln81_261 = and i1 %icmp_ln81_149, i1 %xor_ln81_223

]]></Node>
<StgValue><ssdm name="and_ln81_261"/></StgValue>
</operation>

<operation id="2032" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2081 %select_ln81_149 = select i1 %and_ln81_260, i1 %and_ln81_261, i1 %icmp_ln81_150

]]></Node>
<StgValue><ssdm name="select_ln81_149"/></StgValue>
</operation>

<operation id="2033" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2082 %and_ln81_262 = and i1 %and_ln81_260, i1 %icmp_ln81_150

]]></Node>
<StgValue><ssdm name="and_ln81_262"/></StgValue>
</operation>

<operation id="2034" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2083 %xor_ln81_224 = xor i1 %and_ln81_262, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_224"/></StgValue>
</operation>

<operation id="2035" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2084 %empty_49 = and i1 %tmp_295, i1 %xor_ln81_224

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="2036" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2085 %xor_ln81_225 = xor i1 %select_ln81_148, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_225"/></StgValue>
</operation>

<operation id="2037" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2086 %or_ln81_112 = or i1 %tmp_299, i1 %xor_ln81_225

]]></Node>
<StgValue><ssdm name="or_ln81_112"/></StgValue>
</operation>

<operation id="2038" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2087 %xor_ln81_226 = xor i1 %tmp_295, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_226"/></StgValue>
</operation>

<operation id="2039" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2088 %and_ln81_263 = and i1 %or_ln81_112, i1 %xor_ln81_226

]]></Node>
<StgValue><ssdm name="and_ln81_263"/></StgValue>
</operation>

<operation id="2040" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2089 %and_ln81_264 = and i1 %tmp_299, i1 %select_ln81_149

]]></Node>
<StgValue><ssdm name="and_ln81_264"/></StgValue>
</operation>

<operation id="2041" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2090 %xor_ln81_227 = xor i1 %and_ln81_264, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_227"/></StgValue>
</operation>

<operation id="2042" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2091 %and_ln81_265 = and i1 %empty_49, i1 %xor_ln81_227

]]></Node>
<StgValue><ssdm name="and_ln81_265"/></StgValue>
</operation>

<operation id="2043" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2092 %or_ln81_113 = or i1 %and_ln81_263, i1 %and_ln81_265

]]></Node>
<StgValue><ssdm name="or_ln81_113"/></StgValue>
</operation>

<operation id="2044" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:2094 %sext_ln81_114 = sext i16 %P_L1_W_0_load_38

]]></Node>
<StgValue><ssdm name="sext_ln81_114"/></StgValue>
</operation>

<operation id="2045" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:2095 %zext_ln81_166 = zext i15 %x_load_38

]]></Node>
<StgValue><ssdm name="zext_ln81_166"/></StgValue>
</operation>

<operation id="2046" st_id="41" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2096 %mul_ln81_38 = mul i31 %sext_ln81_114, i31 %zext_ln81_166

]]></Node>
<StgValue><ssdm name="mul_ln81_38"/></StgValue>
</operation>

<operation id="2047" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2097 %select_ln81_150 = select i1 %and_ln81_263, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_150"/></StgValue>
</operation>

<operation id="2048" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2098 %select_ln81_151 = select i1 %or_ln81_113, i16 %select_ln81_150, i16 %z_o_79

]]></Node>
<StgValue><ssdm name="select_ln81_151"/></StgValue>
</operation>

<operation id="2049" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:2099 %shl_ln81_37 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_151, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_37"/></StgValue>
</operation>

<operation id="2050" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:2100 %sext_ln81_115 = sext i26 %shl_ln81_37

]]></Node>
<StgValue><ssdm name="sext_ln81_115"/></StgValue>
</operation>

<operation id="2051" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:2101 %sext_ln81_116 = sext i31 %mul_ln81_38

]]></Node>
<StgValue><ssdm name="sext_ln81_116"/></StgValue>
</operation>

<operation id="2052" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2102 %add_ln81_76 = add i32 %sext_ln81_115, i32 %sext_ln81_116

]]></Node>
<StgValue><ssdm name="add_ln81_76"/></StgValue>
</operation>

<operation id="2053" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2103 %tmp_303 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_76, i32 31

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="2054" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2104 %z_o_80 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_76, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_80"/></StgValue>
</operation>

<operation id="2055" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2105 %tmp_304 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_38, i32 9

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="2056" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:2106 %trunc_ln81_38 = trunc i31 %mul_ln81_38

]]></Node>
<StgValue><ssdm name="trunc_ln81_38"/></StgValue>
</operation>

<operation id="2057" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:2107 %icmp_ln81_152 = icmp_ne  i9 %trunc_ln81_38, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_152"/></StgValue>
</operation>

<operation id="2058" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2109 %tmp_306 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_76, i32 10

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="2059" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2110 %or_ln81_114 = or i1 %tmp_306, i1 %icmp_ln81_152

]]></Node>
<StgValue><ssdm name="or_ln81_114"/></StgValue>
</operation>

<operation id="2060" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2111 %and_ln81_266 = and i1 %or_ln81_114, i1 %tmp_304

]]></Node>
<StgValue><ssdm name="and_ln81_266"/></StgValue>
</operation>

<operation id="2061" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2112 %zext_ln81_38 = zext i1 %and_ln81_266

]]></Node>
<StgValue><ssdm name="zext_ln81_38"/></StgValue>
</operation>

<operation id="2062" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2113 %z_o_81 = add i16 %z_o_80, i16 %zext_ln81_38

]]></Node>
<StgValue><ssdm name="z_o_81"/></StgValue>
</operation>

<operation id="2063" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2114 %tmp_307 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_81, i32 15

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="2064" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2118 %tmp_309 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_76, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="2065" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:2119 %icmp_ln81_153 = icmp_eq  i5 %tmp_309, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_153"/></StgValue>
</operation>

<operation id="2066" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2120 %tmp_310 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_76, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="2067" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2121 %icmp_ln81_154 = icmp_eq  i6 %tmp_310, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_154"/></StgValue>
</operation>

<operation id="2068" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2122 %icmp_ln81_155 = icmp_eq  i6 %tmp_310, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_155"/></StgValue>
</operation>

<operation id="2069" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2138 %P_L1_W_0_load_39 = load i16 39

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_39"/></StgValue>
</operation>

<operation id="2070" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2183 %P_L1_W_0_load_40 = load i16 40

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_40"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="2071" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:121 %x_load_40 = load i7 %x_addr_40

]]></Node>
<StgValue><ssdm name="x_load_40"/></StgValue>
</operation>

<operation id="2072" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:122 %store_ln67 = store i15 %x_load_40, i15 40

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2073" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:123 %x_addr_41 = getelementptr i15 %x, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="x_addr_41"/></StgValue>
</operation>

<operation id="2074" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:124 %x_load_41 = load i7 %x_addr_41

]]></Node>
<StgValue><ssdm name="x_load_41"/></StgValue>
</operation>

<operation id="2075" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2108 %tmp_305 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_76, i32 25

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="2076" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2115 %xor_ln81_228 = xor i1 %tmp_307, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_228"/></StgValue>
</operation>

<operation id="2077" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2116 %and_ln81_267 = and i1 %tmp_305, i1 %xor_ln81_228

]]></Node>
<StgValue><ssdm name="and_ln81_267"/></StgValue>
</operation>

<operation id="2078" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2117 %tmp_308 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_76, i32 26

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="2079" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2123 %select_ln81_152 = select i1 %and_ln81_267, i1 %icmp_ln81_154, i1 %icmp_ln81_155

]]></Node>
<StgValue><ssdm name="select_ln81_152"/></StgValue>
</operation>

<operation id="2080" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2124 %xor_ln81_229 = xor i1 %tmp_308, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_229"/></StgValue>
</operation>

<operation id="2081" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2125 %and_ln81_268 = and i1 %icmp_ln81_153, i1 %xor_ln81_229

]]></Node>
<StgValue><ssdm name="and_ln81_268"/></StgValue>
</operation>

<operation id="2082" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2126 %select_ln81_153 = select i1 %and_ln81_267, i1 %and_ln81_268, i1 %icmp_ln81_154

]]></Node>
<StgValue><ssdm name="select_ln81_153"/></StgValue>
</operation>

<operation id="2083" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2127 %and_ln81_269 = and i1 %and_ln81_267, i1 %icmp_ln81_154

]]></Node>
<StgValue><ssdm name="and_ln81_269"/></StgValue>
</operation>

<operation id="2084" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2128 %xor_ln81_230 = xor i1 %and_ln81_269, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_230"/></StgValue>
</operation>

<operation id="2085" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2129 %empty_50 = and i1 %tmp_303, i1 %xor_ln81_230

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="2086" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2130 %xor_ln81_231 = xor i1 %select_ln81_152, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_231"/></StgValue>
</operation>

<operation id="2087" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2131 %or_ln81_115 = or i1 %tmp_307, i1 %xor_ln81_231

]]></Node>
<StgValue><ssdm name="or_ln81_115"/></StgValue>
</operation>

<operation id="2088" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2132 %xor_ln81_232 = xor i1 %tmp_303, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_232"/></StgValue>
</operation>

<operation id="2089" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2133 %and_ln81_270 = and i1 %or_ln81_115, i1 %xor_ln81_232

]]></Node>
<StgValue><ssdm name="and_ln81_270"/></StgValue>
</operation>

<operation id="2090" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2134 %and_ln81_271 = and i1 %tmp_307, i1 %select_ln81_153

]]></Node>
<StgValue><ssdm name="and_ln81_271"/></StgValue>
</operation>

<operation id="2091" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2135 %xor_ln81_233 = xor i1 %and_ln81_271, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_233"/></StgValue>
</operation>

<operation id="2092" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2136 %and_ln81_272 = and i1 %empty_50, i1 %xor_ln81_233

]]></Node>
<StgValue><ssdm name="and_ln81_272"/></StgValue>
</operation>

<operation id="2093" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2137 %or_ln81_116 = or i1 %and_ln81_270, i1 %and_ln81_272

]]></Node>
<StgValue><ssdm name="or_ln81_116"/></StgValue>
</operation>

<operation id="2094" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:2139 %sext_ln81_117 = sext i16 %P_L1_W_0_load_39

]]></Node>
<StgValue><ssdm name="sext_ln81_117"/></StgValue>
</operation>

<operation id="2095" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:2140 %zext_ln81_167 = zext i15 %x_load_39

]]></Node>
<StgValue><ssdm name="zext_ln81_167"/></StgValue>
</operation>

<operation id="2096" st_id="42" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2141 %mul_ln81_39 = mul i31 %sext_ln81_117, i31 %zext_ln81_167

]]></Node>
<StgValue><ssdm name="mul_ln81_39"/></StgValue>
</operation>

<operation id="2097" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2142 %select_ln81_154 = select i1 %and_ln81_270, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_154"/></StgValue>
</operation>

<operation id="2098" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2143 %select_ln81_155 = select i1 %or_ln81_116, i16 %select_ln81_154, i16 %z_o_81

]]></Node>
<StgValue><ssdm name="select_ln81_155"/></StgValue>
</operation>

<operation id="2099" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:2144 %shl_ln81_38 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_155, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_38"/></StgValue>
</operation>

<operation id="2100" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:2145 %sext_ln81_118 = sext i26 %shl_ln81_38

]]></Node>
<StgValue><ssdm name="sext_ln81_118"/></StgValue>
</operation>

<operation id="2101" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:2146 %sext_ln81_119 = sext i31 %mul_ln81_39

]]></Node>
<StgValue><ssdm name="sext_ln81_119"/></StgValue>
</operation>

<operation id="2102" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2147 %add_ln81_78 = add i32 %sext_ln81_118, i32 %sext_ln81_119

]]></Node>
<StgValue><ssdm name="add_ln81_78"/></StgValue>
</operation>

<operation id="2103" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2148 %tmp_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_78, i32 31

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="2104" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2149 %z_o_82 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_78, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_82"/></StgValue>
</operation>

<operation id="2105" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2150 %tmp_312 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_39, i32 9

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="2106" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:2151 %trunc_ln81_39 = trunc i31 %mul_ln81_39

]]></Node>
<StgValue><ssdm name="trunc_ln81_39"/></StgValue>
</operation>

<operation id="2107" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:2152 %icmp_ln81_156 = icmp_ne  i9 %trunc_ln81_39, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_156"/></StgValue>
</operation>

<operation id="2108" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2154 %tmp_314 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_78, i32 10

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="2109" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2155 %or_ln81_117 = or i1 %tmp_314, i1 %icmp_ln81_156

]]></Node>
<StgValue><ssdm name="or_ln81_117"/></StgValue>
</operation>

<operation id="2110" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2156 %and_ln81_273 = and i1 %or_ln81_117, i1 %tmp_312

]]></Node>
<StgValue><ssdm name="and_ln81_273"/></StgValue>
</operation>

<operation id="2111" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2157 %zext_ln81_39 = zext i1 %and_ln81_273

]]></Node>
<StgValue><ssdm name="zext_ln81_39"/></StgValue>
</operation>

<operation id="2112" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2158 %z_o_83 = add i16 %z_o_82, i16 %zext_ln81_39

]]></Node>
<StgValue><ssdm name="z_o_83"/></StgValue>
</operation>

<operation id="2113" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2159 %tmp_315 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_83, i32 15

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="2114" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2163 %tmp_317 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_78, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="2115" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:2164 %icmp_ln81_157 = icmp_eq  i5 %tmp_317, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_157"/></StgValue>
</operation>

<operation id="2116" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2165 %tmp_318 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_78, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="2117" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2166 %icmp_ln81_158 = icmp_eq  i6 %tmp_318, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_158"/></StgValue>
</operation>

<operation id="2118" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2167 %icmp_ln81_159 = icmp_eq  i6 %tmp_318, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_159"/></StgValue>
</operation>

<operation id="2119" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2183 %P_L1_W_0_load_40 = load i16 40

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_40"/></StgValue>
</operation>

<operation id="2120" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2228 %P_L1_W_0_load_41 = load i16 41

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_41"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="2121" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:124 %x_load_41 = load i7 %x_addr_41

]]></Node>
<StgValue><ssdm name="x_load_41"/></StgValue>
</operation>

<operation id="2122" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:125 %store_ln67 = store i15 %x_load_41, i15 41

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2123" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:126 %x_addr_42 = getelementptr i15 %x, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="x_addr_42"/></StgValue>
</operation>

<operation id="2124" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:127 %x_load_42 = load i7 %x_addr_42

]]></Node>
<StgValue><ssdm name="x_load_42"/></StgValue>
</operation>

<operation id="2125" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2153 %tmp_313 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_78, i32 25

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="2126" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2160 %xor_ln81_234 = xor i1 %tmp_315, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_234"/></StgValue>
</operation>

<operation id="2127" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2161 %and_ln81_274 = and i1 %tmp_313, i1 %xor_ln81_234

]]></Node>
<StgValue><ssdm name="and_ln81_274"/></StgValue>
</operation>

<operation id="2128" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2162 %tmp_316 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_78, i32 26

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="2129" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2168 %select_ln81_156 = select i1 %and_ln81_274, i1 %icmp_ln81_158, i1 %icmp_ln81_159

]]></Node>
<StgValue><ssdm name="select_ln81_156"/></StgValue>
</operation>

<operation id="2130" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2169 %xor_ln81_235 = xor i1 %tmp_316, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_235"/></StgValue>
</operation>

<operation id="2131" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2170 %and_ln81_275 = and i1 %icmp_ln81_157, i1 %xor_ln81_235

]]></Node>
<StgValue><ssdm name="and_ln81_275"/></StgValue>
</operation>

<operation id="2132" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2171 %select_ln81_157 = select i1 %and_ln81_274, i1 %and_ln81_275, i1 %icmp_ln81_158

]]></Node>
<StgValue><ssdm name="select_ln81_157"/></StgValue>
</operation>

<operation id="2133" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2172 %and_ln81_276 = and i1 %and_ln81_274, i1 %icmp_ln81_158

]]></Node>
<StgValue><ssdm name="and_ln81_276"/></StgValue>
</operation>

<operation id="2134" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2173 %xor_ln81_236 = xor i1 %and_ln81_276, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_236"/></StgValue>
</operation>

<operation id="2135" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2174 %empty_51 = and i1 %tmp_311, i1 %xor_ln81_236

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="2136" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2175 %xor_ln81_237 = xor i1 %select_ln81_156, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_237"/></StgValue>
</operation>

<operation id="2137" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2176 %or_ln81_118 = or i1 %tmp_315, i1 %xor_ln81_237

]]></Node>
<StgValue><ssdm name="or_ln81_118"/></StgValue>
</operation>

<operation id="2138" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2177 %xor_ln81_238 = xor i1 %tmp_311, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_238"/></StgValue>
</operation>

<operation id="2139" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2178 %and_ln81_277 = and i1 %or_ln81_118, i1 %xor_ln81_238

]]></Node>
<StgValue><ssdm name="and_ln81_277"/></StgValue>
</operation>

<operation id="2140" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2179 %and_ln81_278 = and i1 %tmp_315, i1 %select_ln81_157

]]></Node>
<StgValue><ssdm name="and_ln81_278"/></StgValue>
</operation>

<operation id="2141" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2180 %xor_ln81_239 = xor i1 %and_ln81_278, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_239"/></StgValue>
</operation>

<operation id="2142" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2181 %and_ln81_279 = and i1 %empty_51, i1 %xor_ln81_239

]]></Node>
<StgValue><ssdm name="and_ln81_279"/></StgValue>
</operation>

<operation id="2143" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2182 %or_ln81_119 = or i1 %and_ln81_277, i1 %and_ln81_279

]]></Node>
<StgValue><ssdm name="or_ln81_119"/></StgValue>
</operation>

<operation id="2144" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:2184 %sext_ln81_120 = sext i16 %P_L1_W_0_load_40

]]></Node>
<StgValue><ssdm name="sext_ln81_120"/></StgValue>
</operation>

<operation id="2145" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:2185 %zext_ln81_168 = zext i15 %x_load_40

]]></Node>
<StgValue><ssdm name="zext_ln81_168"/></StgValue>
</operation>

<operation id="2146" st_id="43" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2186 %mul_ln81_40 = mul i31 %sext_ln81_120, i31 %zext_ln81_168

]]></Node>
<StgValue><ssdm name="mul_ln81_40"/></StgValue>
</operation>

<operation id="2147" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2187 %select_ln81_158 = select i1 %and_ln81_277, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_158"/></StgValue>
</operation>

<operation id="2148" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2188 %select_ln81_159 = select i1 %or_ln81_119, i16 %select_ln81_158, i16 %z_o_83

]]></Node>
<StgValue><ssdm name="select_ln81_159"/></StgValue>
</operation>

<operation id="2149" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:2189 %shl_ln81_39 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_159, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_39"/></StgValue>
</operation>

<operation id="2150" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:2190 %sext_ln81_121 = sext i26 %shl_ln81_39

]]></Node>
<StgValue><ssdm name="sext_ln81_121"/></StgValue>
</operation>

<operation id="2151" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:2191 %sext_ln81_122 = sext i31 %mul_ln81_40

]]></Node>
<StgValue><ssdm name="sext_ln81_122"/></StgValue>
</operation>

<operation id="2152" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2192 %add_ln81_80 = add i32 %sext_ln81_121, i32 %sext_ln81_122

]]></Node>
<StgValue><ssdm name="add_ln81_80"/></StgValue>
</operation>

<operation id="2153" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2193 %tmp_319 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_80, i32 31

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="2154" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2194 %z_o_84 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_80, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_84"/></StgValue>
</operation>

<operation id="2155" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2195 %tmp_320 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_40, i32 9

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="2156" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:2196 %trunc_ln81_40 = trunc i31 %mul_ln81_40

]]></Node>
<StgValue><ssdm name="trunc_ln81_40"/></StgValue>
</operation>

<operation id="2157" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:2197 %icmp_ln81_160 = icmp_ne  i9 %trunc_ln81_40, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_160"/></StgValue>
</operation>

<operation id="2158" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2199 %tmp_322 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_80, i32 10

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="2159" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2200 %or_ln81_120 = or i1 %tmp_322, i1 %icmp_ln81_160

]]></Node>
<StgValue><ssdm name="or_ln81_120"/></StgValue>
</operation>

<operation id="2160" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2201 %and_ln81_280 = and i1 %or_ln81_120, i1 %tmp_320

]]></Node>
<StgValue><ssdm name="and_ln81_280"/></StgValue>
</operation>

<operation id="2161" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2202 %zext_ln81_40 = zext i1 %and_ln81_280

]]></Node>
<StgValue><ssdm name="zext_ln81_40"/></StgValue>
</operation>

<operation id="2162" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2203 %z_o_85 = add i16 %z_o_84, i16 %zext_ln81_40

]]></Node>
<StgValue><ssdm name="z_o_85"/></StgValue>
</operation>

<operation id="2163" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2204 %tmp_323 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_85, i32 15

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="2164" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2208 %tmp_325 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_80, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="2165" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:2209 %icmp_ln81_161 = icmp_eq  i5 %tmp_325, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_161"/></StgValue>
</operation>

<operation id="2166" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2210 %tmp_326 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_80, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="2167" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2211 %icmp_ln81_162 = icmp_eq  i6 %tmp_326, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_162"/></StgValue>
</operation>

<operation id="2168" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2212 %icmp_ln81_163 = icmp_eq  i6 %tmp_326, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_163"/></StgValue>
</operation>

<operation id="2169" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2228 %P_L1_W_0_load_41 = load i16 41

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_41"/></StgValue>
</operation>

<operation id="2170" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2273 %P_L1_W_0_load_42 = load i16 42

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_42"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="2171" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:127 %x_load_42 = load i7 %x_addr_42

]]></Node>
<StgValue><ssdm name="x_load_42"/></StgValue>
</operation>

<operation id="2172" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:128 %store_ln67 = store i15 %x_load_42, i15 42

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2173" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:129 %x_addr_43 = getelementptr i15 %x, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="x_addr_43"/></StgValue>
</operation>

<operation id="2174" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:130 %x_load_43 = load i7 %x_addr_43

]]></Node>
<StgValue><ssdm name="x_load_43"/></StgValue>
</operation>

<operation id="2175" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2198 %tmp_321 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_80, i32 25

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="2176" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2205 %xor_ln81_240 = xor i1 %tmp_323, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_240"/></StgValue>
</operation>

<operation id="2177" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2206 %and_ln81_281 = and i1 %tmp_321, i1 %xor_ln81_240

]]></Node>
<StgValue><ssdm name="and_ln81_281"/></StgValue>
</operation>

<operation id="2178" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2207 %tmp_324 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_80, i32 26

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="2179" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2213 %select_ln81_160 = select i1 %and_ln81_281, i1 %icmp_ln81_162, i1 %icmp_ln81_163

]]></Node>
<StgValue><ssdm name="select_ln81_160"/></StgValue>
</operation>

<operation id="2180" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2214 %xor_ln81_241 = xor i1 %tmp_324, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_241"/></StgValue>
</operation>

<operation id="2181" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2215 %and_ln81_282 = and i1 %icmp_ln81_161, i1 %xor_ln81_241

]]></Node>
<StgValue><ssdm name="and_ln81_282"/></StgValue>
</operation>

<operation id="2182" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2216 %select_ln81_161 = select i1 %and_ln81_281, i1 %and_ln81_282, i1 %icmp_ln81_162

]]></Node>
<StgValue><ssdm name="select_ln81_161"/></StgValue>
</operation>

<operation id="2183" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2217 %and_ln81_283 = and i1 %and_ln81_281, i1 %icmp_ln81_162

]]></Node>
<StgValue><ssdm name="and_ln81_283"/></StgValue>
</operation>

<operation id="2184" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2218 %xor_ln81_242 = xor i1 %and_ln81_283, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_242"/></StgValue>
</operation>

<operation id="2185" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2219 %empty_52 = and i1 %tmp_319, i1 %xor_ln81_242

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="2186" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2220 %xor_ln81_243 = xor i1 %select_ln81_160, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_243"/></StgValue>
</operation>

<operation id="2187" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2221 %or_ln81_121 = or i1 %tmp_323, i1 %xor_ln81_243

]]></Node>
<StgValue><ssdm name="or_ln81_121"/></StgValue>
</operation>

<operation id="2188" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2222 %xor_ln81_244 = xor i1 %tmp_319, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_244"/></StgValue>
</operation>

<operation id="2189" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2223 %and_ln81_284 = and i1 %or_ln81_121, i1 %xor_ln81_244

]]></Node>
<StgValue><ssdm name="and_ln81_284"/></StgValue>
</operation>

<operation id="2190" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2224 %and_ln81_285 = and i1 %tmp_323, i1 %select_ln81_161

]]></Node>
<StgValue><ssdm name="and_ln81_285"/></StgValue>
</operation>

<operation id="2191" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2225 %xor_ln81_245 = xor i1 %and_ln81_285, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_245"/></StgValue>
</operation>

<operation id="2192" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2226 %and_ln81_286 = and i1 %empty_52, i1 %xor_ln81_245

]]></Node>
<StgValue><ssdm name="and_ln81_286"/></StgValue>
</operation>

<operation id="2193" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2227 %or_ln81_122 = or i1 %and_ln81_284, i1 %and_ln81_286

]]></Node>
<StgValue><ssdm name="or_ln81_122"/></StgValue>
</operation>

<operation id="2194" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:2229 %sext_ln81_123 = sext i16 %P_L1_W_0_load_41

]]></Node>
<StgValue><ssdm name="sext_ln81_123"/></StgValue>
</operation>

<operation id="2195" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:2230 %zext_ln81_169 = zext i15 %x_load_41

]]></Node>
<StgValue><ssdm name="zext_ln81_169"/></StgValue>
</operation>

<operation id="2196" st_id="44" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2231 %mul_ln81_41 = mul i31 %sext_ln81_123, i31 %zext_ln81_169

]]></Node>
<StgValue><ssdm name="mul_ln81_41"/></StgValue>
</operation>

<operation id="2197" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2232 %select_ln81_162 = select i1 %and_ln81_284, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_162"/></StgValue>
</operation>

<operation id="2198" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2233 %select_ln81_163 = select i1 %or_ln81_122, i16 %select_ln81_162, i16 %z_o_85

]]></Node>
<StgValue><ssdm name="select_ln81_163"/></StgValue>
</operation>

<operation id="2199" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:2234 %shl_ln81_40 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_163, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_40"/></StgValue>
</operation>

<operation id="2200" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:2235 %sext_ln81_124 = sext i26 %shl_ln81_40

]]></Node>
<StgValue><ssdm name="sext_ln81_124"/></StgValue>
</operation>

<operation id="2201" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:2236 %sext_ln81_125 = sext i31 %mul_ln81_41

]]></Node>
<StgValue><ssdm name="sext_ln81_125"/></StgValue>
</operation>

<operation id="2202" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2237 %add_ln81_82 = add i32 %sext_ln81_124, i32 %sext_ln81_125

]]></Node>
<StgValue><ssdm name="add_ln81_82"/></StgValue>
</operation>

<operation id="2203" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2238 %tmp_327 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_82, i32 31

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="2204" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2239 %z_o_86 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_82, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_86"/></StgValue>
</operation>

<operation id="2205" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2240 %tmp_328 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_41, i32 9

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="2206" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:2241 %trunc_ln81_41 = trunc i31 %mul_ln81_41

]]></Node>
<StgValue><ssdm name="trunc_ln81_41"/></StgValue>
</operation>

<operation id="2207" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:2242 %icmp_ln81_164 = icmp_ne  i9 %trunc_ln81_41, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_164"/></StgValue>
</operation>

<operation id="2208" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2244 %tmp_330 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_82, i32 10

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="2209" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2245 %or_ln81_123 = or i1 %tmp_330, i1 %icmp_ln81_164

]]></Node>
<StgValue><ssdm name="or_ln81_123"/></StgValue>
</operation>

<operation id="2210" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2246 %and_ln81_287 = and i1 %or_ln81_123, i1 %tmp_328

]]></Node>
<StgValue><ssdm name="and_ln81_287"/></StgValue>
</operation>

<operation id="2211" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2247 %zext_ln81_41 = zext i1 %and_ln81_287

]]></Node>
<StgValue><ssdm name="zext_ln81_41"/></StgValue>
</operation>

<operation id="2212" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2248 %z_o_87 = add i16 %z_o_86, i16 %zext_ln81_41

]]></Node>
<StgValue><ssdm name="z_o_87"/></StgValue>
</operation>

<operation id="2213" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2249 %tmp_331 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_87, i32 15

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="2214" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2253 %tmp_333 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_82, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="2215" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:2254 %icmp_ln81_165 = icmp_eq  i5 %tmp_333, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_165"/></StgValue>
</operation>

<operation id="2216" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2255 %tmp_334 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_82, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="2217" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2256 %icmp_ln81_166 = icmp_eq  i6 %tmp_334, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_166"/></StgValue>
</operation>

<operation id="2218" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2257 %icmp_ln81_167 = icmp_eq  i6 %tmp_334, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_167"/></StgValue>
</operation>

<operation id="2219" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2273 %P_L1_W_0_load_42 = load i16 42

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_42"/></StgValue>
</operation>

<operation id="2220" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2318 %P_L1_W_0_load_43 = load i16 43

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_43"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="2221" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:130 %x_load_43 = load i7 %x_addr_43

]]></Node>
<StgValue><ssdm name="x_load_43"/></StgValue>
</operation>

<operation id="2222" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:132 %x_addr_44 = getelementptr i15 %x, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="x_addr_44"/></StgValue>
</operation>

<operation id="2223" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:133 %x_load_44 = load i7 %x_addr_44

]]></Node>
<StgValue><ssdm name="x_load_44"/></StgValue>
</operation>

<operation id="2224" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2243 %tmp_329 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_82, i32 25

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="2225" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2250 %xor_ln81_246 = xor i1 %tmp_331, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_246"/></StgValue>
</operation>

<operation id="2226" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2251 %and_ln81_288 = and i1 %tmp_329, i1 %xor_ln81_246

]]></Node>
<StgValue><ssdm name="and_ln81_288"/></StgValue>
</operation>

<operation id="2227" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2252 %tmp_332 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_82, i32 26

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="2228" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2258 %select_ln81_164 = select i1 %and_ln81_288, i1 %icmp_ln81_166, i1 %icmp_ln81_167

]]></Node>
<StgValue><ssdm name="select_ln81_164"/></StgValue>
</operation>

<operation id="2229" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2259 %xor_ln81_247 = xor i1 %tmp_332, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_247"/></StgValue>
</operation>

<operation id="2230" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2260 %and_ln81_289 = and i1 %icmp_ln81_165, i1 %xor_ln81_247

]]></Node>
<StgValue><ssdm name="and_ln81_289"/></StgValue>
</operation>

<operation id="2231" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2261 %select_ln81_165 = select i1 %and_ln81_288, i1 %and_ln81_289, i1 %icmp_ln81_166

]]></Node>
<StgValue><ssdm name="select_ln81_165"/></StgValue>
</operation>

<operation id="2232" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2262 %and_ln81_290 = and i1 %and_ln81_288, i1 %icmp_ln81_166

]]></Node>
<StgValue><ssdm name="and_ln81_290"/></StgValue>
</operation>

<operation id="2233" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2263 %xor_ln81_248 = xor i1 %and_ln81_290, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_248"/></StgValue>
</operation>

<operation id="2234" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2264 %empty_53 = and i1 %tmp_327, i1 %xor_ln81_248

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="2235" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2265 %xor_ln81_249 = xor i1 %select_ln81_164, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_249"/></StgValue>
</operation>

<operation id="2236" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2266 %or_ln81_124 = or i1 %tmp_331, i1 %xor_ln81_249

]]></Node>
<StgValue><ssdm name="or_ln81_124"/></StgValue>
</operation>

<operation id="2237" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2267 %xor_ln81_250 = xor i1 %tmp_327, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_250"/></StgValue>
</operation>

<operation id="2238" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2268 %and_ln81_291 = and i1 %or_ln81_124, i1 %xor_ln81_250

]]></Node>
<StgValue><ssdm name="and_ln81_291"/></StgValue>
</operation>

<operation id="2239" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2269 %and_ln81_292 = and i1 %tmp_331, i1 %select_ln81_165

]]></Node>
<StgValue><ssdm name="and_ln81_292"/></StgValue>
</operation>

<operation id="2240" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2270 %xor_ln81_251 = xor i1 %and_ln81_292, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_251"/></StgValue>
</operation>

<operation id="2241" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2271 %and_ln81_293 = and i1 %empty_53, i1 %xor_ln81_251

]]></Node>
<StgValue><ssdm name="and_ln81_293"/></StgValue>
</operation>

<operation id="2242" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2272 %or_ln81_125 = or i1 %and_ln81_291, i1 %and_ln81_293

]]></Node>
<StgValue><ssdm name="or_ln81_125"/></StgValue>
</operation>

<operation id="2243" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:2274 %sext_ln81_126 = sext i16 %P_L1_W_0_load_42

]]></Node>
<StgValue><ssdm name="sext_ln81_126"/></StgValue>
</operation>

<operation id="2244" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:2275 %zext_ln81_170 = zext i15 %x_load_42

]]></Node>
<StgValue><ssdm name="zext_ln81_170"/></StgValue>
</operation>

<operation id="2245" st_id="45" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2276 %mul_ln81_42 = mul i31 %sext_ln81_126, i31 %zext_ln81_170

]]></Node>
<StgValue><ssdm name="mul_ln81_42"/></StgValue>
</operation>

<operation id="2246" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2277 %select_ln81_166 = select i1 %and_ln81_291, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_166"/></StgValue>
</operation>

<operation id="2247" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2278 %select_ln81_167 = select i1 %or_ln81_125, i16 %select_ln81_166, i16 %z_o_87

]]></Node>
<StgValue><ssdm name="select_ln81_167"/></StgValue>
</operation>

<operation id="2248" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:2279 %shl_ln81_41 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_167, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_41"/></StgValue>
</operation>

<operation id="2249" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:2280 %sext_ln81_127 = sext i26 %shl_ln81_41

]]></Node>
<StgValue><ssdm name="sext_ln81_127"/></StgValue>
</operation>

<operation id="2250" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:2281 %sext_ln81_128 = sext i31 %mul_ln81_42

]]></Node>
<StgValue><ssdm name="sext_ln81_128"/></StgValue>
</operation>

<operation id="2251" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2282 %add_ln81_84 = add i32 %sext_ln81_127, i32 %sext_ln81_128

]]></Node>
<StgValue><ssdm name="add_ln81_84"/></StgValue>
</operation>

<operation id="2252" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2283 %tmp_335 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_84, i32 31

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="2253" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2284 %z_o_88 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_84, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_88"/></StgValue>
</operation>

<operation id="2254" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2285 %tmp_336 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_42, i32 9

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="2255" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:2286 %trunc_ln81_42 = trunc i31 %mul_ln81_42

]]></Node>
<StgValue><ssdm name="trunc_ln81_42"/></StgValue>
</operation>

<operation id="2256" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:2287 %icmp_ln81_168 = icmp_ne  i9 %trunc_ln81_42, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_168"/></StgValue>
</operation>

<operation id="2257" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2289 %tmp_338 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_84, i32 10

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="2258" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2290 %or_ln81_126 = or i1 %tmp_338, i1 %icmp_ln81_168

]]></Node>
<StgValue><ssdm name="or_ln81_126"/></StgValue>
</operation>

<operation id="2259" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2291 %and_ln81_294 = and i1 %or_ln81_126, i1 %tmp_336

]]></Node>
<StgValue><ssdm name="and_ln81_294"/></StgValue>
</operation>

<operation id="2260" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2292 %zext_ln81_42 = zext i1 %and_ln81_294

]]></Node>
<StgValue><ssdm name="zext_ln81_42"/></StgValue>
</operation>

<operation id="2261" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2293 %z_o_89 = add i16 %z_o_88, i16 %zext_ln81_42

]]></Node>
<StgValue><ssdm name="z_o_89"/></StgValue>
</operation>

<operation id="2262" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2294 %tmp_339 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_89, i32 15

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="2263" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2298 %tmp_341 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_84, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="2264" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:2299 %icmp_ln81_169 = icmp_eq  i5 %tmp_341, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_169"/></StgValue>
</operation>

<operation id="2265" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2300 %tmp_342 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_84, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="2266" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2301 %icmp_ln81_170 = icmp_eq  i6 %tmp_342, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_170"/></StgValue>
</operation>

<operation id="2267" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2302 %icmp_ln81_171 = icmp_eq  i6 %tmp_342, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_171"/></StgValue>
</operation>

<operation id="2268" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2318 %P_L1_W_0_load_43 = load i16 43

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_43"/></StgValue>
</operation>

<operation id="2269" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2363 %P_L1_W_0_load_44 = load i16 44

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_44"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="2270" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:131 %store_ln67 = store i15 %x_load_43, i15 43

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2271" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:133 %x_load_44 = load i7 %x_addr_44

]]></Node>
<StgValue><ssdm name="x_load_44"/></StgValue>
</operation>

<operation id="2272" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:134 %store_ln67 = store i15 %x_load_44, i15 44

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2273" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:135 %x_addr_45 = getelementptr i15 %x, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="x_addr_45"/></StgValue>
</operation>

<operation id="2274" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:136 %x_load_45 = load i7 %x_addr_45

]]></Node>
<StgValue><ssdm name="x_load_45"/></StgValue>
</operation>

<operation id="2275" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2288 %tmp_337 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_84, i32 25

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="2276" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2295 %xor_ln81_252 = xor i1 %tmp_339, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_252"/></StgValue>
</operation>

<operation id="2277" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2296 %and_ln81_295 = and i1 %tmp_337, i1 %xor_ln81_252

]]></Node>
<StgValue><ssdm name="and_ln81_295"/></StgValue>
</operation>

<operation id="2278" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2297 %tmp_340 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_84, i32 26

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="2279" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2303 %select_ln81_168 = select i1 %and_ln81_295, i1 %icmp_ln81_170, i1 %icmp_ln81_171

]]></Node>
<StgValue><ssdm name="select_ln81_168"/></StgValue>
</operation>

<operation id="2280" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2304 %xor_ln81_253 = xor i1 %tmp_340, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_253"/></StgValue>
</operation>

<operation id="2281" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2305 %and_ln81_296 = and i1 %icmp_ln81_169, i1 %xor_ln81_253

]]></Node>
<StgValue><ssdm name="and_ln81_296"/></StgValue>
</operation>

<operation id="2282" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2306 %select_ln81_169 = select i1 %and_ln81_295, i1 %and_ln81_296, i1 %icmp_ln81_170

]]></Node>
<StgValue><ssdm name="select_ln81_169"/></StgValue>
</operation>

<operation id="2283" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2307 %and_ln81_297 = and i1 %and_ln81_295, i1 %icmp_ln81_170

]]></Node>
<StgValue><ssdm name="and_ln81_297"/></StgValue>
</operation>

<operation id="2284" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2308 %xor_ln81_254 = xor i1 %and_ln81_297, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_254"/></StgValue>
</operation>

<operation id="2285" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2309 %empty_54 = and i1 %tmp_335, i1 %xor_ln81_254

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="2286" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2310 %xor_ln81_255 = xor i1 %select_ln81_168, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_255"/></StgValue>
</operation>

<operation id="2287" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2311 %or_ln81_127 = or i1 %tmp_339, i1 %xor_ln81_255

]]></Node>
<StgValue><ssdm name="or_ln81_127"/></StgValue>
</operation>

<operation id="2288" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2312 %xor_ln81_256 = xor i1 %tmp_335, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_256"/></StgValue>
</operation>

<operation id="2289" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2313 %and_ln81_298 = and i1 %or_ln81_127, i1 %xor_ln81_256

]]></Node>
<StgValue><ssdm name="and_ln81_298"/></StgValue>
</operation>

<operation id="2290" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2314 %and_ln81_299 = and i1 %tmp_339, i1 %select_ln81_169

]]></Node>
<StgValue><ssdm name="and_ln81_299"/></StgValue>
</operation>

<operation id="2291" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2315 %xor_ln81_257 = xor i1 %and_ln81_299, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_257"/></StgValue>
</operation>

<operation id="2292" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2316 %and_ln81_300 = and i1 %empty_54, i1 %xor_ln81_257

]]></Node>
<StgValue><ssdm name="and_ln81_300"/></StgValue>
</operation>

<operation id="2293" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2317 %or_ln81_128 = or i1 %and_ln81_298, i1 %and_ln81_300

]]></Node>
<StgValue><ssdm name="or_ln81_128"/></StgValue>
</operation>

<operation id="2294" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:2319 %sext_ln81_129 = sext i16 %P_L1_W_0_load_43

]]></Node>
<StgValue><ssdm name="sext_ln81_129"/></StgValue>
</operation>

<operation id="2295" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:2320 %zext_ln81_171 = zext i15 %x_load_43

]]></Node>
<StgValue><ssdm name="zext_ln81_171"/></StgValue>
</operation>

<operation id="2296" st_id="46" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2321 %mul_ln81_43 = mul i31 %sext_ln81_129, i31 %zext_ln81_171

]]></Node>
<StgValue><ssdm name="mul_ln81_43"/></StgValue>
</operation>

<operation id="2297" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2322 %select_ln81_170 = select i1 %and_ln81_298, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_170"/></StgValue>
</operation>

<operation id="2298" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2323 %select_ln81_171 = select i1 %or_ln81_128, i16 %select_ln81_170, i16 %z_o_89

]]></Node>
<StgValue><ssdm name="select_ln81_171"/></StgValue>
</operation>

<operation id="2299" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:2324 %shl_ln81_42 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_171, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_42"/></StgValue>
</operation>

<operation id="2300" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:2325 %sext_ln81_130 = sext i26 %shl_ln81_42

]]></Node>
<StgValue><ssdm name="sext_ln81_130"/></StgValue>
</operation>

<operation id="2301" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:2326 %sext_ln81_131 = sext i31 %mul_ln81_43

]]></Node>
<StgValue><ssdm name="sext_ln81_131"/></StgValue>
</operation>

<operation id="2302" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2327 %add_ln81_86 = add i32 %sext_ln81_130, i32 %sext_ln81_131

]]></Node>
<StgValue><ssdm name="add_ln81_86"/></StgValue>
</operation>

<operation id="2303" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2328 %tmp_343 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_86, i32 31

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="2304" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2329 %z_o_90 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_86, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_90"/></StgValue>
</operation>

<operation id="2305" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2330 %tmp_344 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_43, i32 9

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="2306" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:2331 %trunc_ln81_43 = trunc i31 %mul_ln81_43

]]></Node>
<StgValue><ssdm name="trunc_ln81_43"/></StgValue>
</operation>

<operation id="2307" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:2332 %icmp_ln81_172 = icmp_ne  i9 %trunc_ln81_43, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_172"/></StgValue>
</operation>

<operation id="2308" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2334 %tmp_346 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_86, i32 10

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="2309" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2335 %or_ln81_129 = or i1 %tmp_346, i1 %icmp_ln81_172

]]></Node>
<StgValue><ssdm name="or_ln81_129"/></StgValue>
</operation>

<operation id="2310" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2336 %and_ln81_301 = and i1 %or_ln81_129, i1 %tmp_344

]]></Node>
<StgValue><ssdm name="and_ln81_301"/></StgValue>
</operation>

<operation id="2311" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2337 %zext_ln81_43 = zext i1 %and_ln81_301

]]></Node>
<StgValue><ssdm name="zext_ln81_43"/></StgValue>
</operation>

<operation id="2312" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2338 %z_o_91 = add i16 %z_o_90, i16 %zext_ln81_43

]]></Node>
<StgValue><ssdm name="z_o_91"/></StgValue>
</operation>

<operation id="2313" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2339 %tmp_347 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_91, i32 15

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="2314" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2343 %tmp_349 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_86, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="2315" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:2344 %icmp_ln81_173 = icmp_eq  i5 %tmp_349, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_173"/></StgValue>
</operation>

<operation id="2316" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2345 %tmp_350 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_86, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="2317" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2346 %icmp_ln81_174 = icmp_eq  i6 %tmp_350, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_174"/></StgValue>
</operation>

<operation id="2318" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2347 %icmp_ln81_175 = icmp_eq  i6 %tmp_350, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_175"/></StgValue>
</operation>

<operation id="2319" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2363 %P_L1_W_0_load_44 = load i16 44

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_44"/></StgValue>
</operation>

<operation id="2320" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2408 %P_L1_W_0_load_45 = load i16 45

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_45"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="2321" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:136 %x_load_45 = load i7 %x_addr_45

]]></Node>
<StgValue><ssdm name="x_load_45"/></StgValue>
</operation>

<operation id="2322" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:137 %store_ln67 = store i15 %x_load_45, i15 45

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2323" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:138 %x_addr_46 = getelementptr i15 %x, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="x_addr_46"/></StgValue>
</operation>

<operation id="2324" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:139 %x_load_46 = load i7 %x_addr_46

]]></Node>
<StgValue><ssdm name="x_load_46"/></StgValue>
</operation>

<operation id="2325" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2333 %tmp_345 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_86, i32 25

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="2326" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2340 %xor_ln81_258 = xor i1 %tmp_347, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_258"/></StgValue>
</operation>

<operation id="2327" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2341 %and_ln81_302 = and i1 %tmp_345, i1 %xor_ln81_258

]]></Node>
<StgValue><ssdm name="and_ln81_302"/></StgValue>
</operation>

<operation id="2328" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2342 %tmp_348 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_86, i32 26

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="2329" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2348 %select_ln81_172 = select i1 %and_ln81_302, i1 %icmp_ln81_174, i1 %icmp_ln81_175

]]></Node>
<StgValue><ssdm name="select_ln81_172"/></StgValue>
</operation>

<operation id="2330" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2349 %xor_ln81_259 = xor i1 %tmp_348, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_259"/></StgValue>
</operation>

<operation id="2331" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2350 %and_ln81_303 = and i1 %icmp_ln81_173, i1 %xor_ln81_259

]]></Node>
<StgValue><ssdm name="and_ln81_303"/></StgValue>
</operation>

<operation id="2332" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2351 %select_ln81_173 = select i1 %and_ln81_302, i1 %and_ln81_303, i1 %icmp_ln81_174

]]></Node>
<StgValue><ssdm name="select_ln81_173"/></StgValue>
</operation>

<operation id="2333" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2352 %and_ln81_304 = and i1 %and_ln81_302, i1 %icmp_ln81_174

]]></Node>
<StgValue><ssdm name="and_ln81_304"/></StgValue>
</operation>

<operation id="2334" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2353 %xor_ln81_260 = xor i1 %and_ln81_304, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_260"/></StgValue>
</operation>

<operation id="2335" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2354 %empty_55 = and i1 %tmp_343, i1 %xor_ln81_260

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="2336" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2355 %xor_ln81_261 = xor i1 %select_ln81_172, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_261"/></StgValue>
</operation>

<operation id="2337" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2356 %or_ln81_130 = or i1 %tmp_347, i1 %xor_ln81_261

]]></Node>
<StgValue><ssdm name="or_ln81_130"/></StgValue>
</operation>

<operation id="2338" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2357 %xor_ln81_262 = xor i1 %tmp_343, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_262"/></StgValue>
</operation>

<operation id="2339" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2358 %and_ln81_305 = and i1 %or_ln81_130, i1 %xor_ln81_262

]]></Node>
<StgValue><ssdm name="and_ln81_305"/></StgValue>
</operation>

<operation id="2340" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2359 %and_ln81_306 = and i1 %tmp_347, i1 %select_ln81_173

]]></Node>
<StgValue><ssdm name="and_ln81_306"/></StgValue>
</operation>

<operation id="2341" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2360 %xor_ln81_263 = xor i1 %and_ln81_306, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_263"/></StgValue>
</operation>

<operation id="2342" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2361 %and_ln81_307 = and i1 %empty_55, i1 %xor_ln81_263

]]></Node>
<StgValue><ssdm name="and_ln81_307"/></StgValue>
</operation>

<operation id="2343" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2362 %or_ln81_131 = or i1 %and_ln81_305, i1 %and_ln81_307

]]></Node>
<StgValue><ssdm name="or_ln81_131"/></StgValue>
</operation>

<operation id="2344" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:2364 %sext_ln81_132 = sext i16 %P_L1_W_0_load_44

]]></Node>
<StgValue><ssdm name="sext_ln81_132"/></StgValue>
</operation>

<operation id="2345" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:2365 %zext_ln81_172 = zext i15 %x_load_44

]]></Node>
<StgValue><ssdm name="zext_ln81_172"/></StgValue>
</operation>

<operation id="2346" st_id="47" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2366 %mul_ln81_44 = mul i31 %sext_ln81_132, i31 %zext_ln81_172

]]></Node>
<StgValue><ssdm name="mul_ln81_44"/></StgValue>
</operation>

<operation id="2347" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2367 %select_ln81_174 = select i1 %and_ln81_305, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_174"/></StgValue>
</operation>

<operation id="2348" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2368 %select_ln81_175 = select i1 %or_ln81_131, i16 %select_ln81_174, i16 %z_o_91

]]></Node>
<StgValue><ssdm name="select_ln81_175"/></StgValue>
</operation>

<operation id="2349" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:2369 %shl_ln81_43 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_175, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_43"/></StgValue>
</operation>

<operation id="2350" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:2370 %sext_ln81_133 = sext i26 %shl_ln81_43

]]></Node>
<StgValue><ssdm name="sext_ln81_133"/></StgValue>
</operation>

<operation id="2351" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:2371 %sext_ln81_134 = sext i31 %mul_ln81_44

]]></Node>
<StgValue><ssdm name="sext_ln81_134"/></StgValue>
</operation>

<operation id="2352" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2372 %add_ln81_88 = add i32 %sext_ln81_133, i32 %sext_ln81_134

]]></Node>
<StgValue><ssdm name="add_ln81_88"/></StgValue>
</operation>

<operation id="2353" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2373 %tmp_351 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_88, i32 31

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="2354" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2374 %z_o_92 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_88, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_92"/></StgValue>
</operation>

<operation id="2355" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2375 %tmp_352 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_44, i32 9

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="2356" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:2376 %trunc_ln81_44 = trunc i31 %mul_ln81_44

]]></Node>
<StgValue><ssdm name="trunc_ln81_44"/></StgValue>
</operation>

<operation id="2357" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:2377 %icmp_ln81_176 = icmp_ne  i9 %trunc_ln81_44, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_176"/></StgValue>
</operation>

<operation id="2358" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2379 %tmp_354 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_88, i32 10

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="2359" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2380 %or_ln81_132 = or i1 %tmp_354, i1 %icmp_ln81_176

]]></Node>
<StgValue><ssdm name="or_ln81_132"/></StgValue>
</operation>

<operation id="2360" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2381 %and_ln81_308 = and i1 %or_ln81_132, i1 %tmp_352

]]></Node>
<StgValue><ssdm name="and_ln81_308"/></StgValue>
</operation>

<operation id="2361" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2382 %zext_ln81_44 = zext i1 %and_ln81_308

]]></Node>
<StgValue><ssdm name="zext_ln81_44"/></StgValue>
</operation>

<operation id="2362" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2383 %z_o_93 = add i16 %z_o_92, i16 %zext_ln81_44

]]></Node>
<StgValue><ssdm name="z_o_93"/></StgValue>
</operation>

<operation id="2363" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2384 %tmp_355 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_93, i32 15

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="2364" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2388 %tmp_357 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_88, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="2365" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:2389 %icmp_ln81_177 = icmp_eq  i5 %tmp_357, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_177"/></StgValue>
</operation>

<operation id="2366" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2390 %tmp_358 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_88, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="2367" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2391 %icmp_ln81_178 = icmp_eq  i6 %tmp_358, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_178"/></StgValue>
</operation>

<operation id="2368" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2392 %icmp_ln81_179 = icmp_eq  i6 %tmp_358, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_179"/></StgValue>
</operation>

<operation id="2369" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2408 %P_L1_W_0_load_45 = load i16 45

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_45"/></StgValue>
</operation>

<operation id="2370" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2453 %P_L1_W_0_load_46 = load i16 46

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_46"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="2371" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:139 %x_load_46 = load i7 %x_addr_46

]]></Node>
<StgValue><ssdm name="x_load_46"/></StgValue>
</operation>

<operation id="2372" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:140 %store_ln67 = store i15 %x_load_46, i15 46

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2373" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:141 %x_addr_47 = getelementptr i15 %x, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="x_addr_47"/></StgValue>
</operation>

<operation id="2374" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:142 %x_load_47 = load i7 %x_addr_47

]]></Node>
<StgValue><ssdm name="x_load_47"/></StgValue>
</operation>

<operation id="2375" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2378 %tmp_353 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_88, i32 25

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="2376" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2385 %xor_ln81_264 = xor i1 %tmp_355, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_264"/></StgValue>
</operation>

<operation id="2377" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2386 %and_ln81_309 = and i1 %tmp_353, i1 %xor_ln81_264

]]></Node>
<StgValue><ssdm name="and_ln81_309"/></StgValue>
</operation>

<operation id="2378" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2387 %tmp_356 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_88, i32 26

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="2379" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2393 %select_ln81_176 = select i1 %and_ln81_309, i1 %icmp_ln81_178, i1 %icmp_ln81_179

]]></Node>
<StgValue><ssdm name="select_ln81_176"/></StgValue>
</operation>

<operation id="2380" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2394 %xor_ln81_265 = xor i1 %tmp_356, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_265"/></StgValue>
</operation>

<operation id="2381" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2395 %and_ln81_310 = and i1 %icmp_ln81_177, i1 %xor_ln81_265

]]></Node>
<StgValue><ssdm name="and_ln81_310"/></StgValue>
</operation>

<operation id="2382" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2396 %select_ln81_177 = select i1 %and_ln81_309, i1 %and_ln81_310, i1 %icmp_ln81_178

]]></Node>
<StgValue><ssdm name="select_ln81_177"/></StgValue>
</operation>

<operation id="2383" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2397 %and_ln81_311 = and i1 %and_ln81_309, i1 %icmp_ln81_178

]]></Node>
<StgValue><ssdm name="and_ln81_311"/></StgValue>
</operation>

<operation id="2384" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2398 %xor_ln81_266 = xor i1 %and_ln81_311, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_266"/></StgValue>
</operation>

<operation id="2385" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2399 %empty_56 = and i1 %tmp_351, i1 %xor_ln81_266

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="2386" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2400 %xor_ln81_267 = xor i1 %select_ln81_176, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_267"/></StgValue>
</operation>

<operation id="2387" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2401 %or_ln81_133 = or i1 %tmp_355, i1 %xor_ln81_267

]]></Node>
<StgValue><ssdm name="or_ln81_133"/></StgValue>
</operation>

<operation id="2388" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2402 %xor_ln81_268 = xor i1 %tmp_351, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_268"/></StgValue>
</operation>

<operation id="2389" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2403 %and_ln81_312 = and i1 %or_ln81_133, i1 %xor_ln81_268

]]></Node>
<StgValue><ssdm name="and_ln81_312"/></StgValue>
</operation>

<operation id="2390" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2404 %and_ln81_313 = and i1 %tmp_355, i1 %select_ln81_177

]]></Node>
<StgValue><ssdm name="and_ln81_313"/></StgValue>
</operation>

<operation id="2391" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2405 %xor_ln81_269 = xor i1 %and_ln81_313, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_269"/></StgValue>
</operation>

<operation id="2392" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2406 %and_ln81_314 = and i1 %empty_56, i1 %xor_ln81_269

]]></Node>
<StgValue><ssdm name="and_ln81_314"/></StgValue>
</operation>

<operation id="2393" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2407 %or_ln81_134 = or i1 %and_ln81_312, i1 %and_ln81_314

]]></Node>
<StgValue><ssdm name="or_ln81_134"/></StgValue>
</operation>

<operation id="2394" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:2409 %sext_ln81_135 = sext i16 %P_L1_W_0_load_45

]]></Node>
<StgValue><ssdm name="sext_ln81_135"/></StgValue>
</operation>

<operation id="2395" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:2410 %zext_ln81_173 = zext i15 %x_load_45

]]></Node>
<StgValue><ssdm name="zext_ln81_173"/></StgValue>
</operation>

<operation id="2396" st_id="48" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2411 %mul_ln81_45 = mul i31 %sext_ln81_135, i31 %zext_ln81_173

]]></Node>
<StgValue><ssdm name="mul_ln81_45"/></StgValue>
</operation>

<operation id="2397" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2412 %select_ln81_178 = select i1 %and_ln81_312, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_178"/></StgValue>
</operation>

<operation id="2398" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2413 %select_ln81_179 = select i1 %or_ln81_134, i16 %select_ln81_178, i16 %z_o_93

]]></Node>
<StgValue><ssdm name="select_ln81_179"/></StgValue>
</operation>

<operation id="2399" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:2414 %shl_ln81_44 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_179, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_44"/></StgValue>
</operation>

<operation id="2400" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:2415 %sext_ln81_136 = sext i26 %shl_ln81_44

]]></Node>
<StgValue><ssdm name="sext_ln81_136"/></StgValue>
</operation>

<operation id="2401" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:2416 %sext_ln81_137 = sext i31 %mul_ln81_45

]]></Node>
<StgValue><ssdm name="sext_ln81_137"/></StgValue>
</operation>

<operation id="2402" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2417 %add_ln81_90 = add i32 %sext_ln81_136, i32 %sext_ln81_137

]]></Node>
<StgValue><ssdm name="add_ln81_90"/></StgValue>
</operation>

<operation id="2403" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2418 %tmp_359 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_90, i32 31

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="2404" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2419 %z_o_94 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_90, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_94"/></StgValue>
</operation>

<operation id="2405" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2420 %tmp_360 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_45, i32 9

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="2406" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:2421 %trunc_ln81_45 = trunc i31 %mul_ln81_45

]]></Node>
<StgValue><ssdm name="trunc_ln81_45"/></StgValue>
</operation>

<operation id="2407" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:2422 %icmp_ln81_180 = icmp_ne  i9 %trunc_ln81_45, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_180"/></StgValue>
</operation>

<operation id="2408" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2424 %tmp_362 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_90, i32 10

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="2409" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2425 %or_ln81_135 = or i1 %tmp_362, i1 %icmp_ln81_180

]]></Node>
<StgValue><ssdm name="or_ln81_135"/></StgValue>
</operation>

<operation id="2410" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2426 %and_ln81_315 = and i1 %or_ln81_135, i1 %tmp_360

]]></Node>
<StgValue><ssdm name="and_ln81_315"/></StgValue>
</operation>

<operation id="2411" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2427 %zext_ln81_45 = zext i1 %and_ln81_315

]]></Node>
<StgValue><ssdm name="zext_ln81_45"/></StgValue>
</operation>

<operation id="2412" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2428 %z_o_95 = add i16 %z_o_94, i16 %zext_ln81_45

]]></Node>
<StgValue><ssdm name="z_o_95"/></StgValue>
</operation>

<operation id="2413" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2429 %tmp_363 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_95, i32 15

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="2414" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2433 %tmp_365 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_90, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="2415" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:2434 %icmp_ln81_181 = icmp_eq  i5 %tmp_365, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_181"/></StgValue>
</operation>

<operation id="2416" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2435 %tmp_366 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_90, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="2417" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2436 %icmp_ln81_182 = icmp_eq  i6 %tmp_366, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_182"/></StgValue>
</operation>

<operation id="2418" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2437 %icmp_ln81_183 = icmp_eq  i6 %tmp_366, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_183"/></StgValue>
</operation>

<operation id="2419" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2453 %P_L1_W_0_load_46 = load i16 46

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_46"/></StgValue>
</operation>

<operation id="2420" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2498 %P_L1_W_0_load_47 = load i16 47

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_47"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="2421" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:142 %x_load_47 = load i7 %x_addr_47

]]></Node>
<StgValue><ssdm name="x_load_47"/></StgValue>
</operation>

<operation id="2422" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:143 %store_ln67 = store i15 %x_load_47, i15 47

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2423" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:144 %x_addr_48 = getelementptr i15 %x, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="x_addr_48"/></StgValue>
</operation>

<operation id="2424" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:145 %x_load_48 = load i7 %x_addr_48

]]></Node>
<StgValue><ssdm name="x_load_48"/></StgValue>
</operation>

<operation id="2425" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2423 %tmp_361 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_90, i32 25

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="2426" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2430 %xor_ln81_270 = xor i1 %tmp_363, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_270"/></StgValue>
</operation>

<operation id="2427" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2431 %and_ln81_316 = and i1 %tmp_361, i1 %xor_ln81_270

]]></Node>
<StgValue><ssdm name="and_ln81_316"/></StgValue>
</operation>

<operation id="2428" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2432 %tmp_364 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_90, i32 26

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="2429" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2438 %select_ln81_180 = select i1 %and_ln81_316, i1 %icmp_ln81_182, i1 %icmp_ln81_183

]]></Node>
<StgValue><ssdm name="select_ln81_180"/></StgValue>
</operation>

<operation id="2430" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2439 %xor_ln81_271 = xor i1 %tmp_364, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_271"/></StgValue>
</operation>

<operation id="2431" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2440 %and_ln81_317 = and i1 %icmp_ln81_181, i1 %xor_ln81_271

]]></Node>
<StgValue><ssdm name="and_ln81_317"/></StgValue>
</operation>

<operation id="2432" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2441 %select_ln81_181 = select i1 %and_ln81_316, i1 %and_ln81_317, i1 %icmp_ln81_182

]]></Node>
<StgValue><ssdm name="select_ln81_181"/></StgValue>
</operation>

<operation id="2433" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2442 %and_ln81_318 = and i1 %and_ln81_316, i1 %icmp_ln81_182

]]></Node>
<StgValue><ssdm name="and_ln81_318"/></StgValue>
</operation>

<operation id="2434" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2443 %xor_ln81_272 = xor i1 %and_ln81_318, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_272"/></StgValue>
</operation>

<operation id="2435" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2444 %empty_57 = and i1 %tmp_359, i1 %xor_ln81_272

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="2436" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2445 %xor_ln81_273 = xor i1 %select_ln81_180, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_273"/></StgValue>
</operation>

<operation id="2437" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2446 %or_ln81_136 = or i1 %tmp_363, i1 %xor_ln81_273

]]></Node>
<StgValue><ssdm name="or_ln81_136"/></StgValue>
</operation>

<operation id="2438" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2447 %xor_ln81_274 = xor i1 %tmp_359, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_274"/></StgValue>
</operation>

<operation id="2439" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2448 %and_ln81_319 = and i1 %or_ln81_136, i1 %xor_ln81_274

]]></Node>
<StgValue><ssdm name="and_ln81_319"/></StgValue>
</operation>

<operation id="2440" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2449 %and_ln81_320 = and i1 %tmp_363, i1 %select_ln81_181

]]></Node>
<StgValue><ssdm name="and_ln81_320"/></StgValue>
</operation>

<operation id="2441" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2450 %xor_ln81_275 = xor i1 %and_ln81_320, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_275"/></StgValue>
</operation>

<operation id="2442" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2451 %and_ln81_321 = and i1 %empty_57, i1 %xor_ln81_275

]]></Node>
<StgValue><ssdm name="and_ln81_321"/></StgValue>
</operation>

<operation id="2443" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2452 %or_ln81_137 = or i1 %and_ln81_319, i1 %and_ln81_321

]]></Node>
<StgValue><ssdm name="or_ln81_137"/></StgValue>
</operation>

<operation id="2444" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:2454 %sext_ln81_138 = sext i16 %P_L1_W_0_load_46

]]></Node>
<StgValue><ssdm name="sext_ln81_138"/></StgValue>
</operation>

<operation id="2445" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:2455 %zext_ln81_174 = zext i15 %x_load_46

]]></Node>
<StgValue><ssdm name="zext_ln81_174"/></StgValue>
</operation>

<operation id="2446" st_id="49" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2456 %mul_ln81_46 = mul i31 %sext_ln81_138, i31 %zext_ln81_174

]]></Node>
<StgValue><ssdm name="mul_ln81_46"/></StgValue>
</operation>

<operation id="2447" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2457 %select_ln81_182 = select i1 %and_ln81_319, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_182"/></StgValue>
</operation>

<operation id="2448" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2458 %select_ln81_183 = select i1 %or_ln81_137, i16 %select_ln81_182, i16 %z_o_95

]]></Node>
<StgValue><ssdm name="select_ln81_183"/></StgValue>
</operation>

<operation id="2449" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:2459 %shl_ln81_45 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_183, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_45"/></StgValue>
</operation>

<operation id="2450" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:2460 %sext_ln81_139 = sext i26 %shl_ln81_45

]]></Node>
<StgValue><ssdm name="sext_ln81_139"/></StgValue>
</operation>

<operation id="2451" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:2461 %sext_ln81_140 = sext i31 %mul_ln81_46

]]></Node>
<StgValue><ssdm name="sext_ln81_140"/></StgValue>
</operation>

<operation id="2452" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2462 %add_ln81_92 = add i32 %sext_ln81_139, i32 %sext_ln81_140

]]></Node>
<StgValue><ssdm name="add_ln81_92"/></StgValue>
</operation>

<operation id="2453" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2463 %tmp_367 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_92, i32 31

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="2454" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2464 %z_o_96 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_92, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_96"/></StgValue>
</operation>

<operation id="2455" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2465 %tmp_368 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_46, i32 9

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="2456" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:2466 %trunc_ln81_46 = trunc i31 %mul_ln81_46

]]></Node>
<StgValue><ssdm name="trunc_ln81_46"/></StgValue>
</operation>

<operation id="2457" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:2467 %icmp_ln81_184 = icmp_ne  i9 %trunc_ln81_46, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_184"/></StgValue>
</operation>

<operation id="2458" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2469 %tmp_370 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_92, i32 10

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="2459" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2470 %or_ln81_138 = or i1 %tmp_370, i1 %icmp_ln81_184

]]></Node>
<StgValue><ssdm name="or_ln81_138"/></StgValue>
</operation>

<operation id="2460" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2471 %and_ln81_322 = and i1 %or_ln81_138, i1 %tmp_368

]]></Node>
<StgValue><ssdm name="and_ln81_322"/></StgValue>
</operation>

<operation id="2461" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2472 %zext_ln81_46 = zext i1 %and_ln81_322

]]></Node>
<StgValue><ssdm name="zext_ln81_46"/></StgValue>
</operation>

<operation id="2462" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2473 %z_o_97 = add i16 %z_o_96, i16 %zext_ln81_46

]]></Node>
<StgValue><ssdm name="z_o_97"/></StgValue>
</operation>

<operation id="2463" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2474 %tmp_371 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_97, i32 15

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="2464" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2478 %tmp_373 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_92, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="2465" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:2479 %icmp_ln81_185 = icmp_eq  i5 %tmp_373, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_185"/></StgValue>
</operation>

<operation id="2466" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2480 %tmp_374 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_92, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="2467" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2481 %icmp_ln81_186 = icmp_eq  i6 %tmp_374, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_186"/></StgValue>
</operation>

<operation id="2468" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2482 %icmp_ln81_187 = icmp_eq  i6 %tmp_374, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_187"/></StgValue>
</operation>

<operation id="2469" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2498 %P_L1_W_0_load_47 = load i16 47

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_47"/></StgValue>
</operation>

<operation id="2470" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2543 %P_L1_W_0_load_48 = load i16 48

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_48"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="2471" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:145 %x_load_48 = load i7 %x_addr_48

]]></Node>
<StgValue><ssdm name="x_load_48"/></StgValue>
</operation>

<operation id="2472" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:146 %store_ln67 = store i15 %x_load_48, i15 48

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2473" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:147 %x_addr_49 = getelementptr i15 %x, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="x_addr_49"/></StgValue>
</operation>

<operation id="2474" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:148 %x_load_49 = load i7 %x_addr_49

]]></Node>
<StgValue><ssdm name="x_load_49"/></StgValue>
</operation>

<operation id="2475" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2468 %tmp_369 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_92, i32 25

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="2476" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2475 %xor_ln81_276 = xor i1 %tmp_371, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_276"/></StgValue>
</operation>

<operation id="2477" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2476 %and_ln81_323 = and i1 %tmp_369, i1 %xor_ln81_276

]]></Node>
<StgValue><ssdm name="and_ln81_323"/></StgValue>
</operation>

<operation id="2478" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2477 %tmp_372 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_92, i32 26

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="2479" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2483 %select_ln81_184 = select i1 %and_ln81_323, i1 %icmp_ln81_186, i1 %icmp_ln81_187

]]></Node>
<StgValue><ssdm name="select_ln81_184"/></StgValue>
</operation>

<operation id="2480" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2484 %xor_ln81_277 = xor i1 %tmp_372, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_277"/></StgValue>
</operation>

<operation id="2481" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2485 %and_ln81_324 = and i1 %icmp_ln81_185, i1 %xor_ln81_277

]]></Node>
<StgValue><ssdm name="and_ln81_324"/></StgValue>
</operation>

<operation id="2482" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2486 %select_ln81_185 = select i1 %and_ln81_323, i1 %and_ln81_324, i1 %icmp_ln81_186

]]></Node>
<StgValue><ssdm name="select_ln81_185"/></StgValue>
</operation>

<operation id="2483" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2487 %and_ln81_325 = and i1 %and_ln81_323, i1 %icmp_ln81_186

]]></Node>
<StgValue><ssdm name="and_ln81_325"/></StgValue>
</operation>

<operation id="2484" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2488 %xor_ln81_278 = xor i1 %and_ln81_325, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_278"/></StgValue>
</operation>

<operation id="2485" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2489 %empty_58 = and i1 %tmp_367, i1 %xor_ln81_278

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="2486" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2490 %xor_ln81_279 = xor i1 %select_ln81_184, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_279"/></StgValue>
</operation>

<operation id="2487" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2491 %or_ln81_139 = or i1 %tmp_371, i1 %xor_ln81_279

]]></Node>
<StgValue><ssdm name="or_ln81_139"/></StgValue>
</operation>

<operation id="2488" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2492 %xor_ln81_280 = xor i1 %tmp_367, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_280"/></StgValue>
</operation>

<operation id="2489" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2493 %and_ln81_326 = and i1 %or_ln81_139, i1 %xor_ln81_280

]]></Node>
<StgValue><ssdm name="and_ln81_326"/></StgValue>
</operation>

<operation id="2490" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2494 %and_ln81_327 = and i1 %tmp_371, i1 %select_ln81_185

]]></Node>
<StgValue><ssdm name="and_ln81_327"/></StgValue>
</operation>

<operation id="2491" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2495 %xor_ln81_281 = xor i1 %and_ln81_327, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_281"/></StgValue>
</operation>

<operation id="2492" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2496 %and_ln81_328 = and i1 %empty_58, i1 %xor_ln81_281

]]></Node>
<StgValue><ssdm name="and_ln81_328"/></StgValue>
</operation>

<operation id="2493" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2497 %or_ln81_140 = or i1 %and_ln81_326, i1 %and_ln81_328

]]></Node>
<StgValue><ssdm name="or_ln81_140"/></StgValue>
</operation>

<operation id="2494" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:2499 %sext_ln81_141 = sext i16 %P_L1_W_0_load_47

]]></Node>
<StgValue><ssdm name="sext_ln81_141"/></StgValue>
</operation>

<operation id="2495" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:2500 %zext_ln81_175 = zext i15 %x_load_47

]]></Node>
<StgValue><ssdm name="zext_ln81_175"/></StgValue>
</operation>

<operation id="2496" st_id="50" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2501 %mul_ln81_47 = mul i31 %sext_ln81_141, i31 %zext_ln81_175

]]></Node>
<StgValue><ssdm name="mul_ln81_47"/></StgValue>
</operation>

<operation id="2497" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2502 %select_ln81_186 = select i1 %and_ln81_326, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_186"/></StgValue>
</operation>

<operation id="2498" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2503 %select_ln81_187 = select i1 %or_ln81_140, i16 %select_ln81_186, i16 %z_o_97

]]></Node>
<StgValue><ssdm name="select_ln81_187"/></StgValue>
</operation>

<operation id="2499" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:2504 %shl_ln81_46 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_187, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_46"/></StgValue>
</operation>

<operation id="2500" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:2505 %sext_ln81_142 = sext i26 %shl_ln81_46

]]></Node>
<StgValue><ssdm name="sext_ln81_142"/></StgValue>
</operation>

<operation id="2501" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:2506 %sext_ln81_143 = sext i31 %mul_ln81_47

]]></Node>
<StgValue><ssdm name="sext_ln81_143"/></StgValue>
</operation>

<operation id="2502" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2507 %add_ln81_94 = add i32 %sext_ln81_142, i32 %sext_ln81_143

]]></Node>
<StgValue><ssdm name="add_ln81_94"/></StgValue>
</operation>

<operation id="2503" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2508 %tmp_375 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_94, i32 31

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="2504" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2509 %z_o_98 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_94, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_98"/></StgValue>
</operation>

<operation id="2505" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2510 %tmp_376 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_47, i32 9

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="2506" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:2511 %trunc_ln81_47 = trunc i31 %mul_ln81_47

]]></Node>
<StgValue><ssdm name="trunc_ln81_47"/></StgValue>
</operation>

<operation id="2507" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:2512 %icmp_ln81_188 = icmp_ne  i9 %trunc_ln81_47, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_188"/></StgValue>
</operation>

<operation id="2508" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2514 %tmp_378 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_94, i32 10

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="2509" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2515 %or_ln81_141 = or i1 %tmp_378, i1 %icmp_ln81_188

]]></Node>
<StgValue><ssdm name="or_ln81_141"/></StgValue>
</operation>

<operation id="2510" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2516 %and_ln81_329 = and i1 %or_ln81_141, i1 %tmp_376

]]></Node>
<StgValue><ssdm name="and_ln81_329"/></StgValue>
</operation>

<operation id="2511" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2517 %zext_ln81_47 = zext i1 %and_ln81_329

]]></Node>
<StgValue><ssdm name="zext_ln81_47"/></StgValue>
</operation>

<operation id="2512" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2518 %z_o_99 = add i16 %z_o_98, i16 %zext_ln81_47

]]></Node>
<StgValue><ssdm name="z_o_99"/></StgValue>
</operation>

<operation id="2513" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2519 %tmp_379 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_99, i32 15

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="2514" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2523 %tmp_381 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_94, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="2515" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:2524 %icmp_ln81_189 = icmp_eq  i5 %tmp_381, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_189"/></StgValue>
</operation>

<operation id="2516" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2525 %tmp_382 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_94, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="2517" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2526 %icmp_ln81_190 = icmp_eq  i6 %tmp_382, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_190"/></StgValue>
</operation>

<operation id="2518" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2527 %icmp_ln81_191 = icmp_eq  i6 %tmp_382, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_191"/></StgValue>
</operation>

<operation id="2519" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2543 %P_L1_W_0_load_48 = load i16 48

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_48"/></StgValue>
</operation>

<operation id="2520" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2588 %P_L1_W_0_load_49 = load i16 49

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_49"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="2521" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:148 %x_load_49 = load i7 %x_addr_49

]]></Node>
<StgValue><ssdm name="x_load_49"/></StgValue>
</operation>

<operation id="2522" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:149 %store_ln67 = store i15 %x_load_49, i15 49

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2523" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:150 %x_addr_50 = getelementptr i15 %x, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="x_addr_50"/></StgValue>
</operation>

<operation id="2524" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:151 %x_load_50 = load i7 %x_addr_50

]]></Node>
<StgValue><ssdm name="x_load_50"/></StgValue>
</operation>

<operation id="2525" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2513 %tmp_377 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_94, i32 25

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="2526" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2520 %xor_ln81_282 = xor i1 %tmp_379, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_282"/></StgValue>
</operation>

<operation id="2527" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2521 %and_ln81_330 = and i1 %tmp_377, i1 %xor_ln81_282

]]></Node>
<StgValue><ssdm name="and_ln81_330"/></StgValue>
</operation>

<operation id="2528" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2522 %tmp_380 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_94, i32 26

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="2529" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2528 %select_ln81_188 = select i1 %and_ln81_330, i1 %icmp_ln81_190, i1 %icmp_ln81_191

]]></Node>
<StgValue><ssdm name="select_ln81_188"/></StgValue>
</operation>

<operation id="2530" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2529 %xor_ln81_283 = xor i1 %tmp_380, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_283"/></StgValue>
</operation>

<operation id="2531" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2530 %and_ln81_331 = and i1 %icmp_ln81_189, i1 %xor_ln81_283

]]></Node>
<StgValue><ssdm name="and_ln81_331"/></StgValue>
</operation>

<operation id="2532" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2531 %select_ln81_189 = select i1 %and_ln81_330, i1 %and_ln81_331, i1 %icmp_ln81_190

]]></Node>
<StgValue><ssdm name="select_ln81_189"/></StgValue>
</operation>

<operation id="2533" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2532 %and_ln81_332 = and i1 %and_ln81_330, i1 %icmp_ln81_190

]]></Node>
<StgValue><ssdm name="and_ln81_332"/></StgValue>
</operation>

<operation id="2534" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2533 %xor_ln81_284 = xor i1 %and_ln81_332, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_284"/></StgValue>
</operation>

<operation id="2535" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2534 %empty_59 = and i1 %tmp_375, i1 %xor_ln81_284

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="2536" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2535 %xor_ln81_285 = xor i1 %select_ln81_188, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_285"/></StgValue>
</operation>

<operation id="2537" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2536 %or_ln81_142 = or i1 %tmp_379, i1 %xor_ln81_285

]]></Node>
<StgValue><ssdm name="or_ln81_142"/></StgValue>
</operation>

<operation id="2538" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2537 %xor_ln81_286 = xor i1 %tmp_375, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_286"/></StgValue>
</operation>

<operation id="2539" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2538 %and_ln81_333 = and i1 %or_ln81_142, i1 %xor_ln81_286

]]></Node>
<StgValue><ssdm name="and_ln81_333"/></StgValue>
</operation>

<operation id="2540" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2539 %and_ln81_334 = and i1 %tmp_379, i1 %select_ln81_189

]]></Node>
<StgValue><ssdm name="and_ln81_334"/></StgValue>
</operation>

<operation id="2541" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2540 %xor_ln81_287 = xor i1 %and_ln81_334, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_287"/></StgValue>
</operation>

<operation id="2542" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2541 %and_ln81_335 = and i1 %empty_59, i1 %xor_ln81_287

]]></Node>
<StgValue><ssdm name="and_ln81_335"/></StgValue>
</operation>

<operation id="2543" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2542 %or_ln81_143 = or i1 %and_ln81_333, i1 %and_ln81_335

]]></Node>
<StgValue><ssdm name="or_ln81_143"/></StgValue>
</operation>

<operation id="2544" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:2544 %sext_ln81_144 = sext i16 %P_L1_W_0_load_48

]]></Node>
<StgValue><ssdm name="sext_ln81_144"/></StgValue>
</operation>

<operation id="2545" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:2545 %zext_ln81_176 = zext i15 %x_load_48

]]></Node>
<StgValue><ssdm name="zext_ln81_176"/></StgValue>
</operation>

<operation id="2546" st_id="51" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2546 %mul_ln81_48 = mul i31 %sext_ln81_144, i31 %zext_ln81_176

]]></Node>
<StgValue><ssdm name="mul_ln81_48"/></StgValue>
</operation>

<operation id="2547" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2547 %select_ln81_190 = select i1 %and_ln81_333, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_190"/></StgValue>
</operation>

<operation id="2548" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2548 %select_ln81_191 = select i1 %or_ln81_143, i16 %select_ln81_190, i16 %z_o_99

]]></Node>
<StgValue><ssdm name="select_ln81_191"/></StgValue>
</operation>

<operation id="2549" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:2549 %shl_ln81_47 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_191, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_47"/></StgValue>
</operation>

<operation id="2550" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:2550 %sext_ln81_145 = sext i26 %shl_ln81_47

]]></Node>
<StgValue><ssdm name="sext_ln81_145"/></StgValue>
</operation>

<operation id="2551" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:2551 %sext_ln81_146 = sext i31 %mul_ln81_48

]]></Node>
<StgValue><ssdm name="sext_ln81_146"/></StgValue>
</operation>

<operation id="2552" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2552 %add_ln81_96 = add i32 %sext_ln81_145, i32 %sext_ln81_146

]]></Node>
<StgValue><ssdm name="add_ln81_96"/></StgValue>
</operation>

<operation id="2553" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2553 %tmp_383 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_96, i32 31

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="2554" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2554 %z_o_100 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_96, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_100"/></StgValue>
</operation>

<operation id="2555" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2555 %tmp_384 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_48, i32 9

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="2556" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:2556 %trunc_ln81_48 = trunc i31 %mul_ln81_48

]]></Node>
<StgValue><ssdm name="trunc_ln81_48"/></StgValue>
</operation>

<operation id="2557" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:2557 %icmp_ln81_192 = icmp_ne  i9 %trunc_ln81_48, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_192"/></StgValue>
</operation>

<operation id="2558" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2559 %tmp_386 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_96, i32 10

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="2559" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2560 %or_ln81_144 = or i1 %tmp_386, i1 %icmp_ln81_192

]]></Node>
<StgValue><ssdm name="or_ln81_144"/></StgValue>
</operation>

<operation id="2560" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2561 %and_ln81_336 = and i1 %or_ln81_144, i1 %tmp_384

]]></Node>
<StgValue><ssdm name="and_ln81_336"/></StgValue>
</operation>

<operation id="2561" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2562 %zext_ln81_48 = zext i1 %and_ln81_336

]]></Node>
<StgValue><ssdm name="zext_ln81_48"/></StgValue>
</operation>

<operation id="2562" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2563 %z_o_101 = add i16 %z_o_100, i16 %zext_ln81_48

]]></Node>
<StgValue><ssdm name="z_o_101"/></StgValue>
</operation>

<operation id="2563" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2564 %tmp_387 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_101, i32 15

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="2564" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2568 %tmp_389 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_96, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="2565" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:2569 %icmp_ln81_193 = icmp_eq  i5 %tmp_389, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_193"/></StgValue>
</operation>

<operation id="2566" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2570 %tmp_390 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_96, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="2567" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2571 %icmp_ln81_194 = icmp_eq  i6 %tmp_390, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_194"/></StgValue>
</operation>

<operation id="2568" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2572 %icmp_ln81_195 = icmp_eq  i6 %tmp_390, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_195"/></StgValue>
</operation>

<operation id="2569" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2588 %P_L1_W_0_load_49 = load i16 49

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_49"/></StgValue>
</operation>

<operation id="2570" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2633 %P_L1_W_0_load_50 = load i16 50

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_50"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="2571" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:151 %x_load_50 = load i7 %x_addr_50

]]></Node>
<StgValue><ssdm name="x_load_50"/></StgValue>
</operation>

<operation id="2572" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:152 %store_ln67 = store i15 %x_load_50, i15 50

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2573" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:153 %x_addr_51 = getelementptr i15 %x, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="x_addr_51"/></StgValue>
</operation>

<operation id="2574" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:154 %x_load_51 = load i7 %x_addr_51

]]></Node>
<StgValue><ssdm name="x_load_51"/></StgValue>
</operation>

<operation id="2575" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2558 %tmp_385 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_96, i32 25

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="2576" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2565 %xor_ln81_288 = xor i1 %tmp_387, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_288"/></StgValue>
</operation>

<operation id="2577" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2566 %and_ln81_337 = and i1 %tmp_385, i1 %xor_ln81_288

]]></Node>
<StgValue><ssdm name="and_ln81_337"/></StgValue>
</operation>

<operation id="2578" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2567 %tmp_388 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_96, i32 26

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="2579" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2573 %select_ln81_192 = select i1 %and_ln81_337, i1 %icmp_ln81_194, i1 %icmp_ln81_195

]]></Node>
<StgValue><ssdm name="select_ln81_192"/></StgValue>
</operation>

<operation id="2580" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2574 %xor_ln81_289 = xor i1 %tmp_388, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_289"/></StgValue>
</operation>

<operation id="2581" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2575 %and_ln81_338 = and i1 %icmp_ln81_193, i1 %xor_ln81_289

]]></Node>
<StgValue><ssdm name="and_ln81_338"/></StgValue>
</operation>

<operation id="2582" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2576 %select_ln81_193 = select i1 %and_ln81_337, i1 %and_ln81_338, i1 %icmp_ln81_194

]]></Node>
<StgValue><ssdm name="select_ln81_193"/></StgValue>
</operation>

<operation id="2583" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2577 %and_ln81_339 = and i1 %and_ln81_337, i1 %icmp_ln81_194

]]></Node>
<StgValue><ssdm name="and_ln81_339"/></StgValue>
</operation>

<operation id="2584" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2578 %xor_ln81_290 = xor i1 %and_ln81_339, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_290"/></StgValue>
</operation>

<operation id="2585" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2579 %empty_60 = and i1 %tmp_383, i1 %xor_ln81_290

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="2586" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2580 %xor_ln81_291 = xor i1 %select_ln81_192, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_291"/></StgValue>
</operation>

<operation id="2587" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2581 %or_ln81_145 = or i1 %tmp_387, i1 %xor_ln81_291

]]></Node>
<StgValue><ssdm name="or_ln81_145"/></StgValue>
</operation>

<operation id="2588" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2582 %xor_ln81_292 = xor i1 %tmp_383, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_292"/></StgValue>
</operation>

<operation id="2589" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2583 %and_ln81_340 = and i1 %or_ln81_145, i1 %xor_ln81_292

]]></Node>
<StgValue><ssdm name="and_ln81_340"/></StgValue>
</operation>

<operation id="2590" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2584 %and_ln81_341 = and i1 %tmp_387, i1 %select_ln81_193

]]></Node>
<StgValue><ssdm name="and_ln81_341"/></StgValue>
</operation>

<operation id="2591" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2585 %xor_ln81_293 = xor i1 %and_ln81_341, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_293"/></StgValue>
</operation>

<operation id="2592" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2586 %and_ln81_342 = and i1 %empty_60, i1 %xor_ln81_293

]]></Node>
<StgValue><ssdm name="and_ln81_342"/></StgValue>
</operation>

<operation id="2593" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2587 %or_ln81_146 = or i1 %and_ln81_340, i1 %and_ln81_342

]]></Node>
<StgValue><ssdm name="or_ln81_146"/></StgValue>
</operation>

<operation id="2594" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:2589 %sext_ln81_147 = sext i16 %P_L1_W_0_load_49

]]></Node>
<StgValue><ssdm name="sext_ln81_147"/></StgValue>
</operation>

<operation id="2595" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:2590 %zext_ln81_177 = zext i15 %x_load_49

]]></Node>
<StgValue><ssdm name="zext_ln81_177"/></StgValue>
</operation>

<operation id="2596" st_id="52" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2591 %mul_ln81_49 = mul i31 %sext_ln81_147, i31 %zext_ln81_177

]]></Node>
<StgValue><ssdm name="mul_ln81_49"/></StgValue>
</operation>

<operation id="2597" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2592 %select_ln81_194 = select i1 %and_ln81_340, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_194"/></StgValue>
</operation>

<operation id="2598" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2593 %select_ln81_195 = select i1 %or_ln81_146, i16 %select_ln81_194, i16 %z_o_101

]]></Node>
<StgValue><ssdm name="select_ln81_195"/></StgValue>
</operation>

<operation id="2599" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:2594 %shl_ln81_48 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_195, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_48"/></StgValue>
</operation>

<operation id="2600" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:2595 %sext_ln81_148 = sext i26 %shl_ln81_48

]]></Node>
<StgValue><ssdm name="sext_ln81_148"/></StgValue>
</operation>

<operation id="2601" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:2596 %sext_ln81_149 = sext i31 %mul_ln81_49

]]></Node>
<StgValue><ssdm name="sext_ln81_149"/></StgValue>
</operation>

<operation id="2602" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2597 %add_ln81_98 = add i32 %sext_ln81_148, i32 %sext_ln81_149

]]></Node>
<StgValue><ssdm name="add_ln81_98"/></StgValue>
</operation>

<operation id="2603" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2598 %tmp_391 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_98, i32 31

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="2604" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2599 %z_o_102 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_98, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_102"/></StgValue>
</operation>

<operation id="2605" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2600 %tmp_392 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_49, i32 9

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="2606" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:2601 %trunc_ln81_49 = trunc i31 %mul_ln81_49

]]></Node>
<StgValue><ssdm name="trunc_ln81_49"/></StgValue>
</operation>

<operation id="2607" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:2602 %icmp_ln81_196 = icmp_ne  i9 %trunc_ln81_49, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_196"/></StgValue>
</operation>

<operation id="2608" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2604 %tmp_394 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_98, i32 10

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="2609" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2605 %or_ln81_147 = or i1 %tmp_394, i1 %icmp_ln81_196

]]></Node>
<StgValue><ssdm name="or_ln81_147"/></StgValue>
</operation>

<operation id="2610" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2606 %and_ln81_343 = and i1 %or_ln81_147, i1 %tmp_392

]]></Node>
<StgValue><ssdm name="and_ln81_343"/></StgValue>
</operation>

<operation id="2611" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2607 %zext_ln81_49 = zext i1 %and_ln81_343

]]></Node>
<StgValue><ssdm name="zext_ln81_49"/></StgValue>
</operation>

<operation id="2612" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2608 %z_o_103 = add i16 %z_o_102, i16 %zext_ln81_49

]]></Node>
<StgValue><ssdm name="z_o_103"/></StgValue>
</operation>

<operation id="2613" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2609 %tmp_395 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_103, i32 15

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="2614" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2613 %tmp_397 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_98, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="2615" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:2614 %icmp_ln81_197 = icmp_eq  i5 %tmp_397, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_197"/></StgValue>
</operation>

<operation id="2616" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2615 %tmp_398 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_98, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="2617" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2616 %icmp_ln81_198 = icmp_eq  i6 %tmp_398, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_198"/></StgValue>
</operation>

<operation id="2618" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2617 %icmp_ln81_199 = icmp_eq  i6 %tmp_398, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_199"/></StgValue>
</operation>

<operation id="2619" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2633 %P_L1_W_0_load_50 = load i16 50

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_50"/></StgValue>
</operation>

<operation id="2620" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2678 %P_L1_W_0_load_51 = load i16 51

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_51"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="2621" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:154 %x_load_51 = load i7 %x_addr_51

]]></Node>
<StgValue><ssdm name="x_load_51"/></StgValue>
</operation>

<operation id="2622" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:155 %store_ln67 = store i15 %x_load_51, i15 51

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2623" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:156 %x_addr_52 = getelementptr i15 %x, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="x_addr_52"/></StgValue>
</operation>

<operation id="2624" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:157 %x_load_52 = load i7 %x_addr_52

]]></Node>
<StgValue><ssdm name="x_load_52"/></StgValue>
</operation>

<operation id="2625" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2603 %tmp_393 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_98, i32 25

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="2626" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2610 %xor_ln81_294 = xor i1 %tmp_395, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_294"/></StgValue>
</operation>

<operation id="2627" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2611 %and_ln81_344 = and i1 %tmp_393, i1 %xor_ln81_294

]]></Node>
<StgValue><ssdm name="and_ln81_344"/></StgValue>
</operation>

<operation id="2628" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2612 %tmp_396 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_98, i32 26

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="2629" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2618 %select_ln81_196 = select i1 %and_ln81_344, i1 %icmp_ln81_198, i1 %icmp_ln81_199

]]></Node>
<StgValue><ssdm name="select_ln81_196"/></StgValue>
</operation>

<operation id="2630" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2619 %xor_ln81_295 = xor i1 %tmp_396, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_295"/></StgValue>
</operation>

<operation id="2631" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2620 %and_ln81_345 = and i1 %icmp_ln81_197, i1 %xor_ln81_295

]]></Node>
<StgValue><ssdm name="and_ln81_345"/></StgValue>
</operation>

<operation id="2632" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2621 %select_ln81_197 = select i1 %and_ln81_344, i1 %and_ln81_345, i1 %icmp_ln81_198

]]></Node>
<StgValue><ssdm name="select_ln81_197"/></StgValue>
</operation>

<operation id="2633" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2622 %and_ln81_346 = and i1 %and_ln81_344, i1 %icmp_ln81_198

]]></Node>
<StgValue><ssdm name="and_ln81_346"/></StgValue>
</operation>

<operation id="2634" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2623 %xor_ln81_296 = xor i1 %and_ln81_346, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_296"/></StgValue>
</operation>

<operation id="2635" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2624 %empty_61 = and i1 %tmp_391, i1 %xor_ln81_296

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="2636" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2625 %xor_ln81_297 = xor i1 %select_ln81_196, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_297"/></StgValue>
</operation>

<operation id="2637" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2626 %or_ln81_148 = or i1 %tmp_395, i1 %xor_ln81_297

]]></Node>
<StgValue><ssdm name="or_ln81_148"/></StgValue>
</operation>

<operation id="2638" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2627 %xor_ln81_298 = xor i1 %tmp_391, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_298"/></StgValue>
</operation>

<operation id="2639" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2628 %and_ln81_347 = and i1 %or_ln81_148, i1 %xor_ln81_298

]]></Node>
<StgValue><ssdm name="and_ln81_347"/></StgValue>
</operation>

<operation id="2640" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2629 %and_ln81_348 = and i1 %tmp_395, i1 %select_ln81_197

]]></Node>
<StgValue><ssdm name="and_ln81_348"/></StgValue>
</operation>

<operation id="2641" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2630 %xor_ln81_299 = xor i1 %and_ln81_348, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_299"/></StgValue>
</operation>

<operation id="2642" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2631 %and_ln81_349 = and i1 %empty_61, i1 %xor_ln81_299

]]></Node>
<StgValue><ssdm name="and_ln81_349"/></StgValue>
</operation>

<operation id="2643" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2632 %or_ln81_149 = or i1 %and_ln81_347, i1 %and_ln81_349

]]></Node>
<StgValue><ssdm name="or_ln81_149"/></StgValue>
</operation>

<operation id="2644" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:2634 %sext_ln81_150 = sext i16 %P_L1_W_0_load_50

]]></Node>
<StgValue><ssdm name="sext_ln81_150"/></StgValue>
</operation>

<operation id="2645" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:2635 %zext_ln81_178 = zext i15 %x_load_50

]]></Node>
<StgValue><ssdm name="zext_ln81_178"/></StgValue>
</operation>

<operation id="2646" st_id="53" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2636 %mul_ln81_50 = mul i31 %sext_ln81_150, i31 %zext_ln81_178

]]></Node>
<StgValue><ssdm name="mul_ln81_50"/></StgValue>
</operation>

<operation id="2647" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2637 %select_ln81_198 = select i1 %and_ln81_347, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_198"/></StgValue>
</operation>

<operation id="2648" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2638 %select_ln81_199 = select i1 %or_ln81_149, i16 %select_ln81_198, i16 %z_o_103

]]></Node>
<StgValue><ssdm name="select_ln81_199"/></StgValue>
</operation>

<operation id="2649" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:2639 %shl_ln81_49 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_199, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_49"/></StgValue>
</operation>

<operation id="2650" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:2640 %sext_ln81_151 = sext i26 %shl_ln81_49

]]></Node>
<StgValue><ssdm name="sext_ln81_151"/></StgValue>
</operation>

<operation id="2651" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:2641 %sext_ln81_152 = sext i31 %mul_ln81_50

]]></Node>
<StgValue><ssdm name="sext_ln81_152"/></StgValue>
</operation>

<operation id="2652" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2642 %add_ln81_100 = add i32 %sext_ln81_151, i32 %sext_ln81_152

]]></Node>
<StgValue><ssdm name="add_ln81_100"/></StgValue>
</operation>

<operation id="2653" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2643 %tmp_399 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_100, i32 31

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="2654" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2644 %z_o_104 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_100, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_104"/></StgValue>
</operation>

<operation id="2655" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2645 %tmp_400 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_50, i32 9

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="2656" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:2646 %trunc_ln81_50 = trunc i31 %mul_ln81_50

]]></Node>
<StgValue><ssdm name="trunc_ln81_50"/></StgValue>
</operation>

<operation id="2657" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:2647 %icmp_ln81_200 = icmp_ne  i9 %trunc_ln81_50, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_200"/></StgValue>
</operation>

<operation id="2658" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2649 %tmp_402 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_100, i32 10

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="2659" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2650 %or_ln81_150 = or i1 %tmp_402, i1 %icmp_ln81_200

]]></Node>
<StgValue><ssdm name="or_ln81_150"/></StgValue>
</operation>

<operation id="2660" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2651 %and_ln81_350 = and i1 %or_ln81_150, i1 %tmp_400

]]></Node>
<StgValue><ssdm name="and_ln81_350"/></StgValue>
</operation>

<operation id="2661" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2652 %zext_ln81_50 = zext i1 %and_ln81_350

]]></Node>
<StgValue><ssdm name="zext_ln81_50"/></StgValue>
</operation>

<operation id="2662" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2653 %z_o_105 = add i16 %z_o_104, i16 %zext_ln81_50

]]></Node>
<StgValue><ssdm name="z_o_105"/></StgValue>
</operation>

<operation id="2663" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2654 %tmp_403 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_105, i32 15

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="2664" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2658 %tmp_405 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_100, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="2665" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:2659 %icmp_ln81_201 = icmp_eq  i5 %tmp_405, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_201"/></StgValue>
</operation>

<operation id="2666" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2660 %tmp_406 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_100, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="2667" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2661 %icmp_ln81_202 = icmp_eq  i6 %tmp_406, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_202"/></StgValue>
</operation>

<operation id="2668" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2662 %icmp_ln81_203 = icmp_eq  i6 %tmp_406, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_203"/></StgValue>
</operation>

<operation id="2669" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2678 %P_L1_W_0_load_51 = load i16 51

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_51"/></StgValue>
</operation>

<operation id="2670" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2723 %P_L1_W_0_load_52 = load i16 52

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_52"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="2671" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:157 %x_load_52 = load i7 %x_addr_52

]]></Node>
<StgValue><ssdm name="x_load_52"/></StgValue>
</operation>

<operation id="2672" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:158 %store_ln67 = store i15 %x_load_52, i15 52

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2673" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:159 %x_addr_53 = getelementptr i15 %x, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="x_addr_53"/></StgValue>
</operation>

<operation id="2674" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:160 %x_load_53 = load i7 %x_addr_53

]]></Node>
<StgValue><ssdm name="x_load_53"/></StgValue>
</operation>

<operation id="2675" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2648 %tmp_401 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_100, i32 25

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="2676" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2655 %xor_ln81_300 = xor i1 %tmp_403, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_300"/></StgValue>
</operation>

<operation id="2677" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2656 %and_ln81_351 = and i1 %tmp_401, i1 %xor_ln81_300

]]></Node>
<StgValue><ssdm name="and_ln81_351"/></StgValue>
</operation>

<operation id="2678" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2657 %tmp_404 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_100, i32 26

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="2679" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2663 %select_ln81_200 = select i1 %and_ln81_351, i1 %icmp_ln81_202, i1 %icmp_ln81_203

]]></Node>
<StgValue><ssdm name="select_ln81_200"/></StgValue>
</operation>

<operation id="2680" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2664 %xor_ln81_301 = xor i1 %tmp_404, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_301"/></StgValue>
</operation>

<operation id="2681" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2665 %and_ln81_352 = and i1 %icmp_ln81_201, i1 %xor_ln81_301

]]></Node>
<StgValue><ssdm name="and_ln81_352"/></StgValue>
</operation>

<operation id="2682" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2666 %select_ln81_201 = select i1 %and_ln81_351, i1 %and_ln81_352, i1 %icmp_ln81_202

]]></Node>
<StgValue><ssdm name="select_ln81_201"/></StgValue>
</operation>

<operation id="2683" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2667 %and_ln81_353 = and i1 %and_ln81_351, i1 %icmp_ln81_202

]]></Node>
<StgValue><ssdm name="and_ln81_353"/></StgValue>
</operation>

<operation id="2684" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2668 %xor_ln81_302 = xor i1 %and_ln81_353, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_302"/></StgValue>
</operation>

<operation id="2685" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2669 %empty_62 = and i1 %tmp_399, i1 %xor_ln81_302

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="2686" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2670 %xor_ln81_303 = xor i1 %select_ln81_200, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_303"/></StgValue>
</operation>

<operation id="2687" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2671 %or_ln81_151 = or i1 %tmp_403, i1 %xor_ln81_303

]]></Node>
<StgValue><ssdm name="or_ln81_151"/></StgValue>
</operation>

<operation id="2688" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2672 %xor_ln81_304 = xor i1 %tmp_399, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_304"/></StgValue>
</operation>

<operation id="2689" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2673 %and_ln81_354 = and i1 %or_ln81_151, i1 %xor_ln81_304

]]></Node>
<StgValue><ssdm name="and_ln81_354"/></StgValue>
</operation>

<operation id="2690" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2674 %and_ln81_355 = and i1 %tmp_403, i1 %select_ln81_201

]]></Node>
<StgValue><ssdm name="and_ln81_355"/></StgValue>
</operation>

<operation id="2691" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2675 %xor_ln81_305 = xor i1 %and_ln81_355, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_305"/></StgValue>
</operation>

<operation id="2692" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2676 %and_ln81_356 = and i1 %empty_62, i1 %xor_ln81_305

]]></Node>
<StgValue><ssdm name="and_ln81_356"/></StgValue>
</operation>

<operation id="2693" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2677 %or_ln81_152 = or i1 %and_ln81_354, i1 %and_ln81_356

]]></Node>
<StgValue><ssdm name="or_ln81_152"/></StgValue>
</operation>

<operation id="2694" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:2679 %sext_ln81_153 = sext i16 %P_L1_W_0_load_51

]]></Node>
<StgValue><ssdm name="sext_ln81_153"/></StgValue>
</operation>

<operation id="2695" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:2680 %zext_ln81_179 = zext i15 %x_load_51

]]></Node>
<StgValue><ssdm name="zext_ln81_179"/></StgValue>
</operation>

<operation id="2696" st_id="54" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2681 %mul_ln81_51 = mul i31 %sext_ln81_153, i31 %zext_ln81_179

]]></Node>
<StgValue><ssdm name="mul_ln81_51"/></StgValue>
</operation>

<operation id="2697" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2682 %select_ln81_202 = select i1 %and_ln81_354, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_202"/></StgValue>
</operation>

<operation id="2698" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2683 %select_ln81_203 = select i1 %or_ln81_152, i16 %select_ln81_202, i16 %z_o_105

]]></Node>
<StgValue><ssdm name="select_ln81_203"/></StgValue>
</operation>

<operation id="2699" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:2684 %shl_ln81_50 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_203, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_50"/></StgValue>
</operation>

<operation id="2700" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:2685 %sext_ln81_154 = sext i26 %shl_ln81_50

]]></Node>
<StgValue><ssdm name="sext_ln81_154"/></StgValue>
</operation>

<operation id="2701" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:2686 %sext_ln81_155 = sext i31 %mul_ln81_51

]]></Node>
<StgValue><ssdm name="sext_ln81_155"/></StgValue>
</operation>

<operation id="2702" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2687 %add_ln81_102 = add i32 %sext_ln81_154, i32 %sext_ln81_155

]]></Node>
<StgValue><ssdm name="add_ln81_102"/></StgValue>
</operation>

<operation id="2703" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2688 %tmp_407 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_102, i32 31

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="2704" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2689 %z_o_106 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_102, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_106"/></StgValue>
</operation>

<operation id="2705" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2690 %tmp_408 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_51, i32 9

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="2706" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:2691 %trunc_ln81_51 = trunc i31 %mul_ln81_51

]]></Node>
<StgValue><ssdm name="trunc_ln81_51"/></StgValue>
</operation>

<operation id="2707" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:2692 %icmp_ln81_204 = icmp_ne  i9 %trunc_ln81_51, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_204"/></StgValue>
</operation>

<operation id="2708" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2694 %tmp_410 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_102, i32 10

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="2709" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2695 %or_ln81_153 = or i1 %tmp_410, i1 %icmp_ln81_204

]]></Node>
<StgValue><ssdm name="or_ln81_153"/></StgValue>
</operation>

<operation id="2710" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2696 %and_ln81_357 = and i1 %or_ln81_153, i1 %tmp_408

]]></Node>
<StgValue><ssdm name="and_ln81_357"/></StgValue>
</operation>

<operation id="2711" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2697 %zext_ln81_51 = zext i1 %and_ln81_357

]]></Node>
<StgValue><ssdm name="zext_ln81_51"/></StgValue>
</operation>

<operation id="2712" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2698 %z_o_107 = add i16 %z_o_106, i16 %zext_ln81_51

]]></Node>
<StgValue><ssdm name="z_o_107"/></StgValue>
</operation>

<operation id="2713" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2699 %tmp_411 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_107, i32 15

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="2714" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2703 %tmp_413 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_102, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="2715" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:2704 %icmp_ln81_205 = icmp_eq  i5 %tmp_413, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_205"/></StgValue>
</operation>

<operation id="2716" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2705 %tmp_414 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_102, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="2717" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2706 %icmp_ln81_206 = icmp_eq  i6 %tmp_414, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_206"/></StgValue>
</operation>

<operation id="2718" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2707 %icmp_ln81_207 = icmp_eq  i6 %tmp_414, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_207"/></StgValue>
</operation>

<operation id="2719" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2723 %P_L1_W_0_load_52 = load i16 52

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_52"/></StgValue>
</operation>

<operation id="2720" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2768 %P_L1_W_0_load_53 = load i16 53

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_53"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="2721" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:160 %x_load_53 = load i7 %x_addr_53

]]></Node>
<StgValue><ssdm name="x_load_53"/></StgValue>
</operation>

<operation id="2722" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:161 %store_ln67 = store i15 %x_load_53, i15 53

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2723" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:162 %x_addr_54 = getelementptr i15 %x, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="x_addr_54"/></StgValue>
</operation>

<operation id="2724" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:163 %x_load_54 = load i7 %x_addr_54

]]></Node>
<StgValue><ssdm name="x_load_54"/></StgValue>
</operation>

<operation id="2725" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2693 %tmp_409 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_102, i32 25

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="2726" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2700 %xor_ln81_306 = xor i1 %tmp_411, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_306"/></StgValue>
</operation>

<operation id="2727" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2701 %and_ln81_358 = and i1 %tmp_409, i1 %xor_ln81_306

]]></Node>
<StgValue><ssdm name="and_ln81_358"/></StgValue>
</operation>

<operation id="2728" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2702 %tmp_412 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_102, i32 26

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="2729" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2708 %select_ln81_204 = select i1 %and_ln81_358, i1 %icmp_ln81_206, i1 %icmp_ln81_207

]]></Node>
<StgValue><ssdm name="select_ln81_204"/></StgValue>
</operation>

<operation id="2730" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2709 %xor_ln81_307 = xor i1 %tmp_412, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_307"/></StgValue>
</operation>

<operation id="2731" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2710 %and_ln81_359 = and i1 %icmp_ln81_205, i1 %xor_ln81_307

]]></Node>
<StgValue><ssdm name="and_ln81_359"/></StgValue>
</operation>

<operation id="2732" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2711 %select_ln81_205 = select i1 %and_ln81_358, i1 %and_ln81_359, i1 %icmp_ln81_206

]]></Node>
<StgValue><ssdm name="select_ln81_205"/></StgValue>
</operation>

<operation id="2733" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2712 %and_ln81_360 = and i1 %and_ln81_358, i1 %icmp_ln81_206

]]></Node>
<StgValue><ssdm name="and_ln81_360"/></StgValue>
</operation>

<operation id="2734" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2713 %xor_ln81_308 = xor i1 %and_ln81_360, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_308"/></StgValue>
</operation>

<operation id="2735" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2714 %empty_63 = and i1 %tmp_407, i1 %xor_ln81_308

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="2736" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2715 %xor_ln81_309 = xor i1 %select_ln81_204, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_309"/></StgValue>
</operation>

<operation id="2737" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2716 %or_ln81_154 = or i1 %tmp_411, i1 %xor_ln81_309

]]></Node>
<StgValue><ssdm name="or_ln81_154"/></StgValue>
</operation>

<operation id="2738" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2717 %xor_ln81_310 = xor i1 %tmp_407, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_310"/></StgValue>
</operation>

<operation id="2739" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2718 %and_ln81_361 = and i1 %or_ln81_154, i1 %xor_ln81_310

]]></Node>
<StgValue><ssdm name="and_ln81_361"/></StgValue>
</operation>

<operation id="2740" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2719 %and_ln81_362 = and i1 %tmp_411, i1 %select_ln81_205

]]></Node>
<StgValue><ssdm name="and_ln81_362"/></StgValue>
</operation>

<operation id="2741" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2720 %xor_ln81_311 = xor i1 %and_ln81_362, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_311"/></StgValue>
</operation>

<operation id="2742" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2721 %and_ln81_363 = and i1 %empty_63, i1 %xor_ln81_311

]]></Node>
<StgValue><ssdm name="and_ln81_363"/></StgValue>
</operation>

<operation id="2743" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2722 %or_ln81_155 = or i1 %and_ln81_361, i1 %and_ln81_363

]]></Node>
<StgValue><ssdm name="or_ln81_155"/></StgValue>
</operation>

<operation id="2744" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:2724 %sext_ln81_156 = sext i16 %P_L1_W_0_load_52

]]></Node>
<StgValue><ssdm name="sext_ln81_156"/></StgValue>
</operation>

<operation id="2745" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:2725 %zext_ln81_180 = zext i15 %x_load_52

]]></Node>
<StgValue><ssdm name="zext_ln81_180"/></StgValue>
</operation>

<operation id="2746" st_id="55" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2726 %mul_ln81_52 = mul i31 %sext_ln81_156, i31 %zext_ln81_180

]]></Node>
<StgValue><ssdm name="mul_ln81_52"/></StgValue>
</operation>

<operation id="2747" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2727 %select_ln81_206 = select i1 %and_ln81_361, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_206"/></StgValue>
</operation>

<operation id="2748" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2728 %select_ln81_207 = select i1 %or_ln81_155, i16 %select_ln81_206, i16 %z_o_107

]]></Node>
<StgValue><ssdm name="select_ln81_207"/></StgValue>
</operation>

<operation id="2749" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:2729 %shl_ln81_51 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_207, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_51"/></StgValue>
</operation>

<operation id="2750" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:2730 %sext_ln81_157 = sext i26 %shl_ln81_51

]]></Node>
<StgValue><ssdm name="sext_ln81_157"/></StgValue>
</operation>

<operation id="2751" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:2731 %sext_ln81_158 = sext i31 %mul_ln81_52

]]></Node>
<StgValue><ssdm name="sext_ln81_158"/></StgValue>
</operation>

<operation id="2752" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2732 %add_ln81_104 = add i32 %sext_ln81_157, i32 %sext_ln81_158

]]></Node>
<StgValue><ssdm name="add_ln81_104"/></StgValue>
</operation>

<operation id="2753" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2733 %tmp_415 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_104, i32 31

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="2754" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2734 %z_o_108 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_104, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_108"/></StgValue>
</operation>

<operation id="2755" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2735 %tmp_416 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_52, i32 9

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="2756" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:2736 %trunc_ln81_52 = trunc i31 %mul_ln81_52

]]></Node>
<StgValue><ssdm name="trunc_ln81_52"/></StgValue>
</operation>

<operation id="2757" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:2737 %icmp_ln81_208 = icmp_ne  i9 %trunc_ln81_52, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_208"/></StgValue>
</operation>

<operation id="2758" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2739 %tmp_418 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_104, i32 10

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="2759" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2740 %or_ln81_156 = or i1 %tmp_418, i1 %icmp_ln81_208

]]></Node>
<StgValue><ssdm name="or_ln81_156"/></StgValue>
</operation>

<operation id="2760" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2741 %and_ln81_364 = and i1 %or_ln81_156, i1 %tmp_416

]]></Node>
<StgValue><ssdm name="and_ln81_364"/></StgValue>
</operation>

<operation id="2761" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2742 %zext_ln81_52 = zext i1 %and_ln81_364

]]></Node>
<StgValue><ssdm name="zext_ln81_52"/></StgValue>
</operation>

<operation id="2762" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2743 %z_o_109 = add i16 %z_o_108, i16 %zext_ln81_52

]]></Node>
<StgValue><ssdm name="z_o_109"/></StgValue>
</operation>

<operation id="2763" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2744 %tmp_419 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_109, i32 15

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="2764" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2748 %tmp_421 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_104, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="2765" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:2749 %icmp_ln81_209 = icmp_eq  i5 %tmp_421, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_209"/></StgValue>
</operation>

<operation id="2766" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2750 %tmp_422 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_104, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="2767" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2751 %icmp_ln81_210 = icmp_eq  i6 %tmp_422, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_210"/></StgValue>
</operation>

<operation id="2768" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2752 %icmp_ln81_211 = icmp_eq  i6 %tmp_422, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_211"/></StgValue>
</operation>

<operation id="2769" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2768 %P_L1_W_0_load_53 = load i16 53

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_53"/></StgValue>
</operation>

<operation id="2770" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2813 %P_L1_W_0_load_54 = load i16 54

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_54"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="2771" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:163 %x_load_54 = load i7 %x_addr_54

]]></Node>
<StgValue><ssdm name="x_load_54"/></StgValue>
</operation>

<operation id="2772" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:164 %store_ln67 = store i15 %x_load_54, i15 54

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2773" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:165 %x_addr_55 = getelementptr i15 %x, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="x_addr_55"/></StgValue>
</operation>

<operation id="2774" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:166 %x_load_55 = load i7 %x_addr_55

]]></Node>
<StgValue><ssdm name="x_load_55"/></StgValue>
</operation>

<operation id="2775" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2738 %tmp_417 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_104, i32 25

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="2776" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2745 %xor_ln81_312 = xor i1 %tmp_419, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_312"/></StgValue>
</operation>

<operation id="2777" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2746 %and_ln81_365 = and i1 %tmp_417, i1 %xor_ln81_312

]]></Node>
<StgValue><ssdm name="and_ln81_365"/></StgValue>
</operation>

<operation id="2778" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2747 %tmp_420 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_104, i32 26

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="2779" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2753 %select_ln81_208 = select i1 %and_ln81_365, i1 %icmp_ln81_210, i1 %icmp_ln81_211

]]></Node>
<StgValue><ssdm name="select_ln81_208"/></StgValue>
</operation>

<operation id="2780" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2754 %xor_ln81_313 = xor i1 %tmp_420, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_313"/></StgValue>
</operation>

<operation id="2781" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2755 %and_ln81_366 = and i1 %icmp_ln81_209, i1 %xor_ln81_313

]]></Node>
<StgValue><ssdm name="and_ln81_366"/></StgValue>
</operation>

<operation id="2782" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2756 %select_ln81_209 = select i1 %and_ln81_365, i1 %and_ln81_366, i1 %icmp_ln81_210

]]></Node>
<StgValue><ssdm name="select_ln81_209"/></StgValue>
</operation>

<operation id="2783" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2757 %and_ln81_367 = and i1 %and_ln81_365, i1 %icmp_ln81_210

]]></Node>
<StgValue><ssdm name="and_ln81_367"/></StgValue>
</operation>

<operation id="2784" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2758 %xor_ln81_314 = xor i1 %and_ln81_367, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_314"/></StgValue>
</operation>

<operation id="2785" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2759 %empty_64 = and i1 %tmp_415, i1 %xor_ln81_314

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="2786" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2760 %xor_ln81_315 = xor i1 %select_ln81_208, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_315"/></StgValue>
</operation>

<operation id="2787" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2761 %or_ln81_157 = or i1 %tmp_419, i1 %xor_ln81_315

]]></Node>
<StgValue><ssdm name="or_ln81_157"/></StgValue>
</operation>

<operation id="2788" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2762 %xor_ln81_316 = xor i1 %tmp_415, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_316"/></StgValue>
</operation>

<operation id="2789" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2763 %and_ln81_368 = and i1 %or_ln81_157, i1 %xor_ln81_316

]]></Node>
<StgValue><ssdm name="and_ln81_368"/></StgValue>
</operation>

<operation id="2790" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2764 %and_ln81_369 = and i1 %tmp_419, i1 %select_ln81_209

]]></Node>
<StgValue><ssdm name="and_ln81_369"/></StgValue>
</operation>

<operation id="2791" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2765 %xor_ln81_317 = xor i1 %and_ln81_369, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_317"/></StgValue>
</operation>

<operation id="2792" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2766 %and_ln81_370 = and i1 %empty_64, i1 %xor_ln81_317

]]></Node>
<StgValue><ssdm name="and_ln81_370"/></StgValue>
</operation>

<operation id="2793" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2767 %or_ln81_158 = or i1 %and_ln81_368, i1 %and_ln81_370

]]></Node>
<StgValue><ssdm name="or_ln81_158"/></StgValue>
</operation>

<operation id="2794" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:2769 %sext_ln81_159 = sext i16 %P_L1_W_0_load_53

]]></Node>
<StgValue><ssdm name="sext_ln81_159"/></StgValue>
</operation>

<operation id="2795" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:2770 %zext_ln81_181 = zext i15 %x_load_53

]]></Node>
<StgValue><ssdm name="zext_ln81_181"/></StgValue>
</operation>

<operation id="2796" st_id="56" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2771 %mul_ln81_53 = mul i31 %sext_ln81_159, i31 %zext_ln81_181

]]></Node>
<StgValue><ssdm name="mul_ln81_53"/></StgValue>
</operation>

<operation id="2797" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2772 %select_ln81_210 = select i1 %and_ln81_368, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_210"/></StgValue>
</operation>

<operation id="2798" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2773 %select_ln81_211 = select i1 %or_ln81_158, i16 %select_ln81_210, i16 %z_o_109

]]></Node>
<StgValue><ssdm name="select_ln81_211"/></StgValue>
</operation>

<operation id="2799" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:2774 %shl_ln81_52 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_211, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_52"/></StgValue>
</operation>

<operation id="2800" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:2775 %sext_ln81_160 = sext i26 %shl_ln81_52

]]></Node>
<StgValue><ssdm name="sext_ln81_160"/></StgValue>
</operation>

<operation id="2801" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:2776 %sext_ln81_161 = sext i31 %mul_ln81_53

]]></Node>
<StgValue><ssdm name="sext_ln81_161"/></StgValue>
</operation>

<operation id="2802" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2777 %add_ln81_106 = add i32 %sext_ln81_160, i32 %sext_ln81_161

]]></Node>
<StgValue><ssdm name="add_ln81_106"/></StgValue>
</operation>

<operation id="2803" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2778 %tmp_423 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_106, i32 31

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="2804" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2779 %z_o_110 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_106, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_110"/></StgValue>
</operation>

<operation id="2805" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2780 %tmp_424 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_53, i32 9

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="2806" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:2781 %trunc_ln81_53 = trunc i31 %mul_ln81_53

]]></Node>
<StgValue><ssdm name="trunc_ln81_53"/></StgValue>
</operation>

<operation id="2807" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:2782 %icmp_ln81_212 = icmp_ne  i9 %trunc_ln81_53, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_212"/></StgValue>
</operation>

<operation id="2808" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2784 %tmp_426 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_106, i32 10

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="2809" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2785 %or_ln81_159 = or i1 %tmp_426, i1 %icmp_ln81_212

]]></Node>
<StgValue><ssdm name="or_ln81_159"/></StgValue>
</operation>

<operation id="2810" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2786 %and_ln81_371 = and i1 %or_ln81_159, i1 %tmp_424

]]></Node>
<StgValue><ssdm name="and_ln81_371"/></StgValue>
</operation>

<operation id="2811" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2787 %zext_ln81_53 = zext i1 %and_ln81_371

]]></Node>
<StgValue><ssdm name="zext_ln81_53"/></StgValue>
</operation>

<operation id="2812" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2788 %z_o_111 = add i16 %z_o_110, i16 %zext_ln81_53

]]></Node>
<StgValue><ssdm name="z_o_111"/></StgValue>
</operation>

<operation id="2813" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2789 %tmp_427 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_111, i32 15

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2814" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2793 %tmp_429 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_106, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="2815" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:2794 %icmp_ln81_213 = icmp_eq  i5 %tmp_429, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_213"/></StgValue>
</operation>

<operation id="2816" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2795 %tmp_430 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_106, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="2817" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2796 %icmp_ln81_214 = icmp_eq  i6 %tmp_430, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_214"/></StgValue>
</operation>

<operation id="2818" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2797 %icmp_ln81_215 = icmp_eq  i6 %tmp_430, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_215"/></StgValue>
</operation>

<operation id="2819" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2813 %P_L1_W_0_load_54 = load i16 54

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_54"/></StgValue>
</operation>

<operation id="2820" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2858 %P_L1_W_0_load_55 = load i16 55

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_55"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="2821" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:166 %x_load_55 = load i7 %x_addr_55

]]></Node>
<StgValue><ssdm name="x_load_55"/></StgValue>
</operation>

<operation id="2822" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:167 %store_ln67 = store i15 %x_load_55, i15 55

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2823" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:168 %x_addr_56 = getelementptr i15 %x, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="x_addr_56"/></StgValue>
</operation>

<operation id="2824" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:169 %x_load_56 = load i7 %x_addr_56

]]></Node>
<StgValue><ssdm name="x_load_56"/></StgValue>
</operation>

<operation id="2825" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2783 %tmp_425 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_106, i32 25

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="2826" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2790 %xor_ln81_318 = xor i1 %tmp_427, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_318"/></StgValue>
</operation>

<operation id="2827" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2791 %and_ln81_372 = and i1 %tmp_425, i1 %xor_ln81_318

]]></Node>
<StgValue><ssdm name="and_ln81_372"/></StgValue>
</operation>

<operation id="2828" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2792 %tmp_428 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_106, i32 26

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="2829" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2798 %select_ln81_212 = select i1 %and_ln81_372, i1 %icmp_ln81_214, i1 %icmp_ln81_215

]]></Node>
<StgValue><ssdm name="select_ln81_212"/></StgValue>
</operation>

<operation id="2830" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2799 %xor_ln81_319 = xor i1 %tmp_428, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_319"/></StgValue>
</operation>

<operation id="2831" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2800 %and_ln81_373 = and i1 %icmp_ln81_213, i1 %xor_ln81_319

]]></Node>
<StgValue><ssdm name="and_ln81_373"/></StgValue>
</operation>

<operation id="2832" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2801 %select_ln81_213 = select i1 %and_ln81_372, i1 %and_ln81_373, i1 %icmp_ln81_214

]]></Node>
<StgValue><ssdm name="select_ln81_213"/></StgValue>
</operation>

<operation id="2833" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2802 %and_ln81_374 = and i1 %and_ln81_372, i1 %icmp_ln81_214

]]></Node>
<StgValue><ssdm name="and_ln81_374"/></StgValue>
</operation>

<operation id="2834" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2803 %xor_ln81_320 = xor i1 %and_ln81_374, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_320"/></StgValue>
</operation>

<operation id="2835" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2804 %empty_65 = and i1 %tmp_423, i1 %xor_ln81_320

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="2836" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2805 %xor_ln81_321 = xor i1 %select_ln81_212, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_321"/></StgValue>
</operation>

<operation id="2837" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2806 %or_ln81_160 = or i1 %tmp_427, i1 %xor_ln81_321

]]></Node>
<StgValue><ssdm name="or_ln81_160"/></StgValue>
</operation>

<operation id="2838" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2807 %xor_ln81_322 = xor i1 %tmp_423, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_322"/></StgValue>
</operation>

<operation id="2839" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2808 %and_ln81_375 = and i1 %or_ln81_160, i1 %xor_ln81_322

]]></Node>
<StgValue><ssdm name="and_ln81_375"/></StgValue>
</operation>

<operation id="2840" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2809 %and_ln81_376 = and i1 %tmp_427, i1 %select_ln81_213

]]></Node>
<StgValue><ssdm name="and_ln81_376"/></StgValue>
</operation>

<operation id="2841" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2810 %xor_ln81_323 = xor i1 %and_ln81_376, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_323"/></StgValue>
</operation>

<operation id="2842" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2811 %and_ln81_377 = and i1 %empty_65, i1 %xor_ln81_323

]]></Node>
<StgValue><ssdm name="and_ln81_377"/></StgValue>
</operation>

<operation id="2843" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2812 %or_ln81_161 = or i1 %and_ln81_375, i1 %and_ln81_377

]]></Node>
<StgValue><ssdm name="or_ln81_161"/></StgValue>
</operation>

<operation id="2844" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:2814 %sext_ln81_162 = sext i16 %P_L1_W_0_load_54

]]></Node>
<StgValue><ssdm name="sext_ln81_162"/></StgValue>
</operation>

<operation id="2845" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:2815 %zext_ln81_182 = zext i15 %x_load_54

]]></Node>
<StgValue><ssdm name="zext_ln81_182"/></StgValue>
</operation>

<operation id="2846" st_id="57" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2816 %mul_ln81_54 = mul i31 %sext_ln81_162, i31 %zext_ln81_182

]]></Node>
<StgValue><ssdm name="mul_ln81_54"/></StgValue>
</operation>

<operation id="2847" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2817 %select_ln81_214 = select i1 %and_ln81_375, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_214"/></StgValue>
</operation>

<operation id="2848" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2818 %select_ln81_215 = select i1 %or_ln81_161, i16 %select_ln81_214, i16 %z_o_111

]]></Node>
<StgValue><ssdm name="select_ln81_215"/></StgValue>
</operation>

<operation id="2849" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:2819 %shl_ln81_53 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_215, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_53"/></StgValue>
</operation>

<operation id="2850" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:2820 %sext_ln81_163 = sext i26 %shl_ln81_53

]]></Node>
<StgValue><ssdm name="sext_ln81_163"/></StgValue>
</operation>

<operation id="2851" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:2821 %sext_ln81_164 = sext i31 %mul_ln81_54

]]></Node>
<StgValue><ssdm name="sext_ln81_164"/></StgValue>
</operation>

<operation id="2852" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2822 %add_ln81_108 = add i32 %sext_ln81_163, i32 %sext_ln81_164

]]></Node>
<StgValue><ssdm name="add_ln81_108"/></StgValue>
</operation>

<operation id="2853" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2823 %tmp_431 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_108, i32 31

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="2854" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2824 %z_o_112 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_108, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_112"/></StgValue>
</operation>

<operation id="2855" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2825 %tmp_432 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_54, i32 9

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="2856" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:2826 %trunc_ln81_54 = trunc i31 %mul_ln81_54

]]></Node>
<StgValue><ssdm name="trunc_ln81_54"/></StgValue>
</operation>

<operation id="2857" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:2827 %icmp_ln81_216 = icmp_ne  i9 %trunc_ln81_54, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_216"/></StgValue>
</operation>

<operation id="2858" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2829 %tmp_434 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_108, i32 10

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="2859" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2830 %or_ln81_162 = or i1 %tmp_434, i1 %icmp_ln81_216

]]></Node>
<StgValue><ssdm name="or_ln81_162"/></StgValue>
</operation>

<operation id="2860" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2831 %and_ln81_378 = and i1 %or_ln81_162, i1 %tmp_432

]]></Node>
<StgValue><ssdm name="and_ln81_378"/></StgValue>
</operation>

<operation id="2861" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2832 %zext_ln81_54 = zext i1 %and_ln81_378

]]></Node>
<StgValue><ssdm name="zext_ln81_54"/></StgValue>
</operation>

<operation id="2862" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2833 %z_o_113 = add i16 %z_o_112, i16 %zext_ln81_54

]]></Node>
<StgValue><ssdm name="z_o_113"/></StgValue>
</operation>

<operation id="2863" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2834 %tmp_435 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_113, i32 15

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="2864" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2838 %tmp_437 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_108, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="2865" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:2839 %icmp_ln81_217 = icmp_eq  i5 %tmp_437, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_217"/></StgValue>
</operation>

<operation id="2866" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2840 %tmp_438 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_108, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="2867" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2841 %icmp_ln81_218 = icmp_eq  i6 %tmp_438, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_218"/></StgValue>
</operation>

<operation id="2868" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2842 %icmp_ln81_219 = icmp_eq  i6 %tmp_438, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_219"/></StgValue>
</operation>

<operation id="2869" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2858 %P_L1_W_0_load_55 = load i16 55

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_55"/></StgValue>
</operation>

<operation id="2870" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2903 %P_L1_W_0_load_56 = load i16 56

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_56"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="2871" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:169 %x_load_56 = load i7 %x_addr_56

]]></Node>
<StgValue><ssdm name="x_load_56"/></StgValue>
</operation>

<operation id="2872" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:170 %store_ln67 = store i15 %x_load_56, i15 56

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2873" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:171 %x_addr_57 = getelementptr i15 %x, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="x_addr_57"/></StgValue>
</operation>

<operation id="2874" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:172 %x_load_57 = load i7 %x_addr_57

]]></Node>
<StgValue><ssdm name="x_load_57"/></StgValue>
</operation>

<operation id="2875" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2828 %tmp_433 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_108, i32 25

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="2876" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2835 %xor_ln81_324 = xor i1 %tmp_435, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_324"/></StgValue>
</operation>

<operation id="2877" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2836 %and_ln81_379 = and i1 %tmp_433, i1 %xor_ln81_324

]]></Node>
<StgValue><ssdm name="and_ln81_379"/></StgValue>
</operation>

<operation id="2878" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2837 %tmp_436 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_108, i32 26

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="2879" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2843 %select_ln81_216 = select i1 %and_ln81_379, i1 %icmp_ln81_218, i1 %icmp_ln81_219

]]></Node>
<StgValue><ssdm name="select_ln81_216"/></StgValue>
</operation>

<operation id="2880" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2844 %xor_ln81_325 = xor i1 %tmp_436, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_325"/></StgValue>
</operation>

<operation id="2881" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2845 %and_ln81_380 = and i1 %icmp_ln81_217, i1 %xor_ln81_325

]]></Node>
<StgValue><ssdm name="and_ln81_380"/></StgValue>
</operation>

<operation id="2882" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2846 %select_ln81_217 = select i1 %and_ln81_379, i1 %and_ln81_380, i1 %icmp_ln81_218

]]></Node>
<StgValue><ssdm name="select_ln81_217"/></StgValue>
</operation>

<operation id="2883" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2847 %and_ln81_381 = and i1 %and_ln81_379, i1 %icmp_ln81_218

]]></Node>
<StgValue><ssdm name="and_ln81_381"/></StgValue>
</operation>

<operation id="2884" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2848 %xor_ln81_326 = xor i1 %and_ln81_381, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_326"/></StgValue>
</operation>

<operation id="2885" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2849 %empty_66 = and i1 %tmp_431, i1 %xor_ln81_326

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="2886" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2850 %xor_ln81_327 = xor i1 %select_ln81_216, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_327"/></StgValue>
</operation>

<operation id="2887" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2851 %or_ln81_163 = or i1 %tmp_435, i1 %xor_ln81_327

]]></Node>
<StgValue><ssdm name="or_ln81_163"/></StgValue>
</operation>

<operation id="2888" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2852 %xor_ln81_328 = xor i1 %tmp_431, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_328"/></StgValue>
</operation>

<operation id="2889" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2853 %and_ln81_382 = and i1 %or_ln81_163, i1 %xor_ln81_328

]]></Node>
<StgValue><ssdm name="and_ln81_382"/></StgValue>
</operation>

<operation id="2890" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2854 %and_ln81_383 = and i1 %tmp_435, i1 %select_ln81_217

]]></Node>
<StgValue><ssdm name="and_ln81_383"/></StgValue>
</operation>

<operation id="2891" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2855 %xor_ln81_329 = xor i1 %and_ln81_383, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_329"/></StgValue>
</operation>

<operation id="2892" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2856 %and_ln81_384 = and i1 %empty_66, i1 %xor_ln81_329

]]></Node>
<StgValue><ssdm name="and_ln81_384"/></StgValue>
</operation>

<operation id="2893" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2857 %or_ln81_164 = or i1 %and_ln81_382, i1 %and_ln81_384

]]></Node>
<StgValue><ssdm name="or_ln81_164"/></StgValue>
</operation>

<operation id="2894" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:2859 %sext_ln81_165 = sext i16 %P_L1_W_0_load_55

]]></Node>
<StgValue><ssdm name="sext_ln81_165"/></StgValue>
</operation>

<operation id="2895" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:2860 %zext_ln81_183 = zext i15 %x_load_55

]]></Node>
<StgValue><ssdm name="zext_ln81_183"/></StgValue>
</operation>

<operation id="2896" st_id="58" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2861 %mul_ln81_55 = mul i31 %sext_ln81_165, i31 %zext_ln81_183

]]></Node>
<StgValue><ssdm name="mul_ln81_55"/></StgValue>
</operation>

<operation id="2897" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2862 %select_ln81_218 = select i1 %and_ln81_382, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_218"/></StgValue>
</operation>

<operation id="2898" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2863 %select_ln81_219 = select i1 %or_ln81_164, i16 %select_ln81_218, i16 %z_o_113

]]></Node>
<StgValue><ssdm name="select_ln81_219"/></StgValue>
</operation>

<operation id="2899" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:2864 %shl_ln81_54 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_219, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_54"/></StgValue>
</operation>

<operation id="2900" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:2865 %sext_ln81_166 = sext i26 %shl_ln81_54

]]></Node>
<StgValue><ssdm name="sext_ln81_166"/></StgValue>
</operation>

<operation id="2901" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:2866 %sext_ln81_167 = sext i31 %mul_ln81_55

]]></Node>
<StgValue><ssdm name="sext_ln81_167"/></StgValue>
</operation>

<operation id="2902" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2867 %add_ln81_110 = add i32 %sext_ln81_166, i32 %sext_ln81_167

]]></Node>
<StgValue><ssdm name="add_ln81_110"/></StgValue>
</operation>

<operation id="2903" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2868 %tmp_439 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_110, i32 31

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2904" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2869 %z_o_114 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_110, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_114"/></StgValue>
</operation>

<operation id="2905" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2870 %tmp_440 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_55, i32 9

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="2906" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:2871 %trunc_ln81_55 = trunc i31 %mul_ln81_55

]]></Node>
<StgValue><ssdm name="trunc_ln81_55"/></StgValue>
</operation>

<operation id="2907" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:2872 %icmp_ln81_220 = icmp_ne  i9 %trunc_ln81_55, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_220"/></StgValue>
</operation>

<operation id="2908" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2874 %tmp_442 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_110, i32 10

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="2909" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2875 %or_ln81_165 = or i1 %tmp_442, i1 %icmp_ln81_220

]]></Node>
<StgValue><ssdm name="or_ln81_165"/></StgValue>
</operation>

<operation id="2910" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2876 %and_ln81_385 = and i1 %or_ln81_165, i1 %tmp_440

]]></Node>
<StgValue><ssdm name="and_ln81_385"/></StgValue>
</operation>

<operation id="2911" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2877 %zext_ln81_55 = zext i1 %and_ln81_385

]]></Node>
<StgValue><ssdm name="zext_ln81_55"/></StgValue>
</operation>

<operation id="2912" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2878 %z_o_115 = add i16 %z_o_114, i16 %zext_ln81_55

]]></Node>
<StgValue><ssdm name="z_o_115"/></StgValue>
</operation>

<operation id="2913" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2879 %tmp_443 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_115, i32 15

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="2914" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2883 %tmp_445 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_110, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2915" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:2884 %icmp_ln81_221 = icmp_eq  i5 %tmp_445, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_221"/></StgValue>
</operation>

<operation id="2916" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2885 %tmp_446 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_110, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="2917" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2886 %icmp_ln81_222 = icmp_eq  i6 %tmp_446, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_222"/></StgValue>
</operation>

<operation id="2918" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2887 %icmp_ln81_223 = icmp_eq  i6 %tmp_446, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_223"/></StgValue>
</operation>

<operation id="2919" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2903 %P_L1_W_0_load_56 = load i16 56

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_56"/></StgValue>
</operation>

<operation id="2920" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2948 %P_L1_W_0_load_57 = load i16 57

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_57"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="2921" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:172 %x_load_57 = load i7 %x_addr_57

]]></Node>
<StgValue><ssdm name="x_load_57"/></StgValue>
</operation>

<operation id="2922" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:173 %store_ln67 = store i15 %x_load_57, i15 57

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2923" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:174 %x_addr_58 = getelementptr i15 %x, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="x_addr_58"/></StgValue>
</operation>

<operation id="2924" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:175 %x_load_58 = load i7 %x_addr_58

]]></Node>
<StgValue><ssdm name="x_load_58"/></StgValue>
</operation>

<operation id="2925" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2873 %tmp_441 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_110, i32 25

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="2926" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2880 %xor_ln81_330 = xor i1 %tmp_443, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_330"/></StgValue>
</operation>

<operation id="2927" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2881 %and_ln81_386 = and i1 %tmp_441, i1 %xor_ln81_330

]]></Node>
<StgValue><ssdm name="and_ln81_386"/></StgValue>
</operation>

<operation id="2928" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2882 %tmp_444 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_110, i32 26

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="2929" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2888 %select_ln81_220 = select i1 %and_ln81_386, i1 %icmp_ln81_222, i1 %icmp_ln81_223

]]></Node>
<StgValue><ssdm name="select_ln81_220"/></StgValue>
</operation>

<operation id="2930" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2889 %xor_ln81_331 = xor i1 %tmp_444, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_331"/></StgValue>
</operation>

<operation id="2931" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2890 %and_ln81_387 = and i1 %icmp_ln81_221, i1 %xor_ln81_331

]]></Node>
<StgValue><ssdm name="and_ln81_387"/></StgValue>
</operation>

<operation id="2932" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2891 %select_ln81_221 = select i1 %and_ln81_386, i1 %and_ln81_387, i1 %icmp_ln81_222

]]></Node>
<StgValue><ssdm name="select_ln81_221"/></StgValue>
</operation>

<operation id="2933" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2892 %and_ln81_388 = and i1 %and_ln81_386, i1 %icmp_ln81_222

]]></Node>
<StgValue><ssdm name="and_ln81_388"/></StgValue>
</operation>

<operation id="2934" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2893 %xor_ln81_332 = xor i1 %and_ln81_388, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_332"/></StgValue>
</operation>

<operation id="2935" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2894 %empty_67 = and i1 %tmp_439, i1 %xor_ln81_332

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="2936" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2895 %xor_ln81_333 = xor i1 %select_ln81_220, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_333"/></StgValue>
</operation>

<operation id="2937" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2896 %or_ln81_166 = or i1 %tmp_443, i1 %xor_ln81_333

]]></Node>
<StgValue><ssdm name="or_ln81_166"/></StgValue>
</operation>

<operation id="2938" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2897 %xor_ln81_334 = xor i1 %tmp_439, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_334"/></StgValue>
</operation>

<operation id="2939" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2898 %and_ln81_389 = and i1 %or_ln81_166, i1 %xor_ln81_334

]]></Node>
<StgValue><ssdm name="and_ln81_389"/></StgValue>
</operation>

<operation id="2940" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2899 %and_ln81_390 = and i1 %tmp_443, i1 %select_ln81_221

]]></Node>
<StgValue><ssdm name="and_ln81_390"/></StgValue>
</operation>

<operation id="2941" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2900 %xor_ln81_335 = xor i1 %and_ln81_390, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_335"/></StgValue>
</operation>

<operation id="2942" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2901 %and_ln81_391 = and i1 %empty_67, i1 %xor_ln81_335

]]></Node>
<StgValue><ssdm name="and_ln81_391"/></StgValue>
</operation>

<operation id="2943" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2902 %or_ln81_167 = or i1 %and_ln81_389, i1 %and_ln81_391

]]></Node>
<StgValue><ssdm name="or_ln81_167"/></StgValue>
</operation>

<operation id="2944" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:2904 %sext_ln81_168 = sext i16 %P_L1_W_0_load_56

]]></Node>
<StgValue><ssdm name="sext_ln81_168"/></StgValue>
</operation>

<operation id="2945" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:2905 %zext_ln81_184 = zext i15 %x_load_56

]]></Node>
<StgValue><ssdm name="zext_ln81_184"/></StgValue>
</operation>

<operation id="2946" st_id="59" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2906 %mul_ln81_56 = mul i31 %sext_ln81_168, i31 %zext_ln81_184

]]></Node>
<StgValue><ssdm name="mul_ln81_56"/></StgValue>
</operation>

<operation id="2947" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2907 %select_ln81_222 = select i1 %and_ln81_389, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_222"/></StgValue>
</operation>

<operation id="2948" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2908 %select_ln81_223 = select i1 %or_ln81_167, i16 %select_ln81_222, i16 %z_o_115

]]></Node>
<StgValue><ssdm name="select_ln81_223"/></StgValue>
</operation>

<operation id="2949" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:2909 %shl_ln81_55 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_223, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_55"/></StgValue>
</operation>

<operation id="2950" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:2910 %sext_ln81_169 = sext i26 %shl_ln81_55

]]></Node>
<StgValue><ssdm name="sext_ln81_169"/></StgValue>
</operation>

<operation id="2951" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:2911 %sext_ln81_170 = sext i31 %mul_ln81_56

]]></Node>
<StgValue><ssdm name="sext_ln81_170"/></StgValue>
</operation>

<operation id="2952" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2912 %add_ln81_112 = add i32 %sext_ln81_169, i32 %sext_ln81_170

]]></Node>
<StgValue><ssdm name="add_ln81_112"/></StgValue>
</operation>

<operation id="2953" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2913 %tmp_447 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_112, i32 31

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="2954" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2914 %z_o_116 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_112, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_116"/></StgValue>
</operation>

<operation id="2955" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2915 %tmp_448 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_56, i32 9

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2956" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:2916 %trunc_ln81_56 = trunc i31 %mul_ln81_56

]]></Node>
<StgValue><ssdm name="trunc_ln81_56"/></StgValue>
</operation>

<operation id="2957" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:2917 %icmp_ln81_224 = icmp_ne  i9 %trunc_ln81_56, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_224"/></StgValue>
</operation>

<operation id="2958" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2919 %tmp_450 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_112, i32 10

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="2959" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2920 %or_ln81_168 = or i1 %tmp_450, i1 %icmp_ln81_224

]]></Node>
<StgValue><ssdm name="or_ln81_168"/></StgValue>
</operation>

<operation id="2960" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2921 %and_ln81_392 = and i1 %or_ln81_168, i1 %tmp_448

]]></Node>
<StgValue><ssdm name="and_ln81_392"/></StgValue>
</operation>

<operation id="2961" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2922 %zext_ln81_56 = zext i1 %and_ln81_392

]]></Node>
<StgValue><ssdm name="zext_ln81_56"/></StgValue>
</operation>

<operation id="2962" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2923 %z_o_117 = add i16 %z_o_116, i16 %zext_ln81_56

]]></Node>
<StgValue><ssdm name="z_o_117"/></StgValue>
</operation>

<operation id="2963" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2924 %tmp_451 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_117, i32 15

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="2964" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2928 %tmp_453 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_112, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="2965" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:2929 %icmp_ln81_225 = icmp_eq  i5 %tmp_453, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_225"/></StgValue>
</operation>

<operation id="2966" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2930 %tmp_454 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_112, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="2967" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2931 %icmp_ln81_226 = icmp_eq  i6 %tmp_454, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_226"/></StgValue>
</operation>

<operation id="2968" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2932 %icmp_ln81_227 = icmp_eq  i6 %tmp_454, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_227"/></StgValue>
</operation>

<operation id="2969" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2948 %P_L1_W_0_load_57 = load i16 57

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_57"/></StgValue>
</operation>

<operation id="2970" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2993 %P_L1_W_0_load_58 = load i16 58

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_58"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="2971" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:175 %x_load_58 = load i7 %x_addr_58

]]></Node>
<StgValue><ssdm name="x_load_58"/></StgValue>
</operation>

<operation id="2972" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:176 %store_ln67 = store i15 %x_load_58, i15 58

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="2973" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:177 %x_addr_59 = getelementptr i15 %x, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="x_addr_59"/></StgValue>
</operation>

<operation id="2974" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:178 %x_load_59 = load i7 %x_addr_59

]]></Node>
<StgValue><ssdm name="x_load_59"/></StgValue>
</operation>

<operation id="2975" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2918 %tmp_449 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_112, i32 25

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="2976" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2925 %xor_ln81_336 = xor i1 %tmp_451, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_336"/></StgValue>
</operation>

<operation id="2977" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2926 %and_ln81_393 = and i1 %tmp_449, i1 %xor_ln81_336

]]></Node>
<StgValue><ssdm name="and_ln81_393"/></StgValue>
</operation>

<operation id="2978" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2927 %tmp_452 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_112, i32 26

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="2979" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2933 %select_ln81_224 = select i1 %and_ln81_393, i1 %icmp_ln81_226, i1 %icmp_ln81_227

]]></Node>
<StgValue><ssdm name="select_ln81_224"/></StgValue>
</operation>

<operation id="2980" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2934 %xor_ln81_337 = xor i1 %tmp_452, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_337"/></StgValue>
</operation>

<operation id="2981" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2935 %and_ln81_394 = and i1 %icmp_ln81_225, i1 %xor_ln81_337

]]></Node>
<StgValue><ssdm name="and_ln81_394"/></StgValue>
</operation>

<operation id="2982" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2936 %select_ln81_225 = select i1 %and_ln81_393, i1 %and_ln81_394, i1 %icmp_ln81_226

]]></Node>
<StgValue><ssdm name="select_ln81_225"/></StgValue>
</operation>

<operation id="2983" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2937 %and_ln81_395 = and i1 %and_ln81_393, i1 %icmp_ln81_226

]]></Node>
<StgValue><ssdm name="and_ln81_395"/></StgValue>
</operation>

<operation id="2984" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2938 %xor_ln81_338 = xor i1 %and_ln81_395, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_338"/></StgValue>
</operation>

<operation id="2985" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2939 %empty_68 = and i1 %tmp_447, i1 %xor_ln81_338

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="2986" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2940 %xor_ln81_339 = xor i1 %select_ln81_224, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_339"/></StgValue>
</operation>

<operation id="2987" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2941 %or_ln81_169 = or i1 %tmp_451, i1 %xor_ln81_339

]]></Node>
<StgValue><ssdm name="or_ln81_169"/></StgValue>
</operation>

<operation id="2988" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2942 %xor_ln81_340 = xor i1 %tmp_447, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_340"/></StgValue>
</operation>

<operation id="2989" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2943 %and_ln81_396 = and i1 %or_ln81_169, i1 %xor_ln81_340

]]></Node>
<StgValue><ssdm name="and_ln81_396"/></StgValue>
</operation>

<operation id="2990" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2944 %and_ln81_397 = and i1 %tmp_451, i1 %select_ln81_225

]]></Node>
<StgValue><ssdm name="and_ln81_397"/></StgValue>
</operation>

<operation id="2991" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2945 %xor_ln81_341 = xor i1 %and_ln81_397, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_341"/></StgValue>
</operation>

<operation id="2992" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2946 %and_ln81_398 = and i1 %empty_68, i1 %xor_ln81_341

]]></Node>
<StgValue><ssdm name="and_ln81_398"/></StgValue>
</operation>

<operation id="2993" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2947 %or_ln81_170 = or i1 %and_ln81_396, i1 %and_ln81_398

]]></Node>
<StgValue><ssdm name="or_ln81_170"/></StgValue>
</operation>

<operation id="2994" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:2949 %sext_ln81_171 = sext i16 %P_L1_W_0_load_57

]]></Node>
<StgValue><ssdm name="sext_ln81_171"/></StgValue>
</operation>

<operation id="2995" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:2950 %zext_ln81_185 = zext i15 %x_load_57

]]></Node>
<StgValue><ssdm name="zext_ln81_185"/></StgValue>
</operation>

<operation id="2996" st_id="60" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2951 %mul_ln81_57 = mul i31 %sext_ln81_171, i31 %zext_ln81_185

]]></Node>
<StgValue><ssdm name="mul_ln81_57"/></StgValue>
</operation>

<operation id="2997" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2952 %select_ln81_226 = select i1 %and_ln81_396, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_226"/></StgValue>
</operation>

<operation id="2998" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2953 %select_ln81_227 = select i1 %or_ln81_170, i16 %select_ln81_226, i16 %z_o_117

]]></Node>
<StgValue><ssdm name="select_ln81_227"/></StgValue>
</operation>

<operation id="2999" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:2954 %shl_ln81_56 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_227, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_56"/></StgValue>
</operation>

<operation id="3000" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:2955 %sext_ln81_172 = sext i26 %shl_ln81_56

]]></Node>
<StgValue><ssdm name="sext_ln81_172"/></StgValue>
</operation>

<operation id="3001" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:2956 %sext_ln81_173 = sext i31 %mul_ln81_57

]]></Node>
<StgValue><ssdm name="sext_ln81_173"/></StgValue>
</operation>

<operation id="3002" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2957 %add_ln81_114 = add i32 %sext_ln81_172, i32 %sext_ln81_173

]]></Node>
<StgValue><ssdm name="add_ln81_114"/></StgValue>
</operation>

<operation id="3003" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2958 %tmp_455 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_114, i32 31

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="3004" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2959 %z_o_118 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_114, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_118"/></StgValue>
</operation>

<operation id="3005" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:2960 %tmp_456 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_57, i32 9

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="3006" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:2961 %trunc_ln81_57 = trunc i31 %mul_ln81_57

]]></Node>
<StgValue><ssdm name="trunc_ln81_57"/></StgValue>
</operation>

<operation id="3007" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:2962 %icmp_ln81_228 = icmp_ne  i9 %trunc_ln81_57, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_228"/></StgValue>
</operation>

<operation id="3008" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2964 %tmp_458 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_114, i32 10

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="3009" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2965 %or_ln81_171 = or i1 %tmp_458, i1 %icmp_ln81_228

]]></Node>
<StgValue><ssdm name="or_ln81_171"/></StgValue>
</operation>

<operation id="3010" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2966 %and_ln81_399 = and i1 %or_ln81_171, i1 %tmp_456

]]></Node>
<StgValue><ssdm name="and_ln81_399"/></StgValue>
</operation>

<operation id="3011" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:2967 %zext_ln81_57 = zext i1 %and_ln81_399

]]></Node>
<StgValue><ssdm name="zext_ln81_57"/></StgValue>
</operation>

<operation id="3012" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2968 %z_o_119 = add i16 %z_o_118, i16 %zext_ln81_57

]]></Node>
<StgValue><ssdm name="z_o_119"/></StgValue>
</operation>

<operation id="3013" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:2969 %tmp_459 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_119, i32 15

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="3014" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2973 %tmp_461 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_114, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="3015" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:2974 %icmp_ln81_229 = icmp_eq  i5 %tmp_461, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_229"/></StgValue>
</operation>

<operation id="3016" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2975 %tmp_462 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_114, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="3017" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2976 %icmp_ln81_230 = icmp_eq  i6 %tmp_462, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_230"/></StgValue>
</operation>

<operation id="3018" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2977 %icmp_ln81_231 = icmp_eq  i6 %tmp_462, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_231"/></StgValue>
</operation>

<operation id="3019" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:2993 %P_L1_W_0_load_58 = load i16 58

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_58"/></StgValue>
</operation>

<operation id="3020" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3038 %P_L1_W_0_load_59 = load i16 59

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_59"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="3021" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:178 %x_load_59 = load i7 %x_addr_59

]]></Node>
<StgValue><ssdm name="x_load_59"/></StgValue>
</operation>

<operation id="3022" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:179 %store_ln67 = store i15 %x_load_59, i15 59

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="3023" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:180 %x_addr_60 = getelementptr i15 %x, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="x_addr_60"/></StgValue>
</operation>

<operation id="3024" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:181 %x_load_60 = load i7 %x_addr_60

]]></Node>
<StgValue><ssdm name="x_load_60"/></StgValue>
</operation>

<operation id="3025" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2963 %tmp_457 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_114, i32 25

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="3026" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2970 %xor_ln81_342 = xor i1 %tmp_459, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_342"/></StgValue>
</operation>

<operation id="3027" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2971 %and_ln81_400 = and i1 %tmp_457, i1 %xor_ln81_342

]]></Node>
<StgValue><ssdm name="and_ln81_400"/></StgValue>
</operation>

<operation id="3028" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2972 %tmp_460 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_114, i32 26

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="3029" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2978 %select_ln81_228 = select i1 %and_ln81_400, i1 %icmp_ln81_230, i1 %icmp_ln81_231

]]></Node>
<StgValue><ssdm name="select_ln81_228"/></StgValue>
</operation>

<operation id="3030" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2979 %xor_ln81_343 = xor i1 %tmp_460, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_343"/></StgValue>
</operation>

<operation id="3031" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2980 %and_ln81_401 = and i1 %icmp_ln81_229, i1 %xor_ln81_343

]]></Node>
<StgValue><ssdm name="and_ln81_401"/></StgValue>
</operation>

<operation id="3032" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:2981 %select_ln81_229 = select i1 %and_ln81_400, i1 %and_ln81_401, i1 %icmp_ln81_230

]]></Node>
<StgValue><ssdm name="select_ln81_229"/></StgValue>
</operation>

<operation id="3033" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2982 %and_ln81_402 = and i1 %and_ln81_400, i1 %icmp_ln81_230

]]></Node>
<StgValue><ssdm name="and_ln81_402"/></StgValue>
</operation>

<operation id="3034" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2983 %xor_ln81_344 = xor i1 %and_ln81_402, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_344"/></StgValue>
</operation>

<operation id="3035" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2984 %empty_69 = and i1 %tmp_455, i1 %xor_ln81_344

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="3036" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2985 %xor_ln81_345 = xor i1 %select_ln81_228, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_345"/></StgValue>
</operation>

<operation id="3037" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2986 %or_ln81_172 = or i1 %tmp_459, i1 %xor_ln81_345

]]></Node>
<StgValue><ssdm name="or_ln81_172"/></StgValue>
</operation>

<operation id="3038" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2987 %xor_ln81_346 = xor i1 %tmp_455, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_346"/></StgValue>
</operation>

<operation id="3039" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2988 %and_ln81_403 = and i1 %or_ln81_172, i1 %xor_ln81_346

]]></Node>
<StgValue><ssdm name="and_ln81_403"/></StgValue>
</operation>

<operation id="3040" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2989 %and_ln81_404 = and i1 %tmp_459, i1 %select_ln81_229

]]></Node>
<StgValue><ssdm name="and_ln81_404"/></StgValue>
</operation>

<operation id="3041" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2990 %xor_ln81_347 = xor i1 %and_ln81_404, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_347"/></StgValue>
</operation>

<operation id="3042" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2991 %and_ln81_405 = and i1 %empty_69, i1 %xor_ln81_347

]]></Node>
<StgValue><ssdm name="and_ln81_405"/></StgValue>
</operation>

<operation id="3043" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:2992 %or_ln81_173 = or i1 %and_ln81_403, i1 %and_ln81_405

]]></Node>
<StgValue><ssdm name="or_ln81_173"/></StgValue>
</operation>

<operation id="3044" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:2994 %sext_ln81_174 = sext i16 %P_L1_W_0_load_58

]]></Node>
<StgValue><ssdm name="sext_ln81_174"/></StgValue>
</operation>

<operation id="3045" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:2995 %zext_ln81_186 = zext i15 %x_load_58

]]></Node>
<StgValue><ssdm name="zext_ln81_186"/></StgValue>
</operation>

<operation id="3046" st_id="61" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:2996 %mul_ln81_58 = mul i31 %sext_ln81_174, i31 %zext_ln81_186

]]></Node>
<StgValue><ssdm name="mul_ln81_58"/></StgValue>
</operation>

<operation id="3047" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2997 %select_ln81_230 = select i1 %and_ln81_403, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_230"/></StgValue>
</operation>

<operation id="3048" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:2998 %select_ln81_231 = select i1 %or_ln81_173, i16 %select_ln81_230, i16 %z_o_119

]]></Node>
<StgValue><ssdm name="select_ln81_231"/></StgValue>
</operation>

<operation id="3049" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:2999 %shl_ln81_57 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_231, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_57"/></StgValue>
</operation>

<operation id="3050" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:3000 %sext_ln81_175 = sext i26 %shl_ln81_57

]]></Node>
<StgValue><ssdm name="sext_ln81_175"/></StgValue>
</operation>

<operation id="3051" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:3001 %sext_ln81_176 = sext i31 %mul_ln81_58

]]></Node>
<StgValue><ssdm name="sext_ln81_176"/></StgValue>
</operation>

<operation id="3052" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3002 %add_ln81_116 = add i32 %sext_ln81_175, i32 %sext_ln81_176

]]></Node>
<StgValue><ssdm name="add_ln81_116"/></StgValue>
</operation>

<operation id="3053" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3003 %tmp_463 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_116, i32 31

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="3054" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3004 %z_o_120 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_116, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_120"/></StgValue>
</operation>

<operation id="3055" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3005 %tmp_464 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_58, i32 9

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="3056" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:3006 %trunc_ln81_58 = trunc i31 %mul_ln81_58

]]></Node>
<StgValue><ssdm name="trunc_ln81_58"/></StgValue>
</operation>

<operation id="3057" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:3007 %icmp_ln81_232 = icmp_ne  i9 %trunc_ln81_58, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_232"/></StgValue>
</operation>

<operation id="3058" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3009 %tmp_466 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_116, i32 10

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="3059" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3010 %or_ln81_174 = or i1 %tmp_466, i1 %icmp_ln81_232

]]></Node>
<StgValue><ssdm name="or_ln81_174"/></StgValue>
</operation>

<operation id="3060" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3011 %and_ln81_406 = and i1 %or_ln81_174, i1 %tmp_464

]]></Node>
<StgValue><ssdm name="and_ln81_406"/></StgValue>
</operation>

<operation id="3061" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3012 %zext_ln81_58 = zext i1 %and_ln81_406

]]></Node>
<StgValue><ssdm name="zext_ln81_58"/></StgValue>
</operation>

<operation id="3062" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3013 %z_o_121 = add i16 %z_o_120, i16 %zext_ln81_58

]]></Node>
<StgValue><ssdm name="z_o_121"/></StgValue>
</operation>

<operation id="3063" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3014 %tmp_467 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_121, i32 15

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="3064" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3018 %tmp_469 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_116, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="3065" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:3019 %icmp_ln81_233 = icmp_eq  i5 %tmp_469, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_233"/></StgValue>
</operation>

<operation id="3066" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3020 %tmp_470 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_116, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="3067" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3021 %icmp_ln81_234 = icmp_eq  i6 %tmp_470, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_234"/></StgValue>
</operation>

<operation id="3068" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3022 %icmp_ln81_235 = icmp_eq  i6 %tmp_470, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_235"/></StgValue>
</operation>

<operation id="3069" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3038 %P_L1_W_0_load_59 = load i16 59

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_59"/></StgValue>
</operation>

<operation id="3070" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3083 %P_L1_W_0_load_60 = load i16 60

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_60"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="3071" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:181 %x_load_60 = load i7 %x_addr_60

]]></Node>
<StgValue><ssdm name="x_load_60"/></StgValue>
</operation>

<operation id="3072" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:182 %store_ln67 = store i15 %x_load_60, i15 60

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="3073" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:183 %x_addr_61 = getelementptr i15 %x, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="x_addr_61"/></StgValue>
</operation>

<operation id="3074" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:184 %x_load_61 = load i7 %x_addr_61

]]></Node>
<StgValue><ssdm name="x_load_61"/></StgValue>
</operation>

<operation id="3075" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3008 %tmp_465 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_116, i32 25

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="3076" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3015 %xor_ln81_348 = xor i1 %tmp_467, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_348"/></StgValue>
</operation>

<operation id="3077" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3016 %and_ln81_407 = and i1 %tmp_465, i1 %xor_ln81_348

]]></Node>
<StgValue><ssdm name="and_ln81_407"/></StgValue>
</operation>

<operation id="3078" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3017 %tmp_468 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_116, i32 26

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="3079" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3023 %select_ln81_232 = select i1 %and_ln81_407, i1 %icmp_ln81_234, i1 %icmp_ln81_235

]]></Node>
<StgValue><ssdm name="select_ln81_232"/></StgValue>
</operation>

<operation id="3080" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3024 %xor_ln81_349 = xor i1 %tmp_468, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_349"/></StgValue>
</operation>

<operation id="3081" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3025 %and_ln81_408 = and i1 %icmp_ln81_233, i1 %xor_ln81_349

]]></Node>
<StgValue><ssdm name="and_ln81_408"/></StgValue>
</operation>

<operation id="3082" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3026 %select_ln81_233 = select i1 %and_ln81_407, i1 %and_ln81_408, i1 %icmp_ln81_234

]]></Node>
<StgValue><ssdm name="select_ln81_233"/></StgValue>
</operation>

<operation id="3083" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3027 %and_ln81_409 = and i1 %and_ln81_407, i1 %icmp_ln81_234

]]></Node>
<StgValue><ssdm name="and_ln81_409"/></StgValue>
</operation>

<operation id="3084" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3028 %xor_ln81_350 = xor i1 %and_ln81_409, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_350"/></StgValue>
</operation>

<operation id="3085" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3029 %empty_70 = and i1 %tmp_463, i1 %xor_ln81_350

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="3086" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3030 %xor_ln81_351 = xor i1 %select_ln81_232, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_351"/></StgValue>
</operation>

<operation id="3087" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3031 %or_ln81_175 = or i1 %tmp_467, i1 %xor_ln81_351

]]></Node>
<StgValue><ssdm name="or_ln81_175"/></StgValue>
</operation>

<operation id="3088" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3032 %xor_ln81_352 = xor i1 %tmp_463, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_352"/></StgValue>
</operation>

<operation id="3089" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3033 %and_ln81_410 = and i1 %or_ln81_175, i1 %xor_ln81_352

]]></Node>
<StgValue><ssdm name="and_ln81_410"/></StgValue>
</operation>

<operation id="3090" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3034 %and_ln81_411 = and i1 %tmp_467, i1 %select_ln81_233

]]></Node>
<StgValue><ssdm name="and_ln81_411"/></StgValue>
</operation>

<operation id="3091" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3035 %xor_ln81_353 = xor i1 %and_ln81_411, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_353"/></StgValue>
</operation>

<operation id="3092" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3036 %and_ln81_412 = and i1 %empty_70, i1 %xor_ln81_353

]]></Node>
<StgValue><ssdm name="and_ln81_412"/></StgValue>
</operation>

<operation id="3093" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3037 %or_ln81_176 = or i1 %and_ln81_410, i1 %and_ln81_412

]]></Node>
<StgValue><ssdm name="or_ln81_176"/></StgValue>
</operation>

<operation id="3094" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:3039 %sext_ln81_177 = sext i16 %P_L1_W_0_load_59

]]></Node>
<StgValue><ssdm name="sext_ln81_177"/></StgValue>
</operation>

<operation id="3095" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:3040 %zext_ln81_187 = zext i15 %x_load_59

]]></Node>
<StgValue><ssdm name="zext_ln81_187"/></StgValue>
</operation>

<operation id="3096" st_id="62" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3041 %mul_ln81_59 = mul i31 %sext_ln81_177, i31 %zext_ln81_187

]]></Node>
<StgValue><ssdm name="mul_ln81_59"/></StgValue>
</operation>

<operation id="3097" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3042 %select_ln81_234 = select i1 %and_ln81_410, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_234"/></StgValue>
</operation>

<operation id="3098" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3043 %select_ln81_235 = select i1 %or_ln81_176, i16 %select_ln81_234, i16 %z_o_121

]]></Node>
<StgValue><ssdm name="select_ln81_235"/></StgValue>
</operation>

<operation id="3099" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:3044 %shl_ln81_58 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_235, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_58"/></StgValue>
</operation>

<operation id="3100" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:3045 %sext_ln81_178 = sext i26 %shl_ln81_58

]]></Node>
<StgValue><ssdm name="sext_ln81_178"/></StgValue>
</operation>

<operation id="3101" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:3046 %sext_ln81_179 = sext i31 %mul_ln81_59

]]></Node>
<StgValue><ssdm name="sext_ln81_179"/></StgValue>
</operation>

<operation id="3102" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3047 %add_ln81_118 = add i32 %sext_ln81_178, i32 %sext_ln81_179

]]></Node>
<StgValue><ssdm name="add_ln81_118"/></StgValue>
</operation>

<operation id="3103" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3048 %tmp_471 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_118, i32 31

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="3104" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3049 %z_o_122 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_118, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_122"/></StgValue>
</operation>

<operation id="3105" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3050 %tmp_472 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_59, i32 9

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="3106" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:3051 %trunc_ln81_59 = trunc i31 %mul_ln81_59

]]></Node>
<StgValue><ssdm name="trunc_ln81_59"/></StgValue>
</operation>

<operation id="3107" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:3052 %icmp_ln81_236 = icmp_ne  i9 %trunc_ln81_59, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_236"/></StgValue>
</operation>

<operation id="3108" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3054 %tmp_474 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_118, i32 10

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="3109" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3055 %or_ln81_177 = or i1 %tmp_474, i1 %icmp_ln81_236

]]></Node>
<StgValue><ssdm name="or_ln81_177"/></StgValue>
</operation>

<operation id="3110" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3056 %and_ln81_413 = and i1 %or_ln81_177, i1 %tmp_472

]]></Node>
<StgValue><ssdm name="and_ln81_413"/></StgValue>
</operation>

<operation id="3111" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3057 %zext_ln81_59 = zext i1 %and_ln81_413

]]></Node>
<StgValue><ssdm name="zext_ln81_59"/></StgValue>
</operation>

<operation id="3112" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3058 %z_o_123 = add i16 %z_o_122, i16 %zext_ln81_59

]]></Node>
<StgValue><ssdm name="z_o_123"/></StgValue>
</operation>

<operation id="3113" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3059 %tmp_475 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_123, i32 15

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="3114" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3063 %tmp_477 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_118, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="3115" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:3064 %icmp_ln81_237 = icmp_eq  i5 %tmp_477, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_237"/></StgValue>
</operation>

<operation id="3116" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3065 %tmp_478 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_118, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="3117" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3066 %icmp_ln81_238 = icmp_eq  i6 %tmp_478, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_238"/></StgValue>
</operation>

<operation id="3118" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3067 %icmp_ln81_239 = icmp_eq  i6 %tmp_478, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_239"/></StgValue>
</operation>

<operation id="3119" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3083 %P_L1_W_0_load_60 = load i16 60

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_60"/></StgValue>
</operation>

<operation id="3120" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3128 %P_L1_W_0_load_61 = load i16 61

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_61"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="3121" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:184 %x_load_61 = load i7 %x_addr_61

]]></Node>
<StgValue><ssdm name="x_load_61"/></StgValue>
</operation>

<operation id="3122" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:185 %store_ln67 = store i15 %x_load_61, i15 61

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="3123" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:186 %x_addr_62 = getelementptr i15 %x, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="x_addr_62"/></StgValue>
</operation>

<operation id="3124" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:187 %x_load_62 = load i7 %x_addr_62

]]></Node>
<StgValue><ssdm name="x_load_62"/></StgValue>
</operation>

<operation id="3125" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3053 %tmp_473 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_118, i32 25

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="3126" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3060 %xor_ln81_354 = xor i1 %tmp_475, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_354"/></StgValue>
</operation>

<operation id="3127" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3061 %and_ln81_414 = and i1 %tmp_473, i1 %xor_ln81_354

]]></Node>
<StgValue><ssdm name="and_ln81_414"/></StgValue>
</operation>

<operation id="3128" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3062 %tmp_476 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_118, i32 26

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="3129" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3068 %select_ln81_236 = select i1 %and_ln81_414, i1 %icmp_ln81_238, i1 %icmp_ln81_239

]]></Node>
<StgValue><ssdm name="select_ln81_236"/></StgValue>
</operation>

<operation id="3130" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3069 %xor_ln81_355 = xor i1 %tmp_476, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_355"/></StgValue>
</operation>

<operation id="3131" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3070 %and_ln81_415 = and i1 %icmp_ln81_237, i1 %xor_ln81_355

]]></Node>
<StgValue><ssdm name="and_ln81_415"/></StgValue>
</operation>

<operation id="3132" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3071 %select_ln81_237 = select i1 %and_ln81_414, i1 %and_ln81_415, i1 %icmp_ln81_238

]]></Node>
<StgValue><ssdm name="select_ln81_237"/></StgValue>
</operation>

<operation id="3133" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3072 %and_ln81_416 = and i1 %and_ln81_414, i1 %icmp_ln81_238

]]></Node>
<StgValue><ssdm name="and_ln81_416"/></StgValue>
</operation>

<operation id="3134" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3073 %xor_ln81_356 = xor i1 %and_ln81_416, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_356"/></StgValue>
</operation>

<operation id="3135" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3074 %empty_71 = and i1 %tmp_471, i1 %xor_ln81_356

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="3136" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3075 %xor_ln81_357 = xor i1 %select_ln81_236, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_357"/></StgValue>
</operation>

<operation id="3137" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3076 %or_ln81_178 = or i1 %tmp_475, i1 %xor_ln81_357

]]></Node>
<StgValue><ssdm name="or_ln81_178"/></StgValue>
</operation>

<operation id="3138" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3077 %xor_ln81_358 = xor i1 %tmp_471, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_358"/></StgValue>
</operation>

<operation id="3139" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3078 %and_ln81_417 = and i1 %or_ln81_178, i1 %xor_ln81_358

]]></Node>
<StgValue><ssdm name="and_ln81_417"/></StgValue>
</operation>

<operation id="3140" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3079 %and_ln81_418 = and i1 %tmp_475, i1 %select_ln81_237

]]></Node>
<StgValue><ssdm name="and_ln81_418"/></StgValue>
</operation>

<operation id="3141" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3080 %xor_ln81_359 = xor i1 %and_ln81_418, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_359"/></StgValue>
</operation>

<operation id="3142" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3081 %and_ln81_419 = and i1 %empty_71, i1 %xor_ln81_359

]]></Node>
<StgValue><ssdm name="and_ln81_419"/></StgValue>
</operation>

<operation id="3143" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3082 %or_ln81_179 = or i1 %and_ln81_417, i1 %and_ln81_419

]]></Node>
<StgValue><ssdm name="or_ln81_179"/></StgValue>
</operation>

<operation id="3144" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:3084 %sext_ln81_180 = sext i16 %P_L1_W_0_load_60

]]></Node>
<StgValue><ssdm name="sext_ln81_180"/></StgValue>
</operation>

<operation id="3145" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:3085 %zext_ln81_188 = zext i15 %x_load_60

]]></Node>
<StgValue><ssdm name="zext_ln81_188"/></StgValue>
</operation>

<operation id="3146" st_id="63" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3086 %mul_ln81_60 = mul i31 %sext_ln81_180, i31 %zext_ln81_188

]]></Node>
<StgValue><ssdm name="mul_ln81_60"/></StgValue>
</operation>

<operation id="3147" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3087 %select_ln81_238 = select i1 %and_ln81_417, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_238"/></StgValue>
</operation>

<operation id="3148" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3088 %select_ln81_239 = select i1 %or_ln81_179, i16 %select_ln81_238, i16 %z_o_123

]]></Node>
<StgValue><ssdm name="select_ln81_239"/></StgValue>
</operation>

<operation id="3149" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:3089 %shl_ln81_59 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_239, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_59"/></StgValue>
</operation>

<operation id="3150" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:3090 %sext_ln81_181 = sext i26 %shl_ln81_59

]]></Node>
<StgValue><ssdm name="sext_ln81_181"/></StgValue>
</operation>

<operation id="3151" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:3091 %sext_ln81_182 = sext i31 %mul_ln81_60

]]></Node>
<StgValue><ssdm name="sext_ln81_182"/></StgValue>
</operation>

<operation id="3152" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3092 %add_ln81_120 = add i32 %sext_ln81_181, i32 %sext_ln81_182

]]></Node>
<StgValue><ssdm name="add_ln81_120"/></StgValue>
</operation>

<operation id="3153" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3093 %tmp_479 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_120, i32 31

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="3154" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3094 %z_o_124 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_120, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_124"/></StgValue>
</operation>

<operation id="3155" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3095 %tmp_480 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_60, i32 9

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="3156" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:3096 %trunc_ln81_60 = trunc i31 %mul_ln81_60

]]></Node>
<StgValue><ssdm name="trunc_ln81_60"/></StgValue>
</operation>

<operation id="3157" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:3097 %icmp_ln81_240 = icmp_ne  i9 %trunc_ln81_60, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_240"/></StgValue>
</operation>

<operation id="3158" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3099 %tmp_482 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_120, i32 10

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="3159" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3100 %or_ln81_180 = or i1 %tmp_482, i1 %icmp_ln81_240

]]></Node>
<StgValue><ssdm name="or_ln81_180"/></StgValue>
</operation>

<operation id="3160" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3101 %and_ln81_420 = and i1 %or_ln81_180, i1 %tmp_480

]]></Node>
<StgValue><ssdm name="and_ln81_420"/></StgValue>
</operation>

<operation id="3161" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3102 %zext_ln81_60 = zext i1 %and_ln81_420

]]></Node>
<StgValue><ssdm name="zext_ln81_60"/></StgValue>
</operation>

<operation id="3162" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3103 %z_o_125 = add i16 %z_o_124, i16 %zext_ln81_60

]]></Node>
<StgValue><ssdm name="z_o_125"/></StgValue>
</operation>

<operation id="3163" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3104 %tmp_483 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_125, i32 15

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="3164" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3108 %tmp_485 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_120, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="3165" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:3109 %icmp_ln81_241 = icmp_eq  i5 %tmp_485, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_241"/></StgValue>
</operation>

<operation id="3166" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3110 %tmp_486 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_120, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="3167" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3111 %icmp_ln81_242 = icmp_eq  i6 %tmp_486, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_242"/></StgValue>
</operation>

<operation id="3168" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3112 %icmp_ln81_243 = icmp_eq  i6 %tmp_486, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_243"/></StgValue>
</operation>

<operation id="3169" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3128 %P_L1_W_0_load_61 = load i16 61

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_61"/></StgValue>
</operation>

<operation id="3170" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3173 %P_L1_W_0_load_62 = load i16 62

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_62"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="3171" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:187 %x_load_62 = load i7 %x_addr_62

]]></Node>
<StgValue><ssdm name="x_load_62"/></StgValue>
</operation>

<operation id="3172" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:188 %store_ln67 = store i15 %x_load_62, i15 62

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="3173" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:189 %x_addr_63 = getelementptr i15 %x, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="x_addr_63"/></StgValue>
</operation>

<operation id="3174" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:190 %x_load_63 = load i7 %x_addr_63

]]></Node>
<StgValue><ssdm name="x_load_63"/></StgValue>
</operation>

<operation id="3175" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3098 %tmp_481 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_120, i32 25

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="3176" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3105 %xor_ln81_360 = xor i1 %tmp_483, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_360"/></StgValue>
</operation>

<operation id="3177" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3106 %and_ln81_421 = and i1 %tmp_481, i1 %xor_ln81_360

]]></Node>
<StgValue><ssdm name="and_ln81_421"/></StgValue>
</operation>

<operation id="3178" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3107 %tmp_484 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_120, i32 26

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="3179" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3113 %select_ln81_240 = select i1 %and_ln81_421, i1 %icmp_ln81_242, i1 %icmp_ln81_243

]]></Node>
<StgValue><ssdm name="select_ln81_240"/></StgValue>
</operation>

<operation id="3180" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3114 %xor_ln81_361 = xor i1 %tmp_484, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_361"/></StgValue>
</operation>

<operation id="3181" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3115 %and_ln81_422 = and i1 %icmp_ln81_241, i1 %xor_ln81_361

]]></Node>
<StgValue><ssdm name="and_ln81_422"/></StgValue>
</operation>

<operation id="3182" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3116 %select_ln81_241 = select i1 %and_ln81_421, i1 %and_ln81_422, i1 %icmp_ln81_242

]]></Node>
<StgValue><ssdm name="select_ln81_241"/></StgValue>
</operation>

<operation id="3183" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3117 %and_ln81_423 = and i1 %and_ln81_421, i1 %icmp_ln81_242

]]></Node>
<StgValue><ssdm name="and_ln81_423"/></StgValue>
</operation>

<operation id="3184" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3118 %xor_ln81_362 = xor i1 %and_ln81_423, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_362"/></StgValue>
</operation>

<operation id="3185" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3119 %empty_72 = and i1 %tmp_479, i1 %xor_ln81_362

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="3186" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3120 %xor_ln81_363 = xor i1 %select_ln81_240, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_363"/></StgValue>
</operation>

<operation id="3187" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3121 %or_ln81_181 = or i1 %tmp_483, i1 %xor_ln81_363

]]></Node>
<StgValue><ssdm name="or_ln81_181"/></StgValue>
</operation>

<operation id="3188" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3122 %xor_ln81_364 = xor i1 %tmp_479, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_364"/></StgValue>
</operation>

<operation id="3189" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3123 %and_ln81_424 = and i1 %or_ln81_181, i1 %xor_ln81_364

]]></Node>
<StgValue><ssdm name="and_ln81_424"/></StgValue>
</operation>

<operation id="3190" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3124 %and_ln81_425 = and i1 %tmp_483, i1 %select_ln81_241

]]></Node>
<StgValue><ssdm name="and_ln81_425"/></StgValue>
</operation>

<operation id="3191" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3125 %xor_ln81_365 = xor i1 %and_ln81_425, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_365"/></StgValue>
</operation>

<operation id="3192" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3126 %and_ln81_426 = and i1 %empty_72, i1 %xor_ln81_365

]]></Node>
<StgValue><ssdm name="and_ln81_426"/></StgValue>
</operation>

<operation id="3193" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3127 %or_ln81_182 = or i1 %and_ln81_424, i1 %and_ln81_426

]]></Node>
<StgValue><ssdm name="or_ln81_182"/></StgValue>
</operation>

<operation id="3194" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:3129 %sext_ln81_183 = sext i16 %P_L1_W_0_load_61

]]></Node>
<StgValue><ssdm name="sext_ln81_183"/></StgValue>
</operation>

<operation id="3195" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:3130 %zext_ln81_189 = zext i15 %x_load_61

]]></Node>
<StgValue><ssdm name="zext_ln81_189"/></StgValue>
</operation>

<operation id="3196" st_id="64" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3131 %mul_ln81_61 = mul i31 %sext_ln81_183, i31 %zext_ln81_189

]]></Node>
<StgValue><ssdm name="mul_ln81_61"/></StgValue>
</operation>

<operation id="3197" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3132 %select_ln81_242 = select i1 %and_ln81_424, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_242"/></StgValue>
</operation>

<operation id="3198" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3133 %select_ln81_243 = select i1 %or_ln81_182, i16 %select_ln81_242, i16 %z_o_125

]]></Node>
<StgValue><ssdm name="select_ln81_243"/></StgValue>
</operation>

<operation id="3199" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:3134 %shl_ln81_60 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_243, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_60"/></StgValue>
</operation>

<operation id="3200" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:3135 %sext_ln81_184 = sext i26 %shl_ln81_60

]]></Node>
<StgValue><ssdm name="sext_ln81_184"/></StgValue>
</operation>

<operation id="3201" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:3136 %sext_ln81_185 = sext i31 %mul_ln81_61

]]></Node>
<StgValue><ssdm name="sext_ln81_185"/></StgValue>
</operation>

<operation id="3202" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3137 %add_ln81_122 = add i32 %sext_ln81_184, i32 %sext_ln81_185

]]></Node>
<StgValue><ssdm name="add_ln81_122"/></StgValue>
</operation>

<operation id="3203" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3138 %tmp_487 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_122, i32 31

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="3204" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3139 %z_o_126 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_122, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_126"/></StgValue>
</operation>

<operation id="3205" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3140 %tmp_488 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_61, i32 9

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="3206" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:3141 %trunc_ln81_61 = trunc i31 %mul_ln81_61

]]></Node>
<StgValue><ssdm name="trunc_ln81_61"/></StgValue>
</operation>

<operation id="3207" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:3142 %icmp_ln81_244 = icmp_ne  i9 %trunc_ln81_61, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_244"/></StgValue>
</operation>

<operation id="3208" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3144 %tmp_490 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_122, i32 10

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="3209" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3145 %or_ln81_183 = or i1 %tmp_490, i1 %icmp_ln81_244

]]></Node>
<StgValue><ssdm name="or_ln81_183"/></StgValue>
</operation>

<operation id="3210" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3146 %and_ln81_427 = and i1 %or_ln81_183, i1 %tmp_488

]]></Node>
<StgValue><ssdm name="and_ln81_427"/></StgValue>
</operation>

<operation id="3211" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3147 %zext_ln81_61 = zext i1 %and_ln81_427

]]></Node>
<StgValue><ssdm name="zext_ln81_61"/></StgValue>
</operation>

<operation id="3212" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3148 %z_o_127 = add i16 %z_o_126, i16 %zext_ln81_61

]]></Node>
<StgValue><ssdm name="z_o_127"/></StgValue>
</operation>

<operation id="3213" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3149 %tmp_491 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_127, i32 15

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="3214" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3153 %tmp_493 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_122, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="3215" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:3154 %icmp_ln81_245 = icmp_eq  i5 %tmp_493, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_245"/></StgValue>
</operation>

<operation id="3216" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3155 %tmp_494 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_122, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="3217" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3156 %icmp_ln81_246 = icmp_eq  i6 %tmp_494, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_246"/></StgValue>
</operation>

<operation id="3218" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3160" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3157 %icmp_ln81_247 = icmp_eq  i6 %tmp_494, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_247"/></StgValue>
</operation>

<operation id="3219" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3173 %P_L1_W_0_load_62 = load i16 62

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_62"/></StgValue>
</operation>

<operation id="3220" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3218 %P_L1_W_0_load_63 = load i16 63

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_63"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="3221" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:190 %x_load_63 = load i7 %x_addr_63

]]></Node>
<StgValue><ssdm name="x_load_63"/></StgValue>
</operation>

<operation id="3222" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:191 %store_ln67 = store i15 %x_load_63, i15 63

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="3223" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:192 %x_addr_64 = getelementptr i15 %x, i64 0, i64 64

]]></Node>
<StgValue><ssdm name="x_addr_64"/></StgValue>
</operation>

<operation id="3224" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:193 %x_load_64 = load i7 %x_addr_64

]]></Node>
<StgValue><ssdm name="x_load_64"/></StgValue>
</operation>

<operation id="3225" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3143 %tmp_489 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_122, i32 25

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="3226" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3150 %xor_ln81_366 = xor i1 %tmp_491, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_366"/></StgValue>
</operation>

<operation id="3227" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3151 %and_ln81_428 = and i1 %tmp_489, i1 %xor_ln81_366

]]></Node>
<StgValue><ssdm name="and_ln81_428"/></StgValue>
</operation>

<operation id="3228" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3152 %tmp_492 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_122, i32 26

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="3229" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3158 %select_ln81_244 = select i1 %and_ln81_428, i1 %icmp_ln81_246, i1 %icmp_ln81_247

]]></Node>
<StgValue><ssdm name="select_ln81_244"/></StgValue>
</operation>

<operation id="3230" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3159 %xor_ln81_367 = xor i1 %tmp_492, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_367"/></StgValue>
</operation>

<operation id="3231" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3160 %and_ln81_429 = and i1 %icmp_ln81_245, i1 %xor_ln81_367

]]></Node>
<StgValue><ssdm name="and_ln81_429"/></StgValue>
</operation>

<operation id="3232" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3161 %select_ln81_245 = select i1 %and_ln81_428, i1 %and_ln81_429, i1 %icmp_ln81_246

]]></Node>
<StgValue><ssdm name="select_ln81_245"/></StgValue>
</operation>

<operation id="3233" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3162 %and_ln81_430 = and i1 %and_ln81_428, i1 %icmp_ln81_246

]]></Node>
<StgValue><ssdm name="and_ln81_430"/></StgValue>
</operation>

<operation id="3234" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3163 %xor_ln81_368 = xor i1 %and_ln81_430, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_368"/></StgValue>
</operation>

<operation id="3235" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3164 %empty_73 = and i1 %tmp_487, i1 %xor_ln81_368

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="3236" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3165 %xor_ln81_369 = xor i1 %select_ln81_244, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_369"/></StgValue>
</operation>

<operation id="3237" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3166 %or_ln81_184 = or i1 %tmp_491, i1 %xor_ln81_369

]]></Node>
<StgValue><ssdm name="or_ln81_184"/></StgValue>
</operation>

<operation id="3238" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3167 %xor_ln81_370 = xor i1 %tmp_487, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_370"/></StgValue>
</operation>

<operation id="3239" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3168 %and_ln81_431 = and i1 %or_ln81_184, i1 %xor_ln81_370

]]></Node>
<StgValue><ssdm name="and_ln81_431"/></StgValue>
</operation>

<operation id="3240" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3169 %and_ln81_432 = and i1 %tmp_491, i1 %select_ln81_245

]]></Node>
<StgValue><ssdm name="and_ln81_432"/></StgValue>
</operation>

<operation id="3241" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3170 %xor_ln81_371 = xor i1 %and_ln81_432, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_371"/></StgValue>
</operation>

<operation id="3242" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3171 %and_ln81_433 = and i1 %empty_73, i1 %xor_ln81_371

]]></Node>
<StgValue><ssdm name="and_ln81_433"/></StgValue>
</operation>

<operation id="3243" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3172 %or_ln81_185 = or i1 %and_ln81_431, i1 %and_ln81_433

]]></Node>
<StgValue><ssdm name="or_ln81_185"/></StgValue>
</operation>

<operation id="3244" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:3174 %sext_ln81_186 = sext i16 %P_L1_W_0_load_62

]]></Node>
<StgValue><ssdm name="sext_ln81_186"/></StgValue>
</operation>

<operation id="3245" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:3175 %zext_ln81_190 = zext i15 %x_load_62

]]></Node>
<StgValue><ssdm name="zext_ln81_190"/></StgValue>
</operation>

<operation id="3246" st_id="65" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3176 %mul_ln81_62 = mul i31 %sext_ln81_186, i31 %zext_ln81_190

]]></Node>
<StgValue><ssdm name="mul_ln81_62"/></StgValue>
</operation>

<operation id="3247" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3177 %select_ln81_246 = select i1 %and_ln81_431, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_246"/></StgValue>
</operation>

<operation id="3248" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3178 %select_ln81_247 = select i1 %or_ln81_185, i16 %select_ln81_246, i16 %z_o_127

]]></Node>
<StgValue><ssdm name="select_ln81_247"/></StgValue>
</operation>

<operation id="3249" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:3179 %shl_ln81_61 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_247, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_61"/></StgValue>
</operation>

<operation id="3250" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:3180 %sext_ln81_187 = sext i26 %shl_ln81_61

]]></Node>
<StgValue><ssdm name="sext_ln81_187"/></StgValue>
</operation>

<operation id="3251" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:3181 %sext_ln81_188 = sext i31 %mul_ln81_62

]]></Node>
<StgValue><ssdm name="sext_ln81_188"/></StgValue>
</operation>

<operation id="3252" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3182 %add_ln81_124 = add i32 %sext_ln81_187, i32 %sext_ln81_188

]]></Node>
<StgValue><ssdm name="add_ln81_124"/></StgValue>
</operation>

<operation id="3253" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3183 %tmp_495 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_124, i32 31

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="3254" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3184 %z_o_128 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_124, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_128"/></StgValue>
</operation>

<operation id="3255" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3185 %tmp_496 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_62, i32 9

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="3256" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:3186 %trunc_ln81_62 = trunc i31 %mul_ln81_62

]]></Node>
<StgValue><ssdm name="trunc_ln81_62"/></StgValue>
</operation>

<operation id="3257" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:3187 %icmp_ln81_248 = icmp_ne  i9 %trunc_ln81_62, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_248"/></StgValue>
</operation>

<operation id="3258" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3189 %tmp_498 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_124, i32 10

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="3259" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3190 %or_ln81_186 = or i1 %tmp_498, i1 %icmp_ln81_248

]]></Node>
<StgValue><ssdm name="or_ln81_186"/></StgValue>
</operation>

<operation id="3260" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3191 %and_ln81_434 = and i1 %or_ln81_186, i1 %tmp_496

]]></Node>
<StgValue><ssdm name="and_ln81_434"/></StgValue>
</operation>

<operation id="3261" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3192 %zext_ln81_62 = zext i1 %and_ln81_434

]]></Node>
<StgValue><ssdm name="zext_ln81_62"/></StgValue>
</operation>

<operation id="3262" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3193 %z_o_129 = add i16 %z_o_128, i16 %zext_ln81_62

]]></Node>
<StgValue><ssdm name="z_o_129"/></StgValue>
</operation>

<operation id="3263" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3194 %tmp_499 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_129, i32 15

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="3264" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3198 %tmp_501 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_124, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_501"/></StgValue>
</operation>

<operation id="3265" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:3199 %icmp_ln81_249 = icmp_eq  i5 %tmp_501, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_249"/></StgValue>
</operation>

<operation id="3266" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3200 %tmp_502 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_124, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="3267" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3201 %icmp_ln81_250 = icmp_eq  i6 %tmp_502, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_250"/></StgValue>
</operation>

<operation id="3268" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3202 %icmp_ln81_251 = icmp_eq  i6 %tmp_502, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_251"/></StgValue>
</operation>

<operation id="3269" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3218 %P_L1_W_0_load_63 = load i16 63

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_63"/></StgValue>
</operation>

<operation id="3270" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3263 %P_L1_W_0_load_64 = load i16 64

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_64"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="3271" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:193 %x_load_64 = load i7 %x_addr_64

]]></Node>
<StgValue><ssdm name="x_load_64"/></StgValue>
</operation>

<operation id="3272" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:194 %store_ln67 = store i15 %x_load_64, i15 64

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="3273" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:195 %x_addr_65 = getelementptr i15 %x, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="x_addr_65"/></StgValue>
</operation>

<operation id="3274" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:196 %x_load_65 = load i7 %x_addr_65

]]></Node>
<StgValue><ssdm name="x_load_65"/></StgValue>
</operation>

<operation id="3275" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3188 %tmp_497 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_124, i32 25

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="3276" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3195 %xor_ln81_372 = xor i1 %tmp_499, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_372"/></StgValue>
</operation>

<operation id="3277" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3196 %and_ln81_435 = and i1 %tmp_497, i1 %xor_ln81_372

]]></Node>
<StgValue><ssdm name="and_ln81_435"/></StgValue>
</operation>

<operation id="3278" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3197 %tmp_500 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_124, i32 26

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>

<operation id="3279" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3203 %select_ln81_248 = select i1 %and_ln81_435, i1 %icmp_ln81_250, i1 %icmp_ln81_251

]]></Node>
<StgValue><ssdm name="select_ln81_248"/></StgValue>
</operation>

<operation id="3280" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3204 %xor_ln81_373 = xor i1 %tmp_500, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_373"/></StgValue>
</operation>

<operation id="3281" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3205 %and_ln81_436 = and i1 %icmp_ln81_249, i1 %xor_ln81_373

]]></Node>
<StgValue><ssdm name="and_ln81_436"/></StgValue>
</operation>

<operation id="3282" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3206 %select_ln81_249 = select i1 %and_ln81_435, i1 %and_ln81_436, i1 %icmp_ln81_250

]]></Node>
<StgValue><ssdm name="select_ln81_249"/></StgValue>
</operation>

<operation id="3283" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3207 %and_ln81_437 = and i1 %and_ln81_435, i1 %icmp_ln81_250

]]></Node>
<StgValue><ssdm name="and_ln81_437"/></StgValue>
</operation>

<operation id="3284" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3208 %xor_ln81_374 = xor i1 %and_ln81_437, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_374"/></StgValue>
</operation>

<operation id="3285" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3209 %empty_74 = and i1 %tmp_495, i1 %xor_ln81_374

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="3286" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3210 %xor_ln81_375 = xor i1 %select_ln81_248, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_375"/></StgValue>
</operation>

<operation id="3287" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3211 %or_ln81_187 = or i1 %tmp_499, i1 %xor_ln81_375

]]></Node>
<StgValue><ssdm name="or_ln81_187"/></StgValue>
</operation>

<operation id="3288" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3212 %xor_ln81_376 = xor i1 %tmp_495, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_376"/></StgValue>
</operation>

<operation id="3289" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3213 %and_ln81_438 = and i1 %or_ln81_187, i1 %xor_ln81_376

]]></Node>
<StgValue><ssdm name="and_ln81_438"/></StgValue>
</operation>

<operation id="3290" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3214 %and_ln81_439 = and i1 %tmp_499, i1 %select_ln81_249

]]></Node>
<StgValue><ssdm name="and_ln81_439"/></StgValue>
</operation>

<operation id="3291" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3215 %xor_ln81_377 = xor i1 %and_ln81_439, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_377"/></StgValue>
</operation>

<operation id="3292" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3216 %and_ln81_440 = and i1 %empty_74, i1 %xor_ln81_377

]]></Node>
<StgValue><ssdm name="and_ln81_440"/></StgValue>
</operation>

<operation id="3293" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3217 %or_ln81_188 = or i1 %and_ln81_438, i1 %and_ln81_440

]]></Node>
<StgValue><ssdm name="or_ln81_188"/></StgValue>
</operation>

<operation id="3294" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:3219 %sext_ln81_189 = sext i16 %P_L1_W_0_load_63

]]></Node>
<StgValue><ssdm name="sext_ln81_189"/></StgValue>
</operation>

<operation id="3295" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:3220 %zext_ln81_191 = zext i15 %x_load_63

]]></Node>
<StgValue><ssdm name="zext_ln81_191"/></StgValue>
</operation>

<operation id="3296" st_id="66" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3221 %mul_ln81_63 = mul i31 %sext_ln81_189, i31 %zext_ln81_191

]]></Node>
<StgValue><ssdm name="mul_ln81_63"/></StgValue>
</operation>

<operation id="3297" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3222 %select_ln81_250 = select i1 %and_ln81_438, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_250"/></StgValue>
</operation>

<operation id="3298" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3223 %select_ln81_251 = select i1 %or_ln81_188, i16 %select_ln81_250, i16 %z_o_129

]]></Node>
<StgValue><ssdm name="select_ln81_251"/></StgValue>
</operation>

<operation id="3299" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:3224 %shl_ln81_62 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_251, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_62"/></StgValue>
</operation>

<operation id="3300" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:3225 %sext_ln81_190 = sext i26 %shl_ln81_62

]]></Node>
<StgValue><ssdm name="sext_ln81_190"/></StgValue>
</operation>

<operation id="3301" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:3226 %sext_ln81_191 = sext i31 %mul_ln81_63

]]></Node>
<StgValue><ssdm name="sext_ln81_191"/></StgValue>
</operation>

<operation id="3302" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3227 %add_ln81_126 = add i32 %sext_ln81_190, i32 %sext_ln81_191

]]></Node>
<StgValue><ssdm name="add_ln81_126"/></StgValue>
</operation>

<operation id="3303" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3228 %tmp_503 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_126, i32 31

]]></Node>
<StgValue><ssdm name="tmp_503"/></StgValue>
</operation>

<operation id="3304" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3229 %z_o_130 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_126, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_130"/></StgValue>
</operation>

<operation id="3305" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3230 %tmp_504 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_63, i32 9

]]></Node>
<StgValue><ssdm name="tmp_504"/></StgValue>
</operation>

<operation id="3306" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:3231 %trunc_ln81_63 = trunc i31 %mul_ln81_63

]]></Node>
<StgValue><ssdm name="trunc_ln81_63"/></StgValue>
</operation>

<operation id="3307" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:3232 %icmp_ln81_252 = icmp_ne  i9 %trunc_ln81_63, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_252"/></StgValue>
</operation>

<operation id="3308" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3234 %tmp_506 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_126, i32 10

]]></Node>
<StgValue><ssdm name="tmp_506"/></StgValue>
</operation>

<operation id="3309" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3235 %or_ln81_189 = or i1 %tmp_506, i1 %icmp_ln81_252

]]></Node>
<StgValue><ssdm name="or_ln81_189"/></StgValue>
</operation>

<operation id="3310" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3236 %and_ln81_441 = and i1 %or_ln81_189, i1 %tmp_504

]]></Node>
<StgValue><ssdm name="and_ln81_441"/></StgValue>
</operation>

<operation id="3311" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3237 %zext_ln81_63 = zext i1 %and_ln81_441

]]></Node>
<StgValue><ssdm name="zext_ln81_63"/></StgValue>
</operation>

<operation id="3312" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3238 %z_o_131 = add i16 %z_o_130, i16 %zext_ln81_63

]]></Node>
<StgValue><ssdm name="z_o_131"/></StgValue>
</operation>

<operation id="3313" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3239 %tmp_507 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_131, i32 15

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="3314" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3243 %tmp_509 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_126, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_509"/></StgValue>
</operation>

<operation id="3315" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:3244 %icmp_ln81_253 = icmp_eq  i5 %tmp_509, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_253"/></StgValue>
</operation>

<operation id="3316" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3245 %tmp_510 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_126, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_510"/></StgValue>
</operation>

<operation id="3317" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3246 %icmp_ln81_254 = icmp_eq  i6 %tmp_510, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_254"/></StgValue>
</operation>

<operation id="3318" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3247 %icmp_ln81_255 = icmp_eq  i6 %tmp_510, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_255"/></StgValue>
</operation>

<operation id="3319" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3263 %P_L1_W_0_load_64 = load i16 64

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_64"/></StgValue>
</operation>

<operation id="3320" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3308 %P_L1_W_0_load_65 = load i16 65

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_65"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="3321" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:196 %x_load_65 = load i7 %x_addr_65

]]></Node>
<StgValue><ssdm name="x_load_65"/></StgValue>
</operation>

<operation id="3322" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:197 %store_ln67 = store i15 %x_load_65, i15 65

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="3323" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:198 %x_addr_66 = getelementptr i15 %x, i64 0, i64 66

]]></Node>
<StgValue><ssdm name="x_addr_66"/></StgValue>
</operation>

<operation id="3324" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:199 %x_load_66 = load i7 %x_addr_66

]]></Node>
<StgValue><ssdm name="x_load_66"/></StgValue>
</operation>

<operation id="3325" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3233 %tmp_505 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_126, i32 25

]]></Node>
<StgValue><ssdm name="tmp_505"/></StgValue>
</operation>

<operation id="3326" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3240 %xor_ln81_378 = xor i1 %tmp_507, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_378"/></StgValue>
</operation>

<operation id="3327" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3241 %and_ln81_442 = and i1 %tmp_505, i1 %xor_ln81_378

]]></Node>
<StgValue><ssdm name="and_ln81_442"/></StgValue>
</operation>

<operation id="3328" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3242 %tmp_508 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_126, i32 26

]]></Node>
<StgValue><ssdm name="tmp_508"/></StgValue>
</operation>

<operation id="3329" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3248 %select_ln81_252 = select i1 %and_ln81_442, i1 %icmp_ln81_254, i1 %icmp_ln81_255

]]></Node>
<StgValue><ssdm name="select_ln81_252"/></StgValue>
</operation>

<operation id="3330" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3249 %xor_ln81_379 = xor i1 %tmp_508, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_379"/></StgValue>
</operation>

<operation id="3331" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3250 %and_ln81_443 = and i1 %icmp_ln81_253, i1 %xor_ln81_379

]]></Node>
<StgValue><ssdm name="and_ln81_443"/></StgValue>
</operation>

<operation id="3332" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3251 %select_ln81_253 = select i1 %and_ln81_442, i1 %and_ln81_443, i1 %icmp_ln81_254

]]></Node>
<StgValue><ssdm name="select_ln81_253"/></StgValue>
</operation>

<operation id="3333" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3252 %and_ln81_444 = and i1 %and_ln81_442, i1 %icmp_ln81_254

]]></Node>
<StgValue><ssdm name="and_ln81_444"/></StgValue>
</operation>

<operation id="3334" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3253 %xor_ln81_380 = xor i1 %and_ln81_444, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_380"/></StgValue>
</operation>

<operation id="3335" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3254 %empty_75 = and i1 %tmp_503, i1 %xor_ln81_380

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="3336" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3255 %xor_ln81_381 = xor i1 %select_ln81_252, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_381"/></StgValue>
</operation>

<operation id="3337" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3256 %or_ln81_190 = or i1 %tmp_507, i1 %xor_ln81_381

]]></Node>
<StgValue><ssdm name="or_ln81_190"/></StgValue>
</operation>

<operation id="3338" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3257 %xor_ln81_382 = xor i1 %tmp_503, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_382"/></StgValue>
</operation>

<operation id="3339" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3258 %and_ln81_445 = and i1 %or_ln81_190, i1 %xor_ln81_382

]]></Node>
<StgValue><ssdm name="and_ln81_445"/></StgValue>
</operation>

<operation id="3340" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3259 %and_ln81_446 = and i1 %tmp_507, i1 %select_ln81_253

]]></Node>
<StgValue><ssdm name="and_ln81_446"/></StgValue>
</operation>

<operation id="3341" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3260 %xor_ln81_383 = xor i1 %and_ln81_446, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_383"/></StgValue>
</operation>

<operation id="3342" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3261 %and_ln81_447 = and i1 %empty_75, i1 %xor_ln81_383

]]></Node>
<StgValue><ssdm name="and_ln81_447"/></StgValue>
</operation>

<operation id="3343" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3262 %or_ln81_191 = or i1 %and_ln81_445, i1 %and_ln81_447

]]></Node>
<StgValue><ssdm name="or_ln81_191"/></StgValue>
</operation>

<operation id="3344" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:3264 %sext_ln81_192 = sext i16 %P_L1_W_0_load_64

]]></Node>
<StgValue><ssdm name="sext_ln81_192"/></StgValue>
</operation>

<operation id="3345" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:3265 %zext_ln81_192 = zext i15 %x_load_64

]]></Node>
<StgValue><ssdm name="zext_ln81_192"/></StgValue>
</operation>

<operation id="3346" st_id="67" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3266 %mul_ln81_64 = mul i31 %sext_ln81_192, i31 %zext_ln81_192

]]></Node>
<StgValue><ssdm name="mul_ln81_64"/></StgValue>
</operation>

<operation id="3347" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3267 %select_ln81_254 = select i1 %and_ln81_445, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_254"/></StgValue>
</operation>

<operation id="3348" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3268 %select_ln81_255 = select i1 %or_ln81_191, i16 %select_ln81_254, i16 %z_o_131

]]></Node>
<StgValue><ssdm name="select_ln81_255"/></StgValue>
</operation>

<operation id="3349" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:3269 %shl_ln81_63 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_255, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_63"/></StgValue>
</operation>

<operation id="3350" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:3270 %sext_ln81_193 = sext i26 %shl_ln81_63

]]></Node>
<StgValue><ssdm name="sext_ln81_193"/></StgValue>
</operation>

<operation id="3351" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:3271 %sext_ln81_194 = sext i31 %mul_ln81_64

]]></Node>
<StgValue><ssdm name="sext_ln81_194"/></StgValue>
</operation>

<operation id="3352" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3272 %add_ln81_128 = add i32 %sext_ln81_193, i32 %sext_ln81_194

]]></Node>
<StgValue><ssdm name="add_ln81_128"/></StgValue>
</operation>

<operation id="3353" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3273 %tmp_511 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_128, i32 31

]]></Node>
<StgValue><ssdm name="tmp_511"/></StgValue>
</operation>

<operation id="3354" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3274 %z_o_132 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_128, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_132"/></StgValue>
</operation>

<operation id="3355" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3275 %tmp_512 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_64, i32 9

]]></Node>
<StgValue><ssdm name="tmp_512"/></StgValue>
</operation>

<operation id="3356" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:3276 %trunc_ln81_64 = trunc i31 %mul_ln81_64

]]></Node>
<StgValue><ssdm name="trunc_ln81_64"/></StgValue>
</operation>

<operation id="3357" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:3277 %icmp_ln81_256 = icmp_ne  i9 %trunc_ln81_64, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_256"/></StgValue>
</operation>

<operation id="3358" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3279 %tmp_514 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_128, i32 10

]]></Node>
<StgValue><ssdm name="tmp_514"/></StgValue>
</operation>

<operation id="3359" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3280 %or_ln81_192 = or i1 %tmp_514, i1 %icmp_ln81_256

]]></Node>
<StgValue><ssdm name="or_ln81_192"/></StgValue>
</operation>

<operation id="3360" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3281 %and_ln81_448 = and i1 %or_ln81_192, i1 %tmp_512

]]></Node>
<StgValue><ssdm name="and_ln81_448"/></StgValue>
</operation>

<operation id="3361" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3282 %zext_ln81_64 = zext i1 %and_ln81_448

]]></Node>
<StgValue><ssdm name="zext_ln81_64"/></StgValue>
</operation>

<operation id="3362" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3283 %z_o_133 = add i16 %z_o_132, i16 %zext_ln81_64

]]></Node>
<StgValue><ssdm name="z_o_133"/></StgValue>
</operation>

<operation id="3363" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3284 %tmp_515 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_133, i32 15

]]></Node>
<StgValue><ssdm name="tmp_515"/></StgValue>
</operation>

<operation id="3364" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3288 %tmp_517 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_128, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_517"/></StgValue>
</operation>

<operation id="3365" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:3289 %icmp_ln81_257 = icmp_eq  i5 %tmp_517, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_257"/></StgValue>
</operation>

<operation id="3366" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3290 %tmp_518 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_128, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>

<operation id="3367" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3291 %icmp_ln81_258 = icmp_eq  i6 %tmp_518, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_258"/></StgValue>
</operation>

<operation id="3368" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3292 %icmp_ln81_259 = icmp_eq  i6 %tmp_518, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_259"/></StgValue>
</operation>

<operation id="3369" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3308 %P_L1_W_0_load_65 = load i16 65

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_65"/></StgValue>
</operation>

<operation id="3370" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3353 %P_L1_W_0_load_66 = load i16 66

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_66"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="3371" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:199 %x_load_66 = load i7 %x_addr_66

]]></Node>
<StgValue><ssdm name="x_load_66"/></StgValue>
</operation>

<operation id="3372" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:200 %store_ln67 = store i15 %x_load_66, i15 66

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="3373" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:201 %x_addr_67 = getelementptr i15 %x, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="x_addr_67"/></StgValue>
</operation>

<operation id="3374" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:202 %x_load_67 = load i7 %x_addr_67

]]></Node>
<StgValue><ssdm name="x_load_67"/></StgValue>
</operation>

<operation id="3375" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3278 %tmp_513 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_128, i32 25

]]></Node>
<StgValue><ssdm name="tmp_513"/></StgValue>
</operation>

<operation id="3376" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3285 %xor_ln81_384 = xor i1 %tmp_515, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_384"/></StgValue>
</operation>

<operation id="3377" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3286 %and_ln81_449 = and i1 %tmp_513, i1 %xor_ln81_384

]]></Node>
<StgValue><ssdm name="and_ln81_449"/></StgValue>
</operation>

<operation id="3378" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3287 %tmp_516 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_128, i32 26

]]></Node>
<StgValue><ssdm name="tmp_516"/></StgValue>
</operation>

<operation id="3379" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3293 %select_ln81_256 = select i1 %and_ln81_449, i1 %icmp_ln81_258, i1 %icmp_ln81_259

]]></Node>
<StgValue><ssdm name="select_ln81_256"/></StgValue>
</operation>

<operation id="3380" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3294 %xor_ln81_385 = xor i1 %tmp_516, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_385"/></StgValue>
</operation>

<operation id="3381" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3295 %and_ln81_450 = and i1 %icmp_ln81_257, i1 %xor_ln81_385

]]></Node>
<StgValue><ssdm name="and_ln81_450"/></StgValue>
</operation>

<operation id="3382" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3296 %select_ln81_257 = select i1 %and_ln81_449, i1 %and_ln81_450, i1 %icmp_ln81_258

]]></Node>
<StgValue><ssdm name="select_ln81_257"/></StgValue>
</operation>

<operation id="3383" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3297 %and_ln81_451 = and i1 %and_ln81_449, i1 %icmp_ln81_258

]]></Node>
<StgValue><ssdm name="and_ln81_451"/></StgValue>
</operation>

<operation id="3384" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3298 %xor_ln81_386 = xor i1 %and_ln81_451, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_386"/></StgValue>
</operation>

<operation id="3385" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3299 %empty_76 = and i1 %tmp_511, i1 %xor_ln81_386

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="3386" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3300 %xor_ln81_387 = xor i1 %select_ln81_256, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_387"/></StgValue>
</operation>

<operation id="3387" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3301 %or_ln81_193 = or i1 %tmp_515, i1 %xor_ln81_387

]]></Node>
<StgValue><ssdm name="or_ln81_193"/></StgValue>
</operation>

<operation id="3388" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3302 %xor_ln81_388 = xor i1 %tmp_511, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_388"/></StgValue>
</operation>

<operation id="3389" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3303 %and_ln81_452 = and i1 %or_ln81_193, i1 %xor_ln81_388

]]></Node>
<StgValue><ssdm name="and_ln81_452"/></StgValue>
</operation>

<operation id="3390" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3304 %and_ln81_453 = and i1 %tmp_515, i1 %select_ln81_257

]]></Node>
<StgValue><ssdm name="and_ln81_453"/></StgValue>
</operation>

<operation id="3391" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3305 %xor_ln81_389 = xor i1 %and_ln81_453, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_389"/></StgValue>
</operation>

<operation id="3392" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3306 %and_ln81_454 = and i1 %empty_76, i1 %xor_ln81_389

]]></Node>
<StgValue><ssdm name="and_ln81_454"/></StgValue>
</operation>

<operation id="3393" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3307 %or_ln81_194 = or i1 %and_ln81_452, i1 %and_ln81_454

]]></Node>
<StgValue><ssdm name="or_ln81_194"/></StgValue>
</operation>

<operation id="3394" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:3309 %sext_ln81_195 = sext i16 %P_L1_W_0_load_65

]]></Node>
<StgValue><ssdm name="sext_ln81_195"/></StgValue>
</operation>

<operation id="3395" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:3310 %zext_ln81_193 = zext i15 %x_load_65

]]></Node>
<StgValue><ssdm name="zext_ln81_193"/></StgValue>
</operation>

<operation id="3396" st_id="68" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3311 %mul_ln81_65 = mul i31 %sext_ln81_195, i31 %zext_ln81_193

]]></Node>
<StgValue><ssdm name="mul_ln81_65"/></StgValue>
</operation>

<operation id="3397" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3312 %select_ln81_258 = select i1 %and_ln81_452, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_258"/></StgValue>
</operation>

<operation id="3398" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3313 %select_ln81_259 = select i1 %or_ln81_194, i16 %select_ln81_258, i16 %z_o_133

]]></Node>
<StgValue><ssdm name="select_ln81_259"/></StgValue>
</operation>

<operation id="3399" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:3314 %shl_ln81_64 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_259, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_64"/></StgValue>
</operation>

<operation id="3400" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:3315 %sext_ln81_196 = sext i26 %shl_ln81_64

]]></Node>
<StgValue><ssdm name="sext_ln81_196"/></StgValue>
</operation>

<operation id="3401" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:3316 %sext_ln81_197 = sext i31 %mul_ln81_65

]]></Node>
<StgValue><ssdm name="sext_ln81_197"/></StgValue>
</operation>

<operation id="3402" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3317 %add_ln81_130 = add i32 %sext_ln81_196, i32 %sext_ln81_197

]]></Node>
<StgValue><ssdm name="add_ln81_130"/></StgValue>
</operation>

<operation id="3403" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3318 %tmp_519 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_130, i32 31

]]></Node>
<StgValue><ssdm name="tmp_519"/></StgValue>
</operation>

<operation id="3404" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3319 %z_o_134 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_130, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_134"/></StgValue>
</operation>

<operation id="3405" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3320 %tmp_520 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_65, i32 9

]]></Node>
<StgValue><ssdm name="tmp_520"/></StgValue>
</operation>

<operation id="3406" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:3321 %trunc_ln81_65 = trunc i31 %mul_ln81_65

]]></Node>
<StgValue><ssdm name="trunc_ln81_65"/></StgValue>
</operation>

<operation id="3407" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:3322 %icmp_ln81_260 = icmp_ne  i9 %trunc_ln81_65, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_260"/></StgValue>
</operation>

<operation id="3408" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3324 %tmp_522 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_130, i32 10

]]></Node>
<StgValue><ssdm name="tmp_522"/></StgValue>
</operation>

<operation id="3409" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3325 %or_ln81_195 = or i1 %tmp_522, i1 %icmp_ln81_260

]]></Node>
<StgValue><ssdm name="or_ln81_195"/></StgValue>
</operation>

<operation id="3410" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3326 %and_ln81_455 = and i1 %or_ln81_195, i1 %tmp_520

]]></Node>
<StgValue><ssdm name="and_ln81_455"/></StgValue>
</operation>

<operation id="3411" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3327 %zext_ln81_65 = zext i1 %and_ln81_455

]]></Node>
<StgValue><ssdm name="zext_ln81_65"/></StgValue>
</operation>

<operation id="3412" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3328 %z_o_135 = add i16 %z_o_134, i16 %zext_ln81_65

]]></Node>
<StgValue><ssdm name="z_o_135"/></StgValue>
</operation>

<operation id="3413" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3329 %tmp_523 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_135, i32 15

]]></Node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="3414" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3333 %tmp_525 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_130, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_525"/></StgValue>
</operation>

<operation id="3415" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:3334 %icmp_ln81_261 = icmp_eq  i5 %tmp_525, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_261"/></StgValue>
</operation>

<operation id="3416" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3335 %tmp_526 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_130, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_526"/></StgValue>
</operation>

<operation id="3417" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3336 %icmp_ln81_262 = icmp_eq  i6 %tmp_526, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_262"/></StgValue>
</operation>

<operation id="3418" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3337 %icmp_ln81_263 = icmp_eq  i6 %tmp_526, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_263"/></StgValue>
</operation>

<operation id="3419" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3353 %P_L1_W_0_load_66 = load i16 66

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_66"/></StgValue>
</operation>

<operation id="3420" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3398 %P_L1_W_0_load_67 = load i16 67

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_67"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="3421" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:202 %x_load_67 = load i7 %x_addr_67

]]></Node>
<StgValue><ssdm name="x_load_67"/></StgValue>
</operation>

<operation id="3422" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:203 %store_ln67 = store i15 %x_load_67, i15 67

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="3423" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:204 %x_addr_68 = getelementptr i15 %x, i64 0, i64 68

]]></Node>
<StgValue><ssdm name="x_addr_68"/></StgValue>
</operation>

<operation id="3424" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:205 %x_load_68 = load i7 %x_addr_68

]]></Node>
<StgValue><ssdm name="x_load_68"/></StgValue>
</operation>

<operation id="3425" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3323 %tmp_521 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_130, i32 25

]]></Node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>

<operation id="3426" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3330 %xor_ln81_390 = xor i1 %tmp_523, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_390"/></StgValue>
</operation>

<operation id="3427" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3331 %and_ln81_456 = and i1 %tmp_521, i1 %xor_ln81_390

]]></Node>
<StgValue><ssdm name="and_ln81_456"/></StgValue>
</operation>

<operation id="3428" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3332 %tmp_524 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_130, i32 26

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>

<operation id="3429" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3338 %select_ln81_260 = select i1 %and_ln81_456, i1 %icmp_ln81_262, i1 %icmp_ln81_263

]]></Node>
<StgValue><ssdm name="select_ln81_260"/></StgValue>
</operation>

<operation id="3430" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3339 %xor_ln81_391 = xor i1 %tmp_524, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_391"/></StgValue>
</operation>

<operation id="3431" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3340 %and_ln81_457 = and i1 %icmp_ln81_261, i1 %xor_ln81_391

]]></Node>
<StgValue><ssdm name="and_ln81_457"/></StgValue>
</operation>

<operation id="3432" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3341 %select_ln81_261 = select i1 %and_ln81_456, i1 %and_ln81_457, i1 %icmp_ln81_262

]]></Node>
<StgValue><ssdm name="select_ln81_261"/></StgValue>
</operation>

<operation id="3433" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3342 %and_ln81_458 = and i1 %and_ln81_456, i1 %icmp_ln81_262

]]></Node>
<StgValue><ssdm name="and_ln81_458"/></StgValue>
</operation>

<operation id="3434" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3343 %xor_ln81_392 = xor i1 %and_ln81_458, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_392"/></StgValue>
</operation>

<operation id="3435" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3344 %empty_77 = and i1 %tmp_519, i1 %xor_ln81_392

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="3436" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3345 %xor_ln81_393 = xor i1 %select_ln81_260, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_393"/></StgValue>
</operation>

<operation id="3437" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3346 %or_ln81_196 = or i1 %tmp_523, i1 %xor_ln81_393

]]></Node>
<StgValue><ssdm name="or_ln81_196"/></StgValue>
</operation>

<operation id="3438" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3347 %xor_ln81_394 = xor i1 %tmp_519, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_394"/></StgValue>
</operation>

<operation id="3439" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3348 %and_ln81_459 = and i1 %or_ln81_196, i1 %xor_ln81_394

]]></Node>
<StgValue><ssdm name="and_ln81_459"/></StgValue>
</operation>

<operation id="3440" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3349 %and_ln81_460 = and i1 %tmp_523, i1 %select_ln81_261

]]></Node>
<StgValue><ssdm name="and_ln81_460"/></StgValue>
</operation>

<operation id="3441" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3350 %xor_ln81_395 = xor i1 %and_ln81_460, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_395"/></StgValue>
</operation>

<operation id="3442" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3351 %and_ln81_461 = and i1 %empty_77, i1 %xor_ln81_395

]]></Node>
<StgValue><ssdm name="and_ln81_461"/></StgValue>
</operation>

<operation id="3443" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3352 %or_ln81_197 = or i1 %and_ln81_459, i1 %and_ln81_461

]]></Node>
<StgValue><ssdm name="or_ln81_197"/></StgValue>
</operation>

<operation id="3444" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:3354 %sext_ln81_198 = sext i16 %P_L1_W_0_load_66

]]></Node>
<StgValue><ssdm name="sext_ln81_198"/></StgValue>
</operation>

<operation id="3445" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:3355 %zext_ln81_194 = zext i15 %x_load_66

]]></Node>
<StgValue><ssdm name="zext_ln81_194"/></StgValue>
</operation>

<operation id="3446" st_id="69" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3356 %mul_ln81_66 = mul i31 %sext_ln81_198, i31 %zext_ln81_194

]]></Node>
<StgValue><ssdm name="mul_ln81_66"/></StgValue>
</operation>

<operation id="3447" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3357 %select_ln81_262 = select i1 %and_ln81_459, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_262"/></StgValue>
</operation>

<operation id="3448" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3358 %select_ln81_263 = select i1 %or_ln81_197, i16 %select_ln81_262, i16 %z_o_135

]]></Node>
<StgValue><ssdm name="select_ln81_263"/></StgValue>
</operation>

<operation id="3449" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:3359 %shl_ln81_65 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_263, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_65"/></StgValue>
</operation>

<operation id="3450" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:3360 %sext_ln81_199 = sext i26 %shl_ln81_65

]]></Node>
<StgValue><ssdm name="sext_ln81_199"/></StgValue>
</operation>

<operation id="3451" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:3361 %sext_ln81_200 = sext i31 %mul_ln81_66

]]></Node>
<StgValue><ssdm name="sext_ln81_200"/></StgValue>
</operation>

<operation id="3452" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3362 %add_ln81_132 = add i32 %sext_ln81_199, i32 %sext_ln81_200

]]></Node>
<StgValue><ssdm name="add_ln81_132"/></StgValue>
</operation>

<operation id="3453" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3363 %tmp_527 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_132, i32 31

]]></Node>
<StgValue><ssdm name="tmp_527"/></StgValue>
</operation>

<operation id="3454" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3364 %z_o_136 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_132, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_136"/></StgValue>
</operation>

<operation id="3455" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3365 %tmp_528 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_66, i32 9

]]></Node>
<StgValue><ssdm name="tmp_528"/></StgValue>
</operation>

<operation id="3456" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:3366 %trunc_ln81_66 = trunc i31 %mul_ln81_66

]]></Node>
<StgValue><ssdm name="trunc_ln81_66"/></StgValue>
</operation>

<operation id="3457" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:3367 %icmp_ln81_264 = icmp_ne  i9 %trunc_ln81_66, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_264"/></StgValue>
</operation>

<operation id="3458" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3369 %tmp_530 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_132, i32 10

]]></Node>
<StgValue><ssdm name="tmp_530"/></StgValue>
</operation>

<operation id="3459" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3370 %or_ln81_198 = or i1 %tmp_530, i1 %icmp_ln81_264

]]></Node>
<StgValue><ssdm name="or_ln81_198"/></StgValue>
</operation>

<operation id="3460" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3371 %and_ln81_462 = and i1 %or_ln81_198, i1 %tmp_528

]]></Node>
<StgValue><ssdm name="and_ln81_462"/></StgValue>
</operation>

<operation id="3461" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3372 %zext_ln81_66 = zext i1 %and_ln81_462

]]></Node>
<StgValue><ssdm name="zext_ln81_66"/></StgValue>
</operation>

<operation id="3462" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3373 %z_o_137 = add i16 %z_o_136, i16 %zext_ln81_66

]]></Node>
<StgValue><ssdm name="z_o_137"/></StgValue>
</operation>

<operation id="3463" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3374 %tmp_531 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_137, i32 15

]]></Node>
<StgValue><ssdm name="tmp_531"/></StgValue>
</operation>

<operation id="3464" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3378 %tmp_533 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_132, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_533"/></StgValue>
</operation>

<operation id="3465" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:3379 %icmp_ln81_265 = icmp_eq  i5 %tmp_533, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_265"/></StgValue>
</operation>

<operation id="3466" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3380 %tmp_534 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_132, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_534"/></StgValue>
</operation>

<operation id="3467" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3381 %icmp_ln81_266 = icmp_eq  i6 %tmp_534, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_266"/></StgValue>
</operation>

<operation id="3468" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3382 %icmp_ln81_267 = icmp_eq  i6 %tmp_534, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_267"/></StgValue>
</operation>

<operation id="3469" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3398 %P_L1_W_0_load_67 = load i16 67

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_67"/></StgValue>
</operation>

<operation id="3470" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3443 %P_L1_W_0_load_68 = load i16 68

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_68"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="3471" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:205 %x_load_68 = load i7 %x_addr_68

]]></Node>
<StgValue><ssdm name="x_load_68"/></StgValue>
</operation>

<operation id="3472" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:206 %store_ln67 = store i15 %x_load_68, i15 68

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="3473" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:207 %x_addr_69 = getelementptr i15 %x, i64 0, i64 69

]]></Node>
<StgValue><ssdm name="x_addr_69"/></StgValue>
</operation>

<operation id="3474" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:208 %x_load_69 = load i7 %x_addr_69

]]></Node>
<StgValue><ssdm name="x_load_69"/></StgValue>
</operation>

<operation id="3475" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3368 %tmp_529 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_132, i32 25

]]></Node>
<StgValue><ssdm name="tmp_529"/></StgValue>
</operation>

<operation id="3476" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3375 %xor_ln81_396 = xor i1 %tmp_531, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_396"/></StgValue>
</operation>

<operation id="3477" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3376 %and_ln81_463 = and i1 %tmp_529, i1 %xor_ln81_396

]]></Node>
<StgValue><ssdm name="and_ln81_463"/></StgValue>
</operation>

<operation id="3478" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3377 %tmp_532 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_132, i32 26

]]></Node>
<StgValue><ssdm name="tmp_532"/></StgValue>
</operation>

<operation id="3479" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3383 %select_ln81_264 = select i1 %and_ln81_463, i1 %icmp_ln81_266, i1 %icmp_ln81_267

]]></Node>
<StgValue><ssdm name="select_ln81_264"/></StgValue>
</operation>

<operation id="3480" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3384 %xor_ln81_397 = xor i1 %tmp_532, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_397"/></StgValue>
</operation>

<operation id="3481" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3385 %and_ln81_464 = and i1 %icmp_ln81_265, i1 %xor_ln81_397

]]></Node>
<StgValue><ssdm name="and_ln81_464"/></StgValue>
</operation>

<operation id="3482" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3386 %select_ln81_265 = select i1 %and_ln81_463, i1 %and_ln81_464, i1 %icmp_ln81_266

]]></Node>
<StgValue><ssdm name="select_ln81_265"/></StgValue>
</operation>

<operation id="3483" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3387 %and_ln81_465 = and i1 %and_ln81_463, i1 %icmp_ln81_266

]]></Node>
<StgValue><ssdm name="and_ln81_465"/></StgValue>
</operation>

<operation id="3484" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3388 %xor_ln81_398 = xor i1 %and_ln81_465, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_398"/></StgValue>
</operation>

<operation id="3485" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3389 %empty_78 = and i1 %tmp_527, i1 %xor_ln81_398

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="3486" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3390 %xor_ln81_399 = xor i1 %select_ln81_264, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_399"/></StgValue>
</operation>

<operation id="3487" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3391 %or_ln81_199 = or i1 %tmp_531, i1 %xor_ln81_399

]]></Node>
<StgValue><ssdm name="or_ln81_199"/></StgValue>
</operation>

<operation id="3488" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3392 %xor_ln81_400 = xor i1 %tmp_527, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_400"/></StgValue>
</operation>

<operation id="3489" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3393 %and_ln81_466 = and i1 %or_ln81_199, i1 %xor_ln81_400

]]></Node>
<StgValue><ssdm name="and_ln81_466"/></StgValue>
</operation>

<operation id="3490" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3394 %and_ln81_467 = and i1 %tmp_531, i1 %select_ln81_265

]]></Node>
<StgValue><ssdm name="and_ln81_467"/></StgValue>
</operation>

<operation id="3491" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3395 %xor_ln81_401 = xor i1 %and_ln81_467, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_401"/></StgValue>
</operation>

<operation id="3492" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3396 %and_ln81_468 = and i1 %empty_78, i1 %xor_ln81_401

]]></Node>
<StgValue><ssdm name="and_ln81_468"/></StgValue>
</operation>

<operation id="3493" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3397 %or_ln81_200 = or i1 %and_ln81_466, i1 %and_ln81_468

]]></Node>
<StgValue><ssdm name="or_ln81_200"/></StgValue>
</operation>

<operation id="3494" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:3399 %sext_ln81_201 = sext i16 %P_L1_W_0_load_67

]]></Node>
<StgValue><ssdm name="sext_ln81_201"/></StgValue>
</operation>

<operation id="3495" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:3400 %zext_ln81_195 = zext i15 %x_load_67

]]></Node>
<StgValue><ssdm name="zext_ln81_195"/></StgValue>
</operation>

<operation id="3496" st_id="70" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3401 %mul_ln81_67 = mul i31 %sext_ln81_201, i31 %zext_ln81_195

]]></Node>
<StgValue><ssdm name="mul_ln81_67"/></StgValue>
</operation>

<operation id="3497" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3402 %select_ln81_266 = select i1 %and_ln81_466, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_266"/></StgValue>
</operation>

<operation id="3498" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3403 %select_ln81_267 = select i1 %or_ln81_200, i16 %select_ln81_266, i16 %z_o_137

]]></Node>
<StgValue><ssdm name="select_ln81_267"/></StgValue>
</operation>

<operation id="3499" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:3404 %shl_ln81_66 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_267, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_66"/></StgValue>
</operation>

<operation id="3500" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:3405 %sext_ln81_202 = sext i26 %shl_ln81_66

]]></Node>
<StgValue><ssdm name="sext_ln81_202"/></StgValue>
</operation>

<operation id="3501" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:3406 %sext_ln81_203 = sext i31 %mul_ln81_67

]]></Node>
<StgValue><ssdm name="sext_ln81_203"/></StgValue>
</operation>

<operation id="3502" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3407 %add_ln81_134 = add i32 %sext_ln81_202, i32 %sext_ln81_203

]]></Node>
<StgValue><ssdm name="add_ln81_134"/></StgValue>
</operation>

<operation id="3503" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3408 %tmp_535 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_134, i32 31

]]></Node>
<StgValue><ssdm name="tmp_535"/></StgValue>
</operation>

<operation id="3504" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3409 %z_o_138 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_134, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_138"/></StgValue>
</operation>

<operation id="3505" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3410 %tmp_536 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_67, i32 9

]]></Node>
<StgValue><ssdm name="tmp_536"/></StgValue>
</operation>

<operation id="3506" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:3411 %trunc_ln81_67 = trunc i31 %mul_ln81_67

]]></Node>
<StgValue><ssdm name="trunc_ln81_67"/></StgValue>
</operation>

<operation id="3507" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:3412 %icmp_ln81_268 = icmp_ne  i9 %trunc_ln81_67, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_268"/></StgValue>
</operation>

<operation id="3508" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3414 %tmp_538 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_134, i32 10

]]></Node>
<StgValue><ssdm name="tmp_538"/></StgValue>
</operation>

<operation id="3509" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3415 %or_ln81_201 = or i1 %tmp_538, i1 %icmp_ln81_268

]]></Node>
<StgValue><ssdm name="or_ln81_201"/></StgValue>
</operation>

<operation id="3510" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3416 %and_ln81_469 = and i1 %or_ln81_201, i1 %tmp_536

]]></Node>
<StgValue><ssdm name="and_ln81_469"/></StgValue>
</operation>

<operation id="3511" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3417 %zext_ln81_67 = zext i1 %and_ln81_469

]]></Node>
<StgValue><ssdm name="zext_ln81_67"/></StgValue>
</operation>

<operation id="3512" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3418 %z_o_139 = add i16 %z_o_138, i16 %zext_ln81_67

]]></Node>
<StgValue><ssdm name="z_o_139"/></StgValue>
</operation>

<operation id="3513" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3419 %tmp_539 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_139, i32 15

]]></Node>
<StgValue><ssdm name="tmp_539"/></StgValue>
</operation>

<operation id="3514" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3423 %tmp_541 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_134, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_541"/></StgValue>
</operation>

<operation id="3515" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:3424 %icmp_ln81_269 = icmp_eq  i5 %tmp_541, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_269"/></StgValue>
</operation>

<operation id="3516" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3425 %tmp_542 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_134, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_542"/></StgValue>
</operation>

<operation id="3517" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3426 %icmp_ln81_270 = icmp_eq  i6 %tmp_542, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_270"/></StgValue>
</operation>

<operation id="3518" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3427 %icmp_ln81_271 = icmp_eq  i6 %tmp_542, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_271"/></StgValue>
</operation>

<operation id="3519" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3443 %P_L1_W_0_load_68 = load i16 68

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_68"/></StgValue>
</operation>

<operation id="3520" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3488 %P_L1_W_0_load_69 = load i16 69

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_69"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="3521" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:208 %x_load_69 = load i7 %x_addr_69

]]></Node>
<StgValue><ssdm name="x_load_69"/></StgValue>
</operation>

<operation id="3522" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:209 %store_ln67 = store i15 %x_load_69, i15 69

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="3523" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:210 %x_addr_70 = getelementptr i15 %x, i64 0, i64 70

]]></Node>
<StgValue><ssdm name="x_addr_70"/></StgValue>
</operation>

<operation id="3524" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:211 %x_load_70 = load i7 %x_addr_70

]]></Node>
<StgValue><ssdm name="x_load_70"/></StgValue>
</operation>

<operation id="3525" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3413 %tmp_537 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_134, i32 25

]]></Node>
<StgValue><ssdm name="tmp_537"/></StgValue>
</operation>

<operation id="3526" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3420 %xor_ln81_402 = xor i1 %tmp_539, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_402"/></StgValue>
</operation>

<operation id="3527" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3421 %and_ln81_470 = and i1 %tmp_537, i1 %xor_ln81_402

]]></Node>
<StgValue><ssdm name="and_ln81_470"/></StgValue>
</operation>

<operation id="3528" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3422 %tmp_540 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_134, i32 26

]]></Node>
<StgValue><ssdm name="tmp_540"/></StgValue>
</operation>

<operation id="3529" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3428 %select_ln81_268 = select i1 %and_ln81_470, i1 %icmp_ln81_270, i1 %icmp_ln81_271

]]></Node>
<StgValue><ssdm name="select_ln81_268"/></StgValue>
</operation>

<operation id="3530" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3429 %xor_ln81_403 = xor i1 %tmp_540, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_403"/></StgValue>
</operation>

<operation id="3531" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3430 %and_ln81_471 = and i1 %icmp_ln81_269, i1 %xor_ln81_403

]]></Node>
<StgValue><ssdm name="and_ln81_471"/></StgValue>
</operation>

<operation id="3532" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3431 %select_ln81_269 = select i1 %and_ln81_470, i1 %and_ln81_471, i1 %icmp_ln81_270

]]></Node>
<StgValue><ssdm name="select_ln81_269"/></StgValue>
</operation>

<operation id="3533" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3432 %and_ln81_472 = and i1 %and_ln81_470, i1 %icmp_ln81_270

]]></Node>
<StgValue><ssdm name="and_ln81_472"/></StgValue>
</operation>

<operation id="3534" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3433 %xor_ln81_404 = xor i1 %and_ln81_472, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_404"/></StgValue>
</operation>

<operation id="3535" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3434 %empty_79 = and i1 %tmp_535, i1 %xor_ln81_404

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="3536" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3435 %xor_ln81_405 = xor i1 %select_ln81_268, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_405"/></StgValue>
</operation>

<operation id="3537" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3436 %or_ln81_202 = or i1 %tmp_539, i1 %xor_ln81_405

]]></Node>
<StgValue><ssdm name="or_ln81_202"/></StgValue>
</operation>

<operation id="3538" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3437 %xor_ln81_406 = xor i1 %tmp_535, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_406"/></StgValue>
</operation>

<operation id="3539" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3438 %and_ln81_473 = and i1 %or_ln81_202, i1 %xor_ln81_406

]]></Node>
<StgValue><ssdm name="and_ln81_473"/></StgValue>
</operation>

<operation id="3540" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3439 %and_ln81_474 = and i1 %tmp_539, i1 %select_ln81_269

]]></Node>
<StgValue><ssdm name="and_ln81_474"/></StgValue>
</operation>

<operation id="3541" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3440 %xor_ln81_407 = xor i1 %and_ln81_474, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_407"/></StgValue>
</operation>

<operation id="3542" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3441 %and_ln81_475 = and i1 %empty_79, i1 %xor_ln81_407

]]></Node>
<StgValue><ssdm name="and_ln81_475"/></StgValue>
</operation>

<operation id="3543" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3442 %or_ln81_203 = or i1 %and_ln81_473, i1 %and_ln81_475

]]></Node>
<StgValue><ssdm name="or_ln81_203"/></StgValue>
</operation>

<operation id="3544" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:3444 %sext_ln81_204 = sext i16 %P_L1_W_0_load_68

]]></Node>
<StgValue><ssdm name="sext_ln81_204"/></StgValue>
</operation>

<operation id="3545" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:3445 %zext_ln81_196 = zext i15 %x_load_68

]]></Node>
<StgValue><ssdm name="zext_ln81_196"/></StgValue>
</operation>

<operation id="3546" st_id="71" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3446 %mul_ln81_68 = mul i31 %sext_ln81_204, i31 %zext_ln81_196

]]></Node>
<StgValue><ssdm name="mul_ln81_68"/></StgValue>
</operation>

<operation id="3547" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3447 %select_ln81_270 = select i1 %and_ln81_473, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_270"/></StgValue>
</operation>

<operation id="3548" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3448 %select_ln81_271 = select i1 %or_ln81_203, i16 %select_ln81_270, i16 %z_o_139

]]></Node>
<StgValue><ssdm name="select_ln81_271"/></StgValue>
</operation>

<operation id="3549" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:3449 %shl_ln81_67 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_271, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_67"/></StgValue>
</operation>

<operation id="3550" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:3450 %sext_ln81_205 = sext i26 %shl_ln81_67

]]></Node>
<StgValue><ssdm name="sext_ln81_205"/></StgValue>
</operation>

<operation id="3551" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:3451 %sext_ln81_206 = sext i31 %mul_ln81_68

]]></Node>
<StgValue><ssdm name="sext_ln81_206"/></StgValue>
</operation>

<operation id="3552" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3452 %add_ln81_136 = add i32 %sext_ln81_205, i32 %sext_ln81_206

]]></Node>
<StgValue><ssdm name="add_ln81_136"/></StgValue>
</operation>

<operation id="3553" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3453 %tmp_543 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_136, i32 31

]]></Node>
<StgValue><ssdm name="tmp_543"/></StgValue>
</operation>

<operation id="3554" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3454 %z_o_140 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_136, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_140"/></StgValue>
</operation>

<operation id="3555" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3455 %tmp_544 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_68, i32 9

]]></Node>
<StgValue><ssdm name="tmp_544"/></StgValue>
</operation>

<operation id="3556" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:3456 %trunc_ln81_68 = trunc i31 %mul_ln81_68

]]></Node>
<StgValue><ssdm name="trunc_ln81_68"/></StgValue>
</operation>

<operation id="3557" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:3457 %icmp_ln81_272 = icmp_ne  i9 %trunc_ln81_68, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_272"/></StgValue>
</operation>

<operation id="3558" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3459 %tmp_546 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_136, i32 10

]]></Node>
<StgValue><ssdm name="tmp_546"/></StgValue>
</operation>

<operation id="3559" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3460 %or_ln81_204 = or i1 %tmp_546, i1 %icmp_ln81_272

]]></Node>
<StgValue><ssdm name="or_ln81_204"/></StgValue>
</operation>

<operation id="3560" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3461 %and_ln81_476 = and i1 %or_ln81_204, i1 %tmp_544

]]></Node>
<StgValue><ssdm name="and_ln81_476"/></StgValue>
</operation>

<operation id="3561" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3462 %zext_ln81_68 = zext i1 %and_ln81_476

]]></Node>
<StgValue><ssdm name="zext_ln81_68"/></StgValue>
</operation>

<operation id="3562" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3463 %z_o_141 = add i16 %z_o_140, i16 %zext_ln81_68

]]></Node>
<StgValue><ssdm name="z_o_141"/></StgValue>
</operation>

<operation id="3563" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3464 %tmp_547 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_141, i32 15

]]></Node>
<StgValue><ssdm name="tmp_547"/></StgValue>
</operation>

<operation id="3564" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3468 %tmp_549 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_136, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_549"/></StgValue>
</operation>

<operation id="3565" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:3469 %icmp_ln81_273 = icmp_eq  i5 %tmp_549, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_273"/></StgValue>
</operation>

<operation id="3566" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3470 %tmp_550 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_136, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_550"/></StgValue>
</operation>

<operation id="3567" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3471 %icmp_ln81_274 = icmp_eq  i6 %tmp_550, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_274"/></StgValue>
</operation>

<operation id="3568" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3475" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3472 %icmp_ln81_275 = icmp_eq  i6 %tmp_550, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_275"/></StgValue>
</operation>

<operation id="3569" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3488 %P_L1_W_0_load_69 = load i16 69

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_69"/></StgValue>
</operation>

<operation id="3570" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3533 %P_L1_W_0_load_70 = load i16 70

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_70"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="3571" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:211 %x_load_70 = load i7 %x_addr_70

]]></Node>
<StgValue><ssdm name="x_load_70"/></StgValue>
</operation>

<operation id="3572" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:212 %store_ln67 = store i15 %x_load_70, i15 70

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="3573" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:213 %x_addr_71 = getelementptr i15 %x, i64 0, i64 71

]]></Node>
<StgValue><ssdm name="x_addr_71"/></StgValue>
</operation>

<operation id="3574" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:214 %x_load_71 = load i7 %x_addr_71

]]></Node>
<StgValue><ssdm name="x_load_71"/></StgValue>
</operation>

<operation id="3575" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3458 %tmp_545 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_136, i32 25

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>

<operation id="3576" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3465 %xor_ln81_408 = xor i1 %tmp_547, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_408"/></StgValue>
</operation>

<operation id="3577" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3466 %and_ln81_477 = and i1 %tmp_545, i1 %xor_ln81_408

]]></Node>
<StgValue><ssdm name="and_ln81_477"/></StgValue>
</operation>

<operation id="3578" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3467 %tmp_548 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_136, i32 26

]]></Node>
<StgValue><ssdm name="tmp_548"/></StgValue>
</operation>

<operation id="3579" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3473 %select_ln81_272 = select i1 %and_ln81_477, i1 %icmp_ln81_274, i1 %icmp_ln81_275

]]></Node>
<StgValue><ssdm name="select_ln81_272"/></StgValue>
</operation>

<operation id="3580" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3474 %xor_ln81_409 = xor i1 %tmp_548, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_409"/></StgValue>
</operation>

<operation id="3581" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3475 %and_ln81_478 = and i1 %icmp_ln81_273, i1 %xor_ln81_409

]]></Node>
<StgValue><ssdm name="and_ln81_478"/></StgValue>
</operation>

<operation id="3582" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3476 %select_ln81_273 = select i1 %and_ln81_477, i1 %and_ln81_478, i1 %icmp_ln81_274

]]></Node>
<StgValue><ssdm name="select_ln81_273"/></StgValue>
</operation>

<operation id="3583" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3477 %and_ln81_479 = and i1 %and_ln81_477, i1 %icmp_ln81_274

]]></Node>
<StgValue><ssdm name="and_ln81_479"/></StgValue>
</operation>

<operation id="3584" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3478 %xor_ln81_410 = xor i1 %and_ln81_479, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_410"/></StgValue>
</operation>

<operation id="3585" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3479 %empty_80 = and i1 %tmp_543, i1 %xor_ln81_410

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="3586" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3480 %xor_ln81_411 = xor i1 %select_ln81_272, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_411"/></StgValue>
</operation>

<operation id="3587" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3481 %or_ln81_205 = or i1 %tmp_547, i1 %xor_ln81_411

]]></Node>
<StgValue><ssdm name="or_ln81_205"/></StgValue>
</operation>

<operation id="3588" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3482 %xor_ln81_412 = xor i1 %tmp_543, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_412"/></StgValue>
</operation>

<operation id="3589" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3483 %and_ln81_480 = and i1 %or_ln81_205, i1 %xor_ln81_412

]]></Node>
<StgValue><ssdm name="and_ln81_480"/></StgValue>
</operation>

<operation id="3590" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3484 %and_ln81_481 = and i1 %tmp_547, i1 %select_ln81_273

]]></Node>
<StgValue><ssdm name="and_ln81_481"/></StgValue>
</operation>

<operation id="3591" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3485 %xor_ln81_413 = xor i1 %and_ln81_481, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_413"/></StgValue>
</operation>

<operation id="3592" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3486 %and_ln81_482 = and i1 %empty_80, i1 %xor_ln81_413

]]></Node>
<StgValue><ssdm name="and_ln81_482"/></StgValue>
</operation>

<operation id="3593" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3487 %or_ln81_206 = or i1 %and_ln81_480, i1 %and_ln81_482

]]></Node>
<StgValue><ssdm name="or_ln81_206"/></StgValue>
</operation>

<operation id="3594" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:3489 %sext_ln81_207 = sext i16 %P_L1_W_0_load_69

]]></Node>
<StgValue><ssdm name="sext_ln81_207"/></StgValue>
</operation>

<operation id="3595" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:3490 %zext_ln81_197 = zext i15 %x_load_69

]]></Node>
<StgValue><ssdm name="zext_ln81_197"/></StgValue>
</operation>

<operation id="3596" st_id="72" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3491 %mul_ln81_69 = mul i31 %sext_ln81_207, i31 %zext_ln81_197

]]></Node>
<StgValue><ssdm name="mul_ln81_69"/></StgValue>
</operation>

<operation id="3597" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3492 %select_ln81_274 = select i1 %and_ln81_480, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_274"/></StgValue>
</operation>

<operation id="3598" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3496" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3493 %select_ln81_275 = select i1 %or_ln81_206, i16 %select_ln81_274, i16 %z_o_141

]]></Node>
<StgValue><ssdm name="select_ln81_275"/></StgValue>
</operation>

<operation id="3599" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3497" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:3494 %shl_ln81_68 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_275, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_68"/></StgValue>
</operation>

<operation id="3600" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:3495 %sext_ln81_208 = sext i26 %shl_ln81_68

]]></Node>
<StgValue><ssdm name="sext_ln81_208"/></StgValue>
</operation>

<operation id="3601" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3499" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:3496 %sext_ln81_209 = sext i31 %mul_ln81_69

]]></Node>
<StgValue><ssdm name="sext_ln81_209"/></StgValue>
</operation>

<operation id="3602" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3497 %add_ln81_138 = add i32 %sext_ln81_208, i32 %sext_ln81_209

]]></Node>
<StgValue><ssdm name="add_ln81_138"/></StgValue>
</operation>

<operation id="3603" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3498 %tmp_551 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_138, i32 31

]]></Node>
<StgValue><ssdm name="tmp_551"/></StgValue>
</operation>

<operation id="3604" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3499 %z_o_142 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_138, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_142"/></StgValue>
</operation>

<operation id="3605" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3500 %tmp_552 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_69, i32 9

]]></Node>
<StgValue><ssdm name="tmp_552"/></StgValue>
</operation>

<operation id="3606" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:3501 %trunc_ln81_69 = trunc i31 %mul_ln81_69

]]></Node>
<StgValue><ssdm name="trunc_ln81_69"/></StgValue>
</operation>

<operation id="3607" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:3502 %icmp_ln81_276 = icmp_ne  i9 %trunc_ln81_69, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_276"/></StgValue>
</operation>

<operation id="3608" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3504 %tmp_554 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_138, i32 10

]]></Node>
<StgValue><ssdm name="tmp_554"/></StgValue>
</operation>

<operation id="3609" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3505 %or_ln81_207 = or i1 %tmp_554, i1 %icmp_ln81_276

]]></Node>
<StgValue><ssdm name="or_ln81_207"/></StgValue>
</operation>

<operation id="3610" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3506 %and_ln81_483 = and i1 %or_ln81_207, i1 %tmp_552

]]></Node>
<StgValue><ssdm name="and_ln81_483"/></StgValue>
</operation>

<operation id="3611" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3507 %zext_ln81_69 = zext i1 %and_ln81_483

]]></Node>
<StgValue><ssdm name="zext_ln81_69"/></StgValue>
</operation>

<operation id="3612" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3511" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3508 %z_o_143 = add i16 %z_o_142, i16 %zext_ln81_69

]]></Node>
<StgValue><ssdm name="z_o_143"/></StgValue>
</operation>

<operation id="3613" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3509 %tmp_555 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_143, i32 15

]]></Node>
<StgValue><ssdm name="tmp_555"/></StgValue>
</operation>

<operation id="3614" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3513 %tmp_557 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_138, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_557"/></StgValue>
</operation>

<operation id="3615" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:3514 %icmp_ln81_277 = icmp_eq  i5 %tmp_557, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_277"/></StgValue>
</operation>

<operation id="3616" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3515 %tmp_558 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_138, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_558"/></StgValue>
</operation>

<operation id="3617" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3516 %icmp_ln81_278 = icmp_eq  i6 %tmp_558, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_278"/></StgValue>
</operation>

<operation id="3618" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3520" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3517 %icmp_ln81_279 = icmp_eq  i6 %tmp_558, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_279"/></StgValue>
</operation>

<operation id="3619" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3533 %P_L1_W_0_load_70 = load i16 70

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_70"/></StgValue>
</operation>

<operation id="3620" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3578 %P_L1_W_0_load_71 = load i16 71

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_71"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="3621" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:214 %x_load_71 = load i7 %x_addr_71

]]></Node>
<StgValue><ssdm name="x_load_71"/></StgValue>
</operation>

<operation id="3622" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:215 %store_ln67 = store i15 %x_load_71, i15 71

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="3623" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:216 %x_addr_72 = getelementptr i15 %x, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="x_addr_72"/></StgValue>
</operation>

<operation id="3624" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:217 %x_load_72 = load i7 %x_addr_72

]]></Node>
<StgValue><ssdm name="x_load_72"/></StgValue>
</operation>

<operation id="3625" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3503 %tmp_553 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_138, i32 25

]]></Node>
<StgValue><ssdm name="tmp_553"/></StgValue>
</operation>

<operation id="3626" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3510 %xor_ln81_414 = xor i1 %tmp_555, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_414"/></StgValue>
</operation>

<operation id="3627" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3511 %and_ln81_484 = and i1 %tmp_553, i1 %xor_ln81_414

]]></Node>
<StgValue><ssdm name="and_ln81_484"/></StgValue>
</operation>

<operation id="3628" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3512 %tmp_556 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_138, i32 26

]]></Node>
<StgValue><ssdm name="tmp_556"/></StgValue>
</operation>

<operation id="3629" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3518 %select_ln81_276 = select i1 %and_ln81_484, i1 %icmp_ln81_278, i1 %icmp_ln81_279

]]></Node>
<StgValue><ssdm name="select_ln81_276"/></StgValue>
</operation>

<operation id="3630" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3519 %xor_ln81_415 = xor i1 %tmp_556, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_415"/></StgValue>
</operation>

<operation id="3631" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3520 %and_ln81_485 = and i1 %icmp_ln81_277, i1 %xor_ln81_415

]]></Node>
<StgValue><ssdm name="and_ln81_485"/></StgValue>
</operation>

<operation id="3632" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3521 %select_ln81_277 = select i1 %and_ln81_484, i1 %and_ln81_485, i1 %icmp_ln81_278

]]></Node>
<StgValue><ssdm name="select_ln81_277"/></StgValue>
</operation>

<operation id="3633" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3522 %and_ln81_486 = and i1 %and_ln81_484, i1 %icmp_ln81_278

]]></Node>
<StgValue><ssdm name="and_ln81_486"/></StgValue>
</operation>

<operation id="3634" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3523 %xor_ln81_416 = xor i1 %and_ln81_486, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_416"/></StgValue>
</operation>

<operation id="3635" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3524 %empty_81 = and i1 %tmp_551, i1 %xor_ln81_416

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="3636" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3525 %xor_ln81_417 = xor i1 %select_ln81_276, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_417"/></StgValue>
</operation>

<operation id="3637" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3526 %or_ln81_208 = or i1 %tmp_555, i1 %xor_ln81_417

]]></Node>
<StgValue><ssdm name="or_ln81_208"/></StgValue>
</operation>

<operation id="3638" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3527 %xor_ln81_418 = xor i1 %tmp_551, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_418"/></StgValue>
</operation>

<operation id="3639" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3528 %and_ln81_487 = and i1 %or_ln81_208, i1 %xor_ln81_418

]]></Node>
<StgValue><ssdm name="and_ln81_487"/></StgValue>
</operation>

<operation id="3640" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3529 %and_ln81_488 = and i1 %tmp_555, i1 %select_ln81_277

]]></Node>
<StgValue><ssdm name="and_ln81_488"/></StgValue>
</operation>

<operation id="3641" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3530 %xor_ln81_419 = xor i1 %and_ln81_488, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_419"/></StgValue>
</operation>

<operation id="3642" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3531 %and_ln81_489 = and i1 %empty_81, i1 %xor_ln81_419

]]></Node>
<StgValue><ssdm name="and_ln81_489"/></StgValue>
</operation>

<operation id="3643" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3532 %or_ln81_209 = or i1 %and_ln81_487, i1 %and_ln81_489

]]></Node>
<StgValue><ssdm name="or_ln81_209"/></StgValue>
</operation>

<operation id="3644" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:3534 %sext_ln81_210 = sext i16 %P_L1_W_0_load_70

]]></Node>
<StgValue><ssdm name="sext_ln81_210"/></StgValue>
</operation>

<operation id="3645" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:3535 %zext_ln81_198 = zext i15 %x_load_70

]]></Node>
<StgValue><ssdm name="zext_ln81_198"/></StgValue>
</operation>

<operation id="3646" st_id="73" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3536 %mul_ln81_70 = mul i31 %sext_ln81_210, i31 %zext_ln81_198

]]></Node>
<StgValue><ssdm name="mul_ln81_70"/></StgValue>
</operation>

<operation id="3647" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3537 %select_ln81_278 = select i1 %and_ln81_487, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_278"/></StgValue>
</operation>

<operation id="3648" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3538 %select_ln81_279 = select i1 %or_ln81_209, i16 %select_ln81_278, i16 %z_o_143

]]></Node>
<StgValue><ssdm name="select_ln81_279"/></StgValue>
</operation>

<operation id="3649" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:3539 %shl_ln81_69 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_279, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_69"/></StgValue>
</operation>

<operation id="3650" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:3540 %sext_ln81_211 = sext i26 %shl_ln81_69

]]></Node>
<StgValue><ssdm name="sext_ln81_211"/></StgValue>
</operation>

<operation id="3651" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:3541 %sext_ln81_212 = sext i31 %mul_ln81_70

]]></Node>
<StgValue><ssdm name="sext_ln81_212"/></StgValue>
</operation>

<operation id="3652" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3542 %add_ln81_140 = add i32 %sext_ln81_211, i32 %sext_ln81_212

]]></Node>
<StgValue><ssdm name="add_ln81_140"/></StgValue>
</operation>

<operation id="3653" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3543 %tmp_559 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_140, i32 31

]]></Node>
<StgValue><ssdm name="tmp_559"/></StgValue>
</operation>

<operation id="3654" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3544 %z_o_144 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_140, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_144"/></StgValue>
</operation>

<operation id="3655" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3545 %tmp_560 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_70, i32 9

]]></Node>
<StgValue><ssdm name="tmp_560"/></StgValue>
</operation>

<operation id="3656" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:3546 %trunc_ln81_70 = trunc i31 %mul_ln81_70

]]></Node>
<StgValue><ssdm name="trunc_ln81_70"/></StgValue>
</operation>

<operation id="3657" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:3547 %icmp_ln81_280 = icmp_ne  i9 %trunc_ln81_70, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_280"/></StgValue>
</operation>

<operation id="3658" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3549 %tmp_562 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_140, i32 10

]]></Node>
<StgValue><ssdm name="tmp_562"/></StgValue>
</operation>

<operation id="3659" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3550 %or_ln81_210 = or i1 %tmp_562, i1 %icmp_ln81_280

]]></Node>
<StgValue><ssdm name="or_ln81_210"/></StgValue>
</operation>

<operation id="3660" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3551 %and_ln81_490 = and i1 %or_ln81_210, i1 %tmp_560

]]></Node>
<StgValue><ssdm name="and_ln81_490"/></StgValue>
</operation>

<operation id="3661" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3552 %zext_ln81_70 = zext i1 %and_ln81_490

]]></Node>
<StgValue><ssdm name="zext_ln81_70"/></StgValue>
</operation>

<operation id="3662" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3553 %z_o_145 = add i16 %z_o_144, i16 %zext_ln81_70

]]></Node>
<StgValue><ssdm name="z_o_145"/></StgValue>
</operation>

<operation id="3663" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3554 %tmp_563 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_145, i32 15

]]></Node>
<StgValue><ssdm name="tmp_563"/></StgValue>
</operation>

<operation id="3664" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3558 %tmp_565 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_140, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_565"/></StgValue>
</operation>

<operation id="3665" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:3559 %icmp_ln81_281 = icmp_eq  i5 %tmp_565, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_281"/></StgValue>
</operation>

<operation id="3666" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3560 %tmp_566 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_140, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_566"/></StgValue>
</operation>

<operation id="3667" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3561 %icmp_ln81_282 = icmp_eq  i6 %tmp_566, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_282"/></StgValue>
</operation>

<operation id="3668" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3562 %icmp_ln81_283 = icmp_eq  i6 %tmp_566, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_283"/></StgValue>
</operation>

<operation id="3669" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3578 %P_L1_W_0_load_71 = load i16 71

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_71"/></StgValue>
</operation>

<operation id="3670" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3623 %P_L1_W_0_load_72 = load i16 72

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_72"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="3671" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:217 %x_load_72 = load i7 %x_addr_72

]]></Node>
<StgValue><ssdm name="x_load_72"/></StgValue>
</operation>

<operation id="3672" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:218 %store_ln67 = store i15 %x_load_72, i15 72

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="3673" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:219 %x_addr_73 = getelementptr i15 %x, i64 0, i64 73

]]></Node>
<StgValue><ssdm name="x_addr_73"/></StgValue>
</operation>

<operation id="3674" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:220 %x_load_73 = load i7 %x_addr_73

]]></Node>
<StgValue><ssdm name="x_load_73"/></StgValue>
</operation>

<operation id="3675" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3548 %tmp_561 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_140, i32 25

]]></Node>
<StgValue><ssdm name="tmp_561"/></StgValue>
</operation>

<operation id="3676" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3555 %xor_ln81_420 = xor i1 %tmp_563, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_420"/></StgValue>
</operation>

<operation id="3677" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3556 %and_ln81_491 = and i1 %tmp_561, i1 %xor_ln81_420

]]></Node>
<StgValue><ssdm name="and_ln81_491"/></StgValue>
</operation>

<operation id="3678" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3557 %tmp_564 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_140, i32 26

]]></Node>
<StgValue><ssdm name="tmp_564"/></StgValue>
</operation>

<operation id="3679" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3563 %select_ln81_280 = select i1 %and_ln81_491, i1 %icmp_ln81_282, i1 %icmp_ln81_283

]]></Node>
<StgValue><ssdm name="select_ln81_280"/></StgValue>
</operation>

<operation id="3680" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3564 %xor_ln81_421 = xor i1 %tmp_564, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_421"/></StgValue>
</operation>

<operation id="3681" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3565 %and_ln81_492 = and i1 %icmp_ln81_281, i1 %xor_ln81_421

]]></Node>
<StgValue><ssdm name="and_ln81_492"/></StgValue>
</operation>

<operation id="3682" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3566 %select_ln81_281 = select i1 %and_ln81_491, i1 %and_ln81_492, i1 %icmp_ln81_282

]]></Node>
<StgValue><ssdm name="select_ln81_281"/></StgValue>
</operation>

<operation id="3683" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3567 %and_ln81_493 = and i1 %and_ln81_491, i1 %icmp_ln81_282

]]></Node>
<StgValue><ssdm name="and_ln81_493"/></StgValue>
</operation>

<operation id="3684" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3568 %xor_ln81_422 = xor i1 %and_ln81_493, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_422"/></StgValue>
</operation>

<operation id="3685" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3569 %empty_82 = and i1 %tmp_559, i1 %xor_ln81_422

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="3686" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3570 %xor_ln81_423 = xor i1 %select_ln81_280, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_423"/></StgValue>
</operation>

<operation id="3687" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3571 %or_ln81_211 = or i1 %tmp_563, i1 %xor_ln81_423

]]></Node>
<StgValue><ssdm name="or_ln81_211"/></StgValue>
</operation>

<operation id="3688" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3572 %xor_ln81_424 = xor i1 %tmp_559, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_424"/></StgValue>
</operation>

<operation id="3689" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3573 %and_ln81_494 = and i1 %or_ln81_211, i1 %xor_ln81_424

]]></Node>
<StgValue><ssdm name="and_ln81_494"/></StgValue>
</operation>

<operation id="3690" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3574 %and_ln81_495 = and i1 %tmp_563, i1 %select_ln81_281

]]></Node>
<StgValue><ssdm name="and_ln81_495"/></StgValue>
</operation>

<operation id="3691" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3575 %xor_ln81_425 = xor i1 %and_ln81_495, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_425"/></StgValue>
</operation>

<operation id="3692" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3576 %and_ln81_496 = and i1 %empty_82, i1 %xor_ln81_425

]]></Node>
<StgValue><ssdm name="and_ln81_496"/></StgValue>
</operation>

<operation id="3693" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3577 %or_ln81_212 = or i1 %and_ln81_494, i1 %and_ln81_496

]]></Node>
<StgValue><ssdm name="or_ln81_212"/></StgValue>
</operation>

<operation id="3694" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:3579 %sext_ln81_213 = sext i16 %P_L1_W_0_load_71

]]></Node>
<StgValue><ssdm name="sext_ln81_213"/></StgValue>
</operation>

<operation id="3695" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:3580 %zext_ln81_199 = zext i15 %x_load_71

]]></Node>
<StgValue><ssdm name="zext_ln81_199"/></StgValue>
</operation>

<operation id="3696" st_id="74" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3581 %mul_ln81_71 = mul i31 %sext_ln81_213, i31 %zext_ln81_199

]]></Node>
<StgValue><ssdm name="mul_ln81_71"/></StgValue>
</operation>

<operation id="3697" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3582 %select_ln81_282 = select i1 %and_ln81_494, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_282"/></StgValue>
</operation>

<operation id="3698" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3583 %select_ln81_283 = select i1 %or_ln81_212, i16 %select_ln81_282, i16 %z_o_145

]]></Node>
<StgValue><ssdm name="select_ln81_283"/></StgValue>
</operation>

<operation id="3699" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:3584 %shl_ln81_70 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_283, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_70"/></StgValue>
</operation>

<operation id="3700" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:3585 %sext_ln81_214 = sext i26 %shl_ln81_70

]]></Node>
<StgValue><ssdm name="sext_ln81_214"/></StgValue>
</operation>

<operation id="3701" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3589" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:3586 %sext_ln81_215 = sext i31 %mul_ln81_71

]]></Node>
<StgValue><ssdm name="sext_ln81_215"/></StgValue>
</operation>

<operation id="3702" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3587 %add_ln81_142 = add i32 %sext_ln81_214, i32 %sext_ln81_215

]]></Node>
<StgValue><ssdm name="add_ln81_142"/></StgValue>
</operation>

<operation id="3703" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3588 %tmp_567 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_142, i32 31

]]></Node>
<StgValue><ssdm name="tmp_567"/></StgValue>
</operation>

<operation id="3704" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3589 %z_o_146 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_142, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_146"/></StgValue>
</operation>

<operation id="3705" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3590 %tmp_568 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_71, i32 9

]]></Node>
<StgValue><ssdm name="tmp_568"/></StgValue>
</operation>

<operation id="3706" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:3591 %trunc_ln81_71 = trunc i31 %mul_ln81_71

]]></Node>
<StgValue><ssdm name="trunc_ln81_71"/></StgValue>
</operation>

<operation id="3707" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:3592 %icmp_ln81_284 = icmp_ne  i9 %trunc_ln81_71, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_284"/></StgValue>
</operation>

<operation id="3708" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3594 %tmp_570 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_142, i32 10

]]></Node>
<StgValue><ssdm name="tmp_570"/></StgValue>
</operation>

<operation id="3709" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3595 %or_ln81_213 = or i1 %tmp_570, i1 %icmp_ln81_284

]]></Node>
<StgValue><ssdm name="or_ln81_213"/></StgValue>
</operation>

<operation id="3710" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3596 %and_ln81_497 = and i1 %or_ln81_213, i1 %tmp_568

]]></Node>
<StgValue><ssdm name="and_ln81_497"/></StgValue>
</operation>

<operation id="3711" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3597 %zext_ln81_71 = zext i1 %and_ln81_497

]]></Node>
<StgValue><ssdm name="zext_ln81_71"/></StgValue>
</operation>

<operation id="3712" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3598 %z_o_147 = add i16 %z_o_146, i16 %zext_ln81_71

]]></Node>
<StgValue><ssdm name="z_o_147"/></StgValue>
</operation>

<operation id="3713" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3599 %tmp_571 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_147, i32 15

]]></Node>
<StgValue><ssdm name="tmp_571"/></StgValue>
</operation>

<operation id="3714" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3603 %tmp_573 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_142, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_573"/></StgValue>
</operation>

<operation id="3715" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:3604 %icmp_ln81_285 = icmp_eq  i5 %tmp_573, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_285"/></StgValue>
</operation>

<operation id="3716" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3605 %tmp_574 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_142, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_574"/></StgValue>
</operation>

<operation id="3717" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3606 %icmp_ln81_286 = icmp_eq  i6 %tmp_574, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_286"/></StgValue>
</operation>

<operation id="3718" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3610" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3607 %icmp_ln81_287 = icmp_eq  i6 %tmp_574, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_287"/></StgValue>
</operation>

<operation id="3719" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3623 %P_L1_W_0_load_72 = load i16 72

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_72"/></StgValue>
</operation>

<operation id="3720" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3668 %P_L1_W_0_load_73 = load i16 73

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_73"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="3721" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:220 %x_load_73 = load i7 %x_addr_73

]]></Node>
<StgValue><ssdm name="x_load_73"/></StgValue>
</operation>

<operation id="3722" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:221 %store_ln67 = store i15 %x_load_73, i15 73

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="3723" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:222 %x_addr_74 = getelementptr i15 %x, i64 0, i64 74

]]></Node>
<StgValue><ssdm name="x_addr_74"/></StgValue>
</operation>

<operation id="3724" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:223 %x_load_74 = load i7 %x_addr_74

]]></Node>
<StgValue><ssdm name="x_load_74"/></StgValue>
</operation>

<operation id="3725" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3593 %tmp_569 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_142, i32 25

]]></Node>
<StgValue><ssdm name="tmp_569"/></StgValue>
</operation>

<operation id="3726" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3600 %xor_ln81_426 = xor i1 %tmp_571, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_426"/></StgValue>
</operation>

<operation id="3727" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3601 %and_ln81_498 = and i1 %tmp_569, i1 %xor_ln81_426

]]></Node>
<StgValue><ssdm name="and_ln81_498"/></StgValue>
</operation>

<operation id="3728" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3602 %tmp_572 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_142, i32 26

]]></Node>
<StgValue><ssdm name="tmp_572"/></StgValue>
</operation>

<operation id="3729" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3611" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3608 %select_ln81_284 = select i1 %and_ln81_498, i1 %icmp_ln81_286, i1 %icmp_ln81_287

]]></Node>
<StgValue><ssdm name="select_ln81_284"/></StgValue>
</operation>

<operation id="3730" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3609 %xor_ln81_427 = xor i1 %tmp_572, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_427"/></StgValue>
</operation>

<operation id="3731" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3610 %and_ln81_499 = and i1 %icmp_ln81_285, i1 %xor_ln81_427

]]></Node>
<StgValue><ssdm name="and_ln81_499"/></StgValue>
</operation>

<operation id="3732" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3611 %select_ln81_285 = select i1 %and_ln81_498, i1 %and_ln81_499, i1 %icmp_ln81_286

]]></Node>
<StgValue><ssdm name="select_ln81_285"/></StgValue>
</operation>

<operation id="3733" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3612 %and_ln81_500 = and i1 %and_ln81_498, i1 %icmp_ln81_286

]]></Node>
<StgValue><ssdm name="and_ln81_500"/></StgValue>
</operation>

<operation id="3734" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3613 %xor_ln81_428 = xor i1 %and_ln81_500, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_428"/></StgValue>
</operation>

<operation id="3735" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3614 %empty_83 = and i1 %tmp_567, i1 %xor_ln81_428

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="3736" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3615 %xor_ln81_429 = xor i1 %select_ln81_284, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_429"/></StgValue>
</operation>

<operation id="3737" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3616 %or_ln81_214 = or i1 %tmp_571, i1 %xor_ln81_429

]]></Node>
<StgValue><ssdm name="or_ln81_214"/></StgValue>
</operation>

<operation id="3738" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3617 %xor_ln81_430 = xor i1 %tmp_567, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_430"/></StgValue>
</operation>

<operation id="3739" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3618 %and_ln81_501 = and i1 %or_ln81_214, i1 %xor_ln81_430

]]></Node>
<StgValue><ssdm name="and_ln81_501"/></StgValue>
</operation>

<operation id="3740" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3619 %and_ln81_502 = and i1 %tmp_571, i1 %select_ln81_285

]]></Node>
<StgValue><ssdm name="and_ln81_502"/></StgValue>
</operation>

<operation id="3741" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3620 %xor_ln81_431 = xor i1 %and_ln81_502, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_431"/></StgValue>
</operation>

<operation id="3742" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3621 %and_ln81_503 = and i1 %empty_83, i1 %xor_ln81_431

]]></Node>
<StgValue><ssdm name="and_ln81_503"/></StgValue>
</operation>

<operation id="3743" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3622 %or_ln81_215 = or i1 %and_ln81_501, i1 %and_ln81_503

]]></Node>
<StgValue><ssdm name="or_ln81_215"/></StgValue>
</operation>

<operation id="3744" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:3624 %sext_ln81_216 = sext i16 %P_L1_W_0_load_72

]]></Node>
<StgValue><ssdm name="sext_ln81_216"/></StgValue>
</operation>

<operation id="3745" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:3625 %zext_ln81_200 = zext i15 %x_load_72

]]></Node>
<StgValue><ssdm name="zext_ln81_200"/></StgValue>
</operation>

<operation id="3746" st_id="75" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3626 %mul_ln81_72 = mul i31 %sext_ln81_216, i31 %zext_ln81_200

]]></Node>
<StgValue><ssdm name="mul_ln81_72"/></StgValue>
</operation>

<operation id="3747" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3627 %select_ln81_286 = select i1 %and_ln81_501, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_286"/></StgValue>
</operation>

<operation id="3748" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3631" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3628 %select_ln81_287 = select i1 %or_ln81_215, i16 %select_ln81_286, i16 %z_o_147

]]></Node>
<StgValue><ssdm name="select_ln81_287"/></StgValue>
</operation>

<operation id="3749" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:3629 %shl_ln81_71 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_287, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_71"/></StgValue>
</operation>

<operation id="3750" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:3630 %sext_ln81_217 = sext i26 %shl_ln81_71

]]></Node>
<StgValue><ssdm name="sext_ln81_217"/></StgValue>
</operation>

<operation id="3751" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:3631 %sext_ln81_218 = sext i31 %mul_ln81_72

]]></Node>
<StgValue><ssdm name="sext_ln81_218"/></StgValue>
</operation>

<operation id="3752" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3632 %add_ln81_144 = add i32 %sext_ln81_217, i32 %sext_ln81_218

]]></Node>
<StgValue><ssdm name="add_ln81_144"/></StgValue>
</operation>

<operation id="3753" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3633 %tmp_575 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_144, i32 31

]]></Node>
<StgValue><ssdm name="tmp_575"/></StgValue>
</operation>

<operation id="3754" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3634 %z_o_148 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_144, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_148"/></StgValue>
</operation>

<operation id="3755" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3635 %tmp_576 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_72, i32 9

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>

<operation id="3756" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:3636 %trunc_ln81_72 = trunc i31 %mul_ln81_72

]]></Node>
<StgValue><ssdm name="trunc_ln81_72"/></StgValue>
</operation>

<operation id="3757" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3640" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:3637 %icmp_ln81_288 = icmp_ne  i9 %trunc_ln81_72, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_288"/></StgValue>
</operation>

<operation id="3758" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3639 %tmp_578 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_144, i32 10

]]></Node>
<StgValue><ssdm name="tmp_578"/></StgValue>
</operation>

<operation id="3759" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3640 %or_ln81_216 = or i1 %tmp_578, i1 %icmp_ln81_288

]]></Node>
<StgValue><ssdm name="or_ln81_216"/></StgValue>
</operation>

<operation id="3760" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3641 %and_ln81_504 = and i1 %or_ln81_216, i1 %tmp_576

]]></Node>
<StgValue><ssdm name="and_ln81_504"/></StgValue>
</operation>

<operation id="3761" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3642 %zext_ln81_72 = zext i1 %and_ln81_504

]]></Node>
<StgValue><ssdm name="zext_ln81_72"/></StgValue>
</operation>

<operation id="3762" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3646" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3643 %z_o_149 = add i16 %z_o_148, i16 %zext_ln81_72

]]></Node>
<StgValue><ssdm name="z_o_149"/></StgValue>
</operation>

<operation id="3763" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3647" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3644 %tmp_579 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_149, i32 15

]]></Node>
<StgValue><ssdm name="tmp_579"/></StgValue>
</operation>

<operation id="3764" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3648 %tmp_581 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_144, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_581"/></StgValue>
</operation>

<operation id="3765" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3652" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:3649 %icmp_ln81_289 = icmp_eq  i5 %tmp_581, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_289"/></StgValue>
</operation>

<operation id="3766" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3650 %tmp_582 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_144, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_582"/></StgValue>
</operation>

<operation id="3767" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3651 %icmp_ln81_290 = icmp_eq  i6 %tmp_582, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_290"/></StgValue>
</operation>

<operation id="3768" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3652 %icmp_ln81_291 = icmp_eq  i6 %tmp_582, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_291"/></StgValue>
</operation>

<operation id="3769" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3668 %P_L1_W_0_load_73 = load i16 73

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_73"/></StgValue>
</operation>

<operation id="3770" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3716" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3713 %P_L1_W_0_load_74 = load i16 74

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_74"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="3771" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:223 %x_load_74 = load i7 %x_addr_74

]]></Node>
<StgValue><ssdm name="x_load_74"/></StgValue>
</operation>

<operation id="3772" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:224 %store_ln67 = store i15 %x_load_74, i15 74

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="3773" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:225 %x_addr_75 = getelementptr i15 %x, i64 0, i64 75

]]></Node>
<StgValue><ssdm name="x_addr_75"/></StgValue>
</operation>

<operation id="3774" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:226 %x_load_75 = load i7 %x_addr_75

]]></Node>
<StgValue><ssdm name="x_load_75"/></StgValue>
</operation>

<operation id="3775" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3641" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3638 %tmp_577 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_144, i32 25

]]></Node>
<StgValue><ssdm name="tmp_577"/></StgValue>
</operation>

<operation id="3776" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3645 %xor_ln81_432 = xor i1 %tmp_579, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_432"/></StgValue>
</operation>

<operation id="3777" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3646 %and_ln81_505 = and i1 %tmp_577, i1 %xor_ln81_432

]]></Node>
<StgValue><ssdm name="and_ln81_505"/></StgValue>
</operation>

<operation id="3778" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3647 %tmp_580 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_144, i32 26

]]></Node>
<StgValue><ssdm name="tmp_580"/></StgValue>
</operation>

<operation id="3779" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3656" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3653 %select_ln81_288 = select i1 %and_ln81_505, i1 %icmp_ln81_290, i1 %icmp_ln81_291

]]></Node>
<StgValue><ssdm name="select_ln81_288"/></StgValue>
</operation>

<operation id="3780" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3654 %xor_ln81_433 = xor i1 %tmp_580, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_433"/></StgValue>
</operation>

<operation id="3781" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3655 %and_ln81_506 = and i1 %icmp_ln81_289, i1 %xor_ln81_433

]]></Node>
<StgValue><ssdm name="and_ln81_506"/></StgValue>
</operation>

<operation id="3782" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3656 %select_ln81_289 = select i1 %and_ln81_505, i1 %and_ln81_506, i1 %icmp_ln81_290

]]></Node>
<StgValue><ssdm name="select_ln81_289"/></StgValue>
</operation>

<operation id="3783" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3657 %and_ln81_507 = and i1 %and_ln81_505, i1 %icmp_ln81_290

]]></Node>
<StgValue><ssdm name="and_ln81_507"/></StgValue>
</operation>

<operation id="3784" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3658 %xor_ln81_434 = xor i1 %and_ln81_507, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_434"/></StgValue>
</operation>

<operation id="3785" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3659 %empty_84 = and i1 %tmp_575, i1 %xor_ln81_434

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="3786" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3660 %xor_ln81_435 = xor i1 %select_ln81_288, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_435"/></StgValue>
</operation>

<operation id="3787" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3661 %or_ln81_217 = or i1 %tmp_579, i1 %xor_ln81_435

]]></Node>
<StgValue><ssdm name="or_ln81_217"/></StgValue>
</operation>

<operation id="3788" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3662 %xor_ln81_436 = xor i1 %tmp_575, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_436"/></StgValue>
</operation>

<operation id="3789" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3663 %and_ln81_508 = and i1 %or_ln81_217, i1 %xor_ln81_436

]]></Node>
<StgValue><ssdm name="and_ln81_508"/></StgValue>
</operation>

<operation id="3790" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3664 %and_ln81_509 = and i1 %tmp_579, i1 %select_ln81_289

]]></Node>
<StgValue><ssdm name="and_ln81_509"/></StgValue>
</operation>

<operation id="3791" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3665 %xor_ln81_437 = xor i1 %and_ln81_509, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_437"/></StgValue>
</operation>

<operation id="3792" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3666 %and_ln81_510 = and i1 %empty_84, i1 %xor_ln81_437

]]></Node>
<StgValue><ssdm name="and_ln81_510"/></StgValue>
</operation>

<operation id="3793" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3667 %or_ln81_218 = or i1 %and_ln81_508, i1 %and_ln81_510

]]></Node>
<StgValue><ssdm name="or_ln81_218"/></StgValue>
</operation>

<operation id="3794" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:3669 %sext_ln81_219 = sext i16 %P_L1_W_0_load_73

]]></Node>
<StgValue><ssdm name="sext_ln81_219"/></StgValue>
</operation>

<operation id="3795" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:3670 %zext_ln81_201 = zext i15 %x_load_73

]]></Node>
<StgValue><ssdm name="zext_ln81_201"/></StgValue>
</operation>

<operation id="3796" st_id="76" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3671 %mul_ln81_73 = mul i31 %sext_ln81_219, i31 %zext_ln81_201

]]></Node>
<StgValue><ssdm name="mul_ln81_73"/></StgValue>
</operation>

<operation id="3797" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3672 %select_ln81_290 = select i1 %and_ln81_508, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_290"/></StgValue>
</operation>

<operation id="3798" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3673 %select_ln81_291 = select i1 %or_ln81_218, i16 %select_ln81_290, i16 %z_o_149

]]></Node>
<StgValue><ssdm name="select_ln81_291"/></StgValue>
</operation>

<operation id="3799" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:3674 %shl_ln81_72 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_291, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_72"/></StgValue>
</operation>

<operation id="3800" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:3675 %sext_ln81_220 = sext i26 %shl_ln81_72

]]></Node>
<StgValue><ssdm name="sext_ln81_220"/></StgValue>
</operation>

<operation id="3801" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:3676 %sext_ln81_221 = sext i31 %mul_ln81_73

]]></Node>
<StgValue><ssdm name="sext_ln81_221"/></StgValue>
</operation>

<operation id="3802" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3677 %add_ln81_146 = add i32 %sext_ln81_220, i32 %sext_ln81_221

]]></Node>
<StgValue><ssdm name="add_ln81_146"/></StgValue>
</operation>

<operation id="3803" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3678 %tmp_583 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_146, i32 31

]]></Node>
<StgValue><ssdm name="tmp_583"/></StgValue>
</operation>

<operation id="3804" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3679 %z_o_150 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_146, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_150"/></StgValue>
</operation>

<operation id="3805" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3680 %tmp_584 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_73, i32 9

]]></Node>
<StgValue><ssdm name="tmp_584"/></StgValue>
</operation>

<operation id="3806" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:3681 %trunc_ln81_73 = trunc i31 %mul_ln81_73

]]></Node>
<StgValue><ssdm name="trunc_ln81_73"/></StgValue>
</operation>

<operation id="3807" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:3682 %icmp_ln81_292 = icmp_ne  i9 %trunc_ln81_73, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_292"/></StgValue>
</operation>

<operation id="3808" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3684 %tmp_586 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_146, i32 10

]]></Node>
<StgValue><ssdm name="tmp_586"/></StgValue>
</operation>

<operation id="3809" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3685 %or_ln81_219 = or i1 %tmp_586, i1 %icmp_ln81_292

]]></Node>
<StgValue><ssdm name="or_ln81_219"/></StgValue>
</operation>

<operation id="3810" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3686 %and_ln81_511 = and i1 %or_ln81_219, i1 %tmp_584

]]></Node>
<StgValue><ssdm name="and_ln81_511"/></StgValue>
</operation>

<operation id="3811" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3687 %zext_ln81_73 = zext i1 %and_ln81_511

]]></Node>
<StgValue><ssdm name="zext_ln81_73"/></StgValue>
</operation>

<operation id="3812" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3688 %z_o_151 = add i16 %z_o_150, i16 %zext_ln81_73

]]></Node>
<StgValue><ssdm name="z_o_151"/></StgValue>
</operation>

<operation id="3813" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3689 %tmp_587 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_151, i32 15

]]></Node>
<StgValue><ssdm name="tmp_587"/></StgValue>
</operation>

<operation id="3814" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3693 %tmp_589 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_146, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_589"/></StgValue>
</operation>

<operation id="3815" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:3694 %icmp_ln81_293 = icmp_eq  i5 %tmp_589, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_293"/></StgValue>
</operation>

<operation id="3816" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3698" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3695 %tmp_590 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_146, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_590"/></StgValue>
</operation>

<operation id="3817" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3696 %icmp_ln81_294 = icmp_eq  i6 %tmp_590, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_294"/></StgValue>
</operation>

<operation id="3818" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3700" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3697 %icmp_ln81_295 = icmp_eq  i6 %tmp_590, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_295"/></StgValue>
</operation>

<operation id="3819" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3716" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3713 %P_L1_W_0_load_74 = load i16 74

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_74"/></StgValue>
</operation>

<operation id="3820" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3758 %P_L1_W_0_load_75 = load i16 75

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_75"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="3821" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:226 %x_load_75 = load i7 %x_addr_75

]]></Node>
<StgValue><ssdm name="x_load_75"/></StgValue>
</operation>

<operation id="3822" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:227 %store_ln67 = store i15 %x_load_75, i15 75

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="3823" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:228 %x_addr_76 = getelementptr i15 %x, i64 0, i64 76

]]></Node>
<StgValue><ssdm name="x_addr_76"/></StgValue>
</operation>

<operation id="3824" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:229 %x_load_76 = load i7 %x_addr_76

]]></Node>
<StgValue><ssdm name="x_load_76"/></StgValue>
</operation>

<operation id="3825" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3683 %tmp_585 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_146, i32 25

]]></Node>
<StgValue><ssdm name="tmp_585"/></StgValue>
</operation>

<operation id="3826" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3690 %xor_ln81_438 = xor i1 %tmp_587, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_438"/></StgValue>
</operation>

<operation id="3827" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3691 %and_ln81_512 = and i1 %tmp_585, i1 %xor_ln81_438

]]></Node>
<StgValue><ssdm name="and_ln81_512"/></StgValue>
</operation>

<operation id="3828" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3692 %tmp_588 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_146, i32 26

]]></Node>
<StgValue><ssdm name="tmp_588"/></StgValue>
</operation>

<operation id="3829" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3701" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3698 %select_ln81_292 = select i1 %and_ln81_512, i1 %icmp_ln81_294, i1 %icmp_ln81_295

]]></Node>
<StgValue><ssdm name="select_ln81_292"/></StgValue>
</operation>

<operation id="3830" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3699 %xor_ln81_439 = xor i1 %tmp_588, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_439"/></StgValue>
</operation>

<operation id="3831" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3700 %and_ln81_513 = and i1 %icmp_ln81_293, i1 %xor_ln81_439

]]></Node>
<StgValue><ssdm name="and_ln81_513"/></StgValue>
</operation>

<operation id="3832" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3704" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3701 %select_ln81_293 = select i1 %and_ln81_512, i1 %and_ln81_513, i1 %icmp_ln81_294

]]></Node>
<StgValue><ssdm name="select_ln81_293"/></StgValue>
</operation>

<operation id="3833" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3702 %and_ln81_514 = and i1 %and_ln81_512, i1 %icmp_ln81_294

]]></Node>
<StgValue><ssdm name="and_ln81_514"/></StgValue>
</operation>

<operation id="3834" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3703 %xor_ln81_440 = xor i1 %and_ln81_514, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_440"/></StgValue>
</operation>

<operation id="3835" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3704 %empty_85 = and i1 %tmp_583, i1 %xor_ln81_440

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="3836" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3705 %xor_ln81_441 = xor i1 %select_ln81_292, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_441"/></StgValue>
</operation>

<operation id="3837" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3706 %or_ln81_220 = or i1 %tmp_587, i1 %xor_ln81_441

]]></Node>
<StgValue><ssdm name="or_ln81_220"/></StgValue>
</operation>

<operation id="3838" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3707 %xor_ln81_442 = xor i1 %tmp_583, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_442"/></StgValue>
</operation>

<operation id="3839" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3708 %and_ln81_515 = and i1 %or_ln81_220, i1 %xor_ln81_442

]]></Node>
<StgValue><ssdm name="and_ln81_515"/></StgValue>
</operation>

<operation id="3840" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3709 %and_ln81_516 = and i1 %tmp_587, i1 %select_ln81_293

]]></Node>
<StgValue><ssdm name="and_ln81_516"/></StgValue>
</operation>

<operation id="3841" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3710 %xor_ln81_443 = xor i1 %and_ln81_516, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_443"/></StgValue>
</operation>

<operation id="3842" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3711 %and_ln81_517 = and i1 %empty_85, i1 %xor_ln81_443

]]></Node>
<StgValue><ssdm name="and_ln81_517"/></StgValue>
</operation>

<operation id="3843" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3712 %or_ln81_221 = or i1 %and_ln81_515, i1 %and_ln81_517

]]></Node>
<StgValue><ssdm name="or_ln81_221"/></StgValue>
</operation>

<operation id="3844" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:3714 %sext_ln81_222 = sext i16 %P_L1_W_0_load_74

]]></Node>
<StgValue><ssdm name="sext_ln81_222"/></StgValue>
</operation>

<operation id="3845" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3718" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:3715 %zext_ln81_202 = zext i15 %x_load_74

]]></Node>
<StgValue><ssdm name="zext_ln81_202"/></StgValue>
</operation>

<operation id="3846" st_id="77" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3716 %mul_ln81_74 = mul i31 %sext_ln81_222, i31 %zext_ln81_202

]]></Node>
<StgValue><ssdm name="mul_ln81_74"/></StgValue>
</operation>

<operation id="3847" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3717 %select_ln81_294 = select i1 %and_ln81_515, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_294"/></StgValue>
</operation>

<operation id="3848" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3718 %select_ln81_295 = select i1 %or_ln81_221, i16 %select_ln81_294, i16 %z_o_151

]]></Node>
<StgValue><ssdm name="select_ln81_295"/></StgValue>
</operation>

<operation id="3849" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3722" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:3719 %shl_ln81_73 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_295, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_73"/></StgValue>
</operation>

<operation id="3850" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:3720 %sext_ln81_223 = sext i26 %shl_ln81_73

]]></Node>
<StgValue><ssdm name="sext_ln81_223"/></StgValue>
</operation>

<operation id="3851" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3724" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:3721 %sext_ln81_224 = sext i31 %mul_ln81_74

]]></Node>
<StgValue><ssdm name="sext_ln81_224"/></StgValue>
</operation>

<operation id="3852" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3722 %add_ln81_148 = add i32 %sext_ln81_223, i32 %sext_ln81_224

]]></Node>
<StgValue><ssdm name="add_ln81_148"/></StgValue>
</operation>

<operation id="3853" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3723 %tmp_591 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_148, i32 31

]]></Node>
<StgValue><ssdm name="tmp_591"/></StgValue>
</operation>

<operation id="3854" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3724 %z_o_152 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_148, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_152"/></StgValue>
</operation>

<operation id="3855" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3725 %tmp_592 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_74, i32 9

]]></Node>
<StgValue><ssdm name="tmp_592"/></StgValue>
</operation>

<operation id="3856" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:3726 %trunc_ln81_74 = trunc i31 %mul_ln81_74

]]></Node>
<StgValue><ssdm name="trunc_ln81_74"/></StgValue>
</operation>

<operation id="3857" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:3727 %icmp_ln81_296 = icmp_ne  i9 %trunc_ln81_74, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_296"/></StgValue>
</operation>

<operation id="3858" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3729 %tmp_594 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_148, i32 10

]]></Node>
<StgValue><ssdm name="tmp_594"/></StgValue>
</operation>

<operation id="3859" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3730 %or_ln81_222 = or i1 %tmp_594, i1 %icmp_ln81_296

]]></Node>
<StgValue><ssdm name="or_ln81_222"/></StgValue>
</operation>

<operation id="3860" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3731 %and_ln81_518 = and i1 %or_ln81_222, i1 %tmp_592

]]></Node>
<StgValue><ssdm name="and_ln81_518"/></StgValue>
</operation>

<operation id="3861" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3732 %zext_ln81_74 = zext i1 %and_ln81_518

]]></Node>
<StgValue><ssdm name="zext_ln81_74"/></StgValue>
</operation>

<operation id="3862" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3733 %z_o_153 = add i16 %z_o_152, i16 %zext_ln81_74

]]></Node>
<StgValue><ssdm name="z_o_153"/></StgValue>
</operation>

<operation id="3863" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3734 %tmp_595 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_153, i32 15

]]></Node>
<StgValue><ssdm name="tmp_595"/></StgValue>
</operation>

<operation id="3864" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3738 %tmp_597 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_148, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_597"/></StgValue>
</operation>

<operation id="3865" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3742" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:3739 %icmp_ln81_297 = icmp_eq  i5 %tmp_597, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_297"/></StgValue>
</operation>

<operation id="3866" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3743" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3740 %tmp_598 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_148, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_598"/></StgValue>
</operation>

<operation id="3867" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3741 %icmp_ln81_298 = icmp_eq  i6 %tmp_598, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_298"/></StgValue>
</operation>

<operation id="3868" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3745" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3742 %icmp_ln81_299 = icmp_eq  i6 %tmp_598, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_299"/></StgValue>
</operation>

<operation id="3869" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3758 %P_L1_W_0_load_75 = load i16 75

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_75"/></StgValue>
</operation>

<operation id="3870" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3803 %P_L1_W_0_load_76 = load i16 76

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_76"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="3871" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:229 %x_load_76 = load i7 %x_addr_76

]]></Node>
<StgValue><ssdm name="x_load_76"/></StgValue>
</operation>

<operation id="3872" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:230 %store_ln67 = store i15 %x_load_76, i15 76

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="3873" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:231 %x_addr_77 = getelementptr i15 %x, i64 0, i64 77

]]></Node>
<StgValue><ssdm name="x_addr_77"/></StgValue>
</operation>

<operation id="3874" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:232 %x_load_77 = load i7 %x_addr_77

]]></Node>
<StgValue><ssdm name="x_load_77"/></StgValue>
</operation>

<operation id="3875" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3728 %tmp_593 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_148, i32 25

]]></Node>
<StgValue><ssdm name="tmp_593"/></StgValue>
</operation>

<operation id="3876" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3735 %xor_ln81_444 = xor i1 %tmp_595, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_444"/></StgValue>
</operation>

<operation id="3877" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3736 %and_ln81_519 = and i1 %tmp_593, i1 %xor_ln81_444

]]></Node>
<StgValue><ssdm name="and_ln81_519"/></StgValue>
</operation>

<operation id="3878" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3740" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3737 %tmp_596 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_148, i32 26

]]></Node>
<StgValue><ssdm name="tmp_596"/></StgValue>
</operation>

<operation id="3879" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3743 %select_ln81_296 = select i1 %and_ln81_519, i1 %icmp_ln81_298, i1 %icmp_ln81_299

]]></Node>
<StgValue><ssdm name="select_ln81_296"/></StgValue>
</operation>

<operation id="3880" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3744 %xor_ln81_445 = xor i1 %tmp_596, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_445"/></StgValue>
</operation>

<operation id="3881" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3745 %and_ln81_520 = and i1 %icmp_ln81_297, i1 %xor_ln81_445

]]></Node>
<StgValue><ssdm name="and_ln81_520"/></StgValue>
</operation>

<operation id="3882" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3746 %select_ln81_297 = select i1 %and_ln81_519, i1 %and_ln81_520, i1 %icmp_ln81_298

]]></Node>
<StgValue><ssdm name="select_ln81_297"/></StgValue>
</operation>

<operation id="3883" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3747 %and_ln81_521 = and i1 %and_ln81_519, i1 %icmp_ln81_298

]]></Node>
<StgValue><ssdm name="and_ln81_521"/></StgValue>
</operation>

<operation id="3884" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3748 %xor_ln81_446 = xor i1 %and_ln81_521, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_446"/></StgValue>
</operation>

<operation id="3885" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3749 %empty_86 = and i1 %tmp_591, i1 %xor_ln81_446

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="3886" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3750 %xor_ln81_447 = xor i1 %select_ln81_296, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_447"/></StgValue>
</operation>

<operation id="3887" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3751 %or_ln81_223 = or i1 %tmp_595, i1 %xor_ln81_447

]]></Node>
<StgValue><ssdm name="or_ln81_223"/></StgValue>
</operation>

<operation id="3888" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3752 %xor_ln81_448 = xor i1 %tmp_591, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_448"/></StgValue>
</operation>

<operation id="3889" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3753 %and_ln81_522 = and i1 %or_ln81_223, i1 %xor_ln81_448

]]></Node>
<StgValue><ssdm name="and_ln81_522"/></StgValue>
</operation>

<operation id="3890" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3754 %and_ln81_523 = and i1 %tmp_595, i1 %select_ln81_297

]]></Node>
<StgValue><ssdm name="and_ln81_523"/></StgValue>
</operation>

<operation id="3891" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3755 %xor_ln81_449 = xor i1 %and_ln81_523, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_449"/></StgValue>
</operation>

<operation id="3892" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3756 %and_ln81_524 = and i1 %empty_86, i1 %xor_ln81_449

]]></Node>
<StgValue><ssdm name="and_ln81_524"/></StgValue>
</operation>

<operation id="3893" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3757 %or_ln81_224 = or i1 %and_ln81_522, i1 %and_ln81_524

]]></Node>
<StgValue><ssdm name="or_ln81_224"/></StgValue>
</operation>

<operation id="3894" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:3759 %sext_ln81_225 = sext i16 %P_L1_W_0_load_75

]]></Node>
<StgValue><ssdm name="sext_ln81_225"/></StgValue>
</operation>

<operation id="3895" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3763" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:3760 %zext_ln81_203 = zext i15 %x_load_75

]]></Node>
<StgValue><ssdm name="zext_ln81_203"/></StgValue>
</operation>

<operation id="3896" st_id="78" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3764" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3761 %mul_ln81_75 = mul i31 %sext_ln81_225, i31 %zext_ln81_203

]]></Node>
<StgValue><ssdm name="mul_ln81_75"/></StgValue>
</operation>

<operation id="3897" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3762 %select_ln81_298 = select i1 %and_ln81_522, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_298"/></StgValue>
</operation>

<operation id="3898" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3766" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3763 %select_ln81_299 = select i1 %or_ln81_224, i16 %select_ln81_298, i16 %z_o_153

]]></Node>
<StgValue><ssdm name="select_ln81_299"/></StgValue>
</operation>

<operation id="3899" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:3764 %shl_ln81_74 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_299, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_74"/></StgValue>
</operation>

<operation id="3900" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:3765 %sext_ln81_226 = sext i26 %shl_ln81_74

]]></Node>
<StgValue><ssdm name="sext_ln81_226"/></StgValue>
</operation>

<operation id="3901" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3769" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:3766 %sext_ln81_227 = sext i31 %mul_ln81_75

]]></Node>
<StgValue><ssdm name="sext_ln81_227"/></StgValue>
</operation>

<operation id="3902" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3767 %add_ln81_150 = add i32 %sext_ln81_226, i32 %sext_ln81_227

]]></Node>
<StgValue><ssdm name="add_ln81_150"/></StgValue>
</operation>

<operation id="3903" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3768 %tmp_599 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_150, i32 31

]]></Node>
<StgValue><ssdm name="tmp_599"/></StgValue>
</operation>

<operation id="3904" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3772" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3769 %z_o_154 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_150, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_154"/></StgValue>
</operation>

<operation id="3905" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3773" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3770 %tmp_600 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_75, i32 9

]]></Node>
<StgValue><ssdm name="tmp_600"/></StgValue>
</operation>

<operation id="3906" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:3771 %trunc_ln81_75 = trunc i31 %mul_ln81_75

]]></Node>
<StgValue><ssdm name="trunc_ln81_75"/></StgValue>
</operation>

<operation id="3907" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:3772 %icmp_ln81_300 = icmp_ne  i9 %trunc_ln81_75, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_300"/></StgValue>
</operation>

<operation id="3908" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3774 %tmp_602 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_150, i32 10

]]></Node>
<StgValue><ssdm name="tmp_602"/></StgValue>
</operation>

<operation id="3909" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3775 %or_ln81_225 = or i1 %tmp_602, i1 %icmp_ln81_300

]]></Node>
<StgValue><ssdm name="or_ln81_225"/></StgValue>
</operation>

<operation id="3910" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3776 %and_ln81_525 = and i1 %or_ln81_225, i1 %tmp_600

]]></Node>
<StgValue><ssdm name="and_ln81_525"/></StgValue>
</operation>

<operation id="3911" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3777 %zext_ln81_75 = zext i1 %and_ln81_525

]]></Node>
<StgValue><ssdm name="zext_ln81_75"/></StgValue>
</operation>

<operation id="3912" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3781" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3778 %z_o_155 = add i16 %z_o_154, i16 %zext_ln81_75

]]></Node>
<StgValue><ssdm name="z_o_155"/></StgValue>
</operation>

<operation id="3913" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3782" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3779 %tmp_603 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_155, i32 15

]]></Node>
<StgValue><ssdm name="tmp_603"/></StgValue>
</operation>

<operation id="3914" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3783 %tmp_605 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_150, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_605"/></StgValue>
</operation>

<operation id="3915" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3787" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:3784 %icmp_ln81_301 = icmp_eq  i5 %tmp_605, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_301"/></StgValue>
</operation>

<operation id="3916" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3788" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3785 %tmp_606 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_150, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_606"/></StgValue>
</operation>

<operation id="3917" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3786 %icmp_ln81_302 = icmp_eq  i6 %tmp_606, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_302"/></StgValue>
</operation>

<operation id="3918" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3790" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3787 %icmp_ln81_303 = icmp_eq  i6 %tmp_606, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_303"/></StgValue>
</operation>

<operation id="3919" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3803 %P_L1_W_0_load_76 = load i16 76

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_76"/></StgValue>
</operation>

<operation id="3920" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3851" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3848 %P_L1_W_0_load_77 = load i16 77

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_77"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="3921" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:232 %x_load_77 = load i7 %x_addr_77

]]></Node>
<StgValue><ssdm name="x_load_77"/></StgValue>
</operation>

<operation id="3922" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:233 %store_ln67 = store i15 %x_load_77, i15 77

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="3923" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:234 %x_addr_78 = getelementptr i15 %x, i64 0, i64 78

]]></Node>
<StgValue><ssdm name="x_addr_78"/></StgValue>
</operation>

<operation id="3924" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:235 %x_load_78 = load i7 %x_addr_78

]]></Node>
<StgValue><ssdm name="x_load_78"/></StgValue>
</operation>

<operation id="3925" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3773 %tmp_601 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_150, i32 25

]]></Node>
<StgValue><ssdm name="tmp_601"/></StgValue>
</operation>

<operation id="3926" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3780 %xor_ln81_450 = xor i1 %tmp_603, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_450"/></StgValue>
</operation>

<operation id="3927" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3781 %and_ln81_526 = and i1 %tmp_601, i1 %xor_ln81_450

]]></Node>
<StgValue><ssdm name="and_ln81_526"/></StgValue>
</operation>

<operation id="3928" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3782 %tmp_604 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_150, i32 26

]]></Node>
<StgValue><ssdm name="tmp_604"/></StgValue>
</operation>

<operation id="3929" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3791" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3788 %select_ln81_300 = select i1 %and_ln81_526, i1 %icmp_ln81_302, i1 %icmp_ln81_303

]]></Node>
<StgValue><ssdm name="select_ln81_300"/></StgValue>
</operation>

<operation id="3930" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3789 %xor_ln81_451 = xor i1 %tmp_604, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_451"/></StgValue>
</operation>

<operation id="3931" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3790 %and_ln81_527 = and i1 %icmp_ln81_301, i1 %xor_ln81_451

]]></Node>
<StgValue><ssdm name="and_ln81_527"/></StgValue>
</operation>

<operation id="3932" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3791 %select_ln81_301 = select i1 %and_ln81_526, i1 %and_ln81_527, i1 %icmp_ln81_302

]]></Node>
<StgValue><ssdm name="select_ln81_301"/></StgValue>
</operation>

<operation id="3933" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3792 %and_ln81_528 = and i1 %and_ln81_526, i1 %icmp_ln81_302

]]></Node>
<StgValue><ssdm name="and_ln81_528"/></StgValue>
</operation>

<operation id="3934" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3793 %xor_ln81_452 = xor i1 %and_ln81_528, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_452"/></StgValue>
</operation>

<operation id="3935" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3794 %empty_87 = and i1 %tmp_599, i1 %xor_ln81_452

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="3936" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3795 %xor_ln81_453 = xor i1 %select_ln81_300, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_453"/></StgValue>
</operation>

<operation id="3937" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3796 %or_ln81_226 = or i1 %tmp_603, i1 %xor_ln81_453

]]></Node>
<StgValue><ssdm name="or_ln81_226"/></StgValue>
</operation>

<operation id="3938" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3797 %xor_ln81_454 = xor i1 %tmp_599, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_454"/></StgValue>
</operation>

<operation id="3939" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3798 %and_ln81_529 = and i1 %or_ln81_226, i1 %xor_ln81_454

]]></Node>
<StgValue><ssdm name="and_ln81_529"/></StgValue>
</operation>

<operation id="3940" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3799 %and_ln81_530 = and i1 %tmp_603, i1 %select_ln81_301

]]></Node>
<StgValue><ssdm name="and_ln81_530"/></StgValue>
</operation>

<operation id="3941" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3800 %xor_ln81_455 = xor i1 %and_ln81_530, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_455"/></StgValue>
</operation>

<operation id="3942" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3801 %and_ln81_531 = and i1 %empty_87, i1 %xor_ln81_455

]]></Node>
<StgValue><ssdm name="and_ln81_531"/></StgValue>
</operation>

<operation id="3943" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3802 %or_ln81_227 = or i1 %and_ln81_529, i1 %and_ln81_531

]]></Node>
<StgValue><ssdm name="or_ln81_227"/></StgValue>
</operation>

<operation id="3944" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:3804 %sext_ln81_228 = sext i16 %P_L1_W_0_load_76

]]></Node>
<StgValue><ssdm name="sext_ln81_228"/></StgValue>
</operation>

<operation id="3945" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3808" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:3805 %zext_ln81_204 = zext i15 %x_load_76

]]></Node>
<StgValue><ssdm name="zext_ln81_204"/></StgValue>
</operation>

<operation id="3946" st_id="79" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3806 %mul_ln81_76 = mul i31 %sext_ln81_228, i31 %zext_ln81_204

]]></Node>
<StgValue><ssdm name="mul_ln81_76"/></StgValue>
</operation>

<operation id="3947" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3807 %select_ln81_302 = select i1 %and_ln81_529, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_302"/></StgValue>
</operation>

<operation id="3948" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3811" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3808 %select_ln81_303 = select i1 %or_ln81_227, i16 %select_ln81_302, i16 %z_o_155

]]></Node>
<StgValue><ssdm name="select_ln81_303"/></StgValue>
</operation>

<operation id="3949" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3812" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:3809 %shl_ln81_75 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_303, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_75"/></StgValue>
</operation>

<operation id="3950" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:3810 %sext_ln81_229 = sext i26 %shl_ln81_75

]]></Node>
<StgValue><ssdm name="sext_ln81_229"/></StgValue>
</operation>

<operation id="3951" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3814" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:3811 %sext_ln81_230 = sext i31 %mul_ln81_76

]]></Node>
<StgValue><ssdm name="sext_ln81_230"/></StgValue>
</operation>

<operation id="3952" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3812 %add_ln81_152 = add i32 %sext_ln81_229, i32 %sext_ln81_230

]]></Node>
<StgValue><ssdm name="add_ln81_152"/></StgValue>
</operation>

<operation id="3953" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3816" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3813 %tmp_607 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_152, i32 31

]]></Node>
<StgValue><ssdm name="tmp_607"/></StgValue>
</operation>

<operation id="3954" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3817" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3814 %z_o_156 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_152, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_156"/></StgValue>
</operation>

<operation id="3955" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3815 %tmp_608 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_76, i32 9

]]></Node>
<StgValue><ssdm name="tmp_608"/></StgValue>
</operation>

<operation id="3956" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:3816 %trunc_ln81_76 = trunc i31 %mul_ln81_76

]]></Node>
<StgValue><ssdm name="trunc_ln81_76"/></StgValue>
</operation>

<operation id="3957" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:3817 %icmp_ln81_304 = icmp_ne  i9 %trunc_ln81_76, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_304"/></StgValue>
</operation>

<operation id="3958" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3819 %tmp_610 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_152, i32 10

]]></Node>
<StgValue><ssdm name="tmp_610"/></StgValue>
</operation>

<operation id="3959" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3820 %or_ln81_228 = or i1 %tmp_610, i1 %icmp_ln81_304

]]></Node>
<StgValue><ssdm name="or_ln81_228"/></StgValue>
</operation>

<operation id="3960" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3821 %and_ln81_532 = and i1 %or_ln81_228, i1 %tmp_608

]]></Node>
<StgValue><ssdm name="and_ln81_532"/></StgValue>
</operation>

<operation id="3961" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3822 %zext_ln81_76 = zext i1 %and_ln81_532

]]></Node>
<StgValue><ssdm name="zext_ln81_76"/></StgValue>
</operation>

<operation id="3962" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3826" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3823 %z_o_157 = add i16 %z_o_156, i16 %zext_ln81_76

]]></Node>
<StgValue><ssdm name="z_o_157"/></StgValue>
</operation>

<operation id="3963" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3827" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3824 %tmp_611 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_157, i32 15

]]></Node>
<StgValue><ssdm name="tmp_611"/></StgValue>
</operation>

<operation id="3964" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3828 %tmp_613 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_152, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_613"/></StgValue>
</operation>

<operation id="3965" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:3829 %icmp_ln81_305 = icmp_eq  i5 %tmp_613, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_305"/></StgValue>
</operation>

<operation id="3966" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3830 %tmp_614 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_152, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_614"/></StgValue>
</operation>

<operation id="3967" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3831 %icmp_ln81_306 = icmp_eq  i6 %tmp_614, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_306"/></StgValue>
</operation>

<operation id="3968" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3832 %icmp_ln81_307 = icmp_eq  i6 %tmp_614, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_307"/></StgValue>
</operation>

<operation id="3969" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3851" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3848 %P_L1_W_0_load_77 = load i16 77

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_77"/></StgValue>
</operation>

<operation id="3970" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3896" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3893 %P_L1_W_0_load_78 = load i16 78

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_78"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="3971" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:235 %x_load_78 = load i7 %x_addr_78

]]></Node>
<StgValue><ssdm name="x_load_78"/></StgValue>
</operation>

<operation id="3972" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:236 %store_ln67 = store i15 %x_load_78, i15 78

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="3973" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:237 %x_addr_79 = getelementptr i15 %x, i64 0, i64 79

]]></Node>
<StgValue><ssdm name="x_addr_79"/></StgValue>
</operation>

<operation id="3974" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:238 %x_load_79 = load i7 %x_addr_79

]]></Node>
<StgValue><ssdm name="x_load_79"/></StgValue>
</operation>

<operation id="3975" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3818 %tmp_609 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_152, i32 25

]]></Node>
<StgValue><ssdm name="tmp_609"/></StgValue>
</operation>

<operation id="3976" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3825 %xor_ln81_456 = xor i1 %tmp_611, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_456"/></StgValue>
</operation>

<operation id="3977" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3826 %and_ln81_533 = and i1 %tmp_609, i1 %xor_ln81_456

]]></Node>
<StgValue><ssdm name="and_ln81_533"/></StgValue>
</operation>

<operation id="3978" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3830" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3827 %tmp_612 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_152, i32 26

]]></Node>
<StgValue><ssdm name="tmp_612"/></StgValue>
</operation>

<operation id="3979" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3833 %select_ln81_304 = select i1 %and_ln81_533, i1 %icmp_ln81_306, i1 %icmp_ln81_307

]]></Node>
<StgValue><ssdm name="select_ln81_304"/></StgValue>
</operation>

<operation id="3980" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3834 %xor_ln81_457 = xor i1 %tmp_612, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_457"/></StgValue>
</operation>

<operation id="3981" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3835 %and_ln81_534 = and i1 %icmp_ln81_305, i1 %xor_ln81_457

]]></Node>
<StgValue><ssdm name="and_ln81_534"/></StgValue>
</operation>

<operation id="3982" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3836 %select_ln81_305 = select i1 %and_ln81_533, i1 %and_ln81_534, i1 %icmp_ln81_306

]]></Node>
<StgValue><ssdm name="select_ln81_305"/></StgValue>
</operation>

<operation id="3983" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3837 %and_ln81_535 = and i1 %and_ln81_533, i1 %icmp_ln81_306

]]></Node>
<StgValue><ssdm name="and_ln81_535"/></StgValue>
</operation>

<operation id="3984" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3838 %xor_ln81_458 = xor i1 %and_ln81_535, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_458"/></StgValue>
</operation>

<operation id="3985" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3839 %empty_88 = and i1 %tmp_607, i1 %xor_ln81_458

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="3986" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3840 %xor_ln81_459 = xor i1 %select_ln81_304, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_459"/></StgValue>
</operation>

<operation id="3987" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3841 %or_ln81_229 = or i1 %tmp_611, i1 %xor_ln81_459

]]></Node>
<StgValue><ssdm name="or_ln81_229"/></StgValue>
</operation>

<operation id="3988" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3842 %xor_ln81_460 = xor i1 %tmp_607, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_460"/></StgValue>
</operation>

<operation id="3989" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3843 %and_ln81_536 = and i1 %or_ln81_229, i1 %xor_ln81_460

]]></Node>
<StgValue><ssdm name="and_ln81_536"/></StgValue>
</operation>

<operation id="3990" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3844 %and_ln81_537 = and i1 %tmp_611, i1 %select_ln81_305

]]></Node>
<StgValue><ssdm name="and_ln81_537"/></StgValue>
</operation>

<operation id="3991" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3845 %xor_ln81_461 = xor i1 %and_ln81_537, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_461"/></StgValue>
</operation>

<operation id="3992" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3846 %and_ln81_538 = and i1 %empty_88, i1 %xor_ln81_461

]]></Node>
<StgValue><ssdm name="and_ln81_538"/></StgValue>
</operation>

<operation id="3993" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3847 %or_ln81_230 = or i1 %and_ln81_536, i1 %and_ln81_538

]]></Node>
<StgValue><ssdm name="or_ln81_230"/></StgValue>
</operation>

<operation id="3994" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:3849 %sext_ln81_231 = sext i16 %P_L1_W_0_load_77

]]></Node>
<StgValue><ssdm name="sext_ln81_231"/></StgValue>
</operation>

<operation id="3995" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3853" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:3850 %zext_ln81_205 = zext i15 %x_load_77

]]></Node>
<StgValue><ssdm name="zext_ln81_205"/></StgValue>
</operation>

<operation id="3996" st_id="80" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3851 %mul_ln81_77 = mul i31 %sext_ln81_231, i31 %zext_ln81_205

]]></Node>
<StgValue><ssdm name="mul_ln81_77"/></StgValue>
</operation>

<operation id="3997" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3852 %select_ln81_306 = select i1 %and_ln81_536, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_306"/></StgValue>
</operation>

<operation id="3998" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3856" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3853 %select_ln81_307 = select i1 %or_ln81_230, i16 %select_ln81_306, i16 %z_o_157

]]></Node>
<StgValue><ssdm name="select_ln81_307"/></StgValue>
</operation>

<operation id="3999" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3857" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:3854 %shl_ln81_76 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_307, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_76"/></StgValue>
</operation>

<operation id="4000" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:3855 %sext_ln81_232 = sext i26 %shl_ln81_76

]]></Node>
<StgValue><ssdm name="sext_ln81_232"/></StgValue>
</operation>

<operation id="4001" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:3856 %sext_ln81_233 = sext i31 %mul_ln81_77

]]></Node>
<StgValue><ssdm name="sext_ln81_233"/></StgValue>
</operation>

<operation id="4002" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3857 %add_ln81_154 = add i32 %sext_ln81_232, i32 %sext_ln81_233

]]></Node>
<StgValue><ssdm name="add_ln81_154"/></StgValue>
</operation>

<operation id="4003" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3858 %tmp_615 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_154, i32 31

]]></Node>
<StgValue><ssdm name="tmp_615"/></StgValue>
</operation>

<operation id="4004" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3862" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3859 %z_o_158 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_154, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_158"/></StgValue>
</operation>

<operation id="4005" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3860 %tmp_616 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_77, i32 9

]]></Node>
<StgValue><ssdm name="tmp_616"/></StgValue>
</operation>

<operation id="4006" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:3861 %trunc_ln81_77 = trunc i31 %mul_ln81_77

]]></Node>
<StgValue><ssdm name="trunc_ln81_77"/></StgValue>
</operation>

<operation id="4007" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3865" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:3862 %icmp_ln81_308 = icmp_ne  i9 %trunc_ln81_77, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_308"/></StgValue>
</operation>

<operation id="4008" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3864 %tmp_618 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_154, i32 10

]]></Node>
<StgValue><ssdm name="tmp_618"/></StgValue>
</operation>

<operation id="4009" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3865 %or_ln81_231 = or i1 %tmp_618, i1 %icmp_ln81_308

]]></Node>
<StgValue><ssdm name="or_ln81_231"/></StgValue>
</operation>

<operation id="4010" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3866 %and_ln81_539 = and i1 %or_ln81_231, i1 %tmp_616

]]></Node>
<StgValue><ssdm name="and_ln81_539"/></StgValue>
</operation>

<operation id="4011" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3867 %zext_ln81_77 = zext i1 %and_ln81_539

]]></Node>
<StgValue><ssdm name="zext_ln81_77"/></StgValue>
</operation>

<operation id="4012" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3871" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3868 %z_o_159 = add i16 %z_o_158, i16 %zext_ln81_77

]]></Node>
<StgValue><ssdm name="z_o_159"/></StgValue>
</operation>

<operation id="4013" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3872" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3869 %tmp_619 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_159, i32 15

]]></Node>
<StgValue><ssdm name="tmp_619"/></StgValue>
</operation>

<operation id="4014" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3876" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3873 %tmp_621 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_154, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_621"/></StgValue>
</operation>

<operation id="4015" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3877" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:3874 %icmp_ln81_309 = icmp_eq  i5 %tmp_621, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_309"/></StgValue>
</operation>

<operation id="4016" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3878" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3875 %tmp_622 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_154, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_622"/></StgValue>
</operation>

<operation id="4017" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3876 %icmp_ln81_310 = icmp_eq  i6 %tmp_622, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_310"/></StgValue>
</operation>

<operation id="4018" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3880" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3877 %icmp_ln81_311 = icmp_eq  i6 %tmp_622, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_311"/></StgValue>
</operation>

<operation id="4019" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3896" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3893 %P_L1_W_0_load_78 = load i16 78

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_78"/></StgValue>
</operation>

<operation id="4020" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3941" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3938 %P_L1_W_0_load_79 = load i16 79

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_79"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="4021" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:238 %x_load_79 = load i7 %x_addr_79

]]></Node>
<StgValue><ssdm name="x_load_79"/></StgValue>
</operation>

<operation id="4022" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:239 %store_ln67 = store i15 %x_load_79, i15 79

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="4023" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:240 %x_addr_80 = getelementptr i15 %x, i64 0, i64 80

]]></Node>
<StgValue><ssdm name="x_addr_80"/></StgValue>
</operation>

<operation id="4024" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:241 %x_load_80 = load i7 %x_addr_80

]]></Node>
<StgValue><ssdm name="x_load_80"/></StgValue>
</operation>

<operation id="4025" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3866" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3863 %tmp_617 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_154, i32 25

]]></Node>
<StgValue><ssdm name="tmp_617"/></StgValue>
</operation>

<operation id="4026" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3870 %xor_ln81_462 = xor i1 %tmp_619, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_462"/></StgValue>
</operation>

<operation id="4027" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3871 %and_ln81_540 = and i1 %tmp_617, i1 %xor_ln81_462

]]></Node>
<StgValue><ssdm name="and_ln81_540"/></StgValue>
</operation>

<operation id="4028" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3875" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3872 %tmp_620 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_154, i32 26

]]></Node>
<StgValue><ssdm name="tmp_620"/></StgValue>
</operation>

<operation id="4029" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3881" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3878 %select_ln81_308 = select i1 %and_ln81_540, i1 %icmp_ln81_310, i1 %icmp_ln81_311

]]></Node>
<StgValue><ssdm name="select_ln81_308"/></StgValue>
</operation>

<operation id="4030" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3879 %xor_ln81_463 = xor i1 %tmp_620, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_463"/></StgValue>
</operation>

<operation id="4031" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3880 %and_ln81_541 = and i1 %icmp_ln81_309, i1 %xor_ln81_463

]]></Node>
<StgValue><ssdm name="and_ln81_541"/></StgValue>
</operation>

<operation id="4032" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3881 %select_ln81_309 = select i1 %and_ln81_540, i1 %and_ln81_541, i1 %icmp_ln81_310

]]></Node>
<StgValue><ssdm name="select_ln81_309"/></StgValue>
</operation>

<operation id="4033" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3882 %and_ln81_542 = and i1 %and_ln81_540, i1 %icmp_ln81_310

]]></Node>
<StgValue><ssdm name="and_ln81_542"/></StgValue>
</operation>

<operation id="4034" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3883 %xor_ln81_464 = xor i1 %and_ln81_542, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_464"/></StgValue>
</operation>

<operation id="4035" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3884 %empty_89 = and i1 %tmp_615, i1 %xor_ln81_464

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="4036" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3885 %xor_ln81_465 = xor i1 %select_ln81_308, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_465"/></StgValue>
</operation>

<operation id="4037" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3886 %or_ln81_232 = or i1 %tmp_619, i1 %xor_ln81_465

]]></Node>
<StgValue><ssdm name="or_ln81_232"/></StgValue>
</operation>

<operation id="4038" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3887 %xor_ln81_466 = xor i1 %tmp_615, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_466"/></StgValue>
</operation>

<operation id="4039" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3888 %and_ln81_543 = and i1 %or_ln81_232, i1 %xor_ln81_466

]]></Node>
<StgValue><ssdm name="and_ln81_543"/></StgValue>
</operation>

<operation id="4040" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3889 %and_ln81_544 = and i1 %tmp_619, i1 %select_ln81_309

]]></Node>
<StgValue><ssdm name="and_ln81_544"/></StgValue>
</operation>

<operation id="4041" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3890 %xor_ln81_467 = xor i1 %and_ln81_544, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_467"/></StgValue>
</operation>

<operation id="4042" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3891 %and_ln81_545 = and i1 %empty_89, i1 %xor_ln81_467

]]></Node>
<StgValue><ssdm name="and_ln81_545"/></StgValue>
</operation>

<operation id="4043" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3892 %or_ln81_233 = or i1 %and_ln81_543, i1 %and_ln81_545

]]></Node>
<StgValue><ssdm name="or_ln81_233"/></StgValue>
</operation>

<operation id="4044" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:3894 %sext_ln81_234 = sext i16 %P_L1_W_0_load_78

]]></Node>
<StgValue><ssdm name="sext_ln81_234"/></StgValue>
</operation>

<operation id="4045" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3898" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:3895 %zext_ln81_206 = zext i15 %x_load_78

]]></Node>
<StgValue><ssdm name="zext_ln81_206"/></StgValue>
</operation>

<operation id="4046" st_id="81" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3899" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3896 %mul_ln81_78 = mul i31 %sext_ln81_234, i31 %zext_ln81_206

]]></Node>
<StgValue><ssdm name="mul_ln81_78"/></StgValue>
</operation>

<operation id="4047" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3897 %select_ln81_310 = select i1 %and_ln81_543, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_310"/></StgValue>
</operation>

<operation id="4048" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3901" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3898 %select_ln81_311 = select i1 %or_ln81_233, i16 %select_ln81_310, i16 %z_o_159

]]></Node>
<StgValue><ssdm name="select_ln81_311"/></StgValue>
</operation>

<operation id="4049" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3902" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:3899 %shl_ln81_77 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_311, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_77"/></StgValue>
</operation>

<operation id="4050" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:3900 %sext_ln81_235 = sext i26 %shl_ln81_77

]]></Node>
<StgValue><ssdm name="sext_ln81_235"/></StgValue>
</operation>

<operation id="4051" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3904" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:3901 %sext_ln81_236 = sext i31 %mul_ln81_78

]]></Node>
<StgValue><ssdm name="sext_ln81_236"/></StgValue>
</operation>

<operation id="4052" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3902 %add_ln81_156 = add i32 %sext_ln81_235, i32 %sext_ln81_236

]]></Node>
<StgValue><ssdm name="add_ln81_156"/></StgValue>
</operation>

<operation id="4053" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3903 %tmp_623 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_156, i32 31

]]></Node>
<StgValue><ssdm name="tmp_623"/></StgValue>
</operation>

<operation id="4054" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3907" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3904 %z_o_160 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_156, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_160"/></StgValue>
</operation>

<operation id="4055" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3905 %tmp_624 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_78, i32 9

]]></Node>
<StgValue><ssdm name="tmp_624"/></StgValue>
</operation>

<operation id="4056" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:3906 %trunc_ln81_78 = trunc i31 %mul_ln81_78

]]></Node>
<StgValue><ssdm name="trunc_ln81_78"/></StgValue>
</operation>

<operation id="4057" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3910" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:3907 %icmp_ln81_312 = icmp_ne  i9 %trunc_ln81_78, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_312"/></StgValue>
</operation>

<operation id="4058" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3909 %tmp_626 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_156, i32 10

]]></Node>
<StgValue><ssdm name="tmp_626"/></StgValue>
</operation>

<operation id="4059" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3910 %or_ln81_234 = or i1 %tmp_626, i1 %icmp_ln81_312

]]></Node>
<StgValue><ssdm name="or_ln81_234"/></StgValue>
</operation>

<operation id="4060" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3911 %and_ln81_546 = and i1 %or_ln81_234, i1 %tmp_624

]]></Node>
<StgValue><ssdm name="and_ln81_546"/></StgValue>
</operation>

<operation id="4061" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3912 %zext_ln81_78 = zext i1 %and_ln81_546

]]></Node>
<StgValue><ssdm name="zext_ln81_78"/></StgValue>
</operation>

<operation id="4062" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3916" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3913 %z_o_161 = add i16 %z_o_160, i16 %zext_ln81_78

]]></Node>
<StgValue><ssdm name="z_o_161"/></StgValue>
</operation>

<operation id="4063" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3917" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3914 %tmp_627 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_161, i32 15

]]></Node>
<StgValue><ssdm name="tmp_627"/></StgValue>
</operation>

<operation id="4064" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3918 %tmp_629 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_156, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_629"/></StgValue>
</operation>

<operation id="4065" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3922" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:3919 %icmp_ln81_313 = icmp_eq  i5 %tmp_629, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_313"/></StgValue>
</operation>

<operation id="4066" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3920 %tmp_630 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_156, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_630"/></StgValue>
</operation>

<operation id="4067" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3921 %icmp_ln81_314 = icmp_eq  i6 %tmp_630, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_314"/></StgValue>
</operation>

<operation id="4068" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3925" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3922 %icmp_ln81_315 = icmp_eq  i6 %tmp_630, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_315"/></StgValue>
</operation>

<operation id="4069" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3941" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3938 %P_L1_W_0_load_79 = load i16 79

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_79"/></StgValue>
</operation>

<operation id="4070" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3983 %P_L1_W_0_load_80 = load i16 80

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_80"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="4071" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:241 %x_load_80 = load i7 %x_addr_80

]]></Node>
<StgValue><ssdm name="x_load_80"/></StgValue>
</operation>

<operation id="4072" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:242 %store_ln67 = store i15 %x_load_80, i15 80

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="4073" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:243 %x_addr_81 = getelementptr i15 %x, i64 0, i64 81

]]></Node>
<StgValue><ssdm name="x_addr_81"/></StgValue>
</operation>

<operation id="4074" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:244 %x_load_81 = load i7 %x_addr_81

]]></Node>
<StgValue><ssdm name="x_load_81"/></StgValue>
</operation>

<operation id="4075" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3911" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3908 %tmp_625 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_156, i32 25

]]></Node>
<StgValue><ssdm name="tmp_625"/></StgValue>
</operation>

<operation id="4076" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3915 %xor_ln81_468 = xor i1 %tmp_627, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_468"/></StgValue>
</operation>

<operation id="4077" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3916 %and_ln81_547 = and i1 %tmp_625, i1 %xor_ln81_468

]]></Node>
<StgValue><ssdm name="and_ln81_547"/></StgValue>
</operation>

<operation id="4078" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3920" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3917 %tmp_628 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_156, i32 26

]]></Node>
<StgValue><ssdm name="tmp_628"/></StgValue>
</operation>

<operation id="4079" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3926" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3923 %select_ln81_312 = select i1 %and_ln81_547, i1 %icmp_ln81_314, i1 %icmp_ln81_315

]]></Node>
<StgValue><ssdm name="select_ln81_312"/></StgValue>
</operation>

<operation id="4080" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3924 %xor_ln81_469 = xor i1 %tmp_628, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_469"/></StgValue>
</operation>

<operation id="4081" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3925 %and_ln81_548 = and i1 %icmp_ln81_313, i1 %xor_ln81_469

]]></Node>
<StgValue><ssdm name="and_ln81_548"/></StgValue>
</operation>

<operation id="4082" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3926 %select_ln81_313 = select i1 %and_ln81_547, i1 %and_ln81_548, i1 %icmp_ln81_314

]]></Node>
<StgValue><ssdm name="select_ln81_313"/></StgValue>
</operation>

<operation id="4083" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3927 %and_ln81_549 = and i1 %and_ln81_547, i1 %icmp_ln81_314

]]></Node>
<StgValue><ssdm name="and_ln81_549"/></StgValue>
</operation>

<operation id="4084" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3928 %xor_ln81_470 = xor i1 %and_ln81_549, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_470"/></StgValue>
</operation>

<operation id="4085" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3929 %empty_90 = and i1 %tmp_623, i1 %xor_ln81_470

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="4086" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3930 %xor_ln81_471 = xor i1 %select_ln81_312, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_471"/></StgValue>
</operation>

<operation id="4087" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3931 %or_ln81_235 = or i1 %tmp_627, i1 %xor_ln81_471

]]></Node>
<StgValue><ssdm name="or_ln81_235"/></StgValue>
</operation>

<operation id="4088" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3932 %xor_ln81_472 = xor i1 %tmp_623, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_472"/></StgValue>
</operation>

<operation id="4089" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3933 %and_ln81_550 = and i1 %or_ln81_235, i1 %xor_ln81_472

]]></Node>
<StgValue><ssdm name="and_ln81_550"/></StgValue>
</operation>

<operation id="4090" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3934 %and_ln81_551 = and i1 %tmp_627, i1 %select_ln81_313

]]></Node>
<StgValue><ssdm name="and_ln81_551"/></StgValue>
</operation>

<operation id="4091" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3935 %xor_ln81_473 = xor i1 %and_ln81_551, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_473"/></StgValue>
</operation>

<operation id="4092" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3936 %and_ln81_552 = and i1 %empty_90, i1 %xor_ln81_473

]]></Node>
<StgValue><ssdm name="and_ln81_552"/></StgValue>
</operation>

<operation id="4093" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3937 %or_ln81_236 = or i1 %and_ln81_550, i1 %and_ln81_552

]]></Node>
<StgValue><ssdm name="or_ln81_236"/></StgValue>
</operation>

<operation id="4094" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:3939 %sext_ln81_237 = sext i16 %P_L1_W_0_load_79

]]></Node>
<StgValue><ssdm name="sext_ln81_237"/></StgValue>
</operation>

<operation id="4095" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3943" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:3940 %zext_ln81_207 = zext i15 %x_load_79

]]></Node>
<StgValue><ssdm name="zext_ln81_207"/></StgValue>
</operation>

<operation id="4096" st_id="82" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3941 %mul_ln81_79 = mul i31 %sext_ln81_237, i31 %zext_ln81_207

]]></Node>
<StgValue><ssdm name="mul_ln81_79"/></StgValue>
</operation>

<operation id="4097" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3942 %select_ln81_314 = select i1 %and_ln81_550, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_314"/></StgValue>
</operation>

<operation id="4098" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3946" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3943 %select_ln81_315 = select i1 %or_ln81_236, i16 %select_ln81_314, i16 %z_o_161

]]></Node>
<StgValue><ssdm name="select_ln81_315"/></StgValue>
</operation>

<operation id="4099" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:3944 %shl_ln81_78 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_315, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_78"/></StgValue>
</operation>

<operation id="4100" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3948" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:3945 %sext_ln81_238 = sext i26 %shl_ln81_78

]]></Node>
<StgValue><ssdm name="sext_ln81_238"/></StgValue>
</operation>

<operation id="4101" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3949" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:3946 %sext_ln81_239 = sext i31 %mul_ln81_79

]]></Node>
<StgValue><ssdm name="sext_ln81_239"/></StgValue>
</operation>

<operation id="4102" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3947 %add_ln81_158 = add i32 %sext_ln81_238, i32 %sext_ln81_239

]]></Node>
<StgValue><ssdm name="add_ln81_158"/></StgValue>
</operation>

<operation id="4103" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3948 %tmp_631 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_158, i32 31

]]></Node>
<StgValue><ssdm name="tmp_631"/></StgValue>
</operation>

<operation id="4104" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3952" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3949 %z_o_162 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_158, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_162"/></StgValue>
</operation>

<operation id="4105" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3953" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3950 %tmp_632 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_79, i32 9

]]></Node>
<StgValue><ssdm name="tmp_632"/></StgValue>
</operation>

<operation id="4106" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3954" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:3951 %trunc_ln81_79 = trunc i31 %mul_ln81_79

]]></Node>
<StgValue><ssdm name="trunc_ln81_79"/></StgValue>
</operation>

<operation id="4107" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3955" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:3952 %icmp_ln81_316 = icmp_ne  i9 %trunc_ln81_79, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_316"/></StgValue>
</operation>

<operation id="4108" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3954 %tmp_634 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_158, i32 10

]]></Node>
<StgValue><ssdm name="tmp_634"/></StgValue>
</operation>

<operation id="4109" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3955 %or_ln81_237 = or i1 %tmp_634, i1 %icmp_ln81_316

]]></Node>
<StgValue><ssdm name="or_ln81_237"/></StgValue>
</operation>

<operation id="4110" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3956 %and_ln81_553 = and i1 %or_ln81_237, i1 %tmp_632

]]></Node>
<StgValue><ssdm name="and_ln81_553"/></StgValue>
</operation>

<operation id="4111" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:3957 %zext_ln81_79 = zext i1 %and_ln81_553

]]></Node>
<StgValue><ssdm name="zext_ln81_79"/></StgValue>
</operation>

<operation id="4112" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3961" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3958 %z_o_163 = add i16 %z_o_162, i16 %zext_ln81_79

]]></Node>
<StgValue><ssdm name="z_o_163"/></StgValue>
</operation>

<operation id="4113" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3962" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:3959 %tmp_635 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_163, i32 15

]]></Node>
<StgValue><ssdm name="tmp_635"/></StgValue>
</operation>

<operation id="4114" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3963 %tmp_637 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_158, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_637"/></StgValue>
</operation>

<operation id="4115" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:3964 %icmp_ln81_317 = icmp_eq  i5 %tmp_637, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_317"/></StgValue>
</operation>

<operation id="4116" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3968" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3965 %tmp_638 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_158, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_638"/></StgValue>
</operation>

<operation id="4117" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3966 %icmp_ln81_318 = icmp_eq  i6 %tmp_638, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_318"/></StgValue>
</operation>

<operation id="4118" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3970" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:3967 %icmp_ln81_319 = icmp_eq  i6 %tmp_638, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_319"/></StgValue>
</operation>

<operation id="4119" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:3983 %P_L1_W_0_load_80 = load i16 80

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_80"/></StgValue>
</operation>

<operation id="4120" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4028 %P_L1_W_0_load_81 = load i16 81

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_81"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="4121" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:244 %x_load_81 = load i7 %x_addr_81

]]></Node>
<StgValue><ssdm name="x_load_81"/></StgValue>
</operation>

<operation id="4122" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:246 %x_addr_82 = getelementptr i15 %x, i64 0, i64 82

]]></Node>
<StgValue><ssdm name="x_addr_82"/></StgValue>
</operation>

<operation id="4123" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:247 %x_load_82 = load i7 %x_addr_82

]]></Node>
<StgValue><ssdm name="x_load_82"/></StgValue>
</operation>

<operation id="4124" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3956" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3953 %tmp_633 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_158, i32 25

]]></Node>
<StgValue><ssdm name="tmp_633"/></StgValue>
</operation>

<operation id="4125" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3960 %xor_ln81_474 = xor i1 %tmp_635, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_474"/></StgValue>
</operation>

<operation id="4126" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3961 %and_ln81_554 = and i1 %tmp_633, i1 %xor_ln81_474

]]></Node>
<StgValue><ssdm name="and_ln81_554"/></StgValue>
</operation>

<operation id="4127" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3965" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3962 %tmp_636 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_158, i32 26

]]></Node>
<StgValue><ssdm name="tmp_636"/></StgValue>
</operation>

<operation id="4128" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3971" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3968 %select_ln81_316 = select i1 %and_ln81_554, i1 %icmp_ln81_318, i1 %icmp_ln81_319

]]></Node>
<StgValue><ssdm name="select_ln81_316"/></StgValue>
</operation>

<operation id="4129" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3969 %xor_ln81_475 = xor i1 %tmp_636, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_475"/></StgValue>
</operation>

<operation id="4130" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3970 %and_ln81_555 = and i1 %icmp_ln81_317, i1 %xor_ln81_475

]]></Node>
<StgValue><ssdm name="and_ln81_555"/></StgValue>
</operation>

<operation id="4131" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:3971 %select_ln81_317 = select i1 %and_ln81_554, i1 %and_ln81_555, i1 %icmp_ln81_318

]]></Node>
<StgValue><ssdm name="select_ln81_317"/></StgValue>
</operation>

<operation id="4132" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3972 %and_ln81_556 = and i1 %and_ln81_554, i1 %icmp_ln81_318

]]></Node>
<StgValue><ssdm name="and_ln81_556"/></StgValue>
</operation>

<operation id="4133" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3973 %xor_ln81_476 = xor i1 %and_ln81_556, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_476"/></StgValue>
</operation>

<operation id="4134" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3974 %empty_91 = and i1 %tmp_631, i1 %xor_ln81_476

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="4135" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3975 %xor_ln81_477 = xor i1 %select_ln81_316, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_477"/></StgValue>
</operation>

<operation id="4136" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3976 %or_ln81_238 = or i1 %tmp_635, i1 %xor_ln81_477

]]></Node>
<StgValue><ssdm name="or_ln81_238"/></StgValue>
</operation>

<operation id="4137" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3977 %xor_ln81_478 = xor i1 %tmp_631, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_478"/></StgValue>
</operation>

<operation id="4138" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3978 %and_ln81_557 = and i1 %or_ln81_238, i1 %xor_ln81_478

]]></Node>
<StgValue><ssdm name="and_ln81_557"/></StgValue>
</operation>

<operation id="4139" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3979 %and_ln81_558 = and i1 %tmp_635, i1 %select_ln81_317

]]></Node>
<StgValue><ssdm name="and_ln81_558"/></StgValue>
</operation>

<operation id="4140" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3980 %xor_ln81_479 = xor i1 %and_ln81_558, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_479"/></StgValue>
</operation>

<operation id="4141" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3981 %and_ln81_559 = and i1 %empty_91, i1 %xor_ln81_479

]]></Node>
<StgValue><ssdm name="and_ln81_559"/></StgValue>
</operation>

<operation id="4142" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3982 %or_ln81_239 = or i1 %and_ln81_557, i1 %and_ln81_559

]]></Node>
<StgValue><ssdm name="or_ln81_239"/></StgValue>
</operation>

<operation id="4143" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:3984 %sext_ln81_240 = sext i16 %P_L1_W_0_load_80

]]></Node>
<StgValue><ssdm name="sext_ln81_240"/></StgValue>
</operation>

<operation id="4144" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3988" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:3985 %zext_ln81_208 = zext i15 %x_load_80

]]></Node>
<StgValue><ssdm name="zext_ln81_208"/></StgValue>
</operation>

<operation id="4145" st_id="83" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:3986 %mul_ln81_80 = mul i31 %sext_ln81_240, i31 %zext_ln81_208

]]></Node>
<StgValue><ssdm name="mul_ln81_80"/></StgValue>
</operation>

<operation id="4146" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3987 %select_ln81_318 = select i1 %and_ln81_557, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_318"/></StgValue>
</operation>

<operation id="4147" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3991" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:3988 %select_ln81_319 = select i1 %or_ln81_239, i16 %select_ln81_318, i16 %z_o_163

]]></Node>
<StgValue><ssdm name="select_ln81_319"/></StgValue>
</operation>

<operation id="4148" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3992" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:3989 %shl_ln81_79 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_319, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_79"/></StgValue>
</operation>

<operation id="4149" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3993" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:3990 %sext_ln81_241 = sext i26 %shl_ln81_79

]]></Node>
<StgValue><ssdm name="sext_ln81_241"/></StgValue>
</operation>

<operation id="4150" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3994" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:3991 %sext_ln81_242 = sext i31 %mul_ln81_80

]]></Node>
<StgValue><ssdm name="sext_ln81_242"/></StgValue>
</operation>

<operation id="4151" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3992 %add_ln81_160 = add i32 %sext_ln81_241, i32 %sext_ln81_242

]]></Node>
<StgValue><ssdm name="add_ln81_160"/></StgValue>
</operation>

<operation id="4152" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3993 %tmp_639 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_160, i32 31

]]></Node>
<StgValue><ssdm name="tmp_639"/></StgValue>
</operation>

<operation id="4153" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3994 %z_o_164 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_160, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_164"/></StgValue>
</operation>

<operation id="4154" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:3995 %tmp_640 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_80, i32 9

]]></Node>
<StgValue><ssdm name="tmp_640"/></StgValue>
</operation>

<operation id="4155" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:3996 %trunc_ln81_80 = trunc i31 %mul_ln81_80

]]></Node>
<StgValue><ssdm name="trunc_ln81_80"/></StgValue>
</operation>

<operation id="4156" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4000" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:3997 %icmp_ln81_320 = icmp_ne  i9 %trunc_ln81_80, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_320"/></StgValue>
</operation>

<operation id="4157" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4002" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3999 %tmp_642 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_160, i32 10

]]></Node>
<StgValue><ssdm name="tmp_642"/></StgValue>
</operation>

<operation id="4158" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4000 %or_ln81_240 = or i1 %tmp_642, i1 %icmp_ln81_320

]]></Node>
<StgValue><ssdm name="or_ln81_240"/></StgValue>
</operation>

<operation id="4159" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4001 %and_ln81_560 = and i1 %or_ln81_240, i1 %tmp_640

]]></Node>
<StgValue><ssdm name="and_ln81_560"/></StgValue>
</operation>

<operation id="4160" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4005" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4002 %zext_ln81_80 = zext i1 %and_ln81_560

]]></Node>
<StgValue><ssdm name="zext_ln81_80"/></StgValue>
</operation>

<operation id="4161" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4006" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4003 %z_o_165 = add i16 %z_o_164, i16 %zext_ln81_80

]]></Node>
<StgValue><ssdm name="z_o_165"/></StgValue>
</operation>

<operation id="4162" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4004 %tmp_643 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_165, i32 15

]]></Node>
<StgValue><ssdm name="tmp_643"/></StgValue>
</operation>

<operation id="4163" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4008 %tmp_645 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_160, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_645"/></StgValue>
</operation>

<operation id="4164" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4012" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:4009 %icmp_ln81_321 = icmp_eq  i5 %tmp_645, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_321"/></StgValue>
</operation>

<operation id="4165" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4013" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4010 %tmp_646 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_160, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_646"/></StgValue>
</operation>

<operation id="4166" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4011 %icmp_ln81_322 = icmp_eq  i6 %tmp_646, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_322"/></StgValue>
</operation>

<operation id="4167" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4015" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4012 %icmp_ln81_323 = icmp_eq  i6 %tmp_646, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_323"/></StgValue>
</operation>

<operation id="4168" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4028 %P_L1_W_0_load_81 = load i16 81

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_81"/></StgValue>
</operation>

<operation id="4169" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4076" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4073 %P_L1_W_0_load_82 = load i16 82

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_82"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="4170" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:245 %store_ln67 = store i15 %x_load_81, i15 81

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="4171" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:247 %x_load_82 = load i7 %x_addr_82

]]></Node>
<StgValue><ssdm name="x_load_82"/></StgValue>
</operation>

<operation id="4172" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:248 %store_ln67 = store i15 %x_load_82, i15 82

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="4173" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:249 %x_addr_83 = getelementptr i15 %x, i64 0, i64 83

]]></Node>
<StgValue><ssdm name="x_addr_83"/></StgValue>
</operation>

<operation id="4174" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:250 %x_load_83 = load i7 %x_addr_83

]]></Node>
<StgValue><ssdm name="x_load_83"/></StgValue>
</operation>

<operation id="4175" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4001" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:3998 %tmp_641 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_160, i32 25

]]></Node>
<StgValue><ssdm name="tmp_641"/></StgValue>
</operation>

<operation id="4176" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4005 %xor_ln81_480 = xor i1 %tmp_643, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_480"/></StgValue>
</operation>

<operation id="4177" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4006 %and_ln81_561 = and i1 %tmp_641, i1 %xor_ln81_480

]]></Node>
<StgValue><ssdm name="and_ln81_561"/></StgValue>
</operation>

<operation id="4178" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4010" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4007 %tmp_644 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_160, i32 26

]]></Node>
<StgValue><ssdm name="tmp_644"/></StgValue>
</operation>

<operation id="4179" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4016" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4013 %select_ln81_320 = select i1 %and_ln81_561, i1 %icmp_ln81_322, i1 %icmp_ln81_323

]]></Node>
<StgValue><ssdm name="select_ln81_320"/></StgValue>
</operation>

<operation id="4180" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4014 %xor_ln81_481 = xor i1 %tmp_644, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_481"/></StgValue>
</operation>

<operation id="4181" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4015 %and_ln81_562 = and i1 %icmp_ln81_321, i1 %xor_ln81_481

]]></Node>
<StgValue><ssdm name="and_ln81_562"/></StgValue>
</operation>

<operation id="4182" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4019" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4016 %select_ln81_321 = select i1 %and_ln81_561, i1 %and_ln81_562, i1 %icmp_ln81_322

]]></Node>
<StgValue><ssdm name="select_ln81_321"/></StgValue>
</operation>

<operation id="4183" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4017 %and_ln81_563 = and i1 %and_ln81_561, i1 %icmp_ln81_322

]]></Node>
<StgValue><ssdm name="and_ln81_563"/></StgValue>
</operation>

<operation id="4184" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4018 %xor_ln81_482 = xor i1 %and_ln81_563, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_482"/></StgValue>
</operation>

<operation id="4185" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4019 %empty_92 = and i1 %tmp_639, i1 %xor_ln81_482

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="4186" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4020 %xor_ln81_483 = xor i1 %select_ln81_320, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_483"/></StgValue>
</operation>

<operation id="4187" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4021 %or_ln81_241 = or i1 %tmp_643, i1 %xor_ln81_483

]]></Node>
<StgValue><ssdm name="or_ln81_241"/></StgValue>
</operation>

<operation id="4188" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4022 %xor_ln81_484 = xor i1 %tmp_639, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_484"/></StgValue>
</operation>

<operation id="4189" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4023 %and_ln81_564 = and i1 %or_ln81_241, i1 %xor_ln81_484

]]></Node>
<StgValue><ssdm name="and_ln81_564"/></StgValue>
</operation>

<operation id="4190" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4024 %and_ln81_565 = and i1 %tmp_643, i1 %select_ln81_321

]]></Node>
<StgValue><ssdm name="and_ln81_565"/></StgValue>
</operation>

<operation id="4191" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4025 %xor_ln81_485 = xor i1 %and_ln81_565, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_485"/></StgValue>
</operation>

<operation id="4192" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4026 %and_ln81_566 = and i1 %empty_92, i1 %xor_ln81_485

]]></Node>
<StgValue><ssdm name="and_ln81_566"/></StgValue>
</operation>

<operation id="4193" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4027 %or_ln81_242 = or i1 %and_ln81_564, i1 %and_ln81_566

]]></Node>
<StgValue><ssdm name="or_ln81_242"/></StgValue>
</operation>

<operation id="4194" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4032" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:4029 %sext_ln81_243 = sext i16 %P_L1_W_0_load_81

]]></Node>
<StgValue><ssdm name="sext_ln81_243"/></StgValue>
</operation>

<operation id="4195" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4033" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:4030 %zext_ln81_209 = zext i15 %x_load_81

]]></Node>
<StgValue><ssdm name="zext_ln81_209"/></StgValue>
</operation>

<operation id="4196" st_id="84" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4034" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4031 %mul_ln81_81 = mul i31 %sext_ln81_243, i31 %zext_ln81_209

]]></Node>
<StgValue><ssdm name="mul_ln81_81"/></StgValue>
</operation>

<operation id="4197" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4035" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4032 %select_ln81_322 = select i1 %and_ln81_564, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_322"/></StgValue>
</operation>

<operation id="4198" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4036" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4033 %select_ln81_323 = select i1 %or_ln81_242, i16 %select_ln81_322, i16 %z_o_165

]]></Node>
<StgValue><ssdm name="select_ln81_323"/></StgValue>
</operation>

<operation id="4199" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4037" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:4034 %shl_ln81_80 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_323, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_80"/></StgValue>
</operation>

<operation id="4200" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4038" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:4035 %sext_ln81_244 = sext i26 %shl_ln81_80

]]></Node>
<StgValue><ssdm name="sext_ln81_244"/></StgValue>
</operation>

<operation id="4201" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4039" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:4036 %sext_ln81_245 = sext i31 %mul_ln81_81

]]></Node>
<StgValue><ssdm name="sext_ln81_245"/></StgValue>
</operation>

<operation id="4202" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4037 %add_ln81_162 = add i32 %sext_ln81_244, i32 %sext_ln81_245

]]></Node>
<StgValue><ssdm name="add_ln81_162"/></StgValue>
</operation>

<operation id="4203" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4041" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4038 %tmp_647 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_162, i32 31

]]></Node>
<StgValue><ssdm name="tmp_647"/></StgValue>
</operation>

<operation id="4204" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4042" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4039 %z_o_166 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_162, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_166"/></StgValue>
</operation>

<operation id="4205" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4043" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4040 %tmp_648 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_81, i32 9

]]></Node>
<StgValue><ssdm name="tmp_648"/></StgValue>
</operation>

<operation id="4206" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4044" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:4041 %trunc_ln81_81 = trunc i31 %mul_ln81_81

]]></Node>
<StgValue><ssdm name="trunc_ln81_81"/></StgValue>
</operation>

<operation id="4207" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4045" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:4042 %icmp_ln81_324 = icmp_ne  i9 %trunc_ln81_81, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_324"/></StgValue>
</operation>

<operation id="4208" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4047" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4044 %tmp_650 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_162, i32 10

]]></Node>
<StgValue><ssdm name="tmp_650"/></StgValue>
</operation>

<operation id="4209" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4045 %or_ln81_243 = or i1 %tmp_650, i1 %icmp_ln81_324

]]></Node>
<StgValue><ssdm name="or_ln81_243"/></StgValue>
</operation>

<operation id="4210" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4046 %and_ln81_567 = and i1 %or_ln81_243, i1 %tmp_648

]]></Node>
<StgValue><ssdm name="and_ln81_567"/></StgValue>
</operation>

<operation id="4211" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4050" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4047 %zext_ln81_81 = zext i1 %and_ln81_567

]]></Node>
<StgValue><ssdm name="zext_ln81_81"/></StgValue>
</operation>

<operation id="4212" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4051" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4048 %z_o_167 = add i16 %z_o_166, i16 %zext_ln81_81

]]></Node>
<StgValue><ssdm name="z_o_167"/></StgValue>
</operation>

<operation id="4213" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4052" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4049 %tmp_651 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_167, i32 15

]]></Node>
<StgValue><ssdm name="tmp_651"/></StgValue>
</operation>

<operation id="4214" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4056" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4053 %tmp_653 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_162, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_653"/></StgValue>
</operation>

<operation id="4215" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4057" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:4054 %icmp_ln81_325 = icmp_eq  i5 %tmp_653, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_325"/></StgValue>
</operation>

<operation id="4216" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4058" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4055 %tmp_654 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_162, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_654"/></StgValue>
</operation>

<operation id="4217" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4056 %icmp_ln81_326 = icmp_eq  i6 %tmp_654, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_326"/></StgValue>
</operation>

<operation id="4218" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4060" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4057 %icmp_ln81_327 = icmp_eq  i6 %tmp_654, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_327"/></StgValue>
</operation>

<operation id="4219" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4076" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4073 %P_L1_W_0_load_82 = load i16 82

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_82"/></StgValue>
</operation>

<operation id="4220" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4121" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4118 %P_L1_W_0_load_83 = load i16 83

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_83"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="4221" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:250 %x_load_83 = load i7 %x_addr_83

]]></Node>
<StgValue><ssdm name="x_load_83"/></StgValue>
</operation>

<operation id="4222" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:251 %store_ln67 = store i15 %x_load_83, i15 83

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="4223" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:252 %x_addr_84 = getelementptr i15 %x, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="x_addr_84"/></StgValue>
</operation>

<operation id="4224" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:253 %x_load_84 = load i7 %x_addr_84

]]></Node>
<StgValue><ssdm name="x_load_84"/></StgValue>
</operation>

<operation id="4225" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4046" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4043 %tmp_649 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_162, i32 25

]]></Node>
<StgValue><ssdm name="tmp_649"/></StgValue>
</operation>

<operation id="4226" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4050 %xor_ln81_486 = xor i1 %tmp_651, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_486"/></StgValue>
</operation>

<operation id="4227" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4051 %and_ln81_568 = and i1 %tmp_649, i1 %xor_ln81_486

]]></Node>
<StgValue><ssdm name="and_ln81_568"/></StgValue>
</operation>

<operation id="4228" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4055" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4052 %tmp_652 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_162, i32 26

]]></Node>
<StgValue><ssdm name="tmp_652"/></StgValue>
</operation>

<operation id="4229" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4061" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4058 %select_ln81_324 = select i1 %and_ln81_568, i1 %icmp_ln81_326, i1 %icmp_ln81_327

]]></Node>
<StgValue><ssdm name="select_ln81_324"/></StgValue>
</operation>

<operation id="4230" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4059 %xor_ln81_487 = xor i1 %tmp_652, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_487"/></StgValue>
</operation>

<operation id="4231" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4060 %and_ln81_569 = and i1 %icmp_ln81_325, i1 %xor_ln81_487

]]></Node>
<StgValue><ssdm name="and_ln81_569"/></StgValue>
</operation>

<operation id="4232" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4064" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4061 %select_ln81_325 = select i1 %and_ln81_568, i1 %and_ln81_569, i1 %icmp_ln81_326

]]></Node>
<StgValue><ssdm name="select_ln81_325"/></StgValue>
</operation>

<operation id="4233" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4062 %and_ln81_570 = and i1 %and_ln81_568, i1 %icmp_ln81_326

]]></Node>
<StgValue><ssdm name="and_ln81_570"/></StgValue>
</operation>

<operation id="4234" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4063 %xor_ln81_488 = xor i1 %and_ln81_570, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_488"/></StgValue>
</operation>

<operation id="4235" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4064 %empty_93 = and i1 %tmp_647, i1 %xor_ln81_488

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="4236" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4065 %xor_ln81_489 = xor i1 %select_ln81_324, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_489"/></StgValue>
</operation>

<operation id="4237" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4066 %or_ln81_244 = or i1 %tmp_651, i1 %xor_ln81_489

]]></Node>
<StgValue><ssdm name="or_ln81_244"/></StgValue>
</operation>

<operation id="4238" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4067 %xor_ln81_490 = xor i1 %tmp_647, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_490"/></StgValue>
</operation>

<operation id="4239" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4068 %and_ln81_571 = and i1 %or_ln81_244, i1 %xor_ln81_490

]]></Node>
<StgValue><ssdm name="and_ln81_571"/></StgValue>
</operation>

<operation id="4240" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4069 %and_ln81_572 = and i1 %tmp_651, i1 %select_ln81_325

]]></Node>
<StgValue><ssdm name="and_ln81_572"/></StgValue>
</operation>

<operation id="4241" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4070 %xor_ln81_491 = xor i1 %and_ln81_572, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_491"/></StgValue>
</operation>

<operation id="4242" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4071 %and_ln81_573 = and i1 %empty_93, i1 %xor_ln81_491

]]></Node>
<StgValue><ssdm name="and_ln81_573"/></StgValue>
</operation>

<operation id="4243" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4072 %or_ln81_245 = or i1 %and_ln81_571, i1 %and_ln81_573

]]></Node>
<StgValue><ssdm name="or_ln81_245"/></StgValue>
</operation>

<operation id="4244" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:4074 %sext_ln81_246 = sext i16 %P_L1_W_0_load_82

]]></Node>
<StgValue><ssdm name="sext_ln81_246"/></StgValue>
</operation>

<operation id="4245" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4078" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:4075 %zext_ln81_210 = zext i15 %x_load_82

]]></Node>
<StgValue><ssdm name="zext_ln81_210"/></StgValue>
</operation>

<operation id="4246" st_id="85" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4079" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4076 %mul_ln81_82 = mul i31 %sext_ln81_246, i31 %zext_ln81_210

]]></Node>
<StgValue><ssdm name="mul_ln81_82"/></StgValue>
</operation>

<operation id="4247" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4080" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4077 %select_ln81_326 = select i1 %and_ln81_571, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_326"/></StgValue>
</operation>

<operation id="4248" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4081" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4078 %select_ln81_327 = select i1 %or_ln81_245, i16 %select_ln81_326, i16 %z_o_167

]]></Node>
<StgValue><ssdm name="select_ln81_327"/></StgValue>
</operation>

<operation id="4249" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4082" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:4079 %shl_ln81_81 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_327, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_81"/></StgValue>
</operation>

<operation id="4250" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4083" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:4080 %sext_ln81_247 = sext i26 %shl_ln81_81

]]></Node>
<StgValue><ssdm name="sext_ln81_247"/></StgValue>
</operation>

<operation id="4251" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4084" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:4081 %sext_ln81_248 = sext i31 %mul_ln81_82

]]></Node>
<StgValue><ssdm name="sext_ln81_248"/></StgValue>
</operation>

<operation id="4252" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4082 %add_ln81_164 = add i32 %sext_ln81_247, i32 %sext_ln81_248

]]></Node>
<StgValue><ssdm name="add_ln81_164"/></StgValue>
</operation>

<operation id="4253" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4083 %tmp_655 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_164, i32 31

]]></Node>
<StgValue><ssdm name="tmp_655"/></StgValue>
</operation>

<operation id="4254" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4087" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4084 %z_o_168 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_164, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_168"/></StgValue>
</operation>

<operation id="4255" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4088" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4085 %tmp_656 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_82, i32 9

]]></Node>
<StgValue><ssdm name="tmp_656"/></StgValue>
</operation>

<operation id="4256" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4089" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:4086 %trunc_ln81_82 = trunc i31 %mul_ln81_82

]]></Node>
<StgValue><ssdm name="trunc_ln81_82"/></StgValue>
</operation>

<operation id="4257" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4090" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:4087 %icmp_ln81_328 = icmp_ne  i9 %trunc_ln81_82, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_328"/></StgValue>
</operation>

<operation id="4258" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4092" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4089 %tmp_658 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_164, i32 10

]]></Node>
<StgValue><ssdm name="tmp_658"/></StgValue>
</operation>

<operation id="4259" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4090 %or_ln81_246 = or i1 %tmp_658, i1 %icmp_ln81_328

]]></Node>
<StgValue><ssdm name="or_ln81_246"/></StgValue>
</operation>

<operation id="4260" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4091 %and_ln81_574 = and i1 %or_ln81_246, i1 %tmp_656

]]></Node>
<StgValue><ssdm name="and_ln81_574"/></StgValue>
</operation>

<operation id="4261" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4095" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4092 %zext_ln81_82 = zext i1 %and_ln81_574

]]></Node>
<StgValue><ssdm name="zext_ln81_82"/></StgValue>
</operation>

<operation id="4262" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4096" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4093 %z_o_169 = add i16 %z_o_168, i16 %zext_ln81_82

]]></Node>
<StgValue><ssdm name="z_o_169"/></StgValue>
</operation>

<operation id="4263" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4097" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4094 %tmp_659 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_169, i32 15

]]></Node>
<StgValue><ssdm name="tmp_659"/></StgValue>
</operation>

<operation id="4264" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4098 %tmp_661 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_164, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_661"/></StgValue>
</operation>

<operation id="4265" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4102" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:4099 %icmp_ln81_329 = icmp_eq  i5 %tmp_661, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_329"/></StgValue>
</operation>

<operation id="4266" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4103" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4100 %tmp_662 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_164, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_662"/></StgValue>
</operation>

<operation id="4267" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4104" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4101 %icmp_ln81_330 = icmp_eq  i6 %tmp_662, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_330"/></StgValue>
</operation>

<operation id="4268" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4105" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4102 %icmp_ln81_331 = icmp_eq  i6 %tmp_662, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_331"/></StgValue>
</operation>

<operation id="4269" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4121" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4118 %P_L1_W_0_load_83 = load i16 83

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_83"/></StgValue>
</operation>

<operation id="4270" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4166" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4163 %P_L1_W_0_load_84 = load i16 84

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_84"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="4271" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:253 %x_load_84 = load i7 %x_addr_84

]]></Node>
<StgValue><ssdm name="x_load_84"/></StgValue>
</operation>

<operation id="4272" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:254 %store_ln67 = store i15 %x_load_84, i15 84

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="4273" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:255 %x_addr_85 = getelementptr i15 %x, i64 0, i64 85

]]></Node>
<StgValue><ssdm name="x_addr_85"/></StgValue>
</operation>

<operation id="4274" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:256 %x_load_85 = load i7 %x_addr_85

]]></Node>
<StgValue><ssdm name="x_load_85"/></StgValue>
</operation>

<operation id="4275" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4091" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4088 %tmp_657 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_164, i32 25

]]></Node>
<StgValue><ssdm name="tmp_657"/></StgValue>
</operation>

<operation id="4276" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4095 %xor_ln81_492 = xor i1 %tmp_659, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_492"/></StgValue>
</operation>

<operation id="4277" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4096 %and_ln81_575 = and i1 %tmp_657, i1 %xor_ln81_492

]]></Node>
<StgValue><ssdm name="and_ln81_575"/></StgValue>
</operation>

<operation id="4278" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4097 %tmp_660 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_164, i32 26

]]></Node>
<StgValue><ssdm name="tmp_660"/></StgValue>
</operation>

<operation id="4279" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4106" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4103 %select_ln81_328 = select i1 %and_ln81_575, i1 %icmp_ln81_330, i1 %icmp_ln81_331

]]></Node>
<StgValue><ssdm name="select_ln81_328"/></StgValue>
</operation>

<operation id="4280" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4104 %xor_ln81_493 = xor i1 %tmp_660, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_493"/></StgValue>
</operation>

<operation id="4281" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4105 %and_ln81_576 = and i1 %icmp_ln81_329, i1 %xor_ln81_493

]]></Node>
<StgValue><ssdm name="and_ln81_576"/></StgValue>
</operation>

<operation id="4282" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4109" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4106 %select_ln81_329 = select i1 %and_ln81_575, i1 %and_ln81_576, i1 %icmp_ln81_330

]]></Node>
<StgValue><ssdm name="select_ln81_329"/></StgValue>
</operation>

<operation id="4283" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4107 %and_ln81_577 = and i1 %and_ln81_575, i1 %icmp_ln81_330

]]></Node>
<StgValue><ssdm name="and_ln81_577"/></StgValue>
</operation>

<operation id="4284" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4108 %xor_ln81_494 = xor i1 %and_ln81_577, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_494"/></StgValue>
</operation>

<operation id="4285" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4109 %empty_94 = and i1 %tmp_655, i1 %xor_ln81_494

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="4286" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4110 %xor_ln81_495 = xor i1 %select_ln81_328, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_495"/></StgValue>
</operation>

<operation id="4287" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4111 %or_ln81_247 = or i1 %tmp_659, i1 %xor_ln81_495

]]></Node>
<StgValue><ssdm name="or_ln81_247"/></StgValue>
</operation>

<operation id="4288" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4112 %xor_ln81_496 = xor i1 %tmp_655, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_496"/></StgValue>
</operation>

<operation id="4289" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4113 %and_ln81_578 = and i1 %or_ln81_247, i1 %xor_ln81_496

]]></Node>
<StgValue><ssdm name="and_ln81_578"/></StgValue>
</operation>

<operation id="4290" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4114 %and_ln81_579 = and i1 %tmp_659, i1 %select_ln81_329

]]></Node>
<StgValue><ssdm name="and_ln81_579"/></StgValue>
</operation>

<operation id="4291" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4115 %xor_ln81_497 = xor i1 %and_ln81_579, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_497"/></StgValue>
</operation>

<operation id="4292" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4116 %and_ln81_580 = and i1 %empty_94, i1 %xor_ln81_497

]]></Node>
<StgValue><ssdm name="and_ln81_580"/></StgValue>
</operation>

<operation id="4293" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4117 %or_ln81_248 = or i1 %and_ln81_578, i1 %and_ln81_580

]]></Node>
<StgValue><ssdm name="or_ln81_248"/></StgValue>
</operation>

<operation id="4294" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4122" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:4119 %sext_ln81_249 = sext i16 %P_L1_W_0_load_83

]]></Node>
<StgValue><ssdm name="sext_ln81_249"/></StgValue>
</operation>

<operation id="4295" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4123" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:4120 %zext_ln81_211 = zext i15 %x_load_83

]]></Node>
<StgValue><ssdm name="zext_ln81_211"/></StgValue>
</operation>

<operation id="4296" st_id="86" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4124" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4121 %mul_ln81_83 = mul i31 %sext_ln81_249, i31 %zext_ln81_211

]]></Node>
<StgValue><ssdm name="mul_ln81_83"/></StgValue>
</operation>

<operation id="4297" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4122 %select_ln81_330 = select i1 %and_ln81_578, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_330"/></StgValue>
</operation>

<operation id="4298" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4126" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4123 %select_ln81_331 = select i1 %or_ln81_248, i16 %select_ln81_330, i16 %z_o_169

]]></Node>
<StgValue><ssdm name="select_ln81_331"/></StgValue>
</operation>

<operation id="4299" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4127" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:4124 %shl_ln81_82 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_331, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_82"/></StgValue>
</operation>

<operation id="4300" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4128" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:4125 %sext_ln81_250 = sext i26 %shl_ln81_82

]]></Node>
<StgValue><ssdm name="sext_ln81_250"/></StgValue>
</operation>

<operation id="4301" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4129" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:4126 %sext_ln81_251 = sext i31 %mul_ln81_83

]]></Node>
<StgValue><ssdm name="sext_ln81_251"/></StgValue>
</operation>

<operation id="4302" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4127 %add_ln81_166 = add i32 %sext_ln81_250, i32 %sext_ln81_251

]]></Node>
<StgValue><ssdm name="add_ln81_166"/></StgValue>
</operation>

<operation id="4303" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4128 %tmp_663 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_166, i32 31

]]></Node>
<StgValue><ssdm name="tmp_663"/></StgValue>
</operation>

<operation id="4304" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4132" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4129 %z_o_170 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_166, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_170"/></StgValue>
</operation>

<operation id="4305" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4133" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4130 %tmp_664 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_83, i32 9

]]></Node>
<StgValue><ssdm name="tmp_664"/></StgValue>
</operation>

<operation id="4306" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4134" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:4131 %trunc_ln81_83 = trunc i31 %mul_ln81_83

]]></Node>
<StgValue><ssdm name="trunc_ln81_83"/></StgValue>
</operation>

<operation id="4307" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4135" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:4132 %icmp_ln81_332 = icmp_ne  i9 %trunc_ln81_83, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_332"/></StgValue>
</operation>

<operation id="4308" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4134 %tmp_666 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_166, i32 10

]]></Node>
<StgValue><ssdm name="tmp_666"/></StgValue>
</operation>

<operation id="4309" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4135 %or_ln81_249 = or i1 %tmp_666, i1 %icmp_ln81_332

]]></Node>
<StgValue><ssdm name="or_ln81_249"/></StgValue>
</operation>

<operation id="4310" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4136 %and_ln81_581 = and i1 %or_ln81_249, i1 %tmp_664

]]></Node>
<StgValue><ssdm name="and_ln81_581"/></StgValue>
</operation>

<operation id="4311" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4140" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4137 %zext_ln81_83 = zext i1 %and_ln81_581

]]></Node>
<StgValue><ssdm name="zext_ln81_83"/></StgValue>
</operation>

<operation id="4312" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4138 %z_o_171 = add i16 %z_o_170, i16 %zext_ln81_83

]]></Node>
<StgValue><ssdm name="z_o_171"/></StgValue>
</operation>

<operation id="4313" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4142" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4139 %tmp_667 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_171, i32 15

]]></Node>
<StgValue><ssdm name="tmp_667"/></StgValue>
</operation>

<operation id="4314" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4146" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4143 %tmp_669 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_166, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_669"/></StgValue>
</operation>

<operation id="4315" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4147" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:4144 %icmp_ln81_333 = icmp_eq  i5 %tmp_669, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_333"/></StgValue>
</operation>

<operation id="4316" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4148" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4145 %tmp_670 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_166, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_670"/></StgValue>
</operation>

<operation id="4317" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4146 %icmp_ln81_334 = icmp_eq  i6 %tmp_670, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_334"/></StgValue>
</operation>

<operation id="4318" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4150" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4147 %icmp_ln81_335 = icmp_eq  i6 %tmp_670, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_335"/></StgValue>
</operation>

<operation id="4319" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4166" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4163 %P_L1_W_0_load_84 = load i16 84

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_84"/></StgValue>
</operation>

<operation id="4320" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4211" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4208 %P_L1_W_0_load_85 = load i16 85

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_85"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="4321" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:256 %x_load_85 = load i7 %x_addr_85

]]></Node>
<StgValue><ssdm name="x_load_85"/></StgValue>
</operation>

<operation id="4322" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:257 %store_ln67 = store i15 %x_load_85, i15 85

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="4323" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:258 %x_addr_86 = getelementptr i15 %x, i64 0, i64 86

]]></Node>
<StgValue><ssdm name="x_addr_86"/></StgValue>
</operation>

<operation id="4324" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:259 %x_load_86 = load i7 %x_addr_86

]]></Node>
<StgValue><ssdm name="x_load_86"/></StgValue>
</operation>

<operation id="4325" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4133 %tmp_665 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_166, i32 25

]]></Node>
<StgValue><ssdm name="tmp_665"/></StgValue>
</operation>

<operation id="4326" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4140 %xor_ln81_498 = xor i1 %tmp_667, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_498"/></StgValue>
</operation>

<operation id="4327" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4141 %and_ln81_582 = and i1 %tmp_665, i1 %xor_ln81_498

]]></Node>
<StgValue><ssdm name="and_ln81_582"/></StgValue>
</operation>

<operation id="4328" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4145" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4142 %tmp_668 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_166, i32 26

]]></Node>
<StgValue><ssdm name="tmp_668"/></StgValue>
</operation>

<operation id="4329" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4151" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4148 %select_ln81_332 = select i1 %and_ln81_582, i1 %icmp_ln81_334, i1 %icmp_ln81_335

]]></Node>
<StgValue><ssdm name="select_ln81_332"/></StgValue>
</operation>

<operation id="4330" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4149 %xor_ln81_499 = xor i1 %tmp_668, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_499"/></StgValue>
</operation>

<operation id="4331" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4150 %and_ln81_583 = and i1 %icmp_ln81_333, i1 %xor_ln81_499

]]></Node>
<StgValue><ssdm name="and_ln81_583"/></StgValue>
</operation>

<operation id="4332" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4154" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4151 %select_ln81_333 = select i1 %and_ln81_582, i1 %and_ln81_583, i1 %icmp_ln81_334

]]></Node>
<StgValue><ssdm name="select_ln81_333"/></StgValue>
</operation>

<operation id="4333" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4152 %and_ln81_584 = and i1 %and_ln81_582, i1 %icmp_ln81_334

]]></Node>
<StgValue><ssdm name="and_ln81_584"/></StgValue>
</operation>

<operation id="4334" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4153 %xor_ln81_500 = xor i1 %and_ln81_584, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_500"/></StgValue>
</operation>

<operation id="4335" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4154 %empty_95 = and i1 %tmp_663, i1 %xor_ln81_500

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="4336" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4155 %xor_ln81_501 = xor i1 %select_ln81_332, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_501"/></StgValue>
</operation>

<operation id="4337" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4156 %or_ln81_250 = or i1 %tmp_667, i1 %xor_ln81_501

]]></Node>
<StgValue><ssdm name="or_ln81_250"/></StgValue>
</operation>

<operation id="4338" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4157 %xor_ln81_502 = xor i1 %tmp_663, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_502"/></StgValue>
</operation>

<operation id="4339" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4158 %and_ln81_585 = and i1 %or_ln81_250, i1 %xor_ln81_502

]]></Node>
<StgValue><ssdm name="and_ln81_585"/></StgValue>
</operation>

<operation id="4340" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4159 %and_ln81_586 = and i1 %tmp_667, i1 %select_ln81_333

]]></Node>
<StgValue><ssdm name="and_ln81_586"/></StgValue>
</operation>

<operation id="4341" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4160 %xor_ln81_503 = xor i1 %and_ln81_586, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_503"/></StgValue>
</operation>

<operation id="4342" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4161 %and_ln81_587 = and i1 %empty_95, i1 %xor_ln81_503

]]></Node>
<StgValue><ssdm name="and_ln81_587"/></StgValue>
</operation>

<operation id="4343" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4162 %or_ln81_251 = or i1 %and_ln81_585, i1 %and_ln81_587

]]></Node>
<StgValue><ssdm name="or_ln81_251"/></StgValue>
</operation>

<operation id="4344" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4167" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:4164 %sext_ln81_252 = sext i16 %P_L1_W_0_load_84

]]></Node>
<StgValue><ssdm name="sext_ln81_252"/></StgValue>
</operation>

<operation id="4345" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4168" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:4165 %zext_ln81_212 = zext i15 %x_load_84

]]></Node>
<StgValue><ssdm name="zext_ln81_212"/></StgValue>
</operation>

<operation id="4346" st_id="87" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4169" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4166 %mul_ln81_84 = mul i31 %sext_ln81_252, i31 %zext_ln81_212

]]></Node>
<StgValue><ssdm name="mul_ln81_84"/></StgValue>
</operation>

<operation id="4347" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4170" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4167 %select_ln81_334 = select i1 %and_ln81_585, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_334"/></StgValue>
</operation>

<operation id="4348" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4171" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4168 %select_ln81_335 = select i1 %or_ln81_251, i16 %select_ln81_334, i16 %z_o_171

]]></Node>
<StgValue><ssdm name="select_ln81_335"/></StgValue>
</operation>

<operation id="4349" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4172" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:4169 %shl_ln81_83 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_335, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_83"/></StgValue>
</operation>

<operation id="4350" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4173" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:4170 %sext_ln81_253 = sext i26 %shl_ln81_83

]]></Node>
<StgValue><ssdm name="sext_ln81_253"/></StgValue>
</operation>

<operation id="4351" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4174" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:4171 %sext_ln81_254 = sext i31 %mul_ln81_84

]]></Node>
<StgValue><ssdm name="sext_ln81_254"/></StgValue>
</operation>

<operation id="4352" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4172 %add_ln81_168 = add i32 %sext_ln81_253, i32 %sext_ln81_254

]]></Node>
<StgValue><ssdm name="add_ln81_168"/></StgValue>
</operation>

<operation id="4353" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4173 %tmp_671 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_168, i32 31

]]></Node>
<StgValue><ssdm name="tmp_671"/></StgValue>
</operation>

<operation id="4354" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4177" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4174 %z_o_172 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_168, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_172"/></StgValue>
</operation>

<operation id="4355" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4178" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4175 %tmp_672 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_84, i32 9

]]></Node>
<StgValue><ssdm name="tmp_672"/></StgValue>
</operation>

<operation id="4356" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4179" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:4176 %trunc_ln81_84 = trunc i31 %mul_ln81_84

]]></Node>
<StgValue><ssdm name="trunc_ln81_84"/></StgValue>
</operation>

<operation id="4357" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4180" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:4177 %icmp_ln81_336 = icmp_ne  i9 %trunc_ln81_84, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_336"/></StgValue>
</operation>

<operation id="4358" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4179 %tmp_674 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_168, i32 10

]]></Node>
<StgValue><ssdm name="tmp_674"/></StgValue>
</operation>

<operation id="4359" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4180 %or_ln81_252 = or i1 %tmp_674, i1 %icmp_ln81_336

]]></Node>
<StgValue><ssdm name="or_ln81_252"/></StgValue>
</operation>

<operation id="4360" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4181 %and_ln81_588 = and i1 %or_ln81_252, i1 %tmp_672

]]></Node>
<StgValue><ssdm name="and_ln81_588"/></StgValue>
</operation>

<operation id="4361" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4185" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4182 %zext_ln81_84 = zext i1 %and_ln81_588

]]></Node>
<StgValue><ssdm name="zext_ln81_84"/></StgValue>
</operation>

<operation id="4362" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4183 %z_o_173 = add i16 %z_o_172, i16 %zext_ln81_84

]]></Node>
<StgValue><ssdm name="z_o_173"/></StgValue>
</operation>

<operation id="4363" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4187" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4184 %tmp_675 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_173, i32 15

]]></Node>
<StgValue><ssdm name="tmp_675"/></StgValue>
</operation>

<operation id="4364" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4191" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4188 %tmp_677 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_168, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_677"/></StgValue>
</operation>

<operation id="4365" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4192" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:4189 %icmp_ln81_337 = icmp_eq  i5 %tmp_677, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_337"/></StgValue>
</operation>

<operation id="4366" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4193" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4190 %tmp_678 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_168, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_678"/></StgValue>
</operation>

<operation id="4367" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4194" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4191 %icmp_ln81_338 = icmp_eq  i6 %tmp_678, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_338"/></StgValue>
</operation>

<operation id="4368" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4195" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4192 %icmp_ln81_339 = icmp_eq  i6 %tmp_678, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_339"/></StgValue>
</operation>

<operation id="4369" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4211" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4208 %P_L1_W_0_load_85 = load i16 85

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_85"/></StgValue>
</operation>

<operation id="4370" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4256" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4253 %P_L1_W_0_load_86 = load i16 86

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_86"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="4371" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:259 %x_load_86 = load i7 %x_addr_86

]]></Node>
<StgValue><ssdm name="x_load_86"/></StgValue>
</operation>

<operation id="4372" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:260 %store_ln67 = store i15 %x_load_86, i15 86

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="4373" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:261 %x_addr_87 = getelementptr i15 %x, i64 0, i64 87

]]></Node>
<StgValue><ssdm name="x_addr_87"/></StgValue>
</operation>

<operation id="4374" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:262 %x_load_87 = load i7 %x_addr_87

]]></Node>
<StgValue><ssdm name="x_load_87"/></StgValue>
</operation>

<operation id="4375" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4178 %tmp_673 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_168, i32 25

]]></Node>
<StgValue><ssdm name="tmp_673"/></StgValue>
</operation>

<operation id="4376" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4185 %xor_ln81_504 = xor i1 %tmp_675, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_504"/></StgValue>
</operation>

<operation id="4377" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4186 %and_ln81_589 = and i1 %tmp_673, i1 %xor_ln81_504

]]></Node>
<StgValue><ssdm name="and_ln81_589"/></StgValue>
</operation>

<operation id="4378" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4190" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4187 %tmp_676 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_168, i32 26

]]></Node>
<StgValue><ssdm name="tmp_676"/></StgValue>
</operation>

<operation id="4379" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4193 %select_ln81_336 = select i1 %and_ln81_589, i1 %icmp_ln81_338, i1 %icmp_ln81_339

]]></Node>
<StgValue><ssdm name="select_ln81_336"/></StgValue>
</operation>

<operation id="4380" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4194 %xor_ln81_505 = xor i1 %tmp_676, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_505"/></StgValue>
</operation>

<operation id="4381" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4195 %and_ln81_590 = and i1 %icmp_ln81_337, i1 %xor_ln81_505

]]></Node>
<StgValue><ssdm name="and_ln81_590"/></StgValue>
</operation>

<operation id="4382" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4196 %select_ln81_337 = select i1 %and_ln81_589, i1 %and_ln81_590, i1 %icmp_ln81_338

]]></Node>
<StgValue><ssdm name="select_ln81_337"/></StgValue>
</operation>

<operation id="4383" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4197 %and_ln81_591 = and i1 %and_ln81_589, i1 %icmp_ln81_338

]]></Node>
<StgValue><ssdm name="and_ln81_591"/></StgValue>
</operation>

<operation id="4384" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4198 %xor_ln81_506 = xor i1 %and_ln81_591, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_506"/></StgValue>
</operation>

<operation id="4385" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4199 %empty_96 = and i1 %tmp_671, i1 %xor_ln81_506

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="4386" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4200 %xor_ln81_507 = xor i1 %select_ln81_336, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_507"/></StgValue>
</operation>

<operation id="4387" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4201 %or_ln81_253 = or i1 %tmp_675, i1 %xor_ln81_507

]]></Node>
<StgValue><ssdm name="or_ln81_253"/></StgValue>
</operation>

<operation id="4388" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4202 %xor_ln81_508 = xor i1 %tmp_671, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_508"/></StgValue>
</operation>

<operation id="4389" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4203 %and_ln81_592 = and i1 %or_ln81_253, i1 %xor_ln81_508

]]></Node>
<StgValue><ssdm name="and_ln81_592"/></StgValue>
</operation>

<operation id="4390" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4204 %and_ln81_593 = and i1 %tmp_675, i1 %select_ln81_337

]]></Node>
<StgValue><ssdm name="and_ln81_593"/></StgValue>
</operation>

<operation id="4391" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4205 %xor_ln81_509 = xor i1 %and_ln81_593, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_509"/></StgValue>
</operation>

<operation id="4392" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4206 %and_ln81_594 = and i1 %empty_96, i1 %xor_ln81_509

]]></Node>
<StgValue><ssdm name="and_ln81_594"/></StgValue>
</operation>

<operation id="4393" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4207 %or_ln81_254 = or i1 %and_ln81_592, i1 %and_ln81_594

]]></Node>
<StgValue><ssdm name="or_ln81_254"/></StgValue>
</operation>

<operation id="4394" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4212" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:4209 %sext_ln81_255 = sext i16 %P_L1_W_0_load_85

]]></Node>
<StgValue><ssdm name="sext_ln81_255"/></StgValue>
</operation>

<operation id="4395" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4213" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:4210 %zext_ln81_213 = zext i15 %x_load_85

]]></Node>
<StgValue><ssdm name="zext_ln81_213"/></StgValue>
</operation>

<operation id="4396" st_id="88" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4214" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4211 %mul_ln81_85 = mul i31 %sext_ln81_255, i31 %zext_ln81_213

]]></Node>
<StgValue><ssdm name="mul_ln81_85"/></StgValue>
</operation>

<operation id="4397" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4215" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4212 %select_ln81_338 = select i1 %and_ln81_592, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_338"/></StgValue>
</operation>

<operation id="4398" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4216" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4213 %select_ln81_339 = select i1 %or_ln81_254, i16 %select_ln81_338, i16 %z_o_173

]]></Node>
<StgValue><ssdm name="select_ln81_339"/></StgValue>
</operation>

<operation id="4399" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4217" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:4214 %shl_ln81_84 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_339, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_84"/></StgValue>
</operation>

<operation id="4400" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4218" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:4215 %sext_ln81_256 = sext i26 %shl_ln81_84

]]></Node>
<StgValue><ssdm name="sext_ln81_256"/></StgValue>
</operation>

<operation id="4401" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4219" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:4216 %sext_ln81_257 = sext i31 %mul_ln81_85

]]></Node>
<StgValue><ssdm name="sext_ln81_257"/></StgValue>
</operation>

<operation id="4402" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4217 %add_ln81_170 = add i32 %sext_ln81_256, i32 %sext_ln81_257

]]></Node>
<StgValue><ssdm name="add_ln81_170"/></StgValue>
</operation>

<operation id="4403" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4221" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4218 %tmp_679 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_170, i32 31

]]></Node>
<StgValue><ssdm name="tmp_679"/></StgValue>
</operation>

<operation id="4404" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4222" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4219 %z_o_174 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_170, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_174"/></StgValue>
</operation>

<operation id="4405" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4223" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4220 %tmp_680 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_85, i32 9

]]></Node>
<StgValue><ssdm name="tmp_680"/></StgValue>
</operation>

<operation id="4406" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4224" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:4221 %trunc_ln81_85 = trunc i31 %mul_ln81_85

]]></Node>
<StgValue><ssdm name="trunc_ln81_85"/></StgValue>
</operation>

<operation id="4407" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4225" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:4222 %icmp_ln81_340 = icmp_ne  i9 %trunc_ln81_85, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_340"/></StgValue>
</operation>

<operation id="4408" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4224 %tmp_682 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_170, i32 10

]]></Node>
<StgValue><ssdm name="tmp_682"/></StgValue>
</operation>

<operation id="4409" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4225 %or_ln81_255 = or i1 %tmp_682, i1 %icmp_ln81_340

]]></Node>
<StgValue><ssdm name="or_ln81_255"/></StgValue>
</operation>

<operation id="4410" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4226 %and_ln81_595 = and i1 %or_ln81_255, i1 %tmp_680

]]></Node>
<StgValue><ssdm name="and_ln81_595"/></StgValue>
</operation>

<operation id="4411" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4230" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4227 %zext_ln81_85 = zext i1 %and_ln81_595

]]></Node>
<StgValue><ssdm name="zext_ln81_85"/></StgValue>
</operation>

<operation id="4412" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4228 %z_o_175 = add i16 %z_o_174, i16 %zext_ln81_85

]]></Node>
<StgValue><ssdm name="z_o_175"/></StgValue>
</operation>

<operation id="4413" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4232" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4229 %tmp_683 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_175, i32 15

]]></Node>
<StgValue><ssdm name="tmp_683"/></StgValue>
</operation>

<operation id="4414" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4236" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4233 %tmp_685 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_170, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_685"/></StgValue>
</operation>

<operation id="4415" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4237" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:4234 %icmp_ln81_341 = icmp_eq  i5 %tmp_685, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_341"/></StgValue>
</operation>

<operation id="4416" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4238" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4235 %tmp_686 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_170, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_686"/></StgValue>
</operation>

<operation id="4417" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4239" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4236 %icmp_ln81_342 = icmp_eq  i6 %tmp_686, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_342"/></StgValue>
</operation>

<operation id="4418" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4240" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4237 %icmp_ln81_343 = icmp_eq  i6 %tmp_686, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_343"/></StgValue>
</operation>

<operation id="4419" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4256" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4253 %P_L1_W_0_load_86 = load i16 86

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_86"/></StgValue>
</operation>

<operation id="4420" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4301" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4298 %P_L1_W_0_load_87 = load i16 87

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_87"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="4421" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:262 %x_load_87 = load i7 %x_addr_87

]]></Node>
<StgValue><ssdm name="x_load_87"/></StgValue>
</operation>

<operation id="4422" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:263 %store_ln67 = store i15 %x_load_87, i15 87

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="4423" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:264 %x_addr_88 = getelementptr i15 %x, i64 0, i64 88

]]></Node>
<StgValue><ssdm name="x_addr_88"/></StgValue>
</operation>

<operation id="4424" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:265 %x_load_88 = load i7 %x_addr_88

]]></Node>
<StgValue><ssdm name="x_load_88"/></StgValue>
</operation>

<operation id="4425" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4226" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4223 %tmp_681 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_170, i32 25

]]></Node>
<StgValue><ssdm name="tmp_681"/></StgValue>
</operation>

<operation id="4426" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4230 %xor_ln81_510 = xor i1 %tmp_683, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_510"/></StgValue>
</operation>

<operation id="4427" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4231 %and_ln81_596 = and i1 %tmp_681, i1 %xor_ln81_510

]]></Node>
<StgValue><ssdm name="and_ln81_596"/></StgValue>
</operation>

<operation id="4428" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4235" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4232 %tmp_684 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_170, i32 26

]]></Node>
<StgValue><ssdm name="tmp_684"/></StgValue>
</operation>

<operation id="4429" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4241" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4238 %select_ln81_340 = select i1 %and_ln81_596, i1 %icmp_ln81_342, i1 %icmp_ln81_343

]]></Node>
<StgValue><ssdm name="select_ln81_340"/></StgValue>
</operation>

<operation id="4430" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4239 %xor_ln81_511 = xor i1 %tmp_684, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_511"/></StgValue>
</operation>

<operation id="4431" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4240 %and_ln81_597 = and i1 %icmp_ln81_341, i1 %xor_ln81_511

]]></Node>
<StgValue><ssdm name="and_ln81_597"/></StgValue>
</operation>

<operation id="4432" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4244" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4241 %select_ln81_341 = select i1 %and_ln81_596, i1 %and_ln81_597, i1 %icmp_ln81_342

]]></Node>
<StgValue><ssdm name="select_ln81_341"/></StgValue>
</operation>

<operation id="4433" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4242 %and_ln81_598 = and i1 %and_ln81_596, i1 %icmp_ln81_342

]]></Node>
<StgValue><ssdm name="and_ln81_598"/></StgValue>
</operation>

<operation id="4434" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4243 %xor_ln81_512 = xor i1 %and_ln81_598, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_512"/></StgValue>
</operation>

<operation id="4435" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4244 %empty_97 = and i1 %tmp_679, i1 %xor_ln81_512

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="4436" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4245 %xor_ln81_513 = xor i1 %select_ln81_340, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_513"/></StgValue>
</operation>

<operation id="4437" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4246 %or_ln81_256 = or i1 %tmp_683, i1 %xor_ln81_513

]]></Node>
<StgValue><ssdm name="or_ln81_256"/></StgValue>
</operation>

<operation id="4438" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4247 %xor_ln81_514 = xor i1 %tmp_679, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_514"/></StgValue>
</operation>

<operation id="4439" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4248 %and_ln81_599 = and i1 %or_ln81_256, i1 %xor_ln81_514

]]></Node>
<StgValue><ssdm name="and_ln81_599"/></StgValue>
</operation>

<operation id="4440" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4249 %and_ln81_600 = and i1 %tmp_683, i1 %select_ln81_341

]]></Node>
<StgValue><ssdm name="and_ln81_600"/></StgValue>
</operation>

<operation id="4441" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4250 %xor_ln81_515 = xor i1 %and_ln81_600, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_515"/></StgValue>
</operation>

<operation id="4442" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4251 %and_ln81_601 = and i1 %empty_97, i1 %xor_ln81_515

]]></Node>
<StgValue><ssdm name="and_ln81_601"/></StgValue>
</operation>

<operation id="4443" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4252 %or_ln81_257 = or i1 %and_ln81_599, i1 %and_ln81_601

]]></Node>
<StgValue><ssdm name="or_ln81_257"/></StgValue>
</operation>

<operation id="4444" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4257" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:4254 %sext_ln81_258 = sext i16 %P_L1_W_0_load_86

]]></Node>
<StgValue><ssdm name="sext_ln81_258"/></StgValue>
</operation>

<operation id="4445" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4258" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:4255 %zext_ln81_214 = zext i15 %x_load_86

]]></Node>
<StgValue><ssdm name="zext_ln81_214"/></StgValue>
</operation>

<operation id="4446" st_id="89" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4259" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4256 %mul_ln81_86 = mul i31 %sext_ln81_258, i31 %zext_ln81_214

]]></Node>
<StgValue><ssdm name="mul_ln81_86"/></StgValue>
</operation>

<operation id="4447" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4260" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4257 %select_ln81_342 = select i1 %and_ln81_599, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_342"/></StgValue>
</operation>

<operation id="4448" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4261" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4258 %select_ln81_343 = select i1 %or_ln81_257, i16 %select_ln81_342, i16 %z_o_175

]]></Node>
<StgValue><ssdm name="select_ln81_343"/></StgValue>
</operation>

<operation id="4449" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4262" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:4259 %shl_ln81_85 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_343, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_85"/></StgValue>
</operation>

<operation id="4450" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4263" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:4260 %sext_ln81_259 = sext i26 %shl_ln81_85

]]></Node>
<StgValue><ssdm name="sext_ln81_259"/></StgValue>
</operation>

<operation id="4451" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:4261 %sext_ln81_260 = sext i31 %mul_ln81_86

]]></Node>
<StgValue><ssdm name="sext_ln81_260"/></StgValue>
</operation>

<operation id="4452" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4262 %add_ln81_172 = add i32 %sext_ln81_259, i32 %sext_ln81_260

]]></Node>
<StgValue><ssdm name="add_ln81_172"/></StgValue>
</operation>

<operation id="4453" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4263 %tmp_687 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_172, i32 31

]]></Node>
<StgValue><ssdm name="tmp_687"/></StgValue>
</operation>

<operation id="4454" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4267" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4264 %z_o_176 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_172, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_176"/></StgValue>
</operation>

<operation id="4455" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4268" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4265 %tmp_688 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_86, i32 9

]]></Node>
<StgValue><ssdm name="tmp_688"/></StgValue>
</operation>

<operation id="4456" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:4266 %trunc_ln81_86 = trunc i31 %mul_ln81_86

]]></Node>
<StgValue><ssdm name="trunc_ln81_86"/></StgValue>
</operation>

<operation id="4457" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4270" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:4267 %icmp_ln81_344 = icmp_ne  i9 %trunc_ln81_86, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_344"/></StgValue>
</operation>

<operation id="4458" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4269 %tmp_690 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_172, i32 10

]]></Node>
<StgValue><ssdm name="tmp_690"/></StgValue>
</operation>

<operation id="4459" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4270 %or_ln81_258 = or i1 %tmp_690, i1 %icmp_ln81_344

]]></Node>
<StgValue><ssdm name="or_ln81_258"/></StgValue>
</operation>

<operation id="4460" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4271 %and_ln81_602 = and i1 %or_ln81_258, i1 %tmp_688

]]></Node>
<StgValue><ssdm name="and_ln81_602"/></StgValue>
</operation>

<operation id="4461" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4275" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4272 %zext_ln81_86 = zext i1 %and_ln81_602

]]></Node>
<StgValue><ssdm name="zext_ln81_86"/></StgValue>
</operation>

<operation id="4462" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4273 %z_o_177 = add i16 %z_o_176, i16 %zext_ln81_86

]]></Node>
<StgValue><ssdm name="z_o_177"/></StgValue>
</operation>

<operation id="4463" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4277" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4274 %tmp_691 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_177, i32 15

]]></Node>
<StgValue><ssdm name="tmp_691"/></StgValue>
</operation>

<operation id="4464" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4281" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4278 %tmp_693 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_172, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_693"/></StgValue>
</operation>

<operation id="4465" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4282" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:4279 %icmp_ln81_345 = icmp_eq  i5 %tmp_693, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_345"/></StgValue>
</operation>

<operation id="4466" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4283" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4280 %tmp_694 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_172, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_694"/></StgValue>
</operation>

<operation id="4467" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4284" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4281 %icmp_ln81_346 = icmp_eq  i6 %tmp_694, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_346"/></StgValue>
</operation>

<operation id="4468" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4285" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4282 %icmp_ln81_347 = icmp_eq  i6 %tmp_694, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_347"/></StgValue>
</operation>

<operation id="4469" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4301" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4298 %P_L1_W_0_load_87 = load i16 87

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_87"/></StgValue>
</operation>

<operation id="4470" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4346" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4343 %P_L1_W_0_load_88 = load i16 88

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_88"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="4471" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:265 %x_load_88 = load i7 %x_addr_88

]]></Node>
<StgValue><ssdm name="x_load_88"/></StgValue>
</operation>

<operation id="4472" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:266 %store_ln67 = store i15 %x_load_88, i15 88

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="4473" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:267 %x_addr_89 = getelementptr i15 %x, i64 0, i64 89

]]></Node>
<StgValue><ssdm name="x_addr_89"/></StgValue>
</operation>

<operation id="4474" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:268 %x_load_89 = load i7 %x_addr_89

]]></Node>
<StgValue><ssdm name="x_load_89"/></StgValue>
</operation>

<operation id="4475" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4268 %tmp_689 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_172, i32 25

]]></Node>
<StgValue><ssdm name="tmp_689"/></StgValue>
</operation>

<operation id="4476" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4275 %xor_ln81_516 = xor i1 %tmp_691, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_516"/></StgValue>
</operation>

<operation id="4477" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4276 %and_ln81_603 = and i1 %tmp_689, i1 %xor_ln81_516

]]></Node>
<StgValue><ssdm name="and_ln81_603"/></StgValue>
</operation>

<operation id="4478" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4280" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4277 %tmp_692 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_172, i32 26

]]></Node>
<StgValue><ssdm name="tmp_692"/></StgValue>
</operation>

<operation id="4479" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4286" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4283 %select_ln81_344 = select i1 %and_ln81_603, i1 %icmp_ln81_346, i1 %icmp_ln81_347

]]></Node>
<StgValue><ssdm name="select_ln81_344"/></StgValue>
</operation>

<operation id="4480" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4284 %xor_ln81_517 = xor i1 %tmp_692, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_517"/></StgValue>
</operation>

<operation id="4481" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4285 %and_ln81_604 = and i1 %icmp_ln81_345, i1 %xor_ln81_517

]]></Node>
<StgValue><ssdm name="and_ln81_604"/></StgValue>
</operation>

<operation id="4482" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4289" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4286 %select_ln81_345 = select i1 %and_ln81_603, i1 %and_ln81_604, i1 %icmp_ln81_346

]]></Node>
<StgValue><ssdm name="select_ln81_345"/></StgValue>
</operation>

<operation id="4483" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4287 %and_ln81_605 = and i1 %and_ln81_603, i1 %icmp_ln81_346

]]></Node>
<StgValue><ssdm name="and_ln81_605"/></StgValue>
</operation>

<operation id="4484" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4288 %xor_ln81_518 = xor i1 %and_ln81_605, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_518"/></StgValue>
</operation>

<operation id="4485" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4289 %empty_98 = and i1 %tmp_687, i1 %xor_ln81_518

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="4486" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4290 %xor_ln81_519 = xor i1 %select_ln81_344, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_519"/></StgValue>
</operation>

<operation id="4487" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4291 %or_ln81_259 = or i1 %tmp_691, i1 %xor_ln81_519

]]></Node>
<StgValue><ssdm name="or_ln81_259"/></StgValue>
</operation>

<operation id="4488" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4292 %xor_ln81_520 = xor i1 %tmp_687, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_520"/></StgValue>
</operation>

<operation id="4489" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4293 %and_ln81_606 = and i1 %or_ln81_259, i1 %xor_ln81_520

]]></Node>
<StgValue><ssdm name="and_ln81_606"/></StgValue>
</operation>

<operation id="4490" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4294 %and_ln81_607 = and i1 %tmp_691, i1 %select_ln81_345

]]></Node>
<StgValue><ssdm name="and_ln81_607"/></StgValue>
</operation>

<operation id="4491" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4295 %xor_ln81_521 = xor i1 %and_ln81_607, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_521"/></StgValue>
</operation>

<operation id="4492" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4296 %and_ln81_608 = and i1 %empty_98, i1 %xor_ln81_521

]]></Node>
<StgValue><ssdm name="and_ln81_608"/></StgValue>
</operation>

<operation id="4493" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4297 %or_ln81_260 = or i1 %and_ln81_606, i1 %and_ln81_608

]]></Node>
<StgValue><ssdm name="or_ln81_260"/></StgValue>
</operation>

<operation id="4494" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4302" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:4299 %sext_ln81_261 = sext i16 %P_L1_W_0_load_87

]]></Node>
<StgValue><ssdm name="sext_ln81_261"/></StgValue>
</operation>

<operation id="4495" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4303" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:4300 %zext_ln81_215 = zext i15 %x_load_87

]]></Node>
<StgValue><ssdm name="zext_ln81_215"/></StgValue>
</operation>

<operation id="4496" st_id="90" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4304" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4301 %mul_ln81_87 = mul i31 %sext_ln81_261, i31 %zext_ln81_215

]]></Node>
<StgValue><ssdm name="mul_ln81_87"/></StgValue>
</operation>

<operation id="4497" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4305" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4302 %select_ln81_346 = select i1 %and_ln81_606, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_346"/></StgValue>
</operation>

<operation id="4498" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4306" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4303 %select_ln81_347 = select i1 %or_ln81_260, i16 %select_ln81_346, i16 %z_o_177

]]></Node>
<StgValue><ssdm name="select_ln81_347"/></StgValue>
</operation>

<operation id="4499" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4307" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:4304 %shl_ln81_86 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_347, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_86"/></StgValue>
</operation>

<operation id="4500" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4308" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:4305 %sext_ln81_262 = sext i26 %shl_ln81_86

]]></Node>
<StgValue><ssdm name="sext_ln81_262"/></StgValue>
</operation>

<operation id="4501" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4309" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:4306 %sext_ln81_263 = sext i31 %mul_ln81_87

]]></Node>
<StgValue><ssdm name="sext_ln81_263"/></StgValue>
</operation>

<operation id="4502" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4307 %add_ln81_174 = add i32 %sext_ln81_262, i32 %sext_ln81_263

]]></Node>
<StgValue><ssdm name="add_ln81_174"/></StgValue>
</operation>

<operation id="4503" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4311" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4308 %tmp_695 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_174, i32 31

]]></Node>
<StgValue><ssdm name="tmp_695"/></StgValue>
</operation>

<operation id="4504" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4312" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4309 %z_o_178 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_174, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_178"/></StgValue>
</operation>

<operation id="4505" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4313" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4310 %tmp_696 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_87, i32 9

]]></Node>
<StgValue><ssdm name="tmp_696"/></StgValue>
</operation>

<operation id="4506" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4314" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:4311 %trunc_ln81_87 = trunc i31 %mul_ln81_87

]]></Node>
<StgValue><ssdm name="trunc_ln81_87"/></StgValue>
</operation>

<operation id="4507" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4315" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:4312 %icmp_ln81_348 = icmp_ne  i9 %trunc_ln81_87, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_348"/></StgValue>
</operation>

<operation id="4508" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4317" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4314 %tmp_698 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_174, i32 10

]]></Node>
<StgValue><ssdm name="tmp_698"/></StgValue>
</operation>

<operation id="4509" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4315 %or_ln81_261 = or i1 %tmp_698, i1 %icmp_ln81_348

]]></Node>
<StgValue><ssdm name="or_ln81_261"/></StgValue>
</operation>

<operation id="4510" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4316 %and_ln81_609 = and i1 %or_ln81_261, i1 %tmp_696

]]></Node>
<StgValue><ssdm name="and_ln81_609"/></StgValue>
</operation>

<operation id="4511" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4320" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4317 %zext_ln81_87 = zext i1 %and_ln81_609

]]></Node>
<StgValue><ssdm name="zext_ln81_87"/></StgValue>
</operation>

<operation id="4512" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4321" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4318 %z_o_179 = add i16 %z_o_178, i16 %zext_ln81_87

]]></Node>
<StgValue><ssdm name="z_o_179"/></StgValue>
</operation>

<operation id="4513" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4322" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4319 %tmp_699 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_179, i32 15

]]></Node>
<StgValue><ssdm name="tmp_699"/></StgValue>
</operation>

<operation id="4514" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4326" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4323 %tmp_701 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_174, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_701"/></StgValue>
</operation>

<operation id="4515" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4327" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:4324 %icmp_ln81_349 = icmp_eq  i5 %tmp_701, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_349"/></StgValue>
</operation>

<operation id="4516" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4328" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4325 %tmp_702 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_174, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_702"/></StgValue>
</operation>

<operation id="4517" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4329" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4326 %icmp_ln81_350 = icmp_eq  i6 %tmp_702, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_350"/></StgValue>
</operation>

<operation id="4518" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4330" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4327 %icmp_ln81_351 = icmp_eq  i6 %tmp_702, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_351"/></StgValue>
</operation>

<operation id="4519" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4346" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4343 %P_L1_W_0_load_88 = load i16 88

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_88"/></StgValue>
</operation>

<operation id="4520" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4391" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4388 %P_L1_W_0_load_89 = load i16 89

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_89"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="4521" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:268 %x_load_89 = load i7 %x_addr_89

]]></Node>
<StgValue><ssdm name="x_load_89"/></StgValue>
</operation>

<operation id="4522" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:269 %store_ln67 = store i15 %x_load_89, i15 89

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="4523" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:270 %x_addr_90 = getelementptr i15 %x, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="x_addr_90"/></StgValue>
</operation>

<operation id="4524" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:271 %x_load_90 = load i7 %x_addr_90

]]></Node>
<StgValue><ssdm name="x_load_90"/></StgValue>
</operation>

<operation id="4525" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4316" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4313 %tmp_697 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_174, i32 25

]]></Node>
<StgValue><ssdm name="tmp_697"/></StgValue>
</operation>

<operation id="4526" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4320 %xor_ln81_522 = xor i1 %tmp_699, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_522"/></StgValue>
</operation>

<operation id="4527" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4321 %and_ln81_610 = and i1 %tmp_697, i1 %xor_ln81_522

]]></Node>
<StgValue><ssdm name="and_ln81_610"/></StgValue>
</operation>

<operation id="4528" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4325" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4322 %tmp_700 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_174, i32 26

]]></Node>
<StgValue><ssdm name="tmp_700"/></StgValue>
</operation>

<operation id="4529" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4331" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4328 %select_ln81_348 = select i1 %and_ln81_610, i1 %icmp_ln81_350, i1 %icmp_ln81_351

]]></Node>
<StgValue><ssdm name="select_ln81_348"/></StgValue>
</operation>

<operation id="4530" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4329 %xor_ln81_523 = xor i1 %tmp_700, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_523"/></StgValue>
</operation>

<operation id="4531" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4330 %and_ln81_611 = and i1 %icmp_ln81_349, i1 %xor_ln81_523

]]></Node>
<StgValue><ssdm name="and_ln81_611"/></StgValue>
</operation>

<operation id="4532" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4334" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4331 %select_ln81_349 = select i1 %and_ln81_610, i1 %and_ln81_611, i1 %icmp_ln81_350

]]></Node>
<StgValue><ssdm name="select_ln81_349"/></StgValue>
</operation>

<operation id="4533" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4332 %and_ln81_612 = and i1 %and_ln81_610, i1 %icmp_ln81_350

]]></Node>
<StgValue><ssdm name="and_ln81_612"/></StgValue>
</operation>

<operation id="4534" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4333 %xor_ln81_524 = xor i1 %and_ln81_612, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_524"/></StgValue>
</operation>

<operation id="4535" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4334 %empty_99 = and i1 %tmp_695, i1 %xor_ln81_524

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="4536" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4335 %xor_ln81_525 = xor i1 %select_ln81_348, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_525"/></StgValue>
</operation>

<operation id="4537" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4336 %or_ln81_262 = or i1 %tmp_699, i1 %xor_ln81_525

]]></Node>
<StgValue><ssdm name="or_ln81_262"/></StgValue>
</operation>

<operation id="4538" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4337 %xor_ln81_526 = xor i1 %tmp_695, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_526"/></StgValue>
</operation>

<operation id="4539" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4338 %and_ln81_613 = and i1 %or_ln81_262, i1 %xor_ln81_526

]]></Node>
<StgValue><ssdm name="and_ln81_613"/></StgValue>
</operation>

<operation id="4540" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4339 %and_ln81_614 = and i1 %tmp_699, i1 %select_ln81_349

]]></Node>
<StgValue><ssdm name="and_ln81_614"/></StgValue>
</operation>

<operation id="4541" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4340 %xor_ln81_527 = xor i1 %and_ln81_614, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_527"/></StgValue>
</operation>

<operation id="4542" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4341 %and_ln81_615 = and i1 %empty_99, i1 %xor_ln81_527

]]></Node>
<StgValue><ssdm name="and_ln81_615"/></StgValue>
</operation>

<operation id="4543" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4342 %or_ln81_263 = or i1 %and_ln81_613, i1 %and_ln81_615

]]></Node>
<StgValue><ssdm name="or_ln81_263"/></StgValue>
</operation>

<operation id="4544" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4347" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:4344 %sext_ln81_264 = sext i16 %P_L1_W_0_load_88

]]></Node>
<StgValue><ssdm name="sext_ln81_264"/></StgValue>
</operation>

<operation id="4545" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4348" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:4345 %zext_ln81_216 = zext i15 %x_load_88

]]></Node>
<StgValue><ssdm name="zext_ln81_216"/></StgValue>
</operation>

<operation id="4546" st_id="91" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4349" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4346 %mul_ln81_88 = mul i31 %sext_ln81_264, i31 %zext_ln81_216

]]></Node>
<StgValue><ssdm name="mul_ln81_88"/></StgValue>
</operation>

<operation id="4547" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4350" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4347 %select_ln81_350 = select i1 %and_ln81_613, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_350"/></StgValue>
</operation>

<operation id="4548" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4351" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4348 %select_ln81_351 = select i1 %or_ln81_263, i16 %select_ln81_350, i16 %z_o_179

]]></Node>
<StgValue><ssdm name="select_ln81_351"/></StgValue>
</operation>

<operation id="4549" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4352" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:4349 %shl_ln81_87 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_351, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_87"/></StgValue>
</operation>

<operation id="4550" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4353" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:4350 %sext_ln81_265 = sext i26 %shl_ln81_87

]]></Node>
<StgValue><ssdm name="sext_ln81_265"/></StgValue>
</operation>

<operation id="4551" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4354" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:4351 %sext_ln81_266 = sext i31 %mul_ln81_88

]]></Node>
<StgValue><ssdm name="sext_ln81_266"/></StgValue>
</operation>

<operation id="4552" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4352 %add_ln81_176 = add i32 %sext_ln81_265, i32 %sext_ln81_266

]]></Node>
<StgValue><ssdm name="add_ln81_176"/></StgValue>
</operation>

<operation id="4553" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4356" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4353 %tmp_703 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_176, i32 31

]]></Node>
<StgValue><ssdm name="tmp_703"/></StgValue>
</operation>

<operation id="4554" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4357" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4354 %z_o_180 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_176, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_180"/></StgValue>
</operation>

<operation id="4555" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4358" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4355 %tmp_704 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_88, i32 9

]]></Node>
<StgValue><ssdm name="tmp_704"/></StgValue>
</operation>

<operation id="4556" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:4356 %trunc_ln81_88 = trunc i31 %mul_ln81_88

]]></Node>
<StgValue><ssdm name="trunc_ln81_88"/></StgValue>
</operation>

<operation id="4557" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4360" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:4357 %icmp_ln81_352 = icmp_ne  i9 %trunc_ln81_88, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_352"/></StgValue>
</operation>

<operation id="4558" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4359 %tmp_706 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_176, i32 10

]]></Node>
<StgValue><ssdm name="tmp_706"/></StgValue>
</operation>

<operation id="4559" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4360 %or_ln81_264 = or i1 %tmp_706, i1 %icmp_ln81_352

]]></Node>
<StgValue><ssdm name="or_ln81_264"/></StgValue>
</operation>

<operation id="4560" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4361 %and_ln81_616 = and i1 %or_ln81_264, i1 %tmp_704

]]></Node>
<StgValue><ssdm name="and_ln81_616"/></StgValue>
</operation>

<operation id="4561" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4365" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4362 %zext_ln81_88 = zext i1 %and_ln81_616

]]></Node>
<StgValue><ssdm name="zext_ln81_88"/></StgValue>
</operation>

<operation id="4562" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4366" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4363 %z_o_181 = add i16 %z_o_180, i16 %zext_ln81_88

]]></Node>
<StgValue><ssdm name="z_o_181"/></StgValue>
</operation>

<operation id="4563" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4367" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4364 %tmp_707 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_181, i32 15

]]></Node>
<StgValue><ssdm name="tmp_707"/></StgValue>
</operation>

<operation id="4564" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4371" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4368 %tmp_709 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_176, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_709"/></StgValue>
</operation>

<operation id="4565" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4372" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:4369 %icmp_ln81_353 = icmp_eq  i5 %tmp_709, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_353"/></StgValue>
</operation>

<operation id="4566" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4373" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4370 %tmp_710 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_176, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_710"/></StgValue>
</operation>

<operation id="4567" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4374" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4371 %icmp_ln81_354 = icmp_eq  i6 %tmp_710, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_354"/></StgValue>
</operation>

<operation id="4568" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4375" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4372 %icmp_ln81_355 = icmp_eq  i6 %tmp_710, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_355"/></StgValue>
</operation>

<operation id="4569" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4391" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4388 %P_L1_W_0_load_89 = load i16 89

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_89"/></StgValue>
</operation>

<operation id="4570" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4436" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4433 %P_L1_W_0_load_90 = load i16 90

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_90"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="4571" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:271 %x_load_90 = load i7 %x_addr_90

]]></Node>
<StgValue><ssdm name="x_load_90"/></StgValue>
</operation>

<operation id="4572" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:272 %store_ln67 = store i15 %x_load_90, i15 90

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="4573" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:273 %x_addr_91 = getelementptr i15 %x, i64 0, i64 91

]]></Node>
<StgValue><ssdm name="x_addr_91"/></StgValue>
</operation>

<operation id="4574" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:274 %x_load_91 = load i7 %x_addr_91

]]></Node>
<StgValue><ssdm name="x_load_91"/></StgValue>
</operation>

<operation id="4575" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4361" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4358 %tmp_705 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_176, i32 25

]]></Node>
<StgValue><ssdm name="tmp_705"/></StgValue>
</operation>

<operation id="4576" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4365 %xor_ln81_528 = xor i1 %tmp_707, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_528"/></StgValue>
</operation>

<operation id="4577" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4366 %and_ln81_617 = and i1 %tmp_705, i1 %xor_ln81_528

]]></Node>
<StgValue><ssdm name="and_ln81_617"/></StgValue>
</operation>

<operation id="4578" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4367 %tmp_708 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_176, i32 26

]]></Node>
<StgValue><ssdm name="tmp_708"/></StgValue>
</operation>

<operation id="4579" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4376" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4373 %select_ln81_352 = select i1 %and_ln81_617, i1 %icmp_ln81_354, i1 %icmp_ln81_355

]]></Node>
<StgValue><ssdm name="select_ln81_352"/></StgValue>
</operation>

<operation id="4580" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4374 %xor_ln81_529 = xor i1 %tmp_708, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_529"/></StgValue>
</operation>

<operation id="4581" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4375 %and_ln81_618 = and i1 %icmp_ln81_353, i1 %xor_ln81_529

]]></Node>
<StgValue><ssdm name="and_ln81_618"/></StgValue>
</operation>

<operation id="4582" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4379" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4376 %select_ln81_353 = select i1 %and_ln81_617, i1 %and_ln81_618, i1 %icmp_ln81_354

]]></Node>
<StgValue><ssdm name="select_ln81_353"/></StgValue>
</operation>

<operation id="4583" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4377 %and_ln81_619 = and i1 %and_ln81_617, i1 %icmp_ln81_354

]]></Node>
<StgValue><ssdm name="and_ln81_619"/></StgValue>
</operation>

<operation id="4584" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4378 %xor_ln81_530 = xor i1 %and_ln81_619, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_530"/></StgValue>
</operation>

<operation id="4585" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4379 %empty_100 = and i1 %tmp_703, i1 %xor_ln81_530

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="4586" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4380 %xor_ln81_531 = xor i1 %select_ln81_352, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_531"/></StgValue>
</operation>

<operation id="4587" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4381 %or_ln81_265 = or i1 %tmp_707, i1 %xor_ln81_531

]]></Node>
<StgValue><ssdm name="or_ln81_265"/></StgValue>
</operation>

<operation id="4588" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4382 %xor_ln81_532 = xor i1 %tmp_703, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_532"/></StgValue>
</operation>

<operation id="4589" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4383 %and_ln81_620 = and i1 %or_ln81_265, i1 %xor_ln81_532

]]></Node>
<StgValue><ssdm name="and_ln81_620"/></StgValue>
</operation>

<operation id="4590" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4384 %and_ln81_621 = and i1 %tmp_707, i1 %select_ln81_353

]]></Node>
<StgValue><ssdm name="and_ln81_621"/></StgValue>
</operation>

<operation id="4591" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4385 %xor_ln81_533 = xor i1 %and_ln81_621, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_533"/></StgValue>
</operation>

<operation id="4592" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4386 %and_ln81_622 = and i1 %empty_100, i1 %xor_ln81_533

]]></Node>
<StgValue><ssdm name="and_ln81_622"/></StgValue>
</operation>

<operation id="4593" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4387 %or_ln81_266 = or i1 %and_ln81_620, i1 %and_ln81_622

]]></Node>
<StgValue><ssdm name="or_ln81_266"/></StgValue>
</operation>

<operation id="4594" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4392" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:4389 %sext_ln81_267 = sext i16 %P_L1_W_0_load_89

]]></Node>
<StgValue><ssdm name="sext_ln81_267"/></StgValue>
</operation>

<operation id="4595" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4393" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:4390 %zext_ln81_217 = zext i15 %x_load_89

]]></Node>
<StgValue><ssdm name="zext_ln81_217"/></StgValue>
</operation>

<operation id="4596" st_id="92" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4394" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4391 %mul_ln81_89 = mul i31 %sext_ln81_267, i31 %zext_ln81_217

]]></Node>
<StgValue><ssdm name="mul_ln81_89"/></StgValue>
</operation>

<operation id="4597" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4395" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4392 %select_ln81_354 = select i1 %and_ln81_620, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_354"/></StgValue>
</operation>

<operation id="4598" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4396" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4393 %select_ln81_355 = select i1 %or_ln81_266, i16 %select_ln81_354, i16 %z_o_181

]]></Node>
<StgValue><ssdm name="select_ln81_355"/></StgValue>
</operation>

<operation id="4599" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4397" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:4394 %shl_ln81_88 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_355, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_88"/></StgValue>
</operation>

<operation id="4600" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4398" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:4395 %sext_ln81_268 = sext i26 %shl_ln81_88

]]></Node>
<StgValue><ssdm name="sext_ln81_268"/></StgValue>
</operation>

<operation id="4601" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4399" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:4396 %sext_ln81_269 = sext i31 %mul_ln81_89

]]></Node>
<StgValue><ssdm name="sext_ln81_269"/></StgValue>
</operation>

<operation id="4602" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4397 %add_ln81_178 = add i32 %sext_ln81_268, i32 %sext_ln81_269

]]></Node>
<StgValue><ssdm name="add_ln81_178"/></StgValue>
</operation>

<operation id="4603" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4401" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4398 %tmp_711 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_178, i32 31

]]></Node>
<StgValue><ssdm name="tmp_711"/></StgValue>
</operation>

<operation id="4604" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4402" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4399 %z_o_182 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_178, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_182"/></StgValue>
</operation>

<operation id="4605" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4403" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4400 %tmp_712 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_89, i32 9

]]></Node>
<StgValue><ssdm name="tmp_712"/></StgValue>
</operation>

<operation id="4606" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4404" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:4401 %trunc_ln81_89 = trunc i31 %mul_ln81_89

]]></Node>
<StgValue><ssdm name="trunc_ln81_89"/></StgValue>
</operation>

<operation id="4607" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4405" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:4402 %icmp_ln81_356 = icmp_ne  i9 %trunc_ln81_89, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_356"/></StgValue>
</operation>

<operation id="4608" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4407" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4404 %tmp_714 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_178, i32 10

]]></Node>
<StgValue><ssdm name="tmp_714"/></StgValue>
</operation>

<operation id="4609" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4405 %or_ln81_267 = or i1 %tmp_714, i1 %icmp_ln81_356

]]></Node>
<StgValue><ssdm name="or_ln81_267"/></StgValue>
</operation>

<operation id="4610" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4406 %and_ln81_623 = and i1 %or_ln81_267, i1 %tmp_712

]]></Node>
<StgValue><ssdm name="and_ln81_623"/></StgValue>
</operation>

<operation id="4611" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4410" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4407 %zext_ln81_89 = zext i1 %and_ln81_623

]]></Node>
<StgValue><ssdm name="zext_ln81_89"/></StgValue>
</operation>

<operation id="4612" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4411" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4408 %z_o_183 = add i16 %z_o_182, i16 %zext_ln81_89

]]></Node>
<StgValue><ssdm name="z_o_183"/></StgValue>
</operation>

<operation id="4613" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4412" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4409 %tmp_715 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_183, i32 15

]]></Node>
<StgValue><ssdm name="tmp_715"/></StgValue>
</operation>

<operation id="4614" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4416" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4413 %tmp_717 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_178, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_717"/></StgValue>
</operation>

<operation id="4615" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4417" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:4414 %icmp_ln81_357 = icmp_eq  i5 %tmp_717, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_357"/></StgValue>
</operation>

<operation id="4616" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4418" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4415 %tmp_718 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_178, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_718"/></StgValue>
</operation>

<operation id="4617" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4419" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4416 %icmp_ln81_358 = icmp_eq  i6 %tmp_718, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_358"/></StgValue>
</operation>

<operation id="4618" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4420" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4417 %icmp_ln81_359 = icmp_eq  i6 %tmp_718, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_359"/></StgValue>
</operation>

<operation id="4619" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4436" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4433 %P_L1_W_0_load_90 = load i16 90

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_90"/></StgValue>
</operation>

<operation id="4620" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4481" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4478 %P_L1_W_0_load_91 = load i16 91

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_91"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="4621" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:274 %x_load_91 = load i7 %x_addr_91

]]></Node>
<StgValue><ssdm name="x_load_91"/></StgValue>
</operation>

<operation id="4622" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:275 %store_ln67 = store i15 %x_load_91, i15 91

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="4623" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:276 %x_addr_92 = getelementptr i15 %x, i64 0, i64 92

]]></Node>
<StgValue><ssdm name="x_addr_92"/></StgValue>
</operation>

<operation id="4624" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:277 %x_load_92 = load i7 %x_addr_92

]]></Node>
<StgValue><ssdm name="x_load_92"/></StgValue>
</operation>

<operation id="4625" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4403 %tmp_713 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_178, i32 25

]]></Node>
<StgValue><ssdm name="tmp_713"/></StgValue>
</operation>

<operation id="4626" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4410 %xor_ln81_534 = xor i1 %tmp_715, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_534"/></StgValue>
</operation>

<operation id="4627" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4411 %and_ln81_624 = and i1 %tmp_713, i1 %xor_ln81_534

]]></Node>
<StgValue><ssdm name="and_ln81_624"/></StgValue>
</operation>

<operation id="4628" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4415" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4412 %tmp_716 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_178, i32 26

]]></Node>
<StgValue><ssdm name="tmp_716"/></StgValue>
</operation>

<operation id="4629" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4421" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4418 %select_ln81_356 = select i1 %and_ln81_624, i1 %icmp_ln81_358, i1 %icmp_ln81_359

]]></Node>
<StgValue><ssdm name="select_ln81_356"/></StgValue>
</operation>

<operation id="4630" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4419 %xor_ln81_535 = xor i1 %tmp_716, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_535"/></StgValue>
</operation>

<operation id="4631" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4420 %and_ln81_625 = and i1 %icmp_ln81_357, i1 %xor_ln81_535

]]></Node>
<StgValue><ssdm name="and_ln81_625"/></StgValue>
</operation>

<operation id="4632" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4424" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4421 %select_ln81_357 = select i1 %and_ln81_624, i1 %and_ln81_625, i1 %icmp_ln81_358

]]></Node>
<StgValue><ssdm name="select_ln81_357"/></StgValue>
</operation>

<operation id="4633" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4422 %and_ln81_626 = and i1 %and_ln81_624, i1 %icmp_ln81_358

]]></Node>
<StgValue><ssdm name="and_ln81_626"/></StgValue>
</operation>

<operation id="4634" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4423 %xor_ln81_536 = xor i1 %and_ln81_626, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_536"/></StgValue>
</operation>

<operation id="4635" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4424 %empty_101 = and i1 %tmp_711, i1 %xor_ln81_536

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="4636" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4425 %xor_ln81_537 = xor i1 %select_ln81_356, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_537"/></StgValue>
</operation>

<operation id="4637" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4426 %or_ln81_268 = or i1 %tmp_715, i1 %xor_ln81_537

]]></Node>
<StgValue><ssdm name="or_ln81_268"/></StgValue>
</operation>

<operation id="4638" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4427 %xor_ln81_538 = xor i1 %tmp_711, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_538"/></StgValue>
</operation>

<operation id="4639" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4428 %and_ln81_627 = and i1 %or_ln81_268, i1 %xor_ln81_538

]]></Node>
<StgValue><ssdm name="and_ln81_627"/></StgValue>
</operation>

<operation id="4640" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4429 %and_ln81_628 = and i1 %tmp_715, i1 %select_ln81_357

]]></Node>
<StgValue><ssdm name="and_ln81_628"/></StgValue>
</operation>

<operation id="4641" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4430 %xor_ln81_539 = xor i1 %and_ln81_628, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_539"/></StgValue>
</operation>

<operation id="4642" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4431 %and_ln81_629 = and i1 %empty_101, i1 %xor_ln81_539

]]></Node>
<StgValue><ssdm name="and_ln81_629"/></StgValue>
</operation>

<operation id="4643" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4432 %or_ln81_269 = or i1 %and_ln81_627, i1 %and_ln81_629

]]></Node>
<StgValue><ssdm name="or_ln81_269"/></StgValue>
</operation>

<operation id="4644" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4437" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:4434 %sext_ln81_270 = sext i16 %P_L1_W_0_load_90

]]></Node>
<StgValue><ssdm name="sext_ln81_270"/></StgValue>
</operation>

<operation id="4645" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:4435 %zext_ln81_218 = zext i15 %x_load_90

]]></Node>
<StgValue><ssdm name="zext_ln81_218"/></StgValue>
</operation>

<operation id="4646" st_id="93" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4439" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4436 %mul_ln81_90 = mul i31 %sext_ln81_270, i31 %zext_ln81_218

]]></Node>
<StgValue><ssdm name="mul_ln81_90"/></StgValue>
</operation>

<operation id="4647" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4440" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4437 %select_ln81_358 = select i1 %and_ln81_627, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_358"/></StgValue>
</operation>

<operation id="4648" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4441" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4438 %select_ln81_359 = select i1 %or_ln81_269, i16 %select_ln81_358, i16 %z_o_183

]]></Node>
<StgValue><ssdm name="select_ln81_359"/></StgValue>
</operation>

<operation id="4649" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:4439 %shl_ln81_89 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_359, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_89"/></StgValue>
</operation>

<operation id="4650" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4443" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:4440 %sext_ln81_271 = sext i26 %shl_ln81_89

]]></Node>
<StgValue><ssdm name="sext_ln81_271"/></StgValue>
</operation>

<operation id="4651" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4444" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:4441 %sext_ln81_272 = sext i31 %mul_ln81_90

]]></Node>
<StgValue><ssdm name="sext_ln81_272"/></StgValue>
</operation>

<operation id="4652" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4442 %add_ln81_180 = add i32 %sext_ln81_271, i32 %sext_ln81_272

]]></Node>
<StgValue><ssdm name="add_ln81_180"/></StgValue>
</operation>

<operation id="4653" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4443 %tmp_719 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_180, i32 31

]]></Node>
<StgValue><ssdm name="tmp_719"/></StgValue>
</operation>

<operation id="4654" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4447" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4444 %z_o_184 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_180, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_184"/></StgValue>
</operation>

<operation id="4655" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4448" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4445 %tmp_720 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_90, i32 9

]]></Node>
<StgValue><ssdm name="tmp_720"/></StgValue>
</operation>

<operation id="4656" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4449" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:4446 %trunc_ln81_90 = trunc i31 %mul_ln81_90

]]></Node>
<StgValue><ssdm name="trunc_ln81_90"/></StgValue>
</operation>

<operation id="4657" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:4447 %icmp_ln81_360 = icmp_ne  i9 %trunc_ln81_90, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_360"/></StgValue>
</operation>

<operation id="4658" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4452" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4449 %tmp_722 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_180, i32 10

]]></Node>
<StgValue><ssdm name="tmp_722"/></StgValue>
</operation>

<operation id="4659" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4450 %or_ln81_270 = or i1 %tmp_722, i1 %icmp_ln81_360

]]></Node>
<StgValue><ssdm name="or_ln81_270"/></StgValue>
</operation>

<operation id="4660" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4451 %and_ln81_630 = and i1 %or_ln81_270, i1 %tmp_720

]]></Node>
<StgValue><ssdm name="and_ln81_630"/></StgValue>
</operation>

<operation id="4661" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4455" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4452 %zext_ln81_90 = zext i1 %and_ln81_630

]]></Node>
<StgValue><ssdm name="zext_ln81_90"/></StgValue>
</operation>

<operation id="4662" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4456" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4453 %z_o_185 = add i16 %z_o_184, i16 %zext_ln81_90

]]></Node>
<StgValue><ssdm name="z_o_185"/></StgValue>
</operation>

<operation id="4663" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4457" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4454 %tmp_723 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_185, i32 15

]]></Node>
<StgValue><ssdm name="tmp_723"/></StgValue>
</operation>

<operation id="4664" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4461" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4458 %tmp_725 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_180, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_725"/></StgValue>
</operation>

<operation id="4665" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:4459 %icmp_ln81_361 = icmp_eq  i5 %tmp_725, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_361"/></StgValue>
</operation>

<operation id="4666" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4463" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4460 %tmp_726 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_180, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_726"/></StgValue>
</operation>

<operation id="4667" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4464" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4461 %icmp_ln81_362 = icmp_eq  i6 %tmp_726, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_362"/></StgValue>
</operation>

<operation id="4668" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4465" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4462 %icmp_ln81_363 = icmp_eq  i6 %tmp_726, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_363"/></StgValue>
</operation>

<operation id="4669" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4481" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4478 %P_L1_W_0_load_91 = load i16 91

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_91"/></StgValue>
</operation>

<operation id="4670" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4526" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4523 %P_L1_W_0_load_92 = load i16 92

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_92"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="4671" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:277 %x_load_92 = load i7 %x_addr_92

]]></Node>
<StgValue><ssdm name="x_load_92"/></StgValue>
</operation>

<operation id="4672" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:278 %store_ln67 = store i15 %x_load_92, i15 92

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="4673" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:279 %x_addr_93 = getelementptr i15 %x, i64 0, i64 93

]]></Node>
<StgValue><ssdm name="x_addr_93"/></StgValue>
</operation>

<operation id="4674" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:280 %x_load_93 = load i7 %x_addr_93

]]></Node>
<StgValue><ssdm name="x_load_93"/></StgValue>
</operation>

<operation id="4675" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4451" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4448 %tmp_721 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_180, i32 25

]]></Node>
<StgValue><ssdm name="tmp_721"/></StgValue>
</operation>

<operation id="4676" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4455 %xor_ln81_540 = xor i1 %tmp_723, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_540"/></StgValue>
</operation>

<operation id="4677" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4456 %and_ln81_631 = and i1 %tmp_721, i1 %xor_ln81_540

]]></Node>
<StgValue><ssdm name="and_ln81_631"/></StgValue>
</operation>

<operation id="4678" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4460" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4457 %tmp_724 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_180, i32 26

]]></Node>
<StgValue><ssdm name="tmp_724"/></StgValue>
</operation>

<operation id="4679" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4466" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4463 %select_ln81_360 = select i1 %and_ln81_631, i1 %icmp_ln81_362, i1 %icmp_ln81_363

]]></Node>
<StgValue><ssdm name="select_ln81_360"/></StgValue>
</operation>

<operation id="4680" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4464 %xor_ln81_541 = xor i1 %tmp_724, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_541"/></StgValue>
</operation>

<operation id="4681" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4465 %and_ln81_632 = and i1 %icmp_ln81_361, i1 %xor_ln81_541

]]></Node>
<StgValue><ssdm name="and_ln81_632"/></StgValue>
</operation>

<operation id="4682" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4469" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4466 %select_ln81_361 = select i1 %and_ln81_631, i1 %and_ln81_632, i1 %icmp_ln81_362

]]></Node>
<StgValue><ssdm name="select_ln81_361"/></StgValue>
</operation>

<operation id="4683" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4467 %and_ln81_633 = and i1 %and_ln81_631, i1 %icmp_ln81_362

]]></Node>
<StgValue><ssdm name="and_ln81_633"/></StgValue>
</operation>

<operation id="4684" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4468 %xor_ln81_542 = xor i1 %and_ln81_633, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_542"/></StgValue>
</operation>

<operation id="4685" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4469 %empty_102 = and i1 %tmp_719, i1 %xor_ln81_542

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="4686" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4470 %xor_ln81_543 = xor i1 %select_ln81_360, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_543"/></StgValue>
</operation>

<operation id="4687" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4471 %or_ln81_271 = or i1 %tmp_723, i1 %xor_ln81_543

]]></Node>
<StgValue><ssdm name="or_ln81_271"/></StgValue>
</operation>

<operation id="4688" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4472 %xor_ln81_544 = xor i1 %tmp_719, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_544"/></StgValue>
</operation>

<operation id="4689" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4473 %and_ln81_634 = and i1 %or_ln81_271, i1 %xor_ln81_544

]]></Node>
<StgValue><ssdm name="and_ln81_634"/></StgValue>
</operation>

<operation id="4690" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4474 %and_ln81_635 = and i1 %tmp_723, i1 %select_ln81_361

]]></Node>
<StgValue><ssdm name="and_ln81_635"/></StgValue>
</operation>

<operation id="4691" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4475 %xor_ln81_545 = xor i1 %and_ln81_635, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_545"/></StgValue>
</operation>

<operation id="4692" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4476 %and_ln81_636 = and i1 %empty_102, i1 %xor_ln81_545

]]></Node>
<StgValue><ssdm name="and_ln81_636"/></StgValue>
</operation>

<operation id="4693" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4477 %or_ln81_272 = or i1 %and_ln81_634, i1 %and_ln81_636

]]></Node>
<StgValue><ssdm name="or_ln81_272"/></StgValue>
</operation>

<operation id="4694" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4482" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:4479 %sext_ln81_273 = sext i16 %P_L1_W_0_load_91

]]></Node>
<StgValue><ssdm name="sext_ln81_273"/></StgValue>
</operation>

<operation id="4695" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4483" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:4480 %zext_ln81_219 = zext i15 %x_load_91

]]></Node>
<StgValue><ssdm name="zext_ln81_219"/></StgValue>
</operation>

<operation id="4696" st_id="94" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4484" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4481 %mul_ln81_91 = mul i31 %sext_ln81_273, i31 %zext_ln81_219

]]></Node>
<StgValue><ssdm name="mul_ln81_91"/></StgValue>
</operation>

<operation id="4697" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4485" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4482 %select_ln81_362 = select i1 %and_ln81_634, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_362"/></StgValue>
</operation>

<operation id="4698" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4486" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4483 %select_ln81_363 = select i1 %or_ln81_272, i16 %select_ln81_362, i16 %z_o_185

]]></Node>
<StgValue><ssdm name="select_ln81_363"/></StgValue>
</operation>

<operation id="4699" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4487" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:4484 %shl_ln81_90 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_363, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_90"/></StgValue>
</operation>

<operation id="4700" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4488" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:4485 %sext_ln81_274 = sext i26 %shl_ln81_90

]]></Node>
<StgValue><ssdm name="sext_ln81_274"/></StgValue>
</operation>

<operation id="4701" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4489" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:4486 %sext_ln81_275 = sext i31 %mul_ln81_91

]]></Node>
<StgValue><ssdm name="sext_ln81_275"/></StgValue>
</operation>

<operation id="4702" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4487 %add_ln81_182 = add i32 %sext_ln81_274, i32 %sext_ln81_275

]]></Node>
<StgValue><ssdm name="add_ln81_182"/></StgValue>
</operation>

<operation id="4703" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4491" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4488 %tmp_727 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_182, i32 31

]]></Node>
<StgValue><ssdm name="tmp_727"/></StgValue>
</operation>

<operation id="4704" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4492" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4489 %z_o_186 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_182, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_186"/></StgValue>
</operation>

<operation id="4705" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4493" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4490 %tmp_728 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_91, i32 9

]]></Node>
<StgValue><ssdm name="tmp_728"/></StgValue>
</operation>

<operation id="4706" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4494" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:4491 %trunc_ln81_91 = trunc i31 %mul_ln81_91

]]></Node>
<StgValue><ssdm name="trunc_ln81_91"/></StgValue>
</operation>

<operation id="4707" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4495" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:4492 %icmp_ln81_364 = icmp_ne  i9 %trunc_ln81_91, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_364"/></StgValue>
</operation>

<operation id="4708" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4497" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4494 %tmp_730 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_182, i32 10

]]></Node>
<StgValue><ssdm name="tmp_730"/></StgValue>
</operation>

<operation id="4709" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4495 %or_ln81_273 = or i1 %tmp_730, i1 %icmp_ln81_364

]]></Node>
<StgValue><ssdm name="or_ln81_273"/></StgValue>
</operation>

<operation id="4710" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4496 %and_ln81_637 = and i1 %or_ln81_273, i1 %tmp_728

]]></Node>
<StgValue><ssdm name="and_ln81_637"/></StgValue>
</operation>

<operation id="4711" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4500" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4497 %zext_ln81_91 = zext i1 %and_ln81_637

]]></Node>
<StgValue><ssdm name="zext_ln81_91"/></StgValue>
</operation>

<operation id="4712" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4501" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4498 %z_o_187 = add i16 %z_o_186, i16 %zext_ln81_91

]]></Node>
<StgValue><ssdm name="z_o_187"/></StgValue>
</operation>

<operation id="4713" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4502" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4499 %tmp_731 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_187, i32 15

]]></Node>
<StgValue><ssdm name="tmp_731"/></StgValue>
</operation>

<operation id="4714" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4506" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4503 %tmp_733 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_182, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_733"/></StgValue>
</operation>

<operation id="4715" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4507" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:4504 %icmp_ln81_365 = icmp_eq  i5 %tmp_733, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_365"/></StgValue>
</operation>

<operation id="4716" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4508" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4505 %tmp_734 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_182, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_734"/></StgValue>
</operation>

<operation id="4717" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4509" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4506 %icmp_ln81_366 = icmp_eq  i6 %tmp_734, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_366"/></StgValue>
</operation>

<operation id="4718" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4510" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4507 %icmp_ln81_367 = icmp_eq  i6 %tmp_734, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_367"/></StgValue>
</operation>

<operation id="4719" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4526" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4523 %P_L1_W_0_load_92 = load i16 92

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_92"/></StgValue>
</operation>

<operation id="4720" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4571" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4568 %P_L1_W_0_load_93 = load i16 93

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_93"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="4721" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:280 %x_load_93 = load i7 %x_addr_93

]]></Node>
<StgValue><ssdm name="x_load_93"/></StgValue>
</operation>

<operation id="4722" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:281 %store_ln67 = store i15 %x_load_93, i15 93

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="4723" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:282 %x_addr_94 = getelementptr i15 %x, i64 0, i64 94

]]></Node>
<StgValue><ssdm name="x_addr_94"/></StgValue>
</operation>

<operation id="4724" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:283 %x_load_94 = load i7 %x_addr_94

]]></Node>
<StgValue><ssdm name="x_load_94"/></StgValue>
</operation>

<operation id="4725" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4496" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4493 %tmp_729 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_182, i32 25

]]></Node>
<StgValue><ssdm name="tmp_729"/></StgValue>
</operation>

<operation id="4726" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4500 %xor_ln81_546 = xor i1 %tmp_731, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_546"/></StgValue>
</operation>

<operation id="4727" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4501 %and_ln81_638 = and i1 %tmp_729, i1 %xor_ln81_546

]]></Node>
<StgValue><ssdm name="and_ln81_638"/></StgValue>
</operation>

<operation id="4728" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4505" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4502 %tmp_732 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_182, i32 26

]]></Node>
<StgValue><ssdm name="tmp_732"/></StgValue>
</operation>

<operation id="4729" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4511" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4508 %select_ln81_364 = select i1 %and_ln81_638, i1 %icmp_ln81_366, i1 %icmp_ln81_367

]]></Node>
<StgValue><ssdm name="select_ln81_364"/></StgValue>
</operation>

<operation id="4730" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4509 %xor_ln81_547 = xor i1 %tmp_732, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_547"/></StgValue>
</operation>

<operation id="4731" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4510 %and_ln81_639 = and i1 %icmp_ln81_365, i1 %xor_ln81_547

]]></Node>
<StgValue><ssdm name="and_ln81_639"/></StgValue>
</operation>

<operation id="4732" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4514" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4511 %select_ln81_365 = select i1 %and_ln81_638, i1 %and_ln81_639, i1 %icmp_ln81_366

]]></Node>
<StgValue><ssdm name="select_ln81_365"/></StgValue>
</operation>

<operation id="4733" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4512 %and_ln81_640 = and i1 %and_ln81_638, i1 %icmp_ln81_366

]]></Node>
<StgValue><ssdm name="and_ln81_640"/></StgValue>
</operation>

<operation id="4734" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4513 %xor_ln81_548 = xor i1 %and_ln81_640, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_548"/></StgValue>
</operation>

<operation id="4735" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4514 %empty_103 = and i1 %tmp_727, i1 %xor_ln81_548

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="4736" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4515 %xor_ln81_549 = xor i1 %select_ln81_364, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_549"/></StgValue>
</operation>

<operation id="4737" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4516 %or_ln81_274 = or i1 %tmp_731, i1 %xor_ln81_549

]]></Node>
<StgValue><ssdm name="or_ln81_274"/></StgValue>
</operation>

<operation id="4738" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4517 %xor_ln81_550 = xor i1 %tmp_727, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_550"/></StgValue>
</operation>

<operation id="4739" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4518 %and_ln81_641 = and i1 %or_ln81_274, i1 %xor_ln81_550

]]></Node>
<StgValue><ssdm name="and_ln81_641"/></StgValue>
</operation>

<operation id="4740" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4519 %and_ln81_642 = and i1 %tmp_731, i1 %select_ln81_365

]]></Node>
<StgValue><ssdm name="and_ln81_642"/></StgValue>
</operation>

<operation id="4741" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4520 %xor_ln81_551 = xor i1 %and_ln81_642, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_551"/></StgValue>
</operation>

<operation id="4742" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4521 %and_ln81_643 = and i1 %empty_103, i1 %xor_ln81_551

]]></Node>
<StgValue><ssdm name="and_ln81_643"/></StgValue>
</operation>

<operation id="4743" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4522 %or_ln81_275 = or i1 %and_ln81_641, i1 %and_ln81_643

]]></Node>
<StgValue><ssdm name="or_ln81_275"/></StgValue>
</operation>

<operation id="4744" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:4524 %sext_ln81_276 = sext i16 %P_L1_W_0_load_92

]]></Node>
<StgValue><ssdm name="sext_ln81_276"/></StgValue>
</operation>

<operation id="4745" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4528" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:4525 %zext_ln81_220 = zext i15 %x_load_92

]]></Node>
<StgValue><ssdm name="zext_ln81_220"/></StgValue>
</operation>

<operation id="4746" st_id="95" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4529" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4526 %mul_ln81_92 = mul i31 %sext_ln81_276, i31 %zext_ln81_220

]]></Node>
<StgValue><ssdm name="mul_ln81_92"/></StgValue>
</operation>

<operation id="4747" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4530" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4527 %select_ln81_366 = select i1 %and_ln81_641, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_366"/></StgValue>
</operation>

<operation id="4748" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4531" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4528 %select_ln81_367 = select i1 %or_ln81_275, i16 %select_ln81_366, i16 %z_o_187

]]></Node>
<StgValue><ssdm name="select_ln81_367"/></StgValue>
</operation>

<operation id="4749" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4532" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:4529 %shl_ln81_91 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_367, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_91"/></StgValue>
</operation>

<operation id="4750" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4533" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:4530 %sext_ln81_277 = sext i26 %shl_ln81_91

]]></Node>
<StgValue><ssdm name="sext_ln81_277"/></StgValue>
</operation>

<operation id="4751" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4534" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:4531 %sext_ln81_278 = sext i31 %mul_ln81_92

]]></Node>
<StgValue><ssdm name="sext_ln81_278"/></StgValue>
</operation>

<operation id="4752" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4532 %add_ln81_184 = add i32 %sext_ln81_277, i32 %sext_ln81_278

]]></Node>
<StgValue><ssdm name="add_ln81_184"/></StgValue>
</operation>

<operation id="4753" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4536" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4533 %tmp_735 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_184, i32 31

]]></Node>
<StgValue><ssdm name="tmp_735"/></StgValue>
</operation>

<operation id="4754" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4537" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4534 %z_o_188 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_184, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_188"/></StgValue>
</operation>

<operation id="4755" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4538" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4535 %tmp_736 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_92, i32 9

]]></Node>
<StgValue><ssdm name="tmp_736"/></StgValue>
</operation>

<operation id="4756" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4539" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:4536 %trunc_ln81_92 = trunc i31 %mul_ln81_92

]]></Node>
<StgValue><ssdm name="trunc_ln81_92"/></StgValue>
</operation>

<operation id="4757" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4540" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:4537 %icmp_ln81_368 = icmp_ne  i9 %trunc_ln81_92, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_368"/></StgValue>
</operation>

<operation id="4758" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4542" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4539 %tmp_738 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_184, i32 10

]]></Node>
<StgValue><ssdm name="tmp_738"/></StgValue>
</operation>

<operation id="4759" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4540 %or_ln81_276 = or i1 %tmp_738, i1 %icmp_ln81_368

]]></Node>
<StgValue><ssdm name="or_ln81_276"/></StgValue>
</operation>

<operation id="4760" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4541 %and_ln81_644 = and i1 %or_ln81_276, i1 %tmp_736

]]></Node>
<StgValue><ssdm name="and_ln81_644"/></StgValue>
</operation>

<operation id="4761" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4545" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4542 %zext_ln81_92 = zext i1 %and_ln81_644

]]></Node>
<StgValue><ssdm name="zext_ln81_92"/></StgValue>
</operation>

<operation id="4762" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4546" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4543 %z_o_189 = add i16 %z_o_188, i16 %zext_ln81_92

]]></Node>
<StgValue><ssdm name="z_o_189"/></StgValue>
</operation>

<operation id="4763" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4547" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4544 %tmp_739 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_189, i32 15

]]></Node>
<StgValue><ssdm name="tmp_739"/></StgValue>
</operation>

<operation id="4764" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4551" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4548 %tmp_741 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_184, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_741"/></StgValue>
</operation>

<operation id="4765" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4552" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:4549 %icmp_ln81_369 = icmp_eq  i5 %tmp_741, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_369"/></StgValue>
</operation>

<operation id="4766" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4553" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4550 %tmp_742 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_184, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_742"/></StgValue>
</operation>

<operation id="4767" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4554" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4551 %icmp_ln81_370 = icmp_eq  i6 %tmp_742, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_370"/></StgValue>
</operation>

<operation id="4768" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4555" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4552 %icmp_ln81_371 = icmp_eq  i6 %tmp_742, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_371"/></StgValue>
</operation>

<operation id="4769" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4571" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4568 %P_L1_W_0_load_93 = load i16 93

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_93"/></StgValue>
</operation>

<operation id="4770" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4613 %P_L1_W_0_load_94 = load i16 94

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_94"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="4771" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:283 %x_load_94 = load i7 %x_addr_94

]]></Node>
<StgValue><ssdm name="x_load_94"/></StgValue>
</operation>

<operation id="4772" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:284 %store_ln67 = store i15 %x_load_94, i15 94

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="4773" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:285 %x_addr_95 = getelementptr i15 %x, i64 0, i64 95

]]></Node>
<StgValue><ssdm name="x_addr_95"/></StgValue>
</operation>

<operation id="4774" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:286 %x_load_95 = load i7 %x_addr_95

]]></Node>
<StgValue><ssdm name="x_load_95"/></StgValue>
</operation>

<operation id="4775" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4541" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4538 %tmp_737 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_184, i32 25

]]></Node>
<StgValue><ssdm name="tmp_737"/></StgValue>
</operation>

<operation id="4776" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4545 %xor_ln81_552 = xor i1 %tmp_739, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_552"/></StgValue>
</operation>

<operation id="4777" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4546 %and_ln81_645 = and i1 %tmp_737, i1 %xor_ln81_552

]]></Node>
<StgValue><ssdm name="and_ln81_645"/></StgValue>
</operation>

<operation id="4778" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4550" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4547 %tmp_740 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_184, i32 26

]]></Node>
<StgValue><ssdm name="tmp_740"/></StgValue>
</operation>

<operation id="4779" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4556" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4553 %select_ln81_368 = select i1 %and_ln81_645, i1 %icmp_ln81_370, i1 %icmp_ln81_371

]]></Node>
<StgValue><ssdm name="select_ln81_368"/></StgValue>
</operation>

<operation id="4780" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4554 %xor_ln81_553 = xor i1 %tmp_740, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_553"/></StgValue>
</operation>

<operation id="4781" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4555 %and_ln81_646 = and i1 %icmp_ln81_369, i1 %xor_ln81_553

]]></Node>
<StgValue><ssdm name="and_ln81_646"/></StgValue>
</operation>

<operation id="4782" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4559" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4556 %select_ln81_369 = select i1 %and_ln81_645, i1 %and_ln81_646, i1 %icmp_ln81_370

]]></Node>
<StgValue><ssdm name="select_ln81_369"/></StgValue>
</operation>

<operation id="4783" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4557 %and_ln81_647 = and i1 %and_ln81_645, i1 %icmp_ln81_370

]]></Node>
<StgValue><ssdm name="and_ln81_647"/></StgValue>
</operation>

<operation id="4784" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4558 %xor_ln81_554 = xor i1 %and_ln81_647, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_554"/></StgValue>
</operation>

<operation id="4785" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4559 %empty_104 = and i1 %tmp_735, i1 %xor_ln81_554

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="4786" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4560 %xor_ln81_555 = xor i1 %select_ln81_368, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_555"/></StgValue>
</operation>

<operation id="4787" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4561 %or_ln81_277 = or i1 %tmp_739, i1 %xor_ln81_555

]]></Node>
<StgValue><ssdm name="or_ln81_277"/></StgValue>
</operation>

<operation id="4788" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4562 %xor_ln81_556 = xor i1 %tmp_735, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_556"/></StgValue>
</operation>

<operation id="4789" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4563 %and_ln81_648 = and i1 %or_ln81_277, i1 %xor_ln81_556

]]></Node>
<StgValue><ssdm name="and_ln81_648"/></StgValue>
</operation>

<operation id="4790" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4564 %and_ln81_649 = and i1 %tmp_739, i1 %select_ln81_369

]]></Node>
<StgValue><ssdm name="and_ln81_649"/></StgValue>
</operation>

<operation id="4791" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4565 %xor_ln81_557 = xor i1 %and_ln81_649, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_557"/></StgValue>
</operation>

<operation id="4792" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4566 %and_ln81_650 = and i1 %empty_104, i1 %xor_ln81_557

]]></Node>
<StgValue><ssdm name="and_ln81_650"/></StgValue>
</operation>

<operation id="4793" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4567 %or_ln81_278 = or i1 %and_ln81_648, i1 %and_ln81_650

]]></Node>
<StgValue><ssdm name="or_ln81_278"/></StgValue>
</operation>

<operation id="4794" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4572" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:4569 %sext_ln81_279 = sext i16 %P_L1_W_0_load_93

]]></Node>
<StgValue><ssdm name="sext_ln81_279"/></StgValue>
</operation>

<operation id="4795" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4573" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:4570 %zext_ln81_221 = zext i15 %x_load_93

]]></Node>
<StgValue><ssdm name="zext_ln81_221"/></StgValue>
</operation>

<operation id="4796" st_id="96" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4574" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4571 %mul_ln81_93 = mul i31 %sext_ln81_279, i31 %zext_ln81_221

]]></Node>
<StgValue><ssdm name="mul_ln81_93"/></StgValue>
</operation>

<operation id="4797" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4575" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4572 %select_ln81_370 = select i1 %and_ln81_648, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_370"/></StgValue>
</operation>

<operation id="4798" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4576" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4573 %select_ln81_371 = select i1 %or_ln81_278, i16 %select_ln81_370, i16 %z_o_189

]]></Node>
<StgValue><ssdm name="select_ln81_371"/></StgValue>
</operation>

<operation id="4799" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4577" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:4574 %shl_ln81_92 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_371, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_92"/></StgValue>
</operation>

<operation id="4800" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4578" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:4575 %sext_ln81_280 = sext i26 %shl_ln81_92

]]></Node>
<StgValue><ssdm name="sext_ln81_280"/></StgValue>
</operation>

<operation id="4801" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4579" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:4576 %sext_ln81_281 = sext i31 %mul_ln81_93

]]></Node>
<StgValue><ssdm name="sext_ln81_281"/></StgValue>
</operation>

<operation id="4802" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4577 %add_ln81_186 = add i32 %sext_ln81_280, i32 %sext_ln81_281

]]></Node>
<StgValue><ssdm name="add_ln81_186"/></StgValue>
</operation>

<operation id="4803" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4581" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4578 %tmp_743 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_186, i32 31

]]></Node>
<StgValue><ssdm name="tmp_743"/></StgValue>
</operation>

<operation id="4804" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4582" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4579 %z_o_190 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_186, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_190"/></StgValue>
</operation>

<operation id="4805" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4583" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4580 %tmp_744 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_93, i32 9

]]></Node>
<StgValue><ssdm name="tmp_744"/></StgValue>
</operation>

<operation id="4806" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4584" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:4581 %trunc_ln81_93 = trunc i31 %mul_ln81_93

]]></Node>
<StgValue><ssdm name="trunc_ln81_93"/></StgValue>
</operation>

<operation id="4807" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4585" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:4582 %icmp_ln81_372 = icmp_ne  i9 %trunc_ln81_93, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_372"/></StgValue>
</operation>

<operation id="4808" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4587" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4584 %tmp_746 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_186, i32 10

]]></Node>
<StgValue><ssdm name="tmp_746"/></StgValue>
</operation>

<operation id="4809" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4585 %or_ln81_279 = or i1 %tmp_746, i1 %icmp_ln81_372

]]></Node>
<StgValue><ssdm name="or_ln81_279"/></StgValue>
</operation>

<operation id="4810" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4586 %and_ln81_651 = and i1 %or_ln81_279, i1 %tmp_744

]]></Node>
<StgValue><ssdm name="and_ln81_651"/></StgValue>
</operation>

<operation id="4811" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4590" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4587 %zext_ln81_93 = zext i1 %and_ln81_651

]]></Node>
<StgValue><ssdm name="zext_ln81_93"/></StgValue>
</operation>

<operation id="4812" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4591" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4588 %z_o_191 = add i16 %z_o_190, i16 %zext_ln81_93

]]></Node>
<StgValue><ssdm name="z_o_191"/></StgValue>
</operation>

<operation id="4813" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4592" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4589 %tmp_747 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_191, i32 15

]]></Node>
<StgValue><ssdm name="tmp_747"/></StgValue>
</operation>

<operation id="4814" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4596" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4593 %tmp_749 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_186, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_749"/></StgValue>
</operation>

<operation id="4815" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4597" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:4594 %icmp_ln81_373 = icmp_eq  i5 %tmp_749, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_373"/></StgValue>
</operation>

<operation id="4816" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4598" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4595 %tmp_750 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_186, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_750"/></StgValue>
</operation>

<operation id="4817" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4599" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4596 %icmp_ln81_374 = icmp_eq  i6 %tmp_750, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_374"/></StgValue>
</operation>

<operation id="4818" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4600" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4597 %icmp_ln81_375 = icmp_eq  i6 %tmp_750, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_375"/></StgValue>
</operation>

<operation id="4819" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4613 %P_L1_W_0_load_94 = load i16 94

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_94"/></StgValue>
</operation>

<operation id="4820" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4661" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4658 %P_L1_W_0_load_95 = load i16 95

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_95"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="4821" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:286 %x_load_95 = load i7 %x_addr_95

]]></Node>
<StgValue><ssdm name="x_load_95"/></StgValue>
</operation>

<operation id="4822" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:287 %store_ln67 = store i15 %x_load_95, i15 95

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="4823" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:288 %x_addr_96 = getelementptr i15 %x, i64 0, i64 96

]]></Node>
<StgValue><ssdm name="x_addr_96"/></StgValue>
</operation>

<operation id="4824" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:289 %x_load_96 = load i7 %x_addr_96

]]></Node>
<StgValue><ssdm name="x_load_96"/></StgValue>
</operation>

<operation id="4825" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4586" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4583 %tmp_745 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_186, i32 25

]]></Node>
<StgValue><ssdm name="tmp_745"/></StgValue>
</operation>

<operation id="4826" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4590 %xor_ln81_558 = xor i1 %tmp_747, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_558"/></StgValue>
</operation>

<operation id="4827" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4591 %and_ln81_652 = and i1 %tmp_745, i1 %xor_ln81_558

]]></Node>
<StgValue><ssdm name="and_ln81_652"/></StgValue>
</operation>

<operation id="4828" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4595" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4592 %tmp_748 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_186, i32 26

]]></Node>
<StgValue><ssdm name="tmp_748"/></StgValue>
</operation>

<operation id="4829" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4601" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4598 %select_ln81_372 = select i1 %and_ln81_652, i1 %icmp_ln81_374, i1 %icmp_ln81_375

]]></Node>
<StgValue><ssdm name="select_ln81_372"/></StgValue>
</operation>

<operation id="4830" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4599 %xor_ln81_559 = xor i1 %tmp_748, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_559"/></StgValue>
</operation>

<operation id="4831" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4600 %and_ln81_653 = and i1 %icmp_ln81_373, i1 %xor_ln81_559

]]></Node>
<StgValue><ssdm name="and_ln81_653"/></StgValue>
</operation>

<operation id="4832" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4604" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4601 %select_ln81_373 = select i1 %and_ln81_652, i1 %and_ln81_653, i1 %icmp_ln81_374

]]></Node>
<StgValue><ssdm name="select_ln81_373"/></StgValue>
</operation>

<operation id="4833" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4602 %and_ln81_654 = and i1 %and_ln81_652, i1 %icmp_ln81_374

]]></Node>
<StgValue><ssdm name="and_ln81_654"/></StgValue>
</operation>

<operation id="4834" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4603 %xor_ln81_560 = xor i1 %and_ln81_654, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_560"/></StgValue>
</operation>

<operation id="4835" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4604 %empty_105 = and i1 %tmp_743, i1 %xor_ln81_560

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="4836" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4605 %xor_ln81_561 = xor i1 %select_ln81_372, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_561"/></StgValue>
</operation>

<operation id="4837" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4606 %or_ln81_280 = or i1 %tmp_747, i1 %xor_ln81_561

]]></Node>
<StgValue><ssdm name="or_ln81_280"/></StgValue>
</operation>

<operation id="4838" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4607 %xor_ln81_562 = xor i1 %tmp_743, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_562"/></StgValue>
</operation>

<operation id="4839" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4608 %and_ln81_655 = and i1 %or_ln81_280, i1 %xor_ln81_562

]]></Node>
<StgValue><ssdm name="and_ln81_655"/></StgValue>
</operation>

<operation id="4840" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4609 %and_ln81_656 = and i1 %tmp_747, i1 %select_ln81_373

]]></Node>
<StgValue><ssdm name="and_ln81_656"/></StgValue>
</operation>

<operation id="4841" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4610 %xor_ln81_563 = xor i1 %and_ln81_656, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_563"/></StgValue>
</operation>

<operation id="4842" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4611 %and_ln81_657 = and i1 %empty_105, i1 %xor_ln81_563

]]></Node>
<StgValue><ssdm name="and_ln81_657"/></StgValue>
</operation>

<operation id="4843" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4612 %or_ln81_281 = or i1 %and_ln81_655, i1 %and_ln81_657

]]></Node>
<StgValue><ssdm name="or_ln81_281"/></StgValue>
</operation>

<operation id="4844" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4617" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:4614 %sext_ln81_282 = sext i16 %P_L1_W_0_load_94

]]></Node>
<StgValue><ssdm name="sext_ln81_282"/></StgValue>
</operation>

<operation id="4845" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4618" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:4615 %zext_ln81_222 = zext i15 %x_load_94

]]></Node>
<StgValue><ssdm name="zext_ln81_222"/></StgValue>
</operation>

<operation id="4846" st_id="97" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4619" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4616 %mul_ln81_94 = mul i31 %sext_ln81_282, i31 %zext_ln81_222

]]></Node>
<StgValue><ssdm name="mul_ln81_94"/></StgValue>
</operation>

<operation id="4847" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4620" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4617 %select_ln81_374 = select i1 %and_ln81_655, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_374"/></StgValue>
</operation>

<operation id="4848" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4621" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4618 %select_ln81_375 = select i1 %or_ln81_281, i16 %select_ln81_374, i16 %z_o_191

]]></Node>
<StgValue><ssdm name="select_ln81_375"/></StgValue>
</operation>

<operation id="4849" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4622" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:4619 %shl_ln81_93 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_375, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_93"/></StgValue>
</operation>

<operation id="4850" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4623" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:4620 %sext_ln81_283 = sext i26 %shl_ln81_93

]]></Node>
<StgValue><ssdm name="sext_ln81_283"/></StgValue>
</operation>

<operation id="4851" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4624" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:4621 %sext_ln81_284 = sext i31 %mul_ln81_94

]]></Node>
<StgValue><ssdm name="sext_ln81_284"/></StgValue>
</operation>

<operation id="4852" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4622 %add_ln81_188 = add i32 %sext_ln81_283, i32 %sext_ln81_284

]]></Node>
<StgValue><ssdm name="add_ln81_188"/></StgValue>
</operation>

<operation id="4853" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4623 %tmp_751 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_188, i32 31

]]></Node>
<StgValue><ssdm name="tmp_751"/></StgValue>
</operation>

<operation id="4854" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4627" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4624 %z_o_192 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_188, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_192"/></StgValue>
</operation>

<operation id="4855" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4628" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4625 %tmp_752 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_94, i32 9

]]></Node>
<StgValue><ssdm name="tmp_752"/></StgValue>
</operation>

<operation id="4856" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4629" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:4626 %trunc_ln81_94 = trunc i31 %mul_ln81_94

]]></Node>
<StgValue><ssdm name="trunc_ln81_94"/></StgValue>
</operation>

<operation id="4857" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4630" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:4627 %icmp_ln81_376 = icmp_ne  i9 %trunc_ln81_94, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_376"/></StgValue>
</operation>

<operation id="4858" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4632" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4629 %tmp_754 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_188, i32 10

]]></Node>
<StgValue><ssdm name="tmp_754"/></StgValue>
</operation>

<operation id="4859" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4630 %or_ln81_282 = or i1 %tmp_754, i1 %icmp_ln81_376

]]></Node>
<StgValue><ssdm name="or_ln81_282"/></StgValue>
</operation>

<operation id="4860" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4631 %and_ln81_658 = and i1 %or_ln81_282, i1 %tmp_752

]]></Node>
<StgValue><ssdm name="and_ln81_658"/></StgValue>
</operation>

<operation id="4861" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4635" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4632 %zext_ln81_94 = zext i1 %and_ln81_658

]]></Node>
<StgValue><ssdm name="zext_ln81_94"/></StgValue>
</operation>

<operation id="4862" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4636" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4633 %z_o_193 = add i16 %z_o_192, i16 %zext_ln81_94

]]></Node>
<StgValue><ssdm name="z_o_193"/></StgValue>
</operation>

<operation id="4863" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4637" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4634 %tmp_755 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_193, i32 15

]]></Node>
<StgValue><ssdm name="tmp_755"/></StgValue>
</operation>

<operation id="4864" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4641" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4638 %tmp_757 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_188, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_757"/></StgValue>
</operation>

<operation id="4865" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4642" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:4639 %icmp_ln81_377 = icmp_eq  i5 %tmp_757, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_377"/></StgValue>
</operation>

<operation id="4866" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4643" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4640 %tmp_758 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_188, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_758"/></StgValue>
</operation>

<operation id="4867" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4644" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4641 %icmp_ln81_378 = icmp_eq  i6 %tmp_758, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_378"/></StgValue>
</operation>

<operation id="4868" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4645" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4642 %icmp_ln81_379 = icmp_eq  i6 %tmp_758, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_379"/></StgValue>
</operation>

<operation id="4869" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4661" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4658 %P_L1_W_0_load_95 = load i16 95

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_95"/></StgValue>
</operation>

<operation id="4870" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4706" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4703 %P_L1_W_0_load_96 = load i16 96

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_96"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="4871" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:289 %x_load_96 = load i7 %x_addr_96

]]></Node>
<StgValue><ssdm name="x_load_96"/></StgValue>
</operation>

<operation id="4872" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:290 %store_ln67 = store i15 %x_load_96, i15 96

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="4873" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:291 %x_addr_97 = getelementptr i15 %x, i64 0, i64 97

]]></Node>
<StgValue><ssdm name="x_addr_97"/></StgValue>
</operation>

<operation id="4874" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:292 %x_load_97 = load i7 %x_addr_97

]]></Node>
<StgValue><ssdm name="x_load_97"/></StgValue>
</operation>

<operation id="4875" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4631" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4628 %tmp_753 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_188, i32 25

]]></Node>
<StgValue><ssdm name="tmp_753"/></StgValue>
</operation>

<operation id="4876" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4635 %xor_ln81_564 = xor i1 %tmp_755, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_564"/></StgValue>
</operation>

<operation id="4877" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4636 %and_ln81_659 = and i1 %tmp_753, i1 %xor_ln81_564

]]></Node>
<StgValue><ssdm name="and_ln81_659"/></StgValue>
</operation>

<operation id="4878" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4640" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4637 %tmp_756 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_188, i32 26

]]></Node>
<StgValue><ssdm name="tmp_756"/></StgValue>
</operation>

<operation id="4879" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4646" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4643 %select_ln81_376 = select i1 %and_ln81_659, i1 %icmp_ln81_378, i1 %icmp_ln81_379

]]></Node>
<StgValue><ssdm name="select_ln81_376"/></StgValue>
</operation>

<operation id="4880" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4644 %xor_ln81_565 = xor i1 %tmp_756, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_565"/></StgValue>
</operation>

<operation id="4881" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4645 %and_ln81_660 = and i1 %icmp_ln81_377, i1 %xor_ln81_565

]]></Node>
<StgValue><ssdm name="and_ln81_660"/></StgValue>
</operation>

<operation id="4882" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4649" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4646 %select_ln81_377 = select i1 %and_ln81_659, i1 %and_ln81_660, i1 %icmp_ln81_378

]]></Node>
<StgValue><ssdm name="select_ln81_377"/></StgValue>
</operation>

<operation id="4883" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4647 %and_ln81_661 = and i1 %and_ln81_659, i1 %icmp_ln81_378

]]></Node>
<StgValue><ssdm name="and_ln81_661"/></StgValue>
</operation>

<operation id="4884" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4648 %xor_ln81_566 = xor i1 %and_ln81_661, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_566"/></StgValue>
</operation>

<operation id="4885" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4649 %empty_106 = and i1 %tmp_751, i1 %xor_ln81_566

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="4886" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4650 %xor_ln81_567 = xor i1 %select_ln81_376, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_567"/></StgValue>
</operation>

<operation id="4887" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4651 %or_ln81_283 = or i1 %tmp_755, i1 %xor_ln81_567

]]></Node>
<StgValue><ssdm name="or_ln81_283"/></StgValue>
</operation>

<operation id="4888" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4652 %xor_ln81_568 = xor i1 %tmp_751, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_568"/></StgValue>
</operation>

<operation id="4889" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4653 %and_ln81_662 = and i1 %or_ln81_283, i1 %xor_ln81_568

]]></Node>
<StgValue><ssdm name="and_ln81_662"/></StgValue>
</operation>

<operation id="4890" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4654 %and_ln81_663 = and i1 %tmp_755, i1 %select_ln81_377

]]></Node>
<StgValue><ssdm name="and_ln81_663"/></StgValue>
</operation>

<operation id="4891" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4655 %xor_ln81_569 = xor i1 %and_ln81_663, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_569"/></StgValue>
</operation>

<operation id="4892" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4656 %and_ln81_664 = and i1 %empty_106, i1 %xor_ln81_569

]]></Node>
<StgValue><ssdm name="and_ln81_664"/></StgValue>
</operation>

<operation id="4893" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4657 %or_ln81_284 = or i1 %and_ln81_662, i1 %and_ln81_664

]]></Node>
<StgValue><ssdm name="or_ln81_284"/></StgValue>
</operation>

<operation id="4894" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4662" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:4659 %sext_ln81_285 = sext i16 %P_L1_W_0_load_95

]]></Node>
<StgValue><ssdm name="sext_ln81_285"/></StgValue>
</operation>

<operation id="4895" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4663" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:4660 %zext_ln81_223 = zext i15 %x_load_95

]]></Node>
<StgValue><ssdm name="zext_ln81_223"/></StgValue>
</operation>

<operation id="4896" st_id="98" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4664" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4661 %mul_ln81_95 = mul i31 %sext_ln81_285, i31 %zext_ln81_223

]]></Node>
<StgValue><ssdm name="mul_ln81_95"/></StgValue>
</operation>

<operation id="4897" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4665" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4662 %select_ln81_378 = select i1 %and_ln81_662, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_378"/></StgValue>
</operation>

<operation id="4898" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4666" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4663 %select_ln81_379 = select i1 %or_ln81_284, i16 %select_ln81_378, i16 %z_o_193

]]></Node>
<StgValue><ssdm name="select_ln81_379"/></StgValue>
</operation>

<operation id="4899" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4667" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:4664 %shl_ln81_94 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_379, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_94"/></StgValue>
</operation>

<operation id="4900" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4668" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:4665 %sext_ln81_286 = sext i26 %shl_ln81_94

]]></Node>
<StgValue><ssdm name="sext_ln81_286"/></StgValue>
</operation>

<operation id="4901" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4669" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:4666 %sext_ln81_287 = sext i31 %mul_ln81_95

]]></Node>
<StgValue><ssdm name="sext_ln81_287"/></StgValue>
</operation>

<operation id="4902" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4667 %add_ln81_190 = add i32 %sext_ln81_286, i32 %sext_ln81_287

]]></Node>
<StgValue><ssdm name="add_ln81_190"/></StgValue>
</operation>

<operation id="4903" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4671" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4668 %tmp_759 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_190, i32 31

]]></Node>
<StgValue><ssdm name="tmp_759"/></StgValue>
</operation>

<operation id="4904" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4672" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4669 %z_o_194 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_190, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_194"/></StgValue>
</operation>

<operation id="4905" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4673" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4670 %tmp_760 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_95, i32 9

]]></Node>
<StgValue><ssdm name="tmp_760"/></StgValue>
</operation>

<operation id="4906" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4674" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:4671 %trunc_ln81_95 = trunc i31 %mul_ln81_95

]]></Node>
<StgValue><ssdm name="trunc_ln81_95"/></StgValue>
</operation>

<operation id="4907" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4675" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:4672 %icmp_ln81_380 = icmp_ne  i9 %trunc_ln81_95, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_380"/></StgValue>
</operation>

<operation id="4908" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4677" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4674 %tmp_762 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_190, i32 10

]]></Node>
<StgValue><ssdm name="tmp_762"/></StgValue>
</operation>

<operation id="4909" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4675 %or_ln81_285 = or i1 %tmp_762, i1 %icmp_ln81_380

]]></Node>
<StgValue><ssdm name="or_ln81_285"/></StgValue>
</operation>

<operation id="4910" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4676 %and_ln81_665 = and i1 %or_ln81_285, i1 %tmp_760

]]></Node>
<StgValue><ssdm name="and_ln81_665"/></StgValue>
</operation>

<operation id="4911" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4680" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4677 %zext_ln81_95 = zext i1 %and_ln81_665

]]></Node>
<StgValue><ssdm name="zext_ln81_95"/></StgValue>
</operation>

<operation id="4912" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4681" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4678 %z_o_195 = add i16 %z_o_194, i16 %zext_ln81_95

]]></Node>
<StgValue><ssdm name="z_o_195"/></StgValue>
</operation>

<operation id="4913" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4682" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4679 %tmp_763 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_195, i32 15

]]></Node>
<StgValue><ssdm name="tmp_763"/></StgValue>
</operation>

<operation id="4914" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4686" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4683 %tmp_765 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_190, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_765"/></StgValue>
</operation>

<operation id="4915" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4687" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:4684 %icmp_ln81_381 = icmp_eq  i5 %tmp_765, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_381"/></StgValue>
</operation>

<operation id="4916" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4688" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4685 %tmp_766 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_190, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_766"/></StgValue>
</operation>

<operation id="4917" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4689" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4686 %icmp_ln81_382 = icmp_eq  i6 %tmp_766, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_382"/></StgValue>
</operation>

<operation id="4918" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4690" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4687 %icmp_ln81_383 = icmp_eq  i6 %tmp_766, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_383"/></StgValue>
</operation>

<operation id="4919" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4706" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4703 %P_L1_W_0_load_96 = load i16 96

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_96"/></StgValue>
</operation>

<operation id="4920" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4751" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4748 %P_L1_W_0_load_97 = load i16 97

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_97"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="4921" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:292 %x_load_97 = load i7 %x_addr_97

]]></Node>
<StgValue><ssdm name="x_load_97"/></StgValue>
</operation>

<operation id="4922" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:293 %store_ln67 = store i15 %x_load_97, i15 97

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="4923" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:294 %x_addr_98 = getelementptr i15 %x, i64 0, i64 98

]]></Node>
<StgValue><ssdm name="x_addr_98"/></StgValue>
</operation>

<operation id="4924" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:295 %x_load_98 = load i7 %x_addr_98

]]></Node>
<StgValue><ssdm name="x_load_98"/></StgValue>
</operation>

<operation id="4925" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4676" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4673 %tmp_761 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_190, i32 25

]]></Node>
<StgValue><ssdm name="tmp_761"/></StgValue>
</operation>

<operation id="4926" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4680 %xor_ln81_570 = xor i1 %tmp_763, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_570"/></StgValue>
</operation>

<operation id="4927" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4681 %and_ln81_666 = and i1 %tmp_761, i1 %xor_ln81_570

]]></Node>
<StgValue><ssdm name="and_ln81_666"/></StgValue>
</operation>

<operation id="4928" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4685" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4682 %tmp_764 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_190, i32 26

]]></Node>
<StgValue><ssdm name="tmp_764"/></StgValue>
</operation>

<operation id="4929" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4691" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4688 %select_ln81_380 = select i1 %and_ln81_666, i1 %icmp_ln81_382, i1 %icmp_ln81_383

]]></Node>
<StgValue><ssdm name="select_ln81_380"/></StgValue>
</operation>

<operation id="4930" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4689 %xor_ln81_571 = xor i1 %tmp_764, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_571"/></StgValue>
</operation>

<operation id="4931" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4690 %and_ln81_667 = and i1 %icmp_ln81_381, i1 %xor_ln81_571

]]></Node>
<StgValue><ssdm name="and_ln81_667"/></StgValue>
</operation>

<operation id="4932" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4694" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4691 %select_ln81_381 = select i1 %and_ln81_666, i1 %and_ln81_667, i1 %icmp_ln81_382

]]></Node>
<StgValue><ssdm name="select_ln81_381"/></StgValue>
</operation>

<operation id="4933" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4692 %and_ln81_668 = and i1 %and_ln81_666, i1 %icmp_ln81_382

]]></Node>
<StgValue><ssdm name="and_ln81_668"/></StgValue>
</operation>

<operation id="4934" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4693 %xor_ln81_572 = xor i1 %and_ln81_668, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_572"/></StgValue>
</operation>

<operation id="4935" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4694 %empty_107 = and i1 %tmp_759, i1 %xor_ln81_572

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="4936" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4695 %xor_ln81_573 = xor i1 %select_ln81_380, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_573"/></StgValue>
</operation>

<operation id="4937" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4696 %or_ln81_286 = or i1 %tmp_763, i1 %xor_ln81_573

]]></Node>
<StgValue><ssdm name="or_ln81_286"/></StgValue>
</operation>

<operation id="4938" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4697 %xor_ln81_574 = xor i1 %tmp_759, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_574"/></StgValue>
</operation>

<operation id="4939" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4698 %and_ln81_669 = and i1 %or_ln81_286, i1 %xor_ln81_574

]]></Node>
<StgValue><ssdm name="and_ln81_669"/></StgValue>
</operation>

<operation id="4940" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4699 %and_ln81_670 = and i1 %tmp_763, i1 %select_ln81_381

]]></Node>
<StgValue><ssdm name="and_ln81_670"/></StgValue>
</operation>

<operation id="4941" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4700 %xor_ln81_575 = xor i1 %and_ln81_670, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_575"/></StgValue>
</operation>

<operation id="4942" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4701 %and_ln81_671 = and i1 %empty_107, i1 %xor_ln81_575

]]></Node>
<StgValue><ssdm name="and_ln81_671"/></StgValue>
</operation>

<operation id="4943" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4702 %or_ln81_287 = or i1 %and_ln81_669, i1 %and_ln81_671

]]></Node>
<StgValue><ssdm name="or_ln81_287"/></StgValue>
</operation>

<operation id="4944" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4707" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:4704 %sext_ln81_288 = sext i16 %P_L1_W_0_load_96

]]></Node>
<StgValue><ssdm name="sext_ln81_288"/></StgValue>
</operation>

<operation id="4945" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4708" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:4705 %zext_ln81_224 = zext i15 %x_load_96

]]></Node>
<StgValue><ssdm name="zext_ln81_224"/></StgValue>
</operation>

<operation id="4946" st_id="99" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4709" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4706 %mul_ln81_96 = mul i31 %sext_ln81_288, i31 %zext_ln81_224

]]></Node>
<StgValue><ssdm name="mul_ln81_96"/></StgValue>
</operation>

<operation id="4947" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4710" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4707 %select_ln81_382 = select i1 %and_ln81_669, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_382"/></StgValue>
</operation>

<operation id="4948" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4711" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4708 %select_ln81_383 = select i1 %or_ln81_287, i16 %select_ln81_382, i16 %z_o_195

]]></Node>
<StgValue><ssdm name="select_ln81_383"/></StgValue>
</operation>

<operation id="4949" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4712" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:4709 %shl_ln81_95 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_383, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_95"/></StgValue>
</operation>

<operation id="4950" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4713" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:4710 %sext_ln81_289 = sext i26 %shl_ln81_95

]]></Node>
<StgValue><ssdm name="sext_ln81_289"/></StgValue>
</operation>

<operation id="4951" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4714" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:4711 %sext_ln81_290 = sext i31 %mul_ln81_96

]]></Node>
<StgValue><ssdm name="sext_ln81_290"/></StgValue>
</operation>

<operation id="4952" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4712 %add_ln81_192 = add i32 %sext_ln81_289, i32 %sext_ln81_290

]]></Node>
<StgValue><ssdm name="add_ln81_192"/></StgValue>
</operation>

<operation id="4953" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4716" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4713 %tmp_767 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_192, i32 31

]]></Node>
<StgValue><ssdm name="tmp_767"/></StgValue>
</operation>

<operation id="4954" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4717" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4714 %z_o_196 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_192, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_196"/></StgValue>
</operation>

<operation id="4955" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4718" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4715 %tmp_768 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_96, i32 9

]]></Node>
<StgValue><ssdm name="tmp_768"/></StgValue>
</operation>

<operation id="4956" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4719" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:4716 %trunc_ln81_96 = trunc i31 %mul_ln81_96

]]></Node>
<StgValue><ssdm name="trunc_ln81_96"/></StgValue>
</operation>

<operation id="4957" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4720" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:4717 %icmp_ln81_384 = icmp_ne  i9 %trunc_ln81_96, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_384"/></StgValue>
</operation>

<operation id="4958" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4722" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4719 %tmp_770 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_192, i32 10

]]></Node>
<StgValue><ssdm name="tmp_770"/></StgValue>
</operation>

<operation id="4959" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4720 %or_ln81_288 = or i1 %tmp_770, i1 %icmp_ln81_384

]]></Node>
<StgValue><ssdm name="or_ln81_288"/></StgValue>
</operation>

<operation id="4960" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4721 %and_ln81_672 = and i1 %or_ln81_288, i1 %tmp_768

]]></Node>
<StgValue><ssdm name="and_ln81_672"/></StgValue>
</operation>

<operation id="4961" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4725" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4722 %zext_ln81_96 = zext i1 %and_ln81_672

]]></Node>
<StgValue><ssdm name="zext_ln81_96"/></StgValue>
</operation>

<operation id="4962" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4726" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4723 %z_o_197 = add i16 %z_o_196, i16 %zext_ln81_96

]]></Node>
<StgValue><ssdm name="z_o_197"/></StgValue>
</operation>

<operation id="4963" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4727" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4724 %tmp_771 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_197, i32 15

]]></Node>
<StgValue><ssdm name="tmp_771"/></StgValue>
</operation>

<operation id="4964" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4731" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4728 %tmp_773 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_192, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_773"/></StgValue>
</operation>

<operation id="4965" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4732" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:4729 %icmp_ln81_385 = icmp_eq  i5 %tmp_773, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_385"/></StgValue>
</operation>

<operation id="4966" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4733" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4730 %tmp_774 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_192, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_774"/></StgValue>
</operation>

<operation id="4967" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4734" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4731 %icmp_ln81_386 = icmp_eq  i6 %tmp_774, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_386"/></StgValue>
</operation>

<operation id="4968" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4735" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4732 %icmp_ln81_387 = icmp_eq  i6 %tmp_774, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_387"/></StgValue>
</operation>

<operation id="4969" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4751" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4748 %P_L1_W_0_load_97 = load i16 97

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_97"/></StgValue>
</operation>

<operation id="4970" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4796" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4793 %P_L1_W_0_load_98 = load i16 98

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_98"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="4971" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:295 %x_load_98 = load i7 %x_addr_98

]]></Node>
<StgValue><ssdm name="x_load_98"/></StgValue>
</operation>

<operation id="4972" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:296 %store_ln67 = store i15 %x_load_98, i15 98

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="4973" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:297 %x_addr_99 = getelementptr i15 %x, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="x_addr_99"/></StgValue>
</operation>

<operation id="4974" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:298 %x_load_99 = load i7 %x_addr_99

]]></Node>
<StgValue><ssdm name="x_load_99"/></StgValue>
</operation>

<operation id="4975" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4721" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4718 %tmp_769 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_192, i32 25

]]></Node>
<StgValue><ssdm name="tmp_769"/></StgValue>
</operation>

<operation id="4976" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4725 %xor_ln81_576 = xor i1 %tmp_771, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_576"/></StgValue>
</operation>

<operation id="4977" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4726 %and_ln81_673 = and i1 %tmp_769, i1 %xor_ln81_576

]]></Node>
<StgValue><ssdm name="and_ln81_673"/></StgValue>
</operation>

<operation id="4978" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4730" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4727 %tmp_772 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_192, i32 26

]]></Node>
<StgValue><ssdm name="tmp_772"/></StgValue>
</operation>

<operation id="4979" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4736" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4733 %select_ln81_384 = select i1 %and_ln81_673, i1 %icmp_ln81_386, i1 %icmp_ln81_387

]]></Node>
<StgValue><ssdm name="select_ln81_384"/></StgValue>
</operation>

<operation id="4980" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4734 %xor_ln81_577 = xor i1 %tmp_772, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_577"/></StgValue>
</operation>

<operation id="4981" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4735 %and_ln81_674 = and i1 %icmp_ln81_385, i1 %xor_ln81_577

]]></Node>
<StgValue><ssdm name="and_ln81_674"/></StgValue>
</operation>

<operation id="4982" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4739" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4736 %select_ln81_385 = select i1 %and_ln81_673, i1 %and_ln81_674, i1 %icmp_ln81_386

]]></Node>
<StgValue><ssdm name="select_ln81_385"/></StgValue>
</operation>

<operation id="4983" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4737 %and_ln81_675 = and i1 %and_ln81_673, i1 %icmp_ln81_386

]]></Node>
<StgValue><ssdm name="and_ln81_675"/></StgValue>
</operation>

<operation id="4984" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4738 %xor_ln81_578 = xor i1 %and_ln81_675, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_578"/></StgValue>
</operation>

<operation id="4985" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4739 %empty_108 = and i1 %tmp_767, i1 %xor_ln81_578

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="4986" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4740 %xor_ln81_579 = xor i1 %select_ln81_384, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_579"/></StgValue>
</operation>

<operation id="4987" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4741 %or_ln81_289 = or i1 %tmp_771, i1 %xor_ln81_579

]]></Node>
<StgValue><ssdm name="or_ln81_289"/></StgValue>
</operation>

<operation id="4988" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4742 %xor_ln81_580 = xor i1 %tmp_767, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_580"/></StgValue>
</operation>

<operation id="4989" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4743 %and_ln81_676 = and i1 %or_ln81_289, i1 %xor_ln81_580

]]></Node>
<StgValue><ssdm name="and_ln81_676"/></StgValue>
</operation>

<operation id="4990" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4744 %and_ln81_677 = and i1 %tmp_771, i1 %select_ln81_385

]]></Node>
<StgValue><ssdm name="and_ln81_677"/></StgValue>
</operation>

<operation id="4991" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4745 %xor_ln81_581 = xor i1 %and_ln81_677, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_581"/></StgValue>
</operation>

<operation id="4992" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4746 %and_ln81_678 = and i1 %empty_108, i1 %xor_ln81_581

]]></Node>
<StgValue><ssdm name="and_ln81_678"/></StgValue>
</operation>

<operation id="4993" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4747 %or_ln81_290 = or i1 %and_ln81_676, i1 %and_ln81_678

]]></Node>
<StgValue><ssdm name="or_ln81_290"/></StgValue>
</operation>

<operation id="4994" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4752" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:4749 %sext_ln81_291 = sext i16 %P_L1_W_0_load_97

]]></Node>
<StgValue><ssdm name="sext_ln81_291"/></StgValue>
</operation>

<operation id="4995" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4753" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:4750 %zext_ln81_225 = zext i15 %x_load_97

]]></Node>
<StgValue><ssdm name="zext_ln81_225"/></StgValue>
</operation>

<operation id="4996" st_id="100" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4754" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4751 %mul_ln81_97 = mul i31 %sext_ln81_291, i31 %zext_ln81_225

]]></Node>
<StgValue><ssdm name="mul_ln81_97"/></StgValue>
</operation>

<operation id="4997" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4755" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4752 %select_ln81_386 = select i1 %and_ln81_676, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_386"/></StgValue>
</operation>

<operation id="4998" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4756" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4753 %select_ln81_387 = select i1 %or_ln81_290, i16 %select_ln81_386, i16 %z_o_197

]]></Node>
<StgValue><ssdm name="select_ln81_387"/></StgValue>
</operation>

<operation id="4999" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4757" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:4754 %shl_ln81_96 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_387, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_96"/></StgValue>
</operation>

<operation id="5000" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4758" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:4755 %sext_ln81_292 = sext i26 %shl_ln81_96

]]></Node>
<StgValue><ssdm name="sext_ln81_292"/></StgValue>
</operation>

<operation id="5001" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4759" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:4756 %sext_ln81_293 = sext i31 %mul_ln81_97

]]></Node>
<StgValue><ssdm name="sext_ln81_293"/></StgValue>
</operation>

<operation id="5002" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4757 %add_ln81_194 = add i32 %sext_ln81_292, i32 %sext_ln81_293

]]></Node>
<StgValue><ssdm name="add_ln81_194"/></StgValue>
</operation>

<operation id="5003" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4761" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4758 %tmp_775 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_194, i32 31

]]></Node>
<StgValue><ssdm name="tmp_775"/></StgValue>
</operation>

<operation id="5004" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4762" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4759 %z_o_198 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_194, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_198"/></StgValue>
</operation>

<operation id="5005" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4763" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4760 %tmp_776 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_97, i32 9

]]></Node>
<StgValue><ssdm name="tmp_776"/></StgValue>
</operation>

<operation id="5006" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4764" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:4761 %trunc_ln81_97 = trunc i31 %mul_ln81_97

]]></Node>
<StgValue><ssdm name="trunc_ln81_97"/></StgValue>
</operation>

<operation id="5007" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4765" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:4762 %icmp_ln81_388 = icmp_ne  i9 %trunc_ln81_97, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_388"/></StgValue>
</operation>

<operation id="5008" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4767" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4764 %tmp_778 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_194, i32 10

]]></Node>
<StgValue><ssdm name="tmp_778"/></StgValue>
</operation>

<operation id="5009" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4765 %or_ln81_291 = or i1 %tmp_778, i1 %icmp_ln81_388

]]></Node>
<StgValue><ssdm name="or_ln81_291"/></StgValue>
</operation>

<operation id="5010" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4766 %and_ln81_679 = and i1 %or_ln81_291, i1 %tmp_776

]]></Node>
<StgValue><ssdm name="and_ln81_679"/></StgValue>
</operation>

<operation id="5011" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4770" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4767 %zext_ln81_97 = zext i1 %and_ln81_679

]]></Node>
<StgValue><ssdm name="zext_ln81_97"/></StgValue>
</operation>

<operation id="5012" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4771" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4768 %z_o_199 = add i16 %z_o_198, i16 %zext_ln81_97

]]></Node>
<StgValue><ssdm name="z_o_199"/></StgValue>
</operation>

<operation id="5013" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4772" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4769 %tmp_779 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_199, i32 15

]]></Node>
<StgValue><ssdm name="tmp_779"/></StgValue>
</operation>

<operation id="5014" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4776" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4773 %tmp_781 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_194, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_781"/></StgValue>
</operation>

<operation id="5015" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4777" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:4774 %icmp_ln81_389 = icmp_eq  i5 %tmp_781, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_389"/></StgValue>
</operation>

<operation id="5016" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4778" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4775 %tmp_782 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_194, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_782"/></StgValue>
</operation>

<operation id="5017" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4779" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4776 %icmp_ln81_390 = icmp_eq  i6 %tmp_782, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_390"/></StgValue>
</operation>

<operation id="5018" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4780" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4777 %icmp_ln81_391 = icmp_eq  i6 %tmp_782, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_391"/></StgValue>
</operation>

<operation id="5019" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4796" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4793 %P_L1_W_0_load_98 = load i16 98

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_98"/></StgValue>
</operation>

<operation id="5020" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4841" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4838 %P_L1_W_0_load_99 = load i16 99

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_99"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="5021" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:298 %x_load_99 = load i7 %x_addr_99

]]></Node>
<StgValue><ssdm name="x_load_99"/></StgValue>
</operation>

<operation id="5022" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:299 %store_ln67 = store i15 %x_load_99, i15 99

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="5023" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:300 %x_addr_100 = getelementptr i15 %x, i64 0, i64 100

]]></Node>
<StgValue><ssdm name="x_addr_100"/></StgValue>
</operation>

<operation id="5024" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:301 %x_load_100 = load i7 %x_addr_100

]]></Node>
<StgValue><ssdm name="x_load_100"/></StgValue>
</operation>

<operation id="5025" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4766" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4763 %tmp_777 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_194, i32 25

]]></Node>
<StgValue><ssdm name="tmp_777"/></StgValue>
</operation>

<operation id="5026" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4770 %xor_ln81_582 = xor i1 %tmp_779, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_582"/></StgValue>
</operation>

<operation id="5027" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4771 %and_ln81_680 = and i1 %tmp_777, i1 %xor_ln81_582

]]></Node>
<StgValue><ssdm name="and_ln81_680"/></StgValue>
</operation>

<operation id="5028" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4775" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4772 %tmp_780 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_194, i32 26

]]></Node>
<StgValue><ssdm name="tmp_780"/></StgValue>
</operation>

<operation id="5029" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4781" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4778 %select_ln81_388 = select i1 %and_ln81_680, i1 %icmp_ln81_390, i1 %icmp_ln81_391

]]></Node>
<StgValue><ssdm name="select_ln81_388"/></StgValue>
</operation>

<operation id="5030" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4779 %xor_ln81_583 = xor i1 %tmp_780, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_583"/></StgValue>
</operation>

<operation id="5031" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4780 %and_ln81_681 = and i1 %icmp_ln81_389, i1 %xor_ln81_583

]]></Node>
<StgValue><ssdm name="and_ln81_681"/></StgValue>
</operation>

<operation id="5032" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4784" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4781 %select_ln81_389 = select i1 %and_ln81_680, i1 %and_ln81_681, i1 %icmp_ln81_390

]]></Node>
<StgValue><ssdm name="select_ln81_389"/></StgValue>
</operation>

<operation id="5033" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4782 %and_ln81_682 = and i1 %and_ln81_680, i1 %icmp_ln81_390

]]></Node>
<StgValue><ssdm name="and_ln81_682"/></StgValue>
</operation>

<operation id="5034" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4783 %xor_ln81_584 = xor i1 %and_ln81_682, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_584"/></StgValue>
</operation>

<operation id="5035" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4784 %empty_109 = and i1 %tmp_775, i1 %xor_ln81_584

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="5036" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4785 %xor_ln81_585 = xor i1 %select_ln81_388, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_585"/></StgValue>
</operation>

<operation id="5037" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4786 %or_ln81_292 = or i1 %tmp_779, i1 %xor_ln81_585

]]></Node>
<StgValue><ssdm name="or_ln81_292"/></StgValue>
</operation>

<operation id="5038" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4787 %xor_ln81_586 = xor i1 %tmp_775, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_586"/></StgValue>
</operation>

<operation id="5039" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4788 %and_ln81_683 = and i1 %or_ln81_292, i1 %xor_ln81_586

]]></Node>
<StgValue><ssdm name="and_ln81_683"/></StgValue>
</operation>

<operation id="5040" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4789 %and_ln81_684 = and i1 %tmp_779, i1 %select_ln81_389

]]></Node>
<StgValue><ssdm name="and_ln81_684"/></StgValue>
</operation>

<operation id="5041" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4790 %xor_ln81_587 = xor i1 %and_ln81_684, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_587"/></StgValue>
</operation>

<operation id="5042" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4791 %and_ln81_685 = and i1 %empty_109, i1 %xor_ln81_587

]]></Node>
<StgValue><ssdm name="and_ln81_685"/></StgValue>
</operation>

<operation id="5043" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4792 %or_ln81_293 = or i1 %and_ln81_683, i1 %and_ln81_685

]]></Node>
<StgValue><ssdm name="or_ln81_293"/></StgValue>
</operation>

<operation id="5044" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4797" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:4794 %sext_ln81_294 = sext i16 %P_L1_W_0_load_98

]]></Node>
<StgValue><ssdm name="sext_ln81_294"/></StgValue>
</operation>

<operation id="5045" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4798" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:4795 %zext_ln81_226 = zext i15 %x_load_98

]]></Node>
<StgValue><ssdm name="zext_ln81_226"/></StgValue>
</operation>

<operation id="5046" st_id="101" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4799" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4796 %mul_ln81_98 = mul i31 %sext_ln81_294, i31 %zext_ln81_226

]]></Node>
<StgValue><ssdm name="mul_ln81_98"/></StgValue>
</operation>

<operation id="5047" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4800" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4797 %select_ln81_390 = select i1 %and_ln81_683, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_390"/></StgValue>
</operation>

<operation id="5048" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4801" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4798 %select_ln81_391 = select i1 %or_ln81_293, i16 %select_ln81_390, i16 %z_o_199

]]></Node>
<StgValue><ssdm name="select_ln81_391"/></StgValue>
</operation>

<operation id="5049" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4802" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:4799 %shl_ln81_97 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_391, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_97"/></StgValue>
</operation>

<operation id="5050" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4803" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:4800 %sext_ln81_295 = sext i26 %shl_ln81_97

]]></Node>
<StgValue><ssdm name="sext_ln81_295"/></StgValue>
</operation>

<operation id="5051" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4804" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:4801 %sext_ln81_296 = sext i31 %mul_ln81_98

]]></Node>
<StgValue><ssdm name="sext_ln81_296"/></StgValue>
</operation>

<operation id="5052" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4802 %add_ln81_196 = add i32 %sext_ln81_295, i32 %sext_ln81_296

]]></Node>
<StgValue><ssdm name="add_ln81_196"/></StgValue>
</operation>

<operation id="5053" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4806" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4803 %tmp_783 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_196, i32 31

]]></Node>
<StgValue><ssdm name="tmp_783"/></StgValue>
</operation>

<operation id="5054" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4807" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4804 %z_o_200 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_196, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_200"/></StgValue>
</operation>

<operation id="5055" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4808" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4805 %tmp_784 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_98, i32 9

]]></Node>
<StgValue><ssdm name="tmp_784"/></StgValue>
</operation>

<operation id="5056" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4809" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:4806 %trunc_ln81_98 = trunc i31 %mul_ln81_98

]]></Node>
<StgValue><ssdm name="trunc_ln81_98"/></StgValue>
</operation>

<operation id="5057" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4810" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:4807 %icmp_ln81_392 = icmp_ne  i9 %trunc_ln81_98, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_392"/></StgValue>
</operation>

<operation id="5058" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4812" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4809 %tmp_786 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_196, i32 10

]]></Node>
<StgValue><ssdm name="tmp_786"/></StgValue>
</operation>

<operation id="5059" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4810 %or_ln81_294 = or i1 %tmp_786, i1 %icmp_ln81_392

]]></Node>
<StgValue><ssdm name="or_ln81_294"/></StgValue>
</operation>

<operation id="5060" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4811 %and_ln81_686 = and i1 %or_ln81_294, i1 %tmp_784

]]></Node>
<StgValue><ssdm name="and_ln81_686"/></StgValue>
</operation>

<operation id="5061" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4815" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4812 %zext_ln81_98 = zext i1 %and_ln81_686

]]></Node>
<StgValue><ssdm name="zext_ln81_98"/></StgValue>
</operation>

<operation id="5062" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4816" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4813 %z_o_201 = add i16 %z_o_200, i16 %zext_ln81_98

]]></Node>
<StgValue><ssdm name="z_o_201"/></StgValue>
</operation>

<operation id="5063" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4817" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4814 %tmp_787 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_201, i32 15

]]></Node>
<StgValue><ssdm name="tmp_787"/></StgValue>
</operation>

<operation id="5064" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4821" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4818 %tmp_789 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_196, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_789"/></StgValue>
</operation>

<operation id="5065" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4822" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:4819 %icmp_ln81_393 = icmp_eq  i5 %tmp_789, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_393"/></StgValue>
</operation>

<operation id="5066" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4823" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4820 %tmp_790 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_196, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_790"/></StgValue>
</operation>

<operation id="5067" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4824" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4821 %icmp_ln81_394 = icmp_eq  i6 %tmp_790, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_394"/></StgValue>
</operation>

<operation id="5068" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4825" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4822 %icmp_ln81_395 = icmp_eq  i6 %tmp_790, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_395"/></StgValue>
</operation>

<operation id="5069" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4841" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4838 %P_L1_W_0_load_99 = load i16 99

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_99"/></StgValue>
</operation>

<operation id="5070" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4886" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4883 %P_L1_W_0_load_100 = load i16 100

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_100"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="5071" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:301 %x_load_100 = load i7 %x_addr_100

]]></Node>
<StgValue><ssdm name="x_load_100"/></StgValue>
</operation>

<operation id="5072" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:302 %store_ln67 = store i15 %x_load_100, i15 100

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="5073" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:303 %x_addr_101 = getelementptr i15 %x, i64 0, i64 101

]]></Node>
<StgValue><ssdm name="x_addr_101"/></StgValue>
</operation>

<operation id="5074" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:304 %x_load_101 = load i7 %x_addr_101

]]></Node>
<StgValue><ssdm name="x_load_101"/></StgValue>
</operation>

<operation id="5075" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4811" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4808 %tmp_785 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_196, i32 25

]]></Node>
<StgValue><ssdm name="tmp_785"/></StgValue>
</operation>

<operation id="5076" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4815 %xor_ln81_588 = xor i1 %tmp_787, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_588"/></StgValue>
</operation>

<operation id="5077" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4816 %and_ln81_687 = and i1 %tmp_785, i1 %xor_ln81_588

]]></Node>
<StgValue><ssdm name="and_ln81_687"/></StgValue>
</operation>

<operation id="5078" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4820" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4817 %tmp_788 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_196, i32 26

]]></Node>
<StgValue><ssdm name="tmp_788"/></StgValue>
</operation>

<operation id="5079" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4826" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4823 %select_ln81_392 = select i1 %and_ln81_687, i1 %icmp_ln81_394, i1 %icmp_ln81_395

]]></Node>
<StgValue><ssdm name="select_ln81_392"/></StgValue>
</operation>

<operation id="5080" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4824 %xor_ln81_589 = xor i1 %tmp_788, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_589"/></StgValue>
</operation>

<operation id="5081" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4825 %and_ln81_688 = and i1 %icmp_ln81_393, i1 %xor_ln81_589

]]></Node>
<StgValue><ssdm name="and_ln81_688"/></StgValue>
</operation>

<operation id="5082" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4829" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4826 %select_ln81_393 = select i1 %and_ln81_687, i1 %and_ln81_688, i1 %icmp_ln81_394

]]></Node>
<StgValue><ssdm name="select_ln81_393"/></StgValue>
</operation>

<operation id="5083" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4827 %and_ln81_689 = and i1 %and_ln81_687, i1 %icmp_ln81_394

]]></Node>
<StgValue><ssdm name="and_ln81_689"/></StgValue>
</operation>

<operation id="5084" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4828 %xor_ln81_590 = xor i1 %and_ln81_689, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_590"/></StgValue>
</operation>

<operation id="5085" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4829 %empty_110 = and i1 %tmp_783, i1 %xor_ln81_590

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="5086" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4830 %xor_ln81_591 = xor i1 %select_ln81_392, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_591"/></StgValue>
</operation>

<operation id="5087" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4831 %or_ln81_295 = or i1 %tmp_787, i1 %xor_ln81_591

]]></Node>
<StgValue><ssdm name="or_ln81_295"/></StgValue>
</operation>

<operation id="5088" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4832 %xor_ln81_592 = xor i1 %tmp_783, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_592"/></StgValue>
</operation>

<operation id="5089" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4833 %and_ln81_690 = and i1 %or_ln81_295, i1 %xor_ln81_592

]]></Node>
<StgValue><ssdm name="and_ln81_690"/></StgValue>
</operation>

<operation id="5090" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4834 %and_ln81_691 = and i1 %tmp_787, i1 %select_ln81_393

]]></Node>
<StgValue><ssdm name="and_ln81_691"/></StgValue>
</operation>

<operation id="5091" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4835 %xor_ln81_593 = xor i1 %and_ln81_691, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_593"/></StgValue>
</operation>

<operation id="5092" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4836 %and_ln81_692 = and i1 %empty_110, i1 %xor_ln81_593

]]></Node>
<StgValue><ssdm name="and_ln81_692"/></StgValue>
</operation>

<operation id="5093" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4837 %or_ln81_296 = or i1 %and_ln81_690, i1 %and_ln81_692

]]></Node>
<StgValue><ssdm name="or_ln81_296"/></StgValue>
</operation>

<operation id="5094" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4842" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:4839 %sext_ln81_297 = sext i16 %P_L1_W_0_load_99

]]></Node>
<StgValue><ssdm name="sext_ln81_297"/></StgValue>
</operation>

<operation id="5095" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4843" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:4840 %zext_ln81_227 = zext i15 %x_load_99

]]></Node>
<StgValue><ssdm name="zext_ln81_227"/></StgValue>
</operation>

<operation id="5096" st_id="102" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4844" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4841 %mul_ln81_99 = mul i31 %sext_ln81_297, i31 %zext_ln81_227

]]></Node>
<StgValue><ssdm name="mul_ln81_99"/></StgValue>
</operation>

<operation id="5097" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4845" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4842 %select_ln81_394 = select i1 %and_ln81_690, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_394"/></StgValue>
</operation>

<operation id="5098" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4846" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4843 %select_ln81_395 = select i1 %or_ln81_296, i16 %select_ln81_394, i16 %z_o_201

]]></Node>
<StgValue><ssdm name="select_ln81_395"/></StgValue>
</operation>

<operation id="5099" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4847" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:4844 %shl_ln81_98 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_395, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_98"/></StgValue>
</operation>

<operation id="5100" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4848" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:4845 %sext_ln81_298 = sext i26 %shl_ln81_98

]]></Node>
<StgValue><ssdm name="sext_ln81_298"/></StgValue>
</operation>

<operation id="5101" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4849" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:4846 %sext_ln81_299 = sext i31 %mul_ln81_99

]]></Node>
<StgValue><ssdm name="sext_ln81_299"/></StgValue>
</operation>

<operation id="5102" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4847 %add_ln81_198 = add i32 %sext_ln81_298, i32 %sext_ln81_299

]]></Node>
<StgValue><ssdm name="add_ln81_198"/></StgValue>
</operation>

<operation id="5103" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4851" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4848 %tmp_791 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_198, i32 31

]]></Node>
<StgValue><ssdm name="tmp_791"/></StgValue>
</operation>

<operation id="5104" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4852" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4849 %z_o_202 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_198, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_202"/></StgValue>
</operation>

<operation id="5105" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4853" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4850 %tmp_792 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_99, i32 9

]]></Node>
<StgValue><ssdm name="tmp_792"/></StgValue>
</operation>

<operation id="5106" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4854" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:4851 %trunc_ln81_99 = trunc i31 %mul_ln81_99

]]></Node>
<StgValue><ssdm name="trunc_ln81_99"/></StgValue>
</operation>

<operation id="5107" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4855" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:4852 %icmp_ln81_396 = icmp_ne  i9 %trunc_ln81_99, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_396"/></StgValue>
</operation>

<operation id="5108" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4857" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4854 %tmp_794 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_198, i32 10

]]></Node>
<StgValue><ssdm name="tmp_794"/></StgValue>
</operation>

<operation id="5109" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4855 %or_ln81_297 = or i1 %tmp_794, i1 %icmp_ln81_396

]]></Node>
<StgValue><ssdm name="or_ln81_297"/></StgValue>
</operation>

<operation id="5110" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4856 %and_ln81_693 = and i1 %or_ln81_297, i1 %tmp_792

]]></Node>
<StgValue><ssdm name="and_ln81_693"/></StgValue>
</operation>

<operation id="5111" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4860" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4857 %zext_ln81_99 = zext i1 %and_ln81_693

]]></Node>
<StgValue><ssdm name="zext_ln81_99"/></StgValue>
</operation>

<operation id="5112" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4861" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4858 %z_o_203 = add i16 %z_o_202, i16 %zext_ln81_99

]]></Node>
<StgValue><ssdm name="z_o_203"/></StgValue>
</operation>

<operation id="5113" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4862" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4859 %tmp_795 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_203, i32 15

]]></Node>
<StgValue><ssdm name="tmp_795"/></StgValue>
</operation>

<operation id="5114" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4866" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4863 %tmp_797 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_198, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_797"/></StgValue>
</operation>

<operation id="5115" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4867" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:4864 %icmp_ln81_397 = icmp_eq  i5 %tmp_797, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_397"/></StgValue>
</operation>

<operation id="5116" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4868" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4865 %tmp_798 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_198, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_798"/></StgValue>
</operation>

<operation id="5117" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4869" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4866 %icmp_ln81_398 = icmp_eq  i6 %tmp_798, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_398"/></StgValue>
</operation>

<operation id="5118" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4870" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4867 %icmp_ln81_399 = icmp_eq  i6 %tmp_798, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_399"/></StgValue>
</operation>

<operation id="5119" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4886" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4883 %P_L1_W_0_load_100 = load i16 100

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_100"/></StgValue>
</operation>

<operation id="5120" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4931" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4928 %P_L1_W_0_load_101 = load i16 101

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_101"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="5121" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:304 %x_load_101 = load i7 %x_addr_101

]]></Node>
<StgValue><ssdm name="x_load_101"/></StgValue>
</operation>

<operation id="5122" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:305 %store_ln67 = store i15 %x_load_101, i15 101

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="5123" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:306 %x_addr_102 = getelementptr i15 %x, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="x_addr_102"/></StgValue>
</operation>

<operation id="5124" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:307 %x_load_102 = load i7 %x_addr_102

]]></Node>
<StgValue><ssdm name="x_load_102"/></StgValue>
</operation>

<operation id="5125" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4856" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4853 %tmp_793 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_198, i32 25

]]></Node>
<StgValue><ssdm name="tmp_793"/></StgValue>
</operation>

<operation id="5126" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4860 %xor_ln81_594 = xor i1 %tmp_795, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_594"/></StgValue>
</operation>

<operation id="5127" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4861 %and_ln81_694 = and i1 %tmp_793, i1 %xor_ln81_594

]]></Node>
<StgValue><ssdm name="and_ln81_694"/></StgValue>
</operation>

<operation id="5128" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4865" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4862 %tmp_796 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_198, i32 26

]]></Node>
<StgValue><ssdm name="tmp_796"/></StgValue>
</operation>

<operation id="5129" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4871" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4868 %select_ln81_396 = select i1 %and_ln81_694, i1 %icmp_ln81_398, i1 %icmp_ln81_399

]]></Node>
<StgValue><ssdm name="select_ln81_396"/></StgValue>
</operation>

<operation id="5130" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4869 %xor_ln81_595 = xor i1 %tmp_796, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_595"/></StgValue>
</operation>

<operation id="5131" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4870 %and_ln81_695 = and i1 %icmp_ln81_397, i1 %xor_ln81_595

]]></Node>
<StgValue><ssdm name="and_ln81_695"/></StgValue>
</operation>

<operation id="5132" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4874" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4871 %select_ln81_397 = select i1 %and_ln81_694, i1 %and_ln81_695, i1 %icmp_ln81_398

]]></Node>
<StgValue><ssdm name="select_ln81_397"/></StgValue>
</operation>

<operation id="5133" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4872 %and_ln81_696 = and i1 %and_ln81_694, i1 %icmp_ln81_398

]]></Node>
<StgValue><ssdm name="and_ln81_696"/></StgValue>
</operation>

<operation id="5134" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4873 %xor_ln81_596 = xor i1 %and_ln81_696, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_596"/></StgValue>
</operation>

<operation id="5135" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4874 %empty_111 = and i1 %tmp_791, i1 %xor_ln81_596

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="5136" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4875 %xor_ln81_597 = xor i1 %select_ln81_396, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_597"/></StgValue>
</operation>

<operation id="5137" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4876 %or_ln81_298 = or i1 %tmp_795, i1 %xor_ln81_597

]]></Node>
<StgValue><ssdm name="or_ln81_298"/></StgValue>
</operation>

<operation id="5138" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4877 %xor_ln81_598 = xor i1 %tmp_791, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_598"/></StgValue>
</operation>

<operation id="5139" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4878 %and_ln81_697 = and i1 %or_ln81_298, i1 %xor_ln81_598

]]></Node>
<StgValue><ssdm name="and_ln81_697"/></StgValue>
</operation>

<operation id="5140" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4879 %and_ln81_698 = and i1 %tmp_795, i1 %select_ln81_397

]]></Node>
<StgValue><ssdm name="and_ln81_698"/></StgValue>
</operation>

<operation id="5141" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4880 %xor_ln81_599 = xor i1 %and_ln81_698, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_599"/></StgValue>
</operation>

<operation id="5142" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4881 %and_ln81_699 = and i1 %empty_111, i1 %xor_ln81_599

]]></Node>
<StgValue><ssdm name="and_ln81_699"/></StgValue>
</operation>

<operation id="5143" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4882 %or_ln81_299 = or i1 %and_ln81_697, i1 %and_ln81_699

]]></Node>
<StgValue><ssdm name="or_ln81_299"/></StgValue>
</operation>

<operation id="5144" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4887" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:4884 %sext_ln81_300 = sext i16 %P_L1_W_0_load_100

]]></Node>
<StgValue><ssdm name="sext_ln81_300"/></StgValue>
</operation>

<operation id="5145" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4888" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:4885 %zext_ln81_228 = zext i15 %x_load_100

]]></Node>
<StgValue><ssdm name="zext_ln81_228"/></StgValue>
</operation>

<operation id="5146" st_id="103" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4889" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4886 %mul_ln81_100 = mul i31 %sext_ln81_300, i31 %zext_ln81_228

]]></Node>
<StgValue><ssdm name="mul_ln81_100"/></StgValue>
</operation>

<operation id="5147" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4890" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4887 %select_ln81_398 = select i1 %and_ln81_697, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_398"/></StgValue>
</operation>

<operation id="5148" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4891" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4888 %select_ln81_399 = select i1 %or_ln81_299, i16 %select_ln81_398, i16 %z_o_203

]]></Node>
<StgValue><ssdm name="select_ln81_399"/></StgValue>
</operation>

<operation id="5149" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4892" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:4889 %shl_ln81_99 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_399, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_99"/></StgValue>
</operation>

<operation id="5150" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4893" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:4890 %sext_ln81_301 = sext i26 %shl_ln81_99

]]></Node>
<StgValue><ssdm name="sext_ln81_301"/></StgValue>
</operation>

<operation id="5151" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4894" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:4891 %sext_ln81_302 = sext i31 %mul_ln81_100

]]></Node>
<StgValue><ssdm name="sext_ln81_302"/></StgValue>
</operation>

<operation id="5152" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4892 %add_ln81_200 = add i32 %sext_ln81_301, i32 %sext_ln81_302

]]></Node>
<StgValue><ssdm name="add_ln81_200"/></StgValue>
</operation>

<operation id="5153" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4896" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4893 %tmp_799 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_200, i32 31

]]></Node>
<StgValue><ssdm name="tmp_799"/></StgValue>
</operation>

<operation id="5154" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4897" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4894 %z_o_204 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_200, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_204"/></StgValue>
</operation>

<operation id="5155" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4898" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4895 %tmp_800 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_100, i32 9

]]></Node>
<StgValue><ssdm name="tmp_800"/></StgValue>
</operation>

<operation id="5156" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4899" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:4896 %trunc_ln81_100 = trunc i31 %mul_ln81_100

]]></Node>
<StgValue><ssdm name="trunc_ln81_100"/></StgValue>
</operation>

<operation id="5157" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4900" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:4897 %icmp_ln81_400 = icmp_ne  i9 %trunc_ln81_100, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_400"/></StgValue>
</operation>

<operation id="5158" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4902" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4899 %tmp_802 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_200, i32 10

]]></Node>
<StgValue><ssdm name="tmp_802"/></StgValue>
</operation>

<operation id="5159" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4900 %or_ln81_300 = or i1 %tmp_802, i1 %icmp_ln81_400

]]></Node>
<StgValue><ssdm name="or_ln81_300"/></StgValue>
</operation>

<operation id="5160" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4901 %and_ln81_700 = and i1 %or_ln81_300, i1 %tmp_800

]]></Node>
<StgValue><ssdm name="and_ln81_700"/></StgValue>
</operation>

<operation id="5161" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4905" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4902 %zext_ln81_100 = zext i1 %and_ln81_700

]]></Node>
<StgValue><ssdm name="zext_ln81_100"/></StgValue>
</operation>

<operation id="5162" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4906" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4903 %z_o_205 = add i16 %z_o_204, i16 %zext_ln81_100

]]></Node>
<StgValue><ssdm name="z_o_205"/></StgValue>
</operation>

<operation id="5163" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4907" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4904 %tmp_803 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_205, i32 15

]]></Node>
<StgValue><ssdm name="tmp_803"/></StgValue>
</operation>

<operation id="5164" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4911" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4908 %tmp_805 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_200, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_805"/></StgValue>
</operation>

<operation id="5165" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4912" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:4909 %icmp_ln81_401 = icmp_eq  i5 %tmp_805, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_401"/></StgValue>
</operation>

<operation id="5166" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4913" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4910 %tmp_806 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_200, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_806"/></StgValue>
</operation>

<operation id="5167" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4914" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4911 %icmp_ln81_402 = icmp_eq  i6 %tmp_806, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_402"/></StgValue>
</operation>

<operation id="5168" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4915" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4912 %icmp_ln81_403 = icmp_eq  i6 %tmp_806, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_403"/></StgValue>
</operation>

<operation id="5169" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4931" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4928 %P_L1_W_0_load_101 = load i16 101

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_101"/></StgValue>
</operation>

<operation id="5170" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4976" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4973 %P_L1_W_0_load_102 = load i16 102

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_102"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="5171" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:307 %x_load_102 = load i7 %x_addr_102

]]></Node>
<StgValue><ssdm name="x_load_102"/></StgValue>
</operation>

<operation id="5172" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:308 %store_ln67 = store i15 %x_load_102, i15 102

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="5173" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:309 %x_addr_103 = getelementptr i15 %x, i64 0, i64 103

]]></Node>
<StgValue><ssdm name="x_addr_103"/></StgValue>
</operation>

<operation id="5174" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:310 %x_load_103 = load i7 %x_addr_103

]]></Node>
<StgValue><ssdm name="x_load_103"/></StgValue>
</operation>

<operation id="5175" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4901" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4898 %tmp_801 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_200, i32 25

]]></Node>
<StgValue><ssdm name="tmp_801"/></StgValue>
</operation>

<operation id="5176" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4905 %xor_ln81_600 = xor i1 %tmp_803, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_600"/></StgValue>
</operation>

<operation id="5177" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4906 %and_ln81_701 = and i1 %tmp_801, i1 %xor_ln81_600

]]></Node>
<StgValue><ssdm name="and_ln81_701"/></StgValue>
</operation>

<operation id="5178" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4910" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4907 %tmp_804 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_200, i32 26

]]></Node>
<StgValue><ssdm name="tmp_804"/></StgValue>
</operation>

<operation id="5179" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4916" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4913 %select_ln81_400 = select i1 %and_ln81_701, i1 %icmp_ln81_402, i1 %icmp_ln81_403

]]></Node>
<StgValue><ssdm name="select_ln81_400"/></StgValue>
</operation>

<operation id="5180" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4914 %xor_ln81_601 = xor i1 %tmp_804, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_601"/></StgValue>
</operation>

<operation id="5181" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4915 %and_ln81_702 = and i1 %icmp_ln81_401, i1 %xor_ln81_601

]]></Node>
<StgValue><ssdm name="and_ln81_702"/></StgValue>
</operation>

<operation id="5182" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4919" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4916 %select_ln81_401 = select i1 %and_ln81_701, i1 %and_ln81_702, i1 %icmp_ln81_402

]]></Node>
<StgValue><ssdm name="select_ln81_401"/></StgValue>
</operation>

<operation id="5183" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4917 %and_ln81_703 = and i1 %and_ln81_701, i1 %icmp_ln81_402

]]></Node>
<StgValue><ssdm name="and_ln81_703"/></StgValue>
</operation>

<operation id="5184" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4918 %xor_ln81_602 = xor i1 %and_ln81_703, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_602"/></StgValue>
</operation>

<operation id="5185" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4919 %empty_112 = and i1 %tmp_799, i1 %xor_ln81_602

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="5186" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4920 %xor_ln81_603 = xor i1 %select_ln81_400, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_603"/></StgValue>
</operation>

<operation id="5187" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4921 %or_ln81_301 = or i1 %tmp_803, i1 %xor_ln81_603

]]></Node>
<StgValue><ssdm name="or_ln81_301"/></StgValue>
</operation>

<operation id="5188" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4922 %xor_ln81_604 = xor i1 %tmp_799, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_604"/></StgValue>
</operation>

<operation id="5189" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4923 %and_ln81_704 = and i1 %or_ln81_301, i1 %xor_ln81_604

]]></Node>
<StgValue><ssdm name="and_ln81_704"/></StgValue>
</operation>

<operation id="5190" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4924 %and_ln81_705 = and i1 %tmp_803, i1 %select_ln81_401

]]></Node>
<StgValue><ssdm name="and_ln81_705"/></StgValue>
</operation>

<operation id="5191" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4925 %xor_ln81_605 = xor i1 %and_ln81_705, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_605"/></StgValue>
</operation>

<operation id="5192" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4926 %and_ln81_706 = and i1 %empty_112, i1 %xor_ln81_605

]]></Node>
<StgValue><ssdm name="and_ln81_706"/></StgValue>
</operation>

<operation id="5193" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4927 %or_ln81_302 = or i1 %and_ln81_704, i1 %and_ln81_706

]]></Node>
<StgValue><ssdm name="or_ln81_302"/></StgValue>
</operation>

<operation id="5194" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4932" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:4929 %sext_ln81_303 = sext i16 %P_L1_W_0_load_101

]]></Node>
<StgValue><ssdm name="sext_ln81_303"/></StgValue>
</operation>

<operation id="5195" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4933" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:4930 %zext_ln81_229 = zext i15 %x_load_101

]]></Node>
<StgValue><ssdm name="zext_ln81_229"/></StgValue>
</operation>

<operation id="5196" st_id="104" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4934" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4931 %mul_ln81_101 = mul i31 %sext_ln81_303, i31 %zext_ln81_229

]]></Node>
<StgValue><ssdm name="mul_ln81_101"/></StgValue>
</operation>

<operation id="5197" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4935" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4932 %select_ln81_402 = select i1 %and_ln81_704, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_402"/></StgValue>
</operation>

<operation id="5198" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4936" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4933 %select_ln81_403 = select i1 %or_ln81_302, i16 %select_ln81_402, i16 %z_o_205

]]></Node>
<StgValue><ssdm name="select_ln81_403"/></StgValue>
</operation>

<operation id="5199" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4937" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:4934 %shl_ln81_100 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_403, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_100"/></StgValue>
</operation>

<operation id="5200" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4938" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:4935 %sext_ln81_304 = sext i26 %shl_ln81_100

]]></Node>
<StgValue><ssdm name="sext_ln81_304"/></StgValue>
</operation>

<operation id="5201" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4939" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:4936 %sext_ln81_305 = sext i31 %mul_ln81_101

]]></Node>
<StgValue><ssdm name="sext_ln81_305"/></StgValue>
</operation>

<operation id="5202" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4937 %add_ln81_202 = add i32 %sext_ln81_304, i32 %sext_ln81_305

]]></Node>
<StgValue><ssdm name="add_ln81_202"/></StgValue>
</operation>

<operation id="5203" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4941" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4938 %tmp_807 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_202, i32 31

]]></Node>
<StgValue><ssdm name="tmp_807"/></StgValue>
</operation>

<operation id="5204" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4942" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4939 %z_o_206 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_202, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_206"/></StgValue>
</operation>

<operation id="5205" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4943" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4940 %tmp_808 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_101, i32 9

]]></Node>
<StgValue><ssdm name="tmp_808"/></StgValue>
</operation>

<operation id="5206" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4944" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:4941 %trunc_ln81_101 = trunc i31 %mul_ln81_101

]]></Node>
<StgValue><ssdm name="trunc_ln81_101"/></StgValue>
</operation>

<operation id="5207" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4945" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:4942 %icmp_ln81_404 = icmp_ne  i9 %trunc_ln81_101, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_404"/></StgValue>
</operation>

<operation id="5208" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4947" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4944 %tmp_810 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_202, i32 10

]]></Node>
<StgValue><ssdm name="tmp_810"/></StgValue>
</operation>

<operation id="5209" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4945 %or_ln81_303 = or i1 %tmp_810, i1 %icmp_ln81_404

]]></Node>
<StgValue><ssdm name="or_ln81_303"/></StgValue>
</operation>

<operation id="5210" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4946 %and_ln81_707 = and i1 %or_ln81_303, i1 %tmp_808

]]></Node>
<StgValue><ssdm name="and_ln81_707"/></StgValue>
</operation>

<operation id="5211" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4950" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4947 %zext_ln81_101 = zext i1 %and_ln81_707

]]></Node>
<StgValue><ssdm name="zext_ln81_101"/></StgValue>
</operation>

<operation id="5212" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4951" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4948 %z_o_207 = add i16 %z_o_206, i16 %zext_ln81_101

]]></Node>
<StgValue><ssdm name="z_o_207"/></StgValue>
</operation>

<operation id="5213" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4952" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4949 %tmp_811 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_207, i32 15

]]></Node>
<StgValue><ssdm name="tmp_811"/></StgValue>
</operation>

<operation id="5214" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4956" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4953 %tmp_813 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_202, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_813"/></StgValue>
</operation>

<operation id="5215" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4957" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:4954 %icmp_ln81_405 = icmp_eq  i5 %tmp_813, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_405"/></StgValue>
</operation>

<operation id="5216" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4958" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4955 %tmp_814 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_202, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_814"/></StgValue>
</operation>

<operation id="5217" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4959" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4956 %icmp_ln81_406 = icmp_eq  i6 %tmp_814, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_406"/></StgValue>
</operation>

<operation id="5218" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4960" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:4957 %icmp_ln81_407 = icmp_eq  i6 %tmp_814, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_407"/></StgValue>
</operation>

<operation id="5219" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4976" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:4973 %P_L1_W_0_load_102 = load i16 102

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_102"/></StgValue>
</operation>

<operation id="5220" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5021" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5018 %P_L1_W_0_load_103 = load i16 103

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_103"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="5221" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:310 %x_load_103 = load i7 %x_addr_103

]]></Node>
<StgValue><ssdm name="x_load_103"/></StgValue>
</operation>

<operation id="5222" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:311 %store_ln67 = store i15 %x_load_103, i15 103

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="5223" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:312 %x_addr_104 = getelementptr i15 %x, i64 0, i64 104

]]></Node>
<StgValue><ssdm name="x_addr_104"/></StgValue>
</operation>

<operation id="5224" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:313 %x_load_104 = load i7 %x_addr_104

]]></Node>
<StgValue><ssdm name="x_load_104"/></StgValue>
</operation>

<operation id="5225" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4946" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4943 %tmp_809 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_202, i32 25

]]></Node>
<StgValue><ssdm name="tmp_809"/></StgValue>
</operation>

<operation id="5226" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4950 %xor_ln81_606 = xor i1 %tmp_811, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_606"/></StgValue>
</operation>

<operation id="5227" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4951 %and_ln81_708 = and i1 %tmp_809, i1 %xor_ln81_606

]]></Node>
<StgValue><ssdm name="and_ln81_708"/></StgValue>
</operation>

<operation id="5228" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4955" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4952 %tmp_812 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_202, i32 26

]]></Node>
<StgValue><ssdm name="tmp_812"/></StgValue>
</operation>

<operation id="5229" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4961" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4958 %select_ln81_404 = select i1 %and_ln81_708, i1 %icmp_ln81_406, i1 %icmp_ln81_407

]]></Node>
<StgValue><ssdm name="select_ln81_404"/></StgValue>
</operation>

<operation id="5230" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4959 %xor_ln81_607 = xor i1 %tmp_812, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_607"/></StgValue>
</operation>

<operation id="5231" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4960 %and_ln81_709 = and i1 %icmp_ln81_405, i1 %xor_ln81_607

]]></Node>
<StgValue><ssdm name="and_ln81_709"/></StgValue>
</operation>

<operation id="5232" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4964" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:4961 %select_ln81_405 = select i1 %and_ln81_708, i1 %and_ln81_709, i1 %icmp_ln81_406

]]></Node>
<StgValue><ssdm name="select_ln81_405"/></StgValue>
</operation>

<operation id="5233" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4962 %and_ln81_710 = and i1 %and_ln81_708, i1 %icmp_ln81_406

]]></Node>
<StgValue><ssdm name="and_ln81_710"/></StgValue>
</operation>

<operation id="5234" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4963 %xor_ln81_608 = xor i1 %and_ln81_710, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_608"/></StgValue>
</operation>

<operation id="5235" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4964 %empty_113 = and i1 %tmp_807, i1 %xor_ln81_608

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="5236" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4965 %xor_ln81_609 = xor i1 %select_ln81_404, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_609"/></StgValue>
</operation>

<operation id="5237" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4966 %or_ln81_304 = or i1 %tmp_811, i1 %xor_ln81_609

]]></Node>
<StgValue><ssdm name="or_ln81_304"/></StgValue>
</operation>

<operation id="5238" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4967 %xor_ln81_610 = xor i1 %tmp_807, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_610"/></StgValue>
</operation>

<operation id="5239" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4968 %and_ln81_711 = and i1 %or_ln81_304, i1 %xor_ln81_610

]]></Node>
<StgValue><ssdm name="and_ln81_711"/></StgValue>
</operation>

<operation id="5240" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4969 %and_ln81_712 = and i1 %tmp_811, i1 %select_ln81_405

]]></Node>
<StgValue><ssdm name="and_ln81_712"/></StgValue>
</operation>

<operation id="5241" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4970 %xor_ln81_611 = xor i1 %and_ln81_712, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_611"/></StgValue>
</operation>

<operation id="5242" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4971 %and_ln81_713 = and i1 %empty_113, i1 %xor_ln81_611

]]></Node>
<StgValue><ssdm name="and_ln81_713"/></StgValue>
</operation>

<operation id="5243" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4972 %or_ln81_305 = or i1 %and_ln81_711, i1 %and_ln81_713

]]></Node>
<StgValue><ssdm name="or_ln81_305"/></StgValue>
</operation>

<operation id="5244" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4977" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:4974 %sext_ln81_306 = sext i16 %P_L1_W_0_load_102

]]></Node>
<StgValue><ssdm name="sext_ln81_306"/></StgValue>
</operation>

<operation id="5245" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4978" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:4975 %zext_ln81_230 = zext i15 %x_load_102

]]></Node>
<StgValue><ssdm name="zext_ln81_230"/></StgValue>
</operation>

<operation id="5246" st_id="105" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4979" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:4976 %mul_ln81_102 = mul i31 %sext_ln81_306, i31 %zext_ln81_230

]]></Node>
<StgValue><ssdm name="mul_ln81_102"/></StgValue>
</operation>

<operation id="5247" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4980" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4977 %select_ln81_406 = select i1 %and_ln81_711, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_406"/></StgValue>
</operation>

<operation id="5248" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4981" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4978 %select_ln81_407 = select i1 %or_ln81_305, i16 %select_ln81_406, i16 %z_o_207

]]></Node>
<StgValue><ssdm name="select_ln81_407"/></StgValue>
</operation>

<operation id="5249" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4982" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:4979 %shl_ln81_101 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_407, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_101"/></StgValue>
</operation>

<operation id="5250" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4983" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:4980 %sext_ln81_307 = sext i26 %shl_ln81_101

]]></Node>
<StgValue><ssdm name="sext_ln81_307"/></StgValue>
</operation>

<operation id="5251" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4984" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:4981 %sext_ln81_308 = sext i31 %mul_ln81_102

]]></Node>
<StgValue><ssdm name="sext_ln81_308"/></StgValue>
</operation>

<operation id="5252" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4982 %add_ln81_204 = add i32 %sext_ln81_307, i32 %sext_ln81_308

]]></Node>
<StgValue><ssdm name="add_ln81_204"/></StgValue>
</operation>

<operation id="5253" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4986" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4983 %tmp_815 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_204, i32 31

]]></Node>
<StgValue><ssdm name="tmp_815"/></StgValue>
</operation>

<operation id="5254" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4987" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4984 %z_o_208 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_204, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_208"/></StgValue>
</operation>

<operation id="5255" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4988" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:4985 %tmp_816 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_102, i32 9

]]></Node>
<StgValue><ssdm name="tmp_816"/></StgValue>
</operation>

<operation id="5256" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4989" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:4986 %trunc_ln81_102 = trunc i31 %mul_ln81_102

]]></Node>
<StgValue><ssdm name="trunc_ln81_102"/></StgValue>
</operation>

<operation id="5257" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4990" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:4987 %icmp_ln81_408 = icmp_ne  i9 %trunc_ln81_102, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_408"/></StgValue>
</operation>

<operation id="5258" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4992" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4989 %tmp_818 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_204, i32 10

]]></Node>
<StgValue><ssdm name="tmp_818"/></StgValue>
</operation>

<operation id="5259" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4990 %or_ln81_306 = or i1 %tmp_818, i1 %icmp_ln81_408

]]></Node>
<StgValue><ssdm name="or_ln81_306"/></StgValue>
</operation>

<operation id="5260" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4991 %and_ln81_714 = and i1 %or_ln81_306, i1 %tmp_816

]]></Node>
<StgValue><ssdm name="and_ln81_714"/></StgValue>
</operation>

<operation id="5261" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4995" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:4992 %zext_ln81_102 = zext i1 %and_ln81_714

]]></Node>
<StgValue><ssdm name="zext_ln81_102"/></StgValue>
</operation>

<operation id="5262" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4996" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4993 %z_o_209 = add i16 %z_o_208, i16 %zext_ln81_102

]]></Node>
<StgValue><ssdm name="z_o_209"/></StgValue>
</operation>

<operation id="5263" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4997" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:4994 %tmp_819 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_209, i32 15

]]></Node>
<StgValue><ssdm name="tmp_819"/></StgValue>
</operation>

<operation id="5264" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5001" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4998 %tmp_821 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_204, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_821"/></StgValue>
</operation>

<operation id="5265" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5002" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:4999 %icmp_ln81_409 = icmp_eq  i5 %tmp_821, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_409"/></StgValue>
</operation>

<operation id="5266" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5003" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5000 %tmp_822 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_204, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_822"/></StgValue>
</operation>

<operation id="5267" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5004" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5001 %icmp_ln81_410 = icmp_eq  i6 %tmp_822, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_410"/></StgValue>
</operation>

<operation id="5268" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5005" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5002 %icmp_ln81_411 = icmp_eq  i6 %tmp_822, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_411"/></StgValue>
</operation>

<operation id="5269" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5021" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5018 %P_L1_W_0_load_103 = load i16 103

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_103"/></StgValue>
</operation>

<operation id="5270" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5066" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5063 %P_L1_W_0_load_104 = load i16 104

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_104"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="5271" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:313 %x_load_104 = load i7 %x_addr_104

]]></Node>
<StgValue><ssdm name="x_load_104"/></StgValue>
</operation>

<operation id="5272" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:314 %store_ln67 = store i15 %x_load_104, i15 104

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="5273" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:315 %x_addr_105 = getelementptr i15 %x, i64 0, i64 105

]]></Node>
<StgValue><ssdm name="x_addr_105"/></StgValue>
</operation>

<operation id="5274" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:316 %x_load_105 = load i7 %x_addr_105

]]></Node>
<StgValue><ssdm name="x_load_105"/></StgValue>
</operation>

<operation id="5275" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4991" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4988 %tmp_817 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_204, i32 25

]]></Node>
<StgValue><ssdm name="tmp_817"/></StgValue>
</operation>

<operation id="5276" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4995 %xor_ln81_612 = xor i1 %tmp_819, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_612"/></StgValue>
</operation>

<operation id="5277" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4996 %and_ln81_715 = and i1 %tmp_817, i1 %xor_ln81_612

]]></Node>
<StgValue><ssdm name="and_ln81_715"/></StgValue>
</operation>

<operation id="5278" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5000" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4997 %tmp_820 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_204, i32 26

]]></Node>
<StgValue><ssdm name="tmp_820"/></StgValue>
</operation>

<operation id="5279" st_id="106" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5006" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5003 %select_ln81_408 = select i1 %and_ln81_715, i1 %icmp_ln81_410, i1 %icmp_ln81_411

]]></Node>
<StgValue><ssdm name="select_ln81_408"/></StgValue>
</operation>

<operation id="5280" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5004 %xor_ln81_613 = xor i1 %tmp_820, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_613"/></StgValue>
</operation>

<operation id="5281" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5005 %and_ln81_716 = and i1 %icmp_ln81_409, i1 %xor_ln81_613

]]></Node>
<StgValue><ssdm name="and_ln81_716"/></StgValue>
</operation>

<operation id="5282" st_id="106" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5009" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5006 %select_ln81_409 = select i1 %and_ln81_715, i1 %and_ln81_716, i1 %icmp_ln81_410

]]></Node>
<StgValue><ssdm name="select_ln81_409"/></StgValue>
</operation>

<operation id="5283" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5007 %and_ln81_717 = and i1 %and_ln81_715, i1 %icmp_ln81_410

]]></Node>
<StgValue><ssdm name="and_ln81_717"/></StgValue>
</operation>

<operation id="5284" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5008 %xor_ln81_614 = xor i1 %and_ln81_717, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_614"/></StgValue>
</operation>

<operation id="5285" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5009 %empty_114 = and i1 %tmp_815, i1 %xor_ln81_614

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="5286" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5010 %xor_ln81_615 = xor i1 %select_ln81_408, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_615"/></StgValue>
</operation>

<operation id="5287" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5011 %or_ln81_307 = or i1 %tmp_819, i1 %xor_ln81_615

]]></Node>
<StgValue><ssdm name="or_ln81_307"/></StgValue>
</operation>

<operation id="5288" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5012 %xor_ln81_616 = xor i1 %tmp_815, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_616"/></StgValue>
</operation>

<operation id="5289" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5013 %and_ln81_718 = and i1 %or_ln81_307, i1 %xor_ln81_616

]]></Node>
<StgValue><ssdm name="and_ln81_718"/></StgValue>
</operation>

<operation id="5290" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5014 %and_ln81_719 = and i1 %tmp_819, i1 %select_ln81_409

]]></Node>
<StgValue><ssdm name="and_ln81_719"/></StgValue>
</operation>

<operation id="5291" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5015 %xor_ln81_617 = xor i1 %and_ln81_719, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_617"/></StgValue>
</operation>

<operation id="5292" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5016 %and_ln81_720 = and i1 %empty_114, i1 %xor_ln81_617

]]></Node>
<StgValue><ssdm name="and_ln81_720"/></StgValue>
</operation>

<operation id="5293" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5017 %or_ln81_308 = or i1 %and_ln81_718, i1 %and_ln81_720

]]></Node>
<StgValue><ssdm name="or_ln81_308"/></StgValue>
</operation>

<operation id="5294" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5022" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:5019 %sext_ln81_309 = sext i16 %P_L1_W_0_load_103

]]></Node>
<StgValue><ssdm name="sext_ln81_309"/></StgValue>
</operation>

<operation id="5295" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5023" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:5020 %zext_ln81_231 = zext i15 %x_load_103

]]></Node>
<StgValue><ssdm name="zext_ln81_231"/></StgValue>
</operation>

<operation id="5296" st_id="106" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5024" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:5021 %mul_ln81_103 = mul i31 %sext_ln81_309, i31 %zext_ln81_231

]]></Node>
<StgValue><ssdm name="mul_ln81_103"/></StgValue>
</operation>

<operation id="5297" st_id="106" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5025" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5022 %select_ln81_410 = select i1 %and_ln81_718, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_410"/></StgValue>
</operation>

<operation id="5298" st_id="106" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5026" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5023 %select_ln81_411 = select i1 %or_ln81_308, i16 %select_ln81_410, i16 %z_o_209

]]></Node>
<StgValue><ssdm name="select_ln81_411"/></StgValue>
</operation>

<operation id="5299" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5027" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:5024 %shl_ln81_102 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_411, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_102"/></StgValue>
</operation>

<operation id="5300" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5028" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:5025 %sext_ln81_310 = sext i26 %shl_ln81_102

]]></Node>
<StgValue><ssdm name="sext_ln81_310"/></StgValue>
</operation>

<operation id="5301" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5029" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:5026 %sext_ln81_311 = sext i31 %mul_ln81_103

]]></Node>
<StgValue><ssdm name="sext_ln81_311"/></StgValue>
</operation>

<operation id="5302" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:5027 %add_ln81_206 = add i32 %sext_ln81_310, i32 %sext_ln81_311

]]></Node>
<StgValue><ssdm name="add_ln81_206"/></StgValue>
</operation>

<operation id="5303" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5031" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5028 %tmp_823 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_206, i32 31

]]></Node>
<StgValue><ssdm name="tmp_823"/></StgValue>
</operation>

<operation id="5304" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5032" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5029 %z_o_210 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_206, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_210"/></StgValue>
</operation>

<operation id="5305" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5033" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:5030 %tmp_824 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_103, i32 9

]]></Node>
<StgValue><ssdm name="tmp_824"/></StgValue>
</operation>

<operation id="5306" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5034" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:5031 %trunc_ln81_103 = trunc i31 %mul_ln81_103

]]></Node>
<StgValue><ssdm name="trunc_ln81_103"/></StgValue>
</operation>

<operation id="5307" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5035" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:5032 %icmp_ln81_412 = icmp_ne  i9 %trunc_ln81_103, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_412"/></StgValue>
</operation>

<operation id="5308" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5037" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5034 %tmp_826 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_206, i32 10

]]></Node>
<StgValue><ssdm name="tmp_826"/></StgValue>
</operation>

<operation id="5309" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5035 %or_ln81_309 = or i1 %tmp_826, i1 %icmp_ln81_412

]]></Node>
<StgValue><ssdm name="or_ln81_309"/></StgValue>
</operation>

<operation id="5310" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5036 %and_ln81_721 = and i1 %or_ln81_309, i1 %tmp_824

]]></Node>
<StgValue><ssdm name="and_ln81_721"/></StgValue>
</operation>

<operation id="5311" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5040" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:5037 %zext_ln81_103 = zext i1 %and_ln81_721

]]></Node>
<StgValue><ssdm name="zext_ln81_103"/></StgValue>
</operation>

<operation id="5312" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5041" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5038 %z_o_211 = add i16 %z_o_210, i16 %zext_ln81_103

]]></Node>
<StgValue><ssdm name="z_o_211"/></StgValue>
</operation>

<operation id="5313" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5042" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5039 %tmp_827 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_211, i32 15

]]></Node>
<StgValue><ssdm name="tmp_827"/></StgValue>
</operation>

<operation id="5314" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5046" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5043 %tmp_829 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_206, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_829"/></StgValue>
</operation>

<operation id="5315" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5047" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:5044 %icmp_ln81_413 = icmp_eq  i5 %tmp_829, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_413"/></StgValue>
</operation>

<operation id="5316" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5048" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5045 %tmp_830 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_206, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_830"/></StgValue>
</operation>

<operation id="5317" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5049" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5046 %icmp_ln81_414 = icmp_eq  i6 %tmp_830, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_414"/></StgValue>
</operation>

<operation id="5318" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5050" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5047 %icmp_ln81_415 = icmp_eq  i6 %tmp_830, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_415"/></StgValue>
</operation>

<operation id="5319" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5066" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5063 %P_L1_W_0_load_104 = load i16 104

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_104"/></StgValue>
</operation>

<operation id="5320" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5111" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5108 %P_L1_W_0_load_105 = load i16 105

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_105"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="5321" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:316 %x_load_105 = load i7 %x_addr_105

]]></Node>
<StgValue><ssdm name="x_load_105"/></StgValue>
</operation>

<operation id="5322" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:317 %store_ln67 = store i15 %x_load_105, i15 105

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="5323" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:318 %x_addr_106 = getelementptr i15 %x, i64 0, i64 106

]]></Node>
<StgValue><ssdm name="x_addr_106"/></StgValue>
</operation>

<operation id="5324" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:319 %x_load_106 = load i7 %x_addr_106

]]></Node>
<StgValue><ssdm name="x_load_106"/></StgValue>
</operation>

<operation id="5325" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5036" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5033 %tmp_825 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_206, i32 25

]]></Node>
<StgValue><ssdm name="tmp_825"/></StgValue>
</operation>

<operation id="5326" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5040 %xor_ln81_618 = xor i1 %tmp_827, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_618"/></StgValue>
</operation>

<operation id="5327" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5041 %and_ln81_722 = and i1 %tmp_825, i1 %xor_ln81_618

]]></Node>
<StgValue><ssdm name="and_ln81_722"/></StgValue>
</operation>

<operation id="5328" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5045" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5042 %tmp_828 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_206, i32 26

]]></Node>
<StgValue><ssdm name="tmp_828"/></StgValue>
</operation>

<operation id="5329" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5051" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5048 %select_ln81_412 = select i1 %and_ln81_722, i1 %icmp_ln81_414, i1 %icmp_ln81_415

]]></Node>
<StgValue><ssdm name="select_ln81_412"/></StgValue>
</operation>

<operation id="5330" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5049 %xor_ln81_619 = xor i1 %tmp_828, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_619"/></StgValue>
</operation>

<operation id="5331" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5050 %and_ln81_723 = and i1 %icmp_ln81_413, i1 %xor_ln81_619

]]></Node>
<StgValue><ssdm name="and_ln81_723"/></StgValue>
</operation>

<operation id="5332" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5054" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5051 %select_ln81_413 = select i1 %and_ln81_722, i1 %and_ln81_723, i1 %icmp_ln81_414

]]></Node>
<StgValue><ssdm name="select_ln81_413"/></StgValue>
</operation>

<operation id="5333" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5052 %and_ln81_724 = and i1 %and_ln81_722, i1 %icmp_ln81_414

]]></Node>
<StgValue><ssdm name="and_ln81_724"/></StgValue>
</operation>

<operation id="5334" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5053 %xor_ln81_620 = xor i1 %and_ln81_724, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_620"/></StgValue>
</operation>

<operation id="5335" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5054 %empty_115 = and i1 %tmp_823, i1 %xor_ln81_620

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="5336" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5055 %xor_ln81_621 = xor i1 %select_ln81_412, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_621"/></StgValue>
</operation>

<operation id="5337" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5056 %or_ln81_310 = or i1 %tmp_827, i1 %xor_ln81_621

]]></Node>
<StgValue><ssdm name="or_ln81_310"/></StgValue>
</operation>

<operation id="5338" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5057 %xor_ln81_622 = xor i1 %tmp_823, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_622"/></StgValue>
</operation>

<operation id="5339" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5058 %and_ln81_725 = and i1 %or_ln81_310, i1 %xor_ln81_622

]]></Node>
<StgValue><ssdm name="and_ln81_725"/></StgValue>
</operation>

<operation id="5340" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5059 %and_ln81_726 = and i1 %tmp_827, i1 %select_ln81_413

]]></Node>
<StgValue><ssdm name="and_ln81_726"/></StgValue>
</operation>

<operation id="5341" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5060 %xor_ln81_623 = xor i1 %and_ln81_726, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_623"/></StgValue>
</operation>

<operation id="5342" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5061 %and_ln81_727 = and i1 %empty_115, i1 %xor_ln81_623

]]></Node>
<StgValue><ssdm name="and_ln81_727"/></StgValue>
</operation>

<operation id="5343" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5062 %or_ln81_311 = or i1 %and_ln81_725, i1 %and_ln81_727

]]></Node>
<StgValue><ssdm name="or_ln81_311"/></StgValue>
</operation>

<operation id="5344" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5067" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:5064 %sext_ln81_312 = sext i16 %P_L1_W_0_load_104

]]></Node>
<StgValue><ssdm name="sext_ln81_312"/></StgValue>
</operation>

<operation id="5345" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5068" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:5065 %zext_ln81_232 = zext i15 %x_load_104

]]></Node>
<StgValue><ssdm name="zext_ln81_232"/></StgValue>
</operation>

<operation id="5346" st_id="107" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5069" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:5066 %mul_ln81_104 = mul i31 %sext_ln81_312, i31 %zext_ln81_232

]]></Node>
<StgValue><ssdm name="mul_ln81_104"/></StgValue>
</operation>

<operation id="5347" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5070" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5067 %select_ln81_414 = select i1 %and_ln81_725, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_414"/></StgValue>
</operation>

<operation id="5348" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5071" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5068 %select_ln81_415 = select i1 %or_ln81_311, i16 %select_ln81_414, i16 %z_o_211

]]></Node>
<StgValue><ssdm name="select_ln81_415"/></StgValue>
</operation>

<operation id="5349" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5072" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:5069 %shl_ln81_103 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_415, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_103"/></StgValue>
</operation>

<operation id="5350" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5073" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:5070 %sext_ln81_313 = sext i26 %shl_ln81_103

]]></Node>
<StgValue><ssdm name="sext_ln81_313"/></StgValue>
</operation>

<operation id="5351" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5074" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:5071 %sext_ln81_314 = sext i31 %mul_ln81_104

]]></Node>
<StgValue><ssdm name="sext_ln81_314"/></StgValue>
</operation>

<operation id="5352" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:5072 %add_ln81_208 = add i32 %sext_ln81_313, i32 %sext_ln81_314

]]></Node>
<StgValue><ssdm name="add_ln81_208"/></StgValue>
</operation>

<operation id="5353" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5076" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5073 %tmp_831 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_208, i32 31

]]></Node>
<StgValue><ssdm name="tmp_831"/></StgValue>
</operation>

<operation id="5354" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5077" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5074 %z_o_212 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_208, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_212"/></StgValue>
</operation>

<operation id="5355" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5078" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:5075 %tmp_832 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_104, i32 9

]]></Node>
<StgValue><ssdm name="tmp_832"/></StgValue>
</operation>

<operation id="5356" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5079" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:5076 %trunc_ln81_104 = trunc i31 %mul_ln81_104

]]></Node>
<StgValue><ssdm name="trunc_ln81_104"/></StgValue>
</operation>

<operation id="5357" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5080" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:5077 %icmp_ln81_416 = icmp_ne  i9 %trunc_ln81_104, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_416"/></StgValue>
</operation>

<operation id="5358" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5082" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5079 %tmp_834 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_208, i32 10

]]></Node>
<StgValue><ssdm name="tmp_834"/></StgValue>
</operation>

<operation id="5359" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5080 %or_ln81_312 = or i1 %tmp_834, i1 %icmp_ln81_416

]]></Node>
<StgValue><ssdm name="or_ln81_312"/></StgValue>
</operation>

<operation id="5360" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5081 %and_ln81_728 = and i1 %or_ln81_312, i1 %tmp_832

]]></Node>
<StgValue><ssdm name="and_ln81_728"/></StgValue>
</operation>

<operation id="5361" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5085" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:5082 %zext_ln81_104 = zext i1 %and_ln81_728

]]></Node>
<StgValue><ssdm name="zext_ln81_104"/></StgValue>
</operation>

<operation id="5362" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5086" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5083 %z_o_213 = add i16 %z_o_212, i16 %zext_ln81_104

]]></Node>
<StgValue><ssdm name="z_o_213"/></StgValue>
</operation>

<operation id="5363" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5087" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5084 %tmp_835 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_213, i32 15

]]></Node>
<StgValue><ssdm name="tmp_835"/></StgValue>
</operation>

<operation id="5364" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5091" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5088 %tmp_837 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_208, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_837"/></StgValue>
</operation>

<operation id="5365" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5092" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:5089 %icmp_ln81_417 = icmp_eq  i5 %tmp_837, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_417"/></StgValue>
</operation>

<operation id="5366" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5093" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5090 %tmp_838 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_208, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_838"/></StgValue>
</operation>

<operation id="5367" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5094" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5091 %icmp_ln81_418 = icmp_eq  i6 %tmp_838, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_418"/></StgValue>
</operation>

<operation id="5368" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5095" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5092 %icmp_ln81_419 = icmp_eq  i6 %tmp_838, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_419"/></StgValue>
</operation>

<operation id="5369" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5111" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5108 %P_L1_W_0_load_105 = load i16 105

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_105"/></StgValue>
</operation>

<operation id="5370" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5156" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5153 %P_L1_W_0_load_106 = load i16 106

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_106"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="5371" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:319 %x_load_106 = load i7 %x_addr_106

]]></Node>
<StgValue><ssdm name="x_load_106"/></StgValue>
</operation>

<operation id="5372" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:320 %store_ln67 = store i15 %x_load_106, i15 106

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="5373" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:321 %x_addr_107 = getelementptr i15 %x, i64 0, i64 107

]]></Node>
<StgValue><ssdm name="x_addr_107"/></StgValue>
</operation>

<operation id="5374" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:322 %x_load_107 = load i7 %x_addr_107

]]></Node>
<StgValue><ssdm name="x_load_107"/></StgValue>
</operation>

<operation id="5375" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5081" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5078 %tmp_833 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_208, i32 25

]]></Node>
<StgValue><ssdm name="tmp_833"/></StgValue>
</operation>

<operation id="5376" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5085 %xor_ln81_624 = xor i1 %tmp_835, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_624"/></StgValue>
</operation>

<operation id="5377" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5086 %and_ln81_729 = and i1 %tmp_833, i1 %xor_ln81_624

]]></Node>
<StgValue><ssdm name="and_ln81_729"/></StgValue>
</operation>

<operation id="5378" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5090" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5087 %tmp_836 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_208, i32 26

]]></Node>
<StgValue><ssdm name="tmp_836"/></StgValue>
</operation>

<operation id="5379" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5096" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5093 %select_ln81_416 = select i1 %and_ln81_729, i1 %icmp_ln81_418, i1 %icmp_ln81_419

]]></Node>
<StgValue><ssdm name="select_ln81_416"/></StgValue>
</operation>

<operation id="5380" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5094 %xor_ln81_625 = xor i1 %tmp_836, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_625"/></StgValue>
</operation>

<operation id="5381" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5095 %and_ln81_730 = and i1 %icmp_ln81_417, i1 %xor_ln81_625

]]></Node>
<StgValue><ssdm name="and_ln81_730"/></StgValue>
</operation>

<operation id="5382" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5099" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5096 %select_ln81_417 = select i1 %and_ln81_729, i1 %and_ln81_730, i1 %icmp_ln81_418

]]></Node>
<StgValue><ssdm name="select_ln81_417"/></StgValue>
</operation>

<operation id="5383" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5097 %and_ln81_731 = and i1 %and_ln81_729, i1 %icmp_ln81_418

]]></Node>
<StgValue><ssdm name="and_ln81_731"/></StgValue>
</operation>

<operation id="5384" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5098 %xor_ln81_626 = xor i1 %and_ln81_731, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_626"/></StgValue>
</operation>

<operation id="5385" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5099 %empty_116 = and i1 %tmp_831, i1 %xor_ln81_626

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="5386" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5100 %xor_ln81_627 = xor i1 %select_ln81_416, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_627"/></StgValue>
</operation>

<operation id="5387" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5101 %or_ln81_313 = or i1 %tmp_835, i1 %xor_ln81_627

]]></Node>
<StgValue><ssdm name="or_ln81_313"/></StgValue>
</operation>

<operation id="5388" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5102 %xor_ln81_628 = xor i1 %tmp_831, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_628"/></StgValue>
</operation>

<operation id="5389" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5103 %and_ln81_732 = and i1 %or_ln81_313, i1 %xor_ln81_628

]]></Node>
<StgValue><ssdm name="and_ln81_732"/></StgValue>
</operation>

<operation id="5390" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5104 %and_ln81_733 = and i1 %tmp_835, i1 %select_ln81_417

]]></Node>
<StgValue><ssdm name="and_ln81_733"/></StgValue>
</operation>

<operation id="5391" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5105 %xor_ln81_629 = xor i1 %and_ln81_733, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_629"/></StgValue>
</operation>

<operation id="5392" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5106 %and_ln81_734 = and i1 %empty_116, i1 %xor_ln81_629

]]></Node>
<StgValue><ssdm name="and_ln81_734"/></StgValue>
</operation>

<operation id="5393" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5107 %or_ln81_314 = or i1 %and_ln81_732, i1 %and_ln81_734

]]></Node>
<StgValue><ssdm name="or_ln81_314"/></StgValue>
</operation>

<operation id="5394" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5112" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:5109 %sext_ln81_315 = sext i16 %P_L1_W_0_load_105

]]></Node>
<StgValue><ssdm name="sext_ln81_315"/></StgValue>
</operation>

<operation id="5395" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5113" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:5110 %zext_ln81_233 = zext i15 %x_load_105

]]></Node>
<StgValue><ssdm name="zext_ln81_233"/></StgValue>
</operation>

<operation id="5396" st_id="108" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5114" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:5111 %mul_ln81_105 = mul i31 %sext_ln81_315, i31 %zext_ln81_233

]]></Node>
<StgValue><ssdm name="mul_ln81_105"/></StgValue>
</operation>

<operation id="5397" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5115" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5112 %select_ln81_418 = select i1 %and_ln81_732, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_418"/></StgValue>
</operation>

<operation id="5398" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5116" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5113 %select_ln81_419 = select i1 %or_ln81_314, i16 %select_ln81_418, i16 %z_o_213

]]></Node>
<StgValue><ssdm name="select_ln81_419"/></StgValue>
</operation>

<operation id="5399" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5117" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:5114 %shl_ln81_104 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_419, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_104"/></StgValue>
</operation>

<operation id="5400" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5118" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:5115 %sext_ln81_316 = sext i26 %shl_ln81_104

]]></Node>
<StgValue><ssdm name="sext_ln81_316"/></StgValue>
</operation>

<operation id="5401" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5119" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:5116 %sext_ln81_317 = sext i31 %mul_ln81_105

]]></Node>
<StgValue><ssdm name="sext_ln81_317"/></StgValue>
</operation>

<operation id="5402" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:5117 %add_ln81_210 = add i32 %sext_ln81_316, i32 %sext_ln81_317

]]></Node>
<StgValue><ssdm name="add_ln81_210"/></StgValue>
</operation>

<operation id="5403" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5121" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5118 %tmp_839 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_210, i32 31

]]></Node>
<StgValue><ssdm name="tmp_839"/></StgValue>
</operation>

<operation id="5404" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5122" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5119 %z_o_214 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_210, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_214"/></StgValue>
</operation>

<operation id="5405" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5123" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:5120 %tmp_840 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_105, i32 9

]]></Node>
<StgValue><ssdm name="tmp_840"/></StgValue>
</operation>

<operation id="5406" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5124" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:5121 %trunc_ln81_105 = trunc i31 %mul_ln81_105

]]></Node>
<StgValue><ssdm name="trunc_ln81_105"/></StgValue>
</operation>

<operation id="5407" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5125" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:5122 %icmp_ln81_420 = icmp_ne  i9 %trunc_ln81_105, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_420"/></StgValue>
</operation>

<operation id="5408" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5127" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5124 %tmp_842 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_210, i32 10

]]></Node>
<StgValue><ssdm name="tmp_842"/></StgValue>
</operation>

<operation id="5409" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5125 %or_ln81_315 = or i1 %tmp_842, i1 %icmp_ln81_420

]]></Node>
<StgValue><ssdm name="or_ln81_315"/></StgValue>
</operation>

<operation id="5410" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5126 %and_ln81_735 = and i1 %or_ln81_315, i1 %tmp_840

]]></Node>
<StgValue><ssdm name="and_ln81_735"/></StgValue>
</operation>

<operation id="5411" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5130" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:5127 %zext_ln81_105 = zext i1 %and_ln81_735

]]></Node>
<StgValue><ssdm name="zext_ln81_105"/></StgValue>
</operation>

<operation id="5412" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5128 %z_o_215 = add i16 %z_o_214, i16 %zext_ln81_105

]]></Node>
<StgValue><ssdm name="z_o_215"/></StgValue>
</operation>

<operation id="5413" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5132" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5129 %tmp_843 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_215, i32 15

]]></Node>
<StgValue><ssdm name="tmp_843"/></StgValue>
</operation>

<operation id="5414" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5136" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5133 %tmp_845 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_210, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_845"/></StgValue>
</operation>

<operation id="5415" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5137" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:5134 %icmp_ln81_421 = icmp_eq  i5 %tmp_845, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_421"/></StgValue>
</operation>

<operation id="5416" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5138" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5135 %tmp_846 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_210, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_846"/></StgValue>
</operation>

<operation id="5417" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5139" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5136 %icmp_ln81_422 = icmp_eq  i6 %tmp_846, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_422"/></StgValue>
</operation>

<operation id="5418" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5140" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5137 %icmp_ln81_423 = icmp_eq  i6 %tmp_846, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_423"/></StgValue>
</operation>

<operation id="5419" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5156" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5153 %P_L1_W_0_load_106 = load i16 106

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_106"/></StgValue>
</operation>

<operation id="5420" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5201" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5198 %P_L1_W_0_load_107 = load i16 107

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_107"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="5421" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:322 %x_load_107 = load i7 %x_addr_107

]]></Node>
<StgValue><ssdm name="x_load_107"/></StgValue>
</operation>

<operation id="5422" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:323 %store_ln67 = store i15 %x_load_107, i15 107

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="5423" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:324 %x_addr_108 = getelementptr i15 %x, i64 0, i64 108

]]></Node>
<StgValue><ssdm name="x_addr_108"/></StgValue>
</operation>

<operation id="5424" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:325 %x_load_108 = load i7 %x_addr_108

]]></Node>
<StgValue><ssdm name="x_load_108"/></StgValue>
</operation>

<operation id="5425" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5123 %tmp_841 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_210, i32 25

]]></Node>
<StgValue><ssdm name="tmp_841"/></StgValue>
</operation>

<operation id="5426" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5130 %xor_ln81_630 = xor i1 %tmp_843, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_630"/></StgValue>
</operation>

<operation id="5427" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5131 %and_ln81_736 = and i1 %tmp_841, i1 %xor_ln81_630

]]></Node>
<StgValue><ssdm name="and_ln81_736"/></StgValue>
</operation>

<operation id="5428" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5132 %tmp_844 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_210, i32 26

]]></Node>
<StgValue><ssdm name="tmp_844"/></StgValue>
</operation>

<operation id="5429" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5141" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5138 %select_ln81_420 = select i1 %and_ln81_736, i1 %icmp_ln81_422, i1 %icmp_ln81_423

]]></Node>
<StgValue><ssdm name="select_ln81_420"/></StgValue>
</operation>

<operation id="5430" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5139 %xor_ln81_631 = xor i1 %tmp_844, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_631"/></StgValue>
</operation>

<operation id="5431" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5140 %and_ln81_737 = and i1 %icmp_ln81_421, i1 %xor_ln81_631

]]></Node>
<StgValue><ssdm name="and_ln81_737"/></StgValue>
</operation>

<operation id="5432" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5144" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5141 %select_ln81_421 = select i1 %and_ln81_736, i1 %and_ln81_737, i1 %icmp_ln81_422

]]></Node>
<StgValue><ssdm name="select_ln81_421"/></StgValue>
</operation>

<operation id="5433" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5142 %and_ln81_738 = and i1 %and_ln81_736, i1 %icmp_ln81_422

]]></Node>
<StgValue><ssdm name="and_ln81_738"/></StgValue>
</operation>

<operation id="5434" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5143 %xor_ln81_632 = xor i1 %and_ln81_738, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_632"/></StgValue>
</operation>

<operation id="5435" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5144 %empty_117 = and i1 %tmp_839, i1 %xor_ln81_632

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="5436" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5145 %xor_ln81_633 = xor i1 %select_ln81_420, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_633"/></StgValue>
</operation>

<operation id="5437" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5146 %or_ln81_316 = or i1 %tmp_843, i1 %xor_ln81_633

]]></Node>
<StgValue><ssdm name="or_ln81_316"/></StgValue>
</operation>

<operation id="5438" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5147 %xor_ln81_634 = xor i1 %tmp_839, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_634"/></StgValue>
</operation>

<operation id="5439" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5148 %and_ln81_739 = and i1 %or_ln81_316, i1 %xor_ln81_634

]]></Node>
<StgValue><ssdm name="and_ln81_739"/></StgValue>
</operation>

<operation id="5440" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5149 %and_ln81_740 = and i1 %tmp_843, i1 %select_ln81_421

]]></Node>
<StgValue><ssdm name="and_ln81_740"/></StgValue>
</operation>

<operation id="5441" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5150 %xor_ln81_635 = xor i1 %and_ln81_740, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_635"/></StgValue>
</operation>

<operation id="5442" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5151 %and_ln81_741 = and i1 %empty_117, i1 %xor_ln81_635

]]></Node>
<StgValue><ssdm name="and_ln81_741"/></StgValue>
</operation>

<operation id="5443" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5152 %or_ln81_317 = or i1 %and_ln81_739, i1 %and_ln81_741

]]></Node>
<StgValue><ssdm name="or_ln81_317"/></StgValue>
</operation>

<operation id="5444" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5157" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:5154 %sext_ln81_318 = sext i16 %P_L1_W_0_load_106

]]></Node>
<StgValue><ssdm name="sext_ln81_318"/></StgValue>
</operation>

<operation id="5445" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5158" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:5155 %zext_ln81_234 = zext i15 %x_load_106

]]></Node>
<StgValue><ssdm name="zext_ln81_234"/></StgValue>
</operation>

<operation id="5446" st_id="109" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5159" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:5156 %mul_ln81_106 = mul i31 %sext_ln81_318, i31 %zext_ln81_234

]]></Node>
<StgValue><ssdm name="mul_ln81_106"/></StgValue>
</operation>

<operation id="5447" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5160" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5157 %select_ln81_422 = select i1 %and_ln81_739, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_422"/></StgValue>
</operation>

<operation id="5448" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5161" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5158 %select_ln81_423 = select i1 %or_ln81_317, i16 %select_ln81_422, i16 %z_o_215

]]></Node>
<StgValue><ssdm name="select_ln81_423"/></StgValue>
</operation>

<operation id="5449" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5162" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:5159 %shl_ln81_105 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_423, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_105"/></StgValue>
</operation>

<operation id="5450" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5163" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:5160 %sext_ln81_319 = sext i26 %shl_ln81_105

]]></Node>
<StgValue><ssdm name="sext_ln81_319"/></StgValue>
</operation>

<operation id="5451" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5164" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:5161 %sext_ln81_320 = sext i31 %mul_ln81_106

]]></Node>
<StgValue><ssdm name="sext_ln81_320"/></StgValue>
</operation>

<operation id="5452" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:5162 %add_ln81_212 = add i32 %sext_ln81_319, i32 %sext_ln81_320

]]></Node>
<StgValue><ssdm name="add_ln81_212"/></StgValue>
</operation>

<operation id="5453" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5163 %tmp_847 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_212, i32 31

]]></Node>
<StgValue><ssdm name="tmp_847"/></StgValue>
</operation>

<operation id="5454" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5167" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5164 %z_o_216 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_212, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_216"/></StgValue>
</operation>

<operation id="5455" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5168" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:5165 %tmp_848 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_106, i32 9

]]></Node>
<StgValue><ssdm name="tmp_848"/></StgValue>
</operation>

<operation id="5456" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5169" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:5166 %trunc_ln81_106 = trunc i31 %mul_ln81_106

]]></Node>
<StgValue><ssdm name="trunc_ln81_106"/></StgValue>
</operation>

<operation id="5457" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5170" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:5167 %icmp_ln81_424 = icmp_ne  i9 %trunc_ln81_106, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_424"/></StgValue>
</operation>

<operation id="5458" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5169 %tmp_850 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_212, i32 10

]]></Node>
<StgValue><ssdm name="tmp_850"/></StgValue>
</operation>

<operation id="5459" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5170 %or_ln81_318 = or i1 %tmp_850, i1 %icmp_ln81_424

]]></Node>
<StgValue><ssdm name="or_ln81_318"/></StgValue>
</operation>

<operation id="5460" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5171 %and_ln81_742 = and i1 %or_ln81_318, i1 %tmp_848

]]></Node>
<StgValue><ssdm name="and_ln81_742"/></StgValue>
</operation>

<operation id="5461" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5175" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:5172 %zext_ln81_106 = zext i1 %and_ln81_742

]]></Node>
<StgValue><ssdm name="zext_ln81_106"/></StgValue>
</operation>

<operation id="5462" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5173 %z_o_217 = add i16 %z_o_216, i16 %zext_ln81_106

]]></Node>
<StgValue><ssdm name="z_o_217"/></StgValue>
</operation>

<operation id="5463" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5177" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5174 %tmp_851 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_217, i32 15

]]></Node>
<StgValue><ssdm name="tmp_851"/></StgValue>
</operation>

<operation id="5464" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5181" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5178 %tmp_853 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_212, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_853"/></StgValue>
</operation>

<operation id="5465" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5182" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:5179 %icmp_ln81_425 = icmp_eq  i5 %tmp_853, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_425"/></StgValue>
</operation>

<operation id="5466" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5183" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5180 %tmp_854 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_212, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_854"/></StgValue>
</operation>

<operation id="5467" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5184" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5181 %icmp_ln81_426 = icmp_eq  i6 %tmp_854, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_426"/></StgValue>
</operation>

<operation id="5468" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5185" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5182 %icmp_ln81_427 = icmp_eq  i6 %tmp_854, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_427"/></StgValue>
</operation>

<operation id="5469" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5201" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5198 %P_L1_W_0_load_107 = load i16 107

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_107"/></StgValue>
</operation>

<operation id="5470" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5246" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5243 %P_L1_W_0_load_108 = load i16 108

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_108"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="5471" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:325 %x_load_108 = load i7 %x_addr_108

]]></Node>
<StgValue><ssdm name="x_load_108"/></StgValue>
</operation>

<operation id="5472" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:326 %store_ln67 = store i15 %x_load_108, i15 108

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="5473" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:327 %x_addr_109 = getelementptr i15 %x, i64 0, i64 109

]]></Node>
<StgValue><ssdm name="x_addr_109"/></StgValue>
</operation>

<operation id="5474" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:328 %x_load_109 = load i7 %x_addr_109

]]></Node>
<StgValue><ssdm name="x_load_109"/></StgValue>
</operation>

<operation id="5475" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5171" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5168 %tmp_849 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_212, i32 25

]]></Node>
<StgValue><ssdm name="tmp_849"/></StgValue>
</operation>

<operation id="5476" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5175 %xor_ln81_636 = xor i1 %tmp_851, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_636"/></StgValue>
</operation>

<operation id="5477" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5176 %and_ln81_743 = and i1 %tmp_849, i1 %xor_ln81_636

]]></Node>
<StgValue><ssdm name="and_ln81_743"/></StgValue>
</operation>

<operation id="5478" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5177 %tmp_852 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_212, i32 26

]]></Node>
<StgValue><ssdm name="tmp_852"/></StgValue>
</operation>

<operation id="5479" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5186" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5183 %select_ln81_424 = select i1 %and_ln81_743, i1 %icmp_ln81_426, i1 %icmp_ln81_427

]]></Node>
<StgValue><ssdm name="select_ln81_424"/></StgValue>
</operation>

<operation id="5480" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5184 %xor_ln81_637 = xor i1 %tmp_852, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_637"/></StgValue>
</operation>

<operation id="5481" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5185 %and_ln81_744 = and i1 %icmp_ln81_425, i1 %xor_ln81_637

]]></Node>
<StgValue><ssdm name="and_ln81_744"/></StgValue>
</operation>

<operation id="5482" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5189" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5186 %select_ln81_425 = select i1 %and_ln81_743, i1 %and_ln81_744, i1 %icmp_ln81_426

]]></Node>
<StgValue><ssdm name="select_ln81_425"/></StgValue>
</operation>

<operation id="5483" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5187 %and_ln81_745 = and i1 %and_ln81_743, i1 %icmp_ln81_426

]]></Node>
<StgValue><ssdm name="and_ln81_745"/></StgValue>
</operation>

<operation id="5484" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5188 %xor_ln81_638 = xor i1 %and_ln81_745, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_638"/></StgValue>
</operation>

<operation id="5485" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5189 %empty_118 = and i1 %tmp_847, i1 %xor_ln81_638

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="5486" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5190 %xor_ln81_639 = xor i1 %select_ln81_424, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_639"/></StgValue>
</operation>

<operation id="5487" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5191 %or_ln81_319 = or i1 %tmp_851, i1 %xor_ln81_639

]]></Node>
<StgValue><ssdm name="or_ln81_319"/></StgValue>
</operation>

<operation id="5488" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5192 %xor_ln81_640 = xor i1 %tmp_847, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_640"/></StgValue>
</operation>

<operation id="5489" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5193 %and_ln81_746 = and i1 %or_ln81_319, i1 %xor_ln81_640

]]></Node>
<StgValue><ssdm name="and_ln81_746"/></StgValue>
</operation>

<operation id="5490" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5194 %and_ln81_747 = and i1 %tmp_851, i1 %select_ln81_425

]]></Node>
<StgValue><ssdm name="and_ln81_747"/></StgValue>
</operation>

<operation id="5491" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5195 %xor_ln81_641 = xor i1 %and_ln81_747, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_641"/></StgValue>
</operation>

<operation id="5492" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5196 %and_ln81_748 = and i1 %empty_118, i1 %xor_ln81_641

]]></Node>
<StgValue><ssdm name="and_ln81_748"/></StgValue>
</operation>

<operation id="5493" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5197 %or_ln81_320 = or i1 %and_ln81_746, i1 %and_ln81_748

]]></Node>
<StgValue><ssdm name="or_ln81_320"/></StgValue>
</operation>

<operation id="5494" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5202" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:5199 %sext_ln81_321 = sext i16 %P_L1_W_0_load_107

]]></Node>
<StgValue><ssdm name="sext_ln81_321"/></StgValue>
</operation>

<operation id="5495" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5203" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:5200 %zext_ln81_235 = zext i15 %x_load_107

]]></Node>
<StgValue><ssdm name="zext_ln81_235"/></StgValue>
</operation>

<operation id="5496" st_id="110" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5204" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:5201 %mul_ln81_107 = mul i31 %sext_ln81_321, i31 %zext_ln81_235

]]></Node>
<StgValue><ssdm name="mul_ln81_107"/></StgValue>
</operation>

<operation id="5497" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5205" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5202 %select_ln81_426 = select i1 %and_ln81_746, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_426"/></StgValue>
</operation>

<operation id="5498" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5206" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5203 %select_ln81_427 = select i1 %or_ln81_320, i16 %select_ln81_426, i16 %z_o_217

]]></Node>
<StgValue><ssdm name="select_ln81_427"/></StgValue>
</operation>

<operation id="5499" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5207" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:5204 %shl_ln81_106 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_427, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_106"/></StgValue>
</operation>

<operation id="5500" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5208" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:5205 %sext_ln81_322 = sext i26 %shl_ln81_106

]]></Node>
<StgValue><ssdm name="sext_ln81_322"/></StgValue>
</operation>

<operation id="5501" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5209" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:5206 %sext_ln81_323 = sext i31 %mul_ln81_107

]]></Node>
<StgValue><ssdm name="sext_ln81_323"/></StgValue>
</operation>

<operation id="5502" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:5207 %add_ln81_214 = add i32 %sext_ln81_322, i32 %sext_ln81_323

]]></Node>
<StgValue><ssdm name="add_ln81_214"/></StgValue>
</operation>

<operation id="5503" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5211" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5208 %tmp_855 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_214, i32 31

]]></Node>
<StgValue><ssdm name="tmp_855"/></StgValue>
</operation>

<operation id="5504" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5212" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5209 %z_o_218 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_214, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_218"/></StgValue>
</operation>

<operation id="5505" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5213" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:5210 %tmp_856 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_107, i32 9

]]></Node>
<StgValue><ssdm name="tmp_856"/></StgValue>
</operation>

<operation id="5506" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5214" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:5211 %trunc_ln81_107 = trunc i31 %mul_ln81_107

]]></Node>
<StgValue><ssdm name="trunc_ln81_107"/></StgValue>
</operation>

<operation id="5507" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5215" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:5212 %icmp_ln81_428 = icmp_ne  i9 %trunc_ln81_107, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_428"/></StgValue>
</operation>

<operation id="5508" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5217" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5214 %tmp_858 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_214, i32 10

]]></Node>
<StgValue><ssdm name="tmp_858"/></StgValue>
</operation>

<operation id="5509" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5215 %or_ln81_321 = or i1 %tmp_858, i1 %icmp_ln81_428

]]></Node>
<StgValue><ssdm name="or_ln81_321"/></StgValue>
</operation>

<operation id="5510" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5216 %and_ln81_749 = and i1 %or_ln81_321, i1 %tmp_856

]]></Node>
<StgValue><ssdm name="and_ln81_749"/></StgValue>
</operation>

<operation id="5511" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5220" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:5217 %zext_ln81_107 = zext i1 %and_ln81_749

]]></Node>
<StgValue><ssdm name="zext_ln81_107"/></StgValue>
</operation>

<operation id="5512" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5218 %z_o_219 = add i16 %z_o_218, i16 %zext_ln81_107

]]></Node>
<StgValue><ssdm name="z_o_219"/></StgValue>
</operation>

<operation id="5513" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5222" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5219 %tmp_859 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_219, i32 15

]]></Node>
<StgValue><ssdm name="tmp_859"/></StgValue>
</operation>

<operation id="5514" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5226" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5223 %tmp_861 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_214, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_861"/></StgValue>
</operation>

<operation id="5515" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5227" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:5224 %icmp_ln81_429 = icmp_eq  i5 %tmp_861, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_429"/></StgValue>
</operation>

<operation id="5516" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5228" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5225 %tmp_862 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_214, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_862"/></StgValue>
</operation>

<operation id="5517" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5229" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5226 %icmp_ln81_430 = icmp_eq  i6 %tmp_862, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_430"/></StgValue>
</operation>

<operation id="5518" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5230" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5227 %icmp_ln81_431 = icmp_eq  i6 %tmp_862, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_431"/></StgValue>
</operation>

<operation id="5519" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5246" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5243 %P_L1_W_0_load_108 = load i16 108

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_108"/></StgValue>
</operation>

<operation id="5520" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5291" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5288 %P_L1_W_0_load_109 = load i16 109

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_109"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="5521" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:328 %x_load_109 = load i7 %x_addr_109

]]></Node>
<StgValue><ssdm name="x_load_109"/></StgValue>
</operation>

<operation id="5522" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:329 %store_ln67 = store i15 %x_load_109, i15 109

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="5523" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:330 %x_addr_110 = getelementptr i15 %x, i64 0, i64 110

]]></Node>
<StgValue><ssdm name="x_addr_110"/></StgValue>
</operation>

<operation id="5524" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:331 %x_load_110 = load i7 %x_addr_110

]]></Node>
<StgValue><ssdm name="x_load_110"/></StgValue>
</operation>

<operation id="5525" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5213 %tmp_857 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_214, i32 25

]]></Node>
<StgValue><ssdm name="tmp_857"/></StgValue>
</operation>

<operation id="5526" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5220 %xor_ln81_642 = xor i1 %tmp_859, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_642"/></StgValue>
</operation>

<operation id="5527" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5221 %and_ln81_750 = and i1 %tmp_857, i1 %xor_ln81_642

]]></Node>
<StgValue><ssdm name="and_ln81_750"/></StgValue>
</operation>

<operation id="5528" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5222 %tmp_860 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_214, i32 26

]]></Node>
<StgValue><ssdm name="tmp_860"/></StgValue>
</operation>

<operation id="5529" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5231" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5228 %select_ln81_428 = select i1 %and_ln81_750, i1 %icmp_ln81_430, i1 %icmp_ln81_431

]]></Node>
<StgValue><ssdm name="select_ln81_428"/></StgValue>
</operation>

<operation id="5530" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5229 %xor_ln81_643 = xor i1 %tmp_860, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_643"/></StgValue>
</operation>

<operation id="5531" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5230 %and_ln81_751 = and i1 %icmp_ln81_429, i1 %xor_ln81_643

]]></Node>
<StgValue><ssdm name="and_ln81_751"/></StgValue>
</operation>

<operation id="5532" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5234" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5231 %select_ln81_429 = select i1 %and_ln81_750, i1 %and_ln81_751, i1 %icmp_ln81_430

]]></Node>
<StgValue><ssdm name="select_ln81_429"/></StgValue>
</operation>

<operation id="5533" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5232 %and_ln81_752 = and i1 %and_ln81_750, i1 %icmp_ln81_430

]]></Node>
<StgValue><ssdm name="and_ln81_752"/></StgValue>
</operation>

<operation id="5534" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5233 %xor_ln81_644 = xor i1 %and_ln81_752, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_644"/></StgValue>
</operation>

<operation id="5535" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5234 %empty_119 = and i1 %tmp_855, i1 %xor_ln81_644

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="5536" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5235 %xor_ln81_645 = xor i1 %select_ln81_428, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_645"/></StgValue>
</operation>

<operation id="5537" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5236 %or_ln81_322 = or i1 %tmp_859, i1 %xor_ln81_645

]]></Node>
<StgValue><ssdm name="or_ln81_322"/></StgValue>
</operation>

<operation id="5538" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5237 %xor_ln81_646 = xor i1 %tmp_855, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_646"/></StgValue>
</operation>

<operation id="5539" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5238 %and_ln81_753 = and i1 %or_ln81_322, i1 %xor_ln81_646

]]></Node>
<StgValue><ssdm name="and_ln81_753"/></StgValue>
</operation>

<operation id="5540" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5239 %and_ln81_754 = and i1 %tmp_859, i1 %select_ln81_429

]]></Node>
<StgValue><ssdm name="and_ln81_754"/></StgValue>
</operation>

<operation id="5541" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5240 %xor_ln81_647 = xor i1 %and_ln81_754, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_647"/></StgValue>
</operation>

<operation id="5542" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5241 %and_ln81_755 = and i1 %empty_119, i1 %xor_ln81_647

]]></Node>
<StgValue><ssdm name="and_ln81_755"/></StgValue>
</operation>

<operation id="5543" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5242 %or_ln81_323 = or i1 %and_ln81_753, i1 %and_ln81_755

]]></Node>
<StgValue><ssdm name="or_ln81_323"/></StgValue>
</operation>

<operation id="5544" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5247" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:5244 %sext_ln81_324 = sext i16 %P_L1_W_0_load_108

]]></Node>
<StgValue><ssdm name="sext_ln81_324"/></StgValue>
</operation>

<operation id="5545" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5248" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:5245 %zext_ln81_236 = zext i15 %x_load_108

]]></Node>
<StgValue><ssdm name="zext_ln81_236"/></StgValue>
</operation>

<operation id="5546" st_id="111" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5249" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:5246 %mul_ln81_108 = mul i31 %sext_ln81_324, i31 %zext_ln81_236

]]></Node>
<StgValue><ssdm name="mul_ln81_108"/></StgValue>
</operation>

<operation id="5547" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5250" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5247 %select_ln81_430 = select i1 %and_ln81_753, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_430"/></StgValue>
</operation>

<operation id="5548" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5251" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5248 %select_ln81_431 = select i1 %or_ln81_323, i16 %select_ln81_430, i16 %z_o_219

]]></Node>
<StgValue><ssdm name="select_ln81_431"/></StgValue>
</operation>

<operation id="5549" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5252" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:5249 %shl_ln81_107 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_431, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_107"/></StgValue>
</operation>

<operation id="5550" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5253" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:5250 %sext_ln81_325 = sext i26 %shl_ln81_107

]]></Node>
<StgValue><ssdm name="sext_ln81_325"/></StgValue>
</operation>

<operation id="5551" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5254" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:5251 %sext_ln81_326 = sext i31 %mul_ln81_108

]]></Node>
<StgValue><ssdm name="sext_ln81_326"/></StgValue>
</operation>

<operation id="5552" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:5252 %add_ln81_216 = add i32 %sext_ln81_325, i32 %sext_ln81_326

]]></Node>
<StgValue><ssdm name="add_ln81_216"/></StgValue>
</operation>

<operation id="5553" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5253 %tmp_863 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_216, i32 31

]]></Node>
<StgValue><ssdm name="tmp_863"/></StgValue>
</operation>

<operation id="5554" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5257" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5254 %z_o_220 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_216, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_220"/></StgValue>
</operation>

<operation id="5555" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5258" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:5255 %tmp_864 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_108, i32 9

]]></Node>
<StgValue><ssdm name="tmp_864"/></StgValue>
</operation>

<operation id="5556" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5259" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:5256 %trunc_ln81_108 = trunc i31 %mul_ln81_108

]]></Node>
<StgValue><ssdm name="trunc_ln81_108"/></StgValue>
</operation>

<operation id="5557" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5260" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:5257 %icmp_ln81_432 = icmp_ne  i9 %trunc_ln81_108, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_432"/></StgValue>
</operation>

<operation id="5558" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5262" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5259 %tmp_866 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_216, i32 10

]]></Node>
<StgValue><ssdm name="tmp_866"/></StgValue>
</operation>

<operation id="5559" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5260 %or_ln81_324 = or i1 %tmp_866, i1 %icmp_ln81_432

]]></Node>
<StgValue><ssdm name="or_ln81_324"/></StgValue>
</operation>

<operation id="5560" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5261 %and_ln81_756 = and i1 %or_ln81_324, i1 %tmp_864

]]></Node>
<StgValue><ssdm name="and_ln81_756"/></StgValue>
</operation>

<operation id="5561" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5265" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:5262 %zext_ln81_108 = zext i1 %and_ln81_756

]]></Node>
<StgValue><ssdm name="zext_ln81_108"/></StgValue>
</operation>

<operation id="5562" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5263 %z_o_221 = add i16 %z_o_220, i16 %zext_ln81_108

]]></Node>
<StgValue><ssdm name="z_o_221"/></StgValue>
</operation>

<operation id="5563" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5267" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5264 %tmp_867 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_221, i32 15

]]></Node>
<StgValue><ssdm name="tmp_867"/></StgValue>
</operation>

<operation id="5564" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5271" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5268 %tmp_869 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_216, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_869"/></StgValue>
</operation>

<operation id="5565" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5272" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:5269 %icmp_ln81_433 = icmp_eq  i5 %tmp_869, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_433"/></StgValue>
</operation>

<operation id="5566" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5273" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5270 %tmp_870 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_216, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_870"/></StgValue>
</operation>

<operation id="5567" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5274" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5271 %icmp_ln81_434 = icmp_eq  i6 %tmp_870, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_434"/></StgValue>
</operation>

<operation id="5568" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5275" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5272 %icmp_ln81_435 = icmp_eq  i6 %tmp_870, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_435"/></StgValue>
</operation>

<operation id="5569" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5291" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5288 %P_L1_W_0_load_109 = load i16 109

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_109"/></StgValue>
</operation>

<operation id="5570" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5336" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5333 %P_L1_W_0_load_110 = load i16 110

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_110"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="5571" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:331 %x_load_110 = load i7 %x_addr_110

]]></Node>
<StgValue><ssdm name="x_load_110"/></StgValue>
</operation>

<operation id="5572" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:332 %store_ln67 = store i15 %x_load_110, i15 110

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="5573" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:333 %x_addr_111 = getelementptr i15 %x, i64 0, i64 111

]]></Node>
<StgValue><ssdm name="x_addr_111"/></StgValue>
</operation>

<operation id="5574" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:334 %x_load_111 = load i7 %x_addr_111

]]></Node>
<StgValue><ssdm name="x_load_111"/></StgValue>
</operation>

<operation id="5575" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5261" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5258 %tmp_865 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_216, i32 25

]]></Node>
<StgValue><ssdm name="tmp_865"/></StgValue>
</operation>

<operation id="5576" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5265 %xor_ln81_648 = xor i1 %tmp_867, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_648"/></StgValue>
</operation>

<operation id="5577" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5266 %and_ln81_757 = and i1 %tmp_865, i1 %xor_ln81_648

]]></Node>
<StgValue><ssdm name="and_ln81_757"/></StgValue>
</operation>

<operation id="5578" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5270" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5267 %tmp_868 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_216, i32 26

]]></Node>
<StgValue><ssdm name="tmp_868"/></StgValue>
</operation>

<operation id="5579" st_id="112" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5276" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5273 %select_ln81_432 = select i1 %and_ln81_757, i1 %icmp_ln81_434, i1 %icmp_ln81_435

]]></Node>
<StgValue><ssdm name="select_ln81_432"/></StgValue>
</operation>

<operation id="5580" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5274 %xor_ln81_649 = xor i1 %tmp_868, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_649"/></StgValue>
</operation>

<operation id="5581" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5275 %and_ln81_758 = and i1 %icmp_ln81_433, i1 %xor_ln81_649

]]></Node>
<StgValue><ssdm name="and_ln81_758"/></StgValue>
</operation>

<operation id="5582" st_id="112" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5279" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5276 %select_ln81_433 = select i1 %and_ln81_757, i1 %and_ln81_758, i1 %icmp_ln81_434

]]></Node>
<StgValue><ssdm name="select_ln81_433"/></StgValue>
</operation>

<operation id="5583" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5277 %and_ln81_759 = and i1 %and_ln81_757, i1 %icmp_ln81_434

]]></Node>
<StgValue><ssdm name="and_ln81_759"/></StgValue>
</operation>

<operation id="5584" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5278 %xor_ln81_650 = xor i1 %and_ln81_759, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_650"/></StgValue>
</operation>

<operation id="5585" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5279 %empty_120 = and i1 %tmp_863, i1 %xor_ln81_650

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="5586" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5280 %xor_ln81_651 = xor i1 %select_ln81_432, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_651"/></StgValue>
</operation>

<operation id="5587" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5281 %or_ln81_325 = or i1 %tmp_867, i1 %xor_ln81_651

]]></Node>
<StgValue><ssdm name="or_ln81_325"/></StgValue>
</operation>

<operation id="5588" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5282 %xor_ln81_652 = xor i1 %tmp_863, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_652"/></StgValue>
</operation>

<operation id="5589" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5283 %and_ln81_760 = and i1 %or_ln81_325, i1 %xor_ln81_652

]]></Node>
<StgValue><ssdm name="and_ln81_760"/></StgValue>
</operation>

<operation id="5590" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5284 %and_ln81_761 = and i1 %tmp_867, i1 %select_ln81_433

]]></Node>
<StgValue><ssdm name="and_ln81_761"/></StgValue>
</operation>

<operation id="5591" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5285 %xor_ln81_653 = xor i1 %and_ln81_761, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_653"/></StgValue>
</operation>

<operation id="5592" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5286 %and_ln81_762 = and i1 %empty_120, i1 %xor_ln81_653

]]></Node>
<StgValue><ssdm name="and_ln81_762"/></StgValue>
</operation>

<operation id="5593" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5287 %or_ln81_326 = or i1 %and_ln81_760, i1 %and_ln81_762

]]></Node>
<StgValue><ssdm name="or_ln81_326"/></StgValue>
</operation>

<operation id="5594" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5292" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:5289 %sext_ln81_327 = sext i16 %P_L1_W_0_load_109

]]></Node>
<StgValue><ssdm name="sext_ln81_327"/></StgValue>
</operation>

<operation id="5595" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5293" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:5290 %zext_ln81_237 = zext i15 %x_load_109

]]></Node>
<StgValue><ssdm name="zext_ln81_237"/></StgValue>
</operation>

<operation id="5596" st_id="112" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5294" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:5291 %mul_ln81_109 = mul i31 %sext_ln81_327, i31 %zext_ln81_237

]]></Node>
<StgValue><ssdm name="mul_ln81_109"/></StgValue>
</operation>

<operation id="5597" st_id="112" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5295" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5292 %select_ln81_434 = select i1 %and_ln81_760, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_434"/></StgValue>
</operation>

<operation id="5598" st_id="112" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5296" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5293 %select_ln81_435 = select i1 %or_ln81_326, i16 %select_ln81_434, i16 %z_o_221

]]></Node>
<StgValue><ssdm name="select_ln81_435"/></StgValue>
</operation>

<operation id="5599" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5297" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:5294 %shl_ln81_108 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_435, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_108"/></StgValue>
</operation>

<operation id="5600" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5298" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:5295 %sext_ln81_328 = sext i26 %shl_ln81_108

]]></Node>
<StgValue><ssdm name="sext_ln81_328"/></StgValue>
</operation>

<operation id="5601" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5299" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:5296 %sext_ln81_329 = sext i31 %mul_ln81_109

]]></Node>
<StgValue><ssdm name="sext_ln81_329"/></StgValue>
</operation>

<operation id="5602" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:5297 %add_ln81_218 = add i32 %sext_ln81_328, i32 %sext_ln81_329

]]></Node>
<StgValue><ssdm name="add_ln81_218"/></StgValue>
</operation>

<operation id="5603" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5301" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5298 %tmp_871 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_218, i32 31

]]></Node>
<StgValue><ssdm name="tmp_871"/></StgValue>
</operation>

<operation id="5604" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5302" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5299 %z_o_222 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_218, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_222"/></StgValue>
</operation>

<operation id="5605" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5303" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:5300 %tmp_872 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_109, i32 9

]]></Node>
<StgValue><ssdm name="tmp_872"/></StgValue>
</operation>

<operation id="5606" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5304" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:5301 %trunc_ln81_109 = trunc i31 %mul_ln81_109

]]></Node>
<StgValue><ssdm name="trunc_ln81_109"/></StgValue>
</operation>

<operation id="5607" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5305" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:5302 %icmp_ln81_436 = icmp_ne  i9 %trunc_ln81_109, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_436"/></StgValue>
</operation>

<operation id="5608" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5304 %tmp_874 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_218, i32 10

]]></Node>
<StgValue><ssdm name="tmp_874"/></StgValue>
</operation>

<operation id="5609" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5305 %or_ln81_327 = or i1 %tmp_874, i1 %icmp_ln81_436

]]></Node>
<StgValue><ssdm name="or_ln81_327"/></StgValue>
</operation>

<operation id="5610" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5306 %and_ln81_763 = and i1 %or_ln81_327, i1 %tmp_872

]]></Node>
<StgValue><ssdm name="and_ln81_763"/></StgValue>
</operation>

<operation id="5611" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5310" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:5307 %zext_ln81_109 = zext i1 %and_ln81_763

]]></Node>
<StgValue><ssdm name="zext_ln81_109"/></StgValue>
</operation>

<operation id="5612" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5311" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5308 %z_o_223 = add i16 %z_o_222, i16 %zext_ln81_109

]]></Node>
<StgValue><ssdm name="z_o_223"/></StgValue>
</operation>

<operation id="5613" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5312" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5309 %tmp_875 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_223, i32 15

]]></Node>
<StgValue><ssdm name="tmp_875"/></StgValue>
</operation>

<operation id="5614" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5316" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5313 %tmp_877 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_218, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_877"/></StgValue>
</operation>

<operation id="5615" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5317" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:5314 %icmp_ln81_437 = icmp_eq  i5 %tmp_877, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_437"/></StgValue>
</operation>

<operation id="5616" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5318" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5315 %tmp_878 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_218, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_878"/></StgValue>
</operation>

<operation id="5617" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5319" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5316 %icmp_ln81_438 = icmp_eq  i6 %tmp_878, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_438"/></StgValue>
</operation>

<operation id="5618" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5320" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5317 %icmp_ln81_439 = icmp_eq  i6 %tmp_878, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_439"/></StgValue>
</operation>

<operation id="5619" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5336" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5333 %P_L1_W_0_load_110 = load i16 110

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_110"/></StgValue>
</operation>

<operation id="5620" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5381" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5378 %P_L1_W_0_load_111 = load i16 111

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_111"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="5621" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:334 %x_load_111 = load i7 %x_addr_111

]]></Node>
<StgValue><ssdm name="x_load_111"/></StgValue>
</operation>

<operation id="5622" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:335 %store_ln67 = store i15 %x_load_111, i15 111

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="5623" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:336 %x_addr_112 = getelementptr i15 %x, i64 0, i64 112

]]></Node>
<StgValue><ssdm name="x_addr_112"/></StgValue>
</operation>

<operation id="5624" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:337 %x_load_112 = load i7 %x_addr_112

]]></Node>
<StgValue><ssdm name="x_load_112"/></StgValue>
</operation>

<operation id="5625" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5306" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5303 %tmp_873 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_218, i32 25

]]></Node>
<StgValue><ssdm name="tmp_873"/></StgValue>
</operation>

<operation id="5626" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5310 %xor_ln81_654 = xor i1 %tmp_875, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_654"/></StgValue>
</operation>

<operation id="5627" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5311 %and_ln81_764 = and i1 %tmp_873, i1 %xor_ln81_654

]]></Node>
<StgValue><ssdm name="and_ln81_764"/></StgValue>
</operation>

<operation id="5628" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5315" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5312 %tmp_876 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_218, i32 26

]]></Node>
<StgValue><ssdm name="tmp_876"/></StgValue>
</operation>

<operation id="5629" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5321" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5318 %select_ln81_436 = select i1 %and_ln81_764, i1 %icmp_ln81_438, i1 %icmp_ln81_439

]]></Node>
<StgValue><ssdm name="select_ln81_436"/></StgValue>
</operation>

<operation id="5630" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5319 %xor_ln81_655 = xor i1 %tmp_876, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_655"/></StgValue>
</operation>

<operation id="5631" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5320 %and_ln81_765 = and i1 %icmp_ln81_437, i1 %xor_ln81_655

]]></Node>
<StgValue><ssdm name="and_ln81_765"/></StgValue>
</operation>

<operation id="5632" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5324" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5321 %select_ln81_437 = select i1 %and_ln81_764, i1 %and_ln81_765, i1 %icmp_ln81_438

]]></Node>
<StgValue><ssdm name="select_ln81_437"/></StgValue>
</operation>

<operation id="5633" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5322 %and_ln81_766 = and i1 %and_ln81_764, i1 %icmp_ln81_438

]]></Node>
<StgValue><ssdm name="and_ln81_766"/></StgValue>
</operation>

<operation id="5634" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5323 %xor_ln81_656 = xor i1 %and_ln81_766, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_656"/></StgValue>
</operation>

<operation id="5635" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5324 %empty_121 = and i1 %tmp_871, i1 %xor_ln81_656

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="5636" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5325 %xor_ln81_657 = xor i1 %select_ln81_436, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_657"/></StgValue>
</operation>

<operation id="5637" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5326 %or_ln81_328 = or i1 %tmp_875, i1 %xor_ln81_657

]]></Node>
<StgValue><ssdm name="or_ln81_328"/></StgValue>
</operation>

<operation id="5638" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5327 %xor_ln81_658 = xor i1 %tmp_871, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_658"/></StgValue>
</operation>

<operation id="5639" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5328 %and_ln81_767 = and i1 %or_ln81_328, i1 %xor_ln81_658

]]></Node>
<StgValue><ssdm name="and_ln81_767"/></StgValue>
</operation>

<operation id="5640" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5329 %and_ln81_768 = and i1 %tmp_875, i1 %select_ln81_437

]]></Node>
<StgValue><ssdm name="and_ln81_768"/></StgValue>
</operation>

<operation id="5641" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5330 %xor_ln81_659 = xor i1 %and_ln81_768, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_659"/></StgValue>
</operation>

<operation id="5642" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5331 %and_ln81_769 = and i1 %empty_121, i1 %xor_ln81_659

]]></Node>
<StgValue><ssdm name="and_ln81_769"/></StgValue>
</operation>

<operation id="5643" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5332 %or_ln81_329 = or i1 %and_ln81_767, i1 %and_ln81_769

]]></Node>
<StgValue><ssdm name="or_ln81_329"/></StgValue>
</operation>

<operation id="5644" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5337" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:5334 %sext_ln81_330 = sext i16 %P_L1_W_0_load_110

]]></Node>
<StgValue><ssdm name="sext_ln81_330"/></StgValue>
</operation>

<operation id="5645" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5338" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:5335 %zext_ln81_238 = zext i15 %x_load_110

]]></Node>
<StgValue><ssdm name="zext_ln81_238"/></StgValue>
</operation>

<operation id="5646" st_id="113" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5339" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:5336 %mul_ln81_110 = mul i31 %sext_ln81_330, i31 %zext_ln81_238

]]></Node>
<StgValue><ssdm name="mul_ln81_110"/></StgValue>
</operation>

<operation id="5647" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5340" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5337 %select_ln81_438 = select i1 %and_ln81_767, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_438"/></StgValue>
</operation>

<operation id="5648" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5341" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5338 %select_ln81_439 = select i1 %or_ln81_329, i16 %select_ln81_438, i16 %z_o_223

]]></Node>
<StgValue><ssdm name="select_ln81_439"/></StgValue>
</operation>

<operation id="5649" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5342" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:5339 %shl_ln81_109 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_439, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_109"/></StgValue>
</operation>

<operation id="5650" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5343" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:5340 %sext_ln81_331 = sext i26 %shl_ln81_109

]]></Node>
<StgValue><ssdm name="sext_ln81_331"/></StgValue>
</operation>

<operation id="5651" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5344" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:5341 %sext_ln81_332 = sext i31 %mul_ln81_110

]]></Node>
<StgValue><ssdm name="sext_ln81_332"/></StgValue>
</operation>

<operation id="5652" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:5342 %add_ln81_220 = add i32 %sext_ln81_331, i32 %sext_ln81_332

]]></Node>
<StgValue><ssdm name="add_ln81_220"/></StgValue>
</operation>

<operation id="5653" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5346" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5343 %tmp_879 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_220, i32 31

]]></Node>
<StgValue><ssdm name="tmp_879"/></StgValue>
</operation>

<operation id="5654" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5347" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5344 %z_o_224 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_220, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_224"/></StgValue>
</operation>

<operation id="5655" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5348" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:5345 %tmp_880 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_110, i32 9

]]></Node>
<StgValue><ssdm name="tmp_880"/></StgValue>
</operation>

<operation id="5656" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5349" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:5346 %trunc_ln81_110 = trunc i31 %mul_ln81_110

]]></Node>
<StgValue><ssdm name="trunc_ln81_110"/></StgValue>
</operation>

<operation id="5657" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5350" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:5347 %icmp_ln81_440 = icmp_ne  i9 %trunc_ln81_110, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_440"/></StgValue>
</operation>

<operation id="5658" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5352" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5349 %tmp_882 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_220, i32 10

]]></Node>
<StgValue><ssdm name="tmp_882"/></StgValue>
</operation>

<operation id="5659" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5350 %or_ln81_330 = or i1 %tmp_882, i1 %icmp_ln81_440

]]></Node>
<StgValue><ssdm name="or_ln81_330"/></StgValue>
</operation>

<operation id="5660" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5351 %and_ln81_770 = and i1 %or_ln81_330, i1 %tmp_880

]]></Node>
<StgValue><ssdm name="and_ln81_770"/></StgValue>
</operation>

<operation id="5661" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5355" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:5352 %zext_ln81_110 = zext i1 %and_ln81_770

]]></Node>
<StgValue><ssdm name="zext_ln81_110"/></StgValue>
</operation>

<operation id="5662" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5353 %z_o_225 = add i16 %z_o_224, i16 %zext_ln81_110

]]></Node>
<StgValue><ssdm name="z_o_225"/></StgValue>
</operation>

<operation id="5663" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5357" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5354 %tmp_883 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_225, i32 15

]]></Node>
<StgValue><ssdm name="tmp_883"/></StgValue>
</operation>

<operation id="5664" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5361" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5358 %tmp_885 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_220, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_885"/></StgValue>
</operation>

<operation id="5665" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5362" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:5359 %icmp_ln81_441 = icmp_eq  i5 %tmp_885, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_441"/></StgValue>
</operation>

<operation id="5666" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5363" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5360 %tmp_886 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_220, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_886"/></StgValue>
</operation>

<operation id="5667" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5364" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5361 %icmp_ln81_442 = icmp_eq  i6 %tmp_886, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_442"/></StgValue>
</operation>

<operation id="5668" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5365" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5362 %icmp_ln81_443 = icmp_eq  i6 %tmp_886, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_443"/></StgValue>
</operation>

<operation id="5669" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5381" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5378 %P_L1_W_0_load_111 = load i16 111

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_111"/></StgValue>
</operation>

<operation id="5670" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5426" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5423 %P_L1_W_0_load_112 = load i16 112

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_112"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="5671" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:337 %x_load_112 = load i7 %x_addr_112

]]></Node>
<StgValue><ssdm name="x_load_112"/></StgValue>
</operation>

<operation id="5672" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:338 %store_ln67 = store i15 %x_load_112, i15 112

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="5673" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:339 %x_addr_113 = getelementptr i15 %x, i64 0, i64 113

]]></Node>
<StgValue><ssdm name="x_addr_113"/></StgValue>
</operation>

<operation id="5674" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:340 %x_load_113 = load i7 %x_addr_113

]]></Node>
<StgValue><ssdm name="x_load_113"/></StgValue>
</operation>

<operation id="5675" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5351" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5348 %tmp_881 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_220, i32 25

]]></Node>
<StgValue><ssdm name="tmp_881"/></StgValue>
</operation>

<operation id="5676" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5355 %xor_ln81_660 = xor i1 %tmp_883, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_660"/></StgValue>
</operation>

<operation id="5677" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5356 %and_ln81_771 = and i1 %tmp_881, i1 %xor_ln81_660

]]></Node>
<StgValue><ssdm name="and_ln81_771"/></StgValue>
</operation>

<operation id="5678" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5360" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5357 %tmp_884 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_220, i32 26

]]></Node>
<StgValue><ssdm name="tmp_884"/></StgValue>
</operation>

<operation id="5679" st_id="114" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5366" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5363 %select_ln81_440 = select i1 %and_ln81_771, i1 %icmp_ln81_442, i1 %icmp_ln81_443

]]></Node>
<StgValue><ssdm name="select_ln81_440"/></StgValue>
</operation>

<operation id="5680" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5364 %xor_ln81_661 = xor i1 %tmp_884, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_661"/></StgValue>
</operation>

<operation id="5681" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5365 %and_ln81_772 = and i1 %icmp_ln81_441, i1 %xor_ln81_661

]]></Node>
<StgValue><ssdm name="and_ln81_772"/></StgValue>
</operation>

<operation id="5682" st_id="114" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5369" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5366 %select_ln81_441 = select i1 %and_ln81_771, i1 %and_ln81_772, i1 %icmp_ln81_442

]]></Node>
<StgValue><ssdm name="select_ln81_441"/></StgValue>
</operation>

<operation id="5683" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5367 %and_ln81_773 = and i1 %and_ln81_771, i1 %icmp_ln81_442

]]></Node>
<StgValue><ssdm name="and_ln81_773"/></StgValue>
</operation>

<operation id="5684" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5368 %xor_ln81_662 = xor i1 %and_ln81_773, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_662"/></StgValue>
</operation>

<operation id="5685" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5369 %empty_122 = and i1 %tmp_879, i1 %xor_ln81_662

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="5686" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5370 %xor_ln81_663 = xor i1 %select_ln81_440, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_663"/></StgValue>
</operation>

<operation id="5687" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5371 %or_ln81_331 = or i1 %tmp_883, i1 %xor_ln81_663

]]></Node>
<StgValue><ssdm name="or_ln81_331"/></StgValue>
</operation>

<operation id="5688" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5372 %xor_ln81_664 = xor i1 %tmp_879, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_664"/></StgValue>
</operation>

<operation id="5689" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5373 %and_ln81_774 = and i1 %or_ln81_331, i1 %xor_ln81_664

]]></Node>
<StgValue><ssdm name="and_ln81_774"/></StgValue>
</operation>

<operation id="5690" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5374 %and_ln81_775 = and i1 %tmp_883, i1 %select_ln81_441

]]></Node>
<StgValue><ssdm name="and_ln81_775"/></StgValue>
</operation>

<operation id="5691" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5375 %xor_ln81_665 = xor i1 %and_ln81_775, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_665"/></StgValue>
</operation>

<operation id="5692" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5376 %and_ln81_776 = and i1 %empty_122, i1 %xor_ln81_665

]]></Node>
<StgValue><ssdm name="and_ln81_776"/></StgValue>
</operation>

<operation id="5693" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5377 %or_ln81_332 = or i1 %and_ln81_774, i1 %and_ln81_776

]]></Node>
<StgValue><ssdm name="or_ln81_332"/></StgValue>
</operation>

<operation id="5694" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5382" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:5379 %sext_ln81_333 = sext i16 %P_L1_W_0_load_111

]]></Node>
<StgValue><ssdm name="sext_ln81_333"/></StgValue>
</operation>

<operation id="5695" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5383" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:5380 %zext_ln81_239 = zext i15 %x_load_111

]]></Node>
<StgValue><ssdm name="zext_ln81_239"/></StgValue>
</operation>

<operation id="5696" st_id="114" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5384" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:5381 %mul_ln81_111 = mul i31 %sext_ln81_333, i31 %zext_ln81_239

]]></Node>
<StgValue><ssdm name="mul_ln81_111"/></StgValue>
</operation>

<operation id="5697" st_id="114" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5385" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5382 %select_ln81_442 = select i1 %and_ln81_774, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_442"/></StgValue>
</operation>

<operation id="5698" st_id="114" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5386" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5383 %select_ln81_443 = select i1 %or_ln81_332, i16 %select_ln81_442, i16 %z_o_225

]]></Node>
<StgValue><ssdm name="select_ln81_443"/></StgValue>
</operation>

<operation id="5699" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5387" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:5384 %shl_ln81_110 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_443, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_110"/></StgValue>
</operation>

<operation id="5700" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5388" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:5385 %sext_ln81_334 = sext i26 %shl_ln81_110

]]></Node>
<StgValue><ssdm name="sext_ln81_334"/></StgValue>
</operation>

<operation id="5701" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5389" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:5386 %sext_ln81_335 = sext i31 %mul_ln81_111

]]></Node>
<StgValue><ssdm name="sext_ln81_335"/></StgValue>
</operation>

<operation id="5702" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:5387 %add_ln81_222 = add i32 %sext_ln81_334, i32 %sext_ln81_335

]]></Node>
<StgValue><ssdm name="add_ln81_222"/></StgValue>
</operation>

<operation id="5703" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5391" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5388 %tmp_887 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_222, i32 31

]]></Node>
<StgValue><ssdm name="tmp_887"/></StgValue>
</operation>

<operation id="5704" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5392" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5389 %z_o_226 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_222, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_226"/></StgValue>
</operation>

<operation id="5705" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5393" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:5390 %tmp_888 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_111, i32 9

]]></Node>
<StgValue><ssdm name="tmp_888"/></StgValue>
</operation>

<operation id="5706" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5394" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:5391 %trunc_ln81_111 = trunc i31 %mul_ln81_111

]]></Node>
<StgValue><ssdm name="trunc_ln81_111"/></StgValue>
</operation>

<operation id="5707" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5395" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:5392 %icmp_ln81_444 = icmp_ne  i9 %trunc_ln81_111, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_444"/></StgValue>
</operation>

<operation id="5708" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5397" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5394 %tmp_890 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_222, i32 10

]]></Node>
<StgValue><ssdm name="tmp_890"/></StgValue>
</operation>

<operation id="5709" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5395 %or_ln81_333 = or i1 %tmp_890, i1 %icmp_ln81_444

]]></Node>
<StgValue><ssdm name="or_ln81_333"/></StgValue>
</operation>

<operation id="5710" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5396 %and_ln81_777 = and i1 %or_ln81_333, i1 %tmp_888

]]></Node>
<StgValue><ssdm name="and_ln81_777"/></StgValue>
</operation>

<operation id="5711" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5400" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:5397 %zext_ln81_111 = zext i1 %and_ln81_777

]]></Node>
<StgValue><ssdm name="zext_ln81_111"/></StgValue>
</operation>

<operation id="5712" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5401" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5398 %z_o_227 = add i16 %z_o_226, i16 %zext_ln81_111

]]></Node>
<StgValue><ssdm name="z_o_227"/></StgValue>
</operation>

<operation id="5713" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5402" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5399 %tmp_891 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_227, i32 15

]]></Node>
<StgValue><ssdm name="tmp_891"/></StgValue>
</operation>

<operation id="5714" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5406" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5403 %tmp_893 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_222, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_893"/></StgValue>
</operation>

<operation id="5715" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5407" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:5404 %icmp_ln81_445 = icmp_eq  i5 %tmp_893, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_445"/></StgValue>
</operation>

<operation id="5716" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5408" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5405 %tmp_894 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_222, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_894"/></StgValue>
</operation>

<operation id="5717" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5409" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5406 %icmp_ln81_446 = icmp_eq  i6 %tmp_894, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_446"/></StgValue>
</operation>

<operation id="5718" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5410" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5407 %icmp_ln81_447 = icmp_eq  i6 %tmp_894, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_447"/></StgValue>
</operation>

<operation id="5719" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5426" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5423 %P_L1_W_0_load_112 = load i16 112

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_112"/></StgValue>
</operation>

<operation id="5720" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5471" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5468 %P_L1_W_0_load_113 = load i16 113

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_113"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="5721" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:340 %x_load_113 = load i7 %x_addr_113

]]></Node>
<StgValue><ssdm name="x_load_113"/></StgValue>
</operation>

<operation id="5722" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:341 %store_ln67 = store i15 %x_load_113, i15 113

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="5723" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:342 %x_addr_114 = getelementptr i15 %x, i64 0, i64 114

]]></Node>
<StgValue><ssdm name="x_addr_114"/></StgValue>
</operation>

<operation id="5724" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:343 %x_load_114 = load i7 %x_addr_114

]]></Node>
<StgValue><ssdm name="x_load_114"/></StgValue>
</operation>

<operation id="5725" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5396" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5393 %tmp_889 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_222, i32 25

]]></Node>
<StgValue><ssdm name="tmp_889"/></StgValue>
</operation>

<operation id="5726" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5400 %xor_ln81_666 = xor i1 %tmp_891, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_666"/></StgValue>
</operation>

<operation id="5727" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5401 %and_ln81_778 = and i1 %tmp_889, i1 %xor_ln81_666

]]></Node>
<StgValue><ssdm name="and_ln81_778"/></StgValue>
</operation>

<operation id="5728" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5405" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5402 %tmp_892 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_222, i32 26

]]></Node>
<StgValue><ssdm name="tmp_892"/></StgValue>
</operation>

<operation id="5729" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5411" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5408 %select_ln81_444 = select i1 %and_ln81_778, i1 %icmp_ln81_446, i1 %icmp_ln81_447

]]></Node>
<StgValue><ssdm name="select_ln81_444"/></StgValue>
</operation>

<operation id="5730" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5409 %xor_ln81_667 = xor i1 %tmp_892, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_667"/></StgValue>
</operation>

<operation id="5731" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5410 %and_ln81_779 = and i1 %icmp_ln81_445, i1 %xor_ln81_667

]]></Node>
<StgValue><ssdm name="and_ln81_779"/></StgValue>
</operation>

<operation id="5732" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5414" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5411 %select_ln81_445 = select i1 %and_ln81_778, i1 %and_ln81_779, i1 %icmp_ln81_446

]]></Node>
<StgValue><ssdm name="select_ln81_445"/></StgValue>
</operation>

<operation id="5733" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5412 %and_ln81_780 = and i1 %and_ln81_778, i1 %icmp_ln81_446

]]></Node>
<StgValue><ssdm name="and_ln81_780"/></StgValue>
</operation>

<operation id="5734" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5413 %xor_ln81_668 = xor i1 %and_ln81_780, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_668"/></StgValue>
</operation>

<operation id="5735" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5414 %empty_123 = and i1 %tmp_887, i1 %xor_ln81_668

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="5736" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5415 %xor_ln81_669 = xor i1 %select_ln81_444, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_669"/></StgValue>
</operation>

<operation id="5737" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5416 %or_ln81_334 = or i1 %tmp_891, i1 %xor_ln81_669

]]></Node>
<StgValue><ssdm name="or_ln81_334"/></StgValue>
</operation>

<operation id="5738" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5417 %xor_ln81_670 = xor i1 %tmp_887, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_670"/></StgValue>
</operation>

<operation id="5739" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5418 %and_ln81_781 = and i1 %or_ln81_334, i1 %xor_ln81_670

]]></Node>
<StgValue><ssdm name="and_ln81_781"/></StgValue>
</operation>

<operation id="5740" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5419 %and_ln81_782 = and i1 %tmp_891, i1 %select_ln81_445

]]></Node>
<StgValue><ssdm name="and_ln81_782"/></StgValue>
</operation>

<operation id="5741" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5420 %xor_ln81_671 = xor i1 %and_ln81_782, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_671"/></StgValue>
</operation>

<operation id="5742" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5421 %and_ln81_783 = and i1 %empty_123, i1 %xor_ln81_671

]]></Node>
<StgValue><ssdm name="and_ln81_783"/></StgValue>
</operation>

<operation id="5743" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5422 %or_ln81_335 = or i1 %and_ln81_781, i1 %and_ln81_783

]]></Node>
<StgValue><ssdm name="or_ln81_335"/></StgValue>
</operation>

<operation id="5744" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5427" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:5424 %sext_ln81_336 = sext i16 %P_L1_W_0_load_112

]]></Node>
<StgValue><ssdm name="sext_ln81_336"/></StgValue>
</operation>

<operation id="5745" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5428" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:5425 %zext_ln81_240 = zext i15 %x_load_112

]]></Node>
<StgValue><ssdm name="zext_ln81_240"/></StgValue>
</operation>

<operation id="5746" st_id="115" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5429" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:5426 %mul_ln81_112 = mul i31 %sext_ln81_336, i31 %zext_ln81_240

]]></Node>
<StgValue><ssdm name="mul_ln81_112"/></StgValue>
</operation>

<operation id="5747" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5430" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5427 %select_ln81_446 = select i1 %and_ln81_781, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_446"/></StgValue>
</operation>

<operation id="5748" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5431" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5428 %select_ln81_447 = select i1 %or_ln81_335, i16 %select_ln81_446, i16 %z_o_227

]]></Node>
<StgValue><ssdm name="select_ln81_447"/></StgValue>
</operation>

<operation id="5749" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5432" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:5429 %shl_ln81_111 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_447, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_111"/></StgValue>
</operation>

<operation id="5750" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5433" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:5430 %sext_ln81_337 = sext i26 %shl_ln81_111

]]></Node>
<StgValue><ssdm name="sext_ln81_337"/></StgValue>
</operation>

<operation id="5751" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5434" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:5431 %sext_ln81_338 = sext i31 %mul_ln81_112

]]></Node>
<StgValue><ssdm name="sext_ln81_338"/></StgValue>
</operation>

<operation id="5752" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:5432 %add_ln81_224 = add i32 %sext_ln81_337, i32 %sext_ln81_338

]]></Node>
<StgValue><ssdm name="add_ln81_224"/></StgValue>
</operation>

<operation id="5753" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5436" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5433 %tmp_895 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_224, i32 31

]]></Node>
<StgValue><ssdm name="tmp_895"/></StgValue>
</operation>

<operation id="5754" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5437" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5434 %z_o_228 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_224, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_228"/></StgValue>
</operation>

<operation id="5755" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5438" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:5435 %tmp_896 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_112, i32 9

]]></Node>
<StgValue><ssdm name="tmp_896"/></StgValue>
</operation>

<operation id="5756" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5439" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:5436 %trunc_ln81_112 = trunc i31 %mul_ln81_112

]]></Node>
<StgValue><ssdm name="trunc_ln81_112"/></StgValue>
</operation>

<operation id="5757" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5440" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:5437 %icmp_ln81_448 = icmp_ne  i9 %trunc_ln81_112, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_448"/></StgValue>
</operation>

<operation id="5758" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5439 %tmp_898 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_224, i32 10

]]></Node>
<StgValue><ssdm name="tmp_898"/></StgValue>
</operation>

<operation id="5759" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5440 %or_ln81_336 = or i1 %tmp_898, i1 %icmp_ln81_448

]]></Node>
<StgValue><ssdm name="or_ln81_336"/></StgValue>
</operation>

<operation id="5760" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5441 %and_ln81_784 = and i1 %or_ln81_336, i1 %tmp_896

]]></Node>
<StgValue><ssdm name="and_ln81_784"/></StgValue>
</operation>

<operation id="5761" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5445" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:5442 %zext_ln81_112 = zext i1 %and_ln81_784

]]></Node>
<StgValue><ssdm name="zext_ln81_112"/></StgValue>
</operation>

<operation id="5762" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5446" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5443 %z_o_229 = add i16 %z_o_228, i16 %zext_ln81_112

]]></Node>
<StgValue><ssdm name="z_o_229"/></StgValue>
</operation>

<operation id="5763" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5447" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5444 %tmp_899 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_229, i32 15

]]></Node>
<StgValue><ssdm name="tmp_899"/></StgValue>
</operation>

<operation id="5764" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5451" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5448 %tmp_901 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_224, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_901"/></StgValue>
</operation>

<operation id="5765" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5452" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:5449 %icmp_ln81_449 = icmp_eq  i5 %tmp_901, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_449"/></StgValue>
</operation>

<operation id="5766" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5453" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5450 %tmp_902 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_224, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_902"/></StgValue>
</operation>

<operation id="5767" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5454" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5451 %icmp_ln81_450 = icmp_eq  i6 %tmp_902, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_450"/></StgValue>
</operation>

<operation id="5768" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5455" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5452 %icmp_ln81_451 = icmp_eq  i6 %tmp_902, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_451"/></StgValue>
</operation>

<operation id="5769" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5471" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5468 %P_L1_W_0_load_113 = load i16 113

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_113"/></StgValue>
</operation>

<operation id="5770" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5516" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5513 %P_L1_W_0_load_114 = load i16 114

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_114"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="5771" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:343 %x_load_114 = load i7 %x_addr_114

]]></Node>
<StgValue><ssdm name="x_load_114"/></StgValue>
</operation>

<operation id="5772" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:344 %store_ln67 = store i15 %x_load_114, i15 114

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="5773" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:345 %x_addr_115 = getelementptr i15 %x, i64 0, i64 115

]]></Node>
<StgValue><ssdm name="x_addr_115"/></StgValue>
</operation>

<operation id="5774" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:346 %x_load_115 = load i7 %x_addr_115

]]></Node>
<StgValue><ssdm name="x_load_115"/></StgValue>
</operation>

<operation id="5775" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5441" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5438 %tmp_897 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_224, i32 25

]]></Node>
<StgValue><ssdm name="tmp_897"/></StgValue>
</operation>

<operation id="5776" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5445 %xor_ln81_672 = xor i1 %tmp_899, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_672"/></StgValue>
</operation>

<operation id="5777" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5446 %and_ln81_785 = and i1 %tmp_897, i1 %xor_ln81_672

]]></Node>
<StgValue><ssdm name="and_ln81_785"/></StgValue>
</operation>

<operation id="5778" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5450" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5447 %tmp_900 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_224, i32 26

]]></Node>
<StgValue><ssdm name="tmp_900"/></StgValue>
</operation>

<operation id="5779" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5456" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5453 %select_ln81_448 = select i1 %and_ln81_785, i1 %icmp_ln81_450, i1 %icmp_ln81_451

]]></Node>
<StgValue><ssdm name="select_ln81_448"/></StgValue>
</operation>

<operation id="5780" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5454 %xor_ln81_673 = xor i1 %tmp_900, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_673"/></StgValue>
</operation>

<operation id="5781" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5455 %and_ln81_786 = and i1 %icmp_ln81_449, i1 %xor_ln81_673

]]></Node>
<StgValue><ssdm name="and_ln81_786"/></StgValue>
</operation>

<operation id="5782" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5459" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5456 %select_ln81_449 = select i1 %and_ln81_785, i1 %and_ln81_786, i1 %icmp_ln81_450

]]></Node>
<StgValue><ssdm name="select_ln81_449"/></StgValue>
</operation>

<operation id="5783" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5457 %and_ln81_787 = and i1 %and_ln81_785, i1 %icmp_ln81_450

]]></Node>
<StgValue><ssdm name="and_ln81_787"/></StgValue>
</operation>

<operation id="5784" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5458 %xor_ln81_674 = xor i1 %and_ln81_787, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_674"/></StgValue>
</operation>

<operation id="5785" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5459 %empty_124 = and i1 %tmp_895, i1 %xor_ln81_674

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="5786" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5460 %xor_ln81_675 = xor i1 %select_ln81_448, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_675"/></StgValue>
</operation>

<operation id="5787" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5461 %or_ln81_337 = or i1 %tmp_899, i1 %xor_ln81_675

]]></Node>
<StgValue><ssdm name="or_ln81_337"/></StgValue>
</operation>

<operation id="5788" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5462 %xor_ln81_676 = xor i1 %tmp_895, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_676"/></StgValue>
</operation>

<operation id="5789" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5463 %and_ln81_788 = and i1 %or_ln81_337, i1 %xor_ln81_676

]]></Node>
<StgValue><ssdm name="and_ln81_788"/></StgValue>
</operation>

<operation id="5790" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5464 %and_ln81_789 = and i1 %tmp_899, i1 %select_ln81_449

]]></Node>
<StgValue><ssdm name="and_ln81_789"/></StgValue>
</operation>

<operation id="5791" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5465 %xor_ln81_677 = xor i1 %and_ln81_789, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_677"/></StgValue>
</operation>

<operation id="5792" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5466 %and_ln81_790 = and i1 %empty_124, i1 %xor_ln81_677

]]></Node>
<StgValue><ssdm name="and_ln81_790"/></StgValue>
</operation>

<operation id="5793" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5467 %or_ln81_338 = or i1 %and_ln81_788, i1 %and_ln81_790

]]></Node>
<StgValue><ssdm name="or_ln81_338"/></StgValue>
</operation>

<operation id="5794" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5472" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:5469 %sext_ln81_339 = sext i16 %P_L1_W_0_load_113

]]></Node>
<StgValue><ssdm name="sext_ln81_339"/></StgValue>
</operation>

<operation id="5795" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5473" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:5470 %zext_ln81_241 = zext i15 %x_load_113

]]></Node>
<StgValue><ssdm name="zext_ln81_241"/></StgValue>
</operation>

<operation id="5796" st_id="116" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5474" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:5471 %mul_ln81_113 = mul i31 %sext_ln81_339, i31 %zext_ln81_241

]]></Node>
<StgValue><ssdm name="mul_ln81_113"/></StgValue>
</operation>

<operation id="5797" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5475" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5472 %select_ln81_450 = select i1 %and_ln81_788, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_450"/></StgValue>
</operation>

<operation id="5798" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5476" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5473 %select_ln81_451 = select i1 %or_ln81_338, i16 %select_ln81_450, i16 %z_o_229

]]></Node>
<StgValue><ssdm name="select_ln81_451"/></StgValue>
</operation>

<operation id="5799" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5477" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:5474 %shl_ln81_112 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_451, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_112"/></StgValue>
</operation>

<operation id="5800" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5478" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:5475 %sext_ln81_340 = sext i26 %shl_ln81_112

]]></Node>
<StgValue><ssdm name="sext_ln81_340"/></StgValue>
</operation>

<operation id="5801" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5479" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:5476 %sext_ln81_341 = sext i31 %mul_ln81_113

]]></Node>
<StgValue><ssdm name="sext_ln81_341"/></StgValue>
</operation>

<operation id="5802" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:5477 %add_ln81_226 = add i32 %sext_ln81_340, i32 %sext_ln81_341

]]></Node>
<StgValue><ssdm name="add_ln81_226"/></StgValue>
</operation>

<operation id="5803" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5481" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5478 %tmp_903 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_226, i32 31

]]></Node>
<StgValue><ssdm name="tmp_903"/></StgValue>
</operation>

<operation id="5804" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5482" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5479 %z_o_230 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_226, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_230"/></StgValue>
</operation>

<operation id="5805" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5483" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:5480 %tmp_904 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_113, i32 9

]]></Node>
<StgValue><ssdm name="tmp_904"/></StgValue>
</operation>

<operation id="5806" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5484" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:5481 %trunc_ln81_113 = trunc i31 %mul_ln81_113

]]></Node>
<StgValue><ssdm name="trunc_ln81_113"/></StgValue>
</operation>

<operation id="5807" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5485" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:5482 %icmp_ln81_452 = icmp_ne  i9 %trunc_ln81_113, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_452"/></StgValue>
</operation>

<operation id="5808" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5487" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5484 %tmp_906 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_226, i32 10

]]></Node>
<StgValue><ssdm name="tmp_906"/></StgValue>
</operation>

<operation id="5809" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5485 %or_ln81_339 = or i1 %tmp_906, i1 %icmp_ln81_452

]]></Node>
<StgValue><ssdm name="or_ln81_339"/></StgValue>
</operation>

<operation id="5810" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5486 %and_ln81_791 = and i1 %or_ln81_339, i1 %tmp_904

]]></Node>
<StgValue><ssdm name="and_ln81_791"/></StgValue>
</operation>

<operation id="5811" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5490" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:5487 %zext_ln81_113 = zext i1 %and_ln81_791

]]></Node>
<StgValue><ssdm name="zext_ln81_113"/></StgValue>
</operation>

<operation id="5812" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5491" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5488 %z_o_231 = add i16 %z_o_230, i16 %zext_ln81_113

]]></Node>
<StgValue><ssdm name="z_o_231"/></StgValue>
</operation>

<operation id="5813" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5492" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5489 %tmp_907 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_231, i32 15

]]></Node>
<StgValue><ssdm name="tmp_907"/></StgValue>
</operation>

<operation id="5814" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5496" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5493 %tmp_909 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_226, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_909"/></StgValue>
</operation>

<operation id="5815" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5497" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:5494 %icmp_ln81_453 = icmp_eq  i5 %tmp_909, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_453"/></StgValue>
</operation>

<operation id="5816" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5498" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5495 %tmp_910 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_226, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_910"/></StgValue>
</operation>

<operation id="5817" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5499" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5496 %icmp_ln81_454 = icmp_eq  i6 %tmp_910, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_454"/></StgValue>
</operation>

<operation id="5818" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5500" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5497 %icmp_ln81_455 = icmp_eq  i6 %tmp_910, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_455"/></StgValue>
</operation>

<operation id="5819" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5516" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5513 %P_L1_W_0_load_114 = load i16 114

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_114"/></StgValue>
</operation>

<operation id="5820" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5561" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5558 %P_L1_W_0_load_115 = load i16 115

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_115"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="5821" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:346 %x_load_115 = load i7 %x_addr_115

]]></Node>
<StgValue><ssdm name="x_load_115"/></StgValue>
</operation>

<operation id="5822" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:347 %store_ln67 = store i15 %x_load_115, i15 115

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="5823" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:348 %x_addr_116 = getelementptr i15 %x, i64 0, i64 116

]]></Node>
<StgValue><ssdm name="x_addr_116"/></StgValue>
</operation>

<operation id="5824" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:349 %x_load_116 = load i7 %x_addr_116

]]></Node>
<StgValue><ssdm name="x_load_116"/></StgValue>
</operation>

<operation id="5825" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5486" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5483 %tmp_905 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_226, i32 25

]]></Node>
<StgValue><ssdm name="tmp_905"/></StgValue>
</operation>

<operation id="5826" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5490 %xor_ln81_678 = xor i1 %tmp_907, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_678"/></StgValue>
</operation>

<operation id="5827" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5491 %and_ln81_792 = and i1 %tmp_905, i1 %xor_ln81_678

]]></Node>
<StgValue><ssdm name="and_ln81_792"/></StgValue>
</operation>

<operation id="5828" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5495" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5492 %tmp_908 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_226, i32 26

]]></Node>
<StgValue><ssdm name="tmp_908"/></StgValue>
</operation>

<operation id="5829" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5501" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5498 %select_ln81_452 = select i1 %and_ln81_792, i1 %icmp_ln81_454, i1 %icmp_ln81_455

]]></Node>
<StgValue><ssdm name="select_ln81_452"/></StgValue>
</operation>

<operation id="5830" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5499 %xor_ln81_679 = xor i1 %tmp_908, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_679"/></StgValue>
</operation>

<operation id="5831" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5500 %and_ln81_793 = and i1 %icmp_ln81_453, i1 %xor_ln81_679

]]></Node>
<StgValue><ssdm name="and_ln81_793"/></StgValue>
</operation>

<operation id="5832" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5504" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5501 %select_ln81_453 = select i1 %and_ln81_792, i1 %and_ln81_793, i1 %icmp_ln81_454

]]></Node>
<StgValue><ssdm name="select_ln81_453"/></StgValue>
</operation>

<operation id="5833" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5502 %and_ln81_794 = and i1 %and_ln81_792, i1 %icmp_ln81_454

]]></Node>
<StgValue><ssdm name="and_ln81_794"/></StgValue>
</operation>

<operation id="5834" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5503 %xor_ln81_680 = xor i1 %and_ln81_794, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_680"/></StgValue>
</operation>

<operation id="5835" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5504 %empty_125 = and i1 %tmp_903, i1 %xor_ln81_680

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="5836" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5505 %xor_ln81_681 = xor i1 %select_ln81_452, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_681"/></StgValue>
</operation>

<operation id="5837" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5506 %or_ln81_340 = or i1 %tmp_907, i1 %xor_ln81_681

]]></Node>
<StgValue><ssdm name="or_ln81_340"/></StgValue>
</operation>

<operation id="5838" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5507 %xor_ln81_682 = xor i1 %tmp_903, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_682"/></StgValue>
</operation>

<operation id="5839" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5508 %and_ln81_795 = and i1 %or_ln81_340, i1 %xor_ln81_682

]]></Node>
<StgValue><ssdm name="and_ln81_795"/></StgValue>
</operation>

<operation id="5840" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5509 %and_ln81_796 = and i1 %tmp_907, i1 %select_ln81_453

]]></Node>
<StgValue><ssdm name="and_ln81_796"/></StgValue>
</operation>

<operation id="5841" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5510 %xor_ln81_683 = xor i1 %and_ln81_796, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_683"/></StgValue>
</operation>

<operation id="5842" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5511 %and_ln81_797 = and i1 %empty_125, i1 %xor_ln81_683

]]></Node>
<StgValue><ssdm name="and_ln81_797"/></StgValue>
</operation>

<operation id="5843" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5512 %or_ln81_341 = or i1 %and_ln81_795, i1 %and_ln81_797

]]></Node>
<StgValue><ssdm name="or_ln81_341"/></StgValue>
</operation>

<operation id="5844" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5517" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:5514 %sext_ln81_342 = sext i16 %P_L1_W_0_load_114

]]></Node>
<StgValue><ssdm name="sext_ln81_342"/></StgValue>
</operation>

<operation id="5845" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5518" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:5515 %zext_ln81_242 = zext i15 %x_load_114

]]></Node>
<StgValue><ssdm name="zext_ln81_242"/></StgValue>
</operation>

<operation id="5846" st_id="117" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5519" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:5516 %mul_ln81_114 = mul i31 %sext_ln81_342, i31 %zext_ln81_242

]]></Node>
<StgValue><ssdm name="mul_ln81_114"/></StgValue>
</operation>

<operation id="5847" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5520" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5517 %select_ln81_454 = select i1 %and_ln81_795, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_454"/></StgValue>
</operation>

<operation id="5848" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5521" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5518 %select_ln81_455 = select i1 %or_ln81_341, i16 %select_ln81_454, i16 %z_o_231

]]></Node>
<StgValue><ssdm name="select_ln81_455"/></StgValue>
</operation>

<operation id="5849" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5522" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:5519 %shl_ln81_113 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_455, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_113"/></StgValue>
</operation>

<operation id="5850" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5523" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:5520 %sext_ln81_343 = sext i26 %shl_ln81_113

]]></Node>
<StgValue><ssdm name="sext_ln81_343"/></StgValue>
</operation>

<operation id="5851" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5524" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:5521 %sext_ln81_344 = sext i31 %mul_ln81_114

]]></Node>
<StgValue><ssdm name="sext_ln81_344"/></StgValue>
</operation>

<operation id="5852" st_id="117" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:5522 %add_ln81_228 = add i32 %sext_ln81_343, i32 %sext_ln81_344

]]></Node>
<StgValue><ssdm name="add_ln81_228"/></StgValue>
</operation>

<operation id="5853" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5526" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5523 %tmp_911 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_228, i32 31

]]></Node>
<StgValue><ssdm name="tmp_911"/></StgValue>
</operation>

<operation id="5854" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5527" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5524 %z_o_232 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_228, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_232"/></StgValue>
</operation>

<operation id="5855" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5528" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:5525 %tmp_912 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_114, i32 9

]]></Node>
<StgValue><ssdm name="tmp_912"/></StgValue>
</operation>

<operation id="5856" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5529" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:5526 %trunc_ln81_114 = trunc i31 %mul_ln81_114

]]></Node>
<StgValue><ssdm name="trunc_ln81_114"/></StgValue>
</operation>

<operation id="5857" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5530" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:5527 %icmp_ln81_456 = icmp_ne  i9 %trunc_ln81_114, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_456"/></StgValue>
</operation>

<operation id="5858" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5532" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5529 %tmp_914 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_228, i32 10

]]></Node>
<StgValue><ssdm name="tmp_914"/></StgValue>
</operation>

<operation id="5859" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5530 %or_ln81_342 = or i1 %tmp_914, i1 %icmp_ln81_456

]]></Node>
<StgValue><ssdm name="or_ln81_342"/></StgValue>
</operation>

<operation id="5860" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5531 %and_ln81_798 = and i1 %or_ln81_342, i1 %tmp_912

]]></Node>
<StgValue><ssdm name="and_ln81_798"/></StgValue>
</operation>

<operation id="5861" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5535" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:5532 %zext_ln81_114 = zext i1 %and_ln81_798

]]></Node>
<StgValue><ssdm name="zext_ln81_114"/></StgValue>
</operation>

<operation id="5862" st_id="117" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5536" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5533 %z_o_233 = add i16 %z_o_232, i16 %zext_ln81_114

]]></Node>
<StgValue><ssdm name="z_o_233"/></StgValue>
</operation>

<operation id="5863" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5537" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5534 %tmp_915 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_233, i32 15

]]></Node>
<StgValue><ssdm name="tmp_915"/></StgValue>
</operation>

<operation id="5864" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5541" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5538 %tmp_917 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_228, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_917"/></StgValue>
</operation>

<operation id="5865" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5542" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:5539 %icmp_ln81_457 = icmp_eq  i5 %tmp_917, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_457"/></StgValue>
</operation>

<operation id="5866" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5543" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5540 %tmp_918 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_228, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_918"/></StgValue>
</operation>

<operation id="5867" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5544" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5541 %icmp_ln81_458 = icmp_eq  i6 %tmp_918, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_458"/></StgValue>
</operation>

<operation id="5868" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5545" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5542 %icmp_ln81_459 = icmp_eq  i6 %tmp_918, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_459"/></StgValue>
</operation>

<operation id="5869" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5561" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5558 %P_L1_W_0_load_115 = load i16 115

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_115"/></StgValue>
</operation>

<operation id="5870" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5606" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5603 %P_L1_W_0_load_116 = load i16 116

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_116"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="5871" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:349 %x_load_116 = load i7 %x_addr_116

]]></Node>
<StgValue><ssdm name="x_load_116"/></StgValue>
</operation>

<operation id="5872" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:350 %store_ln67 = store i15 %x_load_116, i15 116

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="5873" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:351 %x_addr_117 = getelementptr i15 %x, i64 0, i64 117

]]></Node>
<StgValue><ssdm name="x_addr_117"/></StgValue>
</operation>

<operation id="5874" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:352 %x_load_117 = load i7 %x_addr_117

]]></Node>
<StgValue><ssdm name="x_load_117"/></StgValue>
</operation>

<operation id="5875" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5531" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5528 %tmp_913 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_228, i32 25

]]></Node>
<StgValue><ssdm name="tmp_913"/></StgValue>
</operation>

<operation id="5876" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5535 %xor_ln81_684 = xor i1 %tmp_915, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_684"/></StgValue>
</operation>

<operation id="5877" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5536 %and_ln81_799 = and i1 %tmp_913, i1 %xor_ln81_684

]]></Node>
<StgValue><ssdm name="and_ln81_799"/></StgValue>
</operation>

<operation id="5878" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5540" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5537 %tmp_916 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_228, i32 26

]]></Node>
<StgValue><ssdm name="tmp_916"/></StgValue>
</operation>

<operation id="5879" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5546" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5543 %select_ln81_456 = select i1 %and_ln81_799, i1 %icmp_ln81_458, i1 %icmp_ln81_459

]]></Node>
<StgValue><ssdm name="select_ln81_456"/></StgValue>
</operation>

<operation id="5880" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5544 %xor_ln81_685 = xor i1 %tmp_916, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_685"/></StgValue>
</operation>

<operation id="5881" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5545 %and_ln81_800 = and i1 %icmp_ln81_457, i1 %xor_ln81_685

]]></Node>
<StgValue><ssdm name="and_ln81_800"/></StgValue>
</operation>

<operation id="5882" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5549" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5546 %select_ln81_457 = select i1 %and_ln81_799, i1 %and_ln81_800, i1 %icmp_ln81_458

]]></Node>
<StgValue><ssdm name="select_ln81_457"/></StgValue>
</operation>

<operation id="5883" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5547 %and_ln81_801 = and i1 %and_ln81_799, i1 %icmp_ln81_458

]]></Node>
<StgValue><ssdm name="and_ln81_801"/></StgValue>
</operation>

<operation id="5884" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5548 %xor_ln81_686 = xor i1 %and_ln81_801, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_686"/></StgValue>
</operation>

<operation id="5885" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5549 %empty_126 = and i1 %tmp_911, i1 %xor_ln81_686

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="5886" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5550 %xor_ln81_687 = xor i1 %select_ln81_456, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_687"/></StgValue>
</operation>

<operation id="5887" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5551 %or_ln81_343 = or i1 %tmp_915, i1 %xor_ln81_687

]]></Node>
<StgValue><ssdm name="or_ln81_343"/></StgValue>
</operation>

<operation id="5888" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5552 %xor_ln81_688 = xor i1 %tmp_911, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_688"/></StgValue>
</operation>

<operation id="5889" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5553 %and_ln81_802 = and i1 %or_ln81_343, i1 %xor_ln81_688

]]></Node>
<StgValue><ssdm name="and_ln81_802"/></StgValue>
</operation>

<operation id="5890" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5554 %and_ln81_803 = and i1 %tmp_915, i1 %select_ln81_457

]]></Node>
<StgValue><ssdm name="and_ln81_803"/></StgValue>
</operation>

<operation id="5891" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5555 %xor_ln81_689 = xor i1 %and_ln81_803, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_689"/></StgValue>
</operation>

<operation id="5892" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5556 %and_ln81_804 = and i1 %empty_126, i1 %xor_ln81_689

]]></Node>
<StgValue><ssdm name="and_ln81_804"/></StgValue>
</operation>

<operation id="5893" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5557 %or_ln81_344 = or i1 %and_ln81_802, i1 %and_ln81_804

]]></Node>
<StgValue><ssdm name="or_ln81_344"/></StgValue>
</operation>

<operation id="5894" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5562" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:5559 %sext_ln81_345 = sext i16 %P_L1_W_0_load_115

]]></Node>
<StgValue><ssdm name="sext_ln81_345"/></StgValue>
</operation>

<operation id="5895" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5563" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:5560 %zext_ln81_243 = zext i15 %x_load_115

]]></Node>
<StgValue><ssdm name="zext_ln81_243"/></StgValue>
</operation>

<operation id="5896" st_id="118" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5564" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:5561 %mul_ln81_115 = mul i31 %sext_ln81_345, i31 %zext_ln81_243

]]></Node>
<StgValue><ssdm name="mul_ln81_115"/></StgValue>
</operation>

<operation id="5897" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5565" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5562 %select_ln81_458 = select i1 %and_ln81_802, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_458"/></StgValue>
</operation>

<operation id="5898" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5566" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5563 %select_ln81_459 = select i1 %or_ln81_344, i16 %select_ln81_458, i16 %z_o_233

]]></Node>
<StgValue><ssdm name="select_ln81_459"/></StgValue>
</operation>

<operation id="5899" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5567" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:5564 %shl_ln81_114 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_459, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_114"/></StgValue>
</operation>

<operation id="5900" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5568" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:5565 %sext_ln81_346 = sext i26 %shl_ln81_114

]]></Node>
<StgValue><ssdm name="sext_ln81_346"/></StgValue>
</operation>

<operation id="5901" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5569" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:5566 %sext_ln81_347 = sext i31 %mul_ln81_115

]]></Node>
<StgValue><ssdm name="sext_ln81_347"/></StgValue>
</operation>

<operation id="5902" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:5567 %add_ln81_230 = add i32 %sext_ln81_346, i32 %sext_ln81_347

]]></Node>
<StgValue><ssdm name="add_ln81_230"/></StgValue>
</operation>

<operation id="5903" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5571" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5568 %tmp_919 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_230, i32 31

]]></Node>
<StgValue><ssdm name="tmp_919"/></StgValue>
</operation>

<operation id="5904" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5572" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5569 %z_o_234 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_230, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_234"/></StgValue>
</operation>

<operation id="5905" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5573" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:5570 %tmp_920 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_115, i32 9

]]></Node>
<StgValue><ssdm name="tmp_920"/></StgValue>
</operation>

<operation id="5906" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5574" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:5571 %trunc_ln81_115 = trunc i31 %mul_ln81_115

]]></Node>
<StgValue><ssdm name="trunc_ln81_115"/></StgValue>
</operation>

<operation id="5907" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5575" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:5572 %icmp_ln81_460 = icmp_ne  i9 %trunc_ln81_115, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_460"/></StgValue>
</operation>

<operation id="5908" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5577" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5574 %tmp_922 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_230, i32 10

]]></Node>
<StgValue><ssdm name="tmp_922"/></StgValue>
</operation>

<operation id="5909" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5575 %or_ln81_345 = or i1 %tmp_922, i1 %icmp_ln81_460

]]></Node>
<StgValue><ssdm name="or_ln81_345"/></StgValue>
</operation>

<operation id="5910" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5576 %and_ln81_805 = and i1 %or_ln81_345, i1 %tmp_920

]]></Node>
<StgValue><ssdm name="and_ln81_805"/></StgValue>
</operation>

<operation id="5911" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5580" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:5577 %zext_ln81_115 = zext i1 %and_ln81_805

]]></Node>
<StgValue><ssdm name="zext_ln81_115"/></StgValue>
</operation>

<operation id="5912" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5581" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5578 %z_o_235 = add i16 %z_o_234, i16 %zext_ln81_115

]]></Node>
<StgValue><ssdm name="z_o_235"/></StgValue>
</operation>

<operation id="5913" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5582" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5579 %tmp_923 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_235, i32 15

]]></Node>
<StgValue><ssdm name="tmp_923"/></StgValue>
</operation>

<operation id="5914" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5586" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5583 %tmp_925 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_230, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_925"/></StgValue>
</operation>

<operation id="5915" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5587" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:5584 %icmp_ln81_461 = icmp_eq  i5 %tmp_925, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_461"/></StgValue>
</operation>

<operation id="5916" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5588" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5585 %tmp_926 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_230, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_926"/></StgValue>
</operation>

<operation id="5917" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5589" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5586 %icmp_ln81_462 = icmp_eq  i6 %tmp_926, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_462"/></StgValue>
</operation>

<operation id="5918" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5590" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5587 %icmp_ln81_463 = icmp_eq  i6 %tmp_926, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_463"/></StgValue>
</operation>

<operation id="5919" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5606" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5603 %P_L1_W_0_load_116 = load i16 116

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_116"/></StgValue>
</operation>

<operation id="5920" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5651" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5648 %P_L1_W_0_load_117 = load i16 117

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_117"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="5921" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:352 %x_load_117 = load i7 %x_addr_117

]]></Node>
<StgValue><ssdm name="x_load_117"/></StgValue>
</operation>

<operation id="5922" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:353 %store_ln67 = store i15 %x_load_117, i15 117

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="5923" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:354 %x_addr_118 = getelementptr i15 %x, i64 0, i64 118

]]></Node>
<StgValue><ssdm name="x_addr_118"/></StgValue>
</operation>

<operation id="5924" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:355 %x_load_118 = load i7 %x_addr_118

]]></Node>
<StgValue><ssdm name="x_load_118"/></StgValue>
</operation>

<operation id="5925" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5576" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5573 %tmp_921 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_230, i32 25

]]></Node>
<StgValue><ssdm name="tmp_921"/></StgValue>
</operation>

<operation id="5926" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5580 %xor_ln81_690 = xor i1 %tmp_923, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_690"/></StgValue>
</operation>

<operation id="5927" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5581 %and_ln81_806 = and i1 %tmp_921, i1 %xor_ln81_690

]]></Node>
<StgValue><ssdm name="and_ln81_806"/></StgValue>
</operation>

<operation id="5928" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5585" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5582 %tmp_924 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_230, i32 26

]]></Node>
<StgValue><ssdm name="tmp_924"/></StgValue>
</operation>

<operation id="5929" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5591" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5588 %select_ln81_460 = select i1 %and_ln81_806, i1 %icmp_ln81_462, i1 %icmp_ln81_463

]]></Node>
<StgValue><ssdm name="select_ln81_460"/></StgValue>
</operation>

<operation id="5930" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5589 %xor_ln81_691 = xor i1 %tmp_924, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_691"/></StgValue>
</operation>

<operation id="5931" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5590 %and_ln81_807 = and i1 %icmp_ln81_461, i1 %xor_ln81_691

]]></Node>
<StgValue><ssdm name="and_ln81_807"/></StgValue>
</operation>

<operation id="5932" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5594" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5591 %select_ln81_461 = select i1 %and_ln81_806, i1 %and_ln81_807, i1 %icmp_ln81_462

]]></Node>
<StgValue><ssdm name="select_ln81_461"/></StgValue>
</operation>

<operation id="5933" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5592 %and_ln81_808 = and i1 %and_ln81_806, i1 %icmp_ln81_462

]]></Node>
<StgValue><ssdm name="and_ln81_808"/></StgValue>
</operation>

<operation id="5934" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5593 %xor_ln81_692 = xor i1 %and_ln81_808, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_692"/></StgValue>
</operation>

<operation id="5935" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5594 %empty_127 = and i1 %tmp_919, i1 %xor_ln81_692

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="5936" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5595 %xor_ln81_693 = xor i1 %select_ln81_460, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_693"/></StgValue>
</operation>

<operation id="5937" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5596 %or_ln81_346 = or i1 %tmp_923, i1 %xor_ln81_693

]]></Node>
<StgValue><ssdm name="or_ln81_346"/></StgValue>
</operation>

<operation id="5938" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5597 %xor_ln81_694 = xor i1 %tmp_919, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_694"/></StgValue>
</operation>

<operation id="5939" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5598 %and_ln81_809 = and i1 %or_ln81_346, i1 %xor_ln81_694

]]></Node>
<StgValue><ssdm name="and_ln81_809"/></StgValue>
</operation>

<operation id="5940" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5599 %and_ln81_810 = and i1 %tmp_923, i1 %select_ln81_461

]]></Node>
<StgValue><ssdm name="and_ln81_810"/></StgValue>
</operation>

<operation id="5941" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5600 %xor_ln81_695 = xor i1 %and_ln81_810, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_695"/></StgValue>
</operation>

<operation id="5942" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5601 %and_ln81_811 = and i1 %empty_127, i1 %xor_ln81_695

]]></Node>
<StgValue><ssdm name="and_ln81_811"/></StgValue>
</operation>

<operation id="5943" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5602 %or_ln81_347 = or i1 %and_ln81_809, i1 %and_ln81_811

]]></Node>
<StgValue><ssdm name="or_ln81_347"/></StgValue>
</operation>

<operation id="5944" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5607" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:5604 %sext_ln81_348 = sext i16 %P_L1_W_0_load_116

]]></Node>
<StgValue><ssdm name="sext_ln81_348"/></StgValue>
</operation>

<operation id="5945" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5608" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:5605 %zext_ln81_244 = zext i15 %x_load_116

]]></Node>
<StgValue><ssdm name="zext_ln81_244"/></StgValue>
</operation>

<operation id="5946" st_id="119" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5609" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:5606 %mul_ln81_116 = mul i31 %sext_ln81_348, i31 %zext_ln81_244

]]></Node>
<StgValue><ssdm name="mul_ln81_116"/></StgValue>
</operation>

<operation id="5947" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5610" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5607 %select_ln81_462 = select i1 %and_ln81_809, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_462"/></StgValue>
</operation>

<operation id="5948" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5611" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5608 %select_ln81_463 = select i1 %or_ln81_347, i16 %select_ln81_462, i16 %z_o_235

]]></Node>
<StgValue><ssdm name="select_ln81_463"/></StgValue>
</operation>

<operation id="5949" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5612" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:5609 %shl_ln81_115 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_463, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_115"/></StgValue>
</operation>

<operation id="5950" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5613" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:5610 %sext_ln81_349 = sext i26 %shl_ln81_115

]]></Node>
<StgValue><ssdm name="sext_ln81_349"/></StgValue>
</operation>

<operation id="5951" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5614" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:5611 %sext_ln81_350 = sext i31 %mul_ln81_116

]]></Node>
<StgValue><ssdm name="sext_ln81_350"/></StgValue>
</operation>

<operation id="5952" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:5612 %add_ln81_232 = add i32 %sext_ln81_349, i32 %sext_ln81_350

]]></Node>
<StgValue><ssdm name="add_ln81_232"/></StgValue>
</operation>

<operation id="5953" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5616" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5613 %tmp_927 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_232, i32 31

]]></Node>
<StgValue><ssdm name="tmp_927"/></StgValue>
</operation>

<operation id="5954" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5617" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5614 %z_o_236 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_232, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_236"/></StgValue>
</operation>

<operation id="5955" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5618" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:5615 %tmp_928 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_116, i32 9

]]></Node>
<StgValue><ssdm name="tmp_928"/></StgValue>
</operation>

<operation id="5956" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5619" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:5616 %trunc_ln81_116 = trunc i31 %mul_ln81_116

]]></Node>
<StgValue><ssdm name="trunc_ln81_116"/></StgValue>
</operation>

<operation id="5957" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5620" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:5617 %icmp_ln81_464 = icmp_ne  i9 %trunc_ln81_116, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_464"/></StgValue>
</operation>

<operation id="5958" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5622" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5619 %tmp_930 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_232, i32 10

]]></Node>
<StgValue><ssdm name="tmp_930"/></StgValue>
</operation>

<operation id="5959" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5620 %or_ln81_348 = or i1 %tmp_930, i1 %icmp_ln81_464

]]></Node>
<StgValue><ssdm name="or_ln81_348"/></StgValue>
</operation>

<operation id="5960" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5621 %and_ln81_812 = and i1 %or_ln81_348, i1 %tmp_928

]]></Node>
<StgValue><ssdm name="and_ln81_812"/></StgValue>
</operation>

<operation id="5961" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5625" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:5622 %zext_ln81_116 = zext i1 %and_ln81_812

]]></Node>
<StgValue><ssdm name="zext_ln81_116"/></StgValue>
</operation>

<operation id="5962" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5626" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5623 %z_o_237 = add i16 %z_o_236, i16 %zext_ln81_116

]]></Node>
<StgValue><ssdm name="z_o_237"/></StgValue>
</operation>

<operation id="5963" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5627" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5624 %tmp_931 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_237, i32 15

]]></Node>
<StgValue><ssdm name="tmp_931"/></StgValue>
</operation>

<operation id="5964" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5631" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5628 %tmp_933 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_232, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_933"/></StgValue>
</operation>

<operation id="5965" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5632" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:5629 %icmp_ln81_465 = icmp_eq  i5 %tmp_933, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_465"/></StgValue>
</operation>

<operation id="5966" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5633" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5630 %tmp_934 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_232, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_934"/></StgValue>
</operation>

<operation id="5967" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5634" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5631 %icmp_ln81_466 = icmp_eq  i6 %tmp_934, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_466"/></StgValue>
</operation>

<operation id="5968" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5635" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5632 %icmp_ln81_467 = icmp_eq  i6 %tmp_934, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_467"/></StgValue>
</operation>

<operation id="5969" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5651" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5648 %P_L1_W_0_load_117 = load i16 117

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_117"/></StgValue>
</operation>

<operation id="5970" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5696" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5693 %P_L1_W_0_load_118 = load i16 118

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_118"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="5971" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:355 %x_load_118 = load i7 %x_addr_118

]]></Node>
<StgValue><ssdm name="x_load_118"/></StgValue>
</operation>

<operation id="5972" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:356 %store_ln67 = store i15 %x_load_118, i15 118

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="5973" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:357 %x_addr_119 = getelementptr i15 %x, i64 0, i64 119

]]></Node>
<StgValue><ssdm name="x_addr_119"/></StgValue>
</operation>

<operation id="5974" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:358 %x_load_119 = load i7 %x_addr_119

]]></Node>
<StgValue><ssdm name="x_load_119"/></StgValue>
</operation>

<operation id="5975" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5621" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5618 %tmp_929 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_232, i32 25

]]></Node>
<StgValue><ssdm name="tmp_929"/></StgValue>
</operation>

<operation id="5976" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5625 %xor_ln81_696 = xor i1 %tmp_931, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_696"/></StgValue>
</operation>

<operation id="5977" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5626 %and_ln81_813 = and i1 %tmp_929, i1 %xor_ln81_696

]]></Node>
<StgValue><ssdm name="and_ln81_813"/></StgValue>
</operation>

<operation id="5978" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5630" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5627 %tmp_932 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_232, i32 26

]]></Node>
<StgValue><ssdm name="tmp_932"/></StgValue>
</operation>

<operation id="5979" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5636" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5633 %select_ln81_464 = select i1 %and_ln81_813, i1 %icmp_ln81_466, i1 %icmp_ln81_467

]]></Node>
<StgValue><ssdm name="select_ln81_464"/></StgValue>
</operation>

<operation id="5980" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5634 %xor_ln81_697 = xor i1 %tmp_932, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_697"/></StgValue>
</operation>

<operation id="5981" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5635 %and_ln81_814 = and i1 %icmp_ln81_465, i1 %xor_ln81_697

]]></Node>
<StgValue><ssdm name="and_ln81_814"/></StgValue>
</operation>

<operation id="5982" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5639" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5636 %select_ln81_465 = select i1 %and_ln81_813, i1 %and_ln81_814, i1 %icmp_ln81_466

]]></Node>
<StgValue><ssdm name="select_ln81_465"/></StgValue>
</operation>

<operation id="5983" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5637 %and_ln81_815 = and i1 %and_ln81_813, i1 %icmp_ln81_466

]]></Node>
<StgValue><ssdm name="and_ln81_815"/></StgValue>
</operation>

<operation id="5984" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5638 %xor_ln81_698 = xor i1 %and_ln81_815, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_698"/></StgValue>
</operation>

<operation id="5985" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5639 %empty_128 = and i1 %tmp_927, i1 %xor_ln81_698

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="5986" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5640 %xor_ln81_699 = xor i1 %select_ln81_464, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_699"/></StgValue>
</operation>

<operation id="5987" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5641 %or_ln81_349 = or i1 %tmp_931, i1 %xor_ln81_699

]]></Node>
<StgValue><ssdm name="or_ln81_349"/></StgValue>
</operation>

<operation id="5988" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5642 %xor_ln81_700 = xor i1 %tmp_927, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_700"/></StgValue>
</operation>

<operation id="5989" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5643 %and_ln81_816 = and i1 %or_ln81_349, i1 %xor_ln81_700

]]></Node>
<StgValue><ssdm name="and_ln81_816"/></StgValue>
</operation>

<operation id="5990" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5644 %and_ln81_817 = and i1 %tmp_931, i1 %select_ln81_465

]]></Node>
<StgValue><ssdm name="and_ln81_817"/></StgValue>
</operation>

<operation id="5991" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5645 %xor_ln81_701 = xor i1 %and_ln81_817, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_701"/></StgValue>
</operation>

<operation id="5992" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5646 %and_ln81_818 = and i1 %empty_128, i1 %xor_ln81_701

]]></Node>
<StgValue><ssdm name="and_ln81_818"/></StgValue>
</operation>

<operation id="5993" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5647 %or_ln81_350 = or i1 %and_ln81_816, i1 %and_ln81_818

]]></Node>
<StgValue><ssdm name="or_ln81_350"/></StgValue>
</operation>

<operation id="5994" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5652" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:5649 %sext_ln81_351 = sext i16 %P_L1_W_0_load_117

]]></Node>
<StgValue><ssdm name="sext_ln81_351"/></StgValue>
</operation>

<operation id="5995" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5653" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:5650 %zext_ln81_245 = zext i15 %x_load_117

]]></Node>
<StgValue><ssdm name="zext_ln81_245"/></StgValue>
</operation>

<operation id="5996" st_id="120" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5654" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:5651 %mul_ln81_117 = mul i31 %sext_ln81_351, i31 %zext_ln81_245

]]></Node>
<StgValue><ssdm name="mul_ln81_117"/></StgValue>
</operation>

<operation id="5997" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5655" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5652 %select_ln81_466 = select i1 %and_ln81_816, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_466"/></StgValue>
</operation>

<operation id="5998" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5656" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5653 %select_ln81_467 = select i1 %or_ln81_350, i16 %select_ln81_466, i16 %z_o_237

]]></Node>
<StgValue><ssdm name="select_ln81_467"/></StgValue>
</operation>

<operation id="5999" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5657" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:5654 %shl_ln81_116 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_467, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_116"/></StgValue>
</operation>

<operation id="6000" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5658" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:5655 %sext_ln81_352 = sext i26 %shl_ln81_116

]]></Node>
<StgValue><ssdm name="sext_ln81_352"/></StgValue>
</operation>

<operation id="6001" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5659" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:5656 %sext_ln81_353 = sext i31 %mul_ln81_117

]]></Node>
<StgValue><ssdm name="sext_ln81_353"/></StgValue>
</operation>

<operation id="6002" st_id="120" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:5657 %add_ln81_234 = add i32 %sext_ln81_352, i32 %sext_ln81_353

]]></Node>
<StgValue><ssdm name="add_ln81_234"/></StgValue>
</operation>

<operation id="6003" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5661" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5658 %tmp_935 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_234, i32 31

]]></Node>
<StgValue><ssdm name="tmp_935"/></StgValue>
</operation>

<operation id="6004" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5662" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5659 %z_o_238 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_234, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_238"/></StgValue>
</operation>

<operation id="6005" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5663" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:5660 %tmp_936 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_117, i32 9

]]></Node>
<StgValue><ssdm name="tmp_936"/></StgValue>
</operation>

<operation id="6006" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5664" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:5661 %trunc_ln81_117 = trunc i31 %mul_ln81_117

]]></Node>
<StgValue><ssdm name="trunc_ln81_117"/></StgValue>
</operation>

<operation id="6007" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5665" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:5662 %icmp_ln81_468 = icmp_ne  i9 %trunc_ln81_117, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_468"/></StgValue>
</operation>

<operation id="6008" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5667" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5664 %tmp_938 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_234, i32 10

]]></Node>
<StgValue><ssdm name="tmp_938"/></StgValue>
</operation>

<operation id="6009" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5665 %or_ln81_351 = or i1 %tmp_938, i1 %icmp_ln81_468

]]></Node>
<StgValue><ssdm name="or_ln81_351"/></StgValue>
</operation>

<operation id="6010" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5666 %and_ln81_819 = and i1 %or_ln81_351, i1 %tmp_936

]]></Node>
<StgValue><ssdm name="and_ln81_819"/></StgValue>
</operation>

<operation id="6011" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5670" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:5667 %zext_ln81_117 = zext i1 %and_ln81_819

]]></Node>
<StgValue><ssdm name="zext_ln81_117"/></StgValue>
</operation>

<operation id="6012" st_id="120" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5671" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5668 %z_o_239 = add i16 %z_o_238, i16 %zext_ln81_117

]]></Node>
<StgValue><ssdm name="z_o_239"/></StgValue>
</operation>

<operation id="6013" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5672" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5669 %tmp_939 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_239, i32 15

]]></Node>
<StgValue><ssdm name="tmp_939"/></StgValue>
</operation>

<operation id="6014" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5676" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5673 %tmp_941 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_234, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_941"/></StgValue>
</operation>

<operation id="6015" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5677" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:5674 %icmp_ln81_469 = icmp_eq  i5 %tmp_941, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_469"/></StgValue>
</operation>

<operation id="6016" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5678" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5675 %tmp_942 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_234, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_942"/></StgValue>
</operation>

<operation id="6017" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5679" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5676 %icmp_ln81_470 = icmp_eq  i6 %tmp_942, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_470"/></StgValue>
</operation>

<operation id="6018" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5680" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5677 %icmp_ln81_471 = icmp_eq  i6 %tmp_942, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_471"/></StgValue>
</operation>

<operation id="6019" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5696" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5693 %P_L1_W_0_load_118 = load i16 118

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_118"/></StgValue>
</operation>

<operation id="6020" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5741" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5738 %P_L1_W_0_load_119 = load i16 119

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_119"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="6021" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:358 %x_load_119 = load i7 %x_addr_119

]]></Node>
<StgValue><ssdm name="x_load_119"/></StgValue>
</operation>

<operation id="6022" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:359 %store_ln67 = store i15 %x_load_119, i15 119

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="6023" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:360 %x_addr_120 = getelementptr i15 %x, i64 0, i64 120

]]></Node>
<StgValue><ssdm name="x_addr_120"/></StgValue>
</operation>

<operation id="6024" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:361 %x_load_120 = load i7 %x_addr_120

]]></Node>
<StgValue><ssdm name="x_load_120"/></StgValue>
</operation>

<operation id="6025" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5666" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5663 %tmp_937 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_234, i32 25

]]></Node>
<StgValue><ssdm name="tmp_937"/></StgValue>
</operation>

<operation id="6026" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5670 %xor_ln81_702 = xor i1 %tmp_939, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_702"/></StgValue>
</operation>

<operation id="6027" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5671 %and_ln81_820 = and i1 %tmp_937, i1 %xor_ln81_702

]]></Node>
<StgValue><ssdm name="and_ln81_820"/></StgValue>
</operation>

<operation id="6028" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5675" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5672 %tmp_940 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_234, i32 26

]]></Node>
<StgValue><ssdm name="tmp_940"/></StgValue>
</operation>

<operation id="6029" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5681" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5678 %select_ln81_468 = select i1 %and_ln81_820, i1 %icmp_ln81_470, i1 %icmp_ln81_471

]]></Node>
<StgValue><ssdm name="select_ln81_468"/></StgValue>
</operation>

<operation id="6030" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5679 %xor_ln81_703 = xor i1 %tmp_940, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_703"/></StgValue>
</operation>

<operation id="6031" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5680 %and_ln81_821 = and i1 %icmp_ln81_469, i1 %xor_ln81_703

]]></Node>
<StgValue><ssdm name="and_ln81_821"/></StgValue>
</operation>

<operation id="6032" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5684" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5681 %select_ln81_469 = select i1 %and_ln81_820, i1 %and_ln81_821, i1 %icmp_ln81_470

]]></Node>
<StgValue><ssdm name="select_ln81_469"/></StgValue>
</operation>

<operation id="6033" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5682 %and_ln81_822 = and i1 %and_ln81_820, i1 %icmp_ln81_470

]]></Node>
<StgValue><ssdm name="and_ln81_822"/></StgValue>
</operation>

<operation id="6034" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5683 %xor_ln81_704 = xor i1 %and_ln81_822, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_704"/></StgValue>
</operation>

<operation id="6035" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5684 %empty_129 = and i1 %tmp_935, i1 %xor_ln81_704

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="6036" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5685 %xor_ln81_705 = xor i1 %select_ln81_468, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_705"/></StgValue>
</operation>

<operation id="6037" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5686 %or_ln81_352 = or i1 %tmp_939, i1 %xor_ln81_705

]]></Node>
<StgValue><ssdm name="or_ln81_352"/></StgValue>
</operation>

<operation id="6038" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5687 %xor_ln81_706 = xor i1 %tmp_935, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_706"/></StgValue>
</operation>

<operation id="6039" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5688 %and_ln81_823 = and i1 %or_ln81_352, i1 %xor_ln81_706

]]></Node>
<StgValue><ssdm name="and_ln81_823"/></StgValue>
</operation>

<operation id="6040" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5689 %and_ln81_824 = and i1 %tmp_939, i1 %select_ln81_469

]]></Node>
<StgValue><ssdm name="and_ln81_824"/></StgValue>
</operation>

<operation id="6041" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5690 %xor_ln81_707 = xor i1 %and_ln81_824, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_707"/></StgValue>
</operation>

<operation id="6042" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5691 %and_ln81_825 = and i1 %empty_129, i1 %xor_ln81_707

]]></Node>
<StgValue><ssdm name="and_ln81_825"/></StgValue>
</operation>

<operation id="6043" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5692 %or_ln81_353 = or i1 %and_ln81_823, i1 %and_ln81_825

]]></Node>
<StgValue><ssdm name="or_ln81_353"/></StgValue>
</operation>

<operation id="6044" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5697" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:5694 %sext_ln81_354 = sext i16 %P_L1_W_0_load_118

]]></Node>
<StgValue><ssdm name="sext_ln81_354"/></StgValue>
</operation>

<operation id="6045" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5698" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:5695 %zext_ln81_246 = zext i15 %x_load_118

]]></Node>
<StgValue><ssdm name="zext_ln81_246"/></StgValue>
</operation>

<operation id="6046" st_id="121" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5699" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:5696 %mul_ln81_118 = mul i31 %sext_ln81_354, i31 %zext_ln81_246

]]></Node>
<StgValue><ssdm name="mul_ln81_118"/></StgValue>
</operation>

<operation id="6047" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5700" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5697 %select_ln81_470 = select i1 %and_ln81_823, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_470"/></StgValue>
</operation>

<operation id="6048" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5701" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5698 %select_ln81_471 = select i1 %or_ln81_353, i16 %select_ln81_470, i16 %z_o_239

]]></Node>
<StgValue><ssdm name="select_ln81_471"/></StgValue>
</operation>

<operation id="6049" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5702" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:5699 %shl_ln81_117 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_471, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_117"/></StgValue>
</operation>

<operation id="6050" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5703" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:5700 %sext_ln81_355 = sext i26 %shl_ln81_117

]]></Node>
<StgValue><ssdm name="sext_ln81_355"/></StgValue>
</operation>

<operation id="6051" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5704" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:5701 %sext_ln81_356 = sext i31 %mul_ln81_118

]]></Node>
<StgValue><ssdm name="sext_ln81_356"/></StgValue>
</operation>

<operation id="6052" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:5702 %add_ln81_236 = add i32 %sext_ln81_355, i32 %sext_ln81_356

]]></Node>
<StgValue><ssdm name="add_ln81_236"/></StgValue>
</operation>

<operation id="6053" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5706" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5703 %tmp_943 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_236, i32 31

]]></Node>
<StgValue><ssdm name="tmp_943"/></StgValue>
</operation>

<operation id="6054" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5707" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5704 %z_o_240 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_236, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_240"/></StgValue>
</operation>

<operation id="6055" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5708" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:5705 %tmp_944 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_118, i32 9

]]></Node>
<StgValue><ssdm name="tmp_944"/></StgValue>
</operation>

<operation id="6056" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5709" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:5706 %trunc_ln81_118 = trunc i31 %mul_ln81_118

]]></Node>
<StgValue><ssdm name="trunc_ln81_118"/></StgValue>
</operation>

<operation id="6057" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5710" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:5707 %icmp_ln81_472 = icmp_ne  i9 %trunc_ln81_118, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_472"/></StgValue>
</operation>

<operation id="6058" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5712" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5709 %tmp_946 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_236, i32 10

]]></Node>
<StgValue><ssdm name="tmp_946"/></StgValue>
</operation>

<operation id="6059" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5710 %or_ln81_354 = or i1 %tmp_946, i1 %icmp_ln81_472

]]></Node>
<StgValue><ssdm name="or_ln81_354"/></StgValue>
</operation>

<operation id="6060" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5711 %and_ln81_826 = and i1 %or_ln81_354, i1 %tmp_944

]]></Node>
<StgValue><ssdm name="and_ln81_826"/></StgValue>
</operation>

<operation id="6061" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5715" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:5712 %zext_ln81_118 = zext i1 %and_ln81_826

]]></Node>
<StgValue><ssdm name="zext_ln81_118"/></StgValue>
</operation>

<operation id="6062" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5716" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5713 %z_o_241 = add i16 %z_o_240, i16 %zext_ln81_118

]]></Node>
<StgValue><ssdm name="z_o_241"/></StgValue>
</operation>

<operation id="6063" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5717" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5714 %tmp_947 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_241, i32 15

]]></Node>
<StgValue><ssdm name="tmp_947"/></StgValue>
</operation>

<operation id="6064" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5721" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5718 %tmp_949 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_236, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_949"/></StgValue>
</operation>

<operation id="6065" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5722" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:5719 %icmp_ln81_473 = icmp_eq  i5 %tmp_949, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_473"/></StgValue>
</operation>

<operation id="6066" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5723" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5720 %tmp_950 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_236, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_950"/></StgValue>
</operation>

<operation id="6067" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5724" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5721 %icmp_ln81_474 = icmp_eq  i6 %tmp_950, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_474"/></StgValue>
</operation>

<operation id="6068" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5725" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5722 %icmp_ln81_475 = icmp_eq  i6 %tmp_950, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_475"/></StgValue>
</operation>

<operation id="6069" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5741" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5738 %P_L1_W_0_load_119 = load i16 119

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_119"/></StgValue>
</operation>

<operation id="6070" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5786" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5783 %P_L1_W_0_load_120 = load i16 120

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_120"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="6071" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:361 %x_load_120 = load i7 %x_addr_120

]]></Node>
<StgValue><ssdm name="x_load_120"/></StgValue>
</operation>

<operation id="6072" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:362 %store_ln67 = store i15 %x_load_120, i15 120

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="6073" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:363 %x_addr_121 = getelementptr i15 %x, i64 0, i64 121

]]></Node>
<StgValue><ssdm name="x_addr_121"/></StgValue>
</operation>

<operation id="6074" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:364 %x_load_121 = load i7 %x_addr_121

]]></Node>
<StgValue><ssdm name="x_load_121"/></StgValue>
</operation>

<operation id="6075" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5708 %tmp_945 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_236, i32 25

]]></Node>
<StgValue><ssdm name="tmp_945"/></StgValue>
</operation>

<operation id="6076" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5715 %xor_ln81_708 = xor i1 %tmp_947, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_708"/></StgValue>
</operation>

<operation id="6077" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5716 %and_ln81_827 = and i1 %tmp_945, i1 %xor_ln81_708

]]></Node>
<StgValue><ssdm name="and_ln81_827"/></StgValue>
</operation>

<operation id="6078" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5717 %tmp_948 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_236, i32 26

]]></Node>
<StgValue><ssdm name="tmp_948"/></StgValue>
</operation>

<operation id="6079" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5726" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5723 %select_ln81_472 = select i1 %and_ln81_827, i1 %icmp_ln81_474, i1 %icmp_ln81_475

]]></Node>
<StgValue><ssdm name="select_ln81_472"/></StgValue>
</operation>

<operation id="6080" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5724 %xor_ln81_709 = xor i1 %tmp_948, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_709"/></StgValue>
</operation>

<operation id="6081" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5725 %and_ln81_828 = and i1 %icmp_ln81_473, i1 %xor_ln81_709

]]></Node>
<StgValue><ssdm name="and_ln81_828"/></StgValue>
</operation>

<operation id="6082" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5729" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5726 %select_ln81_473 = select i1 %and_ln81_827, i1 %and_ln81_828, i1 %icmp_ln81_474

]]></Node>
<StgValue><ssdm name="select_ln81_473"/></StgValue>
</operation>

<operation id="6083" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5727 %and_ln81_829 = and i1 %and_ln81_827, i1 %icmp_ln81_474

]]></Node>
<StgValue><ssdm name="and_ln81_829"/></StgValue>
</operation>

<operation id="6084" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5728 %xor_ln81_710 = xor i1 %and_ln81_829, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_710"/></StgValue>
</operation>

<operation id="6085" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5729 %empty_130 = and i1 %tmp_943, i1 %xor_ln81_710

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="6086" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5730 %xor_ln81_711 = xor i1 %select_ln81_472, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_711"/></StgValue>
</operation>

<operation id="6087" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5731 %or_ln81_355 = or i1 %tmp_947, i1 %xor_ln81_711

]]></Node>
<StgValue><ssdm name="or_ln81_355"/></StgValue>
</operation>

<operation id="6088" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5732 %xor_ln81_712 = xor i1 %tmp_943, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_712"/></StgValue>
</operation>

<operation id="6089" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5733 %and_ln81_830 = and i1 %or_ln81_355, i1 %xor_ln81_712

]]></Node>
<StgValue><ssdm name="and_ln81_830"/></StgValue>
</operation>

<operation id="6090" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5734 %and_ln81_831 = and i1 %tmp_947, i1 %select_ln81_473

]]></Node>
<StgValue><ssdm name="and_ln81_831"/></StgValue>
</operation>

<operation id="6091" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5735 %xor_ln81_713 = xor i1 %and_ln81_831, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_713"/></StgValue>
</operation>

<operation id="6092" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5736 %and_ln81_832 = and i1 %empty_130, i1 %xor_ln81_713

]]></Node>
<StgValue><ssdm name="and_ln81_832"/></StgValue>
</operation>

<operation id="6093" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5737 %or_ln81_356 = or i1 %and_ln81_830, i1 %and_ln81_832

]]></Node>
<StgValue><ssdm name="or_ln81_356"/></StgValue>
</operation>

<operation id="6094" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5742" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:5739 %sext_ln81_357 = sext i16 %P_L1_W_0_load_119

]]></Node>
<StgValue><ssdm name="sext_ln81_357"/></StgValue>
</operation>

<operation id="6095" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5743" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:5740 %zext_ln81_247 = zext i15 %x_load_119

]]></Node>
<StgValue><ssdm name="zext_ln81_247"/></StgValue>
</operation>

<operation id="6096" st_id="122" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5744" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:5741 %mul_ln81_119 = mul i31 %sext_ln81_357, i31 %zext_ln81_247

]]></Node>
<StgValue><ssdm name="mul_ln81_119"/></StgValue>
</operation>

<operation id="6097" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5745" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5742 %select_ln81_474 = select i1 %and_ln81_830, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_474"/></StgValue>
</operation>

<operation id="6098" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5746" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5743 %select_ln81_475 = select i1 %or_ln81_356, i16 %select_ln81_474, i16 %z_o_241

]]></Node>
<StgValue><ssdm name="select_ln81_475"/></StgValue>
</operation>

<operation id="6099" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5747" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:5744 %shl_ln81_118 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_475, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_118"/></StgValue>
</operation>

<operation id="6100" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5748" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:5745 %sext_ln81_358 = sext i26 %shl_ln81_118

]]></Node>
<StgValue><ssdm name="sext_ln81_358"/></StgValue>
</operation>

<operation id="6101" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5749" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:5746 %sext_ln81_359 = sext i31 %mul_ln81_119

]]></Node>
<StgValue><ssdm name="sext_ln81_359"/></StgValue>
</operation>

<operation id="6102" st_id="122" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:5747 %add_ln81_238 = add i32 %sext_ln81_358, i32 %sext_ln81_359

]]></Node>
<StgValue><ssdm name="add_ln81_238"/></StgValue>
</operation>

<operation id="6103" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5751" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5748 %tmp_951 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_238, i32 31

]]></Node>
<StgValue><ssdm name="tmp_951"/></StgValue>
</operation>

<operation id="6104" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5752" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5749 %z_o_242 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_238, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_242"/></StgValue>
</operation>

<operation id="6105" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5753" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:5750 %tmp_952 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_119, i32 9

]]></Node>
<StgValue><ssdm name="tmp_952"/></StgValue>
</operation>

<operation id="6106" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5754" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:5751 %trunc_ln81_119 = trunc i31 %mul_ln81_119

]]></Node>
<StgValue><ssdm name="trunc_ln81_119"/></StgValue>
</operation>

<operation id="6107" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5755" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:5752 %icmp_ln81_476 = icmp_ne  i9 %trunc_ln81_119, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_476"/></StgValue>
</operation>

<operation id="6108" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5757" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5754 %tmp_954 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_238, i32 10

]]></Node>
<StgValue><ssdm name="tmp_954"/></StgValue>
</operation>

<operation id="6109" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5755 %or_ln81_357 = or i1 %tmp_954, i1 %icmp_ln81_476

]]></Node>
<StgValue><ssdm name="or_ln81_357"/></StgValue>
</operation>

<operation id="6110" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5756 %and_ln81_833 = and i1 %or_ln81_357, i1 %tmp_952

]]></Node>
<StgValue><ssdm name="and_ln81_833"/></StgValue>
</operation>

<operation id="6111" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5760" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:5757 %zext_ln81_119 = zext i1 %and_ln81_833

]]></Node>
<StgValue><ssdm name="zext_ln81_119"/></StgValue>
</operation>

<operation id="6112" st_id="122" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5761" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5758 %z_o_243 = add i16 %z_o_242, i16 %zext_ln81_119

]]></Node>
<StgValue><ssdm name="z_o_243"/></StgValue>
</operation>

<operation id="6113" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5762" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5759 %tmp_955 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_243, i32 15

]]></Node>
<StgValue><ssdm name="tmp_955"/></StgValue>
</operation>

<operation id="6114" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5766" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5763 %tmp_957 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_238, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_957"/></StgValue>
</operation>

<operation id="6115" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5767" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:5764 %icmp_ln81_477 = icmp_eq  i5 %tmp_957, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_477"/></StgValue>
</operation>

<operation id="6116" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5768" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5765 %tmp_958 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_238, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_958"/></StgValue>
</operation>

<operation id="6117" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5769" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5766 %icmp_ln81_478 = icmp_eq  i6 %tmp_958, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_478"/></StgValue>
</operation>

<operation id="6118" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5770" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5767 %icmp_ln81_479 = icmp_eq  i6 %tmp_958, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_479"/></StgValue>
</operation>

<operation id="6119" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5786" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5783 %P_L1_W_0_load_120 = load i16 120

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_120"/></StgValue>
</operation>

<operation id="6120" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5831" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5828 %P_L1_W_0_load_121 = load i16 121

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_121"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="6121" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:364 %x_load_121 = load i7 %x_addr_121

]]></Node>
<StgValue><ssdm name="x_load_121"/></StgValue>
</operation>

<operation id="6122" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:365 %store_ln67 = store i15 %x_load_121, i15 121

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="6123" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:366 %x_addr_122 = getelementptr i15 %x, i64 0, i64 122

]]></Node>
<StgValue><ssdm name="x_addr_122"/></StgValue>
</operation>

<operation id="6124" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:367 %x_load_122 = load i7 %x_addr_122

]]></Node>
<StgValue><ssdm name="x_load_122"/></StgValue>
</operation>

<operation id="6125" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5756" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5753 %tmp_953 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_238, i32 25

]]></Node>
<StgValue><ssdm name="tmp_953"/></StgValue>
</operation>

<operation id="6126" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5760 %xor_ln81_714 = xor i1 %tmp_955, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_714"/></StgValue>
</operation>

<operation id="6127" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5761 %and_ln81_834 = and i1 %tmp_953, i1 %xor_ln81_714

]]></Node>
<StgValue><ssdm name="and_ln81_834"/></StgValue>
</operation>

<operation id="6128" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5765" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5762 %tmp_956 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_238, i32 26

]]></Node>
<StgValue><ssdm name="tmp_956"/></StgValue>
</operation>

<operation id="6129" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5771" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5768 %select_ln81_476 = select i1 %and_ln81_834, i1 %icmp_ln81_478, i1 %icmp_ln81_479

]]></Node>
<StgValue><ssdm name="select_ln81_476"/></StgValue>
</operation>

<operation id="6130" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5769 %xor_ln81_715 = xor i1 %tmp_956, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_715"/></StgValue>
</operation>

<operation id="6131" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5770 %and_ln81_835 = and i1 %icmp_ln81_477, i1 %xor_ln81_715

]]></Node>
<StgValue><ssdm name="and_ln81_835"/></StgValue>
</operation>

<operation id="6132" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5774" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5771 %select_ln81_477 = select i1 %and_ln81_834, i1 %and_ln81_835, i1 %icmp_ln81_478

]]></Node>
<StgValue><ssdm name="select_ln81_477"/></StgValue>
</operation>

<operation id="6133" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5772 %and_ln81_836 = and i1 %and_ln81_834, i1 %icmp_ln81_478

]]></Node>
<StgValue><ssdm name="and_ln81_836"/></StgValue>
</operation>

<operation id="6134" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5773 %xor_ln81_716 = xor i1 %and_ln81_836, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_716"/></StgValue>
</operation>

<operation id="6135" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5774 %empty_131 = and i1 %tmp_951, i1 %xor_ln81_716

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="6136" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5775 %xor_ln81_717 = xor i1 %select_ln81_476, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_717"/></StgValue>
</operation>

<operation id="6137" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5776 %or_ln81_358 = or i1 %tmp_955, i1 %xor_ln81_717

]]></Node>
<StgValue><ssdm name="or_ln81_358"/></StgValue>
</operation>

<operation id="6138" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5777 %xor_ln81_718 = xor i1 %tmp_951, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_718"/></StgValue>
</operation>

<operation id="6139" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5778 %and_ln81_837 = and i1 %or_ln81_358, i1 %xor_ln81_718

]]></Node>
<StgValue><ssdm name="and_ln81_837"/></StgValue>
</operation>

<operation id="6140" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5779 %and_ln81_838 = and i1 %tmp_955, i1 %select_ln81_477

]]></Node>
<StgValue><ssdm name="and_ln81_838"/></StgValue>
</operation>

<operation id="6141" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5780 %xor_ln81_719 = xor i1 %and_ln81_838, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_719"/></StgValue>
</operation>

<operation id="6142" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5781 %and_ln81_839 = and i1 %empty_131, i1 %xor_ln81_719

]]></Node>
<StgValue><ssdm name="and_ln81_839"/></StgValue>
</operation>

<operation id="6143" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5782 %or_ln81_359 = or i1 %and_ln81_837, i1 %and_ln81_839

]]></Node>
<StgValue><ssdm name="or_ln81_359"/></StgValue>
</operation>

<operation id="6144" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5787" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:5784 %sext_ln81_360 = sext i16 %P_L1_W_0_load_120

]]></Node>
<StgValue><ssdm name="sext_ln81_360"/></StgValue>
</operation>

<operation id="6145" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5788" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:5785 %zext_ln81_248 = zext i15 %x_load_120

]]></Node>
<StgValue><ssdm name="zext_ln81_248"/></StgValue>
</operation>

<operation id="6146" st_id="123" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5789" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:5786 %mul_ln81_120 = mul i31 %sext_ln81_360, i31 %zext_ln81_248

]]></Node>
<StgValue><ssdm name="mul_ln81_120"/></StgValue>
</operation>

<operation id="6147" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5790" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5787 %select_ln81_478 = select i1 %and_ln81_837, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_478"/></StgValue>
</operation>

<operation id="6148" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5791" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5788 %select_ln81_479 = select i1 %or_ln81_359, i16 %select_ln81_478, i16 %z_o_243

]]></Node>
<StgValue><ssdm name="select_ln81_479"/></StgValue>
</operation>

<operation id="6149" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5792" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:5789 %shl_ln81_119 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_479, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_119"/></StgValue>
</operation>

<operation id="6150" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5793" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:5790 %sext_ln81_361 = sext i26 %shl_ln81_119

]]></Node>
<StgValue><ssdm name="sext_ln81_361"/></StgValue>
</operation>

<operation id="6151" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5794" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:5791 %sext_ln81_362 = sext i31 %mul_ln81_120

]]></Node>
<StgValue><ssdm name="sext_ln81_362"/></StgValue>
</operation>

<operation id="6152" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:5792 %add_ln81_240 = add i32 %sext_ln81_361, i32 %sext_ln81_362

]]></Node>
<StgValue><ssdm name="add_ln81_240"/></StgValue>
</operation>

<operation id="6153" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5796" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5793 %tmp_959 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_240, i32 31

]]></Node>
<StgValue><ssdm name="tmp_959"/></StgValue>
</operation>

<operation id="6154" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5797" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5794 %z_o_244 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_240, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_244"/></StgValue>
</operation>

<operation id="6155" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5798" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:5795 %tmp_960 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_120, i32 9

]]></Node>
<StgValue><ssdm name="tmp_960"/></StgValue>
</operation>

<operation id="6156" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5799" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:5796 %trunc_ln81_120 = trunc i31 %mul_ln81_120

]]></Node>
<StgValue><ssdm name="trunc_ln81_120"/></StgValue>
</operation>

<operation id="6157" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5800" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:5797 %icmp_ln81_480 = icmp_ne  i9 %trunc_ln81_120, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_480"/></StgValue>
</operation>

<operation id="6158" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5802" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5799 %tmp_962 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_240, i32 10

]]></Node>
<StgValue><ssdm name="tmp_962"/></StgValue>
</operation>

<operation id="6159" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5800 %or_ln81_360 = or i1 %tmp_962, i1 %icmp_ln81_480

]]></Node>
<StgValue><ssdm name="or_ln81_360"/></StgValue>
</operation>

<operation id="6160" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5801 %and_ln81_840 = and i1 %or_ln81_360, i1 %tmp_960

]]></Node>
<StgValue><ssdm name="and_ln81_840"/></StgValue>
</operation>

<operation id="6161" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5805" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:5802 %zext_ln81_120 = zext i1 %and_ln81_840

]]></Node>
<StgValue><ssdm name="zext_ln81_120"/></StgValue>
</operation>

<operation id="6162" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5806" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5803 %z_o_245 = add i16 %z_o_244, i16 %zext_ln81_120

]]></Node>
<StgValue><ssdm name="z_o_245"/></StgValue>
</operation>

<operation id="6163" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5807" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5804 %tmp_963 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_245, i32 15

]]></Node>
<StgValue><ssdm name="tmp_963"/></StgValue>
</operation>

<operation id="6164" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5811" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5808 %tmp_965 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_240, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_965"/></StgValue>
</operation>

<operation id="6165" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5812" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:5809 %icmp_ln81_481 = icmp_eq  i5 %tmp_965, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_481"/></StgValue>
</operation>

<operation id="6166" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5813" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5810 %tmp_966 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_240, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_966"/></StgValue>
</operation>

<operation id="6167" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5814" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5811 %icmp_ln81_482 = icmp_eq  i6 %tmp_966, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_482"/></StgValue>
</operation>

<operation id="6168" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5815" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5812 %icmp_ln81_483 = icmp_eq  i6 %tmp_966, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_483"/></StgValue>
</operation>

<operation id="6169" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5831" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5828 %P_L1_W_0_load_121 = load i16 121

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_121"/></StgValue>
</operation>

<operation id="6170" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5876" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5873 %P_L1_W_0_load_122 = load i16 122

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_122"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="6171" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:367 %x_load_122 = load i7 %x_addr_122

]]></Node>
<StgValue><ssdm name="x_load_122"/></StgValue>
</operation>

<operation id="6172" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:368 %store_ln67 = store i15 %x_load_122, i15 122

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="6173" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:369 %x_addr_123 = getelementptr i15 %x, i64 0, i64 123

]]></Node>
<StgValue><ssdm name="x_addr_123"/></StgValue>
</operation>

<operation id="6174" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:370 %x_load_123 = load i7 %x_addr_123

]]></Node>
<StgValue><ssdm name="x_load_123"/></StgValue>
</operation>

<operation id="6175" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5801" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5798 %tmp_961 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_240, i32 25

]]></Node>
<StgValue><ssdm name="tmp_961"/></StgValue>
</operation>

<operation id="6176" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5805 %xor_ln81_720 = xor i1 %tmp_963, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_720"/></StgValue>
</operation>

<operation id="6177" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5806 %and_ln81_841 = and i1 %tmp_961, i1 %xor_ln81_720

]]></Node>
<StgValue><ssdm name="and_ln81_841"/></StgValue>
</operation>

<operation id="6178" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5807 %tmp_964 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_240, i32 26

]]></Node>
<StgValue><ssdm name="tmp_964"/></StgValue>
</operation>

<operation id="6179" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5816" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5813 %select_ln81_480 = select i1 %and_ln81_841, i1 %icmp_ln81_482, i1 %icmp_ln81_483

]]></Node>
<StgValue><ssdm name="select_ln81_480"/></StgValue>
</operation>

<operation id="6180" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5814 %xor_ln81_721 = xor i1 %tmp_964, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_721"/></StgValue>
</operation>

<operation id="6181" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5815 %and_ln81_842 = and i1 %icmp_ln81_481, i1 %xor_ln81_721

]]></Node>
<StgValue><ssdm name="and_ln81_842"/></StgValue>
</operation>

<operation id="6182" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5819" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5816 %select_ln81_481 = select i1 %and_ln81_841, i1 %and_ln81_842, i1 %icmp_ln81_482

]]></Node>
<StgValue><ssdm name="select_ln81_481"/></StgValue>
</operation>

<operation id="6183" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5817 %and_ln81_843 = and i1 %and_ln81_841, i1 %icmp_ln81_482

]]></Node>
<StgValue><ssdm name="and_ln81_843"/></StgValue>
</operation>

<operation id="6184" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5818 %xor_ln81_722 = xor i1 %and_ln81_843, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_722"/></StgValue>
</operation>

<operation id="6185" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5819 %empty_132 = and i1 %tmp_959, i1 %xor_ln81_722

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="6186" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5820 %xor_ln81_723 = xor i1 %select_ln81_480, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_723"/></StgValue>
</operation>

<operation id="6187" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5821 %or_ln81_361 = or i1 %tmp_963, i1 %xor_ln81_723

]]></Node>
<StgValue><ssdm name="or_ln81_361"/></StgValue>
</operation>

<operation id="6188" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5822 %xor_ln81_724 = xor i1 %tmp_959, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_724"/></StgValue>
</operation>

<operation id="6189" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5823 %and_ln81_844 = and i1 %or_ln81_361, i1 %xor_ln81_724

]]></Node>
<StgValue><ssdm name="and_ln81_844"/></StgValue>
</operation>

<operation id="6190" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5824 %and_ln81_845 = and i1 %tmp_963, i1 %select_ln81_481

]]></Node>
<StgValue><ssdm name="and_ln81_845"/></StgValue>
</operation>

<operation id="6191" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5825 %xor_ln81_725 = xor i1 %and_ln81_845, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_725"/></StgValue>
</operation>

<operation id="6192" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5826 %and_ln81_846 = and i1 %empty_132, i1 %xor_ln81_725

]]></Node>
<StgValue><ssdm name="and_ln81_846"/></StgValue>
</operation>

<operation id="6193" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5827 %or_ln81_362 = or i1 %and_ln81_844, i1 %and_ln81_846

]]></Node>
<StgValue><ssdm name="or_ln81_362"/></StgValue>
</operation>

<operation id="6194" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5832" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:5829 %sext_ln81_363 = sext i16 %P_L1_W_0_load_121

]]></Node>
<StgValue><ssdm name="sext_ln81_363"/></StgValue>
</operation>

<operation id="6195" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5833" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:5830 %zext_ln81_249 = zext i15 %x_load_121

]]></Node>
<StgValue><ssdm name="zext_ln81_249"/></StgValue>
</operation>

<operation id="6196" st_id="124" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5834" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:5831 %mul_ln81_121 = mul i31 %sext_ln81_363, i31 %zext_ln81_249

]]></Node>
<StgValue><ssdm name="mul_ln81_121"/></StgValue>
</operation>

<operation id="6197" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5835" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5832 %select_ln81_482 = select i1 %and_ln81_844, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_482"/></StgValue>
</operation>

<operation id="6198" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5836" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5833 %select_ln81_483 = select i1 %or_ln81_362, i16 %select_ln81_482, i16 %z_o_245

]]></Node>
<StgValue><ssdm name="select_ln81_483"/></StgValue>
</operation>

<operation id="6199" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5837" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:5834 %shl_ln81_120 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_483, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_120"/></StgValue>
</operation>

<operation id="6200" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5838" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:5835 %sext_ln81_364 = sext i26 %shl_ln81_120

]]></Node>
<StgValue><ssdm name="sext_ln81_364"/></StgValue>
</operation>

<operation id="6201" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5839" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:5836 %sext_ln81_365 = sext i31 %mul_ln81_121

]]></Node>
<StgValue><ssdm name="sext_ln81_365"/></StgValue>
</operation>

<operation id="6202" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:5837 %add_ln81_242 = add i32 %sext_ln81_364, i32 %sext_ln81_365

]]></Node>
<StgValue><ssdm name="add_ln81_242"/></StgValue>
</operation>

<operation id="6203" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5841" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5838 %tmp_967 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_242, i32 31

]]></Node>
<StgValue><ssdm name="tmp_967"/></StgValue>
</operation>

<operation id="6204" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5842" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5839 %z_o_246 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_242, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_246"/></StgValue>
</operation>

<operation id="6205" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5843" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:5840 %tmp_968 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_121, i32 9

]]></Node>
<StgValue><ssdm name="tmp_968"/></StgValue>
</operation>

<operation id="6206" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5844" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:5841 %trunc_ln81_121 = trunc i31 %mul_ln81_121

]]></Node>
<StgValue><ssdm name="trunc_ln81_121"/></StgValue>
</operation>

<operation id="6207" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5845" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:5842 %icmp_ln81_484 = icmp_ne  i9 %trunc_ln81_121, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_484"/></StgValue>
</operation>

<operation id="6208" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5847" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5844 %tmp_970 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_242, i32 10

]]></Node>
<StgValue><ssdm name="tmp_970"/></StgValue>
</operation>

<operation id="6209" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5845 %or_ln81_363 = or i1 %tmp_970, i1 %icmp_ln81_484

]]></Node>
<StgValue><ssdm name="or_ln81_363"/></StgValue>
</operation>

<operation id="6210" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5846 %and_ln81_847 = and i1 %or_ln81_363, i1 %tmp_968

]]></Node>
<StgValue><ssdm name="and_ln81_847"/></StgValue>
</operation>

<operation id="6211" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5850" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:5847 %zext_ln81_121 = zext i1 %and_ln81_847

]]></Node>
<StgValue><ssdm name="zext_ln81_121"/></StgValue>
</operation>

<operation id="6212" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5851" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5848 %z_o_247 = add i16 %z_o_246, i16 %zext_ln81_121

]]></Node>
<StgValue><ssdm name="z_o_247"/></StgValue>
</operation>

<operation id="6213" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5852" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5849 %tmp_971 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_247, i32 15

]]></Node>
<StgValue><ssdm name="tmp_971"/></StgValue>
</operation>

<operation id="6214" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5856" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5853 %tmp_973 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_242, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_973"/></StgValue>
</operation>

<operation id="6215" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5857" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:5854 %icmp_ln81_485 = icmp_eq  i5 %tmp_973, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_485"/></StgValue>
</operation>

<operation id="6216" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5858" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5855 %tmp_974 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_242, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_974"/></StgValue>
</operation>

<operation id="6217" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5859" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5856 %icmp_ln81_486 = icmp_eq  i6 %tmp_974, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_486"/></StgValue>
</operation>

<operation id="6218" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5860" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5857 %icmp_ln81_487 = icmp_eq  i6 %tmp_974, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_487"/></StgValue>
</operation>

<operation id="6219" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5876" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5873 %P_L1_W_0_load_122 = load i16 122

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_122"/></StgValue>
</operation>

<operation id="6220" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5921" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5918 %P_L1_W_0_load_123 = load i16 123

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_123"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="6221" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:370 %x_load_123 = load i7 %x_addr_123

]]></Node>
<StgValue><ssdm name="x_load_123"/></StgValue>
</operation>

<operation id="6222" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:371 %store_ln67 = store i15 %x_load_123, i15 123

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="6223" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:372 %x_addr_124 = getelementptr i15 %x, i64 0, i64 124

]]></Node>
<StgValue><ssdm name="x_addr_124"/></StgValue>
</operation>

<operation id="6224" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:373 %x_load_124 = load i7 %x_addr_124

]]></Node>
<StgValue><ssdm name="x_load_124"/></StgValue>
</operation>

<operation id="6225" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5846" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5843 %tmp_969 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_242, i32 25

]]></Node>
<StgValue><ssdm name="tmp_969"/></StgValue>
</operation>

<operation id="6226" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5850 %xor_ln81_726 = xor i1 %tmp_971, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_726"/></StgValue>
</operation>

<operation id="6227" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5851 %and_ln81_848 = and i1 %tmp_969, i1 %xor_ln81_726

]]></Node>
<StgValue><ssdm name="and_ln81_848"/></StgValue>
</operation>

<operation id="6228" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5855" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5852 %tmp_972 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_242, i32 26

]]></Node>
<StgValue><ssdm name="tmp_972"/></StgValue>
</operation>

<operation id="6229" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5861" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5858 %select_ln81_484 = select i1 %and_ln81_848, i1 %icmp_ln81_486, i1 %icmp_ln81_487

]]></Node>
<StgValue><ssdm name="select_ln81_484"/></StgValue>
</operation>

<operation id="6230" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5859 %xor_ln81_727 = xor i1 %tmp_972, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_727"/></StgValue>
</operation>

<operation id="6231" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5860 %and_ln81_849 = and i1 %icmp_ln81_485, i1 %xor_ln81_727

]]></Node>
<StgValue><ssdm name="and_ln81_849"/></StgValue>
</operation>

<operation id="6232" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5864" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5861 %select_ln81_485 = select i1 %and_ln81_848, i1 %and_ln81_849, i1 %icmp_ln81_486

]]></Node>
<StgValue><ssdm name="select_ln81_485"/></StgValue>
</operation>

<operation id="6233" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5862 %and_ln81_850 = and i1 %and_ln81_848, i1 %icmp_ln81_486

]]></Node>
<StgValue><ssdm name="and_ln81_850"/></StgValue>
</operation>

<operation id="6234" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5863 %xor_ln81_728 = xor i1 %and_ln81_850, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_728"/></StgValue>
</operation>

<operation id="6235" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5864 %empty_133 = and i1 %tmp_967, i1 %xor_ln81_728

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="6236" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5865 %xor_ln81_729 = xor i1 %select_ln81_484, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_729"/></StgValue>
</operation>

<operation id="6237" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5866 %or_ln81_364 = or i1 %tmp_971, i1 %xor_ln81_729

]]></Node>
<StgValue><ssdm name="or_ln81_364"/></StgValue>
</operation>

<operation id="6238" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5867 %xor_ln81_730 = xor i1 %tmp_967, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_730"/></StgValue>
</operation>

<operation id="6239" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5868 %and_ln81_851 = and i1 %or_ln81_364, i1 %xor_ln81_730

]]></Node>
<StgValue><ssdm name="and_ln81_851"/></StgValue>
</operation>

<operation id="6240" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5869 %and_ln81_852 = and i1 %tmp_971, i1 %select_ln81_485

]]></Node>
<StgValue><ssdm name="and_ln81_852"/></StgValue>
</operation>

<operation id="6241" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5870 %xor_ln81_731 = xor i1 %and_ln81_852, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_731"/></StgValue>
</operation>

<operation id="6242" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5871 %and_ln81_853 = and i1 %empty_133, i1 %xor_ln81_731

]]></Node>
<StgValue><ssdm name="and_ln81_853"/></StgValue>
</operation>

<operation id="6243" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5872 %or_ln81_365 = or i1 %and_ln81_851, i1 %and_ln81_853

]]></Node>
<StgValue><ssdm name="or_ln81_365"/></StgValue>
</operation>

<operation id="6244" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5877" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:5874 %sext_ln81_366 = sext i16 %P_L1_W_0_load_122

]]></Node>
<StgValue><ssdm name="sext_ln81_366"/></StgValue>
</operation>

<operation id="6245" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5878" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:5875 %zext_ln81_250 = zext i15 %x_load_122

]]></Node>
<StgValue><ssdm name="zext_ln81_250"/></StgValue>
</operation>

<operation id="6246" st_id="125" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5879" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:5876 %mul_ln81_122 = mul i31 %sext_ln81_366, i31 %zext_ln81_250

]]></Node>
<StgValue><ssdm name="mul_ln81_122"/></StgValue>
</operation>

<operation id="6247" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5880" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5877 %select_ln81_486 = select i1 %and_ln81_851, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_486"/></StgValue>
</operation>

<operation id="6248" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5881" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5878 %select_ln81_487 = select i1 %or_ln81_365, i16 %select_ln81_486, i16 %z_o_247

]]></Node>
<StgValue><ssdm name="select_ln81_487"/></StgValue>
</operation>

<operation id="6249" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5882" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:5879 %shl_ln81_121 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_487, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_121"/></StgValue>
</operation>

<operation id="6250" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5883" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:5880 %sext_ln81_367 = sext i26 %shl_ln81_121

]]></Node>
<StgValue><ssdm name="sext_ln81_367"/></StgValue>
</operation>

<operation id="6251" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5884" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:5881 %sext_ln81_368 = sext i31 %mul_ln81_122

]]></Node>
<StgValue><ssdm name="sext_ln81_368"/></StgValue>
</operation>

<operation id="6252" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:5882 %add_ln81_244 = add i32 %sext_ln81_367, i32 %sext_ln81_368

]]></Node>
<StgValue><ssdm name="add_ln81_244"/></StgValue>
</operation>

<operation id="6253" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5886" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5883 %tmp_975 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_244, i32 31

]]></Node>
<StgValue><ssdm name="tmp_975"/></StgValue>
</operation>

<operation id="6254" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5887" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5884 %z_o_248 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_244, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_248"/></StgValue>
</operation>

<operation id="6255" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5888" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:5885 %tmp_976 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_122, i32 9

]]></Node>
<StgValue><ssdm name="tmp_976"/></StgValue>
</operation>

<operation id="6256" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5889" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:5886 %trunc_ln81_122 = trunc i31 %mul_ln81_122

]]></Node>
<StgValue><ssdm name="trunc_ln81_122"/></StgValue>
</operation>

<operation id="6257" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5890" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:5887 %icmp_ln81_488 = icmp_ne  i9 %trunc_ln81_122, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_488"/></StgValue>
</operation>

<operation id="6258" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5892" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5889 %tmp_978 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_244, i32 10

]]></Node>
<StgValue><ssdm name="tmp_978"/></StgValue>
</operation>

<operation id="6259" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5890 %or_ln81_366 = or i1 %tmp_978, i1 %icmp_ln81_488

]]></Node>
<StgValue><ssdm name="or_ln81_366"/></StgValue>
</operation>

<operation id="6260" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5891 %and_ln81_854 = and i1 %or_ln81_366, i1 %tmp_976

]]></Node>
<StgValue><ssdm name="and_ln81_854"/></StgValue>
</operation>

<operation id="6261" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5895" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:5892 %zext_ln81_122 = zext i1 %and_ln81_854

]]></Node>
<StgValue><ssdm name="zext_ln81_122"/></StgValue>
</operation>

<operation id="6262" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5896" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5893 %z_o_249 = add i16 %z_o_248, i16 %zext_ln81_122

]]></Node>
<StgValue><ssdm name="z_o_249"/></StgValue>
</operation>

<operation id="6263" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5897" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5894 %tmp_979 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_249, i32 15

]]></Node>
<StgValue><ssdm name="tmp_979"/></StgValue>
</operation>

<operation id="6264" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5901" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5898 %tmp_981 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_244, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_981"/></StgValue>
</operation>

<operation id="6265" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5902" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:5899 %icmp_ln81_489 = icmp_eq  i5 %tmp_981, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_489"/></StgValue>
</operation>

<operation id="6266" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5903" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5900 %tmp_982 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_244, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_982"/></StgValue>
</operation>

<operation id="6267" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5904" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5901 %icmp_ln81_490 = icmp_eq  i6 %tmp_982, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_490"/></StgValue>
</operation>

<operation id="6268" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5905" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5902 %icmp_ln81_491 = icmp_eq  i6 %tmp_982, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_491"/></StgValue>
</operation>

<operation id="6269" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5921" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5918 %P_L1_W_0_load_123 = load i16 123

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_123"/></StgValue>
</operation>

<operation id="6270" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5966" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5963 %P_L1_W_0_load_124 = load i16 124

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_124"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="6271" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:373 %x_load_124 = load i7 %x_addr_124

]]></Node>
<StgValue><ssdm name="x_load_124"/></StgValue>
</operation>

<operation id="6272" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:374 %store_ln67 = store i15 %x_load_124, i15 124

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="6273" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:375 %x_addr_125 = getelementptr i15 %x, i64 0, i64 125

]]></Node>
<StgValue><ssdm name="x_addr_125"/></StgValue>
</operation>

<operation id="6274" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:376 %x_load_125 = load i7 %x_addr_125

]]></Node>
<StgValue><ssdm name="x_load_125"/></StgValue>
</operation>

<operation id="6275" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5891" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5888 %tmp_977 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_244, i32 25

]]></Node>
<StgValue><ssdm name="tmp_977"/></StgValue>
</operation>

<operation id="6276" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5895 %xor_ln81_732 = xor i1 %tmp_979, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_732"/></StgValue>
</operation>

<operation id="6277" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5896 %and_ln81_855 = and i1 %tmp_977, i1 %xor_ln81_732

]]></Node>
<StgValue><ssdm name="and_ln81_855"/></StgValue>
</operation>

<operation id="6278" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5900" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5897 %tmp_980 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_244, i32 26

]]></Node>
<StgValue><ssdm name="tmp_980"/></StgValue>
</operation>

<operation id="6279" st_id="126" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5906" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5903 %select_ln81_488 = select i1 %and_ln81_855, i1 %icmp_ln81_490, i1 %icmp_ln81_491

]]></Node>
<StgValue><ssdm name="select_ln81_488"/></StgValue>
</operation>

<operation id="6280" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5904 %xor_ln81_733 = xor i1 %tmp_980, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_733"/></StgValue>
</operation>

<operation id="6281" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5905 %and_ln81_856 = and i1 %icmp_ln81_489, i1 %xor_ln81_733

]]></Node>
<StgValue><ssdm name="and_ln81_856"/></StgValue>
</operation>

<operation id="6282" st_id="126" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5909" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5906 %select_ln81_489 = select i1 %and_ln81_855, i1 %and_ln81_856, i1 %icmp_ln81_490

]]></Node>
<StgValue><ssdm name="select_ln81_489"/></StgValue>
</operation>

<operation id="6283" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5907 %and_ln81_857 = and i1 %and_ln81_855, i1 %icmp_ln81_490

]]></Node>
<StgValue><ssdm name="and_ln81_857"/></StgValue>
</operation>

<operation id="6284" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5908 %xor_ln81_734 = xor i1 %and_ln81_857, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_734"/></StgValue>
</operation>

<operation id="6285" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5909 %empty_134 = and i1 %tmp_975, i1 %xor_ln81_734

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="6286" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5910 %xor_ln81_735 = xor i1 %select_ln81_488, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_735"/></StgValue>
</operation>

<operation id="6287" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5911 %or_ln81_367 = or i1 %tmp_979, i1 %xor_ln81_735

]]></Node>
<StgValue><ssdm name="or_ln81_367"/></StgValue>
</operation>

<operation id="6288" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5912 %xor_ln81_736 = xor i1 %tmp_975, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_736"/></StgValue>
</operation>

<operation id="6289" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5913 %and_ln81_858 = and i1 %or_ln81_367, i1 %xor_ln81_736

]]></Node>
<StgValue><ssdm name="and_ln81_858"/></StgValue>
</operation>

<operation id="6290" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5914 %and_ln81_859 = and i1 %tmp_979, i1 %select_ln81_489

]]></Node>
<StgValue><ssdm name="and_ln81_859"/></StgValue>
</operation>

<operation id="6291" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5915 %xor_ln81_737 = xor i1 %and_ln81_859, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_737"/></StgValue>
</operation>

<operation id="6292" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5916 %and_ln81_860 = and i1 %empty_134, i1 %xor_ln81_737

]]></Node>
<StgValue><ssdm name="and_ln81_860"/></StgValue>
</operation>

<operation id="6293" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5917 %or_ln81_368 = or i1 %and_ln81_858, i1 %and_ln81_860

]]></Node>
<StgValue><ssdm name="or_ln81_368"/></StgValue>
</operation>

<operation id="6294" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5922" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:5919 %sext_ln81_369 = sext i16 %P_L1_W_0_load_123

]]></Node>
<StgValue><ssdm name="sext_ln81_369"/></StgValue>
</operation>

<operation id="6295" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5923" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:5920 %zext_ln81_251 = zext i15 %x_load_123

]]></Node>
<StgValue><ssdm name="zext_ln81_251"/></StgValue>
</operation>

<operation id="6296" st_id="126" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5924" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:5921 %mul_ln81_123 = mul i31 %sext_ln81_369, i31 %zext_ln81_251

]]></Node>
<StgValue><ssdm name="mul_ln81_123"/></StgValue>
</operation>

<operation id="6297" st_id="126" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5925" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5922 %select_ln81_490 = select i1 %and_ln81_858, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_490"/></StgValue>
</operation>

<operation id="6298" st_id="126" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5926" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5923 %select_ln81_491 = select i1 %or_ln81_368, i16 %select_ln81_490, i16 %z_o_249

]]></Node>
<StgValue><ssdm name="select_ln81_491"/></StgValue>
</operation>

<operation id="6299" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5927" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:5924 %shl_ln81_122 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_491, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_122"/></StgValue>
</operation>

<operation id="6300" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5928" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:5925 %sext_ln81_370 = sext i26 %shl_ln81_122

]]></Node>
<StgValue><ssdm name="sext_ln81_370"/></StgValue>
</operation>

<operation id="6301" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5929" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:5926 %sext_ln81_371 = sext i31 %mul_ln81_123

]]></Node>
<StgValue><ssdm name="sext_ln81_371"/></StgValue>
</operation>

<operation id="6302" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:5927 %add_ln81_246 = add i32 %sext_ln81_370, i32 %sext_ln81_371

]]></Node>
<StgValue><ssdm name="add_ln81_246"/></StgValue>
</operation>

<operation id="6303" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5931" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5928 %tmp_983 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_246, i32 31

]]></Node>
<StgValue><ssdm name="tmp_983"/></StgValue>
</operation>

<operation id="6304" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5932" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5929 %z_o_250 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_246, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_250"/></StgValue>
</operation>

<operation id="6305" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5933" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:5930 %tmp_984 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_123, i32 9

]]></Node>
<StgValue><ssdm name="tmp_984"/></StgValue>
</operation>

<operation id="6306" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5934" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:5931 %trunc_ln81_123 = trunc i31 %mul_ln81_123

]]></Node>
<StgValue><ssdm name="trunc_ln81_123"/></StgValue>
</operation>

<operation id="6307" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5935" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:5932 %icmp_ln81_492 = icmp_ne  i9 %trunc_ln81_123, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_492"/></StgValue>
</operation>

<operation id="6308" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5937" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5934 %tmp_986 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_246, i32 10

]]></Node>
<StgValue><ssdm name="tmp_986"/></StgValue>
</operation>

<operation id="6309" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5935 %or_ln81_369 = or i1 %tmp_986, i1 %icmp_ln81_492

]]></Node>
<StgValue><ssdm name="or_ln81_369"/></StgValue>
</operation>

<operation id="6310" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5936 %and_ln81_861 = and i1 %or_ln81_369, i1 %tmp_984

]]></Node>
<StgValue><ssdm name="and_ln81_861"/></StgValue>
</operation>

<operation id="6311" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5940" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:5937 %zext_ln81_123 = zext i1 %and_ln81_861

]]></Node>
<StgValue><ssdm name="zext_ln81_123"/></StgValue>
</operation>

<operation id="6312" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5941" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5938 %z_o_251 = add i16 %z_o_250, i16 %zext_ln81_123

]]></Node>
<StgValue><ssdm name="z_o_251"/></StgValue>
</operation>

<operation id="6313" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5942" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5939 %tmp_987 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_251, i32 15

]]></Node>
<StgValue><ssdm name="tmp_987"/></StgValue>
</operation>

<operation id="6314" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5946" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5943 %tmp_989 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_246, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_989"/></StgValue>
</operation>

<operation id="6315" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5947" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:5944 %icmp_ln81_493 = icmp_eq  i5 %tmp_989, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_493"/></StgValue>
</operation>

<operation id="6316" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5948" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5945 %tmp_990 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_246, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_990"/></StgValue>
</operation>

<operation id="6317" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5949" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5946 %icmp_ln81_494 = icmp_eq  i6 %tmp_990, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_494"/></StgValue>
</operation>

<operation id="6318" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5950" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5947 %icmp_ln81_495 = icmp_eq  i6 %tmp_990, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_495"/></StgValue>
</operation>

<operation id="6319" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5966" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:5963 %P_L1_W_0_load_124 = load i16 124

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_124"/></StgValue>
</operation>

<operation id="6320" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6011" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:6008 %P_L1_W_0_load_125 = load i16 125

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_125"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="6321" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:376 %x_load_125 = load i7 %x_addr_125

]]></Node>
<StgValue><ssdm name="x_load_125"/></StgValue>
</operation>

<operation id="6322" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:377 %store_ln67 = store i15 %x_load_125, i15 125

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="6323" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:378 %x_addr_126 = getelementptr i15 %x, i64 0, i64 126

]]></Node>
<StgValue><ssdm name="x_addr_126"/></StgValue>
</operation>

<operation id="6324" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:379 %x_load_126 = load i7 %x_addr_126

]]></Node>
<StgValue><ssdm name="x_load_126"/></StgValue>
</operation>

<operation id="6325" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5933 %tmp_985 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_246, i32 25

]]></Node>
<StgValue><ssdm name="tmp_985"/></StgValue>
</operation>

<operation id="6326" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5940 %xor_ln81_738 = xor i1 %tmp_987, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_738"/></StgValue>
</operation>

<operation id="6327" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5941 %and_ln81_862 = and i1 %tmp_985, i1 %xor_ln81_738

]]></Node>
<StgValue><ssdm name="and_ln81_862"/></StgValue>
</operation>

<operation id="6328" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5945" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5942 %tmp_988 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_246, i32 26

]]></Node>
<StgValue><ssdm name="tmp_988"/></StgValue>
</operation>

<operation id="6329" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5951" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5948 %select_ln81_492 = select i1 %and_ln81_862, i1 %icmp_ln81_494, i1 %icmp_ln81_495

]]></Node>
<StgValue><ssdm name="select_ln81_492"/></StgValue>
</operation>

<operation id="6330" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5949 %xor_ln81_739 = xor i1 %tmp_988, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_739"/></StgValue>
</operation>

<operation id="6331" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5950 %and_ln81_863 = and i1 %icmp_ln81_493, i1 %xor_ln81_739

]]></Node>
<StgValue><ssdm name="and_ln81_863"/></StgValue>
</operation>

<operation id="6332" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5954" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5951 %select_ln81_493 = select i1 %and_ln81_862, i1 %and_ln81_863, i1 %icmp_ln81_494

]]></Node>
<StgValue><ssdm name="select_ln81_493"/></StgValue>
</operation>

<operation id="6333" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5952 %and_ln81_864 = and i1 %and_ln81_862, i1 %icmp_ln81_494

]]></Node>
<StgValue><ssdm name="and_ln81_864"/></StgValue>
</operation>

<operation id="6334" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5953 %xor_ln81_740 = xor i1 %and_ln81_864, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_740"/></StgValue>
</operation>

<operation id="6335" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5954 %empty_135 = and i1 %tmp_983, i1 %xor_ln81_740

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="6336" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5955 %xor_ln81_741 = xor i1 %select_ln81_492, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_741"/></StgValue>
</operation>

<operation id="6337" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5956 %or_ln81_370 = or i1 %tmp_987, i1 %xor_ln81_741

]]></Node>
<StgValue><ssdm name="or_ln81_370"/></StgValue>
</operation>

<operation id="6338" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5957 %xor_ln81_742 = xor i1 %tmp_983, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_742"/></StgValue>
</operation>

<operation id="6339" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5958 %and_ln81_865 = and i1 %or_ln81_370, i1 %xor_ln81_742

]]></Node>
<StgValue><ssdm name="and_ln81_865"/></StgValue>
</operation>

<operation id="6340" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5959 %and_ln81_866 = and i1 %tmp_987, i1 %select_ln81_493

]]></Node>
<StgValue><ssdm name="and_ln81_866"/></StgValue>
</operation>

<operation id="6341" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5960 %xor_ln81_743 = xor i1 %and_ln81_866, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_743"/></StgValue>
</operation>

<operation id="6342" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5961 %and_ln81_867 = and i1 %empty_135, i1 %xor_ln81_743

]]></Node>
<StgValue><ssdm name="and_ln81_867"/></StgValue>
</operation>

<operation id="6343" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5962 %or_ln81_371 = or i1 %and_ln81_865, i1 %and_ln81_867

]]></Node>
<StgValue><ssdm name="or_ln81_371"/></StgValue>
</operation>

<operation id="6344" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5967" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:5964 %sext_ln81_372 = sext i16 %P_L1_W_0_load_124

]]></Node>
<StgValue><ssdm name="sext_ln81_372"/></StgValue>
</operation>

<operation id="6345" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5968" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:5965 %zext_ln81_252 = zext i15 %x_load_124

]]></Node>
<StgValue><ssdm name="zext_ln81_252"/></StgValue>
</operation>

<operation id="6346" st_id="127" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5969" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:5966 %mul_ln81_124 = mul i31 %sext_ln81_372, i31 %zext_ln81_252

]]></Node>
<StgValue><ssdm name="mul_ln81_124"/></StgValue>
</operation>

<operation id="6347" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5970" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5967 %select_ln81_494 = select i1 %and_ln81_865, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_494"/></StgValue>
</operation>

<operation id="6348" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5971" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5968 %select_ln81_495 = select i1 %or_ln81_371, i16 %select_ln81_494, i16 %z_o_251

]]></Node>
<StgValue><ssdm name="select_ln81_495"/></StgValue>
</operation>

<operation id="6349" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5972" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:5969 %shl_ln81_123 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_495, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_123"/></StgValue>
</operation>

<operation id="6350" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5973" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:5970 %sext_ln81_373 = sext i26 %shl_ln81_123

]]></Node>
<StgValue><ssdm name="sext_ln81_373"/></StgValue>
</operation>

<operation id="6351" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5974" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:5971 %sext_ln81_374 = sext i31 %mul_ln81_124

]]></Node>
<StgValue><ssdm name="sext_ln81_374"/></StgValue>
</operation>

<operation id="6352" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:5972 %add_ln81_248 = add i32 %sext_ln81_373, i32 %sext_ln81_374

]]></Node>
<StgValue><ssdm name="add_ln81_248"/></StgValue>
</operation>

<operation id="6353" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5976" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5973 %tmp_991 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_248, i32 31

]]></Node>
<StgValue><ssdm name="tmp_991"/></StgValue>
</operation>

<operation id="6354" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5977" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5974 %z_o_252 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_248, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_252"/></StgValue>
</operation>

<operation id="6355" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5978" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:5975 %tmp_992 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_124, i32 9

]]></Node>
<StgValue><ssdm name="tmp_992"/></StgValue>
</operation>

<operation id="6356" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5979" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:5976 %trunc_ln81_124 = trunc i31 %mul_ln81_124

]]></Node>
<StgValue><ssdm name="trunc_ln81_124"/></StgValue>
</operation>

<operation id="6357" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5980" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:5977 %icmp_ln81_496 = icmp_ne  i9 %trunc_ln81_124, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_496"/></StgValue>
</operation>

<operation id="6358" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5982" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5979 %tmp_994 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_248, i32 10

]]></Node>
<StgValue><ssdm name="tmp_994"/></StgValue>
</operation>

<operation id="6359" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5980 %or_ln81_372 = or i1 %tmp_994, i1 %icmp_ln81_496

]]></Node>
<StgValue><ssdm name="or_ln81_372"/></StgValue>
</operation>

<operation id="6360" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5981 %and_ln81_868 = and i1 %or_ln81_372, i1 %tmp_992

]]></Node>
<StgValue><ssdm name="and_ln81_868"/></StgValue>
</operation>

<operation id="6361" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5985" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:5982 %zext_ln81_124 = zext i1 %and_ln81_868

]]></Node>
<StgValue><ssdm name="zext_ln81_124"/></StgValue>
</operation>

<operation id="6362" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5986" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5983 %z_o_253 = add i16 %z_o_252, i16 %zext_ln81_124

]]></Node>
<StgValue><ssdm name="z_o_253"/></StgValue>
</operation>

<operation id="6363" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5987" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:5984 %tmp_995 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_253, i32 15

]]></Node>
<StgValue><ssdm name="tmp_995"/></StgValue>
</operation>

<operation id="6364" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5991" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5988 %tmp_997 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_248, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_997"/></StgValue>
</operation>

<operation id="6365" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5992" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:5989 %icmp_ln81_497 = icmp_eq  i5 %tmp_997, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_497"/></StgValue>
</operation>

<operation id="6366" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5993" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5990 %tmp_998 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_248, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_998"/></StgValue>
</operation>

<operation id="6367" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5994" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5991 %icmp_ln81_498 = icmp_eq  i6 %tmp_998, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_498"/></StgValue>
</operation>

<operation id="6368" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5995" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:5992 %icmp_ln81_499 = icmp_eq  i6 %tmp_998, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_499"/></StgValue>
</operation>

<operation id="6369" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6011" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:6008 %P_L1_W_0_load_125 = load i16 125

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_125"/></StgValue>
</operation>

<operation id="6370" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6056" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:6053 %P_L1_W_0_load_126 = load i16 126

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_126"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="6371" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:379 %x_load_126 = load i7 %x_addr_126

]]></Node>
<StgValue><ssdm name="x_load_126"/></StgValue>
</operation>

<operation id="6372" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:380 %store_ln67 = store i15 %x_load_126, i15 126

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="6373" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:381 %x_addr_127 = getelementptr i15 %x, i64 0, i64 127

]]></Node>
<StgValue><ssdm name="x_addr_127"/></StgValue>
</operation>

<operation id="6374" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:382 %x_load_127 = load i7 %x_addr_127

]]></Node>
<StgValue><ssdm name="x_load_127"/></StgValue>
</operation>

<operation id="6375" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5978 %tmp_993 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_248, i32 25

]]></Node>
<StgValue><ssdm name="tmp_993"/></StgValue>
</operation>

<operation id="6376" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5985 %xor_ln81_744 = xor i1 %tmp_995, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_744"/></StgValue>
</operation>

<operation id="6377" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5986 %and_ln81_869 = and i1 %tmp_993, i1 %xor_ln81_744

]]></Node>
<StgValue><ssdm name="and_ln81_869"/></StgValue>
</operation>

<operation id="6378" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5990" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5987 %tmp_996 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_248, i32 26

]]></Node>
<StgValue><ssdm name="tmp_996"/></StgValue>
</operation>

<operation id="6379" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5996" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5993 %select_ln81_496 = select i1 %and_ln81_869, i1 %icmp_ln81_498, i1 %icmp_ln81_499

]]></Node>
<StgValue><ssdm name="select_ln81_496"/></StgValue>
</operation>

<operation id="6380" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5994 %xor_ln81_745 = xor i1 %tmp_996, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_745"/></StgValue>
</operation>

<operation id="6381" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5995 %and_ln81_870 = and i1 %icmp_ln81_497, i1 %xor_ln81_745

]]></Node>
<StgValue><ssdm name="and_ln81_870"/></StgValue>
</operation>

<operation id="6382" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5999" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:5996 %select_ln81_497 = select i1 %and_ln81_869, i1 %and_ln81_870, i1 %icmp_ln81_498

]]></Node>
<StgValue><ssdm name="select_ln81_497"/></StgValue>
</operation>

<operation id="6383" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5997 %and_ln81_871 = and i1 %and_ln81_869, i1 %icmp_ln81_498

]]></Node>
<StgValue><ssdm name="and_ln81_871"/></StgValue>
</operation>

<operation id="6384" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5998 %xor_ln81_746 = xor i1 %and_ln81_871, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_746"/></StgValue>
</operation>

<operation id="6385" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:5999 %empty_136 = and i1 %tmp_991, i1 %xor_ln81_746

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="6386" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6000 %xor_ln81_747 = xor i1 %select_ln81_496, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_747"/></StgValue>
</operation>

<operation id="6387" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6001 %or_ln81_373 = or i1 %tmp_995, i1 %xor_ln81_747

]]></Node>
<StgValue><ssdm name="or_ln81_373"/></StgValue>
</operation>

<operation id="6388" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6002 %xor_ln81_748 = xor i1 %tmp_991, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_748"/></StgValue>
</operation>

<operation id="6389" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6003 %and_ln81_872 = and i1 %or_ln81_373, i1 %xor_ln81_748

]]></Node>
<StgValue><ssdm name="and_ln81_872"/></StgValue>
</operation>

<operation id="6390" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6004 %and_ln81_873 = and i1 %tmp_995, i1 %select_ln81_497

]]></Node>
<StgValue><ssdm name="and_ln81_873"/></StgValue>
</operation>

<operation id="6391" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6005 %xor_ln81_749 = xor i1 %and_ln81_873, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_749"/></StgValue>
</operation>

<operation id="6392" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6006 %and_ln81_874 = and i1 %empty_136, i1 %xor_ln81_749

]]></Node>
<StgValue><ssdm name="and_ln81_874"/></StgValue>
</operation>

<operation id="6393" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6007 %or_ln81_374 = or i1 %and_ln81_872, i1 %and_ln81_874

]]></Node>
<StgValue><ssdm name="or_ln81_374"/></StgValue>
</operation>

<operation id="6394" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6012" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:6009 %sext_ln81_375 = sext i16 %P_L1_W_0_load_125

]]></Node>
<StgValue><ssdm name="sext_ln81_375"/></StgValue>
</operation>

<operation id="6395" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6013" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:6010 %zext_ln81_253 = zext i15 %x_load_125

]]></Node>
<StgValue><ssdm name="zext_ln81_253"/></StgValue>
</operation>

<operation id="6396" st_id="128" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6014" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:6011 %mul_ln81_125 = mul i31 %sext_ln81_375, i31 %zext_ln81_253

]]></Node>
<StgValue><ssdm name="mul_ln81_125"/></StgValue>
</operation>

<operation id="6397" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6015" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6012 %select_ln81_498 = select i1 %and_ln81_872, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_498"/></StgValue>
</operation>

<operation id="6398" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6016" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6013 %select_ln81_499 = select i1 %or_ln81_374, i16 %select_ln81_498, i16 %z_o_253

]]></Node>
<StgValue><ssdm name="select_ln81_499"/></StgValue>
</operation>

<operation id="6399" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6017" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:6014 %shl_ln81_124 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_499, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_124"/></StgValue>
</operation>

<operation id="6400" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6018" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:6015 %sext_ln81_376 = sext i26 %shl_ln81_124

]]></Node>
<StgValue><ssdm name="sext_ln81_376"/></StgValue>
</operation>

<operation id="6401" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6019" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:6016 %sext_ln81_377 = sext i31 %mul_ln81_125

]]></Node>
<StgValue><ssdm name="sext_ln81_377"/></StgValue>
</operation>

<operation id="6402" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:6017 %add_ln81_250 = add i32 %sext_ln81_376, i32 %sext_ln81_377

]]></Node>
<StgValue><ssdm name="add_ln81_250"/></StgValue>
</operation>

<operation id="6403" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6021" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:6018 %tmp_999 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_250, i32 31

]]></Node>
<StgValue><ssdm name="tmp_999"/></StgValue>
</operation>

<operation id="6404" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6022" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:6019 %z_o_254 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_250, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_254"/></StgValue>
</operation>

<operation id="6405" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6023" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:6020 %tmp_1000 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_125, i32 9

]]></Node>
<StgValue><ssdm name="tmp_1000"/></StgValue>
</operation>

<operation id="6406" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6024" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:6021 %trunc_ln81_125 = trunc i31 %mul_ln81_125

]]></Node>
<StgValue><ssdm name="trunc_ln81_125"/></StgValue>
</operation>

<operation id="6407" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6025" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:6022 %icmp_ln81_500 = icmp_ne  i9 %trunc_ln81_125, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_500"/></StgValue>
</operation>

<operation id="6408" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6027" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:6024 %tmp_1002 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_250, i32 10

]]></Node>
<StgValue><ssdm name="tmp_1002"/></StgValue>
</operation>

<operation id="6409" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6025 %or_ln81_375 = or i1 %tmp_1002, i1 %icmp_ln81_500

]]></Node>
<StgValue><ssdm name="or_ln81_375"/></StgValue>
</operation>

<operation id="6410" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6026 %and_ln81_875 = and i1 %or_ln81_375, i1 %tmp_1000

]]></Node>
<StgValue><ssdm name="and_ln81_875"/></StgValue>
</operation>

<operation id="6411" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6030" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:6027 %zext_ln81_125 = zext i1 %and_ln81_875

]]></Node>
<StgValue><ssdm name="zext_ln81_125"/></StgValue>
</operation>

<operation id="6412" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6031" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6028 %z_o_255 = add i16 %z_o_254, i16 %zext_ln81_125

]]></Node>
<StgValue><ssdm name="z_o_255"/></StgValue>
</operation>

<operation id="6413" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6032" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6029 %tmp_1003 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_255, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1003"/></StgValue>
</operation>

<operation id="6414" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6036" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:6033 %tmp_1005 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_250, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1005"/></StgValue>
</operation>

<operation id="6415" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6037" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:6034 %icmp_ln81_501 = icmp_eq  i5 %tmp_1005, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_501"/></StgValue>
</operation>

<operation id="6416" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6038" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:6035 %tmp_1006 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_250, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1006"/></StgValue>
</operation>

<operation id="6417" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6039" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:6036 %icmp_ln81_502 = icmp_eq  i6 %tmp_1006, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_502"/></StgValue>
</operation>

<operation id="6418" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6040" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:6037 %icmp_ln81_503 = icmp_eq  i6 %tmp_1006, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_503"/></StgValue>
</operation>

<operation id="6419" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6056" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:6053 %P_L1_W_0_load_126 = load i16 126

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_126"/></StgValue>
</operation>

<operation id="6420" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6101" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:6098 %P_L1_W_0_load_127 = load i16 127

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_127"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="6421" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="15" op_0_bw="7">
<![CDATA[
entry_ifconv:382 %x_load_127 = load i7 %x_addr_127

]]></Node>
<StgValue><ssdm name="x_load_127"/></StgValue>
</operation>

<operation id="6422" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:383 %store_ln67 = store i15 %x_load_127, i15 127

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="6423" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6026" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:6023 %tmp_1001 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_250, i32 25

]]></Node>
<StgValue><ssdm name="tmp_1001"/></StgValue>
</operation>

<operation id="6424" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6030 %xor_ln81_750 = xor i1 %tmp_1003, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_750"/></StgValue>
</operation>

<operation id="6425" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6031 %and_ln81_876 = and i1 %tmp_1001, i1 %xor_ln81_750

]]></Node>
<StgValue><ssdm name="and_ln81_876"/></StgValue>
</operation>

<operation id="6426" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6035" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:6032 %tmp_1004 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_250, i32 26

]]></Node>
<StgValue><ssdm name="tmp_1004"/></StgValue>
</operation>

<operation id="6427" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6041" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:6038 %select_ln81_500 = select i1 %and_ln81_876, i1 %icmp_ln81_502, i1 %icmp_ln81_503

]]></Node>
<StgValue><ssdm name="select_ln81_500"/></StgValue>
</operation>

<operation id="6428" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6039 %xor_ln81_751 = xor i1 %tmp_1004, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_751"/></StgValue>
</operation>

<operation id="6429" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6040 %and_ln81_877 = and i1 %icmp_ln81_501, i1 %xor_ln81_751

]]></Node>
<StgValue><ssdm name="and_ln81_877"/></StgValue>
</operation>

<operation id="6430" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6044" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:6041 %select_ln81_501 = select i1 %and_ln81_876, i1 %and_ln81_877, i1 %icmp_ln81_502

]]></Node>
<StgValue><ssdm name="select_ln81_501"/></StgValue>
</operation>

<operation id="6431" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6042 %and_ln81_878 = and i1 %and_ln81_876, i1 %icmp_ln81_502

]]></Node>
<StgValue><ssdm name="and_ln81_878"/></StgValue>
</operation>

<operation id="6432" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6043 %xor_ln81_752 = xor i1 %and_ln81_878, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_752"/></StgValue>
</operation>

<operation id="6433" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6044 %empty_137 = and i1 %tmp_999, i1 %xor_ln81_752

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="6434" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6045 %xor_ln81_753 = xor i1 %select_ln81_500, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_753"/></StgValue>
</operation>

<operation id="6435" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6046 %or_ln81_376 = or i1 %tmp_1003, i1 %xor_ln81_753

]]></Node>
<StgValue><ssdm name="or_ln81_376"/></StgValue>
</operation>

<operation id="6436" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6047 %xor_ln81_754 = xor i1 %tmp_999, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_754"/></StgValue>
</operation>

<operation id="6437" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6048 %and_ln81_879 = and i1 %or_ln81_376, i1 %xor_ln81_754

]]></Node>
<StgValue><ssdm name="and_ln81_879"/></StgValue>
</operation>

<operation id="6438" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6049 %and_ln81_880 = and i1 %tmp_1003, i1 %select_ln81_501

]]></Node>
<StgValue><ssdm name="and_ln81_880"/></StgValue>
</operation>

<operation id="6439" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6050 %xor_ln81_755 = xor i1 %and_ln81_880, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_755"/></StgValue>
</operation>

<operation id="6440" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6051 %and_ln81_881 = and i1 %empty_137, i1 %xor_ln81_755

]]></Node>
<StgValue><ssdm name="and_ln81_881"/></StgValue>
</operation>

<operation id="6441" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6052 %or_ln81_377 = or i1 %and_ln81_879, i1 %and_ln81_881

]]></Node>
<StgValue><ssdm name="or_ln81_377"/></StgValue>
</operation>

<operation id="6442" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6057" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:6054 %sext_ln81_378 = sext i16 %P_L1_W_0_load_126

]]></Node>
<StgValue><ssdm name="sext_ln81_378"/></StgValue>
</operation>

<operation id="6443" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6058" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:6055 %zext_ln81_254 = zext i15 %x_load_126

]]></Node>
<StgValue><ssdm name="zext_ln81_254"/></StgValue>
</operation>

<operation id="6444" st_id="129" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6059" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:6056 %mul_ln81_126 = mul i31 %sext_ln81_378, i31 %zext_ln81_254

]]></Node>
<StgValue><ssdm name="mul_ln81_126"/></StgValue>
</operation>

<operation id="6445" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6060" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6057 %select_ln81_502 = select i1 %and_ln81_879, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_502"/></StgValue>
</operation>

<operation id="6446" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6061" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6058 %select_ln81_503 = select i1 %or_ln81_377, i16 %select_ln81_502, i16 %z_o_255

]]></Node>
<StgValue><ssdm name="select_ln81_503"/></StgValue>
</operation>

<operation id="6447" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6062" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:6059 %shl_ln81_125 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_503, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_125"/></StgValue>
</operation>

<operation id="6448" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6063" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:6060 %sext_ln81_379 = sext i26 %shl_ln81_125

]]></Node>
<StgValue><ssdm name="sext_ln81_379"/></StgValue>
</operation>

<operation id="6449" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6064" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:6061 %sext_ln81_380 = sext i31 %mul_ln81_126

]]></Node>
<StgValue><ssdm name="sext_ln81_380"/></StgValue>
</operation>

<operation id="6450" st_id="129" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:6062 %add_ln81_252 = add i32 %sext_ln81_379, i32 %sext_ln81_380

]]></Node>
<StgValue><ssdm name="add_ln81_252"/></StgValue>
</operation>

<operation id="6451" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6066" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:6063 %tmp_1007 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_252, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1007"/></StgValue>
</operation>

<operation id="6452" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6067" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:6064 %z_o_256 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_252, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_256"/></StgValue>
</operation>

<operation id="6453" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6068" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:6065 %tmp_1008 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_126, i32 9

]]></Node>
<StgValue><ssdm name="tmp_1008"/></StgValue>
</operation>

<operation id="6454" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6069" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:6066 %trunc_ln81_126 = trunc i31 %mul_ln81_126

]]></Node>
<StgValue><ssdm name="trunc_ln81_126"/></StgValue>
</operation>

<operation id="6455" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6070" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:6067 %icmp_ln81_504 = icmp_ne  i9 %trunc_ln81_126, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_504"/></StgValue>
</operation>

<operation id="6456" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6072" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:6069 %tmp_1010 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_252, i32 10

]]></Node>
<StgValue><ssdm name="tmp_1010"/></StgValue>
</operation>

<operation id="6457" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6070 %or_ln81_378 = or i1 %tmp_1010, i1 %icmp_ln81_504

]]></Node>
<StgValue><ssdm name="or_ln81_378"/></StgValue>
</operation>

<operation id="6458" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6071 %and_ln81_882 = and i1 %or_ln81_378, i1 %tmp_1008

]]></Node>
<StgValue><ssdm name="and_ln81_882"/></StgValue>
</operation>

<operation id="6459" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6075" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:6072 %zext_ln81_126 = zext i1 %and_ln81_882

]]></Node>
<StgValue><ssdm name="zext_ln81_126"/></StgValue>
</operation>

<operation id="6460" st_id="129" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6076" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6073 %z_o_257 = add i16 %z_o_256, i16 %zext_ln81_126

]]></Node>
<StgValue><ssdm name="z_o_257"/></StgValue>
</operation>

<operation id="6461" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6077" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6074 %tmp_1011 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_257, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1011"/></StgValue>
</operation>

<operation id="6462" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6081" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:6078 %tmp_1013 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_252, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1013"/></StgValue>
</operation>

<operation id="6463" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6082" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:6079 %icmp_ln81_505 = icmp_eq  i5 %tmp_1013, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_505"/></StgValue>
</operation>

<operation id="6464" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6083" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:6080 %tmp_1014 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_252, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1014"/></StgValue>
</operation>

<operation id="6465" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6084" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:6081 %icmp_ln81_506 = icmp_eq  i6 %tmp_1014, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_506"/></StgValue>
</operation>

<operation id="6466" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6085" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:6082 %icmp_ln81_507 = icmp_eq  i6 %tmp_1014, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_507"/></StgValue>
</operation>

<operation id="6467" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6101" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:6098 %P_L1_W_0_load_127 = load i16 127

]]></Node>
<StgValue><ssdm name="P_L1_W_0_load_127"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="6468" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6071" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:6068 %tmp_1009 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_252, i32 25

]]></Node>
<StgValue><ssdm name="tmp_1009"/></StgValue>
</operation>

<operation id="6469" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6075 %xor_ln81_756 = xor i1 %tmp_1011, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_756"/></StgValue>
</operation>

<operation id="6470" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6076 %and_ln81_883 = and i1 %tmp_1009, i1 %xor_ln81_756

]]></Node>
<StgValue><ssdm name="and_ln81_883"/></StgValue>
</operation>

<operation id="6471" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6080" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:6077 %tmp_1012 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_252, i32 26

]]></Node>
<StgValue><ssdm name="tmp_1012"/></StgValue>
</operation>

<operation id="6472" st_id="130" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6086" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:6083 %select_ln81_504 = select i1 %and_ln81_883, i1 %icmp_ln81_506, i1 %icmp_ln81_507

]]></Node>
<StgValue><ssdm name="select_ln81_504"/></StgValue>
</operation>

<operation id="6473" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6084 %xor_ln81_757 = xor i1 %tmp_1012, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_757"/></StgValue>
</operation>

<operation id="6474" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6085 %and_ln81_884 = and i1 %icmp_ln81_505, i1 %xor_ln81_757

]]></Node>
<StgValue><ssdm name="and_ln81_884"/></StgValue>
</operation>

<operation id="6475" st_id="130" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6089" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:6086 %select_ln81_505 = select i1 %and_ln81_883, i1 %and_ln81_884, i1 %icmp_ln81_506

]]></Node>
<StgValue><ssdm name="select_ln81_505"/></StgValue>
</operation>

<operation id="6476" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6087 %and_ln81_885 = and i1 %and_ln81_883, i1 %icmp_ln81_506

]]></Node>
<StgValue><ssdm name="and_ln81_885"/></StgValue>
</operation>

<operation id="6477" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6088 %xor_ln81_758 = xor i1 %and_ln81_885, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_758"/></StgValue>
</operation>

<operation id="6478" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6089 %empty_138 = and i1 %tmp_1007, i1 %xor_ln81_758

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="6479" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6090 %xor_ln81_759 = xor i1 %select_ln81_504, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_759"/></StgValue>
</operation>

<operation id="6480" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6091 %or_ln81_379 = or i1 %tmp_1011, i1 %xor_ln81_759

]]></Node>
<StgValue><ssdm name="or_ln81_379"/></StgValue>
</operation>

<operation id="6481" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6092 %xor_ln81_760 = xor i1 %tmp_1007, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_760"/></StgValue>
</operation>

<operation id="6482" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6093 %and_ln81_886 = and i1 %or_ln81_379, i1 %xor_ln81_760

]]></Node>
<StgValue><ssdm name="and_ln81_886"/></StgValue>
</operation>

<operation id="6483" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6094 %and_ln81_887 = and i1 %tmp_1011, i1 %select_ln81_505

]]></Node>
<StgValue><ssdm name="and_ln81_887"/></StgValue>
</operation>

<operation id="6484" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6095 %xor_ln81_761 = xor i1 %and_ln81_887, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_761"/></StgValue>
</operation>

<operation id="6485" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6096 %and_ln81_888 = and i1 %empty_138, i1 %xor_ln81_761

]]></Node>
<StgValue><ssdm name="and_ln81_888"/></StgValue>
</operation>

<operation id="6486" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6097 %or_ln81_380 = or i1 %and_ln81_886, i1 %and_ln81_888

]]></Node>
<StgValue><ssdm name="or_ln81_380"/></StgValue>
</operation>

<operation id="6487" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6102" bw="31" op_0_bw="16">
<![CDATA[
entry_ifconv:6099 %sext_ln81_381 = sext i16 %P_L1_W_0_load_127

]]></Node>
<StgValue><ssdm name="sext_ln81_381"/></StgValue>
</operation>

<operation id="6488" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6103" bw="31" op_0_bw="15">
<![CDATA[
entry_ifconv:6100 %zext_ln81_255 = zext i15 %x_load_127

]]></Node>
<StgValue><ssdm name="zext_ln81_255"/></StgValue>
</operation>

<operation id="6489" st_id="130" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6104" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:6101 %mul_ln81_127 = mul i31 %sext_ln81_381, i31 %zext_ln81_255

]]></Node>
<StgValue><ssdm name="mul_ln81_127"/></StgValue>
</operation>

<operation id="6490" st_id="130" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6105" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6102 %select_ln81_506 = select i1 %and_ln81_886, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_506"/></StgValue>
</operation>

<operation id="6491" st_id="130" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6106" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6103 %select_ln81_507 = select i1 %or_ln81_380, i16 %select_ln81_506, i16 %z_o_257

]]></Node>
<StgValue><ssdm name="select_ln81_507"/></StgValue>
</operation>

<operation id="6492" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6107" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
entry_ifconv:6104 %shl_ln81_126 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_507, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln81_126"/></StgValue>
</operation>

<operation id="6493" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6108" bw="32" op_0_bw="26">
<![CDATA[
entry_ifconv:6105 %sext_ln81_382 = sext i26 %shl_ln81_126

]]></Node>
<StgValue><ssdm name="sext_ln81_382"/></StgValue>
</operation>

<operation id="6494" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6109" bw="32" op_0_bw="31">
<![CDATA[
entry_ifconv:6106 %sext_ln81_383 = sext i31 %mul_ln81_127

]]></Node>
<StgValue><ssdm name="sext_ln81_383"/></StgValue>
</operation>

<operation id="6495" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:6107 %add_ln81_254 = add i32 %sext_ln81_382, i32 %sext_ln81_383

]]></Node>
<StgValue><ssdm name="add_ln81_254"/></StgValue>
</operation>

<operation id="6496" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6111" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:6108 %tmp_1015 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_254, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1015"/></StgValue>
</operation>

<operation id="6497" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6112" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:6109 %z_o_258 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_254, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="z_o_258"/></StgValue>
</operation>

<operation id="6498" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6113" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:6110 %tmp_1016 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_127, i32 9

]]></Node>
<StgValue><ssdm name="tmp_1016"/></StgValue>
</operation>

<operation id="6499" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6114" bw="9" op_0_bw="31">
<![CDATA[
entry_ifconv:6111 %trunc_ln81_127 = trunc i31 %mul_ln81_127

]]></Node>
<StgValue><ssdm name="trunc_ln81_127"/></StgValue>
</operation>

<operation id="6500" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6115" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:6112 %icmp_ln81_508 = icmp_ne  i9 %trunc_ln81_127, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_508"/></StgValue>
</operation>

<operation id="6501" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:6114 %tmp_1018 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_254, i32 10

]]></Node>
<StgValue><ssdm name="tmp_1018"/></StgValue>
</operation>

<operation id="6502" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6115 %or_ln81_381 = or i1 %tmp_1018, i1 %icmp_ln81_508

]]></Node>
<StgValue><ssdm name="or_ln81_381"/></StgValue>
</operation>

<operation id="6503" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6116 %and_ln81_889 = and i1 %or_ln81_381, i1 %tmp_1016

]]></Node>
<StgValue><ssdm name="and_ln81_889"/></StgValue>
</operation>

<operation id="6504" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6120" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:6117 %zext_ln81_127 = zext i1 %and_ln81_889

]]></Node>
<StgValue><ssdm name="zext_ln81_127"/></StgValue>
</operation>

<operation id="6505" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6118 %z_o_259 = add i16 %z_o_258, i16 %zext_ln81_127

]]></Node>
<StgValue><ssdm name="z_o_259"/></StgValue>
</operation>

<operation id="6506" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6122" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:6119 %tmp_1019 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_259, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1019"/></StgValue>
</operation>

<operation id="6507" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6126" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:6123 %tmp_1021 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_254, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1021"/></StgValue>
</operation>

<operation id="6508" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6127" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:6124 %icmp_ln81_509 = icmp_eq  i5 %tmp_1021, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln81_509"/></StgValue>
</operation>

<operation id="6509" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6128" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:6125 %tmp_1022 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_254, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1022"/></StgValue>
</operation>

<operation id="6510" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6129" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:6126 %icmp_ln81_510 = icmp_eq  i6 %tmp_1022, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln81_510"/></StgValue>
</operation>

<operation id="6511" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6130" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:6127 %icmp_ln81_511 = icmp_eq  i6 %tmp_1022, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_511"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="6512" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:6113 %tmp_1017 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_254, i32 25

]]></Node>
<StgValue><ssdm name="tmp_1017"/></StgValue>
</operation>

<operation id="6513" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6120 %xor_ln81_762 = xor i1 %tmp_1019, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_762"/></StgValue>
</operation>

<operation id="6514" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6121 %and_ln81_890 = and i1 %tmp_1017, i1 %xor_ln81_762

]]></Node>
<StgValue><ssdm name="and_ln81_890"/></StgValue>
</operation>

<operation id="6515" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:6122 %tmp_1020 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_254, i32 26

]]></Node>
<StgValue><ssdm name="tmp_1020"/></StgValue>
</operation>

<operation id="6516" st_id="131" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6131" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:6128 %select_ln81_508 = select i1 %and_ln81_890, i1 %icmp_ln81_510, i1 %icmp_ln81_511

]]></Node>
<StgValue><ssdm name="select_ln81_508"/></StgValue>
</operation>

<operation id="6517" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6129 %xor_ln81_763 = xor i1 %tmp_1020, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_763"/></StgValue>
</operation>

<operation id="6518" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6130 %and_ln81_891 = and i1 %icmp_ln81_509, i1 %xor_ln81_763

]]></Node>
<StgValue><ssdm name="and_ln81_891"/></StgValue>
</operation>

<operation id="6519" st_id="131" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6134" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:6131 %select_ln81_509 = select i1 %and_ln81_890, i1 %and_ln81_891, i1 %icmp_ln81_510

]]></Node>
<StgValue><ssdm name="select_ln81_509"/></StgValue>
</operation>

<operation id="6520" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6132 %and_ln81_892 = and i1 %and_ln81_890, i1 %icmp_ln81_510

]]></Node>
<StgValue><ssdm name="and_ln81_892"/></StgValue>
</operation>

<operation id="6521" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6133 %xor_ln81_764 = xor i1 %and_ln81_892, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_764"/></StgValue>
</operation>

<operation id="6522" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6134 %empty_139 = and i1 %tmp_1015, i1 %xor_ln81_764

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="6523" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6135 %xor_ln81_765 = xor i1 %select_ln81_508, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_765"/></StgValue>
</operation>

<operation id="6524" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6136 %or_ln81_382 = or i1 %tmp_1019, i1 %xor_ln81_765

]]></Node>
<StgValue><ssdm name="or_ln81_382"/></StgValue>
</operation>

<operation id="6525" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6137 %xor_ln81_766 = xor i1 %tmp_1015, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_766"/></StgValue>
</operation>

<operation id="6526" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6138 %and_ln81_893 = and i1 %or_ln81_382, i1 %xor_ln81_766

]]></Node>
<StgValue><ssdm name="and_ln81_893"/></StgValue>
</operation>

<operation id="6527" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6139 %and_ln81_894 = and i1 %tmp_1019, i1 %select_ln81_509

]]></Node>
<StgValue><ssdm name="and_ln81_894"/></StgValue>
</operation>

<operation id="6528" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6140 %xor_ln81_767 = xor i1 %and_ln81_894, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln81_767"/></StgValue>
</operation>

<operation id="6529" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6141 %and_ln81_895 = and i1 %empty_139, i1 %xor_ln81_767

]]></Node>
<StgValue><ssdm name="and_ln81_895"/></StgValue>
</operation>

<operation id="6530" st_id="131" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6145" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6142 %select_ln81_510 = select i1 %and_ln81_893, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln81_510"/></StgValue>
</operation>

<operation id="6531" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6143 %or_ln81_383 = or i1 %and_ln81_893, i1 %and_ln81_895

]]></Node>
<StgValue><ssdm name="or_ln81_383"/></StgValue>
</operation>

<operation id="6532" st_id="131" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6147" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:6144 %z_o_260 = select i1 %or_ln81_383, i16 %select_ln81_510, i16 %z_o_259

]]></Node>
<StgValue><ssdm name="z_o_260"/></StgValue>
</operation>

<operation id="6533" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6148" bw="0" op_0_bw="16">
<![CDATA[
entry_ifconv:6145 %ret_ln86 = ret i16 %z_o_260

]]></Node>
<StgValue><ssdm name="ret_ln86"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
