$date
	Sun Apr 14 12:56:24 2024
$end
$version
	QuestaSim Version 2023.2
$end
$timescale
	1ns
$end

$scope module dp_module_tb $end
$var reg 1 ! in_clka $end
$var reg 1 " in_clkb $end
$var reg 1 # in_restart $end
$var reg 1 $ in_set_board $end
$var reg 1 % in_register_inp_flag $end
$var reg 1 & in_dp_check $end
$var reg 1 ' in_won $end
$var reg 1 ( in_try_again_flag $end
$var reg 4 ) in_ridx_a [3:0] $end
$var reg 4 * in_ridx_b [3:0] $end
$var reg 2 + in_difficulty [1:0] $end
$var reg 4 , in_reg_choose [3:0] $end
$var reg 2 - in_value_inp [1:0] $end
$var wire 1 . out_user_board_0 [2] $end
$var wire 1 / out_user_board_0 [1] $end
$var wire 1 0 out_user_board_0 [0] $end
$var wire 1 1 out_user_board_1 [2] $end
$var wire 1 2 out_user_board_1 [1] $end
$var wire 1 3 out_user_board_1 [0] $end
$var wire 1 4 out_user_board_2 [2] $end
$var wire 1 5 out_user_board_2 [1] $end
$var wire 1 6 out_user_board_2 [0] $end
$var wire 1 7 out_user_board_3 [2] $end
$var wire 1 8 out_user_board_3 [1] $end
$var wire 1 9 out_user_board_3 [0] $end
$var wire 1 : out_user_board_4 [2] $end
$var wire 1 ; out_user_board_4 [1] $end
$var wire 1 < out_user_board_4 [0] $end
$var wire 1 = out_user_board_5 [2] $end
$var wire 1 > out_user_board_5 [1] $end
$var wire 1 ? out_user_board_5 [0] $end
$var wire 1 @ out_user_board_6 [2] $end
$var wire 1 A out_user_board_6 [1] $end
$var wire 1 B out_user_board_6 [0] $end
$var wire 1 C out_user_board_7 [2] $end
$var wire 1 D out_user_board_7 [1] $end
$var wire 1 E out_user_board_7 [0] $end
$var wire 1 F out_user_board_8 [2] $end
$var wire 1 G out_user_board_8 [1] $end
$var wire 1 H out_user_board_8 [0] $end
$var wire 1 I out_user_board_9 [2] $end
$var wire 1 J out_user_board_9 [1] $end
$var wire 1 K out_user_board_9 [0] $end
$var wire 1 L out_user_board_10 [2] $end
$var wire 1 M out_user_board_10 [1] $end
$var wire 1 N out_user_board_10 [0] $end
$var wire 1 O out_user_board_11 [2] $end
$var wire 1 P out_user_board_11 [1] $end
$var wire 1 Q out_user_board_11 [0] $end
$var wire 1 R out_user_board_12 [2] $end
$var wire 1 S out_user_board_12 [1] $end
$var wire 1 T out_user_board_12 [0] $end
$var wire 1 U out_user_board_13 [2] $end
$var wire 1 V out_user_board_13 [1] $end
$var wire 1 W out_user_board_13 [0] $end
$var wire 1 X out_user_board_14 [2] $end
$var wire 1 Y out_user_board_14 [1] $end
$var wire 1 Z out_user_board_14 [0] $end
$var wire 1 [ out_user_board_15 [2] $end
$var wire 1 \ out_user_board_15 [1] $end
$var wire 1 ] out_user_board_15 [0] $end
$var wire 1 ^ out_real_board_0 [2] $end
$var wire 1 _ out_real_board_0 [1] $end
$var wire 1 ` out_real_board_0 [0] $end
$var wire 1 a out_real_board_1 [2] $end
$var wire 1 b out_real_board_1 [1] $end
$var wire 1 c out_real_board_1 [0] $end
$var wire 1 d out_real_board_2 [2] $end
$var wire 1 e out_real_board_2 [1] $end
$var wire 1 f out_real_board_2 [0] $end
$var wire 1 g out_real_board_3 [2] $end
$var wire 1 h out_real_board_3 [1] $end
$var wire 1 i out_real_board_3 [0] $end
$var wire 1 j out_real_board_4 [2] $end
$var wire 1 k out_real_board_4 [1] $end
$var wire 1 l out_real_board_4 [0] $end
$var wire 1 m out_real_board_5 [2] $end
$var wire 1 n out_real_board_5 [1] $end
$var wire 1 o out_real_board_5 [0] $end
$var wire 1 p out_real_board_6 [2] $end
$var wire 1 q out_real_board_6 [1] $end
$var wire 1 r out_real_board_6 [0] $end
$var wire 1 s out_real_board_7 [2] $end
$var wire 1 t out_real_board_7 [1] $end
$var wire 1 u out_real_board_7 [0] $end
$var wire 1 v out_real_board_8 [2] $end
$var wire 1 w out_real_board_8 [1] $end
$var wire 1 x out_real_board_8 [0] $end
$var wire 1 y out_real_board_9 [2] $end
$var wire 1 z out_real_board_9 [1] $end
$var wire 1 { out_real_board_9 [0] $end
$var wire 1 | out_real_board_10 [2] $end
$var wire 1 } out_real_board_10 [1] $end
$var wire 1 ~ out_real_board_10 [0] $end
$var wire 1 !! out_real_board_11 [2] $end
$var wire 1 "! out_real_board_11 [1] $end
$var wire 1 #! out_real_board_11 [0] $end
$var wire 1 $! out_real_board_12 [2] $end
$var wire 1 %! out_real_board_12 [1] $end
$var wire 1 &! out_real_board_12 [0] $end
$var wire 1 '! out_real_board_13 [2] $end
$var wire 1 (! out_real_board_13 [1] $end
$var wire 1 )! out_real_board_13 [0] $end
$var wire 1 *! out_real_board_14 [2] $end
$var wire 1 +! out_real_board_14 [1] $end
$var wire 1 ,! out_real_board_14 [0] $end
$var wire 1 -! out_real_board_15 [2] $end
$var wire 1 .! out_real_board_15 [1] $end
$var wire 1 /! out_real_board_15 [0] $end
$var wire 1 0! out_fill_flag [15] $end
$var wire 1 1! out_fill_flag [14] $end
$var wire 1 2! out_fill_flag [13] $end
$var wire 1 3! out_fill_flag [12] $end
$var wire 1 4! out_fill_flag [11] $end
$var wire 1 5! out_fill_flag [10] $end
$var wire 1 6! out_fill_flag [9] $end
$var wire 1 7! out_fill_flag [8] $end
$var wire 1 8! out_fill_flag [7] $end
$var wire 1 9! out_fill_flag [6] $end
$var wire 1 :! out_fill_flag [5] $end
$var wire 1 ;! out_fill_flag [4] $end
$var wire 1 <! out_fill_flag [3] $end
$var wire 1 =! out_fill_flag [2] $end
$var wire 1 >! out_fill_flag [1] $end
$var wire 1 ?! out_fill_flag [0] $end
$var wire 1 @! out_solved $end
$var integer 32 A! j $end
$var wire 1 B! restart_seq [0] $end
$var wire 1 C! restart_seq [1] $end
$var wire 1 D! restart_seq [2] $end
$var wire 1 E! restart_seq [3] $end
$var wire 1 F! restart_seq [4] $end
$var wire 1 G! restart_seq [5] $end
$var wire 1 H! restart_seq [6] $end
$var wire 1 I! restart_seq [7] $end
$var wire 1 J! set_board_seq [0] $end
$var wire 1 K! set_board_seq [1] $end
$var wire 1 L! set_board_seq [2] $end
$var wire 1 M! set_board_seq [3] $end
$var wire 1 N! set_board_seq [4] $end
$var wire 1 O! set_board_seq [5] $end
$var wire 1 P! set_board_seq [6] $end
$var wire 1 Q! set_board_seq [7] $end
$var wire 1 R! difficulty_seq [0] $end
$var wire 1 S! difficulty_seq [1] $end
$var wire 1 T! difficulty_seq [2] $end
$var wire 1 U! difficulty_seq [3] $end
$var wire 1 V! difficulty_seq [4] $end
$var wire 1 W! difficulty_seq [5] $end
$var wire 1 X! difficulty_seq [6] $end
$var wire 1 Y! difficulty_seq [7] $end
$var wire 1 Z! difficulty_seq [8] $end
$var wire 1 [! difficulty_seq [9] $end
$var wire 1 \! difficulty_seq [10] $end
$var wire 1 ]! difficulty_seq [11] $end
$var wire 1 ^! difficulty_seq [12] $end
$var wire 1 _! difficulty_seq [13] $end
$var wire 1 `! register_inp_flag_seq [0] $end
$var wire 1 a! register_inp_flag_seq [1] $end
$var wire 1 b! register_inp_flag_seq [2] $end
$var wire 1 c! register_inp_flag_seq [3] $end
$var wire 1 d! register_inp_flag_seq [4] $end
$var wire 1 e! register_inp_flag_seq [5] $end
$var wire 1 f! register_inp_flag_seq [6] $end
$var wire 1 g! register_inp_flag_seq [7] $end
$var wire 1 h! dp_check_seq [0] $end
$var wire 1 i! dp_check_seq [1] $end
$var wire 1 j! dp_check_seq [2] $end
$var wire 1 k! dp_check_seq [3] $end
$var wire 1 l! dp_check_seq [4] $end
$var wire 1 m! dp_check_seq [5] $end
$var wire 1 n! dp_check_seq [6] $end
$var wire 1 o! dp_check_seq [7] $end
$var wire 1 p! won_seq [0] $end
$var wire 1 q! won_seq [1] $end
$var wire 1 r! won_seq [2] $end
$var wire 1 s! won_seq [3] $end
$var wire 1 t! won_seq [4] $end
$var wire 1 u! won_seq [5] $end
$var wire 1 v! won_seq [6] $end
$var wire 1 w! won_seq [7] $end
$var wire 1 x! try_again_flag_seq [0] $end
$var wire 1 y! try_again_flag_seq [1] $end
$var wire 1 z! try_again_flag_seq [2] $end
$var wire 1 {! try_again_flag_seq [3] $end
$var wire 1 |! try_again_flag_seq [4] $end
$var wire 1 }! try_again_flag_seq [5] $end
$var wire 1 ~! try_again_flag_seq [6] $end
$var wire 1 !" try_again_flag_seq [7] $end
$var wire 1 "" ridx_a_seq [0] $end
$var wire 1 #" ridx_a_seq [1] $end
$var wire 1 $" ridx_a_seq [2] $end
$var wire 1 %" ridx_a_seq [3] $end
$var wire 1 &" ridx_a_seq [4] $end
$var wire 1 '" ridx_a_seq [5] $end
$var wire 1 (" ridx_a_seq [6] $end
$var wire 1 )" ridx_a_seq [7] $end
$var wire 1 *" ridx_a_seq [8] $end
$var wire 1 +" ridx_a_seq [9] $end
$var wire 1 ," ridx_a_seq [10] $end
$var wire 1 -" ridx_a_seq [11] $end
$var wire 1 ." ridx_a_seq [12] $end
$var wire 1 /" ridx_a_seq [13] $end
$var wire 1 0" ridx_a_seq [14] $end
$var wire 1 1" ridx_a_seq [15] $end
$var wire 1 2" ridx_a_seq [16] $end
$var wire 1 3" ridx_a_seq [17] $end
$var wire 1 4" ridx_a_seq [18] $end
$var wire 1 5" ridx_a_seq [19] $end
$var wire 1 6" ridx_a_seq [20] $end
$var wire 1 7" ridx_a_seq [21] $end
$var wire 1 8" ridx_a_seq [22] $end
$var wire 1 9" ridx_a_seq [23] $end
$var wire 1 :" ridx_a_seq [24] $end
$var wire 1 ;" ridx_a_seq [25] $end
$var wire 1 <" ridx_a_seq [26] $end
$var wire 1 =" ridx_a_seq [27] $end
$var wire 1 >" ridx_b_seq [0] $end
$var wire 1 ?" ridx_b_seq [1] $end
$var wire 1 @" ridx_b_seq [2] $end
$var wire 1 A" ridx_b_seq [3] $end
$var wire 1 B" ridx_b_seq [4] $end
$var wire 1 C" ridx_b_seq [5] $end
$var wire 1 D" ridx_b_seq [6] $end
$var wire 1 E" ridx_b_seq [7] $end
$var wire 1 F" ridx_b_seq [8] $end
$var wire 1 G" ridx_b_seq [9] $end
$var wire 1 H" ridx_b_seq [10] $end
$var wire 1 I" ridx_b_seq [11] $end
$var wire 1 J" ridx_b_seq [12] $end
$var wire 1 K" ridx_b_seq [13] $end
$var wire 1 L" ridx_b_seq [14] $end
$var wire 1 M" ridx_b_seq [15] $end
$var wire 1 N" ridx_b_seq [16] $end
$var wire 1 O" ridx_b_seq [17] $end
$var wire 1 P" ridx_b_seq [18] $end
$var wire 1 Q" ridx_b_seq [19] $end
$var wire 1 R" ridx_b_seq [20] $end
$var wire 1 S" ridx_b_seq [21] $end
$var wire 1 T" ridx_b_seq [22] $end
$var wire 1 U" ridx_b_seq [23] $end
$var wire 1 V" ridx_b_seq [24] $end
$var wire 1 W" ridx_b_seq [25] $end
$var wire 1 X" ridx_b_seq [26] $end
$var wire 1 Y" ridx_b_seq [27] $end
$var wire 1 Z" reg_choose_seq [0] $end
$var wire 1 [" reg_choose_seq [1] $end
$var wire 1 \" reg_choose_seq [2] $end
$var wire 1 ]" reg_choose_seq [3] $end
$var wire 1 ^" reg_choose_seq [4] $end
$var wire 1 _" reg_choose_seq [5] $end
$var wire 1 `" reg_choose_seq [6] $end
$var wire 1 a" reg_choose_seq [7] $end
$var wire 1 b" reg_choose_seq [8] $end
$var wire 1 c" reg_choose_seq [9] $end
$var wire 1 d" reg_choose_seq [10] $end
$var wire 1 e" reg_choose_seq [11] $end
$var wire 1 f" reg_choose_seq [12] $end
$var wire 1 g" reg_choose_seq [13] $end
$var wire 1 h" reg_choose_seq [14] $end
$var wire 1 i" reg_choose_seq [15] $end
$var wire 1 j" reg_choose_seq [16] $end
$var wire 1 k" reg_choose_seq [17] $end
$var wire 1 l" reg_choose_seq [18] $end
$var wire 1 m" reg_choose_seq [19] $end
$var wire 1 n" reg_choose_seq [20] $end
$var wire 1 o" reg_choose_seq [21] $end
$var wire 1 p" reg_choose_seq [22] $end
$var wire 1 q" reg_choose_seq [23] $end
$var wire 1 r" reg_choose_seq [24] $end
$var wire 1 s" reg_choose_seq [25] $end
$var wire 1 t" reg_choose_seq [26] $end
$var wire 1 u" reg_choose_seq [27] $end
$var wire 1 v" value_inp_seq [0] $end
$var wire 1 w" value_inp_seq [1] $end
$var wire 1 x" value_inp_seq [2] $end
$var wire 1 y" value_inp_seq [3] $end
$var wire 1 z" value_inp_seq [4] $end
$var wire 1 {" value_inp_seq [5] $end
$var wire 1 |" value_inp_seq [6] $end
$var wire 1 }" value_inp_seq [7] $end
$var wire 1 ~" value_inp_seq [8] $end
$var wire 1 !# value_inp_seq [9] $end
$var wire 1 "# value_inp_seq [10] $end
$var wire 1 ## value_inp_seq [11] $end
$var wire 1 $# value_inp_seq [12] $end
$var wire 1 %# value_inp_seq [13] $end
$var integer 32 &# i $end

$scope module U2 $end
$var wire 1 '# clka $end
$var wire 1 (# clkb $end
$var wire 1 )# restart $end
$var wire 1 *# set_board $end
$var wire 1 +# register_inp_flag $end
$var wire 1 ,# dp_check $end
$var wire 1 -# won $end
$var wire 1 .# try_again_flag $end
$var wire 1 /# ridx_a [3] $end
$var wire 1 0# ridx_a [2] $end
$var wire 1 1# ridx_a [1] $end
$var wire 1 2# ridx_a [0] $end
$var wire 1 3# ridx_b [3] $end
$var wire 1 4# ridx_b [2] $end
$var wire 1 5# ridx_b [1] $end
$var wire 1 6# ridx_b [0] $end
$var wire 1 7# difficulty [1] $end
$var wire 1 8# difficulty [0] $end
$var wire 1 9# reg_choose [3] $end
$var wire 1 :# reg_choose [2] $end
$var wire 1 ;# reg_choose [1] $end
$var wire 1 <# reg_choose [0] $end
$var wire 1 =# value_inp [1] $end
$var wire 1 ># value_inp [0] $end
$var reg 3 ?# user_board_0 [2:0] $end
$var reg 3 @# user_board_1 [2:0] $end
$var reg 3 A# user_board_2 [2:0] $end
$var reg 3 B# user_board_3 [2:0] $end
$var reg 3 C# user_board_4 [2:0] $end
$var reg 3 D# user_board_5 [2:0] $end
$var reg 3 E# user_board_6 [2:0] $end
$var reg 3 F# user_board_7 [2:0] $end
$var reg 3 G# user_board_8 [2:0] $end
$var reg 3 H# user_board_9 [2:0] $end
$var reg 3 I# user_board_10 [2:0] $end
$var reg 3 J# user_board_11 [2:0] $end
$var reg 3 K# user_board_12 [2:0] $end
$var reg 3 L# user_board_13 [2:0] $end
$var reg 3 M# user_board_14 [2:0] $end
$var reg 3 N# user_board_15 [2:0] $end
$var reg 3 O# real_board_0 [2:0] $end
$var reg 3 P# real_board_1 [2:0] $end
$var reg 3 Q# real_board_2 [2:0] $end
$var reg 3 R# real_board_3 [2:0] $end
$var reg 3 S# real_board_4 [2:0] $end
$var reg 3 T# real_board_5 [2:0] $end
$var reg 3 U# real_board_6 [2:0] $end
$var reg 3 V# real_board_7 [2:0] $end
$var reg 3 W# real_board_8 [2:0] $end
$var reg 3 X# real_board_9 [2:0] $end
$var reg 3 Y# real_board_10 [2:0] $end
$var reg 3 Z# real_board_11 [2:0] $end
$var reg 3 [# real_board_12 [2:0] $end
$var reg 3 \# real_board_13 [2:0] $end
$var reg 3 ]# real_board_14 [2:0] $end
$var reg 3 ^# real_board_15 [2:0] $end
$var reg 16 _# fill_flag [15:0] $end
$var reg 1 `# solved $end
$var reg 3 a# A [2:0] $end
$var reg 3 b# B [2:0] $end
$var reg 3 c# inv_A [2:0] $end
$var reg 3 d# inv_B [2:0] $end
$var reg 3 e# temp_user_board_0 [2:0] $end
$var reg 3 f# temp_user_board_1 [2:0] $end
$var reg 3 g# temp_user_board_2 [2:0] $end
$var reg 3 h# temp_user_board_3 [2:0] $end
$var reg 3 i# temp_user_board_4 [2:0] $end
$var reg 3 j# temp_user_board_5 [2:0] $end
$var reg 3 k# temp_user_board_6 [2:0] $end
$var reg 3 l# temp_user_board_7 [2:0] $end
$var reg 3 m# temp_user_board_8 [2:0] $end
$var reg 3 n# temp_user_board_9 [2:0] $end
$var reg 3 o# temp_user_board_10 [2:0] $end
$var reg 3 p# temp_user_board_11 [2:0] $end
$var reg 3 q# temp_user_board_12 [2:0] $end
$var reg 3 r# temp_user_board_13 [2:0] $end
$var reg 3 s# temp_user_board_14 [2:0] $end
$var reg 3 t# temp_user_board_15 [2:0] $end
$var reg 3 u# temp_real_board_0 [2:0] $end
$var reg 3 v# temp_real_board_1 [2:0] $end
$var reg 3 w# temp_real_board_2 [2:0] $end
$var reg 3 x# temp_real_board_3 [2:0] $end
$var reg 3 y# temp_real_board_4 [2:0] $end
$var reg 3 z# temp_real_board_5 [2:0] $end
$var reg 3 {# temp_real_board_6 [2:0] $end
$var reg 3 |# temp_real_board_7 [2:0] $end
$var reg 3 }# temp_real_board_8 [2:0] $end
$var reg 3 ~# temp_real_board_9 [2:0] $end
$var reg 3 !$ temp_real_board_10 [2:0] $end
$var reg 3 "$ temp_real_board_11 [2:0] $end
$var reg 3 #$ temp_real_board_12 [2:0] $end
$var reg 3 $$ temp_real_board_13 [2:0] $end
$var reg 3 %$ temp_real_board_14 [2:0] $end
$var reg 3 &$ temp_real_board_15 [2:0] $end
$var reg 16 '$ temp_fill_flag [15:0] $end
$var reg 1 ($ temp_solved $end
