// Seed: 1321390635
module module_0 (
    input wor id_0,
    input supply0 id_1,
    output supply0 id_2,
    output wire id_3,
    input supply1 id_4,
    input wor id_5,
    input tri0 id_6,
    input uwire id_7,
    output supply1 id_8,
    output supply1 id_9,
    output wire id_10,
    input uwire id_11,
    input uwire id_12
);
  tri id_14 = id_0 == 1;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    input  supply1 id_2
);
  assign id_1 = 1;
  module_0(
      id_2, id_2, id_1, id_0, id_2, id_2, id_2, id_2, id_1, id_1, id_1, id_2, id_2
  );
endmodule
