
ubuntu-preinstalled/gpgsplit:     file format elf32-littlearm


Disassembly of section .init:

00001860 <.init>:
    1860:	push	{r3, lr}
    1864:	bl	2034 <__assert_fail@plt+0x15c>
    1868:	pop	{r3, pc}

Disassembly of section .plt:

0000186c <gcry_xmalloc@plt-0x14>:
    186c:	push	{lr}		; (str lr, [sp, #-4]!)
    1870:	ldr	lr, [pc, #4]	; 187c <gcry_xmalloc@plt-0x4>
    1874:	add	lr, pc, lr
    1878:	ldr	pc, [lr, #8]!
    187c:	andeq	sl, r1, ip, lsr r5

00001880 <gcry_xmalloc@plt>:
    1880:	add	ip, pc, #0, 12
    1884:	add	ip, ip, #106496	; 0x1a000
    1888:	ldr	pc, [ip, #1340]!	; 0x53c

0000188c <raise@plt>:
    188c:			; <UNDEFINED> instruction: 0xe7fd4778
    1890:	add	ip, pc, #0, 12
    1894:	add	ip, ip, #106496	; 0x1a000
    1898:	ldr	pc, [ip, #1328]!	; 0x530

0000189c <gpgrt_funlockfile@plt>:
    189c:			; <UNDEFINED> instruction: 0xe7fd4778
    18a0:	add	ip, pc, #0, 12
    18a4:	add	ip, ip, #106496	; 0x1a000
    18a8:	ldr	pc, [ip, #1316]!	; 0x524

000018ac <gcry_malloc@plt>:
    18ac:	add	ip, pc, #0, 12
    18b0:	add	ip, ip, #106496	; 0x1a000
    18b4:	ldr	pc, [ip, #1308]!	; 0x51c

000018b8 <getpwnam@plt>:
    18b8:	add	ip, pc, #0, 12
    18bc:	add	ip, ip, #106496	; 0x1a000
    18c0:	ldr	pc, [ip, #1300]!	; 0x514

000018c4 <iconv_close@plt>:
    18c4:			; <UNDEFINED> instruction: 0xe7fd4778
    18c8:	add	ip, pc, #0, 12
    18cc:	add	ip, ip, #106496	; 0x1a000
    18d0:	ldr	pc, [ip, #1288]!	; 0x508

000018d4 <iconv@plt>:
    18d4:			; <UNDEFINED> instruction: 0xe7fd4778
    18d8:	add	ip, pc, #0, 12
    18dc:	add	ip, ip, #106496	; 0x1a000
    18e0:	ldr	pc, [ip, #1276]!	; 0x4fc

000018e4 <strcmp@plt>:
    18e4:			; <UNDEFINED> instruction: 0xe7fd4778
    18e8:	add	ip, pc, #0, 12
    18ec:	add	ip, ip, #106496	; 0x1a000
    18f0:	ldr	pc, [ip, #1264]!	; 0x4f0

000018f4 <__cxa_finalize@plt>:
    18f4:	add	ip, pc, #0, 12
    18f8:	add	ip, ip, #106496	; 0x1a000
    18fc:	ldr	pc, [ip, #1256]!	; 0x4e8

00001900 <gpgrt_vfprintf_unlocked@plt>:
    1900:	add	ip, pc, #0, 12
    1904:	add	ip, ip, #106496	; 0x1a000
    1908:	ldr	pc, [ip, #1248]!	; 0x4e0

0000190c <strtol@plt>:
    190c:			; <UNDEFINED> instruction: 0xe7fd4778
    1910:	add	ip, pc, #0, 12
    1914:	add	ip, ip, #106496	; 0x1a000
    1918:	ldr	pc, [ip, #1236]!	; 0x4d4

0000191c <getpwuid@plt>:
    191c:	add	ip, pc, #0, 12
    1920:	add	ip, ip, #106496	; 0x1a000
    1924:	ldr	pc, [ip, #1228]!	; 0x4cc

00001928 <strcspn@plt>:
    1928:	add	ip, pc, #0, 12
    192c:	add	ip, ip, #106496	; 0x1a000
    1930:	ldr	pc, [ip, #1220]!	; 0x4c4

00001934 <setrlimit64@plt>:
    1934:	add	ip, pc, #0, 12
    1938:	add	ip, ip, #106496	; 0x1a000
    193c:	ldr	pc, [ip, #1212]!	; 0x4bc

00001940 <inflate@plt>:
    1940:	add	ip, pc, #0, 12
    1944:	add	ip, ip, #106496	; 0x1a000
    1948:	ldr	pc, [ip, #1204]!	; 0x4b4

0000194c <fflush@plt>:
    194c:			; <UNDEFINED> instruction: 0xe7fd4778
    1950:	add	ip, pc, #0, 12
    1954:	add	ip, ip, #106496	; 0x1a000
    1958:	ldr	pc, [ip, #1192]!	; 0x4a8

0000195c <getuid@plt>:
    195c:	add	ip, pc, #0, 12
    1960:	add	ip, ip, #106496	; 0x1a000
    1964:	ldr	pc, [ip, #1184]!	; 0x4a0

00001968 <sigprocmask@plt>:
    1968:	add	ip, pc, #0, 12
    196c:	add	ip, ip, #106496	; 0x1a000
    1970:	ldr	pc, [ip, #1176]!	; 0x498

00001974 <memmove@plt>:
    1974:			; <UNDEFINED> instruction: 0xe7fd4778
    1978:	add	ip, pc, #0, 12
    197c:	add	ip, ip, #106496	; 0x1a000
    1980:	ldr	pc, [ip, #1164]!	; 0x48c

00001984 <free@plt>:
    1984:	add	ip, pc, #0, 12
    1988:	add	ip, ip, #106496	; 0x1a000
    198c:	ldr	pc, [ip, #1156]!	; 0x484

00001990 <_gpgrt_putc_overflow@plt>:
    1990:	add	ip, pc, #0, 12
    1994:	add	ip, ip, #106496	; 0x1a000
    1998:	ldr	pc, [ip, #1148]!	; 0x47c

0000199c <nanosleep@plt>:
    199c:	add	ip, pc, #0, 12
    19a0:	add	ip, ip, #106496	; 0x1a000
    19a4:	ldr	pc, [ip, #1140]!	; 0x474

000019a8 <ferror@plt>:
    19a8:	add	ip, pc, #0, 12
    19ac:	add	ip, ip, #106496	; 0x1a000
    19b0:	ldr	pc, [ip, #1132]!	; 0x46c

000019b4 <inet_pton@plt>:
    19b4:	add	ip, pc, #0, 12
    19b8:	add	ip, ip, #106496	; 0x1a000
    19bc:	ldr	pc, [ip, #1124]!	; 0x464

000019c0 <memcpy@plt>:
    19c0:	add	ip, pc, #0, 12
    19c4:	add	ip, ip, #106496	; 0x1a000
    19c8:	ldr	pc, [ip, #1116]!	; 0x45c

000019cc <time@plt>:
    19cc:	add	ip, pc, #0, 12
    19d0:	add	ip, ip, #106496	; 0x1a000
    19d4:	ldr	pc, [ip, #1108]!	; 0x454

000019d8 <gcry_free@plt>:
    19d8:			; <UNDEFINED> instruction: 0xe7fd4778
    19dc:	add	ip, pc, #0, 12
    19e0:	add	ip, ip, #106496	; 0x1a000
    19e4:	ldr	pc, [ip, #1096]!	; 0x448

000019e8 <memcmp@plt>:
    19e8:	add	ip, pc, #0, 12
    19ec:	add	ip, ip, #106496	; 0x1a000
    19f0:	ldr	pc, [ip, #1088]!	; 0x440

000019f4 <sleep@plt>:
    19f4:			; <UNDEFINED> instruction: 0xe7fd4778
    19f8:	add	ip, pc, #0, 12
    19fc:	add	ip, ip, #106496	; 0x1a000
    1a00:	ldr	pc, [ip, #1076]!	; 0x434

00001a04 <stpcpy@plt>:
    1a04:	add	ip, pc, #0, 12
    1a08:	add	ip, ip, #106496	; 0x1a000
    1a0c:	ldr	pc, [ip, #1068]!	; 0x42c

00001a10 <dcgettext@plt>:
    1a10:	add	ip, pc, #0, 12
    1a14:	add	ip, ip, #106496	; 0x1a000
    1a18:	ldr	pc, [ip, #1060]!	; 0x424

00001a1c <__stack_chk_fail@plt>:
    1a1c:	add	ip, pc, #0, 12
    1a20:	add	ip, ip, #106496	; 0x1a000
    1a24:	ldr	pc, [ip, #1052]!	; 0x41c

00001a28 <gpgrt_set_alloc_func@plt>:
    1a28:	add	ip, pc, #0, 12
    1a2c:	add	ip, ip, #106496	; 0x1a000
    1a30:	ldr	pc, [ip, #1044]!	; 0x414

00001a34 <getrlimit64@plt>:
    1a34:	add	ip, pc, #0, 12
    1a38:	add	ip, ip, #106496	; 0x1a000
    1a3c:	ldr	pc, [ip, #1036]!	; 0x40c

00001a40 <gpgrt_fflush@plt>:
    1a40:			; <UNDEFINED> instruction: 0xe7fd4778
    1a44:	add	ip, pc, #0, 12
    1a48:	add	ip, ip, #106496	; 0x1a000
    1a4c:	ldr	pc, [ip, #1024]!	; 0x400

00001a50 <dup@plt>:
    1a50:	add	ip, pc, #0, 12
    1a54:	add	ip, ip, #106496	; 0x1a000
    1a58:	ldr	pc, [ip, #1016]!	; 0x3f8

00001a5c <BZ2_bzDecompressInit@plt>:
    1a5c:	add	ip, pc, #0, 12
    1a60:	add	ip, ip, #106496	; 0x1a000
    1a64:	ldr	pc, [ip, #1008]!	; 0x3f0

00001a68 <tmpfile64@plt>:
    1a68:			; <UNDEFINED> instruction: 0xe7fd4778
    1a6c:	add	ip, pc, #0, 12
    1a70:	add	ip, ip, #106496	; 0x1a000
    1a74:	ldr	pc, [ip, #996]!	; 0x3e4

00001a78 <chdir@plt>:
    1a78:			; <UNDEFINED> instruction: 0xe7fd4778
    1a7c:	add	ip, pc, #0, 12
    1a80:	add	ip, ip, #106496	; 0x1a000
    1a84:	ldr	pc, [ip, #984]!	; 0x3d8

00001a88 <BZ2_bzDecompressEnd@plt>:
    1a88:	add	ip, pc, #0, 12
    1a8c:	add	ip, ip, #106496	; 0x1a000
    1a90:	ldr	pc, [ip, #976]!	; 0x3d0

00001a94 <gpgrt_fputs_unlocked@plt>:
    1a94:	add	ip, pc, #0, 12
    1a98:	add	ip, ip, #106496	; 0x1a000
    1a9c:	ldr	pc, [ip, #968]!	; 0x3c8

00001aa0 <sigaction@plt>:
    1aa0:	add	ip, pc, #0, 12
    1aa4:	add	ip, ip, #106496	; 0x1a000
    1aa8:	ldr	pc, [ip, #960]!	; 0x3c0

00001aac <__memcpy_chk@plt>:
    1aac:	add	ip, pc, #0, 12
    1ab0:	add	ip, ip, #106496	; 0x1a000
    1ab4:	ldr	pc, [ip, #952]!	; 0x3b8

00001ab8 <fwrite@plt>:
    1ab8:	add	ip, pc, #0, 12
    1abc:	add	ip, ip, #106496	; 0x1a000
    1ac0:	ldr	pc, [ip, #944]!	; 0x3b0

00001ac4 <gcry_check_version@plt>:
    1ac4:	add	ip, pc, #0, 12
    1ac8:	add	ip, ip, #106496	; 0x1a000
    1acc:	ldr	pc, [ip, #936]!	; 0x3a8

00001ad0 <strcpy@plt>:
    1ad0:	add	ip, pc, #0, 12
    1ad4:	add	ip, ip, #106496	; 0x1a000
    1ad8:	ldr	pc, [ip, #928]!	; 0x3a0

00001adc <gpgrt_flockfile@plt>:
    1adc:	add	ip, pc, #0, 12
    1ae0:	add	ip, ip, #106496	; 0x1a000
    1ae4:	ldr	pc, [ip, #920]!	; 0x398

00001ae8 <gpgrt_fclose@plt>:
    1ae8:	add	ip, pc, #0, 12
    1aec:	add	ip, ip, #106496	; 0x1a000
    1af0:	ldr	pc, [ip, #912]!	; 0x390

00001af4 <gpgrt_setvbuf@plt>:
    1af4:	add	ip, pc, #0, 12
    1af8:	add	ip, ip, #106496	; 0x1a000
    1afc:	ldr	pc, [ip, #904]!	; 0x388

00001b00 <open64@plt>:
    1b00:	add	ip, pc, #0, 12
    1b04:	add	ip, ip, #106496	; 0x1a000
    1b08:	ldr	pc, [ip, #896]!	; 0x380

00001b0c <getenv@plt>:
    1b0c:	add	ip, pc, #0, 12
    1b10:	add	ip, ip, #106496	; 0x1a000
    1b14:	ldr	pc, [ip, #888]!	; 0x378

00001b18 <gcry_malloc_secure@plt>:
    1b18:	add	ip, pc, #0, 12
    1b1c:	add	ip, ip, #106496	; 0x1a000
    1b20:	ldr	pc, [ip, #880]!	; 0x370

00001b24 <malloc@plt>:
    1b24:	add	ip, pc, #0, 12
    1b28:	add	ip, ip, #106496	; 0x1a000
    1b2c:	ldr	pc, [ip, #872]!	; 0x368

00001b30 <iconv_open@plt>:
    1b30:			; <UNDEFINED> instruction: 0xe7fd4778
    1b34:	add	ip, pc, #0, 12
    1b38:	add	ip, ip, #106496	; 0x1a000
    1b3c:	ldr	pc, [ip, #860]!	; 0x35c

00001b40 <__libc_start_main@plt>:
    1b40:	add	ip, pc, #0, 12
    1b44:	add	ip, ip, #106496	; 0x1a000
    1b48:	ldr	pc, [ip, #852]!	; 0x354

00001b4c <strerror@plt>:
    1b4c:	add	ip, pc, #0, 12
    1b50:	add	ip, ip, #106496	; 0x1a000
    1b54:	ldr	pc, [ip, #844]!	; 0x34c

00001b58 <localtime@plt>:
    1b58:	add	ip, pc, #0, 12
    1b5c:	add	ip, ip, #106496	; 0x1a000
    1b60:	ldr	pc, [ip, #836]!	; 0x344

00001b64 <__ctype_tolower_loc@plt>:
    1b64:	add	ip, pc, #0, 12
    1b68:	add	ip, ip, #106496	; 0x1a000
    1b6c:	ldr	pc, [ip, #828]!	; 0x33c

00001b70 <__ctype_toupper_loc@plt>:
    1b70:	add	ip, pc, #0, 12
    1b74:	add	ip, ip, #106496	; 0x1a000
    1b78:	ldr	pc, [ip, #820]!	; 0x334

00001b7c <__gmon_start__@plt>:
    1b7c:	add	ip, pc, #0, 12
    1b80:	add	ip, ip, #106496	; 0x1a000
    1b84:	ldr	pc, [ip, #812]!	; 0x32c

00001b88 <rename@plt>:
    1b88:	add	ip, pc, #0, 12
    1b8c:	add	ip, ip, #106496	; 0x1a000
    1b90:	ldr	pc, [ip, #804]!	; 0x324

00001b94 <__ctype_b_loc@plt>:
    1b94:	add	ip, pc, #0, 12
    1b98:	add	ip, ip, #106496	; 0x1a000
    1b9c:	ldr	pc, [ip, #796]!	; 0x31c

00001ba0 <_gpgrt_get_std_stream@plt>:
    1ba0:	add	ip, pc, #0, 12
    1ba4:	add	ip, ip, #106496	; 0x1a000
    1ba8:	ldr	pc, [ip, #788]!	; 0x314

00001bac <getcwd@plt>:
    1bac:	add	ip, pc, #0, 12
    1bb0:	add	ip, ip, #106496	; 0x1a000
    1bb4:	ldr	pc, [ip, #780]!	; 0x30c

00001bb8 <getpid@plt>:
    1bb8:	add	ip, pc, #0, 12
    1bbc:	add	ip, ip, #106496	; 0x1a000
    1bc0:	ldr	pc, [ip, #772]!	; 0x304

00001bc4 <exit@plt>:
    1bc4:	add	ip, pc, #0, 12
    1bc8:	add	ip, ip, #106496	; 0x1a000
    1bcc:	ldr	pc, [ip, #764]!	; 0x2fc

00001bd0 <feof@plt>:
    1bd0:	add	ip, pc, #0, 12
    1bd4:	add	ip, ip, #106496	; 0x1a000
    1bd8:	ldr	pc, [ip, #756]!	; 0x2f4

00001bdc <gpgrt_fprintf_unlocked@plt>:
    1bdc:	add	ip, pc, #0, 12
    1be0:	add	ip, ip, #106496	; 0x1a000
    1be4:	ldr	pc, [ip, #748]!	; 0x2ec

00001be8 <inflateEnd@plt>:
    1be8:	add	ip, pc, #0, 12
    1bec:	add	ip, ip, #106496	; 0x1a000
    1bf0:	ldr	pc, [ip, #740]!	; 0x2e4

00001bf4 <strtoul@plt>:
    1bf4:	add	ip, pc, #0, 12
    1bf8:	add	ip, ip, #106496	; 0x1a000
    1bfc:	ldr	pc, [ip, #732]!	; 0x2dc

00001c00 <strlen@plt>:
    1c00:	add	ip, pc, #0, 12
    1c04:	add	ip, ip, #106496	; 0x1a000
    1c08:	ldr	pc, [ip, #724]!	; 0x2d4

00001c0c <inotify_init@plt>:
    1c0c:	add	ip, pc, #0, 12
    1c10:	add	ip, ip, #106496	; 0x1a000
    1c14:	ldr	pc, [ip, #716]!	; 0x2cc

00001c18 <strchr@plt>:
    1c18:	add	ip, pc, #0, 12
    1c1c:	add	ip, ip, #106496	; 0x1a000
    1c20:	ldr	pc, [ip, #708]!	; 0x2c4

00001c24 <setenv@plt>:
    1c24:			; <UNDEFINED> instruction: 0xe7fd4778
    1c28:	add	ip, pc, #0, 12
    1c2c:	add	ip, ip, #106496	; 0x1a000
    1c30:	ldr	pc, [ip, #696]!	; 0x2b8

00001c34 <gpg_err_code_from_syserror@plt>:
    1c34:	add	ip, pc, #0, 12
    1c38:	add	ip, ip, #106496	; 0x1a000
    1c3c:	ldr	pc, [ip, #688]!	; 0x2b0

00001c40 <sigfillset@plt>:
    1c40:	add	ip, pc, #0, 12
    1c44:	add	ip, ip, #106496	; 0x1a000
    1c48:	ldr	pc, [ip, #680]!	; 0x2a8

00001c4c <inotify_add_watch@plt>:
    1c4c:	add	ip, pc, #0, 12
    1c50:	add	ip, ip, #106496	; 0x1a000
    1c54:	ldr	pc, [ip, #672]!	; 0x2a0

00001c58 <__errno_location@plt>:
    1c58:	add	ip, pc, #0, 12
    1c5c:	add	ip, ip, #106496	; 0x1a000
    1c60:	ldr	pc, [ip, #664]!	; 0x298

00001c64 <__strcat_chk@plt>:
    1c64:	add	ip, pc, #0, 12
    1c68:	add	ip, ip, #106496	; 0x1a000
    1c6c:	ldr	pc, [ip, #656]!	; 0x290

00001c70 <__sprintf_chk@plt>:
    1c70:	add	ip, pc, #0, 12
    1c74:	add	ip, ip, #106496	; 0x1a000
    1c78:	ldr	pc, [ip, #648]!	; 0x288

00001c7c <__cxa_atexit@plt>:
    1c7c:			; <UNDEFINED> instruction: 0xe7fd4778
    1c80:	add	ip, pc, #0, 12
    1c84:	add	ip, ip, #106496	; 0x1a000
    1c88:	ldr	pc, [ip, #636]!	; 0x27c

00001c8c <mkdir@plt>:
    1c8c:			; <UNDEFINED> instruction: 0xe7fd4778
    1c90:	add	ip, pc, #0, 12
    1c94:	add	ip, ip, #106496	; 0x1a000
    1c98:	ldr	pc, [ip, #624]!	; 0x270

00001c9c <memset@plt>:
    1c9c:	add	ip, pc, #0, 12
    1ca0:	add	ip, ip, #106496	; 0x1a000
    1ca4:	ldr	pc, [ip, #616]!	; 0x268

00001ca8 <gcry_calloc@plt>:
    1ca8:	add	ip, pc, #0, 12
    1cac:	add	ip, ip, #106496	; 0x1a000
    1cb0:	ldr	pc, [ip, #608]!	; 0x260

00001cb4 <strncpy@plt>:
    1cb4:	add	ip, pc, #0, 12
    1cb8:	add	ip, ip, #106496	; 0x1a000
    1cbc:	ldr	pc, [ip, #600]!	; 0x258

00001cc0 <gpgrt_vasprintf@plt>:
    1cc0:	add	ip, pc, #0, 12
    1cc4:	add	ip, ip, #106496	; 0x1a000
    1cc8:	ldr	pc, [ip, #592]!	; 0x250

00001ccc <write@plt>:
    1ccc:	add	ip, pc, #0, 12
    1cd0:	add	ip, ip, #106496	; 0x1a000
    1cd4:	ldr	pc, [ip, #584]!	; 0x248

00001cd8 <BZ2_bzDecompress@plt>:
    1cd8:	add	ip, pc, #0, 12
    1cdc:	add	ip, ip, #106496	; 0x1a000
    1ce0:	ldr	pc, [ip, #576]!	; 0x240

00001ce4 <__fprintf_chk@plt>:
    1ce4:	add	ip, pc, #0, 12
    1ce8:	add	ip, ip, #106496	; 0x1a000
    1cec:	ldr	pc, [ip, #568]!	; 0x238

00001cf0 <gcry_xstrdup@plt>:
    1cf0:			; <UNDEFINED> instruction: 0xe7fd4778
    1cf4:	add	ip, pc, #0, 12
    1cf8:	add	ip, ip, #106496	; 0x1a000
    1cfc:	ldr	pc, [ip, #556]!	; 0x22c

00001d00 <access@plt>:
    1d00:	add	ip, pc, #0, 12
    1d04:	add	ip, ip, #106496	; 0x1a000
    1d08:	ldr	pc, [ip, #548]!	; 0x224

00001d0c <gcry_realloc@plt>:
    1d0c:	add	ip, pc, #0, 12
    1d10:	add	ip, ip, #106496	; 0x1a000
    1d14:	ldr	pc, [ip, #540]!	; 0x21c

00001d18 <fclose@plt>:
    1d18:	add	ip, pc, #0, 12
    1d1c:	add	ip, ip, #106496	; 0x1a000
    1d20:	ldr	pc, [ip, #532]!	; 0x214

00001d24 <gpgrt_fputs@plt>:
    1d24:			; <UNDEFINED> instruction: 0xe7fd4778
    1d28:	add	ip, pc, #0, 12
    1d2c:	add	ip, ip, #106496	; 0x1a000
    1d30:	ldr	pc, [ip, #520]!	; 0x208

00001d34 <gpgrt_snprintf@plt>:
    1d34:	add	ip, pc, #0, 12
    1d38:	add	ip, ip, #106496	; 0x1a000
    1d3c:	ldr	pc, [ip, #512]!	; 0x200

00001d40 <inflateInit_@plt>:
    1d40:	add	ip, pc, #0, 12
    1d44:	add	ip, ip, #106496	; 0x1a000
    1d48:	ldr	pc, [ip, #504]!	; 0x1f8

00001d4c <fcntl64@plt>:
    1d4c:	add	ip, pc, #0, 12
    1d50:	add	ip, ip, #106496	; 0x1a000
    1d54:	ldr	pc, [ip, #496]!	; 0x1f0

00001d58 <gcry_md_hash_buffer@plt>:
    1d58:	add	ip, pc, #0, 12
    1d5c:	add	ip, ip, #106496	; 0x1a000
    1d60:	ldr	pc, [ip, #488]!	; 0x1e8

00001d64 <sigemptyset@plt>:
    1d64:	add	ip, pc, #0, 12
    1d68:	add	ip, ip, #106496	; 0x1a000
    1d6c:	ldr	pc, [ip, #480]!	; 0x1e0

00001d70 <__explicit_bzero_chk@plt>:
    1d70:			; <UNDEFINED> instruction: 0xe7fd4778
    1d74:	add	ip, pc, #0, 12
    1d78:	add	ip, ip, #106496	; 0x1a000
    1d7c:	ldr	pc, [ip, #468]!	; 0x1d4

00001d80 <strrchr@plt>:
    1d80:	add	ip, pc, #0, 12
    1d84:	add	ip, ip, #106496	; 0x1a000
    1d88:	ldr	pc, [ip, #460]!	; 0x1cc

00001d8c <nl_langinfo@plt>:
    1d8c:	add	ip, pc, #0, 12
    1d90:	add	ip, ip, #106496	; 0x1a000
    1d94:	ldr	pc, [ip, #452]!	; 0x1c4

00001d98 <inflateInit2_@plt>:
    1d98:	add	ip, pc, #0, 12
    1d9c:	add	ip, ip, #106496	; 0x1a000
    1da0:	ldr	pc, [ip, #444]!	; 0x1bc

00001da4 <gpg_err_set_errno@plt>:
    1da4:	add	ip, pc, #0, 12
    1da8:	add	ip, ip, #106496	; 0x1a000
    1dac:	ldr	pc, [ip, #436]!	; 0x1b4

00001db0 <gpg_strerror@plt>:
    1db0:	add	ip, pc, #0, 12
    1db4:	add	ip, ip, #106496	; 0x1a000
    1db8:	ldr	pc, [ip, #428]!	; 0x1ac

00001dbc <gpgrt_fopencookie@plt>:
    1dbc:	add	ip, pc, #0, 12
    1dc0:	add	ip, ip, #106496	; 0x1a000
    1dc4:	ldr	pc, [ip, #420]!	; 0x1a4

00001dc8 <putc@plt>:
    1dc8:	add	ip, pc, #0, 12
    1dcc:	add	ip, ip, #106496	; 0x1a000
    1dd0:	ldr	pc, [ip, #412]!	; 0x19c

00001dd4 <getsockname@plt>:
    1dd4:	add	ip, pc, #0, 12
    1dd8:	add	ip, ip, #106496	; 0x1a000
    1ddc:	ldr	pc, [ip, #404]!	; 0x194

00001de0 <gpg_err_init@plt>:
    1de0:	add	ip, pc, #0, 12
    1de4:	add	ip, ip, #106496	; 0x1a000
    1de8:	ldr	pc, [ip, #396]!	; 0x18c

00001dec <remove@plt>:
    1dec:			; <UNDEFINED> instruction: 0xe7fd4778
    1df0:	add	ip, pc, #0, 12
    1df4:	add	ip, ip, #106496	; 0x1a000
    1df8:	ldr	pc, [ip, #384]!	; 0x180

00001dfc <fopen64@plt>:
    1dfc:	add	ip, pc, #0, 12
    1e00:	add	ip, ip, #106496	; 0x1a000
    1e04:	ldr	pc, [ip, #376]!	; 0x178

00001e08 <gcry_create_nonce@plt>:
    1e08:	add	ip, pc, #0, 12
    1e0c:	add	ip, ip, #106496	; 0x1a000
    1e10:	ldr	pc, [ip, #368]!	; 0x170

00001e14 <strpbrk@plt>:
    1e14:	add	ip, pc, #0, 12
    1e18:	add	ip, ip, #106496	; 0x1a000
    1e1c:	ldr	pc, [ip, #360]!	; 0x168

00001e20 <socket@plt>:
    1e20:	add	ip, pc, #0, 12
    1e24:	add	ip, ip, #106496	; 0x1a000
    1e28:	ldr	pc, [ip, #352]!	; 0x160

00001e2c <gpgrt_fprintf@plt>:
    1e2c:	add	ip, pc, #0, 12
    1e30:	add	ip, ip, #106496	; 0x1a000
    1e34:	ldr	pc, [ip, #344]!	; 0x158

00001e38 <chmod@plt>:
    1e38:			; <UNDEFINED> instruction: 0xe7fd4778
    1e3c:	add	ip, pc, #0, 12
    1e40:	add	ip, ip, #106496	; 0x1a000
    1e44:	ldr	pc, [ip, #332]!	; 0x14c

00001e48 <__xstat64@plt>:
    1e48:	add	ip, pc, #0, 12
    1e4c:	add	ip, ip, #106496	; 0x1a000
    1e50:	ldr	pc, [ip, #324]!	; 0x144

00001e54 <isatty@plt>:
    1e54:	add	ip, pc, #0, 12
    1e58:	add	ip, ip, #106496	; 0x1a000
    1e5c:	ldr	pc, [ip, #316]!	; 0x13c

00001e60 <unsetenv@plt>:
    1e60:			; <UNDEFINED> instruction: 0xe7fd4778
    1e64:	add	ip, pc, #0, 12
    1e68:	add	ip, ip, #106496	; 0x1a000
    1e6c:	ldr	pc, [ip, #304]!	; 0x130

00001e70 <fputs@plt>:
    1e70:	add	ip, pc, #0, 12
    1e74:	add	ip, ip, #106496	; 0x1a000
    1e78:	ldr	pc, [ip, #296]!	; 0x128

00001e7c <strncmp@plt>:
    1e7c:	add	ip, pc, #0, 12
    1e80:	add	ip, ip, #106496	; 0x1a000
    1e84:	ldr	pc, [ip, #288]!	; 0x120

00001e88 <abort@plt>:
    1e88:	add	ip, pc, #0, 12
    1e8c:	add	ip, ip, #106496	; 0x1a000
    1e90:	ldr	pc, [ip, #280]!	; 0x118

00001e94 <getc@plt>:
    1e94:	add	ip, pc, #0, 12
    1e98:	add	ip, ip, #106496	; 0x1a000
    1e9c:	ldr	pc, [ip, #272]!	; 0x110

00001ea0 <gpgrt_fileno@plt>:
    1ea0:			; <UNDEFINED> instruction: 0xe7fd4778
    1ea4:	add	ip, pc, #0, 12
    1ea8:	add	ip, ip, #106496	; 0x1a000
    1eac:	ldr	pc, [ip, #260]!	; 0x104

00001eb0 <close@plt>:
    1eb0:	add	ip, pc, #0, 12
    1eb4:	add	ip, ip, #106496	; 0x1a000
    1eb8:	ldr	pc, [ip, #252]!	; 0xfc

00001ebc <gcry_strdup@plt>:
    1ebc:			; <UNDEFINED> instruction: 0xe7fd4778
    1ec0:	add	ip, pc, #0, 12
    1ec4:	add	ip, ip, #106496	; 0x1a000
    1ec8:	ldr	pc, [ip, #240]!	; 0xf0

00001ecc <connect@plt>:
    1ecc:	add	ip, pc, #0, 12
    1ed0:	add	ip, ip, #106496	; 0x1a000
    1ed4:	ldr	pc, [ip, #232]!	; 0xe8

00001ed8 <__assert_fail@plt>:
    1ed8:	add	ip, pc, #0, 12
    1edc:	add	ip, ip, #106496	; 0x1a000
    1ee0:	ldr	pc, [ip, #224]!	; 0xe0

Disassembly of section .text:

00001ee8 <.text>:
    1ee8:	blmi	e147cc <__assert_fail@plt+0xe128f4>
    1eec:	ldrbtmi	fp, [sl], #-1408	; 0xfffffa80
    1ef0:	mrcmi	0, 1, fp, cr7, cr4, {4}
    1ef4:	stcge	15, cr4, [r5, #-220]	; 0xffffff24
    1ef8:	ldrbtmi	r9, [lr], #-3
    1efc:	ldcne	8, cr5, [r4, #-844]!	; 0xfffffcb4
    1f00:	ldrbtmi	r4, [pc], #-2101	; 1f08 <__assert_fail@plt+0x30>
    1f04:	tstls	r3, #1769472	; 0x1b0000
    1f08:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1f0c:	ldrbtmi	r9, [r8], #-258	; 0xfffffefe
    1f10:			; <UNDEFINED> instruction: 0xf0032101
    1f14:	ldmdami	r1!, {r0, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    1f18:			; <UNDEFINED> instruction: 0xf0024478
    1f1c:	blge	1011e8 <__assert_fail@plt+0xff310>
    1f20:	movwls	r2, #20993	; 0x5201
    1f24:	stmib	sp, {r1, r8, r9, fp, sp, pc}^
    1f28:	andcs	r3, r0, #1610612736	; 0x60000000
    1f2c:	ldrmi	r4, [r1], -fp, lsr #12
    1f30:	strls	r4, [r0], #-1552	; 0xfffff9f0
    1f34:			; <UNDEFINED> instruction: 0xf8aef002
    1f38:	bls	26ec20 <__assert_fail@plt+0x26cd48>
    1f3c:	svcvc	0x00faf5b2
    1f40:	stcle	0, cr13, [r8], {21}
    1f44:	andsle	r2, r8, r0, ror sl
    1f48:	tstle	r3, r6, ror sl
    1f4c:	andcs	r4, r1, #36, 22	; 0x9000
    1f50:	tstvs	sl, fp, ror r4
    1f54:	vabd.s8	q15, q8, <illegal reg q12.5>
    1f58:	addmi	r1, sl, #1073741885	; 0x4000003d
    1f5c:			; <UNDEFINED> instruction: 0xf5b2d010
    1f60:	strdle	r7, [r7, -fp]
    1f64:	andcs	r4, r1, #31744	; 0x7c00
    1f68:	sbcsvs	r4, sl, fp, ror r4
    1f6c:	movwcs	lr, #6109	; 0x17dd
    1f70:			; <UNDEFINED> instruction: 0xe7da60bb
    1f74:	movwls	r2, #33538	; 0x8302
    1f78:	blls	2fbedc <__assert_fail@plt+0x2fa004>
    1f7c:			; <UNDEFINED> instruction: 0xe7d46033
    1f80:	andcs	r4, r1, #25600	; 0x6400
    1f84:	cmpvs	sl, fp, ror r4
    1f88:			; <UNDEFINED> instruction: 0xf003e7cf
    1f8c:	stmiblt	r0, {r0, r2, r7, r9, fp, ip, sp, lr, pc}^
    1f90:	orrslt	r9, fp, r3, lsl #22
    1f94:	ldmdavs	r8, {r1, r8, r9, fp, ip, pc}
    1f98:			; <UNDEFINED> instruction: 0xf934f000
    1f9c:	andcc	lr, r2, #3620864	; 0x374000
    1fa0:	movwcc	r3, #18945	; 0x4a01
    1fa4:	movwls	r9, #8707	; 0x2203
    1fa8:	mvnsle	r2, r0, lsl #20
    1fac:			; <UNDEFINED> instruction: 0xf0032000
    1fb0:	stmdacs	r0, {r0, r1, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    1fb4:	andcs	fp, r2, r8, lsl pc
    1fb8:	mcr	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1fbc:			; <UNDEFINED> instruction: 0xf922f000
    1fc0:	strdcs	lr, [r2], -r4
    1fc4:	ldcl	7, cr15, [lr, #1020]!	; 0x3fc
    1fc8:	andeq	r9, r1, r6, asr #29
    1fcc:	andeq	r0, r0, r8, lsl r2
    1fd0:	andeq	sl, r1, sl, lsl #2
    1fd4:	andeq	sl, r1, r2, lsl #4
    1fd8:	andeq	r7, r0, sl, ror #31
    1fdc:	andeq	r0, r0, r1, ror #3
    1fe0:			; <UNDEFINED> instruction: 0x0001a1b4
    1fe4:	muleq	r1, ip, r1
    1fe8:	andeq	sl, r1, r0, lsl #3
    1fec:	bleq	3e130 <__assert_fail@plt+0x3c258>
    1ff0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1ff4:	strbtmi	fp, [sl], -r2, lsl #24
    1ff8:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1ffc:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2000:	ldrmi	sl, [sl], #776	; 0x308
    2004:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2008:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    200c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2010:			; <UNDEFINED> instruction: 0xf85a4b06
    2014:	stmdami	r6, {r0, r1, ip, sp}
    2018:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    201c:	ldc	7, cr15, [r0, #1020]	; 0x3fc
    2020:	svc	0x0032f7ff
    2024:	muleq	r1, r4, sp
    2028:	andeq	r0, r0, ip, lsl #4
    202c:	andeq	r0, r0, ip, lsr #4
    2030:	andeq	r0, r0, r8, lsr r2
    2034:	ldr	r3, [pc, #20]	; 2050 <__assert_fail@plt+0x178>
    2038:	ldr	r2, [pc, #20]	; 2054 <__assert_fail@plt+0x17c>
    203c:	add	r3, pc, r3
    2040:	ldr	r2, [r3, r2]
    2044:	cmp	r2, #0
    2048:	bxeq	lr
    204c:	b	1b7c <__gmon_start__@plt>
    2050:	andeq	r9, r1, r4, ror sp
    2054:	andeq	r0, r0, r4, lsr #4
    2058:	blmi	1d4078 <__assert_fail@plt+0x1d21a0>
    205c:	bmi	1d3244 <__assert_fail@plt+0x1d136c>
    2060:	addmi	r4, r3, #2063597568	; 0x7b000000
    2064:	andle	r4, r3, sl, ror r4
    2068:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    206c:	ldrmi	fp, [r8, -r3, lsl #2]
    2070:	svclt	0x00004770
    2074:	andeq	sl, r1, r4, lsr #1
    2078:	andeq	sl, r1, r0, lsr #1
    207c:	andeq	r9, r1, r0, asr sp
    2080:	andeq	r0, r0, r4, lsl r2
    2084:	stmdbmi	r9, {r3, fp, lr}
    2088:	bmi	253270 <__assert_fail@plt+0x251398>
    208c:	bne	253278 <__assert_fail@plt+0x2513a0>
    2090:	svceq	0x00cb447a
    2094:			; <UNDEFINED> instruction: 0x01a1eb03
    2098:	andle	r1, r3, r9, asr #32
    209c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    20a0:	ldrmi	fp, [r8, -r3, lsl #2]
    20a4:	svclt	0x00004770
    20a8:	andeq	sl, r1, r8, ror r0
    20ac:	andeq	sl, r1, r4, ror r0
    20b0:	andeq	r9, r1, r4, lsr #26
    20b4:	andeq	r0, r0, r0, asr #4
    20b8:	blmi	2af4e0 <__assert_fail@plt+0x2ad608>
    20bc:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    20c0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    20c4:	blmi	270678 <__assert_fail@plt+0x26e7a0>
    20c8:	ldrdlt	r5, [r3, -r3]!
    20cc:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    20d0:			; <UNDEFINED> instruction: 0xf7ff6818
    20d4:			; <UNDEFINED> instruction: 0xf7ffec10
    20d8:	blmi	1c1fdc <__assert_fail@plt+0x1c0104>
    20dc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    20e0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    20e4:	andeq	sl, r1, r2, asr #32
    20e8:	strdeq	r9, [r1], -r4
    20ec:	andeq	r0, r0, r0, lsl r2
    20f0:	andeq	r9, r1, r2, lsr pc
    20f4:	andeq	sl, r1, r2, lsr #32
    20f8:	svclt	0x0000e7c4
    20fc:	stmdacs	r8!, {r0, fp, ip, sp}
    2100:	ldm	pc, {r1, r2, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    2104:	ldrne	pc, [r7, #-0]
    2108:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    210c:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    2110:	strne	r1, [r6, #-1315]!	; 0xfffffadd
    2114:	ldrne	r1, [sp, #-1301]	; 0xfffffaeb
    2118:	ldrne	r1, [r5, #-1312]	; 0xfffffae0
    211c:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    2120:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    2124:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    2128:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    212c:	andseq	r1, sl, r5, lsl r7
    2130:	ldrbmi	r2, [r0, -r0]!
    2134:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    2138:	stmdami	r8, {r4, r5, r6, r8, r9, sl, lr}
    213c:			; <UNDEFINED> instruction: 0x47704478
    2140:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    2144:	stmdami	r7, {r4, r5, r6, r8, r9, sl, lr}
    2148:			; <UNDEFINED> instruction: 0x47704478
    214c:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    2150:	stmdami	r6, {r4, r5, r6, r8, r9, sl, lr}
    2154:			; <UNDEFINED> instruction: 0x47704478
    2158:	andeq	r7, r0, r2, lsr #20
    215c:	andeq	r7, r0, ip, asr #20
    2160:	andeq	r7, r0, r6, ror #19
    2164:	andeq	r7, r0, ip, ror #19
    2168:	andeq	r7, r0, r6, asr #19
    216c:	andeq	r7, r0, r0, lsl #21
    2170:			; <UNDEFINED> instruction: 0x460cb538
    2174:			; <UNDEFINED> instruction: 0xf7ff4605
    2178:	mcrrne	14, 8, lr, r1, cr14
    217c:	andeq	sp, r3, #12
    2180:	eorvs	r4, r3, r8, lsr #12
    2184:	mcr	7, 4, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    2188:	strmi	r1, [r3], -r2, asr #24
    218c:	stmdavs	r2!, {r2, ip, lr, pc}
    2190:	tstmi	r3, #0
    2194:	ldclt	0, cr6, [r8, #-140]!	; 0xffffff74
    2198:	rscscc	pc, pc, pc, asr #32
    219c:	svclt	0x0000bd38
    21a0:	blmi	5949fc <__assert_fail@plt+0x592b24>
    21a4:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
    21a8:	strmi	fp, [ip], -r2, lsl #1
    21ac:			; <UNDEFINED> instruction: 0x460558d3
    21b0:	ldrtmi	r4, [r1], -lr, ror #12
    21b4:	movwls	r6, #6171	; 0x181b
    21b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    21bc:			; <UNDEFINED> instruction: 0xffd8f7ff
    21c0:	blls	30868 <__assert_fail@plt+0x2e990>
    21c4:			; <UNDEFINED> instruction: 0x46284631
    21c8:	eorvs	r0, r3, fp, lsl r4
    21cc:			; <UNDEFINED> instruction: 0xffd0f7ff
    21d0:	stmdavs	r3!, {r3, r5, r6, r8, fp, ip, sp, pc}
    21d4:	tstmi	r3, #0, 20
    21d8:	bmi	25a26c <__assert_fail@plt+0x258394>
    21dc:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    21e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    21e4:	subsmi	r9, sl, r1, lsl #22
    21e8:	andlt	sp, r2, r4, lsl #2
    21ec:			; <UNDEFINED> instruction: 0xf04fbd70
    21f0:	udf	#8975	; 0x230f
    21f4:	ldc	7, cr15, [r2], {255}	; 0xff
    21f8:	andeq	r9, r1, lr, lsl #24
    21fc:	andeq	r0, r0, r8, lsl r2
    2200:	ldrdeq	r9, [r1], -r6
    2204:	svcmi	0x00f0e92d
    2208:	ldccs	8, cr15, [ip], #-892	; 0xfffffc84
    220c:	blhi	bd6c8 <__assert_fail@plt+0xbb7f0>
    2210:	ldccc	8, cr15, [r8], #-892	; 0xfffffc84
    2214:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2218:	ldmdavs	fp, {r0, r1, r5, r7, ip, sp, pc}
    221c:			; <UNDEFINED> instruction: 0xf04f9321
    2220:			; <UNDEFINED> instruction: 0xf8df0300
    2224:	andls	r3, sl, ip, lsr #24
    2228:	movwls	r4, #29819	; 0x747b
    222c:	stmdavc	r3, {r4, r6, r7, r8, ip, sp, pc}
    2230:	andsle	r2, r4, sp, lsr #22
    2234:	ldcne	8, cr15, [ip], {223}	; 0xdf
    2238:	ldrbtmi	r9, [r9], #-2058	; 0xfffff7f6
    223c:	ldcl	7, cr15, [lr, #1020]	; 0x3fc
    2240:	stmiblt	r0, {r0, r2, r9, sl, lr}^
    2244:	stc	7, cr15, [r8, #-1020]	; 0xfffffc04
    2248:			; <UNDEFINED> instruction: 0xf7ff6800
    224c:	stmdbls	sl, {r7, sl, fp, sp, lr, pc}
    2250:			; <UNDEFINED> instruction: 0xf8df4602
    2254:	ldrbtmi	r0, [r8], #-3076	; 0xfffff3fc
    2258:	blx	193e26c <__assert_fail@plt+0x193c394>
    225c:	stmdavc	r3, {r0, r2, r6, r7, sp, lr, pc}^
    2260:	mvnle	r2, r0, lsl #22
    2264:	blcs	ffd405e8 <__assert_fail@plt+0xffd3e710>
    2268:	blcc	ffd405ec <__assert_fail@plt+0xffd3e714>
    226c:	andls	r4, sl, #2046820352	; 0x7a000000
    2270:	ldmpl	r3, {r0, r1, r2, r9, fp, ip, pc}^
    2274:			; <UNDEFINED> instruction: 0xf8df681d
    2278:	ldrbtmi	r3, [fp], #-3052	; 0xfffff414
    227c:			; <UNDEFINED> instruction: 0xf8df9304
    2280:	ldrbtmi	r3, [fp], #-3048	; 0xfffff418
    2284:			; <UNDEFINED> instruction: 0xf8df9305
    2288:	ldrbtmi	r3, [fp], #-3044	; 0xfffff41c
    228c:			; <UNDEFINED> instruction: 0xf8df930b
    2290:	ldrbtmi	r3, [fp], #-3040	; 0xfffff420
    2294:	bcc	fe43dabc <__assert_fail@plt+0xfe43bbe4>
    2298:	strcs	r4, [r0], #-1576	; 0xfffff9d8
    229c:			; <UNDEFINED> instruction: 0xf7ff940c
    22a0:			; <UNDEFINED> instruction: 0xf1b0edfa
    22a4:			; <UNDEFINED> instruction: 0x46813fff
    22a8:	addshi	pc, r5, r0
    22ac:	svceq	0x0080f010
    22b0:			; <UNDEFINED> instruction: 0xf880fa5f
    22b4:	rsbshi	pc, r0, sp, lsl #17
    22b8:	addhi	pc, r7, r0
    22bc:	smlaldeq	pc, r0, r0, r0	; <UNPREDICTABLE>
    22c0:			; <UNDEFINED> instruction: 0xf000d172
    22c4:	vrsubhn.i16	d16, q0, <illegal reg q1.5>
    22c8:	vmlacs.f16	s0, s7, s6	; <UNPREDICTABLE>
    22cc:	addshi	pc, sp, r0
    22d0:	blls	30b2dc <__assert_fail@plt+0x309404>
    22d4:			; <UNDEFINED> instruction: 0xf606fa04
    22d8:	beq	1c7e714 <__assert_fail@plt+0x1c7c83c>
    22dc:	strtmi	r4, [r8], -r6, lsr #8
    22e0:	movwls	r0, #49691	; 0xc21b
    22e4:	ldcl	7, cr15, [r6, #1020]	; 0x3fc
    22e8:			; <UNDEFINED> instruction: 0xf0001c42
    22ec:	strcc	r8, [r1], #-466	; 0xfffffe2e
    22f0:	adcsmi	r9, r4, #12, 22	; 0x3000
    22f4:	bleq	80324 <__assert_fail@plt+0x7e44c>
    22f8:	movweq	lr, #2627	; 0xa43
    22fc:	mvnle	r9, ip, lsl #6
    2300:	movwls	r9, #55812	; 0xda04
    2304:	ldmdavs	r0, {r0, r2, r8, r9, fp, ip, pc}
    2308:	stmdacs	r0, {r2, r3, r4, fp, sp, lr}
    230c:	addshi	pc, r2, r0
    2310:	blcs	1840694 <__assert_fail@plt+0x183e7bc>
    2314:	mvnscc	pc, #1073741826	; 0x40000002
    2318:	ldmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}^
    231c:	subsvs	r3, r1, r1, lsl #2
    2320:	vpadd.i8	d2, d0, d30
    2324:	ldm	pc, {r1, r4, r7, pc}^	; <UNPREDICTABLE>
    2328:	ldrteq	pc, [r6], #19	; <UNPREDICTABLE>
    232c:	andseq	r0, r2, #-1174405120	; 0xba000000
    2330:	andeq	r0, sl, #-536870912	; 0xe0000000
    2334:	andeq	r0, r2, #1610612736	; 0x60000000
    2338:	ldrsheq	r0, [r3, #23]!
    233c:	mvneq	r0, pc, ror #3
    2340:	mvneq	r0, r7, ror #3
    2344:			; <UNDEFINED> instruction: 0x009001df
    2348:	ldrsbeq	r0, [r7, #27]
    234c:	ldrdeq	r0, [pc, #19]	; 2367 <__assert_fail@plt+0x48f>
    2350:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    2354:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    2358:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    235c:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    2360:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    2364:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    2368:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    236c:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    2370:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    2374:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    2378:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    237c:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    2380:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    2384:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    2388:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    238c:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    2390:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    2394:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    2398:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    239c:	umullseq	r0, r0, r0, r0	; <UNPREDICTABLE>
    23a0:			; <UNDEFINED> instruction: 0x01cb0090
    23a4:			; <UNDEFINED> instruction: 0x01c70090
    23a8:			; <UNDEFINED> instruction: 0xf0094628
    23ac:			; <UNDEFINED> instruction: 0xf7ff093f
    23b0:	mcrrne	13, 7, lr, r6, cr2
    23b4:	msrhi	SPSR_fsc, r0
    23b8:			; <UNDEFINED> instruction: 0xf88d28bf
    23bc:	stcle	0, cr0, [lr], #-452	; 0xfffffe3c
    23c0:	strtmi	r4, [r7], -r3, lsl #12
    23c4:	andls	r2, ip, r2, lsl #12
    23c8:			; <UNDEFINED> instruction: 0x4601e79a
    23cc:	beq	fea40750 <__assert_fail@plt+0xfea3e878>
    23d0:			; <UNDEFINED> instruction: 0xf0034478
    23d4:			; <UNDEFINED> instruction: 0xf8dff9a7
    23d8:	bls	1d0e00 <__assert_fail@plt+0x1cef28>
    23dc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    23e0:	andle	r4, r2, fp, lsr #5
    23e4:			; <UNDEFINED> instruction: 0xf7ff4628
    23e8:			; <UNDEFINED> instruction: 0xf8dfec98
    23ec:			; <UNDEFINED> instruction: 0xf8df2a90
    23f0:	ldrbtmi	r3, [sl], #-2652	; 0xfffff5a4
    23f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    23f8:	subsmi	r9, sl, r1, lsr #22
    23fc:	strhi	pc, [pc, #64]!	; 2444 <__assert_fail@plt+0x56c>
    2400:	ldc	0, cr11, [sp], #140	; 0x8c
    2404:	pop	{r1, r8, r9, fp, pc}
    2408:			; <UNDEFINED> instruction: 0xf1b98ff0
    240c:	ldrtmi	r0, [fp], -r8, lsl #30
    2410:			; <UNDEFINED> instruction: 0xf04f970c
    2414:	svclt	0x000c0601
    2418:	strcs	r2, [r2, -r3, lsl #14]
    241c:	ldmcs	pc, {r4, r5, r6, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    2420:	bichi	pc, sp, #64, 6
    2424:			; <UNDEFINED> instruction: 0xf00028ff
    2428:	strmi	r8, [r3], -r2, asr #8
    242c:	strcs	r2, [r1, -r2, lsl #12]
    2430:	strb	r9, [r5, -ip]!
    2434:			; <UNDEFINED> instruction: 0xf7ff4620
    2438:	rsbcc	lr, r4, r4, ror #23
    243c:	b	840440 <__assert_fail@plt+0x83e568>
    2440:	ldmdavs	ip, {r0, r2, r8, r9, fp, ip, pc}
    2444:	andsvs	r9, r8, r4, lsl #22
    2448:			; <UNDEFINED> instruction: 0xf8dfe762
    244c:	ldrbtmi	r3, [fp], #-2612	; 0xfffff5cc
    2450:	movwls	lr, #10701	; 0x29cd
    2454:	rscscc	pc, pc, #79	; 0x4f
    2458:	bcc	a407dc <__assert_fail@plt+0xa3e904>
    245c:	tstcs	r1, r1, lsl #2
    2460:	strls	r4, [r0], #-1147	; 0xfffffb85
    2464:	stc	7, cr15, [r4], {255}	; 0xff
    2468:	bcc	7407ec <__assert_fail@plt+0x73e914>
    246c:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    2470:	mcr	8, 0, r6, cr8, cr10, {6}
    2474:	bcs	8cbc <__assert_fail@plt+0x6de4>
    2478:	orrhi	pc, sp, r0
    247c:	bcc	340800 <__assert_fail@plt+0x33e928>
    2480:	ldmpl	r3, {r0, r1, r2, r9, fp, ip, pc}^
    2484:			; <UNDEFINED> instruction: 0xf8df681c
    2488:	ldrbtmi	r3, [fp], #-2568	; 0xfffff5f8
    248c:			; <UNDEFINED> instruction: 0xb123695b
    2490:	movweq	pc, #8233	; 0x2029	; <UNPREDICTABLE>
    2494:			; <UNDEFINED> instruction: 0xf0002b05
    2498:			; <UNDEFINED> instruction: 0xf8df821c
    249c:	ldrbtmi	r3, [fp], #-2552	; 0xfffff608
    24a0:	blcs	1c714 <__assert_fail@plt+0x1a83c>
    24a4:			; <UNDEFINED> instruction: 0x81a5f040
    24a8:			; <UNDEFINED> instruction: 0xf10dab1c
    24ac:	ldrmi	r0, [lr], #-2417	; 0xfffff68f
    24b0:	and	r4, r1, r0, asr #12
    24b4:	bleq	80520 <__assert_fail@plt+0x7e648>
    24b8:			; <UNDEFINED> instruction: 0xf7ff4621
    24bc:	andcc	lr, r1, r6, lsl #25
    24c0:	adchi	pc, r7, r0
    24c4:	ldrhle	r4, [r5, #81]!	; 0x51
    24c8:	svccs	0x00002600
    24cc:	sbchi	pc, r7, r0
    24d0:	ldmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    24d4:	beq	1cbe910 <__assert_fail@plt+0x1cbca38>
    24d8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    24dc:			; <UNDEFINED> instruction: 0xf0002f01
    24e0:	svccs	0x0002813a
    24e4:			; <UNDEFINED> instruction: 0x81bef000
    24e8:	stmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    24ec:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    24f0:	eorsls	pc, r4, sp, asr #17
    24f4:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    24f8:			; <UNDEFINED> instruction: 0xf0002b00
    24fc:	strtmi	r8, [r8], -r7, lsr #1
    2500:	stcl	7, cr15, [r8], {255}	; 0xff
    2504:	svccc	0x00fff1b0
    2508:			; <UNDEFINED> instruction: 0xf0004682
    250c:	mcrne	0, 2, r8, cr3, cr11, {5}
    2510:	vqdmulh.s<illegal width 8>	d18, d0, d1
    2514:	stmdacs	r3, {r0, r1, r2, r9, pc}
    2518:	strbthi	pc, [r9], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    251c:	eorscs	sl, r0, #14, 28	; 0xe0
    2520:	strbmi	r4, [r8], r9, asr #12
    2524:			; <UNDEFINED> instruction: 0xf7ff4630
    2528:			; <UNDEFINED> instruction: 0xf44febba
    252c:			; <UNDEFINED> instruction: 0xf7ff6000
    2530:	strmi	lr, [r3], r8, lsr #19
    2534:	andpl	pc, r0, pc, asr #8
    2538:	andslt	pc, r8, sp, asr #17
    253c:	stmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2540:			; <UNDEFINED> instruction: 0xf8cd46cb
    2544:			; <UNDEFINED> instruction: 0x4607903c
    2548:	svceq	0x0000f1bb
    254c:	blls	1b6958 <__assert_fail@plt+0x1b4a80>
    2550:	stmdbls	r6, {r1, r2, r3, r8, r9, ip, pc}
    2554:	mvnscc	pc, #-1073741822	; 0xc0000002
    2558:	andvs	pc, r0, #851443712	; 0x32c00000
    255c:	eorhi	pc, r0, sp, asr #17
    2560:	stmdbeq	r3, {r0, r8, r9, fp, sp, lr, pc}
    2564:			; <UNDEFINED> instruction: 0xf04f46b8
    2568:	ldrmi	r0, [r7], -r0, lsl #20
    256c:			; <UNDEFINED> instruction: 0xf7ff4628
    2570:	bl	2bd7c0 <__assert_fail@plt+0x2bb8e8>
    2574:	stfnee	f0, [r3], {11}
    2578:	msrhi	SPSR_x, r0
    257c:	beq	7e9ac <__assert_fail@plt+0x7cad4>
    2580:	svceq	0x0001f809
    2584:	cfldr64le	mvdx4, [r1], #348	; 0x15c
    2588:			; <UNDEFINED> instruction: 0xf8dd4647
    258c:	bl	2a2614 <__assert_fail@plt+0x2a073c>
    2590:	vst4.8	{d16,d18,d20,d22}, [pc], fp
    2594:	mrsls	r5, SP_hyp
    2598:	tstls	r3, #4718592	; 0x480000
    259c:	svceq	0x0000f1b8
    25a0:			; <UNDEFINED> instruction: 0x4642d111
    25a4:	ldrtmi	r4, [r0], -r1, asr #12
    25a8:	b	16405ac <__assert_fail@plt+0x163e6d4>
    25ac:			; <UNDEFINED> instruction: 0xf0402800
    25b0:			; <UNDEFINED> instruction: 0xf8dd842f
    25b4:			; <UNDEFINED> instruction: 0xf5bbb03c
    25b8:			; <UNDEFINED> instruction: 0xf0c06f00
    25bc:	vst4.8	{d24,d26,d28,d30}, [pc :64], r7
    25c0:	ldrls	r5, [r2, -r0, lsl #6]
    25c4:			; <UNDEFINED> instruction: 0x46309313
    25c8:	bl	fe1c05cc <__assert_fail@plt+0xfe1be6f4>
    25cc:	strmi	r2, [r0], r4, lsl #16
    25d0:	msrhi	CPSR_fsc, r0
    25d4:			; <UNDEFINED> instruction: 0xf0331c83
    25d8:			; <UNDEFINED> instruction: 0xf0400302
    25dc:	blls	4e36a4 <__assert_fail@plt+0x4e17cc>
    25e0:	svcpl	0x0000f5b3
    25e4:	rscshi	pc, r6, r0
    25e8:	bcc	ffffea0c <__assert_fail@plt+0xffffcb34>
    25ec:	blls	4fa618 <__assert_fail@plt+0x4f8740>
    25f0:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
    25f4:	stmdbeq	r7, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    25f8:	movwpl	pc, #1475	; 0x5c3	; <UNPREDICTABLE>
    25fc:	vrshl.s8	q10, <illegal reg q5.5>, q0
    2600:	ldrbmi	r8, [r1], r9, ror #1
    2604:			; <UNDEFINED> instruction: 0xf81a4621
    2608:			; <UNDEFINED> instruction: 0xf7ff0f01
    260c:	ldrdcc	lr, [r1], -lr	; <UNPREDICTABLE>
    2610:			; <UNDEFINED> instruction: 0xf7ffd1ed
    2614:	stmdavs	r0, {r1, r5, r8, r9, fp, sp, lr, pc}
    2618:	b	fe64061c <__assert_fail@plt+0xfe63e744>
    261c:	bne	43de84 <__assert_fail@plt+0x43bfac>
    2620:			; <UNDEFINED> instruction: 0xf8df4602
    2624:	ldrbtmi	r0, [r8], #-2168	; 0xfffff788
    2628:			; <UNDEFINED> instruction: 0xf87cf003
    262c:	ldmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2630:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2634:			; <UNDEFINED> instruction: 0xf47f2b00
    2638:	strtmi	sl, [r0], -lr, asr #29
    263c:	bl	1b40640 <__assert_fail@plt+0x1b3e768>
    2640:	strtmi	lr, [r1], -r9, asr #13
    2644:	bl	ff040648 <__assert_fail@plt+0xff03e770>
    2648:	rscle	r3, r2, r1
    264c:			; <UNDEFINED> instruction: 0xf7ff4628
    2650:	mcrrne	12, 2, lr, r2, cr2
    2654:			; <UNDEFINED> instruction: 0x4628d1f5
    2658:	b	feec065c <__assert_fail@plt+0xfeebe784>
    265c:	blls	36eca4 <__assert_fail@plt+0x36cdcc>
    2660:	rsc	fp, r6, #1490944	; 0x16c000
    2664:			; <UNDEFINED> instruction: 0xf7ff4621
    2668:			; <UNDEFINED> instruction: 0x3001ebb0
    266c:	blls	3769b8 <__assert_fail@plt+0x374ae0>
    2670:	movwls	r3, #56065	; 0xdb01
    2674:			; <UNDEFINED> instruction: 0xf0002b00
    2678:			; <UNDEFINED> instruction: 0x462882dc
    267c:	stc	7, cr15, [sl], {255}	; 0xff
    2680:	mvnle	r1, r3, asr #24
    2684:	ldmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2688:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    268c:			; <UNDEFINED> instruction: 0xf0002b00
    2690:	strtmi	r8, [r8], -sl, ror #5
    2694:	stmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2698:			; <UNDEFINED> instruction: 0xf0002800
    269c:			; <UNDEFINED> instruction: 0xf7ff82f2
    26a0:	stmdavs	r0, {r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    26a4:	b	14c06a8 <__assert_fail@plt+0x14be7d0>
    26a8:	strmi	r9, [r2], -sl, lsl #18
    26ac:	ubfxeq	pc, pc, #17, #25
    26b0:			; <UNDEFINED> instruction: 0xf0034478
    26b4:			; <UNDEFINED> instruction: 0xe68ef837
    26b8:	ubfxcc	pc, pc, #17, #17
    26bc:	uxtab16	r4, r7, fp, ror #8
    26c0:	ubfxcc	pc, pc, #17, #13
    26c4:	uxtab16	r4, r3, fp, ror #8
    26c8:	ubfxcc	pc, pc, #17, #9
    26cc:	sxth	r4, fp, ror #8
    26d0:	ubfxcc	pc, pc, #17, #5
    26d4:	sxtah	r4, fp, fp, ror #8
    26d8:	ubfxcc	pc, pc, #17, #1
    26dc:	sxtah	r4, r7, fp, ror #8
    26e0:			; <UNDEFINED> instruction: 0x37dcf8df
    26e4:	sxtah	r4, r3, fp, ror #8
    26e8:			; <UNDEFINED> instruction: 0x37d8f8df
    26ec:	sxtb	r4, fp, ror #8
    26f0:			; <UNDEFINED> instruction: 0x37d4f8df
    26f4:	sxtab	r4, fp, fp, ror #8
    26f8:			; <UNDEFINED> instruction: 0x37d0f8df
    26fc:	sxtab	r4, r7, fp, ror #8
    2700:			; <UNDEFINED> instruction: 0x37ccf8df
    2704:	sxtab	r4, r3, fp, ror #8
    2708:			; <UNDEFINED> instruction: 0x37c8f8df
    270c:			; <UNDEFINED> instruction: 0xe69f447b
    2710:			; <UNDEFINED> instruction: 0x37c4f8df
    2714:			; <UNDEFINED> instruction: 0xe69b447b
    2718:			; <UNDEFINED> instruction: 0x37c0f8df
    271c:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2720:			; <UNDEFINED> instruction: 0xf0002b00
    2724:			; <UNDEFINED> instruction: 0xf8df82c0
    2728:	ldrbtmi	r3, [fp], #-1976	; 0xfffff848
    272c:			; <UNDEFINED> instruction: 0xf8dfe690
    2730:	ldrbtmi	r3, [fp], #-1972	; 0xfffff84c
    2734:			; <UNDEFINED> instruction: 0xf8dfe68c
    2738:	ldrbtmi	r3, [fp], #-1968	; 0xfffff850
    273c:			; <UNDEFINED> instruction: 0xf8dfe688
    2740:	ldrbtmi	r3, [fp], #-1964	; 0xfffff854
    2744:			; <UNDEFINED> instruction: 0xf8dfe684
    2748:	ldrbtmi	r3, [fp], #-1960	; 0xfffff858
    274c:			; <UNDEFINED> instruction: 0xf8dfe680
    2750:	ldrbtmi	r3, [fp], #-1956	; 0xfffff85c
    2754:			; <UNDEFINED> instruction: 0xf1b8e67c
    2758:	rsbsle	r0, r5, r0, lsl #30
    275c:	ldrsbthi	pc, [r4], -sp	; <UNPREDICTABLE>
    2760:	mvneq	pc, #168, 2	; 0x2a
    2764:	vpadd.i8	d2, d0, d14
    2768:			; <UNDEFINED> instruction: 0xf1b88360
    276c:	mcrrle	15, 11, r0, r4, cr15
    2770:	eorshi	pc, r4, sp, asr #17
    2774:			; <UNDEFINED> instruction: 0xf43f2e00
    2778:	svcge	0x001caf72
    277c:	and	r4, r2, lr, lsr r4
    2780:			; <UNDEFINED> instruction: 0xf43f42be
    2784:			; <UNDEFINED> instruction: 0xf817af6c
    2788:	strtmi	r0, [r1], -r1, lsl #22
    278c:	bl	740790 <__assert_fail@plt+0x73e8b8>
    2790:	mvnsle	r3, r1
    2794:	ldmdbvs	fp, {r0, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    2798:			; <UNDEFINED> instruction: 0xf0402b00
    279c:			; <UNDEFINED> instruction: 0xf8df80bd
    27a0:	mrc	7, 0, r1, cr8, cr8, {2}
    27a4:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
    27a8:	bl	a407ac <__assert_fail@plt+0xa3e8d4>
    27ac:	stmdacs	r0, {r2, r9, sl, lr}
    27b0:	mcrge	4, 3, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
    27b4:	b	14407b8 <__assert_fail@plt+0x143e8e0>
    27b8:			; <UNDEFINED> instruction: 0xf7ff6800
    27bc:	vnmla.f16	s28, s17, s16
    27c0:			; <UNDEFINED> instruction: 0x46021a10
    27c4:			; <UNDEFINED> instruction: 0x0734f8df
    27c8:			; <UNDEFINED> instruction: 0xf0024478
    27cc:	andcs	pc, r1, fp, lsr #31
    27d0:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    27d4:	svceq	0x0004f1b8
    27d8:			; <UNDEFINED> instruction: 0xf118bf18
    27dc:	eorle	r0, fp, r2, lsl #30
    27e0:			; <UNDEFINED> instruction: 0xf5b39b0f
    27e4:			; <UNDEFINED> instruction: 0xf4bf6f00
    27e8:	ldrmi	sl, [fp], sl, ror #29
    27ec:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    27f0:	svccs	0x0000e6aa
    27f4:	mcrge	4, 3, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
    27f8:			; <UNDEFINED> instruction: 0xf1b8e7bf
    27fc:	vmaxnm.f32	q8, q8, <illegal reg q7.5>
    2800:			; <UNDEFINED> instruction: 0xf1b8813c
    2804:			; <UNDEFINED> instruction: 0xf0000fff
    2808:	mcrcs	1, 0, r8, cr0, cr10, {3}
    280c:			; <UNDEFINED> instruction: 0x81bdf000
    2810:	bleq	1c3ec4c <__assert_fail@plt+0x1c3cd74>
    2814:	and	r4, r2, lr, asr r4
    2818:			; <UNDEFINED> instruction: 0xf00045b3
    281c:			; <UNDEFINED> instruction: 0xf81b81b6
    2820:	strtmi	r0, [r1], -r1, lsl #22
    2824:	b	ff440828 <__assert_fail@plt+0xff43e950>
    2828:	mvnsle	r3, r1
    282c:	blls	4fc3f8 <__assert_fail@plt+0x4fa520>
    2830:	svcpl	0x0000f5b3
    2834:	mrcge	4, 6, APSR_nzcv, cr8, cr15, {3}
    2838:			; <UNDEFINED> instruction: 0xf7ff4630
    283c:	str	lr, [sl, -r6, lsr #18]
    2840:			; <UNDEFINED> instruction: 0xf8dd4647
    2844:	strt	r8, [r4], r0, lsr #32
    2848:			; <UNDEFINED> instruction: 0xf7ff4628
    284c:			; <UNDEFINED> instruction: 0xf1b0eb24
    2850:			; <UNDEFINED> instruction: 0x46803fff
    2854:	svcge	0x0016f43f
    2858:	ldrtmi	sl, [r3], #-2850	; 0xfffff4de
    285c:			; <UNDEFINED> instruction: 0xf8033601
    2860:	usada8	r2, r8, ip, r0
    2864:	blcs	294a0 <__assert_fail@plt+0x275c8>
    2868:	cmnhi	fp, #64	; 0x40	; <UNPREDICTABLE>
    286c:	strtmi	r4, [r8], -r9, asr #12
    2870:	ldc2l	7, cr15, [lr], #-1020	; 0xfffffc04
    2874:			; <UNDEFINED> instruction: 0xf47f2800
    2878:	bls	3ae494 <__assert_fail@plt+0x3ac5bc>
    287c:	ldrtmi	sl, [r3], #-2850	; 0xfffff4de
    2880:	bleq	1c3ecbc <__assert_fail@plt+0x1c3cde4>
    2884:	beq	4539e4 <__assert_fail@plt+0x451b0c>
    2888:	ldccs	8, cr15, [r7], {3}
    288c:	ldcne	8, cr15, [r8], {3}
    2890:	bleq	80904 <__assert_fail@plt+0x7ea2c>
    2894:			; <UNDEFINED> instruction: 0xf7ff4621
    2898:	mulcc	r1, r8, sl
    289c:	mrcge	4, 5, APSR_nzcv, cr9, cr15, {1}
    28a0:	mvnsle	r4, lr, asr r5
    28a4:	blcs	294e4 <__assert_fail@plt+0x2760c>
    28a8:	mrcge	4, 6, APSR_nzcv, cr9, cr15, {1}
    28ac:	strtmi	lr, [r1], -fp
    28b0:	b	fe2c08b4 <__assert_fail@plt+0xfe2be9dc>
    28b4:			; <UNDEFINED> instruction: 0xf43f3001
    28b8:	blls	3ae370 <__assert_fail@plt+0x3ac498>
    28bc:	movwls	r3, #60161	; 0xeb01
    28c0:			; <UNDEFINED> instruction: 0xf0002b00
    28c4:	strtmi	r8, [r8], -r6, ror #3
    28c8:	b	ff9408cc <__assert_fail@plt+0xff93e9f4>
    28cc:	mvnle	r1, r2, asr #24
    28d0:	stmdals	sp, {r3, r4, r6, r7, r9, sl, sp, lr, pc}
    28d4:	svc	0x00d4f7fe
    28d8:			; <UNDEFINED> instruction: 0xf1b99b0d
    28dc:	svclt	0x000c0f05
    28e0:	beq	1bea24 <__assert_fail@plt+0x1bcb4c>
    28e4:	beq	3bea28 <__assert_fail@plt+0x3bcb50>
    28e8:	blcs	14108 <__assert_fail@plt+0x12230>
    28ec:	mvnshi	pc, r0
    28f0:	ldrtmi	r1, [r9], r7, asr #28
    28f4:			; <UNDEFINED> instruction: 0xf109e00a
    28f8:	bls	343508 <__assert_fail@plt+0x341630>
    28fc:			; <UNDEFINED> instruction: 0xf8891b9b
    2900:	addsmi	r0, sl, #1
    2904:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    2908:	tsthi	r2, r0, asr #4	; <UNPREDICTABLE>
    290c:			; <UNDEFINED> instruction: 0xf7ff4628
    2910:	mcrrne	10, 12, lr, r3, cr2
    2914:	ldrt	sp, [r5], pc, ror #3
    2918:	strbeq	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    291c:			; <UNDEFINED> instruction: 0xf0024478
    2920:	ldr	pc, [ip, -pc, asr #29]!
    2924:	eorscs	sl, r8, #14, 28	; 0xe0
    2928:			; <UNDEFINED> instruction: 0xf8cd4649
    292c:	ldrtmi	r9, [r0], -r0, lsr #32
    2930:	ldmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2934:	andvs	pc, r0, pc, asr #8
    2938:	svc	0x00a2f7fe
    293c:	vst1.8	{d20-d22}, [pc], r2
    2940:	andls	r5, r9, #0
    2944:	svc	0x009cf7fe
    2948:	eorsls	pc, ip, sp, asr #17
    294c:	andsge	pc, r8, sp, asr #17
    2950:			; <UNDEFINED> instruction: 0xf1b94607
    2954:	tstle	r1, r0, lsl #30
    2958:	movwls	r9, #60169	; 0xeb09
    295c:			; <UNDEFINED> instruction: 0xf1099b09
    2960:			; <UNDEFINED> instruction: 0xf5c932ff
    2964:			; <UNDEFINED> instruction: 0xf04f6800
    2968:	bl	c5570 <__assert_fail@plt+0xc3698>
    296c:	strtmi	r0, [r8], -r2, lsl #20
    2970:	b	fe440974 <__assert_fail@plt+0xfe43ea9c>
    2974:	tsteq	r9, fp, lsl #22
    2978:	suble	r1, sp, r3, asr #24
    297c:	bleq	7edb0 <__assert_fail@plt+0x7ced8>
    2980:	svceq	0x0001f80a
    2984:	cfldr64le	mvdx4, [r2], #864	; 0x360
    2988:	tsteq	r9, fp, lsl #22
    298c:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    2990:	blls	2275e0 <__assert_fail@plt+0x225708>
    2994:	ldrls	r9, [r1, -pc, lsl #2]
    2998:	blls	1b102c <__assert_fail@plt+0x1af154>
    299c:	subsle	r2, r1, r1, lsl #22
    29a0:	bne	fe43e208 <__assert_fail@plt+0xfe43c330>
    29a4:			; <UNDEFINED> instruction: 0x46302238
    29a8:	stmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    29ac:			; <UNDEFINED> instruction: 0xf0402800
    29b0:			; <UNDEFINED> instruction: 0xf8dd8234
    29b4:			; <UNDEFINED> instruction: 0xf5b9903c
    29b8:	cmple	fp, #0, 30
    29bc:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    29c0:	tstls	r2, #4456448	; 0x440000
    29c4:	ldrtmi	r2, [r0], -r2, lsl #2
    29c8:	svc	0x00baf7fe
    29cc:	strmi	r2, [r0], r1, lsl #16
    29d0:	andcc	sp, r5, r8, rrx
    29d4:	andcs	fp, r1, r8, lsl pc
    29d8:	svceq	0x0000f1b8
    29dc:			; <UNDEFINED> instruction: 0xf118bf18
    29e0:			; <UNDEFINED> instruction: 0xf0400f05
    29e4:	blls	4a3214 <__assert_fail@plt+0x4a133c>
    29e8:	svcpl	0x0000f5b3
    29ec:			; <UNDEFINED> instruction: 0xf107d036
    29f0:	strd	r3, [r8], -pc	; <UNPREDICTABLE>
    29f4:			; <UNDEFINED> instruction: 0xf1099b12
    29f8:	bl	fea44e08 <__assert_fail@plt+0xfea42f30>
    29fc:			; <UNDEFINED> instruction: 0xf5c30907
    2a00:	strbmi	r5, [fp, #-768]	; 0xfffffd00
    2a04:	ldrbmi	sp, [r1], r6, lsr #18
    2a08:			; <UNDEFINED> instruction: 0xf81a4621
    2a0c:			; <UNDEFINED> instruction: 0xf7ff0f01
    2a10:	ldrdcc	lr, [r1], -ip
    2a14:	ldrb	sp, [ip, #494]!	; 0x1ee
    2a18:	ldrbmi	r9, [r8, #2822]	; 0xb06
    2a1c:	svclt	0x00d4461a
    2a20:	movwcs	r2, #4864	; 0x1300
    2a24:	svclt	0x00182a01
    2a28:	blcs	b630 <__assert_fail@plt+0x9758>
    2a2c:	blls	276cec <__assert_fail@plt+0x274e14>
    2a30:	ldrbpl	r9, [r8], #-1809	; 0xfffff8ef
    2a34:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    2a38:	tstcc	r1, r2, lsl r3
    2a3c:	tstls	pc, r8, lsl #22
    2a40:			; <UNDEFINED> instruction: 0xd1bf2b00
    2a44:	teqcs	r8, #45056	; 0xb000
    2a48:	tsteq	ip, pc, rrx	; <UNPREDICTABLE>
    2a4c:			; <UNDEFINED> instruction: 0xf7ff4630
    2a50:	str	lr, [fp, r4, lsr #19]!
    2a54:	andeq	pc, r5, r8, lsl r1	; <UNPREDICTABLE>
    2a58:	andcs	fp, r1, r8, lsl pc
    2a5c:	svceq	0x0001f1b8
    2a60:	andcs	fp, r0, ip, lsl #30
    2a64:	andeq	pc, r1, r0
    2a68:	blls	3ef670 <__assert_fail@plt+0x3ed798>
    2a6c:	svcvs	0x0000f5b3
    2a70:	ldrmi	sp, [r9], r4, lsr #5
    2a74:	movwls	r2, #33537	; 0x8301
    2a78:			; <UNDEFINED> instruction: 0xf1a8e76b
    2a7c:	strtmi	r0, [r8], -r0, asr #17
    2a80:	movwcs	lr, #35407	; 0x8a4f
    2a84:			; <UNDEFINED> instruction: 0xf7ff930d
    2a88:	mcrrne	10, 0, lr, r7, cr6
    2a8c:	cfldrdge	mvd15, [sl, #252]!	; 0xfc
    2a90:	bge	8a96cc <__assert_fail@plt+0x8a77f4>
    2a94:			; <UNDEFINED> instruction: 0x36014432
    2a98:			; <UNDEFINED> instruction: 0xf80233c0
    2a9c:	ldrmi	r0, [r8], #-3096	; 0xfffff3e8
    2aa0:	strbt	r9, [sl], -sp
    2aa4:			; <UNDEFINED> instruction: 0xf5b39b12
    2aa8:	lslle	r5, r0, #30
    2aac:	ldrbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2ab0:	svcls	0x00072210
    2ab4:			; <UNDEFINED> instruction: 0xf8df2101
    2ab8:			; <UNDEFINED> instruction: 0xf8570450
    2abc:	ldrbtmi	r8, [r8], #-3
    2ac0:	ldrdcc	pc, [r0], -r8
    2ac4:	svc	0x00f8f7fe
    2ac8:	cmnlt	fp, pc, lsl #22
    2acc:	ldrtls	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2ad0:	ldrbtmi	r2, [r9], #1792	; 0x700
    2ad4:	tstcs	r1, lr, lsl #22
    2ad8:	ldrdeq	pc, [r0], -r8
    2adc:	ldclpl	6, cr4, [fp, #296]	; 0x128
    2ae0:			; <UNDEFINED> instruction: 0xf7ff440f
    2ae4:	blls	3fceec <__assert_fail@plt+0x3fb014>
    2ae8:	mvnsle	r4, #-268435447	; 0xf0000009
    2aec:	ldrdne	pc, [r0], -r8
    2af0:			; <UNDEFINED> instruction: 0xf7ff200a
    2af4:	ldrtmi	lr, [r0], -sl, ror #18
    2af8:	ldmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2afc:	stmdbge	sp, {r0, r1, r3, r5, r7, r8, sl, sp, lr, pc}
    2b00:			; <UNDEFINED> instruction: 0xf7ff4628
    2b04:	stmdacs	r0, {r0, r2, r3, r6, r8, r9, fp, ip, sp, lr, pc}
    2b08:	cfldrsge	mvf15, [ip, #508]!	; 0x1fc
    2b0c:	vldmiane	r1!, {s19-s31}
    2b10:	ldrmi	sl, [r9], #-2850	; 0xfffff4de
    2b14:	mrceq	4, 0, r4, cr0, cr3, {1}
    2b18:			; <UNDEFINED> instruction: 0xf8033604
    2b1c:	ldceq	12, cr0, [r0], {24}
    2b20:	ldceq	8, cr15, [r7], {3}
    2b24:			; <UNDEFINED> instruction: 0xf8030a10
    2b28:			; <UNDEFINED> instruction: 0xf8010c16
    2b2c:			; <UNDEFINED> instruction: 0xe6242c18
    2b30:			; <UNDEFINED> instruction: 0xf0002a00
    2b34:	ldmdavc	r3!, {r0, r1, r4, r6, r7, pc}
    2b38:	stmdbcs	r2, {r0, r3, r4, r7, r9, sl, fp, ip}
    2b3c:	sbchi	pc, lr, r0, lsl #4
    2b40:	svclt	0x000c2b04
    2b44:	andcs	r2, r8, r6
    2b48:			; <UNDEFINED> instruction: 0xf0c04282
    2b4c:	bl	1a2e70 <__assert_fail@plt+0x1a0f98>
    2b50:			; <UNDEFINED> instruction: 0xf8190900
    2b54:	blcc	51b60 <__assert_fail@plt+0x4fc88>
    2b58:	vpadd.i8	d2, d0, d3
    2b5c:	ldm	pc, {r0, r1, r2, r3, r4, r5, r7, pc}^	; <UNPREDICTABLE>
    2b60:	sbceq	pc, r4, r3, lsl r0	; <UNPREDICTABLE>
    2b64:	sbceq	r0, r4, r4, asr #1
    2b68:	ldrhteq	r0, [sp], sp
    2b6c:	ldrhteq	r0, [sp], sp
    2b70:	ldrhteq	r0, [sp], sp
    2b74:	ldrhteq	r0, [sp], sp
    2b78:	ldrhteq	r0, [sp], sp
    2b7c:	ldrhteq	r0, [sp], sp
    2b80:	tsteq	r4, r2, lsl r1
    2b84:	ldrhteq	r0, [sp], sp
    2b88:			; <UNDEFINED> instruction: 0xf0080112
    2b8c:	movwcs	r0, #5663	; 0x161f
    2b90:			; <UNDEFINED> instruction: 0xf606fa13
    2b94:			; <UNDEFINED> instruction: 0x960ebf18
    2b98:	ldrb	sp, [r5], -fp, lsl #2
    2b9c:			; <UNDEFINED> instruction: 0xf7ff4621
    2ba0:	andcc	lr, r1, r4, lsl r9
    2ba4:	cfldrsge	mvf15, [r5, #-252]!	; 0xffffff04
    2ba8:	blcc	697e8 <__assert_fail@plt+0x67910>
    2bac:	blcs	277ec <__assert_fail@plt+0x25914>
    2bb0:	strtmi	sp, [r8], -lr, rrx
    2bb4:	stmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2bb8:	mvnle	r1, r1, asr #24
    2bbc:			; <UNDEFINED> instruction: 0xf1a0e562
    2bc0:	strtmi	r0, [r8], -r0, asr #7
    2bc4:	movwls	r0, #49691	; 0xc21b
    2bc8:	stmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2bcc:			; <UNDEFINED> instruction: 0xf43f1c41
    2bd0:	blls	32e158 <__assert_fail@plt+0x32c280>
    2bd4:	strcs	r4, [r3], -r7, lsr #12
    2bd8:	rsbseq	pc, r2, sp, lsl #17
    2bdc:	strmi	r3, [r3], #-960	; 0xfffffc40
    2be0:			; <UNDEFINED> instruction: 0xf7ff930c
    2be4:			; <UNDEFINED> instruction: 0xf1b9bb8d
    2be8:	b	13c6bec <__assert_fail@plt+0x13c4d14>
    2bec:	vhadd.s8	d16, d16, d10
    2bf0:			; <UNDEFINED> instruction: 0xf5b980ce
    2bf4:			; <UNDEFINED> instruction: 0xf0803f80
    2bf8:			; <UNDEFINED> instruction: 0xf04080f2
    2bfc:	strtmi	r0, [r1], -r1, lsl #1
    2c00:	stmia	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c04:			; <UNDEFINED> instruction: 0xf43f3001
    2c08:	b	13ee020 <__assert_fail@plt+0x13ec148>
    2c0c:			; <UNDEFINED> instruction: 0x46212019
    2c10:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c14:			; <UNDEFINED> instruction: 0xf43f3001
    2c18:	blx	17ee010 <__assert_fail@plt+0x17ec138>
    2c1c:	strtmi	pc, [r1], -r9, lsl #1
    2c20:	ldm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c24:			; <UNDEFINED> instruction: 0xf43f3001
    2c28:			; <UNDEFINED> instruction: 0xf1b9acf4
    2c2c:	vpmax.f32	d0, d0, d0
    2c30:	blmi	fede2ebc <__assert_fail@plt+0xfede0fe4>
    2c34:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2c38:			; <UNDEFINED> instruction: 0xf47f2b00
    2c3c:	strtmi	sl, [r0], -sp, lsr #22
    2c40:	stmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c44:			; <UNDEFINED> instruction: 0xf43f2800
    2c48:			; <UNDEFINED> instruction: 0xf7ffab27
    2c4c:	stmdavs	r0, {r1, r2, fp, sp, lr, pc}
    2c50:	svc	0x007cf7fe
    2c54:	bne	43e4bc <__assert_fail@plt+0x43c5e4>
    2c58:	stmiami	lr!, {r1, r9, sl, lr}
    2c5c:			; <UNDEFINED> instruction: 0xf0024478
    2c60:			; <UNDEFINED> instruction: 0xf7fffd61
    2c64:			; <UNDEFINED> instruction: 0xf7febb19
    2c68:			; <UNDEFINED> instruction: 0x4606eff8
    2c6c:	ldmdavs	r4!, {r5, r9, sl, lr}
    2c70:	ldmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c74:	eorsvs	r4, r4, r8, lsr #12
    2c78:	mrc	7, 4, APSR_nzcv, cr6, cr14, {7}
    2c7c:			; <UNDEFINED> instruction: 0xf47f2800
    2c80:	stmiami	r5!, {r1, r2, r3, r8, sl, fp, sp, pc}
    2c84:	ldrbtmi	r9, [r8], #-2314	; 0xfffff6f6
    2c88:	stc2l	0, cr15, [ip, #-8]
    2c8c:	bllt	fe900c90 <__assert_fail@plt+0xfe8fedb8>
    2c90:			; <UNDEFINED> instruction: 0x26004698
    2c94:	blmi	fe87bd24 <__assert_fail@plt+0xfe879e4c>
    2c98:			; <UNDEFINED> instruction: 0xf7ff447b
    2c9c:	blmi	fe831c08 <__assert_fail@plt+0xfe82fd30>
    2ca0:			; <UNDEFINED> instruction: 0xf7ff447b
    2ca4:	blmi	fe7f1c00 <__assert_fail@plt+0xfe7efd28>
    2ca8:			; <UNDEFINED> instruction: 0xf7ff447b
    2cac:	stmdbge	ip, {r0, r4, r6, r7, r8, r9, fp, ip, sp, pc}
    2cb0:			; <UNDEFINED> instruction: 0xf7ff4628
    2cb4:			; <UNDEFINED> instruction: 0x4607fa75
    2cb8:			; <UNDEFINED> instruction: 0xf47f2800
    2cbc:	blls	32e06c <__assert_fail@plt+0x32c194>
    2cc0:			; <UNDEFINED> instruction: 0xf8bd2606
    2cc4:	mrceq	0, 0, r2, cr9, cr0, {1}
    2cc8:			; <UNDEFINED> instruction: 0xf88dba52
    2ccc:	ldceq	0, cr1, [r9], {114}	; 0x72
    2cd0:	rsbscs	pc, r4, sp, lsr #17
    2cd4:	rsbsne	pc, r3, sp, lsl #17
    2cd8:	bllt	4c0cdc <__assert_fail@plt+0x4bee04>
    2cdc:	ldrbtmi	r4, [r8], #-2194	; 0xfffff76e
    2ce0:	stc2	0, cr15, [r0, #-8]!
    2ce4:			; <UNDEFINED> instruction: 0xf7fe2001
    2ce8:	tstcs	r2, lr, ror #30
    2cec:	bcs	4953c <__assert_fail@plt+0x47664>
    2cf0:			; <UNDEFINED> instruction: 0xf8b9d9f4
    2cf4:	bcc	8ecfc <__assert_fail@plt+0x8ce24>
    2cf8:	addslt	fp, fp, #372736	; 0x5b000
    2cfc:	bl	fec8f920 <__assert_fail@plt+0xfec8da48>
    2d00:	b	13c6c54 <__assert_fail@plt+0x13c4d7c>
    2d04:	mvnle	r0, #211	; 0xd3
    2d08:			; <UNDEFINED> instruction: 0xf1003901
    2d0c:	bl	fe88391c <__assert_fail@plt+0xfe881a44>
    2d10:	ldrmi	r0, [r9], #512	; 0x200
    2d14:	bl	fee774c8 <__assert_fail@plt+0xfee755f0>
    2d18:	sbcsle	r0, pc, r6, lsl #18
    2d1c:	svceq	0x0040f018
    2d20:	svcge	0x0061f43f
    2d24:	sbceq	pc, r0, sl, asr #32
    2d28:			; <UNDEFINED> instruction: 0xf7ff4621
    2d2c:	andcc	lr, r1, lr, asr #16
    2d30:	cfstrdge	mvd15, [pc], #-252	; 2c3c <__assert_fail@plt+0xd64>
    2d34:	svceq	0x00bff1b9
    2d38:			; <UNDEFINED> instruction: 0xf5b9d94a
    2d3c:	eorle	r5, pc, #3, 30
    2d40:	stmiaeq	r0, {r0, r3, r5, r7, r8, ip, sp, lr, pc}^
    2d44:	b	13d45d0 <__assert_fail@plt+0x13d26f8>
    2d48:	sbccc	r2, r0, r8, lsl r0
    2d4c:	ldmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d50:			; <UNDEFINED> instruction: 0xf43f3001
    2d54:	blx	17eded4 <__assert_fail@plt+0x17ebffc>
    2d58:	strtmi	pc, [r1], -r8, lsl #1
    2d5c:	ldmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d60:	tstle	r7, r1
    2d64:			; <UNDEFINED> instruction: 0xf108e455
    2d68:	bl	fea04d78 <__assert_fail@plt+0xfea02ea0>
    2d6c:	strbmi	r0, [r1, #2054]	; 0x806
    2d70:	svcge	0x005ff77f
    2d74:			; <UNDEFINED> instruction: 0x462146b8
    2d78:	svceq	0x0001f817
    2d7c:	stmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d80:	mvnsle	r3, r1
    2d84:	tstcs	r3, r5, asr #8
    2d88:			; <UNDEFINED> instruction: 0x2104e7b0
    2d8c:			; <UNDEFINED> instruction: 0xf040e7ae
    2d90:	strtmi	r0, [r1], -r0, lsl #1
    2d94:	ldmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d98:			; <UNDEFINED> instruction: 0xf47f3001
    2d9c:	ldrt	sl, [r8], #-3902	; 0xfffff0c2
    2da0:	rscscs	r4, pc, r1, lsr #12
    2da4:	ldmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2da8:			; <UNDEFINED> instruction: 0xf43f3001
    2dac:	b	13ede7c <__assert_fail@plt+0x13ebfa4>
    2db0:			; <UNDEFINED> instruction: 0x46216019
    2db4:	stmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2db8:			; <UNDEFINED> instruction: 0xf43f3001
    2dbc:	b	13ede6c <__assert_fail@plt+0x13ebf94>
    2dc0:			; <UNDEFINED> instruction: 0x46214019
    2dc4:	stmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2dc8:			; <UNDEFINED> instruction: 0xf47f3001
    2dcc:	strt	sl, [r0], #-3870	; 0xfffff0e2
    2dd0:	strbmi	r4, [r8], -r1, lsr #12
    2dd4:	svc	0x00f8f7fe
    2dd8:	bicle	r3, fp, r1
    2ddc:			; <UNDEFINED> instruction: 0xf040e419
    2de0:	strtmi	r0, [r1], -r2, lsl #1
    2de4:	svc	0x00f0f7fe
    2de8:	mvnle	r3, r1
    2dec:			; <UNDEFINED> instruction: 0x4601e411
    2df0:	ldrbtmi	r4, [r8], #-2126	; 0xfffff7b2
    2df4:	ldc2	0, cr15, [r6], {2}
    2df8:	ldmdbls	r4, {r2, r6, sl, sp, lr, pc}
    2dfc:	stmdami	ip, {r0, r3, r4, r8, ip, sp, pc}^
    2e00:			; <UNDEFINED> instruction: 0xf0024478
    2e04:	stmdami	fp, {r0, r1, r3, r6, r7, sl, fp, ip, sp, lr, pc}^
    2e08:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    2e0c:	stc2l	0, cr15, [r6], {2}
    2e10:	stmdami	r9, {r0, r9, sl, lr}^
    2e14:			; <UNDEFINED> instruction: 0xf0024478
    2e18:	ldmdbls	r4, {r0, r6, r7, sl, fp, ip, sp, lr, pc}
    2e1c:			; <UNDEFINED> instruction: 0xf0002900
    2e20:	stmdami	r6, {r0, r1, r2, r4, r7, pc}^
    2e24:			; <UNDEFINED> instruction: 0xf0024478
    2e28:	blmi	1182114 <__assert_fail@plt+0x118023c>
    2e2c:	rsbscs	pc, r2, #64, 4
    2e30:	stmdami	r5, {r2, r6, r8, fp, lr}^
    2e34:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2e38:			; <UNDEFINED> instruction: 0xf7ff4478
    2e3c:	strmi	lr, [r1], -lr, asr #16
    2e40:	ldrbtmi	r4, [r8], #-2114	; 0xfffff7be
    2e44:	stc2	0, cr15, [sl], #8
    2e48:	andeq	r9, r1, r0, lsr #23
    2e4c:	andeq	r0, r0, r8, lsl r2
    2e50:	andeq	r9, r1, ip, lsl #23
    2e54:			; <UNDEFINED> instruction: 0x00007aba
    2e58:	andeq	r7, r0, r2, lsr #21
    2e5c:	andeq	r7, r0, r0, ror r9
    2e60:	andeq	r0, r0, r8, lsr #4
    2e64:	andeq	r9, r1, sl, lsl #29
    2e68:	andeq	r9, r1, r2, lsl #27
    2e6c:	andeq	r7, r0, sl, lsr fp
    2e70:	andeq	r7, r0, r2, lsr fp
    2e74:	andeq	r9, r1, ip, ror #27
    2e78:	andeq	r7, r0, r0, asr #18
    2e7c:	andeq	r9, r1, r2, asr #19
    2e80:	muleq	r0, r2, r7
    2e84:	andeq	r7, r0, r4, asr #17
    2e88:	muleq	r1, r8, ip
    2e8c:	andeq	r0, r0, r0, lsr r2
    2e90:	andeq	r9, r1, sl, ror ip
    2e94:	andeq	r9, r1, r6, ror #24
    2e98:	andeq	r9, r1, r0, lsl ip
    2e9c:	andeq	r7, r0, lr, ror r8
    2ea0:	ldrdeq	r9, [r1], -r4
    2ea4:	andeq	r9, r1, ip, ror sl
    2ea8:	andeq	r7, r0, ip, lsl #16
    2eac:	strdeq	r7, [r0], -r0
    2eb0:	andeq	r7, r0, r0, asr #11
    2eb4:	ldrdeq	r7, [r0], -ip
    2eb8:	andeq	r7, r0, r4, asr #11
    2ebc:			; <UNDEFINED> instruction: 0x000075b0
    2ec0:	muleq	r0, ip, r5
    2ec4:	andeq	r7, r0, r4, lsl #11
    2ec8:	andeq	r7, r0, r4, ror r5
    2ecc:	andeq	r7, r0, r0, ror #10
    2ed0:	andeq	r7, r0, ip, asr #10
    2ed4:	andeq	r7, r0, ip, lsr r5
    2ed8:	andeq	r7, r0, r8, lsr #10
    2edc:	andeq	r9, r1, r8, ror #19
    2ee0:	andeq	r7, r0, r2, lsl #10
    2ee4:	andeq	r7, r0, sl, ror #9
    2ee8:	ldrdeq	r7, [r0], -r6
    2eec:	andeq	r7, r0, r2, asr #9
    2ef0:	andeq	r7, r0, lr, lsr #9
    2ef4:	muleq	r0, lr, r4
    2ef8:	andeq	r7, r0, r2, lsr #11
    2efc:	andeq	r7, r0, r4, lsl #11
    2f00:	andeq	r7, r0, ip, lsl r4
    2f04:	andeq	r0, r0, ip, lsl r2
    2f08:	andeq	r7, r0, lr, asr r3
    2f0c:	andeq	r7, r0, lr, asr r3
    2f10:	ldrdeq	r9, [r1], -r0
    2f14:	andeq	r7, r0, r0, lsr r2
    2f18:	andeq	r7, r0, lr, asr #4
    2f1c:	andeq	r6, r0, r0, asr pc
    2f20:	andeq	r6, r0, r0, ror #30
    2f24:	andeq	r7, r0, r0, lsl r0
    2f28:	andeq	r7, r0, sl, lsl #1
    2f2c:	andeq	r7, r0, r6, ror r0
    2f30:	andeq	r6, r0, r0, ror #31
    2f34:	strdeq	r6, [r0], -r2
    2f38:	andeq	r7, r0, r4, lsr #32
    2f3c:	andeq	r6, r0, r8, lsr #31
    2f40:	andeq	r7, r0, r4, lsr #3
    2f44:	andeq	r6, r0, sl, asr pc
    2f48:	andeq	r6, r0, r0, ror pc
    2f4c:	andeq	r7, r0, sl
    2f50:	andsle	r1, r3, r2, lsl #26
    2f54:	andle	r3, lr, r6
    2f58:	ldrbtmi	r4, [r9], #-2314	; 0xfffff6f6
    2f5c:			; <UNDEFINED> instruction: 0xf7fee761
    2f60:	blmi	27e4e0 <__assert_fail@plt+0x27c608>
    2f64:	adccs	pc, r5, #64, 4
    2f68:	stmdami	r9, {r3, r8, fp, lr}
    2f6c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2f70:			; <UNDEFINED> instruction: 0xf7fe4478
    2f74:	stmdbmi	r7, {r1, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    2f78:			; <UNDEFINED> instruction: 0xe7524479
    2f7c:	ldrbtmi	r4, [r9], #-2310	; 0xfffff6fa
    2f80:	svclt	0x0000e74f
    2f84:	andeq	r6, r0, sl, lsl #27
    2f88:	andeq	r7, r0, ip, rrx
    2f8c:	andeq	r6, r0, r2, lsr #28
    2f90:	andeq	r6, r0, ip, asr #28
    2f94:	andeq	r6, r0, ip, asr #26
    2f98:	andeq	r6, r0, sl, asr sp
    2f9c:			; <UNDEFINED> instruction: 0x4604b570
    2fa0:			; <UNDEFINED> instruction: 0xf4106880
    2fa4:	tstle	r1, r0, lsl #6
    2fa8:	vst2.8	{d22-d23}, [r0 :128], r2
    2fac:	mvnvs	r4, r0
    2fb0:	stmib	r4, {r5, r7, sp, lr}^
    2fb4:	rscvs	r3, r3, r8, lsl #6
    2fb8:	stmib	r4, {r1, r4, fp, sp, lr}^
    2fbc:	bcs	fbec <__assert_fail@plt+0xdd14>
    2fc0:	movwcc	lr, #51652	; 0xc9c4
    2fc4:	movwcs	sp, #2939	; 0xb7b
    2fc8:	ldflte	f6, [r0, #-652]!	; 0xfffffd74
    2fcc:	blcs	1d360 <__assert_fail@plt+0x1b488>
    2fd0:	stmdbvs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
    2fd4:	mvnlt	r4, lr, lsl #12
    2fd8:			; <UNDEFINED> instruction: 0x46151d99
    2fdc:	andeq	pc, r5, #79	; 0x4f
    2fe0:	ldclne	0, cr13, [r8, #-232]	; 0xffffff18
    2fe4:	ldcne	0, cr13, [r9, #-308]	; 0xfffffecc
    2fe8:	ldclne	0, cr13, [r8], {82}	; 0x52
    2fec:			; <UNDEFINED> instruction: 0xf113d06e
    2ff0:	rsbsle	r0, fp, ip, lsl #30
    2ff4:			; <UNDEFINED> instruction: 0xf0001dd9
    2ff8:			; <UNDEFINED> instruction: 0xf1138089
    2ffc:			; <UNDEFINED> instruction: 0xf0000f0a
    3000:	movwcc	r8, #45205	; 0xb095
    3004:	ldmdbmi	fp, {r0, r1, r3, r6, ip, lr, pc}^
    3008:	ldrbtmi	r2, [r9], #-0
    300c:	stc	7, cr15, [r0, #-1016]	; 0xfffffc08
    3010:	eor	r4, r7, r3, lsl #12
    3014:	vstrcs	s12, [r0, #-660]	; 0xfffffd6c
    3018:	ldclne	0, cr13, [lr], {85}	; 0x55
    301c:	andeq	pc, r5, #79	; 0x4f
    3020:			; <UNDEFINED> instruction: 0xf113d05b
    3024:	rsble	r0, r8, ip, lsl #30
    3028:			; <UNDEFINED> instruction: 0xd0761d98
    302c:			; <UNDEFINED> instruction: 0xf0001dd9
    3030:			; <UNDEFINED> instruction: 0xf1138084
    3034:	eorsle	r0, r9, r8, lsl #30
    3038:	svceq	0x0009f113
    303c:	addshi	pc, r1, r0
    3040:			; <UNDEFINED> instruction: 0xf000330b
    3044:	stmdbmi	ip, {r0, r1, r7, pc}^
    3048:	ldrbtmi	r2, [r9], #-0
    304c:	stcl	7, cr15, [r0], #1016	; 0x3f8
    3050:			; <UNDEFINED> instruction: 0xf0024629
    3054:	and	pc, fp, r7, ror #22
    3058:	andcs	r4, r0, r8, asr #18
    305c:			; <UNDEFINED> instruction: 0xf7fe4479
    3060:			; <UNDEFINED> instruction: 0x4603ecd8
    3064:	ldrtmi	r4, [r1], -r6, asr #16
    3068:	ldrbtmi	r6, [r8], #-2090	; 0xfffff7d6
    306c:	blx	16bf07e <__assert_fail@plt+0x16bd1a6>
    3070:	blcs	5d404 <__assert_fail@plt+0x5b52c>
    3074:	movwcs	fp, #3844	; 0xf04
    3078:	adcle	r6, r4, r3, ror #1
    307c:			; <UNDEFINED> instruction: 0xf7fe2002
    3080:	stmdbmi	r0, {r1, r5, r7, r8, sl, fp, sp, lr, pc}^
    3084:	ldrbtmi	r2, [r9], #-0
    3088:	stcl	7, cr15, [r2], {254}	; 0xfe
    308c:	strb	r4, [r9, r3, lsl #12]!
    3090:	andcs	r4, r0, sp, lsr r9
    3094:			; <UNDEFINED> instruction: 0xf7fe4479
    3098:			; <UNDEFINED> instruction: 0x4603ecbc
    309c:	ldmdbmi	fp!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    30a0:	ldrbtmi	r2, [r9], #-0
    30a4:	ldc	7, cr15, [r4], #1016	; 0x3f8
    30a8:	ldrb	r4, [fp, r3, lsl #12]
    30ac:	andcs	r4, r0, r8, lsr r9
    30b0:			; <UNDEFINED> instruction: 0xf7fe4479
    30b4:	strtmi	lr, [r9], -lr, lsr #25
    30b8:	blx	d3f0ca <__assert_fail@plt+0xd3d1f2>
    30bc:	ldmdami	r5!, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    30c0:			; <UNDEFINED> instruction: 0xf0024478
    30c4:	fldmdbxmi	r4!, {d15-d96}	;@ Deprecated
    30c8:			; <UNDEFINED> instruction: 0xe7a6447d
    30cc:	andcs	r4, r0, r3, lsr r9
    30d0:			; <UNDEFINED> instruction: 0xf7fe4479
    30d4:			; <UNDEFINED> instruction: 0x4603ec9e
    30d8:	ldmdbmi	r1!, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
    30dc:	ldrbtmi	r2, [r9], #-0
    30e0:	ldc	7, cr15, [r6], {254}	; 0xfe
    30e4:			; <UNDEFINED> instruction: 0xf0024629
    30e8:	bfi	pc, sp, (invalid: 22:1)	; <UNPREDICTABLE>
    30ec:	andcs	r4, r0, sp, lsr #18
    30f0:			; <UNDEFINED> instruction: 0xf7fe4479
    30f4:	strmi	lr, [r3], -lr, lsl #25
    30f8:	stmdbmi	fp!, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    30fc:	ldrbtmi	r2, [r9], #-0
    3100:	stc	7, cr15, [r6], {254}	; 0xfe
    3104:			; <UNDEFINED> instruction: 0xf0024629
    3108:	ldr	pc, [r1, sp, lsl #22]!
    310c:	andcs	r4, r0, r7, lsr #18
    3110:			; <UNDEFINED> instruction: 0xf7fe4479
    3114:			; <UNDEFINED> instruction: 0x4603ec7e
    3118:	stmdbmi	r5!, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
    311c:	ldrbtmi	r2, [r9], #-0
    3120:	ldcl	7, cr15, [r6], #-1016	; 0xfffffc08
    3124:			; <UNDEFINED> instruction: 0xf0024629
    3128:			; <UNDEFINED> instruction: 0xe7a1fafd
    312c:	andcs	r4, r0, r1, lsr #18
    3130:			; <UNDEFINED> instruction: 0xf7fe4479
    3134:	strmi	lr, [r3], -lr, ror #24
    3138:	ldmdbmi	pc, {r2, r4, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    313c:	ldrbtmi	r2, [r9], #-0
    3140:	stcl	7, cr15, [r6], #-1016	; 0xfffffc08
    3144:			; <UNDEFINED> instruction: 0xf0024629
    3148:	ldr	pc, [r1, sp, ror #21]
    314c:	andcs	r4, r0, fp, lsl r9
    3150:			; <UNDEFINED> instruction: 0xf7fe4479
    3154:			; <UNDEFINED> instruction: 0x4601ec5e
    3158:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    315c:	blx	ff8bf16c <__assert_fail@plt+0xff8bd294>
    3160:	ldmdbmi	r8, {r1, r2, r7, r8, r9, sl, sp, lr, pc}
    3164:	ldrbtmi	r2, [r9], #-0
    3168:	mrrc	7, 15, pc, r2, cr14	; <UNPREDICTABLE>
    316c:			; <UNDEFINED> instruction: 0xf0024629
    3170:			; <UNDEFINED> instruction: 0xe77dfad9
    3174:	strheq	r7, [r0], -r6
    3178:	andeq	r7, r0, sl, ror r1
    317c:	ldrdeq	r6, [r0], -r8
    3180:	andeq	r7, r0, r6, rrx
    3184:	andeq	r6, r0, r6, asr #31
    3188:	andeq	r6, r0, r4, asr #31
    318c:	andeq	r6, r0, r6, lsr ip
    3190:	andeq	r7, r0, r4, asr #1
    3194:	andeq	r6, r0, r4, asr pc
    3198:	andeq	r6, r0, r4, asr #30
    319c:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    31a0:	strdeq	r6, [r0], -lr
    31a4:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    31a8:	andeq	r7, r0, r6
    31ac:	andeq	r6, r0, r4, lsl #31
    31b0:	andeq	r7, r0, lr
    31b4:	andeq	r6, r0, r4, ror pc
    31b8:	andeq	r7, r0, sl, lsl r0
    31bc:	andeq	r7, r0, r4, rrx
    31c0:	andeq	r6, r0, r6, ror sp
    31c4:	andeq	r7, r0, lr, lsr #32
    31c8:	svceq	0x0010f011
    31cc:	tsteq	r7, r1	; <UNPREDICTABLE>
    31d0:	mvnsmi	lr, sp, lsr #18
    31d4:	smladcs	r0, r4, pc, fp	; <UNPREDICTABLE>
    31d8:	stmdbcs	r3, {r1, r3, r8, r9, sl, sp}
    31dc:	ldrmi	r4, [r4], -r6, lsl #12
    31e0:	andle	r6, r8, r1, asr #2
    31e4:	andsle	r2, fp, r4, lsl #18
    31e8:	svclt	0x001c2901
    31ec:	andcs	r6, r1, r2, lsl #3
    31f0:	pop	{r0, ip, lr, pc}
    31f4:			; <UNDEFINED> instruction: 0xf7fe81f0
    31f8:	tstcs	r0, r0, lsr sp
    31fc:			; <UNDEFINED> instruction: 0x4605463a
    3200:	eorvs	r4, r9, r0, lsr #12
    3204:	bl	fe141204 <__assert_fail@plt+0xfe13f32c>
    3208:	movwmi	pc, #256	; 0x100	; <UNPREDICTABLE>
    320c:	movwcc	r3, #15105	; 0x3b01
    3210:	stmdavs	fp!, {r1, r8, fp, ip, lr, pc}
    3214:	eorle	r2, r9, r2, lsr #22
    3218:			; <UNDEFINED> instruction: 0x200061b0
    321c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3220:			; <UNDEFINED> instruction: 0x06297815
    3224:			; <UNDEFINED> instruction: 0xf7fed40b
    3228:	stmdavs	r1, {r1, r2, r4, r5, r7, sl, fp, sp, lr, pc}
    322c:			; <UNDEFINED> instruction: 0xf814e003
    3230:	strteq	r5, [sl], -r1, lsl #30
    3234:			; <UNDEFINED> instruction: 0xf831d403
    3238:	ldreq	r3, [fp], #21
    323c:	cfstrscs	mvf13, [sp, #-988]!	; 0xfffffc24
    3240:			; <UNDEFINED> instruction: 0xf7fed01a
    3244:	strcs	lr, [r0, #-3338]	; 0xfffff2f6
    3248:			; <UNDEFINED> instruction: 0x4629463a
    324c:	strtmi	r4, [r0], -r0, lsl #13
    3250:	andpl	pc, r0, r8, asr #17
    3254:	stcl	7, cr15, [lr], {254}	; 0xfe
    3258:			; <UNDEFINED> instruction: 0x300161b0
    325c:	strtmi	sp, [r8], -r2
    3260:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3264:	ldrdcc	pc, [r0], -r8
    3268:	mvnsle	r2, r2, lsr #22
    326c:	movweq	pc, #45167	; 0xb06f	; <UNPREDICTABLE>
    3270:	rscscc	pc, pc, pc, asr #32
    3274:			; <UNDEFINED> instruction: 0xe7bc6133
    3278:			; <UNDEFINED> instruction: 0xf06f2200
    327c:			; <UNDEFINED> instruction: 0xf04f030b
    3280:	ldrshvs	r3, [r2, pc]!
    3284:	pop	{r0, r1, r4, r5, r8, sp, lr}
    3288:	svclt	0x000081f0
    328c:	bmi	9702cc <__assert_fail@plt+0x96e3f4>
    3290:	ldrbmi	lr, [r0, sp, lsr #18]!
    3294:	blmi	92f4a8 <__assert_fail@plt+0x92d5d0>
    3298:	cfstrsls	mvf4, [fp], {122}	; 0x7a
    329c:	ldrdge	pc, [ip], pc	; <UNPREDICTABLE>
    32a0:	ldrbtmi	r5, [sl], #2259	; 0x8d3
    32a4:	ldmdavs	fp, {r1, r2, r5, r9, sl, lr}
    32a8:			; <UNDEFINED> instruction: 0xf04f9301
    32ac:	tstlt	ip, #0, 6
    32b0:	svcmi	0x001fab0c
    32b4:	stmdbeq	r1, {r8, ip, sp, lr, pc}
    32b8:	ldrbtmi	r4, [pc], #-1664	; 32c0 <__assert_fail@plt+0x13e8>
    32bc:	ldrmi	r2, [sp], -r0, lsl #12
    32c0:	and	r9, fp, r0, lsl #6
    32c4:	strbmi	r4, [r8], -r1, lsr #12
    32c8:			; <UNDEFINED> instruction: 0x46204798
    32cc:			; <UNDEFINED> instruction: 0xf7fe3504
    32d0:	strls	lr, [r0, #-3224]	; 0xfffff368
    32d4:	stcmi	8, cr15, [r4], {85}	; 0x55
    32d8:	cmnlt	ip, r6, lsl #8
    32dc:	blcs	1d3d0 <__assert_fail@plt+0x1b4f8>
    32e0:			; <UNDEFINED> instruction: 0xf1b8d1f0
    32e4:	andsle	r0, r5, r0, lsl #30
    32e8:			; <UNDEFINED> instruction: 0xf85a4b12
    32ec:	ldmdavs	r9, {r0, r1, ip, sp}
    32f0:			; <UNDEFINED> instruction: 0xf7fe4620
    32f4:			; <UNDEFINED> instruction: 0xe7e8edbe
    32f8:	blmi	2d5b3c <__assert_fail@plt+0x2d3c64>
    32fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3300:	blls	5d370 <__assert_fail@plt+0x5b498>
    3304:	qaddle	r4, sl, sl
    3308:	andlt	r4, r3, r0, lsr r6
    330c:			; <UNDEFINED> instruction: 0x47f0e8bd
    3310:	ldrbmi	fp, [r0, -r3]!
    3314:			; <UNDEFINED> instruction: 0xf85a4b09
    3318:	ldmdavs	r9, {r0, r1, ip, sp}
    331c:			; <UNDEFINED> instruction: 0xf7fee7e8
    3320:	svclt	0x0000eb7e
    3324:	andeq	r8, r1, ip, lsl fp
    3328:	andeq	r0, r0, r8, lsl r2
    332c:	andeq	r8, r1, r2, lsl fp
    3330:	andeq	r8, r1, r2, ror #28
    3334:	andeq	r0, r0, ip, lsl r2
    3338:			; <UNDEFINED> instruction: 0x00018ab8
    333c:	andeq	r0, r0, r0, lsr r2
    3340:	bmi	295f6c <__assert_fail@plt+0x294094>
    3344:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    3348:	tstlt	r3, fp, lsl r8
    334c:	tstcs	r0, r1
    3350:	stmdblt	r0!, {r3, r4, r8, r9, sl, lr}
    3354:	ldmpl	r3, {r1, r2, r8, r9, fp, lr}^
    3358:			; <UNDEFINED> instruction: 0xf7fe6818
    335c:	blmi	171f40 <__assert_fail@plt+0x170068>
    3360:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    3364:	blt	ffcc1364 <__assert_fail@plt+0xffcbf48c>
    3368:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    336c:	andeq	r8, r1, lr, ror #20
    3370:	andeq	r0, r0, r0, lsr r2
    3374:	andeq	r0, r0, ip, lsl r2
    3378:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    337c:			; <UNDEFINED> instruction: 0x47706018
    3380:	andeq	r8, r1, r2, lsr #27
    3384:	ldrlt	r4, [r0, #-2844]	; 0xfffff4e4
    3388:			; <UNDEFINED> instruction: 0x4604447b
    338c:	tstlt	fp, fp, asr r8
    3390:	ldmiblt	r8!, {r3, r4, r7, r8, r9, sl, lr}
    3394:	andeq	pc, sl, r4, lsr #3
    3398:	ldmdale	r1, {r0, r1, r2, r3, r4, fp, sp}
    339c:			; <UNDEFINED> instruction: 0xf000e8df
    33a0:			; <UNDEFINED> instruction: 0x1c101928
    33a4:	eorne	r2, r5, pc, lsl r2
    33a8:	andsne	r1, r0, r0, lsl r0
    33ac:	andsne	r1, r0, r0, lsl r0
    33b0:	andsne	r1, r0, r0, lsl r0
    33b4:	andsne	r1, r0, r0, lsl r0
    33b8:	andsne	r1, r0, r0, lsl r0
    33bc:			; <UNDEFINED> instruction: 0x16161010
    33c0:	ldclt	0, cr2, [r0, #-0]
    33c4:			; <UNDEFINED> instruction: 0x4010e8bd
    33c8:	blt	43f3dc <__assert_fail@plt+0x43d504>
    33cc:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    33d0:	stmdami	fp, {r4, r8, sl, fp, ip, sp, pc}
    33d4:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    33d8:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    33dc:	stmdami	sl, {r4, r8, sl, fp, ip, sp, pc}
    33e0:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    33e4:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    33e8:	stmdami	r9, {r4, r8, sl, fp, ip, sp, pc}
    33ec:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    33f0:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    33f4:	svclt	0x0000bd10
    33f8:	muleq	r1, r4, sp
    33fc:	andeq	r7, r0, sl, asr r8
    3400:	andeq	r6, r0, r8, lsl #28
    3404:	andeq	r7, r0, sl, lsl #2
    3408:	ldrdeq	r7, [r0], -r0
    340c:	andeq	r7, r0, lr, asr #32
    3410:	strdeq	r6, [r0], -r4
    3414:	strdeq	r7, [r0], -r6
    3418:	andcs	fp, fp, r0, lsr r5
    341c:			; <UNDEFINED> instruction: 0xf7ffb083
    3420:	andcs	pc, r0, #708	; 0x2c4
    3424:	ldrmi	r4, [r0], -r1, lsl #12
    3428:			; <UNDEFINED> instruction: 0xff30f7ff
    342c:			; <UNDEFINED> instruction: 0xf7ff200c
    3430:	smlaltblt	pc, r0, r9, pc	; <UNPREDICTABLE>
    3434:	strmi	r4, [r2], -lr, lsr #22
    3438:	andcs	r4, r0, lr, lsr #18
    343c:	andls	r4, r0, fp, ror r4
    3440:			; <UNDEFINED> instruction: 0xf7ff4479
    3444:	andcs	pc, sp, r3, lsr #30
    3448:			; <UNDEFINED> instruction: 0xf7ff4d2b
    344c:	blmi	b032c0 <__assert_fail@plt+0xb013e8>
    3450:	ldrbtmi	r4, [sp], #-2347	; 0xfffff6d5
    3454:	ldrcs	r4, [r4], #-1147	; 0xfffffb85
    3458:			; <UNDEFINED> instruction: 0x46024479
    345c:	andls	r2, r0, r0
    3460:			; <UNDEFINED> instruction: 0xff14f7ff
    3464:	strcc	r4, [r1], #-1568	; 0xfffff9e0
    3468:			; <UNDEFINED> instruction: 0xff8cf7ff
    346c:	strtmi	r2, [sl], -r0, lsl #6
    3470:	ldrmi	r4, [r8], -r1, lsl #12
    3474:			; <UNDEFINED> instruction: 0xf7ffb109
    3478:	ldccs	15, cr15, [lr], {9}
    347c:	strdcs	sp, [lr], -r2
    3480:			; <UNDEFINED> instruction: 0xff80f7ff
    3484:			; <UNDEFINED> instruction: 0xb1284601
    3488:	movwcs	r4, #2590	; 0xa1e
    348c:	ldrbtmi	r4, [sl], #-1560	; 0xfffff9e8
    3490:	mrc2	7, 7, pc, cr12, cr15, {7}
    3494:			; <UNDEFINED> instruction: 0xf7ff200a
    3498:			; <UNDEFINED> instruction: 0x4601ff75
    349c:	bmi	6af944 <__assert_fail@plt+0x6ada6c>
    34a0:	ldrmi	r2, [r8], -r0, lsl #6
    34a4:			; <UNDEFINED> instruction: 0xf7ff447a
    34a8:	strdcs	pc, [pc], -r1
    34ac:			; <UNDEFINED> instruction: 0xff6af7ff
    34b0:	tstlt	r8, r1, lsl #12
    34b4:	ldrmi	r2, [r0], -r0, lsl #4
    34b8:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    34bc:			; <UNDEFINED> instruction: 0xf7ff2012
    34c0:	strmi	pc, [r1], -r1, ror #30
    34c4:	andcs	fp, r0, #24, 2
    34c8:			; <UNDEFINED> instruction: 0xf7ff4610
    34cc:			; <UNDEFINED> instruction: 0x4620fedf
    34d0:			; <UNDEFINED> instruction: 0xf7ff3401
    34d4:	andcs	pc, r0, #348	; 0x15c
    34d8:	ldrmi	r4, [r0], -r1, lsl #12
    34dc:			; <UNDEFINED> instruction: 0xf7ffb109
    34e0:	stccs	14, cr15, [r8], #-852	; 0xfffffcac
    34e4:	strdcs	sp, [r0], -r3
    34e8:	pop	{r0, r1, ip, sp, pc}
    34ec:			; <UNDEFINED> instruction: 0xe7274030
    34f0:	strdeq	r7, [r0], -ip
    34f4:	strdeq	r7, [r0], -ip
    34f8:	andeq	r6, r0, r2, lsr #21
    34fc:	andeq	r6, r0, r0, lsr #21
    3500:	ldrdeq	r7, [r0], -ip
    3504:	andeq	r6, r0, r6, ror #20
    3508:	andeq	r6, r0, r0, asr sl
    350c:	svcmi	0x00f0e92d
    3510:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    3514:			; <UNDEFINED> instruction: 0xf8df8b02
    3518:			; <UNDEFINED> instruction: 0xf8df2420
    351c:	ldrbtmi	r3, [sl], #-1056	; 0xfffffbe0
    3520:	ldrmi	pc, [ip], #-2271	; 0xfffff721
    3524:	ldrbtmi	fp, [ip], #-137	; 0xffffff77
    3528:	ldmpl	r3, {r0, r1, r8, ip, pc}^
    352c:	movwls	r6, #30747	; 0x781b
    3530:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3534:			; <UNDEFINED> instruction: 0xff70f7ff
    3538:	strtmi	r2, [r1], -r0, lsl #4
    353c:			; <UNDEFINED> instruction: 0xf7ff4610
    3540:	eorcs	pc, sl, r5, lsr #29
    3544:			; <UNDEFINED> instruction: 0xff1ef7ff
    3548:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}
    354c:			; <UNDEFINED> instruction: 0xf0002b31
    3550:	strhtcs	r8, [r9], -r4
    3554:			; <UNDEFINED> instruction: 0xff16f7ff
    3558:	movwcs	r4, #2810	; 0xafa
    355c:			; <UNDEFINED> instruction: 0x4601447a
    3560:			; <UNDEFINED> instruction: 0xf7ff4618
    3564:	ldmvs	fp!, {r0, r1, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
    3568:	eorsle	r2, r4, r0, lsl #22
    356c:			; <UNDEFINED> instruction: 0xb32a683a
    3570:			; <UNDEFINED> instruction: 0x2600463c
    3574:			; <UNDEFINED> instruction: 0xf893e018
    3578:			; <UNDEFINED> instruction: 0xf1b88000
    357c:	andsle	r0, r0, r0, asr #30
    3580:	bl	fc1580 <__assert_fail@plt+0xfbf6a8>
    3584:	svceq	0x007cf1b8
    3588:			; <UNDEFINED> instruction: 0xf0004605
    358c:	stfcsd	f0, [r2, #-168]!	; 0xffffff58
    3590:	movwcs	fp, #8148	; 0x1fd4
    3594:	adcsmi	r2, r5, #0, 6
    3598:	movwcs	fp, #4056	; 0xfd8
    359c:	svclt	0x00182b00
    35a0:			; <UNDEFINED> instruction: 0xf854462e
    35a4:	cmnlt	r3, #16, 30	; 0x40
    35a8:	stmdacs	r0, {r5, r6, fp, sp, lr}
    35ac:	stmiavs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
    35b0:	mvnle	r2, r0, lsl #22
    35b4:	bl	9415b4 <__assert_fail@plt+0x93f6dc>
    35b8:	strb	r4, [r8, r5, lsl #12]!
    35bc:	blcs	1021630 <__assert_fail@plt+0x101f758>
    35c0:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
    35c4:	ldreq	r9, [fp], r3, lsl #22
    35c8:	ldmibmi	pc, {r0, r2, r8, sl, ip, lr, pc}^	; <UNPREDICTABLE>
    35cc:	ldrmi	r2, [r0], -r0, lsl #4
    35d0:			; <UNDEFINED> instruction: 0xf7ff4479
    35d4:	andscs	pc, r3, fp, asr lr	; <UNPREDICTABLE>
    35d8:	mrc2	7, 6, pc, cr4, cr15, {7}
    35dc:	cmplt	r0, r4, lsl #12
    35e0:	andcs	r4, r0, #3571712	; 0x368000
    35e4:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
    35e8:	mrc2	7, 2, pc, cr0, cr15, {7}
    35ec:	strtmi	r2, [r1], -r0, lsl #4
    35f0:			; <UNDEFINED> instruction: 0xf7ff4610
    35f4:	andcs	pc, r0, fp, asr #28
    35f8:	mcr2	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    35fc:			; <UNDEFINED> instruction: 0xf7fe2000
    3600:	ldmvs	fp!, {r1, r5, r6, r7, r9, fp, sp, lr, pc}^
    3604:	ldmdavc	fp, {r1, r3, r9, sl, ip, sp}
    3608:			; <UNDEFINED> instruction: 0xf0402b40
    360c:	ldmdavs	fp!, {r0, r5, r6, r7, pc}
    3610:	sbcsle	r2, r7, r0, lsl #22
    3614:	ldrcc	r4, [r0, -lr, asr #23]
    3618:	teqlt	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    361c:	movwls	r4, #17531	; 0x447b
    3620:	ldrbtmi	r4, [fp], #3021	; 0xbcd
    3624:	teqge	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    3628:	ldrbtmi	r4, [sl], #1147	; 0x47b
    362c:	bcc	43ee54 <__assert_fail@plt+0x43cf7c>
    3630:	stcne	8, cr15, [r4], {87}	; 0x57
    3634:	andcs	r2, r0, r5, lsl #4
    3638:	stmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    363c:			; <UNDEFINED> instruction: 0xf8d6f003
    3640:	tstlt	r8, r4, lsl #12
    3644:	blcs	1021658 <__assert_fail@plt+0x101f780>
    3648:	addshi	pc, r4, r0
    364c:	ldcne	8, cr15, [r0], {87}	; 0x57
    3650:	mcrrle	9, 15, r2, pc, cr15	; <UNPREDICTABLE>
    3654:	andsne	pc, r8, sp, lsl #17
    3658:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    365c:	movwcs	r4, #2496	; 0x9c0
    3660:			; <UNDEFINED> instruction: 0x464a4618
    3664:			; <UNDEFINED> instruction: 0xf88d4479
    3668:			; <UNDEFINED> instruction: 0xf7ff3019
    366c:			; <UNDEFINED> instruction: 0xf857fe0f
    3670:	strcs	r3, [r3, #-3084]	; 0xfffff3f4
    3674:			; <UNDEFINED> instruction: 0xf0002b00
    3678:			; <UNDEFINED> instruction: 0xf85780a3
    367c:			; <UNDEFINED> instruction: 0xf04f2c10
    3680:	strbmi	r0, [r0], -r0, lsl #16
    3684:			; <UNDEFINED> instruction: 0xf5b24649
    3688:	bmi	feda3490 <__assert_fail@plt+0xfeda15b8>
    368c:	andhi	pc, r0, sp, asr #17
    3690:	svclt	0x00b4447a
    3694:	stceq	0, cr15, [ip], #-316	; 0xfffffec4
    3698:	stceq	0, cr15, [r0], #-316	; 0xfffffec4
    369c:	andshi	pc, r9, sp, lsl #17
    36a0:	andsgt	pc, r8, sp, lsl #17
    36a4:	ldc2l	7, cr15, [r2, #1020]!	; 0x3fc
    36a8:	tstlt	ip, r5, lsl #8
    36ac:	blcs	1f21740 <__assert_fail@plt+0x1f1f868>
    36b0:	adcshi	pc, r3, r0
    36b4:	andcs	r4, r0, #172, 18	; 0x2b0000
    36b8:	strcc	r4, [r3, #-1552]	; 0xfffff9f0
    36bc:			; <UNDEFINED> instruction: 0xf7ff4479
    36c0:	adcsmi	pc, r5, #14656	; 0x3940
    36c4:			; <UNDEFINED> instruction: 0xf8dfda0a
    36c8:	ldrbtmi	r8, [r8], #676	; 0x2a4
    36cc:	strcc	r2, [r1, #-512]	; 0xfffffe00
    36d0:			; <UNDEFINED> instruction: 0x46414610
    36d4:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
    36d8:	ldrhle	r4, [r7, #37]!	; 0x25
    36dc:	stmibmi	r4!, {r2, r6, r7, r8, fp, ip, sp, pc}
    36e0:	ldrmi	r2, [r0], -r0, lsl #4
    36e4:			; <UNDEFINED> instruction: 0xf7ff4479
    36e8:			; <UNDEFINED> instruction: 0xf857fdd1
    36ec:	blcs	12334 <__assert_fail@plt+0x1045c>
    36f0:			; <UNDEFINED> instruction: 0xe767d19e
    36f4:	andcs	r4, r0, #2605056	; 0x27c000
    36f8:			; <UNDEFINED> instruction: 0xf10d4610
    36fc:	ldrbtmi	r0, [r9], #-2328	; 0xfffff6e8
    3700:			; <UNDEFINED> instruction: 0xf7ff2503
    3704:			; <UNDEFINED> instruction: 0xf857fdc3
    3708:	blcs	12740 <__assert_fail@plt+0x10868>
    370c:			; <UNDEFINED> instruction: 0xe7dad1b5
    3710:	blcs	217a4 <__assert_fail@plt+0x1f8cc>
    3714:	adcsmi	fp, r5, #24, 30	; 0x60
    3718:	adcshi	pc, sp, r0, lsl #6
    371c:	sbcsle	r2, lr, r0, lsl #22
    3720:			; <UNDEFINED> instruction: 0xf04f2b0a
    3724:	tstle	r7, r0, lsl #10
    3728:	blcs	218bc <__assert_fail@plt+0x1f9e4>
    372c:	andcs	sp, r0, #215	; 0xd7
    3730:			; <UNDEFINED> instruction: 0x46104659
    3734:			; <UNDEFINED> instruction: 0xf7ff4690
    3738:	andcs	pc, r0, #10816	; 0x2a40
    373c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    3740:			; <UNDEFINED> instruction: 0x46514610
    3744:	stc2	7, cr15, [r2, #1020]!	; 0x3fc
    3748:	ldrhle	r4, [r6, #80]!	; 0x50
    374c:	strcc	r7, [r1], #-2147	; 0xfffff79d
    3750:	sbcle	r2, r4, r0, lsl #22
    3754:	rscle	r2, r7, sl, lsl #22
    3758:	stmdbge	r6, {r9, sp}
    375c:			; <UNDEFINED> instruction: 0xf88d4610
    3760:			; <UNDEFINED> instruction: 0xf88d3018
    3764:			; <UNDEFINED> instruction: 0xf7ff5019
    3768:	stmdavc	r3!, {r0, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
    376c:	blcs	10778 <__assert_fail@plt+0xe8a0>
    3770:			; <UNDEFINED> instruction: 0xe7b4d1f0
    3774:	blcs	21888 <__assert_fail@plt+0x1f9b0>
    3778:			; <UNDEFINED> instruction: 0xf8dfd0b7
    377c:	blcs	2a7f74 <__assert_fail@plt+0x2a609c>
    3780:	streq	pc, [r1], #-260	; 0xfffffefc
    3784:	ldrbtmi	sl, [r9], #3334	; 0xd06
    3788:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    378c:	stmdavc	r3!, {r0, r2, r3, r8, ip, lr, pc}^
    3790:	adcle	r2, r4, r0, lsl #22
    3794:	strbmi	r2, [r9], -r0, lsl #4
    3798:			; <UNDEFINED> instruction: 0xf7ff4610
    379c:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    37a0:	blcs	107ac <__assert_fail@plt+0xe8d4>
    37a4:	blcs	2b7a18 <__assert_fail@plt+0x2b5b40>
    37a8:	andcs	sp, r0, #241	; 0xf1
    37ac:	ldrmi	r4, [r0], -r9, lsr #12
    37b0:	andscc	pc, r8, sp, lsl #17
    37b4:	andshi	pc, r9, sp, lsl #17
    37b8:	stc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
    37bc:	strb	r7, [pc, r3, ror #16]!
    37c0:	stmdavc	r2!, {r2, r3, r4, r8, ip, sp, pc}
    37c4:			; <UNDEFINED> instruction: 0xf0002a7c
    37c8:	strcs	r8, [r3, #-139]	; 0xffffff75
    37cc:			; <UNDEFINED> instruction: 0x260ae77b
    37d0:	movwcs	r4, #2666	; 0xa6a
    37d4:	ldrmi	r4, [r8], -sl, ror #18
    37d8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    37dc:	ldc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    37e0:			; <UNDEFINED> instruction: 0xf004e715
    37e4:	stmiavs	r3!, {r0, r3, r9, sl, fp, ip, sp, lr, pc}^
    37e8:	ldmdavc	fp, {r1, r3, r4, r6, sl, fp, ip}^
    37ec:	andle	r2, r7, sp, lsr fp
    37f0:			; <UNDEFINED> instruction: 0xf1052b7c
    37f4:			; <UNDEFINED> instruction: 0xf43f0501
    37f8:	blcs	2f328 <__assert_fail@plt+0x2d450>
    37fc:	mcrge	4, 6, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
    3800:			; <UNDEFINED> instruction: 0xf003b120
    3804:	blcs	fe00470c <__assert_fail@plt+0xfe002834>
    3808:	strcc	fp, [r1, #-3864]	; 0xfffff0e8
    380c:	svccc	0x0001f812
    3810:	svclt	0x00182b00
    3814:	mvnsle	r2, ip, ror fp
    3818:			; <UNDEFINED> instruction: 0xf894e6b9
    381c:	stclne	0, cr12, [r3], #-4
    3820:			; <UNDEFINED> instruction: 0xf1bc9305
    3824:			; <UNDEFINED> instruction: 0xd1200f3d
    3828:	stmdaeq	r2, {r2, r8, ip, sp, lr, pc}
    382c:	ldmdbne	ip, {r0, r1, r5, r6, r7, r8, r9, lr}^
    3830:	andcs	r2, r0, #0, 10
    3834:	ldrmi	r4, [r0], -r9, asr #12
    3838:	andsgt	pc, r8, sp, lsl #17
    383c:	andspl	pc, r9, sp, lsl #17
    3840:	stc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
    3844:	andeq	lr, r8, r4, lsl #22
    3848:			; <UNDEFINED> instruction: 0xf8184643
    384c:			; <UNDEFINED> instruction: 0xf1bccb01
    3850:	svclt	0x00180f00
    3854:	svceq	0x007cf1bc
    3858:	strmi	sp, [r5], -fp, ror #3
    385c:			; <UNDEFINED> instruction: 0xf1bc461c
    3860:			; <UNDEFINED> instruction: 0xf43f0f00
    3864:	strcc	sl, [r1], #-3879	; 0xfffff0d9
    3868:	stmdbmi	r6, {r2, r5, r8, r9, sl, sp, lr, pc}^
    386c:	strbmi	r4, [r0], -r2, asr #12
    3870:	ldrbtmi	r3, [r9], #-1281	; 0xfffffaff
    3874:	stc2	7, cr15, [sl, #-1020]	; 0xfffffc04
    3878:	mulgt	r1, r4, r8
    387c:			; <UNDEFINED> instruction: 0xf1bc9b05
    3880:	andle	r0, r2, ip, ror pc
    3884:	svceq	0x0000f1bc
    3888:	ldrmi	sp, [ip], -lr, asr #3
    388c:	svceq	0x0000f1bc
    3890:	svcge	0x0010f43f
    3894:	andcs	lr, r0, #60555264	; 0x39c0000
    3898:	ldrmi	r9, [r0], -r4, lsl #18
    389c:			; <UNDEFINED> instruction: 0xf7ff4615
    38a0:	mrc	12, 0, APSR_nzcv, cr8, cr5, {7}
    38a4:	andcs	r8, r0, #16, 20	; 0x10000
    38a8:	ldrmi	r3, [r0], -r1, lsl #10
    38ac:			; <UNDEFINED> instruction: 0xf7ff4641
    38b0:	adcsmi	pc, r5, #60672	; 0xed00
    38b4:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    38b8:	eorcs	lr, r8, r0, lsr r7
    38bc:	stc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
    38c0:	strmi	r2, [r5], -r0, lsl #4
    38c4:	andcs	r4, r1, r1, lsl #12
    38c8:	stc2l	7, cr15, [r0], #1020	; 0x3fc
    38cc:	blcs	21980 <__assert_fail@plt+0x1faa8>
    38d0:	mrcge	4, 1, APSR_nzcv, cr15, cr15, {1}
    38d4:	andcs	r4, r0, #34603008	; 0x2100000
    38d8:			; <UNDEFINED> instruction: 0xf7ff2001
    38dc:			; <UNDEFINED> instruction: 0xe638fcd7
    38e0:	ldrmi	r4, [sl], -r9, lsr #18
    38e4:			; <UNDEFINED> instruction: 0xf1044618
    38e8:	ldrbtmi	r0, [r9], #-2049	; 0xfffff7ff
    38ec:	streq	pc, [r3], #-452	; 0xfffffe3c
    38f0:	stc2l	7, cr15, [ip], {255}	; 0xff
    38f4:	blcs	1f3b92c <__assert_fail@plt+0x1f39a54>
    38f8:	andcs	sp, r0, #24
    38fc:	ldrmi	r4, [r0], -r9, asr #12
    3900:	andscc	pc, r8, sp, lsl #17
    3904:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3908:	andscc	pc, r9, sp, lsl #17
    390c:	ldc2	7, cr15, [lr], #1020	; 0x3fc
    3910:	streq	lr, [r8, #-2820]	; 0xfffff4fc
    3914:			; <UNDEFINED> instruction: 0xf8184642
    3918:	blcs	12524 <__assert_fail@plt+0x1064c>
    391c:	ldrmi	sp, [r4], -fp, ror #3
    3920:	stccc	8, cr15, [ip], {87}	; 0x57
    3924:			; <UNDEFINED> instruction: 0xf47f2b00
    3928:	strb	sl, [sl], r8, lsr #29
    392c:	blcs	153a4 <__assert_fail@plt+0x134cc>
    3930:			; <UNDEFINED> instruction: 0x4644d0f5
    3934:	svclt	0x0000e7f4
    3938:	muleq	r1, r6, r8
    393c:	andeq	r0, r0, r8, lsl r2
    3940:	andeq	r6, r0, lr, asr #19
    3944:	muleq	r0, r8, r9
    3948:	andeq	r6, r0, r8, lsl #31
    394c:	andeq	r6, r0, lr, lsl #18
    3950:	ldrdeq	r6, [r0], -r8
    3954:	ldrdeq	r6, [r0], -r2
    3958:	andeq	r7, r0, ip
    395c:	andeq	r7, r0, sl
    3960:	andeq	r6, r0, r8, ror #29
    3964:	andeq	r6, r0, r4, asr #29
    3968:	muleq	r0, r4, lr
    396c:	andeq	r6, r0, sl, ror #30
    3970:	andeq	r6, r0, r0, lsl r8
    3974:	andeq	r6, r0, r2, asr lr
    3978:	andeq	r6, r0, lr, ror #14
    397c:	andeq	r6, r0, ip, lsl r7
    3980:	andeq	r6, r0, r6, ror #26
    3984:	andeq	r6, r0, r2, asr #27
    3988:	andeq	r6, r0, sl, asr #26
    398c:	svcmi	0x00f0e92d
    3990:	stc	6, cr4, [sp, #-560]!	; 0xfffffdd0
    3994:	strmi	r8, [r4], -r2, lsl #22
    3998:			; <UNDEFINED> instruction: 0x56c8f8df
    399c:	addslt	r4, sp, sp, ror r4
    39a0:	ldreq	pc, [r0, -r5, lsl #2]
    39a4:	bge	42e5dc <__assert_fail@plt+0x42c704>
    39a8:			; <UNDEFINED> instruction: 0xf1059307
    39ac:	andls	r0, r8, #32, 16	; 0x200000
    39b0:	logeqs	f7, #5.0
    39b4:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    39b8:	cfmv64hrls	mvdx7, r3
    39bc:	eor	pc, r4, sp, asr #17
    39c0:	andsgt	pc, r0, sp, asr #17
    39c4:	andeq	lr, pc, r6, lsl #17
    39c8:	muleq	pc, r7, r8	; <UNPREDICTABLE>
    39cc:	mcrls	15, 0, sl, cr8, cr8, {0}
    39d0:	stm	r6, {r0, r1, r3, r8, r9, sl, ip, pc}
    39d4:	ldm	r8, {r0, r1, r2, r3}
    39d8:	cdpls	0, 0, cr0, cr9, cr15, {0}
    39dc:	andeq	lr, pc, r6, lsl #17
    39e0:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    39e4:	ldrdls	pc, [r0], -ip
    39e8:	andeq	lr, pc, r7, lsl #17
    39ec:	svceq	0x0000f1b9
    39f0:	cmnhi	ip, r0	; <UNPREDICTABLE>
    39f4:	movwls	r2, #21248	; 0x5300
    39f8:			; <UNDEFINED> instruction: 0x4699461d
    39fc:			; <UNDEFINED> instruction: 0xf10c9306
    3a00:	movwls	r0, #14864	; 0x3a10
    3a04:			; <UNDEFINED> instruction: 0x3660f8df
    3a08:			; <UNDEFINED> instruction: 0x8660f8df
    3a0c:			; <UNDEFINED> instruction: 0xf8df447b
    3a10:	ldrbtmi	fp, [r8], #1632	; 0x660
    3a14:	bcc	43f23c <__assert_fail@plt+0x43d364>
    3a18:			; <UNDEFINED> instruction: 0x3658f8df
    3a1c:	ldrbtmi	r4, [fp], #-1275	; 0xfffffb05
    3a20:	ands	r9, sp, sl, lsl #6
    3a24:			; <UNDEFINED> instruction: 0x46384659
    3a28:	svc	0x005ef7fd
    3a2c:			; <UNDEFINED> instruction: 0xf0002800
    3a30:	mrc	0, 0, r8, cr8, cr7, {4}
    3a34:			; <UNDEFINED> instruction: 0x46381a10
    3a38:	svc	0x0056f7fd
    3a3c:			; <UNDEFINED> instruction: 0xf0002800
    3a40:	stmdbls	sl, {r1, r2, r3, r5, r6, r7, pc}
    3a44:			; <UNDEFINED> instruction: 0xf7fd4638
    3a48:	blls	17f790 <__assert_fail@plt+0x17d8b8>
    3a4c:	svclt	0x00082800
    3a50:	movwls	r2, #21249	; 0x5301
    3a54:	blcs	441bc4 <__assert_fail@plt+0x43fcec>
    3a58:	stfeqd	f7, [r1], {5}
    3a5c:			; <UNDEFINED> instruction: 0x4665b19a
    3a60:	stcvc	8, cr15, [ip], {90}	; 0x5a
    3a64:	svccs	0x00004656
    3a68:			; <UNDEFINED> instruction: 0x4641d0f4
    3a6c:			; <UNDEFINED> instruction: 0xf7fd4638
    3a70:	stmdacs	r0, {r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    3a74:			; <UNDEFINED> instruction: 0xf85ad1d6
    3a78:	movwcs	r2, #6928	; 0x1b10
    3a7c:	stfeqd	f7, [r1], {5}
    3a80:	bcs	28694 <__assert_fail@plt+0x267bc>
    3a84:	blls	f8238 <__assert_fail@plt+0xf6360>
    3a88:			; <UNDEFINED> instruction: 0xf0002b00
    3a8c:			; <UNDEFINED> instruction: 0xf1b980cb
    3a90:	tstle	ip, r0, lsl #30
    3a94:	strbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    3a98:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
    3a9c:	blls	2286e8 <__assert_fail@plt+0x226810>
    3aa0:	strne	lr, [ip, #-2818]	; 0xfffff4fe
    3aa4:	stfeqd	f7, [r1], {12}
    3aa8:	stm	r5, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    3aac:	blls	183af0 <__assert_fail@plt+0x181c18>
    3ab0:			; <UNDEFINED> instruction: 0xf8dfb963
    3ab4:	bls	1111dc <__assert_fail@plt+0x10f304>
    3ab8:	tstls	r5, #2063597568	; 0x7b000000
    3abc:	bl	aa6e8 <__assert_fail@plt+0xa8810>
    3ac0:			; <UNDEFINED> instruction: 0xf10c150c
    3ac4:	blgt	3c6ad0 <__assert_fail@plt+0x3c4bf8>
    3ac8:	andeq	lr, pc, r5, lsl #17
    3acc:	ldmdblt	r3, {r0, r2, r8, r9, fp, ip, pc}^
    3ad0:	strcc	pc, [ip, #2271]!	; 0x8df
    3ad4:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
    3ad8:	blls	2e8744 <__assert_fail@plt+0x2e686c>
    3adc:			; <UNDEFINED> instruction: 0x1c0ceb02
    3ae0:	stm	ip, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    3ae4:	andcs	r0, r0, #15
    3ae8:			; <UNDEFINED> instruction: 0x46204611
    3aec:	blx	15c1af0 <__assert_fail@plt+0x15bfc18>
    3af0:	ldrdlt	pc, [r0], -r4
    3af4:			; <UNDEFINED> instruction: 0x901cf8d4
    3af8:			; <UNDEFINED> instruction: 0xf8db6863
    3afc:			; <UNDEFINED> instruction: 0xf8cd8000
    3b00:			; <UNDEFINED> instruction: 0xf1b8b00c
    3b04:	ldmdavs	pc, {r9}	; <UNPREDICTABLE>
    3b08:	svclt	0x00189305
    3b0c:			; <UNDEFINED> instruction: 0xf1b92201
    3b10:	svclt	0x00180f00
    3b14:	mrslt	r2, (UNDEF: 98)
    3b18:	ldrbeq	r6, [r2], r2, lsr #17
    3b1c:	addhi	pc, sp, r0, lsl #2
    3b20:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    3b24:			; <UNDEFINED> instruction: 0xf04f3704
    3b28:			; <UNDEFINED> instruction: 0xf1b80901
    3b2c:	rsbsle	r0, r2, r0, lsl #30
    3b30:	ldmdavs	sp!, {r0, r8, sp}
    3b34:	adcvs	r6, r5, #417792	; 0x66000
    3b38:	stmiavs	r3!, {r1, r2, r3, r5, r7, r8, ip, sp, pc}
    3b3c:	movweq	pc, #8211	; 0x2013	; <UNPREDICTABLE>
    3b40:			; <UNDEFINED> instruction: 0x6123bf08
    3b44:	blls	f813c <__assert_fail@plt+0xf6264>
    3b48:	andhi	pc, r0, r3, asr #17
    3b4c:	stmdbvs	r0!, {r0, r2, r8, r9, fp, ip, pc}
    3b50:			; <UNDEFINED> instruction: 0xf8c4601f
    3b54:	andslt	r9, sp, ip, lsl r0
    3b58:	blhi	bee54 <__assert_fail@plt+0xbcf7c>
    3b5c:	svchi	0x00f0e8bd
    3b60:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3b64:	stmdavc	sl!, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    3b68:	andle	r2, r7, sp, lsr #20
    3b6c:	bcs	1e3fc <__assert_fail@plt+0x1c524>
    3b70:	stmiavs	r2!, {r1, r4, r5, r6, r8, ip, lr, pc}
    3b74:	strbtle	r0, [r3], #-1872	; 0xfffff8b0
    3b78:	ldrb	r6, [sl, r1, ror #4]
    3b7c:	bcs	b61d2c <__assert_fail@plt+0xb5fe54>
    3b80:	bcs	37c5c <__assert_fail@plt+0x35d84>
    3b84:	bls	137f54 <__assert_fail@plt+0x13607c>
    3b88:	ldrdge	pc, [r0], -r4	; <UNPREDICTABLE>
    3b8c:	tstls	r7, r1, lsl r8
    3b90:	svceq	0x0000f1ba
    3b94:	subshi	pc, lr, #64	; 0x40
    3b98:			; <UNDEFINED> instruction: 0xf04f68a2
    3b9c:	bl	146ba8 <__assert_fail@plt+0x144cd0>
    3ba0:			; <UNDEFINED> instruction: 0xf8c4000c
    3ba4:	ldreq	ip, [r2], r0, lsr #32
    3ba8:			; <UNDEFINED> instruction: 0xf1409006
    3bac:	stmdbls	r7, {r0, r2, r5, r7, pc}
    3bb0:			; <UNDEFINED> instruction: 0xf0002900
    3bb4:	bls	124314 <__assert_fail@plt+0x12243c>
    3bb8:	strmi	r9, [r6], -r9, lsl #12
    3bbc:	ldrbmi	r9, [r5], -sl, lsl #10
    3bc0:	ldrmi	r9, [sl], r8, lsl #8
    3bc4:	stmdavs	r0!, {r2, r4, r9, sl, lr}^
    3bc8:	ldrtmi	fp, [r1], -r8, lsr #2
    3bcc:	mcr	7, 4, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    3bd0:			; <UNDEFINED> instruction: 0xf0002800
    3bd4:			; <UNDEFINED> instruction: 0xf85480c9
    3bd8:	strcc	r1, [r1, #-3856]	; 0xfffff0f0
    3bdc:	mvnsle	r2, r0, lsl #18
    3be0:	strvs	lr, [r9, #-2525]	; 0xfffff623
    3be4:	stcls	6, cr4, [r8], {83}	; 0x53
    3be8:	stmdavc	r8!, {r0, r9, sp}^
    3bec:	eorvs	lr, r6, #62	; 0x3e
    3bf0:	bcs	21ea0 <__assert_fail@plt+0x1ffc8>
    3bf4:	orrhi	pc, r5, r0, asr #32
    3bf8:	ldreq	r6, [r6, -r2, lsr #17]
    3bfc:	adcshi	pc, sl, r0, lsl #2
    3c00:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    3c04:	addvc	pc, r0, #1107296256	; 0x42000000
    3c08:	streq	pc, [r4, -r7, lsl #2]
    3c0c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    3c10:	adcvs	r6, r2, r1, ror #4
    3c14:	movwcs	sp, #397	; 0x18d
    3c18:	ldrmi	r6, [r8], r3, lsr #2
    3c1c:	movwcs	lr, #6035	; 0x1793
    3c20:	ldr	r9, [r7, -r6, lsl #6]
    3c24:	stfeqd	f7, [r2], {5}
    3c28:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3c2c:	movwls	r4, #54395	; 0xd47b
    3c30:	blgt	3ea854 <__assert_fail@plt+0x3e897c>
    3c34:	andeq	lr, pc, r6, lsl #17
    3c38:			; <UNDEFINED> instruction: 0xf04fe729
    3c3c:	ldrb	r0, [r7, -r0, lsl #18]!
    3c40:	rscscc	pc, pc, #79	; 0x4f
    3c44:			; <UNDEFINED> instruction: 0xf1082302
    3c48:			; <UNDEFINED> instruction: 0x370438ff
    3c4c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    3c50:	stmib	r4, {r0, r2, r5, r7, r8, sp, lr}^
    3c54:	ldrb	r2, [r6, -r4, lsl #6]!
    3c58:	stmdavs	r9, {r2, r8, fp, ip, pc}
    3c5c:	stmib	sp, {r3, r5, r7, fp, ip}^
    3c60:	stmdals	r6, {r1, r2, r8}
    3c64:	stmdbcs	r0, {fp, ip, sp, lr}
    3c68:	cmnhi	sp, r0	; <UNPREDICTABLE>
    3c6c:			; <UNDEFINED> instruction: 0xf04f9904
    3c70:	vstrls	s0, [r7, #-0]
    3c74:	stmdbvs	sp, {r0, r2, sp, lr, pc}
    3c78:			; <UNDEFINED> instruction: 0xf10a3110
    3c7c:	vstrcs	s0, [r0, #-4]
    3c80:	adcmi	sp, r8, #105	; 0x69
    3c84:	stmdbls	r4, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3c88:	bne	2be5cc <__assert_fail@plt+0x2bc6f4>
    3c8c:	streq	lr, [sl, #-2817]	; 0xfffff4ff
    3c90:	andeq	pc, sl, r1, asr r8	; <UNPREDICTABLE>
    3c94:	suble	r2, r6, r0, lsl #16
    3c98:			; <UNDEFINED> instruction: 0x612068a9
    3c9c:	movweq	pc, #28689	; 0x7011	; <UNPREDICTABLE>
    3ca0:	bls	1b7d58 <__assert_fail@plt+0x1b5e80>
    3ca4:	movweq	pc, #4230	; 0x1086	; <UNPREDICTABLE>
    3ca8:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    3cac:	bcs	21dfc <__assert_fail@plt+0x1ff24>
    3cb0:	movwcs	fp, #3848	; 0xf08
    3cb4:			; <UNDEFINED> instruction: 0xf0402b00
    3cb8:	ldmdavs	sl!, {r1, r3, r6, r8, pc}^
    3cbc:	suble	r2, ip, r0, lsl #20
    3cc0:	stmdacs	sp!, {r4, fp, ip, sp, lr}
    3cc4:	ldmdavc	r0, {r0, r2, r8, ip, lr, pc}^
    3cc8:	smladeq	sp, r8, r1, fp
    3ccc:	cmnvs	r3, r8, asr #30
    3cd0:			; <UNDEFINED> instruction: 0xf108d421
    3cd4:			; <UNDEFINED> instruction: 0x370438ff
    3cd8:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    3cdc:			; <UNDEFINED> instruction: 0xf7ff4620
    3ce0:	stmdavs	r3!, {r0, r1, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    3ce4:	stmdavs	r3!, {r0, r1, r8, r9, ip, pc}^
    3ce8:	ands	r9, r4, r5, lsl #6
    3cec:			; <UNDEFINED> instruction: 0xf04f9e04
    3cf0:	stmib	sp, {r0, sl, fp}^
    3cf4:	ldr	r9, [r7, r5, lsl #18]
    3cf8:	ldr	r4, [r2, r2, ror #12]!
    3cfc:	cmnvs	r3, r1, lsl #4
    3d00:	blls	19c590 <__assert_fail@plt+0x19a6b8>
    3d04:	streq	pc, [r1], -r6
    3d08:	blcs	21e7c <__assert_fail@plt+0x1ffa4>
    3d0c:	strcs	fp, [r1], -r8, lsl #30
    3d10:			; <UNDEFINED> instruction: 0xf43f2e00
    3d14:	movwcs	sl, #3864	; 0xf18
    3d18:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    3d1c:			; <UNDEFINED> instruction: 0xf1093704
    3d20:	eorvs	r0, r3, #16384	; 0x4000
    3d24:	stmdbls	r6, {r0, r1, r2, r3, r8, r9, sl, sp, lr, pc}
    3d28:	ldmdacs	pc!, {r3, fp, ip, sp, lr}	; <UNPREDICTABLE>
    3d2c:	stmdacs	r8!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
    3d30:	orrshi	pc, r2, r0
    3d34:	andcc	r6, r1, #11075584	; 0xa90000
    3d38:			; <UNDEFINED> instruction: 0xf0119806
    3d3c:	movwls	r0, #24448	; 0x5f80
    3d40:	andlt	pc, ip, sp, asr #17
    3d44:			; <UNDEFINED> instruction: 0xf06fbf14
    3d48:			; <UNDEFINED> instruction: 0xf06f0306
    3d4c:	lslvs	r0, r1, #6
    3d50:			; <UNDEFINED> instruction: 0x61236222
    3d54:			; <UNDEFINED> instruction: 0x460de7d5
    3d58:	streq	lr, [lr, -r7, ror #15]
    3d5c:	cmnvs	r2, lr, asr #30
    3d60:	movweq	pc, #8303	; 0x206f	; <UNPREDICTABLE>
    3d64:	ldrb	r6, [r6, r3, lsr #2]
    3d68:	ldrbmi	r2, [r3], -r1, lsl #12
    3d6c:	strtmi	r9, [sl], r8, lsl #24
    3d70:			; <UNDEFINED> instruction: 0xe7884632
    3d74:	teqcs	sp, lr, lsr #25
    3d78:	ldrtmi	r9, [r0], -r5, lsl #6
    3d7c:	svc	0x004cf7fd
    3d80:	andls	r9, r3, r5, lsl #22
    3d84:	eorsle	r2, lr, r0, lsl #16
    3d88:	movwcs	r9, #2563	; 0xa03
    3d8c:	stmiavc	fp!, {r0, r1, r4, ip, sp, lr}
    3d90:			; <UNDEFINED> instruction: 0xf0002b00
    3d94:	blls	124304 <__assert_fail@plt+0x12242c>
    3d98:	movwls	r6, #22555	; 0x581b
    3d9c:	blls	130b70 <__assert_fail@plt+0x12ec98>
    3da0:	bleq	3fee4 <__assert_fail@plt+0x3e00c>
    3da4:	movwls	r4, #26266	; 0x669a
    3da8:	ldrdeq	pc, [r4], -sl
    3dac:	ldrtmi	fp, [r1], -r0, lsr #2
    3db0:	ldc	7, cr15, [sl, #1012]	; 0x3f4
    3db4:	rsble	r2, sp, r0, lsl #16
    3db8:	svcpl	0x0010f85a
    3dbc:	bleq	801f0 <__assert_fail@plt+0x7e318>
    3dc0:	mvnsle	r2, r0, lsl #26
    3dc4:			; <UNDEFINED> instruction: 0x46a34630
    3dc8:	svc	0x001af7fd
    3dcc:			; <UNDEFINED> instruction: 0xa010f8dd
    3dd0:	strls	r9, [r7, -r5, lsl #24]
    3dd4:			; <UNDEFINED> instruction: 0xf8da4607
    3dd8:			; <UNDEFINED> instruction: 0xb1200004
    3ddc:			; <UNDEFINED> instruction: 0x4631463a
    3de0:	stmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3de4:			; <UNDEFINED> instruction: 0xf85ab1e0
    3de8:	strcc	r4, [r1, #-3856]	; 0xfffff0f0
    3dec:	mvnsle	r2, r0, lsl #24
    3df0:	ldrbmi	r9, [ip], -r3, lsl #22
    3df4:	blcs	2ba18 <__assert_fail@plt+0x29b40>
    3df8:	rschi	pc, r0, r0
    3dfc:	teqcs	sp, #12288	; 0x3000
    3e00:	ldmib	r4, {r0, r1, r4, ip, sp, lr}^
    3e04:			; <UNDEFINED> instruction: 0xf06fb300
    3e08:			; <UNDEFINED> instruction: 0x61a60201
    3e0c:			; <UNDEFINED> instruction: 0xf1086122
    3e10:			; <UNDEFINED> instruction: 0x370438ff
    3e14:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    3e18:	andlt	pc, ip, sp, asr #17
    3e1c:	ldr	r9, [r2], r5, lsl #6
    3e20:	stmdbls	r4, {r0, r1, r3, r5, r6, sl, fp, ip}
    3e24:			; <UNDEFINED> instruction: 0x46a4463a
    3e28:			; <UNDEFINED> instruction: 0x465c011b
    3e2c:	bl	6ba50 <__assert_fail@plt+0x69b78>
    3e30:	stmiapl	r8, {r0, r1, r8, r9, fp}^
    3e34:			; <UNDEFINED> instruction: 0xf0002800
    3e38:	blcc	42428c <__assert_fail@plt+0x4223b4>
    3e3c:	andshi	pc, r4, sp, asr #17
    3e40:			; <UNDEFINED> instruction: 0xf8cd440b
    3e44:	strls	r9, [r9, #-28]	; 0xffffffe4
    3e48:	strls	r4, [r8], #-1721	; 0xfffff947
    3e4c:			; <UNDEFINED> instruction: 0x461f4690
    3e50:	strmi	r4, [r4], -r5, ror #12
    3e54:	ldrdeq	pc, [r4], -fp
    3e58:			; <UNDEFINED> instruction: 0x4642b170
    3e5c:			; <UNDEFINED> instruction: 0xf7fe4631
    3e60:	stmdblt	r8, {r1, r2, r3, fp, sp, lr, pc}^
    3e64:			; <UNDEFINED> instruction: 0xf04042ac
    3e68:			; <UNDEFINED> instruction: 0xf8db80c7
    3e6c:			; <UNDEFINED> instruction: 0xf8da2008
    3e70:	addsmi	r3, sl, #8
    3e74:	sbchi	pc, r0, r0, asr #32
    3e78:			; <UNDEFINED> instruction: 0xf10b6a3c
    3e7c:			; <UNDEFINED> instruction: 0x37100b10
    3e80:	mvnle	r2, r0, lsl #24
    3e84:	strmi	lr, [r8, #-2525]	; 0xfffff623
    3e88:			; <UNDEFINED> instruction: 0xf8dd464f
    3e8c:			; <UNDEFINED> instruction: 0xf8dd8014
    3e90:	ssatmi	r9, #12, ip
    3e94:	bcs	2a6a8 <__assert_fail@plt+0x287d0>
    3e98:			; <UNDEFINED> instruction: 0xf1bbd05d
    3e9c:			; <UNDEFINED> instruction: 0xf04f0f00
    3ea0:	andsvc	r0, r3, sp, lsr r3
    3ea4:	blls	13b430 <__assert_fail@plt+0x139558>
    3ea8:	blne	2fe7ec <__assert_fail@plt+0x2fc914>
    3eac:	andcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
    3eb0:	svcmi	0x0000f5b3
    3eb4:	sbcshi	pc, r0, r0
    3eb8:	andeq	pc, r1, #72, 4	; 0x80000004
    3ebc:	mlasle	ip, r3, r2, r4
    3ec0:	andeq	pc, r2, #72, 4	; 0x80000004
    3ec4:			; <UNDEFINED> instruction: 0xf0004293
    3ec8:	vhadd.s8	d24, d24, d10
    3ecc:	addsmi	r0, r3, #805306368	; 0x30000000
    3ed0:	blls	13802c <__assert_fail@plt+0x136154>
    3ed4:	andeq	lr, fp, #3072	; 0xc00
    3ed8:	andcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
    3edc:			; <UNDEFINED> instruction: 0x61236891
    3ee0:	eorle	r0, r0, fp, asr #14
    3ee4:	blcs	2aaf8 <__assert_fail@plt+0x28c20>
    3ee8:	addshi	pc, r7, r0
    3eec:	blcs	22060 <__assert_fail@plt+0x20188>
    3ef0:	bls	f8094 <__assert_fail@plt+0xf61bc>
    3ef4:	andcc	r4, r1, #32, 12	; 0x2000000
    3ef8:			; <UNDEFINED> instruction: 0xf966f7ff
    3efc:	movwlt	lr, #2516	; 0x9d4
    3f00:	stcne	7, cr14, [lr], #532	; 0x214
    3f04:	movwls	r2, #20797	; 0x513d
    3f08:			; <UNDEFINED> instruction: 0xf7fd4630
    3f0c:	blls	17f92c <__assert_fail@plt+0x17da54>
    3f10:	stmdacs	r0, {r0, r1, ip, pc}
    3f14:	svcge	0x0038f47f
    3f18:	ldmdavs	r2, {r2, r9, fp, ip, pc}
    3f1c:	bcs	28738 <__assert_fail@plt+0x26860>
    3f20:	svcge	0x003df47f
    3f24:	blls	fdce8 <__assert_fail@plt+0xfbe10>
    3f28:	rsbsle	r2, r1, r0, lsl #22
    3f2c:	movweq	pc, #20591	; 0x506f	; <UNPREDICTABLE>
    3f30:	ldrdlt	pc, [r0], -r4
    3f34:	stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^
    3f38:	stmiavs	r0!, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    3f3c:	subeq	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
    3f40:	andls	sp, r3, r7, asr #3
    3f44:	blx	1a41f48 <__assert_fail@plt+0x1a40070>
    3f48:			; <UNDEFINED> instruction: 0xf7fd9803
    3f4c:	bls	1bf844 <__assert_fail@plt+0x1bd96c>
    3f50:	andcc	r4, r1, #32, 12	; 0x2000000
    3f54:			; <UNDEFINED> instruction: 0xf1bbe6c3
    3f58:			; <UNDEFINED> instruction: 0xd1a40f00
    3f5c:	bleq	400a0 <__assert_fail@plt+0x3e1c8>
    3f60:	stmdavc	r8!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    3f64:	stcls	6, cr4, [r4, #-392]	; 0xfffffe78
    3f68:			; <UNDEFINED> instruction: 0xf11be6df
    3f6c:			; <UNDEFINED> instruction: 0xd1220f02
    3f70:	movweq	pc, #28783	; 0x706f	; <UNPREDICTABLE>
    3f74:	ldrdlt	pc, [r0], -r4
    3f78:	stmdavs	r3!, {r0, r1, r5, r8, sp, lr}^
    3f7c:	blls	13dca0 <__assert_fail@plt+0x13bdc8>
    3f80:			; <UNDEFINED> instruction: 0xb1ab681b
    3f84:	mcrrmi	13, 4, r4, r1, cr0
    3f88:	ldrbtmi	r9, [sp], #-3590	; 0xfffff1fa
    3f8c:	and	r4, r2, ip, ror r4
    3f90:	svccs	0x0010f856
    3f94:	ldmdavs	r2!, {r1, r5, r6, r8, ip, sp, pc}^
    3f98:	rscsle	r2, r9, r0, lsl #20
    3f9c:			; <UNDEFINED> instruction: 0xf01068b0
    3fa0:	mvnsle	r0, r0, asr #32
    3fa4:	strtmi	r4, [r1], -fp, lsr #12
    3fa8:			; <UNDEFINED> instruction: 0xf7ff9000
    3fac:	strb	pc, [pc, pc, ror #18]!	; <UNPREDICTABLE>
    3fb0:			; <UNDEFINED> instruction: 0xf7fd2000
    3fb4:			; <UNDEFINED> instruction: 0xf1bbee08
    3fb8:	strdle	r3, [pc, #255]	; 40bf <__assert_fail@plt+0x21e7>
    3fbc:	movwlt	lr, #2516	; 0x9d4
    3fc0:	streq	lr, [sp, -r1, lsr #14]
    3fc4:	movwcs	fp, #3915	; 0xf4b
    3fc8:	movweq	pc, #8303	; 0x206f	; <UNPREDICTABLE>
    3fcc:			; <UNDEFINED> instruction: 0x61236163
    3fd0:			; <UNDEFINED> instruction: 0xf8d4bf4c
    3fd4:			; <UNDEFINED> instruction: 0xf8d4b000
    3fd8:	stmdavs	r3!, {ip, sp, pc}^
    3fdc:	andscs	lr, r0, r7, lsl r7
    3fe0:			; <UNDEFINED> instruction: 0xf9d0f7ff
    3fe4:	movwcs	r4, #2602	; 0xa2a
    3fe8:			; <UNDEFINED> instruction: 0x4601447a
    3fec:			; <UNDEFINED> instruction: 0xf7ff4618
    3ff0:	andcs	pc, r0, sp, asr #18
    3ff4:	stcl	7, cr15, [r6, #1012]!	; 0x3f4
    3ff8:	strbmi	r9, [pc], -r3, lsl #22
    3ffc:			; <UNDEFINED> instruction: 0x8014f8dd
    4000:	strls	lr, [r7], #-2525	; 0xfffff623
    4004:	adcsle	r2, r3, r0, lsl #22
    4008:	teqcs	sp, #12288	; 0x3000
    400c:			; <UNDEFINED> instruction: 0xe7af7013
    4010:	ldmib	r4, {r0, r1, r9, fp, ip, pc}^
    4014:	cmnvs	r2, r0, lsl #6
    4018:	ldmdavs	sl!, {r0, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    401c:	sbcsle	r2, r0, r0, lsl #20
    4020:	blcs	b62074 <__assert_fail@plt+0xb6019c>
    4024:	strtmi	sp, [r0], -sl
    4028:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    402c:			; <UNDEFINED> instruction: 0xf8ccf7ff
    4030:	ldmib	r4, {r2, r8, r9, sl, ip, sp}^
    4034:			; <UNDEFINED> instruction: 0xf109b300
    4038:	strbt	r0, [r8], r1, lsl #18
    403c:	ldrble	r0, [r2, #1800]!	; 0x708
    4040:	cmnvs	r3, r3, lsl #22
    4044:	movwlt	lr, #2516	; 0x9d4
    4048:	teqcs	sp, #235929600	; 0xe100000
    404c:	ldmib	r4, {r0, r1, r4, ip, sp, lr}^
    4050:	ldrb	fp, [r8], r0, lsl #6
    4054:			; <UNDEFINED> instruction: 0xe6014652
    4058:	stmdals	r4, {r0, r5, r7, fp, sp, lr}
    405c:	blx	15c2060 <__assert_fail@plt+0x15c0188>
    4060:	ldr	r4, [r7, -fp, lsr #13]
    4064:	andeq	r8, r1, ip, lsl r7
    4068:	andeq	r6, r0, r4, ror #11
    406c:	ldrdeq	r6, [r0], -r2
    4070:			; <UNDEFINED> instruction: 0x000062b4
    4074:	ldrdeq	r6, [r0], -lr
    4078:	andeq	r6, r0, r6, lsr r2
    407c:	andeq	r6, r0, r8, lsr r5
    4080:	andeq	r6, r0, r6, lsr #10
    4084:			; <UNDEFINED> instruction: 0x000063b8
    4088:	andeq	r5, r0, sl, ror #30
    408c:	andeq	r6, r0, r8, lsl #12
    4090:	andeq	r5, r0, ip, lsl #30
    4094:	svcmi	0x00f0e92d
    4098:	blhi	bf554 <__assert_fail@plt+0xbd67c>
    409c:	usatmi	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    40a0:	sbclt	r4, r1, ip, ror r4
    40a4:			; <UNDEFINED> instruction: 0xf8df9300
    40a8:	stmiapl	r3!, {r2, r3, r4, r6, r7, r9, sl, ip, sp}^
    40ac:	teqls	pc, #1769472	; 0x1b0000
    40b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    40b4:	movwls	r9, #6988	; 0x1b4c
    40b8:			; <UNDEFINED> instruction: 0xf0002800
    40bc:			; <UNDEFINED> instruction: 0x46928174
    40c0:	beq	43f8e8 <__assert_fail@plt+0x43da10>
    40c4:			; <UNDEFINED> instruction: 0xf7fe9800
    40c8:			; <UNDEFINED> instruction: 0xf8daff69
    40cc:	blcs	100d4 <__assert_fail@plt+0xe1fc>
    40d0:	tsthi	sp, r0	; <UNPREDICTABLE>
    40d4:	bleq	40218 <__assert_fail@plt+0x3e340>
    40d8:	movwls	r2, #17152	; 0x4300
    40dc:			; <UNDEFINED> instruction: 0x4698461c
    40e0:	stmib	sp, {r0, r3, r4, r7, r9, sl, lr}^
    40e4:			; <UNDEFINED> instruction: 0xf8df3302
    40e8:			; <UNDEFINED> instruction: 0xf64636a0
    40ec:	vmlal.s<illegal width 8>	q10, d6, d1[4]
    40f0:	andls	r1, r5, #-1879048186	; 0x90000006
    40f4:	movwls	r4, #25723	; 0x647b
    40f8:			; <UNDEFINED> instruction: 0x3690f8df
    40fc:	mcr	4, 0, r4, cr8, cr11, {3}
    4100:			; <UNDEFINED> instruction: 0xf1bb3a90
    4104:	eorle	r0, r8, r0, lsl #30
    4108:	movweq	pc, #12747	; 0x31cb	; <UNPREDICTABLE>
    410c:			; <UNDEFINED> instruction: 0xf10baa40
    4110:	bl	93114 <__assert_fail@plt+0x9123c>
    4114:			; <UNDEFINED> instruction: 0xf8530383
    4118:			; <UNDEFINED> instruction: 0xf1b77cd8
    411c:	svclt	0x00183fff
    4120:			; <UNDEFINED> instruction: 0xd1242f0a
    4124:	svclt	0x001e1c7a
    4128:	ldrdcc	pc, [r0], -sl
    412c:			; <UNDEFINED> instruction: 0xf8ca3301
    4130:	stclne	0, cr3, [r3], #-0
    4134:	teqhi	r4, r0	; <UNPREDICTABLE>
    4138:	suble	r2, r6, r2, lsl #24
    413c:			; <UNDEFINED> instruction: 0xf0002c03
    4140:	stfcsd	f0, [r4], {56}	; 0x38
    4144:	mrshi	pc, (UNDEF: 68)	; <UNPREDICTABLE>
    4148:			; <UNDEFINED> instruction: 0xf0003701
    414c:			; <UNDEFINED> instruction: 0xf04f816b
    4150:	strbmi	r0, [ip], -r0, lsl #18
    4154:	svceq	0x0000f1bb
    4158:	mrc	1, 0, sp, cr8, cr6, {6}
    415c:			; <UNDEFINED> instruction: 0xf7fd0a10
    4160:			; <UNDEFINED> instruction: 0x4607ee9a
    4164:	svccc	0x00fff1b7
    4168:	svccs	0x000abf18
    416c:	stclne	0, cr13, [r6], #-872	; 0xfffffc98
    4170:	orrlt	sp, r4, r7, asr #1
    4174:	sbcle	r2, r4, r1, lsl #24
    4178:	suble	r2, pc, r2, lsl #24
    417c:			; <UNDEFINED> instruction: 0xf0402c03
    4180:			; <UNDEFINED> instruction: 0xf03780b6
    4184:			; <UNDEFINED> instruction: 0xf000037f
    4188:			; <UNDEFINED> instruction: 0xf04f80a4
    418c:	strcs	r0, [r4], #-2305	; 0xfffff6ff
    4190:	eorsvc	pc, r4, sp, lsl #17
    4194:			; <UNDEFINED> instruction: 0xf037e7b5
    4198:	andle	r0, fp, pc, ror r4
    419c:	svceq	0x0062f1b9
    41a0:	addshi	pc, r0, r0, lsl #6
    41a4:	blge	100d1b4 <__assert_fail@plt+0x100b2dc>
    41a8:			; <UNDEFINED> instruction: 0xf109444b
    41ac:			; <UNDEFINED> instruction: 0xf8030901
    41b0:	str	r7, [r6, ip, asr #25]!
    41b4:	stcl	7, cr15, [lr], #1012	; 0x3f4
    41b8:			; <UNDEFINED> instruction: 0xf8336803
    41bc:	ldreq	r3, [sp], #23
    41c0:	svccs	0x0023d49f
    41c4:	strcs	sp, [r1], #-490	; 0xfffffe16
    41c8:	stcls	7, cr14, [r1, #-620]	; 0xfffffd94
    41cc:	ldrmi	sl, [r9], #2880	; 0xb40
    41d0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    41d4:			; <UNDEFINED> instruction: 0xf809682c
    41d8:	stccs	12, cr8, [r0], {204}	; 0xcc
    41dc:	cmphi	r7, r0	; <UNPREDICTABLE>
    41e0:	stmdavs	r8!, {r0, r2, r3, r9, sl, fp, sp, pc}^
    41e4:	ldrtmi	fp, [r1], -r0, lsr #2
    41e8:	bl	1fc21e4 <__assert_fail@plt+0x1fc030c>
    41ec:	suble	r2, sl, r0, lsl #16
    41f0:	svcmi	0x0010f855
    41f4:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    41f8:	mvnsle	r2, r0, lsl #24
    41fc:	stmiavs	sp!, {r8, r9, fp, ip, pc}
    4200:			; <UNDEFINED> instruction: 0x066b611c
    4204:	svcge	0x000dd408
    4208:	bne	fe43fa70 <__assert_fail@plt+0xfe43db98>
    420c:			; <UNDEFINED> instruction: 0xf7fd4638
    4210:	strmi	lr, [r4], -ip, ror #22
    4214:	cmple	r5, r0, lsl #16
    4218:	ldrb	r4, [r2, -r1, lsr #13]!
    421c:	ldrbeq	pc, [pc, #-55]!	; 41ed <__assert_fail@plt+0x2315>	; <UNPREDICTABLE>
    4220:			; <UNDEFINED> instruction: 0xf7fdd1bc
    4224:	stmdavs	r3, {r3, r4, r5, r7, sl, fp, sp, lr, pc}
    4228:			; <UNDEFINED> instruction: 0xf8334606
    422c:	ldreq	r3, [r8], #23
    4230:	cfstr32ls	mvfx13, [r1], {180}	; 0xb4
    4234:	strbmi	sl, [fp], #-2880	; 0xfffff4c0
    4238:	ldrdls	pc, [r0], -r4
    423c:	stclpl	8, cr15, [ip], {3}
    4240:	svceq	0x0000f1b9
    4244:	subhi	pc, r0, #0
    4248:	ldrtmi	sl, [r0], sp, lsl #30
    424c:	stmdavs	r0!, {r1, r2, r3, r6, r9, sl, lr}^
    4250:	ldrtmi	fp, [r9], -r8, lsr #2
    4254:	bl	1242250 <__assert_fail@plt+0x1240378>
    4258:			; <UNDEFINED> instruction: 0xf0002800
    425c:			; <UNDEFINED> instruction: 0xf854813f
    4260:	strcc	r6, [r1, #-3856]	; 0xfffff0f0
    4264:	mvnsle	r2, r0, lsl #28
    4268:			; <UNDEFINED> instruction: 0x464646b1
    426c:	ldrdhi	pc, [r8], -r4
    4270:			; <UNDEFINED> instruction: 0xf0189b00
    4274:			; <UNDEFINED> instruction: 0xf8c30f40
    4278:			; <UNDEFINED> instruction: 0xf0009010
    427c:			; <UNDEFINED> instruction: 0x46a8813c
    4280:	strtmi	r2, [r9], r1, lsl #8
    4284:	stmiavs	sl!, {r0, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    4288:	blls	15c94 <__assert_fail@plt+0x13dbc>
    428c:	cmpeq	r0, r2, lsl r0	; <UNPREDICTABLE>
    4290:			; <UNDEFINED> instruction: 0xf47f611c
    4294:			; <UNDEFINED> instruction: 0xf012af5e
    4298:			; <UNDEFINED> instruction: 0xf0400307
    429c:	bls	24a10 <__assert_fail@plt+0x22b38>
    42a0:	rsb	r6, sp, r3, asr r1
    42a4:	blvs	17aaeac <__assert_fail@plt+0x17a8fd4>
    42a8:	rsb	fp, r0, lr, lsl r9
    42ac:	mcrcs	8, 0, r6, cr0, cr6, {1}
    42b0:	ldcne	0, cr13, [r0, #-372]!	; 0xfffffe8c
    42b4:			; <UNDEFINED> instruction: 0xf7fd4639
    42b8:	stmdacs	r0, {r3, r4, r8, r9, fp, sp, lr, pc}
    42bc:			; <UNDEFINED> instruction: 0x4604d1f6
    42c0:	ldr	r4, [lr, -r1, lsr #13]
    42c4:			; <UNDEFINED> instruction: 0xf06f9a00
    42c8:			; <UNDEFINED> instruction: 0xf04f0303
    42cc:			; <UNDEFINED> instruction: 0x611334ff
    42d0:			; <UNDEFINED> instruction: 0xf7fde717
    42d4:	stmdavs	r3, {r5, r6, sl, fp, sp, lr, pc}
    42d8:	andscc	pc, r7, r3, lsr r8	; <UNPREDICTABLE>
    42dc:			; <UNDEFINED> instruction: 0xf53f049a
    42e0:			; <UNDEFINED> instruction: 0xf04faf10
    42e4:	strcs	r0, [r4], #-2305	; 0xfffff6ff
    42e8:	eorsvc	pc, r4, sp, lsl #17
    42ec:	stccs	7, cr14, [r4], {9}
    42f0:	svcge	0x0054f47f
    42f4:	strbmi	r9, [sp], -r2, lsl #20
    42f8:			; <UNDEFINED> instruction: 0xf0002a00
    42fc:	blls	e45b0 <__assert_fail@plt+0xe26d8>
    4300:	ldrmi	r3, [r9, #2817]	; 0xb01
    4304:			; <UNDEFINED> instruction: 0xf109d224
    4308:	ldrbpl	r0, [r7, #-2305]	; 0xfffff6ff
    430c:	mrc	6, 0, lr, cr8, cr9, {7}
    4310:			; <UNDEFINED> instruction: 0xf04f0a10
    4314:			; <UNDEFINED> instruction: 0xf7fd0b03
    4318:			; <UNDEFINED> instruction: 0x4604edbe
    431c:	beq	43fb84 <__assert_fail@plt+0x43dcac>
    4320:			; <UNDEFINED> instruction: 0xf7fd940a
    4324:			; <UNDEFINED> instruction: 0x4605edb8
    4328:	beq	43fb90 <__assert_fail@plt+0x43dcb8>
    432c:			; <UNDEFINED> instruction: 0xf7fd950b
    4330:	ldccs	13, cr14, [fp, #712]!	; 0x2c8
    4334:	stclcs	15, cr11, [pc], #32	; 435c <__assert_fail@plt+0x2484>
    4338:	strcs	fp, [r1], #-3860	; 0xfffff0ec
    433c:	ldmcs	pc!, {sl, sp}	; <UNPREDICTABLE>
    4340:			; <UNDEFINED> instruction: 0xf044bf18
    4344:	andls	r0, ip, r1, lsl #8
    4348:			; <UNDEFINED> instruction: 0xf47f2c00
    434c:	strb	sl, [r1], r5, asr #29
    4350:	stmdals	r2, {r0, r1, r8, r9, fp, ip, pc}
    4354:	movwls	r3, #13106	; 0x3332
    4358:			; <UNDEFINED> instruction: 0xf7fd4619
    435c:	stmdacs	r0, {r3, r4, r6, r7, sl, fp, sp, lr, pc}
    4360:	bicshi	pc, r9, r0
    4364:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    4368:	andls	r5, r2, r7, asr #10
    436c:			; <UNDEFINED> instruction: 0xf015e6c9
    4370:	svclt	0x00140f80
    4374:	streq	pc, [r6], #-111	; 0xffffff91
    4378:	streq	pc, [r1], #-111	; 0xffffff91
    437c:	tstvs	ip, r0, lsl #22
    4380:	strcs	pc, [ip], #-2271	; 0xfffff721
    4384:	ldrbtmi	r4, [sl], #-3071	; 0xfffff401
    4388:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    438c:	subsmi	r9, sl, pc, lsr fp
    4390:	bicshi	pc, fp, r0, asr #32
    4394:	sublt	r4, r1, r0, lsr #12
    4398:	blhi	bf694 <__assert_fail@plt+0xbd7bc>
    439c:	svchi	0x00f0e8bd
    43a0:	ldmdbvs	ip, {r8, r9, fp, ip, pc}
    43a4:	ldmib	sp, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    43a8:			; <UNDEFINED> instruction: 0xf7ff0100
    43ac:	strmi	pc, [r4], -pc, ror #21
    43b0:	blls	13e350 <__assert_fail@plt+0x13c478>
    43b4:	cmnle	r5, r0, lsl #22
    43b8:	bl	eafc4 <__assert_fail@plt+0xe90ec>
    43bc:			; <UNDEFINED> instruction: 0xf8d81808
    43c0:	ldrbeq	r3, [sl, -r8]
    43c4:	bls	3893c <__assert_fail@plt+0x36a64>
    43c8:	ldmdbvs	r4, {r8, r9, sp}
    43cc:			; <UNDEFINED> instruction: 0xe7d76153
    43d0:	bicslt	r9, fp, r4, lsl #22
    43d4:	movwlt	r9, #15106	; 0x3b02
    43d8:	strcs	r9, [r0, #-2050]	; 0xfffff7fe
    43dc:			; <UNDEFINED> instruction: 0xf80049ed
    43e0:	ldrbtmi	r5, [r9], #-9
    43e4:	ldc	7, cr15, [r6, #-1012]	; 0xfffffc0c
    43e8:	teqlt	r0, r4, lsl #12
    43ec:	blpl	823f4 <__assert_fail@plt+0x8051c>
    43f0:	cdp2	0, 10, cr15, cr12, cr2, {0}
    43f4:	blcs	22588 <__assert_fail@plt+0x206b0>
    43f8:	stmdals	r2, {r1, r4, r6, r7, r8, ip, lr, pc}
    43fc:	b	ffbc23f8 <__assert_fail@plt+0xffbc0520>
    4400:			; <UNDEFINED> instruction: 0xf06f9a00
    4404:	ldrmi	r0, [ip], -r9, lsl #6
    4408:			; <UNDEFINED> instruction: 0xe7b96113
    440c:	bl	eb018 <__assert_fail@plt+0xe9140>
    4410:			; <UNDEFINED> instruction: 0xf8d81808
    4414:	ldrbeq	r3, [pc, -r8]
    4418:	blls	38928 <__assert_fail@plt+0x36a50>
    441c:	streq	pc, [r5], #-111	; 0xffffff91
    4420:			; <UNDEFINED> instruction: 0xe7ad611c
    4424:	blvs	172b02c <__assert_fail@plt+0x1729154>
    4428:	strtmi	fp, [r0], -ip, lsr #2
    442c:			; <UNDEFINED> instruction: 0xf7fd6824
    4430:			; <UNDEFINED> instruction: 0x2c00ead6
    4434:	bls	38c20 <__assert_fail@plt+0x36d48>
    4438:	cdp	3, 1, cr2, cr8, cr0, {0}
    443c:	cmpvs	r3, #16, 20	; 0x10000
    4440:	b	fecc243c <__assert_fail@plt+0xfecc0564>
    4444:	stmdacs	r0, {r2, r9, sl, lr}
    4448:	blls	386b0 <__assert_fail@plt+0x367d8>
    444c:	streq	pc, [r4], #-111	; 0xffffff91
    4450:			; <UNDEFINED> instruction: 0xe795611c
    4454:	svceq	0x0062f1b9
    4458:	mcrge	7, 5, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    445c:			; <UNDEFINED> instruction: 0xf7fd2096
    4460:	strmi	lr, [r6], -r6, lsr #20
    4464:	stmdacs	r0, {r1, ip, pc}
    4468:	tsthi	pc, r0	; <UNPREDICTABLE>
    446c:	stmdbge	sp, {r1, r3, r6, r9, sl, lr}
    4470:	b	fe9c246c <__assert_fail@plt+0xfe9c0594>
    4474:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    4478:	ldrbpl	r2, [r7, #-662]!	; 0xfffffd6a
    447c:	strb	r9, [r0], -r3, lsl #4
    4480:	strtle	r0, [r0], #1819	; 0x71b
    4484:			; <UNDEFINED> instruction: 0xf06f9b00
    4488:	tstvs	ip, r2, lsl #8
    448c:	blls	7e274 <__assert_fail@plt+0x7c39c>
    4490:	ldmvs	sp, {r5, r7, r9, sl, lr}
    4494:	strbteq	r9, [lr], -r0, lsl #22
    4498:			; <UNDEFINED> instruction: 0xf53f611c
    449c:			; <UNDEFINED> instruction: 0xe6b2aebd
    44a0:	blcs	2b0b0 <__assert_fail@plt+0x291d8>
    44a4:	rscshi	pc, r5, r0
    44a8:	ldrmi	r9, [sl], -r2, lsl #22
    44ac:			; <UNDEFINED> instruction: 0xf8029b04
    44b0:	stcls	0, cr3, [r2], {9}
    44b4:			; <UNDEFINED> instruction: 0xf0024620
    44b8:	stmdavc	r3!, {r0, r3, r6, r9, sl, fp, ip, sp, lr, pc}
    44bc:	svclt	0x00182b22
    44c0:			; <UNDEFINED> instruction: 0xf0004622
    44c4:	stcls	0, cr8, [r0], {211}	; 0xd3
    44c8:	ldrdne	pc, [r8], -r8
    44cc:			; <UNDEFINED> instruction: 0xf7fe4620
    44d0:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    44d4:	sbchi	pc, r4, r0
    44d8:	ldrb	r6, [r1, -r4, lsr #18]
    44dc:	strtmi	r6, [r9], r3, lsr #17
    44e0:	ldrbeq	r9, [r9], -r0, lsl #20
    44e4:	svclt	0x00446116
    44e8:	strtmi	r2, [r8], r1, lsl #8
    44ec:	mcrge	5, 0, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    44f0:	strbmi	r2, [r8], r3, lsl #8
    44f4:	blls	37dd10 <__assert_fail@plt+0x37be38>
    44f8:	bls	170134 <__assert_fail@plt+0x16e25c>
    44fc:			; <UNDEFINED> instruction: 0xf0004293
    4500:	stmdbls	r6, {r0, r3, r4, r6, r7, pc}
    4504:			; <UNDEFINED> instruction: 0xf7fd4638
    4508:			; <UNDEFINED> instruction: 0x4604e9f0
    450c:			; <UNDEFINED> instruction: 0xf0402800
    4510:	cdp	0, 1, cr8, cr8, cr7, {7}
    4514:			; <UNDEFINED> instruction: 0xf7fd0a10
    4518:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    451c:	stmdacs	sl, {r0, r3, sl, ip, pc}
    4520:			; <UNDEFINED> instruction: 0xf1b0bf18
    4524:			; <UNDEFINED> instruction: 0x46073fff
    4528:	strcs	fp, [sl, -r6, lsl #30]
    452c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4530:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4534:	movwhi	lr, #31181	; 0x79cd
    4538:			; <UNDEFINED> instruction: 0xf0379b08
    453c:			; <UNDEFINED> instruction: 0xf833027f
    4540:	vst4.8	{d3-d6}, [r3 :64], r7
    4544:	cmnle	sp, r0, lsl #6
    4548:	teqle	r9, r0, lsl #22
    454c:	ldrmi	r2, [ip], -r1, lsl #6
    4550:	ldrmi	sl, [sl], #-2880	; 0xfffff4c0
    4554:			; <UNDEFINED> instruction: 0xf8029b07
    4558:	blcs	23700 <__assert_fail@plt+0x21828>
    455c:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
    4560:	beq	43fdc8 <__assert_fail@plt+0x43def0>
    4564:	ldc	7, cr15, [r6], {253}	; 0xfd
    4568:	strmi	r1, [r7], -r1, asr #24
    456c:	rscshi	pc, r9, r0
    4570:			; <UNDEFINED> instruction: 0xf000280a
    4574:			; <UNDEFINED> instruction: 0xf8dd80f6
    4578:	subeq	r9, r2, ip, lsl r0
    457c:	bpl	fe69e650 <__assert_fail@plt+0xfe69c778>
    4580:	ldrtle	r0, [r1], #-1170	; 0xfffffb6e
    4584:			; <UNDEFINED> instruction: 0xf0402c63
    4588:			; <UNDEFINED> instruction: 0xf1b980e7
    458c:			; <UNDEFINED> instruction: 0xf0400f00
    4590:	cdp	0, 1, cr8, cr8, cr13, {7}
    4594:			; <UNDEFINED> instruction: 0xf7fd0a10
    4598:	mcrrne	12, 7, lr, r4, cr14
    459c:	sbcshi	pc, r7, r0
    45a0:			; <UNDEFINED> instruction: 0xf000280a
    45a4:	ldrdeq	r8, [r3], #-4
    45a8:	andcs	r4, r0, #7340032	; 0x700000
    45ac:	ldmdavs	r2!, {r0, r1, r2, r9, ip, pc}
    45b0:	ldreq	r5, [fp], #2771	; 0xad3
    45b4:	adcshi	pc, r8, r0, asr #2
    45b8:	cmneq	pc, #55	; 0x37	; <UNPREDICTABLE>
    45bc:	tstle	r7, r8, lsl #4
    45c0:	blcs	2b1e4 <__assert_fail@plt+0x2930c>
    45c4:	sbcshi	pc, r2, r0, asr #32
    45c8:	beq	43fe30 <__assert_fail@plt+0x43df58>
    45cc:	stcl	7, cr15, [r2], #-1012	; 0xfffffc0c
    45d0:	movwls	r6, #34867	; 0x8833
    45d4:	svclt	0x0018280a
    45d8:	svccc	0x00fff1b0
    45dc:			; <UNDEFINED> instruction: 0xd1ab4607
    45e0:	strcs	r2, [sl, -r1, lsl #6]
    45e4:	str	r9, [r7, r7, lsl #6]!
    45e8:	andsls	pc, ip, sp, asr #17
    45ec:	movwls	r4, #34465	; 0x86a1
    45f0:	blvs	172b1f8 <__assert_fail@plt+0x1729320>
    45f4:	bl	ef2fc <__assert_fail@plt+0xed424>
    45f8:			; <UNDEFINED> instruction: 0xf04f0209
    45fc:			; <UNDEFINED> instruction: 0xf8020300
    4600:	cmplt	r4, r8, ror #24
    4604:	ldmeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    4608:	strbmi	r1, [r1], -r0, lsr #26
    460c:	stmdb	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4610:	addsle	r2, r1, r0, lsl #16
    4614:	stccs	8, cr6, [r0], {36}	; 0x24
    4618:			; <UNDEFINED> instruction: 0xf109d1f6
    461c:			; <UNDEFINED> instruction: 0xf7fd0008
    4620:	strmi	lr, [r1], r6, asr #18
    4624:	suble	r2, r0, r0, lsl #16
    4628:			; <UNDEFINED> instruction: 0xf109a926
    462c:			; <UNDEFINED> instruction: 0xf7fd0004
    4630:	bls	3ef78 <__assert_fail@plt+0x3d0a0>
    4634:			; <UNDEFINED> instruction: 0xf8c26b53
    4638:	ldmdavs	r2!, {r2, r4, r5, ip, pc}
    463c:	andcc	pc, r0, r9, asr #17
    4640:	ldrb	r9, [r9, -r8, lsl #4]!
    4644:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4648:	bicsle	r2, r1, r0, lsl #22
    464c:	movwcs	r4, #5658	; 0x161a
    4650:			; <UNDEFINED> instruction: 0xe77d461c
    4654:			; <UNDEFINED> instruction: 0xf57f0710
    4658:	blls	302b4 <__assert_fail@plt+0x2e3dc>
    465c:	pkhtb	r6, pc, r9, asr #2	; <UNPREDICTABLE>
    4660:			; <UNDEFINED> instruction: 0xf7fd9802
    4664:	blls	3ed5c <__assert_fail@plt+0x3ce84>
    4668:	pkhbt	r6, r9, ip, lsl #18
    466c:	ldmdavc	r3, {r1, r9, fp, ip, pc}^
    4670:	andcc	r4, r1, #20, 12	; 0x1400000
    4674:			; <UNDEFINED> instruction: 0xf43f2b00
    4678:	ldrmi	sl, [r0], -r6, lsr #30
    467c:			; <UNDEFINED> instruction: 0xf7fd9201
    4680:	bls	7f188 <__assert_fail@plt+0x7d2b0>
    4684:	blcs	89b718 <__assert_fail@plt+0x899840>
    4688:	stmdbls	r2, {r1, r8, r9, sl, fp, ip, sp, pc}
    468c:	strpl	r2, [fp], #-768	; 0xfffffd00
    4690:	blge	103e2fc <__assert_fail@plt+0x103c424>
    4694:	ldrmi	sl, [r9], #2061	; 0x80d
    4698:			; <UNDEFINED> instruction: 0xf8099b02
    469c:			; <UNDEFINED> instruction: 0xf7fd3ccc
    46a0:	andls	lr, r2, r0, lsl ip
    46a4:			; <UNDEFINED> instruction: 0xf47f2800
    46a8:	blls	302c0 <__assert_fail@plt+0x2e3e8>
    46ac:	streq	pc, [sl], #-111	; 0xffffff91
    46b0:			; <UNDEFINED> instruction: 0xe665611c
    46b4:	blcs	1ce69a8 <__assert_fail@plt+0x1ce4ad0>
    46b8:	svcge	0x0023f47f
    46bc:	strtmi	r2, [r8], r1, lsl #6
    46c0:	strcs	r4, [r3], #-1705	; 0xfffff957
    46c4:	ldr	r9, [ip, #-772]	; 0xfffffcfc
    46c8:			; <UNDEFINED> instruction: 0xf8d39b01
    46cc:	blls	246f4 <__assert_fail@plt+0x2281c>
    46d0:	svceq	0x0040f018
    46d4:	andsls	pc, r0, r3, asr #17
    46d8:	svcge	0x000df43f
    46dc:	ldrb	r4, [r2, #-1736]!	; 0xfffff938
    46e0:	blvs	172b2e8 <__assert_fail@plt+0x1729410>
    46e4:	stfned	f3, [r0, #-304]!	; 0xfffffed0
    46e8:			; <UNDEFINED> instruction: 0xf7fd4639
    46ec:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}
    46f0:	cfstrdge	mvd15, [r5, #252]	; 0xfc
    46f4:	stccs	8, cr6, [r0], {36}	; 0x24
    46f8:	bls	38ed4 <__assert_fail@plt+0x36ffc>
    46fc:	svceq	0x0080f018
    4700:	strtmi	r4, [r8], r9, lsr #13
    4704:			; <UNDEFINED> instruction: 0xf06fbf14
    4708:			; <UNDEFINED> instruction: 0xf06f0306
    470c:			; <UNDEFINED> instruction: 0xf04f0301
    4710:			; <UNDEFINED> instruction: 0x611334ff
    4714:	stmdals	r2, {r0, r2, r4, r5, r6, r7, sl, sp, lr, pc}
    4718:	stmdb	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    471c:			; <UNDEFINED> instruction: 0xf06f9a00
    4720:	ldrmi	r0, [ip], -sl, lsl #6
    4724:			; <UNDEFINED> instruction: 0xe62b6113
    4728:	ldmiblt	fp!, {r0, r1, r2, r8, r9, fp, ip, pc}^
    472c:	beq	43ff94 <__assert_fail@plt+0x43e0bc>
    4730:			; <UNDEFINED> instruction: 0xf7fd270a
    4734:	movwcs	lr, #7088	; 0x1bb0
    4738:	tstcs	r4, #469762048	; 0x1c000000
    473c:	svccc	0x00fff1b0
    4740:	adcsmi	fp, r8, #24, 30	; 0x60
    4744:	svcge	0x0033f43f
    4748:			; <UNDEFINED> instruction: 0xf7fde72d
    474c:	andcs	lr, r1, #104, 18	; 0x1a0000
    4750:	smladcs	sl, r4, r3, r2
    4754:	str	r9, [sl, -r7, lsl #4]!
    4758:			; <UNDEFINED> instruction: 0xf8cd4622
    475c:	strcc	r9, [r1], #-28	; 0xffffffe4
    4760:	andscs	lr, r4, #257949696	; 0xf600000
    4764:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4768:	str	r2, [r7, -sl, lsl #14]
    476c:	ldrdcc	pc, [r0], -sl
    4770:	stcls	6, cr4, [r9], {168}	; 0xa8
    4774:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4778:			; <UNDEFINED> instruction: 0xf8ca3301
    477c:	strb	r3, [r0], #0
    4780:	andeq	r7, r1, r4, lsl sp
    4784:	andeq	r0, r0, r8, lsl r2
    4788:	andeq	r6, r0, r4, lsr #9
    478c:	muleq	r0, ip, r4
    4790:	andeq	r7, r1, lr, lsr #20
    4794:	andeq	r6, r0, lr, asr #3
    4798:			; <UNDEFINED> instruction: 0x4604b530
    479c:	smlawblt	r8, r7, r0, fp
    47a0:	suble	r2, ip, r1, lsl #16
    47a4:	eorle	r2, r3, r2, lsl #16
    47a8:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    47ac:	stcmi	0, cr2, [lr, #-44]!	; 0xffffffd4
    47b0:	stc2l	7, cr15, [r8, #1016]!	; 0x3f8
    47b4:			; <UNDEFINED> instruction: 0x4601447d
    47b8:	tstls	r5, sp
    47bc:	stc2l	7, cr15, [r2, #1016]!	; 0x3f8
    47c0:	andcs	r4, lr, r3, lsl #12
    47c4:			; <UNDEFINED> instruction: 0xf7fe9304
    47c8:	bmi	a43f44 <__assert_fail@plt+0xa4206c>
    47cc:	ldrbtmi	r9, [sl], #-2820	; 0xfffff4fc
    47d0:	bmi	9e8fd8 <__assert_fail@plt+0x9e7100>
    47d4:	ldrbtmi	r9, [sl], #-2309	; 0xfffff6fb
    47d8:	strpl	lr, [r2], #-2509	; 0xfffff633
    47dc:	andcs	r9, r1, r1
    47e0:	ldc2l	7, cr15, [r4, #-1016]	; 0xfffffc08
    47e4:	andlt	r2, r7, r1
    47e8:	ldrhtmi	lr, [r0], -sp
    47ec:	stclt	7, cr15, [r8, #1016]!	; 0x3f8
    47f0:			; <UNDEFINED> instruction: 0xf7fe202a
    47f4:	tstlt	r0, r7, asr #27	; <UNPREDICTABLE>
    47f8:	blcs	c6280c <__assert_fail@plt+0xc60934>
    47fc:	eorcs	sp, r9, ip
    4800:	stc2l	7, cr15, [r0, #1016]	; 0x3f8
    4804:	movwcs	r4, #2587	; 0xa1b
    4808:			; <UNDEFINED> instruction: 0x4601447a
    480c:			; <UNDEFINED> instruction: 0xf7fe4618
    4810:	andcs	pc, r0, sp, lsr sp	; <UNPREDICTABLE>
    4814:	ldmib	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4818:			; <UNDEFINED> instruction: 0xf7fe2028
    481c:	andcs	pc, r0, #11456	; 0x2cc0
    4820:	strmi	r4, [r1], -r4, lsl #12
    4824:			; <UNDEFINED> instruction: 0xf7fe2001
    4828:	stmdavc	r3!, {r0, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    482c:	rscle	r2, r6, r0, lsl #22
    4830:	andcs	r4, r0, #278528	; 0x44000
    4834:	ldrbtmi	r2, [r9], #-1
    4838:	stc2	7, cr15, [r8, #-1016]!	; 0xfffffc08
    483c:	ldrdcs	lr, [r8], -pc	; <UNPREDICTABLE>
    4840:	stc2	7, cr15, [r0, #1016]!	; 0x3f8
    4844:	strmi	r2, [r5], -r0, lsl #4
    4848:	strtmi	r4, [r0], -r1, lsl #12
    484c:	ldc2	7, cr15, [lr, #-1016]	; 0xfffffc08
    4850:			; <UNDEFINED> instruction: 0xb12b782b
    4854:	strtmi	r4, [r0], -r9, lsl #18
    4858:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    485c:	ldc2	7, cr15, [r6, #-1016]	; 0xfffffc08
    4860:			; <UNDEFINED> instruction: 0xf7fd2002
    4864:	svclt	0x0000e9b0
    4868:	andeq	r5, r0, r0, asr #14
    486c:	andeq	r5, r0, lr, ror #27
    4870:	andeq	r5, r0, lr, asr lr
    4874:	andeq	r5, r0, ip, ror #13
    4878:			; <UNDEFINED> instruction: 0x000056be
    487c:	muleq	r0, sl, r6
    4880:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    4884:			; <UNDEFINED> instruction: 0x47706058
    4888:	muleq	r1, sl, r8
    488c:			; <UNDEFINED> instruction: 0x4604b510
    4890:			; <UNDEFINED> instruction: 0xf1b06800
    4894:	svclt	0x00183fff
    4898:	tstle	r9, r2, lsl #16
    489c:			; <UNDEFINED> instruction: 0xf7fd4620
    48a0:	blmi	17eb20 <__assert_fail@plt+0x17cc48>
    48a4:	rscscc	pc, pc, #79	; 0x4f
    48a8:	ldrbtmi	r2, [fp], #-0
    48ac:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
    48b0:	b	fffc28ac <__assert_fail@plt+0xfffc09d4>
    48b4:	svclt	0x0000e7f2
    48b8:	andeq	r7, r1, lr, asr #16
    48bc:			; <UNDEFINED> instruction: 0x4606b5f0
    48c0:	addlt	r4, r7, r0, asr sp
    48c4:	ldrbtmi	r4, [sp], #-1548	; 0xfffff9f4
    48c8:	cmnlt	r3, fp, lsr #16
    48cc:			; <UNDEFINED> instruction: 0xf7fd2002
    48d0:	stmdavs	fp!, {r3, r5, r6, r8, fp, sp, lr, pc}
    48d4:	andle	r4, r2, r3, lsl #5
    48d8:			; <UNDEFINED> instruction: 0xf7fd4618
    48dc:	blmi	12becfc <__assert_fail@plt+0x12bce24>
    48e0:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    48e4:	cmplt	lr, sl, lsl r0
    48e8:	blcs	b629bc <__assert_fail@plt+0xb60ae4>
    48ec:	ldmdavc	r3!, {r2, r3, r4, r5, r8, ip, lr, pc}^
    48f0:	teqle	r9, r0, lsl #22
    48f4:			; <UNDEFINED> instruction: 0xf7fd2002
    48f8:			; <UNDEFINED> instruction: 0xf7fde954
    48fc:			; <UNDEFINED> instruction: 0x4604ead4
    4900:			; <UNDEFINED> instruction: 0xf7fc2014
    4904:	movwcs	lr, #4030	; 0xfbe
    4908:			; <UNDEFINED> instruction: 0x4605461f
    490c:	strvc	r6, [r3], #-4
    4910:	stmib	r0, {r0, r1, r6, sp, lr}^
    4914:	ldmdbmi	sp!, {r1, r8, r9, ip, sp}
    4918:	bmi	f4e120 <__assert_fail@plt+0xf4c248>
    491c:	ldrbtmi	sl, [r9], #-2818	; 0xfffff4fe
    4920:	smlabtvs	r4, sp, r9, lr
    4924:	ldrbtmi	sl, [sl], #-2310	; 0xfffff6fa
    4928:	andeq	lr, r3, r1, lsl r9
    492c:	andvs	lr, r2, #3358720	; 0x334000
    4930:	stm	sp, {r3, r4, r5, r9, sl, fp, lr}
    4934:	strtmi	r0, [r8], -r3
    4938:	ldrbtmi	r4, [lr], #-2359	; 0xfffff6c9
    493c:	eorsvs	ip, r4, ip, lsl #22
    4940:			; <UNDEFINED> instruction: 0xf7fd4479
    4944:			; <UNDEFINED> instruction: 0x4604ea3c
    4948:	subsle	r2, r5, r0, lsl #16
    494c:	andcs	r2, r1, #0, 6
    4950:			; <UNDEFINED> instruction: 0x46204619
    4954:	stmia	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4958:	andcs	r4, r0, #48, 22	; 0xc000
    495c:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4960:	addsvs	r4, sl, r0, lsl #14
    4964:	ldcllt	0, cr11, [r0, #28]!
    4968:	andcs	r4, r6, #737280	; 0xb4000
    496c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    4970:	b	fe14296c <__assert_fail@plt+0xfe140a94>
    4974:	ldrtmi	r4, [r0], -r5, lsl #12
    4978:	stmdb	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    497c:	ldreq	pc, [r4], #-256	; 0xffffff00
    4980:	ldmibvc	r3!, {r0, r2, r4, r7, r8, fp, ip, sp, pc}
    4984:	strcs	fp, [r1, -r3, lsl #3]
    4988:			; <UNDEFINED> instruction: 0xf04f4620
    498c:			; <UNDEFINED> instruction: 0xf7fc34ff
    4990:	shsub16mi	lr, r1, r8
    4994:	andscc	r4, r0, r5, lsl #12
    4998:	ldm	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    499c:	adcvs	r2, pc, r0, lsl #6
    49a0:	movwmi	lr, #2501	; 0x9c5
    49a4:	ldr	r6, [r6, fp, ror #1]!
    49a8:	andcs	r4, r9, #491520	; 0x78000
    49ac:	smladxcs	r2, r0, r6, r4
    49b0:			; <UNDEFINED> instruction: 0xf7fd4479
    49b4:	stmdacs	r0, {r2, r5, r6, r9, fp, sp, lr, pc}
    49b8:	strtmi	sp, [r0], -r6, ror #1
    49bc:	svc	0x0060f7fc
    49c0:			; <UNDEFINED> instruction: 0x46054631
    49c4:			; <UNDEFINED> instruction: 0xf7fd3010
    49c8:	movwcs	lr, #2180	; 0x884
    49cc:	stmib	r5, {r0, r1, r3, r5, r6, sp, lr}^
    49d0:	and	r3, r4, r2, lsl #6
    49d4:	stmdb	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    49d8:	blcs	11e9ec <__assert_fail@plt+0x11cb14>
    49dc:	vst4.8	{d29,d31,d33,d35}, [pc], sl
    49e0:	vqsub.s8	<illegal reg q11.5>, q8, <illegal reg q5.5>
    49e4:	ldrtmi	r4, [r0], -r1, asr #2
    49e8:	stm	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    49ec:	strmi	r1, [r4], -r3, asr #24
    49f0:	rscle	r6, pc, r8, lsr #32
    49f4:	str	r2, [lr, r0, lsl #14]
    49f8:			; <UNDEFINED> instruction: 0xf7fd2002
    49fc:			; <UNDEFINED> instruction: 0x4604e8d2
    4a00:	svclt	0x0000e7a4
    4a04:	andeq	r7, r1, lr, asr r8
    4a08:	andeq	r7, r1, r2, asr #16
    4a0c:			; <UNDEFINED> instruction: 0xffffff6b
    4a10:	andeq	r0, r0, r3, asr #13
    4a14:			; <UNDEFINED> instruction: 0x000177be
    4a18:	andeq	r5, r0, r8, lsl #25
    4a1c:	andeq	r7, r1, r8, asr #15
    4a20:	andeq	r5, r0, r2, asr ip
    4a24:	andeq	r5, r0, ip, lsl ip
    4a28:	stmdacs	r1, {r0, r2, r4, r5, r6, r9, fp, lr}
    4a2c:	ldrbtmi	r4, [sl], #-2933	; 0xfffff48b
    4a30:	strdlt	fp, [r9], r0
    4a34:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4a38:			; <UNDEFINED> instruction: 0xf04f9307
    4a3c:	eorsle	r0, lr, r0, lsl #6
    4a40:			; <UNDEFINED> instruction: 0x46044e71
    4a44:	ldrbtmi	r4, [lr], #-1549	; 0xfffff9f3
    4a48:	ldmdavs	r0!, {r0, r1, r4, r5, r6, r7, fp, sp, lr}^
    4a4c:	cmple	r1, r0, lsl #22
    4a50:	ldrbtmi	r4, [sl], #-2670	; 0xfffff592
    4a54:	tstmi	r8, #311296	; 0x4c000
    4a58:	sbchi	pc, r5, r0, asr #32
    4a5c:	ldrbtmi	r4, [lr], #-3692	; 0xfffff194
    4a60:	movwmi	r6, #15987	; 0x3e73
    4a64:	addhi	pc, r4, r0, asr #32
    4a68:	blcs	1ee3c <__assert_fail@plt+0x1cf64>
    4a6c:	ldmiblt	r5!, {r0, r5, r6, ip, lr, pc}
    4a70:	ldrbtmi	r4, [sl], #-2664	; 0xfffff598
    4a74:	ldrdcc	lr, [r3, -r2]
    4a78:	movwmi	r6, #48720	; 0xbe50
    4a7c:	movwmi	r6, #14417	; 0x3851
    4a80:	andle	r4, ip, fp, lsl #6
    4a84:	stmvc	fp, {r0, r4, fp, sp, lr}
    4a88:	strle	r0, [lr, #-2011]!	; 0xfffff825
    4a8c:	stmvs	sl, {r0, r1, r3, r8, fp, sp, lr}
    4a90:	eorle	r4, sl, #805306377	; 0x30000009
    4a94:	mrrcne	8, 4, r6, r8, cr10
    4a98:			; <UNDEFINED> instruction: 0x21206108
    4a9c:	cfstrscs	mvf5, [r7], {209}	; 0xd1
    4aa0:	adchi	pc, r5, r0, lsl #4
    4aa4:			; <UNDEFINED> instruction: 0xf004e8df
    4aa8:	bleq	2c76dc <__assert_fail@plt+0x2c5804>
    4aac:	strteq	r2, [r5], #-3339	; 0xfffff2f5
    4ab0:	ldmdami	sl, {r0, r3, r4, r6, r8, r9, fp, lr}^
    4ab4:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    4ab8:			; <UNDEFINED> instruction: 0xf7fc6819
    4abc:	bmi	1640a74 <__assert_fail@plt+0x163eb9c>
    4ac0:	ldrbtmi	r4, [sl], #-2896	; 0xfffff4b0
    4ac4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4ac8:	subsmi	r9, sl, r7, lsl #22
    4acc:	addhi	pc, sp, r0, asr #32
    4ad0:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    4ad4:	stmdacs	r0, {r0, r4, r5, fp, sp, lr}
    4ad8:	cdpmi	0, 5, cr13, cr2, cr3, {3}
    4adc:			; <UNDEFINED> instruction: 0xf106447e
    4ae0:			; <UNDEFINED> instruction: 0xf7fc0014
    4ae4:	ldmdavs	r0!, {r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    4ae8:	strhtcs	lr, [r0], -r8
    4aec:	svc	0x0050f7fc
    4af0:	blmi	137ea4c <__assert_fail@plt+0x137cb74>
    4af4:	ldrbtmi	r4, [fp], #-2125	; 0xfffff7b3
    4af8:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    4afc:	svc	0x00caf7fc
    4b00:	blmi	12fea7c <__assert_fail@plt+0x12fcba4>
    4b04:	ldrbtmi	r4, [fp], #-2123	; 0xfffff7b5
    4b08:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    4b0c:	svc	0x00c2f7fc
    4b10:	blmi	127ea6c <__assert_fail@plt+0x127cb94>
    4b14:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
    4b18:	stmda	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b1c:	ldrbtmi	r4, [r9], #-2375	; 0xfffff6b9
    4b20:	ldrtmi	r4, [r0], -r2, lsl #12
    4b24:	ldmda	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b28:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
    4b2c:	stmiblt	sl!, {r1, r3, r4, r6, r7, fp, sp, lr}
    4b30:	bmi	11204a4 <__assert_fail@plt+0x111e5cc>
    4b34:	ldmdbvs	r2, {r1, r3, r4, r5, r6, sl, lr}
    4b38:	andle	r4, pc, r3, lsl r3	; <UNPREDICTABLE>
    4b3c:	ldrbtmi	r4, [fp], #-2882	; 0xfffff4be
    4b40:	stmvc	fp, {r0, r3, r4, fp, sp, lr}
    4b44:	strle	r0, [pc, #-2010]	; 4372 <__assert_fail@plt+0x249a>
    4b48:	stmvs	sl, {r0, r1, r3, r8, fp, sp, lr}
    4b4c:	andle	r4, fp, #805306377	; 0x30000009
    4b50:	mrrcne	8, 4, r6, r8, cr10
    4b54:	teqcs	sl, r8, lsl #2
    4b58:			; <UNDEFINED> instruction: 0xe78854d1
    4b5c:	ldrbtmi	r4, [fp], #-2875	; 0xfffff4c5
    4b60:	blcs	1ecd4 <__assert_fail@plt+0x1cdfc>
    4b64:	str	sp, [r2, sl, ror #3]
    4b68:			; <UNDEFINED> instruction: 0xf7fc203a
    4b6c:			; <UNDEFINED> instruction: 0xe77eef12
    4b70:	blcs	20644 <__assert_fail@plt+0x1e76c>
    4b74:	stmdage	r6, {r0, r2, r3, r6, r7, ip, lr, pc}
    4b78:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    4b7c:	stmdacs	r1, {r0, r3, r6, r7, ip, lr, pc}
    4b80:	andle	r6, fp, r6, lsr r8
    4b84:	ldrbtmi	r4, [r9], #-2354	; 0xfffff6ce
    4b88:			; <UNDEFINED> instruction: 0xf7fd9105
    4b8c:	stmdbls	r5, {r1, r2, r4, fp, sp, lr, pc}
    4b90:	strmi	r9, [r2], -r6, lsl #22
    4b94:			; <UNDEFINED> instruction: 0xf7fd4630
    4b98:	strb	lr, [r5, r2, lsr #16]
    4b9c:	ldrbtmi	r4, [r9], #-2349	; 0xfffff6d3
    4ba0:	strdls	lr, [r5, -r2]
    4ba4:	svc	0x0012f7fc
    4ba8:	stmdage	r6, {r0, r1, r9, sl, lr}
    4bac:			; <UNDEFINED> instruction: 0xf7fc9306
    4bb0:	stmdbls	r5, {r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    4bb4:	strmi	r4, [r8], -r4, lsl #13
    4bb8:	ldrdne	pc, [r0], -ip
    4bbc:	andcc	lr, r4, #220, 18	; 0x370000
    4bc0:	movwcc	r9, #4355	; 0x1103
    4bc4:	ldrdvc	pc, [r4], -ip
    4bc8:	rsbvc	pc, ip, #536870912	; 0x20000000
    4bcc:	strls	r4, [r2, -r2, lsr #18]
    4bd0:			; <UNDEFINED> instruction: 0xf8dc4479
    4bd4:	strls	r7, [r1, -r8]
    4bd8:	ldrdvc	pc, [ip], -ip
    4bdc:			; <UNDEFINED> instruction: 0xf7fc9700
    4be0:	ldmdavs	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    4be4:	ldmdavs	r1, {r2, r4, r5, r8, r9, sl, sp, lr, pc}
    4be8:			; <UNDEFINED> instruction: 0xf7fce777
    4bec:	blmi	700854 <__assert_fail@plt+0x6fe97c>
    4bf0:	ldmdbmi	fp, {r1, r5, r9, sl, lr}
    4bf4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4bf8:			; <UNDEFINED> instruction: 0xf7fc6818
    4bfc:	smmlsr	lr, r0, pc, lr	; <UNPREDICTABLE>
    4c00:	andeq	r7, r1, r6, lsl #7
    4c04:	andeq	r0, r0, r8, lsl r2
    4c08:	ldrdeq	r7, [r1], -lr
    4c0c:	ldrdeq	r7, [r1], -r2
    4c10:	andeq	r7, r1, r6, asr #13
    4c14:			; <UNDEFINED> instruction: 0x000176b2
    4c18:	andeq	r7, r1, r0, ror r6
    4c1c:	andeq	r5, r0, sl, ror fp
    4c20:	strdeq	r7, [r1], -r2
    4c24:	andeq	r7, r1, r8, asr #12
    4c28:	andeq	r7, r1, lr, lsr #12
    4c2c:	andeq	r5, r0, r8, lsr #22
    4c30:	andeq	r7, r1, lr, lsl r6
    4c34:	andeq	r5, r0, r0, lsl fp
    4c38:	andeq	r7, r1, r0, lsl r6
    4c3c:	strdeq	r5, [r0], -r2
    4c40:	strdeq	r7, [r1], -sl
    4c44:	strdeq	r7, [r1], -r0
    4c48:	andeq	r7, r1, r6, ror #11
    4c4c:	andeq	r7, r1, r6, asr #11
    4c50:	andeq	r5, r0, lr, asr sl
    4c54:	andeq	r5, r0, sl, lsr sl
    4c58:	andeq	r5, r0, r0, lsr #20
    4c5c:	andeq	r7, r1, r0, lsr r5
    4c60:	andeq	r5, r0, r2, asr #20
    4c64:	svcmi	0x00f0e92d
    4c68:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    4c6c:	strmi	r8, [r8], r2, lsl #22
    4c70:	addlt	r4, r5, ip, lsl r6
    4c74:			; <UNDEFINED> instruction: 0xf8dd9e10
    4c78:	andls	sl, r3, #68	; 0x44
    4c7c:	teqlt	lr, r1	; <illegal shifter operand>
    4c80:	mulls	r0, r6, r8
    4c84:	stmdbeq	r8, {r0, r3, r5, r7, r8, ip, sp, lr, pc}
    4c88:			; <UNDEFINED> instruction: 0xf989fab9
    4c8c:	ldmdbne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    4c90:	addlt	pc, r8, #14614528	; 0xdf0000
    4c94:			; <UNDEFINED> instruction: 0xf8db44fb
    4c98:	stmdacs	r0, {}	; <UNPREDICTABLE>
    4c9c:	rschi	pc, lr, r0
    4ca0:	svc	0x001cf7fc
    4ca4:	ldrbtmi	r4, [fp], #-2974	; 0xfffff462
    4ca8:	bcs	1ef18 <__assert_fail@plt+0x1d040>
    4cac:	svccs	0x0001bf18
    4cb0:	rscshi	pc, r9, r0, asr #32
    4cb4:			; <UNDEFINED> instruction: 0x46494b9b
    4cb8:	andcs	r4, r0, #56, 12	; 0x3800000
    4cbc:	addsvs	r4, sl, fp, ror r4
    4cc0:	mrc2	7, 5, pc, cr2, cr15, {7}
    4cc4:	svceq	0x0000f1b9
    4cc8:	mcrcs	1, 0, sp, cr0, cr2, {2}
    4ccc:	blls	f9218 <__assert_fail@plt+0xf7340>
    4cd0:			; <UNDEFINED> instruction: 0xf0002b00
    4cd4:	blmi	fe5250d4 <__assert_fail@plt+0xfe5231fc>
    4cd8:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4cdc:			; <UNDEFINED> instruction: 0xf0402b00
    4ce0:	ldcmi	0, cr8, [r2], {164}	; 0xa4
    4ce4:	ldrtmi	r4, [r8], -r9, asr #12
    4ce8:	ldrbtmi	r9, [ip], #-3331	; 0xfffff2fd
    4cec:	mrc2	7, 4, pc, cr12, cr15, {7}
    4cf0:	strcs	r4, [r1], -pc, lsl #17
    4cf4:	ldrbtmi	r6, [r8], #-2081	; 0xfffff7df
    4cf8:	eorshi	pc, r8, #14614528	; 0xdf0000
    4cfc:	mcr	7, 6, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    4d00:	blcc	82d5c <__assert_fail@plt+0x80e84>
    4d04:	ldrbtmi	r6, [r8], #2081	; 0x821
    4d08:	ldmiblt	r3!, {r1, r2, r5, r7, sp, lr}
    4d0c:	blcs	37cdb0 <__assert_fail@plt+0x37aed8>
    4d10:	addshi	pc, sl, r0
    4d14:			; <UNDEFINED> instruction: 0xf0002b0a
    4d18:	stmvc	sl, {r0, r2, r3, r4, r7, pc}
    4d1c:			; <UNDEFINED> instruction: 0xf14007d2
    4d20:	stmdbvs	r8, {r0, r2, r3, r7, pc}
    4d24:	addsmi	r6, r0, #9043968	; 0x8a0000
    4d28:	addhi	pc, r8, r0, lsl #1
    4d2c:	tstvs	sl, r2, asr #24
    4d30:	ldrpl	r6, [r3], #-2122	; 0xfffff7b6
    4d34:	blcc	82d90 <__assert_fail@plt+0x80eb8>
    4d38:	blcs	17312ac <__assert_fail@plt+0x172f3d4>
    4d3c:	mvnle	r6, r6, lsr #1
    4d40:	ldrbtmi	r4, [r8], #-2173	; 0xfffff783
    4d44:	mcr	7, 5, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    4d48:	blcc	82da4 <__assert_fail@plt+0x80ecc>
    4d4c:	blcs	1edd8 <__assert_fail@plt+0x1cf00>
    4d50:	blmi	1eb9524 <__assert_fail@plt+0x1eb764c>
    4d54:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4d58:			; <UNDEFINED> instruction: 0xf0002b00
    4d5c:	andcs	r8, sl, r3, lsl #1
    4d60:	mrc	7, 0, APSR_nzcv, cr6, cr12, {7}
    4d64:	andcs	r4, r0, #120832	; 0x1d800
    4d68:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    4d6c:			; <UNDEFINED> instruction: 0xe079609a
    4d70:			; <UNDEFINED> instruction: 0xf8df3601
    4d74:	ldrbtmi	fp, [fp], #464	; 0x1d0
    4d78:	ldrdpl	pc, [r0], -fp
    4d7c:	strtmi	fp, [r9], -ip, lsr #2
    4d80:			; <UNDEFINED> instruction: 0xf7fc4620
    4d84:			; <UNDEFINED> instruction: 0xf8dbee88
    4d88:			; <UNDEFINED> instruction: 0xf1b85000
    4d8c:			; <UNDEFINED> instruction: 0xf0000f00
    4d90:			; <UNDEFINED> instruction: 0xf8df809a
    4d94:			; <UNDEFINED> instruction: 0x46b381b4
    4d98:	asrsge	pc, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    4d9c:			; <UNDEFINED> instruction: 0xf10844f8
    4da0:	ldrbtmi	r0, [sl], #788	; 0x314
    4da4:	bcc	4405cc <__assert_fail@plt+0x43e6f4>
    4da8:	ldrmi	lr, [r3, #32]!
    4dac:	andcs	fp, r0, #8, 30
    4db0:			; <UNDEFINED> instruction: 0xf8d8d00b
    4db4:			; <UNDEFINED> instruction: 0xf8d80010
    4db8:	b	1408dd0 <__assert_fail@plt+0x1406ef8>
    4dbc:	andle	r0, r4, r1, lsl #4
    4dc0:	beq	440628 <__assert_fail@plt+0x43e750>
    4dc4:	svc	0x001cf7fc
    4dc8:	bl	fe90bfd8 <__assert_fail@plt+0xfe90a100>
    4dcc:	strtmi	r0, [r8], -fp, lsl #2
    4dd0:	tstls	r0, r1, lsl #2
    4dd4:			; <UNDEFINED> instruction: 0x4653495e
    4dd8:	andlt	pc, r4, sp, asr #17
    4ddc:	bleq	811f4 <__assert_fail@plt+0x7f31c>
    4de0:			; <UNDEFINED> instruction: 0xf7fc4479
    4de4:	blmi	17009dc <__assert_fail@plt+0x16feb04>
    4de8:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4dec:	ldrbmi	r2, [r8], -sl, lsl #2
    4df0:	svc	0x0012f7fc
    4df4:	stmdacs	r0, {r2, r9, sl, lr}
    4df8:			; <UNDEFINED> instruction: 0x4629d1d7
    4dfc:			; <UNDEFINED> instruction: 0xf7fc4658
    4e00:	ldmdavc	r3!, {r1, r3, r6, r9, sl, fp, sp, lr, pc}
    4e04:			; <UNDEFINED> instruction: 0xf43f2b00
    4e08:	ldrtmi	sl, [r0], -r2, ror #30
    4e0c:	mrc	7, 7, APSR_nzcv, cr8, cr12, {7}
    4e10:			; <UNDEFINED> instruction: 0xf8104430
    4e14:	blcs	293e20 <__assert_fail@plt+0x291f48>
    4e18:	svcge	0x0059f43f
    4e1c:	andcs	r4, r1, #79872	; 0x13800
    4e20:	addsvs	r4, sl, fp, ror r4
    4e24:	bcs	2b638 <__assert_fail@plt+0x29760>
    4e28:	mcrrmi	0, 6, sp, ip, cr5
    4e2c:	ldrbtmi	r2, [ip], #-10
    4e30:			; <UNDEFINED> instruction: 0xf7fc6821
    4e34:	movwcs	lr, #3502	; 0xdae
    4e38:	ldrb	r6, [r2, -r3, lsr #1]
    4e3c:			; <UNDEFINED> instruction: 0xf7fc4618
    4e40:			; <UNDEFINED> instruction: 0xf8d8eda8
    4e44:	ldrb	r1, [r5, -r0]!
    4e48:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
    4e4c:	mcr	7, 1, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    4e50:	strb	r6, [pc, -r1, lsr #16]!
    4e54:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
    4e58:	mrc	7, 0, APSR_nzcv, cr12, cr12, {7}
    4e5c:	bllt	ee2f10 <__assert_fail@plt+0xee1038>
    4e60:	adcvs	r6, r3, r1, lsr #16
    4e64:	eorsle	r2, lr, r5, lsl #30
    4e68:	suble	r2, r8, r6, lsl #30
    4e6c:	andlt	r4, r5, r8, lsl #12
    4e70:	blhi	c016c <__assert_fail@plt+0xbe294>
    4e74:	svcmi	0x00f0e8bd
    4e78:	ldclt	7, cr15, [r0, #-1008]	; 0xfffffc10
    4e7c:			; <UNDEFINED> instruction: 0xf04f483a
    4e80:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
    4e84:	ldc2	7, cr15, [sl, #-1020]	; 0xfffffc04
    4e88:	ldrdeq	pc, [r0], -fp
    4e8c:			; <UNDEFINED> instruction: 0xf47f2800
    4e90:	blmi	db0ab4 <__assert_fail@plt+0xdaebdc>
    4e94:	rscscs	pc, r1, #64, 4
    4e98:	ldmdami	r6!, {r0, r2, r4, r5, r8, fp, lr}
    4e9c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4ea0:			; <UNDEFINED> instruction: 0xf7fd4478
    4ea4:	ldmdavs	r9, {r1, r3, r4, fp, sp, lr, pc}
    4ea8:			; <UNDEFINED> instruction: 0xf7fc200a
    4eac:	smlsdx	r1, r2, sp, lr
    4eb0:	ldrtmi	r4, [r8], -r9, asr #12
    4eb4:	ldc2	7, cr15, [r8, #1020]!	; 0x3fc
    4eb8:	stmdavs	r1!, {r0, r1, r2, r3, r5, fp, lr}
    4ebc:			; <UNDEFINED> instruction: 0xf7fc4478
    4ec0:	stmdavs	r1!, {r1, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    4ec4:			; <UNDEFINED> instruction: 0x4652e736
    4ec8:	ldrtmi	r4, [r1], -r8, lsr #12
    4ecc:	ldc	7, cr15, [r8, #-1008]	; 0xfffffc10
    4ed0:	blmi	abed34 <__assert_fail@plt+0xabce5c>
    4ed4:	ldrbtmi	r2, [fp], #-3845	; 0xfffff0fb
    4ed8:	bicle	r6, r5, r9, lsl r8
    4edc:			; <UNDEFINED> instruction: 0xb113689b
    4ee0:			; <UNDEFINED> instruction: 0xf7fc200a
    4ee4:	blmi	9c0444 <__assert_fail@plt+0x9be56c>
    4ee8:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    4eec:	ldcl	7, cr15, [r8], {252}	; 0xfc
    4ef0:			; <UNDEFINED> instruction: 0xf7fc2002
    4ef4:	svccs	0x0005ee68
    4ef8:			; <UNDEFINED> instruction: 0xd1b56819
    4efc:	blmi	87eec4 <__assert_fail@plt+0x87cfec>
    4f00:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4f04:	blmi	8333d8 <__assert_fail@plt+0x831500>
    4f08:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    4f0c:	stcl	7, cr15, [r8], {252}	; 0xfc
    4f10:	svc	0x00baf7fc
    4f14:			; <UNDEFINED> instruction: 0xf7fc200a
    4f18:			; <UNDEFINED> instruction: 0xe7f4ed3c
    4f1c:	muleq	r1, r0, r4
    4f20:	andeq	r7, r1, lr, ror r4
    4f24:	andeq	r7, r1, r8, ror #8
    4f28:	andeq	r7, r1, ip, asr #8
    4f2c:	andeq	r7, r1, sl, lsr r4
    4f30:	andeq	r5, r0, sl, lsl #19
    4f34:	andeq	r7, r1, lr, lsl r4
    4f38:	andeq	r5, r0, r2, asr #18
    4f3c:	ldrdeq	r7, [r1], -r0
    4f40:			; <UNDEFINED> instruction: 0x000173bc
    4f44:	andeq	r7, r1, lr, lsr #7
    4f48:	andeq	r7, r1, r8, lsl #7
    4f4c:	andeq	r5, r0, r6, lsl #29
    4f50:	muleq	r0, r8, r8
    4f54:	andeq	r7, r1, ip, lsr r3
    4f58:	andeq	r7, r1, r4, lsl #6
    4f5c:	strdeq	r7, [r1], -r6
    4f60:	andeq	r5, r0, lr, lsr r8
    4f64:	andeq	r5, r0, r6, lsr r8
    4f68:	andeq	r4, r0, sl, asr sp
    4f6c:	andeq	r5, r0, r0, lsr #18
    4f70:			; <UNDEFINED> instruction: 0x000057b6
    4f74:	andeq	r5, r0, ip, asr #15
    4f78:	andeq	r5, r0, r4, asr #15
    4f7c:	andeq	r7, r1, lr, asr #4
    4f80:	andeq	r7, r1, ip, lsr r2
    4f84:	andeq	r7, r1, r4, lsr #4
    4f88:	andeq	r7, r1, ip, lsl r2
    4f8c:	movwcs	fp, #1038	; 0x40e
    4f90:	addlt	fp, r4, r0, lsr r5
    4f94:	ldrd	pc, [r8], #-143	; 0xffffff71
    4f98:			; <UNDEFINED> instruction: 0xf8dfac07
    4f9c:	ldrmi	ip, [sl], -r8, asr #32
    4fa0:			; <UNDEFINED> instruction: 0xf85444fe
    4fa4:	tstcs	r1, r4, lsl #22
    4fa8:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    4fac:	ldrdgt	pc, [r0], -ip
    4fb0:	andgt	pc, ip, sp, asr #17
    4fb4:	stceq	0, cr15, [r0], {79}	; 0x4f
    4fb8:	strpl	lr, [r0], #-2509	; 0xfffff633
    4fbc:			; <UNDEFINED> instruction: 0xf7ff9402
    4fc0:	bmi	28490c <__assert_fail@plt+0x282a34>
    4fc4:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    4fc8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4fcc:	subsmi	r9, sl, r3, lsl #22
    4fd0:	andlt	sp, r4, r4, lsl #2
    4fd4:	ldrhtmi	lr, [r0], -sp
    4fd8:	ldrbmi	fp, [r0, -r3]!
    4fdc:	ldc	7, cr15, [lr, #-1008]	; 0xfffffc10
    4fe0:	andeq	r6, r1, r4, lsl lr
    4fe4:	andeq	r0, r0, r8, lsl r2
    4fe8:	andeq	r6, r1, lr, ror #27
    4fec:	svcmi	0x00f0e92d
    4ff0:			; <UNDEFINED> instruction: 0xf8df460d
    4ff4:	ldrmi	r1, [r6], -r4, asr #8
    4ff8:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4ffc:	ldrbtmi	fp, [r9], #-173	; 0xffffff53
    5000:			; <UNDEFINED> instruction: 0xf8d06883
    5004:	strmi	r8, [r4], -r0
    5008:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    500c:			; <UNDEFINED> instruction: 0xf04f922b
    5010:	blcs	5818 <__assert_fail@plt+0x3940>
    5014:	adcshi	pc, sp, r0
    5018:	svccc	0x00fff1b8
    501c:			; <UNDEFINED> instruction: 0xf8dfd056
    5020:	ldrbtmi	r3, [fp], #-1056	; 0xfffffbe0
    5024:	andhi	pc, r0, r3, asr #17
    5028:	suble	r2, r2, r0, lsl #28
    502c:	and	r4, r2, r7, lsr r6
    5030:	strmi	r1, [r5], #-2623	; 0xfffff5c1
    5034:			; <UNDEFINED> instruction: 0x463ad03d
    5038:	strbmi	r4, [r0], -r9, lsr #12
    503c:	mcr	7, 2, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    5040:	ble	ffd4f048 <__assert_fail@plt+0xffd4d170>
    5044:	mcr	7, 0, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    5048:	blcs	11f05c <__assert_fail@plt+0x11d184>
    504c:	blmi	fff79420 <__assert_fail@plt+0xfff77548>
    5050:	svcvs	0x001b447b
    5054:	stmdavs	r3!, {r0, r1, r8, r9, fp, ip, sp, pc}
    5058:	eorle	r3, sl, r1, lsl #6
    505c:			; <UNDEFINED> instruction: 0xf7fc2002
    5060:			; <UNDEFINED> instruction: 0xf7fceda0
    5064:			; <UNDEFINED> instruction: 0xf7fcef20
    5068:	strdlt	lr, [r8, r6]!
    506c:	ldcl	7, cr15, [r4, #1008]!	; 0x3f0
    5070:	strmi	r7, [r5], -r3, lsr #24
    5074:	blcs	d084 <__assert_fail@plt+0xb1ac>
    5078:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
    507c:	ldc	7, cr15, [r0, #1008]	; 0x3f0
    5080:	stmdavs	r8!, {r0, r1, r2, r9, sl, lr}
    5084:	stcl	7, cr15, [r2, #-1008]!	; 0xfffffc10
    5088:			; <UNDEFINED> instruction: 0xf10449ef
    508c:	ldrbtmi	r0, [r9], #-528	; 0xfffffdf0
    5090:	ldrtmi	r4, [r8], -r3, lsl #12
    5094:	mcr	7, 6, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    5098:	cmplt	r3, r3, ror #17
    509c:	mcrrne	8, 2, r6, r3, cr0
    50a0:			; <UNDEFINED> instruction: 0xf7fcd007
    50a4:	blmi	ffa80cc4 <__assert_fail@plt+0xffa7edec>
    50a8:	rscscc	pc, pc, #79	; 0x4f
    50ac:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
    50b0:	bmi	ff9dd120 <__assert_fail@plt+0xff9db248>
    50b4:	ldrbtmi	r4, [sl], #-3041	; 0xfffff41f
    50b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    50bc:	subsmi	r9, sl, fp, lsr #22
    50c0:			; <UNDEFINED> instruction: 0x81aef040
    50c4:	eorlt	r4, sp, r0, lsr r6
    50c8:	svchi	0x00f0e8bd
    50cc:			; <UNDEFINED> instruction: 0xf10049e1
    50d0:	movwcs	r0, #1808	; 0x710
    50d4:	sbcvs	r2, r3, r6, lsl #4
    50d8:			; <UNDEFINED> instruction: 0x46384479
    50dc:	mcr	7, 6, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    50e0:			; <UNDEFINED> instruction: 0x7da3b910
    50e4:	cmple	sp, r0, lsl #22
    50e8:	andcs	r4, r9, #3588096	; 0x36c000
    50ec:			; <UNDEFINED> instruction: 0xf1044638
    50f0:	ldrbtmi	r0, [r9], #-2073	; 0xfffff7e7
    50f4:	mcr	7, 6, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    50f8:	ldrtmi	fp, [r8], r0, lsl #2
    50fc:	mulge	r0, r8, r8
    5100:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5104:	eorsls	pc, ip, sp, lsr #17
    5108:	svceq	0x0000f1ba
    510c:	sbchi	pc, r9, r0, asr #32
    5110:	ldrbtmi	r4, [fp], #-3026	; 0xfffff42e
    5114:			; <UNDEFINED> instruction: 0x47986edb
    5118:	strmi	r7, [r0], r3, lsl #16
    511c:			; <UNDEFINED> instruction: 0xf0002800
    5120:	blcs	256b0 <__assert_fail@plt+0x237d8>
    5124:	addshi	pc, r8, r0
    5128:	stcl	7, cr15, [sl, #-1008]!	; 0xfffffc10
    512c:	stmdacs	sl!, {r0, r1, r2, ip, sp}^
    5130:	addshi	pc, r2, r0, lsl #4
    5134:	teqeq	lr, #1073741827	; 0x40000003	; <UNPREDICTABLE>
    5138:	rsbcs	r4, fp, #68157440	; 0x4100000
    513c:			; <UNDEFINED> instruction: 0xf7fc4618
    5140:	stmibmi	r7, {r1, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}^
    5144:	ldrbtmi	r2, [r9], #-620	; 0xfffffd94
    5148:	stc	7, cr15, [ip, #1008]	; 0x3f0
    514c:	adcge	pc, r9, sp, lsl #17
    5150:	beq	f4158c <__assert_fail@plt+0xf3f6b4>
    5154:			; <UNDEFINED> instruction: 0xf7fc4680
    5158:			; <UNDEFINED> instruction: 0xf100ed54
    515c:	strbmi	r0, [r8], -r2, lsl #22
    5160:	mrscs	r2, R9_usr
    5164:	mrc	7, 2, APSR_nzcv, cr12, cr12, {7}
    5168:	movwcc	r4, #5635	; 0x1603
    516c:	rsbsle	r6, r6, r0, lsr #32
    5170:			; <UNDEFINED> instruction: 0x4651465a
    5174:	mcr	7, 5, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    5178:			; <UNDEFINED> instruction: 0xf0003001
    517c:			; <UNDEFINED> instruction: 0xf8d480c5
    5180:			; <UNDEFINED> instruction: 0xf1b88000
    5184:			; <UNDEFINED> instruction: 0xf0003fff
    5188:	movwcs	r8, #339	; 0x153
    518c:	movwcs	r6, #4195	; 0x1063
    5190:	blmi	fed1d524 <__assert_fail@plt+0xfed1b64c>
    5194:	svccc	0x00fff1b8
    5198:			; <UNDEFINED> instruction: 0xf8c3447b
    519c:			; <UNDEFINED> instruction: 0xf43f8000
    51a0:	smlsld	sl, r1, r6, pc	; <UNPREDICTABLE>
    51a4:	ldmdbeq	r6, {r2, r8, ip, sp, lr, pc}
    51a8:			; <UNDEFINED> instruction: 0xf7fc4648
    51ac:	andcc	lr, r1, sl, lsr #26
    51b0:	bl	1f431a8 <__assert_fail@plt+0x1f412d0>
    51b4:	stmdacs	r0, {r7, r9, sl, lr}
    51b8:	stcvc	0, cr13, [r3, #276]!	; 0x114
    51bc:			; <UNDEFINED> instruction: 0xf0002b5b
    51c0:	strbmi	r8, [r9], -r5, asr #1
    51c4:	stc	7, cr15, [r4], {252}	; 0xfc
    51c8:			; <UNDEFINED> instruction: 0x4640213a
    51cc:	stc	7, cr15, [r4, #-1008]!	; 0xfffffc10
    51d0:	eorsle	r2, fp, r0, lsl #16
    51d4:			; <UNDEFINED> instruction: 0xf1007843
    51d8:	blcc	c075e4 <__assert_fail@plt+0xc0570c>
    51dc:	bcs	271d4c <__assert_fail@plt+0x26fe74>
    51e0:			; <UNDEFINED> instruction: 0xf04fd834
    51e4:	and	r0, r4, sl, lsl #28
    51e8:	movwcs	pc, #15118	; 0x3b0e	; <UNPREDICTABLE>
    51ec:	svccc	0x0080f5b3
    51f0:			; <UNDEFINED> instruction: 0xf819d22c
    51f4:			; <UNDEFINED> instruction: 0xf1a11f01
    51f8:	blx	17c5ac0 <__assert_fail@plt+0x17c3be8>
    51fc:			; <UNDEFINED> instruction: 0xf1bcfc82
    5200:	ldmible	r1!, {r0, r3, r8, r9, sl, fp}^
    5204:	svclt	0x00183900
    5208:	blcs	d614 <__assert_fail@plt+0xb73c>
    520c:	tstcs	r1, r8, lsl #30
    5210:	blt	16f399c <__assert_fail@plt+0x16f1ac4>
    5214:	andscc	pc, r2, sp, lsr #17
    5218:			; <UNDEFINED> instruction: 0xf04fab05
    521c:			; <UNDEFINED> instruction: 0xf10d0c02
    5220:	usatmi	r0, #1, r0, lsl #20
    5224:			; <UNDEFINED> instruction: 0xf04f461a
    5228:	andvc	r0, r1, r0, lsl fp
    522c:	stmib	sp, {r0, r2, r8, ip, pc}^
    5230:			; <UNDEFINED> instruction: 0xf8ad1106
    5234:			; <UNDEFINED> instruction: 0x4641c010
    5238:			; <UNDEFINED> instruction: 0xf7fc4648
    523c:	stmdacs	r1, {r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    5240:			; <UNDEFINED> instruction: 0xf0004640
    5244:			; <UNDEFINED> instruction: 0xf7fc80ef
    5248:	and	lr, r5, sl, asr #23
    524c:			; <UNDEFINED> instruction: 0xf7fc2016
    5250:	strbmi	lr, [r0], -sl, lsr #27
    5254:	bl	ff0c324c <__assert_fail@plt+0xff0c1374>
    5258:	mvnscc	pc, #79	; 0x4f
    525c:	blmi	fe09d2f0 <__assert_fail@plt+0xfe09b418>
    5260:	ldrbtmi	r6, [fp], #-2146	; 0xfffff79e
    5264:	bcs	20ed8 <__assert_fail@plt+0x1f000>
    5268:	adcshi	pc, r8, r0, asr #32
    526c:			; <UNDEFINED> instruction: 0xf8d4b393
    5270:			; <UNDEFINED> instruction: 0xf1b88000
    5274:	strdle	r3, [r8, pc]
    5278:	ldrbtmi	r4, [fp], #-2940	; 0xfffff484
    527c:	andhi	pc, r0, r3, asr #17
    5280:			; <UNDEFINED> instruction: 0xf7fce6e5
    5284:	stmdavs	r2!, {r1, r2, r3, r7, sl, fp, sp, lr, pc}
    5288:	strmi	r9, [r7], -r3, lsl #4
    528c:			; <UNDEFINED> instruction: 0xf7fc6828
    5290:	ldmdbmi	r7!, {r1, r2, r3, r4, r6, sl, fp, sp, lr, pc}^
    5294:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
    5298:	ldrtmi	r4, [r8], -r3, lsl #12
    529c:	stcl	7, cr15, [r6, #1008]	; 0x3f0
    52a0:			; <UNDEFINED> instruction: 0x4640e6fa
    52a4:	stc	7, cr15, [ip], #1008	; 0x3f0
    52a8:	ldmle	r5, {r1, r3, r5, r6, fp, sp}^
    52ac:	teqeq	lr, #1073741827	; 0x40000003	; <UNPREDICTABLE>
    52b0:	rsbcs	r4, fp, #68157440	; 0x4100000
    52b4:			; <UNDEFINED> instruction: 0x81bcf8df
    52b8:			; <UNDEFINED> instruction: 0xf10d4618
    52bc:			; <UNDEFINED> instruction: 0xf7fc0a3c
    52c0:	movwcs	lr, #3322	; 0xcfa
    52c4:	adccc	pc, r9, sp, lsl #17
    52c8:	ldc	7, cr15, [sl], {252}	; 0xfc
    52cc:			; <UNDEFINED> instruction: 0xf10044f8
    52d0:	strb	r0, [r4, -r2, lsl #22]
    52d4:			; <UNDEFINED> instruction: 0xf7fc2002
    52d8:			; <UNDEFINED> instruction: 0xf7fcec64
    52dc:			; <UNDEFINED> instruction: 0xf7fcede4
    52e0:	stmdacs	r0, {r1, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    52e4:	svcge	0x004bf43f
    52e8:			; <UNDEFINED> instruction: 0xf7fc2002
    52ec:			; <UNDEFINED> instruction: 0x4607ec5a
    52f0:	ldc	7, cr15, [r2], #1008	; 0x3f0
    52f4:			; <UNDEFINED> instruction: 0xf7fc6800
    52f8:	ldmdbmi	pc, {r1, r3, r5, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    52fc:			; <UNDEFINED> instruction: 0x46024479
    5300:			; <UNDEFINED> instruction: 0xf7fc4638
    5304:			; <UNDEFINED> instruction: 0xe73aed94
    5308:	stmdavs	r2!, {r2, r3, r4, r6, r8, r9, fp, lr}^
    530c:	svcvs	0x001b447b
    5310:	rsble	r4, r9, r3, lsl r3
    5314:			; <UNDEFINED> instruction: 0xf7fc6820
    5318:	blmi	1680a50 <__assert_fail@plt+0x167eb78>
    531c:	rscscc	pc, pc, #79	; 0x4f
    5320:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
    5324:	blcs	20f98 <__assert_fail@plt+0x1f0c0>
    5328:	stmdavs	r3!, {r1, r3, r4, r6, r8, ip, lr, pc}^
    532c:	movwcs	fp, #6411	; 0x190b
    5330:	bmi	151d4c4 <__assert_fail@plt+0x151b5ec>
    5334:	mvnscc	pc, pc, asr #32
    5338:	ldrbtmi	r4, [sl], #-2899	; 0xfffff4ad
    533c:	ldrbtmi	r6, [fp], #-33	; 0xffffffdf
    5340:	andsvs	r6, r9, r2, lsl pc
    5344:			; <UNDEFINED> instruction: 0xf47f2a00
    5348:	ldrt	sl, [r2], r7, lsr #29
    534c:	tsteq	r7, r4, lsl #2	; <UNPREDICTABLE>
    5350:	bl	fefc3348 <__assert_fail@plt+0xfefc1470>
    5354:			; <UNDEFINED> instruction: 0x4640215d
    5358:	mrrc	7, 15, pc, lr, cr12	; <UNPREDICTABLE>
    535c:			; <UNDEFINED> instruction: 0xf43f2800
    5360:	stmdavc	r3, {r0, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    5364:			; <UNDEFINED> instruction: 0xf47f2b3a
    5368:	stmvc	r3, {r0, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    536c:	stmdbeq	r2, {r8, ip, sp, lr, pc}
    5370:	sbcslt	r3, sl, #48, 22	; 0xc000
    5374:			; <UNDEFINED> instruction: 0xf63f2a09
    5378:			; <UNDEFINED> instruction: 0xf04faf69
    537c:	and	r0, r5, sl, lsl #28
    5380:	movwcs	pc, #15118	; 0x3b0e	; <UNPREDICTABLE>
    5384:	svccc	0x0080f5b3
    5388:	svcge	0x0060f4bf
    538c:	svcne	0x0001f819
    5390:	eorseq	pc, r0, #1073741864	; 0x40000028
    5394:	stc2	10, cr15, [r2], {95}	; 0x5f	; <UNPREDICTABLE>
    5398:	svceq	0x0009f1bc
    539c:	blx	fecfbb64 <__assert_fail@plt+0xfecf9c8c>
    53a0:	ldmdbeq	r2, {r0, r1, r7, r9, ip, sp, lr, pc}^
    53a4:	svclt	0x000c2900
    53a8:	tstcs	r1, r1, lsl r6
    53ac:			; <UNDEFINED> instruction: 0xf47f2900
    53b0:			; <UNDEFINED> instruction: 0xf04faf4d
    53b4:	blt	16c83e4 <__assert_fail@plt+0x16c650c>
    53b8:	beq	8417f4 <__assert_fail@plt+0x83f91c>
    53bc:	strbtmi	sl, [r1], sl, lsl #20
    53c0:	bleq	741504 <__assert_fail@plt+0x73f62c>
    53c4:			; <UNDEFINED> instruction: 0xf8ad7001
    53c8:	tstls	r9, r2, lsr #32
    53cc:	smlabtne	sl, sp, r9, lr
    53d0:	smlabtne	ip, sp, r9, lr
    53d4:			; <UNDEFINED> instruction: 0xf8ad910e
    53d8:	str	ip, [ip, -r0, lsr #32]!
    53dc:	adcle	r2, r8, r0, lsl #22
    53e0:	ldrdhi	pc, [r0], -r4
    53e4:	mrcle	6, 7, lr, cr15, cr5, {6}
    53e8:			; <UNDEFINED> instruction: 0xf7fc2002
    53ec:			; <UNDEFINED> instruction: 0xf7fcebda
    53f0:			; <UNDEFINED> instruction: 0xf7fced5a
    53f4:	stmdacs	r0, {r4, r5, r8, sl, fp, sp, lr, pc}
    53f8:	andcs	sp, r2, ip, lsl #1
    53fc:	bl	ff4433f4 <__assert_fail@plt+0xff44151c>
    5400:			; <UNDEFINED> instruction: 0xf7fc4681
    5404:	stmdavs	r0, {r1, r3, r5, sl, fp, sp, lr, pc}
    5408:	bl	fe843400 <__assert_fail@plt+0xfe841528>
    540c:			; <UNDEFINED> instruction: 0x4643491f
    5410:			; <UNDEFINED> instruction: 0x46024479
    5414:	andls	r4, r0, #72, 12	; 0x4800000
    5418:			; <UNDEFINED> instruction: 0xf7fc463a
    541c:	ldrb	lr, [r9, -r8, lsl #26]!
    5420:	b	fff43418 <__assert_fail@plt+0xfff41540>
    5424:	ldrdhi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    5428:			; <UNDEFINED> instruction: 0xf7fc44f8
    542c:			; <UNDEFINED> instruction: 0xe696ead8
    5430:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    5434:			; <UNDEFINED> instruction: 0xe7766f1b
    5438:			; <UNDEFINED> instruction: 0x00016db6
    543c:	andeq	r0, r0, r8, lsl r2
    5440:	ldrdeq	r7, [r1], -r6
    5444:	ldrdeq	r7, [r1], -r4
    5448:	andeq	r5, r0, r6, asr r6
    544c:	andeq	r7, r1, sl, asr #32
    5450:	strdeq	r6, [r1], -lr
    5454:	andeq	r5, r0, r8, ror #9
    5458:	ldrdeq	r5, [r0], -sl
    545c:	andeq	r7, r1, r2, lsl r0
    5460:	andeq	r5, r0, sl, asr #10
    5464:	andeq	r6, r1, r0, ror #30
    5468:	andeq	r6, r1, r2, asr #29
    546c:	andeq	r6, r1, lr, ror lr
    5470:	andeq	r5, r0, sl, ror #8
    5474:	andeq	r5, r0, ip, asr r9
    5478:	muleq	r0, ip, r3
    547c:	andeq	r6, r1, r8, lsl lr
    5480:	andeq	r6, r1, r2, lsl #28
    5484:	andeq	r6, r1, sl, ror #27
    5488:			; <UNDEFINED> instruction: 0x00016dba
    548c:			; <UNDEFINED> instruction: 0x000052b4
    5490:	andeq	r5, r0, r0, lsl #16
    5494:	strdeq	r6, [r1], -r2
    5498:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    549c:	tstlt	r8, sl, asr pc
    54a0:	ldrbvs	r2, [r9, -r0, lsl #2]
    54a4:			; <UNDEFINED> instruction: 0x47704610
    54a8:	andeq	r6, r1, sl, lsl #25
    54ac:	ldrbtmi	r4, [sl], #-2562	; 0xfffff5fe
    54b0:	movwcc	r6, #8019	; 0x1f53
    54b4:			; <UNDEFINED> instruction: 0x47706753
    54b8:	andeq	r6, r1, r6, ror ip
    54bc:			; <UNDEFINED> instruction: 0xf04fb118
    54c0:			; <UNDEFINED> instruction: 0xf7ff31ff
    54c4:	stmdami	r3, {r0, r1, r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}
    54c8:	mvnscc	pc, pc, asr #32
    54cc:			; <UNDEFINED> instruction: 0xf7ff4478
    54d0:	svclt	0x0000b9f5
    54d4:	andeq	r4, r0, r0, lsl r7
    54d8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    54dc:			; <UNDEFINED> instruction: 0x477066d8
    54e0:	andeq	r6, r1, sl, asr #24
    54e4:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    54e8:			; <UNDEFINED> instruction: 0x47706698
    54ec:	andeq	r6, r1, lr, lsr ip
    54f0:			; <UNDEFINED> instruction: 0x460cb538
    54f4:	stfmid	f3, [sp, #-320]	; 0xfffffec0
    54f8:	subcs	r4, pc, #1048576	; 0x100000
    54fc:			; <UNDEFINED> instruction: 0xf105447d
    5500:			; <UNDEFINED> instruction: 0xf7fc0014
    5504:	movwcs	lr, #3032	; 0xbd8
    5508:	rsbcc	pc, r3, r5, lsl #17
    550c:			; <UNDEFINED> instruction: 0xf0044b08
    5510:			; <UNDEFINED> instruction: 0xf0040001
    5514:			; <UNDEFINED> instruction: 0xf0040102
    5518:	ldrbtmi	r0, [fp], #-516	; 0xfffffdfc
    551c:	strvc	pc, [r0], #1028	; 0x404
    5520:	andne	lr, r3, r3, asr #19
    5524:			; <UNDEFINED> instruction: 0x671c665a
    5528:	svclt	0x0000bd38
    552c:	andeq	r6, r1, r8, lsr #24
    5530:	andeq	r6, r1, sl, lsl #24
    5534:	blmi	431c9c <__assert_fail@plt+0x42fdc4>
    5538:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    553c:	blcc	e150 <__assert_fail@plt+0xc278>
    5540:	movwcs	fp, #7960	; 0x1f18
    5544:	tstlt	r2, r3
    5548:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    554c:	blmi	2dd560 <__assert_fail@plt+0x2db688>
    5550:	mrcvs	4, 2, r4, cr11, cr11, {3}
    5554:	stmdavs	r3, {r0, r1, r3, r4, r8, ip, sp, pc}
    5558:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    555c:	blmi	21d570 <__assert_fail@plt+0x21b698>
    5560:	svcvs	0x001b447b
    5564:	stmdavs	r3, {r0, r1, r3, r4, r8, ip, sp, pc}
    5568:	orrvc	pc, r0, #1124073472	; 0x43000000
    556c:	stmdami	r5, {r0, r1, sp, lr}
    5570:	andscc	r4, r4, r8, ror r4
    5574:	svclt	0x00004770
    5578:	andeq	r6, r1, ip, ror #23
    557c:	ldrdeq	r6, [r1], -r4
    5580:	andeq	r6, r1, r4, asr #23
    5584:			; <UNDEFINED> instruction: 0x00016bb4
    5588:	ldrlt	r4, [r0, #-2829]	; 0xfffff4f3
    558c:			; <UNDEFINED> instruction: 0x4604447b
    5590:	cmplt	r0, r8, lsl r8
    5594:	stc	7, cr15, [r6], {252}	; 0xfc
    5598:	svclt	0x00181c43
    559c:	adcmi	r2, r0, #67108864	; 0x4000000
    55a0:	movwcs	fp, #3864	; 0xf18
    55a4:	blmi	1f3ad8 <__assert_fail@plt+0x1f1c00>
    55a8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    55ac:	svclt	0x00181c58
    55b0:	adcmi	r2, r3, #1
    55b4:	andcs	fp, r0, r8, lsl pc
    55b8:	andcs	fp, r1, r0, lsl sp
    55bc:	svclt	0x0000bd10
    55c0:	muleq	r1, r8, fp
    55c4:	andeq	r6, r1, r0, asr fp
    55c8:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    55cc:	tstlt	r8, r8, lsl r8
    55d0:	stcllt	7, cr15, [r6], #-1008	; 0xfffffc10
    55d4:	rscscc	pc, pc, pc, asr #32
    55d8:	svclt	0x00004770
    55dc:	andeq	r6, r1, sl, asr fp
    55e0:	cfstr32mi	mvfx11, [ip], {16}
    55e4:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    55e8:	ldfltd	f3, [r0, #-0]
    55ec:			; <UNDEFINED> instruction: 0xf04f480a
    55f0:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
    55f4:			; <UNDEFINED> instruction: 0xf962f7ff
    55f8:	stmdacs	r0, {r5, fp, sp, lr}
    55fc:	blmi	1f9dd8 <__assert_fail@plt+0x1f7f00>
    5600:	eorvc	pc, r8, #1325400064	; 0x4f000000
    5604:	stmdami	r7, {r1, r2, r8, fp, lr}
    5608:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    560c:	ldrbtmi	r3, [r8], #-776	; 0xfffffcf8
    5610:	stcl	7, cr15, [r2], #-1008	; 0xfffffc10
    5614:	andeq	r6, r1, r0, asr #22
    5618:	andeq	r4, r0, sl, ror #11
    561c:			; <UNDEFINED> instruction: 0x000051b4
    5620:	andeq	r5, r0, sl, asr #32
    5624:	andeq	r5, r0, lr, asr r0
    5628:	movwcs	fp, #1038	; 0x40e
    562c:	addlt	fp, r4, r0, lsr r5
    5630:	ldrd	pc, [r8], #-143	; 0xffffff71
    5634:			; <UNDEFINED> instruction: 0xf8dfac07
    5638:	ldrmi	ip, [sl], -r8, asr #32
    563c:			; <UNDEFINED> instruction: 0xf85444fe
    5640:	ldrmi	r5, [r9], -r4, lsl #22
    5644:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    5648:	ldrdgt	pc, [r0], -ip
    564c:	andgt	pc, ip, sp, asr #17
    5650:	stceq	0, cr15, [r0], {79}	; 0x4f
    5654:	strpl	lr, [r0], #-2509	; 0xfffff633
    5658:			; <UNDEFINED> instruction: 0xf7ff9402
    565c:	bmi	284270 <__assert_fail@plt+0x282398>
    5660:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    5664:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5668:	subsmi	r9, sl, r3, lsl #22
    566c:	andlt	sp, r4, r4, lsl #2
    5670:	ldrhtmi	lr, [r0], -sp
    5674:	ldrbmi	fp, [r0, -r3]!
    5678:	ldmib	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    567c:	andeq	r6, r1, r8, ror r7
    5680:	andeq	r0, r0, r8, lsl r2
    5684:	andeq	r6, r1, r2, asr r7
    5688:	addlt	fp, r3, r0, lsl #10
    568c:	stmib	sp, {r8, r9, sp}^
    5690:	ldrmi	r1, [sl], -r0, lsl #4
    5694:			; <UNDEFINED> instruction: 0xf7ff4619
    5698:	andlt	pc, r3, r5, ror #21
    569c:	blx	14381a <__assert_fail@plt+0x141942>
    56a0:	addlt	fp, r3, r0, lsr r5
    56a4:			; <UNDEFINED> instruction: 0x460c4615
    56a8:	movwls	r2, #4608	; 0x1200
    56ac:			; <UNDEFINED> instruction: 0x46234611
    56b0:			; <UNDEFINED> instruction: 0xf7ff9500
    56b4:	ldrdlt	pc, [r3], -r7
    56b8:	svclt	0x0000bd30
    56bc:	svclt	0x0000e466
    56c0:	movwcs	fp, #1039	; 0x40f
    56c4:	addlt	fp, r5, r0, lsr r5
    56c8:	ldrd	pc, [ip], #-143	; 0xffffff71
    56cc:			; <UNDEFINED> instruction: 0xf8dfac08
    56d0:	ldrmi	ip, [sl], -ip, asr #32
    56d4:			; <UNDEFINED> instruction: 0xf85444fe
    56d8:	ldrmi	r5, [r9], -r4, lsl #22
    56dc:			; <UNDEFINED> instruction: 0xf85e2002
    56e0:			; <UNDEFINED> instruction: 0xf8dcc00c
    56e4:			; <UNDEFINED> instruction: 0xf8cdc000
    56e8:			; <UNDEFINED> instruction: 0xf04fc00c
    56ec:	stmib	sp, {sl, fp}^
    56f0:	strls	r5, [r2], #-1024	; 0xfffffc00
    56f4:	blx	fedc36f8 <__assert_fail@plt+0xfedc1820>
    56f8:	blmi	217f24 <__assert_fail@plt+0x21604c>
    56fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5700:	blls	df770 <__assert_fail@plt+0xdd898>
    5704:	qaddle	r4, sl, r4
    5708:	pop	{r0, r2, ip, sp, pc}
    570c:	andlt	r4, r4, r0, lsr r0
    5710:			; <UNDEFINED> instruction: 0xf7fc4770
    5714:	svclt	0x0000e984
    5718:	andeq	r6, r1, r0, ror #13
    571c:	andeq	r0, r0, r8, lsl r2
    5720:			; <UNDEFINED> instruction: 0x000166b8
    5724:	movwcs	fp, #1039	; 0x40f
    5728:	addlt	fp, r5, r0, lsr r5
    572c:	ldrsb	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    5730:			; <UNDEFINED> instruction: 0xf8dfac08
    5734:			; <UNDEFINED> instruction: 0x461ac05c
    5738:			; <UNDEFINED> instruction: 0xf85444fe
    573c:	ldrmi	r5, [r9], -r4, lsl #22
    5740:			; <UNDEFINED> instruction: 0xf85e2004
    5744:			; <UNDEFINED> instruction: 0xf8dcc00c
    5748:			; <UNDEFINED> instruction: 0xf8cdc000
    574c:			; <UNDEFINED> instruction: 0xf04fc00c
    5750:	stmib	sp, {sl, fp}^
    5754:	strls	r5, [r2], #-1024	; 0xfffffc00
    5758:	blx	fe14375c <__assert_fail@plt+0xfe141884>
    575c:	vpmax.s8	d20, d7, d13
    5760:	ldrbtmi	r5, [sl], #-303	; 0xfffffed1
    5764:	addmi	r6, fp, #332	; 0x14c
    5768:	movwcc	fp, #8156	; 0x1fdc
    576c:	bmi	29f4c0 <__assert_fail@plt+0x29d5e8>
    5770:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    5774:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5778:	subsmi	r9, sl, r3, lsl #22
    577c:	andlt	sp, r5, r4, lsl #2
    5780:	ldrhtmi	lr, [r0], -sp
    5784:	ldrbmi	fp, [r0, -r4]!
    5788:	stmdb	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    578c:	andeq	r6, r1, ip, ror r6
    5790:	andeq	r0, r0, r8, lsl r2
    5794:	andeq	r6, r1, r2, asr #19
    5798:	andeq	r6, r1, r2, asr #12
    579c:	movwcs	fp, #1039	; 0x40f
    57a0:	addlt	fp, r5, r0, lsl #10
    57a4:	ldrsbt	pc, [r0], -pc	; <UNPREDICTABLE>
    57a8:			; <UNDEFINED> instruction: 0xf8dfac06
    57ac:			; <UNDEFINED> instruction: 0x461ac030
    57b0:			; <UNDEFINED> instruction: 0xf85444fe
    57b4:	ldrmi	r5, [r9], -r4, lsl #22
    57b8:			; <UNDEFINED> instruction: 0xf85e2005
    57bc:			; <UNDEFINED> instruction: 0xf8dcc00c
    57c0:			; <UNDEFINED> instruction: 0xf8cdc000
    57c4:			; <UNDEFINED> instruction: 0xf04fc00c
    57c8:	stmib	sp, {sl, fp}^
    57cc:	strls	r5, [r2], #-1024	; 0xfffffc00
    57d0:	blx	12437d4 <__assert_fail@plt+0x12418fc>
    57d4:	bl	16437cc <__assert_fail@plt+0x16418f4>
    57d8:	andeq	r6, r1, r4, lsl #12
    57dc:	andeq	r0, r0, r8, lsl r2
    57e0:			; <UNDEFINED> instruction: 0x4604b510
    57e4:	cdp2	0, 2, cr15, cr0, cr0, {0}
    57e8:	strtmi	fp, [r1], -r8, lsr #2
    57ec:	ldmfd	sp!, {sp}
    57f0:			; <UNDEFINED> instruction: 0xf7ff4010
    57f4:			; <UNDEFINED> instruction: 0xf7fcb863
    57f8:	stmdavs	r0, {r4, r5, r9, fp, sp, lr, pc}
    57fc:	stmib	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5800:	stmdami	r2, {r0, r9, sl, lr}
    5804:			; <UNDEFINED> instruction: 0xf7ff4478
    5808:	svclt	0x0000ffc9
    580c:	andeq	r4, r0, r8, lsr #30
    5810:	movwcs	fp, #1039	; 0x40f
    5814:	addlt	fp, r5, r0, lsl #10
    5818:	ldrsbt	pc, [r0], -pc	; <UNPREDICTABLE>
    581c:			; <UNDEFINED> instruction: 0xf8dfac06
    5820:			; <UNDEFINED> instruction: 0x461ac030
    5824:			; <UNDEFINED> instruction: 0xf85444fe
    5828:	ldrmi	r5, [r9], -r4, lsl #22
    582c:			; <UNDEFINED> instruction: 0xf85e2006
    5830:			; <UNDEFINED> instruction: 0xf8dcc00c
    5834:			; <UNDEFINED> instruction: 0xf8cdc000
    5838:			; <UNDEFINED> instruction: 0xf04fc00c
    583c:	stmib	sp, {sl, fp}^
    5840:	strls	r5, [r2], #-1024	; 0xfffffc00
    5844:	blx	3c3848 <__assert_fail@plt+0x3c1970>
    5848:	bl	7c3840 <__assert_fail@plt+0x7c1968>
    584c:	muleq	r1, r0, r5
    5850:	andeq	r0, r0, r8, lsl r2
    5854:	movwcs	fp, #1039	; 0x40f
    5858:	addlt	fp, r5, r0, lsr r5
    585c:	ldrd	pc, [ip], #-143	; 0xffffff71
    5860:			; <UNDEFINED> instruction: 0xf8dfac08
    5864:	ldrmi	ip, [sl], -ip, asr #32
    5868:			; <UNDEFINED> instruction: 0xf85444fe
    586c:	ldrmi	r5, [r9], -r4, lsl #22
    5870:			; <UNDEFINED> instruction: 0xf85e2007
    5874:			; <UNDEFINED> instruction: 0xf8dcc00c
    5878:			; <UNDEFINED> instruction: 0xf8cdc000
    587c:			; <UNDEFINED> instruction: 0xf04fc00c
    5880:	stmib	sp, {sl, fp}^
    5884:	strls	r5, [r2], #-1024	; 0xfffffc00
    5888:			; <UNDEFINED> instruction: 0xf9ecf7ff
    588c:	blmi	2180b8 <__assert_fail@plt+0x2161e0>
    5890:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5894:	blls	df904 <__assert_fail@plt+0xdda2c>
    5898:	qaddle	r4, sl, r4
    589c:	pop	{r0, r2, ip, sp, pc}
    58a0:	andlt	r4, r4, r0, lsr r0
    58a4:			; <UNDEFINED> instruction: 0xf7fc4770
    58a8:	svclt	0x0000e8ba
    58ac:	andeq	r6, r1, ip, asr #10
    58b0:	andeq	r0, r0, r8, lsl r2
    58b4:	andeq	r6, r1, r4, lsr #10
    58b8:	movwcs	fp, #1038	; 0x40e
    58bc:	addlt	fp, r4, r0, lsr r5
    58c0:	ldrd	pc, [ip], #-143	; 0xffffff71
    58c4:			; <UNDEFINED> instruction: 0xf8dfac07
    58c8:	strmi	ip, [r2], -ip, asr #32
    58cc:			; <UNDEFINED> instruction: 0xf85444fe
    58d0:	ldrmi	r5, [r9], -r4, lsl #22
    58d4:			; <UNDEFINED> instruction: 0xf85e2007
    58d8:			; <UNDEFINED> instruction: 0xf8dcc00c
    58dc:			; <UNDEFINED> instruction: 0xf8cdc000
    58e0:			; <UNDEFINED> instruction: 0xf04fc00c
    58e4:	stmib	sp, {sl, fp}^
    58e8:	strls	r5, [r2], #-1024	; 0xfffffc00
    58ec:			; <UNDEFINED> instruction: 0xf9baf7ff
    58f0:	blmi	21811c <__assert_fail@plt+0x216244>
    58f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    58f8:	blls	df968 <__assert_fail@plt+0xdda90>
    58fc:	qaddle	r4, sl, r4
    5900:	pop	{r2, ip, sp, pc}
    5904:	andlt	r4, r3, r0, lsr r0
    5908:			; <UNDEFINED> instruction: 0xf7fc4770
    590c:	svclt	0x0000e888
    5910:	andeq	r6, r1, r8, ror #9
    5914:	andeq	r0, r0, r8, lsl r2
    5918:	andeq	r6, r1, r0, asr #9
    591c:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    5920:	ldrbtmi	fp, [ip], #1039	; 0x40f
    5924:	addlt	fp, r5, r0, lsr r5
    5928:	stcge	8, cr4, [r8], {18}
    592c:			; <UNDEFINED> instruction: 0xf8542300
    5930:	ldrmi	r5, [sl], -r4, lsl #22
    5934:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    5938:	stmdavs	r0, {r0, r3, r4, r9, sl, lr}
    593c:			; <UNDEFINED> instruction: 0xf04f9003
    5940:	bne	ffa05948 <__assert_fail@plt+0xffa03a70>
    5944:	strpl	lr, [r0], #-2509	; 0xfffff633
    5948:	andcs	fp, r1, r8, lsl pc
    594c:			; <UNDEFINED> instruction: 0xf7ff9402
    5950:	bmi	283f7c <__assert_fail@plt+0x2820a4>
    5954:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    5958:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    595c:	subsmi	r9, sl, r3, lsl #22
    5960:	andlt	sp, r5, r4, lsl #2
    5964:	ldrhtmi	lr, [r0], -sp
    5968:	ldrbmi	fp, [r0, -r4]!
    596c:	ldmda	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5970:	muleq	r1, r2, r4
    5974:	andeq	r0, r0, r8, lsl r2
    5978:	andeq	r6, r1, lr, asr r4
    597c:	andcs	r2, r1, r0, lsl #2
    5980:	bllt	143984 <__assert_fail@plt+0x141aac>
    5984:			; <UNDEFINED> instruction: 0x460cb5f8
    5988:			; <UNDEFINED> instruction: 0x46054616
    598c:	stmdavc	r3, {r6, r8, r9, ip, sp, pc}
    5990:	stmdblt	lr!, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, pc}
    5994:	pop	{r0, r3, r4, fp, lr}
    5998:	ldrbtmi	r4, [r8], #-248	; 0xffffff08
    599c:	svclt	0x00bef7ff
    59a0:			; <UNDEFINED> instruction: 0xf8144817
    59a4:	ldrbtmi	r1, [r8], #-2817	; 0xfffff4ff
    59a8:			; <UNDEFINED> instruction: 0xffb8f7ff
    59ac:			; <UNDEFINED> instruction: 0xf1a62e01
    59b0:	rscle	r0, pc, r2, lsl #6
    59b4:	mrrcne	15, 1, r4, lr, cr3
    59b8:	ldrbtmi	r4, [pc], #-1062	; 59c0 <__assert_fail@plt+0x3ae8>
    59bc:	blne	83a14 <__assert_fail@plt+0x81b3c>
    59c0:			; <UNDEFINED> instruction: 0xf7ff4638
    59c4:	adcsmi	pc, r4, #684	; 0x2ac
    59c8:	stfcsd	f5, [r0, #-992]	; 0xfffffc20
    59cc:	ldfltp	f5, [r8, #904]!	; 0x388
    59d0:	stmdami	sp, {r0, r9, sl, lr}
    59d4:			; <UNDEFINED> instruction: 0xf7ff4478
    59d8:	mcrcs	15, 0, pc, cr0, cr13, {1}	; <UNPREDICTABLE>
    59dc:			; <UNDEFINED> instruction: 0xe7dfd0da
    59e0:	rscsle	r2, r4, r0, lsl #20
    59e4:			; <UNDEFINED> instruction: 0xf8144809
    59e8:	ldrbtmi	r1, [r8], #-2817	; 0xfffff4ff
    59ec:			; <UNDEFINED> instruction: 0xff96f7ff
    59f0:			; <UNDEFINED> instruction: 0xf1a62e01
    59f4:	bicsle	r0, sp, r2, lsl #6
    59f8:	svclt	0x0000bdf8
    59fc:	andeq	r4, r0, sl, asr r5
    5a00:	andeq	r4, r0, r6, lsr #27
    5a04:	andeq	r4, r0, r6, ror r4
    5a08:	andeq	r4, r0, r4, ror sp
    5a0c:	andeq	r4, r0, r2, ror #26
    5a10:	stmdami	r2, {r0, r9, sl, lr}
    5a14:			; <UNDEFINED> instruction: 0xf7ff4478
    5a18:	svclt	0x0000bf1d
    5a1c:	andeq	r4, r0, r0, asr #26
    5a20:	strmi	fp, [fp], -r0, lsl #10
    5a24:	stmdbmi	r5, {r0, r1, r7, ip, sp, pc}
    5a28:			; <UNDEFINED> instruction: 0x46024614
    5a2c:	andcs	r4, r6, r9, ror r4
    5a30:			; <UNDEFINED> instruction: 0xf7ff9400
    5a34:			; <UNDEFINED> instruction: 0xf7fcfdf9
    5a38:	svclt	0x0000ea28
    5a3c:	andeq	r4, r0, r8, asr #26
    5a40:	addlt	fp, r3, r0, lsl #10
    5a44:	andne	lr, r0, #3358720	; 0x334000
    5a48:	stmdbmi	r3, {r1, r9, sl, lr}
    5a4c:	ldrbtmi	r2, [r9], #-6
    5a50:	stc2l	7, cr15, [sl, #1020]!	; 0x3fc
    5a54:	b	643a4c <__assert_fail@plt+0x641b74>
    5a58:	andeq	r4, r0, r6, asr #26
    5a5c:	orrslt	r7, fp, #4390912	; 0x430000
    5a60:	blcs	1ca3c70 <__assert_fail@plt+0x1ca1d98>
    5a64:	movwcs	fp, #3860	; 0xf14
    5a68:	orrvc	pc, r0, #1325400064	; 0x4f000000
    5a6c:	bcs	1df27fc <__assert_fail@plt+0x1df0924>
    5a70:	svclt	0x000878c2
    5a74:	orreq	pc, r0, #67	; 0x43
    5a78:	bcs	1e32748 <__assert_fail@plt+0x1e30870>
    5a7c:	svclt	0x00087902
    5a80:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    5a84:	bcs	1cb2694 <__assert_fail@plt+0x1cb07bc>
    5a88:	svclt	0x00087942
    5a8c:	nopeq	{67}	; 0x43
    5a90:	bcs	1df21e0 <__assert_fail@plt+0x1df0308>
    5a94:	svclt	0x00087982
    5a98:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    5a9c:	bcs	1e3212c <__assert_fail@plt+0x1e30254>
    5aa0:	svclt	0x000879c2
    5aa4:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    5aa8:	bcs	1cb2078 <__assert_fail@plt+0x1cb01a0>
    5aac:	svclt	0x00087a02
    5ab0:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    5ab4:	bcs	1df1fc4 <__assert_fail@plt+0x1df00ec>
    5ab8:	svclt	0x00087a42
    5abc:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    5ac0:	svclt	0x00082a78
    5ac4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    5ac8:			; <UNDEFINED> instruction: 0x47704618
    5acc:	svclt	0x00004770
    5ad0:	andcs	r4, r4, r0, lsr #20
    5ad4:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
    5ad8:	addlt	fp, r9, r0, lsr r5
    5adc:	stmdbge	r2, {r0, r1, r4, r6, r7, fp, ip, lr}
    5ae0:	movwls	r6, #30747	; 0x781b
    5ae4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5ae8:			; <UNDEFINED> instruction: 0xf7fb9101
    5aec:	stmdbls	r1, {r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    5af0:	andcs	fp, r0, #24, 2
    5af4:	stmib	sp, {r8, r9, sp}^
    5af8:	andcs	r2, r4, r4, lsl #6
    5afc:	movwcs	r2, #512	; 0x200
    5b00:	movwcs	lr, #10701	; 0x29cd
    5b04:	svc	0x0016f7fb
    5b08:			; <UNDEFINED> instruction: 0xf7fcb148
    5b0c:	stmdavs	r3, {r1, r2, r5, r7, fp, sp, lr, pc}
    5b10:	blcc	597328 <__assert_fail@plt+0x595450>
    5b14:	tsteq	r0, #51	; 0x33	; <UNPREDICTABLE>
    5b18:	andcs	fp, r1, r8, lsl #30
    5b1c:	bmi	3f9f50 <__assert_fail@plt+0x3f8078>
    5b20:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    5b24:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5b28:	subsmi	r9, sl, r7, lsl #22
    5b2c:	andlt	sp, r9, r1, lsl #2
    5b30:			; <UNDEFINED> instruction: 0xf7fbbd30
    5b34:	stmdbmi	sl, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    5b38:	andcs	r2, r0, r5, lsl #4
    5b3c:			; <UNDEFINED> instruction: 0xf7fb4479
    5b40:	strmi	lr, [r5], -r8, ror #30
    5b44:			; <UNDEFINED> instruction: 0xf7fc6820
    5b48:	strmi	lr, [r1], -r2, lsl #16
    5b4c:			; <UNDEFINED> instruction: 0xf7ff4628
    5b50:	svclt	0x0000fe25
    5b54:	ldrdeq	r6, [r1], -lr
    5b58:	andeq	r0, r0, r8, lsl r2
    5b5c:	muleq	r1, r2, r2
    5b60:	muleq	r0, r8, ip
    5b64:	andcs	r4, r4, r2, lsl sl
    5b68:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    5b6c:	addlt	fp, r9, r0, lsl #10
    5b70:	stmdbge	r2, {r0, r1, r4, r6, r7, fp, ip, lr}
    5b74:	movwls	r6, #30747	; 0x781b
    5b78:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5b7c:			; <UNDEFINED> instruction: 0xf7fb9101
    5b80:	ldmdblt	r8!, {r1, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    5b84:	movwcs	lr, #18909	; 0x49dd
    5b88:	stmdbls	r1, {r2, sp}
    5b8c:	movwcs	lr, #10701	; 0x29cd
    5b90:	mrc	7, 6, APSR_nzcv, cr0, cr11, {7}
    5b94:	blmi	1d83bc <__assert_fail@plt+0x1d64e4>
    5b98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5b9c:	blls	1dfc0c <__assert_fail@plt+0x1ddd34>
    5ba0:	qaddle	r4, sl, r3
    5ba4:	andlt	r2, r9, r1
    5ba8:	blx	143d26 <__assert_fail@plt+0x141e4e>
    5bac:	svc	0x0036f7fb
    5bb0:	andeq	r6, r1, sl, asr #4
    5bb4:	andeq	r0, r0, r8, lsl r2
    5bb8:	andeq	r6, r1, ip, lsl r2
    5bbc:	andcs	r4, r1, #2048	; 0x800
    5bc0:	andsvs	r4, sl, fp, ror r4
    5bc4:	svclt	0x00004770
    5bc8:	ldrdeq	r6, [r1], -ip
    5bcc:			; <UNDEFINED> instruction: 0x4604b538
    5bd0:	ldrbtmi	r4, [sp], #-3336	; 0xfffff2f8
    5bd4:			; <UNDEFINED> instruction: 0xb12b686b
    5bd8:	andcs	r4, r8, #7168	; 0x1c00
    5bdc:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
    5be0:	ldclt	8, cr1, [r8, #-608]!	; 0xfffffda0
    5be4:	stmdane	r8!, {r3, r8, sp}^
    5be8:	stmdb	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5bec:	rsbvs	r2, fp, r1, lsl #6
    5bf0:	svclt	0x0000e7f2
    5bf4:	andeq	r6, r1, sl, asr #11
    5bf8:			; <UNDEFINED> instruction: 0x000165be
    5bfc:	tstcs	r4, sp, lsl #20
    5c00:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    5c04:	addlt	fp, r3, r0, lsl #10
    5c08:			; <UNDEFINED> instruction: 0x466858d3
    5c0c:	movwls	r6, #6171	; 0x181b
    5c10:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5c14:	ldm	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5c18:	blmi	1d8440 <__assert_fail@plt+0x1d6568>
    5c1c:	stmdals	r0, {r1, r3, r4, r5, r6, sl, lr}
    5c20:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5c24:	subsmi	r9, sl, r1, lsl #22
    5c28:	andlt	sp, r3, r2, lsl #2
    5c2c:	blx	143daa <__assert_fail@plt+0x141ed2>
    5c30:	mrc	7, 7, APSR_nzcv, cr4, cr11, {7}
    5c34:			; <UNDEFINED> instruction: 0x000161b2
    5c38:	andeq	r0, r0, r8, lsl r2
    5c3c:	muleq	r1, r8, r1
    5c40:	mrclt	7, 6, APSR_nzcv, cr8, cr11, {7}
    5c44:	blmi	7984c0 <__assert_fail@plt+0x7965e8>
    5c48:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    5c4c:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    5c50:	movwls	r6, #22555	; 0x581b
    5c54:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5c58:			; <UNDEFINED> instruction: 0xf64db320
    5c5c:	vsubl.s8	q11, d20, d3
    5c60:	vqsub.s8	d19, d4, d11
    5c64:	vmlsl.s<illegal width 8>	q9, d0, d0[0]
    5c68:	blx	fe8874ae <__assert_fail@plt+0xfe8855d6>
    5c6c:	vst1.8	{d19-d22}, [pc], r0
    5c70:	stfges	f7, [r3, #-488]	; 0xfffffe18
    5c74:	ldceq	12, cr10, [r3], {1}
    5c78:	blx	1aa886 <__assert_fail@plt+0x1a89ae>
    5c7c:	blx	468d2 <__assert_fail@plt+0x449fa>
    5c80:	movwls	pc, #8963	; 0x2303	; <UNPREDICTABLE>
    5c84:			; <UNDEFINED> instruction: 0xf7fbe008
    5c88:	stmdavs	r3, {r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    5c8c:	tstle	r9, r4, lsl #22
    5c90:	muleq	r3, r5, r8
    5c94:	andeq	lr, r3, r4, lsl #17
    5c98:	strtmi	r4, [r0], -r9, lsr #12
    5c9c:	mrc	7, 3, APSR_nzcv, cr14, cr11, {7}
    5ca0:	blle	ffc0fca8 <__assert_fail@plt+0xffc0ddd0>
    5ca4:	blmi	1984c8 <__assert_fail@plt+0x1965f0>
    5ca8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5cac:	blls	15fd1c <__assert_fail@plt+0x15de44>
    5cb0:	qaddle	r4, sl, r1
    5cb4:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    5cb8:	mrc	7, 5, APSR_nzcv, cr0, cr11, {7}
    5cbc:	andeq	r6, r1, ip, ror #2
    5cc0:	andeq	r0, r0, r8, lsl r2
    5cc4:	andeq	r6, r1, ip, lsl #2
    5cc8:	svclt	0x00004770
    5ccc:	svclt	0x00004770
    5cd0:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    5cd4:	blcs	1fd48 <__assert_fail@plt+0x1de70>
    5cd8:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    5cdc:	stmdavc	r3, {r0, r2, r3, r5, ip, lr, pc}
    5ce0:			; <UNDEFINED> instruction: 0xd12a2b2d
    5ce4:	blcs	9a3df8 <__assert_fail@plt+0x9a1f20>
    5ce8:	stmvc	r3, {r0, r1, r2, r5, r8, ip, lr, pc}
    5cec:			; <UNDEFINED> instruction: 0xf1a33002
    5cf0:	stmdbcs	r9, {r4, r5, r8}
    5cf4:	ldrtlt	sp, [r0], #-2071	; 0xfffff7e9
    5cf8:			; <UNDEFINED> instruction: 0xf8144604
    5cfc:			; <UNDEFINED> instruction: 0xf1a33f01
    5d00:	cfstr32cs	mvfx0, [r9, #-192]	; 0xffffff40
    5d04:	ldmdblt	r3, {r0, r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}^
    5d08:	ldfltd	f3, [r0], #-136	; 0xffffff78
    5d0c:	andcs	r4, sl, #26214400	; 0x1900000
    5d10:	ldcllt	7, cr15, [ip, #1004]!	; 0x3ec
    5d14:	andcs	r4, sl, #17825792	; 0x1100000
    5d18:			; <UNDEFINED> instruction: 0xf7fbbc30
    5d1c:			; <UNDEFINED> instruction: 0xf04fbdf7
    5d20:	ldclt	0, cr3, [r0], #-1020	; 0xfffffc04
    5d24:	stmdblt	r3, {r4, r5, r6, r8, r9, sl, lr}^
    5d28:			; <UNDEFINED> instruction: 0x4619b11a
    5d2c:			; <UNDEFINED> instruction: 0xf7fb220a
    5d30:	ldrmi	fp, [r1], -sp, ror #27
    5d34:			; <UNDEFINED> instruction: 0xf7fb220a
    5d38:			; <UNDEFINED> instruction: 0xf04fbde9
    5d3c:			; <UNDEFINED> instruction: 0x477030ff
    5d40:	andeq	r6, r1, sl, asr #9
    5d44:	mrclt	7, 4, APSR_nzcv, cr0, cr11, {7}
    5d48:	mvnsmi	lr, #737280	; 0xb4000
    5d4c:	strmi	r2, [r4], -r1, lsl #2
    5d50:			; <UNDEFINED> instruction: 0xf7fb2000
    5d54:	mcrmi	15, 2, lr, cr14, cr12, {7}
    5d58:	andcc	r4, r1, lr, ror r4
    5d5c:	strcs	sp, [r0, -sl, rrx]
    5d60:	strmi	r2, [r8], -r1, lsl #2
    5d64:	svc	0x00f2f7fb
    5d68:	rsbsle	r3, r2, r1
    5d6c:	tstcs	r1, r0, lsl #10
    5d70:			; <UNDEFINED> instruction: 0xf7fb2002
    5d74:	andcc	lr, r1, ip, ror #31
    5d78:	blmi	11b9e18 <__assert_fail@plt+0x11b7f40>
    5d7c:	svclt	0x00182d02
    5d80:			; <UNDEFINED> instruction: 0xf04f2f02
    5d84:	svclt	0x000c0900
    5d88:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5d8c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5d90:	ldmdavs	lr, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    5d94:	svccs	0x0001b19e
    5d98:	stccs	0, cr13, [r1, #-184]	; 0xffffff48
    5d9c:			; <UNDEFINED> instruction: 0xf1b9d035
    5da0:	eorsle	r0, ip, r1, lsl #30
    5da4:	svceq	0x0000f1b8
    5da8:	bmi	ef9de0 <__assert_fail@plt+0xef7f08>
    5dac:	ldrtmi	r4, [r0], -r3, lsr #12
    5db0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    5db4:	svc	0x0096f7fb
    5db8:			; <UNDEFINED> instruction: 0xf7fb2003
    5dbc:			; <UNDEFINED> instruction: 0xf1b8ef04
    5dc0:	mvnsle	r0, r0, lsl #30
    5dc4:	mvnshi	lr, #12386304	; 0xbd0000
    5dc8:	svc	0x0046f7fb
    5dcc:	blcs	25fde0 <__assert_fail@plt+0x25df08>
    5dd0:	ldmdami	r2!, {r0, r1, r4, r6, r7, r8, ip, lr, pc}
    5dd4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    5dd8:	mrc	7, 4, APSR_nzcv, cr2, cr11, {7}
    5ddc:	suble	r2, r7, r2, lsl #16
    5de0:	mvnle	r2, r0, lsl #26
    5de4:	ldmpl	r3!, {r1, r2, r3, r5, r8, r9, fp, lr}^
    5de8:	mcrcs	8, 0, r6, cr0, cr14, {0}
    5dec:	svccs	0x0001d0e4
    5df0:	ssatmi	sp, #25, fp, asr #3
    5df4:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5df8:	strtmi	r4, [r3], -sl, lsr #20
    5dfc:	ldrtmi	r2, [r0], -r1, lsl #2
    5e00:			; <UNDEFINED> instruction: 0xf7fb447a
    5e04:	stccs	15, cr14, [r1, #-448]	; 0xfffffe40
    5e08:	bmi	9fa534 <__assert_fail@plt+0x9f865c>
    5e0c:	strtmi	r4, [r3], -r9, lsr #12
    5e10:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    5e14:	svc	0x0066f7fb
    5e18:	svceq	0x0001f1b9
    5e1c:	bmi	8fa52c <__assert_fail@plt+0x8f8654>
    5e20:	strtmi	r4, [r3], -r9, asr #12
    5e24:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    5e28:	svc	0x005cf7fb
    5e2c:	svceq	0x0000f1b8
    5e30:			; <UNDEFINED> instruction: 0xe7c7d1bb
    5e34:	svc	0x0010f7fb
    5e38:	blcs	25fe4c <__assert_fail@plt+0x25df74>
    5e3c:	ldmdami	ip, {r0, r1, r2, r3, r7, r8, ip, lr, pc}
    5e40:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    5e44:	mrc	7, 2, APSR_nzcv, cr12, cr11, {7}
    5e48:	svclt	0x000c2800
    5e4c:	strcs	r2, [r2, -r1, lsl #14]
    5e50:			; <UNDEFINED> instruction: 0xf7fbe786
    5e54:	stmdavs	r3, {r1, r8, r9, sl, fp, sp, lr, pc}
    5e58:	orrle	r2, r7, r9, lsl #22
    5e5c:	tstcs	r1, r5, lsl r8
    5e60:			; <UNDEFINED> instruction: 0xf7fb4478
    5e64:	stmdacs	r1, {r1, r2, r3, r6, r9, sl, fp, sp, lr, pc}
    5e68:	svclt	0x00184605
    5e6c:	ldrb	r2, [lr, -r2, lsl #10]!
    5e70:	svclt	0x00182d02
    5e74:	svclt	0x000c2f02
    5e78:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5e7c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5e80:	orrsle	r2, ip, r0, lsl #26
    5e84:			; <UNDEFINED> instruction: 0xf04f4b06
    5e88:	ldmpl	r3!, {r0, r8, fp}^
    5e8c:	usada8	r1, lr, r8, r6
    5e90:	andeq	r6, r1, ip, asr r0
    5e94:	andeq	r0, r0, ip, lsl r2
    5e98:	andeq	r4, r0, r6, asr #21
    5e9c:	andeq	r4, r0, lr, lsl sl
    5ea0:	andeq	r0, r0, r0, lsr r2
    5ea4:	andeq	r4, r0, r0, lsl #20
    5ea8:	andeq	r4, r0, r6, lsl sl
    5eac:	andeq	r4, r0, sl, lsr #20
    5eb0:			; <UNDEFINED> instruction: 0x000049b2
    5eb4:	muleq	r0, r4, r9
    5eb8:	ldrbmi	fp, [r0, -r0, lsl #2]!
    5ebc:	strmi	r4, [r2], -r3, lsl #18
    5ec0:	ldrbtmi	r4, [r9], #-2051	; 0xfffff7fd
    5ec4:			; <UNDEFINED> instruction: 0xf7ff4478
    5ec8:	svclt	0x0000bbfb
    5ecc:	strdeq	r4, [r0], -r6
    5ed0:	andeq	r4, r0, r8, lsl sl
    5ed4:	svclt	0x008af7fb
    5ed8:			; <UNDEFINED> instruction: 0x4606b5f8
    5edc:	strmi	r4, [pc], -r8, lsr #26
    5ee0:	bcs	170dc <__assert_fail@plt+0x15204>
    5ee4:	ldmdavs	r3, {r0, r3, r4, r5, ip, lr, pc}
    5ee8:	bllt	1ad7740 <__assert_fail@plt+0x1ad5868>
    5eec:			; <UNDEFINED> instruction: 0x46304639
    5ef0:	mcr	7, 2, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    5ef4:	strcs	fp, [r0, #-2320]	; 0xfffff6f0
    5ef8:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    5efc:	stmiapl	fp!, {r0, r5, r8, r9, fp, lr}^
    5f00:			; <UNDEFINED> instruction: 0xf7fb681d
    5f04:	stmdacs	r0, {r3, r4, r7, r9, sl, fp, sp, lr, pc}
    5f08:	stmdavs	r3!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}
    5f0c:			; <UNDEFINED> instruction: 0xf005062d
    5f10:	addlt	r4, r0, #1065353216	; 0x3f800000
    5f14:	orrlt	r4, r3, #335544320	; 0x14000000
    5f18:	rscle	r2, ip, r0, lsl #26
    5f1c:	blx	ffe41f26 <__assert_fail@plt+0xffe4004e>
    5f20:	eorvs	r2, r3, r0, lsl #6
    5f24:	andcs	r4, r5, #24, 18	; 0x60000
    5f28:	ldrbtmi	r2, [r9], #-0
    5f2c:	ldcl	7, cr15, [r0, #-1004]!	; 0xfffffc14
    5f30:	strtmi	r4, [r8], -r4, lsl #12
    5f34:	svc	0x003cf7fb
    5f38:			; <UNDEFINED> instruction: 0x4631463a
    5f3c:	strtmi	r4, [r0], -r3, lsl #12
    5f40:	blx	ffc43f46 <__assert_fail@plt+0xffc4206e>
    5f44:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    5f48:	blx	feb41f52 <__assert_fail@plt+0xfeb4007a>
    5f4c:			; <UNDEFINED> instruction: 0x46304639
    5f50:	mrc	7, 0, APSR_nzcv, cr10, cr11, {7}
    5f54:	sbcle	r2, lr, r0, lsl #16
    5f58:			; <UNDEFINED> instruction: 0xf7fbe7d0
    5f5c:	stmdacs	r0, {r1, r2, r4, r9, sl, fp, sp, lr, pc}
    5f60:	blmi	23a28c <__assert_fail@plt+0x2383b4>
    5f64:	ldmdavs	sp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    5f68:	mcr	7, 3, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    5f6c:	sbcle	r2, r2, r0, lsl #16
    5f70:	addlt	r0, r0, #47185920	; 0x2d00000
    5f74:	ldrbmi	pc, [lr, #5]!	; <UNPREDICTABLE>
    5f78:	stccs	3, cr4, [r0, #-20]	; 0xffffffec
    5f7c:	sbfx	sp, r2, #3, #27
    5f80:	ldrdeq	r5, [r1], -r4
    5f84:	andeq	r0, r0, ip, lsr r2
    5f88:	ldrdeq	r4, [r0], -r2
    5f8c:			; <UNDEFINED> instruction: 0x4604b510
    5f90:	stmdavc	fp, {r0, r3, r5, r8, ip, sp, pc}
    5f94:	strmi	fp, [r8], -r3, asr #2
    5f98:	stc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
    5f9c:	strtmi	r4, [r0], -r1, lsl #12
    5fa0:			; <UNDEFINED> instruction: 0x4010e8bd
    5fa4:	mrclt	7, 3, APSR_nzcv, cr2, cr11, {7}
    5fa8:	ldrmi	r4, [r9], -r0, lsr #12
    5fac:			; <UNDEFINED> instruction: 0x4010e8bd
    5fb0:	mcrlt	7, 3, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    5fb4:	stcllt	7, cr15, [r0, #-1004]!	; 0xfffffc14
    5fb8:			; <UNDEFINED> instruction: 0x4604b510
    5fbc:	stmdavc	fp, {r0, r3, r5, r8, ip, sp, pc}
    5fc0:	strmi	fp, [r8], -r3, asr #2
    5fc4:	stc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
    5fc8:	strtmi	r4, [r0], -r1, lsl #12
    5fcc:			; <UNDEFINED> instruction: 0x4010e8bd
    5fd0:	svclt	0x0032f7fb
    5fd4:	ldrmi	r4, [r9], -r0, lsr #12
    5fd8:			; <UNDEFINED> instruction: 0x4010e8bd
    5fdc:	svclt	0x002cf7fb
    5fe0:	blmi	1718954 <__assert_fail@plt+0x1716a7c>
    5fe4:	push	{r1, r3, r4, r5, r6, sl, lr}
    5fe8:	strdlt	r4, [r7], r0
    5fec:	pkhtbmi	r5, r1, r3, asr #17
    5ff0:	movwls	r6, #22555	; 0x581b
    5ff4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5ff8:	mcr	7, 0, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    5ffc:	vadd.i8	d18, d0, d5
    6000:	stmdacc	r6, {r1, r2, r3, r4, r7, pc}
    6004:	bl	25855c <__assert_fail@plt+0x256684>
    6008:	ldrbtmi	r0, [r9], #-1280	; 0xfffffb00
    600c:			; <UNDEFINED> instruction: 0xf7fb4628
    6010:	stmdacs	r0, {r2, r3, r5, r6, sl, fp, sp, lr, pc}
    6014:	addshi	pc, r3, r0, asr #32
    6018:	mrc	7, 0, APSR_nzcv, cr14, cr11, {7}
    601c:			; <UNDEFINED> instruction: 0xf8df4e4f
    6020:	tstcs	r8, r0, asr #2
    6024:	ldmcs	r8!, {r1, r3, r6, r9, ip, sp, lr, pc}^
    6028:	ldrbtmi	r4, [fp], #1150	; 0x47e
    602c:	stmdaeq	r3, {r6, r7, r9, ip, sp, lr, pc}
    6030:	bl	357a40 <__assert_fail@plt+0x355b68>
    6034:			; <UNDEFINED> instruction: 0xf8da0001
    6038:	movwls	r3, #4096	; 0x1000
    603c:	mcr	7, 7, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    6040:	svcls	0x00039c02
    6044:			; <UNDEFINED> instruction: 0xf8dae010
    6048:	ldmdacs	r1, {}	; <UNPREDICTABLE>
    604c:	blls	ba644 <__assert_fail@plt+0xb876c>
    6050:	strbtvs	pc, [r1], #-1601	; 0xfffff9bf	; <UNPREDICTABLE>
    6054:	strcs	r9, [r0, -r3, lsl #20]
    6058:	strls	r1, [r2], #-2276	; 0xfffff71c
    605c:	streq	lr, [r7, -r2, asr #22]
    6060:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    6064:	rsble	r9, fp, r3, lsl #14
    6068:	ldrtmi	r4, [r9], -r0, lsr #12
    606c:	movwcs	r2, #574	; 0x23e
    6070:	ldc2l	0, cr15, [r6], #-12
    6074:	ldrtmi	r4, [r9], -r0, lsr #12
    6078:			; <UNDEFINED> instruction: 0xf8162300
    607c:	eorscs	ip, lr, #2
    6080:	andgt	pc, r0, r5, lsl #17
    6084:	stc2l	0, cr15, [ip], #-12
    6088:	movwcs	r2, #574	; 0x23e
    608c:	strmi	r4, [ip], -r7, lsl #12
    6090:	stc2l	0, cr15, [r6], #-12
    6094:			; <UNDEFINED> instruction: 0x46214638
    6098:			; <UNDEFINED> instruction: 0xf8162300
    609c:	eorscs	ip, lr, #2
    60a0:	andgt	pc, r1, r5, lsl #17
    60a4:	mrrc2	0, 0, pc, ip, cr3	; <UNPREDICTABLE>
    60a8:	movwcs	r2, #574	; 0x23e
    60ac:	strmi	r4, [ip], -r7, lsl #12
    60b0:	mrrc2	0, 0, pc, r6, cr3	; <UNPREDICTABLE>
    60b4:			; <UNDEFINED> instruction: 0x46214638
    60b8:			; <UNDEFINED> instruction: 0xf8162300
    60bc:	eorscs	ip, lr, #2
    60c0:	andgt	pc, r2, r5, lsl #17
    60c4:	mcrr2	0, 0, pc, ip, cr3	; <UNPREDICTABLE>
    60c8:	movwcs	r2, #574	; 0x23e
    60cc:	strmi	r4, [ip], -r7, lsl #12
    60d0:	mcrr2	0, 0, pc, r6, cr3	; <UNPREDICTABLE>
    60d4:			; <UNDEFINED> instruction: 0x46214638
    60d8:			; <UNDEFINED> instruction: 0xf8162300
    60dc:	eorscs	ip, lr, #2
    60e0:	andgt	pc, r3, r5, lsl #17
    60e4:	ldc2	0, cr15, [ip], #-12
    60e8:	movwcs	r2, #574	; 0x23e
    60ec:	strmi	r4, [ip], -r7, lsl #12
    60f0:	ldc2	0, cr15, [r6], #-12
    60f4:	ldrtmi	r2, [r8], -r0, lsl #6
    60f8:			; <UNDEFINED> instruction: 0xf8164621
    60fc:	eorscs	ip, lr, #2
    6100:	andgt	pc, r4, r5, lsl #17
    6104:	stc2	0, cr15, [ip], #-12
    6108:	movwcs	r2, #574	; 0x23e
    610c:	stc2	0, cr15, [r8], #-12
    6110:			; <UNDEFINED> instruction: 0x46484659
    6114:	strhvc	r5, [fp, #-195]!	; 0xffffff3d
    6118:			; <UNDEFINED> instruction: 0xff38f7ff
    611c:	orrsle	r2, r2, r0, lsl #16
    6120:			; <UNDEFINED> instruction: 0xf7fb9801
    6124:	strbmi	lr, [r8], -r0, asr #28
    6128:	blmi	298968 <__assert_fail@plt+0x296a90>
    612c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6130:	blls	1601a0 <__assert_fail@plt+0x15e2c8>
    6134:	qaddle	r4, sl, r9
    6138:	pop	{r0, r1, r2, ip, sp, pc}
    613c:			; <UNDEFINED> instruction: 0x20168ff0
    6140:	mrc	7, 1, APSR_nzcv, cr0, cr11, {7}
    6144:	strb	r2, [pc, r0]!
    6148:	strb	r2, [sp, r0]!
    614c:	stcl	7, cr15, [r6], #-1004	; 0xfffffc14
    6150:	ldrdeq	r5, [r1], -r0
    6154:	andeq	r0, r0, r8, lsl r2
    6158:	andeq	r4, r0, r6, lsl r9
    615c:	andeq	r4, r0, ip, lsl #20
    6160:	strdeq	r4, [r0], -lr
    6164:	andeq	r5, r1, r8, lsl #25
    6168:	ldcllt	7, cr15, [ip, #-1004]	; 0xfffffc14
    616c:	mrclt	7, 3, APSR_nzcv, cr8, cr11, {7}
    6170:	strbcs	fp, [r4, #-1336]!	; 0xfffffac8
    6174:			; <UNDEFINED> instruction: 0xf7fbe006
    6178:			; <UNDEFINED> instruction: 0xf7fbec32
    617c:	stmdavs	r3, {r1, r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    6180:	tstle	lr, r2, lsr #22
    6184:			; <UNDEFINED> instruction: 0xf7fb1c68
    6188:			; <UNDEFINED> instruction: 0x4629eb92
    618c:	cmplt	r0, r4, lsl #12
    6190:	stc	7, cr15, [ip, #-1004]	; 0xfffffc14
    6194:	strmi	r0, [r3], -sp, rrx
    6198:			; <UNDEFINED> instruction: 0x4620429c
    619c:	ldrmi	sp, [r8], -fp, ror #3
    61a0:	movwcs	fp, #3384	; 0xd38
    61a4:	ldclt	6, cr4, [r8, #-96]!	; 0xffffffa0
    61a8:			; <UNDEFINED> instruction: 0xf04fb5f8
    61ac:	svcmi	0x001f33ff
    61b0:	ldrbtmi	r6, [pc], #-3	; 61b8 <__assert_fail@plt+0x42e0>
    61b4:			; <UNDEFINED> instruction: 0x4605b191
    61b8:			; <UNDEFINED> instruction: 0xf7fb460c
    61bc:	mcrrne	13, 2, lr, r3, cr8
    61c0:	eorle	r4, r5, r6, lsl #12
    61c4:	vst1.8	{d20-d22}, [pc :128], r1
    61c8:			; <UNDEFINED> instruction: 0xf7fb6280
    61cc:	andcc	lr, r1, r0, asr #26
    61d0:	eorvs	fp, lr, ip, lsl pc
    61d4:	andle	r2, fp, r0, lsl #8
    61d8:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    61dc:	ldmpl	fp!, {r2, r4, r8, r9, fp, lr}^
    61e0:			; <UNDEFINED> instruction: 0x0624681c
    61e4:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
    61e8:	ldrteq	pc, [r7], #-68	; 0xffffffbc	; <UNPREDICTABLE>
    61ec:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    61f0:	ldmpl	fp!, {r0, r1, r2, r3, r8, r9, fp, lr}^
    61f4:			; <UNDEFINED> instruction: 0xf7fb681d
    61f8:			; <UNDEFINED> instruction: 0x4604ed1e
    61fc:	strteq	fp, [sp], -r0, lsr #2
    6200:			; <UNDEFINED> instruction: 0xf005b284
    6204:	movwmi	r4, #16638	; 0x40fe
    6208:			; <UNDEFINED> instruction: 0xf7fb4630
    620c:	ubfx	lr, r2, #28, #4
    6210:	ldmpl	fp!, {r0, r1, r2, r8, r9, fp, lr}^
    6214:			; <UNDEFINED> instruction: 0xf7fb681d
    6218:	strmi	lr, [r4], -lr, lsl #26
    621c:	sbcsle	r2, fp, r0, lsl #16
    6220:	addlt	r0, r4, #47185920	; 0x2d00000
    6224:	rscsmi	pc, lr, r5
    6228:	ldrb	r4, [r5, r4, lsl #6]
    622c:	andeq	r5, r1, r2, lsl #24
    6230:	andeq	r0, r0, ip, lsr r2
    6234:			; <UNDEFINED> instruction: 0xf04fb5f8
    6238:	ldcmi	3, cr3, [r1], #-1020	; 0xfffffc04
    623c:	andvs	r4, r3, r6, lsl #12
    6240:	tstlt	r1, #124, 8	; 0x7c000000
    6244:			; <UNDEFINED> instruction: 0xf7fb4608
    6248:			; <UNDEFINED> instruction: 0x4605ee3c
    624c:	suble	r2, r8, r0, lsl #16
    6250:	ldcl	7, cr15, [ip], {251}	; 0xfb
    6254:	strmi	r1, [r7], -r3, asr #24
    6258:			; <UNDEFINED> instruction: 0x212fd035
    625c:			; <UNDEFINED> instruction: 0xf7fb4628
    6260:			; <UNDEFINED> instruction: 0xb108ed90
    6264:	andvc	r2, r3, r0, lsl #6
    6268:	sbcvs	pc, r0, #1325400064	; 0x4f000000
    626c:	vsubhn.i16	d20, q0, <illegal reg q12.5>
    6270:	ldrtmi	r4, [r8], -r0, lsl #4
    6274:	stcl	7, cr15, [sl], #1004	; 0x3ec
    6278:	andsle	r3, r0, r1
    627c:	strcs	r4, [r0], #-1576	; 0xfffff9d8
    6280:	bl	feb44274 <__assert_fail@plt+0xfeb4239c>
    6284:			; <UNDEFINED> instruction: 0x46206037
    6288:	blmi	7b5a70 <__assert_fail@plt+0x7b3b98>
    628c:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
    6290:			; <UNDEFINED> instruction: 0xf0040624
    6294:			; <UNDEFINED> instruction: 0xf04444fe
    6298:			; <UNDEFINED> instruction: 0x46200437
    629c:	blmi	675a84 <__assert_fail@plt+0x673bac>
    62a0:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
    62a4:	stcl	7, cr15, [r6], {251}	; 0xfb
    62a8:			; <UNDEFINED> instruction: 0xb1204604
    62ac:	addlt	r0, r4, #56623104	; 0x3600000
    62b0:	rscsmi	pc, lr, r6
    62b4:	ldrtmi	r4, [r8], -r4, lsl #6
    62b8:	ldcl	7, cr15, [sl, #1004]!	; 0x3ec
    62bc:			; <UNDEFINED> instruction: 0xf7fb4628
    62c0:	strtmi	lr, [r0], -lr, lsl #23
    62c4:	blmi	3f5aac <__assert_fail@plt+0x3f3bd4>
    62c8:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
    62cc:	ldc	7, cr15, [r2], #1004	; 0x3ec
    62d0:	stmdacs	r0, {r2, r9, sl, lr}
    62d4:			; <UNDEFINED> instruction: 0x0636d0f2
    62d8:			; <UNDEFINED> instruction: 0xf006b284
    62dc:	movwmi	r4, #16638	; 0x40fe
    62e0:	blmi	240298 <__assert_fail@plt+0x23e3c0>
    62e4:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
    62e8:	stc	7, cr15, [r4], #1004	; 0x3ec
    62ec:	stmdacs	r0, {r2, r9, sl, lr}
    62f0:	strteq	sp, [fp], -r9, asr #1
    62f4:			; <UNDEFINED> instruction: 0xf003b284
    62f8:	tstmi	ip, #-134217725	; 0xf8000003
    62fc:	svclt	0x0000e7c3
    6300:	andeq	r5, r1, r4, ror fp
    6304:	andeq	r0, r0, ip, lsr r2
    6308:	ldrbmi	r2, [r0, -r0]!
    630c:	mvnsmi	lr, sp, lsr #18
    6310:	ldcmi	0, cr11, [fp], #-632	; 0xfffffd88
    6314:	blmi	ef0720 <__assert_fail@plt+0xeee848>
    6318:	ldrbtmi	r4, [ip], #-1642	; 0xfffff996
    631c:	strbcs	r4, [lr, #-1664]!	; 0xfffff980
    6320:	stmiapl	r3!, {r0, r3, r4, r5, r8, r9, sl, fp, lr}^
    6324:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    6328:			; <UNDEFINED> instruction: 0xf04f931d
    632c:	strls	r0, [r0, #-768]	; 0xfffffd00
    6330:	ldcl	7, cr15, [r0, #-1004]	; 0xfffffc14
    6334:			; <UNDEFINED> instruction: 0xf8bdbb80
    6338:	strmi	r3, [r4], -r4
    633c:	tstle	sp, r1, lsl #22
    6340:	blcs	acf48 <__assert_fail@plt+0xab070>
    6344:	blcs	1bbc7d0 <__assert_fail@plt+0x1bba8f8>
    6348:	mrcne	8, 2, sp, cr8, cr11, {1}
    634c:			; <UNDEFINED> instruction: 0xf7fb1e9d
    6350:	strmi	lr, [r6], -lr, lsr #21
    6354:	eorsle	r2, lr, r0, lsl #16
    6358:	tsteq	r6, sp, lsl #2	; <UNPREDICTABLE>
    635c:			; <UNDEFINED> instruction: 0xf7fb462a
    6360:	ldrbpl	lr, [r4, #-2864]!	; 0xfffff4d0
    6364:	blmi	9d8c10 <__assert_fail@plt+0x9d6d38>
    6368:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    636c:	blls	7603dc <__assert_fail@plt+0x75e504>
    6370:	qsuble	r4, sl, lr
    6374:	andslt	r4, lr, r0, lsr r6
    6378:	ldrhhi	lr, [r0, #141]!	; 0x8d
    637c:	strbmi	r4, [r1], -r4, lsr #16
    6380:	ldrbtmi	r4, [r8], #-1574	; 0xfffff9da
    6384:			; <UNDEFINED> instruction: 0xf9cef7ff
    6388:	stmdami	r2!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    638c:	strtmi	r4, [r6], -r1, asr #12
    6390:			; <UNDEFINED> instruction: 0xf7ff4478
    6394:	strb	pc, [r5, r7, asr #19]!	; <UNPREDICTABLE>
    6398:	ldmpl	fp!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
    639c:			; <UNDEFINED> instruction: 0xf7fb681c
    63a0:			; <UNDEFINED> instruction: 0xb120ec4a
    63a4:	addlt	r0, r0, #36, 12	; 0x2400000
    63a8:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
    63ac:			; <UNDEFINED> instruction: 0xf7fb4320
    63b0:	strbmi	lr, [r1], -r0, lsl #26
    63b4:	strmi	r2, [r2], -r0, lsl #12
    63b8:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    63bc:			; <UNDEFINED> instruction: 0xf9b2f7ff
    63c0:	ldmdami	r7, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
    63c4:	strbmi	r4, [r1], -sl, lsr #12
    63c8:	ldrbtmi	r4, [r8], #-1574	; 0xfffff9da
    63cc:			; <UNDEFINED> instruction: 0xf9aaf7ff
    63d0:			; <UNDEFINED> instruction: 0xf7fbe7c8
    63d4:	blmi	44106c <__assert_fail@plt+0x43f194>
    63d8:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    63dc:	stc	7, cr15, [sl], #-1004	; 0xfffffc14
    63e0:	strteq	fp, [r4], -r0, lsr #2
    63e4:			; <UNDEFINED> instruction: 0xf004b280
    63e8:			; <UNDEFINED> instruction: 0x432044fe
    63ec:	stcl	7, cr15, [r0], #1004	; 0x3ec
    63f0:	strmi	r4, [r2], -r1, asr #12
    63f4:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    63f8:			; <UNDEFINED> instruction: 0xf994f7ff
    63fc:	svclt	0x0000e7b2
    6400:	muleq	r1, sl, sl
    6404:	andeq	r0, r0, r8, lsl r2
    6408:	muleq	r1, r0, sl
    640c:	andeq	r5, r1, ip, asr #20
    6410:	andeq	r4, r0, lr, asr #11
    6414:	strdeq	r4, [r0], -r0
    6418:	andeq	r0, r0, ip, lsr r2
    641c:	andeq	r4, r0, r6, ror r5
    6420:	andeq	r4, r0, r6, ror #11
    6424:	andeq	r4, r0, sl, lsl #12
    6428:			; <UNDEFINED> instruction: 0xf7fbb508
    642c:	stmdacs	r0, {r1, r4, r8, r9, fp, sp, lr, pc}
    6430:			; <UNDEFINED> instruction: 0x2000bfb8
    6434:			; <UNDEFINED> instruction: 0xf7fbdb02
    6438:	andcs	lr, r1, ip, lsr sp
    643c:	svclt	0x0000bd08
    6440:	andcs	r4, r1, #2048	; 0x800
    6444:	andsvs	r4, sl, fp, ror r4
    6448:	svclt	0x00004770
    644c:	andeq	r5, r1, r8, ror #26
    6450:			; <UNDEFINED> instruction: 0x460db570
    6454:	sbclt	r4, r8, r4, lsl r9
    6458:			; <UNDEFINED> instruction: 0x46044b14
    645c:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    6460:	movtls	r6, #30747	; 0x781b
    6464:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6468:	mcrge	1, 0, fp, cr1, cr10, {1}
    646c:	ldrtmi	r2, [r2], -r0, lsl #2
    6470:	bl	5c4464 <__assert_fail@plt+0x5c258c>
    6474:	blcs	60548 <__assert_fail@plt+0x5e670>
    6478:	stmdage	r5!, {r0, r3, ip, lr, pc}
    647c:			; <UNDEFINED> instruction: 0xf7fb9524
    6480:	andcs	lr, r0, #29184	; 0x7200
    6484:	strtmi	sl, [r0], -r4, lsr #18
    6488:			; <UNDEFINED> instruction: 0xf7fb9245
    648c:	bmi	2410bc <__assert_fail@plt+0x23f1e4>
    6490:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    6494:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6498:	subsmi	r9, sl, r7, asr #22
    649c:	sublt	sp, r8, r1, lsl #2
    64a0:			; <UNDEFINED> instruction: 0xf7fbbd70
    64a4:	svclt	0x0000eabc
    64a8:	andeq	r5, r1, r8, asr r9
    64ac:	andeq	r0, r0, r8, lsl r2
    64b0:	andeq	r5, r1, r2, lsr #18
    64b4:	push	{r1, r2, r3, r6, r8, r9, fp, lr}
    64b8:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    64bc:	addlt	r4, r3, sp, asr #28
    64c0:			; <UNDEFINED> instruction: 0x4605685b
    64c4:	blcs	176c4 <__assert_fail@plt+0x157ec>
    64c8:	addhi	pc, r7, r0, asr #32
    64cc:	tstcs	r1, sl, asr #22
    64d0:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    64d4:	qaddlt	r6, r9, r2
    64d8:	stmdbmi	r8, {r4, r7, r8, r9, sl, lr}^
    64dc:	andcs	r2, r2, r1, lsl #4
    64e0:			; <UNDEFINED> instruction: 0xf7fb4479
    64e4:	strdcs	lr, [r0], -r4
    64e8:			; <UNDEFINED> instruction: 0xf824f7ff
    64ec:	teqlt	r0, r4, lsl #12
    64f0:	bl	fe1c44e4 <__assert_fail@plt+0xfe1c260c>
    64f4:	strmi	r4, [r2], -r1, lsr #12
    64f8:			; <UNDEFINED> instruction: 0xf7fb2002
    64fc:	stmdbmi	r0, {r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    6500:	andcs	r2, r2, r9, lsl #4
    6504:			; <UNDEFINED> instruction: 0xf7fb4479
    6508:	vstrcs	d30, [r0, #-904]	; 0xfffffc78
    650c:	blmi	f7c644 <__assert_fail@plt+0xf7a76c>
    6510:			; <UNDEFINED> instruction: 0xf85358f3
    6514:	stmdbcs	r0, {r0, r2, r5, ip}
    6518:	blmi	efaaa8 <__assert_fail@plt+0xef8bd0>
    651c:	ldrvc	pc, [r0], #-578	; 0xfffffdbe
    6520:	ldrdge	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    6524:	adcsmi	r4, r4, #48234496	; 0x2e00000
    6528:	vqshl.s8	q10, <illegal reg q13.5>, q3
    652c:	strmi	r6, [pc], -r7, ror #18
    6530:	ldrbtmi	r9, [sl], #769	; 0x301
    6534:	stmdbvs	r6!, {r1, r2, r6, r7, r9, ip, sp, lr, pc}^
    6538:	movweq	pc, #4103	; 0x1007	; <UNPREDICTABLE>
    653c:	stmdaeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6540:	stccs	13, cr13, [r1], {34}	; 0x22
    6544:			; <UNDEFINED> instruction: 0xf043bf08
    6548:	strtmi	r0, [r1], -r1, lsl #6
    654c:	blcs	17e14 <__assert_fail@plt+0x15f3c>
    6550:			; <UNDEFINED> instruction: 0xf003d041
    6554:	andcs	pc, r1, #6094848	; 0x5d0000
    6558:			; <UNDEFINED> instruction: 0x46034651
    655c:	ldmdblt	r3!, {r1, sp}
    6560:	bl	fed44554 <__assert_fail@plt+0xfed4267c>
    6564:			; <UNDEFINED> instruction: 0x46214630
    6568:			; <UNDEFINED> instruction: 0xf99cf003
    656c:	blx	fe257dae <__assert_fail@plt+0xfe255ed6>
    6570:			; <UNDEFINED> instruction: 0xf1b82304
    6574:	b	13c8580 <__assert_fail@plt+0x13c66a8>
    6578:	bl	ff123910 <__assert_fail@plt+0xff121a38>
    657c:	andsle	r0, r9, r3, lsr #9
    6580:			; <UNDEFINED> instruction: 0xf00742b4
    6584:	ldclle	3, cr0, [ip], {1}
    6588:	ldrtmi	r4, [r0], -r1, lsr #12
    658c:			; <UNDEFINED> instruction: 0xf840f003
    6590:	andcs	r9, r1, #1024	; 0x400
    6594:	pkhbtmi	r1, r3, r9, lsl #16
    6598:			; <UNDEFINED> instruction: 0xf7fb2002
    659c:			; <UNDEFINED> instruction: 0xf1bbeb98
    65a0:	svclt	0x00180f00
    65a4:	ldrb	r2, [sp, r1, lsl #14]
    65a8:	andcs	r4, r1, #409600	; 0x64000
    65ac:	andcs	r4, r2, r9, ror r4
    65b0:	bl	fe3445a4 <__assert_fail@plt+0xfe3426cc>
    65b4:	andscs	r4, r4, #376832	; 0x5c000
    65b8:	ldrbtmi	r2, [r9], #-2
    65bc:	bl	fe1c45b0 <__assert_fail@plt+0xfe1c26d8>
    65c0:	strtmi	r2, [r8], -r0, lsl #4
    65c4:			; <UNDEFINED> instruction: 0xf7ff4611
    65c8:	strtmi	pc, [r8], -r3, asr #30
    65cc:	pop	{r0, r1, ip, sp, pc}
    65d0:			; <UNDEFINED> instruction: 0xf7fb4ff0
    65d4:			; <UNDEFINED> instruction: 0x461fb95b
    65d8:			; <UNDEFINED> instruction: 0xf7fbe7c9
    65dc:			; <UNDEFINED> instruction: 0xe775e95a
    65e0:	tstls	r1, r8, lsl #12
    65e4:	bl	3445d8 <__assert_fail@plt+0x342700>
    65e8:	strmi	r9, [r2], -r1, lsl #18
    65ec:	svclt	0x0000e7df
    65f0:	strdeq	r5, [r1], -r2
    65f4:	strdeq	r5, [r1], -r0
    65f8:	ldrdeq	r5, [r1], -ip
    65fc:	andeq	r3, r0, r4, lsl sl
    6600:	andeq	r4, r0, r4, ror r5
    6604:	andeq	r0, r0, r0, lsr #4
    6608:	andeq	r4, r0, ip, asr r5
    660c:	andeq	r4, r0, r2, asr r5
    6610:	andeq	r4, r0, r8, asr #9
    6614:	ldrdeq	r4, [r0], -r6
    6618:	addlt	fp, r2, r0, ror r5
    661c:	blmi	6f53c4 <__assert_fail@plt+0x6f34ec>
    6620:	cfmsub32mi	mvax0, mvfx4, mvfx11, mvfx4
    6624:	ldrbtmi	r4, [fp], #-1549	; 0xfffff9f3
    6628:	ldrbtmi	r2, [lr], #-513	; 0xfffffdff
    662c:	ldrmi	r2, [r9], -r2
    6630:	adcsvs	r9, r5, r1, lsl #6
    6634:			; <UNDEFINED> instruction: 0xff0cf7ff
    6638:	stmdbls	r1, {r0, r9, sp}
    663c:			; <UNDEFINED> instruction: 0xf7ff4610
    6640:	stmdbls	r1, {r0, r1, r2, r8, r9, sl, fp, ip, sp, lr, pc}
    6644:	andcs	r2, pc, r1, lsl #4
    6648:			; <UNDEFINED> instruction: 0xff02f7ff
    664c:	andcs	r9, r1, #16384	; 0x4000
    6650:			; <UNDEFINED> instruction: 0xf7ff2003
    6654:	stmdbls	r1, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    6658:	andcs	r2, fp, r1, lsl #4
    665c:	mrc2	7, 7, pc, cr8, cr15, {7}
    6660:	strtmi	r4, [r2], -ip, lsl #18
    6664:	ldrbtmi	r2, [r9], #-10
    6668:	mrc2	7, 7, pc, cr2, cr15, {7}
    666c:	tstcs	r1, r2, lsr #12
    6670:	andlt	r2, r2, sp
    6674:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    6678:	blmi	200228 <__assert_fail@plt+0x1fe350>
    667c:	stmdbmi	r7, {r0, r3, r5, r7, r9, sp}
    6680:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
    6684:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6688:	stc	7, cr15, [r6], #-1004	; 0xfffffc14
    668c:			; <UNDEFINED> instruction: 0xfffffe8b
    6690:	andeq	r5, r1, r2, lsl #23
    6694:			; <UNDEFINED> instruction: 0xfffffdd7
    6698:	andeq	r4, r0, r2, lsl #9
    669c:	andeq	r4, r0, r4, lsr #8
    66a0:	andeq	r4, r0, sl, lsr r4
    66a4:	adclt	fp, r5, r0, lsr r5
    66a8:	bmi	559700 <__assert_fail@plt+0x557828>
    66ac:	ldrbtmi	r4, [ip], #-2837	; 0xfffff4eb
    66b0:	stmiavs	r5!, {r1, r3, r4, r5, r6, sl, lr}^
    66b4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    66b8:			; <UNDEFINED> instruction: 0xf04f9323
    66bc:	ldmiblt	r5!, {r8, r9}
    66c0:	tstls	r1, r3, lsl #18
    66c4:			; <UNDEFINED> instruction: 0xf7fb4608
    66c8:			; <UNDEFINED> instruction: 0xf104eabc
    66cc:	stmdbls	r1, {r4, r9}
    66d0:			; <UNDEFINED> instruction: 0xf7fb4628
    66d4:	bmi	340c04 <__assert_fail@plt+0x33ed2c>
    66d8:	rscvs	r2, r3, r1, lsl #6
    66dc:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    66e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    66e4:	subsmi	r9, sl, r3, lsr #22
    66e8:	eorlt	sp, r5, r5, lsl #2
    66ec:	stmdami	r7, {r4, r5, r8, sl, fp, ip, sp, pc}
    66f0:			; <UNDEFINED> instruction: 0xf7ff4478
    66f4:			; <UNDEFINED> instruction: 0xf7fbf88d
    66f8:	svclt	0x0000e992
    66fc:	strdeq	r5, [r1], -lr
    6700:	andeq	r5, r1, r4, lsl #14
    6704:	andeq	r0, r0, r8, lsl r2
    6708:	ldrdeq	r5, [r1], -r6
    670c:	ldrdeq	r4, [r0], -r8
    6710:	cfstr32mi	mvfx11, [r8], {16}
    6714:	stmiavs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    6718:			; <UNDEFINED> instruction: 0xf104b143
    671c:	andcs	r0, r0, #16, 2
    6720:			; <UNDEFINED> instruction: 0xf7fb2002
    6724:	movwcs	lr, #2338	; 0x922
    6728:	ldclt	0, cr6, [r0, #-908]	; 0xfffffc74
    672c:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    6730:			; <UNDEFINED> instruction: 0xf86ef7ff
    6734:	muleq	r1, r8, sl
    6738:			; <UNDEFINED> instruction: 0x000043ba
    673c:	svcmi	0x00f0e92d
    6740:	strmi	fp, [fp], r3, lsl #1
    6744:	stmib	sp, {r6, r8, sp}^
    6748:			; <UNDEFINED> instruction: 0xf7fbb200
    674c:			; <UNDEFINED> instruction: 0xf8dfea66
    6750:			; <UNDEFINED> instruction: 0xf8df9088
    6754:	ldrbtmi	r8, [r9], #136	; 0x88
    6758:			; <UNDEFINED> instruction: 0x460544f8
    675c:	stfnep	f3, [lr], #-564	; 0xfffffdcc
    6760:	ldrtmi	r2, [r0], -r0, asr #2
    6764:	b	1644758 <__assert_fail@plt+0x1642880>
    6768:	blcc	106491c <__assert_fail@plt+0x1062a44>
    676c:			; <UNDEFINED> instruction: 0x46042b19
    6770:	ldmdblt	r8, {r2, fp, ip, lr, pc}^
    6774:	andlt	r4, r3, r0, lsr #12
    6778:	svchi	0x00f0e8bd
    677c:	stccs	6, cr4, [r0, #-148]	; 0xffffff6c
    6780:	strtmi	sp, [ip], -sp, ror #3
    6784:	andlt	r4, r3, r0, lsr #12
    6788:	svchi	0x00f0e8bd
    678c:	strbmi	r1, [fp], r7, lsl #23
    6790:			; <UNDEFINED> instruction: 0xf04f2005
    6794:	and	r0, r9, r0, lsl #20
    6798:	beq	82bc8 <__assert_fail@plt+0x80cf0>
    679c:	svceq	0x000af1ba
    67a0:			; <UNDEFINED> instruction: 0xf858d0ec
    67a4:			; <UNDEFINED> instruction: 0x4658b03a
    67a8:	b	ac479c <__assert_fail@plt+0xac28c4>
    67ac:	mvnsle	r4, r7, lsl #5
    67b0:			; <UNDEFINED> instruction: 0x463a4658
    67b4:			; <UNDEFINED> instruction: 0xf7fb4631
    67b8:	stmdacs	r0, {r3, r4, r8, fp, sp, lr, pc}
    67bc:	blls	3af74 <__assert_fail@plt+0x3909c>
    67c0:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
    67c4:	bl	9e840 <__assert_fail@plt+0x9c968>
    67c8:	bls	476f8 <__assert_fail@plt+0x45820>
    67cc:	ldmdavs	ip, {r2, r4, sp, lr}^
    67d0:	andlt	r4, r3, r0, lsr #12
    67d4:	svchi	0x00f0e8bd
    67d8:	andeq	r4, r0, r2, asr #7
    67dc:	andeq	r5, r1, r0, ror #9
    67e0:	andeq	r5, r1, r6, ror r4
    67e4:	str	fp, [r9, r0, lsl #2]!
    67e8:	svclt	0x00004770
    67ec:	bmi	ed8cdc <__assert_fail@plt+0xed6e04>
    67f0:	blmi	ed79dc <__assert_fail@plt+0xed5b04>
    67f4:	mvnsmi	lr, #737280	; 0xb4000
    67f8:	stmpl	sl, {r0, r3, r7, ip, sp, pc}
    67fc:			; <UNDEFINED> instruction: 0x4606447b
    6800:	andls	r6, r7, #1179648	; 0x120000
    6804:	andeq	pc, r0, #79	; 0x4f
    6808:	orrlt	r6, r3, fp, lsl r8
    680c:	addsmi	r6, r6, #5898240	; 0x5a0000
    6810:	ldmvs	ip, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    6814:	bmi	cf2dcc <__assert_fail@plt+0xcf0ef4>
    6818:	ldrbtmi	r4, [sl], #-2864	; 0xfffff4d0
    681c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6820:	subsmi	r9, sl, r7, lsl #22
    6824:	strtmi	sp, [r0], -ip, asr #2
    6828:	pop	{r0, r3, ip, sp, pc}
    682c:	mcrcs	3, 0, r8, cr0, cr0, {7}
    6830:			; <UNDEFINED> instruction: 0xf10dd044
    6834:	svcge	0x00010808
    6838:			; <UNDEFINED> instruction: 0x46424630
    683c:			; <UNDEFINED> instruction: 0xf7ff4639
    6840:			; <UNDEFINED> instruction: 0x4605ff7d
    6844:	eorsle	r2, r9, r0, lsl #16
    6848:			; <UNDEFINED> instruction: 0xf10d4630
    684c:			; <UNDEFINED> instruction: 0xf7fb090c
    6850:			; <UNDEFINED> instruction: 0x4634e9d8
    6854:	strbmi	r4, [r8], -r1, lsl #12
    6858:			; <UNDEFINED> instruction: 0xf0023164
    685c:	bls	85e50 <__assert_fail@plt+0x83f78>
    6860:	strbmi	r4, [r8], -r1, lsr #12
    6864:			; <UNDEFINED> instruction: 0xf0021b12
    6868:	strtmi	pc, [r9], -r9, lsr #27
    686c:			; <UNDEFINED> instruction: 0xf0024648
    6870:	stcls	13, cr15, [r2], {223}	; 0xdf
    6874:	ldrtmi	r4, [r9], -r2, asr #12
    6878:	strtmi	r3, [r0], -r1, lsl #8
    687c:			; <UNDEFINED> instruction: 0xff5ef7ff
    6880:	stmdacs	r0, {r0, r2, r9, sl, lr}
    6884:	strtmi	sp, [r1], -fp, ror #3
    6888:			; <UNDEFINED> instruction: 0xf0024648
    688c:	ldmdbmi	r6, {r0, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    6890:	strbmi	r2, [r8], -r1, lsl #4
    6894:			; <UNDEFINED> instruction: 0xf0024479
    6898:			; <UNDEFINED> instruction: 0x4629fd91
    689c:			; <UNDEFINED> instruction: 0xf0024648
    68a0:	strmi	pc, [r4], -r7, lsr #28
    68a4:	andcs	fp, ip, r0, ror r1
    68a8:	svc	0x00eaf7fa
    68ac:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    68b0:	stmib	r0, {r1, r3, r4, fp, sp, lr}^
    68b4:	andsvs	r6, r8, r1, lsl #8
    68b8:	str	r6, [ip, r2]!
    68bc:			; <UNDEFINED> instruction: 0xe7aa4634
    68c0:	stmia	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    68c4:	stmib	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    68c8:			; <UNDEFINED> instruction: 0xf7fb6800
    68cc:	strmi	lr, [r1], -r0, asr #18
    68d0:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    68d4:			; <UNDEFINED> instruction: 0xff62f7fe
    68d8:	andeq	r5, r1, r4, asr #11
    68dc:	andeq	r0, r0, r8, lsl r2
    68e0:	andeq	r5, r1, r0, asr #20
    68e4:	muleq	r1, sl, r5
    68e8:	muleq	r0, r4, r3
    68ec:	andeq	r5, r1, lr, lsl #19
    68f0:	andeq	r4, r0, lr, asr #4
    68f4:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
    68f8:	eorsle	r2, lr, r0, lsr ip
    68fc:	ldfeqd	f7, [r0], #-656	; 0xfffffd70
    6900:	vst3.32			; <UNDEFINED> instruction: 0xf48cfa5f
    6904:	svclt	0x00882c09
    6908:	ldmdale	r3, {r8, r9, sl, sp}
    690c:			; <UNDEFINED> instruction: 0xf1a47844
    6910:	cfstr64ne	mvdx0, [r6], {48}	; 0x30
    6914:			; <UNDEFINED> instruction: 0xf04f2700
    6918:	and	r0, r3, sl, lsl #28
    691c:	svcmi	0x0001f816
    6920:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
    6924:	ldrtmi	fp, [r0], -sp, ror #5
    6928:	blx	391d56 <__assert_fail@plt+0x38fe7e>
    692c:			; <UNDEFINED> instruction: 0xf1a4c707
    6930:	ldmible	r3!, {r4, r5, sl, fp}^
    6934:	stmdavc	r1, {r0, r1, r2, r3, sp, lr}
    6938:			; <UNDEFINED> instruction: 0xd127292e
    693c:	mcrrne	8, 4, r7, r4, cr5
    6940:	eorle	r2, r6, r0, lsr sp
    6944:	teqeq	r0, r5, lsr #3	; <UNPREDICTABLE>
    6948:	stmdacs	r9, {r3, r6, r7, r9, ip, sp, pc}
    694c:	andcs	fp, r0, r8, lsl #31
    6950:	andcs	sp, r0, sl, lsl #16
    6954:			; <UNDEFINED> instruction: 0xf814260a
    6958:	blx	19e566 <__assert_fail@plt+0x19c68e>
    695c:			; <UNDEFINED> instruction: 0xf1a51000
    6960:	sbclt	r0, sp, #48, 2
    6964:	ldmible	r6!, {r0, r3, r8, sl, fp, sp}^
    6968:	stmdavc	r2!, {r4, sp, lr}
    696c:	svclt	0x001c2a2e
    6970:	andsvs	r2, sl, r0, lsl #4
    6974:			; <UNDEFINED> instruction: 0x4620d013
    6978:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    697c:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
    6980:	cdpcs	2, 0, cr11, cr9, cr14, {7}
    6984:			; <UNDEFINED> instruction: 0xf04fbf88
    6988:	stmiale	r2, {sl, fp}^
    698c:	strtmi	r2, [r0], -r0, lsl #8
    6990:	stmvc	r1, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    6994:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
    6998:	strdcs	sp, [r0, -r8]
    699c:	stmdavc	r1!, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    69a0:	ldmdbcs	r0!, {r5, r6, sl, fp, ip}
    69a4:			; <UNDEFINED> instruction: 0xf1a1d016
    69a8:	sbcslt	r0, r1, #48, 4
    69ac:	svclt	0x00842909
    69b0:	andcs	r4, r0, r4, lsl #12
    69b4:	strmi	sp, [r4], -fp, lsl #16
    69b8:	andcs	r2, r0, sl, lsl #10
    69bc:	svcne	0x0001f814
    69c0:	andcs	pc, r0, r5, lsl #22
    69c4:	eorseq	pc, r0, #1073741864	; 0x40000028
    69c8:	stmdbcs	r9, {r0, r4, r6, r7, r9, ip, sp, pc}
    69cc:			; <UNDEFINED> instruction: 0x6018d9f6
    69d0:	ldcllt	6, cr4, [r0, #128]!	; 0x80
    69d4:	bcc	c24c64 <__assert_fail@plt+0xc22d8c>
    69d8:	ldmible	r7, {r0, r3, r9, fp, sp}^
    69dc:	strb	r2, [sl, r0, lsl #4]!
    69e0:			; <UNDEFINED> instruction: 0x4604b510
    69e4:	strmi	fp, [r8], -r9, ror #2
    69e8:	svc	0x0066f7fa
    69ec:	stmdbvs	r0, {r3, r4, r5, r6, r8, ip, sp, pc}^
    69f0:	pop	{r2, r3, r4, r8, ip, sp, pc}
    69f4:			; <UNDEFINED> instruction: 0xf7fb4010
    69f8:	pop	{r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}
    69fc:			; <UNDEFINED> instruction: 0xf7fb4010
    6a00:			; <UNDEFINED> instruction: 0xf7faba5d
    6a04:			; <UNDEFINED> instruction: 0xf7faefac
    6a08:	stmdacs	r0, {r1, r3, r7, r8, r9, sl, fp, sp, lr, pc}
    6a0c:	ldfltd	f5, [r0, #-956]	; 0xfffffc44
    6a10:	blmi	9192a4 <__assert_fail@plt+0x9173cc>
    6a14:	push	{r1, r3, r4, r5, r6, sl, lr}
    6a18:	ldrshtlt	r4, [r2], r0
    6a1c:			; <UNDEFINED> instruction: 0x460d58d3
    6a20:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
    6a24:			; <UNDEFINED> instruction: 0xf04f9331
    6a28:			; <UNDEFINED> instruction: 0xf7fb0300
    6a2c:			; <UNDEFINED> instruction: 0xf855e8ea
    6a30:	movwls	r3, #11012	; 0x2b04
    6a34:	orrslt	r4, r3, r6, lsl #12
    6a38:	stcge	6, cr4, [r3], {24}
    6a3c:	stmia	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6a40:	stmiaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
    6a44:	and	r4, r4, r6, lsl #8
    6a48:	ldm	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6a4c:	strmi	r4, [r6], #-1440	; 0xfffffa60
    6a50:			; <UNDEFINED> instruction: 0xf855d01e
    6a54:			; <UNDEFINED> instruction: 0xf8440b04
    6a58:	stmdacs	r0, {r2, r8, r9, fp}
    6a5c:	ldfnep	f5, [r0], #-976	; 0xfffffc30
    6a60:	svc	0x0024f7fa
    6a64:	teqlt	r8, r5, lsl #12
    6a68:	ldrtmi	sl, [r9], -r2, lsl #24
    6a6c:	svc	0x00caf7fa
    6a70:	blvc	144bc8 <__assert_fail@plt+0x142cf0>
    6a74:	mvnsle	r2, r0, lsl #30
    6a78:	blmi	2992ac <__assert_fail@plt+0x2973d4>
    6a7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6a80:	blls	c60af0 <__assert_fail@plt+0xc5ec18>
    6a84:	qaddle	r4, sl, r8
    6a88:	eorslt	r4, r2, r8, lsr #12
    6a8c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6a90:	strcs	r2, [r0, #-22]	; 0xffffffea
    6a94:	stmib	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6a98:			; <UNDEFINED> instruction: 0xf7fae7ee
    6a9c:	svclt	0x0000efc0
    6aa0:	andeq	r5, r1, r0, lsr #7
    6aa4:	andeq	r0, r0, r8, lsl r2
    6aa8:	andeq	r5, r1, r8, lsr r3
    6aac:	svcmi	0x00f0e92d
    6ab0:	bmi	fef584fc <__assert_fail@plt+0xfef56624>
    6ab4:	blmi	fef72d50 <__assert_fail@plt+0xfef70e78>
    6ab8:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
    6abc:	strmi	r4, [lr], -r8, lsl #12
    6ac0:	stmdaeq	r1, {r0, r1, r2, ip, sp, lr, pc}
    6ac4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6ac8:			; <UNDEFINED> instruction: 0xf04f9323
    6acc:			; <UNDEFINED> instruction: 0xf7fb0300
    6ad0:			; <UNDEFINED> instruction: 0xf859e898
    6ad4:	blmi	fed996ec <__assert_fail@plt+0xfed97814>
    6ad8:	movwls	r4, #1147	; 0x47b
    6adc:	stccs	6, cr4, [r0], {131}	; 0x83
    6ae0:	tsthi	sp, r0	; <UNPREDICTABLE>
    6ae4:			; <UNDEFINED> instruction: 0xf10b4620
    6ae8:			; <UNDEFINED> instruction: 0xf7fb0b02
    6aec:			; <UNDEFINED> instruction: 0xf10de88a
    6af0:	vstmdbge	r3!, {s0-s15}
    6af4:	and	r4, r7, r3, lsl #9
    6af8:	stm	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6afc:			; <UNDEFINED> instruction: 0xf10045aa
    6b00:	strmi	r0, [r3], #1
    6b04:	addshi	pc, ip, r0
    6b08:	bleq	144c74 <__assert_fail@plt+0x142d9c>
    6b0c:	bleq	144c3c <__assert_fail@plt+0x142d64>
    6b10:	mvnsle	r2, r0, lsl #16
    6b14:			; <UNDEFINED> instruction: 0xf10b7832
    6b18:	bcs	1f87724 <__assert_fail@plt+0x1f8584c>
    6b1c:			; <UNDEFINED> instruction: 0xf04fbf1e
    6b20:	strcs	r0, [r1, #-2304]	; 0xfffff700
    6b24:	suble	r4, fp, fp, asr #13
    6b28:			; <UNDEFINED> instruction: 0xf1b84618
    6b2c:	eorsle	r0, lr, r0, lsl #30
    6b30:	mcr	7, 5, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    6b34:			; <UNDEFINED> instruction: 0xf1b94682
    6b38:			; <UNDEFINED> instruction: 0xf0000f00
    6b3c:			; <UNDEFINED> instruction: 0x464980d5
    6b40:			; <UNDEFINED> instruction: 0xf7fa4650
    6b44:	ldmdbne	r1!, {r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    6b48:	svc	0x005cf7fa
    6b4c:	ldrbmi	r4, [r8], -r5, lsl #12
    6b50:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    6b54:	svc	0x0042f7fa
    6b58:	bleq	42c9c <__assert_fail@plt+0x40dc4>
    6b5c:	orrslt	r2, ip, pc, lsr #12
    6b60:	svceq	0x0000f1bb
    6b64:			; <UNDEFINED> instruction: 0xf89ad103
    6b68:	bcs	bceb70 <__assert_fail@plt+0xbccc98>
    6b6c:			; <UNDEFINED> instruction: 0x4628d05e
    6b70:			; <UNDEFINED> instruction: 0xf8004621
    6b74:			; <UNDEFINED> instruction: 0xf7fa6b01
    6b78:	strmi	lr, [r5], -r6, asr #30
    6b7c:	blmi	144ce8 <__assert_fail@plt+0x142e10>
    6b80:	bleq	82fb4 <__assert_fail@plt+0x810dc>
    6b84:	mvnle	r2, r0, lsl #24
    6b88:	strle	r0, [r3, #-1979]	; 0xfffff845
    6b8c:	mulcc	r0, sl, r8
    6b90:	cmple	lr, pc, lsr #22
    6b94:	blmi	fe1595b8 <__assert_fail@plt+0xfe1576e0>
    6b98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6b9c:	blls	8e0c0c <__assert_fail@plt+0x8ded34>
    6ba0:			; <UNDEFINED> instruction: 0xf040405a
    6ba4:	ldrbmi	r8, [r0], -ip, ror #1
    6ba8:	pop	{r0, r2, r5, ip, sp, pc}
    6bac:			; <UNDEFINED> instruction: 0xf7fa8ff0
    6bb0:			; <UNDEFINED> instruction: 0x4682ee7e
    6bb4:			; <UNDEFINED> instruction: 0xd1be2800
    6bb8:			; <UNDEFINED> instruction: 0xf7fa4658
    6bbc:			; <UNDEFINED> instruction: 0xe7e9ef10
    6bc0:	bcs	24d90 <__assert_fail@plt+0x22eb8>
    6bc4:	bcs	bf682c <__assert_fail@plt+0xbf4954>
    6bc8:	ldclne	0, cr13, [r0], #-480	; 0xfffffe20
    6bcc:			; <UNDEFINED> instruction: 0xf1b89301
    6bd0:			; <UNDEFINED> instruction: 0xf0000f00
    6bd4:			; <UNDEFINED> instruction: 0xf7fb808f
    6bd8:	blls	80e18 <__assert_fail@plt+0x7ef40>
    6bdc:	smlawbcs	pc, r2, r6, r4	; <UNPREDICTABLE>
    6be0:	movwls	r4, #5712	; 0x1650
    6be4:	ldmda	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6be8:	tstlt	r8, r1, lsl #22
    6bec:	andvc	r2, r2, r0, lsl #4
    6bf0:	movwls	r4, #5712	; 0x1650
    6bf4:	stmda	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6bf8:			; <UNDEFINED> instruction: 0x46054651
    6bfc:			; <UNDEFINED> instruction: 0xf7ff4640
    6c00:	strcc	pc, [r1, #-3823]	; 0xfffff111
    6c04:	ldrbmi	r4, [r0], -r3, lsl #13
    6c08:	mcr	7, 7, pc, cr8, cr10, {7}	; <UNPREDICTABLE>
    6c0c:			; <UNDEFINED> instruction: 0xf1bb9b01
    6c10:			; <UNDEFINED> instruction: 0xf0000f00
    6c14:	ldrbmi	r8, [r8], -r7, lsl #1
    6c18:			; <UNDEFINED> instruction: 0xf7fa46d9
    6c1c:	blls	82bec <__assert_fail@plt+0x80d14>
    6c20:	ldrmi	r4, [r8], -r3, lsl #8
    6c24:	svceq	0x0000f1b8
    6c28:	str	sp, [r1, r1, asr #1]
    6c2c:	mulcs	r1, sl, r8
    6c30:	orrsle	r2, ip, r0, lsl #20
    6c34:	strtmi	r4, [r1], -r8, lsr #12
    6c38:	mcr	7, 7, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    6c3c:	ldr	r4, [sp, r5, lsl #12]
    6c40:	svceq	0x0000f1b8
    6c44:	addshi	pc, r3, r0, asr #32
    6c48:			; <UNDEFINED> instruction: 0x46c22016
    6c4c:	stmia	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6c50:			; <UNDEFINED> instruction: 0xf7ffe7a0
    6c54:	strmi	pc, [r4], -sp, lsl #21
    6c58:	rsbsle	r2, r6, r0, lsl #16
    6c5c:	svc	0x00d0f7fa
    6c60:	ldrbmi	r4, [r0], -r5, lsl #12
    6c64:	svc	0x00ccf7fa
    6c68:	andcc	r4, r2, r8, lsr #8
    6c6c:	svceq	0x0000f1b8
    6c70:			; <UNDEFINED> instruction: 0xf7fad048
    6c74:	strmi	lr, [r5], -r6, lsl #28
    6c78:	blcs	be4d0c <__assert_fail@plt+0xbe2e34>
    6c7c:	stmdavc	r2!, {r1, r8, ip, lr, pc}^
    6c80:	subsle	r2, r2, r0, lsl #20
    6c84:	strtmi	r4, [r8], -r1, lsr #12
    6c88:	mrc	7, 5, APSR_nzcv, cr12, cr10, {7}
    6c8c:	ldrbmi	r2, [r1], -pc, lsr #6
    6c90:	blcc	84c98 <__assert_fail@plt+0x82dc0>
    6c94:	svc	0x001cf7fa
    6c98:			; <UNDEFINED> instruction: 0xf7fa4620
    6c9c:	ldrbmi	lr, [r0], -r0, lsr #29
    6ca0:	mrc	7, 4, APSR_nzcv, cr12, cr10, {7}
    6ca4:			; <UNDEFINED> instruction: 0xf7fa4628
    6ca8:	stmdacs	r2, {r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    6cac:	vdivne.f16	s26, s6, s8	; <UNPREDICTABLE>
    6cb0:	stclpl	8, cr1, [fp], #936	; 0x3a8
    6cb4:	eorsle	r2, pc, pc, lsr #22
    6cb8:	strb	r4, [fp, -sl, lsr #13]!
    6cbc:			; <UNDEFINED> instruction: 0xf04f483e
    6cc0:	movwls	r0, #6912	; 0x1b00
    6cc4:			; <UNDEFINED> instruction: 0xf7fa4478
    6cc8:	blls	82958 <__assert_fail@plt+0x80a80>
    6ccc:	stmdacs	r0, {r0, r7, r9, sl, lr}
    6cd0:			; <UNDEFINED> instruction: 0xf899d043
    6cd4:	teqlt	r2, #0
    6cd8:	movwls	r4, #5704	; 0x1648
    6cdc:	svc	0x0090f7fa
    6ce0:	strcs	r9, [r1, #-2817]	; 0xfffff4ff
    6ce4:	ldr	r4, [pc, -r3, lsl #8]
    6ce8:			; <UNDEFINED> instruction: 0x46504631
    6cec:	mcr	7, 4, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    6cf0:	str	r4, [ip, -r5, lsl #12]!
    6cf4:	stmia	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6cf8:	strmi	r9, [r2], r1, lsl #22
    6cfc:			; <UNDEFINED> instruction: 0xf47f2800
    6d00:	strb	sl, [r7, -lr, ror #30]
    6d04:	ldcl	7, cr15, [r2, #1000]	; 0x3e8
    6d08:	stmdacs	r0, {r0, r2, r9, sl, lr}
    6d0c:			; <UNDEFINED> instruction: 0x4620d1b4
    6d10:	mcr	7, 3, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    6d14:			; <UNDEFINED> instruction: 0xf7fa4650
    6d18:	strbmi	lr, [r2], r2, ror #28
    6d1c:			; <UNDEFINED> instruction: 0xf100e73a
    6d20:	ldrbt	r0, [r7], r1, lsl #22
    6d24:	strcs	r4, [r1, #-1753]	; 0xfffff927
    6d28:			; <UNDEFINED> instruction: 0x4628e6fe
    6d2c:			; <UNDEFINED> instruction: 0xf8004651
    6d30:			; <UNDEFINED> instruction: 0xf7fa3b01
    6d34:	str	lr, [pc, lr, asr #29]!
    6d38:	strtmi	r4, [sl], r8, lsr #8
    6d3c:	stccc	8, cr15, [r1], {16}
    6d40:	svclt	0x00042b2e
    6d44:	andsvc	r2, r3, r0, lsl #6
    6d48:			; <UNDEFINED> instruction: 0xf1b8e724
    6d4c:	tstle	r8, r0, lsl #30
    6d50:			; <UNDEFINED> instruction: 0x46c24650
    6d54:	mcr	7, 2, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    6d58:			; <UNDEFINED> instruction: 0x4601e71c
    6d5c:			; <UNDEFINED> instruction: 0xf7ff4640
    6d60:	blls	86664 <__assert_fail@plt+0x8478c>
    6d64:	strmi	r4, [r1], r3, lsl #13
    6d68:	sbcsle	r2, ip, r0, lsl #16
    6d6c:	bmi	500c38 <__assert_fail@plt+0x4fed60>
    6d70:	bicsvc	pc, r8, pc, asr #8
    6d74:	ldrbtmi	r4, [sl], #-2066	; 0xfffff7ee
    6d78:			; <UNDEFINED> instruction: 0xf7fe4478
    6d7c:			; <UNDEFINED> instruction: 0xf7fafe51
    6d80:	bls	426c0 <__assert_fail@plt+0x407e8>
    6d84:	ldmpl	r3, {r0, r1, r2, r3, r8, r9, fp, lr}^
    6d88:			; <UNDEFINED> instruction: 0xf7fa681c
    6d8c:	stmdavs	r0, {r1, r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    6d90:	mrc	7, 6, APSR_nzcv, cr12, cr10, {7}
    6d94:	tstcs	r1, ip, lsl #20
    6d98:			; <UNDEFINED> instruction: 0x4603447a
    6d9c:			; <UNDEFINED> instruction: 0xf7fa4620
    6da0:	andcs	lr, r2, r2, lsr #31
    6da4:	svc	0x000ef7fa
    6da8:	strdeq	r5, [r1], -sl
    6dac:	andeq	r0, r0, r8, lsl r2
    6db0:	ldrdeq	r5, [r1], -ip
    6db4:	andeq	r5, r1, ip, lsl r2
    6db8:	andeq	r3, r0, ip, lsr pc
    6dbc:	andeq	r3, r0, lr, lsl pc
    6dc0:	andeq	r3, r0, ip, ror #28
    6dc4:	andeq	r0, r0, ip, lsl r2
    6dc8:	andeq	r3, r0, r0, ror lr
    6dcc:	svcmi	0x00f0e92d
    6dd0:	stmdavc	r3, {r1, r2, r9, sl, lr}
    6dd4:	strmi	fp, [sl], r3, lsl #1
    6dd8:	blcs	1863c <__assert_fail@plt+0x16764>
    6ddc:	addshi	pc, fp, r0
    6de0:	stmdaeq	r1, {r6, r7, r8, ip, sp, lr, pc}
    6de4:	strcs	r4, [r0, #-1540]	; 0xfffff9fc
    6de8:	and	r4, r5, r9, lsl r6
    6dec:	bl	2141f8 <__assert_fail@plt+0x212320>
    6df0:			; <UNDEFINED> instruction: 0xf8140004
    6df4:	biclt	r1, r9, r1, lsl #30
    6df8:	svclt	0x00182925
    6dfc:	svclt	0x000c293a
    6e00:	movwcs	r2, #769	; 0x301
    6e04:	svclt	0x0008290a
    6e08:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    6e0c:	mvnle	r2, r0, lsl #22
    6e10:			; <UNDEFINED> instruction: 0xf1ba4650
    6e14:	rscle	r0, sl, r0, lsl #30
    6e18:	mrc	7, 7, APSR_nzcv, cr14, cr10, {7}
    6e1c:	mvnle	r2, r0, lsl #16
    6e20:	andeq	lr, r4, r8, lsl #22
    6e24:	svcne	0x0001f814
    6e28:	mvnle	r2, r0, lsl #18
    6e2c:	subeq	lr, r5, r0, lsl #22
    6e30:	svccs	0x00003001
    6e34:			; <UNDEFINED> instruction: 0xf7fad065
    6e38:	ldmdavc	r1!, {r2, r5, r8, sl, fp, sp, lr, pc}
    6e3c:	stmdbcs	r0, {r0, r2, r9, sl, lr}
    6e40:	strcs	sp, [r0], #-103	; 0xffffff99
    6e44:	bleq	982f88 <__assert_fail@plt+0x9810b0>
    6e48:	eorscs	r2, r3, #-2080374783	; 0x84000001
    6e4c:	stmdbcs	r5!, {r0, r2, r5, sp, lr, pc}
    6e50:	stmdbcs	sl, {r0, r2, r3, r4, r5, ip, lr, pc}
    6e54:			; <UNDEFINED> instruction: 0xf1bad047
    6e58:	suble	r0, lr, r0, lsl #30
    6e5c:	tstls	r1, r0, asr r6
    6e60:	mrc	7, 6, APSR_nzcv, cr10, cr10, {7}
    6e64:	cmncs	r1, #16384	; 0x4000
    6e68:	stmdacs	r0, {r0, r1, r4, r5, r9, sp}
    6e6c:	stmdbeq	r8, {r0, r2, r6, ip, lr, pc}
    6e70:	svclt	0x0094299f
    6e74:	subscc	r3, r7, r0, lsr r0
    6e78:	andlt	pc, r0, r9, lsl #17
    6e7c:	tsteq	pc, r1	; <UNPREDICTABLE>
    6e80:	stcne	0, cr7, [r0], #224	; 0xe0
    6e84:	stmdbcs	r9, {r0, r1, sl, ip, sp}
    6e88:	streq	lr, [r4, -r5, lsl #22]
    6e8c:	teqcc	r0, r4	; <illegal shifter operand>
    6e90:	strtpl	r3, [r9], #-343	; 0xfffffea9
    6e94:	svcne	0x0001f816
    6e98:	ldmdbcs	sl!, {r0, r3, r4, r7, r8, ip, sp, pc}
    6e9c:	stmdaeq	r1, {r2, r8, ip, sp, lr, pc}
    6ea0:	stmdbeq	r4, {r0, r2, r8, r9, fp, sp, lr, pc}
    6ea4:	streq	lr, [r8, -r5, lsl #22]
    6ea8:	stfned	f5, [r1], #836	; 0x344
    6eac:	andlt	pc, r4, r5, lsl #16
    6eb0:	andcs	pc, r8, r5, lsl #16
    6eb4:	strbtpl	r3, [fp], #-1027	; 0xfffffbfd
    6eb8:			; <UNDEFINED> instruction: 0xf816192f
    6ebc:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
    6ec0:	movwcs	sp, #491	; 0x1eb
    6ec4:			; <UNDEFINED> instruction: 0x4628703b
    6ec8:	pop	{r0, r1, ip, sp, pc}
    6ecc:	stcne	15, cr8, [r0], #960	; 0x3c0
    6ed0:			; <UNDEFINED> instruction: 0xf8893403
    6ed4:			; <UNDEFINED> instruction: 0xf04f1000
    6ed8:	eorsvc	r0, r9, r2, lsr r1
    6edc:	teqeq	r5, pc, asr #32	; <UNPREDICTABLE>
    6ee0:	strtpl	r1, [r9], #-2351	; 0xfffff6d1
    6ee4:	stcne	7, cr14, [r1], #856	; 0x358
    6ee8:			; <UNDEFINED> instruction: 0xf8893403
    6eec:			; <UNDEFINED> instruction: 0xf04fb000
    6ef0:	eorsvc	r0, r8, r0, lsr r0
    6ef4:	strbtpl	r1, [fp], #-2351	; 0xfffff6d1
    6ef8:	strbmi	lr, [r4], -ip, asr #15
    6efc:	andne	pc, r0, r9, lsl #17
    6f00:			; <UNDEFINED> instruction: 0xf7fae7c8
    6f04:			; <UNDEFINED> instruction: 0x4605ecd4
    6f08:	sbcsle	r2, ip, r0, lsl #16
    6f0c:	stmdbcs	r0, {r0, r4, r5, fp, ip, sp, lr}
    6f10:			; <UNDEFINED> instruction: 0x462fd197
    6f14:	ldrdcs	lr, [r1], -r5
    6f18:	svclt	0x0000e78b
    6f1c:	cmnlt	fp, r3, lsl #16
    6f20:			; <UNDEFINED> instruction: 0xf0032200
    6f24:	blcs	fe007e2c <__assert_fail@plt+0xfe005f54>
    6f28:	andcc	fp, r1, #24, 30	; 0x60
    6f2c:	andle	r1, r1, fp, asr #24
    6f30:	andle	r3, r3, r1, lsl #18
    6f34:	svccc	0x0001f810
    6f38:	mvnsle	r2, r0, lsl #22
    6f3c:			; <UNDEFINED> instruction: 0x47704610
    6f40:			; <UNDEFINED> instruction: 0xe7fb461a
    6f44:	strmi	fp, [r2], #-794	; 0xfffffce6
    6f48:	ldrbtlt	r1, [r0], #3651	; 0xe43
    6f4c:	mcrne	14, 2, r1, cr13, cr6, {2}
    6f50:	svcmi	0x0001f813
    6f54:	svcne	0x0001f815
    6f58:	stfeqp	f7, [r1], #-656	; 0xfffffd70
    6f5c:			; <UNDEFINED> instruction: 0xf1a1428c
    6f60:	strtmi	r0, [r2], -r1, ror #14
    6f64:	andle	r4, sl, r8, lsl #12
    6f68:	svceq	0x0019f1bc
    6f6c:			; <UNDEFINED> instruction: 0xf024bf98
    6f70:	svccs	0x00190220
    6f74:			; <UNDEFINED> instruction: 0xf021bf98
    6f78:	addsmi	r0, r0, #32
    6f7c:	adcsmi	sp, r3, #4, 2
    6f80:	andcs	sp, r0, r6, ror #3
    6f84:			; <UNDEFINED> instruction: 0x4770bcf0
    6f88:	vldmialt	r0!, {s3-s18}
    6f8c:			; <UNDEFINED> instruction: 0x46104770
    6f90:	svclt	0x00004770
    6f94:	addlt	fp, r3, r0, lsr r5
    6f98:	strmi	r4, [r8], -r4, lsl #12
    6f9c:			; <UNDEFINED> instruction: 0xf7fa9101
    6fa0:	stmdbls	r1, {r4, r5, r9, sl, fp, sp, lr, pc}
    6fa4:	strmi	r4, [r2], -r5, lsl #12
    6fa8:			; <UNDEFINED> instruction: 0xf7fa4620
    6fac:	ldmiblt	r0!, {r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    6fb0:	stmdbne	r0!, {r1, r5, r6, r8, sl, fp, ip, lr}^
    6fb4:	movweq	pc, #37282	; 0x91a2	; <UNPREDICTABLE>
    6fb8:	svceq	0x00dff012
    6fbc:			; <UNDEFINED> instruction: 0xf383fab3
    6fc0:	tstcs	r1, r8, lsl #30
    6fc4:	cmpne	r3, #323584	; 0x4f000
    6fc8:	sadd16mi	fp, r9, r8
    6fcc:	bcs	833558 <__assert_fail@plt+0x831680>
    6fd0:			; <UNDEFINED> instruction: 0xf043bf08
    6fd4:			; <UNDEFINED> instruction: 0xb12b0301
    6fd8:	svccc	0x0001f810
    6fdc:	svclt	0x00182b09
    6fe0:	rscsle	r2, r9, r0, lsr #22
    6fe4:	ldclt	0, cr11, [r0, #-12]!
    6fe8:	andlt	r4, r3, r8, lsl #12
    6fec:	andcs	fp, r0, r0, lsr sp
    6ff0:	ldclt	0, cr11, [r0, #-12]!
    6ff4:	svcmi	0x00f8e92d
    6ff8:			; <UNDEFINED> instruction: 0xb1a1460e
    6ffc:	pkhbtmi	r4, r0, r1, lsl #13
    7000:	ldc	7, cr15, [r6, #1000]!	; 0x3e8
    7004:			; <UNDEFINED> instruction: 0xf81e46ce
    7008:	stmdavs	r4, {r0, r8, r9, fp, ip, sp}
    700c:	eorlt	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    7010:	cfmadd32cc	mvax2, mvfx4, mvfx1, mvfx5
    7014:	blcc	85070 <__assert_fail@plt+0x83198>
    7018:	eorcc	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    701c:	mulle	r5, fp, r5
    7020:	strtmi	fp, [r8], lr, lsl #2
    7024:			; <UNDEFINED> instruction: 0x4630e7f4
    7028:	svchi	0x00f8e8bd
    702c:	mulne	r1, r9, r8
    7030:			; <UNDEFINED> instruction: 0xb1a64673
    7034:	beq	1c1c74 <__assert_fail@plt+0x1bfd9c>
    7038:	and	r4, r3, r7, asr #12
    703c:	svcne	0x0001f813
    7040:	andle	r4, r7, r3, asr r5
    7044:	svcgt	0x0001f817
    7048:	eoreq	pc, r1, r4, asr r8	; <UNPREDICTABLE>
    704c:	eorcs	pc, ip, r4, asr r8	; <UNPREDICTABLE>
    7050:	rscsle	r4, r3, r2, lsl #5
    7054:	mvnle	r2, r0, lsl #18
    7058:	pop	{r6, r9, sl, lr}
    705c:	stmdbcs	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7060:	strbmi	fp, [r0], -ip, lsl #30
    7064:	ldmfd	sp!, {sp}
    7068:	svclt	0x00008ff8
    706c:	suble	r2, r8, r0, lsl #18
    7070:	svcmi	0x00f0e92d
    7074:			; <UNDEFINED> instruction: 0xf81b4693
    7078:	addlt	sl, r3, r1, lsl #22
    707c:			; <UNDEFINED> instruction: 0xf1aa1843
    7080:	movwls	r0, #5217	; 0x1461
    7084:	nopeq	{42}	; 0x2a
    7088:	svclt	0x00982c19
    708c:	stmdavc	r4, {r1, r3, r4, r7, r9, sl, lr}
    7090:	stmdbcc	r1, {r0, r1, r6, sl, fp, ip}
    7094:	strbeq	pc, [r1, #-420]!	; 0xfffffe5c	; <UNPREDICTABLE>
    7098:	ldccs	6, cr4, [r9, #-608]	; 0xfffffda0
    709c:			; <UNDEFINED> instruction: 0xf024bf98
    70a0:	strmi	r0, [r2, #1056]!	; 0x420
    70a4:	tstlt	r9, #2
    70a8:	ldrb	r4, [r0, r0, asr #12]!
    70ac:	ldrbmi	r9, [lr], -r1, lsl #24
    70b0:	addsmi	r7, ip, #5570560	; 0x550000
    70b4:	bl	2fb13c <__assert_fail@plt+0x2f9264>
    70b8:	and	r0, r3, r1, lsl #18
    70bc:	svcpl	0x0001f816
    70c0:	andsle	r4, r2, lr, asr #10
    70c4:			; <UNDEFINED> instruction: 0xf1a5781c
    70c8:	strtmi	r0, [pc], -r1, ror #24
    70cc:			; <UNDEFINED> instruction: 0xf1a43301
    70d0:			; <UNDEFINED> instruction: 0xf1be0e61
    70d4:	svclt	0x00980f19
    70d8:	strteq	pc, [r0], #-36	; 0xffffffdc
    70dc:	svceq	0x0019f1bc
    70e0:			; <UNDEFINED> instruction: 0xf025bf98
    70e4:	adcmi	r0, r7, #32, 14	; 0x800000
    70e8:	tstlt	r5, r8, ror #1
    70ec:	strb	r4, [lr, r0, asr #12]
    70f0:	andlt	r2, r3, r0
    70f4:	svchi	0x00f0e8bd
    70f8:	rscsle	r2, sl, r0, lsl #26
    70fc:	bicsle	r2, r3, r0, lsl #18
    7100:	strdcs	lr, [r0], -r6
    7104:	svclt	0x00004770
    7108:	ldrlt	fp, [r0, #-418]	; 0xfffffe5e
    710c:	orrslt	fp, r0, r2, lsl #1
    7110:	andsle	r3, r8, r1, lsl #20
    7114:	stmne	r4, {r0, r8, fp, ip, sp}
    7118:	and	r4, r3, r3, lsl #12
    711c:	blcs	85130 <__assert_fail@plt+0x83258>
    7120:	andle	r4, r3, r3, lsr #5
    7124:	svccs	0x0001f811
    7128:	mvnsle	r2, r0, lsl #20
    712c:	andsvc	r2, sl, r0, lsl #4
    7130:	ldclt	0, cr11, [r0, #-8]
    7134:			; <UNDEFINED> instruction: 0x46104770
    7138:	andls	r9, r0, #1073741824	; 0x40000000
    713c:	bl	fe84512c <__assert_fail@plt+0xfe843254>
    7140:	ldrdcs	lr, [r0, -sp]
    7144:	strmi	lr, [r3], -r4, ror #15
    7148:	svclt	0x0000e7f0
    714c:			; <UNDEFINED> instruction: 0x4605b570
    7150:			; <UNDEFINED> instruction: 0xb3247804
    7154:	ldc	7, cr15, [lr, #-1000]	; 0xfffffc18
    7158:	stmdavs	r1, {r1, r3, r5, r9, sl, lr}
    715c:			; <UNDEFINED> instruction: 0xf812e002
    7160:	mvnslt	r4, r1, lsl #30
    7164:	andscc	pc, r4, r1, lsr r8	; <UNPREDICTABLE>
    7168:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    716c:	ldmdavc	r1, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    7170:	eorvc	r4, r9, ip, lsr #12
    7174:	ldmdavc	r6, {r0, r3, r4, r7, r8, ip, sp, pc}
    7178:			; <UNDEFINED> instruction: 0xf8316801
    717c:			; <UNDEFINED> instruction: 0xf4111016
    7180:	svclt	0x00085100
    7184:	andle	r4, r2, fp, lsl #12
    7188:	svclt	0x00082b00
    718c:			; <UNDEFINED> instruction: 0xf8124623
    7190:			; <UNDEFINED> instruction: 0xf8041f01
    7194:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
    7198:	smlattlt	r3, sp, r1, sp
    719c:			; <UNDEFINED> instruction: 0x46287019
    71a0:			; <UNDEFINED> instruction: 0x4628bd70
    71a4:	ldcllt	0, cr7, [r0, #-176]!	; 0xffffff50
    71a8:			; <UNDEFINED> instruction: 0x4606b570
    71ac:			; <UNDEFINED> instruction: 0xb1a47804
    71b0:	ldcl	7, cr15, [r0], #1000	; 0x3e8
    71b4:	tstcs	r0, r2, lsr r6
    71b8:			; <UNDEFINED> instruction: 0xf8356805
    71bc:			; <UNDEFINED> instruction: 0xf4133014
    71c0:	svclt	0x00085300
    71c4:	andle	r4, r2, r9, lsl r6
    71c8:	svclt	0x00082900
    71cc:			; <UNDEFINED> instruction: 0xf8124611
    71d0:	stccs	15, cr4, [r0], {1}
    71d4:	strdlt	sp, [r1, -r1]
    71d8:	ldrtmi	r7, [r0], -ip
    71dc:	svclt	0x0000bd70
    71e0:	ldrbmi	lr, [r0, sp, lsr #18]!
    71e4:	mvnlt	r4, r8, lsl #13
    71e8:	strmi	r1, [r1], r7, asr #16
    71ec:			; <UNDEFINED> instruction: 0x46044616
    71f0:	and	r2, r4, r0, lsl #10
    71f4:	svclt	0x00082d00
    71f8:	adcsmi	r4, ip, #89128960	; 0x5500000
    71fc:	stmdavc	r1!, {r1, r3, ip, lr, pc}
    7200:			; <UNDEFINED> instruction: 0x46a24630
    7204:			; <UNDEFINED> instruction: 0xf7fa3401
    7208:	stmdacs	r0, {r3, r8, sl, fp, sp, lr, pc}
    720c:	adcsmi	sp, ip, #-2147483588	; 0x8000003c
    7210:	mvnsle	r4, r5, lsl #12
    7214:	movwcs	fp, #301	; 0x12d
    7218:	andeq	lr, r9, r5, lsr #23
    721c:	pop	{r0, r1, r3, r5, ip, sp, lr}
    7220:			; <UNDEFINED> instruction: 0x464087f0
    7224:			; <UNDEFINED> instruction: 0x87f0e8bd
    7228:	ldrbtmi	r4, [sl], #-2561	; 0xfffff5ff
    722c:	svclt	0x00d8f7ff
    7230:	strdeq	r3, [r0], -sl
    7234:	ldrbmi	lr, [r0, sp, lsr #18]!
    7238:	mvnslt	r4, r8, lsl #13
    723c:	strmi	r1, [r1], r7, asr #16
    7240:			; <UNDEFINED> instruction: 0x46044616
    7244:	beq	43388 <__assert_fail@plt+0x414b0>
    7248:			; <UNDEFINED> instruction: 0xf1bae005
    724c:	svclt	0x00080f00
    7250:	adcsmi	r4, ip, #178257920	; 0xaa00000
    7254:	stmdavc	r1!, {r1, r3, ip, lr, pc}
    7258:			; <UNDEFINED> instruction: 0x46254630
    725c:			; <UNDEFINED> instruction: 0xf7fa3401
    7260:	stmdacs	r0, {r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    7264:	adcsmi	sp, ip, #1073741884	; 0x4000003c
    7268:	mvnsle	r4, r2, lsl #13
    726c:	andeq	lr, r9, sl, lsr #23
    7270:	svceq	0x0000f1ba
    7274:	pop	{r0, ip, lr, pc}
    7278:			; <UNDEFINED> instruction: 0x464087f0
    727c:			; <UNDEFINED> instruction: 0x87f0e8bd
    7280:	ldrbtmi	r4, [sl], #-2561	; 0xfffff5ff
    7284:	svclt	0x00d6f7ff
    7288:	andeq	r3, r0, r2, lsr #19
    728c:			; <UNDEFINED> instruction: 0x212fb510
    7290:			; <UNDEFINED> instruction: 0xf7fa4604
    7294:			; <UNDEFINED> instruction: 0xb120ed76
    7298:			; <UNDEFINED> instruction: 0x4010e8bd
    729c:			; <UNDEFINED> instruction: 0xf7fa3001
    72a0:	strtmi	fp, [r0], -r7, lsr #26
    72a4:			; <UNDEFINED> instruction: 0x4010e8bd
    72a8:	stclt	7, cr15, [r2, #-1000]!	; 0xfffffc18
    72ac:			; <UNDEFINED> instruction: 0x212fb538
    72b0:			; <UNDEFINED> instruction: 0xf7fa4605
    72b4:	cmnlt	r0, r6, ror #26
    72b8:			; <UNDEFINED> instruction: 0x1c601b44
    72bc:	b	ff8452ac <__assert_fail@plt+0xff8433d4>
    72c0:	strtmi	r4, [r2], -r9, lsr #12
    72c4:			; <UNDEFINED> instruction: 0xf7fa4605
    72c8:	movwcs	lr, #3318	; 0xcf6
    72cc:	strpl	r4, [fp, #-1576]!	; 0xfffff9d8
    72d0:	stmdami	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    72d4:	ldrhtmi	lr, [r8], -sp
    72d8:			; <UNDEFINED> instruction: 0xf7fa4478
    72dc:	svclt	0x0000bd09
    72e0:	andeq	r3, r0, r8, lsl #4
    72e4:	andcs	fp, r1, pc, lsl #8
    72e8:	addlt	fp, r3, r0, lsl #10
    72ec:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    72f0:	blmi	3f1b08 <__assert_fail@plt+0x3efc30>
    72f4:			; <UNDEFINED> instruction: 0xf85244fc
    72f8:			; <UNDEFINED> instruction: 0xf85c1b04
    72fc:	ldmdavs	fp, {r0, r1, ip, sp}
    7300:			; <UNDEFINED> instruction: 0xf04f9301
    7304:	andls	r0, r0, #0, 6
    7308:	blx	ff44530e <__assert_fail@plt+0xff443436>
    730c:	blmi	219b38 <__assert_fail@plt+0x217c60>
    7310:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7314:	blls	61384 <__assert_fail@plt+0x5f4ac>
    7318:	qaddle	r4, sl, r4
    731c:			; <UNDEFINED> instruction: 0xf85db003
    7320:	andlt	lr, r4, r4, lsl #22
    7324:			; <UNDEFINED> instruction: 0xf7fa4770
    7328:	svclt	0x0000eb7a
    732c:	andeq	r4, r1, r0, asr #21
    7330:	andeq	r0, r0, r8, lsl r2
    7334:	andeq	r4, r1, r4, lsr #21
    7338:	andcs	fp, r0, pc, lsl #8
    733c:	addlt	fp, r3, r0, lsl #10
    7340:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    7344:	blmi	3f1b5c <__assert_fail@plt+0x3efc84>
    7348:			; <UNDEFINED> instruction: 0xf85244fc
    734c:			; <UNDEFINED> instruction: 0xf85c1b04
    7350:	ldmdavs	fp, {r0, r1, ip, sp}
    7354:			; <UNDEFINED> instruction: 0xf04f9301
    7358:	andls	r0, r0, #0, 6
    735c:	blx	fe9c5362 <__assert_fail@plt+0xfe9c348a>
    7360:	blmi	219b8c <__assert_fail@plt+0x217cb4>
    7364:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7368:	blls	613d8 <__assert_fail@plt+0x5f500>
    736c:	qaddle	r4, sl, r4
    7370:			; <UNDEFINED> instruction: 0xf85db003
    7374:	andlt	lr, r4, r4, lsl #22
    7378:			; <UNDEFINED> instruction: 0xf7fa4770
    737c:	svclt	0x0000eb50
    7380:	andeq	r4, r1, ip, ror #20
    7384:	andeq	r0, r0, r8, lsl r2
    7388:	andeq	r4, r1, r0, asr sl
    738c:	andcs	fp, r3, pc, lsl #8
    7390:	addlt	fp, r3, r0, lsl #10
    7394:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    7398:	blmi	3f1bb0 <__assert_fail@plt+0x3efcd8>
    739c:			; <UNDEFINED> instruction: 0xf85244fc
    73a0:			; <UNDEFINED> instruction: 0xf85c1b04
    73a4:	ldmdavs	fp, {r0, r1, ip, sp}
    73a8:			; <UNDEFINED> instruction: 0xf04f9301
    73ac:	andls	r0, r0, #0, 6
    73b0:	blx	1f453b6 <__assert_fail@plt+0x1f434de>
    73b4:	blmi	219be0 <__assert_fail@plt+0x217d08>
    73b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    73bc:	blls	6142c <__assert_fail@plt+0x5f554>
    73c0:	qaddle	r4, sl, r4
    73c4:			; <UNDEFINED> instruction: 0xf85db003
    73c8:	andlt	lr, r4, r4, lsl #22
    73cc:			; <UNDEFINED> instruction: 0xf7fa4770
    73d0:	svclt	0x0000eb26
    73d4:	andeq	r4, r1, r8, lsl sl
    73d8:	andeq	r0, r0, r8, lsl r2
    73dc:	strdeq	r4, [r1], -ip
    73e0:	andcs	fp, r2, pc, lsl #8
    73e4:	addlt	fp, r3, r0, lsl #10
    73e8:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    73ec:	blmi	3f1c04 <__assert_fail@plt+0x3efd2c>
    73f0:			; <UNDEFINED> instruction: 0xf85244fc
    73f4:			; <UNDEFINED> instruction: 0xf85c1b04
    73f8:	ldmdavs	fp, {r0, r1, ip, sp}
    73fc:			; <UNDEFINED> instruction: 0xf04f9301
    7400:	andls	r0, r0, #0, 6
    7404:	blx	14c540a <__assert_fail@plt+0x14c3532>
    7408:	blmi	219c34 <__assert_fail@plt+0x217d5c>
    740c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7410:	blls	61480 <__assert_fail@plt+0x5f5a8>
    7414:	qaddle	r4, sl, r4
    7418:			; <UNDEFINED> instruction: 0xf85db003
    741c:	andlt	lr, r4, r4, lsl #22
    7420:			; <UNDEFINED> instruction: 0xf7fa4770
    7424:	svclt	0x0000eafc
    7428:	andeq	r4, r1, r4, asr #19
    742c:	andeq	r0, r0, r8, lsl r2
    7430:	andeq	r4, r1, r8, lsr #19
    7434:	blt	15c5424 <__assert_fail@plt+0x15c354c>
    7438:			; <UNDEFINED> instruction: 0x4607b4f0
    743c:	cdpcs	8, 0, cr7, cr9, cr6, {0}
    7440:	mcrcs	15, 1, fp, cr0, cr8, {0}
    7444:			; <UNDEFINED> instruction: 0xf817d105
    7448:	cdpcs	15, 0, cr6, cr9, cr1, {0}
    744c:	mcrcs	15, 1, fp, cr0, cr8, {0}
    7450:			; <UNDEFINED> instruction: 0xf1a6d0f9
    7454:	andcs	r0, r0, r0, lsr ip
    7458:	blx	17cf860 <__assert_fail@plt+0x17cd988>
    745c:	blcs	284294 <__assert_fail@plt+0x2823bc>
    7460:	stmdane	r3, {r1, r2, r4, fp, ip, lr, pc}
    7464:	svcvs	0x0001f817
    7468:	andeq	lr, r1, #66560	; 0x10400
    746c:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    7470:	bl	104d4e4 <__assert_fail@plt+0x104b60c>
    7474:	ldmne	ip, {r1, r9}^
    7478:	streq	lr, [r2, #-2882]	; 0xfffff4be
    747c:	andeq	lr, ip, r4, lsl fp
    7480:	mvnvc	lr, r5, asr #22
    7484:	ldfeqd	f7, [r0], #-664	; 0xfffffd68
    7488:			; <UNDEFINED> instruction: 0xf38cfa5f
    748c:	stmible	r8!, {r0, r3, r8, r9, fp, sp}^
    7490:			; <UNDEFINED> instruction: 0x4770bcf0
    7494:			; <UNDEFINED> instruction: 0xf1a27802
    7498:	sbcslt	r0, r9, #48, 6	; 0xc0000000
    749c:	stmdble	sp, {r0, r3, r8, fp, sp}
    74a0:	movteq	pc, #4514	; 0x11a2	; <UNPREDICTABLE>
    74a4:	svclt	0x009c2b05
    74a8:	teqeq	r7, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
    74ac:	stmdble	r6, {r0, r1, r3, r4, r8}
    74b0:	msreq	SPSR_c, #-2147483608	; 0x80000028
    74b4:	ldmdale	r8, {r0, r2, r8, r9, fp, sp}
    74b8:	cmpeq	r7, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
    74bc:	stmdavc	r2, {r0, r1, r3, r4, r8}^
    74c0:	eorseq	pc, r0, r2, lsr #3
    74c4:	stmdbcs	r9, {r0, r6, r7, r9, ip, sp, pc}
    74c8:			; <UNDEFINED> instruction: 0xf1a2d905
    74cc:	stmdbcs	r5, {r0, r6, r8}
    74d0:			; <UNDEFINED> instruction: 0xf1a2d803
    74d4:	ldrmi	r0, [r8], #-55	; 0xffffffc9
    74d8:			; <UNDEFINED> instruction: 0xf1a24770
    74dc:	stmdbcs	r5, {r0, r5, r6, r8}
    74e0:			; <UNDEFINED> instruction: 0xf1a2d803
    74e4:	ldrmi	r0, [r8], #-87	; 0xffffffa9
    74e8:			; <UNDEFINED> instruction: 0xf04f4770
    74ec:			; <UNDEFINED> instruction: 0x477030ff
    74f0:	ldr	fp, [r3, #-257]	; 0xfffffeff
    74f4:	ldrbmi	r4, [r0, -r8, lsl #12]!
    74f8:	ldmdacs	r9, {r0, r6, fp, ip, sp}
    74fc:	andcs	fp, r0, ip, lsl #31
    7500:	ldrbmi	r2, [r0, -r1]!
    7504:	ldmdacs	r9, {r0, r5, r6, fp, ip, sp}
    7508:	andcs	fp, r0, ip, lsl #31
    750c:	ldrbmi	r2, [r0, -r1]!
    7510:	msreq	SPSR_c, #160, 2	; 0x28
    7514:	svclt	0x00982b19
    7518:	eoreq	pc, r0, r0, lsr #32
    751c:	svclt	0x00004770
    7520:	movteq	pc, #4512	; 0x11a0	; <UNPREDICTABLE>
    7524:	svclt	0x00982b19
    7528:	eoreq	pc, r0, r0, asr #32
    752c:	svclt	0x00004770
    7530:	mvnlt	r7, r3, lsl #16
    7534:			; <UNDEFINED> instruction: 0x4604b410
    7538:			; <UNDEFINED> instruction: 0xf814e002
    753c:			; <UNDEFINED> instruction: 0xb1a33f01
    7540:	svceq	0x0080f013
    7544:	subeq	pc, r1, #-1073741784	; 0xc0000028
    7548:	tstcs	r1, ip, lsl #30
    754c:	bcs	64f954 <__assert_fail@plt+0x64da7c>
    7550:	andcs	fp, r0, #140, 30	; 0x230
    7554:	andeq	pc, r1, #1
    7558:	rscle	r2, lr, r0, lsl #20
    755c:	nopeq	{67}	; 0x43
    7560:			; <UNDEFINED> instruction: 0xf8147023
    7564:	blcs	17170 <__assert_fail@plt+0x15298>
    7568:			; <UNDEFINED> instruction: 0xf85dd1ea
    756c:	ldrbmi	r4, [r0, -r4, lsl #22]!
    7570:	svclt	0x00004770
    7574:	mvnlt	r7, r3, lsl #16
    7578:			; <UNDEFINED> instruction: 0x4604b410
    757c:			; <UNDEFINED> instruction: 0xf814e002
    7580:			; <UNDEFINED> instruction: 0xb1a33f01
    7584:	svceq	0x0080f013
    7588:	rsbeq	pc, r1, #-1073741784	; 0xc0000028
    758c:	tstcs	r1, ip, lsl #30
    7590:	bcs	64f998 <__assert_fail@plt+0x64dac0>
    7594:	andcs	fp, r0, #140, 30	; 0x230
    7598:	andeq	pc, r1, #1
    759c:	rscle	r2, lr, r0, lsl #20
    75a0:	nopeq	{35}	; 0x23
    75a4:			; <UNDEFINED> instruction: 0xf8147023
    75a8:	blcs	171b4 <__assert_fail@plt+0x152dc>
    75ac:			; <UNDEFINED> instruction: 0xf85dd1ea
    75b0:	ldrbmi	r4, [r0, -r4, lsl #22]!
    75b4:	svclt	0x00004770
    75b8:	eorsle	r4, r9, r8, lsl #5
    75bc:	stmdavc	r3, {r4, r5, r6, r7, sl, ip, sp, pc}
    75c0:	strmi	fp, [sl], -fp, lsr #6
    75c4:	ands	r4, r3, r4, lsl #12
    75c8:	mulle	sp, r8, r2
    75cc:			; <UNDEFINED> instruction: 0xf1a02919
    75d0:	ldrmi	r0, [sp], -r1, ror #14
    75d4:			; <UNDEFINED> instruction: 0xf023bf98
    75d8:	svccs	0x00190520
    75dc:	svclt	0x00984606
    75e0:	strteq	pc, [r0], -r0, lsr #32
    75e4:	tstle	lr, lr, lsr #5
    75e8:	svccc	0x0001f814
    75ec:	cmnlt	r3, r1, lsl r6
    75f0:	bleq	85640 <__assert_fail@plt+0x83768>
    75f4:	msreq	SPSR_c, r3, lsr #3
    75f8:	stmdacs	r0, {r2, r3, r4, r7, r9, sl, lr}
    75fc:	ldmdbcs	r9, {r2, r5, r6, r7, r8, ip, lr, pc}
    7600:			; <UNDEFINED> instruction: 0xf02cbf98
    7604:	bl	feb0a68c <__assert_fail@plt+0xfeb087b4>
    7608:	ldcllt	0, cr0, [r0]
    760c:	stmdavc	r8, {r4, r5, r6, r8, r9, sl, lr}
    7610:	stceq	0, cr15, [r0], {79}	; 0x4f
    7614:	strbeq	pc, [r1, -r0, lsr #3]!	; <UNPREDICTABLE>
    7618:	rscsle	r2, r6, r0, lsl #16
    761c:	svclt	0x00982f19
    7620:	eoreq	pc, r0, r0, lsr #32
    7624:	ldmdbcs	r9, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    7628:			; <UNDEFINED> instruction: 0xf023bf98
    762c:	ldrb	r0, [r5, r0, lsr #24]!
    7630:	ldrbmi	r2, [r0, -r0]!
    7634:	svclt	0x00182a00
    7638:	andsle	r4, sp, r8, lsl #5
    763c:	stmdbcc	r1, {r0, r9, fp, ip, sp}
    7640:	stmne	r4, {r4, r5, sl, ip, sp, pc}
    7644:			; <UNDEFINED> instruction: 0xb1a3e002
    7648:			; <UNDEFINED> instruction: 0xd1124293
    764c:			; <UNDEFINED> instruction: 0xf1a37803
    7650:	bcs	647f5c <__assert_fail@plt+0x646084>
    7654:	svccs	0x0001f811
    7658:			; <UNDEFINED> instruction: 0xf043bf98
    765c:			; <UNDEFINED> instruction: 0xf1a20320
    7660:	cfldr32cs	mvfx0, [r9, #-260]	; 0xfffffefc
    7664:			; <UNDEFINED> instruction: 0xf042bf98
    7668:	adcmi	r0, r0, #32, 4
    766c:	andeq	pc, r1, r0, lsl #2
    7670:	bne	fe63be1c <__assert_fail@plt+0xfe639f44>
    7674:			; <UNDEFINED> instruction: 0x4770bc30
    7678:	ldrbmi	r2, [r0, -r0]!
    767c:	andle	r4, r0, r1, lsl #5
    7680:	andcs	lr, r0, r0, ror #8
    7684:	svclt	0x00004770
    7688:	andsle	r4, ip, r8, lsl #5
    768c:	stmdavc	r2, {r4, sl, ip, sp, pc}
    7690:	stmdblt	sl!, {r2, r3, fp, ip, sp, lr}
    7694:			; <UNDEFINED> instruction: 0xf810e00d
    7698:			; <UNDEFINED> instruction: 0xf8112f01
    769c:	cmplt	r2, r1, lsl #30
    76a0:			; <UNDEFINED> instruction: 0xf384fab4
    76a4:	adcmi	r0, r2, #1490944	; 0x16c000
    76a8:			; <UNDEFINED> instruction: 0xf043bf18
    76ac:	blcs	82b8 <__assert_fail@plt+0x63e0>
    76b0:	adcmi	sp, r2, #241	; 0xf1
    76b4:	andcs	fp, r0, r8, lsl #30
    76b8:	subslt	sp, r2, #2
    76bc:	bne	434044 <__assert_fail@plt+0x43216c>
    76c0:	blmi	14583c <__assert_fail@plt+0x143964>
    76c4:	andcs	r4, r0, r0, ror r7
    76c8:	svclt	0x00004770
    76cc:			; <UNDEFINED> instruction: 0x4604b5f8
    76d0:	addmi	fp, fp, #-1073741778	; 0xc000002e
    76d4:	ldmdale	r2, {r0, r1, r2, r3, r4, r9, sl, lr}
    76d8:	stmdbne	r5, {r0, r2, r3, r6, r7, r9, fp, ip}^
    76dc:	addsmi	sp, r0, #-268435456	; 0xf0000000
    76e0:	andle	r4, lr, r6, lsl r6
    76e4:			; <UNDEFINED> instruction: 0x4631463a
    76e8:			; <UNDEFINED> instruction: 0xf7ff4620
    76ec:	cmplt	r0, fp, lsr #24	; <UNPREDICTABLE>
    76f0:	adcmi	r3, r5, #16777216	; 0x1000000
    76f4:	adcmi	sp, r6, #201326592	; 0xc000000
    76f8:			; <UNDEFINED> instruction: 0x4630d1f4
    76fc:	strdcs	fp, [r0], -r8
    7700:			; <UNDEFINED> instruction: 0x4620bdf8
    7704:	svclt	0x0000bdf8
    7708:			; <UNDEFINED> instruction: 0x4605b538
    770c:	cmplt	ip, r4, lsl #16
    7710:	b	a45700 <__assert_fail@plt+0xa43828>
    7714:	strmi	r4, [r1], -fp, lsr #12
    7718:			; <UNDEFINED> instruction: 0xf852680a
    771c:	andsvc	r2, sl, r4, lsr #32
    7720:	svcmi	0x0001f813
    7724:	mvnsle	r2, r0, lsl #24
    7728:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    772c:	bcc	73edc <__assert_fail@plt+0x72004>
    7730:	mvnsmi	lr, sp, lsr #18
    7734:	bl	f050 <__assert_fail@plt+0xd178>
    7738:	cdpne	8, 4, cr0, cr15, cr2, {0}
    773c:	svcmi	0x0001f815
    7740:	svcvs	0x0001f817
    7744:			; <UNDEFINED> instruction: 0xd00842b4
    7748:	b	4c5738 <__assert_fail@plt+0x4c3860>
    774c:			; <UNDEFINED> instruction: 0xf8536803
    7750:			; <UNDEFINED> instruction: 0xf8532026
    7754:	addsmi	r3, sl, #36	; 0x24
    7758:	strmi	sp, [r8, #260]!	; 0x104
    775c:	andcs	sp, r0, lr, ror #3
    7760:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7764:	pop	{r5, r7, r8, r9, fp, ip}
    7768:			; <UNDEFINED> instruction: 0x461081f0
    776c:	svclt	0x00004770
    7770:	andcs	fp, r1, #16, 2
    7774:	bllt	ac5778 <__assert_fail@plt+0xac38a0>
    7778:	svclt	0x00004770
    777c:	andcs	fp, r0, #16, 2
    7780:	bllt	945784 <__assert_fail@plt+0x9438ac>
    7784:	svclt	0x00004770
    7788:	bmi	4b47cc <__assert_fail@plt+0x4b28f4>
    778c:	addlt	fp, r3, r0, lsl #10
    7790:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    7794:	ldmpl	r3, {r2, fp, ip, pc}^
    7798:	movwls	r6, #6171	; 0x181b
    779c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    77a0:	stmdbge	r5, {r7, r8, ip, sp, pc}
    77a4:			; <UNDEFINED> instruction: 0xf7ff9100
    77a8:	bmi	345c7c <__assert_fail@plt+0x343da4>
    77ac:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    77b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    77b4:	subsmi	r9, sl, r1, lsl #22
    77b8:	andlt	sp, r3, r9, lsl #2
    77bc:	bl	145938 <__assert_fail@plt+0x143a60>
    77c0:	ldrbmi	fp, [r0, -r4]!
    77c4:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    77c8:	bl	1ec57b8 <__assert_fail@plt+0x1ec38e0>
    77cc:			; <UNDEFINED> instruction: 0xf7fae7ed
    77d0:	svclt	0x0000e926
    77d4:	andeq	r4, r1, r2, lsr #12
    77d8:	andeq	r0, r0, r8, lsl r2
    77dc:	andeq	r4, r1, r6, lsl #12
    77e0:	andeq	r3, r0, r2, ror #8
    77e4:	bmi	7f4828 <__assert_fail@plt+0x7f2950>
    77e8:	addlt	fp, r2, r0, lsl r5
    77ec:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
    77f0:	ldcmi	8, cr9, [lr], {4}
    77f4:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
    77f8:	movwls	r6, #6171	; 0x181b
    77fc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7800:	stmdbge	r5, {r3, r7, r8, ip, sp, pc}
    7804:			; <UNDEFINED> instruction: 0xf7ff9100
    7808:	orrslt	pc, r8, r3, lsl #18
    780c:	blmi	59a074 <__assert_fail@plt+0x59819c>
    7810:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7814:	blls	61884 <__assert_fail@plt+0x5f9ac>
    7818:	qaddle	r4, sl, r9
    781c:	pop	{r1, ip, sp, pc}
    7820:	andlt	r4, r4, r0, lsl r0
    7824:	ldmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    7828:			; <UNDEFINED> instruction: 0xf7fa4478
    782c:	strb	lr, [ip, r4, ror #20]!
    7830:	ldm	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7834:	b	445824 <__assert_fail@plt+0x44394c>
    7838:	stmiapl	r3!, {r0, r1, r2, r3, r8, r9, fp, lr}^
    783c:	stmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
    7840:	andle	r2, r8, r6, lsl sl
    7844:	andscs	r4, r6, #851968	; 0xd0000
    7848:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    784c:	ldmdb	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7850:			; <UNDEFINED> instruction: 0xf7fa2002
    7854:	stmdami	sl, {r3, r4, r5, r7, r8, fp, sp, lr, pc}
    7858:	tstcs	r1, r5, lsr #4
    785c:			; <UNDEFINED> instruction: 0xf7fa4478
    7860:	ldrb	lr, [r5, ip, lsr #18]!
    7864:	andeq	r4, r1, r6, asr #11
    7868:	andeq	r0, r0, r8, lsl r2
    786c:			; <UNDEFINED> instruction: 0x000145be
    7870:	andeq	r4, r1, r4, lsr #11
    7874:	andeq	r3, r0, r0, lsl #8
    7878:	andeq	r0, r0, ip, lsl r2
    787c:	andeq	r3, r0, sl, lsl #8
    7880:	ldrdeq	r3, [r0], -r0
    7884:	mvnsmi	lr, #737280	; 0xb4000
    7888:	ldrmi	fp, [lr], -r3, lsl #1
    788c:	pkhbtmi	r4, r0, r5, lsl #12
    7890:	andls	r4, r1, #12, 12	; 0xc00000
    7894:	stmib	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7898:	smlsdcs	r1, r8, r3, fp
    789c:	strtmi	r3, [r1], -r1
    78a0:	ldmib	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    78a4:	smladxcc	r1, fp, r6, r4
    78a8:	mvnsle	r2, r0, lsl #16
    78ac:			; <UNDEFINED> instruction: 0x21041c98
    78b0:	ldmib	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    78b4:	biclt	r4, r0, r7, lsl #12
    78b8:	andhi	pc, r0, r0, asr #17
    78bc:	strbmi	r4, [r0], -r1, lsr #12
    78c0:	stmib	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    78c4:			; <UNDEFINED> instruction: 0x46b9b1b8
    78c8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    78cc:	andvc	r1, r5, r3, asr #24
    78d0:			; <UNDEFINED> instruction: 0xf8494621
    78d4:	ldrmi	r3, [r8], -r4, lsl #30
    78d8:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    78dc:	ldmib	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    78e0:	mvnsle	r2, r0, lsl #16
    78e4:			; <UNDEFINED> instruction: 0xf8c6b10e
    78e8:	ldrtmi	r8, [r8], -r0
    78ec:	pop	{r0, r1, ip, sp, pc}
    78f0:	strdcs	r8, [r2], -r0
    78f4:			; <UNDEFINED> instruction: 0xf04fe7db
    78f8:	ldrb	r0, [r3, r1, lsl #16]!
    78fc:	ldrbmi	lr, [r0, sp, lsr #18]!
    7900:	strmi	r4, [sp], -r4, lsl #12
    7904:	b	fe1c58f4 <__assert_fail@plt+0xfe1c3a1c>
    7908:			; <UNDEFINED> instruction: 0xf0002800
    790c:	strcs	r8, [r1], -r3, lsl #1
    7910:	strtmi	r3, [r9], -r1
    7914:	b	1fc5904 <__assert_fail@plt+0x1fc3a2c>
    7918:			; <UNDEFINED> instruction: 0x36014633
    791c:	mvnsle	r2, r0, lsl #16
    7920:			; <UNDEFINED> instruction: 0xf0133302
    7924:	b	13db62c <__assert_fail@plt+0x13d9754>
    7928:	smulbble	fp, r3, r9
    792c:			; <UNDEFINED> instruction: 0xf7fa4620
    7930:	andcc	lr, r1, r8, ror #18
    7934:	andeq	lr, r0, r9, lsl fp
    7938:	strcs	fp, [r1], -ip, lsr #30
    793c:	rsble	r2, r1, #0, 12
    7940:	svc	0x00b4f7f9
    7944:	stmdacs	r0, {r7, r9, sl, lr}
    7948:	strmi	sp, [r1], #89	; 0x59
    794c:	svcne	0x00074621
    7950:			; <UNDEFINED> instruction: 0x464846b2
    7954:			; <UNDEFINED> instruction: 0xf7fa464c
    7958:			; <UNDEFINED> instruction: 0x4629e8bc
    795c:			; <UNDEFINED> instruction: 0xf7fa4620
    7960:			; <UNDEFINED> instruction: 0xb328ea5a
    7964:	andge	pc, r0, r0, lsl #17
    7968:	blcs	2659fc <__assert_fail@plt+0x263b24>
    796c:	blcs	8375d4 <__assert_fail@plt+0x8356fc>
    7970:			; <UNDEFINED> instruction: 0xf814d105
    7974:	blcs	257580 <__assert_fail@plt+0x2556a8>
    7978:	blcs	8375e0 <__assert_fail@plt+0x835708>
    797c:	mcrne	0, 2, sp, cr3, cr9, {7}
    7980:	stmdale	fp, {r2, r3, r4, r7, r9, lr}
    7984:	and	r4, r3, r3, lsl #12
    7988:			; <UNDEFINED> instruction: 0xf883429c
    798c:	andle	sl, r5, r0
    7990:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
    7994:	svclt	0x00182a09
    7998:	rscsle	r2, r5, r0, lsr #20
    799c:	svcmi	0x0004f847
    79a0:	strtmi	r1, [r9], -r4, asr #24
    79a4:	strtmi	r3, [r0], -r1, lsl #12
    79a8:	b	d45998 <__assert_fail@plt+0xd43ac0>
    79ac:	bicsle	r2, r9, r0, lsl #16
    79b0:	blcs	265a44 <__assert_fail@plt+0x263b6c>
    79b4:	blcs	83761c <__assert_fail@plt+0x835744>
    79b8:			; <UNDEFINED> instruction: 0xf814d105
    79bc:	blcs	2575c8 <__assert_fail@plt+0x2556f0>
    79c0:	blcs	837628 <__assert_fail@plt+0x835750>
    79c4:			; <UNDEFINED> instruction: 0x4620d0f9
    79c8:	ldmdb	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    79cc:	stmdane	r3!, {r0, fp, ip, sp}
    79d0:	tstcs	r0, sl, lsl #4
    79d4:	addsmi	lr, ip, #2
    79d8:	stmdale	r5, {r0, r3, r4, r6, ip, sp, lr}
    79dc:	stmdbcs	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
    79e0:	svclt	0x00182a09
    79e4:	rscsle	r2, r6, r0, lsr #20
    79e8:	strhcs	r0, [r0, -r3]
    79ec:	andeq	lr, r3, #8, 22	; 0x2000
    79f0:	strbmi	r3, [r3], #-776	; 0xfffffcf8
    79f4:	eormi	pc, r6, r8, asr #16
    79f8:			; <UNDEFINED> instruction: 0x60514599
    79fc:	strbmi	sp, [r0], -sp, lsl #2
    7a00:			; <UNDEFINED> instruction: 0x87f0e8bd
    7a04:			; <UNDEFINED> instruction: 0xf04f200c
    7a08:			; <UNDEFINED> instruction: 0xf7fa0800
    7a0c:	strbmi	lr, [r0], -ip, asr #19
    7a10:			; <UNDEFINED> instruction: 0x87f0e8bd
    7a14:	stmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7a18:	blmi	181840 <__assert_fail@plt+0x17f968>
    7a1c:	andspl	pc, pc, #64, 4
    7a20:	stmdami	r5, {r2, r8, fp, lr}
    7a24:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7a28:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
    7a2c:	b	1545a1c <__assert_fail@plt+0x1543b44>
    7a30:	andeq	r3, r0, r0, ror r2
    7a34:			; <UNDEFINED> instruction: 0x000031be
    7a38:	andeq	r3, r0, r2, asr #4
    7a3c:			; <UNDEFINED> instruction: 0x4616b5f8
    7a40:	blcs	825a54 <__assert_fail@plt+0x823b7c>
    7a44:			; <UNDEFINED> instruction: 0xf810d103
    7a48:	blcs	817654 <__assert_fail@plt+0x81577c>
    7a4c:	strcs	sp, [r0], #-251	; 0xffffff05
    7a50:	strtmi	r1, [r7], -sp, lsl #30
    7a54:			; <UNDEFINED> instruction: 0xd01242b4
    7a58:			; <UNDEFINED> instruction: 0xf8452120
    7a5c:			; <UNDEFINED> instruction: 0xf7fa0f04
    7a60:	strcc	lr, [r1], #-2268	; 0xfffff724
    7a64:	cmplt	r0, r3, lsl #12
    7a68:	blvc	85a70 <__assert_fail@plt+0x83b98>
    7a6c:	blcs	825be0 <__assert_fail@plt+0x823d08>
    7a70:			; <UNDEFINED> instruction: 0xf810d103
    7a74:	blcs	817680 <__assert_fail@plt+0x8157a8>
    7a78:	blcs	3be6c <__assert_fail@plt+0x39f94>
    7a7c:	strtmi	sp, [r0], -sl, ror #3
    7a80:	svclt	0x0000bdf8
    7a84:	strcs	fp, [r0], #-1528	; 0xfffffa08
    7a88:	strmi	r1, [r3], -sp, lsl #30
    7a8c:			; <UNDEFINED> instruction: 0x46274616
    7a90:			; <UNDEFINED> instruction: 0xf845e00a
    7a94:	strcc	r3, [r1], #-3844	; 0xfffff0fc
    7a98:	ldm	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7a9c:	strmi	fp, [r3], -r8, asr #2
    7aa0:	blvc	85ab4 <__assert_fail@plt+0x83bdc>
    7aa4:			; <UNDEFINED> instruction: 0xb1217841
    7aa8:			; <UNDEFINED> instruction: 0x461842b4
    7aac:	teqeq	sl, pc, asr #32	; <UNPREDICTABLE>
    7ab0:	strtmi	sp, [r0], -pc, ror #3
    7ab4:	svclt	0x0000bdf8
    7ab8:	blmi	8da348 <__assert_fail@plt+0x8d8470>
    7abc:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    7ac0:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
    7ac4:	movwls	r6, #30747	; 0x781b
    7ac8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7acc:	eorsle	r2, r3, r0, lsl #16
    7ad0:	bge	b26e4 <__assert_fail@plt+0xb080c>
    7ad4:	stmdbge	r1, {r2, r3, r9, sl, lr}
    7ad8:			; <UNDEFINED> instruction: 0xff0cf7fe
    7adc:	cmplt	r8, #5242880	; 0x500000
    7ae0:	blge	1b47f8 <__assert_fail@plt+0x1b2920>
    7ae4:	stmdbge	r4, {r0, r2, r9, fp, sp, pc}
    7ae8:			; <UNDEFINED> instruction: 0xf7fe4620
    7aec:	tstlt	r8, #3, 30	; <UNPREDICTABLE>
    7af0:	bls	12e6fc <__assert_fail@plt+0x12c824>
    7af4:	mulle	pc, r3, r2	; <UNPREDICTABLE>
    7af8:	stmdacs	r0, {r3, r4, r7, r9, fp, ip}
    7afc:			; <UNDEFINED> instruction: 0xf04fbfb4
    7b00:	strdcs	r3, [r1], -pc	; <UNPREDICTABLE>
    7b04:	blmi	41a350 <__assert_fail@plt+0x418478>
    7b08:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7b0c:	blls	1e1b7c <__assert_fail@plt+0x1dfca4>
    7b10:	tstle	r4, sl, asr r0
    7b14:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
    7b18:	bls	16e728 <__assert_fail@plt+0x16c850>
    7b1c:			; <UNDEFINED> instruction: 0xd1eb4293
    7b20:	bls	1ae734 <__assert_fail@plt+0x1ac85c>
    7b24:			; <UNDEFINED> instruction: 0xd1e74293
    7b28:	strtmi	r4, [r8], -r1, lsl #12
    7b2c:	mrc	7, 6, APSR_nzcv, cr12, cr9, {7}
    7b30:	mvnle	r2, r0, lsl #16
    7b34:	strb	r2, [r5, r0]!
    7b38:	andmi	pc, r0, pc, asr #32
    7b3c:			; <UNDEFINED> instruction: 0xf7f9e7e2
    7b40:	svclt	0x0000ef6e
    7b44:	strdeq	r4, [r1], -r8
    7b48:	andeq	r0, r0, r8, lsl r2
    7b4c:	andeq	r4, r1, ip, lsr #5
    7b50:	svcmi	0x00f0e92d
    7b54:	strmi	fp, [lr], -r3, lsl #1
    7b58:			; <UNDEFINED> instruction: 0xf7fa9200
    7b5c:			; <UNDEFINED> instruction: 0x9001e9b2
    7b60:			; <UNDEFINED> instruction: 0xf0002800
    7b64:			; <UNDEFINED> instruction: 0xf8df8088
    7b68:	smladcs	r0, ip, r1, r9
    7b6c:	ldrtmi	r4, [sp], -r4, lsl #12
    7b70:			; <UNDEFINED> instruction: 0x46b844f9
    7b74:	ldrbmi	r4, [r8], -r3, lsl #13
    7b78:			; <UNDEFINED> instruction: 0xf7f94649
    7b7c:	bl	3036dc <__assert_fail@plt+0x301804>
    7b80:	rfeda	fp
    7b84:			; <UNDEFINED> instruction: 0xf1bbb000
    7b88:	eorsle	r0, pc, sl, lsl #30
    7b8c:			; <UNDEFINED> instruction: 0x0004ebba
    7b90:	strmi	sp, [r1], -r3
    7b94:			; <UNDEFINED> instruction: 0xf7ff4620
    7b98:	addmi	pc, r6, #3162112	; 0x304000
    7b9c:	blls	3ec3c <__assert_fail@plt+0x3cd64>
    7ba0:	bl	fe98e9b8 <__assert_fail@plt+0xfe98cae0>
    7ba4:	addmi	r0, r3, #1280	; 0x500
    7ba8:	strbeq	lr, [r4], #-2639	; 0xfffff5b1
    7bac:	bne	ff037aa4 <__assert_fail@plt+0xff035bcc>
    7bb0:	streq	lr, [r0], #2820	; 0xb04
    7bb4:	svclt	0x00b44564
    7bb8:	strcs	r2, [r1], #-1024	; 0xfffffc00
    7bbc:	svclt	0x00142d00
    7bc0:	strcs	r4, [r0, #-1573]	; 0xfffff9db
    7bc4:			; <UNDEFINED> instruction: 0xf898b115
    7bc8:	strbmi	fp, [r2], r0
    7bcc:	svceq	0x0000f1bb
    7bd0:			; <UNDEFINED> instruction: 0x46d3d03b
    7bd4:			; <UNDEFINED> instruction: 0xf80b210a
    7bd8:			; <UNDEFINED> instruction: 0xf89a1b01
    7bdc:	stmdbcs	r0!, {r0, ip}
    7be0:	smladcs	r0, fp, r0, sp
    7be4:			; <UNDEFINED> instruction: 0x463d465c
    7be8:			; <UNDEFINED> instruction: 0xe7c446b8
    7bec:	svceq	0x0000f1bb
    7bf0:			; <UNDEFINED> instruction: 0xf89ad02b
    7bf4:			; <UNDEFINED> instruction: 0xf10a1001
    7bf8:	stmdbcs	r0!, {r0, r8, r9, fp}
    7bfc:			; <UNDEFINED> instruction: 0xf81bd103
    7c00:	stmdbcs	r0!, {r0, r8, r9, sl, fp, ip}
    7c04:			; <UNDEFINED> instruction: 0x4605d0fb
    7c08:	sbfx	r4, r0, #13, #21
    7c0c:	bleq	8403c <__assert_fail@plt+0x82164>
    7c10:	strtmi	r2, [r8], r0, lsl #10
    7c14:	ldrbmi	r2, [ip], -r1, lsl #14
    7c18:			; <UNDEFINED> instruction: 0xf89ae7ad
    7c1c:	stmdbcs	r0!, {r1, ip}
    7c20:			; <UNDEFINED> instruction: 0xf10ad12d
    7c24:	ldrmi	r0, [r4], -r3, lsl #4
    7c28:	stmdavc	r1!, {r0, r9, ip, sp}
    7c2c:	rscsle	r2, sl, r0, lsr #18
    7c30:	strcs	r4, [r0, -r0, lsr #12]
    7c34:	svc	0x00e4f7f9
    7c38:	ldrtmi	r4, [sp], -r1, lsr #12
    7c3c:			; <UNDEFINED> instruction: 0x465c46b8
    7c40:	ldrbmi	r1, [r8], -r2, asr #24
    7c44:	mrc	7, 4, APSR_nzcv, cr8, cr9, {7}
    7c48:	stcls	7, cr14, [r1], {149}	; 0x95
    7c4c:			; <UNDEFINED> instruction: 0xf7f94620
    7c50:	bmi	383bb8 <__assert_fail@plt+0x381ce0>
    7c54:			; <UNDEFINED> instruction: 0x4601447a
    7c58:			; <UNDEFINED> instruction: 0xf7ff4620
    7c5c:	ldmdblt	r7, {r0, r6, r7, r9, fp, ip, sp, lr, pc}^
    7c60:	cmplt	r3, r3, lsr #16
    7c64:			; <UNDEFINED> instruction: 0xf7f94620
    7c68:	stmdacc	r1, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    7c6c:	blcs	29ed00 <__assert_fail@plt+0x29ce28>
    7c70:	blls	77888 <__assert_fail@plt+0x759b0>
    7c74:	stmdals	r1, {r0, r1, r2, r3, r4, sl, ip, lr}
    7c78:	pop	{r0, r1, ip, sp, pc}
    7c7c:			; <UNDEFINED> instruction: 0xf10a8ff0
    7c80:	ldrb	r0, [r5, r2, lsl #8]
    7c84:	andeq	r3, r0, r0, lsr #2
    7c88:	andeq	r2, r0, r0, ror #19
    7c8c:			; <UNDEFINED> instruction: 0x4607b5f8
    7c90:	ldrmi	r4, [r5], -lr, lsl #12
    7c94:	svc	0x00e0f7f9
    7c98:	blcs	5a1cac <__assert_fail@plt+0x59fdd4>
    7c9c:	blmi	87bd2c <__assert_fail@plt+0x879e54>
    7ca0:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
    7ca4:			; <UNDEFINED> instruction: 0xb1786898
    7ca8:	andcs	r4, r1, #31744	; 0x7c00
    7cac:	addsvs	r4, sl, fp, ror r4
    7cb0:	bmi	7b41ec <__assert_fail@plt+0x7b2314>
    7cb4:	blmi	78fcbc <__assert_fail@plt+0x78dde4>
    7cb8:	ldrbtmi	r4, [sl], #-2334	; 0xfffff6e2
    7cbc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7cc0:	stmib	r3, {r0, r4, sp, lr}^
    7cc4:	ldcllt	0, cr0, [r8, #12]!
    7cc8:	andcs	r4, r5, #442368	; 0x6c000
    7ccc:			; <UNDEFINED> instruction: 0xf7f94479
    7cd0:	strmi	lr, [r6], -r0, lsr #29
    7cd4:			; <UNDEFINED> instruction: 0xf7f96820
    7cd8:			; <UNDEFINED> instruction: 0x4601ef3a
    7cdc:			; <UNDEFINED> instruction: 0xf7fd4630
    7ce0:	strb	pc, [r1, pc, ror #25]!	; <UNPREDICTABLE>
    7ce4:	ldmdbmi	r5, {r0, r1, r2, r4, r5, r7, r8, ip, sp, pc}
    7ce8:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    7cec:	ldcl	7, cr15, [ip, #996]!	; 0x3e4
    7cf0:	blmi	4f62f8 <__assert_fail@plt+0x4f4420>
    7cf4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    7cf8:	andsvs	r6, sl, r8, lsl r8
    7cfc:	bicsle	r2, r7, r0, lsl #16
    7d00:	andcs	r4, r5, #16, 18	; 0x40000
    7d04:			; <UNDEFINED> instruction: 0xf7f94479
    7d08:	ldrtmi	lr, [sl], -r4, lsl #29
    7d0c:			; <UNDEFINED> instruction: 0xf7fd4631
    7d10:			; <UNDEFINED> instruction: 0xe7cdfcd7
    7d14:	andcs	r4, r1, #12, 22	; 0x3000
    7d18:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    7d1c:	stmdacs	r0, {r1, r3, r4, r6, sp, lr}
    7d20:	strb	sp, [sp, r6, asr #3]!
    7d24:	muleq	r1, lr, r5
    7d28:	muleq	r1, r4, r5
    7d2c:	andeq	r4, r1, r2, asr #8
    7d30:	andeq	r4, r1, r4, lsl #11
    7d34:	strdeq	r2, [r0], -r6
    7d38:	andeq	r3, r0, ip, lsl r0
    7d3c:	andeq	r2, r0, sl, asr #31
    7d40:	andeq	r4, r1, sl, asr #10
    7d44:			; <UNDEFINED> instruction: 0x00002fb8
    7d48:	andeq	r4, r1, r8, lsr #10
    7d4c:	svcmi	0x00f0e92d
    7d50:	stc	7, cr2, [sp, #-0]
    7d54:	ldrtmi	r8, [r8], r2, lsl #22
    7d58:	strbtmi	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    7d5c:	addslt	r4, r3, ip, ror r4
    7d60:			; <UNDEFINED> instruction: 0xf8df9204
    7d64:	movwls	r2, #38116	; 0x94e4
    7d68:	strbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    7d6c:	strls	r4, [r8], #-1146	; 0xfffffb86
    7d70:	andne	lr, r6, sp, asr #19
    7d74:	strvc	lr, [r2, -sp, asr #19]
    7d78:			; <UNDEFINED> instruction: 0xf8df58d3
    7d7c:	ldmdavs	fp, {r2, r4, r6, r7, sl, lr}
    7d80:			; <UNDEFINED> instruction: 0xf04f9311
    7d84:	blls	18898c <__assert_fail@plt+0x186ab4>
    7d88:	mcr	4, 0, r4, cr8, cr12, {3}
    7d8c:	blcs	1a5d4 <__assert_fail@plt+0x186fc>
    7d90:	bls	1fbec0 <__assert_fail@plt+0x1f9fe8>
    7d94:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7d98:	strbmi	r9, [lr], -r3, lsl #24
    7d9c:	beq	1029ac <__assert_fail@plt+0x100ad4>
    7da0:			; <UNDEFINED> instruction: 0x46431e55
    7da4:	bcc	41d4 <__assert_fail@plt+0x22fc>
    7da8:	ldrmi	r4, [pc], -r8, asr #13
    7dac:	svccc	0x0001f815
    7db0:			; <UNDEFINED> instruction: 0xf103b157
    7db4:	ldmibeq	sl, {r6, r8}^
    7db8:	ldmdbcs	sp!, {r0, r3, r6, r7, r9, ip, sp, pc}
    7dbc:	andcs	fp, r0, #148, 30	; 0x250
    7dc0:	andeq	pc, r1, #2
    7dc4:	cmple	ip, r0, lsl #20
    7dc8:	svceq	0x0000f1b8
    7dcc:	ldreq	sp, [pc], -r1, ror #2
    7dd0:	addhi	pc, fp, r0, lsl #2
    7dd4:	mrrcne	10, 0, r9, r0, cr4
    7dd8:	andsle	r4, r1, r1, lsl r6
    7ddc:	svclt	0x00182b7f
    7de0:	vpadd.i8	d18, d0, d15
    7de4:	addsmi	r8, r3, #170	; 0xaa
    7de8:	adchi	pc, r7, r0
    7dec:	subseq	pc, ip, #-1073741784	; 0xc0000028
    7df0:			; <UNDEFINED> instruction: 0xf282fab2
    7df4:	stmdbcs	r0, {r1, r4, r6, r8, fp}
    7df8:	andcs	fp, r0, #8, 30
    7dfc:	cmple	r0, r0, lsl #20
    7e00:			; <UNDEFINED> instruction: 0xf804b10c
    7e04:	ldrbmi	r3, [r5, #-2817]	; 0xfffff4ff
    7e08:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    7e0c:	streq	pc, [r0, -pc, asr #32]
    7e10:	blls	fc548 <__assert_fail@plt+0xfa670>
    7e14:	stmdblt	fp!, {r3, r4, r5, r7, r9, sl, lr}^
    7e18:	andeq	pc, r1, r9, lsl #2
    7e1c:	ldc	7, cr15, [r0, #-996]!	; 0xfffffc1c
    7e20:	andls	r9, r3, r6, lsl #22
    7e24:			; <UNDEFINED> instruction: 0xd1b42b00
    7e28:			; <UNDEFINED> instruction: 0x9c039b03
    7e2c:			; <UNDEFINED> instruction: 0x9018f8dd
    7e30:	rscsle	r2, r1, r0, lsl #22
    7e34:	blcs	2ea60 <__assert_fail@plt+0x2cb88>
    7e38:	cmnhi	r0, r0, asr #32	; <UNPREDICTABLE>
    7e3c:	eorvc	r9, r3, r9, lsl #22
    7e40:	ldrcs	pc, [r0], #-2271	; 0xfffff721
    7e44:	strcc	pc, [r4], #-2271	; 0xfffff721
    7e48:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7e4c:	blls	461ebc <__assert_fail@plt+0x45ffe4>
    7e50:			; <UNDEFINED> instruction: 0xf040405a
    7e54:	stmdals	r3, {r2, r3, r5, r6, r7, r8, pc}
    7e58:	ldc	0, cr11, [sp], #76	; 0x4c
    7e5c:	pop	{r1, r8, r9, fp, pc}
    7e60:	strdlt	r8, [ip, #-240]	; 0xffffff10
    7e64:	strtmi	r9, [r0], -r0, lsl #6
    7e68:			; <UNDEFINED> instruction: 0xf04f4bfb
    7e6c:	strdcs	r3, [r1, -pc]
    7e70:	ldrbtmi	r3, [fp], #-1028	; 0xfffffbfc
    7e74:	mrc	7, 7, APSR_nzcv, cr12, cr9, {7}
    7e78:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
    7e7c:	orrsle	r4, r5, r5, asr r5
    7e80:	stccs	7, cr14, [r0], {199}	; 0xc7
    7e84:	teqhi	r7, r0	; <UNPREDICTABLE>
    7e88:	cmpcs	ip, #32, 12	; 0x2000000
    7e8c:	blcc	85e94 <__assert_fail@plt+0x83fbc>
    7e90:			; <UNDEFINED> instruction: 0xf083e137
    7e94:			; <UNDEFINED> instruction: 0xf1060280
    7e98:	bcs	fcaaa4 <__assert_fail@plt+0xfc8bcc>
    7e9c:			; <UNDEFINED> instruction: 0x2c00d908
    7ea0:	addshi	pc, r4, r0, asr #32
    7ea4:	bl	2516ac <__assert_fail@plt+0x24f7d4>
    7ea8:	ldrtmi	r0, [r0], fp, lsl #19
    7eac:	strb	r2, [r5, r1, lsl #14]!
    7eb0:			; <UNDEFINED> instruction: 0xf0039902
    7eb4:			; <UNDEFINED> instruction: 0xf1b8023f
    7eb8:	b	1089ec4 <__assert_fail@plt+0x1087fec>
    7ebc:	andls	r1, r2, #268435464	; 0x10000008
    7ec0:	svclt	0x0018aa12
    7ec4:	ldrtmi	r2, [r2], #-1792	; 0xfffff900
    7ec8:	uadd16mi	fp, lr, r8
    7ecc:	stccc	8, cr15, [ip], {2}
    7ed0:	blls	23c628 <__assert_fail@plt+0x23a750>
    7ed4:	svccs	0x000068df
    7ed8:	adchi	pc, fp, r0
    7edc:			; <UNDEFINED> instruction: 0xf0402c00
    7ee0:			; <UNDEFINED> instruction: 0x270080d5
    7ee4:			; <UNDEFINED> instruction: 0x463e44d9
    7ee8:			; <UNDEFINED> instruction: 0xf003e7c8
    7eec:	bcs	ff008a74 <__assert_fail@plt+0xff006b9c>
    7ef0:	addshi	pc, r6, r0
    7ef4:	rscseq	pc, r0, #3
    7ef8:			; <UNDEFINED> instruction: 0xf0002ae0
    7efc:			; <UNDEFINED> instruction: 0xf00380a2
    7f00:	bcs	ffc08ae8 <__assert_fail@plt+0xffc06c10>
    7f04:	adcshi	pc, r8, r0
    7f08:	rscseq	pc, ip, #3
    7f0c:			; <UNDEFINED> instruction: 0xf0002af8
    7f10:			; <UNDEFINED> instruction: 0xf00380c8
    7f14:	bcs	fff08b14 <__assert_fail@plt+0xfff06c3c>
    7f18:	rschi	pc, r1, r0
    7f1c:	movwls	fp, #332	; 0x14c
    7f20:	blmi	ff3997a8 <__assert_fail@plt+0xff3978d0>
    7f24:	rscscc	pc, pc, #79	; 0x4f
    7f28:	strcc	r2, [r4], #-257	; 0xfffffeff
    7f2c:			; <UNDEFINED> instruction: 0xf7f9447b
    7f30:			; <UNDEFINED> instruction: 0xf109eea0
    7f34:	strcs	r0, [r1, -r4, lsl #18]
    7f38:			; <UNDEFINED> instruction: 0xb3bce7a0
    7f3c:	eorvc	r2, r2, ip, asr r2
    7f40:	vqdmulh.s<illegal width 8>	d2, d0, d13
    7f44:	ldm	pc, {r0, r2, r3, r4, r6, r7, pc}^	; <UNPREDICTABLE>
    7f48:	blle	ac3f5c <__assert_fail@plt+0xac2084>
    7f4c:	blle	ff6feec0 <__assert_fail@plt+0xff6fcfe8>
    7f50:	blle	8feec4 <__assert_fail@plt+0x8fcfec>
    7f54:	smladeq	lr, ip, r5, r1
    7f58:			; <UNDEFINED> instruction: 0xf1092372
    7f5c:	rsbvc	r0, r3, r2, lsl #18
    7f60:	strcc	r2, [r2], #-1792	; 0xfffff900
    7f64:	cmncs	r6, #36175872	; 0x2280000
    7f68:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
    7f6c:	strcs	r7, [r0, -r3, rrx]
    7f70:	str	r3, [r3, r2, lsl #8]
    7f74:			; <UNDEFINED> instruction: 0xf1092376
    7f78:	rsbvc	r0, r3, r2, lsl #18
    7f7c:	strcc	r2, [r2], #-1792	; 0xfffff900
    7f80:	cmncs	lr, #124, 14	; 0x1f00000
    7f84:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
    7f88:	strcs	r7, [r0, -r3, rrx]
    7f8c:	ldrb	r3, [r5, -r2, lsl #8]!
    7f90:			; <UNDEFINED> instruction: 0xf1092362
    7f94:	rsbvc	r0, r3, r2, lsl #18
    7f98:	strcc	r2, [r2], #-1792	; 0xfffff900
    7f9c:	teqcs	r0, #28835840	; 0x1b80000
    7fa0:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
    7fa4:	strcs	r7, [r0, -r3, rrx]
    7fa8:	strb	r3, [r7, -r2, lsl #8]!
    7fac:	vqdmulh.s<illegal width 8>	d2, d0, d13
    7fb0:	ldm	pc, {r1, r5, r7, pc}^	; <UNPREDICTABLE>
    7fb4:	andge	pc, r7, r3
    7fb8:	adcge	sl, r0, r0, lsr #1
    7fbc:	andge	sl, r7, r0, lsr #1
    7fc0:	streq	r0, [r7, -r7, lsl #14]
    7fc4:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
    7fc8:	ldrb	r2, [r7, -r0, lsl #14]
    7fcc:			; <UNDEFINED> instruction: 0xf0002e00
    7fd0:			; <UNDEFINED> instruction: 0xf8df8090
    7fd4:	bl	128a0c <__assert_fail@plt+0x126b34>
    7fd8:	svcge	0x000f0686
    7fdc:	andslt	pc, r4, sp, asr #17
    7fe0:			; <UNDEFINED> instruction: 0x46d344f8
    7fe4:			; <UNDEFINED> instruction: 0xf81746aa
    7fe8:	strtmi	r5, [r0], -r1, lsl #22
    7fec:	strcc	r4, [r4], #-1603	; 0xfffff9bd
    7ff0:	rscscc	pc, pc, #79	; 0x4f
    7ff4:	strls	r2, [r0, #-257]	; 0xfffffeff
    7ff8:	mrc	7, 1, APSR_nzcv, cr10, cr9, {7}
    7ffc:	ldrhle	r4, [r2, #36]!	; 0x24
    8000:			; <UNDEFINED> instruction: 0x46da4655
    8004:			; <UNDEFINED> instruction: 0xf8dd782b
    8008:	movwls	fp, #20
    800c:	blmi	fe5598d4 <__assert_fail@plt+0xfe5579fc>
    8010:	rscscc	pc, pc, #79	; 0x4f
    8014:	ldfnes	f2, [r4, #-4]!
    8018:			; <UNDEFINED> instruction: 0xf7f9447b
    801c:	strb	lr, [r1, -sl, lsr #28]
    8020:	strbmi	r2, [r7], -r1, lsl #12
    8024:	eorscc	pc, ip, sp, lsl #17
    8028:			; <UNDEFINED> instruction: 0xf00346b0
    802c:	movwls	r0, #8991	; 0x231f
    8030:	blls	281cc8 <__assert_fail@plt+0x27fdf0>
    8034:	stfcsd	f3, [r0], {123}	; 0x7b
    8038:	strcs	sp, [r0], -r6, asr #2
    803c:	ssatmi	r4, #17, r9, asr #9
    8040:			; <UNDEFINED> instruction: 0x4647e71c
    8044:	eorscc	pc, ip, sp, lsl #17
    8048:			; <UNDEFINED> instruction: 0xf0032601
    804c:			; <UNDEFINED> instruction: 0xf04f030f
    8050:	movwls	r0, #10242	; 0x2802
    8054:	bls	c1ca4 <__assert_fail@plt+0xbfdcc>
    8058:	orreq	pc, r0, #-2147483608	; 0x80000028
    805c:	stmdale	sl!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, sp}
    8060:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    8064:	stccs	6, cr4, [r0], {94}	; 0x5e
    8068:	adchi	pc, pc, r0
    806c:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
    8070:	blcs	86088 <__assert_fail@plt+0x841b0>
    8074:	str	r4, [r1, -r7, asr #12]
    8078:			; <UNDEFINED> instruction: 0xf88d4647
    807c:			; <UNDEFINED> instruction: 0x2601303c
    8080:	movweq	pc, #28675	; 0x7003	; <UNPREDICTABLE>
    8084:	stmdaeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8088:	ldrbt	r9, [r7], r2, lsl #6
    808c:	bge	3d912c <__assert_fail@plt+0x3d7254>
    8090:			; <UNDEFINED> instruction: 0xf8121e63
    8094:			; <UNDEFINED> instruction: 0xf8031b01
    8098:	addsmi	r1, lr, #1, 30
    809c:	ldrbmi	sp, [ip], #-505	; 0xfffffe07
    80a0:			; <UNDEFINED> instruction: 0x4647e71f
    80a4:	eorscc	pc, ip, sp, lsl #17
    80a8:			; <UNDEFINED> instruction: 0xf0032601
    80ac:			; <UNDEFINED> instruction: 0xf04f0303
    80b0:	movwls	r0, #10244	; 0x2804
    80b4:	b	1401c44 <__assert_fail@plt+0x13ffd6c>
    80b8:			; <UNDEFINED> instruction: 0x2c000b8b
    80bc:	strcs	sp, [r0, -pc, ror #2]
    80c0:			; <UNDEFINED> instruction: 0x463e44d9
    80c4:			; <UNDEFINED> instruction: 0xe6d946b8
    80c8:	bge	3d9168 <__assert_fail@plt+0x3d7290>
    80cc:			; <UNDEFINED> instruction: 0xf8121e63
    80d0:			; <UNDEFINED> instruction: 0xf8031b01
    80d4:	adcsmi	r1, r3, #1, 30
    80d8:	ldrbmi	sp, [ip], #-505	; 0xfffffe07
    80dc:	strbmi	lr, [r7], -sp, lsr #15
    80e0:	eorscc	pc, ip, sp, lsl #17
    80e4:			; <UNDEFINED> instruction: 0xf0032601
    80e8:			; <UNDEFINED> instruction: 0xf04f0301
    80ec:	movwls	r0, #10245	; 0x2805
    80f0:	strtmi	lr, [r6], -r4, asr #13
    80f4:	strcs	lr, [r0, -r9, lsl #15]
    80f8:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
    80fc:			; <UNDEFINED> instruction: 0xe6bd463c
    8100:	movwls	r1, #3168	; 0xc60
    8104:	rscscc	pc, pc, #79	; 0x4f
    8108:	tstcs	r1, r7, asr fp
    810c:			; <UNDEFINED> instruction: 0xf1091cc4
    8110:	ldrbtmi	r0, [fp], #-2308	; 0xfffff6fc
    8114:			; <UNDEFINED> instruction: 0xf7f92700
    8118:	strt	lr, [pc], ip, lsr #27
    811c:			; <UNDEFINED> instruction: 0x26004f53
    8120:	ldrdhi	pc, [ip, #-143]	; 0xffffff71
    8124:	eorvc	r4, r6, pc, ror r4
    8128:			; <UNDEFINED> instruction: 0x463944f8
    812c:	ldrdeq	pc, [r0], -r8
    8130:	stc	7, cr15, [r0, #-996]	; 0xfffffc1c
    8134:	strmi	r1, [r5], -r3, asr #24
    8138:	blls	fc2d8 <__assert_fail@plt+0xfa400>
    813c:	strls	r1, [sp], #-2788	; 0xfffff51c
    8140:	stclne	3, cr9, [r3], #-44	; 0xffffffd4
    8144:	andls	r0, lr, r8, lsl r1
    8148:	svcne	0x0010ebb3
    814c:			; <UNDEFINED> instruction: 0xf7f9d171
    8150:	bge	3c2fb8 <__assert_fail@plt+0x3c10e0>
    8154:	andls	sl, r0, #12, 22	; 0x3000
    8158:	bge	37258c <__assert_fail@plt+0x3706b4>
    815c:	strtmi	r4, [r8], -r4, lsl #12
    8160:			; <UNDEFINED> instruction: 0xf7f9940c
    8164:			; <UNDEFINED> instruction: 0x3001ebba
    8168:	blmi	10bc638 <__assert_fail@plt+0x10ba760>
    816c:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8170:	eorsle	r2, r4, r0, lsl #16
    8174:	andcs	r4, r1, #64, 22	; 0x10000
    8178:	ldrbtmi	r9, [fp], #-2051	; 0xfffff7fd
    817c:			; <UNDEFINED> instruction: 0xf7f9615a
    8180:	strtmi	lr, [r0], -lr, lsr #24
    8184:	stc	7, cr15, [sl], #-996	; 0xfffffc1c
    8188:	ldmib	sp, {r2, r9, fp, ip, pc}^
    818c:	movwcs	r1, #6
    8190:	ldc2l	7, cr15, [ip, #1020]	; 0x3fc
    8194:	strtmi	r9, [r8], -r3
    8198:	bl	fe5c6184 <__assert_fail@plt+0xfe5c42ac>
    819c:	strls	lr, [r5, #-1616]	; 0xfffff9b0
    81a0:	streq	lr, [fp, -r4, lsl #22]
    81a4:	bpl	443a0c <__assert_fail@plt+0x441b34>
    81a8:	ldrtmi	sl, [r8], pc, lsl #28
    81ac:	blvc	8620c <__assert_fail@plt+0x84334>
    81b0:	strtmi	r4, [fp], -r0, lsr #12
    81b4:			; <UNDEFINED> instruction: 0xf04f3404
    81b8:	strdcs	r3, [r1, -pc]
    81bc:			; <UNDEFINED> instruction: 0xf7f99700
    81c0:	strbmi	lr, [r4, #-3416]	; 0xfffff2a8
    81c4:	stflsd	f5, [r5, #-968]	; 0xfffffc38
    81c8:			; <UNDEFINED> instruction: 0x4627e779
    81cc:	ldrb	r4, [r5], -r0, lsr #13
    81d0:	stmdals	r3, {r2, r3, r8, r9, fp, ip, pc}
    81d4:	andsvc	r9, lr, r3, lsl #8
    81d8:	stc	7, cr15, [r0], {249}	; 0xf9
    81dc:	stmdbmi	r7!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    81e0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    81e4:	ldc	7, cr15, [r4], {249}	; 0xf9
    81e8:			; <UNDEFINED> instruction: 0xf7f94606
    81ec:			; <UNDEFINED> instruction: 0xf8d8ed36
    81f0:	andls	r2, r2, #0
    81f4:			; <UNDEFINED> instruction: 0xf7f96800
    81f8:	bls	c34a8 <__assert_fail@plt+0xc15d0>
    81fc:			; <UNDEFINED> instruction: 0x46034639
    8200:			; <UNDEFINED> instruction: 0xf7fd4630
    8204:	sbfx	pc, sp, #20, #22
    8208:	andcs	r4, r1, #59768832	; 0x3900000
    820c:	ldrdeq	pc, [r0], -r8
    8210:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
    8214:			; <UNDEFINED> instruction: 0xf7f99803
    8218:	blmi	6831a8 <__assert_fail@plt+0x6812d0>
    821c:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
    8220:	ldrdne	lr, [r6], -sp
    8224:			; <UNDEFINED> instruction: 0xf7ff691b
    8228:	mulls	r3, r1, sp
    822c:			; <UNDEFINED> instruction: 0xf7f9e608
    8230:	bmi	543210 <__assert_fail@plt+0x541338>
    8234:	orrcs	pc, r3, r0, asr #4
    8238:	ldrbtmi	r4, [sl], #-2067	; 0xfffff7ed
    823c:			; <UNDEFINED> instruction: 0xf7fd4478
    8240:	svclt	0x0000fbef
    8244:	andeq	r4, r1, r4, ror #9
    8248:	andeq	r4, r1, r8, asr #32
    824c:	andeq	r0, r0, r8, lsl r2
    8250:	andeq	r2, r0, r8, ror pc
    8254:	andeq	r3, r1, ip, ror #30
    8258:	andeq	r2, r0, lr, lsl #29
    825c:	ldrdeq	r2, [r0], -r4
    8260:	andeq	r2, r0, r0, lsr #26
    8264:	andeq	r2, r0, r8, ror #25
    8268:	strdeq	r2, [r0], -r6
    826c:	muleq	r0, r0, fp
    8270:	ldrdeq	r3, [r1], -r4
    8274:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    8278:	andeq	r4, r1, r6, asr #1
    827c:	andeq	r2, r0, r6, asr #22
    8280:	andeq	r4, r1, r2, lsr #32
    8284:	andeq	r2, r0, lr, asr #22
    8288:	ldrdeq	r2, [r0], -r4
    828c:			; <UNDEFINED> instruction: 0x4604b570
    8290:	subsle	r2, r4, r0, lsl #16
    8294:			; <UNDEFINED> instruction: 0xf7f94620
    8298:	stmdacs	r3, {r2, r4, r5, r7, sl, fp, sp, lr, pc}
    829c:	stmdavc	r3!, {r1, r2, r3, fp, ip, lr, pc}
    82a0:	stmiblt	fp!, {r0, r2, r5, r9, sl, lr}^
    82a4:	andcs	r4, r0, #1081344	; 0x108000
    82a8:	ldrmi	r4, [r0], -r2, asr #22
    82ac:	cfstrdmi	mvd4, [r2], {121}	; 0x79
    82b0:	ldrbtmi	r4, [ip], #-1147	; 0xfffffb85
    82b4:	stmib	r3, {r2, r3, sp, lr}^
    82b8:	lfmlt	f2, 2, [r0, #-12]!
    82bc:	andcs	r4, r3, #1032192	; 0xfc000
    82c0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    82c4:			; <UNDEFINED> instruction: 0xf9daf7ff
    82c8:	mvnle	r2, r0, lsl #16
    82cc:	blcs	17e6660 <__assert_fail@plt+0x17e4788>
    82d0:	blcs	b77f38 <__assert_fail@plt+0xb76060>
    82d4:	stclne	15, cr11, [r5], #72	; 0x48
    82d8:	stmdbvc	r3!, {r0, r2, r5, r8, sl, fp, ip}
    82dc:	rscle	r2, r1, r0, lsl #22
    82e0:			; <UNDEFINED> instruction: 0x46284937
    82e4:			; <UNDEFINED> instruction: 0xf7ff4479
    82e8:	stmdacs	r0, {r0, r1, r2, r5, r6, r8, fp, ip, sp, lr, pc}
    82ec:	ldmdbmi	r5!, {r1, r3, r4, r6, r7, ip, lr, pc}
    82f0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    82f4:			; <UNDEFINED> instruction: 0xf960f7ff
    82f8:	sbcsle	r2, r3, r0, lsl #16
    82fc:			; <UNDEFINED> instruction: 0x46284932
    8300:			; <UNDEFINED> instruction: 0xf7ff4479
    8304:	stmdacs	r0, {r0, r3, r4, r6, r8, fp, ip, sp, lr, pc}
    8308:	ldmdbmi	r0!, {r2, r3, r6, r7, ip, lr, pc}
    830c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    8310:			; <UNDEFINED> instruction: 0xf952f7ff
    8314:	sbcle	r2, r5, r0, lsl #16
    8318:	strtmi	r4, [r8], -sp, lsr #18
    831c:			; <UNDEFINED> instruction: 0xf7ff4479
    8320:	stmiblt	r8, {r0, r1, r3, r6, r8, fp, ip, sp, lr, pc}
    8324:	strcs	r4, [r0], #-2603	; 0xfffff5d5
    8328:	strcs	r4, [r1, #-2859]	; 0xfffff4d5
    832c:	stmdbmi	fp!, {r1, r3, r4, r5, r6, sl, lr}
    8330:			; <UNDEFINED> instruction: 0x4620447b
    8334:	andsvs	r4, r1, r9, ror r4
    8338:	strpl	lr, [r3], #-2499	; 0xfffff63d
    833c:	andcs	fp, lr, r0, ror sp
    8340:	stc	7, cr15, [r4, #-996]!	; 0xfffffc1c
    8344:	str	r4, [r5, r4, lsl #12]!
    8348:	strtmi	r4, [r8], -r5, lsr #28
    834c:			; <UNDEFINED> instruction: 0x4631447e
    8350:			; <UNDEFINED> instruction: 0xf932f7ff
    8354:	rscle	r2, r5, r0, lsl #16
    8358:			; <UNDEFINED> instruction: 0x46204631
    835c:	bl	ffac6348 <__assert_fail@plt+0xffac4470>
    8360:	strmi	r1, [r5], -r2, asr #24
    8364:			; <UNDEFINED> instruction: 0xf7f9d015
    8368:			; <UNDEFINED> instruction: 0x4621eab0
    836c:			; <UNDEFINED> instruction: 0xf7f94630
    8370:	mcrrne	11, 14, lr, r3, cr2
    8374:	andsle	r4, r3, r5, lsl #12
    8378:	b	fe9c6364 <__assert_fail@plt+0xfe9c448c>
    837c:	blmi	69abe8 <__assert_fail@plt+0x698d10>
    8380:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    8384:	ldrbtmi	r2, [fp], #-1281	; 0xfffffaff
    8388:	andsvs	r4, r4, r8, lsl #12
    838c:	strne	lr, [r3, #-2499]	; 0xfffff63d
    8390:			; <UNDEFINED> instruction: 0x4620bd70
    8394:	andcs	r4, r0, #51380224	; 0x3100000
    8398:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
    839c:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    83a0:			; <UNDEFINED> instruction: 0x46214630
    83a4:			; <UNDEFINED> instruction: 0xf7ff2200
    83a8:			; <UNDEFINED> instruction: 0x4628fc71
    83ac:	svclt	0x0000bd70
    83b0:	andeq	r3, r1, r0, asr lr
    83b4:	muleq	r1, r0, pc	; <UNPREDICTABLE>
    83b8:	andeq	r2, r0, r6, lsr #21
    83bc:	muleq	r0, r2, sl
    83c0:	andeq	r2, r0, r8, ror sl
    83c4:	andeq	r2, r0, r2, ror sl
    83c8:	andeq	r2, r0, r8, ror #20
    83cc:	andeq	r2, r0, r2, ror #20
    83d0:	andeq	r2, r0, r4, ror #20
    83d4:	ldrdeq	r3, [r1], -r0
    83d8:	andeq	r3, r1, r0, lsl pc
    83dc:	andeq	r2, r0, r0, lsl #19
    83e0:	andeq	r2, r0, r8, ror #18
    83e4:	andeq	r3, r1, sl, ror sp
    83e8:			; <UNDEFINED> instruction: 0x00013eba
    83ec:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    83f0:			; <UNDEFINED> instruction: 0x47706818
    83f4:	andeq	r3, r1, lr, lsl #26
    83f8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    83fc:			; <UNDEFINED> instruction: 0x477068d8
    8400:	andeq	r3, r1, r6, asr #28
    8404:	ldmdbmi	lr, {r0, r2, r3, r4, r6, r8, r9, fp, lr}^
    8408:	ldrbtmi	r4, [fp], #-2654	; 0xfffff5a2
    840c:	push	{r0, r3, r4, r5, r6, sl, lr}
    8410:	strdlt	r4, [sl], r0
    8414:	stmpl	sl, {r1, r2, r3, r4, r6, r7, fp, sp, lr}
    8418:	andls	r6, r9, #1179648	; 0x120000
    841c:	andeq	pc, r0, #79	; 0x4f
    8420:	cmnle	r1, r0, lsl #28
    8424:	ldmdbvs	r8, {r2, r9, sl, lr}
    8428:	teqle	r7, r0, lsl #16
    842c:	blcs	264c0 <__assert_fail@plt+0x245e8>
    8430:	addshi	pc, sp, r0
    8434:	ldreq	r4, [r9], -r2, lsr #12
    8438:	svccc	0x0001f812
    843c:	andcc	fp, r1, r4, asr pc
    8440:	blcs	14450 <__assert_fail@plt+0x12578>
    8444:	strdcc	sp, [r1], -r7
    8448:	b	6c6434 <__assert_fail@plt+0x6c455c>
    844c:	strmi	r7, [r5], -r3, lsr #16
    8450:			; <UNDEFINED> instruction: 0xb1ab4602
    8454:	stmdbcs	r0, {r0, r3, r4, r6, r9, ip, sp, pc}
    8458:			; <UNDEFINED> instruction: 0xf802bfa8
    845c:	ble	2d7068 <__assert_fail@plt+0x2d5190>
    8460:	ldmibeq	fp, {r4, r9, sl, lr}
    8464:	teqeq	pc, r1	; <UNPREDICTABLE>
    8468:	teqeq	pc, #99	; 0x63	; <UNPREDICTABLE>
    846c:	cmneq	pc, r1, rrx	; <UNPREDICTABLE>
    8470:	blcc	c6478 <__assert_fail@plt+0xc45a0>
    8474:			; <UNDEFINED> instruction: 0x46027051
    8478:	svccc	0x0001f814
    847c:	mvnle	r2, r0, lsl #22
    8480:	andsvc	r2, r3, r0, lsl #6
    8484:	blmi	fdad8c <__assert_fail@plt+0xfd8eb4>
    8488:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    848c:	blls	2624fc <__assert_fail@plt+0x260624>
    8490:	cmnle	r1, sl, asr r0
    8494:	andlt	r4, sl, r8, lsr #12
    8498:	ldrhhi	lr, [r0, #141]!	; 0x8d
    849c:	ldrdhi	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    84a0:	ldrbtmi	r4, [r8], #3387	; 0xd3b
    84a4:			; <UNDEFINED> instruction: 0xf8d8447d
    84a8:	strtmi	r1, [r8], -r0
    84ac:	bl	10c6498 <__assert_fail@plt+0x10c45c0>
    84b0:	strmi	r1, [r7], -r2, asr #24
    84b4:	stmdavc	r3!, {r4, r6, ip, lr, pc}
    84b8:	blcs	19d48 <__assert_fail@plt+0x17e70>
    84bc:			; <UNDEFINED> instruction: 0x061bd059
    84c0:	svccc	0x0001f812
    84c4:			; <UNDEFINED> instruction: 0x3601bf54
    84c8:	blcs	15ce8 <__assert_fail@plt+0x13e10>
    84cc:	ldfnep	f5, [r0], #-988	; 0xfffffc24
    84d0:	ldmib	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    84d4:	strmi	r9, [r5], -r5, lsl #8
    84d8:			; <UNDEFINED> instruction: 0xf7f94620
    84dc:	bge	24332c <__assert_fail@plt+0x241454>
    84e0:	andls	sl, r0, #6144	; 0x1800
    84e4:	bge	1f2900 <__assert_fail@plt+0x1f0a28>
    84e8:	strmi	r9, [r4], r6, lsl #10
    84ec:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
    84f0:			; <UNDEFINED> instruction: 0xf7f9c607
    84f4:	strdcc	lr, [r1], -r2
    84f8:	blls	1bc528 <__assert_fail@plt+0x1ba650>
    84fc:	andsvc	r2, sl, r0, lsl #4
    8500:			; <UNDEFINED> instruction: 0xf7f94638
    8504:	ldr	lr, [sp, r2, ror #19]!
    8508:	bl	ffd464f4 <__assert_fail@plt+0xffd4461c>
    850c:	ldr	r4, [r9, r5, lsl #12]!
    8510:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
    8514:			; <UNDEFINED> instruction: 0xb1406998
    8518:			; <UNDEFINED> instruction: 0x46214b1f
    851c:	andcs	r4, r1, #40, 12	; 0x2800000
    8520:	orrsvs	r4, sl, fp, ror r4
    8524:	b	ff546510 <__assert_fail@plt+0xff544638>
    8528:	ldmdbmi	ip, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    852c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    8530:	b	1bc651c <__assert_fail@plt+0x1bc4644>
    8534:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
    8538:	tstls	r3, r9, lsl r8
    853c:			; <UNDEFINED> instruction: 0xf7f94606
    8540:	stmdavs	r0, {r2, r3, r7, r8, r9, fp, sp, lr, pc}
    8544:	bl	c6530 <__assert_fail@plt+0xc4658>
    8548:	stmdbls	r3, {r1, r2, r4, r9, fp, lr}
    854c:			; <UNDEFINED> instruction: 0x4603447a
    8550:			; <UNDEFINED> instruction: 0xf7fd4630
    8554:			; <UNDEFINED> instruction: 0xe7dff8b5
    8558:			; <UNDEFINED> instruction: 0xf8d84628
    855c:	andcs	r1, r1, #0
    8560:	blx	fe546566 <__assert_fail@plt+0xfe54468e>
    8564:			; <UNDEFINED> instruction: 0xf7ff4620
    8568:	strmi	pc, [r5], -sp, asr #30
    856c:	andcs	lr, r1, sl, lsl #15
    8570:	ldrmi	lr, [lr], -sl, ror #14
    8574:	str	r2, [fp, r1]!
    8578:	b	1446564 <__assert_fail@plt+0x144468c>
    857c:	andeq	r3, r1, r6, lsr lr
    8580:	andeq	r3, r1, r8, lsr #19
    8584:	andeq	r0, r0, r8, lsl r2
    8588:	andeq	r3, r1, ip, lsr #18
    858c:	andeq	r3, r1, sl, asr ip
    8590:	andeq	r2, r0, r0, lsl r8
    8594:	andeq	r3, r1, lr, lsr #26
    8598:	andeq	r3, r1, r0, lsr #26
    859c:	strdeq	r2, [r0], -sl
    85a0:	andeq	r3, r1, r6, asr #23
    85a4:	andeq	r2, r0, r8, ror #14
    85a8:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    85ac:			; <UNDEFINED> instruction: 0xf7ff691b
    85b0:	svclt	0x0000bbcd
    85b4:	muleq	r1, r6, ip
    85b8:	blt	feec65a4 <__assert_fail@plt+0xfeec46cc>
    85bc:	stmiblt	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    85c0:	stmiblt	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    85c4:	cfstr32mi	mvfx11, [r7, #-224]	; 0xffffff20
    85c8:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    85cc:	strtmi	fp, [r3], -ip, asr #2
    85d0:	ldmdavs	fp, {r2, r5, fp, sp, lr}^
    85d4:	stmdavs	r8!, {r3, r4, r7, r8, r9, sl, lr}
    85d8:	ldmib	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    85dc:	stccs	0, cr6, [r0], {44}	; 0x2c
    85e0:	ldfltd	f5, [r8, #-980]!	; 0xfffffc2c
    85e4:	muleq	r1, r4, ip
    85e8:	bcs	4fef8 <__assert_fail@plt+0x4e020>
    85ec:	ldrlt	sp, [r0, #-2070]	; 0xfffff7ea
    85f0:	cmplt	r1, ip, lsl #12
    85f4:	svclt	0x00182801
    85f8:			; <UNDEFINED> instruction: 0xf7f92002
    85fc:			; <UNDEFINED> instruction: 0x4601ead2
    8600:	pop	{r5, r9, sl, lr}
    8604:			; <UNDEFINED> instruction: 0xf7f94010
    8608:	stmdacs	r1, {r0, r2, r3, r7, r8, r9, fp, ip, sp, pc}
    860c:	andcs	fp, r2, r8, lsl pc
    8610:	b	ff1c65fc <__assert_fail@plt+0xff1c4724>
    8614:			; <UNDEFINED> instruction: 0x4010e8bd
    8618:	blt	4c6604 <__assert_fail@plt+0x4c472c>
    861c:	rscscc	pc, pc, pc, asr #32
    8620:	svclt	0x00004770
    8624:			; <UNDEFINED> instruction: 0x4604b538
    8628:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    862c:	teqlt	sp, sp, lsl r8
    8630:	and	r4, r1, fp, lsr #12
    8634:	tstlt	fp, fp, lsl r8
    8638:	adcmi	r6, r2, #5898240	; 0x5a0000
    863c:	ldfltd	f5, [r8, #-1000]!	; 0xfffffc18
    8640:			; <UNDEFINED> instruction: 0xf7f92008
    8644:	stmdacs	r0, {r4, r5, r6, r9, fp, sp, lr, pc}
    8648:	blmi	13ca34 <__assert_fail@plt+0x13ab5c>
    864c:	strpl	lr, [r0], #-2496	; 0xfffff640
    8650:	andsvs	r4, r8, fp, ror r4
    8654:	svclt	0x0000bd38
    8658:	andeq	r3, r1, r2, lsr ip
    865c:	andeq	r3, r1, ip, lsl #24
    8660:	svclt	0x00004770
    8664:			; <UNDEFINED> instruction: 0x46024b1e
    8668:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
    866c:	ldmdami	lr, {r0, r2, r3, r4, r9, sl, fp, lr}
    8670:	subsvs	r4, sl, lr, ror r4
    8674:	cfldrsmi	mvf4, [sp, #-480]	; 0xfffffe20
    8678:	blx	1044684 <__assert_fail@plt+0x10427ac>
    867c:			; <UNDEFINED> instruction: 0xf7ff2000
    8680:	ldrtmi	pc, [r0], -r5, lsl #28	; <UNPREDICTABLE>
    8684:			; <UNDEFINED> instruction: 0xf7f9447d
    8688:	biclt	lr, r0, lr, lsl sl
    868c:	bl	fea46678 <__assert_fail@plt+0xfea447a0>
    8690:	stmiapl	r8!, {r0, r1, r2, r4, r8, r9, fp, lr}^
    8694:	stmib	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8698:			; <UNDEFINED> instruction: 0xf7f92000
    869c:	andcs	lr, r1, r2, lsl #21
    86a0:	b	1fc668c <__assert_fail@plt+0x1fc47b4>
    86a4:			; <UNDEFINED> instruction: 0xf7f92002
    86a8:	ldmdami	r2, {r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    86ac:			; <UNDEFINED> instruction: 0xf7fa4478
    86b0:	blmi	488044 <__assert_fail@plt+0x48616c>
    86b4:	pop	{r3, r5, r6, r7, fp, ip, lr}
    86b8:			; <UNDEFINED> instruction: 0xf7fc4070
    86bc:	stmdbmi	pc, {r0, r2, r3, r8, r9, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    86c0:	strmi	r2, [r4], -r5, lsl #4
    86c4:			; <UNDEFINED> instruction: 0xf7f94479
    86c8:	strmi	lr, [r5], -r4, lsr #19
    86cc:			; <UNDEFINED> instruction: 0xf7f94620
    86d0:	stmdbmi	fp, {r1, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    86d4:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    86d8:	strtmi	r4, [r8], -r3, lsl #12
    86dc:			; <UNDEFINED> instruction: 0xf85ef7fd
    86e0:	strdeq	r3, [r1], -r2
    86e4:	andeq	r2, r0, ip, lsr #14
    86e8:			; <UNDEFINED> instruction: 0xffffff4d
    86ec:	andeq	r3, r1, r0, lsr r7
    86f0:	andeq	r0, r0, r4, lsr r2
    86f4:			; <UNDEFINED> instruction: 0xffffff39
    86f8:	andeq	r0, r0, r4, asr #4
    86fc:	andeq	r2, r0, r0, ror #13
    8700:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    8704:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    8708:	svclt	0x00004770
    870c:	andeq	r2, r0, lr, asr #13
    8710:	tstcs	r0, r8, lsr r5
    8714:	mrc2	7, 1, pc, cr10, cr14, {7}
    8718:	strmi	r2, [r4], -r0, lsl #2
    871c:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    8720:	mrc2	7, 1, pc, cr4, cr14, {7}
    8724:	strtmi	r4, [r0], -r5, lsl #12
    8728:			; <UNDEFINED> instruction: 0xf7fe4629
    872c:	strmi	pc, [r3], -r3, lsl #29
    8730:	ldrmi	r4, [sp], -r8, lsr #12
    8734:	ldmdb	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8738:			; <UNDEFINED> instruction: 0xf7f94620
    873c:	blx	fed82c84 <__assert_fail@plt+0xfed80dac>
    8740:	stmdbeq	r0, {r0, r2, r7, ip, sp, lr, pc}^
    8744:	svclt	0x0000bd38
    8748:	andeq	r2, r0, r2, asr #13
    874c:	cfldr32mi	mvfx11, [sl, #-448]	; 0xfffffe40
    8750:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    8754:	teqlt	r4, r0, lsl r9
    8758:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    875c:			; <UNDEFINED> instruction: 0xf7f94620
    8760:	movwcs	lr, #2366	; 0x93e
    8764:			; <UNDEFINED> instruction: 0xf7ff602b
    8768:	ldmdbmi	r4, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    876c:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    8770:			; <UNDEFINED> instruction: 0xf7ff4605
    8774:	tstcs	r0, r7, lsr r8	; <UNPREDICTABLE>
    8778:			; <UNDEFINED> instruction: 0xf7f94604
    877c:	orrslt	lr, r8, r2, asr #21
    8780:	strtmi	r4, [r8], -pc, lsl #28
    8784:	andcs	r4, r0, #245760	; 0x3c000
    8788:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
    878c:			; <UNDEFINED> instruction: 0xf7ff6034
    8790:	tstcs	r0, r9, lsr #16	; <UNPREDICTABLE>
    8794:			; <UNDEFINED> instruction: 0xf7f94604
    8798:			; <UNDEFINED> instruction: 0xb128eab4
    879c:			; <UNDEFINED> instruction: 0xf7f94620
    87a0:	ldmdavs	r4!, {r1, r2, r3, r4, r8, fp, sp, lr, pc}
    87a4:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    87a8:	ldrbtmi	r4, [sp], #-3335	; 0xfffff2f9
    87ac:			; <UNDEFINED> instruction: 0xf7f96828
    87b0:	eorvs	lr, ip, r6, lsl r9
    87b4:	svclt	0x0000e7d0
    87b8:	andeq	r3, r1, r4, lsl fp
    87bc:	andeq	r2, r0, lr, ror r6
    87c0:	ldrdeq	r3, [r1], -ip
    87c4:	andeq	r2, r0, lr, ror #12
    87c8:			; <UNDEFINED> instruction: 0x00013aba
    87cc:	stmdavc	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
    87d0:	strmi	fp, [r5], -ip, asr #2
    87d4:	b	5467c0 <__assert_fail@plt+0x5448e8>
    87d8:			; <UNDEFINED> instruction: 0xf8104428
    87dc:	blcs	bd77e8 <__assert_fail@plt+0xbd5910>
    87e0:	strcs	fp, [r0], #-3864	; 0xfffff0e8
    87e4:	strtmi	sp, [r0], -r1
    87e8:			; <UNDEFINED> instruction: 0x4628bd38
    87ec:	b	fe0c67d8 <__assert_fail@plt+0xfe0c4900>
    87f0:			; <UNDEFINED> instruction: 0xf7f94604
    87f4:	vmlane.f32	s29, s6, s12
    87f8:	addsmi	r4, ip, #587202560	; 0x23000000
    87fc:	stmdane	r3!, {r0, r1, r4, r5, r6, r7, r9, ip, lr, pc}
    8800:	stfnee	f2, [r0], #-0
    8804:	addmi	lr, r3, #2
    8808:	rscle	r7, ip, r9, lsl r0
    880c:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
    8810:	rscsle	r2, r8, pc, lsr #20
    8814:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    8818:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    881c:	svclt	0x00004770
    8820:	andeq	r2, r0, r6, asr #11
    8824:	ldrlt	r4, [r0, #-2064]	; 0xfffff7f0
    8828:			; <UNDEFINED> instruction: 0xf7f94478
    882c:	rorslt	lr, r0, r9
    8830:	strmi	r7, [r4], -r3, lsl #16
    8834:			; <UNDEFINED> instruction: 0x4c0db91b
    8838:			; <UNDEFINED> instruction: 0x4620447c
    883c:			; <UNDEFINED> instruction: 0xf7ffbd10
    8840:	stmdacs	r0, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    8844:			; <UNDEFINED> instruction: 0x4604bf18
    8848:			; <UNDEFINED> instruction: 0xf7ff4620
    884c:	stmdacs	r0, {r0, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    8850:	blmi	1fd024 <__assert_fail@plt+0x1fb14c>
    8854:	strtmi	r2, [r0], -r1, lsl #4
    8858:	tstvc	sl, fp, ror r4
    885c:	stcmi	13, cr11, [r5], {16}
    8860:			; <UNDEFINED> instruction: 0x4620447c
    8864:	svclt	0x0000bd10
    8868:	andeq	r2, r0, r0, ror #11
    886c:	andeq	r2, r0, r8, lsr #11
    8870:	andeq	r3, r1, ip, lsl #20
    8874:	andeq	r2, r0, r0, lsl #11
    8878:	tstlt	r0, r0, ror r5
    887c:	strmi	r7, [r4], -r3, lsl #16
    8880:			; <UNDEFINED> instruction: 0xf7ffb99b
    8884:	strcs	pc, [r0, #-4047]	; 0xfffff031
    8888:	cfmadd32mi	mvax0, mvfx4, mvfx15, mvfx4
    888c:	ldmvs	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}
    8890:	stmia	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8894:	tstcs	r0, r0, lsr #12
    8898:	ldc2l	7, cr15, [r8, #-1016]!	; 0xfffffc08
    889c:	strtmi	r4, [r8], -r3, lsl #12
    88a0:	pop	{r0, r1, r4, r5, r7, sp, lr}
    88a4:			; <UNDEFINED> instruction: 0xf7f94070
    88a8:			; <UNDEFINED> instruction: 0xf7ffb897
    88ac:	cdpne	15, 0, cr15, cr5, cr15, {4}
    88b0:	qadd16mi	fp, ip, r8
    88b4:			; <UNDEFINED> instruction: 0xf7ff4620
    88b8:	stmdacs	r0, {r0, r1, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    88bc:	blmi	fd058 <__assert_fail@plt+0xfb180>
    88c0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    88c4:			; <UNDEFINED> instruction: 0xe7e0711a
    88c8:	ldrdeq	r3, [r1], -r8
    88cc:	andeq	r3, r1, r2, lsr #19
    88d0:	cfstr32mi	mvfx11, [r7, #-224]	; 0xffffff20
    88d4:	stmiavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    88d8:	strtmi	fp, [r0], -ip, lsl #2
    88dc:			; <UNDEFINED> instruction: 0xf7ffbd38
    88e0:	strtmi	pc, [r1], -r1, lsr #31
    88e4:	ldc2l	7, cr15, [r2, #-1016]	; 0xfffffc08
    88e8:	adcvs	r4, r8, r4, lsl #12
    88ec:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    88f0:	muleq	r1, r0, r9
    88f4:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    88f8:	blx	fec26d60 <__assert_fail@plt+0xfec24e88>
    88fc:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    8900:	svclt	0x00004770
    8904:	andeq	r3, r1, lr, ror #18
    8908:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    890c:	svclt	0x00004770
    8910:	andeq	r1, r0, sl, asr #25
    8914:	blmi	fe8db3a4 <__assert_fail@plt+0xfe8d94cc>
    8918:	push	{r1, r3, r4, r5, r6, sl, lr}
    891c:	ldrshtlt	r4, [r0], r0
    8920:	pkhtbmi	r5, r9, r3, asr #17
    8924:	stcmi	6, cr4, [r0, #520]!	; 0x208
    8928:			; <UNDEFINED> instruction: 0x932f681b
    892c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8930:	andvs	r2, fp, r0, lsl #6
    8934:			; <UNDEFINED> instruction: 0xf7ff447d
    8938:	ldcmi	15, cr15, [ip], {203}	; 0xcb
    893c:	rsbshi	pc, r0, #14614528	; 0xdf0000
    8940:	ldrbtmi	sl, [ip], #-3619	; 0xfffff1dd
    8944:	ldrbtmi	sl, [r8], #3844	; 0xf04
    8948:			; <UNDEFINED> instruction: 0xf7f93504
    894c:	strbmi	lr, [r2], -r8, lsl #16
    8950:	strtmi	r2, [r3], -pc, lsr #2
    8954:	ldrtmi	r9, [r0], -r0
    8958:	stmib	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    895c:			; <UNDEFINED> instruction: 0x4631463a
    8960:			; <UNDEFINED> instruction: 0xf7f92003
    8964:	stmdblt	r8!, {r1, r4, r5, r6, r9, fp, sp, lr, pc}
    8968:			; <UNDEFINED> instruction: 0xf4039b08
    896c:			; <UNDEFINED> instruction: 0xf5b34370
    8970:	andsle	r4, sp, r0, lsl #31
    8974:	blmi	146ad0 <__assert_fail@plt+0x144bf8>
    8978:	mvnle	r2, r0, lsl #24
    897c:	ldrdcc	pc, [r0], -r9
    8980:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    8984:	orreq	pc, r0, #67	; 0x43
    8988:	andcc	pc, r0, r9, asr #17
    898c:			; <UNDEFINED> instruction: 0xffa0f7ff
    8990:	ldmib	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8994:	bmi	fe1da1ac <__assert_fail@plt+0xfe1d82d4>
    8998:	ldrbtmi	r4, [sl], #-2946	; 0xfffff47e
    899c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    89a0:	subsmi	r9, sl, pc, lsr #22
    89a4:	rschi	pc, r7, r0, asr #32
    89a8:	eorslt	r4, r0, r0, lsr #12
    89ac:			; <UNDEFINED> instruction: 0x87f0e8bd
    89b0:			; <UNDEFINED> instruction: 0xf7f89c0a
    89b4:	addmi	lr, r4, #212, 30	; 0x350
    89b8:			; <UNDEFINED> instruction: 0xf8d9d008
    89bc:			; <UNDEFINED> instruction: 0xf0433000
    89c0:			; <UNDEFINED> instruction: 0xf8c90304
    89c4:			; <UNDEFINED> instruction: 0xf1ba3000
    89c8:	sbcsle	r0, fp, r0, lsl #30
    89cc:			; <UNDEFINED> instruction: 0xf7f94630
    89d0:	vstrne.16	s29, [r3, #48]	; 0x30	; <UNPREDICTABLE>
    89d4:	stmdble	r4, {r1, r2, r3, r5, r8, r9, fp, sp}
    89d8:	ldrdcc	pc, [r0], -r9
    89dc:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    89e0:	ldmdbmi	r5!, {r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    89e4:	msreq	CPSR_fsxc, #192, 2	; 0x30
    89e8:	ldrtmi	r2, [r0], #-519	; 0xfffffdf9
    89ec:			; <UNDEFINED> instruction: 0xf7f94479
    89f0:			; <UNDEFINED> instruction: 0x463ae85e
    89f4:	andcs	r4, r3, r1, lsr r6
    89f8:	b	9c69e4 <__assert_fail@plt+0x9c4b0c>
    89fc:	cmple	r6, r0, lsl #16
    8a00:			; <UNDEFINED> instruction: 0xf4039b08
    8a04:			; <UNDEFINED> instruction: 0xf5b34370
    8a08:	rsble	r4, sl, r0, lsl #31
    8a0c:	ldrdcc	pc, [r0], -r9
    8a10:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    8a14:	andcc	pc, r0, r9, asr #17
    8a18:	svceq	0x0000f1ba
    8a1c:	blmi	19fccec <__assert_fail@plt+0x19fae14>
    8a20:	ldmdbvc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    8a24:	subsle	r2, r2, r0, lsl #22
    8a28:	ldrdcc	pc, [r0], -r9
    8a2c:			; <UNDEFINED> instruction: 0xf043ac1e
    8a30:			; <UNDEFINED> instruction: 0xf8c90320
    8a34:			; <UNDEFINED> instruction: 0xf7ff3000
    8a38:	andls	pc, r3, fp, asr #30
    8a3c:	stmia	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8a40:	strtmi	r9, [r1], -r3, lsl #20
    8a44:	andcs	r4, r2, r3, lsl #12
    8a48:	stmib	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8a4c:	cmncs	r8, r0, lsr #12
    8a50:	blx	9c4a5a <__assert_fail@plt+0x9c2b82>
    8a54:	stmdacs	r0, {r0, r2, r9, sl, lr}
    8a58:	ldmdbmi	r9, {r1, r2, r3, r4, r5, r7, ip, lr, pc}^
    8a5c:	movwcs	r4, #1538	; 0x602
    8a60:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    8a64:	mrc2	7, 4, pc, cr0, cr14, {7}
    8a68:	strtmi	r4, [r8], -r4, lsl #12
    8a6c:	svc	0x00b6f7f8
    8a70:	subsle	r2, r9, r0, lsl #24
    8a74:			; <UNDEFINED> instruction: 0x4621463a
    8a78:			; <UNDEFINED> instruction: 0xf7f92003
    8a7c:	stmdacs	r0, {r1, r2, r5, r6, r7, r8, fp, sp, lr, pc}
    8a80:			; <UNDEFINED> instruction: 0xf7f9d041
    8a84:	stmdavs	r3, {r1, r3, r5, r6, r7, fp, sp, lr, pc}
    8a88:	blcs	9a2a4 <__assert_fail@plt+0x983cc>
    8a8c:			; <UNDEFINED> instruction: 0xf8d9d053
    8a90:			; <UNDEFINED> instruction: 0xf0433000
    8a94:			; <UNDEFINED> instruction: 0xf8c90301
    8a98:			; <UNDEFINED> instruction: 0xf1ba3000
    8a9c:			; <UNDEFINED> instruction: 0xf47f0f00
    8aa0:	qsub16mi	sl, r0, sl
    8aa4:	svc	0x009af7f8
    8aa8:	ldrdcc	pc, [r0], -r9
    8aac:			; <UNDEFINED> instruction: 0xf7f9e76a
    8ab0:	stmdavs	r3, {r2, r4, r6, r7, fp, sp, lr, pc}
    8ab4:	orrle	r2, pc, r2, lsl #22
    8ab8:	ldrtmi	r4, [r0], -r2, asr #18
    8abc:			; <UNDEFINED> instruction: 0xf7fd4479
    8ac0:			; <UNDEFINED> instruction: 0xb1b8fa65
    8ac4:	ldrdcc	pc, [r0], -r9
    8ac8:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    8acc:			; <UNDEFINED> instruction: 0x4630e75a
    8ad0:	ldmdb	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8ad4:	stccs	6, cr4, [r0], {4}
    8ad8:	svcge	0x005df47f
    8adc:	ldrdcc	pc, [r0], -r9
    8ae0:	stcls	7, cr14, [sl], {80}	; 0x50
    8ae4:	svc	0x003af7f8
    8ae8:	orrle	r4, pc, r4, lsl #5
    8aec:	ldreq	r9, [sl], r8, lsl #22
    8af0:	ldr	sp, [r4, ip, lsl #3]
    8af4:			; <UNDEFINED> instruction: 0x4631463a
    8af8:			; <UNDEFINED> instruction: 0xf7f92003
    8afc:	stmdacs	r0, {r1, r2, r5, r7, r8, fp, sp, lr, pc}
    8b00:	svcge	0x007ef43f
    8b04:	blls	2428ac <__assert_fail@plt+0x2409d4>
    8b08:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    8b0c:	svcmi	0x0080f5b3
    8b10:			; <UNDEFINED> instruction: 0xf8d9d01b
    8b14:			; <UNDEFINED> instruction: 0xf0433000
    8b18:			; <UNDEFINED> instruction: 0xf8c90308
    8b1c:			; <UNDEFINED> instruction: 0xf1ba3000
    8b20:			; <UNDEFINED> instruction: 0xf47f0f00
    8b24:			; <UNDEFINED> instruction: 0xe7bcaf38
    8b28:	ldrdcc	pc, [r0], -r9
    8b2c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    8b30:	andcc	pc, r0, r9, asr #17
    8b34:			; <UNDEFINED> instruction: 0xf1bae726
    8b38:	andle	r0, pc, r0, lsl #30
    8b3c:	ldrdcc	pc, [r0], -r9
    8b40:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    8b44:	andcc	pc, r0, r9, asr #17
    8b48:	stcls	7, cr14, [sl, #-148]	; 0xffffff6c
    8b4c:	svc	0x0006f7f8
    8b50:	bicsle	r4, lr, r5, lsl #5
    8b54:	ldreq	r9, [fp], r8, lsl #22
    8b58:			; <UNDEFINED> instruction: 0xe71cd1db
    8b5c:			; <UNDEFINED> instruction: 0x4620491a
    8b60:			; <UNDEFINED> instruction: 0xf7fd4479
    8b64:	cmplt	r0, r3, lsl sl	; <UNPREDICTABLE>
    8b68:	ldrdcc	pc, [r0], -r9
    8b6c:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    8b70:	andcc	pc, r0, r9, asr #17
    8b74:			; <UNDEFINED> instruction: 0xf7f8e795
    8b78:	shsaxmi	lr, sl, r2
    8b7c:	andcs	r4, r3, r1, lsr r6
    8b80:	stmdb	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8b84:	adcle	r2, r6, r0, lsl #16
    8b88:	ldrdcc	pc, [r0], -r9
    8b8c:	bcs	a2c3c <__assert_fail@plt+0xa0d64>
    8b90:			; <UNDEFINED> instruction: 0xf043bf14
    8b94:			; <UNDEFINED> instruction: 0xf0430301
    8b98:			; <UNDEFINED> instruction: 0xf8c90340
    8b9c:	str	r3, [r0, r0]
    8ba0:	muleq	r1, ip, r4
    8ba4:	andeq	r0, r0, r8, lsl r2
    8ba8:	andeq	r3, r1, r4, asr r3
    8bac:	andeq	r2, r0, sl, ror #13
    8bb0:	andeq	r2, r0, lr, asr #9
    8bb4:	andeq	r3, r1, sl, lsl r4
    8bb8:	andeq	r2, r0, ip, asr #8
    8bbc:	andeq	r3, r1, r4, asr #16
    8bc0:			; <UNDEFINED> instruction: 0x000023be
    8bc4:	andeq	r1, r0, ip, ror #28
    8bc8:	andeq	r1, r0, r8, asr #27
    8bcc:	addlt	fp, r2, r0, lsl r5
    8bd0:	bmi	3dbc10 <__assert_fail@plt+0x3d9d38>
    8bd4:	ldrbtmi	r4, [ip], #-2831	; 0xfffff4f1
    8bd8:	stmiavs	r0!, {r1, r3, r4, r5, r6, sl, lr}^
    8bdc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8be0:			; <UNDEFINED> instruction: 0xf04f9301
    8be4:	mrslt	r0, (UNDEF: 120)
    8be8:	blmi	29b41c <__assert_fail@plt+0x299544>
    8bec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8bf0:	blls	62c60 <__assert_fail@plt+0x60d88>
    8bf4:	qaddle	r4, sl, r6
    8bf8:	ldclt	0, cr11, [r0, #-8]
    8bfc:			; <UNDEFINED> instruction: 0xf7ff4669
    8c00:	rscvs	pc, r0, r9, lsl #29
    8c04:			; <UNDEFINED> instruction: 0xf7f8e7f0
    8c08:	svclt	0x0000ef0a
    8c0c:	andeq	r3, r1, lr, lsl #13
    8c10:	ldrdeq	r3, [r1], -ip
    8c14:	andeq	r0, r0, r8, lsl r2
    8c18:	andeq	r3, r1, r8, asr #3
    8c1c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    8c20:	svclt	0x00004770
    8c24:	andeq	r2, r0, r6, lsl #4
    8c28:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    8c2c:	svclt	0x00004770
    8c30:	andeq	r2, r0, r6, lsl #4
    8c34:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    8c38:	svclt	0x00004770
    8c3c:	andeq	r2, r0, sl, lsl #4
    8c40:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    8c44:	svclt	0x00004770
    8c48:	andeq	r2, r0, r2, lsr #4
    8c4c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    8c50:	svclt	0x00004770
    8c54:	andeq	r2, r0, sl, lsr #4
    8c58:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    8c5c:	svclt	0x00004770
    8c60:	andeq	r2, r0, r2, lsr r2
    8c64:	addlt	fp, r2, r0, lsl r5
    8c68:	bmi	51bcbc <__assert_fail@plt+0x519de4>
    8c6c:	ldrbtmi	r4, [ip], #-2836	; 0xfffff4ec
    8c70:	stmdbvs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    8c74:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8c78:			; <UNDEFINED> instruction: 0xf04f9301
    8c7c:	mrslt	r0, (UNDEF: 120)
    8c80:	blmi	3db4c8 <__assert_fail@plt+0x3d95f0>
    8c84:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8c88:	blls	62cf8 <__assert_fail@plt+0x60e20>
    8c8c:	tstle	r1, sl, asr r0
    8c90:	ldclt	0, cr11, [r0, #-8]
    8c94:	smlalttlt	r6, r0, r0, r8
    8c98:	andcs	r4, r0, #180224	; 0x2c000
    8c9c:			; <UNDEFINED> instruction: 0xf7fe4479
    8ca0:	blmi	2c792c <__assert_fail@plt+0x2c5a54>
    8ca4:	tstvs	r8, fp, ror r4
    8ca8:	strbtmi	lr, [r9], -sl, ror #15
    8cac:	mrc2	7, 1, pc, cr2, cr15, {7}
    8cb0:	ldrb	r6, [r1, r0, ror #1]!
    8cb4:	mrc	7, 5, APSR_nzcv, cr2, cr8, {7}
    8cb8:	strdeq	r3, [r1], -r6
    8cbc:	andeq	r3, r1, r4, asr #2
    8cc0:	andeq	r0, r0, r8, lsl r2
    8cc4:	andeq	r3, r1, r0, lsr r1
    8cc8:	andeq	r2, r0, r4, lsl #4
    8ccc:	andeq	r3, r1, r0, asr #11
    8cd0:	cfstr32mi	mvfx11, [pc], {16}
    8cd4:	stmdbvs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    8cd8:	stmibvs	r3!, {r0, r1, r3, r5, r8, fp, ip, sp, pc}
    8cdc:			; <UNDEFINED> instruction: 0xf7f9b96b
    8ce0:	strdvs	lr, [r0, r0]!
    8ce4:	blmi	2f812c <__assert_fail@plt+0x2f6254>
    8ce8:	andmi	pc, sp, #64, 4
    8cec:	stmdami	fp, {r1, r3, r8, fp, lr}
    8cf0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    8cf4:			; <UNDEFINED> instruction: 0xf7fc4478
    8cf8:	blmi	28878c <__assert_fail@plt+0x2868b4>
    8cfc:	andmi	pc, lr, #64, 4
    8d00:	stmdami	r9, {r3, r8, fp, lr}
    8d04:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    8d08:			; <UNDEFINED> instruction: 0xf7fc4478
    8d0c:	svclt	0x0000fe99
    8d10:	muleq	r1, r0, r5
    8d14:	andeq	r2, r0, r4, asr #6
    8d18:			; <UNDEFINED> instruction: 0x000021ba
    8d1c:	ldrdeq	r2, [r0], -r0
    8d20:	andeq	r2, r0, r0, lsr r3
    8d24:	andeq	r2, r0, r6, lsr #3
    8d28:	ldrdeq	r2, [r0], -r8
    8d2c:	stmdacc	r1, {r3, r8, sl, ip, sp, pc}
    8d30:	andcs	r4, r1, #162816	; 0x27c00
    8d34:	cmpvs	sl, fp, ror r4
    8d38:	vadd.i8	d2, d0, d11
    8d3c:	ldm	pc, {r0, r1, r2, r3, r5, r8, pc}^	; <UNPREDICTABLE>
    8d40:	andseq	pc, r3, r0, lsl r0	; <UNPREDICTABLE>
    8d44:	eoreq	r0, sl, r6, lsr #32
    8d48:	subseq	r0, r0, sp, lsr r0
    8d4c:	rsbseq	r0, r6, r3, rrx
    8d50:	addseq	r0, fp, r9, lsl #1
    8d54:	sbceq	r0, r1, lr, lsr #1
    8d58:	blmi	fe588d90 <__assert_fail@plt+0xfe586eb8>
    8d5c:	blvs	ff619f50 <__assert_fail@plt+0xff618078>
    8d60:			; <UNDEFINED> instruction: 0xf0002800
    8d64:	stclt	0, cr8, [r8, #-772]	; 0xfffffcfc
    8d68:	ldrbtmi	r4, [fp], #-2963	; 0xfffff46d
    8d6c:	stmdacs	r0, {r3, r4, r6, r7, r8, fp, sp, lr}
    8d70:	ldmibvs	fp, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    8d74:	blcs	1a584 <__assert_fail@plt+0x186ac>
    8d78:	mrshi	pc, (UNDEF: 9)	; <UNPREDICTABLE>
    8d7c:	ldrmi	r4, [r8], -pc, lsl #19
    8d80:			; <UNDEFINED> instruction: 0xf7fe4479
    8d84:	blmi	fe3c8248 <__assert_fail@plt+0xfe3c6370>
    8d88:	bicsvs	r4, r8, fp, ror r4
    8d8c:	pop	{r3, r8, sl, fp, ip, sp, pc}
    8d90:	andcs	r4, r0, r8
    8d94:	blmi	fe302104 <__assert_fail@plt+0xfe30022c>
    8d98:	bvs	619f8c <__assert_fail@plt+0x6180b4>
    8d9c:	mvnle	r2, r0, lsl #16
    8da0:			; <UNDEFINED> instruction: 0x4602699b
    8da4:			; <UNDEFINED> instruction: 0xf0002b00
    8da8:	stmibmi	r7, {r0, r1, r3, r5, r6, r7, pc}
    8dac:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    8db0:	ldc2	7, cr15, [r8, #-1016]	; 0xfffffc08
    8db4:	ldrbtmi	r4, [fp], #-2949	; 0xfffff47b
    8db8:	sfmlt	f6, 4, [r8, #-96]	; 0xffffffa0
    8dbc:	ldrbtmi	r4, [fp], #-2948	; 0xfffff47c
    8dc0:	stmdacs	r0, {r3, r4, r6, r9, fp, sp, lr}
    8dc4:	ldmibvs	fp, {r0, r1, r2, r3, r6, r7, r8, ip, lr, pc}
    8dc8:	blcs	1a5d8 <__assert_fail@plt+0x18700>
    8dcc:	adchi	pc, r0, r0
    8dd0:	ldrmi	r4, [r8], -r0, lsl #19
    8dd4:			; <UNDEFINED> instruction: 0xf7fe4479
    8dd8:	blmi	20081f4 <__assert_fail@plt+0x200631c>
    8ddc:	subsvs	r4, r8, #2063597568	; 0x7b000000
    8de0:	blmi	1fb8208 <__assert_fail@plt+0x1fb6330>
    8de4:	bvs	fe619fd8 <__assert_fail@plt+0xfe618100>
    8de8:			; <UNDEFINED> instruction: 0xd1bc2800
    8dec:			; <UNDEFINED> instruction: 0x4602699b
    8df0:			; <UNDEFINED> instruction: 0xf0002b00
    8df4:	ldmdbmi	sl!, {r1, r5, r7, pc}^
    8df8:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    8dfc:	ldc2l	7, cr15, [r2], #1016	; 0x3f8
    8e00:	ldrbtmi	r4, [fp], #-2936	; 0xfffff488
    8e04:	sfmlt	f6, 4, [r8, #-608]	; 0xfffffda0
    8e08:	ldrbtmi	r4, [fp], #-2935	; 0xfffff489
    8e0c:	stmdacs	r0, {r3, r4, r8, r9, fp, sp, lr}
    8e10:	ldmibvs	fp, {r0, r3, r5, r7, r8, ip, lr, pc}
    8e14:	blcs	1a624 <__assert_fail@plt+0x1874c>
    8e18:	addshi	pc, sp, r0
    8e1c:			; <UNDEFINED> instruction: 0x46184973
    8e20:			; <UNDEFINED> instruction: 0xf7fe4479
    8e24:	blmi	1cc81a8 <__assert_fail@plt+0x1cc62d0>
    8e28:	tstvs	r8, #2063597568	; 0x7b000000
    8e2c:	blmi	1c78254 <__assert_fail@plt+0x1c7637c>
    8e30:	blvs	161a024 <__assert_fail@plt+0x161814c>
    8e34:	orrsle	r2, r6, r0, lsl #16
    8e38:			; <UNDEFINED> instruction: 0x4602699b
    8e3c:			; <UNDEFINED> instruction: 0xf0002b00
    8e40:	stmdbmi	sp!, {r0, r1, r7, pc}^
    8e44:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    8e48:	stc2l	7, cr15, [ip], {254}	; 0xfe
    8e4c:	ldrbtmi	r4, [fp], #-2923	; 0xfffff495
    8e50:	stclt	3, cr6, [r8, #-352]	; 0xfffffea0
    8e54:	ldrbtmi	r4, [fp], #-2922	; 0xfffff496
    8e58:	stmdacs	r0, {r3, r4, r7, r8, r9, fp, sp, lr}
    8e5c:	ldmibvs	fp, {r0, r1, r7, r8, ip, lr, pc}
    8e60:	blcs	1a670 <__assert_fail@plt+0x18798>
    8e64:	stmdbmi	r7!, {r1, r2, r3, r4, r5, r6, ip, lr, pc}^
    8e68:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    8e6c:	ldc2	7, cr15, [sl], #1016	; 0x3f8
    8e70:	ldrbtmi	r4, [fp], #-2917	; 0xfffff49b
    8e74:	stclt	3, cr6, [r8, #-608]	; 0xfffffda0
    8e78:	ldrbtmi	r4, [fp], #-2916	; 0xfffff49c
    8e7c:	stmdacs	r0, {r3, r4, sl, fp, sp, lr}
    8e80:	svcge	0x0071f47f
    8e84:			; <UNDEFINED> instruction: 0x4602699b
    8e88:	suble	r2, pc, r0, lsl #22
    8e8c:	ldrmi	r4, [r8], -r0, ror #18
    8e90:			; <UNDEFINED> instruction: 0xf7fe4479
    8e94:	blmi	1808138 <__assert_fail@plt+0x1806260>
    8e98:	ldrvs	r4, [r8], #-1147	; 0xfffffb85
    8e9c:	blmi	17b82c4 <__assert_fail@plt+0x17b63ec>
    8ea0:	cfldrdvs	mvd4, [r8], {123}	; 0x7b
    8ea4:			; <UNDEFINED> instruction: 0xf47f2800
    8ea8:	ldmibvs	fp, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}
    8eac:	blcs	1a6bc <__assert_fail@plt+0x187e4>
    8eb0:	ldmdbmi	sl, {r0, r2, r4, r5, ip, lr, pc}^
    8eb4:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    8eb8:	ldc2	7, cr15, [r4], {254}	; 0xfe
    8ebc:	ldrbtmi	r4, [fp], #-2904	; 0xfffff4a8
    8ec0:	cfstrslt	mvf6, [r8, #-352]	; 0xfffffea0
    8ec4:	ldrbtmi	r4, [fp], #-2903	; 0xfffff4a9
    8ec8:	stmdacs	r0, {r3, r4, r6, r7, r9, fp, sp, lr}
    8ecc:	svcge	0x004bf47f
    8ed0:			; <UNDEFINED> instruction: 0x4602699b
    8ed4:	ldmdbmi	r4, {r0, r1, r3, r5, r7, r8, ip, sp, pc}^
    8ed8:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    8edc:	stc2	7, cr15, [r2], {254}	; 0xfe
    8ee0:	ldrbtmi	r4, [fp], #-2898	; 0xfffff4ae
    8ee4:	sfmlt	f6, 4, [r8, #-864]	; 0xfffffca0
    8ee8:			; <UNDEFINED> instruction: 0x4602699b
    8eec:	suble	r2, r0, r0, lsl #22
    8ef0:	ldrmi	r4, [r8], -pc, asr #18
    8ef4:			; <UNDEFINED> instruction: 0xf7fe4479
    8ef8:	blmi	13c80d4 <__assert_fail@plt+0x13c61fc>
    8efc:	bicsvs	r4, r8, #2063597568	; 0x7b000000
    8f00:	stmdbmi	sp, {r3, r8, sl, fp, ip, sp, pc}^
    8f04:	ldrbtmi	r4, [r9], #-2125	; 0xfffff7b3
    8f08:			; <UNDEFINED> instruction: 0xf7fe4478
    8f0c:	strb	pc, [r7, fp, ror #24]!	; <UNPREDICTABLE>
    8f10:	stmdami	ip, {r0, r1, r3, r6, r8, fp, lr}^
    8f14:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8f18:	stc2l	7, cr15, [r4], #-1016	; 0xfffffc08
    8f1c:	stmdbmi	sl, {r0, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    8f20:	ldrbtmi	r4, [r9], #-2122	; 0xfffff7b6
    8f24:			; <UNDEFINED> instruction: 0xf7fe4478
    8f28:			; <UNDEFINED> instruction: 0xe7c7fc5d
    8f2c:	stmdami	r9, {r3, r6, r8, fp, lr}^
    8f30:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8f34:	mrrc2	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
    8f38:	stmdbmi	r7, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    8f3c:	ldrbtmi	r4, [r9], #-2119	; 0xfffff7b9
    8f40:			; <UNDEFINED> instruction: 0xf7fe4478
    8f44:	ldrb	pc, [fp, -pc, asr #24]	; <UNPREDICTABLE>
    8f48:	stmdami	r6, {r0, r2, r6, r8, fp, lr}^
    8f4c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8f50:	mcrr2	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    8f54:	stmdbmi	r4, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    8f58:	ldrbtmi	r4, [r9], #-2116	; 0xfffff7bc
    8f5c:			; <UNDEFINED> instruction: 0xf7fe4478
    8f60:	strb	pc, [r0, -r1, asr #24]!	; <UNPREDICTABLE>
    8f64:	stmdami	r3, {r1, r6, r8, fp, lr}^
    8f68:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8f6c:	ldc2	7, cr15, [sl], #-1016	; 0xfffffc08
    8f70:	stmdbmi	r1, {r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    8f74:	ldrbtmi	r4, [r9], #-2113	; 0xfffff7bf
    8f78:			; <UNDEFINED> instruction: 0xf7fe4478
    8f7c:			; <UNDEFINED> instruction: 0xe7bcfc33
    8f80:	stmdami	r0, {r0, r1, r2, r3, r4, r5, r8, fp, lr}^
    8f84:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8f88:	stc2	7, cr15, [ip], #-1016	; 0xfffffc08
    8f8c:	ldmdbmi	lr!, {r1, r4, r8, r9, sl, sp, lr, pc}
    8f90:	ldrbtmi	r4, [r9], #-2110	; 0xfffff7c2
    8f94:			; <UNDEFINED> instruction: 0xf7fe4478
    8f98:	ldrbt	pc, [r4], r5, lsr #24	; <UNPREDICTABLE>
    8f9c:	vpmin.s8	d20, d0, d28
    8fa0:	ldmdami	ip!, {r1, r2, r3, r4, r5, r6, r8, lr}
    8fa4:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    8fa8:			; <UNDEFINED> instruction: 0xf7fc3214
    8fac:	svclt	0x0000fd39
    8fb0:	andeq	r3, r1, r0, lsr r5
    8fb4:	andeq	r3, r1, r8, lsl #10
    8fb8:	strdeq	r3, [r1], -sl
    8fbc:	andeq	r2, r0, r8, ror r1
    8fc0:	ldrdeq	r3, [r1], -ip
    8fc4:	andeq	r3, r1, ip, asr #9
    8fc8:	andeq	r2, r0, sl, ror #2
    8fcc:	andeq	r3, r1, lr, lsr #9
    8fd0:	andeq	r3, r1, r6, lsr #9
    8fd4:	andeq	r2, r0, r4, asr r1
    8fd8:	andeq	r3, r1, r8, lsl #9
    8fdc:	andeq	r3, r1, r0, lsl #9
    8fe0:	andeq	r2, r0, r2, asr #2
    8fe4:	andeq	r3, r1, r2, ror #8
    8fe8:	andeq	r3, r1, sl, asr r4
    8fec:	andeq	r2, r0, r0, ror #2
    8ff0:	andeq	r3, r1, ip, lsr r4
    8ff4:	andeq	r3, r1, r4, lsr r4
    8ff8:	andeq	r2, r0, sl, ror #2
    8ffc:	andeq	r3, r1, r6, lsl r4
    9000:	andeq	r3, r1, lr, lsl #8
    9004:	andeq	r2, r0, sl, asr r1
    9008:	strdeq	r3, [r1], -r2
    900c:	andeq	r3, r1, sl, ror #7
    9010:	andeq	r2, r0, ip, asr #2
    9014:	andeq	r3, r1, ip, asr #7
    9018:	andeq	r3, r1, r4, asr #7
    901c:	andeq	r2, r0, r6, asr r1
    9020:	andeq	r3, r1, r6, lsr #7
    9024:	muleq	r1, lr, r3
    9028:	andeq	r2, r0, lr, lsl #1
    902c:	andeq	r3, r1, r2, lsl #7
    9030:	ldrdeq	r2, [r0], -ip
    9034:	andeq	r3, r1, r8, ror #6
    9038:	andeq	r2, r0, sl, rrx
    903c:	andeq	r1, r0, r8, lsr #30
    9040:	andeq	r2, r0, ip, lsl r0
    9044:			; <UNDEFINED> instruction: 0x00001ebe
    9048:	strdeq	r2, [r0], -sl
    904c:			; <UNDEFINED> instruction: 0x00001eb0
    9050:	andeq	r2, r0, r8, asr #1
    9054:	andeq	r1, r0, r2, lsr #29
    9058:	andeq	r2, r0, r6, lsl r0
    905c:	strdeq	r1, [r0], -r0
    9060:	andeq	r2, r0, r0, ror r0
    9064:	andeq	r1, r0, r6, lsl #29
    9068:	andeq	r2, r0, r2, asr #32
    906c:	ldrdeq	r1, [r0], -r4
    9070:	andeq	r2, r0, r0, rrx
    9074:	andeq	r1, r0, sl, ror #28
    9078:	andeq	r2, r0, lr, asr r0
    907c:	andeq	r1, r0, ip, asr lr
    9080:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    9084:	andeq	r1, r0, sl, lsr #29
    9088:	andeq	r1, r0, sl, ror pc
    908c:	andeq	r1, r0, r0, asr #28
    9090:	muleq	r0, r0, r0
    9094:	andeq	r1, r0, r6, lsl #30
    9098:			; <UNDEFINED> instruction: 0xf7ff2001
    909c:	svclt	0x0000bb57
    90a0:	svcmi	0x00f0e92d
    90a4:	stmdaeq	r7, {r0, r8, ip, sp, lr, pc}
    90a8:			; <UNDEFINED> instruction: 0xf1b8b083
    90ac:	tstls	r1, r8, lsl #30
    90b0:	sbchi	pc, sl, r0, lsl #1
    90b4:	ldmeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    90b8:	bicmi	pc, sp, #76, 12	; 0x4c00000
    90bc:	bicmi	pc, ip, #204, 12	; 0xcc00000
    90c0:	blx	fe8daace <__assert_fail@plt+0xfe8d8bf6>
    90c4:	ldmeq	fp, {r3, r8, r9, sp}
    90c8:	strmi	r0, [r3], #-152	; 0xffffff68
    90cc:	movweq	lr, #15272	; 0x3ba8
    90d0:	blcs	9a138 <__assert_fail@plt+0x98260>
    90d4:	movwcs	fp, #3980	; 0xf8c
    90d8:	bl	d1ce4 <__assert_fail@plt+0xcfe0c>
    90dc:			; <UNDEFINED> instruction: 0xf7f80040
    90e0:	strmi	lr, [r3], -r6, ror #23
    90e4:	stmdacs	r0, {ip, pc}
    90e8:	adchi	pc, sl, r0
    90ec:	svceq	0x0004f1b8
    90f0:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    90f4:			; <UNDEFINED> instruction: 0xf1094c89
    90f8:	movwcc	r0, #33029	; 0x8105
    90fc:			; <UNDEFINED> instruction: 0xf811447c
    9100:			; <UNDEFINED> instruction: 0xf1a86c04
    9104:			; <UNDEFINED> instruction: 0xf8110805
    9108:			; <UNDEFINED> instruction: 0xf1b80c02
    910c:			; <UNDEFINED> instruction: 0xf8110f04
    9110:	strmi	ip, [r9], r5, lsl #24
    9114:	stccs	8, cr15, [r3], {17}
    9118:	strne	lr, [r6, #-2639]	; 0xfffff5b1
    911c:	stcvc	8, cr15, [r1], {17}
    9120:	ldreq	pc, [r0, #-5]
    9124:			; <UNDEFINED> instruction: 0x0e8cea4f
    9128:	beq	ff043a6c <__assert_fail@plt+0xff041b94>
    912c:	ldrne	lr, [r2, #-2629]	; 0xfffff5bb
    9130:	subeq	lr, r2, #323584	; 0x4f000
    9134:	cdpeq	0, 1, cr15, cr12, cr14, {0}
    9138:	andseq	pc, lr, #2
    913c:	beq	64516c <__assert_fail@plt+0x643294>
    9140:	vfnmane.f32	s28, s12, s28
    9144:	sbcsne	lr, r0, #270336	; 0x42000
    9148:	bne	1603a78 <__assert_fail@plt+0x1601ba0>
    914c:	vldmiaeq	ip, {s29-s107}
    9150:	strbeq	pc, [r4], -r6, asr #7	; <UNPREDICTABLE>
    9154:	addeq	pc, r4, r0, asr #7
    9158:	ldreq	pc, [pc, -r7]
    915c:	andgt	pc, ip, r4, lsl r8	; <UNPREDICTABLE>
    9160:			; <UNDEFINED> instruction: 0xf814469b
    9164:			; <UNDEFINED> instruction: 0xf101e00e
    9168:	stfpls	f0, [r6, #20]!
    916c:	movweq	pc, #33027	; 0x8103	; <UNPREDICTABLE>
    9170:	stcpl	13, cr5, [r2], #404	; 0x194
    9174:			; <UNDEFINED> instruction: 0xf8145c20
    9178:	stclpl	0, cr10, [r7, #40]!	; 0x28
    917c:	ldcgt	8, cr15, [r0], {3}
    9180:	stc	8, cr15, [pc], {3}
    9184:	stcvs	8, cr15, [lr], {3}
    9188:	stcpl	8, cr15, [sp], {3}
    918c:	stccs	8, cr15, [ip], {3}
    9190:	stceq	8, cr15, [fp], {3}
    9194:	stcge	8, cr15, [sl], {3}
    9198:	stcvc	8, cr15, [r9], {3}
    919c:			; <UNDEFINED> instruction: 0xf108d8af
    91a0:			; <UNDEFINED> instruction: 0xf1b838ff
    91a4:	vmax.f32	d0, d0, d3
    91a8:	ldm	pc, {r1, r2, r4, r5, r7, pc}^	; <UNPREDICTABLE>
    91ac:	ldrbvs	pc, [r7, -r8]	; <UNPREDICTABLE>
    91b0:			; <UNDEFINED> instruction: 0xf8990287
    91b4:			; <UNDEFINED> instruction: 0xf10b6000
    91b8:			; <UNDEFINED> instruction: 0xf8990007
    91bc:			; <UNDEFINED> instruction: 0xf8995001
    91c0:	adcseq	r2, r4, r2
    91c4:			; <UNDEFINED> instruction: 0xf8994b56
    91c8:			; <UNDEFINED> instruction: 0x012f1003
    91cc:	ldreq	pc, [ip], #-4
    91d0:	b	111a3c4 <__assert_fail@plt+0x11184ec>
    91d4:			; <UNDEFINED> instruction: 0xf0071495
    91d8:	vorr.i32	d16, #-805306368	; 0xd0000000
    91dc:	b	11ca6f4 <__assert_fail@plt+0x11c881c>
    91e0:	subseq	r1, r2, r2, lsl r7
    91e4:			; <UNDEFINED> instruction: 0xf81308f6
    91e8:			; <UNDEFINED> instruction: 0xf002c005
    91ec:	sbceq	r0, sp, lr, lsl r2
    91f0:	sbcsne	lr, r1, #270336	; 0x42000
    91f4:	ldreq	pc, [r8, #-5]
    91f8:	orreq	pc, r4, r1, asr #7
    91fc:	and	pc, r2, r3, lsl r8	; <UNPREDICTABLE>
    9200:	ldcpl	13, cr5, [lr, #112]	; 0x70
    9204:	ldclpl	13, cr5, [sl, #-892]	; 0xfffffc84
    9208:			; <UNDEFINED> instruction: 0xf88b5c5b
    920c:			; <UNDEFINED> instruction: 0xf88b4001
    9210:			; <UNDEFINED> instruction: 0xf88b6000
    9214:			; <UNDEFINED> instruction: 0xf88bc002
    9218:			; <UNDEFINED> instruction: 0xf88b7003
    921c:			; <UNDEFINED> instruction: 0xf88be004
    9220:			; <UNDEFINED> instruction: 0xf88b2006
    9224:	blls	55240 <__assert_fail@plt+0x53368>
    9228:	bicmi	pc, sp, ip, asr #12
    922c:	bicmi	pc, ip, ip, asr #13
    9230:	movwcc	r2, #16896	; 0x4200
    9234:	blx	fe865246 <__assert_fail@plt+0xfe86336e>
    9238:	stmdbls	r0, {r0, r1, r8, r9, ip}
    923c:	strbpl	r0, [sl], #2203	; 0x89b
    9240:	andlt	r9, r3, r0, lsl #16
    9244:	svchi	0x00f0e8bd
    9248:	stc	7, cr15, [r6, #-992]	; 0xfffffc20
    924c:	andls	r2, r0, #0, 4
    9250:	andvs	r2, r3, r6, lsl r3
    9254:	andlt	r9, r3, r0, lsl #16
    9258:	svchi	0x00f0e8bd
    925c:	mulcs	r0, r9, r8
    9260:	blmi	c1abc8 <__assert_fail@plt+0xc18cf0>
    9264:	ldrbtmi	r0, [fp], #-145	; 0xffffff6f
    9268:			; <UNDEFINED> instruction: 0xf00108d2
    926c:	ldfpls	f0, [sl], {28}
    9270:			; <UNDEFINED> instruction: 0xf8005c5b
    9274:			; <UNDEFINED> instruction: 0xf88b2b02
    9278:	ldrb	r3, [r4, r1]
    927c:	mulmi	r0, r9, r8
    9280:	andeq	pc, r4, fp, lsl #2
    9284:	mulcs	r1, r9, r8
    9288:	adceq	r4, r1, r7, lsr #22
    928c:	tsteq	r5, r4, ror #17
    9290:	tsteq	ip, r1	; <UNPREDICTABLE>
    9294:	b	105a488 <__assert_fail@plt+0x10585b0>
    9298:			; <UNDEFINED> instruction: 0xf0051192
    929c:	vorr.i32	d16, #10485760	; 0x00a00000
    92a0:	lfmpl	f0, 2, [lr], {68}	; 0x44
    92a4:	ldclpl	13, cr5, [r9, #-112]	; 0xffffff90
    92a8:			; <UNDEFINED> instruction: 0xf88b5c9b
    92ac:			; <UNDEFINED> instruction: 0xf88b6001
    92b0:			; <UNDEFINED> instruction: 0xf88b4000
    92b4:			; <UNDEFINED> instruction: 0xf88b1003
    92b8:	ldr	r3, [r4, r2]!
    92bc:	mulne	r1, r9, r8
    92c0:	andeq	pc, r5, fp, lsl #2
    92c4:	mulvs	r0, r9, r8
    92c8:	mulcs	r2, r9, r8
    92cc:	blmi	5c9704 <__assert_fail@plt+0x5c782c>
    92d0:			; <UNDEFINED> instruction: 0xf00400b5
    92d4:	b	110a31c <__assert_fail@plt+0x1108444>
    92d8:			; <UNDEFINED> instruction: 0xf0051412
    92dc:	subseq	r0, r2, ip, lsl r5
    92e0:	b	115a4d4 <__assert_fail@plt+0x11585fc>
    92e4:	ldmeq	r6!, {r0, r4, r7, r8, sl, ip}^
    92e8:	smlalbteq	pc, r4, r1, r3	; <UNPREDICTABLE>
    92ec:	andseq	pc, lr, #2
    92f0:	ldcpl	13, cr5, [ip, #-380]	; 0xfffffe84
    92f4:	ldcpl	13, cr5, [sl], {157}	; 0x9d
    92f8:			; <UNDEFINED> instruction: 0xf88b5c5b
    92fc:			; <UNDEFINED> instruction: 0xf88b7001
    9300:			; <UNDEFINED> instruction: 0xf88b5000
    9304:			; <UNDEFINED> instruction: 0xf88b4003
    9308:			; <UNDEFINED> instruction: 0xf88b2004
    930c:	str	r3, [sl, r2]
    9310:	ldrdlt	pc, [r0], -sp
    9314:	ldrbmi	lr, [r8], -r3, asr #14
    9318:	svclt	0x0000e785
    931c:	andeq	r1, r0, r0, ror #30
    9320:	andeq	r1, r0, ip, lsl #29
    9324:	strdeq	r1, [r0], -r6
    9328:	andeq	r1, r0, r8, asr #27
    932c:	andeq	r1, r0, ip, ror sp
    9330:			; <UNDEFINED> instruction: 0x4604b510
    9334:	teqlt	r8, r0, lsl #17
    9338:			; <UNDEFINED> instruction: 0xf0006821
    933c:	stmiavs	r0!, {r0, r5, r8, fp, ip, sp, lr, pc}
    9340:	bl	1347328 <__assert_fail@plt+0x1345450>
    9344:	adcvs	r2, r3, r0, lsl #6
    9348:			; <UNDEFINED> instruction: 0xf7f868e0
    934c:	andcs	lr, r0, ip, lsr #26
    9350:	svclt	0x0000bd10
    9354:			; <UNDEFINED> instruction: 0x4604b510
    9358:	strmi	r2, [r8], -r0, lsl #6
    935c:	eorvs	r6, r3, r1, rrx
    9360:			; <UNDEFINED> instruction: 0xf7f860e3
    9364:	adcvs	lr, r0, r4, lsr #21
    9368:	ldfltd	f3, [r0, #-0]
    936c:	ldcl	7, cr15, [r4], #-992	; 0xfffffc20
    9370:	rscvs	r6, r3, r3, lsl #16
    9374:	svclt	0x0000bd10
    9378:			; <UNDEFINED> instruction: 0x4604b510
    937c:	strmi	r2, [r8], -r0, lsl #6
    9380:	eorvs	r6, r3, r1, rrx
    9384:			; <UNDEFINED> instruction: 0xf7f860e3
    9388:	adcvs	lr, r0, r8, asr #23
    938c:	ldfltd	f3, [r0, #-0]
    9390:	stcl	7, cr15, [r2], #-992	; 0xfffffc20
    9394:	rscvs	r6, r3, r3, lsl #16
    9398:	svclt	0x0000bd10
    939c:	stmdblt	r3!, {r0, r1, r6, r7, fp, sp, lr}
    93a0:	addmi	r6, sl, #131072	; 0x20000
    93a4:	andvs	sp, r3, r2, lsl #16
    93a8:			; <UNDEFINED> instruction: 0x47704770
    93ac:	bne	14a35c0 <__assert_fail@plt+0x14a16e8>
    93b0:	ldrmi	r6, [r9], #-2
    93b4:			; <UNDEFINED> instruction: 0xf7f84618
    93b8:	svclt	0x0000badd
    93bc:			; <UNDEFINED> instruction: 0xf382fab2
    93c0:			; <UNDEFINED> instruction: 0x4604b570
    93c4:	ldmdbeq	fp, {r6, r7, fp, sp, lr}^
    93c8:	svclt	0x00182800
    93cc:	tstlt	r3, r1, lsl #6
    93d0:			; <UNDEFINED> instruction: 0x4615bd70
    93d4:	andcc	lr, r0, #212, 18	; 0x350000
    93d8:	stmiavs	r0!, {r1, r2, r3, r9, sl, lr}
    93dc:	addsmi	r1, r1, #1458176	; 0x164000
    93e0:			; <UNDEFINED> instruction: 0xf505d308
    93e4:	ldrmi	r6, [r1], #-384	; 0xfffffe80
    93e8:			; <UNDEFINED> instruction: 0xf7f86061
    93ec:			; <UNDEFINED> instruction: 0xb150ec90
    93f0:	adcvs	r6, r0, r3, lsr #16
    93f4:	ldrmi	r4, [r8], #-1578	; 0xfffff9d6
    93f8:			; <UNDEFINED> instruction: 0xf7f84631
    93fc:	stmdavs	r2!, {r1, r5, r6, r7, r9, fp, sp, lr, pc}
    9400:	eorvs	r4, r2, sl, lsr #8
    9404:			; <UNDEFINED> instruction: 0xf7f8bd70
    9408:	stmdavs	r1!, {r3, r5, sl, fp, sp, lr, pc}
    940c:	stmiavs	r0!, {r0, r1, fp, sp, lr}
    9410:	svclt	0x00082b00
    9414:	rscvs	r2, r3, ip, lsl #6
    9418:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    941c:	ldmlt	r0!, {ip, sp, lr, pc}
    9420:	strlt	fp, [r8, #-289]	; 0xfffffedf
    9424:			; <UNDEFINED> instruction: 0xffcaf7ff
    9428:	stclt	0, cr2, [r8, #-0]
    942c:	ldrbmi	r2, [r0, -r0]!
    9430:	addlt	fp, r2, r0, lsl r5
    9434:	strmi	r4, [r8], -r4, lsl #12
    9438:			; <UNDEFINED> instruction: 0xf7f89101
    943c:	stmdbls	r1, {r1, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    9440:	strtmi	r4, [r0], -r2, lsl #12
    9444:	pop	{r1, ip, sp, pc}
    9448:			; <UNDEFINED> instruction: 0xf7ff4010
    944c:	svclt	0x0000bfb7
    9450:			; <UNDEFINED> instruction: 0xf8dfb40e
    9454:	ldrlt	ip, [r0, #-116]	; 0xffffff8c
    9458:	bge	27567c <__assert_fail@plt+0x2737a4>
    945c:	ldrbtmi	r4, [ip], #2843	; 0xb1b
    9460:			; <UNDEFINED> instruction: 0xf8524604
    9464:	stmdage	r4, {r2, r8, r9, fp, ip}
    9468:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    946c:	movwls	r6, #22555	; 0x581b
    9470:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9474:			; <UNDEFINED> instruction: 0xf7f89203
    9478:	stmdacs	r0, {r2, r5, sl, fp, sp, lr, pc}
    947c:	stmdbls	r4, {r0, r3, r4, r8, r9, fp, ip, lr, pc}
    9480:	tstls	r1, r8, lsl #12
    9484:	bl	fef4746c <__assert_fail@plt+0xfef45594>
    9488:	strmi	r9, [r2], -r1, lsl #18
    948c:			; <UNDEFINED> instruction: 0xf7ff4620
    9490:	stmdals	r4, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    9494:	b	fe8c747c <__assert_fail@plt+0xfe8c55a4>
    9498:	blmi	31bcd4 <__assert_fail@plt+0x319dfc>
    949c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    94a0:	blls	163510 <__assert_fail@plt+0x161638>
    94a4:	qaddle	r4, sl, ip
    94a8:	pop	{r0, r1, r2, ip, sp, pc}
    94ac:	andlt	r4, r3, r0, lsl r0
    94b0:			; <UNDEFINED> instruction: 0xf7f84770
    94b4:	stmdavs	r3, {r1, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    94b8:	svclt	0x00082b00
    94bc:	rscvs	r2, r3, ip, lsl #6
    94c0:			; <UNDEFINED> instruction: 0xf7f8e7ea
    94c4:	svclt	0x0000eaac
    94c8:	andeq	r2, r1, r6, asr r9
    94cc:	andeq	r0, r0, r8, lsl r2
    94d0:	andeq	r2, r1, r8, lsl r9
    94d4:	strmi	r6, [r3], -r2, asr #17
    94d8:	stmvs	r0, {r1, r6, r8, fp, ip, sp, pc}
    94dc:	ldmdavs	sl, {r0, r3, r8, ip, sp, pc}
    94e0:	tstcs	r0, sl
    94e4:	stmib	r3, {r2, r3, r9, sp}^
    94e8:	ldrbmi	r1, [r0, -r2, lsl #4]!
    94ec:	svclt	0x0000e720
    94f0:	blmi	69bd5c <__assert_fail@plt+0x699e84>
    94f4:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    94f8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    94fc:	ldmdavs	fp, {r0, r2, r3, r9, sl, lr}
    9500:			; <UNDEFINED> instruction: 0xf04f9301
    9504:	mvnlt	r0, r0, lsl #6
    9508:	ldmiblt	r3!, {r0, r1, r6, r7, fp, sp, lr}^
    950c:	andcs	r6, ip, #65536	; 0x10000
    9510:	eorvs	r6, r9, r4, lsl #17
    9514:	andcc	lr, r2, #192, 18	; 0x300000
    9518:	stmdavs	r9!, {r2, r3, r8, ip, sp, pc}
    951c:	bmi	437a68 <__assert_fail@plt+0x435b90>
    9520:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    9524:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9528:	subsmi	r9, sl, r1, lsl #22
    952c:			; <UNDEFINED> instruction: 0x4620d111
    9530:	ldclt	0, cr11, [r0, #-12]!
    9534:			; <UNDEFINED> instruction: 0xf7f84620
    9538:	stmdacs	r0, {r1, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    953c:			; <UNDEFINED> instruction: 0x4604bf18
    9540:	stmiavs	r3, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    9544:	blcs	1af00 <__assert_fail@plt+0x19028>
    9548:			; <UNDEFINED> instruction: 0xf7ffd0e0
    954c:			; <UNDEFINED> instruction: 0x4604fef1
    9550:			; <UNDEFINED> instruction: 0xf7f8e7e2
    9554:	svclt	0x0000ea64
    9558:	andeq	r2, r1, r0, asr #17
    955c:	andeq	r0, r0, r8, lsl r2
    9560:	muleq	r1, r2, r8
    9564:	strmi	fp, [r3], -r8, lsl #10
    9568:	stmdblt	r0!, {r6, r7, fp, sp, lr}
    956c:			; <UNDEFINED> instruction: 0xb1096898
    9570:	andvs	r6, fp, fp, lsl r8
    9574:			; <UNDEFINED> instruction: 0xf7f8bd08
    9578:	andcs	lr, r0, r6, lsl ip
    957c:	svclt	0x0000bd08
    9580:	rscscc	pc, pc, #79	; 0x4f
    9584:	bllt	ffd4756c <__assert_fail@plt+0xffd45694>
    9588:	blmi	7dbe08 <__assert_fail@plt+0x7d9f30>
    958c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    9590:	ldmpl	r3, {r0, r1, r2, r4, r5, r7, ip, sp, pc}^
    9594:	strmi	r4, [sp], -r4, lsl #12
    9598:	teqls	r5, #1769472	; 0x1b0000
    959c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    95a0:			; <UNDEFINED> instruction: 0xff48f7fd
    95a4:	andcs	fp, r1, r0, asr r9
    95a8:	blmi	5dbe10 <__assert_fail@plt+0x5d9f38>
    95ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    95b0:	blls	d63620 <__assert_fail@plt+0xd61748>
    95b4:	qsuble	r4, sl, r2
    95b8:	ldclt	0, cr11, [r0, #-220]!	; 0xffffff24
    95bc:	strbtmi	r4, [sl], -r1, lsr #12
    95c0:			; <UNDEFINED> instruction: 0xf7f82003
    95c4:	tstlt	r8, r2, asr #24
    95c8:	strb	r2, [sp, r0]!
    95cc:			; <UNDEFINED> instruction: 0x4629aa1a
    95d0:			; <UNDEFINED> instruction: 0xf7f82003
    95d4:	stmdacs	r0, {r1, r3, r4, r5, sl, fp, sp, lr, pc}
    95d8:	ldmib	sp, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    95dc:	ldmib	sp, {r8}^
    95e0:	addsmi	r2, r9, #1744830464	; 0x68000000
    95e4:	addsmi	fp, r0, #8, 30
    95e8:	ldmib	sp, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    95ec:	ldmib	sp, {r3, r4, r8}^
    95f0:	addsmi	r2, r9, #-939524096	; 0xc8000000
    95f4:	addsmi	fp, r0, #6, 30
    95f8:	andcs	r2, r0, r1
    95fc:			; <UNDEFINED> instruction: 0xf7f8e7d4
    9600:	svclt	0x0000ea0e
    9604:	andeq	r2, r1, r8, lsr #16
    9608:	andeq	r0, r0, r8, lsl r2
    960c:	andeq	r2, r1, r8, lsl #16
    9610:			; <UNDEFINED> instruction: 0xf0002900
    9614:	b	fe029b14 <__assert_fail@plt+0xfe027c3c>
    9618:	svclt	0x00480c01
    961c:	cdpne	2, 4, cr4, cr10, cr9, {2}
    9620:	tsthi	pc, r0	; <UNPREDICTABLE>
    9624:	svclt	0x00480003
    9628:	addmi	r4, fp, #805306372	; 0x30000004
    962c:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    9630:			; <UNDEFINED> instruction: 0xf0004211
    9634:	blx	fece9ac8 <__assert_fail@plt+0xfece7bf0>
    9638:	blx	fec8604c <__assert_fail@plt+0xfec84174>
    963c:	bl	fe845848 <__assert_fail@plt+0xfe843970>
    9640:			; <UNDEFINED> instruction: 0xf1c20202
    9644:	andge	r0, r4, pc, lsl r2
    9648:	andne	lr, r2, #0, 22
    964c:	andeq	pc, r0, pc, asr #32
    9650:	svclt	0x00004697
    9654:	andhi	pc, r0, pc, lsr #7
    9658:	svcvc	0x00c1ebb3
    965c:	bl	1039264 <__assert_fail@plt+0x103738c>
    9660:	svclt	0x00280000
    9664:	bicvc	lr, r1, #166912	; 0x28c00
    9668:	svcvc	0x0081ebb3
    966c:	bl	1039274 <__assert_fail@plt+0x103739c>
    9670:	svclt	0x00280000
    9674:	orrvc	lr, r1, #166912	; 0x28c00
    9678:	svcvc	0x0041ebb3
    967c:	bl	1039284 <__assert_fail@plt+0x10373ac>
    9680:	svclt	0x00280000
    9684:	movtvc	lr, #7075	; 0x1ba3
    9688:	svcvc	0x0001ebb3
    968c:	bl	1039294 <__assert_fail@plt+0x10373bc>
    9690:	svclt	0x00280000
    9694:	movwvc	lr, #7075	; 0x1ba3
    9698:	svcvs	0x00c1ebb3
    969c:	bl	10392a4 <__assert_fail@plt+0x10373cc>
    96a0:	svclt	0x00280000
    96a4:	bicvs	lr, r1, #166912	; 0x28c00
    96a8:	svcvs	0x0081ebb3
    96ac:	bl	10392b4 <__assert_fail@plt+0x10373dc>
    96b0:	svclt	0x00280000
    96b4:	orrvs	lr, r1, #166912	; 0x28c00
    96b8:	svcvs	0x0041ebb3
    96bc:	bl	10392c4 <__assert_fail@plt+0x10373ec>
    96c0:	svclt	0x00280000
    96c4:	movtvs	lr, #7075	; 0x1ba3
    96c8:	svcvs	0x0001ebb3
    96cc:	bl	10392d4 <__assert_fail@plt+0x10373fc>
    96d0:	svclt	0x00280000
    96d4:	movwvs	lr, #7075	; 0x1ba3
    96d8:	svcpl	0x00c1ebb3
    96dc:	bl	10392e4 <__assert_fail@plt+0x103740c>
    96e0:	svclt	0x00280000
    96e4:	bicpl	lr, r1, #166912	; 0x28c00
    96e8:	svcpl	0x0081ebb3
    96ec:	bl	10392f4 <__assert_fail@plt+0x103741c>
    96f0:	svclt	0x00280000
    96f4:	orrpl	lr, r1, #166912	; 0x28c00
    96f8:	svcpl	0x0041ebb3
    96fc:	bl	1039304 <__assert_fail@plt+0x103742c>
    9700:	svclt	0x00280000
    9704:	movtpl	lr, #7075	; 0x1ba3
    9708:	svcpl	0x0001ebb3
    970c:	bl	1039314 <__assert_fail@plt+0x103743c>
    9710:	svclt	0x00280000
    9714:	movwpl	lr, #7075	; 0x1ba3
    9718:	svcmi	0x00c1ebb3
    971c:	bl	1039324 <__assert_fail@plt+0x103744c>
    9720:	svclt	0x00280000
    9724:	bicmi	lr, r1, #166912	; 0x28c00
    9728:	svcmi	0x0081ebb3
    972c:	bl	1039334 <__assert_fail@plt+0x103745c>
    9730:	svclt	0x00280000
    9734:	orrmi	lr, r1, #166912	; 0x28c00
    9738:	svcmi	0x0041ebb3
    973c:	bl	1039344 <__assert_fail@plt+0x103746c>
    9740:	svclt	0x00280000
    9744:	movtmi	lr, #7075	; 0x1ba3
    9748:	svcmi	0x0001ebb3
    974c:	bl	1039354 <__assert_fail@plt+0x103747c>
    9750:	svclt	0x00280000
    9754:	movwmi	lr, #7075	; 0x1ba3
    9758:	svccc	0x00c1ebb3
    975c:	bl	1039364 <__assert_fail@plt+0x103748c>
    9760:	svclt	0x00280000
    9764:	biccc	lr, r1, #166912	; 0x28c00
    9768:	svccc	0x0081ebb3
    976c:	bl	1039374 <__assert_fail@plt+0x103749c>
    9770:	svclt	0x00280000
    9774:	orrcc	lr, r1, #166912	; 0x28c00
    9778:	svccc	0x0041ebb3
    977c:	bl	1039384 <__assert_fail@plt+0x10374ac>
    9780:	svclt	0x00280000
    9784:	movtcc	lr, #7075	; 0x1ba3
    9788:	svccc	0x0001ebb3
    978c:	bl	1039394 <__assert_fail@plt+0x10374bc>
    9790:	svclt	0x00280000
    9794:	movwcc	lr, #7075	; 0x1ba3
    9798:	svccs	0x00c1ebb3
    979c:	bl	10393a4 <__assert_fail@plt+0x10374cc>
    97a0:	svclt	0x00280000
    97a4:	biccs	lr, r1, #166912	; 0x28c00
    97a8:	svccs	0x0081ebb3
    97ac:	bl	10393b4 <__assert_fail@plt+0x10374dc>
    97b0:	svclt	0x00280000
    97b4:	orrcs	lr, r1, #166912	; 0x28c00
    97b8:	svccs	0x0041ebb3
    97bc:	bl	10393c4 <__assert_fail@plt+0x10374ec>
    97c0:	svclt	0x00280000
    97c4:	movtcs	lr, #7075	; 0x1ba3
    97c8:	svccs	0x0001ebb3
    97cc:	bl	10393d4 <__assert_fail@plt+0x10374fc>
    97d0:	svclt	0x00280000
    97d4:	movwcs	lr, #7075	; 0x1ba3
    97d8:	svcne	0x00c1ebb3
    97dc:	bl	10393e4 <__assert_fail@plt+0x103750c>
    97e0:	svclt	0x00280000
    97e4:	bicne	lr, r1, #166912	; 0x28c00
    97e8:	svcne	0x0081ebb3
    97ec:	bl	10393f4 <__assert_fail@plt+0x103751c>
    97f0:	svclt	0x00280000
    97f4:	orrne	lr, r1, #166912	; 0x28c00
    97f8:	svcne	0x0041ebb3
    97fc:	bl	1039404 <__assert_fail@plt+0x103752c>
    9800:	svclt	0x00280000
    9804:	movtne	lr, #7075	; 0x1ba3
    9808:	svcne	0x0001ebb3
    980c:	bl	1039414 <__assert_fail@plt+0x103753c>
    9810:	svclt	0x00280000
    9814:	movwne	lr, #7075	; 0x1ba3
    9818:	svceq	0x00c1ebb3
    981c:	bl	1039424 <__assert_fail@plt+0x103754c>
    9820:	svclt	0x00280000
    9824:	biceq	lr, r1, #166912	; 0x28c00
    9828:	svceq	0x0081ebb3
    982c:	bl	1039434 <__assert_fail@plt+0x103755c>
    9830:	svclt	0x00280000
    9834:	orreq	lr, r1, #166912	; 0x28c00
    9838:	svceq	0x0041ebb3
    983c:	bl	1039444 <__assert_fail@plt+0x103756c>
    9840:	svclt	0x00280000
    9844:	movteq	lr, #7075	; 0x1ba3
    9848:	svceq	0x0001ebb3
    984c:	bl	1039454 <__assert_fail@plt+0x103757c>
    9850:	svclt	0x00280000
    9854:	movweq	lr, #7075	; 0x1ba3
    9858:	svceq	0x0000f1bc
    985c:	submi	fp, r0, #72, 30	; 0x120
    9860:	b	fe71b628 <__assert_fail@plt+0xfe719750>
    9864:	svclt	0x00480f00
    9868:	ldrbmi	r4, [r0, -r0, asr #4]!
    986c:	andcs	fp, r0, r8, lsr pc
    9870:	b	13f9488 <__assert_fail@plt+0x13f75b0>
    9874:			; <UNDEFINED> instruction: 0xf04070ec
    9878:	ldrbmi	r0, [r0, -r1]!
    987c:			; <UNDEFINED> instruction: 0xf281fab1
    9880:	andseq	pc, pc, #-2147483600	; 0x80000030
    9884:	svceq	0x0000f1bc
    9888:			; <UNDEFINED> instruction: 0xf002fa23
    988c:	submi	fp, r0, #72, 30	; 0x120
    9890:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    9894:			; <UNDEFINED> instruction: 0xf06fbfc8
    9898:	svclt	0x00b84000
    989c:	andmi	pc, r0, pc, asr #32
    98a0:	ldmdalt	r6!, {ip, sp, lr, pc}^
    98a4:	rscsle	r2, r4, r0, lsl #18
    98a8:	andmi	lr, r3, sp, lsr #18
    98ac:	mrc2	7, 5, pc, cr3, cr15, {7}
    98b0:			; <UNDEFINED> instruction: 0x4006e8bd
    98b4:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    98b8:	smlatbeq	r3, r1, fp, lr
    98bc:	svclt	0x00004770
    98c0:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    98c4:	svclt	0x00be2900
    98c8:			; <UNDEFINED> instruction: 0xf04f2000
    98cc:	and	r4, r6, r0, lsl #2
    98d0:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    98d4:			; <UNDEFINED> instruction: 0xf06fbf1c
    98d8:			; <UNDEFINED> instruction: 0xf04f4100
    98dc:			; <UNDEFINED> instruction: 0xf00030ff
    98e0:			; <UNDEFINED> instruction: 0xf1adb857
    98e4:	stmdb	sp!, {r3, sl, fp}^
    98e8:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    98ec:	blcs	40518 <__assert_fail@plt+0x3e640>
    98f0:			; <UNDEFINED> instruction: 0xf000db1a
    98f4:			; <UNDEFINED> instruction: 0xf8ddf853
    98f8:	ldmib	sp, {r2, sp, lr, pc}^
    98fc:	andlt	r2, r4, r2, lsl #6
    9900:	submi	r4, r0, #112, 14	; 0x1c00000
    9904:	cmpeq	r1, r1, ror #22
    9908:	blle	6d4510 <__assert_fail@plt+0x6d2638>
    990c:			; <UNDEFINED> instruction: 0xf846f000
    9910:	ldrd	pc, [r4], -sp
    9914:	movwcs	lr, #10717	; 0x29dd
    9918:	submi	fp, r0, #4
    991c:	cmpeq	r1, r1, ror #22
    9920:	bl	18da270 <__assert_fail@plt+0x18d8398>
    9924:	ldrbmi	r0, [r0, -r3, asr #6]!
    9928:	bl	18da278 <__assert_fail@plt+0x18d83a0>
    992c:			; <UNDEFINED> instruction: 0xf0000343
    9930:			; <UNDEFINED> instruction: 0xf8ddf835
    9934:	ldmib	sp, {r2, sp, lr, pc}^
    9938:	andlt	r2, r4, r2, lsl #6
    993c:	bl	185a244 <__assert_fail@plt+0x185836c>
    9940:	ldrbmi	r0, [r0, -r1, asr #2]!
    9944:	bl	18da294 <__assert_fail@plt+0x18d83bc>
    9948:			; <UNDEFINED> instruction: 0xf0000343
    994c:			; <UNDEFINED> instruction: 0xf8ddf827
    9950:	ldmib	sp, {r2, sp, lr, pc}^
    9954:	andlt	r2, r4, r2, lsl #6
    9958:	bl	18da2a8 <__assert_fail@plt+0x18d83d0>
    995c:	ldrbmi	r0, [r0, -r3, asr #6]!
    9960:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    9964:	svclt	0x00082900
    9968:	svclt	0x001c2800
    996c:	mvnscc	pc, pc, asr #32
    9970:	rscscc	pc, pc, pc, asr #32
    9974:	stmdalt	ip, {ip, sp, lr, pc}
    9978:	stfeqd	f7, [r8], {173}	; 0xad
    997c:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    9980:			; <UNDEFINED> instruction: 0xf80cf000
    9984:	ldrd	pc, [r4], -sp
    9988:	movwcs	lr, #10717	; 0x29dd
    998c:	ldrbmi	fp, [r0, -r4]!
    9990:			; <UNDEFINED> instruction: 0xf04fb502
    9994:			; <UNDEFINED> instruction: 0xf7f70008
    9998:	stclt	15, cr14, [r2, #-496]	; 0xfffffe10
    999c:	svclt	0x00084299
    99a0:	push	{r4, r7, r9, lr}
    99a4:			; <UNDEFINED> instruction: 0x46044ff0
    99a8:	andcs	fp, r0, r8, lsr pc
    99ac:			; <UNDEFINED> instruction: 0xf8dd460d
    99b0:	svclt	0x0038c024
    99b4:	cmnle	fp, #1048576	; 0x100000
    99b8:			; <UNDEFINED> instruction: 0x46994690
    99bc:			; <UNDEFINED> instruction: 0xf283fab3
    99c0:	rsbsle	r2, r0, r0, lsl #22
    99c4:			; <UNDEFINED> instruction: 0xf385fab5
    99c8:	rsble	r2, r8, r0, lsl #26
    99cc:			; <UNDEFINED> instruction: 0xf1a21ad2
    99d0:	blx	24d258 <__assert_fail@plt+0x24b380>
    99d4:	blx	2485e4 <__assert_fail@plt+0x24670c>
    99d8:			; <UNDEFINED> instruction: 0xf1c2f30e
    99dc:	b	12cb664 <__assert_fail@plt+0x12c978c>
    99e0:	blx	a0c5f4 <__assert_fail@plt+0xa0a71c>
    99e4:	b	1306608 <__assert_fail@plt+0x1304730>
    99e8:	blx	20c5fc <__assert_fail@plt+0x20a724>
    99ec:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    99f0:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    99f4:	andcs	fp, r0, ip, lsr pc
    99f8:	movwle	r4, #42497	; 0xa601
    99fc:	bl	fed11a08 <__assert_fail@plt+0xfed0fb30>
    9a00:	blx	aa30 <__assert_fail@plt+0x8b58>
    9a04:	blx	845e44 <__assert_fail@plt+0x843f6c>
    9a08:	bl	198662c <__assert_fail@plt+0x1984754>
    9a0c:	tstmi	r9, #46137344	; 0x2c00000
    9a10:	bcs	19c58 <__assert_fail@plt+0x17d80>
    9a14:	b	13fdb0c <__assert_fail@plt+0x13fbc34>
    9a18:	b	13cbb88 <__assert_fail@plt+0x13c9cb0>
    9a1c:	b	120bf90 <__assert_fail@plt+0x120a0b8>
    9a20:	ldrmi	r7, [r6], -fp, asr #17
    9a24:	bl	fed41a58 <__assert_fail@plt+0xfed3fb80>
    9a28:	bl	194a650 <__assert_fail@plt+0x1948778>
    9a2c:	ldmne	fp, {r0, r3, r9, fp}^
    9a30:	beq	2c4760 <__assert_fail@plt+0x2c2888>
    9a34:			; <UNDEFINED> instruction: 0xf14a1c5c
    9a38:	cfsh32cc	mvfx0, mvfx1, #0
    9a3c:	strbmi	sp, [sp, #-7]
    9a40:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    9a44:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    9a48:	adfccsz	f4, f1, #5.0
    9a4c:	blx	17e230 <__assert_fail@plt+0x17c358>
    9a50:	blx	947674 <__assert_fail@plt+0x94579c>
    9a54:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    9a58:	vseleq.f32	s30, s28, s11
    9a5c:	blx	94fe64 <__assert_fail@plt+0x94df8c>
    9a60:	b	1107a70 <__assert_fail@plt+0x1105b98>
    9a64:			; <UNDEFINED> instruction: 0xf1a2040e
    9a68:			; <UNDEFINED> instruction: 0xf1c20720
    9a6c:	blx	20b2f4 <__assert_fail@plt+0x20941c>
    9a70:	blx	146680 <__assert_fail@plt+0x1447a8>
    9a74:	blx	147698 <__assert_fail@plt+0x1457c0>
    9a78:	b	1106288 <__assert_fail@plt+0x11043b0>
    9a7c:	blx	90a6a0 <__assert_fail@plt+0x9087c8>
    9a80:	bl	11872a0 <__assert_fail@plt+0x11853c8>
    9a84:	teqmi	r3, #1073741824	; 0x40000000
    9a88:	strbmi	r1, [r5], -r0, lsl #21
    9a8c:	tsteq	r3, r1, ror #22
    9a90:	svceq	0x0000f1bc
    9a94:	stmib	ip, {r0, ip, lr, pc}^
    9a98:	pop	{r8, sl, lr}
    9a9c:	blx	fed2da64 <__assert_fail@plt+0xfed2bb8c>
    9aa0:	msrcc	CPSR_, #132, 6	; 0x10000002
    9aa4:	blx	fee438f4 <__assert_fail@plt+0xfee41a1c>
    9aa8:	blx	fed864d0 <__assert_fail@plt+0xfed845f8>
    9aac:	eorcc	pc, r0, #335544322	; 0x14000002
    9ab0:	orrle	r2, fp, r0, lsl #26
    9ab4:	svclt	0x0000e7f3
    9ab8:	mvnsmi	lr, #737280	; 0xb4000
    9abc:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    9ac0:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    9ac4:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    9ac8:	mcr	7, 6, pc, cr10, cr7, {7}	; <UNPREDICTABLE>
    9acc:	blne	1d9acc8 <__assert_fail@plt+0x1d98df0>
    9ad0:	strhle	r1, [sl], -r6
    9ad4:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    9ad8:	svccc	0x0004f855
    9adc:	strbmi	r3, [sl], -r1, lsl #8
    9ae0:	ldrtmi	r4, [r8], -r1, asr #12
    9ae4:	adcmi	r4, r6, #152, 14	; 0x2600000
    9ae8:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    9aec:	svclt	0x000083f8
    9af0:	andeq	r2, r1, lr, ror #2
    9af4:	andeq	r2, r1, r4, ror #2
    9af8:	svclt	0x00004770
    9afc:	tstcs	r0, r2, lsl #22
    9b00:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    9b04:	ldmlt	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9b08:	andeq	r2, r1, r0, lsl #10

Disassembly of section .fini:

00009b0c <.fini>:
    9b0c:	push	{r3, lr}
    9b10:	pop	{r3, pc}
