// Seed: 2056684619
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_7, id_8;
  logic id_9, id_10 = "";
  logic id_11;
  wire  id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_3,
      id_6,
      id_4
  );
  output wire id_3;
  output wire id_2;
  output reg id_1;
  logic id_8;
  ;
  always @(posedge 1) begin : LABEL_0
    #1 id_8 = -1 != 1;
    id_1 <= -1 == -1;
  end
  wire id_9;
endmodule
