Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Nov 17 16:26:08 2024
| Host         : HSHL2NBIBL050 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Task2_Design_wrapper_timing_summary_routed.rpt -pb Task2_Design_wrapper_timing_summary_routed.pb -rpx Task2_Design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Task2_Design_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-18  Warning           Missing input or output delay                                     15          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (9)
7. checking multiple_clock (19)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (19)
-------------------------------
 There are 19 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.474        0.000                      0                   36        0.188        0.000                      0                   36        3.000        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                ------------       ----------      --------------
sys_clk_pin                          {0.000 5.000}      10.000          100.000         
  clk_out1_Task2_Design_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_Task2_Design_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
sys_clock                            {0.000 5.000}      10.000          100.000         
  clk_out1_Task2_Design_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_Task2_Design_clk_wiz_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_Task2_Design_clk_wiz_0_1        6.475        0.000                      0                   36        0.262        0.000                      0                   36        4.500        0.000                       0                    21  
  clkfbout_Task2_Design_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
sys_clock                                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_Task2_Design_clk_wiz_0          6.474        0.000                      0                   36        0.262        0.000                      0                   36        4.500        0.000                       0                    21  
  clkfbout_Task2_Design_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_Task2_Design_clk_wiz_0    clk_out1_Task2_Design_clk_wiz_0_1        6.474        0.000                      0                   36        0.188        0.000                      0                   36  
clk_out1_Task2_Design_clk_wiz_0_1  clk_out1_Task2_Design_clk_wiz_0          6.474        0.000                      0                   36        0.188        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                         
----------                         ----------                         --------                         
(none)                                                                                                   
(none)                             clk_out1_Task2_Design_clk_wiz_0                                       
(none)                             clk_out1_Task2_Design_clk_wiz_0_1                                     
(none)                             clkfbout_Task2_Design_clk_wiz_0                                       
(none)                             clkfbout_Task2_Design_clk_wiz_0_1                                     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Task2_Design_clk_wiz_0_1
  To Clock:  clk_out1_Task2_Design_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.475ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.704ns (23.485%)  route 2.294ns (76.515%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.683     2.167    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.589     8.568    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.070    
    SLICE_X3Y104         FDRE (Setup_fdre_C_R)       -0.429     8.641    Task2_Design_i/Switching_Control_0/U0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  6.475    

Slack (MET) :             6.475ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.704ns (23.485%)  route 2.294ns (76.515%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.683     2.167    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.589     8.568    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[14]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.070    
    SLICE_X3Y104         FDRE (Setup_fdre_C_R)       -0.429     8.641    Task2_Design_i/Switching_Control_0/U0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  6.475    

Slack (MET) :             6.475ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.704ns (23.485%)  route 2.294ns (76.515%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.683     2.167    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.589     8.568    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.070    
    SLICE_X3Y104         FDRE (Setup_fdre_C_R)       -0.429     8.641    Task2_Design_i/Switching_Control_0/U0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  6.475    

Slack (MET) :             6.475ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.704ns (23.485%)  route 2.294ns (76.515%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.683     2.167    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.589     8.568    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.070    
    SLICE_X3Y104         FDRE (Setup_fdre_C_R)       -0.429     8.641    Task2_Design_i/Switching_Control_0/U0/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  6.475    

Slack (MET) :             6.521ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.704ns (23.846%)  route 2.248ns (76.154%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.637     2.121    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.590     8.569    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/C
                         clock pessimism              0.576     9.145    
                         clock uncertainty           -0.074     9.071    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.429     8.642    Task2_Design_i/Switching_Control_0/U0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.642    
                         arrival time                          -2.121    
  -------------------------------------------------------------------
                         slack                                  6.521    

Slack (MET) :             6.521ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.704ns (23.846%)  route 2.248ns (76.154%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.637     2.121    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.590     8.569    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[6]/C
                         clock pessimism              0.576     9.145    
                         clock uncertainty           -0.074     9.071    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.429     8.642    Task2_Design_i/Switching_Control_0/U0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.642    
                         arrival time                          -2.121    
  -------------------------------------------------------------------
                         slack                                  6.521    

Slack (MET) :             6.521ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.704ns (23.846%)  route 2.248ns (76.154%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.637     2.121    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.590     8.569    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[7]/C
                         clock pessimism              0.576     9.145    
                         clock uncertainty           -0.074     9.071    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.429     8.642    Task2_Design_i/Switching_Control_0/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.642    
                         arrival time                          -2.121    
  -------------------------------------------------------------------
                         slack                                  6.521    

Slack (MET) :             6.521ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.704ns (23.846%)  route 2.248ns (76.154%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.637     2.121    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.590     8.569    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/C
                         clock pessimism              0.576     9.145    
                         clock uncertainty           -0.074     9.071    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.429     8.642    Task2_Design_i/Switching_Control_0/U0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.642    
                         arrival time                          -2.121    
  -------------------------------------------------------------------
                         slack                                  6.521    

Slack (MET) :             6.642ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.704ns (24.651%)  route 2.152ns (75.349%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.541     2.025    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.589     8.568    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[10]/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.095    
    SLICE_X3Y103         FDRE (Setup_fdre_C_R)       -0.429     8.666    Task2_Design_i/Switching_Control_0/U0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -2.025    
  -------------------------------------------------------------------
                         slack                                  6.642    

Slack (MET) :             6.642ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.704ns (24.651%)  route 2.152ns (75.349%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.541     2.025    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.589     8.568    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.095    
    SLICE_X3Y103         FDRE (Setup_fdre_C_R)       -0.429     8.666    Task2_Design_i/Switching_Control_0/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -2.025    
  -------------------------------------------------------------------
                         slack                                  6.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.598    -0.566    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.118    -0.307    Task2_Design_i/Switching_Control_0/U0/counter[12]
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.199 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.199    Task2_Design_i/Switching_Control_0/U0/p_1_in[12]
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.871    -0.802    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.105    -0.461    Task2_Design_i/Switching_Control_0/U0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/Q
                         net (fo=2, routed)           0.119    -0.305    Task2_Design_i/Switching_Control_0/U0/counter[8]
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.197 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.197    Task2_Design_i/Switching_Control_0/U0/p_1_in[8]
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.105    -0.460    Task2_Design_i/Switching_Control_0/U0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y101         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.304    Task2_Design_i/Switching_Control_0/U0/counter[4]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.196 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.196    Task2_Design_i/Switching_Control_0/U0/p_1_in[4]
    SLICE_X3Y101         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y101         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[4]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105    -0.460    Task2_Design_i/Switching_Control_0/U0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.598    -0.566    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/Q
                         net (fo=2, routed)           0.120    -0.305    Task2_Design_i/Switching_Control_0/U0/counter[16]
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.197 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.197    Task2_Design_i/Switching_Control_0/U0/p_1_in[16]
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.871    -0.802    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X3Y104         FDRE (Hold_fdre_C_D)         0.105    -0.461    Task2_Design_i/Switching_Control_0/U0/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/Q
                         net (fo=2, routed)           0.116    -0.308    Task2_Design_i/Switching_Control_0/U0/counter[5]
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.193 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.193    Task2_Design_i/Switching_Control_0/U0/p_1_in[5]
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.105    -0.460    Task2_Design_i/Switching_Control_0/U0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.598    -0.566    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.121    -0.304    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.193 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.193    Task2_Design_i/Switching_Control_0/U0/p_1_in[11]
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.871    -0.802    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.105    -0.461    Task2_Design_i/Switching_Control_0/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.598    -0.566    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/Q
                         net (fo=2, routed)           0.117    -0.308    Task2_Design_i/Switching_Control_0/U0/counter[13]
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.193 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.000    -0.193    Task2_Design_i/Switching_Control_0/U0/p_1_in[13]
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.871    -0.802    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X3Y104         FDRE (Hold_fdre_C_D)         0.105    -0.461    Task2_Design_i/Switching_Control_0/U0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.598    -0.566    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[9]/Q
                         net (fo=2, routed)           0.117    -0.308    Task2_Design_i/Switching_Control_0/U0/counter[9]
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.193 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.193    Task2_Design_i/Switching_Control_0/U0/p_1_in[9]
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.871    -0.802    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[9]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.105    -0.461    Task2_Design_i/Switching_Control_0/U0/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y101         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.303    Task2_Design_i/Switching_Control_0/U0/counter[3]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.192 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.192    Task2_Design_i/Switching_Control_0/U0/p_1_in[3]
    SLICE_X3Y101         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y101         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[3]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105    -0.460    Task2_Design_i/Switching_Control_0/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.598    -0.566    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.122    -0.304    Task2_Design_i/Switching_Control_0/U0/counter[15]
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.193 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.193    Task2_Design_i/Switching_Control_0/U0/p_1_in[15]
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.871    -0.802    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X3Y104         FDRE (Hold_fdre_C_D)         0.105    -0.461    Task2_Design_i/Switching_Control_0/U0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Task2_Design_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   Task2_Design_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y102     Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y101     Task2_Design_i/Switching_Control_0/U0/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y103     Task2_Design_i/Switching_Control_0/U0/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y103     Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y103     Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y104     Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y104     Task2_Design_i/Switching_Control_0/U0/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y104     Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y102     Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y102     Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y101     Task2_Design_i/Switching_Control_0/U0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y101     Task2_Design_i/Switching_Control_0/U0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y103     Task2_Design_i/Switching_Control_0/U0/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y103     Task2_Design_i/Switching_Control_0/U0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y103     Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y103     Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y103     Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y103     Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y102     Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y102     Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y101     Task2_Design_i/Switching_Control_0/U0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y101     Task2_Design_i/Switching_Control_0/U0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y103     Task2_Design_i/Switching_Control_0/U0/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y103     Task2_Design_i/Switching_Control_0/U0/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y103     Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y103     Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y103     Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y103     Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Task2_Design_clk_wiz_0_1
  To Clock:  clkfbout_Task2_Design_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Task2_Design_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Task2_Design_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Task2_Design_clk_wiz_0
  To Clock:  clk_out1_Task2_Design_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.704ns (23.485%)  route 2.294ns (76.515%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.683     2.167    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.589     8.568    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X3Y104         FDRE (Setup_fdre_C_R)       -0.429     8.640    Task2_Design_i/Switching_Control_0/U0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.704ns (23.485%)  route 2.294ns (76.515%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.683     2.167    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.589     8.568    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[14]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X3Y104         FDRE (Setup_fdre_C_R)       -0.429     8.640    Task2_Design_i/Switching_Control_0/U0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.704ns (23.485%)  route 2.294ns (76.515%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.683     2.167    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.589     8.568    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X3Y104         FDRE (Setup_fdre_C_R)       -0.429     8.640    Task2_Design_i/Switching_Control_0/U0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.704ns (23.485%)  route 2.294ns (76.515%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.683     2.167    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.589     8.568    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X3Y104         FDRE (Setup_fdre_C_R)       -0.429     8.640    Task2_Design_i/Switching_Control_0/U0/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.520ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.704ns (23.846%)  route 2.248ns (76.154%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.637     2.121    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.590     8.569    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/C
                         clock pessimism              0.576     9.145    
                         clock uncertainty           -0.074     9.070    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.429     8.641    Task2_Design_i/Switching_Control_0/U0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -2.121    
  -------------------------------------------------------------------
                         slack                                  6.520    

Slack (MET) :             6.520ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.704ns (23.846%)  route 2.248ns (76.154%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.637     2.121    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.590     8.569    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[6]/C
                         clock pessimism              0.576     9.145    
                         clock uncertainty           -0.074     9.070    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.429     8.641    Task2_Design_i/Switching_Control_0/U0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -2.121    
  -------------------------------------------------------------------
                         slack                                  6.520    

Slack (MET) :             6.520ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.704ns (23.846%)  route 2.248ns (76.154%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.637     2.121    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.590     8.569    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[7]/C
                         clock pessimism              0.576     9.145    
                         clock uncertainty           -0.074     9.070    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.429     8.641    Task2_Design_i/Switching_Control_0/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -2.121    
  -------------------------------------------------------------------
                         slack                                  6.520    

Slack (MET) :             6.520ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.704ns (23.846%)  route 2.248ns (76.154%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.637     2.121    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.590     8.569    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/C
                         clock pessimism              0.576     9.145    
                         clock uncertainty           -0.074     9.070    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.429     8.641    Task2_Design_i/Switching_Control_0/U0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -2.121    
  -------------------------------------------------------------------
                         slack                                  6.520    

Slack (MET) :             6.641ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.704ns (24.651%)  route 2.152ns (75.349%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.541     2.025    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.589     8.568    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[10]/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.094    
    SLICE_X3Y103         FDRE (Setup_fdre_C_R)       -0.429     8.665    Task2_Design_i/Switching_Control_0/U0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -2.025    
  -------------------------------------------------------------------
                         slack                                  6.641    

Slack (MET) :             6.641ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.704ns (24.651%)  route 2.152ns (75.349%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.541     2.025    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.589     8.568    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.094    
    SLICE_X3Y103         FDRE (Setup_fdre_C_R)       -0.429     8.665    Task2_Design_i/Switching_Control_0/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -2.025    
  -------------------------------------------------------------------
                         slack                                  6.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.598    -0.566    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.118    -0.307    Task2_Design_i/Switching_Control_0/U0/counter[12]
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.199 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.199    Task2_Design_i/Switching_Control_0/U0/p_1_in[12]
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.871    -0.802    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.105    -0.461    Task2_Design_i/Switching_Control_0/U0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/Q
                         net (fo=2, routed)           0.119    -0.305    Task2_Design_i/Switching_Control_0/U0/counter[8]
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.197 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.197    Task2_Design_i/Switching_Control_0/U0/p_1_in[8]
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.105    -0.460    Task2_Design_i/Switching_Control_0/U0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y101         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.304    Task2_Design_i/Switching_Control_0/U0/counter[4]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.196 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.196    Task2_Design_i/Switching_Control_0/U0/p_1_in[4]
    SLICE_X3Y101         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y101         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[4]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105    -0.460    Task2_Design_i/Switching_Control_0/U0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.598    -0.566    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/Q
                         net (fo=2, routed)           0.120    -0.305    Task2_Design_i/Switching_Control_0/U0/counter[16]
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.197 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.197    Task2_Design_i/Switching_Control_0/U0/p_1_in[16]
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.871    -0.802    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X3Y104         FDRE (Hold_fdre_C_D)         0.105    -0.461    Task2_Design_i/Switching_Control_0/U0/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/Q
                         net (fo=2, routed)           0.116    -0.308    Task2_Design_i/Switching_Control_0/U0/counter[5]
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.193 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.193    Task2_Design_i/Switching_Control_0/U0/p_1_in[5]
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.105    -0.460    Task2_Design_i/Switching_Control_0/U0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.598    -0.566    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.121    -0.304    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.193 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.193    Task2_Design_i/Switching_Control_0/U0/p_1_in[11]
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.871    -0.802    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.105    -0.461    Task2_Design_i/Switching_Control_0/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.598    -0.566    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/Q
                         net (fo=2, routed)           0.117    -0.308    Task2_Design_i/Switching_Control_0/U0/counter[13]
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.193 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.000    -0.193    Task2_Design_i/Switching_Control_0/U0/p_1_in[13]
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.871    -0.802    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X3Y104         FDRE (Hold_fdre_C_D)         0.105    -0.461    Task2_Design_i/Switching_Control_0/U0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.598    -0.566    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[9]/Q
                         net (fo=2, routed)           0.117    -0.308    Task2_Design_i/Switching_Control_0/U0/counter[9]
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.193 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.193    Task2_Design_i/Switching_Control_0/U0/p_1_in[9]
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.871    -0.802    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[9]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.105    -0.461    Task2_Design_i/Switching_Control_0/U0/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y101         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.303    Task2_Design_i/Switching_Control_0/U0/counter[3]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.192 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.192    Task2_Design_i/Switching_Control_0/U0/p_1_in[3]
    SLICE_X3Y101         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y101         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[3]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105    -0.460    Task2_Design_i/Switching_Control_0/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.598    -0.566    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.122    -0.304    Task2_Design_i/Switching_Control_0/U0/counter[15]
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.193 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.193    Task2_Design_i/Switching_Control_0/U0/p_1_in[15]
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.871    -0.802    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X3Y104         FDRE (Hold_fdre_C_D)         0.105    -0.461    Task2_Design_i/Switching_Control_0/U0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Task2_Design_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   Task2_Design_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y102     Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y101     Task2_Design_i/Switching_Control_0/U0/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y103     Task2_Design_i/Switching_Control_0/U0/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y103     Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y103     Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y104     Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y104     Task2_Design_i/Switching_Control_0/U0/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y104     Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y102     Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y102     Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y101     Task2_Design_i/Switching_Control_0/U0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y101     Task2_Design_i/Switching_Control_0/U0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y103     Task2_Design_i/Switching_Control_0/U0/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y103     Task2_Design_i/Switching_Control_0/U0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y103     Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y103     Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y103     Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y103     Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y102     Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y102     Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y101     Task2_Design_i/Switching_Control_0/U0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y101     Task2_Design_i/Switching_Control_0/U0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y103     Task2_Design_i/Switching_Control_0/U0/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y103     Task2_Design_i/Switching_Control_0/U0/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y103     Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y103     Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y103     Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y103     Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Task2_Design_clk_wiz_0
  To Clock:  clkfbout_Task2_Design_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Task2_Design_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Task2_Design_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Task2_Design_clk_wiz_0
  To Clock:  clk_out1_Task2_Design_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.704ns (23.485%)  route 2.294ns (76.515%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.683     2.167    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.589     8.568    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X3Y104         FDRE (Setup_fdre_C_R)       -0.429     8.640    Task2_Design_i/Switching_Control_0/U0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.704ns (23.485%)  route 2.294ns (76.515%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.683     2.167    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.589     8.568    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[14]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X3Y104         FDRE (Setup_fdre_C_R)       -0.429     8.640    Task2_Design_i/Switching_Control_0/U0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.704ns (23.485%)  route 2.294ns (76.515%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.683     2.167    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.589     8.568    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X3Y104         FDRE (Setup_fdre_C_R)       -0.429     8.640    Task2_Design_i/Switching_Control_0/U0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.704ns (23.485%)  route 2.294ns (76.515%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.683     2.167    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.589     8.568    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X3Y104         FDRE (Setup_fdre_C_R)       -0.429     8.640    Task2_Design_i/Switching_Control_0/U0/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.520ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.704ns (23.846%)  route 2.248ns (76.154%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.637     2.121    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.590     8.569    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/C
                         clock pessimism              0.576     9.145    
                         clock uncertainty           -0.074     9.070    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.429     8.641    Task2_Design_i/Switching_Control_0/U0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -2.121    
  -------------------------------------------------------------------
                         slack                                  6.520    

Slack (MET) :             6.520ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.704ns (23.846%)  route 2.248ns (76.154%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.637     2.121    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.590     8.569    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[6]/C
                         clock pessimism              0.576     9.145    
                         clock uncertainty           -0.074     9.070    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.429     8.641    Task2_Design_i/Switching_Control_0/U0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -2.121    
  -------------------------------------------------------------------
                         slack                                  6.520    

Slack (MET) :             6.520ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.704ns (23.846%)  route 2.248ns (76.154%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.637     2.121    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.590     8.569    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[7]/C
                         clock pessimism              0.576     9.145    
                         clock uncertainty           -0.074     9.070    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.429     8.641    Task2_Design_i/Switching_Control_0/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -2.121    
  -------------------------------------------------------------------
                         slack                                  6.520    

Slack (MET) :             6.520ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.704ns (23.846%)  route 2.248ns (76.154%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.637     2.121    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.590     8.569    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/C
                         clock pessimism              0.576     9.145    
                         clock uncertainty           -0.074     9.070    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.429     8.641    Task2_Design_i/Switching_Control_0/U0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -2.121    
  -------------------------------------------------------------------
                         slack                                  6.520    

Slack (MET) :             6.641ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.704ns (24.651%)  route 2.152ns (75.349%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.541     2.025    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.589     8.568    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[10]/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.094    
    SLICE_X3Y103         FDRE (Setup_fdre_C_R)       -0.429     8.665    Task2_Design_i/Switching_Control_0/U0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -2.025    
  -------------------------------------------------------------------
                         slack                                  6.641    

Slack (MET) :             6.641ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.704ns (24.651%)  route 2.152ns (75.349%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.541     2.025    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.589     8.568    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.094    
    SLICE_X3Y103         FDRE (Setup_fdre_C_R)       -0.429     8.665    Task2_Design_i/Switching_Control_0/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -2.025    
  -------------------------------------------------------------------
                         slack                                  6.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.598    -0.566    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.118    -0.307    Task2_Design_i/Switching_Control_0/U0/counter[12]
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.199 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.199    Task2_Design_i/Switching_Control_0/U0/p_1_in[12]
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.871    -0.802    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.105    -0.387    Task2_Design_i/Switching_Control_0/U0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/Q
                         net (fo=2, routed)           0.119    -0.305    Task2_Design_i/Switching_Control_0/U0/counter[8]
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.197 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.197    Task2_Design_i/Switching_Control_0/U0/p_1_in[8]
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.074    -0.491    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.105    -0.386    Task2_Design_i/Switching_Control_0/U0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y101         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.304    Task2_Design_i/Switching_Control_0/U0/counter[4]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.196 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.196    Task2_Design_i/Switching_Control_0/U0/p_1_in[4]
    SLICE_X3Y101         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y101         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[4]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.074    -0.491    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105    -0.386    Task2_Design_i/Switching_Control_0/U0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.598    -0.566    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/Q
                         net (fo=2, routed)           0.120    -0.305    Task2_Design_i/Switching_Control_0/U0/counter[16]
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.197 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.197    Task2_Design_i/Switching_Control_0/U0/p_1_in[16]
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.871    -0.802    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X3Y104         FDRE (Hold_fdre_C_D)         0.105    -0.387    Task2_Design_i/Switching_Control_0/U0/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/Q
                         net (fo=2, routed)           0.116    -0.308    Task2_Design_i/Switching_Control_0/U0/counter[5]
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.193 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.193    Task2_Design_i/Switching_Control_0/U0/p_1_in[5]
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.074    -0.491    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.105    -0.386    Task2_Design_i/Switching_Control_0/U0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.598    -0.566    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.121    -0.304    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.193 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.193    Task2_Design_i/Switching_Control_0/U0/p_1_in[11]
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.871    -0.802    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.105    -0.387    Task2_Design_i/Switching_Control_0/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.598    -0.566    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/Q
                         net (fo=2, routed)           0.117    -0.308    Task2_Design_i/Switching_Control_0/U0/counter[13]
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.193 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.000    -0.193    Task2_Design_i/Switching_Control_0/U0/p_1_in[13]
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.871    -0.802    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X3Y104         FDRE (Hold_fdre_C_D)         0.105    -0.387    Task2_Design_i/Switching_Control_0/U0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.598    -0.566    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[9]/Q
                         net (fo=2, routed)           0.117    -0.308    Task2_Design_i/Switching_Control_0/U0/counter[9]
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.193 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.193    Task2_Design_i/Switching_Control_0/U0/p_1_in[9]
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.871    -0.802    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[9]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.105    -0.387    Task2_Design_i/Switching_Control_0/U0/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y101         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.303    Task2_Design_i/Switching_Control_0/U0/counter[3]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.192 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.192    Task2_Design_i/Switching_Control_0/U0/p_1_in[3]
    SLICE_X3Y101         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y101         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[3]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.074    -0.491    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105    -0.386    Task2_Design_i/Switching_Control_0/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.598    -0.566    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.122    -0.304    Task2_Design_i/Switching_Control_0/U0/counter[15]
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.193 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.193    Task2_Design_i/Switching_Control_0/U0/p_1_in[15]
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.871    -0.802    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X3Y104         FDRE (Hold_fdre_C_D)         0.105    -0.387    Task2_Design_i/Switching_Control_0/U0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.194    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Task2_Design_clk_wiz_0_1
  To Clock:  clk_out1_Task2_Design_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.704ns (23.485%)  route 2.294ns (76.515%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.683     2.167    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.589     8.568    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X3Y104         FDRE (Setup_fdre_C_R)       -0.429     8.640    Task2_Design_i/Switching_Control_0/U0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.704ns (23.485%)  route 2.294ns (76.515%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.683     2.167    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.589     8.568    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[14]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X3Y104         FDRE (Setup_fdre_C_R)       -0.429     8.640    Task2_Design_i/Switching_Control_0/U0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.704ns (23.485%)  route 2.294ns (76.515%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.683     2.167    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.589     8.568    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X3Y104         FDRE (Setup_fdre_C_R)       -0.429     8.640    Task2_Design_i/Switching_Control_0/U0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.704ns (23.485%)  route 2.294ns (76.515%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.683     2.167    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.589     8.568    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X3Y104         FDRE (Setup_fdre_C_R)       -0.429     8.640    Task2_Design_i/Switching_Control_0/U0/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.520ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.704ns (23.846%)  route 2.248ns (76.154%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.637     2.121    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.590     8.569    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/C
                         clock pessimism              0.576     9.145    
                         clock uncertainty           -0.074     9.070    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.429     8.641    Task2_Design_i/Switching_Control_0/U0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -2.121    
  -------------------------------------------------------------------
                         slack                                  6.520    

Slack (MET) :             6.520ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.704ns (23.846%)  route 2.248ns (76.154%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.637     2.121    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.590     8.569    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[6]/C
                         clock pessimism              0.576     9.145    
                         clock uncertainty           -0.074     9.070    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.429     8.641    Task2_Design_i/Switching_Control_0/U0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -2.121    
  -------------------------------------------------------------------
                         slack                                  6.520    

Slack (MET) :             6.520ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.704ns (23.846%)  route 2.248ns (76.154%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.637     2.121    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.590     8.569    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[7]/C
                         clock pessimism              0.576     9.145    
                         clock uncertainty           -0.074     9.070    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.429     8.641    Task2_Design_i/Switching_Control_0/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -2.121    
  -------------------------------------------------------------------
                         slack                                  6.520    

Slack (MET) :             6.520ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.704ns (23.846%)  route 2.248ns (76.154%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.637     2.121    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.590     8.569    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/C
                         clock pessimism              0.576     9.145    
                         clock uncertainty           -0.074     9.070    
    SLICE_X3Y102         FDRE (Setup_fdre_C_R)       -0.429     8.641    Task2_Design_i/Switching_Control_0/U0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -2.121    
  -------------------------------------------------------------------
                         slack                                  6.520    

Slack (MET) :             6.641ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.704ns (24.651%)  route 2.152ns (75.349%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.541     2.025    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.589     8.568    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[10]/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.094    
    SLICE_X3Y103         FDRE (Setup_fdre_C_R)       -0.429     8.665    Task2_Design_i/Switching_Control_0/U0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -2.025    
  -------------------------------------------------------------------
                         slack                                  6.641    

Slack (MET) :             6.641ns  (required time - arrival time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@10.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.704ns (24.651%)  route 2.152ns (75.349%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.709    -0.831    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.862     0.487    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X2Y103         LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4/O
                         net (fo=3, routed)           0.749     1.360    Task2_Design_i/Switching_Control_0/U0/CtrlBit_i_4_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124     1.484 r  Task2_Design_i/Switching_Control_0/U0/counter[16]_i_1/O
                         net (fo=17, routed)          0.541     2.025    Task2_Design_i/Switching_Control_0/U0/CtrlBit_0
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.589     8.568    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.094    
    SLICE_X3Y103         FDRE (Setup_fdre_C_R)       -0.429     8.665    Task2_Design_i/Switching_Control_0/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -2.025    
  -------------------------------------------------------------------
                         slack                                  6.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.598    -0.566    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.118    -0.307    Task2_Design_i/Switching_Control_0/U0/counter[12]
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.199 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.199    Task2_Design_i/Switching_Control_0/U0/p_1_in[12]
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.871    -0.802    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[12]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.105    -0.387    Task2_Design_i/Switching_Control_0/U0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/Q
                         net (fo=2, routed)           0.119    -0.305    Task2_Design_i/Switching_Control_0/U0/counter[8]
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.197 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.197    Task2_Design_i/Switching_Control_0/U0/p_1_in[8]
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[8]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.074    -0.491    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.105    -0.386    Task2_Design_i/Switching_Control_0/U0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y101         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.304    Task2_Design_i/Switching_Control_0/U0/counter[4]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.196 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.196    Task2_Design_i/Switching_Control_0/U0/p_1_in[4]
    SLICE_X3Y101         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y101         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[4]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.074    -0.491    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105    -0.386    Task2_Design_i/Switching_Control_0/U0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.598    -0.566    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/Q
                         net (fo=2, routed)           0.120    -0.305    Task2_Design_i/Switching_Control_0/U0/counter[16]
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.197 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.197    Task2_Design_i/Switching_Control_0/U0/p_1_in[16]
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.871    -0.802    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[16]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X3Y104         FDRE (Hold_fdre_C_D)         0.105    -0.387    Task2_Design_i/Switching_Control_0/U0/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/Q
                         net (fo=2, routed)           0.116    -0.308    Task2_Design_i/Switching_Control_0/U0/counter[5]
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.193 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.193    Task2_Design_i/Switching_Control_0/U0/p_1_in[5]
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[5]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.074    -0.491    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.105    -0.386    Task2_Design_i/Switching_Control_0/U0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.598    -0.566    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.121    -0.304    Task2_Design_i/Switching_Control_0/U0/counter[11]
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.193 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.193    Task2_Design_i/Switching_Control_0/U0/p_1_in[11]
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.871    -0.802    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[11]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.105    -0.387    Task2_Design_i/Switching_Control_0/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.598    -0.566    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/Q
                         net (fo=2, routed)           0.117    -0.308    Task2_Design_i/Switching_Control_0/U0/counter[13]
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.193 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.000    -0.193    Task2_Design_i/Switching_Control_0/U0/p_1_in[13]
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.871    -0.802    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[13]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X3Y104         FDRE (Hold_fdre_C_D)         0.105    -0.387    Task2_Design_i/Switching_Control_0/U0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.598    -0.566    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[9]/Q
                         net (fo=2, routed)           0.117    -0.308    Task2_Design_i/Switching_Control_0/U0/counter[9]
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.193 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.193    Task2_Design_i/Switching_Control_0/U0/p_1_in[9]
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.871    -0.802    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y103         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[9]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.105    -0.387    Task2_Design_i/Switching_Control_0/U0/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y101         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.303    Task2_Design_i/Switching_Control_0/U0/counter[3]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.192 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.192    Task2_Design_i/Switching_Control_0/U0/p_1_in[3]
    SLICE_X3Y101         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y101         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[3]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.074    -0.491    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105    -0.386    Task2_Design_i/Switching_Control_0/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Task2_Design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Task2_Design_clk_wiz_0 rise@0.000ns - clk_out1_Task2_Design_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.598    -0.566    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.122    -0.304    Task2_Design_i/Switching_Control_0/U0/counter[15]
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.193 r  Task2_Design_i/Switching_Control_0/U0/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.193    Task2_Design_i/Switching_Control_0/U0/p_1_in[15]
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.871    -0.802    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X3Y104         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/counter_reg[15]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X3Y104         FDRE (Hold_fdre_C_D)         0.105    -0.387    Task2_Design_i/Switching_Control_0/U0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.194    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 InputB[0]
                            (input port)
  Destination:            SegOut[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.928ns  (logic 7.314ns (43.207%)  route 9.614ns (56.793%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT3=3 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  InputB[0] (IN)
                         net (fo=0)                   0.000     0.000    InputB[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  InputB_IBUF[0]_inst/O
                         net (fo=2, routed)           1.996     3.489    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_0/B
    SLICE_X0Y96          LUT2 (Prop_lut2_I1_O)        0.152     3.641 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_0/Cout_INST_0/O
                         net (fo=2, routed)           0.851     4.492    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_1/U0/Cin
    SLICE_X0Y96          LUT3 (Prop_lut3_I1_O)        0.354     4.846 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_1/U0/Cout_INST_0/O
                         net (fo=2, routed)           0.288     5.134    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_2/U0/Cin
    SLICE_X0Y96          LUT3 (Prop_lut3_I1_O)        0.332     5.466 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_2/U0/Cout_INST_0/O
                         net (fo=2, routed)           0.433     5.899    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_3/U0/Cin
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.149     6.048 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_3/U0/Sum_INST_0/O
                         net (fo=5, routed)           0.823     6.871    Task2_Design_i/BCD_5in_8out_0/BIN[3]
    SLICE_X0Y98          LUT4 (Prop_lut4_I3_O)        0.360     7.231 r  Task2_Design_i/BCD_5in_8out_0/BCD_OUT[2]_INST_0/O
                         net (fo=7, routed)           0.897     8.128    Task2_Design_i/SegControl_0/OnesBits[2]
    SLICE_X1Y98          LUT4 (Prop_lut4_I3_O)        0.354     8.482 r  Task2_Design_i/SegControl_0/SegOut[5]_INST_0_i_1/O
                         net (fo=1, routed)           1.124     9.606    Task2_Design_i/SegControl_0/SegOut[5]_INST_0_i_1_n_0
    SLICE_X0Y98          LUT2 (Prop_lut2_I1_O)        0.362     9.968 r  Task2_Design_i/SegControl_0/SegOut[5]_INST_0/O
                         net (fo=1, routed)           3.202    13.169    SegOut_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.758    16.928 r  SegOut_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.928    SegOut[5]
    R10                                                               r  SegOut[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InputB[0]
                            (input port)
  Destination:            SegOut[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.766ns  (logic 6.867ns (43.552%)  route 8.900ns (56.448%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT3=3 LUT4=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  InputB[0] (IN)
                         net (fo=0)                   0.000     0.000    InputB[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  InputB_IBUF[0]_inst/O
                         net (fo=2, routed)           1.996     3.489    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_0/B
    SLICE_X0Y96          LUT2 (Prop_lut2_I1_O)        0.152     3.641 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_0/Cout_INST_0/O
                         net (fo=2, routed)           0.851     4.492    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_1/U0/Cin
    SLICE_X0Y96          LUT3 (Prop_lut3_I1_O)        0.354     4.846 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_1/U0/Cout_INST_0/O
                         net (fo=2, routed)           0.288     5.134    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_2/U0/Cin
    SLICE_X0Y96          LUT3 (Prop_lut3_I1_O)        0.332     5.466 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_2/U0/Cout_INST_0/O
                         net (fo=2, routed)           0.433     5.899    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_3/U0/Cin
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.149     6.048 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_3/U0/Sum_INST_0/O
                         net (fo=5, routed)           0.823     6.871    Task2_Design_i/BCD_5in_8out_0/BIN[3]
    SLICE_X0Y98          LUT4 (Prop_lut4_I3_O)        0.360     7.231 r  Task2_Design_i/BCD_5in_8out_0/BCD_OUT[2]_INST_0/O
                         net (fo=7, routed)           0.676     7.907    Task2_Design_i/SegControl_0/OnesBits[2]
    SLICE_X1Y98          LUT4 (Prop_lut4_I3_O)        0.326     8.233 r  Task2_Design_i/SegControl_0/SegOut[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.502     8.734    Task2_Design_i/SegControl_0/SegOut[6]_INST_0_i_1_n_0
    SLICE_X0Y98          LUT4 (Prop_lut4_I3_O)        0.124     8.858 r  Task2_Design_i/SegControl_0/SegOut[6]_INST_0/O
                         net (fo=1, routed)           3.331    12.189    SegOut_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.766 r  SegOut_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.766    SegOut[6]
    T10                                                               r  SegOut[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InputB[0]
                            (input port)
  Destination:            SegOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.710ns  (logic 7.080ns (45.069%)  route 8.630ns (54.931%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT3=3 LUT4=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  InputB[0] (IN)
                         net (fo=0)                   0.000     0.000    InputB[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  InputB_IBUF[0]_inst/O
                         net (fo=2, routed)           1.996     3.489    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_0/B
    SLICE_X0Y96          LUT2 (Prop_lut2_I1_O)        0.152     3.641 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_0/Cout_INST_0/O
                         net (fo=2, routed)           0.851     4.492    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_1/U0/Cin
    SLICE_X0Y96          LUT3 (Prop_lut3_I1_O)        0.354     4.846 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_1/U0/Cout_INST_0/O
                         net (fo=2, routed)           0.288     5.134    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_2/U0/Cin
    SLICE_X0Y96          LUT3 (Prop_lut3_I1_O)        0.332     5.466 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_2/U0/Cout_INST_0/O
                         net (fo=2, routed)           0.433     5.899    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_3/U0/Cin
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.149     6.048 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_3/U0/Sum_INST_0/O
                         net (fo=5, routed)           0.823     6.871    Task2_Design_i/BCD_5in_8out_0/BIN[3]
    SLICE_X0Y98          LUT4 (Prop_lut4_I3_O)        0.360     7.231 r  Task2_Design_i/BCD_5in_8out_0/BCD_OUT[2]_INST_0/O
                         net (fo=7, routed)           0.895     8.126    Task2_Design_i/SegControl_0/OnesBits[2]
    SLICE_X1Y98          LUT4 (Prop_lut4_I1_O)        0.354     8.480 r  Task2_Design_i/SegControl_0/SegOut[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     8.913    Task2_Design_i/SegControl_0/SegOut[1]_INST_0_i_1_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I3_O)        0.326     9.239 r  Task2_Design_i/SegControl_0/SegOut[1]_INST_0/O
                         net (fo=1, routed)           2.910    12.149    SegOut_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.710 r  SegOut_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.710    SegOut[1]
    T11                                                               r  SegOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InputB[0]
                            (input port)
  Destination:            SegOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.442ns  (logic 7.056ns (45.695%)  route 8.386ns (54.305%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT3=4 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  InputB[0] (IN)
                         net (fo=0)                   0.000     0.000    InputB[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  InputB_IBUF[0]_inst/O
                         net (fo=2, routed)           1.996     3.489    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_0/B
    SLICE_X0Y96          LUT2 (Prop_lut2_I1_O)        0.152     3.641 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_0/Cout_INST_0/O
                         net (fo=2, routed)           0.851     4.492    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_1/U0/Cin
    SLICE_X0Y96          LUT3 (Prop_lut3_I1_O)        0.354     4.846 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_1/U0/Cout_INST_0/O
                         net (fo=2, routed)           0.288     5.134    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_2/U0/Cin
    SLICE_X0Y96          LUT3 (Prop_lut3_I1_O)        0.332     5.466 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_2/U0/Cout_INST_0/O
                         net (fo=2, routed)           0.433     5.899    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_3/U0/Cin
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.149     6.048 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_3/U0/Sum_INST_0/O
                         net (fo=5, routed)           0.823     6.871    Task2_Design_i/BCD_5in_8out_0/BIN[3]
    SLICE_X0Y98          LUT4 (Prop_lut4_I3_O)        0.360     7.231 r  Task2_Design_i/BCD_5in_8out_0/BCD_OUT[2]_INST_0/O
                         net (fo=7, routed)           0.506     7.737    Task2_Design_i/SegControl_0/OnesBits[2]
    SLICE_X0Y99          LUT5 (Prop_lut5_I2_O)        0.326     8.063 r  Task2_Design_i/SegControl_0/SegOut[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.804     8.866    Task2_Design_i/SegControl_0/SegOut[2]_INST_0_i_1_n_0
    SLICE_X0Y99          LUT3 (Prop_lut3_I2_O)        0.154     9.020 r  Task2_Design_i/SegControl_0/SegOut[2]_INST_0/O
                         net (fo=1, routed)           2.685    11.705    SegOut_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.737    15.442 r  SegOut_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.442    SegOut[2]
    P15                                                               r  SegOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InputB[0]
                            (input port)
  Destination:            SegOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.274ns  (logic 7.073ns (46.305%)  route 8.202ns (53.695%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT3=3 LUT4=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  InputB[0] (IN)
                         net (fo=0)                   0.000     0.000    InputB[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  InputB_IBUF[0]_inst/O
                         net (fo=2, routed)           1.996     3.489    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_0/B
    SLICE_X0Y96          LUT2 (Prop_lut2_I1_O)        0.152     3.641 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_0/Cout_INST_0/O
                         net (fo=2, routed)           0.851     4.492    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_1/U0/Cin
    SLICE_X0Y96          LUT3 (Prop_lut3_I1_O)        0.354     4.846 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_1/U0/Cout_INST_0/O
                         net (fo=2, routed)           0.288     5.134    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_2/U0/Cin
    SLICE_X0Y96          LUT3 (Prop_lut3_I1_O)        0.332     5.466 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_2/U0/Cout_INST_0/O
                         net (fo=2, routed)           0.433     5.899    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_3/U0/Cin
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.149     6.048 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_3/U0/Sum_INST_0/O
                         net (fo=5, routed)           0.823     6.871    Task2_Design_i/BCD_5in_8out_0/BIN[3]
    SLICE_X0Y98          LUT4 (Prop_lut4_I3_O)        0.360     7.231 r  Task2_Design_i/BCD_5in_8out_0/BCD_OUT[2]_INST_0/O
                         net (fo=7, routed)           0.895     8.126    Task2_Design_i/SegControl_0/OnesBits[2]
    SLICE_X1Y98          LUT4 (Prop_lut4_I3_O)        0.326     8.452 r  Task2_Design_i/SegControl_0/SegOut[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.665     9.117    Task2_Design_i/SegControl_0/SegOut[3]_INST_0_i_1_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I3_O)        0.154     9.271 r  Task2_Design_i/SegControl_0/SegOut[3]_INST_0/O
                         net (fo=1, routed)           2.250    11.521    SegOut_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.753    15.274 r  SegOut_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.274    SegOut[3]
    K13                                                               r  SegOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InputB[0]
                            (input port)
  Destination:            SegOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.664ns  (logic 7.023ns (47.892%)  route 7.641ns (52.108%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT3=4 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  InputB[0] (IN)
                         net (fo=0)                   0.000     0.000    InputB[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  InputB_IBUF[0]_inst/O
                         net (fo=2, routed)           1.996     3.489    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_0/B
    SLICE_X0Y96          LUT2 (Prop_lut2_I1_O)        0.152     3.641 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_0/Cout_INST_0/O
                         net (fo=2, routed)           0.851     4.492    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_1/U0/Cin
    SLICE_X0Y96          LUT3 (Prop_lut3_I1_O)        0.354     4.846 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_1/U0/Cout_INST_0/O
                         net (fo=2, routed)           0.288     5.134    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_2/U0/Cin
    SLICE_X0Y96          LUT3 (Prop_lut3_I1_O)        0.332     5.466 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_2/U0/Cout_INST_0/O
                         net (fo=2, routed)           0.433     5.899    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_3/U0/Cin
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.149     6.048 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_3/U0/Sum_INST_0/O
                         net (fo=5, routed)           0.823     6.871    Task2_Design_i/BCD_5in_8out_0/BIN[3]
    SLICE_X0Y98          LUT4 (Prop_lut4_I3_O)        0.360     7.231 r  Task2_Design_i/BCD_5in_8out_0/BCD_OUT[2]_INST_0/O
                         net (fo=7, routed)           0.506     7.737    Task2_Design_i/SegControl_0/OnesBits[2]
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.320     8.057 f  Task2_Design_i/SegControl_0/SegOut[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.851     8.908    Task2_Design_i/SegControl_0/SegOut[0]_INST_0_i_1_n_0
    SLICE_X0Y99          LUT3 (Prop_lut3_I0_O)        0.326     9.234 r  Task2_Design_i/SegControl_0/SegOut[0]_INST_0/O
                         net (fo=1, routed)           1.893    11.127    SegOut_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.664 r  SegOut_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.664    SegOut[0]
    L18                                                               r  SegOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InputB[0]
                            (input port)
  Destination:            SegOut[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.579ns  (logic 6.783ns (46.524%)  route 7.796ns (53.476%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT3=3 LUT4=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  InputB[0] (IN)
                         net (fo=0)                   0.000     0.000    InputB[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  InputB_IBUF[0]_inst/O
                         net (fo=2, routed)           1.996     3.489    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_0/B
    SLICE_X0Y96          LUT2 (Prop_lut2_I1_O)        0.152     3.641 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_0/Cout_INST_0/O
                         net (fo=2, routed)           0.851     4.492    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_1/U0/Cin
    SLICE_X0Y96          LUT3 (Prop_lut3_I1_O)        0.354     4.846 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_1/U0/Cout_INST_0/O
                         net (fo=2, routed)           0.288     5.134    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_2/U0/Cin
    SLICE_X0Y96          LUT3 (Prop_lut3_I1_O)        0.332     5.466 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_2/U0/Cout_INST_0/O
                         net (fo=2, routed)           0.433     5.899    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_3/U0/Cin
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.149     6.048 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_3/U0/Sum_INST_0/O
                         net (fo=5, routed)           0.823     6.871    Task2_Design_i/BCD_5in_8out_0/BIN[3]
    SLICE_X0Y98          LUT4 (Prop_lut4_I3_O)        0.360     7.231 r  Task2_Design_i/BCD_5in_8out_0/BCD_OUT[2]_INST_0/O
                         net (fo=7, routed)           0.897     8.128    Task2_Design_i/SegControl_0/OnesBits[2]
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.326     8.454 r  Task2_Design_i/SegControl_0/SegOut[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.810     9.264    Task2_Design_i/SegControl_0/SegOut[4]_INST_0_i_1_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I3_O)        0.124     9.388 r  Task2_Design_i/SegControl_0/SegOut[4]_INST_0/O
                         net (fo=1, routed)           1.698    11.086    SegOut_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.579 r  SegOut_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.579    SegOut[4]
    K16                                                               r  SegOut[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 InputA[0]
                            (input port)
  Destination:            SegOut[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.907ns  (logic 1.575ns (54.166%)  route 1.333ns (45.834%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  InputA[0] (IN)
                         net (fo=0)                   0.000     0.000    InputA[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  InputA_IBUF[0]_inst/O
                         net (fo=2, routed)           0.485     0.730    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_0/A
    SLICE_X0Y96          LUT2 (Prop_lut2_I1_O)        0.045     0.775 f  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_0/Sum_INST_0/O
                         net (fo=7, routed)           0.222     0.997    Task2_Design_i/SegControl_0/OnesBits[0]
    SLICE_X1Y98          LUT4 (Prop_lut4_I1_O)        0.045     1.042 r  Task2_Design_i/SegControl_0/SegOut[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.280     1.322    Task2_Design_i/SegControl_0/SegOut[4]_INST_0_i_1_n_0
    SLICE_X0Y99          LUT4 (Prop_lut4_I3_O)        0.045     1.367 r  Task2_Design_i/SegControl_0/SegOut[4]_INST_0/O
                         net (fo=1, routed)           0.346     1.713    SegOut_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.907 r  SegOut_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.907    SegOut[4]
    K16                                                               r  SegOut[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InputB[3]
                            (input port)
  Destination:            SegOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.134ns  (logic 1.649ns (52.602%)  route 1.486ns (47.398%))
  Logic Levels:           5  (IBUF=1 LUT3=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  InputB[3] (IN)
                         net (fo=0)                   0.000     0.000    InputB[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  InputB_IBUF[3]_inst/O
                         net (fo=2, routed)           0.599     0.875    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_3/U0/B
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.045     0.920 f  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_3/U0/Cout_INST_0/O
                         net (fo=5, routed)           0.237     1.157    Task2_Design_i/BCD_5in_8out_0/BIN[4]
    SLICE_X0Y98          LUT3 (Prop_lut3_I2_O)        0.045     1.202 f  Task2_Design_i/BCD_5in_8out_0/BCD_OUT[5]_INST_0/O
                         net (fo=5, routed)           0.222     1.423    Task2_Design_i/SegControl_0/TensBits[5]
    SLICE_X0Y99          LUT3 (Prop_lut3_I2_O)        0.045     1.468 r  Task2_Design_i/SegControl_0/SegOut[0]_INST_0/O
                         net (fo=1, routed)           0.428     1.896    SegOut_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.134 r  SegOut_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.134    SegOut[0]
    L18                                                               r  SegOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InputA[0]
                            (input port)
  Destination:            SegOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.206ns  (logic 1.695ns (52.875%)  route 1.511ns (47.125%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  InputA[0] (IN)
                         net (fo=0)                   0.000     0.000    InputA[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  InputA_IBUF[0]_inst/O
                         net (fo=2, routed)           0.485     0.730    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_0/A
    SLICE_X0Y96          LUT2 (Prop_lut2_I1_O)        0.045     0.775 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_0/Sum_INST_0/O
                         net (fo=7, routed)           0.221     0.996    Task2_Design_i/SegControl_0/OnesBits[0]
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.045     1.041 r  Task2_Design_i/SegControl_0/SegOut[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.221     1.263    Task2_Design_i/SegControl_0/SegOut[3]_INST_0_i_1_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I3_O)        0.044     1.307 r  Task2_Design_i/SegControl_0/SegOut[3]_INST_0/O
                         net (fo=1, routed)           0.584     1.890    SegOut_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.316     3.206 r  SegOut_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.206    SegOut[3]
    K13                                                               r  SegOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InputA[0]
                            (input port)
  Destination:            SegOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.430ns  (logic 1.707ns (49.763%)  route 1.723ns (50.237%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  InputA[0] (IN)
                         net (fo=0)                   0.000     0.000    InputA[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  InputA_IBUF[0]_inst/O
                         net (fo=2, routed)           0.485     0.730    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_0/A
    SLICE_X0Y96          LUT2 (Prop_lut2_I1_O)        0.045     0.775 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_0/Sum_INST_0/O
                         net (fo=7, routed)           0.221     0.996    Task2_Design_i/SegControl_0/OnesBits[0]
    SLICE_X1Y98          LUT4 (Prop_lut4_I3_O)        0.048     1.044 r  Task2_Design_i/SegControl_0/SegOut[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.139     1.184    Task2_Design_i/SegControl_0/SegOut[1]_INST_0_i_1_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I3_O)        0.107     1.291 r  Task2_Design_i/SegControl_0/SegOut[1]_INST_0/O
                         net (fo=1, routed)           0.878     2.168    SegOut_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.430 r  SegOut_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.430    SegOut[1]
    T11                                                               r  SegOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InputB[1]
                            (input port)
  Destination:            SegOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.491ns  (logic 1.767ns (50.633%)  route 1.723ns (49.367%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  InputB[1] (IN)
                         net (fo=0)                   0.000     0.000    InputB[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  InputB_IBUF[1]_inst/O
                         net (fo=2, routed)           0.497     0.762    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_1/U0/B
    SLICE_X0Y96          LUT3 (Prop_lut3_I0_O)        0.045     0.807 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_1/U0/Sum_INST_0/O
                         net (fo=4, routed)           0.217     1.023    Task2_Design_i/BCD_5in_8out_0/BIN[1]
    SLICE_X0Y98          LUT4 (Prop_lut4_I1_O)        0.049     1.072 r  Task2_Design_i/BCD_5in_8out_0/BCD_OUT[4]_INST_0/O
                         net (fo=5, routed)           0.241     1.314    Task2_Design_i/SegControl_0/TensBits[4]
    SLICE_X0Y99          LUT3 (Prop_lut3_I0_O)        0.109     1.423 r  Task2_Design_i/SegControl_0/SegOut[2]_INST_0/O
                         net (fo=1, routed)           0.769     2.191    SegOut_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.299     3.491 r  SegOut_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.491    SegOut[2]
    P15                                                               r  SegOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InputB[3]
                            (input port)
  Destination:            SegOut[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.701ns  (logic 1.688ns (45.613%)  route 2.013ns (54.387%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  InputB[3] (IN)
                         net (fo=0)                   0.000     0.000    InputB[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  InputB_IBUF[3]_inst/O
                         net (fo=2, routed)           0.599     0.875    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_3/U0/B
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.045     0.920 f  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_3/U0/Cout_INST_0/O
                         net (fo=5, routed)           0.237     1.157    Task2_Design_i/BCD_5in_8out_0/BIN[4]
    SLICE_X0Y98          LUT3 (Prop_lut3_I2_O)        0.045     1.202 f  Task2_Design_i/BCD_5in_8out_0/BCD_OUT[5]_INST_0/O
                         net (fo=5, routed)           0.121     1.323    Task2_Design_i/SegControl_0/TensBits[5]
    SLICE_X0Y98          LUT4 (Prop_lut4_I1_O)        0.045     1.368 r  Task2_Design_i/SegControl_0/SegOut[6]_INST_0/O
                         net (fo=1, routed)           1.055     2.423    SegOut_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.701 r  SegOut_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.701    SegOut[6]
    T10                                                               r  SegOut[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InputA[0]
                            (input port)
  Destination:            SegOut[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.969ns  (logic 1.772ns (44.638%)  route 2.197ns (55.362%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  InputA[0] (IN)
                         net (fo=0)                   0.000     0.000    InputA[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  InputA_IBUF[0]_inst/O
                         net (fo=2, routed)           0.485     0.730    Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_0/A
    SLICE_X0Y96          LUT2 (Prop_lut2_I1_O)        0.045     0.775 r  Task2_Design_i/FourBitAdder_0/U0/OneBitAdder_0/Sum_INST_0/O
                         net (fo=7, routed)           0.222     0.997    Task2_Design_i/SegControl_0/OnesBits[0]
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.049     1.046 r  Task2_Design_i/SegControl_0/SegOut[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.488     1.534    Task2_Design_i/SegControl_0/SegOut[5]_INST_0_i_1_n_0
    SLICE_X0Y98          LUT2 (Prop_lut2_I1_O)        0.111     1.645 r  Task2_Design_i/SegControl_0/SegOut[5]_INST_0/O
                         net (fo=1, routed)           1.003     2.648    SegOut_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.321     3.969 r  SegOut_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.969    SegOut[5]
    R10                                                               r  SegOut[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Task2_Design_clk_wiz_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.954ns  (logic 4.471ns (49.928%)  route 4.483ns (50.072%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.710    -0.830    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          0.995     0.621    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X0Y99          LUT5 (Prop_lut5_I1_O)        0.124     0.745 r  Task2_Design_i/SegControl_0/SegOut[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.804     1.549    Task2_Design_i/SegControl_0/SegOut[2]_INST_0_i_1_n_0
    SLICE_X0Y99          LUT3 (Prop_lut3_I2_O)        0.154     1.703 r  Task2_Design_i/SegControl_0/SegOut[2]_INST_0/O
                         net (fo=1, routed)           2.685     4.387    SegOut_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.737     8.124 r  SegOut_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.124    SegOut[2]
    P15                                                               r  SegOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegOut[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.496ns  (logic 4.367ns (51.408%)  route 4.128ns (48.592%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.710    -0.830    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          0.927     0.552    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X0Y98          LUT2 (Prop_lut2_I0_O)        0.153     0.705 r  Task2_Design_i/SegControl_0/SegOut[5]_INST_0/O
                         net (fo=1, routed)           3.202     3.907    SegOut_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.758     7.666 r  SegOut_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.666    SegOut[5]
    R10                                                               r  SegOut[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegOut[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.415ns  (logic 4.157ns (49.402%)  route 4.258ns (50.598%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.710    -0.830    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          0.927     0.552    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X0Y98          LUT4 (Prop_lut4_I2_O)        0.124     0.676 r  Task2_Design_i/SegControl_0/SegOut[6]_INST_0/O
                         net (fo=1, routed)           3.331     4.008    SegOut_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.585 r  SegOut_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.585    SegOut[6]
    T10                                                               r  SegOut[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.196ns  (logic 4.141ns (50.523%)  route 4.055ns (49.477%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.710    -0.830    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          1.145     0.771    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.124     0.895 r  Task2_Design_i/SegControl_0/SegOut[1]_INST_0/O
                         net (fo=1, routed)           2.910     3.805    SegOut_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     7.365 r  SegOut_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.365    SegOut[1]
    T11                                                               r  SegOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.758ns  (logic 4.363ns (56.240%)  route 3.395ns (43.760%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.710    -0.830    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          1.145     0.771    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.154     0.925 r  Task2_Design_i/SegControl_0/SegOut[3]_INST_0/O
                         net (fo=1, routed)           2.250     3.175    SegOut_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.753     6.928 r  SegOut_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.928    SegOut[3]
    K13                                                               r  SegOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegAN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.912ns  (logic 4.352ns (62.958%)  route 2.560ns (37.042%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.710    -0.830    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          0.837     0.463    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.152     0.615 r  Task2_Design_i/SegControl_0/SegAN[1]_INST_0/O
                         net (fo=1, routed)           1.723     2.338    SegAN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.744     6.082 r  SegAN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.082    SegAN[1]
    J18                                                               r  SegAN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.847ns  (logic 4.117ns (60.132%)  route 2.730ns (39.868%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.710    -0.830    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          0.837     0.463    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X0Y99          LUT3 (Prop_lut3_I1_O)        0.124     0.587 r  Task2_Design_i/SegControl_0/SegOut[0]_INST_0/O
                         net (fo=1, routed)           1.893     2.480    SegOut_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     6.017 r  SegOut_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.017    SegOut[0]
    L18                                                               r  SegOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegOut[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.509ns  (logic 4.073ns (62.571%)  route 2.436ns (37.429%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.710    -0.830    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          0.738     0.364    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.124     0.488 r  Task2_Design_i/SegControl_0/SegOut[4]_INST_0/O
                         net (fo=1, routed)           1.698     2.186    SegOut_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     5.679 r  SegOut_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.679    SegOut[4]
    K16                                                               r  SegOut[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegAN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.687ns  (logic 3.992ns (70.190%)  route 1.695ns (29.810%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.710    -0.830    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          1.695     1.321    SegAN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     4.857 r  SegAN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.857    SegAN[0]
    J17                                                               r  SegAN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegAN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.744ns  (logic 1.377ns (78.995%)  route 0.366ns (21.005%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          0.366    -0.058    SegAN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     1.178 r  SegAN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.178    SegAN[0]
    J17                                                               r  SegAN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegOut[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 1.380ns (68.956%)  route 0.621ns (31.044%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          0.275    -0.149    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.045    -0.104 r  Task2_Design_i/SegControl_0/SegOut[4]_INST_0/O
                         net (fo=1, routed)           0.346     0.242    SegOut_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     1.437 r  SegOut_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.437    SegOut[4]
    K16                                                               r  SegOut[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegAN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.487ns (68.301%)  route 0.690ns (31.699%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          0.326    -0.098    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.043    -0.055 r  Task2_Design_i/SegControl_0/SegAN[1]_INST_0/O
                         net (fo=1, routed)           0.364     0.309    SegAN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.303     1.613 r  SegAN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.613    SegAN[1]
    J18                                                               r  SegAN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.424ns (65.389%)  route 0.754ns (34.611%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          0.326    -0.098    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X0Y99          LUT3 (Prop_lut3_I1_O)        0.045    -0.053 r  Task2_Design_i/SegControl_0/SegOut[0]_INST_0/O
                         net (fo=1, routed)           0.428     0.375    SegOut_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     1.613 r  SegOut_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.613    SegOut[0]
    L18                                                               r  SegOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.535ns  (logic 1.491ns (58.821%)  route 1.044ns (41.179%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          0.275    -0.149    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X0Y99          LUT3 (Prop_lut3_I1_O)        0.051    -0.098 r  Task2_Design_i/SegControl_0/SegOut[2]_INST_0/O
                         net (fo=1, routed)           0.769     0.671    SegOut_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.299     1.970 r  SegOut_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.970    SegOut[2]
    P15                                                               r  SegOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.536ns  (logic 1.500ns (59.147%)  route 1.036ns (40.853%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          0.452     0.028    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.043     0.071 r  Task2_Design_i/SegControl_0/SegOut[3]_INST_0/O
                         net (fo=1, routed)           0.584     0.655    SegOut_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.316     1.971 r  SegOut_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.971    SegOut[3]
    K13                                                               r  SegOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.777ns  (logic 1.447ns (52.113%)  route 1.330ns (47.887%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          0.452     0.028    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.045     0.073 r  Task2_Design_i/SegControl_0/SegOut[1]_INST_0/O
                         net (fo=1, routed)           0.878     0.951    SegOut_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     2.212 r  SegOut_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.212    SegOut[1]
    T11                                                               r  SegOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegOut[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.885ns  (logic 1.507ns (52.234%)  route 1.378ns (47.766%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          0.376    -0.049    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X0Y98          LUT2 (Prop_lut2_I0_O)        0.045    -0.004 r  Task2_Design_i/SegControl_0/SegOut[5]_INST_0/O
                         net (fo=1, routed)           1.003     0.999    SegOut_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.321     2.320 r  SegOut_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.320    SegOut[5]
    R10                                                               r  SegOut[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegOut[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.894ns  (logic 1.463ns (50.567%)  route 1.431ns (49.433%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          0.376    -0.049    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X0Y98          LUT4 (Prop_lut4_I2_O)        0.045    -0.004 r  Task2_Design_i/SegControl_0/SegOut[6]_INST_0/O
                         net (fo=1, routed)           1.055     1.051    SegOut_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.277     2.329 r  SegOut_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.329    SegOut[6]
    T10                                                               r  SegOut[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Task2_Design_clk_wiz_0_1
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.954ns  (logic 4.471ns (49.928%)  route 4.483ns (50.072%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.710    -0.830    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          0.995     0.621    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X0Y99          LUT5 (Prop_lut5_I1_O)        0.124     0.745 r  Task2_Design_i/SegControl_0/SegOut[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.804     1.549    Task2_Design_i/SegControl_0/SegOut[2]_INST_0_i_1_n_0
    SLICE_X0Y99          LUT3 (Prop_lut3_I2_O)        0.154     1.703 r  Task2_Design_i/SegControl_0/SegOut[2]_INST_0/O
                         net (fo=1, routed)           2.685     4.387    SegOut_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.737     8.124 r  SegOut_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.124    SegOut[2]
    P15                                                               r  SegOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegOut[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.496ns  (logic 4.367ns (51.408%)  route 4.128ns (48.592%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.710    -0.830    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          0.927     0.552    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X0Y98          LUT2 (Prop_lut2_I0_O)        0.153     0.705 r  Task2_Design_i/SegControl_0/SegOut[5]_INST_0/O
                         net (fo=1, routed)           3.202     3.907    SegOut_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.758     7.666 r  SegOut_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.666    SegOut[5]
    R10                                                               r  SegOut[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegOut[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.415ns  (logic 4.157ns (49.402%)  route 4.258ns (50.598%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.710    -0.830    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          0.927     0.552    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X0Y98          LUT4 (Prop_lut4_I2_O)        0.124     0.676 r  Task2_Design_i/SegControl_0/SegOut[6]_INST_0/O
                         net (fo=1, routed)           3.331     4.008    SegOut_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.585 r  SegOut_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.585    SegOut[6]
    T10                                                               r  SegOut[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.196ns  (logic 4.141ns (50.523%)  route 4.055ns (49.477%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.710    -0.830    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          1.145     0.771    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.124     0.895 r  Task2_Design_i/SegControl_0/SegOut[1]_INST_0/O
                         net (fo=1, routed)           2.910     3.805    SegOut_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     7.365 r  SegOut_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.365    SegOut[1]
    T11                                                               r  SegOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.758ns  (logic 4.363ns (56.240%)  route 3.395ns (43.760%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.710    -0.830    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          1.145     0.771    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.154     0.925 r  Task2_Design_i/SegControl_0/SegOut[3]_INST_0/O
                         net (fo=1, routed)           2.250     3.175    SegOut_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.753     6.928 r  SegOut_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.928    SegOut[3]
    K13                                                               r  SegOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegAN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.912ns  (logic 4.352ns (62.958%)  route 2.560ns (37.042%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.710    -0.830    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          0.837     0.463    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.152     0.615 r  Task2_Design_i/SegControl_0/SegAN[1]_INST_0/O
                         net (fo=1, routed)           1.723     2.338    SegAN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.744     6.082 r  SegAN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.082    SegAN[1]
    J18                                                               r  SegAN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.847ns  (logic 4.117ns (60.132%)  route 2.730ns (39.868%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.710    -0.830    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          0.837     0.463    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X0Y99          LUT3 (Prop_lut3_I1_O)        0.124     0.587 r  Task2_Design_i/SegControl_0/SegOut[0]_INST_0/O
                         net (fo=1, routed)           1.893     2.480    SegOut_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     6.017 r  SegOut_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.017    SegOut[0]
    L18                                                               r  SegOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegOut[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.509ns  (logic 4.073ns (62.571%)  route 2.436ns (37.429%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.710    -0.830    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          0.738     0.364    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.124     0.488 r  Task2_Design_i/SegControl_0/SegOut[4]_INST_0/O
                         net (fo=1, routed)           1.698     2.186    SegOut_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     5.679 r  SegOut_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.679    SegOut[4]
    K16                                                               r  SegOut[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegAN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.687ns  (logic 3.992ns (70.190%)  route 1.695ns (29.810%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          1.710    -0.830    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          1.695     1.321    SegAN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     4.857 r  SegAN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.857    SegAN[0]
    J17                                                               r  SegAN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegAN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.744ns  (logic 1.377ns (78.995%)  route 0.366ns (21.005%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          0.366    -0.058    SegAN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     1.178 r  SegAN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.178    SegAN[0]
    J17                                                               r  SegAN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegOut[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 1.380ns (68.956%)  route 0.621ns (31.044%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          0.275    -0.149    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.045    -0.104 r  Task2_Design_i/SegControl_0/SegOut[4]_INST_0/O
                         net (fo=1, routed)           0.346     0.242    SegOut_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     1.437 r  SegOut_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.437    SegOut[4]
    K16                                                               r  SegOut[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegAN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.487ns (68.301%)  route 0.690ns (31.699%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          0.326    -0.098    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.043    -0.055 r  Task2_Design_i/SegControl_0/SegAN[1]_INST_0/O
                         net (fo=1, routed)           0.364     0.309    SegAN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.303     1.613 r  SegAN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.613    SegAN[1]
    J18                                                               r  SegAN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.424ns (65.389%)  route 0.754ns (34.611%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          0.326    -0.098    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X0Y99          LUT3 (Prop_lut3_I1_O)        0.045    -0.053 r  Task2_Design_i/SegControl_0/SegOut[0]_INST_0/O
                         net (fo=1, routed)           0.428     0.375    SegOut_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     1.613 r  SegOut_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.613    SegOut[0]
    L18                                                               r  SegOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.535ns  (logic 1.491ns (58.821%)  route 1.044ns (41.179%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          0.275    -0.149    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X0Y99          LUT3 (Prop_lut3_I1_O)        0.051    -0.098 r  Task2_Design_i/SegControl_0/SegOut[2]_INST_0/O
                         net (fo=1, routed)           0.769     0.671    SegOut_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.299     1.970 r  SegOut_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.970    SegOut[2]
    P15                                                               r  SegOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.536ns  (logic 1.500ns (59.147%)  route 1.036ns (40.853%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          0.452     0.028    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.043     0.071 r  Task2_Design_i/SegControl_0/SegOut[3]_INST_0/O
                         net (fo=1, routed)           0.584     0.655    SegOut_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.316     1.971 r  SegOut_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.971    SegOut[3]
    K13                                                               r  SegOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.777ns  (logic 1.447ns (52.113%)  route 1.330ns (47.887%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          0.452     0.028    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.045     0.073 r  Task2_Design_i/SegControl_0/SegOut[1]_INST_0/O
                         net (fo=1, routed)           0.878     0.951    SegOut_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     2.212 r  SegOut_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.212    SegOut[1]
    T11                                                               r  SegOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegOut[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.885ns  (logic 1.507ns (52.234%)  route 1.378ns (47.766%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          0.376    -0.049    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X0Y98          LUT2 (Prop_lut2_I0_O)        0.045    -0.004 r  Task2_Design_i/SegControl_0/SegOut[5]_INST_0/O
                         net (fo=1, routed)           1.003     0.999    SegOut_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.321     2.320 r  SegOut_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.320    SegOut[5]
    R10                                                               r  SegOut[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Task2_Design_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SegOut[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.894ns  (logic 1.463ns (50.567%)  route 1.431ns (49.433%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Task2_Design_i/clk_wiz/inst/clk_out1_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Task2_Design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=19, routed)          0.599    -0.565    Task2_Design_i/Switching_Control_0/U0/clkIn
    SLICE_X1Y102         FDRE                                         r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Task2_Design_i/Switching_Control_0/U0/CtrlBit_reg/Q
                         net (fo=11, routed)          0.376    -0.049    Task2_Design_i/SegControl_0/ControlBit
    SLICE_X0Y98          LUT4 (Prop_lut4_I2_O)        0.045    -0.004 r  Task2_Design_i/SegControl_0/SegOut[6]_INST_0/O
                         net (fo=1, routed)           1.055     1.051    SegOut_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.277     2.329 r  SegOut_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.329    SegOut[6]
    T10                                                               r  SegOut[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_Task2_Design_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Task2_Design_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Task2_Design_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    Task2_Design_i/clk_wiz/inst/clkfbout_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  Task2_Design_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    Task2_Design_i/clk_wiz/inst/clkfbout_buf_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Task2_Design_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Task2_Design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    Task2_Design_i/clk_wiz/inst/clkfbout_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Task2_Design_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    Task2_Design_i/clk_wiz/inst/clkfbout_buf_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_Task2_Design_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Task2_Design_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Task2_Design_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    Task2_Design_i/clk_wiz/inst/clkfbout_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  Task2_Design_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    Task2_Design_i/clk_wiz/inst/clkfbout_buf_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Task2_Design_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Task2_Design_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Task2_Design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Task2_Design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    Task2_Design_i/clk_wiz/inst/clk_in1_Task2_Design_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    Task2_Design_i/clk_wiz/inst/clkfbout_Task2_Design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  Task2_Design_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    Task2_Design_i/clk_wiz/inst/clkfbout_buf_Task2_Design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  Task2_Design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





