m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/college/CMP Third Year/First Term/Computer Architecture/Labs/Lab 1/Requirement/requirement 1
vcarrySaveAdder
Z0 !s110 1667172411
!i10b 1
!s100 7BY3B_SbQLZTH<0ZWfgll3
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IfjCJL0amDB65_?g>bnBnf2
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dE:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project
Z4 w1667171242
8E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/carry_save_adder.v
FE:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/carry_save_adder.v
!i122 298
L0 3 27
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1667172411.000000
!s107 FullAdder.v|full_adder.v|ripple_adder.v|E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/carry_save_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/carry_save_adder.v|
!i113 1
Z7 o-work work
Z8 tCvgOpt 0
ncarry@save@adder
vcarrySelectAdder
R0
!i10b 1
!s100 NKaM;Q63KhMDN:c5n2:=e0
R1
I@i=T<;MXUfk6KIOY?fI:d2
R2
R3
R4
8E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/carry_select_adder.v
FE:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/carry_select_adder.v
!i122 299
L0 2 17
R5
r1
!s85 0
31
R6
!s107 full_adder.v|ripple_adder_with_carry.v|mux4x1.v|mux2x1.v|carry_select_adder_4bit.v|E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/carry_select_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/carry_select_adder.v|
!i113 1
R7
R8
ncarry@select@adder
vcarrySelectAdder4bit
R0
!i10b 1
!s100 ;<DUW8WOD<N7fFbFQkc4R2
R1
Iaz^k7YH4J4RFGdR@2aURK0
R2
R3
R4
8E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/carry_select_adder_4bit.v
FE:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/carry_select_adder_4bit.v
!i122 300
L0 4 16
R5
r1
!s85 0
31
R6
!s107 full_adder.v|ripple_adder_with_carry.v|mux4x1.v|mux2x1.v|E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/carry_select_adder_4bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/carry_select_adder_4bit.v|
!i113 1
R7
R8
ncarry@select@adder4bit
vcbya32bit
Z9 !s110 1667172412
!i10b 1
!s100 [GPGF2@ME`AaYWGz66Ima0
R1
IlYzD^U3efP821d911BFXN1
R2
R3
R4
8E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CByA32Adder.v
FE:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CByA32Adder.v
!i122 302
L0 2 10
R5
r1
!s85 0
31
R6
!s107 E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CByA32Adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CByA32Adder.v|
!i113 1
R7
R8
vcbya8bit
R0
!i10b 1
!s100 84Ugi:[@N<O0E=V:@VYBT1
R1
IW75gelMP<SM;6^=Ka561F3
R2
R3
R4
8E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CByA8Block.v
FE:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CByA8Block.v
!i122 301
L0 2 15
R5
r1
!s85 0
31
R6
!s107 E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CByA8Block.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CByA8Block.v|
!i113 1
R7
R8
vCIA32CLA
R9
!i10b 1
!s100 0ZMXUJf2CE`XC2RZ[Y^d00
R1
I4VYY2fQ1^`Q;N38gPV=RE1
R2
R3
w1667163004
8E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CIA_CLA32.v
FE:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CIA_CLA32.v
!i122 303
L0 3 24
R5
r1
!s85 0
31
Z10 !s108 1667172412.000000
!s107 halfAdder.v|CLA4block.v|E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CIA_CLA32.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CIA_CLA32.v|
!i113 1
R7
R8
n@c@i@a32@c@l@a
vcla32bit
R9
!i10b 1
!s100 3`5@@I`B[U:g_eTB9=d_51
R1
IRMKl7i^CPGJGdBIL5Uo^82
R2
R3
R4
8E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CLA32Adder.v
FE:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CLA32Adder.v
!i122 307
L0 1 10
R5
r1
!s85 0
31
R10
!s107 E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CLA32Adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CLA32Adder.v|
!i113 1
R7
R8
vcla4bit
R9
!i10b 1
!s100 ojS^Vm[UmMgJk4CiGY^2n1
R1
Ilf[=`>e`O8MQ]:`KV[D[]3
R2
R3
R4
8E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CLA4Block.v
FE:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CLA4Block.v
!i122 306
L0 1 16
R5
r1
!s85 0
31
R10
!s107 E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CLA4Block.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CLA4Block.v|
!i113 1
R7
R8
vCLAAndCByAAdder_tb
R9
!i10b 1
!s100 hYz_a0`KGI7R4JH16_o3D3
R1
Icf_7:O8MR9W18E_FndSUk3
R2
R3
R4
8E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CLA&CByAAdder_tb.v
FE:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CLA&CByAAdder_tb.v
!i122 305
L0 1 76
R5
r1
!s85 0
31
R10
!s107 E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CLA&CByAAdder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CLA&CByAAdder_tb.v|
!i113 1
R7
R8
n@c@l@a@and@c@by@a@adder_tb
vCLAAndCByAAdderAndRippleAdderAdnPlusVersion_tb
R9
!i10b 1
!s100 8AXI<P7]5ezKX3oO4IX;;0
R1
IPJXDEH6SEXZheCldCSfY32
R2
R3
w1667172334
8E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CLA&CByAAdder&RippleAdder_tb.v
FE:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CLA&CByAAdder&RippleAdder_tb.v
!i122 304
L0 2 87
R5
r1
!s85 0
31
R10
!s107 E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CLA&CByAAdder&RippleAdder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CLA&CByAAdder&RippleAdder_tb.v|
!i113 1
R7
R8
n@c@l@a@and@c@by@a@adder@and@ripple@adder@adn@plus@version_tb
vCSkipA32
Z11 !s110 1667172413
!i10b 1
!s100 5d:haF@cS2Ia`9YPlzUa=1
R1
IHn4436ZRTPgfcGb^ThoY>0
R2
R3
w1667171013
8E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CSA_CLA32.v
FE:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CSA_CLA32.v
!i122 308
L0 1 13
R5
r1
!s85 0
31
R10
!s107 E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CSA_CLA32.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/CSA_CLA32.v|
!i113 1
R7
R8
n@c@skip@a32
vfull_adder
Z12 !s110 1667172415
!i10b 1
!s100 Nf`>a7ik=njTlYH=VYkc:1
R1
I@SMXX7dJVEAlSji5Cd1od1
R2
R3
R4
8full_adder.v
Ffull_adder.v
!i122 317
L0 1 12
R5
r1
!s85 0
31
Z13 !s108 1667172415.000000
Z14 !s107 full_adder.v|E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/ripple_adder_with_carry.v|
Z15 !s90 -reportprogress|300|-work|work|-stats=none|E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/ripple_adder_with_carry.v|
!i113 1
R7
R8
vFullAdder
R11
!i10b 1
!s100 YRQ;Hd=?4Zd[^o;2OZ[L23
R1
IBgGDIbfLGhYhimHQ3k]7g2
R2
R3
R4
8E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/FullAdder.v
FE:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/FullAdder.v
!i122 310
L0 2 6
R5
r1
!s85 0
31
Z16 !s108 1667172413.000000
!s107 E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/FullAdder.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/FullAdder.v|
!i113 1
R7
R8
n@full@adder
vhalfAdder
R11
!i10b 1
!s100 []IW=LUU24U9bdVXQgOXM1
R1
IRNoeoTC6i_WTBTG5Ia7UW0
R2
R3
w1667052295
8E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/halfAdder.v
FE:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/halfAdder.v
!i122 311
L0 1 6
R5
r1
!s85 0
31
R16
!s107 E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/halfAdder.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/halfAdder.v|
!i113 1
R7
R8
nhalf@adder
vincrementCircuit
R11
!i10b 1
!s100 `2XWNIU]dd2COS7ohL;zk2
R1
I2hO3;BAXB^D7b7DZVA<1J2
R2
R3
w1667161350
8E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/incrementCircuit.v
FE:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/incrementCircuit.v
!i122 312
Z17 L0 1 15
R5
r1
!s85 0
31
R16
!s107 E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/incrementCircuit.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/incrementCircuit.v|
!i113 1
R7
R8
nincrement@circuit
vmux2x1
Z18 !s110 1667172414
!i10b 1
!s100 EKaR8H8_CGd;NEQg1dkN>0
R1
IFohmdMD<DK2Ib]FoR5ann1
R2
R3
R4
8E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/mux2x1.v
FE:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/mux2x1.v
!i122 313
Z19 L0 2 5
R5
r1
!s85 0
31
R16
!s107 E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/mux2x1.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/mux2x1.v|
!i113 1
R7
R8
vmux4x1
R18
!i10b 1
!s100 cjL[JB?a>o:H:?mjZVzRC0
R1
IfO4o9YD5QQC2:NdkKH2Ud1
R2
R3
R4
8E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/mux4x1.v
FE:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/mux4x1.v
!i122 314
R19
R5
r1
!s85 0
31
Z20 !s108 1667172414.000000
!s107 E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/mux4x1.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/mux4x1.v|
!i113 1
R7
R8
vPlusVersion
R18
!i10b 1
!s100 2>iMZ?]PlbCUcNN2mPbee0
R1
I4W8h^@P3^^5Ce=:gK@_>E3
R2
R3
R4
8E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/PlusVersion.v
FE:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/PlusVersion.v
!i122 315
L0 2 13
R5
r1
!s85 0
31
R20
!s107 E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/PlusVersion.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/PlusVersion.v|
!i113 1
R7
R8
n@plus@version
vripple_adder
R18
!i10b 1
!s100 >APi756k>Ra<Uga_PAS<X1
R1
I4J2O?iAlk;5j;FmTR=Zd90
R2
R3
R4
8E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/ripple_adder.v
FE:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/ripple_adder.v
!i122 316
L0 3 31
R5
r1
!s85 0
31
R20
!s107 full_adder.v|E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/ripple_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/ripple_adder.v|
!i113 1
R7
R8
vripple_adder_with_carry
R12
!i10b 1
!s100 oI_AkOFKQUa[fB4>_UdQJ3
R1
IlIaizPRblG<fX9kI7Bj[61
R2
R3
R4
8E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/ripple_adder_with_carry.v
FE:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/ripple_adder_with_carry.v
!i122 317
L0 3 33
R5
r1
!s85 0
31
R13
R14
R15
!i113 1
R7
R8
vSkipLogic
R12
!i10b 1
!s100 ;^VFYPYL@LQ1Z;0mhaAL]1
R1
IZGF9:X];=Z^R5S=lJQC`22
R2
R3
w1667170561
8E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/skipLogic.v
FE:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/skipLogic.v
!i122 318
R17
R5
r1
!s85 0
31
R13
!s107 E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/skipLogic.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/CMP third year/VLSI/projects/fullProject1/Adders-Verilog/project/skipLogic.v|
!i113 1
R7
R8
n@skip@logic
