<stg><name>xFfast7x7<0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3</name>


<trans_list>

<trans id="153" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="32">
<![CDATA[
entry:0 %init_buf = alloca i32 1

]]></Node>
<StgValue><ssdm name="init_buf"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2 %img_width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_width

]]></Node>
<StgValue><ssdm name="img_width_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3 %img_height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_height

]]></Node>
<StgValue><ssdm name="img_height_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="13" op_0_bw="64">
<![CDATA[
entry:4 %row_ind_V_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="row_ind_V_loc"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="13" op_0_bw="64">
<![CDATA[
entry:5 %row_ind_V_10_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="row_ind_V_10_loc"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="13" op_0_bw="64">
<![CDATA[
entry:6 %row_ind_V_11_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="row_ind_V_11_loc"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="13" op_0_bw="64">
<![CDATA[
entry:7 %row_ind_V_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="row_ind_V_12_loc"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="13" op_0_bw="64">
<![CDATA[
entry:8 %row_ind_V_13_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="row_ind_V_13_loc"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="64">
<![CDATA[
entry:9 %row_ind_V_14_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="row_ind_V_14_loc"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="13" op_0_bw="64">
<![CDATA[
entry:10 %row_ind_V_15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="row_ind_V_15_loc"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:12 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %p_image_width_c, i16 %img_width_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:14 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %p_image_height_c, i16 %img_height_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="16">
<![CDATA[
entry:15 %empty = trunc i16 %img_width_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="64">
<![CDATA[
entry:18 %buf_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="64">
<![CDATA[
entry:19 %buf_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="64">
<![CDATA[
entry:20 %buf_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="64">
<![CDATA[
entry:21 %buf_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_5"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="64">
<![CDATA[
entry:22 %buf_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_6"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="64">
<![CDATA[
entry:23 %buf_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_7"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="64">
<![CDATA[
entry:24 %buf_V_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_8"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13" op_7_bw="13">
<![CDATA[
entry:32 %call_ln0 = call void @xFfast7x7<0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_515_1, i13 %row_ind_V_15_loc, i13 %row_ind_V_14_loc, i13 %row_ind_V_13_loc, i13 %row_ind_V_12_loc, i13 %row_ind_V_11_loc, i13 %row_ind_V_10_loc, i13 %row_ind_V_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13" op_7_bw="13">
<![CDATA[
entry:32 %call_ln0 = call void @xFfast7x7<0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_515_1, i13 %row_ind_V_15_loc, i13 %row_ind_V_14_loc, i13 %row_ind_V_13_loc, i13 %row_ind_V_12_loc, i13 %row_ind_V_11_loc, i13 %row_ind_V_10_loc, i13 %row_ind_V_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1 %p_threshold_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_threshold

]]></Node>
<StgValue><ssdm name="p_threshold_read"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_image_width_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_image_height_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_dst_data1, void @empty_16, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgInput_data1, void @empty_16, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:25 %specmemcore_ln510 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_V_8, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln510"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:26 %specmemcore_ln510 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_V_7, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln510"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:27 %specmemcore_ln510 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_V_6, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln510"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:28 %specmemcore_ln510 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_V_5, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln510"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:29 %specmemcore_ln510 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_V_4, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln510"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:30 %specmemcore_ln510 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_V_3, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln510"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:31 %specmemcore_ln510 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_V, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln510"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
entry:33 %row_ind_V_15_loc_load = load i13 %row_ind_V_15_loc

]]></Node>
<StgValue><ssdm name="row_ind_V_15_loc_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
entry:34 %row_ind_V_14_loc_load = load i13 %row_ind_V_14_loc

]]></Node>
<StgValue><ssdm name="row_ind_V_14_loc_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
entry:35 %row_ind_V_13_loc_load = load i13 %row_ind_V_13_loc

]]></Node>
<StgValue><ssdm name="row_ind_V_13_loc_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
entry:36 %row_ind_V_12_loc_load = load i13 %row_ind_V_12_loc

]]></Node>
<StgValue><ssdm name="row_ind_V_12_loc_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
entry:37 %row_ind_V_11_loc_load = load i13 %row_ind_V_11_loc

]]></Node>
<StgValue><ssdm name="row_ind_V_11_loc_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
entry:38 %row_ind_V_10_loc_load = load i13 %row_ind_V_10_loc

]]></Node>
<StgValue><ssdm name="row_ind_V_10_loc_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
entry:39 %row_ind_V_loc_load = load i13 %row_ind_V_loc

]]></Node>
<StgValue><ssdm name="row_ind_V_loc_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="13">
<![CDATA[
entry:40 %zext_ln541 = zext i13 %row_ind_V_12_loc_load

]]></Node>
<StgValue><ssdm name="zext_ln541"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="13">
<![CDATA[
entry:41 %zext_ln526 = zext i13 %row_ind_V_15_loc_load

]]></Node>
<StgValue><ssdm name="zext_ln526"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:42 %store_ln526 = store i64 %zext_ln541, i64 %init_buf

]]></Node>
<StgValue><ssdm name="store_ln526"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
entry:43 %br_ln526 = br void %VITIS_LOOP_530_2

]]></Node>
<StgValue><ssdm name="br_ln526"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_530_2:0 %init_buf_2 = load i64 %init_buf

]]></Node>
<StgValue><ssdm name="init_buf_2"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_530_2:1 %icmp_ln1027 = icmp_ult  i64 %init_buf_2, i64 %zext_ln526

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_530_2:2 %br_ln526 = br i1 %icmp_ln1027, void %for.inc78.preheader, void %VITIS_LOOP_530_2.split

]]></Node>
<StgValue><ssdm name="br_ln526"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="64">
<![CDATA[
VITIS_LOOP_530_2.split:2 %empty_50 = trunc i64 %init_buf_2

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_530_2.split:3 %empty_51 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="3" op_11_bw="0">
<![CDATA[
VITIS_LOOP_530_2.split:4 %call_ln0 = call void @xFfast7x7<0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_530_2, i16 %img_width_read, i8 %buf_V_8, i8 %buf_V_7, i8 %buf_V_6, i8 %buf_V_5, i8 %buf_V_4, i8 %buf_V_3, i8 %buf_V, i8 %imgInput_data1, i3 %empty_50

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_530_2.split:5 %add_ln526 = add i64 %init_buf_2, i64 1

]]></Node>
<StgValue><ssdm name="add_ln526"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_530_2.split:6 %store_ln526 = store i64 %add_ln526, i64 %init_buf

]]></Node>
<StgValue><ssdm name="store_ln526"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="32">
<![CDATA[
for.inc78.preheader:0 %p_0_0_010842_lcssa550 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_010842_lcssa550"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="13" op_0_bw="32">
<![CDATA[
for.inc78.preheader:1 %row_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="row_V"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="32">
<![CDATA[
for.inc78.preheader:2 %row_ind_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="row_ind_V"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="13" op_0_bw="32">
<![CDATA[
for.inc78.preheader:3 %row_ind_V_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="row_ind_V_19"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="13" op_0_bw="32">
<![CDATA[
for.inc78.preheader:4 %row_ind_V_20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="row_ind_V_20"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="13" op_0_bw="32">
<![CDATA[
for.inc78.preheader:5 %row_ind_V_21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="row_ind_V_21"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="32">
<![CDATA[
for.inc78.preheader:6 %row_ind_V_22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="row_ind_V_22"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="13" op_0_bw="32">
<![CDATA[
for.inc78.preheader:7 %row_ind_V_23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="row_ind_V_23"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="13" op_0_bw="32">
<![CDATA[
for.inc78.preheader:8 %row_ind_V_24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="row_ind_V_24"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
for.inc78.preheader:9 %call_ln0 = call void @xFfast7x7<0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_541_3, i16 %img_width_read, i8 %buf_V, i8 %buf_V_3, i8 %buf_V_4

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc78.preheader:16 %store_ln555 = store i13 %row_ind_V_15_loc_load, i13 %row_ind_V_24

]]></Node>
<StgValue><ssdm name="store_ln555"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc78.preheader:17 %store_ln555 = store i13 %row_ind_V_14_loc_load, i13 %row_ind_V_23

]]></Node>
<StgValue><ssdm name="store_ln555"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc78.preheader:18 %store_ln555 = store i13 %row_ind_V_13_loc_load, i13 %row_ind_V_22

]]></Node>
<StgValue><ssdm name="store_ln555"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc78.preheader:19 %store_ln555 = store i13 %row_ind_V_12_loc_load, i13 %row_ind_V_21

]]></Node>
<StgValue><ssdm name="store_ln555"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc78.preheader:20 %store_ln555 = store i13 %row_ind_V_11_loc_load, i13 %row_ind_V_20

]]></Node>
<StgValue><ssdm name="store_ln555"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc78.preheader:21 %store_ln555 = store i13 %row_ind_V_10_loc_load, i13 %row_ind_V_19

]]></Node>
<StgValue><ssdm name="store_ln555"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc78.preheader:22 %store_ln555 = store i13 %row_ind_V_loc_load, i13 %row_ind_V

]]></Node>
<StgValue><ssdm name="store_ln555"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc78.preheader:23 %store_ln555 = store i13 3, i13 %row_V

]]></Node>
<StgValue><ssdm name="store_ln555"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_530_2.split:0 %speclooptripcount_ln528 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln528"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_530_2.split:1 %specloopname_ln526 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln526"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="3" op_11_bw="0">
<![CDATA[
VITIS_LOOP_530_2.split:4 %call_ln0 = call void @xFfast7x7<0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_530_2, i16 %img_width_read, i8 %buf_V_8, i8 %buf_V_7, i8 %buf_V_6, i8 %buf_V_5, i8 %buf_V_4, i8 %buf_V_3, i8 %buf_V, i8 %imgInput_data1, i3 %empty_50

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_530_2.split:7 %br_ln526 = br void %VITIS_LOOP_530_2

]]></Node>
<StgValue><ssdm name="br_ln526"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="84" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
for.inc78.preheader:9 %call_ln0 = call void @xFfast7x7<0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_541_3, i16 %img_width_read, i8 %buf_V, i8 %buf_V_3, i8 %buf_V_4

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="17" op_0_bw="16">
<![CDATA[
for.inc78.preheader:10 %conv3_i_i_i61 = zext i16 %img_height_read

]]></Node>
<StgValue><ssdm name="conv3_i_i_i61"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc78.preheader:11 %add_i_i66 = add i17 %conv3_i_i_i61, i17 3

]]></Node>
<StgValue><ssdm name="add_i_i66"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc78.preheader:12 %op2_assign = add i14 %empty, i14 3

]]></Node>
<StgValue><ssdm name="op2_assign"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc78.preheader:13 %sub350_i = add i17 %conv3_i_i_i61, i17 131071

]]></Node>
<StgValue><ssdm name="sub350_i"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="8">
<![CDATA[
for.inc78.preheader:14 %p_threshold_cast = zext i8 %p_threshold_read

]]></Node>
<StgValue><ssdm name="p_threshold_cast"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc78.preheader:15 %b0 = sub i9 0, i9 %p_threshold_cast

]]></Node>
<StgValue><ssdm name="b0"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
for.inc78.preheader:24 %br_ln555 = br void %for.body8.i.6

]]></Node>
<StgValue><ssdm name="br_ln555"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body8.i.6:0 %row_V_4 = load i13 %row_V

]]></Node>
<StgValue><ssdm name="row_V_4"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body8.i.6:1 %row_ind_V_25 = load i13 %row_ind_V_19

]]></Node>
<StgValue><ssdm name="row_ind_V_25"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body8.i.6:2 %row_ind_V_26 = load i13 %row_ind_V_20

]]></Node>
<StgValue><ssdm name="row_ind_V_26"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body8.i.6:3 %row_ind_V_27 = load i13 %row_ind_V_21

]]></Node>
<StgValue><ssdm name="row_ind_V_27"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body8.i.6:4 %row_ind_V_28 = load i13 %row_ind_V_22

]]></Node>
<StgValue><ssdm name="row_ind_V_28"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body8.i.6:5 %row_ind_V_29 = load i13 %row_ind_V_23

]]></Node>
<StgValue><ssdm name="row_ind_V_29"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body8.i.6:6 %row_ind_V_30 = load i13 %row_ind_V_24

]]></Node>
<StgValue><ssdm name="row_ind_V_30"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="13">
<![CDATA[
for.body8.i.6:7 %zext_ln1027 = zext i13 %row_V_4

]]></Node>
<StgValue><ssdm name="zext_ln1027"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="17" op_0_bw="13">
<![CDATA[
for.body8.i.6:8 %zext_ln1027_3 = zext i13 %row_V_4

]]></Node>
<StgValue><ssdm name="zext_ln1027_3"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body8.i.6:9 %icmp_ln1027_3 = icmp_ult  i17 %zext_ln1027_3, i17 %add_i_i66

]]></Node>
<StgValue><ssdm name="icmp_ln1027_3"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.i.6:10 %br_ln555 = br i1 %icmp_ln1027_3, void %for.end114.loopexit, void %for.body8.i.6.split

]]></Node>
<StgValue><ssdm name="br_ln555"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body8.i.6.split:0 %row_ind_V_load = load i13 %row_ind_V

]]></Node>
<StgValue><ssdm name="row_ind_V_load"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body8.i.6.split:3 %cmp_i_i381_i = icmp_ult  i16 %zext_ln1027, i16 %img_height_read

]]></Node>
<StgValue><ssdm name="cmp_i_i381_i"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body8.i.6.split:4 %cmp_i_i329_i = icmp_slt  i17 %sub350_i, i17 %zext_ln1027_3

]]></Node>
<StgValue><ssdm name="cmp_i_i329_i"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body8.i.6.split:5 %sub_i_i297_i = sub i17 %zext_ln1027_3, i17 %sub350_i

]]></Node>
<StgValue><ssdm name="sub_i_i297_i"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="18" op_0_bw="17">
<![CDATA[
for.body8.i.6.split:6 %sub_i_i297_i_cast = sext i17 %sub_i_i297_i

]]></Node>
<StgValue><ssdm name="sub_i_i297_i_cast"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body8.i.6.split:7 %sub_i273_i = sub i18 6, i18 %sub_i_i297_i_cast

]]></Node>
<StgValue><ssdm name="sub_i273_i"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body8.i.6.split:8 %ult = icmp_ult  i16 %zext_ln1027, i16 %img_height_read

]]></Node>
<StgValue><ssdm name="ult"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i.6.split:9 %rev155 = xor i1 %ult, i1 1

]]></Node>
<StgValue><ssdm name="rev155"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
for.body8.i.6.split:10 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_i273_i, i32 17

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i.6.split:11 %spec_select484 = and i1 %cmp_i_i329_i, i1 %tmp

]]></Node>
<StgValue><ssdm name="spec_select484"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body8.i.6.split:12 %cmp_i_i253_i_1 = icmp_slt  i18 %sub_i273_i, i18 1

]]></Node>
<StgValue><ssdm name="cmp_i_i253_i_1"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i.6.split:13 %spec_select488 = and i1 %cmp_i_i329_i, i1 %cmp_i_i253_i_1

]]></Node>
<StgValue><ssdm name="spec_select488"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.i.6.split:14 %tmp_1 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %sub_i273_i, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body8.i.6.split:15 %icmp = icmp_slt  i17 %tmp_1, i17 1

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i.6.split:16 %spec_select492 = and i1 %cmp_i_i329_i, i1 %icmp

]]></Node>
<StgValue><ssdm name="spec_select492"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body8.i.6.split:17 %cmp_i_i253_i_3 = icmp_slt  i18 %sub_i273_i, i18 3

]]></Node>
<StgValue><ssdm name="cmp_i_i253_i_3"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i.6.split:18 %spec_select496 = and i1 %cmp_i_i329_i, i1 %cmp_i_i253_i_3

]]></Node>
<StgValue><ssdm name="spec_select496"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.i.6.split:19 %tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_i273_i, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body8.i.6.split:20 %icmp154 = icmp_slt  i16 %tmp_2, i16 1

]]></Node>
<StgValue><ssdm name="icmp154"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i.6.split:21 %spec_select500 = and i1 %cmp_i_i329_i, i1 %icmp154

]]></Node>
<StgValue><ssdm name="spec_select500"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body8.i.6.split:22 %cmp_i_i253_i_5 = icmp_slt  i18 %sub_i273_i, i18 5

]]></Node>
<StgValue><ssdm name="cmp_i_i253_i_5"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i.6.split:23 %spec_select504 = and i1 %cmp_i_i329_i, i1 %cmp_i_i253_i_5

]]></Node>
<StgValue><ssdm name="spec_select504"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body8.i.6.split:24 %cmp_i_i253_i_6 = icmp_sgt  i17 %sub_i_i297_i, i17 0

]]></Node>
<StgValue><ssdm name="cmp_i_i253_i_6"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i.6.split:25 %spec_select508 = and i1 %cmp_i_i329_i, i1 %cmp_i_i253_i_6

]]></Node>
<StgValue><ssdm name="spec_select508"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body8.i.6.split:26 %cmp_i_i73_i_not = icmp_ult  i13 %row_V_4, i13 6

]]></Node>
<StgValue><ssdm name="cmp_i_i73_i_not"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="18">
<![CDATA[
for.body8.i.6.split:27 %empty_52 = trunc i18 %sub_i273_i

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="13">
<![CDATA[
for.body8.i.6.split:28 %empty_53 = trunc i13 %row_ind_V_load

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="13">
<![CDATA[
for.body8.i.6.split:29 %empty_54 = trunc i13 %row_ind_V_25

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="13">
<![CDATA[
for.body8.i.6.split:30 %empty_55 = trunc i13 %row_ind_V_26

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="13">
<![CDATA[
for.body8.i.6.split:31 %empty_56 = trunc i13 %row_ind_V_27

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="13">
<![CDATA[
for.body8.i.6.split:32 %empty_57 = trunc i13 %row_ind_V_28

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="13">
<![CDATA[
for.body8.i.6.split:33 %empty_58 = trunc i13 %row_ind_V_29

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="13">
<![CDATA[
for.body8.i.6.split:34 %empty_59 = trunc i13 %row_ind_V_30

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.i.6.split:35 %xor_ln435 = xor i1 %cmp_i_i73_i_not, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln435"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
for.body8.i.6.split:36 %empty_60 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="13" op_10_bw="13" op_11_bw="13" op_12_bw="13" op_13_bw="13" op_14_bw="13" op_15_bw="13" op_16_bw="3" op_17_bw="3" op_18_bw="1" op_19_bw="3" op_20_bw="1" op_21_bw="3" op_22_bw="1" op_23_bw="3" op_24_bw="1" op_25_bw="3" op_26_bw="1" op_27_bw="3" op_28_bw="1" op_29_bw="3" op_30_bw="1" op_31_bw="1" op_32_bw="8" op_33_bw="9" op_34_bw="8" op_35_bw="1" op_36_bw="16" op_37_bw="1" op_38_bw="1" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="0" op_43_bw="0">
<![CDATA[
for.body8.i.6.split:37 %call_ln555 = call void @xFfast7x7<0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_Col_Loop, i14 %op2_assign, i8 %buf_V_8, i8 %buf_V, i8 %buf_V_3, i8 %buf_V_4, i8 %buf_V_5, i8 %buf_V_6, i8 %buf_V_7, i13 %row_ind_V_load, i13 %row_ind_V_25, i13 %row_ind_V_26, i13 %row_ind_V_27, i13 %row_ind_V_28, i13 %row_ind_V_29, i13 %row_ind_V_30, i3 %empty_52, i3 %empty_53, i1 %spec_select484, i3 %empty_54, i1 %spec_select488, i3 %empty_55, i1 %spec_select492, i3 %empty_56, i1 %spec_select496, i3 %empty_57, i1 %spec_select500, i3 %empty_58, i1 %spec_select504, i3 %empty_59, i1 %spec_select508, i1 %cmp_i_i73_i_not, i8 %p_threshold_read, i9 %b0, i8 %p_threshold_read, i1 %xor_ln435, i16 %img_width_read, i1 %rev155, i1 %cmp_i_i381_i, i8 %imgInput_data1, i8 %p_dst_data1, i8 %p_0_0_010842_lcssa550

]]></Node>
<StgValue><ssdm name="call_ln555"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body8.i.6.split:38 %row_V_5 = add i13 %row_V_4, i13 1

]]></Node>
<StgValue><ssdm name="row_V_5"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body8.i.6.split:39 %store_ln555 = store i13 %row_ind_V_load, i13 %row_ind_V_24

]]></Node>
<StgValue><ssdm name="store_ln555"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body8.i.6.split:40 %store_ln555 = store i13 %row_ind_V_30, i13 %row_ind_V_23

]]></Node>
<StgValue><ssdm name="store_ln555"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body8.i.6.split:41 %store_ln555 = store i13 %row_ind_V_29, i13 %row_ind_V_22

]]></Node>
<StgValue><ssdm name="store_ln555"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body8.i.6.split:42 %store_ln555 = store i13 %row_ind_V_28, i13 %row_ind_V_21

]]></Node>
<StgValue><ssdm name="store_ln555"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body8.i.6.split:43 %store_ln555 = store i13 %row_ind_V_27, i13 %row_ind_V_20

]]></Node>
<StgValue><ssdm name="store_ln555"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body8.i.6.split:44 %store_ln555 = store i13 %row_ind_V_26, i13 %row_ind_V_19

]]></Node>
<StgValue><ssdm name="store_ln555"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body8.i.6.split:45 %store_ln555 = store i13 %row_ind_V_25, i13 %row_ind_V

]]></Node>
<StgValue><ssdm name="store_ln555"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body8.i.6.split:46 %store_ln555 = store i13 %row_V_5, i13 %row_V

]]></Node>
<StgValue><ssdm name="store_ln555"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0">
<![CDATA[
for.end114.loopexit:0 %ret_ln576 = ret

]]></Node>
<StgValue><ssdm name="ret_ln576"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body8.i.6.split:1 %speclooptripcount_ln557 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2160, i64 2160, i64 2160

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln557"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body8.i.6.split:2 %specloopname_ln485 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln485"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="13" op_10_bw="13" op_11_bw="13" op_12_bw="13" op_13_bw="13" op_14_bw="13" op_15_bw="13" op_16_bw="3" op_17_bw="3" op_18_bw="1" op_19_bw="3" op_20_bw="1" op_21_bw="3" op_22_bw="1" op_23_bw="3" op_24_bw="1" op_25_bw="3" op_26_bw="1" op_27_bw="3" op_28_bw="1" op_29_bw="3" op_30_bw="1" op_31_bw="1" op_32_bw="8" op_33_bw="9" op_34_bw="8" op_35_bw="1" op_36_bw="16" op_37_bw="1" op_38_bw="1" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="0" op_43_bw="0">
<![CDATA[
for.body8.i.6.split:37 %call_ln555 = call void @xFfast7x7<0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_Col_Loop, i14 %op2_assign, i8 %buf_V_8, i8 %buf_V, i8 %buf_V_3, i8 %buf_V_4, i8 %buf_V_5, i8 %buf_V_6, i8 %buf_V_7, i13 %row_ind_V_load, i13 %row_ind_V_25, i13 %row_ind_V_26, i13 %row_ind_V_27, i13 %row_ind_V_28, i13 %row_ind_V_29, i13 %row_ind_V_30, i3 %empty_52, i3 %empty_53, i1 %spec_select484, i3 %empty_54, i1 %spec_select488, i3 %empty_55, i1 %spec_select492, i3 %empty_56, i1 %spec_select496, i3 %empty_57, i1 %spec_select500, i3 %empty_58, i1 %spec_select504, i3 %empty_59, i1 %spec_select508, i1 %cmp_i_i73_i_not, i8 %p_threshold_read, i9 %b0, i8 %p_threshold_read, i1 %xor_ln435, i16 %img_width_read, i1 %rev155, i1 %cmp_i_i381_i, i8 %imgInput_data1, i8 %p_dst_data1, i8 %p_0_0_010842_lcssa550

]]></Node>
<StgValue><ssdm name="call_ln555"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
for.body8.i.6.split:47 %br_ln555 = br void %for.body8.i.6

]]></Node>
<StgValue><ssdm name="br_ln555"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
