

================================================================
== Vivado HLS Report for 'flashReceiveNoFilter'
================================================================
* Date:           Fri Nov  9 23:09:51 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     4.550|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.55>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%flashGetState_load = load i1* @flashGetState, align 1" [sources/valueStore/flashValueStore.cpp:523]   --->   Operation 3 'load' 'flashGetState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%getValueLength_V_loa = load i16* @getValueLength_V, align 2" [sources/valueStore/flashValueStore.cpp:539]   --->   Operation 4 'load' 'getValueLength_V_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "br i1 %flashGetState_load, label %3, label %0" [sources/valueStore/flashValueStore.cpp:523]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_468 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* @flash_Disp2rec_V_V, i32 1)" [sources/valueStore/flashValueStore.cpp:526]   --->   Operation 6 'nbreadreq' 'tmp_468' <Predicate = (!flashGetState_load)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "br i1 %tmp_468, label %1, label %._crit_edge3.i" [sources/valueStore/flashValueStore.cpp:526]   --->   Operation 7 'br' <Predicate = (!flashGetState_load)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_470 = call i1 @_ssdm_op_NbReadReq.axis.i64P(i64* %memRdData_V_V, i32 1)" [sources/valueStore/flashValueStore.cpp:526]   --->   Operation 8 'nbreadreq' 'tmp_470' <Predicate = (!flashGetState_load & tmp_468)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 9 [1/1] (2.39ns)   --->   "%tmp_V_63 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* @flash_Disp2rec_V_V)" [sources/valueStore/flashValueStore.cpp:527]   --->   Operation 9 'read' 'tmp_V_63' <Predicate = (!flashGetState_load & tmp_468 & tmp_470)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_V_64 = call i64 @_ssdm_op_Read.axis.volatile.i64P(i64* %memRdData_V_V)" [sources/valueStore/flashValueStore.cpp:528]   --->   Operation 10 'read' 'tmp_V_64' <Predicate = (!flashGetState_load & tmp_468 & tmp_470)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 11 [1/1] (1.30ns)   --->   "%tmp_238_i = add i16 %tmp_V_63, -8" [sources/valueStore/flashValueStore.cpp:529]   --->   Operation 11 'add' 'tmp_238_i' <Predicate = (!flashGetState_load & tmp_468 & tmp_470)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.85ns)   --->   "store i16 %tmp_238_i, i16* @getValueLength_V, align 2" [sources/valueStore/flashValueStore.cpp:529]   --->   Operation 12 'store' <Predicate = (!flashGetState_load & tmp_468 & tmp_470)> <Delay = 0.85>
ST_1 : Operation 13 [1/1] (0.85ns)   --->   "store i1 true, i1* @flashGetState, align 1" [sources/valueStore/flashValueStore.cpp:531]   --->   Operation 13 'store' <Predicate = (!flashGetState_load & tmp_468 & tmp_470)> <Delay = 0.85>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i64P(i64* %memRdData_V_V, i32 1)" [sources/valueStore/flashValueStore.cpp:537]   --->   Operation 14 'nbreadreq' 'tmp' <Predicate = (flashGetState_load)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_V = call i64 @_ssdm_op_Read.axis.volatile.i64P(i64* %memRdData_V_V)" [sources/valueStore/flashValueStore.cpp:538]   --->   Operation 15 'read' 'tmp_V' <Predicate = (flashGetState_load & tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_469 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %getValueLength_V_loa, i32 3, i32 15)" [sources/valueStore/flashValueStore.cpp:539]   --->   Operation 16 'partselect' 'tmp_469' <Predicate = (flashGetState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.06ns)   --->   "%icmp = icmp ne i13 %tmp_469, 0" [sources/valueStore/flashValueStore.cpp:539]   --->   Operation 17 'icmp' 'icmp' <Predicate = (flashGetState_load & tmp)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.30ns)   --->   "%tmp_236_i = add i16 %getValueLength_V_loa, -8" [sources/valueStore/flashValueStore.cpp:539]   --->   Operation 18 'add' 'tmp_236_i' <Predicate = (flashGetState_load & tmp)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.47ns)   --->   "%storemerge_i = select i1 %icmp, i16 %tmp_236_i, i16 0" [sources/valueStore/flashValueStore.cpp:539]   --->   Operation 19 'select' 'storemerge_i' <Predicate = (flashGetState_load & tmp)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.85ns)   --->   "store i16 %storemerge_i, i16* @getValueLength_V, align 2" [sources/valueStore/flashValueStore.cpp:539]   --->   Operation 20 'store' <Predicate = (flashGetState_load & tmp)> <Delay = 0.85>
ST_1 : Operation 21 [1/1] (1.18ns)   --->   "%tmp_237_i = icmp eq i16 %storemerge_i, 0" [sources/valueStore/flashValueStore.cpp:540]   --->   Operation 21 'icmp' 'tmp_237_i' <Predicate = (flashGetState_load & tmp)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp_237_i, label %4, label %._crit_edge7.i" [sources/valueStore/flashValueStore.cpp:540]   --->   Operation 22 'br' <Predicate = (flashGetState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.85ns)   --->   "store i1 false, i1* @flashGetState, align 1" [sources/valueStore/flashValueStore.cpp:542]   --->   Operation 23 'store' <Predicate = (flashGetState_load & tmp & tmp_237_i)> <Delay = 0.85>

State 2 <SV = 1> <Delay = 2.39>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @flashGetPath2remux_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @flash_Disp2rec_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %memRdData_V_V, [5 x i8]* @p_str3149, i32 1, i32 1, [5 x i8]* @p_str4150, i32 0, i32 0, [1 x i8]* @p_str1147, [1 x i8]* @p_str1147, [1 x i8]* @p_str1147, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1147, [1 x i8]* @p_str1147) nounwind"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str183) nounwind" [sources/valueStore/flashValueStore.cpp:516]   --->   Operation 27 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %tmp_470, label %2, label %._crit_edge3.i" [sources/valueStore/flashValueStore.cpp:526]   --->   Operation 28 'br' <Predicate = (!flashGetState_load & tmp_468)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @flashGetPath2remux_V, i64 %tmp_V_64)" [sources/valueStore/flashValueStore.cpp:528]   --->   Operation 29 'write' <Predicate = (!flashGetState_load & tmp_468 & tmp_470)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%getCounter_1_load = load i8* @getCounter_1, align 1" [sources/valueStore/flashValueStore.cpp:530]   --->   Operation 30 'load' 'getCounter_1_load' <Predicate = (!flashGetState_load & tmp_468 & tmp_470)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.35ns)   --->   "%tmp_239_i = add i8 %getCounter_1_load, 1" [sources/valueStore/flashValueStore.cpp:530]   --->   Operation 31 'add' 'tmp_239_i' <Predicate = (!flashGetState_load & tmp_468 & tmp_470)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.85ns)   --->   "store i8 %tmp_239_i, i8* @getCounter_1, align 1" [sources/valueStore/flashValueStore.cpp:530]   --->   Operation 32 'store' <Predicate = (!flashGetState_load & tmp_468 & tmp_470)> <Delay = 0.85>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br label %._crit_edge3.i" [sources/valueStore/flashValueStore.cpp:532]   --->   Operation 33 'br' <Predicate = (!flashGetState_load & tmp_468 & tmp_470)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br label %flashReceiveNoFilter.exit" [sources/valueStore/flashValueStore.cpp:533]   --->   Operation 34 'br' <Predicate = (!flashGetState_load)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %tmp, label %._crit_edge6.i, label %._crit_edge5.i" [sources/valueStore/flashValueStore.cpp:537]   --->   Operation 35 'br' <Predicate = (flashGetState_load)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @flashGetPath2remux_V, i64 %tmp_V)" [sources/valueStore/flashValueStore.cpp:538]   --->   Operation 36 'write' <Predicate = (flashGetState_load & tmp)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 37 [1/1] (0.85ns)   --->   "store i8 0, i8* @getCounter_1, align 1" [sources/valueStore/flashValueStore.cpp:543]   --->   Operation 37 'store' <Predicate = (flashGetState_load & tmp & tmp_237_i)> <Delay = 0.85>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br label %._crit_edge7.i" [sources/valueStore/flashValueStore.cpp:544]   --->   Operation 38 'br' <Predicate = (flashGetState_load & tmp & tmp_237_i)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br label %._crit_edge5.i" [sources/valueStore/flashValueStore.cpp:545]   --->   Operation 39 'br' <Predicate = (flashGetState_load & tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br label %flashReceiveNoFilter.exit" [sources/valueStore/flashValueStore.cpp:546]   --->   Operation 40 'br' <Predicate = (flashGetState_load)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 41 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.66ns, clock uncertainty: 0.832ns.

 <State 1>: 4.55ns
The critical path consists of the following:
	fifo read on port 'flash_Disp2rec_V_V' (sources/valueStore/flashValueStore.cpp:527) [21]  (2.39 ns)
	'add' operation ('tmp_238_i', sources/valueStore/flashValueStore.cpp:529) [24]  (1.31 ns)
	'store' operation (sources/valueStore/flashValueStore.cpp:529) of variable 'tmp_238_i', sources/valueStore/flashValueStore.cpp:529 on static variable 'getValueLength_V' [25]  (0.85 ns)

 <State 2>: 2.39ns
The critical path consists of the following:
	fifo write on port 'flashGetPath2remux_V' (sources/valueStore/flashValueStore.cpp:528) [23]  (2.39 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
