[options]
isa rv32imc

[depth]
insn            20
reg       1     30
pc_fwd    1     30
pc_bwd    1     30
liveness  1  20 30
unique    1  20 30
causal    1     30

[defines]
`define RISCV_FORMAL_ALIGNED_MEM

[script-sources]
read_verilog -formal @basedir@/cores/@core@/hdl/*.v
prep -flatten
