`timescale 1ns / 1ps



module RV32I_TOP(
        input clk,
        input rst
);

    logic [31:0] instr_addr, instr_data,daddr,dwdata,drdata;
    logic dwe; 
    logic [2:0] o_funct3;
instruction_memory U_INSTRUCTION_MEM(.*);


RV32_CPU U_RV32I(.*,
        .o_funct3(o_funct3));
data_mem U_DATA_MEM(.*,
        .i_funct3(o_funct3));
endmodule
