Warnings in file C:\Users\CompStruct\Desktop\wordle\wordle4\source\au_top.luc:
    Line 65, Column 29 : The signal "keyboard_controller.out" is wider than "betaCPU.keyboard_input" and the most significant bits will be dropped
Warnings in file C:\Users\CompStruct\Desktop\wordle\wordle4\source\panel_controller.luc:
    Line 3, Column 4 : "rst" was never used
Warnings in file C:\Users\CompStruct\Desktop\wordle\wordle4\source\regfile.luc:
    Line 140, Column 31 : The signal "data" is wider than "oka_mode.d" and the most significant bits will be dropped
    Line 96, Column 40 : The signal "data" is wider than "guess_1_letter_1.d" and the most significant bits will be dropped
    Line 97, Column 40 : The signal "data" is wider than "guess_1_letter_2.d" and the most significant bits will be dropped
    Line 98, Column 40 : The signal "data" is wider than "guess_1_letter_3.d" and the most significant bits will be dropped
    Line 99, Column 40 : The signal "data" is wider than "guess_1_letter_4.d" and the most significant bits will be dropped
    Line 101, Column 38 : The signal "data" is wider than "guess_2_letter_1.d" and the most significant bits will be dropped
    Line 102, Column 38 : The signal "data" is wider than "guess_2_letter_2.d" and the most significant bits will be dropped
    Line 103, Column 38 : The signal "data" is wider than "guess_2_letter_3.d" and the most significant bits will be dropped
    Line 104, Column 38 : The signal "data" is wider than "guess_2_letter_4.d" and the most significant bits will be dropped
    Line 106, Column 38 : The signal "data" is wider than "guess_3_letter_1.d" and the most significant bits will be dropped
    Line 107, Column 38 : The signal "data" is wider than "guess_3_letter_2.d" and the most significant bits will be dropped
    Line 108, Column 38 : The signal "data" is wider than "guess_3_letter_3.d" and the most significant bits will be dropped
    Line 109, Column 38 : The signal "data" is wider than "guess_3_letter_4.d" and the most significant bits will be dropped
    Line 111, Column 38 : The signal "data" is wider than "guess_4_letter_1.d" and the most significant bits will be dropped
    Line 112, Column 38 : The signal "data" is wider than "guess_4_letter_2.d" and the most significant bits will be dropped
    Line 113, Column 38 : The signal "data" is wider than "guess_4_letter_3.d" and the most significant bits will be dropped
    Line 114, Column 38 : The signal "data" is wider than "guess_4_letter_4.d" and the most significant bits will be dropped
    Line 116, Column 36 : The signal "data" is wider than "input_letter_1.d" and the most significant bits will be dropped
    Line 117, Column 36 : The signal "data" is wider than "input_letter_2.d" and the most significant bits will be dropped
    Line 118, Column 36 : The signal "data" is wider than "input_letter_3.d" and the most significant bits will be dropped
    Line 119, Column 36 : The signal "data" is wider than "input_letter_4.d" and the most significant bits will be dropped
    Line 121, Column 23 : The signal "data" is wider than "i.d" and the most significant bits will be dropped
    Line 122, Column 23 : The signal "data" is wider than "j.d" and the most significant bits will be dropped
    Line 123, Column 23 : The signal "data" is wider than "k.d" and the most significant bits will be dropped
    Line 125, Column 38 : The signal "data" is wider than "correct_letter_1.d" and the most significant bits will be dropped
    Line 126, Column 38 : The signal "data" is wider than "correct_letter_2.d" and the most significant bits will be dropped
    Line 127, Column 38 : The signal "data" is wider than "correct_letter_3.d" and the most significant bits will be dropped
    Line 129, Column 37 : The signal "data" is wider than "correct_letter_4.d" and the most significant bits will be dropped
    Line 131, Column 33 : The signal "data" is wider than "num_correct.d" and the most significant bits will be dropped
    Line 132, Column 31 : The signal "data" is wider than "input_ctr.d" and the most significant bits will be dropped
    Line 133, Column 29 : The signal "data" is wider than "input_i.d" and the most significant bits will be dropped
    Line 134, Column 31 : The signal "data" is wider than "correct_k.d" and the most significant bits will be dropped
    Line 136, Column 24 : The signal "data" is wider than "g.d" and the most significant bits will be dropped
    Line 137, Column 44 : The signal "data" is wider than "temp_guess_g_letter_i.d" and the most significant bits will be dropped
    Line 138, Column 43 : The signal "data" is wider than "temp_coloured_letter.d" and the most significant bits will be dropped
    Line 139, Column 33 : The signal "data" is wider than "word_index.d" and the most significant bits will be dropped
Warnings in file C:\Users\CompStruct\Desktop\wordle\wordle4\source\beta.luc:
    Line 111, Column 16 : The signal "random_number_generator.num" is wider than "debugger3" and the most significant bits will be dropped
    Line 76, Column 22 : The signal "control_unit.regfile_write_address" is wider than "r.write_address" and the most significant bits will be dropped
    Line 77, Column 23 : The signal "control_unit.regfile_ra" is wider than "r.read_address_a" and the most significant bits will be dropped
    Line 78, Column 23 : The signal "control_unit.regfile_rb" is wider than "r.read_address_b" and the most significant bits will be dropped
    Line 109, Column 16 : The signal "control_unit.debugger1" is wider than "debugger1" and the most significant bits will be dropped
    Line 110, Column 16 : The signal "control_unit.debugger2" is wider than "debugger2" and the most significant bits will be dropped
Warnings in file C:\Users\CompStruct\Desktop\wordle\wordle4\source\buttons_controller.luc:
    Line 3, Column 4 : "rst" was never used
Warnings in file C:\Users\CompStruct\Desktop\wordle\wordle4\source\game.luc:
    Line 307, Column 46 : The signal "regfile_out_b" is wider than "bottom_matrix4_letter_address" and the most significant bits will be dropped
    Line 177, Column 27 : The signal "regfile_out_a" is wider than "words_selector" and the most significant bits will be dropped
    Line 187, Column 27 : The signal "regfile_out_a" is wider than "words_selector" and the most significant bits will be dropped
    Line 195, Column 27 : The signal "regfile_out_a" is wider than "words_selector" and the most significant bits will be dropped
    Line 203, Column 27 : The signal "regfile_out_a" is wider than "words_selector" and the most significant bits will be dropped
    Line 298, Column 46 : The signal "regfile_out_b" is wider than "bottom_matrix1_letter_address" and the most significant bits will be dropped
    Line 301, Column 46 : The signal "regfile_out_b" is wider than "bottom_matrix2_letter_address" and the most significant bits will be dropped
    Line 304, Column 46 : The signal "regfile_out_b" is wider than "bottom_matrix3_letter_address" and the most significant bits will be dropped
Starting Vivado...

****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source {C:\Users\CompStruct\Desktop\wordle\wordle4\work\project.tcl}
# set projDir "C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado"
# set projName "wordle4"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/au_top_0.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/reset_conditioner_1.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/beta_2.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/buttons_controller_3.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/panel_controller_4.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/alu_5.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/game_6.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/regfile_7.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/matrix_controller_8.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/pn_gen_9.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/words_10.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/button_11.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/adder_12.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/compare_13.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/boolean_14.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/shifter_15.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/matrix_16.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/button_conditioner_17.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/edge_detector_18.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/led_strip_writer_19.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/white_alphabets_20.v" "C:/Users/CompStruct/Desktop/wordle/wordle4/work/verilog/pipeline_21.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/CompStruct/Desktop/wordle/wordle4/work/constraint/alchitry.xdc" "C:/Users/CompStruct/Desktop/wordle/wordle4/constraint/au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Apr 15 18:12:54 2022] Launched synth_1...
Run output will be captured here: C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/synth_1/runme.log
# wait_on_run synth_1
[Fri Apr 15 18:12:54 2022] Waiting for synth_1 to finish...


*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4960
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1246.824 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'beta_2' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_5' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_12' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/adder_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'adder_12' (2#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/adder_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_13' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_13.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_13.v:20]
INFO: [Synth 8-6155] done synthesizing module 'compare_13' (3#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_14' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/boolean_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_14' (4#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/boolean_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_15' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/shifter_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_15' (5#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/shifter_15.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_5.v:89]
INFO: [Synth 8-6155] done synthesizing module 'alu_5' (6#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_6' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:294]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:391]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:444]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:506]
INFO: [Synth 8-6155] done synthesizing module 'game_6' (7#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_7' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:100]
WARNING: [Synth 8-151] case item 7'b1000000 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:216]
WARNING: [Synth 8-151] case item 7'b1000001 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:219]
WARNING: [Synth 8-151] case item 7'b1000010 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:222]
WARNING: [Synth 8-151] case item 7'b1000011 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:225]
WARNING: [Synth 8-151] case item 7'b1000000 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:333]
WARNING: [Synth 8-151] case item 7'b1000001 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:336]
WARNING: [Synth 8-151] case item 7'b1000010 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:339]
WARNING: [Synth 8-151] case item 7'b1000011 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:342]
WARNING: [Synth 8-6014] Unused sequential element M_guess_1_letter_1_q_reg was removed.  [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:452]
WARNING: [Synth 8-6014] Unused sequential element M_guess_1_letter_2_q_reg was removed.  [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:453]
WARNING: [Synth 8-6014] Unused sequential element M_guess_1_letter_3_q_reg was removed.  [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:454]
WARNING: [Synth 8-6014] Unused sequential element M_guess_1_letter_4_q_reg was removed.  [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:455]
INFO: [Synth 8-6155] done synthesizing module 'regfile_7' (8#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'matrix_controller_8' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'matrix_16' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'led_strip_writer_19' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_19.v:11]
INFO: [Synth 8-6155] done synthesizing module 'led_strip_writer_19' (9#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_19.v:11]
INFO: [Synth 8-6157] synthesizing module 'white_alphabets_20' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/white_alphabets_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'white_alphabets_20' (10#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/white_alphabets_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'matrix_16' (11#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_16.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_8.v:75]
INFO: [Synth 8-6155] done synthesizing module 'matrix_controller_8' (12#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_9' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pn_gen_9.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_9' (13#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pn_gen_9.v:11]
INFO: [Synth 8-6157] synthesizing module 'words_10' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/words_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'words_10' (14#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/words_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'beta_2' (15#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'buttons_controller_3' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/buttons_controller_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_11' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_17' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_conditioner_17.v:13]
INFO: [Synth 8-6157] synthesizing module 'pipeline_21' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pipeline_21.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_21' (16#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pipeline_21.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_17' (17#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_conditioner_17.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_18' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/edge_detector_18.v:12]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_18' (18#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/edge_detector_18.v:12]
INFO: [Synth 8-6155] done synthesizing module 'button_11' (19#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'buttons_controller_3' (20#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/buttons_controller_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'panel_controller_4' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/panel_controller_4.v:7]
INFO: [Synth 8-6155] done synthesizing module 'panel_controller_4' (21#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/panel_controller_4.v:7]
WARNING: [Synth 8-6014] Unused sequential element M_panel_debugger_q_reg was removed.  [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:113]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (22#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3917] design au_top_0 has port io_led[23] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[15] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[7] driven by constant 0
WARNING: [Synth 8-7129] Port rst in module panel_controller_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module buttons_controller_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[15] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[14] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[13] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[12] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[11] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[31] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[30] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[29] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[28] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[27] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[26] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[25] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[24] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[23] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[22] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[21] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[20] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[19] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[18] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[17] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[16] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[15] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[14] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[13] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[12] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[11] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[15] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[14] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[13] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[12] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[11] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[10] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[9] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[8] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[7] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[6] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[5] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[4] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module boolean_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module boolean_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module compare_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module compare_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module compare_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[0] in module compare_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module adder_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module adder_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module adder_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[2] in module adder_12 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1246.824 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1246.824 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1246.824 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1246.824 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/CompStruct/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/CompStruct/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/CompStruct/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/CompStruct/Desktop/wordle/wordle4/constraint/au.xdc]
Finished Parsing XDC File [C:/Users/CompStruct/Desktop/wordle/wordle4/constraint/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1266.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1266.062 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1266.062 ; gain = 19.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1266.062 ; gain = 19.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1266.062 ; gain = 19.238
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_game_fsm_q_reg' in module 'game_6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
SET_OKA_MODE_TO_ZERO_game_fsm | 000000000000000000000000000000000001 |                           000000
SET_GUESS_CTR_TO_0_game_fsm | 000000000000000000000000000000000010 |                           000100
RESET_NUM_CORRECT_INPUTS_TO_0_game_fsm | 000000000000000000000000000000000100 |                           011111
RESET_TOP_DISPLAY_game_fsm | 000000000000000000000000000000001000 |                           000001
SET_INPUT_CTR_TO_0_game_fsm | 000000000000000000000000000000010000 |                           000011
RESET_BOTTOM_DISPLAY_game_fsm | 000000000000000000000000000000100000 |                           000010
           IDLE_game_fsm | 000000000000000000000000000001000000 |                           000110
                  iSTATE | 000000000000000000000000000010000000 |                           001110
*
CHECK_BUTTON_PRESSED_game_fsm | 000000000000000000000000000100000000 |                           001011
  SET_I_TO_ZERO_game_fsm | 000000000000000000000000001000000000 |                           010011
  SET_K_TO_ZERO_game_fsm | 000000000000000000000000010000000000 |                           010100
RETRIEVE_INPUT_I_game_fsm | 000000000000000000000000100000000000 |                           000111
RETRIEVE_CORRECT_K_game_fsm | 000000000000000000000001000000000000 |                           001000
COMPARE_INPUT_I_WITH_CORRECT_K_game_fsm | 000000000000000000000010000000000000 |                           001001
COMPARE_POSITIONS_K_AND_I_game_fsm | 000000000000000000000100000000000000 |                           010101
SET_TEMP_GUESS_G_LETTER_I_ADDR_GREEN_game_fsm | 000000000000000000001000000000000000 |                           010111
SET_TEMP_COLOURED_LETTER_GREEN_game_fsm | 000000000000000000010000000000000000 |                           011100
SET_GREEN_LETTER_game_fsm | 000000000000000000100000000000000000 |                           011010
INCREMENT_NUM_CORRECT_game_fsm | 000000000000000001000000000000000000 |                           100001
COMPARE_NUM_CORRECT_EQUALS_3_game_fsm | 000000000000000010000000000000000000 |                           100010
SET_TEMP_GUESS_G_LETTER_I_ADDR_YELLOW_game_fsm | 000000000000000100000000000000000000 |                           011000
SET_TEMP_COLOURED_LETTER_YELLOW_game_fsm | 000000000000001000000000000000000000 |                           011101
SET_YELLOW_LETTER_game_fsm | 000000000000010000000000000000000000 |                           011011
SET_TEMP_GUESS_G_LETTER_I_ADDR_WHITE_game_fsm | 000000000000100000000000000000000000 |                           010110
SET_TEMP_COLOURED_LETTER_WHITE_game_fsm | 000000000001000000000000000000000000 |                           011110
SET_WHITE_LETTER_game_fsm | 000000000010000000000000000000000000 |                           011001
COMPARE_K_EQUALS_3_AND_INCREMENT_game_fsm | 000000000100000000000000000000000000 |                           001010
COMPARE_I_EQUALS_3_AND_INCREMENT_game_fsm | 000000001000000000000000000000000000 |                           100011
SET_NUM_CORRECT_INPUTS_TO_0_game_fsm | 000000010000000000000000000000000000 |                           000101
SHOW_TOP_DISPLAY_game_fsm | 000000100000000000000000000000000000 |                           100110
INCREMENT_GUESS_CTR_game_fsm | 000001000000000000000000000000000000 |                           100100
COMPARE_GUESS_CTR_EQUALS_3_game_fsm | 000010000000000000000000000000000000 |                           100101
PRINT_LETTER_TO_MATRIX_game_fsm | 000100000000000000000000000000000000 |                           010010
INCREMENT_INPUT_CTR_game_fsm | 001000000000000000000000000000000000 |                           010001
SET_CORRECT_WORD_game_fsm | 010000000000000000000000000000000000 |                           100111
SET_CORRECT_LETTER_1_game_fsm | 100000000000000000000000000000000000 |                           101000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_game_fsm_q_reg' using encoding 'one-hot' in module 'game_6'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1266.062 ; gain = 19.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 8     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 17    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 22    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	  36 Input   36 Bit        Muxes := 1     
	   4 Input   36 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 8     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 10    
	   4 Input   16 Bit        Muxes := 4     
	   5 Input   16 Bit        Muxes := 1     
	  36 Input   16 Bit        Muxes := 3     
	   7 Input   16 Bit        Muxes := 1     
	   8 Input   16 Bit        Muxes := 1     
	  36 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 5     
	  36 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 22    
	   6 Input    5 Bit        Muxes := 4     
	   4 Input    5 Bit        Muxes := 4     
	   5 Input    5 Bit        Muxes := 2     
	   7 Input    5 Bit        Muxes := 1     
	  36 Input    5 Bit        Muxes := 4     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   4 Input    3 Bit        Muxes := 1     
	  36 Input    3 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 70    
	   6 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 2     
	  36 Input    1 Bit        Muxes := 2     
	  38 Input    1 Bit        Muxes := 33    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP adder/add0, operation Mode is: A*B.
DSP Report: operator adder/add0 is absorbed into DSP adder/add0.
WARNING: [Synth 8-3917] design au_top_0 has port io_led[23] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[15] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[7] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_M_game_fsm_q_reg[7]) is unused and will be removed from module game_6.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1315.789 ; gain = 68.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|words_10    | out        | 2048x20       | LUT            | 
|words_10    | out        | 2048x20       | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|adder_12    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1315.789 ; gain = 68.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
      : betaCPUi_2/inputAlu_b_inferred/out_b[0]
      : betaCPUi_2/r/out_b[0]
      : betaCPUi_2/r/i_2/out_b[0]
      : betaCPUi_2/r/i_2/read_address_b[4]
      : betaCPUi_2/r/read_address_b[4]
      : betaCPUi_2/control_unit/regfile_rb[4]
      : betaCPUi_2/control_unit/i_0/regfile_rb[4]
      : betaCPUi_2/control_unit/i_0/alu_out[4]
      : betaCPUi_2/control_unit/alu_out[4]
      : betaCPUi_2/game_alu/alu[4]
      : betaCPUi_2/game_alu/i_0/alu[4]
      : betaCPUi_2/game_alu/i_0/P[4]
      : betaCPUi_2/game_alu/b[0]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[0]
      : betaCPUi_2/r/i_2/read_address_b[4]
      : betaCPUi_2/r/read_address_b[4]
      : betaCPUi_2/control_unit/regfile_rb[4]
      : betaCPUi_2/control_unit/i_0/regfile_rb[4]
      : betaCPUi_2/control_unit/i_0/alu_out[4]
      : betaCPUi_2/control_unit/alu_out[4]
      : betaCPUi_2/game_alu/alu[4]
      : betaCPUi_2/game_alu/i_0/alu[4]
      : betaCPUi_2/game_alu/i_0/P[4]
      : betaCPUi_2/game_alu/b[0]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[0]
      : betaCPUi_2/inputAlu_b_inferred/out_b[1]
      : betaCPUi_2/r/out_b[1]
      : betaCPUi_2/r/i_2/out_b[1]
      : betaCPUi_2/r/i_2/read_address_b[3]
      : betaCPUi_2/r/read_address_b[3]
      : betaCPUi_2/control_unit/regfile_rb[3]
      : betaCPUi_2/control_unit/i_0/regfile_rb[3]
      : betaCPUi_2/control_unit/i_0/alu_out[3]
      : betaCPUi_2/control_unit/alu_out[3]
      : betaCPUi_2/game_alu/alu[3]
      : betaCPUi_2/game_alu/i_0/alu[3]
      : betaCPUi_2/game_alu/i_0/P[3]
      : betaCPUi_2/game_alu/b[0]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[0]
      : betaCPUi_2/inputAlu_b_inferred/out_b[2]
      : betaCPUi_2/r/out_b[2]
      : betaCPUi_2/r/i_2/out_b[2]
      : betaCPUi_2/r/i_2/read_address_b[2]
      : betaCPUi_2/r/read_address_b[2]
      : betaCPUi_2/control_unit/regfile_rb[2]
      : betaCPUi_2/control_unit/i_0/regfile_rb[2]
      : betaCPUi_2/control_unit/i_0/alu_out[2]
      : betaCPUi_2/control_unit/alu_out[2]
      : betaCPUi_2/game_alu/alu[2]
      : betaCPUi_2/game_alu/i_0/alu[2]
      : betaCPUi_2/game_alu/i_0/P[2]
      : betaCPUi_2/game_alu/b[0]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[0]
      : betaCPUi_2/control_unit/i_0/alu_out[2]
      : betaCPUi_2/control_unit/alu_out[2]
      : betaCPUi_2/game_alu/alu[2]
      : betaCPUi_2/game_alu/i_0/alu[2]
      : betaCPUi_2/game_alu/i_0/P[2]
      : betaCPUi_2/game_alu/b[0]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[0]
      : betaCPUi_2/inputAlu_b_inferred/out_b[3]
      : betaCPUi_2/r/out_b[3]
      : betaCPUi_2/r/i_2/out_b[3]
      : betaCPUi_2/r/i_2/read_address_b[1]
      : betaCPUi_2/r/read_address_b[1]
      : betaCPUi_2/control_unit/regfile_rb[1]
      : betaCPUi_2/control_unit/i_0/regfile_rb[1]
      : betaCPUi_2/control_unit/i_0/alu_out[1]
      : betaCPUi_2/control_unit/alu_out[1]
      : betaCPUi_2/game_alu/alu[1]
      : betaCPUi_2/game_alu/i_0/alu[1]
      : betaCPUi_2/game_alu/i_0/P[1]
      : betaCPUi_2/game_alu/b[0]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[0]
      : betaCPUi_2/r/i_2/read_address_b[2]
      : betaCPUi_2/r/read_address_b[2]
      : betaCPUi_2/control_unit/regfile_rb[2]
      : betaCPUi_2/control_unit/i_0/regfile_rb[2]
      : betaCPUi_2/inputAlu_b_inferred/out_b[4]
      : betaCPUi_2/r/out_b[4]
      : betaCPUi_2/r/i_2/out_b[4]
      : betaCPUi_2/r/i_2/read_address_b[1]
      : betaCPUi_2/r/read_address_b[1]
      : betaCPUi_2/control_unit/regfile_rb[1]
      : betaCPUi_2/control_unit/i_0/regfile_rb[1]
      : betaCPUi_2/control_unit/i_0/alu_out[1]
      : betaCPUi_2/control_unit/alu_out[1]
      : betaCPUi_2/game_alu/alu[1]
      : betaCPUi_2/game_alu/i_0/alu[1]
      : betaCPUi_2/game_alu/i_0/P[1]
      : betaCPUi_2/game_alu/b[0]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[0]
      : betaCPUi_2/control_unit/i_0/alu_out[0]
      : betaCPUi_2/control_unit/alu_out[0]
      : betaCPUi_2/game_alu/alu[0]
      : betaCPUi_2/game_alu/i_0/alu[0]
      : betaCPUi_2/game_alu/i_0/P[0]
      : betaCPUi_2/game_alu/b[0]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[0]
      : betaCPUi_2/control_unit/i_0/alu_out[1]
      : betaCPUi_2/control_unit/alu_out[1]
      : betaCPUi_2/game_alu/alu[1]
      : betaCPUi_2/game_alu/i_0/alu[1]
      : betaCPUi_2/game_alu/i_0/P[1]
      : betaCPUi_2/game_alu/b[0]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[0]
      : betaCPUi_2/control_unit/i_0/alu_out[3]
      : betaCPUi_2/control_unit/alu_out[3]
      : betaCPUi_2/game_alu/alu[3]
      : betaCPUi_2/game_alu/i_0/alu[3]
      : betaCPUi_2/game_alu/i_0/P[3]
      : betaCPUi_2/game_alu/b[0]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[0]
      : betaCPUi_2/inputAlu_b_inferred/out_b[5]
      : betaCPUi_2/r/out_b[5]
      : betaCPUi_2/r/i_2/out_b[5]
      : betaCPUi_2/r/i_2/read_address_b[5]
      : betaCPUi_2/r/read_address_b[5]
      : betaCPUi_2/control_unit/regfile_rb[5]
      : betaCPUi_2/control_unit/i_0/regfile_rb[5]
      : betaCPUi_2/control_unit/i_0/alu_out[5]
      : betaCPUi_2/control_unit/alu_out[5]
      : betaCPUi_2/game_alu/alu[5]
      : betaCPUi_2/game_alu/i_0/alu[5]
      : betaCPUi_2/game_alu/i_0/P[5]
      : betaCPUi_2/game_alu/b[0]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[0]
      : betaCPUi_2/control_unit/i_0/alu_out[5]
      : betaCPUi_2/control_unit/alu_out[5]
      : betaCPUi_2/game_alu/alu[5]
      : betaCPUi_2/game_alu/i_0/alu[5]
      : betaCPUi_2/game_alu/i_0/P[5]
      : betaCPUi_2/game_alu/b[0]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[0]
      : betaCPUi_2/control_unit/i_0/alu_out[4]
      : betaCPUi_2/control_unit/alu_out[4]
      : betaCPUi_2/game_alu/alu[4]
      : betaCPUi_2/game_alu/i_0/alu[4]
      : betaCPUi_2/game_alu/i_0/P[4]
      : betaCPUi_2/game_alu/b[0]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[0]
      : i_0/\betaCPU/r /out_b[0]
      : i_0/\betaCPU/r /i_2/out_b[0]
      : i_0/\betaCPU/r /i_2/read_address_b[4]
      : i_0/\betaCPU/r /read_address_b[4]
      : i_0/\betaCPU/control_unit /regfile_rb[4]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[4]
      : i_0/\betaCPU/control_unit /i_0/alu_out[4]
      : i_0/\betaCPU/control_unit /alu_out[4]
      : i_0/\betaCPU/game_alu /alu[4]
      : i_0/\betaCPU/game_alu /i_0/alu[4]
      : i_0/\betaCPU/game_alu /i_0/P[4]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/r /i_2/read_address_b[4]
      : i_0/\betaCPU/r /read_address_b[4]
      : i_0/\betaCPU/control_unit /regfile_rb[4]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[4]
      : i_0/\betaCPU/control_unit /i_0/alu_out[4]
      : i_0/\betaCPU/control_unit /alu_out[4]
      : i_0/\betaCPU/game_alu /alu[4]
      : i_0/\betaCPU/game_alu /i_0/alu[4]
      : i_0/\betaCPU/game_alu /i_0/P[4]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[1]
      : i_0/\betaCPU/r /out_b[1]
      : i_0/\betaCPU/r /i_2/out_b[1]
      : i_0/\betaCPU/r /i_2/read_address_b[3]
      : i_0/\betaCPU/r /read_address_b[3]
      : i_0/\betaCPU/control_unit /regfile_rb[3]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[3]
      : i_0/\betaCPU/control_unit /i_0/alu_out[3]
      : i_0/\betaCPU/control_unit /alu_out[3]
      : i_0/\betaCPU/game_alu /alu[3]
      : i_0/\betaCPU/game_alu /i_0/alu[3]
      : i_0/\betaCPU/game_alu /i_0/P[3]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[2]
      : i_0/\betaCPU/r /out_b[2]
      : i_0/\betaCPU/r /i_2/out_b[2]
      : i_0/\betaCPU/r /i_2/read_address_b[2]
      : i_0/\betaCPU/r /read_address_b[2]
      : i_0/\betaCPU/control_unit /regfile_rb[2]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[2]
      : i_0/\betaCPU/control_unit /i_0/alu_out[2]
      : i_0/\betaCPU/control_unit /alu_out[2]
      : i_0/\betaCPU/game_alu /alu[2]
      : i_0/\betaCPU/game_alu /i_0/alu[2]
      : i_0/\betaCPU/game_alu /i_0/P[2]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/control_unit /i_0/alu_out[2]
      : i_0/\betaCPU/control_unit /alu_out[2]
      : i_0/\betaCPU/game_alu /alu[2]
      : i_0/\betaCPU/game_alu /i_0/alu[2]
      : i_0/\betaCPU/game_alu /i_0/P[2]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[3]
      : i_0/\betaCPU/r /out_b[3]
      : i_0/\betaCPU/r /i_2/out_b[3]
      : i_0/\betaCPU/r /i_2/read_address_b[1]
      : i_0/\betaCPU/r /read_address_b[1]
      : i_0/\betaCPU/control_unit /regfile_rb[1]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[1]
      : i_0/\betaCPU/control_unit /i_0/alu_out[1]
      : i_0/\betaCPU/control_unit /alu_out[1]
      : i_0/\betaCPU/game_alu /alu[1]
      : i_0/\betaCPU/game_alu /i_0/alu[1]
      : i_0/\betaCPU/game_alu /i_0/P[1]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/r /i_2/read_address_b[2]
      : i_0/\betaCPU/r /read_address_b[2]
      : i_0/\betaCPU/control_unit /regfile_rb[2]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[2]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[4]
      : i_0/\betaCPU/r /out_b[4]
      : i_0/\betaCPU/r /i_2/out_b[4]
      : i_0/\betaCPU/r /i_2/read_address_b[1]
      : i_0/\betaCPU/r /read_address_b[1]
      : i_0/\betaCPU/control_unit /regfile_rb[1]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[1]
      : i_0/\betaCPU/control_unit /i_0/alu_out[1]
      : i_0/\betaCPU/control_unit /alu_out[1]
      : i_0/\betaCPU/game_alu /alu[1]
      : i_0/\betaCPU/game_alu /i_0/alu[1]
      : i_0/\betaCPU/game_alu /i_0/P[1]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/control_unit /i_0/alu_out[0]
      : i_0/\betaCPU/control_unit /alu_out[0]
      : i_0/\betaCPU/game_alu /alu[0]
      : i_0/\betaCPU/game_alu /i_0/alu[0]
      : i_0/\betaCPU/game_alu /i_0/P[0]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/control_unit /i_0/alu_out[1]
      : i_0/\betaCPU/control_unit /alu_out[1]
      : i_0/\betaCPU/game_alu /alu[1]
      : i_0/\betaCPU/game_alu /i_0/alu[1]
      : i_0/\betaCPU/game_alu /i_0/P[1]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/control_unit /i_0/alu_out[3]
      : i_0/\betaCPU/control_unit /alu_out[3]
      : i_0/\betaCPU/game_alu /alu[3]
      : i_0/\betaCPU/game_alu /i_0/alu[3]
      : i_0/\betaCPU/game_alu /i_0/P[3]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[5]
      : i_0/\betaCPU/r /out_b[5]
      : i_0/\betaCPU/r /i_2/out_b[5]
      : i_0/\betaCPU/r /i_2/read_address_b[5]
      : i_0/\betaCPU/r /read_address_b[5]
      : i_0/\betaCPU/control_unit /regfile_rb[5]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[5]
      : i_0/\betaCPU/control_unit /i_0/alu_out[5]
      : i_0/\betaCPU/control_unit /alu_out[5]
      : i_0/\betaCPU/game_alu /alu[5]
      : i_0/\betaCPU/game_alu /i_0/alu[5]
      : i_0/\betaCPU/game_alu /i_0/P[5]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/control_unit /i_0/alu_out[5]
      : i_0/\betaCPU/control_unit /alu_out[5]
      : i_0/\betaCPU/game_alu /alu[5]
      : i_0/\betaCPU/game_alu /i_0/alu[5]
      : i_0/\betaCPU/game_alu /i_0/P[5]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/control_unit /i_0/alu_out[4]
      : i_0/\betaCPU/control_unit /alu_out[4]
      : i_0/\betaCPU/game_alu /alu[4]
      : i_0/\betaCPU/game_alu /i_0/alu[4]
      : i_0/\betaCPU/game_alu /i_0/P[4]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1315.789 ; gain = 68.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_638/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_637/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_969/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1004/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1002/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1003/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_663/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_665/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_664/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_670/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_668/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_669/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_667/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_671/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_687/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_686/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_685/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_688/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_692/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_691/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_690/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_693/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_638/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_639/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_640/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_647/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_646/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_645/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_644/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_648/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_651/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_652/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_653/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_655/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_656/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_657/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_658/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_659/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1001/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_979/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_978/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_976/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_974/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_683/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_682/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_681/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_680/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_679/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_677/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_676/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_675/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_240 /CO[3]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_240 /CO[2]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_240 /CO[1]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_240 /CO[0]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_240 /O[3]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_240 /O[2]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_240 /O[1]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_240 /O[0]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1315.789 ; gain = 68.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1315.789 ; gain = 68.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1315.789 ; gain = 68.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1315.789 ; gain = 68.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1315.789 ; gain = 68.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1315.789 ; gain = 68.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1315.789 ; gain = 68.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    69|
|3     |LUT1   |    40|
|4     |LUT2   |    66|
|5     |LUT3   |    92|
|6     |LUT4   |    88|
|7     |LUT5   |   160|
|8     |LUT6   |   541|
|9     |MUXF7  |   113|
|10    |MUXF8  |    37|
|11    |FDRE   |   563|
|12    |FDSE   |    62|
|13    |IBUF   |     9|
|14    |OBUF   |    29|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1315.789 ; gain = 68.965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 64 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 1315.789 ; gain = 49.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1315.789 ; gain = 68.965
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1315.789 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 219 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1320.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 70439cca
INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 132 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1320.086 ; gain = 73.262
INFO: [Common 17-1381] The checkpoint 'C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 15 18:14:02 2022...
[Fri Apr 15 18:14:05 2022] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:01:11 . Memory (MB): peak = 1248.746 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr 15 18:14:05 2022] Launched impl_1...
Run output will be captured here: C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/runme.log
# wait_on_run impl_1
[Fri Apr 15 18:14:05 2022] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1247.547 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 219 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/CompStruct/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/CompStruct/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]
Parsing XDC File [C:/Users/CompStruct/Desktop/wordle/wordle4/constraint/au.xdc]
Finished Parsing XDC File [C:/Users/CompStruct/Desktop/wordle/wordle4/constraint/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1247.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1247.547 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.797 . Memory (MB): peak = 1247.547 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d72a842f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1410.230 ; gain = 162.684

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d72a842f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1707.367 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b039fa1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1707.367 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a5ea4fe3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1707.367 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: a5ea4fe3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1707.367 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: a5ea4fe3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1707.367 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a5ea4fe3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1707.367 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1707.367 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 15d1abe1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 1707.367 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15d1abe1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1707.367 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15d1abe1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1707.367 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1707.367 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 15d1abe1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1707.367 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1707.367 ; gain = 459.820
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1707.367 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1746.520 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fc2dc48a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1746.520 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.520 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17bc5cb55

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.323 . Memory (MB): peak = 1746.520 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 219b68695

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.661 . Memory (MB): peak = 1746.520 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 219b68695

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.664 . Memory (MB): peak = 1746.520 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 219b68695

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.668 . Memory (MB): peak = 1746.520 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 22d08c8df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.825 . Memory (MB): peak = 1746.520 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1eecce8cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.923 . Memory (MB): peak = 1746.520 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1eecce8cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.927 . Memory (MB): peak = 1746.520 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 37 LUTNM shape to break, 7 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 11, two critical 26, total 37, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 39 nets or LUTs. Breaked 37 LUTs, combined 2 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.520 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           37  |              2  |                    39  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           37  |              2  |                    39  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 21cc95f76

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1746.520 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 160dc9a73

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1746.520 ; gain = 0.000
Phase 2 Global Placement | Checksum: 160dc9a73

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1746.520 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 171297c61

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1746.520 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14772c648

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1746.520 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c4c12545

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1746.520 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b1472d0e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1746.520 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 10eab5038

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1746.520 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 23c160ca3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1746.520 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 23736790a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1746.520 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 26296da72

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1746.520 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 18d73dd37

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1746.520 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 18d73dd37

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1746.520 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1aa848d18

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.526 | TNS=-11705.039 |
Phase 1 Physical Synthesis Initialization | Checksum: 187071ce5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1746.520 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 185c4d2ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1746.520 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1aa848d18

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1746.520 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-27.776. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 18bff7310

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1746.520 ; gain = 0.000

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1746.520 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 18bff7310

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1746.520 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18bff7310

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1746.520 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 18bff7310

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1746.520 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 18bff7310

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1746.520 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1746.520 ; gain = 0.000

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1746.520 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 169597639

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1746.520 ; gain = 0.000
Ending Placer Task | Checksum: 1391ed231

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1746.520 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 1746.520 ; gain = 0.992
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1746.520 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1746.520 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1746.520 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.18s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1746.520 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.025 | TNS=-9447.513 |
Phase 1 Physical Synthesis Initialization | Checksum: 160270e8f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 1746.520 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.025 | TNS=-9447.513 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 160270e8f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 1746.520 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.025 | TNS=-9447.513 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_1_q_reg[6]_0[0].  Re-placed instance betaCPU/r/M_guess_2_letter_1_q_reg[5]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_2_letter_1_q_reg[6]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.776 | TNS=-9446.695 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_4_letter_4_q_reg[6]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net reset_cond/Q[0]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net reset_cond/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.674 | TNS=-9408.232 |
INFO: [Physopt 32-81] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[11]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.672 | TNS=-9407.511 |
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[14].  Re-placed instance betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[14]
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.668 | TNS=-9406.543 |
INFO: [Physopt 32-81] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.668 | TNS=-9458.306 |
INFO: [Physopt 32-81] Processed net betaCPU/control_unit/Q[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.667 | TNS=-9457.945 |
INFO: [Physopt 32-81] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[13]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.650 | TNS=-9451.791 |
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_9_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_9_n_0. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_9_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_32_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.633 | TNS=-9451.553 |
INFO: [Physopt 32-702] Processed net reset_cond/in14[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_guess_2_letter_1_q_reg[5]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_guess_2_letter_1_q[5]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net reset_cond/M_guess_2_letter_1_q[5]_i_13_n_0. Critical path length was reduced through logic transformation on cell reset_cond/M_guess_2_letter_1_q[5]_i_13_comp.
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/DI[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.547 | TNS=-9424.561 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_word_index_q[1].  Re-placed instance betaCPU/r/M_word_index_q_reg[1]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_word_index_q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.547 | TNS=-9424.259 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_word_index_q_reg[10]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_stage_q_reg[3]_32[0]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_word_index_q[10]_i_1_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_temp_guess_g_letter_i_q[5]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.472 | TNS=-9416.476 |
INFO: [Physopt 32-702] Processed net reset_cond/M_guess_2_letter_1_q[5]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net reset_cond/M_guess_2_letter_1_q[5]_i_11_n_0. Critical path length was reduced through logic transformation on cell reset_cond/M_guess_2_letter_1_q[5]_i_11_comp.
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/DI[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.440 | TNS=-9415.010 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[3].  Re-placed instance betaCPU/r/M_temp_coloured_letter_q_reg[6]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.434 | TNS=-9414.985 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_temp_coloured_letter_q[1].  Re-placed instance betaCPU/r/M_temp_coloured_letter_q_reg[1]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_temp_coloured_letter_q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.434 | TNS=-9414.975 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_temp_coloured_letter_q[2].  Re-placed instance betaCPU/r/M_temp_coloured_letter_q_reg[2]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_temp_coloured_letter_q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.434 | TNS=-9414.802 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[0].  Re-placed instance betaCPU/r/M_temp_coloured_letter_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.434 | TNS=-9414.845 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[1].  Re-placed instance betaCPU/r/M_temp_coloured_letter_q_reg[4]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.412 | TNS=-9414.898 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_temp_coloured_letter_q[0].  Re-placed instance betaCPU/r/M_temp_coloured_letter_q_reg[0]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_temp_coloured_letter_q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.412 | TNS=-9415.086 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[2].  Re-placed instance betaCPU/r/M_temp_coloured_letter_q_reg[5]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.412 | TNS=-9415.380 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_stage_q_reg[3]_33[0]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_temp_coloured_letter_q[6]_i_1_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_temp_guess_g_letter_i_q[5]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.356 | TNS=-9412.584 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_letter_2_q[1].  Re-placed instance betaCPU/r/M_correct_letter_2_q_reg[1]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_correct_letter_2_q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.284 | TNS=-9411.881 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[1].  Re-placed instance betaCPU/r/M_temp_coloured_letter_q_reg[4]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.240 | TNS=-9411.727 |
INFO: [Physopt 32-134] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.165 | TNS=-9405.659 |
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_5_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net reset_cond/M_control_unit_regfile_out_b[6].  Re-placed instance reset_cond/M_guess_2_letter_1_q[6]_i_33
INFO: [Physopt 32-735] Processed net reset_cond/M_control_unit_regfile_out_b[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.131 | TNS=-9402.778 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_letter_2_q[0].  Re-placed instance betaCPU/r/M_correct_letter_2_q_reg[0]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_correct_letter_2_q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.129 | TNS=-9402.394 |
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_14_n_0. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_14_comp.
INFO: [Physopt 32-735] Processed net reset_cond/M_control_unit_regfile_out_b[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.994 | TNS=-9330.316 |
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_13_n_0. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_13_comp.
INFO: [Physopt 32-735] Processed net reset_cond/M_control_unit_regfile_out_b[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.832 | TNS=-9298.787 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_4_q_reg[5]_0.  Re-placed instance betaCPU/r/M_guess_2_letter_1_q[5]_i_10
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_2_letter_4_q_reg[5]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.831 | TNS=-9268.416 |
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_2_n_0. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_2_comp.
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.826 | TNS=-9268.011 |
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_26_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net reset_cond/M_control_unit_regfile_out_b[9].  Re-placed instance reset_cond/M_word_index_q[9]_i_4
INFO: [Physopt 32-735] Processed net reset_cond/M_control_unit_regfile_out_b[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.702 | TNS=-9236.758 |
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_23_n_0. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_23_comp.
INFO: [Physopt 32-735] Processed net reset_cond/M_control_unit_regfile_out_b[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.677 | TNS=-9234.738 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_4_q_reg[6]_1.  Re-placed instance betaCPU/r/M_guess_2_letter_1_q[6]_i_55
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_2_letter_4_q_reg[6]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.652 | TNS=-9232.738 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_2_letter_4_q_reg[6]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.640 | TNS=-9231.779 |
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_14_n_0. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_14_comp_1.
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_2_letter_4_q_reg[5]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.623 | TNS=-9212.979 |
INFO: [Physopt 32-81] Processed net betaCPU/r/M_guess_2_letter_4_q_reg[6]_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_2_letter_4_q_reg[6]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.577 | TNS=-9209.842 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_2_letter_4_q_reg[5]_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_2_letter_1_q[5]_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.509 | TNS=-9186.110 |
INFO: [Physopt 32-81] Processed net betaCPU/r/M_guess_2_letter_1_q[5]_i_19_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_2_letter_1_q[5]_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.501 | TNS=-9173.096 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_2_letter_4_q_reg[6]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.484 | TNS=-9171.737 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_2_letter_4_q_reg[6]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_2_letter_1_q[6]_i_84_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.463 | TNS=-9170.056 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_2_letter_1_q[5]_i_19_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.445 | TNS=-9138.786 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_1_q[6]_i_86_n_0.  Re-placed instance betaCPU/r/M_guess_2_letter_1_q[6]_i_86
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_2_letter_1_q[6]_i_86_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.376 | TNS=-9118.240 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_2_letter_1_q[6]_i_86_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.373 | TNS=-9115.556 |
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net reset_cond/M_control_unit_regfile_out_b[8].  Re-placed instance reset_cond/M_word_index_q[8]_i_4
INFO: [Physopt 32-735] Processed net reset_cond/M_control_unit_regfile_out_b[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.287 | TNS=-9108.633 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_2_letter_4_q_reg[5]_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net betaCPU/r/M_guess_2_letter_4_q_reg[5]_0_repN. Critical path length was reduced through logic transformation on cell betaCPU/r/M_guess_2_letter_1_q[5]_i_10_comp_2.
INFO: [Physopt 32-735] Processed net reset_cond/M_control_unit_regfile_out_b[5]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.285 | TNS=-9107.927 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_2_letter_1_q[5]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net betaCPU/r/M_guess_2_letter_1_q[5]_i_21_n_0. Critical path length was reduced through logic transformation on cell betaCPU/r/M_guess_2_letter_1_q[5]_i_21_comp.
INFO: [Physopt 32-735] Processed net reset_cond/M_stage_q_reg[3]_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.279 | TNS=-9080.844 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_2_letter_1_q[6]_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net betaCPU/r/M_guess_2_letter_1_q[6]_i_84_n_0. Critical path length was reduced through logic transformation on cell betaCPU/r/M_guess_2_letter_1_q[6]_i_84_comp.
INFO: [Physopt 32-735] Processed net reset_cond/M_stage_q_reg[3]_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.263 | TNS=-9071.335 |
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_24_n_0. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_24_comp.
INFO: [Physopt 32-735] Processed net reset_cond/M_control_unit_regfile_out_b[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.215 | TNS=-9066.114 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_2_letter_1_q[6]_i_85_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.175 | TNS=-9062.834 |
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_22_n_0. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_22_comp.
INFO: [Physopt 32-735] Processed net reset_cond/M_control_unit_regfile_out_b[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.150 | TNS=-9060.835 |
INFO: [Physopt 32-710] Processed net betaCPU/r/M_guess_2_letter_4_q_reg[5]_0_repN. Critical path length was reduced through logic transformation on cell betaCPU/r/M_guess_2_letter_1_q[5]_i_10_comp.
INFO: [Physopt 32-735] Processed net reset_cond/M_matrix1_letter_address_dff_q[4]_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.140 | TNS=-9057.343 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_2_letter_1_q[5]_i_19_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net betaCPU/r/M_guess_2_letter_1_q[5]_i_19_n_0_repN. Critical path length was reduced through logic transformation on cell betaCPU/r/M_guess_2_letter_1_q[5]_i_19_replica_comp.
INFO: [Physopt 32-735] Processed net reset_cond/M_stage_q_reg[3]_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.139 | TNS=-9049.462 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_2_letter_1_q[6]_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net betaCPU/r/M_guess_2_letter_1_q[6]_i_86_n_0. Critical path length was reduced through logic transformation on cell betaCPU/r/M_guess_2_letter_1_q[6]_i_86_comp.
INFO: [Physopt 32-735] Processed net reset_cond/M_stage_q_reg[3]_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.114 | TNS=-9048.269 |
INFO: [Physopt 32-663] Processed net reset_cond/M_guess_2_letter_1_q[5]_i_9_n_0.  Re-placed instance reset_cond/M_guess_2_letter_1_q[5]_i_9
INFO: [Physopt 32-735] Processed net reset_cond/M_guess_2_letter_1_q[5]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.022 | TNS=-9016.161 |
INFO: [Physopt 32-81] Processed net reset_cond/M_guess_2_letter_1_q[5]_i_9_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net reset_cond/M_guess_2_letter_1_q[5]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.017 | TNS=-9013.885 |
INFO: [Physopt 32-663] Processed net reset_cond/M_word_index_q[9]_i_7_n_0.  Re-placed instance reset_cond/M_word_index_q[9]_i_7
INFO: [Physopt 32-735] Processed net reset_cond/M_word_index_q[9]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.015 | TNS=-9013.725 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net reset_cond/M_guess_2_letter_1_q[5]_i_9_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.946 | TNS=-8979.960 |
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_12_n_0. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_12_comp.
INFO: [Physopt 32-735] Processed net reset_cond/M_control_unit_regfile_out_b[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.932 | TNS=-8979.121 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_2_letter_1_q[6]_i_85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net betaCPU/r/M_guess_2_letter_1_q[6]_i_85_n_0. Critical path length was reduced through logic transformation on cell betaCPU/r/M_guess_2_letter_1_q[6]_i_85_comp.
INFO: [Physopt 32-735] Processed net reset_cond/M_stage_q_reg[3]_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.926 | TNS=-8979.449 |
INFO: [Physopt 32-81] Processed net reset_cond/M_guess_2_letter_1_q[6]_i_54_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net reset_cond/M_guess_2_letter_1_q[6]_i_54_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.921 | TNS=-8979.863 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net reset_cond/M_guess_2_letter_1_q[6]_i_54_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.917 | TNS=-8979.543 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_1_q[5]_i_20_n_0.  Re-placed instance betaCPU/r/M_guess_2_letter_1_q[5]_i_20
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_2_letter_1_q[5]_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.911 | TNS=-8977.449 |
INFO: [Physopt 32-710] Processed net betaCPU/r/M_guess_2_letter_1_q[5]_i_21_n_0. Critical path length was reduced through logic transformation on cell betaCPU/r/M_guess_2_letter_1_q[5]_i_21_comp_1.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[22]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.871 | TNS=-8944.196 |
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_13_n_0. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_13_comp_1.
INFO: [Physopt 32-735] Processed net reset_cond/M_guess_2_letter_1_q[6]_i_54_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.838 | TNS=-8941.217 |
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_23_n_0. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_23_comp_1.
INFO: [Physopt 32-735] Processed net reset_cond/M_word_index_q[9]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.815 | TNS=-8940.192 |
INFO: [Physopt 32-710] Processed net betaCPU/r/M_guess_2_letter_1_q[6]_i_84_n_0. Critical path length was reduced through logic transformation on cell betaCPU/r/M_guess_2_letter_1_q[6]_i_84_comp_1.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[22]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.804 | TNS=-8940.119 |
INFO: [Physopt 32-702] Processed net reset_cond/M_guess_2_letter_1_q[5]_i_9_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net reset_cond/M_guess_2_letter_1_q[5]_i_9_n_0_repN. Critical path length was reduced through logic transformation on cell reset_cond/M_guess_2_letter_1_q[5]_i_9_replica_comp.
INFO: [Physopt 32-735] Processed net reset_cond/M_stage_q_reg[3]_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.778 | TNS=-8904.695 |
INFO: [Physopt 32-663] Processed net reset_cond/M_word_index_q[10]_i_17_n_0.  Re-placed instance reset_cond/M_word_index_q[10]_i_17
INFO: [Physopt 32-735] Processed net reset_cond/M_word_index_q[10]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.767 | TNS=-8903.804 |
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_24_n_0. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_24_comp_1.
INFO: [Physopt 32-735] Processed net reset_cond/M_word_index_q[8]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.759 | TNS=-8903.832 |
INFO: [Physopt 32-663] Processed net reset_cond/M_guess_2_letter_1_q[6]_i_54_n_0_repN_2.  Re-placed instance reset_cond/M_guess_2_letter_1_q[6]_i_54_comp_1
INFO: [Physopt 32-735] Processed net reset_cond/M_guess_2_letter_1_q[6]_i_54_n_0_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.701 | TNS=-8897.460 |
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_22_n_0. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_22_comp_1.
INFO: [Physopt 32-735] Processed net reset_cond/M_word_index_q[10]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.679 | TNS=-8896.527 |
INFO: [Physopt 32-702] Processed net reset_cond/M_word_index_q[7]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net reset_cond/M_word_index_q[7]_i_6_n_0. Critical path length was reduced through logic transformation on cell reset_cond/M_word_index_q[7]_i_6_comp.
INFO: [Physopt 32-735] Processed net reset_cond/M_matrix1_letter_address_dff_q[4]_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.679 | TNS=-8896.527 |
INFO: [Physopt 32-710] Processed net betaCPU/r/M_guess_2_letter_1_q[5]_i_19_n_0_repN. Critical path length was reduced through logic transformation on cell betaCPU/r/M_guess_2_letter_1_q[5]_i_19_replica_comp_1.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[22]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.650 | TNS=-8873.769 |
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_13_n_0. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_13_comp.
INFO: [Physopt 32-735] Processed net reset_cond/M_guess_2_letter_1_q[6]_i_54_n_0_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.640 | TNS=-8872.964 |
INFO: [Physopt 32-710] Processed net reset_cond/M_word_index_q[7]_i_6_n_0. Critical path length was reduced through logic transformation on cell reset_cond/M_word_index_q[7]_i_6_comp_1.
INFO: [Physopt 32-735] Processed net reset_cond/M_stage_q_reg[3]_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.607 | TNS=-8871.400 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_2_letter_1_q[5]_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.552 | TNS=-8837.154 |
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[22]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[22]_0. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_68_comp_6.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_87_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.534 | TNS=-8837.047 |
INFO: [Physopt 32-710] Processed net betaCPU/r/M_guess_2_letter_1_q[6]_i_84_n_0. Critical path length was reduced through logic transformation on cell betaCPU/r/M_guess_2_letter_1_q[6]_i_84_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_87_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.501 | TNS=-8834.407 |
INFO: [Physopt 32-710] Processed net betaCPU/r/M_guess_2_letter_1_q[5]_i_21_n_0. Critical path length was reduced through logic transformation on cell betaCPU/r/M_guess_2_letter_1_q[5]_i_21_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_87_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.402 | TNS=-8794.205 |
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_93_n_0.  Re-placed instance betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_93
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_93_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.374 | TNS=-8784.434 |
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[22]_0. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_68_comp_7.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_93_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.351 | TNS=-8782.054 |
INFO: [Physopt 32-710] Processed net betaCPU/r/M_guess_2_letter_1_q[5]_i_19_n_0_repN. Critical path length was reduced through logic transformation on cell betaCPU/r/M_guess_2_letter_1_q[5]_i_19_replica_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_87_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.174 | TNS=-8720.282 |
INFO: [Physopt 32-710] Processed net betaCPU/r/M_guess_2_letter_1_q[5]_i_21_n_0. Critical path length was reduced through logic transformation on cell betaCPU/r/M_guess_2_letter_1_q[5]_i_21_comp_2.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_93_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.066 | TNS=-8675.327 |
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_93_n_0.  Re-placed instance betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_93
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_93_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.023 | TNS=-8663.817 |
INFO: [Physopt 32-710] Processed net betaCPU/r/M_guess_2_letter_1_q[6]_i_84_n_0. Critical path length was reduced through logic transformation on cell betaCPU/r/M_guess_2_letter_1_q[6]_i_84_comp_2.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_93_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-25.001 | TNS=-8659.905 |
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_93_n_0.  Re-placed instance betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_93
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_93_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.997 | TNS=-8658.511 |
INFO: [Physopt 32-710] Processed net betaCPU/r/M_guess_2_letter_1_q[5]_i_19_n_0_repN. Critical path length was reduced through logic transformation on cell betaCPU/r/M_guess_2_letter_1_q[5]_i_19_replica_comp_2.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_93_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.912 | TNS=-8608.678 |
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_27[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_game_alu_b[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_game_alu_b[1]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_43_comp.
INFO: [Physopt 32-735] Processed net betaCPU/FSM_onehot_M_game_fsm_q[10]_i_47_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.607 | TNS=-8502.234 |
INFO: [Physopt 32-702] Processed net reset_cond/M_control_unit_regfile_out_b[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_matrix1_letter_address_dff_q[1]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_matrix1_letter_address_dff_q[4]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net reset_cond/M_stage_q_reg[3]_6. Critical path length was reduced through logic transformation on cell reset_cond/M_matrix1_letter_address_dff_q[4]_i_54_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[14]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.587 | TNS=-8495.173 |
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_86_n_0.  Re-placed instance betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_86
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_86_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.447 | TNS=-8445.754 |
INFO: [Physopt 32-710] Processed net reset_cond/M_stage_q_reg[3]_6. Critical path length was reduced through logic transformation on cell reset_cond/M_matrix1_letter_address_dff_q[4]_i_54_comp_1.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_86_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.573 | TNS=-8137.232 |
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_27[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_game_alu_b[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_control_unit_regfile_out_b[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net reset_cond/M_matrix1_letter_address_dff_q[2]_i_3_n_0.  Re-placed instance reset_cond/M_matrix1_letter_address_dff_q[2]_i_3
INFO: [Physopt 32-735] Processed net reset_cond/M_matrix1_letter_address_dff_q[2]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.374 | TNS=-8066.190 |
INFO: [Physopt 32-702] Processed net reset_cond/M_matrix1_letter_address_dff_q[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net reset_cond/M_stage_q_reg[3]_4. Critical path length was reduced through logic transformation on cell reset_cond/M_matrix1_letter_address_dff_q[4]_i_23_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[6]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.343 | TNS=-8055.123 |
INFO: [Physopt 32-710] Processed net reset_cond/M_stage_q_reg[3]_4. Critical path length was reduced through logic transformation on cell reset_cond/M_matrix1_letter_address_dff_q[4]_i_23_comp_1.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_72_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.692 | TNS=-7822.716 |
INFO: [Physopt 32-710] Processed net reset_cond/M_stage_q_reg[3]_4. Critical path length was reduced through logic transformation on cell reset_cond/M_matrix1_letter_address_dff_q[4]_i_23_comp.
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/M_game_alu_alu[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.072 | TNS=-7601.375 |
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_stage_q_reg[3][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[10]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_27[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net reset_cond/M_stage_q_reg[3]_9[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_9[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_control_unit_regfile_out_b[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_matrix1_letter_address_dff_q[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_matrix1_letter_address_dff_q_reg[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net reset_cond/M_stage_q_reg[3]_5. Critical path length was reduced through logic transformation on cell reset_cond/M_matrix1_letter_address_dff_q[4]_i_20_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[13]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.811 | TNS=-7507.154 |
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_66_n_0.  Re-placed instance betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_66
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_66_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.768 | TNS=-7491.632 |
INFO: [Physopt 32-710] Processed net reset_cond/M_stage_q_reg[3]_5. Critical path length was reduced through logic transformation on cell reset_cond/M_matrix1_letter_address_dff_q[4]_i_20_comp_1.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_66_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.384 | TNS=-7353.008 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net betaCPU/game_alu/M_game_alu_alu[1].  Re-placed instance betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_5
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/M_game_alu_alu[1]. Optimization improves timing on the net.
INFO: [Physopt 32-710] Processed net reset_cond/M_stage_q_reg[3]_5. Critical path length was reduced through logic transformation on cell reset_cond/M_matrix1_letter_address_dff_q[4]_i_20_comp.
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/M_game_alu_alu[1]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_27[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_stage_q_reg[3]_27[0]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_35_comp.
INFO: [Physopt 32-735] Processed net betaCPU/FSM_onehot_M_game_fsm_q[10]_i_44_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net reset_cond/M_control_unit_regfile_out_b[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_matrix1_letter_address_dff_q[4]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net reset_cond/M_matrix1_letter_address_dff_q[4]_i_24_n_0. Critical path length was reduced through logic transformation on cell reset_cond/M_matrix1_letter_address_dff_q[4]_i_24_comp.
INFO: [Physopt 32-710] Processed net reset_cond/M_matrix1_letter_address_dff_q[4]_i_24_n_0. Critical path length was reduced through logic transformation on cell reset_cond/M_matrix1_letter_address_dff_q[4]_i_24_comp_1.
INFO: [Physopt 32-81] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[17]. Replicated 1 times.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net reset_cond/M_matrix1_letter_address_dff_q[4]_i_24_n_0. Critical path length was reduced through logic transformation on cell reset_cond/M_matrix1_letter_address_dff_q[4]_i_24_comp.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/in27[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q_reg[4]_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_out_a[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_correct_k_q_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_ra[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_11_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_4_letter_4_q_reg[6]_0[1].  Re-placed instance betaCPU/r/M_guess_4_letter_4_q_reg[6]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_9_n_0.  Re-placed instance betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_9_comp
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_letter_3_q[4].  Re-placed instance betaCPU/r/M_correct_letter_3_q_reg[4]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_1_q[0].  Re-placed instance betaCPU/r/M_guess_2_letter_1_q_reg[0]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_input_letter_4_q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_2_letter_1_q[4]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_2_letter_1_q[4]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/in14[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-663] Processed net betaCPU/r/M_temp_guess_g_letter_i_q[0].  Re-placed instance betaCPU/r/M_temp_guess_g_letter_i_q_reg[0]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_temp_guess_g_letter_i_q[2].  Re-placed instance betaCPU/r/M_temp_guess_g_letter_i_q_reg[2]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[5]_0[0].  Re-placed instance betaCPU/r/M_temp_guess_g_letter_i_q_reg[3]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[5]_0[2].  Re-placed instance betaCPU/r/M_temp_guess_g_letter_i_q_reg[5]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_4_letter_4_q_reg[6]_0[1].  Re-placed instance betaCPU/r/M_guess_4_letter_4_q_reg[6]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_input_letter_2_q[2].  Re-placed instance betaCPU/r/M_input_letter_2_q_reg[2]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_4_letter_1_q[0].  Re-placed instance betaCPU/r/M_guess_4_letter_1_q_reg[0]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_4_q_reg[6]_0[0].  Re-placed instance betaCPU/r/M_guess_2_letter_4_q_reg[5]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_input_i_q[0].  Re-placed instance betaCPU/r/M_input_i_q_reg[0]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_input_i_q[1].  Re-placed instance betaCPU/r/M_input_i_q_reg[1]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_input_i_q[2].  Re-placed instance betaCPU/r/M_input_i_q_reg[2]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_g_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_g_q[2]_i_2_n_0.  Re-placed instance betaCPU/control_unit/M_g_q[2]_i_2
INFO: [Physopt 32-702] Processed net betaCPU/r/M_word_index_q_reg[10]_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_word_index_q[9]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/in14[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_4_letter_2_q[1].  Re-placed instance betaCPU/r/M_guess_4_letter_2_q_reg[1]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[1].  Re-placed instance betaCPU/r/M_temp_coloured_letter_q_reg[4]
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_3_n_0.  Re-placed instance betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_3
INFO: [Physopt 32-702] Processed net betaCPU/r/M_oka_mode_q. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/r/M_oka_mode_d0_out.  Re-placed instance betaCPU/control_unit/M_oka_mode_q[0]_i_2
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_3_letter_3_q[3].  Re-placed instance betaCPU/r/M_guess_3_letter_3_q_reg[3]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[1].  Re-placed instance betaCPU/r/M_temp_coloured_letter_q_reg[4]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_letter_4_q[2].  Re-placed instance betaCPU/r/M_correct_letter_4_q_reg[2]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_3_letter_3_q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_guess_3_letter_1_q[6]_i_2_n_0.  Re-placed instance betaCPU/control_unit/M_guess_3_letter_1_q[6]_i_2
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/r/M_oka_mode_d0_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_guess_3_letter_1_q[6]_i_3_n_0.  Re-placed instance betaCPU/control_unit/M_guess_3_letter_1_q[6]_i_3
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_4_letter_1_q[0].  Re-placed instance betaCPU/r/M_guess_4_letter_1_q_reg[0]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_4_letter_1_q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_stage_q_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/DI[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_game_alu_alu[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-663] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_3_n_0.  Re-placed instance betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_3
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 8 pins.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[31]_i_6_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_2_letter_4_q_reg[5]_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[22]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_27[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_game_alu_b[1].  Re-placed instance betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_43_comp
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_game_alu_b[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_control_unit_regfile_out_b[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_matrix1_letter_address_dff_q[1]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_matrix1_letter_address_dff_q[4]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net reset_cond/M_stage_q_reg[3]_6.  Re-placed instance reset_cond/M_matrix1_letter_address_dff_q[4]_i_54_comp_1
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_27[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_game_alu_b[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_control_unit_regfile_out_b[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_matrix1_letter_address_dff_q[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_stage_q_reg[3][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_27[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_9[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_control_unit_regfile_out_b[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_matrix1_letter_address_dff_q[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_matrix1_letter_address_dff_q_reg[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 31 pins.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_27[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_control_unit_regfile_out_b[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-702] Processed net reset_cond/M_matrix1_letter_address_dff_q[4]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/in27[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_out_a[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_correct_k_q_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_ra[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_stage_q_reg[3]_11[0].  Re-placed instance betaCPU/control_unit/M_guess_4_letter_1_q[6]_i_1
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_letter_2_q[0].  Re-placed instance betaCPU/r/M_correct_letter_2_q_reg[0]
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_correct_letter_2_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/E[0].  Re-placed instance betaCPU/control_unit/M_correct_letter_2_q[4]_i_1
INFO: [Physopt 32-702] Processed net betaCPU/r/M_temp_guess_g_letter_i_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_temp_guess_g_letter_i_q[5]_i_2_n_0.  Re-placed instance betaCPU/control_unit/M_temp_guess_g_letter_i_q[5]_i_2
INFO: [Physopt 32-702] Processed net betaCPU/r/M_i_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-663] Processed net betaCPU/r/M_input_letter_2_q[0].  Re-placed instance betaCPU/r/M_input_letter_2_q_reg[0]
INFO: [Physopt 32-663] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_11_n_0.  Re-placed instance betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_11
INFO: [Physopt 32-702] Processed net betaCPU/r/M_k_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_k_q[0].  Re-placed instance betaCPU/r/M_correct_k_q_reg[0]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_k_q[1].  Re-placed instance betaCPU/r/M_correct_k_q_reg[1]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_1_q[3].  Re-placed instance betaCPU/r/M_guess_2_letter_1_q_reg[3]
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[34][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_2_letter_4_q_reg[6]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_2_letter_1_q[6]_i_85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[34]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
Phase 3 Critical Path Optimization | Checksum: 160270e8f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 1746.520 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net betaCPU/r/M_word_index_q_reg[10]_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[34]_1[2]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_word_index_q[9]_i_1_comp.
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_4_q[2].  Re-placed instance betaCPU/r/M_guess_2_letter_4_q_reg[2]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_temp_guess_g_letter_i_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_stage_q_reg[3]_34[0]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_temp_guess_g_letter_i_q[5]_i_1_comp.
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_k_q[3].  Re-placed instance betaCPU/r/M_correct_k_q_reg[3]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_k_q_reg[4]_0[0].  Re-placed instance betaCPU/r/M_correct_k_q_reg[4]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_correct_k_q_reg[4]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_stage_q_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[33]. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/M_guess_2_letter_1_q[6]_i_15_comp.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_word_index_q_reg[10]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[34]_1[1]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_word_index_q[8]_i_1_comp.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_oka_mode_q. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/r/M_oka_mode_d0_out.  Re-placed instance betaCPU/control_unit/M_oka_mode_q[0]_i_2
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_3_letter_3_q[4].  Re-placed instance betaCPU/r/M_guess_3_letter_3_q_reg[4]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_letter_4_q[1].  Re-placed instance betaCPU/r/M_correct_letter_4_q_reg[1]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_3_letter_4_q[0].  Re-placed instance betaCPU/r/M_guess_3_letter_4_q_reg[0]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_3_letter_4_q[1].  Re-placed instance betaCPU/r/M_guess_3_letter_4_q_reg[1]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_3_letter_4_q[2].  Re-placed instance betaCPU/r/M_guess_3_letter_4_q_reg[2]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_3_letter_4_q[3].  Re-placed instance betaCPU/r/M_guess_3_letter_4_q_reg[3]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_3_letter_4_q_reg[6]_0[0].  Re-placed instance betaCPU/r/M_guess_3_letter_4_q_reg[5]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_3_letter_4_q_reg[6]_0[1].  Re-placed instance betaCPU/r/M_guess_3_letter_4_q_reg[6]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_3_letter_3_q[0].  Re-placed instance betaCPU/r/M_guess_3_letter_3_q_reg[0]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_3_letter_3_q_reg[6]_0[0].  Re-placed instance betaCPU/r/M_guess_3_letter_3_q_reg[5]
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_11_0[4]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_guess_2_letter_1_q[4]_i_1_comp.
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_3_letter_3_q[1].  Re-placed instance betaCPU/r/M_guess_3_letter_3_q_reg[1]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_3_letter_3_q[2].  Re-placed instance betaCPU/r/M_guess_3_letter_3_q_reg[2]
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_oka_mode_q_reg[0]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_oka_mode_q[0]_i_1_comp.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_3_letter_4_q_reg[6]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net betaCPU/control_unit/M_guess_3_letter_1_q[6]_i_2_n_0. Replicated 1 times.
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_11_0[4]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_guess_2_letter_1_q[4]_i_1_comp_1.
INFO: [Physopt 32-663] Processed net betaCPU/r/M_input_letter_4_q[0].  Re-placed instance betaCPU/r/M_input_letter_4_q_reg[0]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_input_letter_4_q[1].  Re-placed instance betaCPU/r/M_input_letter_4_q_reg[1]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_input_letter_4_q[2].  Re-placed instance betaCPU/r/M_input_letter_4_q_reg[2]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_input_letter_4_q[3].  Re-placed instance betaCPU/r/M_input_letter_4_q_reg[3]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_2_q[0].  Re-placed instance betaCPU/r/M_guess_2_letter_2_q_reg[0]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_2_q[1].  Re-placed instance betaCPU/r/M_guess_2_letter_2_q_reg[1]
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_2_q[2].  Re-placed instance betaCPU/r/M_guess_2_letter_2_q_reg[2]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_g_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_g_q[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_word_index_q_reg[10]_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_word_index_q[10]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/in14[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/DI[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_game_alu_alu[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[10]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[34][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[31]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_2_letter_4_q_reg[6]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_2_letter_1_q[6]_i_85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[22]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_27[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_game_alu_b[1].  Re-placed instance betaCPU/control_unit/FSM_onehot_M_game_fsm_q[10]_i_43_comp
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_game_alu_b[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_control_unit_regfile_out_b[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_matrix1_letter_address_dff_q[1]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net reset_cond/M_matrix1_letter_address_dff_q[4]_i_56_n_0.  Re-placed instance reset_cond/M_matrix1_letter_address_dff_q[4]_i_56
INFO: [Physopt 32-702] Processed net reset_cond/M_matrix1_letter_address_dff_q[4]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_27[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_game_alu_b[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_control_unit_regfile_out_b[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_matrix1_letter_address_dff_q[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_stage_q_reg[3][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_27[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_9[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_control_unit_regfile_out_b[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_matrix1_letter_address_dff_q[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_matrix1_letter_address_dff_q_reg[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_27[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_control_unit_regfile_out_b[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net reset_cond/M_matrix1_letter_address_dff_q[4]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/in27[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_out_a[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_correct_k_q_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_ra[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[34]_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 160270e8f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 1746.520 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1746.520 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-18.843 | TNS=-6498.501 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          9.182  |       2949.012  |           14  |              0  |                   188  |           0  |           2  |  00:00:28  |
|  Total          |          9.182  |       2949.012  |           14  |              0  |                   188  |           0  |           3  |  00:00:28  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1746.520 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 20c3f3445

Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 1746.520 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
662 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 1746.520 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 1749.695 ; gain = 3.176
INFO: [Common 17-1381] The checkpoint 'C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e111fd2f ConstDB: 0 ShapeSum: 5d26b021 RouteDB: 0
Post Restoration Checksum: NetGraph: d36df9d8 NumContArr: 5101511e Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1246f4af6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1830.277 ; gain = 71.500

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1246f4af6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1830.277 ; gain = 71.500

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1246f4af6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1836.289 ; gain = 77.512

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1246f4af6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1836.289 ; gain = 77.512
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18aa24e0a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1843.926 ; gain = 85.148
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-17.923| TNS=-6137.658| WHS=-0.145 | THS=-9.841 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1424
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1424
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1e1dfe04e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1845.070 ; gain = 86.293

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1e1dfe04e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1845.070 ; gain = 86.293
Phase 3 Initial Routing | Checksum: 19c0911d6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1845.070 ; gain = 86.293
INFO: [Route 35-580] Design has 14 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+==============+===============+====================================+
| Launch Clock | Capture Clock | Pin                                |
+==============+===============+====================================+
| clk_0        | clk_0         | betaCPU/r/M_g_q_reg[0]/D           |
| clk_0        | clk_0         | betaCPU/r/M_num_correct_q_reg[0]/D |
| clk_0        | clk_0         | betaCPU/r/M_k_q_reg[0]/D           |
| clk_0        | clk_0         | betaCPU/r/M_num_correct_q_reg[2]/D |
| clk_0        | clk_0         | betaCPU/r/M_input_ctr_q_reg[1]/D   |
+--------------+---------------+------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 616
 Number of Nodes with overlaps = 309
 Number of Nodes with overlaps = 197
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-20.372| TNS=-6970.388| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c890c493

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1845.070 ; gain = 86.293

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-20.487| TNS=-6983.756| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 24fbc1ee3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1845.070 ; gain = 86.293
Phase 4 Rip-up And Reroute | Checksum: 24fbc1ee3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1845.070 ; gain = 86.293

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18ed7c01d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1845.070 ; gain = 86.293
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-20.278| TNS=-6936.097| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 4a5857a6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1850.848 ; gain = 92.070

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 4a5857a6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1850.848 ; gain = 92.070
Phase 5 Delay and Skew Optimization | Checksum: 4a5857a6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1850.848 ; gain = 92.070

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13fa6a978

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1850.848 ; gain = 92.070
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-20.278| TNS=-6933.256| WHS=0.136  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13fa6a978

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1850.848 ; gain = 92.070
Phase 6 Post Hold Fix | Checksum: 13fa6a978

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1850.848 ; gain = 92.070

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.62489 %
  Global Horizontal Routing Utilization  = 0.760932 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 55.8559%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: a51b0f48

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1850.848 ; gain = 92.070

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: a51b0f48

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1850.848 ; gain = 92.070

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f185010a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1850.848 ; gain = 92.070

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-20.278| TNS=-6933.256| WHS=0.136  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: f185010a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1850.848 ; gain = 92.070
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1850.848 ; gain = 92.070

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
681 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1850.848 ; gain = 101.152
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.204 . Memory (MB): peak = 1855.594 ; gain = 4.746
INFO: [Common 17-1381] The checkpoint 'C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
693 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13472288 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2316.059 ; gain = 429.418
INFO: [Common 17-206] Exiting Vivado at Fri Apr 15 18:16:11 2022...
[Fri Apr 15 18:16:17 2022] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:02:12 . Memory (MB): peak = 1248.746 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 15 18:16:17 2022...
Vivado exited.

Finished building project.
