--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_EHMC_STEP_TOP.twx CNC2_EHMC_STEP_TOP.ncd -o CNC2_EHMC_STEP_TOP.twr
CNC2_EHMC_STEP_TOP.pcf -ucf CNC2_EHMC_STEP_TOP.ucf

Design file:              CNC2_EHMC_STEP_TOP.ncd
Physical constraint file: CNC2_EHMC_STEP_TOP.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 394802067 paths analyzed, 12856 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.148ns.
--------------------------------------------------------------------------------

Paths for end point cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMA (SLICE_X2Y29.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.646ns (Levels of Logic = 5)
  Clock Path Skew:      1.982ns (1.431 - -0.551)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y36.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y49.A3      net (fanout=19)       1.601   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y49.A       Tilo                  0.259   N51
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X36Y49.D4      net (fanout=12)       0.666   AddressDecoderCS0n
    SLICE_X36Y49.D       Tilo                  0.205   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Refresh
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/Mmux_m_dda_Select11
    SLICE_X41Y62.D5      net (fanout=21)       1.440   cnc2_EHMC_STEP/dda_Select
    SLICE_X41Y62.DMUX    Tilo                  0.313   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X15Y32.B6      net (fanout=9)        4.638   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X15Y32.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DataInRamBase
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/_n0107_inv1
    SLICE_X21Y30.A3      net (fanout=7)        1.068   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/_n0107_inv
    SLICE_X21Y30.A       Tilo                  0.259   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y29.CE       net (fanout=6)        2.187   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y29.CLK      Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.646ns (2.046ns logic, 11.600ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      12.576ns (Levels of Logic = 3)
  Clock Path Skew:      0.172ns (0.540 - 0.368)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y41.DQ      Tcko                  0.391   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    SLICE_X41Y62.D4      net (fanout=32)       3.157   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    SLICE_X41Y62.DMUX    Tilo                  0.313   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X15Y32.B6      net (fanout=9)        4.638   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X15Y32.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DataInRamBase
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/_n0107_inv1
    SLICE_X21Y30.A3      net (fanout=7)        1.068   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/_n0107_inv
    SLICE_X21Y30.A       Tilo                  0.259   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y29.CE       net (fanout=6)        2.187   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y29.CLK      Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     12.576ns (1.526ns logic, 11.050ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      10.765ns (Levels of Logic = 3)
  Clock Path Skew:      0.178ns (0.627 - 0.449)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y56.DQ      Tcko                  0.391   cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X41Y62.D1      net (fanout=31)       1.346   cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X41Y62.DMUX    Tilo                  0.313   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X15Y32.B6      net (fanout=9)        4.638   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X15Y32.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DataInRamBase
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/_n0107_inv1
    SLICE_X21Y30.A3      net (fanout=7)        1.068   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/_n0107_inv
    SLICE_X21Y30.A       Tilo                  0.259   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y29.CE       net (fanout=6)        2.187   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y29.CLK      Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     10.765ns (1.526ns logic, 9.239ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMB (SLICE_X2Y29.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.646ns (Levels of Logic = 5)
  Clock Path Skew:      1.982ns (1.431 - -0.551)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y36.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y49.A3      net (fanout=19)       1.601   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y49.A       Tilo                  0.259   N51
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X36Y49.D4      net (fanout=12)       0.666   AddressDecoderCS0n
    SLICE_X36Y49.D       Tilo                  0.205   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Refresh
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/Mmux_m_dda_Select11
    SLICE_X41Y62.D5      net (fanout=21)       1.440   cnc2_EHMC_STEP/dda_Select
    SLICE_X41Y62.DMUX    Tilo                  0.313   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X15Y32.B6      net (fanout=9)        4.638   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X15Y32.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DataInRamBase
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/_n0107_inv1
    SLICE_X21Y30.A3      net (fanout=7)        1.068   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/_n0107_inv
    SLICE_X21Y30.A       Tilo                  0.259   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y29.CE       net (fanout=6)        2.187   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y29.CLK      Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.646ns (2.046ns logic, 11.600ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      12.576ns (Levels of Logic = 3)
  Clock Path Skew:      0.172ns (0.540 - 0.368)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y41.DQ      Tcko                  0.391   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    SLICE_X41Y62.D4      net (fanout=32)       3.157   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    SLICE_X41Y62.DMUX    Tilo                  0.313   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X15Y32.B6      net (fanout=9)        4.638   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X15Y32.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DataInRamBase
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/_n0107_inv1
    SLICE_X21Y30.A3      net (fanout=7)        1.068   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/_n0107_inv
    SLICE_X21Y30.A       Tilo                  0.259   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y29.CE       net (fanout=6)        2.187   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y29.CLK      Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     12.576ns (1.526ns logic, 11.050ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      10.765ns (Levels of Logic = 3)
  Clock Path Skew:      0.178ns (0.627 - 0.449)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y56.DQ      Tcko                  0.391   cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X41Y62.D1      net (fanout=31)       1.346   cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X41Y62.DMUX    Tilo                  0.313   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X15Y32.B6      net (fanout=9)        4.638   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X15Y32.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DataInRamBase
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/_n0107_inv1
    SLICE_X21Y30.A3      net (fanout=7)        1.068   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/_n0107_inv
    SLICE_X21Y30.A       Tilo                  0.259   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y29.CE       net (fanout=6)        2.187   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y29.CLK      Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     10.765ns (1.526ns logic, 9.239ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMC (SLICE_X2Y29.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.646ns (Levels of Logic = 5)
  Clock Path Skew:      1.982ns (1.431 - -0.551)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y36.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y49.A3      net (fanout=19)       1.601   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y49.A       Tilo                  0.259   N51
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X36Y49.D4      net (fanout=12)       0.666   AddressDecoderCS0n
    SLICE_X36Y49.D       Tilo                  0.205   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Refresh
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/Mmux_m_dda_Select11
    SLICE_X41Y62.D5      net (fanout=21)       1.440   cnc2_EHMC_STEP/dda_Select
    SLICE_X41Y62.DMUX    Tilo                  0.313   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X15Y32.B6      net (fanout=9)        4.638   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X15Y32.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DataInRamBase
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/_n0107_inv1
    SLICE_X21Y30.A3      net (fanout=7)        1.068   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/_n0107_inv
    SLICE_X21Y30.A       Tilo                  0.259   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y29.CE       net (fanout=6)        2.187   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y29.CLK      Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.646ns (2.046ns logic, 11.600ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      12.576ns (Levels of Logic = 3)
  Clock Path Skew:      0.172ns (0.540 - 0.368)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y41.DQ      Tcko                  0.391   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    SLICE_X41Y62.D4      net (fanout=32)       3.157   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    SLICE_X41Y62.DMUX    Tilo                  0.313   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X15Y32.B6      net (fanout=9)        4.638   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X15Y32.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DataInRamBase
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/_n0107_inv1
    SLICE_X21Y30.A3      net (fanout=7)        1.068   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/_n0107_inv
    SLICE_X21Y30.A       Tilo                  0.259   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y29.CE       net (fanout=6)        2.187   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y29.CLK      Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     12.576ns (1.526ns logic, 11.050ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      10.765ns (Levels of Logic = 3)
  Clock Path Skew:      0.178ns (0.627 - 0.449)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y56.DQ      Tcko                  0.391   cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X41Y62.D1      net (fanout=31)       1.346   cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X41Y62.DMUX    Tilo                  0.313   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X15Y32.B6      net (fanout=9)        4.638   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X15Y32.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DataInRamBase
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/_n0107_inv1
    SLICE_X21Y30.A3      net (fanout=7)        1.068   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/_n0107_inv
    SLICE_X21Y30.A       Tilo                  0.259   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y29.CE       net (fanout=6)        2.187   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y29.CLK      Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[4].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     10.765ns (1.526ns logic, 9.239ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable_2 (SLICE_X39Y52.A5), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_12 (FF)
  Destination:          cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)
  Clock Path Skew:      1.397ns (1.097 - -0.300)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_12 to cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y25.CQ      Tcko                  0.234   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<12>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_12
    SLICE_X39Y52.B4      net (fanout=1)        1.280   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<12>
    SLICE_X39Y52.B       Tilo                  0.156   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X39Y52.A5      net (fanout=91)       0.096   LbAle_Data<12>
    SLICE_X39Y52.CLK     Tah         (-Th)    -0.155   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       cnc2_EHMC_STEP/IBit_Latch_Partition_1/Mmux_m_Timer_Latch_Enable[2]_iBus_Data[12]_MUX_1346_o11
                                                       cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable_2
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (0.545ns logic, 1.376ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.236ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnc2_EHMC_STEP/LocalBusBridge_1/m_BusDataOut_12 (FF)
  Destination:          cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.219ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.107 - 0.124)
  Source Clock:         BUFG_CLK_40MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnc2_EHMC_STEP/LocalBusBridge_1/m_BusDataOut_12 to cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y52.BQ      Tcko                  0.198   cnc2_EHMC_STEP/LocalBusBridge_1/m_BusDataOut<13>
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_BusDataOut_12
    SLICE_X39Y52.B2      net (fanout=1)        0.614   cnc2_EHMC_STEP/LocalBusBridge_1/m_BusDataOut<12>
    SLICE_X39Y52.B       Tilo                  0.156   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X39Y52.A5      net (fanout=91)       0.096   LbAle_Data<12>
    SLICE_X39Y52.CLK     Tah         (-Th)    -0.155   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       cnc2_EHMC_STEP/IBit_Latch_Partition_1/Mmux_m_Timer_Latch_Enable[2]_iBus_Data[12]_MUX_1346_o11
                                                       cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable_2
    -------------------------------------------------  ---------------------------
    Total                                      1.219ns (0.509ns logic, 0.710ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.298ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.080ns (Levels of Logic = 4)
  Clock Path Skew:      1.372ns (1.097 - -0.275)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y36.DQ      Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y38.B3      net (fanout=19)       0.449   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y38.B       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_DataIn_15
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X39Y35.B5      net (fanout=18)       0.645   AddressDecoderCS2n
    SLICE_X39Y35.B       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_255_o1
    SLICE_X39Y52.B5      net (fanout=16)       1.033   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_255_o
    SLICE_X39Y52.B       Tilo                  0.156   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X39Y52.A5      net (fanout=91)       0.096   LbAle_Data<12>
    SLICE_X39Y52.CLK     Tah         (-Th)    -0.155   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       cnc2_EHMC_STEP/IBit_Latch_Partition_1/Mmux_m_Timer_Latch_Enable[2]_iBus_Data[12]_MUX_1346_o11
                                                       cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable_2
    -------------------------------------------------  ---------------------------
    Total                                      3.080ns (0.857ns logic, 2.223ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMA (SLICE_X38Y58.AX), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.154ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_12 (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.958ns (Levels of Logic = 1)
  Clock Path Skew:      1.394ns (1.094 - -0.300)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_12 to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y25.CQ      Tcko                  0.234   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<12>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_12
    SLICE_X39Y52.B4      net (fanout=1)        1.280   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<12>
    SLICE_X39Y52.B       Tilo                  0.156   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X38Y58.AX      net (fanout=91)       0.408   LbAle_Data<12>
    SLICE_X38Y58.CLK     Tdh         (-Th)     0.120   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      1.958ns (0.270ns logic, 1.688ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.276ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnc2_EHMC_STEP/LocalBusBridge_1/m_BusDataOut_12 (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.256ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.104 - 0.124)
  Source Clock:         BUFG_CLK_40MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnc2_EHMC_STEP/LocalBusBridge_1/m_BusDataOut_12 to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y52.BQ      Tcko                  0.198   cnc2_EHMC_STEP/LocalBusBridge_1/m_BusDataOut<13>
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_BusDataOut_12
    SLICE_X39Y52.B2      net (fanout=1)        0.614   cnc2_EHMC_STEP/LocalBusBridge_1/m_BusDataOut<12>
    SLICE_X39Y52.B       Tilo                  0.156   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X38Y58.AX      net (fanout=91)       0.408   LbAle_Data<12>
    SLICE_X38Y58.CLK     Tdh         (-Th)     0.120   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      1.256ns (0.234ns logic, 1.022ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.338ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      3.117ns (Levels of Logic = 3)
  Clock Path Skew:      1.369ns (1.094 - -0.275)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y36.DQ      Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y38.B3      net (fanout=19)       0.449   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y38.B       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_DataIn_15
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X39Y35.B5      net (fanout=18)       0.645   AddressDecoderCS2n
    SLICE_X39Y35.B       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_255_o1
    SLICE_X39Y52.B5      net (fanout=16)       1.033   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_255_o
    SLICE_X39Y52.B       Tilo                  0.156   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X38Y58.AX      net (fanout=91)       0.408   LbAle_Data<12>
    SLICE_X38Y58.CLK     Tdh         (-Th)     0.120   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.117ns (0.582ns logic, 2.535ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable_0 (SLICE_X39Y52.A5), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.174ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_12 (FF)
  Destination:          cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.981ns (Levels of Logic = 2)
  Clock Path Skew:      1.397ns (1.097 - -0.300)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_12 to cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y25.CQ      Tcko                  0.234   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<12>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_12
    SLICE_X39Y52.B4      net (fanout=1)        1.280   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<12>
    SLICE_X39Y52.B       Tilo                  0.156   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X39Y52.A5      net (fanout=91)       0.096   LbAle_Data<12>
    SLICE_X39Y52.CLK     Tah         (-Th)    -0.215   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       cnc2_EHMC_STEP/IBit_Latch_Partition_1/Mmux_m_Timer_Latch_Enable[0]_iBus_Data[12]_MUX_1312_o11
                                                       cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable_0
    -------------------------------------------------  ---------------------------
    Total                                      1.981ns (0.605ns logic, 1.376ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.296ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnc2_EHMC_STEP/LocalBusBridge_1/m_BusDataOut_12 (FF)
  Destination:          cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.279ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.107 - 0.124)
  Source Clock:         BUFG_CLK_40MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnc2_EHMC_STEP/LocalBusBridge_1/m_BusDataOut_12 to cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y52.BQ      Tcko                  0.198   cnc2_EHMC_STEP/LocalBusBridge_1/m_BusDataOut<13>
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_BusDataOut_12
    SLICE_X39Y52.B2      net (fanout=1)        0.614   cnc2_EHMC_STEP/LocalBusBridge_1/m_BusDataOut<12>
    SLICE_X39Y52.B       Tilo                  0.156   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X39Y52.A5      net (fanout=91)       0.096   LbAle_Data<12>
    SLICE_X39Y52.CLK     Tah         (-Th)    -0.215   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       cnc2_EHMC_STEP/IBit_Latch_Partition_1/Mmux_m_Timer_Latch_Enable[0]_iBus_Data[12]_MUX_1312_o11
                                                       cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable_0
    -------------------------------------------------  ---------------------------
    Total                                      1.279ns (0.569ns logic, 0.710ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.358ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.140ns (Levels of Logic = 4)
  Clock Path Skew:      1.372ns (1.097 - -0.275)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y36.DQ      Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y38.B3      net (fanout=19)       0.449   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y38.B       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_DataIn_15
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X39Y35.B5      net (fanout=18)       0.645   AddressDecoderCS2n
    SLICE_X39Y35.B       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_255_o1
    SLICE_X39Y52.B5      net (fanout=16)       1.033   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_255_o
    SLICE_X39Y52.B       Tilo                  0.156   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X39Y52.A5      net (fanout=91)       0.096   LbAle_Data<12>
    SLICE_X39Y52.CLK     Tah         (-Th)    -0.215   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       cnc2_EHMC_STEP/IBit_Latch_Partition_1/Mmux_m_Timer_Latch_Enable[0]_iBus_Data[12]_MUX_1312_o11
                                                       cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable_0
    -------------------------------------------------  ---------------------------
    Total                                      3.140ns (0.917ns logic, 2.223ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 573319 paths analyzed, 13218 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.235ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X1Y2.DIA12), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.042ns (Levels of Logic = 3)
  Clock Path Skew:      0.067ns (0.433 - 0.366)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y36.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X34Y34.A3      net (fanout=19)       2.716   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X34Y34.A       Tilo                  0.203   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X39Y52.B3      net (fanout=16)       2.269   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X39Y52.B       Tilo                  0.259   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X25Y14.A5      net (fanout=91)       4.530   LbAle_Data<12>
    SLICE_X25Y14.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<12>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<12>LogicTrst1
    RAMB16_X1Y2.DIA12    net (fanout=1)        1.059   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<12>
    RAMB16_X1Y2.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     12.042ns (1.468ns logic, 10.574ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.791ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.433 - 0.439)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y34.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X41Y41.B4      net (fanout=3)        3.312   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X41Y41.B       Tilo                  0.259   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_RD
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X39Y52.B6      net (fanout=16)       1.366   cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X39Y52.B       Tilo                  0.259   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X25Y14.A5      net (fanout=91)       4.530   LbAle_Data<12>
    SLICE_X25Y14.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<12>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<12>LogicTrst1
    RAMB16_X1Y2.DIA12    net (fanout=1)        1.059   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<12>
    RAMB16_X1Y2.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.791ns (1.524ns logic, 10.267ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.686ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.433 - 0.439)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y34.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X39Y35.B6      net (fanout=3)        2.827   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X39Y35.B       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_255_o1
    SLICE_X39Y52.B5      net (fanout=16)       1.746   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_255_o
    SLICE_X39Y52.B       Tilo                  0.259   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X25Y14.A5      net (fanout=91)       4.530   LbAle_Data<12>
    SLICE_X25Y14.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<12>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<12>LogicTrst1
    RAMB16_X1Y2.DIA12    net (fanout=1)        1.059   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<12>
    RAMB16_X1Y2.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.686ns (1.524ns logic, 10.162ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X1Y4.DIA28), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.827ns (Levels of Logic = 3)
  Clock Path Skew:      0.065ns (0.431 - 0.366)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y36.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X34Y34.A3      net (fanout=19)       2.716   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X34Y34.A       Tilo                  0.203   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X39Y52.B3      net (fanout=16)       2.269   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X39Y52.B       Tilo                  0.259   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X15Y14.C5      net (fanout=91)       4.832   LbAle_Data<12>
    SLICE_X15Y14.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<28>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<28>LogicTrst1
    RAMB16_X1Y4.DIA28    net (fanout=1)        0.542   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<28>
    RAMB16_X1Y4.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.827ns (1.468ns logic, 10.359ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.576ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.431 - 0.439)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y34.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X41Y41.B4      net (fanout=3)        3.312   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X41Y41.B       Tilo                  0.259   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_RD
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X39Y52.B6      net (fanout=16)       1.366   cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X39Y52.B       Tilo                  0.259   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X15Y14.C5      net (fanout=91)       4.832   LbAle_Data<12>
    SLICE_X15Y14.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<28>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<28>LogicTrst1
    RAMB16_X1Y4.DIA28    net (fanout=1)        0.542   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<28>
    RAMB16_X1Y4.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.576ns (1.524ns logic, 10.052ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.471ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.431 - 0.439)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y34.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X39Y35.B6      net (fanout=3)        2.827   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X39Y35.B       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_255_o1
    SLICE_X39Y52.B5      net (fanout=16)       1.746   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_255_o
    SLICE_X39Y52.B       Tilo                  0.259   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X15Y14.C5      net (fanout=91)       4.832   LbAle_Data<12>
    SLICE_X15Y14.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<28>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<28>LogicTrst1
    RAMB16_X1Y4.DIA28    net (fanout=1)        0.542   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<28>
    RAMB16_X1Y4.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.471ns (1.524ns logic, 9.947ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X1Y2.DIA4), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.596ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.433 - 0.439)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y34.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X41Y41.B4      net (fanout=3)        3.312   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X41Y41.B       Tilo                  0.259   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_RD
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X33Y35.A4      net (fanout=16)       1.394   cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X33Y35.A       Tilo                  0.259   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       LbAle_Data<4>LogicTrst1
    SLICE_X16Y4.A1       net (fanout=73)       5.117   LbAle_Data<4>
    SLICE_X16Y4.A        Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<4>LogicTrst1
    RAMB16_X1Y2.DIA4     net (fanout=1)        0.303   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<4>
    RAMB16_X1Y2.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.596ns (1.470ns logic, 10.126ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.157ns (Levels of Logic = 4)
  Clock Path Skew:      0.067ns (0.433 - 0.366)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y36.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y49.A3      net (fanout=19)       1.601   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y49.A       Tilo                  0.259   N51
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X41Y41.B5      net (fanout=12)       1.013   AddressDecoderCS0n
    SLICE_X41Y41.B       Tilo                  0.259   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_RD
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X33Y35.A4      net (fanout=16)       1.394   cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X33Y35.A       Tilo                  0.259   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       LbAle_Data<4>LogicTrst1
    SLICE_X16Y4.A1       net (fanout=73)       5.117   LbAle_Data<4>
    SLICE_X16Y4.A        Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<4>LogicTrst1
    RAMB16_X1Y2.DIA4     net (fanout=1)        0.303   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<4>
    RAMB16_X1Y2.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.157ns (1.729ns logic, 9.428ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      10.502ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.433 - 0.439)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y34.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X39Y35.B6      net (fanout=3)        2.827   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X39Y35.B       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_255_o1
    SLICE_X33Y35.A3      net (fanout=16)       0.785   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_255_o
    SLICE_X33Y35.A       Tilo                  0.259   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       LbAle_Data<4>LogicTrst1
    SLICE_X16Y4.A1       net (fanout=73)       5.117   LbAle_Data<4>
    SLICE_X16Y4.A        Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<4>LogicTrst1
    RAMB16_X1Y2.DIA4     net (fanout=1)        0.303   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<4>
    RAMB16_X1Y2.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     10.502ns (1.470ns logic, 9.032ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_28 (SLICE_X20Y40.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_60 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_60 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<61>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_60
    SLICE_X20Y40.B5      net (fanout=2)        0.074   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<60>
    SLICE_X20Y40.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<61>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux__n1256212
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_28
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.321ns logic, 0.074ns route)
                                                       (81.3% logic, 18.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_10 (SLICE_X48Y23.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_42 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_42 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y23.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<43>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_42
    SLICE_X48Y23.B5      net (fanout=2)        0.075   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<42>
    SLICE_X48Y23.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<43>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux__n125622
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_10
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.321ns logic, 0.075ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_12 (SLICE_X24Y43.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_44 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_44 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y43.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<45>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_44
    SLICE_X24Y43.B5      net (fanout=2)        0.078   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<44>
    SLICE_X24Y43.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<45>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux__n125642
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_12
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y2.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X1Y2.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.210ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X26Y4.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.290ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.210ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y7.DQ       Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X26Y5.B2       net (fanout=717)      2.062   startup_reset
    SLICE_X26Y5.BMUX     Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_A<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o1
    SLICE_X26Y4.CLK      net (fanout=2)        0.496   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o
    -------------------------------------------------  ---------------------------
    Total                                      3.210ns (0.652ns logic, 2.558ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.708ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.792ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y7.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X26Y5.B5       net (fanout=2)        0.644   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X26Y5.BMUX     Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_A<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o1
    SLICE_X26Y4.CLK      net (fanout=2)        0.496   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o
    -------------------------------------------------  ---------------------------
    Total                                      1.792ns (0.652ns logic, 1.140ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X26Y4.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.159ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y7.DQ       Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X26Y5.B2       net (fanout=717)      2.062   startup_reset
    SLICE_X26Y5.B        Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_A<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X26Y4.SR       net (fanout=2)        0.288   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    SLICE_X26Y4.CLK      Trck                  0.215   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.159ns (0.809ns logic, 2.350ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.741ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y7.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X26Y5.B5       net (fanout=2)        0.644   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X26Y5.B        Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_A<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X26Y4.SR       net (fanout=2)        0.288   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    SLICE_X26Y4.CLK      Trck                  0.215   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.741ns (0.809ns logic, 0.932ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X26Y4.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.892ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.892ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y7.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X26Y5.B5       net (fanout=2)        0.337   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X26Y5.B        Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_A<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X26Y4.SR       net (fanout=2)        0.116   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    SLICE_X26Y4.CLK      Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.892ns (0.439ns logic, 0.453ns route)
                                                       (49.2% logic, 50.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.770ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y7.DQ       Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X26Y5.B2       net (fanout=717)      1.215   startup_reset
    SLICE_X26Y5.B        Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_A<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X26Y4.SR       net (fanout=2)        0.116   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    SLICE_X26Y4.CLK      Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.770ns (0.439ns logic, 1.331ns route)
                                                       (24.8% logic, 75.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X26Y4.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.995ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      0.995ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y7.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X26Y5.B5       net (fanout=2)        0.337   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X26Y5.BMUX     Tilo                  0.191   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_A<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o1
    SLICE_X26Y4.CLK      net (fanout=2)        0.269   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o
    -------------------------------------------------  ---------------------------
    Total                                      0.995ns (0.389ns logic, 0.606ns route)
                                                       (39.1% logic, 60.9% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X26Y4.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.873ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.873ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y7.DQ       Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X26Y5.B2       net (fanout=717)      1.215   startup_reset
    SLICE_X26Y5.BMUX     Tilo                  0.191   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_A<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o1
    SLICE_X26Y4.CLK      net (fanout=2)        0.269   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o
    -------------------------------------------------  ---------------------------
    Total                                      1.873ns (0.389ns logic, 1.484ns route)
                                                       (20.8% logic, 79.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.216ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X33Y6.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.216ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y7.DQ       Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X32Y5.A3       net (fanout=717)      2.531   startup_reset
    SLICE_X32Y5.A        Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X33Y6.SR       net (fanout=2)        0.809   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    SLICE_X33Y6.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.216ns (0.876ns logic, 3.340ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.016ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y7.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X32Y5.A2       net (fanout=2)        1.331   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X32Y5.A        Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X33Y6.SR       net (fanout=2)        0.809   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    SLICE_X33Y6.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.016ns (0.876ns logic, 2.140ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X33Y6.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.010ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.490ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y7.DQ       Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X32Y5.A3       net (fanout=717)      2.531   startup_reset
    SLICE_X32Y5.AMUX     Tilo                  0.251   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o1
    SLICE_X33Y6.CLK      net (fanout=2)        0.317   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      3.490ns (0.642ns logic, 2.848ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.210ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.290ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y7.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X32Y5.A2       net (fanout=2)        1.331   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X32Y5.AMUX     Tilo                  0.251   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o1
    SLICE_X33Y6.CLK      net (fanout=2)        0.317   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      2.290ns (0.642ns logic, 1.648ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X33Y6.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.844ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y7.DQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X32Y5.A2       net (fanout=2)        0.878   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X32Y5.A        Tilo                  0.142   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X33Y6.SR       net (fanout=2)        0.471   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    SLICE_X33Y6.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.844ns (0.495ns logic, 1.349ns route)
                                                       (26.8% logic, 73.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.548ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y7.DQ       Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X32Y5.A3       net (fanout=717)      1.582   startup_reset
    SLICE_X32Y5.A        Tilo                  0.142   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X33Y6.SR       net (fanout=2)        0.471   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    SLICE_X33Y6.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.548ns (0.495ns logic, 2.053ns route)
                                                       (19.4% logic, 80.6% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X33Y6.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.386ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.386ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y7.DQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X32Y5.A2       net (fanout=2)        0.878   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X32Y5.AMUX     Tilo                  0.183   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o1
    SLICE_X33Y6.CLK      net (fanout=2)        0.127   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      1.386ns (0.381ns logic, 1.005ns route)
                                                       (27.5% logic, 72.5% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X33Y6.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.090ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.090ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y7.DQ       Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X32Y5.A3       net (fanout=717)      1.582   startup_reset
    SLICE_X32Y5.AMUX     Tilo                  0.183   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o1
    SLICE_X33Y6.CLK      net (fanout=2)        0.127   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      2.090ns (0.381ns logic, 1.709ns route)
                                                       (18.2% logic, 81.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.455ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X9Y41.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.455ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y7.DQ       Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X8Y41.A4       net (fanout=717)      3.632   startup_reset
    SLICE_X8Y41.A        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X9Y41.SR       net (fanout=2)        0.947   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    SLICE_X9Y41.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.455ns (0.876ns logic, 4.579ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.875ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X8Y41.A2       net (fanout=2)        1.052   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X8Y41.A        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X9Y41.SR       net (fanout=2)        0.947   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    SLICE_X9Y41.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.875ns (0.876ns logic, 1.999ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X9Y41.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.724ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.776ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y7.DQ       Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X8Y41.A4       net (fanout=717)      3.632   startup_reset
    SLICE_X8Y41.AMUX     Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o1
    SLICE_X9Y41.CLK      net (fanout=2)        0.502   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o
    -------------------------------------------------  ---------------------------
    Total                                      4.776ns (0.642ns logic, 4.134ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.304ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.196ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X8Y41.A2       net (fanout=2)        1.052   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X8Y41.AMUX     Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o1
    SLICE_X9Y41.CLK      net (fanout=2)        0.502   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o
    -------------------------------------------------  ---------------------------
    Total                                      2.196ns (0.642ns logic, 1.554ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X9Y41.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.671ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.671ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X8Y41.A2       net (fanout=2)        0.673   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X8Y41.A        Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X9Y41.SR       net (fanout=2)        0.503   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    SLICE_X9Y41.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.671ns (0.495ns logic, 1.176ns route)
                                                       (29.6% logic, 70.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.211ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.211ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y7.DQ       Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X8Y41.A4       net (fanout=717)      2.213   startup_reset
    SLICE_X8Y41.A        Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X9Y41.SR       net (fanout=2)        0.503   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    SLICE_X9Y41.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.211ns (0.495ns logic, 2.716ns route)
                                                       (15.4% logic, 84.6% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X9Y41.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.355ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.355ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X8Y41.A2       net (fanout=2)        0.673   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X8Y41.AMUX     Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o1
    SLICE_X9Y41.CLK      net (fanout=2)        0.301   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o
    -------------------------------------------------  ---------------------------
    Total                                      1.355ns (0.381ns logic, 0.974ns route)
                                                       (28.1% logic, 71.9% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X9Y41.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.895ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      2.895ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y7.DQ       Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X8Y41.A4       net (fanout=717)      2.213   startup_reset
    SLICE_X8Y41.AMUX     Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o1
    SLICE_X9Y41.CLK      net (fanout=2)        0.301   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o
    -------------------------------------------------  ---------------------------
    Total                                      2.895ns (0.381ns logic, 2.514ns route)
                                                       (13.2% logic, 86.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.155ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y39.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.155ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y7.DQ       Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X12Y39.A4      net (fanout=717)      3.362   startup_reset
    SLICE_X12Y39.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X13Y39.SR      net (fanout=2)        0.917   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    SLICE_X13Y39.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.155ns (0.876ns logic, 4.279ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.940ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X12Y39.A2      net (fanout=2)        1.147   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X12Y39.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X13Y39.SR      net (fanout=2)        0.917   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    SLICE_X13Y39.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.940ns (0.876ns logic, 2.064ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y39.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.999ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.501ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y7.DQ       Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X12Y39.A4      net (fanout=717)      3.362   startup_reset
    SLICE_X12Y39.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o1
    SLICE_X13Y39.CLK     net (fanout=2)        0.497   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      4.501ns (0.642ns logic, 3.859ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.214ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.286ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X12Y39.A2      net (fanout=2)        1.147   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X12Y39.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o1
    SLICE_X13Y39.CLK     net (fanout=2)        0.497   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      2.286ns (0.642ns logic, 1.644ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y39.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.688ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.688ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.DQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X12Y39.A2      net (fanout=2)        0.694   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X12Y39.A       Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X13Y39.SR      net (fanout=2)        0.499   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    SLICE_X13Y39.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.688ns (0.495ns logic, 1.193ns route)
                                                       (29.3% logic, 70.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.032ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y7.DQ       Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X12Y39.A4      net (fanout=717)      2.038   startup_reset
    SLICE_X12Y39.A       Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X13Y39.SR      net (fanout=2)        0.499   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    SLICE_X13Y39.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.032ns (0.495ns logic, 2.537ns route)
                                                       (16.3% logic, 83.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y39.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.371ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.371ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.DQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X12Y39.A2      net (fanout=2)        0.694   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X12Y39.AMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o1
    SLICE_X13Y39.CLK     net (fanout=2)        0.296   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      1.371ns (0.381ns logic, 0.990ns route)
                                                       (27.8% logic, 72.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y39.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.715ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.715ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y7.DQ       Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X12Y39.A4      net (fanout=717)      2.038   startup_reset
    SLICE_X12Y39.AMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o1
    SLICE_X13Y39.CLK     net (fanout=2)        0.296   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      2.715ns (0.381ns logic, 2.334ns route)
                                                       (14.0% logic, 86.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 26 paths analyzed, 26 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.665ns.
--------------------------------------------------------------------------------

Paths for end point G1.Channel[11].ResetFilter/m_stack_0 (SLICE_X26Y69.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.335ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               LIO_DI<11> (PAD)
  Destination:          G1.Channel[11].ResetFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.010ns (Levels of Logic = 1)
  Clock Path Delay:     2.370ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LIO_DI<11> to G1.Channel[11].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C6.I                 Tiopi                 1.310   LIO_DI<11>
                                                       LIO_DI<11>
                                                       LIO_DI_11_IBUF
                                                       ProtoComp680.IMUX.24
    SLICE_X26Y69.AX      net (fanout=1)        6.614   LIO_DI_11_IBUF
    SLICE_X26Y69.CLK     Tdick                 0.086   G1.Channel[11].ResetFilter/m_stack<2>
                                                       G1.Channel[11].ResetFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      8.010ns (1.396ns logic, 6.614ns route)
                                                       (17.4% logic, 82.6% route)

  Minimum Clock Path at Slow Process Corner: g_clk to G1.Channel[11].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp680.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X26Y69.CLK     net (fanout=553)      0.791   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.370ns (1.323ns logic, 1.047ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point G1.Channel[10].ResetFilter/m_stack_0 (SLICE_X29Y67.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.431ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               LIO_DI<10> (PAD)
  Destination:          G1.Channel[10].ResetFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.906ns (Levels of Logic = 1)
  Clock Path Delay:     2.362ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LIO_DI<10> to G1.Channel[10].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B6.I                 Tiopi                 1.310   LIO_DI<10>
                                                       LIO_DI<10>
                                                       LIO_DI_10_IBUF
                                                       ProtoComp680.IMUX.23
    SLICE_X29Y67.AX      net (fanout=1)        6.533   LIO_DI_10_IBUF
    SLICE_X29Y67.CLK     Tdick                 0.063   G1.Channel[10].ResetFilter/m_stack<2>
                                                       G1.Channel[10].ResetFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      7.906ns (1.373ns logic, 6.533ns route)
                                                       (17.4% logic, 82.6% route)

  Minimum Clock Path at Slow Process Corner: g_clk to G1.Channel[10].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp680.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X29Y67.CLK     net (fanout=553)      0.783   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.362ns (1.323ns logic, 1.039ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point LocalBusBridgeAleDec_inst/m_ClientCSn (SLICE_X34Y36.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.975ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               lb_cs_n (PAD)
  Destination:          LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      5.421ns (Levels of Logic = 1)
  Clock Path Delay:     0.796ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: lb_cs_n to LocalBusBridgeAleDec_inst/m_ClientCSn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T14.I                Tiopi                 1.310   lb_cs_n
                                                       lb_cs_n
                                                       lb_cs_n_IBUF
                                                       ProtoComp680.IMUX.8
    SLICE_X34Y36.DX      net (fanout=2)        4.025   lb_cs_n_IBUF
    SLICE_X34Y36.CLK     Tdick                 0.086   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    -------------------------------------------------  ---------------------------
    Total                                      5.421ns (1.396ns logic, 4.025ns route)
                                                       (25.8% logic, 74.2% route)

  Minimum Clock Path at Slow Process Corner: g_clk to LocalBusBridgeAleDec_inst/m_ClientCSn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp680.IMUX.9
    BUFIO2_X2Y27.I       net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.121   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.542   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X34Y36.CLK     net (fanout=750)      0.785   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.796ns (-2.693ns logic, 3.489ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point G1.Channel[6].ResetFilter/m_stack_0 (SLICE_X32Y68.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               LIO_DI<6> (PAD)
  Destination:          G1.Channel[6].ResetFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.254ns (Levels of Logic = 1)
  Clock Path Delay:     3.228ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: LIO_DI<6> to G1.Channel[6].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C8.I                 Tiopi                 1.126   LIO_DI<6>
                                                       LIO_DI<6>
                                                       LIO_DI_6_IBUF
                                                       ProtoComp680.IMUX.35
    SLICE_X32Y68.AX      net (fanout=1)        2.021   LIO_DI_6_IBUF
    SLICE_X32Y68.CLK     Tckdi       (-Th)    -0.107   G1.Channel[6].ResetFilter/m_stack<2>
                                                       G1.Channel[6].ResetFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.254ns (1.233ns logic, 2.021ns route)
                                                       (37.9% logic, 62.1% route)

  Maximum Clock Path at Slow Process Corner: g_clk to G1.Channel[6].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp680.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X32Y68.CLK     net (fanout=553)      1.060   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.228ns (1.519ns logic, 1.709ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point G1.Channel[14].ResetFilter/m_stack_0 (SLICE_X6Y69.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.043ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               LIO_DI<14> (PAD)
  Destination:          G1.Channel[14].ResetFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.459ns (Levels of Logic = 1)
  Clock Path Delay:     3.391ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: LIO_DI<14> to G1.Channel[14].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C5.I                 Tiopi                 1.126   LIO_DI<14>
                                                       LIO_DI<14>
                                                       LIO_DI_14_IBUF
                                                       ProtoComp680.IMUX.27
    SLICE_X6Y69.AX       net (fanout=1)        2.283   LIO_DI_14_IBUF
    SLICE_X6Y69.CLK      Tckdi       (-Th)    -0.050   G1.Channel[14].ResetFilter/m_stack<2>
                                                       G1.Channel[14].ResetFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.459ns (1.176ns logic, 2.283ns route)
                                                       (34.0% logic, 66.0% route)

  Maximum Clock Path at Slow Process Corner: g_clk to G1.Channel[14].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp680.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X6Y69.CLK      net (fanout=553)      1.223   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.391ns (1.519ns logic, 1.872ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point G1.Channel[13].ResetFilter/m_stack_0 (SLICE_X7Y67.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               LIO_DI<13> (PAD)
  Destination:          G1.Channel[13].ResetFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.480ns (Levels of Logic = 1)
  Clock Path Delay:     3.396ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: LIO_DI<13> to G1.Channel[13].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B5.I                 Tiopi                 1.126   LIO_DI<13>
                                                       LIO_DI<13>
                                                       LIO_DI_13_IBUF
                                                       ProtoComp680.IMUX.26
    SLICE_X7Y67.AX       net (fanout=1)        2.306   LIO_DI_13_IBUF
    SLICE_X7Y67.CLK      Tckdi       (-Th)    -0.048   G1.Channel[13].ResetFilter/m_stack<2>
                                                       G1.Channel[13].ResetFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.480ns (1.174ns logic, 2.306ns route)
                                                       (33.7% logic, 66.3% route)

  Maximum Clock Path at Slow Process Corner: g_clk to G1.Channel[13].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp680.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X7Y67.CLK      net (fanout=553)      1.228   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.396ns (1.519ns logic, 1.877ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 49 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.284ns.
--------------------------------------------------------------------------------

Paths for end point led_1 (A13.PAD), 24 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.716ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_EHMC_STEP/m_Led_timer_14 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.979ns (Levels of Logic = 3)
  Clock Path Delay:     3.280ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_EHMC_STEP/m_Led_timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp680.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X43Y64.CLK     net (fanout=553)      1.112   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.280ns (1.519ns logic, 1.761ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/m_Led_timer_14 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y64.DQ      Tcko                  0.391   cnc2_EHMC_STEP/m_Led_timer<14>
                                                       cnc2_EHMC_STEP/m_Led_timer_14
    SLICE_X45Y64.B1      net (fanout=2)        0.779   cnc2_EHMC_STEP/m_Led_timer<14>
    SLICE_X45Y64.B       Tilo                  0.259   cnc2_EHMC_STEP/IBit_Latch_Partition_1/G1.Channel[1].IBit_TimerLatcher/m_Negedge_Count<15>
                                                       cnc2_EHMC_STEP/n0026<22>3
    SLICE_X40Y65.B2      net (fanout=2)        1.050   cnc2_EHMC_STEP/n0026<22>2
    SLICE_X40Y65.BMUX    Tilo                  0.251   cnc2_EHMC_STEP/m_Led_timer<22>
                                                       cnc2_EHMC_STEP/Mmux_m_Led_Output11
    A13.O                net (fanout=1)        2.868   led_1_OBUF
    A13.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      7.979ns (3.282ns logic, 4.697ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.792ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_EHMC_STEP/m_Led_timer_15 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.903ns (Levels of Logic = 3)
  Clock Path Delay:     3.280ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_EHMC_STEP/m_Led_timer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp680.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X43Y64.CLK     net (fanout=553)      1.112   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.280ns (1.519ns logic, 1.761ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/m_Led_timer_15 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y64.DMUX    Tshcko                0.461   cnc2_EHMC_STEP/m_Led_timer<14>
                                                       cnc2_EHMC_STEP/m_Led_timer_15
    SLICE_X45Y64.B2      net (fanout=2)        0.633   cnc2_EHMC_STEP/m_Led_timer<15>
    SLICE_X45Y64.B       Tilo                  0.259   cnc2_EHMC_STEP/IBit_Latch_Partition_1/G1.Channel[1].IBit_TimerLatcher/m_Negedge_Count<15>
                                                       cnc2_EHMC_STEP/n0026<22>3
    SLICE_X40Y65.B2      net (fanout=2)        1.050   cnc2_EHMC_STEP/n0026<22>2
    SLICE_X40Y65.BMUX    Tilo                  0.251   cnc2_EHMC_STEP/m_Led_timer<22>
                                                       cnc2_EHMC_STEP/Mmux_m_Led_Output11
    A13.O                net (fanout=1)        2.868   led_1_OBUF
    A13.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      7.903ns (3.352ns logic, 4.551ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.878ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_EHMC_STEP/m_Led_timer_17 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.818ns (Levels of Logic = 3)
  Clock Path Delay:     3.279ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_EHMC_STEP/m_Led_timer_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp680.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X43Y65.CLK     net (fanout=553)      1.111   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.279ns (1.519ns logic, 1.760ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/m_Led_timer_17 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y65.AMUX    Tshcko                0.461   cnc2_EHMC_STEP/m_Led_timer<20>
                                                       cnc2_EHMC_STEP/m_Led_timer_17
    SLICE_X45Y64.B4      net (fanout=2)        0.548   cnc2_EHMC_STEP/m_Led_timer<17>
    SLICE_X45Y64.B       Tilo                  0.259   cnc2_EHMC_STEP/IBit_Latch_Partition_1/G1.Channel[1].IBit_TimerLatcher/m_Negedge_Count<15>
                                                       cnc2_EHMC_STEP/n0026<22>3
    SLICE_X40Y65.B2      net (fanout=2)        1.050   cnc2_EHMC_STEP/n0026<22>2
    SLICE_X40Y65.BMUX    Tilo                  0.251   cnc2_EHMC_STEP/m_Led_timer<22>
                                                       cnc2_EHMC_STEP/Mmux_m_Led_Output11
    A13.O                net (fanout=1)        2.868   led_1_OBUF
    A13.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      7.818ns (3.352ns logic, 4.466ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point LIO_DO<0> (N1.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.837ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219 (FF)
  Destination:          LIO_DO<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.907ns (Levels of Logic = 2)
  Clock Path Delay:     3.231ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp680.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X28Y36.CLK     net (fanout=553)      1.063   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.231ns (1.519ns logic, 1.712ns route)
                                                       (47.0% logic, 53.0% route)

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219 to LIO_DO<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y36.AMUX    Tshcko                0.455   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT130
                                                       cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    SLICE_X3Y25.A4       net (fanout=5)        2.543   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    SLICE_X3Y25.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/Mmux__n022010
                                                       cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219_inv1_INV_0
    N1.T                 net (fanout=4)        2.269   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219_inv
    N1.PAD               Tiotp                 2.381   LIO_DO<0>
                                                       LIO_DO_0_OBUFT
                                                       LIO_DO<0>
    -------------------------------------------------  ---------------------------
    Total                                      7.907ns (3.095ns logic, 4.812ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  16.139ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_0 (FF)
  Destination:          LIO_DO<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      5.467ns (Levels of Logic = 1)
  Clock Path Delay:     3.369ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp680.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X11Y26.CLK     net (fanout=553)      1.201   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.369ns (1.519ns logic, 1.850ns route)
                                                       (45.1% logic, 54.9% route)

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_0 to LIO_DO<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.AQ      Tcko                  0.391   cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO<3>
                                                       cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_0
    N1.O                 net (fanout=2)        2.695   cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO<0>
    N1.PAD               Tioop                 2.381   LIO_DO<0>
                                                       LIO_DO_0_OBUFT
                                                       LIO_DO<0>
    -------------------------------------------------  ---------------------------
    Total                                      5.467ns (2.772ns logic, 2.695ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<1> (F1.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.871ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.967ns (Levels of Logic = 2)
  Clock Path Delay:     0.762ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp680.IMUX.9
    BUFIO2_X2Y27.I       net (fanout=2)        1.827   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -5.020   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.608   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X36Y7.CLK      net (fanout=750)      1.071   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.762ns (-3.390ns logic, 4.152ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y7.AQ       Tcko                  0.408   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X6Y12.D5       net (fanout=73)       3.581   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X6Y12.D        Tilo                  0.203   SRI_RTS_1_OBUF
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    F1.O                 net (fanout=1)        3.394   SRI_RTS_1_OBUF
    F1.PAD               Tioop                 2.381   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                      9.967ns (2.992ns logic, 6.975ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.164ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.681ns (Levels of Logic = 2)
  Clock Path Delay:     0.755ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp680.IMUX.9
    BUFIO2_X2Y27.I       net (fanout=2)        1.827   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -5.020   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.608   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X33Y12.CLK     net (fanout=750)      1.064   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (-3.390ns logic, 4.145ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y12.CQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X6Y12.D2       net (fanout=56)       3.312   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X6Y12.D        Tilo                  0.203   SRI_RTS_1_OBUF
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    F1.O                 net (fanout=1)        3.394   SRI_RTS_1_OBUF
    F1.PAD               Tioop                 2.381   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                      9.681ns (2.975ns logic, 6.706ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (B1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.618ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.354ns (Levels of Logic = 1)
  Clock Path Delay:     0.664ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp680.IMUX.9
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.712   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X4Y37.CLK      net (fanout=750)      0.674   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.664ns (-1.768ns logic, 2.432ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y37.AQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    B1.O                 net (fanout=1)        1.758   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    B1.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.354ns (1.596ns logic, 1.758ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<0> (C1.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.569ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      5.339ns (Levels of Logic = 2)
  Clock Path Delay:     0.630ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp680.IMUX.9
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.712   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X9Y25.CLK      net (fanout=750)      0.640   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (-1.768ns logic, 2.398ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.CQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X0Y43.A2       net (fanout=56)       2.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X0Y43.A        Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_CRCEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    C1.O                 net (fanout=1)        1.303   SRI_RTS_0_OBUF
    C1.PAD               Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      5.339ns (1.736ns logic, 3.603ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.414ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.173ns (Levels of Logic = 2)
  Clock Path Delay:     0.641ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp680.IMUX.9
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.712   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X8Y42.CLK      net (fanout=750)      0.651   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.641ns (-1.768ns logic, 2.409ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.CQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X0Y43.A1       net (fanout=74)       1.132   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X0Y43.A        Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_CRCEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    C1.O                 net (fanout=1)        1.303   SRI_RTS_0_OBUF
    C1.PAD               Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.173ns (1.738ns logic, 2.435ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<1> (E1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.455ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.237ns (Levels of Logic = 1)
  Clock Path Delay:     0.618ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp680.IMUX.9
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.712   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X12Y11.CLK     net (fanout=750)      0.628   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.618ns (-1.768ns logic, 2.386ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y11.AQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.O                 net (fanout=1)        2.641   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.PAD               Tioop                 1.396   SRI_TX<1>
                                                       SRI_TX_1_OBUF
                                                       SRI_TX<1>
    -------------------------------------------------  ---------------------------
    Total                                      4.237ns (1.596ns logic, 2.641ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     24.148ns|     24.470ns|            0|            0|    394802067|       573335|
| TS_CLK_80MHz                  |     12.500ns|     12.235ns|      5.455ns|            0|            0|       573319|           16|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      3.210ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.216ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.455ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.155ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
LIO_DI<0>   |    1.612(R)|      SLOW  |   -0.334(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<1>   |    2.622(R)|      SLOW  |   -1.030(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<2>   |    1.435(R)|      SLOW  |   -0.182(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<3>   |    1.577(R)|      SLOW  |   -0.312(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<4>   |    1.755(R)|      SLOW  |   -0.478(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<5>   |    1.457(R)|      SLOW  |   -0.190(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<6>   |    1.253(R)|      SLOW  |   -0.001(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<7>   |    4.967(R)|      SLOW  |   -2.488(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<8>   |    4.859(R)|      SLOW  |   -2.388(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<9>   |    4.924(R)|      SLOW  |   -2.459(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<10>  |    5.569(R)|      SLOW  |   -2.892(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<11>  |    5.665(R)|      SLOW  |   -2.907(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<12>  |    1.360(R)|      SLOW  |   -0.085(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<13>  |    1.312(R)|      SLOW  |   -0.059(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<14>  |    1.310(R)|      SLOW  |   -0.043(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<15>  |    2.474(R)|      SLOW  |   -0.929(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
SRI_RX<0>   |    2.769(R)|      SLOW  |   -0.430(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>   |    4.729(R)|      SLOW  |   -1.619(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_cs_n     |    5.025(R)|      SLOW  |   -1.834(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    3.659(R)|      SLOW  |   -0.977(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    3.952(R)|      SLOW  |   -1.190(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
svo_alarm<0>|    2.499(R)|      SLOW  |   -1.033(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<1>|    2.510(R)|      SLOW  |   -1.044(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<2>|    3.074(R)|      SLOW  |   -1.371(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<3>|    2.404(R)|      SLOW  |   -0.961(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<4>|    2.269(R)|      SLOW  |   -0.812(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LIO_DO<0>   |        11.163(R)|      SLOW  |         4.904(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DO<1>   |        10.816(R)|      SLOW  |         4.744(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DO<2>   |        10.380(R)|      SLOW  |         4.606(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DO<3>   |        10.774(R)|      SLOW  |         4.633(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
SRI_RTS<0>  |         9.978(R)|      SLOW  |         4.414(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>  |        11.129(R)|      SLOW  |         6.112(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         6.894(R)|      SLOW  |         3.618(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>   |         8.270(R)|      SLOW  |         4.455(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |        10.129(R)|      SLOW  |         5.632(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        11.284(R)|      SLOW  |         5.256(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<0>  |         9.935(R)|      SLOW  |         5.536(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<1>  |         9.281(R)|      SLOW  |         5.115(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<2>  |         9.056(R)|      SLOW  |         5.017(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<3>  |         9.745(R)|      SLOW  |         5.407(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<4>  |         9.075(R)|      SLOW  |         4.980(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<0>   |        10.297(R)|      SLOW  |         5.748(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<1>   |         9.281(R)|      SLOW  |         5.115(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<2>   |         8.875(R)|      SLOW  |         4.866(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<3>   |         9.651(R)|      SLOW  |         5.360(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<4>   |         9.767(R)|      SLOW  |         5.458(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   15.113|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 5.664; Ideal Clock Offset To Actual Clock -9.667; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
LIO_DI<0>         |    1.612(R)|      SLOW  |   -0.334(R)|      SLOW  |   23.388|    0.334|       11.527|
LIO_DI<1>         |    2.622(R)|      SLOW  |   -1.030(R)|      FAST  |   22.378|    1.030|       10.674|
LIO_DI<2>         |    1.435(R)|      SLOW  |   -0.182(R)|      SLOW  |   23.565|    0.182|       11.692|
LIO_DI<3>         |    1.577(R)|      SLOW  |   -0.312(R)|      SLOW  |   23.423|    0.312|       11.555|
LIO_DI<4>         |    1.755(R)|      SLOW  |   -0.478(R)|      SLOW  |   23.245|    0.478|       11.384|
LIO_DI<5>         |    1.457(R)|      SLOW  |   -0.190(R)|      SLOW  |   23.543|    0.190|       11.676|
LIO_DI<6>         |    1.253(R)|      SLOW  |   -0.001(R)|      SLOW  |   23.747|    0.001|       11.873|
LIO_DI<7>         |    4.967(R)|      SLOW  |   -2.488(R)|      FAST  |   20.033|    2.488|        8.773|
LIO_DI<8>         |    4.859(R)|      SLOW  |   -2.388(R)|      FAST  |   20.141|    2.388|        8.877|
LIO_DI<9>         |    4.924(R)|      SLOW  |   -2.459(R)|      FAST  |   20.076|    2.459|        8.809|
LIO_DI<10>        |    5.569(R)|      SLOW  |   -2.892(R)|      FAST  |   19.431|    2.892|        8.270|
LIO_DI<11>        |    5.665(R)|      SLOW  |   -2.907(R)|      FAST  |   19.335|    2.907|        8.214|
LIO_DI<12>        |    1.360(R)|      SLOW  |   -0.085(R)|      SLOW  |   23.640|    0.085|       11.778|
LIO_DI<13>        |    1.312(R)|      SLOW  |   -0.059(R)|      SLOW  |   23.688|    0.059|       11.814|
LIO_DI<14>        |    1.310(R)|      SLOW  |   -0.043(R)|      SLOW  |   23.690|    0.043|       11.824|
LIO_DI<15>        |    2.474(R)|      SLOW  |   -0.929(R)|      FAST  |   22.526|    0.929|       10.799|
SRI_RX<0>         |    2.769(R)|      SLOW  |   -0.430(R)|      FAST  |   22.231|    0.430|       10.901|
SRI_RX<1>         |    4.729(R)|      SLOW  |   -1.619(R)|      FAST  |   20.271|    1.619|        9.326|
lb_cs_n           |    5.025(R)|      SLOW  |   -1.834(R)|      FAST  |   19.975|    1.834|        9.071|
lb_rd_n           |    3.659(R)|      SLOW  |   -0.977(R)|      FAST  |   21.341|    0.977|       10.182|
lb_wr_n           |    3.952(R)|      SLOW  |   -1.190(R)|      FAST  |   21.048|    1.190|        9.929|
svo_alarm<0>      |    2.499(R)|      SLOW  |   -1.033(R)|      FAST  |   22.501|    1.033|       10.734|
svo_alarm<1>      |    2.510(R)|      SLOW  |   -1.044(R)|      FAST  |   22.490|    1.044|       10.723|
svo_alarm<2>      |    3.074(R)|      SLOW  |   -1.371(R)|      FAST  |   21.926|    1.371|       10.278|
svo_alarm<3>      |    2.404(R)|      SLOW  |   -0.961(R)|      FAST  |   22.596|    0.961|       10.818|
svo_alarm<4>      |    2.269(R)|      SLOW  |   -0.812(R)|      FAST  |   22.731|    0.812|       10.960|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.665|         -  |      -0.001|         -  |   19.335|    0.001|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 4.390 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
LIO_DO<0>                                      |       11.163|      SLOW  |        4.904|      FAST  |         4.269|
LIO_DO<1>                                      |       10.816|      SLOW  |        4.744|      FAST  |         3.922|
LIO_DO<2>                                      |       10.380|      SLOW  |        4.606|      FAST  |         3.486|
LIO_DO<3>                                      |       10.774|      SLOW  |        4.633|      FAST  |         3.880|
SRI_RTS<0>                                     |        9.978|      SLOW  |        4.414|      FAST  |         3.084|
SRI_RTS<1>                                     |       11.129|      SLOW  |        6.112|      FAST  |         4.235|
SRI_TX<0>                                      |        6.894|      SLOW  |        3.618|      FAST  |         0.000|
SRI_TX<1>                                      |        8.270|      SLOW  |        4.455|      FAST  |         1.376|
lb_int                                         |       10.129|      SLOW  |        5.632|      FAST  |         3.235|
led_1                                          |       11.284|      SLOW  |        5.256|      FAST  |         4.390|
svo_ccw<0>                                     |        9.935|      SLOW  |        5.536|      FAST  |         3.041|
svo_ccw<1>                                     |        9.281|      SLOW  |        5.115|      FAST  |         2.387|
svo_ccw<2>                                     |        9.056|      SLOW  |        5.017|      FAST  |         2.162|
svo_ccw<3>                                     |        9.745|      SLOW  |        5.407|      FAST  |         2.851|
svo_ccw<4>                                     |        9.075|      SLOW  |        4.980|      FAST  |         2.181|
svo_cw<0>                                      |       10.297|      SLOW  |        5.748|      FAST  |         3.403|
svo_cw<1>                                      |        9.281|      SLOW  |        5.115|      FAST  |         2.387|
svo_cw<2>                                      |        8.875|      SLOW  |        4.866|      FAST  |         1.981|
svo_cw<3>                                      |        9.651|      SLOW  |        5.360|      FAST  |         2.757|
svo_cw<4>                                      |        9.767|      SLOW  |        5.458|      FAST  |         2.873|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 395375477 paths, 0 nets, and 35500 connections

Design statistics:
   Minimum period:  24.148ns{1}   (Maximum frequency:  41.411MHz)
   Maximum path delay from/to any node:   5.455ns
   Minimum input required time before clock:   5.665ns
   Minimum output required time after clock:  11.284ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 26 13:02:19 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 232 MB



