read -sv run_verilog_mid/adder_32b_8_91_7a459787456e77b8dd93b72be9d3769c.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_91_7a459787456e77b8dd93b72be9d3769c_yosys.v
