Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 27 10:40:31 2025
| Host         : sodir-HP-Laptop running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.617        0.000                      0                 1140        0.126        0.000                      0                 1140        3.500        0.000                       0                   592  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.617        0.000                      0                 1140        0.126        0.000                      0                 1140        3.500        0.000                       0                   592  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.617ns  (required time - arrival time)
  Source:                 FSM_onehot_rFSM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBuffer_reg[498]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.237ns  (logic 0.642ns (12.260%)  route 4.595ns (87.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns = ( 13.547 - 8.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         2.054     6.128    iClk_IBUF_BUFG
    SLICE_X108Y142       FDRE                                         r  FSM_onehot_rFSM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y142       FDRE (Prop_fdre_C_Q)         0.518     6.646 r  FSM_onehot_rFSM_reg[2]/Q
                         net (fo=524, routed)         4.595    11.240    rTxByte
    SLICE_X105Y142       LUT3 (Prop_lut3_I0_O)        0.124    11.364 r  rBuffer[498]_i_1/O
                         net (fo=1, routed)           0.000    11.364    rBuffer[498]_i_1_n_0
    SLICE_X105Y142       FDRE                                         r  rBuffer_reg[498]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.782    13.547    iClk_IBUF_BUFG
    SLICE_X105Y142       FDRE                                         r  rBuffer_reg[498]/C
                         clock pessimism              0.441    13.988    
                         clock uncertainty           -0.035    13.952    
    SLICE_X105Y142       FDRE (Setup_fdre_C_D)        0.029    13.981    rBuffer_reg[498]
  -------------------------------------------------------------------
                         required time                         13.981    
                         arrival time                         -11.364    
  -------------------------------------------------------------------
                         slack                                  2.617    

Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 FSM_onehot_rFSM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBuffer_reg[508]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 0.642ns (12.255%)  route 4.597ns (87.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns = ( 13.547 - 8.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         2.054     6.128    iClk_IBUF_BUFG
    SLICE_X108Y142       FDRE                                         r  FSM_onehot_rFSM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y142       FDRE (Prop_fdre_C_Q)         0.518     6.646 r  FSM_onehot_rFSM_reg[2]/Q
                         net (fo=524, routed)         4.597    11.242    rTxByte
    SLICE_X105Y142       LUT3 (Prop_lut3_I0_O)        0.124    11.366 r  rBuffer[508]_i_1/O
                         net (fo=1, routed)           0.000    11.366    rBuffer[508]_i_1_n_0
    SLICE_X105Y142       FDRE                                         r  rBuffer_reg[508]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.782    13.547    iClk_IBUF_BUFG
    SLICE_X105Y142       FDRE                                         r  rBuffer_reg[508]/C
                         clock pessimism              0.441    13.988    
                         clock uncertainty           -0.035    13.952    
    SLICE_X105Y142       FDRE (Setup_fdre_C_D)        0.032    13.984    rBuffer_reg[508]
  -------------------------------------------------------------------
                         required time                         13.984    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.619ns  (required time - arrival time)
  Source:                 FSM_onehot_rFSM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBuffer_reg[506]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.237ns  (logic 0.642ns (12.260%)  route 4.595ns (87.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns = ( 13.547 - 8.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         2.054     6.128    iClk_IBUF_BUFG
    SLICE_X108Y142       FDRE                                         r  FSM_onehot_rFSM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y142       FDRE (Prop_fdre_C_Q)         0.518     6.646 r  FSM_onehot_rFSM_reg[2]/Q
                         net (fo=524, routed)         4.595    11.240    rTxByte
    SLICE_X105Y142       LUT3 (Prop_lut3_I0_O)        0.124    11.364 r  rBuffer[506]_i_1/O
                         net (fo=1, routed)           0.000    11.364    rBuffer[506]_i_1_n_0
    SLICE_X105Y142       FDRE                                         r  rBuffer_reg[506]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.782    13.547    iClk_IBUF_BUFG
    SLICE_X105Y142       FDRE                                         r  rBuffer_reg[506]/C
                         clock pessimism              0.441    13.988    
                         clock uncertainty           -0.035    13.952    
    SLICE_X105Y142       FDRE (Setup_fdre_C_D)        0.031    13.983    rBuffer_reg[506]
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                         -11.364    
  -------------------------------------------------------------------
                         slack                                  2.619    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 FSM_onehot_rFSM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBuffer_reg[504]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.236ns  (logic 0.642ns (12.262%)  route 4.594ns (87.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns = ( 13.547 - 8.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         2.054     6.128    iClk_IBUF_BUFG
    SLICE_X108Y142       FDRE                                         r  FSM_onehot_rFSM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y142       FDRE (Prop_fdre_C_Q)         0.518     6.646 r  FSM_onehot_rFSM_reg[2]/Q
                         net (fo=524, routed)         4.594    11.239    rTxByte
    SLICE_X105Y142       LUT3 (Prop_lut3_I0_O)        0.124    11.363 r  rBuffer[504]_i_1/O
                         net (fo=1, routed)           0.000    11.363    rBuffer[504]_i_1_n_0
    SLICE_X105Y142       FDRE                                         r  rBuffer_reg[504]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.782    13.547    iClk_IBUF_BUFG
    SLICE_X105Y142       FDRE                                         r  rBuffer_reg[504]/C
                         clock pessimism              0.441    13.988    
                         clock uncertainty           -0.035    13.952    
    SLICE_X105Y142       FDRE (Setup_fdre_C_D)        0.031    13.983    rBuffer_reg[504]
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 FSM_onehot_rFSM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBuffer_reg[507]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 0.672ns (12.760%)  route 4.595ns (87.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns = ( 13.547 - 8.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         2.054     6.128    iClk_IBUF_BUFG
    SLICE_X108Y142       FDRE                                         r  FSM_onehot_rFSM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y142       FDRE (Prop_fdre_C_Q)         0.518     6.646 r  FSM_onehot_rFSM_reg[2]/Q
                         net (fo=524, routed)         4.595    11.240    rTxByte
    SLICE_X105Y142       LUT3 (Prop_lut3_I0_O)        0.154    11.394 r  rBuffer[507]_i_1/O
                         net (fo=1, routed)           0.000    11.394    rBuffer[507]_i_1_n_0
    SLICE_X105Y142       FDRE                                         r  rBuffer_reg[507]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.782    13.547    iClk_IBUF_BUFG
    SLICE_X105Y142       FDRE                                         r  rBuffer_reg[507]/C
                         clock pessimism              0.441    13.988    
                         clock uncertainty           -0.035    13.952    
    SLICE_X105Y142       FDRE (Setup_fdre_C_D)        0.075    14.027    rBuffer_reg[507]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  2.633    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 FSM_onehot_rFSM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBuffer_reg[499]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 0.670ns (12.727%)  route 4.595ns (87.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns = ( 13.547 - 8.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         2.054     6.128    iClk_IBUF_BUFG
    SLICE_X108Y142       FDRE                                         r  FSM_onehot_rFSM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y142       FDRE (Prop_fdre_C_Q)         0.518     6.646 r  FSM_onehot_rFSM_reg[2]/Q
                         net (fo=524, routed)         4.595    11.240    rTxByte
    SLICE_X105Y142       LUT3 (Prop_lut3_I0_O)        0.152    11.392 r  rBuffer[499]_i_1/O
                         net (fo=1, routed)           0.000    11.392    rBuffer[499]_i_1_n_0
    SLICE_X105Y142       FDRE                                         r  rBuffer_reg[499]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.782    13.547    iClk_IBUF_BUFG
    SLICE_X105Y142       FDRE                                         r  rBuffer_reg[499]/C
                         clock pessimism              0.441    13.988    
                         clock uncertainty           -0.035    13.952    
    SLICE_X105Y142       FDRE (Setup_fdre_C_D)        0.075    14.027    rBuffer_reg[499]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -11.392    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 FSM_onehot_rFSM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBuffer_reg[509]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 0.668ns (12.689%)  route 4.597ns (87.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns = ( 13.547 - 8.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         2.054     6.128    iClk_IBUF_BUFG
    SLICE_X108Y142       FDRE                                         r  FSM_onehot_rFSM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y142       FDRE (Prop_fdre_C_Q)         0.518     6.646 r  FSM_onehot_rFSM_reg[2]/Q
                         net (fo=524, routed)         4.597    11.242    rTxByte
    SLICE_X105Y142       LUT3 (Prop_lut3_I0_O)        0.150    11.392 r  rBuffer[509]_i_1/O
                         net (fo=1, routed)           0.000    11.392    rBuffer[509]_i_1_n_0
    SLICE_X105Y142       FDRE                                         r  rBuffer_reg[509]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.782    13.547    iClk_IBUF_BUFG
    SLICE_X105Y142       FDRE                                         r  rBuffer_reg[509]/C
                         clock pessimism              0.441    13.988    
                         clock uncertainty           -0.035    13.952    
    SLICE_X105Y142       FDRE (Setup_fdre_C_D)        0.075    14.027    rBuffer_reg[509]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -11.392    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.636ns  (required time - arrival time)
  Source:                 FSM_onehot_rFSM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBuffer_reg[505]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 0.670ns (12.729%)  route 4.594ns (87.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns = ( 13.547 - 8.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         2.054     6.128    iClk_IBUF_BUFG
    SLICE_X108Y142       FDRE                                         r  FSM_onehot_rFSM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y142       FDRE (Prop_fdre_C_Q)         0.518     6.646 r  FSM_onehot_rFSM_reg[2]/Q
                         net (fo=524, routed)         4.594    11.239    rTxByte
    SLICE_X105Y142       LUT3 (Prop_lut3_I0_O)        0.152    11.391 r  rBuffer[505]_i_1/O
                         net (fo=1, routed)           0.000    11.391    rBuffer[505]_i_1_n_0
    SLICE_X105Y142       FDRE                                         r  rBuffer_reg[505]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.782    13.547    iClk_IBUF_BUFG
    SLICE_X105Y142       FDRE                                         r  rBuffer_reg[505]/C
                         clock pessimism              0.441    13.988    
                         clock uncertainty           -0.035    13.952    
    SLICE_X105Y142       FDRE (Setup_fdre_C_D)        0.075    14.027    rBuffer_reg[505]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -11.391    
  -------------------------------------------------------------------
                         slack                                  2.636    

Slack (MET) :             2.784ns  (required time - arrival time)
  Source:                 FSM_onehot_rFSM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBuffer_reg[510]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 0.642ns (12.664%)  route 4.428ns (87.336%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns = ( 13.547 - 8.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         2.054     6.128    iClk_IBUF_BUFG
    SLICE_X108Y142       FDRE                                         r  FSM_onehot_rFSM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y142       FDRE (Prop_fdre_C_Q)         0.518     6.646 r  FSM_onehot_rFSM_reg[2]/Q
                         net (fo=524, routed)         4.428    11.073    rTxByte
    SLICE_X105Y141       LUT3 (Prop_lut3_I0_O)        0.124    11.197 r  rBuffer[510]_i_1/O
                         net (fo=1, routed)           0.000    11.197    rBuffer[510]_i_1_n_0
    SLICE_X105Y141       FDRE                                         r  rBuffer_reg[510]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.782    13.547    iClk_IBUF_BUFG
    SLICE_X105Y141       FDRE                                         r  rBuffer_reg[510]/C
                         clock pessimism              0.441    13.988    
                         clock uncertainty           -0.035    13.952    
    SLICE_X105Y141       FDRE (Setup_fdre_C_D)        0.029    13.981    rBuffer_reg[510]
  -------------------------------------------------------------------
                         required time                         13.981    
                         arrival time                         -11.197    
  -------------------------------------------------------------------
                         slack                                  2.784    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 FSM_onehot_rFSM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBuffer_reg[511]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 0.670ns (13.143%)  route 4.428ns (86.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns = ( 13.547 - 8.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         2.054     6.128    iClk_IBUF_BUFG
    SLICE_X108Y142       FDRE                                         r  FSM_onehot_rFSM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y142       FDRE (Prop_fdre_C_Q)         0.518     6.646 r  FSM_onehot_rFSM_reg[2]/Q
                         net (fo=524, routed)         4.428    11.073    rTxByte
    SLICE_X105Y141       LUT3 (Prop_lut3_I0_O)        0.152    11.225 r  rBuffer[511]_i_2/O
                         net (fo=1, routed)           0.000    11.225    rBuffer[511]_i_2_n_0
    SLICE_X105Y141       FDRE                                         r  rBuffer_reg[511]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.782    13.547    iClk_IBUF_BUFG
    SLICE_X105Y141       FDRE                                         r  rBuffer_reg[511]/C
                         clock pessimism              0.441    13.988    
                         clock uncertainty           -0.035    13.952    
    SLICE_X105Y141       FDRE (Setup_fdre_C_D)        0.075    14.027    rBuffer_reg[511]
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -11.225    
  -------------------------------------------------------------------
                         slack                                  2.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rBuffer_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBuffer_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.691     1.778    iClk_IBUF_BUFG
    SLICE_X105Y147       FDRE                                         r  rBuffer_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y147       FDRE (Prop_fdre_C_Q)         0.141     1.919 r  rBuffer_reg[90]/Q
                         net (fo=1, routed)           0.080     1.999    in5[98]
    SLICE_X104Y147       LUT3 (Prop_lut3_I2_O)        0.049     2.048 r  rBuffer[98]_i_1/O
                         net (fo=1, routed)           0.000     2.048    rBuffer[98]_i_1_n_0
    SLICE_X104Y147       FDRE                                         r  rBuffer_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.966     2.308    iClk_IBUF_BUFG
    SLICE_X104Y147       FDRE                                         r  rBuffer_reg[98]/C
                         clock pessimism             -0.518     1.791    
    SLICE_X104Y147       FDRE (Hold_fdre_C_D)         0.131     1.922    rBuffer_reg[98]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rBuffer_reg[234]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBuffer_reg[242]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.717     1.804    iClk_IBUF_BUFG
    SLICE_X109Y144       FDRE                                         r  rBuffer_reg[234]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y144       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  rBuffer_reg[234]/Q
                         net (fo=1, routed)           0.080     2.025    in5[242]
    SLICE_X108Y144       LUT3 (Prop_lut3_I2_O)        0.049     2.074 r  rBuffer[242]_i_1/O
                         net (fo=1, routed)           0.000     2.074    rBuffer[242]_i_1_n_0
    SLICE_X108Y144       FDRE                                         r  rBuffer_reg[242]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.991     2.333    iClk_IBUF_BUFG
    SLICE_X108Y144       FDRE                                         r  rBuffer_reg[242]/C
                         clock pessimism             -0.517     1.817    
    SLICE_X108Y144       FDRE (Hold_fdre_C_D)         0.131     1.948    rBuffer_reg[242]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rBuffer_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBuffer_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.718     1.805    iClk_IBUF_BUFG
    SLICE_X109Y147       FDRE                                         r  rBuffer_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y147       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  rBuffer_reg[61]/Q
                         net (fo=1, routed)           0.080     2.026    in5[69]
    SLICE_X108Y147       LUT3 (Prop_lut3_I2_O)        0.049     2.075 r  rBuffer[69]_i_1/O
                         net (fo=1, routed)           0.000     2.075    rBuffer[69]_i_1_n_0
    SLICE_X108Y147       FDRE                                         r  rBuffer_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.992     2.334    iClk_IBUF_BUFG
    SLICE_X108Y147       FDRE                                         r  rBuffer_reg[69]/C
                         clock pessimism             -0.517     1.818    
    SLICE_X108Y147       FDRE (Hold_fdre_C_D)         0.131     1.949    rBuffer_reg[69]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 rBuffer_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBuffer_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.717     1.804    iClk_IBUF_BUFG
    SLICE_X109Y146       FDRE                                         r  rBuffer_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y146       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  rBuffer_reg[70]/Q
                         net (fo=1, routed)           0.087     2.032    in5[78]
    SLICE_X108Y146       LUT3 (Prop_lut3_I2_O)        0.048     2.080 r  rBuffer[78]_i_1/O
                         net (fo=1, routed)           0.000     2.080    rBuffer[78]_i_1_n_0
    SLICE_X108Y146       FDRE                                         r  rBuffer_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.991     2.333    iClk_IBUF_BUFG
    SLICE_X108Y146       FDRE                                         r  rBuffer_reg[78]/C
                         clock pessimism             -0.517     1.817    
    SLICE_X108Y146       FDRE (Hold_fdre_C_D)         0.131     1.948    rBuffer_reg[78]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 UART_RX_INST/rRx1_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_RX_INST/rRx2_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.719     1.806    UART_RX_INST/iClk_IBUF_BUFG
    SLICE_X111Y147       FDSE                                         r  UART_RX_INST/rRx1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y147       FDSE (Prop_fdse_C_Q)         0.141     1.947 r  UART_RX_INST/rRx1_reg/Q
                         net (fo=1, routed)           0.116     2.063    UART_RX_INST/rRx1
    SLICE_X110Y147       FDSE                                         r  UART_RX_INST/rRx2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.995     2.337    UART_RX_INST/iClk_IBUF_BUFG
    SLICE_X110Y147       FDSE                                         r  UART_RX_INST/rRx2_reg/C
                         clock pessimism             -0.519     1.819    
    SLICE_X110Y147       FDSE (Hold_fdse_C_D)         0.071     1.890    UART_RX_INST/rRx2_reg
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rBuffer_reg[236]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBuffer_reg[244]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.717     1.804    iClk_IBUF_BUFG
    SLICE_X108Y143       FDRE                                         r  rBuffer_reg[236]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y143       FDRE (Prop_fdre_C_Q)         0.164     1.968 r  rBuffer_reg[236]/Q
                         net (fo=1, routed)           0.082     2.050    in5[244]
    SLICE_X109Y143       LUT3 (Prop_lut3_I2_O)        0.048     2.098 r  rBuffer[244]_i_1/O
                         net (fo=1, routed)           0.000     2.098    rBuffer[244]_i_1_n_0
    SLICE_X109Y143       FDRE                                         r  rBuffer_reg[244]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.991     2.333    iClk_IBUF_BUFG
    SLICE_X109Y143       FDRE                                         r  rBuffer_reg[244]/C
                         clock pessimism             -0.517     1.817    
    SLICE_X109Y143       FDRE (Hold_fdre_C_D)         0.107     1.924    rBuffer_reg[244]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 rBuffer_reg[368]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rBuffer_reg[376]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.714     1.801    iClk_IBUF_BUFG
    SLICE_X107Y137       FDRE                                         r  rBuffer_reg[368]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y137       FDRE (Prop_fdre_C_Q)         0.141     1.942 r  rBuffer_reg[368]/Q
                         net (fo=1, routed)           0.097     2.038    in5[376]
    SLICE_X106Y137       LUT3 (Prop_lut3_I2_O)        0.045     2.083 r  rBuffer[376]_i_1/O
                         net (fo=1, routed)           0.000     2.083    rBuffer[376]_i_1_n_0
    SLICE_X106Y137       FDRE                                         r  rBuffer_reg[376]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.987     2.329    iClk_IBUF_BUFG
    SLICE_X106Y137       FDRE                                         r  rBuffer_reg[376]/C
                         clock pessimism             -0.516     1.814    
    SLICE_X106Y137       FDRE (Hold_fdre_C_D)         0.091     1.905    rBuffer_reg[376]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.186%)  route 0.108ns (36.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.716     1.803    UART_TX_INST/iClk_IBUF_BUFG
    SLICE_X106Y142       FDSE                                         r  UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDSE (Prop_fdse_C_Q)         0.141     1.944 r  UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/Q
                         net (fo=28, routed)          0.108     2.052    UART_TX_INST/FSM_onehot_rFSM_Current_reg_n_0_[0]
    SLICE_X107Y142       LUT6 (Prop_lut6_I3_O)        0.045     2.097 r  UART_TX_INST/rCnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.097    UART_TX_INST_n_18
    SLICE_X107Y142       FDRE                                         r  rCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.990     2.332    iClk_IBUF_BUFG
    SLICE_X107Y142       FDRE                                         r  rCnt_reg[0]/C
                         clock pessimism             -0.517     1.816    
    SLICE_X107Y142       FDRE (Hold_fdre_C_D)         0.092     1.908    rCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rBuffer_reg[510]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rTxByte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (56.983%)  route 0.140ns (43.017%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.689     1.776    iClk_IBUF_BUFG
    SLICE_X105Y141       FDRE                                         r  rBuffer_reg[510]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y141       FDRE (Prop_fdre_C_Q)         0.141     1.917 r  rBuffer_reg[510]/Q
                         net (fo=1, routed)           0.140     2.057    UART_TX_INST/Q[6]
    SLICE_X104Y142       LUT4 (Prop_lut4_I0_O)        0.045     2.102 r  UART_TX_INST/rTxByte[6]_i_1/O
                         net (fo=1, routed)           0.000     2.102    UART_TX_INST_n_1
    SLICE_X104Y142       FDRE                                         r  rTxByte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.964     2.306    iClk_IBUF_BUFG
    SLICE_X104Y142       FDRE                                         r  rTxByte_reg[6]/C
                         clock pessimism             -0.515     1.792    
    SLICE_X104Y142       FDRE (Hold_fdre_C_D)         0.121     1.913    rTxByte_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 rBuffer_reg[504]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rTxByte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.689     1.776    iClk_IBUF_BUFG
    SLICE_X105Y142       FDRE                                         r  rBuffer_reg[504]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y142       FDRE (Prop_fdre_C_Q)         0.141     1.917 r  rBuffer_reg[504]/Q
                         net (fo=1, routed)           0.140     2.057    UART_TX_INST/Q[0]
    SLICE_X104Y142       LUT4 (Prop_lut4_I0_O)        0.045     2.102 r  UART_TX_INST/rTxByte[0]_i_1/O
                         net (fo=1, routed)           0.000     2.102    UART_TX_INST_n_7
    SLICE_X104Y142       FDRE                                         r  rTxByte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.964     2.306    iClk_IBUF_BUFG
    SLICE_X104Y142       FDRE                                         r  rTxByte_reg[0]/C
                         clock pessimism             -0.518     1.789    
    SLICE_X104Y142       FDRE (Hold_fdre_C_D)         0.120     1.909    rTxByte_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X109Y142  FSM_onehot_rFSM_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y142  FSM_onehot_rFSM_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y143  FSM_onehot_rFSM_reg[1]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y143  FSM_onehot_rFSM_reg[1]_rep__0/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y142  FSM_onehot_rFSM_reg[1]_rep__1/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y142  FSM_onehot_rFSM_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y142  FSM_onehot_rFSM_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X111Y147  UART_RX_INST/rRx1_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X110Y147  UART_RX_INST/rRx2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y138  rBuffer_reg[336]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y138  rBuffer_reg[337]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y138  rBuffer_reg[344]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y138  rBuffer_reg[345]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y138  rBuffer_reg[352]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y137  rBuffer_reg[385]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y137  rBuffer_reg[392]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y137  rBuffer_reg[393]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y136  rBuffer_reg[400]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y136  rBuffer_reg[401]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X109Y142  FSM_onehot_rFSM_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X109Y142  FSM_onehot_rFSM_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y142  FSM_onehot_rFSM_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y142  FSM_onehot_rFSM_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y143  FSM_onehot_rFSM_reg[1]_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y143  FSM_onehot_rFSM_reg[1]_rep__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y142  FSM_onehot_rFSM_reg[1]_rep__1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y142  FSM_onehot_rFSM_reg[1]_rep__1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y142  FSM_onehot_rFSM_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y142  FSM_onehot_rFSM_reg[2]/C



