
Host.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086c8  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b40  08008788  08008788  00018788  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080092c8  080092c8  000203f0  2**0
                  CONTENTS
  4 .ARM          00000008  080092c8  080092c8  000192c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080092d0  080092d0  000203f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080092d0  080092d0  000192d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080092d4  080092d4  000192d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003f0  20000000  080092d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000158c  200003f0  080096c8  000203f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000197c  080096c8  0002197c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000203f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028b3a  00000000  00000000  00020418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005371  00000000  00000000  00048f52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001808  00000000  00000000  0004e2c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001620  00000000  00000000  0004fad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b1a9  00000000  00000000  000510f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002027a  00000000  00000000  0006c299  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095bcb  00000000  00000000  0008c513  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001220de  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005584  00000000  00000000  00122134  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200003f0 	.word	0x200003f0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08008770 	.word	0x08008770

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200003f4 	.word	0x200003f4
 8000104:	08008770 	.word	0x08008770

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_uldivmod>:
 8000230:	2b00      	cmp	r3, #0
 8000232:	d111      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000234:	2a00      	cmp	r2, #0
 8000236:	d10f      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000238:	2900      	cmp	r1, #0
 800023a:	d100      	bne.n	800023e <__aeabi_uldivmod+0xe>
 800023c:	2800      	cmp	r0, #0
 800023e:	d002      	beq.n	8000246 <__aeabi_uldivmod+0x16>
 8000240:	2100      	movs	r1, #0
 8000242:	43c9      	mvns	r1, r1
 8000244:	1c08      	adds	r0, r1, #0
 8000246:	b407      	push	{r0, r1, r2}
 8000248:	4802      	ldr	r0, [pc, #8]	; (8000254 <__aeabi_uldivmod+0x24>)
 800024a:	a102      	add	r1, pc, #8	; (adr r1, 8000254 <__aeabi_uldivmod+0x24>)
 800024c:	1840      	adds	r0, r0, r1
 800024e:	9002      	str	r0, [sp, #8]
 8000250:	bd03      	pop	{r0, r1, pc}
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	ffffffd9 	.word	0xffffffd9
 8000258:	b403      	push	{r0, r1}
 800025a:	4668      	mov	r0, sp
 800025c:	b501      	push	{r0, lr}
 800025e:	9802      	ldr	r0, [sp, #8]
 8000260:	f000 f82e 	bl	80002c0 <__udivmoddi4>
 8000264:	9b01      	ldr	r3, [sp, #4]
 8000266:	469e      	mov	lr, r3
 8000268:	b002      	add	sp, #8
 800026a:	bc0c      	pop	{r2, r3}
 800026c:	4770      	bx	lr
 800026e:	46c0      	nop			; (mov r8, r8)

08000270 <__aeabi_lmul>:
 8000270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000272:	0415      	lsls	r5, r2, #16
 8000274:	0c2d      	lsrs	r5, r5, #16
 8000276:	000f      	movs	r7, r1
 8000278:	0001      	movs	r1, r0
 800027a:	002e      	movs	r6, r5
 800027c:	46c6      	mov	lr, r8
 800027e:	4684      	mov	ip, r0
 8000280:	0400      	lsls	r0, r0, #16
 8000282:	0c14      	lsrs	r4, r2, #16
 8000284:	0c00      	lsrs	r0, r0, #16
 8000286:	0c09      	lsrs	r1, r1, #16
 8000288:	4346      	muls	r6, r0
 800028a:	434d      	muls	r5, r1
 800028c:	4360      	muls	r0, r4
 800028e:	4361      	muls	r1, r4
 8000290:	1940      	adds	r0, r0, r5
 8000292:	0c34      	lsrs	r4, r6, #16
 8000294:	1824      	adds	r4, r4, r0
 8000296:	b500      	push	{lr}
 8000298:	42a5      	cmp	r5, r4
 800029a:	d903      	bls.n	80002a4 <__aeabi_lmul+0x34>
 800029c:	2080      	movs	r0, #128	; 0x80
 800029e:	0240      	lsls	r0, r0, #9
 80002a0:	4680      	mov	r8, r0
 80002a2:	4441      	add	r1, r8
 80002a4:	0c25      	lsrs	r5, r4, #16
 80002a6:	186d      	adds	r5, r5, r1
 80002a8:	4661      	mov	r1, ip
 80002aa:	4359      	muls	r1, r3
 80002ac:	437a      	muls	r2, r7
 80002ae:	0430      	lsls	r0, r6, #16
 80002b0:	1949      	adds	r1, r1, r5
 80002b2:	0424      	lsls	r4, r4, #16
 80002b4:	0c00      	lsrs	r0, r0, #16
 80002b6:	1820      	adds	r0, r4, r0
 80002b8:	1889      	adds	r1, r1, r2
 80002ba:	bc80      	pop	{r7}
 80002bc:	46b8      	mov	r8, r7
 80002be:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002c0 <__udivmoddi4>:
 80002c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002c2:	4657      	mov	r7, sl
 80002c4:	464e      	mov	r6, r9
 80002c6:	4645      	mov	r5, r8
 80002c8:	46de      	mov	lr, fp
 80002ca:	b5e0      	push	{r5, r6, r7, lr}
 80002cc:	0004      	movs	r4, r0
 80002ce:	000d      	movs	r5, r1
 80002d0:	4692      	mov	sl, r2
 80002d2:	4699      	mov	r9, r3
 80002d4:	b083      	sub	sp, #12
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d830      	bhi.n	800033c <__udivmoddi4+0x7c>
 80002da:	d02d      	beq.n	8000338 <__udivmoddi4+0x78>
 80002dc:	4649      	mov	r1, r9
 80002de:	4650      	mov	r0, sl
 80002e0:	f000 f8ba 	bl	8000458 <__clzdi2>
 80002e4:	0029      	movs	r1, r5
 80002e6:	0006      	movs	r6, r0
 80002e8:	0020      	movs	r0, r4
 80002ea:	f000 f8b5 	bl	8000458 <__clzdi2>
 80002ee:	1a33      	subs	r3, r6, r0
 80002f0:	4698      	mov	r8, r3
 80002f2:	3b20      	subs	r3, #32
 80002f4:	469b      	mov	fp, r3
 80002f6:	d433      	bmi.n	8000360 <__udivmoddi4+0xa0>
 80002f8:	465a      	mov	r2, fp
 80002fa:	4653      	mov	r3, sl
 80002fc:	4093      	lsls	r3, r2
 80002fe:	4642      	mov	r2, r8
 8000300:	001f      	movs	r7, r3
 8000302:	4653      	mov	r3, sl
 8000304:	4093      	lsls	r3, r2
 8000306:	001e      	movs	r6, r3
 8000308:	42af      	cmp	r7, r5
 800030a:	d83a      	bhi.n	8000382 <__udivmoddi4+0xc2>
 800030c:	42af      	cmp	r7, r5
 800030e:	d100      	bne.n	8000312 <__udivmoddi4+0x52>
 8000310:	e078      	b.n	8000404 <__udivmoddi4+0x144>
 8000312:	465b      	mov	r3, fp
 8000314:	1ba4      	subs	r4, r4, r6
 8000316:	41bd      	sbcs	r5, r7
 8000318:	2b00      	cmp	r3, #0
 800031a:	da00      	bge.n	800031e <__udivmoddi4+0x5e>
 800031c:	e075      	b.n	800040a <__udivmoddi4+0x14a>
 800031e:	2200      	movs	r2, #0
 8000320:	2300      	movs	r3, #0
 8000322:	9200      	str	r2, [sp, #0]
 8000324:	9301      	str	r3, [sp, #4]
 8000326:	2301      	movs	r3, #1
 8000328:	465a      	mov	r2, fp
 800032a:	4093      	lsls	r3, r2
 800032c:	9301      	str	r3, [sp, #4]
 800032e:	2301      	movs	r3, #1
 8000330:	4642      	mov	r2, r8
 8000332:	4093      	lsls	r3, r2
 8000334:	9300      	str	r3, [sp, #0]
 8000336:	e028      	b.n	800038a <__udivmoddi4+0xca>
 8000338:	4282      	cmp	r2, r0
 800033a:	d9cf      	bls.n	80002dc <__udivmoddi4+0x1c>
 800033c:	2200      	movs	r2, #0
 800033e:	2300      	movs	r3, #0
 8000340:	9200      	str	r2, [sp, #0]
 8000342:	9301      	str	r3, [sp, #4]
 8000344:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000346:	2b00      	cmp	r3, #0
 8000348:	d001      	beq.n	800034e <__udivmoddi4+0x8e>
 800034a:	601c      	str	r4, [r3, #0]
 800034c:	605d      	str	r5, [r3, #4]
 800034e:	9800      	ldr	r0, [sp, #0]
 8000350:	9901      	ldr	r1, [sp, #4]
 8000352:	b003      	add	sp, #12
 8000354:	bcf0      	pop	{r4, r5, r6, r7}
 8000356:	46bb      	mov	fp, r7
 8000358:	46b2      	mov	sl, r6
 800035a:	46a9      	mov	r9, r5
 800035c:	46a0      	mov	r8, r4
 800035e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000360:	4642      	mov	r2, r8
 8000362:	2320      	movs	r3, #32
 8000364:	1a9b      	subs	r3, r3, r2
 8000366:	4652      	mov	r2, sl
 8000368:	40da      	lsrs	r2, r3
 800036a:	4641      	mov	r1, r8
 800036c:	0013      	movs	r3, r2
 800036e:	464a      	mov	r2, r9
 8000370:	408a      	lsls	r2, r1
 8000372:	0017      	movs	r7, r2
 8000374:	4642      	mov	r2, r8
 8000376:	431f      	orrs	r7, r3
 8000378:	4653      	mov	r3, sl
 800037a:	4093      	lsls	r3, r2
 800037c:	001e      	movs	r6, r3
 800037e:	42af      	cmp	r7, r5
 8000380:	d9c4      	bls.n	800030c <__udivmoddi4+0x4c>
 8000382:	2200      	movs	r2, #0
 8000384:	2300      	movs	r3, #0
 8000386:	9200      	str	r2, [sp, #0]
 8000388:	9301      	str	r3, [sp, #4]
 800038a:	4643      	mov	r3, r8
 800038c:	2b00      	cmp	r3, #0
 800038e:	d0d9      	beq.n	8000344 <__udivmoddi4+0x84>
 8000390:	07fb      	lsls	r3, r7, #31
 8000392:	0872      	lsrs	r2, r6, #1
 8000394:	431a      	orrs	r2, r3
 8000396:	4646      	mov	r6, r8
 8000398:	087b      	lsrs	r3, r7, #1
 800039a:	e00e      	b.n	80003ba <__udivmoddi4+0xfa>
 800039c:	42ab      	cmp	r3, r5
 800039e:	d101      	bne.n	80003a4 <__udivmoddi4+0xe4>
 80003a0:	42a2      	cmp	r2, r4
 80003a2:	d80c      	bhi.n	80003be <__udivmoddi4+0xfe>
 80003a4:	1aa4      	subs	r4, r4, r2
 80003a6:	419d      	sbcs	r5, r3
 80003a8:	2001      	movs	r0, #1
 80003aa:	1924      	adds	r4, r4, r4
 80003ac:	416d      	adcs	r5, r5
 80003ae:	2100      	movs	r1, #0
 80003b0:	3e01      	subs	r6, #1
 80003b2:	1824      	adds	r4, r4, r0
 80003b4:	414d      	adcs	r5, r1
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d006      	beq.n	80003c8 <__udivmoddi4+0x108>
 80003ba:	42ab      	cmp	r3, r5
 80003bc:	d9ee      	bls.n	800039c <__udivmoddi4+0xdc>
 80003be:	3e01      	subs	r6, #1
 80003c0:	1924      	adds	r4, r4, r4
 80003c2:	416d      	adcs	r5, r5
 80003c4:	2e00      	cmp	r6, #0
 80003c6:	d1f8      	bne.n	80003ba <__udivmoddi4+0xfa>
 80003c8:	9800      	ldr	r0, [sp, #0]
 80003ca:	9901      	ldr	r1, [sp, #4]
 80003cc:	465b      	mov	r3, fp
 80003ce:	1900      	adds	r0, r0, r4
 80003d0:	4169      	adcs	r1, r5
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	db24      	blt.n	8000420 <__udivmoddi4+0x160>
 80003d6:	002b      	movs	r3, r5
 80003d8:	465a      	mov	r2, fp
 80003da:	4644      	mov	r4, r8
 80003dc:	40d3      	lsrs	r3, r2
 80003de:	002a      	movs	r2, r5
 80003e0:	40e2      	lsrs	r2, r4
 80003e2:	001c      	movs	r4, r3
 80003e4:	465b      	mov	r3, fp
 80003e6:	0015      	movs	r5, r2
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	db2a      	blt.n	8000442 <__udivmoddi4+0x182>
 80003ec:	0026      	movs	r6, r4
 80003ee:	409e      	lsls	r6, r3
 80003f0:	0033      	movs	r3, r6
 80003f2:	0026      	movs	r6, r4
 80003f4:	4647      	mov	r7, r8
 80003f6:	40be      	lsls	r6, r7
 80003f8:	0032      	movs	r2, r6
 80003fa:	1a80      	subs	r0, r0, r2
 80003fc:	4199      	sbcs	r1, r3
 80003fe:	9000      	str	r0, [sp, #0]
 8000400:	9101      	str	r1, [sp, #4]
 8000402:	e79f      	b.n	8000344 <__udivmoddi4+0x84>
 8000404:	42a3      	cmp	r3, r4
 8000406:	d8bc      	bhi.n	8000382 <__udivmoddi4+0xc2>
 8000408:	e783      	b.n	8000312 <__udivmoddi4+0x52>
 800040a:	4642      	mov	r2, r8
 800040c:	2320      	movs	r3, #32
 800040e:	2100      	movs	r1, #0
 8000410:	1a9b      	subs	r3, r3, r2
 8000412:	2200      	movs	r2, #0
 8000414:	9100      	str	r1, [sp, #0]
 8000416:	9201      	str	r2, [sp, #4]
 8000418:	2201      	movs	r2, #1
 800041a:	40da      	lsrs	r2, r3
 800041c:	9201      	str	r2, [sp, #4]
 800041e:	e786      	b.n	800032e <__udivmoddi4+0x6e>
 8000420:	4642      	mov	r2, r8
 8000422:	2320      	movs	r3, #32
 8000424:	1a9b      	subs	r3, r3, r2
 8000426:	002a      	movs	r2, r5
 8000428:	4646      	mov	r6, r8
 800042a:	409a      	lsls	r2, r3
 800042c:	0023      	movs	r3, r4
 800042e:	40f3      	lsrs	r3, r6
 8000430:	4644      	mov	r4, r8
 8000432:	4313      	orrs	r3, r2
 8000434:	002a      	movs	r2, r5
 8000436:	40e2      	lsrs	r2, r4
 8000438:	001c      	movs	r4, r3
 800043a:	465b      	mov	r3, fp
 800043c:	0015      	movs	r5, r2
 800043e:	2b00      	cmp	r3, #0
 8000440:	dad4      	bge.n	80003ec <__udivmoddi4+0x12c>
 8000442:	4642      	mov	r2, r8
 8000444:	002f      	movs	r7, r5
 8000446:	2320      	movs	r3, #32
 8000448:	0026      	movs	r6, r4
 800044a:	4097      	lsls	r7, r2
 800044c:	1a9b      	subs	r3, r3, r2
 800044e:	40de      	lsrs	r6, r3
 8000450:	003b      	movs	r3, r7
 8000452:	4333      	orrs	r3, r6
 8000454:	e7cd      	b.n	80003f2 <__udivmoddi4+0x132>
 8000456:	46c0      	nop			; (mov r8, r8)

08000458 <__clzdi2>:
 8000458:	b510      	push	{r4, lr}
 800045a:	2900      	cmp	r1, #0
 800045c:	d103      	bne.n	8000466 <__clzdi2+0xe>
 800045e:	f000 f807 	bl	8000470 <__clzsi2>
 8000462:	3020      	adds	r0, #32
 8000464:	e002      	b.n	800046c <__clzdi2+0x14>
 8000466:	1c08      	adds	r0, r1, #0
 8000468:	f000 f802 	bl	8000470 <__clzsi2>
 800046c:	bd10      	pop	{r4, pc}
 800046e:	46c0      	nop			; (mov r8, r8)

08000470 <__clzsi2>:
 8000470:	211c      	movs	r1, #28
 8000472:	2301      	movs	r3, #1
 8000474:	041b      	lsls	r3, r3, #16
 8000476:	4298      	cmp	r0, r3
 8000478:	d301      	bcc.n	800047e <__clzsi2+0xe>
 800047a:	0c00      	lsrs	r0, r0, #16
 800047c:	3910      	subs	r1, #16
 800047e:	0a1b      	lsrs	r3, r3, #8
 8000480:	4298      	cmp	r0, r3
 8000482:	d301      	bcc.n	8000488 <__clzsi2+0x18>
 8000484:	0a00      	lsrs	r0, r0, #8
 8000486:	3908      	subs	r1, #8
 8000488:	091b      	lsrs	r3, r3, #4
 800048a:	4298      	cmp	r0, r3
 800048c:	d301      	bcc.n	8000492 <__clzsi2+0x22>
 800048e:	0900      	lsrs	r0, r0, #4
 8000490:	3904      	subs	r1, #4
 8000492:	a202      	add	r2, pc, #8	; (adr r2, 800049c <__clzsi2+0x2c>)
 8000494:	5c10      	ldrb	r0, [r2, r0]
 8000496:	1840      	adds	r0, r0, r1
 8000498:	4770      	bx	lr
 800049a:	46c0      	nop			; (mov r8, r8)
 800049c:	02020304 	.word	0x02020304
 80004a0:	01010101 	.word	0x01010101
	...

080004ac <BC66_Excute_AT_Cmd>:
  * @param   AT_command      name or number of AT command in set of AT commands ( dTypeArr_set_AT[] )
  * @retval  0  reponse AT command fail
             1  response AT sucess
*/
uint8_t BC66_Excute_AT_Cmd ( uint8_t AT_command )
{
 80004ac:	b590      	push	{r4, r7, lr}
 80004ae:	b085      	sub	sp, #20
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	0002      	movs	r2, r0
 80004b4:	1dfb      	adds	r3, r7, #7
 80004b6:	701a      	strb	r2, [r3, #0]
	uint32_t time_mark = 0;
 80004b8:	2300      	movs	r3, #0
 80004ba:	60bb      	str	r3, [r7, #8]
	//uint8_t ui8_call_back_result = 0;
	dType_water_NB_IoT.dType_AT.ui8_result = NOT_MATCH;
 80004bc:	4b3f      	ldr	r3, [pc, #252]	; (80005bc <BC66_Excute_AT_Cmd+0x110>)
 80004be:	4a40      	ldr	r2, [pc, #256]	; (80005c0 <BC66_Excute_AT_Cmd+0x114>)
 80004c0:	2100      	movs	r1, #0
 80004c2:	5499      	strb	r1, [r3, r2]
    uint8_t ui8_fnc_result = 0;
 80004c4:	230f      	movs	r3, #15
 80004c6:	18fb      	adds	r3, r7, r3
 80004c8:	2200      	movs	r2, #0
 80004ca:	701a      	strb	r2, [r3, #0]
	
	if ( dTypeArr_set_AT[AT_command].dType_AT_req.data != NULL )
 80004cc:	1dfb      	adds	r3, r7, #7
 80004ce:	781b      	ldrb	r3, [r3, #0]
 80004d0:	4a3c      	ldr	r2, [pc, #240]	; (80005c4 <BC66_Excute_AT_Cmd+0x118>)
 80004d2:	015b      	lsls	r3, r3, #5
 80004d4:	18d3      	adds	r3, r2, r3
 80004d6:	3304      	adds	r3, #4
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d010      	beq.n	8000500 <BC66_Excute_AT_Cmd+0x54>
	 BC66_UART_Send_Data_To_BC66 ( dTypeArr_set_AT[AT_command].dType_AT_req.data , dTypeArr_set_AT[AT_command].dType_AT_req.ui16_data_len );
 80004de:	1dfb      	adds	r3, r7, #7
 80004e0:	781b      	ldrb	r3, [r3, #0]
 80004e2:	4a38      	ldr	r2, [pc, #224]	; (80005c4 <BC66_Excute_AT_Cmd+0x118>)
 80004e4:	015b      	lsls	r3, r3, #5
 80004e6:	18d3      	adds	r3, r2, r3
 80004e8:	3304      	adds	r3, #4
 80004ea:	6818      	ldr	r0, [r3, #0]
 80004ec:	1dfb      	adds	r3, r7, #7
 80004ee:	781b      	ldrb	r3, [r3, #0]
 80004f0:	4a34      	ldr	r2, [pc, #208]	; (80005c4 <BC66_Excute_AT_Cmd+0x118>)
 80004f2:	015b      	lsls	r3, r3, #5
 80004f4:	18d3      	adds	r3, r2, r3
 80004f6:	3308      	adds	r3, #8
 80004f8:	881b      	ldrh	r3, [r3, #0]
 80004fa:	0019      	movs	r1, r3
 80004fc:	f000 fc10 	bl	8000d20 <BC66_UART_Send_Data_To_BC66>
	 
	// ko chuoi check	 
  if (dTypeArr_set_AT[AT_command].dType_AT_res.data == NULL )
 8000500:	1dfb      	adds	r3, r7, #7
 8000502:	781b      	ldrb	r3, [r3, #0]
 8000504:	4a2f      	ldr	r2, [pc, #188]	; (80005c4 <BC66_Excute_AT_Cmd+0x118>)
 8000506:	015b      	lsls	r3, r3, #5
 8000508:	18d3      	adds	r3, r2, r3
 800050a:	3310      	adds	r3, #16
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	2b00      	cmp	r3, #0
 8000510:	d112      	bne.n	8000538 <BC66_Excute_AT_Cmd+0x8c>
  {
	 if ( dTypeArr_set_AT[AT_command].FUNC != NULL )
 8000512:	1dfb      	adds	r3, r7, #7
 8000514:	781b      	ldrb	r3, [r3, #0]
 8000516:	4a2b      	ldr	r2, [pc, #172]	; (80005c4 <BC66_Excute_AT_Cmd+0x118>)
 8000518:	015b      	lsls	r3, r3, #5
 800051a:	18d3      	adds	r3, r2, r3
 800051c:	331c      	adds	r3, #28
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	2b00      	cmp	r3, #0
 8000522:	d009      	beq.n	8000538 <BC66_Excute_AT_Cmd+0x8c>
	   return dTypeArr_set_AT[AT_command].FUNC();
 8000524:	1dfb      	adds	r3, r7, #7
 8000526:	781b      	ldrb	r3, [r3, #0]
 8000528:	4a26      	ldr	r2, [pc, #152]	; (80005c4 <BC66_Excute_AT_Cmd+0x118>)
 800052a:	015b      	lsls	r3, r3, #5
 800052c:	18d3      	adds	r3, r2, r3
 800052e:	331c      	adds	r3, #28
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	4798      	blx	r3
 8000534:	0003      	movs	r3, r0
 8000536:	e03d      	b.n	80005b4 <BC66_Excute_AT_Cmd+0x108>
	}
	
	// bat dau tinh thoi gian phan hoi
  time_mark = ui32_tick_count; 
 8000538:	4b23      	ldr	r3, [pc, #140]	; (80005c8 <BC66_Excute_AT_Cmd+0x11c>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	60bb      	str	r3, [r7, #8]
	
  // doi phan hoi 
	do
	{
   if ( BC66_Check_Time_Out( time_mark , dTypeArr_set_AT[AT_command].dType_AT_req.ui32_time_res ) == TRUE )
 800053e:	1dfb      	adds	r3, r7, #7
 8000540:	781b      	ldrb	r3, [r3, #0]
 8000542:	4a20      	ldr	r2, [pc, #128]	; (80005c4 <BC66_Excute_AT_Cmd+0x118>)
 8000544:	015b      	lsls	r3, r3, #5
 8000546:	18d3      	adds	r3, r2, r3
 8000548:	330c      	adds	r3, #12
 800054a:	681a      	ldr	r2, [r3, #0]
 800054c:	68bb      	ldr	r3, [r7, #8]
 800054e:	0011      	movs	r1, r2
 8000550:	0018      	movs	r0, r3
 8000552:	f000 f83b 	bl	80005cc <BC66_Check_Time_Out>
 8000556:	0003      	movs	r3, r0
 8000558:	2b01      	cmp	r3, #1
 800055a:	d008      	beq.n	800056e <BC66_Excute_AT_Cmd+0xc2>
	   break;
		 osDelay (5);
 800055c:	2005      	movs	r0, #5
 800055e:	f005 fe5a 	bl	8006216 <osDelay>
	} while ( dType_water_NB_IoT.dType_AT.ui8_result != MATCH );
 8000562:	4b16      	ldr	r3, [pc, #88]	; (80005bc <BC66_Excute_AT_Cmd+0x110>)
 8000564:	4a16      	ldr	r2, [pc, #88]	; (80005c0 <BC66_Excute_AT_Cmd+0x114>)
 8000566:	5c9b      	ldrb	r3, [r3, r2]
 8000568:	2b01      	cmp	r3, #1
 800056a:	d1e8      	bne.n	800053e <BC66_Excute_AT_Cmd+0x92>
 800056c:	e000      	b.n	8000570 <BC66_Excute_AT_Cmd+0xc4>
	   break;
 800056e:	46c0      	nop			; (mov r8, r8)
  ui8_fnc_result = dType_water_NB_IoT.dType_AT.ui8_result;
 8000570:	200f      	movs	r0, #15
 8000572:	183b      	adds	r3, r7, r0
 8000574:	4a11      	ldr	r2, [pc, #68]	; (80005bc <BC66_Excute_AT_Cmd+0x110>)
 8000576:	4912      	ldr	r1, [pc, #72]	; (80005c0 <BC66_Excute_AT_Cmd+0x114>)
 8000578:	5c52      	ldrb	r2, [r2, r1]
 800057a:	701a      	strb	r2, [r3, #0]
	
  // ket qua dung mong muon
	if ( dType_water_NB_IoT.dType_AT.ui8_result == MATCH )
 800057c:	4b0f      	ldr	r3, [pc, #60]	; (80005bc <BC66_Excute_AT_Cmd+0x110>)
 800057e:	4a10      	ldr	r2, [pc, #64]	; (80005c0 <BC66_Excute_AT_Cmd+0x114>)
 8000580:	5c9b      	ldrb	r3, [r3, r2]
 8000582:	2b01      	cmp	r3, #1
 8000584:	d113      	bne.n	80005ae <BC66_Excute_AT_Cmd+0x102>
	{
	  if ( dTypeArr_set_AT[AT_command].FUNC != NULL ) 
 8000586:	1dfb      	adds	r3, r7, #7
 8000588:	781b      	ldrb	r3, [r3, #0]
 800058a:	4a0e      	ldr	r2, [pc, #56]	; (80005c4 <BC66_Excute_AT_Cmd+0x118>)
 800058c:	015b      	lsls	r3, r3, #5
 800058e:	18d3      	adds	r3, r2, r3
 8000590:	331c      	adds	r3, #28
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	2b00      	cmp	r3, #0
 8000596:	d00a      	beq.n	80005ae <BC66_Excute_AT_Cmd+0x102>
      ui8_fnc_result = dTypeArr_set_AT[AT_command].FUNC();	
 8000598:	1dfb      	adds	r3, r7, #7
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	4a09      	ldr	r2, [pc, #36]	; (80005c4 <BC66_Excute_AT_Cmd+0x118>)
 800059e:	015b      	lsls	r3, r3, #5
 80005a0:	18d3      	adds	r3, r2, r3
 80005a2:	331c      	adds	r3, #28
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	183c      	adds	r4, r7, r0
 80005a8:	4798      	blx	r3
 80005aa:	0003      	movs	r3, r0
 80005ac:	7023      	strb	r3, [r4, #0]
	}
  return ui8_fnc_result;	 
 80005ae:	230f      	movs	r3, #15
 80005b0:	18fb      	adds	r3, r7, r3
 80005b2:	781b      	ldrb	r3, [r3, #0]
}
 80005b4:	0018      	movs	r0, r3
 80005b6:	46bd      	mov	sp, r7
 80005b8:	b005      	add	sp, #20
 80005ba:	bd90      	pop	{r4, r7, pc}
 80005bc:	20000000 	.word	0x20000000
 80005c0:	00000209 	.word	0x00000209
 80005c4:	08008c40 	.word	0x08008c40
 80005c8:	20001554 	.word	0x20001554

080005cc <BC66_Check_Time_Out>:
  *          cycle: time that event time out from mark time
  * @retval  TRUE:  time out happend
  *          FALSE: time out not happend
*/
uint8_t BC66_Check_Time_Out ( uint32_t mark , uint32_t cycle )
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b084      	sub	sp, #16
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
 80005d4:	6039      	str	r1, [r7, #0]
	uint32_t delta;
	delta = ui32_tick_count - mark;
 80005d6:	4b08      	ldr	r3, [pc, #32]	; (80005f8 <BC66_Check_Time_Out+0x2c>)
 80005d8:	681a      	ldr	r2, [r3, #0]
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	1ad3      	subs	r3, r2, r3
 80005de:	60fb      	str	r3, [r7, #12]
	if ( delta >= cycle)
 80005e0:	68fa      	ldr	r2, [r7, #12]
 80005e2:	683b      	ldr	r3, [r7, #0]
 80005e4:	429a      	cmp	r2, r3
 80005e6:	d301      	bcc.n	80005ec <BC66_Check_Time_Out+0x20>
		return TRUE;
 80005e8:	2301      	movs	r3, #1
 80005ea:	e000      	b.n	80005ee <BC66_Check_Time_Out+0x22>
	else 
		return FALSE;
 80005ec:	2300      	movs	r3, #0
}
 80005ee:	0018      	movs	r0, r3
 80005f0:	46bd      	mov	sp, r7
 80005f2:	b004      	add	sp, #16
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	46c0      	nop			; (mov r8, r8)
 80005f8:	20001554 	.word	0x20001554

080005fc <BC66_Check_AT_Response>:
  * @param   AT_command  number or name of AT command in set of AT commands ( dTypeArr_set_AT[] )
  * @retval  MATCH       response match with required result 
             NOT_MATCH   response not match with required result
*/
uint8_t BC66_Check_AT_Response ( uint8_t AT_command )
{
 80005fc:	b590      	push	{r4, r7, lr}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
 8000602:	0002      	movs	r2, r0
 8000604:	1dfb      	adds	r3, r7, #7
 8000606:	701a      	strb	r2, [r3, #0]
	if ( Search_String_In_Buffer ( (uint8_t*)dType_water_NB_IoT.dType_bc66_receive.ui8buf_rx , CountReceive_u16 ,
 8000608:	4b0e      	ldr	r3, [pc, #56]	; (8000644 <BC66_Check_AT_Response+0x48>)
 800060a:	881b      	ldrh	r3, [r3, #0]
 800060c:	b299      	uxth	r1, r3
 800060e:	1dfb      	adds	r3, r7, #7
 8000610:	781b      	ldrb	r3, [r3, #0]
 8000612:	4a0d      	ldr	r2, [pc, #52]	; (8000648 <BC66_Check_AT_Response+0x4c>)
 8000614:	015b      	lsls	r3, r3, #5
 8000616:	18d3      	adds	r3, r2, r3
 8000618:	3310      	adds	r3, #16
 800061a:	681c      	ldr	r4, [r3, #0]
 800061c:	1dfb      	adds	r3, r7, #7
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	4a09      	ldr	r2, [pc, #36]	; (8000648 <BC66_Check_AT_Response+0x4c>)
 8000622:	015b      	lsls	r3, r3, #5
 8000624:	18d3      	adds	r3, r2, r3
 8000626:	3314      	adds	r3, #20
 8000628:	881b      	ldrh	r3, [r3, #0]
 800062a:	4808      	ldr	r0, [pc, #32]	; (800064c <BC66_Check_AT_Response+0x50>)
 800062c:	0022      	movs	r2, r4
 800062e:	f007 fba3 	bl	8007d78 <Search_String_In_Buffer>
 8000632:	1e03      	subs	r3, r0, #0
 8000634:	d001      	beq.n	800063a <BC66_Check_AT_Response+0x3e>
		                                    dTypeArr_set_AT[AT_command].dType_AT_res.data , dTypeArr_set_AT[AT_command].dType_AT_res.ui16_data_len ) != FALSE )
		return MATCH;
 8000636:	2301      	movs	r3, #1
 8000638:	e000      	b.n	800063c <BC66_Check_AT_Response+0x40>
	else
		return NOT_MATCH;
 800063a:	2300      	movs	r3, #0
}
 800063c:	0018      	movs	r0, r3
 800063e:	46bd      	mov	sp, r7
 8000640:	b003      	add	sp, #12
 8000642:	bd90      	pop	{r4, r7, pc}
 8000644:	2000040c 	.word	0x2000040c
 8000648:	08008c40 	.word	0x08008c40
 800064c:	20000005 	.word	0x20000005

08000650 <BC66_Check_Reset>:
  * @brief   Check process to determine need to reset or not
  * @param   NULL
  * @retval  NULL
*/
void BC66_Check_Reset ( void )
{
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0
	switch ( dType_water_NB_IoT.dType_bc66_reset.ui8_reset_flag )
 8000654:	4b1d      	ldr	r3, [pc, #116]	; (80006cc <BC66_Check_Reset+0x7c>)
 8000656:	785b      	ldrb	r3, [r3, #1]
 8000658:	2b00      	cmp	r3, #0
 800065a:	d002      	beq.n	8000662 <BC66_Check_Reset+0x12>
 800065c:	2b01      	cmp	r3, #1
 800065e:	d020      	beq.n	80006a2 <BC66_Check_Reset+0x52>
            dType_water_NB_IoT.dType_bc66_reset.ui8_reset_flag = OFF;
            dType_water_NB_IoT.dType_AT.ui8_pointer = _SYN_BAUDRATE_BC66_;
            BC66_Reset();
			break;
	}
}
 8000660:	e030      	b.n	80006c4 <BC66_Check_Reset+0x74>
			if ( dType_water_NB_IoT.dType_bc66_reset.ui8_fail_time == MAX_FAIL_TIME )
 8000662:	4b1a      	ldr	r3, [pc, #104]	; (80006cc <BC66_Check_Reset+0x7c>)
 8000664:	781b      	ldrb	r3, [r3, #0]
 8000666:	2b0a      	cmp	r3, #10
 8000668:	d12b      	bne.n	80006c2 <BC66_Check_Reset+0x72>
				BC66_UART_Clear_BC66_Data ();
 800066a:	f000 fbdb 	bl	8000e24 <BC66_UART_Clear_BC66_Data>
				dType_water_NB_IoT.dType_bc66_reset.ui8_fail_time = 0;
 800066e:	4b17      	ldr	r3, [pc, #92]	; (80006cc <BC66_Check_Reset+0x7c>)
 8000670:	2200      	movs	r2, #0
 8000672:	701a      	strb	r2, [r3, #0]
				dType_water_NB_IoT.dType_AT.ui8_pointer = _SYN_BAUDRATE_BC66_;
 8000674:	4a15      	ldr	r2, [pc, #84]	; (80006cc <BC66_Check_Reset+0x7c>)
 8000676:	2382      	movs	r3, #130	; 0x82
 8000678:	009b      	lsls	r3, r3, #2
 800067a:	2101      	movs	r1, #1
 800067c:	54d1      	strb	r1, [r2, r3]
				dType_MQTT_watermetter.dType_MQTT_fail.ui8_ping = 0;
 800067e:	4b14      	ldr	r3, [pc, #80]	; (80006d0 <BC66_Check_Reset+0x80>)
 8000680:	2200      	movs	r2, #0
 8000682:	739a      	strb	r2, [r3, #14]
				dType_MQTT_watermetter.dType_MQTT_fail.ui8_open = 0;
 8000684:	4b12      	ldr	r3, [pc, #72]	; (80006d0 <BC66_Check_Reset+0x80>)
 8000686:	2200      	movs	r2, #0
 8000688:	735a      	strb	r2, [r3, #13]
				dType_MQTT_watermetter.dType_MQTT_fail.ui8_pub = 0;
 800068a:	4b11      	ldr	r3, [pc, #68]	; (80006d0 <BC66_Check_Reset+0x80>)
 800068c:	2200      	movs	r2, #0
 800068e:	73da      	strb	r2, [r3, #15]
				dType_MQTT_watermetter.ui8_start_keepalive = OFF;
 8000690:	4b0f      	ldr	r3, [pc, #60]	; (80006d0 <BC66_Check_Reset+0x80>)
 8000692:	2200      	movs	r2, #0
 8000694:	609a      	str	r2, [r3, #8]
				dType_MQTT_watermetter.ui8_prev_MQTT_step = 0;
 8000696:	4b0e      	ldr	r3, [pc, #56]	; (80006d0 <BC66_Check_Reset+0x80>)
 8000698:	2200      	movs	r2, #0
 800069a:	731a      	strb	r2, [r3, #12]
				BC66_Reset();
 800069c:	f000 f81a 	bl	80006d4 <BC66_Reset>
			break;
 80006a0:	e00f      	b.n	80006c2 <BC66_Check_Reset+0x72>
			BC66_UART_Clear_BC66_Data ();
 80006a2:	f000 fbbf 	bl	8000e24 <BC66_UART_Clear_BC66_Data>
		    dType_water_NB_IoT.dType_bc66_reset.ui8_fail_time = 0;
 80006a6:	4b09      	ldr	r3, [pc, #36]	; (80006cc <BC66_Check_Reset+0x7c>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	701a      	strb	r2, [r3, #0]
            dType_water_NB_IoT.dType_bc66_reset.ui8_reset_flag = OFF;
 80006ac:	4b07      	ldr	r3, [pc, #28]	; (80006cc <BC66_Check_Reset+0x7c>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	705a      	strb	r2, [r3, #1]
            dType_water_NB_IoT.dType_AT.ui8_pointer = _SYN_BAUDRATE_BC66_;
 80006b2:	4a06      	ldr	r2, [pc, #24]	; (80006cc <BC66_Check_Reset+0x7c>)
 80006b4:	2382      	movs	r3, #130	; 0x82
 80006b6:	009b      	lsls	r3, r3, #2
 80006b8:	2101      	movs	r1, #1
 80006ba:	54d1      	strb	r1, [r2, r3]
            BC66_Reset();
 80006bc:	f000 f80a 	bl	80006d4 <BC66_Reset>
			break;
 80006c0:	e000      	b.n	80006c4 <BC66_Check_Reset+0x74>
			break;
 80006c2:	46c0      	nop			; (mov r8, r8)
}
 80006c4:	46c0      	nop			; (mov r8, r8)
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	46c0      	nop			; (mov r8, r8)
 80006cc:	20000000 	.word	0x20000000
 80006d0:	20001544 	.word	0x20001544

080006d4 <BC66_Reset>:
  * @brief   This function was created to reset BC66
  * @param   NULL
  * @retval  NULL
*/
void BC66_Reset ( void )
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
	BC66_RESET_DOWN;
 80006d8:	4b0b      	ldr	r3, [pc, #44]	; (8000708 <BC66_Reset+0x34>)
 80006da:	2201      	movs	r2, #1
 80006dc:	2101      	movs	r1, #1
 80006de:	0018      	movs	r0, r3
 80006e0:	f001 ff38 	bl	8002554 <HAL_GPIO_WritePin>
	HAL_Delay ( RESET_KEEP_TIME );
 80006e4:	204b      	movs	r0, #75	; 0x4b
 80006e6:	f001 fc5f 	bl	8001fa8 <HAL_Delay>
	BC66_RESET_UP;
 80006ea:	4b07      	ldr	r3, [pc, #28]	; (8000708 <BC66_Reset+0x34>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	2101      	movs	r1, #1
 80006f0:	0018      	movs	r0, r3
 80006f2:	f001 ff2f 	bl	8002554 <HAL_GPIO_WritePin>
	HAL_Delay ( 2000 );
 80006f6:	23fa      	movs	r3, #250	; 0xfa
 80006f8:	00db      	lsls	r3, r3, #3
 80006fa:	0018      	movs	r0, r3
 80006fc:	f001 fc54 	bl	8001fa8 <HAL_Delay>
}
 8000700:	46c0      	nop			; (mov r8, r8)
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}
 8000706:	46c0      	nop			; (mov r8, r8)
 8000708:	50000400 	.word	0x50000400

0800070c <BC66_Power_On>:
  * @brief   This function was created to power on module BC66
  * @param   NULL
  * @retval  NULL
*/
void BC66_Power_On ( void )
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
	if ( dType_water_NB_IoT.dType_AT.ui8_pointer == _PWR_ON_ )
 8000710:	4a16      	ldr	r2, [pc, #88]	; (800076c <BC66_Power_On+0x60>)
 8000712:	2382      	movs	r3, #130	; 0x82
 8000714:	009b      	lsls	r3, r3, #2
 8000716:	5cd3      	ldrb	r3, [r2, r3]
 8000718:	2b00      	cmp	r3, #0
 800071a:	d123      	bne.n	8000764 <BC66_Power_On+0x58>
	{
	 BC66_PWR_KEY_DOWN;
 800071c:	23a0      	movs	r3, #160	; 0xa0
 800071e:	05db      	lsls	r3, r3, #23
 8000720:	2201      	movs	r2, #1
 8000722:	2180      	movs	r1, #128	; 0x80
 8000724:	0018      	movs	r0, r3
 8000726:	f001 ff15 	bl	8002554 <HAL_GPIO_WritePin>
	 HAL_Delay ( POWER_ON_KEEP_TIME );
 800072a:	23af      	movs	r3, #175	; 0xaf
 800072c:	009b      	lsls	r3, r3, #2
 800072e:	0018      	movs	r0, r3
 8000730:	f001 fc3a 	bl	8001fa8 <HAL_Delay>
	 BC66_PWR_KEY_UP;
 8000734:	23a0      	movs	r3, #160	; 0xa0
 8000736:	05db      	lsls	r3, r3, #23
 8000738:	2200      	movs	r2, #0
 800073a:	2180      	movs	r1, #128	; 0x80
 800073c:	0018      	movs	r0, r3
 800073e:	f001 ff09 	bl	8002554 <HAL_GPIO_WritePin>
	 BC66_Reset ();
 8000742:	f7ff ffc7 	bl	80006d4 <BC66_Reset>
	 HAL_Delay ( 2000 );
 8000746:	23fa      	movs	r3, #250	; 0xfa
 8000748:	00db      	lsls	r3, r3, #3
 800074a:	0018      	movs	r0, r3
 800074c:	f001 fc2c 	bl	8001fa8 <HAL_Delay>
	 //dType_water_NB_IoT.dType_AT.ui8_pointer = _CHECK_PIN_BC66_;
     event = _CHECK_PIN_BC66_;
 8000750:	4b07      	ldr	r3, [pc, #28]	; (8000770 <BC66_Power_On+0x64>)
 8000752:	2202      	movs	r2, #2
 8000754:	701a      	strb	r2, [r3, #0]
	 xQueueSendToBack(qBC66step, &event, 0);
 8000756:	4b07      	ldr	r3, [pc, #28]	; (8000774 <BC66_Power_On+0x68>)
 8000758:	6818      	ldr	r0, [r3, #0]
 800075a:	4905      	ldr	r1, [pc, #20]	; (8000770 <BC66_Power_On+0x64>)
 800075c:	2300      	movs	r3, #0
 800075e:	2200      	movs	r2, #0
 8000760:	f005 fec4 	bl	80064ec <xQueueGenericSend>
	}
}
 8000764:	46c0      	nop			; (mov r8, r8)
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
 800076a:	46c0      	nop			; (mov r8, r8)
 800076c:	20000000 	.word	0x20000000
 8000770:	2000168c 	.word	0x2000168c
 8000774:	20001698 	.word	0x20001698

08000778 <BC66_Initialize_AT_Commands_Handler>:
  * @param   next_cmd: next AT command
  * @retval  NULL
*/
extern uint32_t ui32_send_cplt;
void BC66_Initialize_AT_Commands_Handler ( uint8_t current_cmd , uint8_t next_cmd )
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b082      	sub	sp, #8
 800077c:	af00      	add	r7, sp, #0
 800077e:	0002      	movs	r2, r0
 8000780:	1dfb      	adds	r3, r7, #7
 8000782:	701a      	strb	r2, [r3, #0]
 8000784:	1dbb      	adds	r3, r7, #6
 8000786:	1c0a      	adds	r2, r1, #0
 8000788:	701a      	strb	r2, [r3, #0]
  dType_water_NB_IoT.dType_bc66_reset.ui8_reset_rx_buf_flag = NO;
 800078a:	4b96      	ldr	r3, [pc, #600]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 800078c:	2200      	movs	r2, #0
 800078e:	709a      	strb	r2, [r3, #2]
  switch ( BC66_Excute_AT_Cmd ( current_cmd ) )
 8000790:	1dfb      	adds	r3, r7, #7
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	0018      	movs	r0, r3
 8000796:	f7ff fe89 	bl	80004ac <BC66_Excute_AT_Cmd>
 800079a:	1e03      	subs	r3, r0, #0
 800079c:	d049      	beq.n	8000832 <BC66_Initialize_AT_Commands_Handler+0xba>
 800079e:	2b01      	cmp	r3, #1
 80007a0:	d000      	beq.n	80007a4 <BC66_Initialize_AT_Commands_Handler+0x2c>
 80007a2:	e10e      	b.n	80009c2 <BC66_Initialize_AT_Commands_Handler+0x24a>
  {
    case BC66_RESP_OK:
    	  event = next_cmd;
 80007a4:	4b90      	ldr	r3, [pc, #576]	; (80009e8 <BC66_Initialize_AT_Commands_Handler+0x270>)
 80007a6:	1dba      	adds	r2, r7, #6
 80007a8:	7812      	ldrb	r2, [r2, #0]
 80007aa:	701a      	strb	r2, [r3, #0]
    	  xQueueSendToBack( qBC66step, &event, 0 );
 80007ac:	4b8f      	ldr	r3, [pc, #572]	; (80009ec <BC66_Initialize_AT_Commands_Handler+0x274>)
 80007ae:	6818      	ldr	r0, [r3, #0]
 80007b0:	498d      	ldr	r1, [pc, #564]	; (80009e8 <BC66_Initialize_AT_Commands_Handler+0x270>)
 80007b2:	2300      	movs	r3, #0
 80007b4:	2200      	movs	r2, #0
 80007b6:	f005 fe99 	bl	80064ec <xQueueGenericSend>
		  //dType_water_NB_IoT.dType_AT.ui8_pointer = next_cmd;
		  dType_water_NB_IoT.dType_bc66_reset.ui8_fail_time = 0;
 80007ba:	4b8a      	ldr	r3, [pc, #552]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 80007bc:	2200      	movs	r2, #0
 80007be:	701a      	strb	r2, [r3, #0]
		  switch ( dType_water_NB_IoT.dType_AT.ui8_pointer )
 80007c0:	4a88      	ldr	r2, [pc, #544]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 80007c2:	2382      	movs	r3, #130	; 0x82
 80007c4:	009b      	lsls	r3, r3, #2
 80007c6:	5cd3      	ldrb	r3, [r2, r3]
 80007c8:	2b18      	cmp	r3, #24
 80007ca:	d029      	beq.n	8000820 <BC66_Initialize_AT_Commands_Handler+0xa8>
 80007cc:	dd00      	ble.n	80007d0 <BC66_Initialize_AT_Commands_Handler+0x58>
 80007ce:	e0fe      	b.n	80009ce <BC66_Initialize_AT_Commands_Handler+0x256>
 80007d0:	2b14      	cmp	r3, #20
 80007d2:	d002      	beq.n	80007da <BC66_Initialize_AT_Commands_Handler+0x62>
 80007d4:	2b16      	cmp	r3, #22
 80007d6:	d011      	beq.n	80007fc <BC66_Initialize_AT_Commands_Handler+0x84>
//		            }
					dType_MQTT_watermetter.ui32_keep_alive_mark_time = ui32_tick_count;
					ping_flag = OFF;
					break;
			}
			break;
 80007d8:	e0f9      	b.n	80009ce <BC66_Initialize_AT_Commands_Handler+0x256>
				  dType_MQTT_watermetter.ui8_start_keepalive = ON;
 80007da:	4b85      	ldr	r3, [pc, #532]	; (80009f0 <BC66_Initialize_AT_Commands_Handler+0x278>)
 80007dc:	2201      	movs	r2, #1
 80007de:	609a      	str	r2, [r3, #8]
				  dType_MQTT_watermetter.ui32_keep_alive_mark_time = ui32_tick_count;
 80007e0:	4b84      	ldr	r3, [pc, #528]	; (80009f4 <BC66_Initialize_AT_Commands_Handler+0x27c>)
 80007e2:	681a      	ldr	r2, [r3, #0]
 80007e4:	4b82      	ldr	r3, [pc, #520]	; (80009f0 <BC66_Initialize_AT_Commands_Handler+0x278>)
 80007e6:	601a      	str	r2, [r3, #0]
				  dType_MQTT_watermetter.ui32_keep_alive_time = 50000;
 80007e8:	4b81      	ldr	r3, [pc, #516]	; (80009f0 <BC66_Initialize_AT_Commands_Handler+0x278>)
 80007ea:	4a83      	ldr	r2, [pc, #524]	; (80009f8 <BC66_Initialize_AT_Commands_Handler+0x280>)
 80007ec:	605a      	str	r2, [r3, #4]
				  dType_MQTT_watermetter.dType_MQTT_fail.ui8_open = 0;
 80007ee:	4b80      	ldr	r3, [pc, #512]	; (80009f0 <BC66_Initialize_AT_Commands_Handler+0x278>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	735a      	strb	r2, [r3, #13]
				  ui8_sub_dup = 0;
 80007f4:	4b81      	ldr	r3, [pc, #516]	; (80009fc <BC66_Initialize_AT_Commands_Handler+0x284>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	701a      	strb	r2, [r3, #0]
				  break;
 80007fa:	e019      	b.n	8000830 <BC66_Initialize_AT_Commands_Handler+0xb8>
				  test_pub_mes.dup = 0;
 80007fc:	4b80      	ldr	r3, [pc, #512]	; (8000a00 <BC66_Initialize_AT_Commands_Handler+0x288>)
 80007fe:	2200      	movs	r2, #0
 8000800:	721a      	strb	r2, [r3, #8]
				  dType_MQTT_watermetter.ui32_keep_alive_mark_time = ui32_tick_count;
 8000802:	4b7c      	ldr	r3, [pc, #496]	; (80009f4 <BC66_Initialize_AT_Commands_Handler+0x27c>)
 8000804:	681a      	ldr	r2, [r3, #0]
 8000806:	4b7a      	ldr	r3, [pc, #488]	; (80009f0 <BC66_Initialize_AT_Commands_Handler+0x278>)
 8000808:	601a      	str	r2, [r3, #0]
				  ui32_send_cplt++;
 800080a:	4b7e      	ldr	r3, [pc, #504]	; (8000a04 <BC66_Initialize_AT_Commands_Handler+0x28c>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	1c5a      	adds	r2, r3, #1
 8000810:	4b7c      	ldr	r3, [pc, #496]	; (8000a04 <BC66_Initialize_AT_Commands_Handler+0x28c>)
 8000812:	601a      	str	r2, [r3, #0]
				  dType_MQTT_watermetter.dType_MQTT_fail.ui8_pub = 0;
 8000814:	4b76      	ldr	r3, [pc, #472]	; (80009f0 <BC66_Initialize_AT_Commands_Handler+0x278>)
 8000816:	2200      	movs	r2, #0
 8000818:	73da      	strb	r2, [r3, #15]
				  Send_Debug_Infor();
 800081a:	f000 fcf5 	bl	8001208 <Send_Debug_Infor>
					break;
 800081e:	e007      	b.n	8000830 <BC66_Initialize_AT_Commands_Handler+0xb8>
					dType_MQTT_watermetter.ui32_keep_alive_mark_time = ui32_tick_count;
 8000820:	4b74      	ldr	r3, [pc, #464]	; (80009f4 <BC66_Initialize_AT_Commands_Handler+0x27c>)
 8000822:	681a      	ldr	r2, [r3, #0]
 8000824:	4b72      	ldr	r3, [pc, #456]	; (80009f0 <BC66_Initialize_AT_Commands_Handler+0x278>)
 8000826:	601a      	str	r2, [r3, #0]
					ping_flag = OFF;
 8000828:	4b77      	ldr	r3, [pc, #476]	; (8000a08 <BC66_Initialize_AT_Commands_Handler+0x290>)
 800082a:	2200      	movs	r2, #0
 800082c:	701a      	strb	r2, [r3, #0]
					break;
 800082e:	46c0      	nop			; (mov r8, r8)
			break;
 8000830:	e0cd      	b.n	80009ce <BC66_Initialize_AT_Commands_Handler+0x256>
		case BC66_RESP_FAIL:
			dType_water_NB_IoT.dType_bc66_reset.ui8_fail_time++;
 8000832:	4b6c      	ldr	r3, [pc, #432]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 8000834:	781b      	ldrb	r3, [r3, #0]
 8000836:	3301      	adds	r3, #1
 8000838:	b2da      	uxtb	r2, r3
 800083a:	4b6a      	ldr	r3, [pc, #424]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 800083c:	701a      	strb	r2, [r3, #0]
		    switch ( dType_water_NB_IoT.dType_AT.ui8_pointer )
 800083e:	4a69      	ldr	r2, [pc, #420]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 8000840:	2382      	movs	r3, #130	; 0x82
 8000842:	009b      	lsls	r3, r3, #2
 8000844:	5cd3      	ldrb	r3, [r2, r3]
 8000846:	3b05      	subs	r3, #5
 8000848:	2b15      	cmp	r3, #21
 800084a:	d900      	bls.n	800084e <BC66_Initialize_AT_Commands_Handler+0xd6>
 800084c:	e0c1      	b.n	80009d2 <BC66_Initialize_AT_Commands_Handler+0x25a>
 800084e:	009a      	lsls	r2, r3, #2
 8000850:	4b6e      	ldr	r3, [pc, #440]	; (8000a0c <BC66_Initialize_AT_Commands_Handler+0x294>)
 8000852:	18d3      	adds	r3, r2, r3
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	469f      	mov	pc, r3
			{
				case _TCP_OPEN_2_:
					if ( dType_water_NB_IoT.dType_bc66_reset.ui8_fail_time >= 3 )
 8000858:	4b62      	ldr	r3, [pc, #392]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 800085a:	781b      	ldrb	r3, [r3, #0]
 800085c:	2b02      	cmp	r3, #2
 800085e:	d905      	bls.n	800086c <BC66_Initialize_AT_Commands_Handler+0xf4>
					  dType_water_NB_IoT.dType_AT.ui8_pointer = _TCP_CLOSE_;
 8000860:	4a60      	ldr	r2, [pc, #384]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 8000862:	2382      	movs	r3, #130	; 0x82
 8000864:	009b      	lsls	r3, r3, #2
 8000866:	2112      	movs	r1, #18
 8000868:	54d1      	strb	r1, [r2, r3]
					else
					  dType_water_NB_IoT.dType_AT.ui8_pointer = _TCP_OPEN_1_;
				    break;
 800086a:	e0a9      	b.n	80009c0 <BC66_Initialize_AT_Commands_Handler+0x248>
					  dType_water_NB_IoT.dType_AT.ui8_pointer = _TCP_OPEN_1_;
 800086c:	4a5d      	ldr	r2, [pc, #372]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 800086e:	2382      	movs	r3, #130	; 0x82
 8000870:	009b      	lsls	r3, r3, #2
 8000872:	2110      	movs	r1, #16
 8000874:	54d1      	strb	r1, [r2, r3]
				    break;
 8000876:	e0a3      	b.n	80009c0 <BC66_Initialize_AT_Commands_Handler+0x248>
				case _MQTT_OPEN_2_:
				    dType_MQTT_watermetter.dType_MQTT_fail.ui8_open++;
 8000878:	4b5d      	ldr	r3, [pc, #372]	; (80009f0 <BC66_Initialize_AT_Commands_Handler+0x278>)
 800087a:	7b5b      	ldrb	r3, [r3, #13]
 800087c:	3301      	adds	r3, #1
 800087e:	b2da      	uxtb	r2, r3
 8000880:	4b5b      	ldr	r3, [pc, #364]	; (80009f0 <BC66_Initialize_AT_Commands_Handler+0x278>)
 8000882:	735a      	strb	r2, [r3, #13]
					dType_water_NB_IoT.dType_AT.ui8_pointer = _TCP_CLOSE_;
 8000884:	4a57      	ldr	r2, [pc, #348]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 8000886:	2382      	movs	r3, #130	; 0x82
 8000888:	009b      	lsls	r3, r3, #2
 800088a:	2112      	movs	r1, #18
 800088c:	54d1      	strb	r1, [r2, r3]
					break;
 800088e:	e097      	b.n	80009c0 <BC66_Initialize_AT_Commands_Handler+0x248>
				case _MQTT_PUB_1_:
					if ( Search_String_In_Buffer( (uint8_t*)dType_water_NB_IoT.dType_bc66_receive.ui8buf_rx , CountReceive_u16 , (uint8_t*)"closed" , 6 ) == TRUE )
 8000890:	4b5f      	ldr	r3, [pc, #380]	; (8000a10 <BC66_Initialize_AT_Commands_Handler+0x298>)
 8000892:	881b      	ldrh	r3, [r3, #0]
 8000894:	b299      	uxth	r1, r3
 8000896:	4a5f      	ldr	r2, [pc, #380]	; (8000a14 <BC66_Initialize_AT_Commands_Handler+0x29c>)
 8000898:	485f      	ldr	r0, [pc, #380]	; (8000a18 <BC66_Initialize_AT_Commands_Handler+0x2a0>)
 800089a:	2306      	movs	r3, #6
 800089c:	f007 fa6c 	bl	8007d78 <Search_String_In_Buffer>
 80008a0:	0003      	movs	r3, r0
 80008a2:	2b01      	cmp	r3, #1
 80008a4:	d000      	beq.n	80008a8 <BC66_Initialize_AT_Commands_Handler+0x130>
 80008a6:	e084      	b.n	80009b2 <BC66_Initialize_AT_Commands_Handler+0x23a>
					{
						dType_MQTT_watermetter.ui8_start_keepalive = OFF;
 80008a8:	4b51      	ldr	r3, [pc, #324]	; (80009f0 <BC66_Initialize_AT_Commands_Handler+0x278>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	609a      	str	r2, [r3, #8]
						dType_water_NB_IoT.dType_AT.ui8_pointer = _TCP_OPEN_1_;
 80008ae:	4a4d      	ldr	r2, [pc, #308]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 80008b0:	2382      	movs	r3, #130	; 0x82
 80008b2:	009b      	lsls	r3, r3, #2
 80008b4:	2110      	movs	r1, #16
 80008b6:	54d1      	strb	r1, [r2, r3]
						dType_MQTT_watermetter.ui8_prev_MQTT_step = 0;
 80008b8:	4b4d      	ldr	r3, [pc, #308]	; (80009f0 <BC66_Initialize_AT_Commands_Handler+0x278>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	731a      	strb	r2, [r3, #12]
					}
					break;
 80008be:	e078      	b.n	80009b2 <BC66_Initialize_AT_Commands_Handler+0x23a>
				case _MQTT_PUB_2_:
					dType_MQTT_watermetter.dType_MQTT_fail.ui8_pub++;
 80008c0:	4b4b      	ldr	r3, [pc, #300]	; (80009f0 <BC66_Initialize_AT_Commands_Handler+0x278>)
 80008c2:	7bdb      	ldrb	r3, [r3, #15]
 80008c4:	3301      	adds	r3, #1
 80008c6:	b2da      	uxtb	r2, r3
 80008c8:	4b49      	ldr	r3, [pc, #292]	; (80009f0 <BC66_Initialize_AT_Commands_Handler+0x278>)
 80008ca:	73da      	strb	r2, [r3, #15]
				    test_pub_mes.dup = 1;
 80008cc:	4b4c      	ldr	r3, [pc, #304]	; (8000a00 <BC66_Initialize_AT_Commands_Handler+0x288>)
 80008ce:	2201      	movs	r2, #1
 80008d0:	721a      	strb	r2, [r3, #8]
				    if ( dType_MQTT_watermetter.dType_MQTT_fail.ui8_pub == 3)
 80008d2:	4b47      	ldr	r3, [pc, #284]	; (80009f0 <BC66_Initialize_AT_Commands_Handler+0x278>)
 80008d4:	7bdb      	ldrb	r3, [r3, #15]
 80008d6:	2b03      	cmp	r3, #3
 80008d8:	d105      	bne.n	80008e6 <BC66_Initialize_AT_Commands_Handler+0x16e>
						dType_water_NB_IoT.dType_AT.ui8_pointer = _TCP_CLOSE_;
 80008da:	4a42      	ldr	r2, [pc, #264]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 80008dc:	2382      	movs	r3, #130	; 0x82
 80008de:	009b      	lsls	r3, r3, #2
 80008e0:	2112      	movs	r1, #18
 80008e2:	54d1      	strb	r1, [r2, r3]
 80008e4:	e004      	b.n	80008f0 <BC66_Initialize_AT_Commands_Handler+0x178>
					else {
					  dType_water_NB_IoT.dType_AT.ui8_pointer = _MQTT_PUB_1_;
 80008e6:	4a3f      	ldr	r2, [pc, #252]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 80008e8:	2382      	movs	r3, #130	; 0x82
 80008ea:	009b      	lsls	r3, r3, #2
 80008ec:	2115      	movs	r1, #21
 80008ee:	54d1      	strb	r1, [r2, r3]
					}
					  dType_MQTT_watermetter.ui8_prev_MQTT_step = _MQTT_PUB_1_;
 80008f0:	4b3f      	ldr	r3, [pc, #252]	; (80009f0 <BC66_Initialize_AT_Commands_Handler+0x278>)
 80008f2:	2215      	movs	r2, #21
 80008f4:	731a      	strb	r2, [r3, #12]
	                 // server test hay bi tu ngat ket noi them phan nay vao de xu ly viec tu ngat ket noi do
					if ( Search_String_In_Buffer( (uint8_t*)dType_water_NB_IoT.dType_bc66_receive.ui8buf_rx , CountReceive_u16 , (uint8_t*)"closed" , 6 ) == TRUE )
 80008f6:	4b46      	ldr	r3, [pc, #280]	; (8000a10 <BC66_Initialize_AT_Commands_Handler+0x298>)
 80008f8:	881b      	ldrh	r3, [r3, #0]
 80008fa:	b299      	uxth	r1, r3
 80008fc:	4a45      	ldr	r2, [pc, #276]	; (8000a14 <BC66_Initialize_AT_Commands_Handler+0x29c>)
 80008fe:	4846      	ldr	r0, [pc, #280]	; (8000a18 <BC66_Initialize_AT_Commands_Handler+0x2a0>)
 8000900:	2306      	movs	r3, #6
 8000902:	f007 fa39 	bl	8007d78 <Search_String_In_Buffer>
 8000906:	0003      	movs	r3, r0
 8000908:	2b01      	cmp	r3, #1
 800090a:	d154      	bne.n	80009b6 <BC66_Initialize_AT_Commands_Handler+0x23e>
					{
						dType_MQTT_watermetter.ui8_start_keepalive = OFF;
 800090c:	4b38      	ldr	r3, [pc, #224]	; (80009f0 <BC66_Initialize_AT_Commands_Handler+0x278>)
 800090e:	2200      	movs	r2, #0
 8000910:	609a      	str	r2, [r3, #8]
						dType_water_NB_IoT.dType_AT.ui8_pointer = _TCP_OPEN_1_;
 8000912:	4a34      	ldr	r2, [pc, #208]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 8000914:	2382      	movs	r3, #130	; 0x82
 8000916:	009b      	lsls	r3, r3, #2
 8000918:	2110      	movs	r1, #16
 800091a:	54d1      	strb	r1, [r2, r3]
						dType_MQTT_watermetter.ui8_prev_MQTT_step = 0;
 800091c:	4b34      	ldr	r3, [pc, #208]	; (80009f0 <BC66_Initialize_AT_Commands_Handler+0x278>)
 800091e:	2200      	movs	r2, #0
 8000920:	731a      	strb	r2, [r3, #12]
					}
					break;
 8000922:	e048      	b.n	80009b6 <BC66_Initialize_AT_Commands_Handler+0x23e>
				case _MQTT_PINGREQ_2_:
					dType_MQTT_watermetter.dType_MQTT_fail.ui8_ping++;
 8000924:	4b32      	ldr	r3, [pc, #200]	; (80009f0 <BC66_Initialize_AT_Commands_Handler+0x278>)
 8000926:	7b9b      	ldrb	r3, [r3, #14]
 8000928:	3301      	adds	r3, #1
 800092a:	b2da      	uxtb	r2, r3
 800092c:	4b30      	ldr	r3, [pc, #192]	; (80009f0 <BC66_Initialize_AT_Commands_Handler+0x278>)
 800092e:	739a      	strb	r2, [r3, #14]
				    dType_water_NB_IoT.dType_AT.ui8_pointer = _TCP_CLOSE_;
 8000930:	4a2c      	ldr	r2, [pc, #176]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 8000932:	2382      	movs	r3, #130	; 0x82
 8000934:	009b      	lsls	r3, r3, #2
 8000936:	2112      	movs	r1, #18
 8000938:	54d1      	strb	r1, [r2, r3]
				    if ( Search_String_In_Buffer( (uint8_t*)dType_water_NB_IoT.dType_bc66_receive.ui8buf_rx , CountReceive_u16 , (uint8_t*)"closed" , 6 ) == TRUE )
 800093a:	4b35      	ldr	r3, [pc, #212]	; (8000a10 <BC66_Initialize_AT_Commands_Handler+0x298>)
 800093c:	881b      	ldrh	r3, [r3, #0]
 800093e:	b299      	uxth	r1, r3
 8000940:	4a34      	ldr	r2, [pc, #208]	; (8000a14 <BC66_Initialize_AT_Commands_Handler+0x29c>)
 8000942:	4835      	ldr	r0, [pc, #212]	; (8000a18 <BC66_Initialize_AT_Commands_Handler+0x2a0>)
 8000944:	2306      	movs	r3, #6
 8000946:	f007 fa17 	bl	8007d78 <Search_String_In_Buffer>
 800094a:	0003      	movs	r3, r0
 800094c:	2b01      	cmp	r3, #1
 800094e:	d134      	bne.n	80009ba <BC66_Initialize_AT_Commands_Handler+0x242>
					{
						dType_MQTT_watermetter.ui8_start_keepalive = OFF;
 8000950:	4b27      	ldr	r3, [pc, #156]	; (80009f0 <BC66_Initialize_AT_Commands_Handler+0x278>)
 8000952:	2200      	movs	r2, #0
 8000954:	609a      	str	r2, [r3, #8]
						dType_water_NB_IoT.dType_AT.ui8_pointer = _TCP_OPEN_1_;
 8000956:	4a23      	ldr	r2, [pc, #140]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 8000958:	2382      	movs	r3, #130	; 0x82
 800095a:	009b      	lsls	r3, r3, #2
 800095c:	2110      	movs	r1, #16
 800095e:	54d1      	strb	r1, [r2, r3]
						dType_MQTT_watermetter.ui8_prev_MQTT_step = 0;
 8000960:	4b23      	ldr	r3, [pc, #140]	; (80009f0 <BC66_Initialize_AT_Commands_Handler+0x278>)
 8000962:	2200      	movs	r2, #0
 8000964:	731a      	strb	r2, [r3, #12]
					}
					break;
 8000966:	e028      	b.n	80009ba <BC66_Initialize_AT_Commands_Handler+0x242>
				case _MQTT_SUBSCRIBE_2_:
					dType_water_NB_IoT.dType_AT.ui8_pointer = _MQTT_SUBSCRIBE_1_;
 8000968:	4a1e      	ldr	r2, [pc, #120]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 800096a:	2382      	movs	r3, #130	; 0x82
 800096c:	009b      	lsls	r3, r3, #2
 800096e:	2119      	movs	r1, #25
 8000970:	54d1      	strb	r1, [r2, r3]
					dType_MQTT_watermetter.ui8_prev_MQTT_step = _MQTT_SUBSCRIBE_1_;
 8000972:	4b1f      	ldr	r3, [pc, #124]	; (80009f0 <BC66_Initialize_AT_Commands_Handler+0x278>)
 8000974:	2219      	movs	r2, #25
 8000976:	731a      	strb	r2, [r3, #12]
	                // server test hay bi tu ngat ket noi them phan nay vao de xu ly viec tu ngat ket noi do
					if ( Search_String_In_Buffer( (uint8_t*)dType_water_NB_IoT.dType_bc66_receive.ui8buf_rx , CountReceive_u16 , (uint8_t*)"closed" , 6 ) == TRUE )
 8000978:	4b25      	ldr	r3, [pc, #148]	; (8000a10 <BC66_Initialize_AT_Commands_Handler+0x298>)
 800097a:	881b      	ldrh	r3, [r3, #0]
 800097c:	b299      	uxth	r1, r3
 800097e:	4a25      	ldr	r2, [pc, #148]	; (8000a14 <BC66_Initialize_AT_Commands_Handler+0x29c>)
 8000980:	4825      	ldr	r0, [pc, #148]	; (8000a18 <BC66_Initialize_AT_Commands_Handler+0x2a0>)
 8000982:	2306      	movs	r3, #6
 8000984:	f007 f9f8 	bl	8007d78 <Search_String_In_Buffer>
 8000988:	0003      	movs	r3, r0
 800098a:	2b01      	cmp	r3, #1
 800098c:	d117      	bne.n	80009be <BC66_Initialize_AT_Commands_Handler+0x246>
					{
						dType_MQTT_watermetter.ui8_start_keepalive = OFF;
 800098e:	4b18      	ldr	r3, [pc, #96]	; (80009f0 <BC66_Initialize_AT_Commands_Handler+0x278>)
 8000990:	2200      	movs	r2, #0
 8000992:	609a      	str	r2, [r3, #8]
						dType_water_NB_IoT.dType_AT.ui8_pointer = _TCP_OPEN_1_;
 8000994:	4a13      	ldr	r2, [pc, #76]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 8000996:	2382      	movs	r3, #130	; 0x82
 8000998:	009b      	lsls	r3, r3, #2
 800099a:	2110      	movs	r1, #16
 800099c:	54d1      	strb	r1, [r2, r3]
						dType_MQTT_watermetter.ui8_prev_MQTT_step = 0;
 800099e:	4b14      	ldr	r3, [pc, #80]	; (80009f0 <BC66_Initialize_AT_Commands_Handler+0x278>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	731a      	strb	r2, [r3, #12]
					}
				    break;
 80009a4:	e00b      	b.n	80009be <BC66_Initialize_AT_Commands_Handler+0x246>
				case _CHECK_SIM_ATTACH_BC66_:
					dType_water_NB_IoT.dType_AT.ui8_pointer = _CHECK_SIM_ATTACH_BC66_;
 80009a6:	4a0f      	ldr	r2, [pc, #60]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 80009a8:	2382      	movs	r3, #130	; 0x82
 80009aa:	009b      	lsls	r3, r3, #2
 80009ac:	2105      	movs	r1, #5
 80009ae:	54d1      	strb	r1, [r2, r3]
				    break;
 80009b0:	e006      	b.n	80009c0 <BC66_Initialize_AT_Commands_Handler+0x248>
					break;
 80009b2:	46c0      	nop			; (mov r8, r8)
 80009b4:	e00d      	b.n	80009d2 <BC66_Initialize_AT_Commands_Handler+0x25a>
					break;
 80009b6:	46c0      	nop			; (mov r8, r8)
 80009b8:	e00b      	b.n	80009d2 <BC66_Initialize_AT_Commands_Handler+0x25a>
					break;
 80009ba:	46c0      	nop			; (mov r8, r8)
 80009bc:	e009      	b.n	80009d2 <BC66_Initialize_AT_Commands_Handler+0x25a>
				    break;
 80009be:	46c0      	nop			; (mov r8, r8)
			}
			break;
 80009c0:	e007      	b.n	80009d2 <BC66_Initialize_AT_Commands_Handler+0x25a>
			
		default:
			BC66_UART_Send_Data_To_Terminal ( (uint8_t*)"nhay vao case khac\r\n" , sizeof ( (char*)"nhay vao case khac\r\n" ) );
 80009c2:	4b16      	ldr	r3, [pc, #88]	; (8000a1c <BC66_Initialize_AT_Commands_Handler+0x2a4>)
 80009c4:	2104      	movs	r1, #4
 80009c6:	0018      	movs	r0, r3
 80009c8:	f000 f9c0 	bl	8000d4c <BC66_UART_Send_Data_To_Terminal>
		break;
 80009cc:	e002      	b.n	80009d4 <BC66_Initialize_AT_Commands_Handler+0x25c>
			break;
 80009ce:	46c0      	nop			; (mov r8, r8)
 80009d0:	e000      	b.n	80009d4 <BC66_Initialize_AT_Commands_Handler+0x25c>
			break;
 80009d2:	46c0      	nop			; (mov r8, r8)
	}
	dType_water_NB_IoT.dType_bc66_reset.ui8_reset_rx_buf_flag = YES;
 80009d4:	4b03      	ldr	r3, [pc, #12]	; (80009e4 <BC66_Initialize_AT_Commands_Handler+0x26c>)
 80009d6:	2201      	movs	r2, #1
 80009d8:	709a      	strb	r2, [r3, #2]
}
 80009da:	46c0      	nop			; (mov r8, r8)
 80009dc:	46bd      	mov	sp, r7
 80009de:	b002      	add	sp, #8
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	46c0      	nop			; (mov r8, r8)
 80009e4:	20000000 	.word	0x20000000
 80009e8:	2000168c 	.word	0x2000168c
 80009ec:	20001698 	.word	0x20001698
 80009f0:	20001544 	.word	0x20001544
 80009f4:	20001554 	.word	0x20001554
 80009f8:	0000c350 	.word	0x0000c350
 80009fc:	2000040e 	.word	0x2000040e
 8000a00:	20001810 	.word	0x20001810
 8000a04:	20000414 	.word	0x20000414
 8000a08:	20000418 	.word	0x20000418
 8000a0c:	08009040 	.word	0x08009040
 8000a10:	2000040c 	.word	0x2000040c
 8000a14:	080089a0 	.word	0x080089a0
 8000a18:	20000005 	.word	0x20000005
 8000a1c:	080089a8 	.word	0x080089a8

08000a20 <BC66_Handle_Reason_Close_TCP>:
  * @param   internet_fail_time the INTERNET process time fail lead to _TCP_CLOSE_
  * @param   tcp_close function handle reason lead to _TCP_CLOSE_
  * @retval  NULL
*/ 
void BC66_Handle_Reason_Close_TCP ( uint8_t reason , uint8_t internet_fail_time , func_handle_error tcp_close )
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	603a      	str	r2, [r7, #0]
 8000a28:	1dfb      	adds	r3, r7, #7
 8000a2a:	1c02      	adds	r2, r0, #0
 8000a2c:	701a      	strb	r2, [r3, #0]
 8000a2e:	1dbb      	adds	r3, r7, #6
 8000a30:	1c0a      	adds	r2, r1, #0
 8000a32:	701a      	strb	r2, [r3, #0]
	if ( reason >= internet_fail_time )
 8000a34:	1dfa      	adds	r2, r7, #7
 8000a36:	1dbb      	adds	r3, r7, #6
 8000a38:	7812      	ldrb	r2, [r2, #0]
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	429a      	cmp	r2, r3
 8000a3e:	d301      	bcc.n	8000a44 <BC66_Handle_Reason_Close_TCP+0x24>
	{
		tcp_close();
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	4798      	blx	r3
	}
}
 8000a44:	46c0      	nop			; (mov r8, r8)
 8000a46:	46bd      	mov	sp, r7
 8000a48:	b002      	add	sp, #8
 8000a4a:	bd80      	pop	{r7, pc}

08000a4c <BC66_Handler_TCP_Close_None_Err>:
  * @brief   Function handle when MQTT send success (no error) then closed TCP
  * @param   NULL
  * @retval  NULL
*/
void BC66_Handler_TCP_Close_None_Err (void)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	af00      	add	r7, sp, #0
	dType_water_NB_IoT.dType_AT.ui8_pointer = _REQUEST_PSM_NETWORK_;
 8000a50:	4a03      	ldr	r2, [pc, #12]	; (8000a60 <BC66_Handler_TCP_Close_None_Err+0x14>)
 8000a52:	2382      	movs	r3, #130	; 0x82
 8000a54:	009b      	lsls	r3, r3, #2
 8000a56:	211c      	movs	r1, #28
 8000a58:	54d1      	strb	r1, [r2, r3]
}
 8000a5a:	46c0      	nop			; (mov r8, r8)
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	20000000 	.word	0x20000000

08000a64 <BC66_Handler_TCP_Close_MQTT_Max_Open_Fail>:
  * @brief   Function handle when open MQTT max time fail lead to TCP Close
  * @param   NULL
  * @retval  NULL
*/
void BC66_Handler_TCP_Close_MQTT_Max_Open_Fail (void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
	dType_water_NB_IoT.dType_AT.ui8_pointer = _TCP_OPEN_1_;
 8000a68:	4a05      	ldr	r2, [pc, #20]	; (8000a80 <BC66_Handler_TCP_Close_MQTT_Max_Open_Fail+0x1c>)
 8000a6a:	2382      	movs	r3, #130	; 0x82
 8000a6c:	009b      	lsls	r3, r3, #2
 8000a6e:	2110      	movs	r1, #16
 8000a70:	54d1      	strb	r1, [r2, r3]
	dType_MQTT_watermetter.dType_MQTT_fail.ui8_open = 0;	
 8000a72:	4b04      	ldr	r3, [pc, #16]	; (8000a84 <BC66_Handler_TCP_Close_MQTT_Max_Open_Fail+0x20>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	735a      	strb	r2, [r3, #13]
}
 8000a78:	46c0      	nop			; (mov r8, r8)
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	46c0      	nop			; (mov r8, r8)
 8000a80:	20000000 	.word	0x20000000
 8000a84:	20001544 	.word	0x20001544

08000a88 <BC66_Handler_TCP_Close_MQTT_Max_Pub_Fail>:
  * @brief   Function handle when publish MQTT messeage reach max time fail lead to _TCP_CLOSE_
  * @param   NULL
  * @param   NULL
*/
void BC66_Handler_TCP_Close_MQTT_Max_Pub_Fail (void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
	dType_water_NB_IoT.dType_AT.ui8_pointer = _TCP_OPEN_1_;
 8000a8c:	4a05      	ldr	r2, [pc, #20]	; (8000aa4 <BC66_Handler_TCP_Close_MQTT_Max_Pub_Fail+0x1c>)
 8000a8e:	2382      	movs	r3, #130	; 0x82
 8000a90:	009b      	lsls	r3, r3, #2
 8000a92:	2110      	movs	r1, #16
 8000a94:	54d1      	strb	r1, [r2, r3]
	dType_MQTT_watermetter.dType_MQTT_fail.ui8_pub = 0;
 8000a96:	4b04      	ldr	r3, [pc, #16]	; (8000aa8 <BC66_Handler_TCP_Close_MQTT_Max_Pub_Fail+0x20>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	73da      	strb	r2, [r3, #15]
}
 8000a9c:	46c0      	nop			; (mov r8, r8)
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	46c0      	nop			; (mov r8, r8)
 8000aa4:	20000000 	.word	0x20000000
 8000aa8:	20001544 	.word	0x20001544

08000aac <BC66_Handler_TCP_Close_TCP_Max_Open_Fail>:
  * @brief    Function handle when TCP open reach max time fail lead to TCP_CLOSE
  * @param    NULL
  * @retval   NULL
*/
void BC66_Handler_TCP_Close_TCP_Max_Open_Fail (void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
	dType_water_NB_IoT.dType_AT.ui8_pointer = _TCP_OPEN_1_;
 8000ab0:	4a03      	ldr	r2, [pc, #12]	; (8000ac0 <BC66_Handler_TCP_Close_TCP_Max_Open_Fail+0x14>)
 8000ab2:	2382      	movs	r3, #130	; 0x82
 8000ab4:	009b      	lsls	r3, r3, #2
 8000ab6:	2110      	movs	r1, #16
 8000ab8:	54d1      	strb	r1, [r2, r3]
}
 8000aba:	46c0      	nop			; (mov r8, r8)
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	20000000 	.word	0x20000000

08000ac4 <BC66_Handler_TCP_Close_MQTT_Max_Ping_Fail>:
  * @brief    Function handle when MQTT Ping request reach max time fail lead to TCP_CLOSE
  * @param    NULL
  * @retval   NULL
*/
void BC66_Handler_TCP_Close_MQTT_Max_Ping_Fail (void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
	dType_water_NB_IoT.dType_AT.ui8_pointer = _TCP_OPEN_1_;
 8000ac8:	4a05      	ldr	r2, [pc, #20]	; (8000ae0 <BC66_Handler_TCP_Close_MQTT_Max_Ping_Fail+0x1c>)
 8000aca:	2382      	movs	r3, #130	; 0x82
 8000acc:	009b      	lsls	r3, r3, #2
 8000ace:	2110      	movs	r1, #16
 8000ad0:	54d1      	strb	r1, [r2, r3]
	dType_MQTT_watermetter.dType_MQTT_fail.ui8_ping = 0;
 8000ad2:	4b04      	ldr	r3, [pc, #16]	; (8000ae4 <BC66_Handler_TCP_Close_MQTT_Max_Ping_Fail+0x20>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	739a      	strb	r2, [r3, #14]
}
 8000ad8:	46c0      	nop			; (mov r8, r8)
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	46c0      	nop			; (mov r8, r8)
 8000ae0:	20000000 	.word	0x20000000
 8000ae4:	20001544 	.word	0x20001544

08000ae8 <BC66_TCP_Close_Scan_And_Handler_Error>:
  * @brief    Scan and check why process lead to _TCP_CLOSE_ then handle it with the function
  * @param    NULL
  * @retval   NULL
*/
void BC66_TCP_Close_Scan_And_Handler_Error ( void )
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b082      	sub	sp, #8
 8000aec:	af00      	add	r7, sp, #0
	for ( uint8_t ui8_reason = _MQTT_SEND_SUCCESS_ ; ui8_reason <= _TCP_OPEN_FAIL_ ; ++ui8_reason )
 8000aee:	1dfb      	adds	r3, r7, #7
 8000af0:	2200      	movs	r2, #0
 8000af2:	701a      	strb	r2, [r3, #0]
 8000af4:	e01a      	b.n	8000b2c <BC66_TCP_Close_Scan_And_Handler_Error+0x44>
	{
		BC66_Handle_Reason_Close_TCP ( dType_TCP_close_reason[ui8_reason].ui8_reason_fail , 
 8000af6:	1dfb      	adds	r3, r7, #7
 8000af8:	781a      	ldrb	r2, [r3, #0]
 8000afa:	4b11      	ldr	r3, [pc, #68]	; (8000b40 <BC66_TCP_Close_Scan_And_Handler_Error+0x58>)
 8000afc:	00d2      	lsls	r2, r2, #3
 8000afe:	5cd0      	ldrb	r0, [r2, r3]
 8000b00:	1dfb      	adds	r3, r7, #7
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	4a0e      	ldr	r2, [pc, #56]	; (8000b40 <BC66_TCP_Close_Scan_And_Handler_Error+0x58>)
 8000b06:	00db      	lsls	r3, r3, #3
 8000b08:	18d3      	adds	r3, r2, r3
 8000b0a:	3301      	adds	r3, #1
 8000b0c:	7819      	ldrb	r1, [r3, #0]
 8000b0e:	1dfb      	adds	r3, r7, #7
 8000b10:	781b      	ldrb	r3, [r3, #0]
 8000b12:	4a0b      	ldr	r2, [pc, #44]	; (8000b40 <BC66_TCP_Close_Scan_And_Handler_Error+0x58>)
 8000b14:	00db      	lsls	r3, r3, #3
 8000b16:	18d3      	adds	r3, r2, r3
 8000b18:	3304      	adds	r3, #4
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	001a      	movs	r2, r3
 8000b1e:	f7ff ff7f 	bl	8000a20 <BC66_Handle_Reason_Close_TCP>
	for ( uint8_t ui8_reason = _MQTT_SEND_SUCCESS_ ; ui8_reason <= _TCP_OPEN_FAIL_ ; ++ui8_reason )
 8000b22:	1dfb      	adds	r3, r7, #7
 8000b24:	1dfa      	adds	r2, r7, #7
 8000b26:	7812      	ldrb	r2, [r2, #0]
 8000b28:	3201      	adds	r2, #1
 8000b2a:	701a      	strb	r2, [r3, #0]
 8000b2c:	1dfb      	adds	r3, r7, #7
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	2b04      	cmp	r3, #4
 8000b32:	d9e0      	bls.n	8000af6 <BC66_TCP_Close_Scan_And_Handler_Error+0xe>
		                               dType_TCP_close_reason[ui8_reason].ui8_max_fail_time ,
		                               dType_TCP_close_reason[ui8_reason].FncHandler_Err );
	}
}
 8000b34:	46c0      	nop			; (mov r8, r8)
 8000b36:	46c0      	nop			; (mov r8, r8)
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	b002      	add	sp, #8
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	46c0      	nop			; (mov r8, r8)
 8000b40:	08008c18 	.word	0x08008c18

08000b44 <BC66_Check_MQTT_Receive>:
/**
  * @brief  ham check va xu ly cac thong tin nhan tu server
*/
//extern uint8_t *pointer_result;
void BC66_Check_MQTT_Receive ( void )
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b086      	sub	sp, #24
 8000b48:	af00      	add	r7, sp, #0
	uint8_t *pointer = NULL;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	613b      	str	r3, [r7, #16]
	uint8_t ui8Arr_emptyArr[8] = {0x00};
 8000b4e:	1d3b      	adds	r3, r7, #4
 8000b50:	2200      	movs	r2, #0
 8000b52:	601a      	str	r2, [r3, #0]
 8000b54:	2200      	movs	r2, #0
 8000b56:	605a      	str	r2, [r3, #4]
	uint8_t *ui8Ptr_Arr = ui8Arr_emptyArr;
 8000b58:	1d3b      	adds	r3, r7, #4
 8000b5a:	60fb      	str	r3, [r7, #12]
	pointer = Search_String_Location_In_Buffer ( (uint8_t*)dType_water_NB_IoT.dType_bc66_receive.ui8buf_rx , CountReceive_u16 , 
 8000b5c:	4b1c      	ldr	r3, [pc, #112]	; (8000bd0 <BC66_Check_MQTT_Receive+0x8c>)
 8000b5e:	881b      	ldrh	r3, [r3, #0]
 8000b60:	b299      	uxth	r1, r3
 8000b62:	4a1c      	ldr	r2, [pc, #112]	; (8000bd4 <BC66_Check_MQTT_Receive+0x90>)
 8000b64:	481c      	ldr	r0, [pc, #112]	; (8000bd8 <BC66_Check_MQTT_Receive+0x94>)
 8000b66:	2332      	movs	r3, #50	; 0x32
 8000b68:	f007 f981 	bl	8007e6e <Search_String_Location_In_Buffer>
 8000b6c:	0003      	movs	r3, r0
 8000b6e:	613b      	str	r3, [r7, #16]
		                                           (uint8_t*)"+QIURC: \"recv\",0,20,3212000A3038363634393536303900" , 50 );
//	pointer = pointer_result;
	if ( pointer != NULL )
 8000b70:	693b      	ldr	r3, [r7, #16]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d028      	beq.n	8000bc8 <BC66_Check_MQTT_Receive+0x84>
  {
//		pointer = pointer + 52;
		for ( uint8_t i = 0 ; i < 8 ; ++i )
 8000b76:	2317      	movs	r3, #23
 8000b78:	18fb      	adds	r3, r7, r3
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	701a      	strb	r2, [r3, #0]
 8000b7e:	e00f      	b.n	8000ba0 <BC66_Check_MQTT_Receive+0x5c>
		{
			*(ui8Ptr_Arr + i) = *(pointer + i);
 8000b80:	2017      	movs	r0, #23
 8000b82:	183b      	adds	r3, r7, r0
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	693a      	ldr	r2, [r7, #16]
 8000b88:	18d2      	adds	r2, r2, r3
 8000b8a:	183b      	adds	r3, r7, r0
 8000b8c:	781b      	ldrb	r3, [r3, #0]
 8000b8e:	68f9      	ldr	r1, [r7, #12]
 8000b90:	18cb      	adds	r3, r1, r3
 8000b92:	7812      	ldrb	r2, [r2, #0]
 8000b94:	701a      	strb	r2, [r3, #0]
		for ( uint8_t i = 0 ; i < 8 ; ++i )
 8000b96:	183b      	adds	r3, r7, r0
 8000b98:	183a      	adds	r2, r7, r0
 8000b9a:	7812      	ldrb	r2, [r2, #0]
 8000b9c:	3201      	adds	r2, #1
 8000b9e:	701a      	strb	r2, [r3, #0]
 8000ba0:	2317      	movs	r3, #23
 8000ba2:	18fb      	adds	r3, r7, r3
 8000ba4:	781b      	ldrb	r3, [r3, #0]
 8000ba6:	2b07      	cmp	r3, #7
 8000ba8:	d9ea      	bls.n	8000b80 <BC66_Check_MQTT_Receive+0x3c>
		}
		BC66_UART_Send_Data_To_Terminal ( (uint8_t*)"\r\n" , 2 );
 8000baa:	4b0c      	ldr	r3, [pc, #48]	; (8000bdc <BC66_Check_MQTT_Receive+0x98>)
 8000bac:	2102      	movs	r1, #2
 8000bae:	0018      	movs	r0, r3
 8000bb0:	f000 f8cc 	bl	8000d4c <BC66_UART_Send_Data_To_Terminal>
		BC66_UART_Send_Data_To_Terminal ( (uint8_t*)ui8Arr_emptyArr , 8 );
 8000bb4:	1d3b      	adds	r3, r7, #4
 8000bb6:	2108      	movs	r1, #8
 8000bb8:	0018      	movs	r0, r3
 8000bba:	f000 f8c7 	bl	8000d4c <BC66_UART_Send_Data_To_Terminal>
		BC66_UART_Send_Data_To_Terminal ( (uint8_t*)"\r\n" , 2 ); 
 8000bbe:	4b07      	ldr	r3, [pc, #28]	; (8000bdc <BC66_Check_MQTT_Receive+0x98>)
 8000bc0:	2102      	movs	r1, #2
 8000bc2:	0018      	movs	r0, r3
 8000bc4:	f000 f8c2 	bl	8000d4c <BC66_UART_Send_Data_To_Terminal>
	}
}
 8000bc8:	46c0      	nop			; (mov r8, r8)
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	b006      	add	sp, #24
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	2000040c 	.word	0x2000040c
 8000bd4:	080089c8 	.word	0x080089c8
 8000bd8:	20000005 	.word	0x20000005
 8000bdc:	080089fc 	.word	0x080089fc

08000be0 <HAL_UART_RxCpltCallback>:

uint16_t CountLength = 0;


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
	if (huart->Instance == uart_bc66.Instance)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681a      	ldr	r2, [r3, #0]
 8000bec:	4b30      	ldr	r3, [pc, #192]	; (8000cb0 <HAL_UART_RxCpltCallback+0xd0>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	429a      	cmp	r2, r3
 8000bf2:	d137      	bne.n	8000c64 <HAL_UART_RxCpltCallback+0x84>
	{
		 *( dType_water_NB_IoT.dType_bc66_receive.u8p_rx_pointer ) = dType_water_NB_IoT.dType_bc66_receive.ui8_rx_data;
 8000bf4:	4a2f      	ldr	r2, [pc, #188]	; (8000cb4 <HAL_UART_RxCpltCallback+0xd4>)
 8000bf6:	23fe      	movs	r3, #254	; 0xfe
 8000bf8:	005b      	lsls	r3, r3, #1
 8000bfa:	58d3      	ldr	r3, [r2, r3]
 8000bfc:	4a2d      	ldr	r2, [pc, #180]	; (8000cb4 <HAL_UART_RxCpltCallback+0xd4>)
 8000bfe:	7912      	ldrb	r2, [r2, #4]
 8000c00:	b2d2      	uxtb	r2, r2
 8000c02:	701a      	strb	r2, [r3, #0]
		 dType_water_NB_IoT.dType_bc66_receive.u8p_rx_pointer++;
 8000c04:	4a2b      	ldr	r2, [pc, #172]	; (8000cb4 <HAL_UART_RxCpltCallback+0xd4>)
 8000c06:	23fe      	movs	r3, #254	; 0xfe
 8000c08:	005b      	lsls	r3, r3, #1
 8000c0a:	58d3      	ldr	r3, [r2, r3]
 8000c0c:	1c59      	adds	r1, r3, #1
 8000c0e:	4a29      	ldr	r2, [pc, #164]	; (8000cb4 <HAL_UART_RxCpltCallback+0xd4>)
 8000c10:	23fe      	movs	r3, #254	; 0xfe
 8000c12:	005b      	lsls	r3, r3, #1
 8000c14:	50d1      	str	r1, [r2, r3]
		 dType_water_NB_IoT.dType_bc66_receive.ui16_rx_byte++;
 8000c16:	4a27      	ldr	r2, [pc, #156]	; (8000cb4 <HAL_UART_RxCpltCallback+0xd4>)
 8000c18:	2380      	movs	r3, #128	; 0x80
 8000c1a:	009b      	lsls	r3, r3, #2
 8000c1c:	5ad3      	ldrh	r3, [r2, r3]
 8000c1e:	b29b      	uxth	r3, r3
 8000c20:	3301      	adds	r3, #1
 8000c22:	b299      	uxth	r1, r3
 8000c24:	4a23      	ldr	r2, [pc, #140]	; (8000cb4 <HAL_UART_RxCpltCallback+0xd4>)
 8000c26:	2380      	movs	r3, #128	; 0x80
 8000c28:	009b      	lsls	r3, r3, #2
 8000c2a:	52d1      	strh	r1, [r2, r3]
		 if ( dType_water_NB_IoT.dType_bc66_receive.ui16_rx_byte ==  MAX_ELEMENT_RECEIVE )
 8000c2c:	4a21      	ldr	r2, [pc, #132]	; (8000cb4 <HAL_UART_RxCpltCallback+0xd4>)
 8000c2e:	2380      	movs	r3, #128	; 0x80
 8000c30:	009b      	lsls	r3, r3, #2
 8000c32:	5ad3      	ldrh	r3, [r2, r3]
 8000c34:	b29a      	uxth	r2, r3
 8000c36:	23fa      	movs	r3, #250	; 0xfa
 8000c38:	005b      	lsls	r3, r3, #1
 8000c3a:	429a      	cmp	r2, r3
 8000c3c:	d104      	bne.n	8000c48 <HAL_UART_RxCpltCallback+0x68>
		 {
			 dType_water_NB_IoT.dType_bc66_receive.ui8_rx_over_flow_flag = 1; 
 8000c3e:	4a1d      	ldr	r2, [pc, #116]	; (8000cb4 <HAL_UART_RxCpltCallback+0xd4>)
 8000c40:	2381      	movs	r3, #129	; 0x81
 8000c42:	009b      	lsls	r3, r3, #2
 8000c44:	2101      	movs	r1, #1
 8000c46:	54d1      	strb	r1, [r2, r3]
		 }
		CountReceive_u16++;
 8000c48:	4b1b      	ldr	r3, [pc, #108]	; (8000cb8 <HAL_UART_RxCpltCallback+0xd8>)
 8000c4a:	881b      	ldrh	r3, [r3, #0]
 8000c4c:	b29b      	uxth	r3, r3
 8000c4e:	3301      	adds	r3, #1
 8000c50:	b29a      	uxth	r2, r3
 8000c52:	4b19      	ldr	r3, [pc, #100]	; (8000cb8 <HAL_UART_RxCpltCallback+0xd8>)
 8000c54:	801a      	strh	r2, [r3, #0]
		 
//		if ( dType_water_NB_IoT.dType_AT.ui8_pointer != _TCP_SEND_DATA_ ) //test case send error and out send data MQTT
			 
	    HAL_UART_Receive_IT ( &uart_bc66 , &( dType_water_NB_IoT.dType_bc66_receive.ui8_rx_data ) , 1 ); //enable receive interrupt
 8000c56:	4919      	ldr	r1, [pc, #100]	; (8000cbc <HAL_UART_RxCpltCallback+0xdc>)
 8000c58:	4b15      	ldr	r3, [pc, #84]	; (8000cb0 <HAL_UART_RxCpltCallback+0xd0>)
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	0018      	movs	r0, r3
 8000c5e:	f003 fb47 	bl	80042f0 <HAL_UART_Receive_IT>
        {
          //xu ly khi tran bo nho dem
        }
        HAL_UART_Receive_IT ( &uart_debug, &WinUart.data, 1 ); //enable receive interrupt
	}
}
 8000c62:	e020      	b.n	8000ca6 <HAL_UART_RxCpltCallback+0xc6>
	else if (huart->Instance == uart_debug.Instance)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681a      	ldr	r2, [r3, #0]
 8000c68:	4b15      	ldr	r3, [pc, #84]	; (8000cc0 <HAL_UART_RxCpltCallback+0xe0>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	429a      	cmp	r2, r3
 8000c6e:	d11a      	bne.n	8000ca6 <HAL_UART_RxCpltCallback+0xc6>
        *(WinUart.pData + WinUart.numb_rec) = WinUart.data;
 8000c70:	4b14      	ldr	r3, [pc, #80]	; (8000cc4 <HAL_UART_RxCpltCallback+0xe4>)
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	4a13      	ldr	r2, [pc, #76]	; (8000cc4 <HAL_UART_RxCpltCallback+0xe4>)
 8000c76:	8912      	ldrh	r2, [r2, #8]
 8000c78:	b292      	uxth	r2, r2
 8000c7a:	189b      	adds	r3, r3, r2
 8000c7c:	4a11      	ldr	r2, [pc, #68]	; (8000cc4 <HAL_UART_RxCpltCallback+0xe4>)
 8000c7e:	7812      	ldrb	r2, [r2, #0]
 8000c80:	b2d2      	uxtb	r2, r2
 8000c82:	701a      	strb	r2, [r3, #0]
        WinUart.numb_rec++;
 8000c84:	4b0f      	ldr	r3, [pc, #60]	; (8000cc4 <HAL_UART_RxCpltCallback+0xe4>)
 8000c86:	891b      	ldrh	r3, [r3, #8]
 8000c88:	b29b      	uxth	r3, r3
 8000c8a:	3301      	adds	r3, #1
 8000c8c:	b29a      	uxth	r2, r3
 8000c8e:	4b0d      	ldr	r3, [pc, #52]	; (8000cc4 <HAL_UART_RxCpltCallback+0xe4>)
 8000c90:	811a      	strh	r2, [r3, #8]
        if (WinUart.numb_rec == WinUart.max_element)
 8000c92:	4b0c      	ldr	r3, [pc, #48]	; (8000cc4 <HAL_UART_RxCpltCallback+0xe4>)
 8000c94:	891b      	ldrh	r3, [r3, #8]
 8000c96:	4b0b      	ldr	r3, [pc, #44]	; (8000cc4 <HAL_UART_RxCpltCallback+0xe4>)
 8000c98:	899b      	ldrh	r3, [r3, #12]
        HAL_UART_Receive_IT ( &uart_debug, &WinUart.data, 1 ); //enable receive interrupt
 8000c9a:	490a      	ldr	r1, [pc, #40]	; (8000cc4 <HAL_UART_RxCpltCallback+0xe4>)
 8000c9c:	4b08      	ldr	r3, [pc, #32]	; (8000cc0 <HAL_UART_RxCpltCallback+0xe0>)
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	0018      	movs	r0, r3
 8000ca2:	f003 fb25 	bl	80042f0 <HAL_UART_Receive_IT>
}
 8000ca6:	46c0      	nop			; (mov r8, r8)
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	b002      	add	sp, #8
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	46c0      	nop			; (mov r8, r8)
 8000cb0:	20001704 	.word	0x20001704
 8000cb4:	20000000 	.word	0x20000000
 8000cb8:	2000040c 	.word	0x2000040c
 8000cbc:	20000004 	.word	0x20000004
 8000cc0:	20001788 	.word	0x20001788
 8000cc4:	20000374 	.word	0x20000374

08000cc8 <BC66_UART_Receive_Init>:
  * @brief  Init receive BC66 uart interrupt and initialize element in dType_water_NB_IoT.dType_bc66_receive struct
  * @param  NULL
  * @retval NULL
*/
void BC66_UART_Receive_Init (void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	af00      	add	r7, sp, #0
	dType_water_NB_IoT.dType_bc66_receive.u8p_rx_pointer = dType_water_NB_IoT.dType_bc66_receive.ui8buf_rx;// pointer of dType_water_NB_IoT.dType_bc66_receive point to dType_bc66_receive buffer
 8000ccc:	4a0f      	ldr	r2, [pc, #60]	; (8000d0c <BC66_UART_Receive_Init+0x44>)
 8000cce:	23fe      	movs	r3, #254	; 0xfe
 8000cd0:	005b      	lsls	r3, r3, #1
 8000cd2:	490f      	ldr	r1, [pc, #60]	; (8000d10 <BC66_UART_Receive_Init+0x48>)
 8000cd4:	50d1      	str	r1, [r2, r3]
	dType_water_NB_IoT.dType_bc66_receive.ui16_rx_byte = 0;    //byte receive from BC66_uart
 8000cd6:	4a0d      	ldr	r2, [pc, #52]	; (8000d0c <BC66_UART_Receive_Init+0x44>)
 8000cd8:	2380      	movs	r3, #128	; 0x80
 8000cda:	009b      	lsls	r3, r3, #2
 8000cdc:	2100      	movs	r1, #0
 8000cde:	52d1      	strh	r1, [r2, r3]
	dType_water_NB_IoT.dType_bc66_receive.ui8_rx_data = 0; // initialize dType_water_NB_IoT.dType_bc66_receive ui8_rx_data
 8000ce0:	4b0a      	ldr	r3, [pc, #40]	; (8000d0c <BC66_UART_Receive_Init+0x44>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	711a      	strb	r2, [r3, #4]
	dType_water_NB_IoT.dType_bc66_receive.ui16_pre_rx_byte = 0; // initialize bc66 pre receive byte
 8000ce6:	4b09      	ldr	r3, [pc, #36]	; (8000d0c <BC66_UART_Receive_Init+0x44>)
 8000ce8:	4a0a      	ldr	r2, [pc, #40]	; (8000d14 <BC66_UART_Receive_Init+0x4c>)
 8000cea:	2100      	movs	r1, #0
 8000cec:	5299      	strh	r1, [r3, r2]
	dType_water_NB_IoT.dType_bc66_receive.ui8_rx_over_flow_flag = 0; // initialize bc66 receive over flow flag
 8000cee:	4a07      	ldr	r2, [pc, #28]	; (8000d0c <BC66_UART_Receive_Init+0x44>)
 8000cf0:	2381      	movs	r3, #129	; 0x81
 8000cf2:	009b      	lsls	r3, r3, #2
 8000cf4:	2100      	movs	r1, #0
 8000cf6:	54d1      	strb	r1, [r2, r3]
	HAL_UART_Receive_IT ( &uart_bc66 , &(dType_water_NB_IoT.dType_bc66_receive.ui8_rx_data) , 1 ); //enable receive interrupt
 8000cf8:	4907      	ldr	r1, [pc, #28]	; (8000d18 <BC66_UART_Receive_Init+0x50>)
 8000cfa:	4b08      	ldr	r3, [pc, #32]	; (8000d1c <BC66_UART_Receive_Init+0x54>)
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	0018      	movs	r0, r3
 8000d00:	f003 faf6 	bl	80042f0 <HAL_UART_Receive_IT>
}
 8000d04:	46c0      	nop			; (mov r8, r8)
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	46c0      	nop			; (mov r8, r8)
 8000d0c:	20000000 	.word	0x20000000
 8000d10:	20000005 	.word	0x20000005
 8000d14:	00000202 	.word	0x00000202
 8000d18:	20000004 	.word	0x20000004
 8000d1c:	20001704 	.word	0x20001704

08000d20 <BC66_UART_Send_Data_To_BC66>:
  * @brief  This is function was created to transmit data from MCU to BC66
  * @param  uint8_t *Data: pointer point to location that contain data need to be transmited
  * @retval NULL
*/
void BC66_UART_Send_Data_To_BC66 ( uint8_t *data , uint16_t data_len )
{
 8000d20:	b590      	push	{r4, r7, lr}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
 8000d28:	000a      	movs	r2, r1
 8000d2a:	1cbb      	adds	r3, r7, #2
 8000d2c:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit ( &uart_bc66 , data , data_len , 1000 );
 8000d2e:	23fa      	movs	r3, #250	; 0xfa
 8000d30:	009c      	lsls	r4, r3, #2
 8000d32:	1cbb      	adds	r3, r7, #2
 8000d34:	881a      	ldrh	r2, [r3, #0]
 8000d36:	6879      	ldr	r1, [r7, #4]
 8000d38:	4803      	ldr	r0, [pc, #12]	; (8000d48 <BC66_UART_Send_Data_To_BC66+0x28>)
 8000d3a:	0023      	movs	r3, r4
 8000d3c:	f003 fa30 	bl	80041a0 <HAL_UART_Transmit>
}
 8000d40:	46c0      	nop			; (mov r8, r8)
 8000d42:	46bd      	mov	sp, r7
 8000d44:	b003      	add	sp, #12
 8000d46:	bd90      	pop	{r4, r7, pc}
 8000d48:	20001704 	.word	0x20001704

08000d4c <BC66_UART_Send_Data_To_Terminal>:
  * @brief   This function was created to transmit data from MCU to PC terminal through UART
  * @param   uint8_t *Data: pointer point to location that contain data need to be transmited
  * @retval  NULL
*/
void BC66_UART_Send_Data_To_Terminal ( uint8_t *Data , uint16_t data_length )
{
 8000d4c:	b590      	push	{r4, r7, lr}
 8000d4e:	b085      	sub	sp, #20
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
 8000d54:	000a      	movs	r2, r1
 8000d56:	1cbb      	adds	r3, r7, #2
 8000d58:	801a      	strh	r2, [r3, #0]
	uint8_t length_array[5] = {0x00};
 8000d5a:	2108      	movs	r1, #8
 8000d5c:	187b      	adds	r3, r7, r1
 8000d5e:	2200      	movs	r2, #0
 8000d60:	601a      	str	r2, [r3, #0]
 8000d62:	2200      	movs	r2, #0
 8000d64:	711a      	strb	r2, [r3, #4]
	itoa (data_length, (char*)length_array, 10);
 8000d66:	1cbb      	adds	r3, r7, #2
 8000d68:	881b      	ldrh	r3, [r3, #0]
 8000d6a:	000c      	movs	r4, r1
 8000d6c:	1939      	adds	r1, r7, r4
 8000d6e:	220a      	movs	r2, #10
 8000d70:	0018      	movs	r0, r3
 8000d72:	f007 fbed 	bl	8008550 <itoa>
	Convert_length_to_array ((uint8_t*)length_array, 5);
 8000d76:	193b      	adds	r3, r7, r4
 8000d78:	2105      	movs	r1, #5
 8000d7a:	0018      	movs	r0, r3
 8000d7c:	f007 faaa 	bl	80082d4 <Convert_length_to_array>
	HAL_UART_Transmit (&uart_debug, length_array, 5, 500);
 8000d80:	23fa      	movs	r3, #250	; 0xfa
 8000d82:	005b      	lsls	r3, r3, #1
 8000d84:	1939      	adds	r1, r7, r4
 8000d86:	4808      	ldr	r0, [pc, #32]	; (8000da8 <BC66_UART_Send_Data_To_Terminal+0x5c>)
 8000d88:	2205      	movs	r2, #5
 8000d8a:	f003 fa09 	bl	80041a0 <HAL_UART_Transmit>
	HAL_UART_Transmit (&uart_debug, Data, data_length, 500);
 8000d8e:	23fa      	movs	r3, #250	; 0xfa
 8000d90:	005c      	lsls	r4, r3, #1
 8000d92:	1cbb      	adds	r3, r7, #2
 8000d94:	881a      	ldrh	r2, [r3, #0]
 8000d96:	6879      	ldr	r1, [r7, #4]
 8000d98:	4803      	ldr	r0, [pc, #12]	; (8000da8 <BC66_UART_Send_Data_To_Terminal+0x5c>)
 8000d9a:	0023      	movs	r3, r4
 8000d9c:	f003 fa00 	bl	80041a0 <HAL_UART_Transmit>
}
 8000da0:	46c0      	nop			; (mov r8, r8)
 8000da2:	46bd      	mov	sp, r7
 8000da4:	b005      	add	sp, #20
 8000da6:	bd90      	pop	{r4, r7, pc}
 8000da8:	20001788 	.word	0x20001788

08000dac <BC66_UART_Check_Receive_Process_Status>:
  * @param  NULL
  * @retval DONE
            NOT_DONE
*/
uint8_t BC66_UART_Check_Receive_Process_Status (void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
	if ( dType_water_NB_IoT.dType_bc66_receive.ui16_rx_byte != 0 )
 8000db0:	4a1a      	ldr	r2, [pc, #104]	; (8000e1c <BC66_UART_Check_Receive_Process_Status+0x70>)
 8000db2:	2380      	movs	r3, #128	; 0x80
 8000db4:	009b      	lsls	r3, r3, #2
 8000db6:	5ad3      	ldrh	r3, [r2, r3]
 8000db8:	b29b      	uxth	r3, r3
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d021      	beq.n	8000e02 <BC66_UART_Check_Receive_Process_Status+0x56>
	{
		if ( dType_water_NB_IoT.dType_bc66_receive.ui16_rx_byte == dType_water_NB_IoT.dType_bc66_receive.ui16_pre_rx_byte )
 8000dbe:	4a17      	ldr	r2, [pc, #92]	; (8000e1c <BC66_UART_Check_Receive_Process_Status+0x70>)
 8000dc0:	2380      	movs	r3, #128	; 0x80
 8000dc2:	009b      	lsls	r3, r3, #2
 8000dc4:	5ad3      	ldrh	r3, [r2, r3]
 8000dc6:	b29a      	uxth	r2, r3
 8000dc8:	4b14      	ldr	r3, [pc, #80]	; (8000e1c <BC66_UART_Check_Receive_Process_Status+0x70>)
 8000dca:	4915      	ldr	r1, [pc, #84]	; (8000e20 <BC66_UART_Check_Receive_Process_Status+0x74>)
 8000dcc:	5a5b      	ldrh	r3, [r3, r1]
 8000dce:	b29b      	uxth	r3, r3
 8000dd0:	429a      	cmp	r2, r3
 8000dd2:	d101      	bne.n	8000dd8 <BC66_UART_Check_Receive_Process_Status+0x2c>
			return DONE;
 8000dd4:	2302      	movs	r3, #2
 8000dd6:	e01d      	b.n	8000e14 <BC66_UART_Check_Receive_Process_Status+0x68>
		else if ( dType_water_NB_IoT.dType_bc66_receive.ui16_rx_byte != dType_water_NB_IoT.dType_bc66_receive.ui16_pre_rx_byte )
 8000dd8:	4a10      	ldr	r2, [pc, #64]	; (8000e1c <BC66_UART_Check_Receive_Process_Status+0x70>)
 8000dda:	2380      	movs	r3, #128	; 0x80
 8000ddc:	009b      	lsls	r3, r3, #2
 8000dde:	5ad3      	ldrh	r3, [r2, r3]
 8000de0:	b29a      	uxth	r2, r3
 8000de2:	4b0e      	ldr	r3, [pc, #56]	; (8000e1c <BC66_UART_Check_Receive_Process_Status+0x70>)
 8000de4:	490e      	ldr	r1, [pc, #56]	; (8000e20 <BC66_UART_Check_Receive_Process_Status+0x74>)
 8000de6:	5a5b      	ldrh	r3, [r3, r1]
 8000de8:	b29b      	uxth	r3, r3
 8000dea:	429a      	cmp	r2, r3
 8000dec:	d012      	beq.n	8000e14 <BC66_UART_Check_Receive_Process_Status+0x68>
		{
		  dType_water_NB_IoT.dType_bc66_receive.ui16_pre_rx_byte = dType_water_NB_IoT.dType_bc66_receive.ui16_rx_byte;
 8000dee:	4a0b      	ldr	r2, [pc, #44]	; (8000e1c <BC66_UART_Check_Receive_Process_Status+0x70>)
 8000df0:	2380      	movs	r3, #128	; 0x80
 8000df2:	009b      	lsls	r3, r3, #2
 8000df4:	5ad3      	ldrh	r3, [r2, r3]
 8000df6:	b299      	uxth	r1, r3
 8000df8:	4b08      	ldr	r3, [pc, #32]	; (8000e1c <BC66_UART_Check_Receive_Process_Status+0x70>)
 8000dfa:	4a09      	ldr	r2, [pc, #36]	; (8000e20 <BC66_UART_Check_Receive_Process_Status+0x74>)
 8000dfc:	5299      	strh	r1, [r3, r2]
			return NOT_DONE;
 8000dfe:	2301      	movs	r3, #1
 8000e00:	e008      	b.n	8000e14 <BC66_UART_Check_Receive_Process_Status+0x68>
		}	
	}	
	else if (dType_water_NB_IoT.dType_bc66_receive.ui16_rx_byte == 0)
 8000e02:	4a06      	ldr	r2, [pc, #24]	; (8000e1c <BC66_UART_Check_Receive_Process_Status+0x70>)
 8000e04:	2380      	movs	r3, #128	; 0x80
 8000e06:	009b      	lsls	r3, r3, #2
 8000e08:	5ad3      	ldrh	r3, [r2, r3]
 8000e0a:	b29b      	uxth	r3, r3
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d101      	bne.n	8000e14 <BC66_UART_Check_Receive_Process_Status+0x68>
	{
		return NONE;
 8000e10:	2300      	movs	r3, #0
 8000e12:	e7ff      	b.n	8000e14 <BC66_UART_Check_Receive_Process_Status+0x68>
	}
}
 8000e14:	0018      	movs	r0, r3
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	46c0      	nop			; (mov r8, r8)
 8000e1c:	20000000 	.word	0x20000000
 8000e20:	00000202 	.word	0x00000202

08000e24 <BC66_UART_Clear_BC66_Data>:
  * @brief   Clear data in receive from BC66 and recieve process status
  * @param   NULL
  * @retval  NULL
*/
void BC66_UART_Clear_BC66_Data ( void )
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
	Reset_Buffer ( ( uint8_t* )dType_water_NB_IoT.dType_bc66_receive.ui8buf_rx , 500 );
 8000e28:	23fa      	movs	r3, #250	; 0xfa
 8000e2a:	005a      	lsls	r2, r3, #1
 8000e2c:	4b0a      	ldr	r3, [pc, #40]	; (8000e58 <BC66_UART_Clear_BC66_Data+0x34>)
 8000e2e:	0011      	movs	r1, r2
 8000e30:	0018      	movs	r0, r3
 8000e32:	f007 f8d8 	bl	8007fe6 <Reset_Buffer>
    dType_water_NB_IoT.dType_bc66_receive.ui16_rx_byte = 0;
 8000e36:	4a09      	ldr	r2, [pc, #36]	; (8000e5c <BC66_UART_Clear_BC66_Data+0x38>)
 8000e38:	2380      	movs	r3, #128	; 0x80
 8000e3a:	009b      	lsls	r3, r3, #2
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	52d1      	strh	r1, [r2, r3]
    dType_water_NB_IoT.dType_bc66_receive.ui16_pre_rx_byte = 0;
 8000e40:	4b06      	ldr	r3, [pc, #24]	; (8000e5c <BC66_UART_Clear_BC66_Data+0x38>)
 8000e42:	4a07      	ldr	r2, [pc, #28]	; (8000e60 <BC66_UART_Clear_BC66_Data+0x3c>)
 8000e44:	2100      	movs	r1, #0
 8000e46:	5299      	strh	r1, [r3, r2]
	dType_water_NB_IoT.dType_bc66_receive.u8p_rx_pointer = dType_water_NB_IoT.dType_bc66_receive.ui8buf_rx;
 8000e48:	4a04      	ldr	r2, [pc, #16]	; (8000e5c <BC66_UART_Clear_BC66_Data+0x38>)
 8000e4a:	23fe      	movs	r3, #254	; 0xfe
 8000e4c:	005b      	lsls	r3, r3, #1
 8000e4e:	4902      	ldr	r1, [pc, #8]	; (8000e58 <BC66_UART_Clear_BC66_Data+0x34>)
 8000e50:	50d1      	str	r1, [r2, r3]
}
 8000e52:	46c0      	nop			; (mov r8, r8)
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	20000005 	.word	0x20000005
 8000e5c:	20000000 	.word	0x20000000
 8000e60:	00000202 	.word	0x00000202

08000e64 <FncCallback_TCP_Open_1>:
  * @param   NULL
  * @retval  1 function OK
             0 function FAIL
*/
uint8_t FncCallback_TCP_Open_1 ( void )
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b09a      	sub	sp, #104	; 0x68
 8000e68:	af00      	add	r7, sp, #0
  uint8_t ui8Arr_trans[100] = { 0x00 };
 8000e6a:	1d3b      	adds	r3, r7, #4
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	601a      	str	r2, [r3, #0]
 8000e70:	3304      	adds	r3, #4
 8000e72:	2260      	movs	r2, #96	; 0x60
 8000e74:	2100      	movs	r1, #0
 8000e76:	0018      	movs	r0, r3
 8000e78:	f007 fb77 	bl	800856a <memset>
	strcat ( (char*)ui8Arr_trans , "\"" );
 8000e7c:	1d3b      	adds	r3, r7, #4
 8000e7e:	0018      	movs	r0, r3
 8000e80:	f7ff f942 	bl	8000108 <strlen>
 8000e84:	0003      	movs	r3, r0
 8000e86:	001a      	movs	r2, r3
 8000e88:	1d3b      	adds	r3, r7, #4
 8000e8a:	189a      	adds	r2, r3, r2
 8000e8c:	4b33      	ldr	r3, [pc, #204]	; (8000f5c <FncCallback_TCP_Open_1+0xf8>)
 8000e8e:	0010      	movs	r0, r2
 8000e90:	0019      	movs	r1, r3
 8000e92:	2302      	movs	r3, #2
 8000e94:	001a      	movs	r2, r3
 8000e96:	f007 fb5f 	bl	8008558 <memcpy>
	strcat ( (char*)ui8Arr_trans , (char*)BC66_con_opt[_PROTOCOL_].choosen_type.pData );
 8000e9a:	4b31      	ldr	r3, [pc, #196]	; (8000f60 <FncCallback_TCP_Open_1+0xfc>)
 8000e9c:	685a      	ldr	r2, [r3, #4]
 8000e9e:	1d3b      	adds	r3, r7, #4
 8000ea0:	0011      	movs	r1, r2
 8000ea2:	0018      	movs	r0, r3
 8000ea4:	f007 fb69 	bl	800857a <strcat>
	strcat ( (char*)ui8Arr_trans , "\"," );
 8000ea8:	1d3b      	adds	r3, r7, #4
 8000eaa:	0018      	movs	r0, r3
 8000eac:	f7ff f92c 	bl	8000108 <strlen>
 8000eb0:	0003      	movs	r3, r0
 8000eb2:	001a      	movs	r2, r3
 8000eb4:	1d3b      	adds	r3, r7, #4
 8000eb6:	189a      	adds	r2, r3, r2
 8000eb8:	4b2a      	ldr	r3, [pc, #168]	; (8000f64 <FncCallback_TCP_Open_1+0x100>)
 8000eba:	0010      	movs	r0, r2
 8000ebc:	0019      	movs	r1, r3
 8000ebe:	2303      	movs	r3, #3
 8000ec0:	001a      	movs	r2, r3
 8000ec2:	f007 fb49 	bl	8008558 <memcpy>
	strcat ( (char*)ui8Arr_trans , "\"" );
 8000ec6:	1d3b      	adds	r3, r7, #4
 8000ec8:	0018      	movs	r0, r3
 8000eca:	f7ff f91d 	bl	8000108 <strlen>
 8000ece:	0003      	movs	r3, r0
 8000ed0:	001a      	movs	r2, r3
 8000ed2:	1d3b      	adds	r3, r7, #4
 8000ed4:	189a      	adds	r2, r3, r2
 8000ed6:	4b21      	ldr	r3, [pc, #132]	; (8000f5c <FncCallback_TCP_Open_1+0xf8>)
 8000ed8:	0010      	movs	r0, r2
 8000eda:	0019      	movs	r1, r3
 8000edc:	2302      	movs	r3, #2
 8000ede:	001a      	movs	r2, r3
 8000ee0:	f007 fb3a 	bl	8008558 <memcpy>
	strcat ( (char*)ui8Arr_trans , (char*)BC66_con_opt[_SERVER_].choosen_type.pData );
 8000ee4:	4b1e      	ldr	r3, [pc, #120]	; (8000f60 <FncCallback_TCP_Open_1+0xfc>)
 8000ee6:	691a      	ldr	r2, [r3, #16]
 8000ee8:	1d3b      	adds	r3, r7, #4
 8000eea:	0011      	movs	r1, r2
 8000eec:	0018      	movs	r0, r3
 8000eee:	f007 fb44 	bl	800857a <strcat>
	strcat ( (char*)ui8Arr_trans , "\"," );
 8000ef2:	1d3b      	adds	r3, r7, #4
 8000ef4:	0018      	movs	r0, r3
 8000ef6:	f7ff f907 	bl	8000108 <strlen>
 8000efa:	0003      	movs	r3, r0
 8000efc:	001a      	movs	r2, r3
 8000efe:	1d3b      	adds	r3, r7, #4
 8000f00:	189a      	adds	r2, r3, r2
 8000f02:	4b18      	ldr	r3, [pc, #96]	; (8000f64 <FncCallback_TCP_Open_1+0x100>)
 8000f04:	0010      	movs	r0, r2
 8000f06:	0019      	movs	r1, r3
 8000f08:	2303      	movs	r3, #3
 8000f0a:	001a      	movs	r2, r3
 8000f0c:	f007 fb24 	bl	8008558 <memcpy>
	strcat ( (char*)ui8Arr_trans , (char*)BC66_con_opt[_PORT_].choosen_type.pData );
 8000f10:	4b13      	ldr	r3, [pc, #76]	; (8000f60 <FncCallback_TCP_Open_1+0xfc>)
 8000f12:	69da      	ldr	r2, [r3, #28]
 8000f14:	1d3b      	adds	r3, r7, #4
 8000f16:	0011      	movs	r1, r2
 8000f18:	0018      	movs	r0, r3
 8000f1a:	f007 fb2e 	bl	800857a <strcat>
	strcat ( (char*)ui8Arr_trans , "," );
 8000f1e:	1d3b      	adds	r3, r7, #4
 8000f20:	0018      	movs	r0, r3
 8000f22:	f7ff f8f1 	bl	8000108 <strlen>
 8000f26:	0003      	movs	r3, r0
 8000f28:	001a      	movs	r2, r3
 8000f2a:	1d3b      	adds	r3, r7, #4
 8000f2c:	189a      	adds	r2, r3, r2
 8000f2e:	4b0e      	ldr	r3, [pc, #56]	; (8000f68 <FncCallback_TCP_Open_1+0x104>)
 8000f30:	0010      	movs	r0, r2
 8000f32:	0019      	movs	r1, r3
 8000f34:	2302      	movs	r3, #2
 8000f36:	001a      	movs	r2, r3
 8000f38:	f007 fb0e 	bl	8008558 <memcpy>
	BC66_UART_Send_Data_To_BC66 ( (uint8_t*)ui8Arr_trans , strlen ((char*)ui8Arr_trans) );
 8000f3c:	1d3b      	adds	r3, r7, #4
 8000f3e:	0018      	movs	r0, r3
 8000f40:	f7ff f8e2 	bl	8000108 <strlen>
 8000f44:	0003      	movs	r3, r0
 8000f46:	b29a      	uxth	r2, r3
 8000f48:	1d3b      	adds	r3, r7, #4
 8000f4a:	0011      	movs	r1, r2
 8000f4c:	0018      	movs	r0, r3
 8000f4e:	f7ff fee7 	bl	8000d20 <BC66_UART_Send_Data_To_BC66>
	return 1;
 8000f52:	2301      	movs	r3, #1
}
 8000f54:	0018      	movs	r0, r3
 8000f56:	46bd      	mov	sp, r7
 8000f58:	b01a      	add	sp, #104	; 0x68
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	08008a00 	.word	0x08008a00
 8000f60:	2000020c 	.word	0x2000020c
 8000f64:	08008a04 	.word	0x08008a04
 8000f68:	08008a08 	.word	0x08008a08

08000f6c <FncCallback_TCP_Open_2>:
  * @param   NULL
  * @retval  1 function OK
             0 function FAIL
*/
uint8_t FncCallback_TCP_Open_2 ( void )
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b08a      	sub	sp, #40	; 0x28
 8000f70:	af00      	add	r7, sp, #0
	uint16_t ui16_err_code = 0;
 8000f72:	231e      	movs	r3, #30
 8000f74:	18fb      	adds	r3, r7, r3
 8000f76:	2200      	movs	r2, #0
 8000f78:	801a      	strh	r2, [r3, #0]
	uint8_t ui8_buf_check_TCP[30] = {0x00};
 8000f7a:	003b      	movs	r3, r7
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	601a      	str	r2, [r3, #0]
 8000f80:	3304      	adds	r3, #4
 8000f82:	221a      	movs	r2, #26
 8000f84:	2100      	movs	r1, #0
 8000f86:	0018      	movs	r0, r3
 8000f88:	f007 faef 	bl	800856a <memset>
	uint8_t *ui8Ptr_buf = &ui8_buf_check_TCP[0];
 8000f8c:	003b      	movs	r3, r7
 8000f8e:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t *ui8Ptr = NULL;
 8000f90:	2300      	movs	r3, #0
 8000f92:	623b      	str	r3, [r7, #32]
	ui8Ptr = (uint8_t*)strstr ( (char*)dType_water_NB_IoT.dType_bc66_receive.ui8buf_rx , "+QIOPEN: 0,");
 8000f94:	4a16      	ldr	r2, [pc, #88]	; (8000ff0 <FncCallback_TCP_Open_2+0x84>)
 8000f96:	4b17      	ldr	r3, [pc, #92]	; (8000ff4 <FncCallback_TCP_Open_2+0x88>)
 8000f98:	0011      	movs	r1, r2
 8000f9a:	0018      	movs	r0, r3
 8000f9c:	f007 fb02 	bl	80085a4 <strstr>
 8000fa0:	0003      	movs	r3, r0
 8000fa2:	623b      	str	r3, [r7, #32]
	ui8Ptr = ui8Ptr + 11;
 8000fa4:	6a3b      	ldr	r3, [r7, #32]
 8000fa6:	330b      	adds	r3, #11
 8000fa8:	623b      	str	r3, [r7, #32]
	while ( *(ui8Ptr) != 0x0D )
 8000faa:	e009      	b.n	8000fc0 <FncCallback_TCP_Open_2+0x54>
	{
		*ui8Ptr_buf = *ui8Ptr;
 8000fac:	6a3b      	ldr	r3, [r7, #32]
 8000fae:	781a      	ldrb	r2, [r3, #0]
 8000fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fb2:	701a      	strb	r2, [r3, #0]
		ui8Ptr_buf++;
 8000fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fb6:	3301      	adds	r3, #1
 8000fb8:	627b      	str	r3, [r7, #36]	; 0x24
		ui8Ptr++;
 8000fba:	6a3b      	ldr	r3, [r7, #32]
 8000fbc:	3301      	adds	r3, #1
 8000fbe:	623b      	str	r3, [r7, #32]
	while ( *(ui8Ptr) != 0x0D )
 8000fc0:	6a3b      	ldr	r3, [r7, #32]
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	2b0d      	cmp	r3, #13
 8000fc6:	d1f1      	bne.n	8000fac <FncCallback_TCP_Open_2+0x40>
	}
	ui16_err_code = atoi ( (char*)ui8_buf_check_TCP );
 8000fc8:	003b      	movs	r3, r7
 8000fca:	0018      	movs	r0, r3
 8000fcc:	f007 fa78 	bl	80084c0 <atoi>
 8000fd0:	0002      	movs	r2, r0
 8000fd2:	211e      	movs	r1, #30
 8000fd4:	187b      	adds	r3, r7, r1
 8000fd6:	801a      	strh	r2, [r3, #0]
	if ( ui16_err_code == 0 )
 8000fd8:	187b      	adds	r3, r7, r1
 8000fda:	881b      	ldrh	r3, [r3, #0]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d101      	bne.n	8000fe4 <FncCallback_TCP_Open_2+0x78>
	{
		return 1;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	e000      	b.n	8000fe6 <FncCallback_TCP_Open_2+0x7a>
	}
	else 
		return 0;
 8000fe4:	2300      	movs	r3, #0
}
 8000fe6:	0018      	movs	r0, r3
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	b00a      	add	sp, #40	; 0x28
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	46c0      	nop			; (mov r8, r8)
 8000ff0:	08008a0c 	.word	0x08008a0c
 8000ff4:	20000005 	.word	0x20000005

08000ff8 <FncCallback_MQTT_Open_1>:
  * @param   NULL
  * @retval  1 function OK
             0 function FAIL
*/
uint8_t FncCallback_MQTT_Open_1 ( void )
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
	//uint8_t ui8_send_result = 0;
	uint16_t ui16_test_length = 0;
 8000ffe:	1dbb      	adds	r3, r7, #6
 8001000:	2200      	movs	r2, #0
 8001002:	801a      	strh	r2, [r3, #0]
	ui16_test_length = MQTTSerialize_connect ( ui8_Buf , ui16_Buflen , &test_conect );
 8001004:	4b0c      	ldr	r3, [pc, #48]	; (8001038 <FncCallback_MQTT_Open_1+0x40>)
 8001006:	881b      	ldrh	r3, [r3, #0]
 8001008:	0019      	movs	r1, r3
 800100a:	4a0c      	ldr	r2, [pc, #48]	; (800103c <FncCallback_MQTT_Open_1+0x44>)
 800100c:	4b0c      	ldr	r3, [pc, #48]	; (8001040 <FncCallback_MQTT_Open_1+0x48>)
 800100e:	0018      	movs	r0, r3
 8001010:	f004 fc70 	bl	80058f4 <MQTTSerialize_connect>
 8001014:	0002      	movs	r2, r0
 8001016:	1dbb      	adds	r3, r7, #6
 8001018:	801a      	strh	r2, [r3, #0]
    BC66_UART_Send_Data_To_BC66 ( ui8_Buf , ui16_test_length );
 800101a:	1dbb      	adds	r3, r7, #6
 800101c:	881a      	ldrh	r2, [r3, #0]
 800101e:	4b08      	ldr	r3, [pc, #32]	; (8001040 <FncCallback_MQTT_Open_1+0x48>)
 8001020:	0011      	movs	r1, r2
 8001022:	0018      	movs	r0, r3
 8001024:	f7ff fe7c 	bl	8000d20 <BC66_UART_Send_Data_To_BC66>
	osDelay (100);
 8001028:	2064      	movs	r0, #100	; 0x64
 800102a:	f005 f8f4 	bl	8006216 <osDelay>
	return 1;
 800102e:	2301      	movs	r3, #1
}
 8001030:	0018      	movs	r0, r3
 8001032:	46bd      	mov	sp, r7
 8001034:	b002      	add	sp, #8
 8001036:	bd80      	pop	{r7, pc}
 8001038:	20000230 	.word	0x20000230
 800103c:	200002cc 	.word	0x200002cc
 8001040:	20001558 	.word	0x20001558

08001044 <FncCallback_MQTT_Pub_1>:
             0 function FAIL
*/
uint32_t ui32_time_send = 0;
uint32_t ui32_send_cplt = 0;
uint8_t FncCallback_MQTT_Pub_1 (void)
{
 8001044:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001046:	46d6      	mov	lr, sl
 8001048:	464f      	mov	r7, r9
 800104a:	4646      	mov	r6, r8
 800104c:	b5c0      	push	{r6, r7, lr}
 800104e:	b08e      	sub	sp, #56	; 0x38
 8001050:	af08      	add	r7, sp, #32
	uint8_t ui8Arr_Payload[20] = {0x00};
 8001052:	003b      	movs	r3, r7
 8001054:	2200      	movs	r2, #0
 8001056:	601a      	str	r2, [r3, #0]
 8001058:	3304      	adds	r3, #4
 800105a:	2210      	movs	r2, #16
 800105c:	2100      	movs	r1, #0
 800105e:	0018      	movs	r0, r3
 8001060:	f007 fa83 	bl	800856a <memset>
	uint16_t ui16_Arr_len = 20;
 8001064:	2416      	movs	r4, #22
 8001066:	193b      	adds	r3, r7, r4
 8001068:	2214      	movs	r2, #20
 800106a:	801a      	strh	r2, [r3, #0]
	uint16_t ui16_serialize_len = 0;
 800106c:	2114      	movs	r1, #20
 800106e:	187b      	adds	r3, r7, r1
 8001070:	2200      	movs	r2, #0
 8001072:	801a      	strh	r2, [r3, #0]
	ui32_time_send++;
 8001074:	4b37      	ldr	r3, [pc, #220]	; (8001154 <FncCallback_MQTT_Pub_1+0x110>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	1c5a      	adds	r2, r3, #1
 800107a:	4b36      	ldr	r3, [pc, #216]	; (8001154 <FncCallback_MQTT_Pub_1+0x110>)
 800107c:	601a      	str	r2, [r3, #0]
	
	Reset_Buffer ( ui8_Buf , ui16_Buflen );
 800107e:	4b36      	ldr	r3, [pc, #216]	; (8001158 <FncCallback_MQTT_Pub_1+0x114>)
 8001080:	881a      	ldrh	r2, [r3, #0]
 8001082:	4b36      	ldr	r3, [pc, #216]	; (800115c <FncCallback_MQTT_Pub_1+0x118>)
 8001084:	0011      	movs	r1, r2
 8001086:	0018      	movs	r0, r3
 8001088:	f006 ffad 	bl	8007fe6 <Reset_Buffer>
	Interger_To_Char ( ui32_send_cplt , ui8Arr_Payload , ui16_Arr_len );
 800108c:	4b34      	ldr	r3, [pc, #208]	; (8001160 <FncCallback_MQTT_Pub_1+0x11c>)
 800108e:	6818      	ldr	r0, [r3, #0]
 8001090:	193b      	adds	r3, r7, r4
 8001092:	881a      	ldrh	r2, [r3, #0]
 8001094:	003b      	movs	r3, r7
 8001096:	0019      	movs	r1, r3
 8001098:	f006 ffc9 	bl	800802e <Interger_To_Char>
	
	test_pub_mes.buf = ui8_Buf;
 800109c:	4b31      	ldr	r3, [pc, #196]	; (8001164 <FncCallback_MQTT_Pub_1+0x120>)
 800109e:	4a2f      	ldr	r2, [pc, #188]	; (800115c <FncCallback_MQTT_Pub_1+0x118>)
 80010a0:	601a      	str	r2, [r3, #0]
	test_pub_mes.buflen = ui16_Buflen;
 80010a2:	4b2d      	ldr	r3, [pc, #180]	; (8001158 <FncCallback_MQTT_Pub_1+0x114>)
 80010a4:	881b      	ldrh	r3, [r3, #0]
 80010a6:	001a      	movs	r2, r3
 80010a8:	4b2e      	ldr	r3, [pc, #184]	; (8001164 <FncCallback_MQTT_Pub_1+0x120>)
 80010aa:	605a      	str	r2, [r3, #4]
	test_pub_mes.qos = 1;
 80010ac:	4b2d      	ldr	r3, [pc, #180]	; (8001164 <FncCallback_MQTT_Pub_1+0x120>)
 80010ae:	2201      	movs	r2, #1
 80010b0:	60da      	str	r2, [r3, #12]
	test_pub_mes.retained = 0;
 80010b2:	4b2c      	ldr	r3, [pc, #176]	; (8001164 <FncCallback_MQTT_Pub_1+0x120>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	741a      	strb	r2, [r3, #16]
	test_pub_mes.packetid = 39;
 80010b8:	4b2a      	ldr	r3, [pc, #168]	; (8001164 <FncCallback_MQTT_Pub_1+0x120>)
 80010ba:	2227      	movs	r2, #39	; 0x27
 80010bc:	825a      	strh	r2, [r3, #18]
	test_pub_mes.topicName.cstring = (char*)"0866495609";
 80010be:	4b29      	ldr	r3, [pc, #164]	; (8001164 <FncCallback_MQTT_Pub_1+0x120>)
 80010c0:	4a29      	ldr	r2, [pc, #164]	; (8001168 <FncCallback_MQTT_Pub_1+0x124>)
 80010c2:	615a      	str	r2, [r3, #20]
	test_pub_mes.payload = (unsigned char*)ui8Arr_Payload;
 80010c4:	4b27      	ldr	r3, [pc, #156]	; (8001164 <FncCallback_MQTT_Pub_1+0x120>)
 80010c6:	003a      	movs	r2, r7
 80010c8:	621a      	str	r2, [r3, #32]
	test_pub_mes.payloadlen = strlen( (char*)ui8Arr_Payload );
 80010ca:	003b      	movs	r3, r7
 80010cc:	0018      	movs	r0, r3
 80010ce:	f7ff f81b 	bl	8000108 <strlen>
 80010d2:	0003      	movs	r3, r0
 80010d4:	001a      	movs	r2, r3
 80010d6:	4b23      	ldr	r3, [pc, #140]	; (8001164 <FncCallback_MQTT_Pub_1+0x120>)
 80010d8:	625a      	str	r2, [r3, #36]	; 0x24
	
    ui16_serialize_len = MQTTSerialize_publish ( test_pub_mes.buf , test_pub_mes.buflen , test_pub_mes.dup , test_pub_mes.qos , test_pub_mes.retained ,
 80010da:	4b22      	ldr	r3, [pc, #136]	; (8001164 <FncCallback_MQTT_Pub_1+0x120>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	4698      	mov	r8, r3
 80010e0:	4b20      	ldr	r3, [pc, #128]	; (8001164 <FncCallback_MQTT_Pub_1+0x120>)
 80010e2:	685b      	ldr	r3, [r3, #4]
 80010e4:	4699      	mov	r9, r3
 80010e6:	4b1f      	ldr	r3, [pc, #124]	; (8001164 <FncCallback_MQTT_Pub_1+0x120>)
 80010e8:	7a1e      	ldrb	r6, [r3, #8]
 80010ea:	4b1e      	ldr	r3, [pc, #120]	; (8001164 <FncCallback_MQTT_Pub_1+0x120>)
 80010ec:	68db      	ldr	r3, [r3, #12]
 80010ee:	469c      	mov	ip, r3
 80010f0:	4b1c      	ldr	r3, [pc, #112]	; (8001164 <FncCallback_MQTT_Pub_1+0x120>)
 80010f2:	7c19      	ldrb	r1, [r3, #16]
 80010f4:	4b1b      	ldr	r3, [pc, #108]	; (8001164 <FncCallback_MQTT_Pub_1+0x120>)
 80010f6:	8a5b      	ldrh	r3, [r3, #18]
 80010f8:	469a      	mov	sl, r3
 80010fa:	4b1a      	ldr	r3, [pc, #104]	; (8001164 <FncCallback_MQTT_Pub_1+0x120>)
 80010fc:	6a1a      	ldr	r2, [r3, #32]
 80010fe:	4b19      	ldr	r3, [pc, #100]	; (8001164 <FncCallback_MQTT_Pub_1+0x120>)
 8001100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001102:	9306      	str	r3, [sp, #24]
 8001104:	9205      	str	r2, [sp, #20]
 8001106:	4b17      	ldr	r3, [pc, #92]	; (8001164 <FncCallback_MQTT_Pub_1+0x120>)
 8001108:	2208      	movs	r2, #8
 800110a:	446a      	add	r2, sp
 800110c:	3314      	adds	r3, #20
 800110e:	cb31      	ldmia	r3!, {r0, r4, r5}
 8001110:	c231      	stmia	r2!, {r0, r4, r5}
 8001112:	4653      	mov	r3, sl
 8001114:	9301      	str	r3, [sp, #4]
 8001116:	9100      	str	r1, [sp, #0]
 8001118:	4663      	mov	r3, ip
 800111a:	0032      	movs	r2, r6
 800111c:	4649      	mov	r1, r9
 800111e:	4640      	mov	r0, r8
 8001120:	f004 fe9e 	bl	8005e60 <MQTTSerialize_publish>
 8001124:	0002      	movs	r2, r0
 8001126:	2114      	movs	r1, #20
 8001128:	187b      	adds	r3, r7, r1
 800112a:	801a      	strh	r2, [r3, #0]
	                                              test_pub_mes.packetid  , test_pub_mes.topicName , test_pub_mes.payload , test_pub_mes.payloadlen );	
	BC66_UART_Send_Data_To_BC66 ( ui8_Buf , ui16_serialize_len );
 800112c:	187b      	adds	r3, r7, r1
 800112e:	881a      	ldrh	r2, [r3, #0]
 8001130:	4b0a      	ldr	r3, [pc, #40]	; (800115c <FncCallback_MQTT_Pub_1+0x118>)
 8001132:	0011      	movs	r1, r2
 8001134:	0018      	movs	r0, r3
 8001136:	f7ff fdf3 	bl	8000d20 <BC66_UART_Send_Data_To_BC66>
	osDelay (100);
 800113a:	2064      	movs	r0, #100	; 0x64
 800113c:	f005 f86b 	bl	8006216 <osDelay>
	return 1;
 8001140:	2301      	movs	r3, #1
}
 8001142:	0018      	movs	r0, r3
 8001144:	46bd      	mov	sp, r7
 8001146:	b006      	add	sp, #24
 8001148:	bce0      	pop	{r5, r6, r7}
 800114a:	46ba      	mov	sl, r7
 800114c:	46b1      	mov	r9, r6
 800114e:	46a8      	mov	r8, r5
 8001150:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001152:	46c0      	nop			; (mov r8, r8)
 8001154:	20000410 	.word	0x20000410
 8001158:	20000230 	.word	0x20000230
 800115c:	20001558 	.word	0x20001558
 8001160:	20000414 	.word	0x20000414
 8001164:	20001810 	.word	0x20001810
 8001168:	08008a18 	.word	0x08008a18

0800116c <FncCallback_MQTT_Pub_2>:
  * @param   NULL
  * @retval  1 function OK
             0 function FAIL
*/
uint8_t FncCallback_MQTT_Pub_2 (void)
{
 800116c:	b590      	push	{r4, r7, lr}
 800116e:	b083      	sub	sp, #12
 8001170:	af00      	add	r7, sp, #0
	uint8_t ui8_response_receive = 0;
 8001172:	1dfb      	adds	r3, r7, #7
 8001174:	2200      	movs	r2, #0
 8001176:	701a      	strb	r2, [r3, #0]
	ui8_response_receive = Search_String_In_Buffer ( (uint8_t*)dType_water_NB_IoT.dType_bc66_receive.ui8buf_rx , CountReceive_u16 , (uint8_t*)"+QIURC: \"recv\",0,4,4002" , 23 );
 8001178:	4b0a      	ldr	r3, [pc, #40]	; (80011a4 <FncCallback_MQTT_Pub_2+0x38>)
 800117a:	881b      	ldrh	r3, [r3, #0]
 800117c:	b299      	uxth	r1, r3
 800117e:	1dfc      	adds	r4, r7, #7
 8001180:	4a09      	ldr	r2, [pc, #36]	; (80011a8 <FncCallback_MQTT_Pub_2+0x3c>)
 8001182:	480a      	ldr	r0, [pc, #40]	; (80011ac <FncCallback_MQTT_Pub_2+0x40>)
 8001184:	2317      	movs	r3, #23
 8001186:	f006 fdf7 	bl	8007d78 <Search_String_In_Buffer>
 800118a:	0003      	movs	r3, r0
 800118c:	7023      	strb	r3, [r4, #0]
	if ( ui8_response_receive != FALSE )
 800118e:	1dfb      	adds	r3, r7, #7
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <FncCallback_MQTT_Pub_2+0x2e>
		return 1;
 8001196:	2301      	movs	r3, #1
 8001198:	e000      	b.n	800119c <FncCallback_MQTT_Pub_2+0x30>
	else 
		return 0;
 800119a:	2300      	movs	r3, #0
}
 800119c:	0018      	movs	r0, r3
 800119e:	46bd      	mov	sp, r7
 80011a0:	b003      	add	sp, #12
 80011a2:	bd90      	pop	{r4, r7, pc}
 80011a4:	2000040c 	.word	0x2000040c
 80011a8:	08008a24 	.word	0x08008a24
 80011ac:	20000005 	.word	0x20000005

080011b0 <FncCallback_MQTT_Ping_1>:
  * @param   NULL
  * @retval  1 function OK
             0 function FAIL
*/
uint8_t FncCallback_MQTT_Ping_1 (void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0
	uint16_t ui16_serialize_len = 0;
 80011b6:	1dbb      	adds	r3, r7, #6
 80011b8:	2200      	movs	r2, #0
 80011ba:	801a      	strh	r2, [r3, #0]
	
	Reset_Buffer ( ui8_Buf , ui16_Buflen );
 80011bc:	4b10      	ldr	r3, [pc, #64]	; (8001200 <FncCallback_MQTT_Ping_1+0x50>)
 80011be:	881a      	ldrh	r2, [r3, #0]
 80011c0:	4b10      	ldr	r3, [pc, #64]	; (8001204 <FncCallback_MQTT_Ping_1+0x54>)
 80011c2:	0011      	movs	r1, r2
 80011c4:	0018      	movs	r0, r3
 80011c6:	f006 ff0e 	bl	8007fe6 <Reset_Buffer>
	ui16_serialize_len = MQTTSerialize_pingreq ( ui8_Buf , ui16_Buflen );
 80011ca:	4b0d      	ldr	r3, [pc, #52]	; (8001200 <FncCallback_MQTT_Ping_1+0x50>)
 80011cc:	881b      	ldrh	r3, [r3, #0]
 80011ce:	001a      	movs	r2, r3
 80011d0:	4b0c      	ldr	r3, [pc, #48]	; (8001204 <FncCallback_MQTT_Ping_1+0x54>)
 80011d2:	0011      	movs	r1, r2
 80011d4:	0018      	movs	r0, r3
 80011d6:	f004 fcf0 	bl	8005bba <MQTTSerialize_pingreq>
 80011da:	0002      	movs	r2, r0
 80011dc:	1dbb      	adds	r3, r7, #6
 80011de:	801a      	strh	r2, [r3, #0]
	BC66_UART_Send_Data_To_BC66 ( ui8_Buf , ui16_serialize_len );
 80011e0:	1dbb      	adds	r3, r7, #6
 80011e2:	881a      	ldrh	r2, [r3, #0]
 80011e4:	4b07      	ldr	r3, [pc, #28]	; (8001204 <FncCallback_MQTT_Ping_1+0x54>)
 80011e6:	0011      	movs	r1, r2
 80011e8:	0018      	movs	r0, r3
 80011ea:	f7ff fd99 	bl	8000d20 <BC66_UART_Send_Data_To_BC66>
	osDelay (100);
 80011ee:	2064      	movs	r0, #100	; 0x64
 80011f0:	f005 f811 	bl	8006216 <osDelay>
	return 1;
 80011f4:	2301      	movs	r3, #1
}
 80011f6:	0018      	movs	r0, r3
 80011f8:	46bd      	mov	sp, r7
 80011fa:	b002      	add	sp, #8
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	46c0      	nop			; (mov r8, r8)
 8001200:	20000230 	.word	0x20000230
 8001204:	20001558 	.word	0x20001558

08001208 <Send_Debug_Infor>:
  * @brief   function that send debug information of MQTT_PUB to Terminal
  * @param   NULL
  * @retval  NULL
*/
void Send_Debug_Infor (void)
{
 8001208:	b5f0      	push	{r4, r5, r6, r7, lr}
 800120a:	b0a3      	sub	sp, #140	; 0x8c
 800120c:	af00      	add	r7, sp, #0
	uint8_t ui8Arr_nothing[30] = {0x00};
 800120e:	2468      	movs	r4, #104	; 0x68
 8001210:	193b      	adds	r3, r7, r4
 8001212:	2200      	movs	r2, #0
 8001214:	601a      	str	r2, [r3, #0]
 8001216:	3304      	adds	r3, #4
 8001218:	221a      	movs	r2, #26
 800121a:	2100      	movs	r1, #0
 800121c:	0018      	movs	r0, r3
 800121e:	f007 f9a4 	bl	800856a <memset>
	uint8_t ui8Arr_debugString[100] = "so lan gui: ";
 8001222:	1d39      	adds	r1, r7, #4
 8001224:	4a2f      	ldr	r2, [pc, #188]	; (80012e4 <Send_Debug_Infor+0xdc>)
 8001226:	000b      	movs	r3, r1
 8001228:	ca61      	ldmia	r2!, {r0, r5, r6}
 800122a:	c361      	stmia	r3!, {r0, r5, r6}
 800122c:	7812      	ldrb	r2, [r2, #0]
 800122e:	701a      	strb	r2, [r3, #0]
 8001230:	230d      	movs	r3, #13
 8001232:	18cb      	adds	r3, r1, r3
 8001234:	2257      	movs	r2, #87	; 0x57
 8001236:	2100      	movs	r1, #0
 8001238:	0018      	movs	r0, r3
 800123a:	f007 f996 	bl	800856a <memset>
	uint16_t ui16_SendLen = 0; 
 800123e:	2586      	movs	r5, #134	; 0x86
 8001240:	197b      	adds	r3, r7, r5
 8001242:	2200      	movs	r2, #0
 8001244:	801a      	strh	r2, [r3, #0]
	
	Interger_To_Char ( ui32_time_send , ui8Arr_nothing , 30 );
 8001246:	4b28      	ldr	r3, [pc, #160]	; (80012e8 <Send_Debug_Infor+0xe0>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	1939      	adds	r1, r7, r4
 800124c:	221e      	movs	r2, #30
 800124e:	0018      	movs	r0, r3
 8001250:	f006 feed 	bl	800802e <Interger_To_Char>
	strcat ( (char*)ui8Arr_debugString , (char*)ui8Arr_nothing );
 8001254:	193a      	adds	r2, r7, r4
 8001256:	1d3b      	adds	r3, r7, #4
 8001258:	0011      	movs	r1, r2
 800125a:	0018      	movs	r0, r3
 800125c:	f007 f98d 	bl	800857a <strcat>
	
	Reset_Buffer ( ui8Arr_nothing , 30 );
 8001260:	193b      	adds	r3, r7, r4
 8001262:	211e      	movs	r1, #30
 8001264:	0018      	movs	r0, r3
 8001266:	f006 febe 	bl	8007fe6 <Reset_Buffer>
	strcat ( (char*)ui8Arr_debugString , (char*)", so lan gui thanh cong: " );
 800126a:	1d3b      	adds	r3, r7, #4
 800126c:	0018      	movs	r0, r3
 800126e:	f7fe ff4b 	bl	8000108 <strlen>
 8001272:	0003      	movs	r3, r0
 8001274:	001a      	movs	r2, r3
 8001276:	1d3b      	adds	r3, r7, #4
 8001278:	189a      	adds	r2, r3, r2
 800127a:	4b1c      	ldr	r3, [pc, #112]	; (80012ec <Send_Debug_Infor+0xe4>)
 800127c:	0010      	movs	r0, r2
 800127e:	0019      	movs	r1, r3
 8001280:	231a      	movs	r3, #26
 8001282:	001a      	movs	r2, r3
 8001284:	f007 f968 	bl	8008558 <memcpy>
	Interger_To_Char ( ui32_send_cplt , ui8Arr_nothing , 30 );
 8001288:	4b19      	ldr	r3, [pc, #100]	; (80012f0 <Send_Debug_Infor+0xe8>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	1939      	adds	r1, r7, r4
 800128e:	221e      	movs	r2, #30
 8001290:	0018      	movs	r0, r3
 8001292:	f006 fecc 	bl	800802e <Interger_To_Char>
	strcat ( (char*)ui8Arr_debugString , (char*)ui8Arr_nothing );
 8001296:	193a      	adds	r2, r7, r4
 8001298:	1d3b      	adds	r3, r7, #4
 800129a:	0011      	movs	r1, r2
 800129c:	0018      	movs	r0, r3
 800129e:	f007 f96c 	bl	800857a <strcat>
	strcat ( (char*)ui8Arr_debugString , "\r\n" );
 80012a2:	1d3b      	adds	r3, r7, #4
 80012a4:	0018      	movs	r0, r3
 80012a6:	f7fe ff2f 	bl	8000108 <strlen>
 80012aa:	0003      	movs	r3, r0
 80012ac:	001a      	movs	r2, r3
 80012ae:	1d3b      	adds	r3, r7, #4
 80012b0:	189a      	adds	r2, r3, r2
 80012b2:	4b10      	ldr	r3, [pc, #64]	; (80012f4 <Send_Debug_Infor+0xec>)
 80012b4:	0010      	movs	r0, r2
 80012b6:	0019      	movs	r1, r3
 80012b8:	2303      	movs	r3, #3
 80012ba:	001a      	movs	r2, r3
 80012bc:	f007 f94c 	bl	8008558 <memcpy>
	ui16_SendLen = strlen ( (char*)ui8Arr_debugString );
 80012c0:	1d3b      	adds	r3, r7, #4
 80012c2:	0018      	movs	r0, r3
 80012c4:	f7fe ff20 	bl	8000108 <strlen>
 80012c8:	0002      	movs	r2, r0
 80012ca:	197b      	adds	r3, r7, r5
 80012cc:	801a      	strh	r2, [r3, #0]
    BC66_UART_Send_Data_To_Terminal ( (uint8_t*)ui8Arr_debugString , ui16_SendLen );
 80012ce:	197b      	adds	r3, r7, r5
 80012d0:	881a      	ldrh	r2, [r3, #0]
 80012d2:	1d3b      	adds	r3, r7, #4
 80012d4:	0011      	movs	r1, r2
 80012d6:	0018      	movs	r0, r3
 80012d8:	f7ff fd38 	bl	8000d4c <BC66_UART_Send_Data_To_Terminal>
}
 80012dc:	46c0      	nop			; (mov r8, r8)
 80012de:	46bd      	mov	sp, r7
 80012e0:	b023      	add	sp, #140	; 0x8c
 80012e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012e4:	08008a64 	.word	0x08008a64
 80012e8:	20000410 	.word	0x20000410
 80012ec:	08008a44 	.word	0x08008a44
 80012f0:	20000414 	.word	0x20000414
 80012f4:	08008a60 	.word	0x08008a60

080012f8 <FncCallback_MQTT_Sub_1>:
  * @param   NULL
  * @retval  1 function OK
             0 function FAIL
*/
uint8_t FncCallback_MQTT_Sub_1 (void)
{
 80012f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012fa:	b087      	sub	sp, #28
 80012fc:	af04      	add	r7, sp, #16
	uint16_t ui16_serialize_len = 0;
 80012fe:	1dbb      	adds	r3, r7, #6
 8001300:	2200      	movs	r2, #0
 8001302:	801a      	strh	r2, [r3, #0]
	Reset_Buffer ( ui8_Buf , ui16_Buflen );
 8001304:	4b17      	ldr	r3, [pc, #92]	; (8001364 <FncCallback_MQTT_Sub_1+0x6c>)
 8001306:	881a      	ldrh	r2, [r3, #0]
 8001308:	4b17      	ldr	r3, [pc, #92]	; (8001368 <FncCallback_MQTT_Sub_1+0x70>)
 800130a:	0011      	movs	r1, r2
 800130c:	0018      	movs	r0, r3
 800130e:	f006 fe6a 	bl	8007fe6 <Reset_Buffer>
	ui16_serialize_len = MQTTSerialize_subscribe (ui8_Buf, ui16_Buflen, test_MQTT_sub.dup,
 8001312:	4b14      	ldr	r3, [pc, #80]	; (8001364 <FncCallback_MQTT_Sub_1+0x6c>)
 8001314:	881b      	ldrh	r3, [r3, #0]
 8001316:	001e      	movs	r6, r3
 8001318:	4b14      	ldr	r3, [pc, #80]	; (800136c <FncCallback_MQTT_Sub_1+0x74>)
 800131a:	7a1c      	ldrb	r4, [r3, #8]
 800131c:	4b13      	ldr	r3, [pc, #76]	; (800136c <FncCallback_MQTT_Sub_1+0x74>)
 800131e:	895d      	ldrh	r5, [r3, #10]
 8001320:	4b12      	ldr	r3, [pc, #72]	; (800136c <FncCallback_MQTT_Sub_1+0x74>)
 8001322:	68da      	ldr	r2, [r3, #12]
 8001324:	4b11      	ldr	r3, [pc, #68]	; (800136c <FncCallback_MQTT_Sub_1+0x74>)
 8001326:	6919      	ldr	r1, [r3, #16]
 8001328:	4b10      	ldr	r3, [pc, #64]	; (800136c <FncCallback_MQTT_Sub_1+0x74>)
 800132a:	695b      	ldr	r3, [r3, #20]
 800132c:	480e      	ldr	r0, [pc, #56]	; (8001368 <FncCallback_MQTT_Sub_1+0x70>)
 800132e:	9302      	str	r3, [sp, #8]
 8001330:	9101      	str	r1, [sp, #4]
 8001332:	9200      	str	r2, [sp, #0]
 8001334:	002b      	movs	r3, r5
 8001336:	0022      	movs	r2, r4
 8001338:	0031      	movs	r1, r6
 800133a:	f004 fe69 	bl	8006010 <MQTTSerialize_subscribe>
 800133e:	0002      	movs	r2, r0
 8001340:	1dbb      	adds	r3, r7, #6
 8001342:	801a      	strh	r2, [r3, #0]
			                                      test_MQTT_sub.packetid, test_MQTT_sub.count,
												  test_MQTT_sub.topicFilters, test_MQTT_sub.requestedQoS);
	BC66_UART_Send_Data_To_BC66 ( ui8_Buf , ui16_serialize_len );
 8001344:	1dbb      	adds	r3, r7, #6
 8001346:	881a      	ldrh	r2, [r3, #0]
 8001348:	4b07      	ldr	r3, [pc, #28]	; (8001368 <FncCallback_MQTT_Sub_1+0x70>)
 800134a:	0011      	movs	r1, r2
 800134c:	0018      	movs	r0, r3
 800134e:	f7ff fce7 	bl	8000d20 <BC66_UART_Send_Data_To_BC66>
	osDelay (100);
 8001352:	2064      	movs	r0, #100	; 0x64
 8001354:	f004 ff5f 	bl	8006216 <osDelay>
	return 1;
 8001358:	2301      	movs	r3, #1
}
 800135a:	0018      	movs	r0, r3
 800135c:	46bd      	mov	sp, r7
 800135e:	b003      	add	sp, #12
 8001360:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001362:	46c0      	nop			; (mov r8, r8)
 8001364:	20000230 	.word	0x20000230
 8001368:	20001558 	.word	0x20001558
 800136c:	20001838 	.word	0x20001838

08001370 <FncCallback_MQTT_Sub_2>:
  * @param   NULL
  * @retval  1 function OK
             0 function FAIL
*/
uint8_t FncCallback_MQTT_Sub_2 (void)
{
 8001370:	b5b0      	push	{r4, r5, r7, lr}
 8001372:	b084      	sub	sp, #16
 8001374:	af00      	add	r7, sp, #0
  uint8_t Sub_Ret[10] = "900300";
 8001376:	1d39      	adds	r1, r7, #4
 8001378:	4a24      	ldr	r2, [pc, #144]	; (800140c <FncCallback_MQTT_Sub_2+0x9c>)
 800137a:	000b      	movs	r3, r1
 800137c:	6810      	ldr	r0, [r2, #0]
 800137e:	6018      	str	r0, [r3, #0]
 8001380:	8890      	ldrh	r0, [r2, #4]
 8001382:	8098      	strh	r0, [r3, #4]
 8001384:	7992      	ldrb	r2, [r2, #6]
 8001386:	719a      	strb	r2, [r3, #6]
 8001388:	2307      	movs	r3, #7
 800138a:	18cb      	adds	r3, r1, r3
 800138c:	2203      	movs	r2, #3
 800138e:	2100      	movs	r1, #0
 8001390:	0018      	movs	r0, r3
 8001392:	f007 f8ea 	bl	800856a <memset>
  uint8_t SubPacket_id[2] = {0x00};
 8001396:	003b      	movs	r3, r7
 8001398:	2200      	movs	r2, #0
 800139a:	801a      	strh	r2, [r3, #0]

  uint8_t ui8_response_receive = 0;
 800139c:	240f      	movs	r4, #15
 800139e:	193b      	adds	r3, r7, r4
 80013a0:	2200      	movs	r2, #0
 80013a2:	701a      	strb	r2, [r3, #0]
  Interger_To_Hex(test_MQTT_sub.packetid, SubPacket_id);
 80013a4:	4b1a      	ldr	r3, [pc, #104]	; (8001410 <FncCallback_MQTT_Sub_2+0xa0>)
 80013a6:	895b      	ldrh	r3, [r3, #10]
 80013a8:	001a      	movs	r2, r3
 80013aa:	003b      	movs	r3, r7
 80013ac:	0019      	movs	r1, r3
 80013ae:	0010      	movs	r0, r2
 80013b0:	f006 fe56 	bl	8008060 <Interger_To_Hex>
  strcat ((char*)Sub_Ret, (char*)SubPacket_id);
 80013b4:	003a      	movs	r2, r7
 80013b6:	1d3b      	adds	r3, r7, #4
 80013b8:	0011      	movs	r1, r2
 80013ba:	0018      	movs	r0, r3
 80013bc:	f007 f8dd 	bl	800857a <strcat>
  strcat ((char*)Sub_Ret, (char*)"01");
 80013c0:	1d3b      	adds	r3, r7, #4
 80013c2:	0018      	movs	r0, r3
 80013c4:	f7fe fea0 	bl	8000108 <strlen>
 80013c8:	0003      	movs	r3, r0
 80013ca:	001a      	movs	r2, r3
 80013cc:	1d3b      	adds	r3, r7, #4
 80013ce:	189a      	adds	r2, r3, r2
 80013d0:	4b10      	ldr	r3, [pc, #64]	; (8001414 <FncCallback_MQTT_Sub_2+0xa4>)
 80013d2:	0010      	movs	r0, r2
 80013d4:	0019      	movs	r1, r3
 80013d6:	2303      	movs	r3, #3
 80013d8:	001a      	movs	r2, r3
 80013da:	f007 f8bd 	bl	8008558 <memcpy>

  ui8_response_receive = Search_String_In_Buffer ( (uint8_t*)dType_water_NB_IoT.dType_bc66_receive.ui8buf_rx , CountReceive_u16 , (uint8_t*)Sub_Ret , 10 );
 80013de:	4b0e      	ldr	r3, [pc, #56]	; (8001418 <FncCallback_MQTT_Sub_2+0xa8>)
 80013e0:	881b      	ldrh	r3, [r3, #0]
 80013e2:	b299      	uxth	r1, r3
 80013e4:	0025      	movs	r5, r4
 80013e6:	193c      	adds	r4, r7, r4
 80013e8:	1d3a      	adds	r2, r7, #4
 80013ea:	480c      	ldr	r0, [pc, #48]	; (800141c <FncCallback_MQTT_Sub_2+0xac>)
 80013ec:	230a      	movs	r3, #10
 80013ee:	f006 fcc3 	bl	8007d78 <Search_String_In_Buffer>
 80013f2:	0003      	movs	r3, r0
 80013f4:	7023      	strb	r3, [r4, #0]
	if ( ui8_response_receive == TRUE )
 80013f6:	197b      	adds	r3, r7, r5
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	2b01      	cmp	r3, #1
 80013fc:	d101      	bne.n	8001402 <FncCallback_MQTT_Sub_2+0x92>
		return 1;
 80013fe:	2301      	movs	r3, #1
 8001400:	e000      	b.n	8001404 <FncCallback_MQTT_Sub_2+0x94>
	else 
		return 0;
 8001402:	2300      	movs	r3, #0
}
 8001404:	0018      	movs	r0, r3
 8001406:	46bd      	mov	sp, r7
 8001408:	b004      	add	sp, #16
 800140a:	bdb0      	pop	{r4, r5, r7, pc}
 800140c:	08008acc 	.word	0x08008acc
 8001410:	20001838 	.word	0x20001838
 8001414:	08008ac8 	.word	0x08008ac8
 8001418:	2000040c 	.word	0x2000040c
 800141c:	20000005 	.word	0x20000005

08001420 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0
 8001426:	60f8      	str	r0, [r7, #12]
 8001428:	60b9      	str	r1, [r7, #8]
 800142a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	4a06      	ldr	r2, [pc, #24]	; (8001448 <vApplicationGetIdleTaskMemory+0x28>)
 8001430:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001432:	68bb      	ldr	r3, [r7, #8]
 8001434:	4a05      	ldr	r2, [pc, #20]	; (800144c <vApplicationGetIdleTaskMemory+0x2c>)
 8001436:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2280      	movs	r2, #128	; 0x80
 800143c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800143e:	46c0      	nop			; (mov r8, r8)
 8001440:	46bd      	mov	sp, r7
 8001442:	b004      	add	sp, #16
 8001444:	bd80      	pop	{r7, pc}
 8001446:	46c0      	nop			; (mov r8, r8)
 8001448:	2000041c 	.word	0x2000041c
 800144c:	20000470 	.word	0x20000470

08001450 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001450:	b5b0      	push	{r4, r5, r7, lr}
 8001452:	b09c      	sub	sp, #112	; 0x70
 8001454:	af00      	add	r7, sp, #0
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
   qBC66step = xQueueCreate( 50, sizeof(uint8_t) );
 8001456:	2200      	movs	r2, #0
 8001458:	2101      	movs	r1, #1
 800145a:	2032      	movs	r0, #50	; 0x32
 800145c:	f004 ffec 	bl	8006438 <xQueueGenericCreate>
 8001460:	0002      	movs	r2, r0
 8001462:	4b28      	ldr	r3, [pc, #160]	; (8001504 <MX_FREERTOS_Init+0xb4>)
 8001464:	601a      	str	r2, [r3, #0]
   qPrintQueue = xQueueCreate( 5, sizeof(sType_string) );
 8001466:	2200      	movs	r2, #0
 8001468:	2108      	movs	r1, #8
 800146a:	2005      	movs	r0, #5
 800146c:	f004 ffe4 	bl	8006438 <xQueueGenericCreate>
 8001470:	0002      	movs	r2, r0
 8001472:	4b25      	ldr	r3, [pc, #148]	; (8001508 <MX_FREERTOS_Init+0xb8>)
 8001474:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of BC66_Task */
  osThreadDef(BC66_Task, Start_BC66_Task, osPriorityNormal, 0, 128);
 8001476:	2154      	movs	r1, #84	; 0x54
 8001478:	187b      	adds	r3, r7, r1
 800147a:	4a24      	ldr	r2, [pc, #144]	; (800150c <MX_FREERTOS_Init+0xbc>)
 800147c:	ca31      	ldmia	r2!, {r0, r4, r5}
 800147e:	c331      	stmia	r3!, {r0, r4, r5}
 8001480:	ca31      	ldmia	r2!, {r0, r4, r5}
 8001482:	c331      	stmia	r3!, {r0, r4, r5}
 8001484:	6812      	ldr	r2, [r2, #0]
 8001486:	601a      	str	r2, [r3, #0]
  BC66_TaskHandle = osThreadCreate(osThread(BC66_Task), NULL);
 8001488:	187b      	adds	r3, r7, r1
 800148a:	2100      	movs	r1, #0
 800148c:	0018      	movs	r0, r3
 800148e:	f004 fe75 	bl	800617c <osThreadCreate>
 8001492:	0002      	movs	r2, r0
 8001494:	4b1e      	ldr	r3, [pc, #120]	; (8001510 <MX_FREERTOS_Init+0xc0>)
 8001496:	601a      	str	r2, [r3, #0]

  /* definition and creation of UART_BC66 */
  osThreadDef(UART_BC66, UART_BC66_Task, osPriorityNormal, 0, 128);
 8001498:	2138      	movs	r1, #56	; 0x38
 800149a:	187b      	adds	r3, r7, r1
 800149c:	4a1d      	ldr	r2, [pc, #116]	; (8001514 <MX_FREERTOS_Init+0xc4>)
 800149e:	ca31      	ldmia	r2!, {r0, r4, r5}
 80014a0:	c331      	stmia	r3!, {r0, r4, r5}
 80014a2:	ca31      	ldmia	r2!, {r0, r4, r5}
 80014a4:	c331      	stmia	r3!, {r0, r4, r5}
 80014a6:	6812      	ldr	r2, [r2, #0]
 80014a8:	601a      	str	r2, [r3, #0]
  UART_BC66Handle = osThreadCreate(osThread(UART_BC66), NULL);
 80014aa:	187b      	adds	r3, r7, r1
 80014ac:	2100      	movs	r1, #0
 80014ae:	0018      	movs	r0, r3
 80014b0:	f004 fe64 	bl	800617c <osThreadCreate>
 80014b4:	0002      	movs	r2, r0
 80014b6:	4b18      	ldr	r3, [pc, #96]	; (8001518 <MX_FREERTOS_Init+0xc8>)
 80014b8:	601a      	str	r2, [r3, #0]

  /* definition and creation of UART_WinApp_Tas */
  osThreadDef(UART_WinApp_Tas, StartUART_WinApp_Task, osPriorityNormal, 0, 128);
 80014ba:	211c      	movs	r1, #28
 80014bc:	187b      	adds	r3, r7, r1
 80014be:	4a17      	ldr	r2, [pc, #92]	; (800151c <MX_FREERTOS_Init+0xcc>)
 80014c0:	ca31      	ldmia	r2!, {r0, r4, r5}
 80014c2:	c331      	stmia	r3!, {r0, r4, r5}
 80014c4:	ca31      	ldmia	r2!, {r0, r4, r5}
 80014c6:	c331      	stmia	r3!, {r0, r4, r5}
 80014c8:	6812      	ldr	r2, [r2, #0]
 80014ca:	601a      	str	r2, [r3, #0]
  UART_WinApp_TasHandle = osThreadCreate(osThread(UART_WinApp_Tas), NULL);
 80014cc:	187b      	adds	r3, r7, r1
 80014ce:	2100      	movs	r1, #0
 80014d0:	0018      	movs	r0, r3
 80014d2:	f004 fe53 	bl	800617c <osThreadCreate>
 80014d6:	0002      	movs	r2, r0
 80014d8:	4b11      	ldr	r3, [pc, #68]	; (8001520 <MX_FREERTOS_Init+0xd0>)
 80014da:	601a      	str	r2, [r3, #0]

  /* definition and creation of GateKeeper */
  osThreadDef(GateKeeper, StartGateKeeper, osPriorityAboveNormal, 0, 128);
 80014dc:	003b      	movs	r3, r7
 80014de:	4a11      	ldr	r2, [pc, #68]	; (8001524 <MX_FREERTOS_Init+0xd4>)
 80014e0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80014e2:	c313      	stmia	r3!, {r0, r1, r4}
 80014e4:	ca13      	ldmia	r2!, {r0, r1, r4}
 80014e6:	c313      	stmia	r3!, {r0, r1, r4}
 80014e8:	6812      	ldr	r2, [r2, #0]
 80014ea:	601a      	str	r2, [r3, #0]
  GateKeeperHandle = osThreadCreate(osThread(GateKeeper), NULL);
 80014ec:	003b      	movs	r3, r7
 80014ee:	2100      	movs	r1, #0
 80014f0:	0018      	movs	r0, r3
 80014f2:	f004 fe43 	bl	800617c <osThreadCreate>
 80014f6:	0002      	movs	r2, r0
 80014f8:	4b0b      	ldr	r3, [pc, #44]	; (8001528 <MX_FREERTOS_Init+0xd8>)
 80014fa:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80014fc:	46c0      	nop			; (mov r8, r8)
 80014fe:	46bd      	mov	sp, r7
 8001500:	b01c      	add	sp, #112	; 0x70
 8001502:	bdb0      	pop	{r4, r5, r7, pc}
 8001504:	20001698 	.word	0x20001698
 8001508:	2000169c 	.word	0x2000169c
 800150c:	08008b0c 	.word	0x08008b0c
 8001510:	20001690 	.word	0x20001690
 8001514:	08008b28 	.word	0x08008b28
 8001518:	20001694 	.word	0x20001694
 800151c:	08008b44 	.word	0x08008b44
 8001520:	20001688 	.word	0x20001688
 8001524:	08008b60 	.word	0x08008b60
 8001528:	20001684 	.word	0x20001684

0800152c <Start_BC66_Task>:
uint8_t debug_send[200] = "So lan gui di:";

uint8_t event;
/* USER CODE END Header_Start_BC66_Task */
void Start_BC66_Task(void const * argument)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_BC66_Task */
  dType_water_NB_IoT.dType_bc66_reset.ui8_fail_time == MAX_FAIL_TIME;
  event = _PWR_ON_;
 8001534:	4b5e      	ldr	r3, [pc, #376]	; (80016b0 <Start_BC66_Task+0x184>)
 8001536:	2200      	movs	r2, #0
 8001538:	701a      	strb	r2, [r3, #0]
  xQueueSendToBack( qBC66step, &event, 0 );
 800153a:	4b5e      	ldr	r3, [pc, #376]	; (80016b4 <Start_BC66_Task+0x188>)
 800153c:	6818      	ldr	r0, [r3, #0]
 800153e:	495c      	ldr	r1, [pc, #368]	; (80016b0 <Start_BC66_Task+0x184>)
 8001540:	2300      	movs	r3, #0
 8001542:	2200      	movs	r2, #0
 8001544:	f004 ffd2 	bl	80064ec <xQueueGenericSend>
  /* Infinite loop */
  for(;;)
  {
		BC66_Check_Reset();
 8001548:	f7ff f882 	bl	8000650 <BC66_Check_Reset>
		xQueueReceive( qBC66step, &dType_water_NB_IoT.dType_AT.ui8_pointer, 0 );
 800154c:	4b59      	ldr	r3, [pc, #356]	; (80016b4 <Start_BC66_Task+0x188>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4959      	ldr	r1, [pc, #356]	; (80016b8 <Start_BC66_Task+0x18c>)
 8001552:	2200      	movs	r2, #0
 8001554:	0018      	movs	r0, r3
 8001556:	f005 f88d 	bl	8006674 <xQueueReceive>
		switch ( dType_water_NB_IoT.dType_AT.ui8_pointer )
 800155a:	4a58      	ldr	r2, [pc, #352]	; (80016bc <Start_BC66_Task+0x190>)
 800155c:	2382      	movs	r3, #130	; 0x82
 800155e:	009b      	lsls	r3, r3, #2
 8001560:	5cd3      	ldrb	r3, [r2, r3]
 8001562:	2b21      	cmp	r3, #33	; 0x21
 8001564:	d900      	bls.n	8001568 <Start_BC66_Task+0x3c>
 8001566:	e09d      	b.n	80016a4 <Start_BC66_Task+0x178>
 8001568:	009a      	lsls	r2, r3, #2
 800156a:	4b55      	ldr	r3, [pc, #340]	; (80016c0 <Start_BC66_Task+0x194>)
 800156c:	18d3      	adds	r3, r2, r3
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	469f      	mov	pc, r3
		{
			case _PWR_ON_:
				BC66_Power_On ();
 8001572:	f7ff f8cb 	bl	800070c <BC66_Power_On>
				osDelay(10000);
 8001576:	4b53      	ldr	r3, [pc, #332]	; (80016c4 <Start_BC66_Task+0x198>)
 8001578:	0018      	movs	r0, r3
 800157a:	f004 fe4c 	bl	8006216 <osDelay>
				break;
 800157e:	e091      	b.n	80016a4 <Start_BC66_Task+0x178>
			case _SYN_BAUDRATE_BC66_:
				osDelay ( 10000 );
 8001580:	4b50      	ldr	r3, [pc, #320]	; (80016c4 <Start_BC66_Task+0x198>)
 8001582:	0018      	movs	r0, r3
 8001584:	f004 fe47 	bl	8006216 <osDelay>
			    BC66_Initialize_AT_Commands_Handler ( _SYN_BAUDRATE_BC66_ , _CHECK_PIN_BC66_ );
 8001588:	2102      	movs	r1, #2
 800158a:	2001      	movs	r0, #1
 800158c:	f7ff f8f4 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
				break;
 8001590:	e088      	b.n	80016a4 <Start_BC66_Task+0x178>
			case _CHECK_PIN_BC66_:
				BC66_Initialize_AT_Commands_Handler ( _CHECK_PIN_BC66_ , _SET_NB_BAND_BC66_ );
 8001592:	2103      	movs	r1, #3
 8001594:	2002      	movs	r0, #2
 8001596:	f7ff f8ef 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
			    break;
 800159a:	e083      	b.n	80016a4 <Start_BC66_Task+0x178>
			case _SET_NB_BAND_BC66_:
				BC66_Initialize_AT_Commands_Handler ( _SET_NB_BAND_BC66_ , _OFF_SLEEP_BC66_ );
 800159c:	2104      	movs	r1, #4
 800159e:	2003      	movs	r0, #3
 80015a0:	f7ff f8ea 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
				break;
 80015a4:	e07e      	b.n	80016a4 <Start_BC66_Task+0x178>
			case _OFF_SLEEP_BC66_:
				BC66_Initialize_AT_Commands_Handler ( _OFF_SLEEP_BC66_ , _CHECK_SIM_ATTACH_BC66_ );
 80015a6:	2105      	movs	r1, #5
 80015a8:	2004      	movs	r0, #4
 80015aa:	f7ff f8e5 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
				break;
 80015ae:	e079      	b.n	80016a4 <Start_BC66_Task+0x178>
			case _CHECK_SIM_ATTACH_BC66_:
				BC66_Initialize_AT_Commands_Handler ( _CHECK_SIM_ATTACH_BC66_ , _SET_PSD_CONECTION_ );
 80015b0:	2106      	movs	r1, #6
 80015b2:	2005      	movs	r0, #5
 80015b4:	f7ff f8e0 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
			    break;
 80015b8:	e074      	b.n	80016a4 <Start_BC66_Task+0x178>
			case _SET_PSD_CONECTION_:
				BC66_Initialize_AT_Commands_Handler ( _SET_PSD_CONECTION_ , _FREE_LOCK_NB_FREQUENCY_ );
 80015ba:	2107      	movs	r1, #7
 80015bc:	2006      	movs	r0, #6
 80015be:	f7ff f8db 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
			    break;
 80015c2:	e06f      	b.n	80016a4 <Start_BC66_Task+0x178>
			case _FREE_LOCK_NB_FREQUENCY_:
				BC66_Initialize_AT_Commands_Handler ( _FREE_LOCK_NB_FREQUENCY_ , _ENABLE_WAKEUP_INDICATION_ );
 80015c4:	2108      	movs	r1, #8
 80015c6:	2007      	movs	r0, #7
 80015c8:	f7ff f8d6 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
			    break;
 80015cc:	e06a      	b.n	80016a4 <Start_BC66_Task+0x178>
			case _ENABLE_WAKEUP_INDICATION_:
                BC66_Initialize_AT_Commands_Handler ( _ENABLE_WAKEUP_INDICATION_ , _OFF_eDRX_ );
 80015ce:	2109      	movs	r1, #9
 80015d0:	2008      	movs	r0, #8
 80015d2:	f7ff f8d1 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
			    break;
 80015d6:	e065      	b.n	80016a4 <Start_BC66_Task+0x178>
			case _OFF_eDRX_:
				BC66_Initialize_AT_Commands_Handler ( _OFF_eDRX_ , _SAVE_NVRAM_ );
 80015d8:	210a      	movs	r1, #10
 80015da:	2009      	movs	r0, #9
 80015dc:	f7ff f8cc 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
			    break;
 80015e0:	e060      	b.n	80016a4 <Start_BC66_Task+0x178>
			case _SAVE_NVRAM_:
			    BC66_Initialize_AT_Commands_Handler ( _SAVE_NVRAM_ , _TCP_SET_DATA_TEXT_FORMAT_ );
 80015e2:	210d      	movs	r1, #13
 80015e4:	200a      	movs	r0, #10
 80015e6:	f7ff f8c7 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
			    break;
 80015ea:	e05b      	b.n	80016a4 <Start_BC66_Task+0x178>
			case _TCP_SET_DATA_TEXT_FORMAT_:
				BC66_Initialize_AT_Commands_Handler ( _TCP_SET_DATA_TEXT_FORMAT_ , _TCP_SET_VIEW_MODE_ );
 80015ec:	210e      	movs	r1, #14
 80015ee:	200d      	movs	r0, #13
 80015f0:	f7ff f8c2 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
			    break;
 80015f4:	e056      	b.n	80016a4 <Start_BC66_Task+0x178>
			case _TCP_SET_VIEW_MODE_:
				BC66_Initialize_AT_Commands_Handler ( _TCP_SET_VIEW_MODE_ , _TCP_SET_SHOW_LENGTH_ );
 80015f6:	210f      	movs	r1, #15
 80015f8:	200e      	movs	r0, #14
 80015fa:	f7ff f8bd 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
			    break;
 80015fe:	e051      	b.n	80016a4 <Start_BC66_Task+0x178>
			case _TCP_SET_SHOW_LENGTH_:
				BC66_Initialize_AT_Commands_Handler ( _TCP_SET_SHOW_LENGTH_ , _TCP_OPEN_1_ );
 8001600:	2110      	movs	r1, #16
 8001602:	200f      	movs	r0, #15
 8001604:	f7ff f8b8 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
				break;
 8001608:	e04c      	b.n	80016a4 <Start_BC66_Task+0x178>
			case _TCP_OPEN_1_:
			    BC66_Initialize_AT_Commands_Handler ( _TCP_OPEN_1_ , _TCP_OPEN_2_ );
 800160a:	2111      	movs	r1, #17
 800160c:	2010      	movs	r0, #16
 800160e:	f7ff f8b3 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
				break;
 8001612:	e047      	b.n	80016a4 <Start_BC66_Task+0x178>
			case _TCP_OPEN_2_:
			    BC66_Initialize_AT_Commands_Handler ( _TCP_OPEN_2_ , _MQTT_OPEN_1_ );
 8001614:	2113      	movs	r1, #19
 8001616:	2011      	movs	r0, #17
 8001618:	f7ff f8ae 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
				break;
 800161c:	e042      	b.n	80016a4 <Start_BC66_Task+0x178>
			case _MQTT_OPEN_1_:
				BC66_Initialize_AT_Commands_Handler ( _MQTT_OPEN_1_ , _MQTT_OPEN_2_ );
 800161e:	2114      	movs	r1, #20
 8001620:	2013      	movs	r0, #19
 8001622:	f7ff f8a9 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
				break;
 8001626:	e03d      	b.n	80016a4 <Start_BC66_Task+0x178>
			case _MQTT_OPEN_2_:
				BC66_Initialize_AT_Commands_Handler ( _MQTT_OPEN_2_ , _IDLE_ );
 8001628:	2121      	movs	r1, #33	; 0x21
 800162a:	2014      	movs	r0, #20
 800162c:	f7ff f8a4 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
			    break;
 8001630:	e038      	b.n	80016a4 <Start_BC66_Task+0x178>
			case _MQTT_PUB_1_:
				BC66_Initialize_AT_Commands_Handler ( _MQTT_PUB_1_ , _MQTT_PUB_2_ );
 8001632:	2116      	movs	r1, #22
 8001634:	2015      	movs	r0, #21
 8001636:	f7ff f89f 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
			    break;
 800163a:	e033      	b.n	80016a4 <Start_BC66_Task+0x178>
			case _MQTT_PUB_2_:
				BC66_Initialize_AT_Commands_Handler ( _MQTT_PUB_2_ , _IDLE_ );
 800163c:	2121      	movs	r1, #33	; 0x21
 800163e:	2016      	movs	r0, #22
 8001640:	f7ff f89a 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
			    break;
 8001644:	e02e      	b.n	80016a4 <Start_BC66_Task+0x178>
			case _MQTT_PINGREQ_1_:
				ping_flag = ON;
 8001646:	4b20      	ldr	r3, [pc, #128]	; (80016c8 <Start_BC66_Task+0x19c>)
 8001648:	2201      	movs	r2, #1
 800164a:	701a      	strb	r2, [r3, #0]
				BC66_Initialize_AT_Commands_Handler ( _MQTT_PINGREQ_1_ , _MQTT_PINGREQ_2_ );
 800164c:	2118      	movs	r1, #24
 800164e:	2017      	movs	r0, #23
 8001650:	f7ff f892 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
			    break;
 8001654:	e026      	b.n	80016a4 <Start_BC66_Task+0x178>
			case _MQTT_PINGREQ_2_:
				BC66_Initialize_AT_Commands_Handler ( _MQTT_PINGREQ_2_ ,  _IDLE_ );
 8001656:	2121      	movs	r1, #33	; 0x21
 8001658:	2018      	movs	r0, #24
 800165a:	f7ff f88d 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
			    break;
 800165e:	e021      	b.n	80016a4 <Start_BC66_Task+0x178>
			case _MQTT_SUBSCRIBE_1_:
			    BC66_Initialize_AT_Commands_Handler ( _MQTT_SUBSCRIBE_1_ , _MQTT_SUBSCRIBE_2_ );
 8001660:	211a      	movs	r1, #26
 8001662:	2019      	movs	r0, #25
 8001664:	f7ff f888 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
				break;
 8001668:	e01c      	b.n	80016a4 <Start_BC66_Task+0x178>
			case _MQTT_SUBSCRIBE_2_:
				BC66_Initialize_AT_Commands_Handler ( _MQTT_SUBSCRIBE_2_ , _IDLE_ );
 800166a:	2121      	movs	r1, #33	; 0x21
 800166c:	201a      	movs	r0, #26
 800166e:	f7ff f883 	bl	8000778 <BC66_Initialize_AT_Commands_Handler>
				break;
 8001672:	e017      	b.n	80016a4 <Start_BC66_Task+0x178>
			case _TCP_CLOSE_:
			  if ( BC66_Excute_AT_Cmd ( _TCP_CLOSE_ ) == BC66_RESP_OK )
 8001674:	2012      	movs	r0, #18
 8001676:	f7fe ff19 	bl	80004ac <BC66_Excute_AT_Cmd>
 800167a:	0003      	movs	r3, r0
 800167c:	2b01      	cmp	r3, #1
 800167e:	d10a      	bne.n	8001696 <Start_BC66_Task+0x16a>
				{
					dType_MQTT_watermetter.ui8_start_keepalive = OFF;
 8001680:	4b12      	ldr	r3, [pc, #72]	; (80016cc <Start_BC66_Task+0x1a0>)
 8001682:	2200      	movs	r2, #0
 8001684:	609a      	str	r2, [r3, #8]
					// test send stable lap gui di gui lai
                    BC66_TCP_Close_Scan_And_Handler_Error ();
 8001686:	f7ff fa2f 	bl	8000ae8 <BC66_TCP_Close_Scan_And_Handler_Error>
				    BC66_UART_Send_Data_To_Terminal ( (uint8_t*)"da vao TCP CLOSE\r\n" , strlen ( (char*)"da vao TCP CLOSE\r\n" ) );
 800168a:	4b11      	ldr	r3, [pc, #68]	; (80016d0 <Start_BC66_Task+0x1a4>)
 800168c:	2112      	movs	r1, #18
 800168e:	0018      	movs	r0, r3
 8001690:	f7ff fb5c 	bl	8000d4c <BC66_UART_Send_Data_To_Terminal>
				}
				else
					dType_water_NB_IoT.dType_bc66_reset.ui8_fail_time++;
				break;
 8001694:	e005      	b.n	80016a2 <Start_BC66_Task+0x176>
					dType_water_NB_IoT.dType_bc66_reset.ui8_fail_time++;
 8001696:	4b09      	ldr	r3, [pc, #36]	; (80016bc <Start_BC66_Task+0x190>)
 8001698:	781b      	ldrb	r3, [r3, #0]
 800169a:	3301      	adds	r3, #1
 800169c:	b2da      	uxtb	r2, r3
 800169e:	4b07      	ldr	r3, [pc, #28]	; (80016bc <Start_BC66_Task+0x190>)
 80016a0:	701a      	strb	r2, [r3, #0]
				break;
 80016a2:	46c0      	nop			; (mov r8, r8)
//				break;

			case _IDLE_:
				break;
		}
		MQTT_Check_Keepalive_Time();
 80016a4:	f006 fafa 	bl	8007c9c <MQTT_Check_Keepalive_Time>
		osDelay ( 50 );
 80016a8:	2032      	movs	r0, #50	; 0x32
 80016aa:	f004 fdb4 	bl	8006216 <osDelay>
		BC66_Check_Reset();
 80016ae:	e74b      	b.n	8001548 <Start_BC66_Task+0x1c>
 80016b0:	2000168c 	.word	0x2000168c
 80016b4:	20001698 	.word	0x20001698
 80016b8:	20000208 	.word	0x20000208
 80016bc:	20000000 	.word	0x20000000
 80016c0:	08009098 	.word	0x08009098
 80016c4:	00002710 	.word	0x00002710
 80016c8:	20000418 	.word	0x20000418
 80016cc:	20001544 	.word	0x20001544
 80016d0:	08008b7c 	.word	0x08008b7c

080016d4 <UART_BC66_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_UART_BC66_Task */
void UART_BC66_Task(void const * argument)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN UART_BC66_Task */
  uint32_t uart_mark_time = 0;
 80016dc:	2300      	movs	r3, #0
 80016de:	60fb      	str	r3, [r7, #12]
  uart_mark_time = ui32_tick_count;
 80016e0:	4b1d      	ldr	r3, [pc, #116]	; (8001758 <UART_BC66_Task+0x84>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
		if ( BC66_Check_Time_Out ( uart_mark_time , UART_CHECK_CYCLE ) == TRUE ) //xu ly uart: k bi miss du lieu -> <2 lan req tu ser
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	2132      	movs	r1, #50	; 0x32
 80016ea:	0018      	movs	r0, r3
 80016ec:	f7fe ff6e 	bl	80005cc <BC66_Check_Time_Out>
 80016f0:	0003      	movs	r3, r0
 80016f2:	2b01      	cmp	r3, #1
 80016f4:	d1f7      	bne.n	80016e6 <UART_BC66_Task+0x12>
		{
			uart_mark_time = ui32_tick_count;
 80016f6:	4b18      	ldr	r3, [pc, #96]	; (8001758 <UART_BC66_Task+0x84>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	60fb      	str	r3, [r7, #12]
			dType_water_NB_IoT.dType_AT.ui8_result = NOT_MATCH;
 80016fc:	4b17      	ldr	r3, [pc, #92]	; (800175c <UART_BC66_Task+0x88>)
 80016fe:	4a18      	ldr	r2, [pc, #96]	; (8001760 <UART_BC66_Task+0x8c>)
 8001700:	2100      	movs	r1, #0
 8001702:	5499      	strb	r1, [r3, r2]
		   if ( (BC66_UART_Check_Receive_Process_Status() == DONE) && (CountReceive_u16 !=0) )
 8001704:	f7ff fb52 	bl	8000dac <BC66_UART_Check_Receive_Process_Status>
 8001708:	0003      	movs	r3, r0
 800170a:	2b02      	cmp	r3, #2
 800170c:	d1eb      	bne.n	80016e6 <UART_BC66_Task+0x12>
 800170e:	4b15      	ldr	r3, [pc, #84]	; (8001764 <UART_BC66_Task+0x90>)
 8001710:	881b      	ldrh	r3, [r3, #0]
 8001712:	b29b      	uxth	r3, r3
 8001714:	2b00      	cmp	r3, #0
 8001716:	d0e6      	beq.n	80016e6 <UART_BC66_Task+0x12>
		   {
				dType_water_NB_IoT.dType_AT.ui8_result = BC66_Check_AT_Response ( dType_water_NB_IoT.dType_AT.ui8_pointer );
 8001718:	4a10      	ldr	r2, [pc, #64]	; (800175c <UART_BC66_Task+0x88>)
 800171a:	2382      	movs	r3, #130	; 0x82
 800171c:	009b      	lsls	r3, r3, #2
 800171e:	5cd3      	ldrb	r3, [r2, r3]
 8001720:	0018      	movs	r0, r3
 8001722:	f7fe ff6b 	bl	80005fc <BC66_Check_AT_Response>
 8001726:	0003      	movs	r3, r0
 8001728:	0019      	movs	r1, r3
 800172a:	4b0c      	ldr	r3, [pc, #48]	; (800175c <UART_BC66_Task+0x88>)
 800172c:	4a0c      	ldr	r2, [pc, #48]	; (8001760 <UART_BC66_Task+0x8c>)
 800172e:	5499      	strb	r1, [r3, r2]

		 /*----------------------------------------------*/
			// kiem tra va thuc hien cac tac vu URC gui ve
				if ( dType_water_NB_IoT.dType_bc66_reset.ui8_reset_rx_buf_flag == NO )
 8001730:	4b0a      	ldr	r3, [pc, #40]	; (800175c <UART_BC66_Task+0x88>)
 8001732:	789b      	ldrb	r3, [r3, #2]
 8001734:	2b00      	cmp	r3, #0
 8001736:	d0d6      	beq.n	80016e6 <UART_BC66_Task+0x12>
//				  MQTT_Check_Packages_Result ();
				}
	      /*----------------------------------------------*/
	            else
				{
				  BC66_Check_MQTT_Receive ();
 8001738:	f7ff fa04 	bl	8000b44 <BC66_Check_MQTT_Receive>
				  BC66_UART_Send_Data_To_Terminal ( (uint8_t*)dType_water_NB_IoT.dType_bc66_receive.ui8buf_rx , CountReceive_u16 );
 800173c:	4b09      	ldr	r3, [pc, #36]	; (8001764 <UART_BC66_Task+0x90>)
 800173e:	881b      	ldrh	r3, [r3, #0]
 8001740:	b29a      	uxth	r2, r3
 8001742:	4b09      	ldr	r3, [pc, #36]	; (8001768 <UART_BC66_Task+0x94>)
 8001744:	0011      	movs	r1, r2
 8001746:	0018      	movs	r0, r3
 8001748:	f7ff fb00 	bl	8000d4c <BC66_UART_Send_Data_To_Terminal>
				  //Push_BC66_Message_to_Queue();
			      BC66_UART_Clear_BC66_Data ();
 800174c:	f7ff fb6a 	bl	8000e24 <BC66_UART_Clear_BC66_Data>
				  CountReceive_u16 = 0;
 8001750:	4b04      	ldr	r3, [pc, #16]	; (8001764 <UART_BC66_Task+0x90>)
 8001752:	2200      	movs	r2, #0
 8001754:	801a      	strh	r2, [r3, #0]
		if ( BC66_Check_Time_Out ( uart_mark_time , UART_CHECK_CYCLE ) == TRUE ) //xu ly uart: k bi miss du lieu -> <2 lan req tu ser
 8001756:	e7c6      	b.n	80016e6 <UART_BC66_Task+0x12>
 8001758:	20001554 	.word	0x20001554
 800175c:	20000000 	.word	0x20000000
 8001760:	00000209 	.word	0x00000209
 8001764:	2000040c 	.word	0x2000040c
 8001768:	20000005 	.word	0x20000005

0800176c <StartUART_WinApp_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUART_WinApp_Task */
void StartUART_WinApp_Task(void const * argument)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b084      	sub	sp, #16
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUART_WinApp_Task */
  uint32_t Win_uart_mark_time = 0;
 8001774:	2300      	movs	r3, #0
 8001776:	60fb      	str	r3, [r7, #12]
  Win_uart_mark_time = ui32_tick_count;
 8001778:	4b0f      	ldr	r3, [pc, #60]	; (80017b8 <StartUART_WinApp_Task+0x4c>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
      if ( WinApp_Check_Time_Out ( Win_uart_mark_time , UART_CHECK_CYCLE ) == TRUE ) //xu ly uart: k bi miss du lieu -> <2 lan req tu ser
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	2132      	movs	r1, #50	; 0x32
 8001782:	0018      	movs	r0, r3
 8001784:	f006 fcc4 	bl	8008110 <WinApp_Check_Time_Out>
 8001788:	0003      	movs	r3, r0
 800178a:	2b01      	cmp	r3, #1
 800178c:	d110      	bne.n	80017b0 <StartUART_WinApp_Task+0x44>
	  {
	      Win_uart_mark_time = ui32_tick_count;
 800178e:	4b0a      	ldr	r3, [pc, #40]	; (80017b8 <StartUART_WinApp_Task+0x4c>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	60fb      	str	r3, [r7, #12]
		  if ((WinApp_UART_Check_Receive_Process_Status() == DONE) && (WinUart.numb_rec !=0))
 8001794:	f006 fd20 	bl	80081d8 <WinApp_UART_Check_Receive_Process_Status>
 8001798:	0003      	movs	r3, r0
 800179a:	2b02      	cmp	r3, #2
 800179c:	d108      	bne.n	80017b0 <StartUART_WinApp_Task+0x44>
 800179e:	4b07      	ldr	r3, [pc, #28]	; (80017bc <StartUART_WinApp_Task+0x50>)
 80017a0:	891b      	ldrh	r3, [r3, #8]
 80017a2:	b29b      	uxth	r3, r3
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d003      	beq.n	80017b0 <StartUART_WinApp_Task+0x44>
		  {
              WinApp_Handle_UART_Receive();
 80017a8:	f006 fd5a 	bl	8008260 <WinApp_Handle_UART_Receive>
              WinApp_Reset();
 80017ac:	f006 fd40 	bl	8008230 <WinApp_Reset>
		  }
      }
    osDelay(10);
 80017b0:	200a      	movs	r0, #10
 80017b2:	f004 fd30 	bl	8006216 <osDelay>
      if ( WinApp_Check_Time_Out ( Win_uart_mark_time , UART_CHECK_CYCLE ) == TRUE ) //xu ly uart: k bi miss du lieu -> <2 lan req tu ser
 80017b6:	e7e2      	b.n	800177e <StartUART_WinApp_Task+0x12>
 80017b8:	20001554 	.word	0x20001554
 80017bc:	20000374 	.word	0x20000374

080017c0 <StartGateKeeper>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartGateKeeper */
void StartGateKeeper(void const * argument)
{
 80017c0:	b590      	push	{r4, r7, lr}
 80017c2:	b085      	sub	sp, #20
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartGateKeeper */
  sType_string pcMessageToPrint;
  /* Infinite loop */
  for(;;)
  {
	xQueueReceive( qPrintQueue, &pcMessageToPrint, portMAX_DELAY );
 80017c8:	4b08      	ldr	r3, [pc, #32]	; (80017ec <StartGateKeeper+0x2c>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	2201      	movs	r2, #1
 80017ce:	4252      	negs	r2, r2
 80017d0:	2408      	movs	r4, #8
 80017d2:	1939      	adds	r1, r7, r4
 80017d4:	0018      	movs	r0, r3
 80017d6:	f004 ff4d 	bl	8006674 <xQueueReceive>
	UART_Send_Data_To_Terminal (&pcMessageToPrint);
 80017da:	193b      	adds	r3, r7, r4
 80017dc:	0018      	movs	r0, r3
 80017de:	f006 fdef 	bl	80083c0 <UART_Send_Data_To_Terminal>
    osDelay(1);
 80017e2:	2001      	movs	r0, #1
 80017e4:	f004 fd17 	bl	8006216 <osDelay>
	xQueueReceive( qPrintQueue, &pcMessageToPrint, portMAX_DELAY );
 80017e8:	e7ee      	b.n	80017c8 <StartGateKeeper+0x8>
 80017ea:	46c0      	nop			; (mov r8, r8)
 80017ec:	2000169c 	.word	0x2000169c

080017f0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80017f0:	b590      	push	{r4, r7, lr}
 80017f2:	b089      	sub	sp, #36	; 0x24
 80017f4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f6:	240c      	movs	r4, #12
 80017f8:	193b      	adds	r3, r7, r4
 80017fa:	0018      	movs	r0, r3
 80017fc:	2314      	movs	r3, #20
 80017fe:	001a      	movs	r2, r3
 8001800:	2100      	movs	r1, #0
 8001802:	f006 feb2 	bl	800856a <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001806:	4b2e      	ldr	r3, [pc, #184]	; (80018c0 <MX_GPIO_Init+0xd0>)
 8001808:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800180a:	4b2d      	ldr	r3, [pc, #180]	; (80018c0 <MX_GPIO_Init+0xd0>)
 800180c:	2104      	movs	r1, #4
 800180e:	430a      	orrs	r2, r1
 8001810:	62da      	str	r2, [r3, #44]	; 0x2c
 8001812:	4b2b      	ldr	r3, [pc, #172]	; (80018c0 <MX_GPIO_Init+0xd0>)
 8001814:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001816:	2204      	movs	r2, #4
 8001818:	4013      	ands	r3, r2
 800181a:	60bb      	str	r3, [r7, #8]
 800181c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800181e:	4b28      	ldr	r3, [pc, #160]	; (80018c0 <MX_GPIO_Init+0xd0>)
 8001820:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001822:	4b27      	ldr	r3, [pc, #156]	; (80018c0 <MX_GPIO_Init+0xd0>)
 8001824:	2101      	movs	r1, #1
 8001826:	430a      	orrs	r2, r1
 8001828:	62da      	str	r2, [r3, #44]	; 0x2c
 800182a:	4b25      	ldr	r3, [pc, #148]	; (80018c0 <MX_GPIO_Init+0xd0>)
 800182c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800182e:	2201      	movs	r2, #1
 8001830:	4013      	ands	r3, r2
 8001832:	607b      	str	r3, [r7, #4]
 8001834:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001836:	4b22      	ldr	r3, [pc, #136]	; (80018c0 <MX_GPIO_Init+0xd0>)
 8001838:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800183a:	4b21      	ldr	r3, [pc, #132]	; (80018c0 <MX_GPIO_Init+0xd0>)
 800183c:	2102      	movs	r1, #2
 800183e:	430a      	orrs	r2, r1
 8001840:	62da      	str	r2, [r3, #44]	; 0x2c
 8001842:	4b1f      	ldr	r3, [pc, #124]	; (80018c0 <MX_GPIO_Init+0xd0>)
 8001844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001846:	2202      	movs	r2, #2
 8001848:	4013      	ands	r3, r2
 800184a:	603b      	str	r3, [r7, #0]
 800184c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PW_KEY_Pin|PSM_WKUP_Pin, GPIO_PIN_RESET);
 800184e:	23c0      	movs	r3, #192	; 0xc0
 8001850:	0059      	lsls	r1, r3, #1
 8001852:	23a0      	movs	r3, #160	; 0xa0
 8001854:	05db      	lsls	r3, r3, #23
 8001856:	2200      	movs	r2, #0
 8001858:	0018      	movs	r0, r3
 800185a:	f000 fe7b 	bl	8002554 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RESET_BC66_Pin|SIM_RI_Pin, GPIO_PIN_RESET);
 800185e:	4b19      	ldr	r3, [pc, #100]	; (80018c4 <MX_GPIO_Init+0xd4>)
 8001860:	2200      	movs	r2, #0
 8001862:	2103      	movs	r1, #3
 8001864:	0018      	movs	r0, r3
 8001866:	f000 fe75 	bl	8002554 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = PW_KEY_Pin|PSM_WKUP_Pin;
 800186a:	193b      	adds	r3, r7, r4
 800186c:	22c0      	movs	r2, #192	; 0xc0
 800186e:	0052      	lsls	r2, r2, #1
 8001870:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001872:	193b      	adds	r3, r7, r4
 8001874:	2201      	movs	r2, #1
 8001876:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001878:	193b      	adds	r3, r7, r4
 800187a:	2200      	movs	r2, #0
 800187c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800187e:	193b      	adds	r3, r7, r4
 8001880:	2200      	movs	r2, #0
 8001882:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001884:	193a      	adds	r2, r7, r4
 8001886:	23a0      	movs	r3, #160	; 0xa0
 8001888:	05db      	lsls	r3, r3, #23
 800188a:	0011      	movs	r1, r2
 800188c:	0018      	movs	r0, r3
 800188e:	f000 fce3 	bl	8002258 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = RESET_BC66_Pin|SIM_RI_Pin;
 8001892:	0021      	movs	r1, r4
 8001894:	187b      	adds	r3, r7, r1
 8001896:	2203      	movs	r2, #3
 8001898:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800189a:	187b      	adds	r3, r7, r1
 800189c:	2201      	movs	r2, #1
 800189e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a0:	187b      	adds	r3, r7, r1
 80018a2:	2200      	movs	r2, #0
 80018a4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a6:	187b      	adds	r3, r7, r1
 80018a8:	2200      	movs	r2, #0
 80018aa:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ac:	187b      	adds	r3, r7, r1
 80018ae:	4a05      	ldr	r2, [pc, #20]	; (80018c4 <MX_GPIO_Init+0xd4>)
 80018b0:	0019      	movs	r1, r3
 80018b2:	0010      	movs	r0, r2
 80018b4:	f000 fcd0 	bl	8002258 <HAL_GPIO_Init>

}
 80018b8:	46c0      	nop			; (mov r8, r8)
 80018ba:	46bd      	mov	sp, r7
 80018bc:	b009      	add	sp, #36	; 0x24
 80018be:	bd90      	pop	{r4, r7, pc}
 80018c0:	40021000 	.word	0x40021000
 80018c4:	50000400 	.word	0x50000400

080018c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018cc:	f000 fb30 	bl	8001f30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018d0:	f000 f826 	bl	8001920 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018d4:	f7ff ff8c 	bl	80017f0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80018d8:	f000 fa1a 	bl	8001d10 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80018dc:	f000 fa48 	bl	8001d70 <MX_USART2_UART_Init>
  MX_RTC_Init();
 80018e0:	f000 f8a6 	bl	8001a30 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  BC66_UART_Receive_Init ();
 80018e4:	f7ff f9f0 	bl	8000cc8 <BC66_UART_Receive_Init>
  HAL_UART_Receive_IT (&uart_debug, &WinUart.data, 1); //enable receive interrupt
 80018e8:	490a      	ldr	r1, [pc, #40]	; (8001914 <main+0x4c>)
 80018ea:	4b0b      	ldr	r3, [pc, #44]	; (8001918 <main+0x50>)
 80018ec:	2201      	movs	r2, #1
 80018ee:	0018      	movs	r0, r3
 80018f0:	f002 fcfe 	bl	80042f0 <HAL_UART_Receive_IT>
  BC66_UART_Send_Data_To_Terminal (start_string, strlen ((char*)"Staring...\r\n"));
 80018f4:	4b09      	ldr	r3, [pc, #36]	; (800191c <main+0x54>)
 80018f6:	210c      	movs	r1, #12
 80018f8:	0018      	movs	r0, r3
 80018fa:	f7ff fa27 	bl	8000d4c <BC66_UART_Send_Data_To_Terminal>
  MQTT_Init_Connect();
 80018fe:	f006 f965 	bl	8007bcc <MQTT_Init_Connect>
  MQTT_Init_Pub_Opts();
 8001902:	f006 f97d 	bl	8007c00 <MQTT_Init_Pub_Opts>
  MQTT_Init_Sub_Opts();
 8001906:	f006 f9a7 	bl	8007c58 <MQTT_Init_Sub_Opts>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 800190a:	f7ff fda1 	bl	8001450 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 800190e:	f004 fc2d 	bl	800616c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001912:	e7fe      	b.n	8001912 <main+0x4a>
 8001914:	20000374 	.word	0x20000374
 8001918:	20001788 	.word	0x20001788
 800191c:	20000234 	.word	0x20000234

08001920 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001920:	b590      	push	{r4, r7, lr}
 8001922:	b09d      	sub	sp, #116	; 0x74
 8001924:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001926:	2438      	movs	r4, #56	; 0x38
 8001928:	193b      	adds	r3, r7, r4
 800192a:	0018      	movs	r0, r3
 800192c:	2338      	movs	r3, #56	; 0x38
 800192e:	001a      	movs	r2, r3
 8001930:	2100      	movs	r1, #0
 8001932:	f006 fe1a 	bl	800856a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001936:	2324      	movs	r3, #36	; 0x24
 8001938:	18fb      	adds	r3, r7, r3
 800193a:	0018      	movs	r0, r3
 800193c:	2314      	movs	r3, #20
 800193e:	001a      	movs	r2, r3
 8001940:	2100      	movs	r1, #0
 8001942:	f006 fe12 	bl	800856a <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001946:	003b      	movs	r3, r7
 8001948:	0018      	movs	r0, r3
 800194a:	2324      	movs	r3, #36	; 0x24
 800194c:	001a      	movs	r2, r3
 800194e:	2100      	movs	r1, #0
 8001950:	f006 fe0b 	bl	800856a <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001954:	4b29      	ldr	r3, [pc, #164]	; (80019fc <SystemClock_Config+0xdc>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a29      	ldr	r2, [pc, #164]	; (8001a00 <SystemClock_Config+0xe0>)
 800195a:	401a      	ands	r2, r3
 800195c:	4b27      	ldr	r3, [pc, #156]	; (80019fc <SystemClock_Config+0xdc>)
 800195e:	2180      	movs	r1, #128	; 0x80
 8001960:	0109      	lsls	r1, r1, #4
 8001962:	430a      	orrs	r2, r1
 8001964:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001966:	0021      	movs	r1, r4
 8001968:	187b      	adds	r3, r7, r1
 800196a:	220a      	movs	r2, #10
 800196c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800196e:	187b      	adds	r3, r7, r1
 8001970:	2201      	movs	r2, #1
 8001972:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001974:	187b      	adds	r3, r7, r1
 8001976:	2210      	movs	r2, #16
 8001978:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800197a:	187b      	adds	r3, r7, r1
 800197c:	2201      	movs	r2, #1
 800197e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001980:	187b      	adds	r3, r7, r1
 8001982:	2200      	movs	r2, #0
 8001984:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001986:	187b      	adds	r3, r7, r1
 8001988:	0018      	movs	r0, r3
 800198a:	f000 fe01 	bl	8002590 <HAL_RCC_OscConfig>
 800198e:	1e03      	subs	r3, r0, #0
 8001990:	d001      	beq.n	8001996 <SystemClock_Config+0x76>
  {
    Error_Handler();
 8001992:	f000 f847 	bl	8001a24 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001996:	2124      	movs	r1, #36	; 0x24
 8001998:	187b      	adds	r3, r7, r1
 800199a:	220f      	movs	r2, #15
 800199c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800199e:	187b      	adds	r3, r7, r1
 80019a0:	2201      	movs	r2, #1
 80019a2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019a4:	187b      	adds	r3, r7, r1
 80019a6:	2200      	movs	r2, #0
 80019a8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80019aa:	187b      	adds	r3, r7, r1
 80019ac:	2200      	movs	r2, #0
 80019ae:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019b0:	187b      	adds	r3, r7, r1
 80019b2:	2200      	movs	r2, #0
 80019b4:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80019b6:	187b      	adds	r3, r7, r1
 80019b8:	2100      	movs	r1, #0
 80019ba:	0018      	movs	r0, r3
 80019bc:	f001 f9bc 	bl	8002d38 <HAL_RCC_ClockConfig>
 80019c0:	1e03      	subs	r3, r0, #0
 80019c2:	d001      	beq.n	80019c8 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 80019c4:	f000 f82e 	bl	8001a24 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 80019c8:	003b      	movs	r3, r7
 80019ca:	2223      	movs	r2, #35	; 0x23
 80019cc:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_RTC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80019ce:	003b      	movs	r3, r7
 80019d0:	2200      	movs	r2, #0
 80019d2:	609a      	str	r2, [r3, #8]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80019d4:	003b      	movs	r3, r7
 80019d6:	2200      	movs	r2, #0
 80019d8:	60da      	str	r2, [r3, #12]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80019da:	003b      	movs	r3, r7
 80019dc:	2280      	movs	r2, #128	; 0x80
 80019de:	0292      	lsls	r2, r2, #10
 80019e0:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019e2:	003b      	movs	r3, r7
 80019e4:	0018      	movs	r0, r3
 80019e6:	f001 fbfd 	bl	80031e4 <HAL_RCCEx_PeriphCLKConfig>
 80019ea:	1e03      	subs	r3, r0, #0
 80019ec:	d001      	beq.n	80019f2 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80019ee:	f000 f819 	bl	8001a24 <Error_Handler>
  }
}
 80019f2:	46c0      	nop			; (mov r8, r8)
 80019f4:	46bd      	mov	sp, r7
 80019f6:	b01d      	add	sp, #116	; 0x74
 80019f8:	bd90      	pop	{r4, r7, pc}
 80019fa:	46c0      	nop			; (mov r8, r8)
 80019fc:	40007000 	.word	0x40007000
 8001a00:	ffffe7ff 	.word	0xffffe7ff

08001a04 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b082      	sub	sp, #8
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	2380      	movs	r3, #128	; 0x80
 8001a12:	05db      	lsls	r3, r3, #23
 8001a14:	429a      	cmp	r2, r3
 8001a16:	d101      	bne.n	8001a1c <HAL_TIM_PeriodElapsedCallback+0x18>
    HAL_IncTick();
 8001a18:	f000 faaa 	bl	8001f70 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001a1c:	46c0      	nop			; (mov r8, r8)
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	b002      	add	sp, #8
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a28:	b672      	cpsid	i
}
 8001a2a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a2c:	e7fe      	b.n	8001a2c <Error_Handler+0x8>
	...

08001a30 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b090      	sub	sp, #64	; 0x40
 8001a34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001a36:	232c      	movs	r3, #44	; 0x2c
 8001a38:	18fb      	adds	r3, r7, r3
 8001a3a:	0018      	movs	r0, r3
 8001a3c:	2314      	movs	r3, #20
 8001a3e:	001a      	movs	r2, r3
 8001a40:	2100      	movs	r1, #0
 8001a42:	f006 fd92 	bl	800856a <memset>
  RTC_DateTypeDef sDate = {0};
 8001a46:	2328      	movs	r3, #40	; 0x28
 8001a48:	18fb      	adds	r3, r7, r3
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8001a4e:	003b      	movs	r3, r7
 8001a50:	0018      	movs	r0, r3
 8001a52:	2328      	movs	r3, #40	; 0x28
 8001a54:	001a      	movs	r2, r3
 8001a56:	2100      	movs	r1, #0
 8001a58:	f006 fd87 	bl	800856a <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001a5c:	4b41      	ldr	r3, [pc, #260]	; (8001b64 <MX_RTC_Init+0x134>)
 8001a5e:	4a42      	ldr	r2, [pc, #264]	; (8001b68 <MX_RTC_Init+0x138>)
 8001a60:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001a62:	4b40      	ldr	r3, [pc, #256]	; (8001b64 <MX_RTC_Init+0x134>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001a68:	4b3e      	ldr	r3, [pc, #248]	; (8001b64 <MX_RTC_Init+0x134>)
 8001a6a:	227f      	movs	r2, #127	; 0x7f
 8001a6c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001a6e:	4b3d      	ldr	r3, [pc, #244]	; (8001b64 <MX_RTC_Init+0x134>)
 8001a70:	22ff      	movs	r2, #255	; 0xff
 8001a72:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001a74:	4b3b      	ldr	r3, [pc, #236]	; (8001b64 <MX_RTC_Init+0x134>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001a7a:	4b3a      	ldr	r3, [pc, #232]	; (8001b64 <MX_RTC_Init+0x134>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001a80:	4b38      	ldr	r3, [pc, #224]	; (8001b64 <MX_RTC_Init+0x134>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001a86:	4b37      	ldr	r3, [pc, #220]	; (8001b64 <MX_RTC_Init+0x134>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001a8c:	4b35      	ldr	r3, [pc, #212]	; (8001b64 <MX_RTC_Init+0x134>)
 8001a8e:	0018      	movs	r0, r3
 8001a90:	f001 fcfe 	bl	8003490 <HAL_RTC_Init>
 8001a94:	1e03      	subs	r3, r0, #0
 8001a96:	d001      	beq.n	8001a9c <MX_RTC_Init+0x6c>
  {
    Error_Handler();
 8001a98:	f7ff ffc4 	bl	8001a24 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 10;
 8001a9c:	212c      	movs	r1, #44	; 0x2c
 8001a9e:	187b      	adds	r3, r7, r1
 8001aa0:	220a      	movs	r2, #10
 8001aa2:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 50;
 8001aa4:	187b      	adds	r3, r7, r1
 8001aa6:	2232      	movs	r2, #50	; 0x32
 8001aa8:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 8001aaa:	187b      	adds	r3, r7, r1
 8001aac:	2200      	movs	r2, #0
 8001aae:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001ab0:	187b      	adds	r3, r7, r1
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001ab6:	187b      	adds	r3, r7, r1
 8001ab8:	2200      	movs	r2, #0
 8001aba:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8001abc:	1879      	adds	r1, r7, r1
 8001abe:	4b29      	ldr	r3, [pc, #164]	; (8001b64 <MX_RTC_Init+0x134>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	0018      	movs	r0, r3
 8001ac4:	f001 fd82 	bl	80035cc <HAL_RTC_SetTime>
 8001ac8:	1e03      	subs	r3, r0, #0
 8001aca:	d001      	beq.n	8001ad0 <MX_RTC_Init+0xa0>
  {
    Error_Handler();
 8001acc:	f7ff ffaa 	bl	8001a24 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001ad0:	2128      	movs	r1, #40	; 0x28
 8001ad2:	187b      	adds	r3, r7, r1
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001ad8:	187b      	adds	r3, r7, r1
 8001ada:	2201      	movs	r2, #1
 8001adc:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 8001ade:	187b      	adds	r3, r7, r1
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0;
 8001ae4:	187b      	adds	r3, r7, r1
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8001aea:	1879      	adds	r1, r7, r1
 8001aec:	4b1d      	ldr	r3, [pc, #116]	; (8001b64 <MX_RTC_Init+0x134>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	0018      	movs	r0, r3
 8001af2:	f001 fe2f 	bl	8003754 <HAL_RTC_SetDate>
 8001af6:	1e03      	subs	r3, r0, #0
 8001af8:	d001      	beq.n	8001afe <MX_RTC_Init+0xce>
  {
    Error_Handler();
 8001afa:	f7ff ff93 	bl	8001a24 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 10;
 8001afe:	003b      	movs	r3, r7
 8001b00:	220a      	movs	r2, #10
 8001b02:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 50;
 8001b04:	003b      	movs	r3, r7
 8001b06:	2232      	movs	r2, #50	; 0x32
 8001b08:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 20;
 8001b0a:	003b      	movs	r3, r7
 8001b0c:	2214      	movs	r2, #20
 8001b0e:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 8001b10:	003b      	movs	r3, r7
 8001b12:	2200      	movs	r2, #0
 8001b14:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001b16:	003b      	movs	r3, r7
 8001b18:	2200      	movs	r2, #0
 8001b1a:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001b1c:	003b      	movs	r3, r7
 8001b1e:	2200      	movs	r2, #0
 8001b20:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;
 8001b22:	003b      	movs	r3, r7
 8001b24:	2280      	movs	r2, #128	; 0x80
 8001b26:	0612      	lsls	r2, r2, #24
 8001b28:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001b2a:	003b      	movs	r3, r7
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001b30:	003b      	movs	r3, r7
 8001b32:	2200      	movs	r2, #0
 8001b34:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 1;
 8001b36:	003b      	movs	r3, r7
 8001b38:	2220      	movs	r2, #32
 8001b3a:	2101      	movs	r1, #1
 8001b3c:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8001b3e:	003b      	movs	r3, r7
 8001b40:	2280      	movs	r2, #128	; 0x80
 8001b42:	0052      	lsls	r2, r2, #1
 8001b44:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8001b46:	0039      	movs	r1, r7
 8001b48:	4b06      	ldr	r3, [pc, #24]	; (8001b64 <MX_RTC_Init+0x134>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	0018      	movs	r0, r3
 8001b4e:	f001 feaf 	bl	80038b0 <HAL_RTC_SetAlarm_IT>
 8001b52:	1e03      	subs	r3, r0, #0
 8001b54:	d001      	beq.n	8001b5a <MX_RTC_Init+0x12a>
  {
    Error_Handler();
 8001b56:	f7ff ff65 	bl	8001a24 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001b5a:	46c0      	nop			; (mov r8, r8)
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	b010      	add	sp, #64	; 0x40
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	46c0      	nop			; (mov r8, r8)
 8001b64:	200016a0 	.word	0x200016a0
 8001b68:	40002800 	.word	0x40002800

08001b6c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a0a      	ldr	r2, [pc, #40]	; (8001ba4 <HAL_RTC_MspInit+0x38>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d10e      	bne.n	8001b9c <HAL_RTC_MspInit+0x30>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001b7e:	4b0a      	ldr	r3, [pc, #40]	; (8001ba8 <HAL_RTC_MspInit+0x3c>)
 8001b80:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b82:	4b09      	ldr	r3, [pc, #36]	; (8001ba8 <HAL_RTC_MspInit+0x3c>)
 8001b84:	2180      	movs	r1, #128	; 0x80
 8001b86:	02c9      	lsls	r1, r1, #11
 8001b88:	430a      	orrs	r2, r1
 8001b8a:	651a      	str	r2, [r3, #80]	; 0x50

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 3, 0);
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	2103      	movs	r1, #3
 8001b90:	2002      	movs	r0, #2
 8001b92:	f000 fab5 	bl	8002100 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8001b96:	2002      	movs	r0, #2
 8001b98:	f000 fac7 	bl	800212a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001b9c:	46c0      	nop			; (mov r8, r8)
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	b002      	add	sp, #8
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	40002800 	.word	0x40002800
 8001ba8:	40021000 	.word	0x40021000

08001bac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bb0:	4b0b      	ldr	r3, [pc, #44]	; (8001be0 <HAL_MspInit+0x34>)
 8001bb2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001bb4:	4b0a      	ldr	r3, [pc, #40]	; (8001be0 <HAL_MspInit+0x34>)
 8001bb6:	2101      	movs	r1, #1
 8001bb8:	430a      	orrs	r2, r1
 8001bba:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bbc:	4b08      	ldr	r3, [pc, #32]	; (8001be0 <HAL_MspInit+0x34>)
 8001bbe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001bc0:	4b07      	ldr	r3, [pc, #28]	; (8001be0 <HAL_MspInit+0x34>)
 8001bc2:	2180      	movs	r1, #128	; 0x80
 8001bc4:	0549      	lsls	r1, r1, #21
 8001bc6:	430a      	orrs	r2, r1
 8001bc8:	639a      	str	r2, [r3, #56]	; 0x38

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8001bca:	2302      	movs	r3, #2
 8001bcc:	425b      	negs	r3, r3
 8001bce:	2200      	movs	r2, #0
 8001bd0:	2103      	movs	r1, #3
 8001bd2:	0018      	movs	r0, r3
 8001bd4:	f000 fa94 	bl	8002100 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bd8:	46c0      	nop			; (mov r8, r8)
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	46c0      	nop			; (mov r8, r8)
 8001be0:	40021000 	.word	0x40021000

08001be4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b08a      	sub	sp, #40	; 0x28
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001bec:	2300      	movs	r3, #0
 8001bee:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              uwPrescalerValue = 0;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;
  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	0019      	movs	r1, r3
 8001bfa:	200f      	movs	r0, #15
 8001bfc:	f000 fa80 	bl	8002100 <HAL_NVIC_SetPriority>

  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001c00:	200f      	movs	r0, #15
 8001c02:	f000 fa92 	bl	800212a <HAL_NVIC_EnableIRQ>
  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8001c06:	4b1d      	ldr	r3, [pc, #116]	; (8001c7c <HAL_InitTick+0x98>)
 8001c08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001c0a:	4b1c      	ldr	r3, [pc, #112]	; (8001c7c <HAL_InitTick+0x98>)
 8001c0c:	2101      	movs	r1, #1
 8001c0e:	430a      	orrs	r2, r1
 8001c10:	639a      	str	r2, [r3, #56]	; 0x38

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001c12:	2308      	movs	r3, #8
 8001c14:	18fa      	adds	r2, r7, r3
 8001c16:	230c      	movs	r3, #12
 8001c18:	18fb      	adds	r3, r7, r3
 8001c1a:	0011      	movs	r1, r2
 8001c1c:	0018      	movs	r0, r3
 8001c1e:	f001 faaf 	bl	8003180 <HAL_RCC_GetClockConfig>

  /* Compute TIM2 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001c22:	f001 fa81 	bl	8003128 <HAL_RCC_GetPCLK1Freq>
 8001c26:	0003      	movs	r3, r0
 8001c28:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c2c:	4914      	ldr	r1, [pc, #80]	; (8001c80 <HAL_InitTick+0x9c>)
 8001c2e:	0018      	movs	r0, r3
 8001c30:	f7fe fa72 	bl	8000118 <__udivsi3>
 8001c34:	0003      	movs	r3, r0
 8001c36:	3b01      	subs	r3, #1
 8001c38:	623b      	str	r3, [r7, #32]

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8001c3a:	4b12      	ldr	r3, [pc, #72]	; (8001c84 <HAL_InitTick+0xa0>)
 8001c3c:	2280      	movs	r2, #128	; 0x80
 8001c3e:	05d2      	lsls	r2, r2, #23
 8001c40:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8001c42:	4b10      	ldr	r3, [pc, #64]	; (8001c84 <HAL_InitTick+0xa0>)
 8001c44:	4a10      	ldr	r2, [pc, #64]	; (8001c88 <HAL_InitTick+0xa4>)
 8001c46:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8001c48:	4b0e      	ldr	r3, [pc, #56]	; (8001c84 <HAL_InitTick+0xa0>)
 8001c4a:	6a3a      	ldr	r2, [r7, #32]
 8001c4c:	605a      	str	r2, [r3, #4]
  htim2.Init.ClockDivision = 0;
 8001c4e:	4b0d      	ldr	r3, [pc, #52]	; (8001c84 <HAL_InitTick+0xa0>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c54:	4b0b      	ldr	r3, [pc, #44]	; (8001c84 <HAL_InitTick+0xa0>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 8001c5a:	4b0a      	ldr	r3, [pc, #40]	; (8001c84 <HAL_InitTick+0xa0>)
 8001c5c:	0018      	movs	r0, r3
 8001c5e:	f002 f84a 	bl	8003cf6 <HAL_TIM_Base_Init>
 8001c62:	1e03      	subs	r3, r0, #0
 8001c64:	d105      	bne.n	8001c72 <HAL_InitTick+0x8e>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim2);
 8001c66:	4b07      	ldr	r3, [pc, #28]	; (8001c84 <HAL_InitTick+0xa0>)
 8001c68:	0018      	movs	r0, r3
 8001c6a:	f002 f88d 	bl	8003d88 <HAL_TIM_Base_Start_IT>
 8001c6e:	0003      	movs	r3, r0
 8001c70:	e000      	b.n	8001c74 <HAL_InitTick+0x90>
  }

  /* Return function status */
  return HAL_ERROR;
 8001c72:	2301      	movs	r3, #1
}
 8001c74:	0018      	movs	r0, r3
 8001c76:	46bd      	mov	sp, r7
 8001c78:	b00a      	add	sp, #40	; 0x28
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	40021000 	.word	0x40021000
 8001c80:	000f4240 	.word	0x000f4240
 8001c84:	200016c4 	.word	0x200016c4
 8001c88:	000003e7 	.word	0x000003e7

08001c8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c90:	e7fe      	b.n	8001c90 <NMI_Handler+0x4>

08001c92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c92:	b580      	push	{r7, lr}
 8001c94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c96:	e7fe      	b.n	8001c96 <HardFault_Handler+0x4>

08001c98 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001c9c:	4b03      	ldr	r3, [pc, #12]	; (8001cac <RTC_IRQHandler+0x14>)
 8001c9e:	0018      	movs	r0, r3
 8001ca0:	f001 ff52 	bl	8003b48 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8001ca4:	46c0      	nop			; (mov r8, r8)
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	46c0      	nop			; (mov r8, r8)
 8001cac:	200016a0 	.word	0x200016a0

08001cb0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  ui32_tick_count++;
 8001cb4:	4b05      	ldr	r3, [pc, #20]	; (8001ccc <TIM2_IRQHandler+0x1c>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	1c5a      	adds	r2, r3, #1
 8001cba:	4b04      	ldr	r3, [pc, #16]	; (8001ccc <TIM2_IRQHandler+0x1c>)
 8001cbc:	601a      	str	r2, [r3, #0]
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001cbe:	4b04      	ldr	r3, [pc, #16]	; (8001cd0 <TIM2_IRQHandler+0x20>)
 8001cc0:	0018      	movs	r0, r3
 8001cc2:	f002 f8b3 	bl	8003e2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001cc6:	46c0      	nop			; (mov r8, r8)
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	20001554 	.word	0x20001554
 8001cd0:	200016c4 	.word	0x200016c4

08001cd4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001cd8:	4b03      	ldr	r3, [pc, #12]	; (8001ce8 <USART1_IRQHandler+0x14>)
 8001cda:	0018      	movs	r0, r3
 8001cdc:	f002 fb70 	bl	80043c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001ce0:	46c0      	nop			; (mov r8, r8)
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	46c0      	nop			; (mov r8, r8)
 8001ce8:	20001704 	.word	0x20001704

08001cec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001cf0:	4b03      	ldr	r3, [pc, #12]	; (8001d00 <USART2_IRQHandler+0x14>)
 8001cf2:	0018      	movs	r0, r3
 8001cf4:	f002 fb64 	bl	80043c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001cf8:	46c0      	nop			; (mov r8, r8)
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	46c0      	nop			; (mov r8, r8)
 8001d00:	20001788 	.word	0x20001788

08001d04 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d08:	46c0      	nop			; (mov r8, r8)
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
	...

08001d10 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d14:	4b14      	ldr	r3, [pc, #80]	; (8001d68 <MX_USART1_UART_Init+0x58>)
 8001d16:	4a15      	ldr	r2, [pc, #84]	; (8001d6c <MX_USART1_UART_Init+0x5c>)
 8001d18:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001d1a:	4b13      	ldr	r3, [pc, #76]	; (8001d68 <MX_USART1_UART_Init+0x58>)
 8001d1c:	22e1      	movs	r2, #225	; 0xe1
 8001d1e:	0252      	lsls	r2, r2, #9
 8001d20:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d22:	4b11      	ldr	r3, [pc, #68]	; (8001d68 <MX_USART1_UART_Init+0x58>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d28:	4b0f      	ldr	r3, [pc, #60]	; (8001d68 <MX_USART1_UART_Init+0x58>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d2e:	4b0e      	ldr	r3, [pc, #56]	; (8001d68 <MX_USART1_UART_Init+0x58>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d34:	4b0c      	ldr	r3, [pc, #48]	; (8001d68 <MX_USART1_UART_Init+0x58>)
 8001d36:	220c      	movs	r2, #12
 8001d38:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d3a:	4b0b      	ldr	r3, [pc, #44]	; (8001d68 <MX_USART1_UART_Init+0x58>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d40:	4b09      	ldr	r3, [pc, #36]	; (8001d68 <MX_USART1_UART_Init+0x58>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d46:	4b08      	ldr	r3, [pc, #32]	; (8001d68 <MX_USART1_UART_Init+0x58>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d4c:	4b06      	ldr	r3, [pc, #24]	; (8001d68 <MX_USART1_UART_Init+0x58>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d52:	4b05      	ldr	r3, [pc, #20]	; (8001d68 <MX_USART1_UART_Init+0x58>)
 8001d54:	0018      	movs	r0, r3
 8001d56:	f002 f9cf 	bl	80040f8 <HAL_UART_Init>
 8001d5a:	1e03      	subs	r3, r0, #0
 8001d5c:	d001      	beq.n	8001d62 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001d5e:	f7ff fe61 	bl	8001a24 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d62:	46c0      	nop			; (mov r8, r8)
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	20001704 	.word	0x20001704
 8001d6c:	40013800 	.word	0x40013800

08001d70 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d74:	4b14      	ldr	r3, [pc, #80]	; (8001dc8 <MX_USART2_UART_Init+0x58>)
 8001d76:	4a15      	ldr	r2, [pc, #84]	; (8001dcc <MX_USART2_UART_Init+0x5c>)
 8001d78:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d7a:	4b13      	ldr	r3, [pc, #76]	; (8001dc8 <MX_USART2_UART_Init+0x58>)
 8001d7c:	22e1      	movs	r2, #225	; 0xe1
 8001d7e:	0252      	lsls	r2, r2, #9
 8001d80:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d82:	4b11      	ldr	r3, [pc, #68]	; (8001dc8 <MX_USART2_UART_Init+0x58>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d88:	4b0f      	ldr	r3, [pc, #60]	; (8001dc8 <MX_USART2_UART_Init+0x58>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d8e:	4b0e      	ldr	r3, [pc, #56]	; (8001dc8 <MX_USART2_UART_Init+0x58>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d94:	4b0c      	ldr	r3, [pc, #48]	; (8001dc8 <MX_USART2_UART_Init+0x58>)
 8001d96:	220c      	movs	r2, #12
 8001d98:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d9a:	4b0b      	ldr	r3, [pc, #44]	; (8001dc8 <MX_USART2_UART_Init+0x58>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001da0:	4b09      	ldr	r3, [pc, #36]	; (8001dc8 <MX_USART2_UART_Init+0x58>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001da6:	4b08      	ldr	r3, [pc, #32]	; (8001dc8 <MX_USART2_UART_Init+0x58>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001dac:	4b06      	ldr	r3, [pc, #24]	; (8001dc8 <MX_USART2_UART_Init+0x58>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001db2:	4b05      	ldr	r3, [pc, #20]	; (8001dc8 <MX_USART2_UART_Init+0x58>)
 8001db4:	0018      	movs	r0, r3
 8001db6:	f002 f99f 	bl	80040f8 <HAL_UART_Init>
 8001dba:	1e03      	subs	r3, r0, #0
 8001dbc:	d001      	beq.n	8001dc2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001dbe:	f7ff fe31 	bl	8001a24 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001dc2:	46c0      	nop			; (mov r8, r8)
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	20001788 	.word	0x20001788
 8001dcc:	40004400 	.word	0x40004400

08001dd0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001dd0:	b590      	push	{r4, r7, lr}
 8001dd2:	b08b      	sub	sp, #44	; 0x2c
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd8:	2414      	movs	r4, #20
 8001dda:	193b      	adds	r3, r7, r4
 8001ddc:	0018      	movs	r0, r3
 8001dde:	2314      	movs	r3, #20
 8001de0:	001a      	movs	r2, r3
 8001de2:	2100      	movs	r1, #0
 8001de4:	f006 fbc1 	bl	800856a <memset>
  if(uartHandle->Instance==USART1)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a38      	ldr	r2, [pc, #224]	; (8001ed0 <HAL_UART_MspInit+0x100>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d133      	bne.n	8001e5a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001df2:	4b38      	ldr	r3, [pc, #224]	; (8001ed4 <HAL_UART_MspInit+0x104>)
 8001df4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001df6:	4b37      	ldr	r3, [pc, #220]	; (8001ed4 <HAL_UART_MspInit+0x104>)
 8001df8:	2180      	movs	r1, #128	; 0x80
 8001dfa:	01c9      	lsls	r1, r1, #7
 8001dfc:	430a      	orrs	r2, r1
 8001dfe:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e00:	4b34      	ldr	r3, [pc, #208]	; (8001ed4 <HAL_UART_MspInit+0x104>)
 8001e02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e04:	4b33      	ldr	r3, [pc, #204]	; (8001ed4 <HAL_UART_MspInit+0x104>)
 8001e06:	2101      	movs	r1, #1
 8001e08:	430a      	orrs	r2, r1
 8001e0a:	62da      	str	r2, [r3, #44]	; 0x2c
 8001e0c:	4b31      	ldr	r3, [pc, #196]	; (8001ed4 <HAL_UART_MspInit+0x104>)
 8001e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e10:	2201      	movs	r2, #1
 8001e12:	4013      	ands	r3, r2
 8001e14:	613b      	str	r3, [r7, #16]
 8001e16:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001e18:	193b      	adds	r3, r7, r4
 8001e1a:	22c0      	movs	r2, #192	; 0xc0
 8001e1c:	00d2      	lsls	r2, r2, #3
 8001e1e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e20:	0021      	movs	r1, r4
 8001e22:	187b      	adds	r3, r7, r1
 8001e24:	2202      	movs	r2, #2
 8001e26:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e28:	187b      	adds	r3, r7, r1
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e2e:	187b      	adds	r3, r7, r1
 8001e30:	2203      	movs	r2, #3
 8001e32:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001e34:	187b      	adds	r3, r7, r1
 8001e36:	2204      	movs	r2, #4
 8001e38:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e3a:	187a      	adds	r2, r7, r1
 8001e3c:	23a0      	movs	r3, #160	; 0xa0
 8001e3e:	05db      	lsls	r3, r3, #23
 8001e40:	0011      	movs	r1, r2
 8001e42:	0018      	movs	r0, r3
 8001e44:	f000 fa08 	bl	8002258 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8001e48:	2200      	movs	r2, #0
 8001e4a:	2103      	movs	r1, #3
 8001e4c:	201b      	movs	r0, #27
 8001e4e:	f000 f957 	bl	8002100 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001e52:	201b      	movs	r0, #27
 8001e54:	f000 f969 	bl	800212a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001e58:	e036      	b.n	8001ec8 <HAL_UART_MspInit+0xf8>
  else if(uartHandle->Instance==USART2)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a1e      	ldr	r2, [pc, #120]	; (8001ed8 <HAL_UART_MspInit+0x108>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d131      	bne.n	8001ec8 <HAL_UART_MspInit+0xf8>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e64:	4b1b      	ldr	r3, [pc, #108]	; (8001ed4 <HAL_UART_MspInit+0x104>)
 8001e66:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e68:	4b1a      	ldr	r3, [pc, #104]	; (8001ed4 <HAL_UART_MspInit+0x104>)
 8001e6a:	2180      	movs	r1, #128	; 0x80
 8001e6c:	0289      	lsls	r1, r1, #10
 8001e6e:	430a      	orrs	r2, r1
 8001e70:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e72:	4b18      	ldr	r3, [pc, #96]	; (8001ed4 <HAL_UART_MspInit+0x104>)
 8001e74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e76:	4b17      	ldr	r3, [pc, #92]	; (8001ed4 <HAL_UART_MspInit+0x104>)
 8001e78:	2101      	movs	r1, #1
 8001e7a:	430a      	orrs	r2, r1
 8001e7c:	62da      	str	r2, [r3, #44]	; 0x2c
 8001e7e:	4b15      	ldr	r3, [pc, #84]	; (8001ed4 <HAL_UART_MspInit+0x104>)
 8001e80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e82:	2201      	movs	r2, #1
 8001e84:	4013      	ands	r3, r2
 8001e86:	60fb      	str	r3, [r7, #12]
 8001e88:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001e8a:	2114      	movs	r1, #20
 8001e8c:	187b      	adds	r3, r7, r1
 8001e8e:	220c      	movs	r2, #12
 8001e90:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e92:	187b      	adds	r3, r7, r1
 8001e94:	2202      	movs	r2, #2
 8001e96:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e98:	187b      	adds	r3, r7, r1
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e9e:	187b      	adds	r3, r7, r1
 8001ea0:	2203      	movs	r2, #3
 8001ea2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8001ea4:	187b      	adds	r3, r7, r1
 8001ea6:	2204      	movs	r2, #4
 8001ea8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eaa:	187a      	adds	r2, r7, r1
 8001eac:	23a0      	movs	r3, #160	; 0xa0
 8001eae:	05db      	lsls	r3, r3, #23
 8001eb0:	0011      	movs	r1, r2
 8001eb2:	0018      	movs	r0, r3
 8001eb4:	f000 f9d0 	bl	8002258 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 3, 0);
 8001eb8:	2200      	movs	r2, #0
 8001eba:	2103      	movs	r1, #3
 8001ebc:	201c      	movs	r0, #28
 8001ebe:	f000 f91f 	bl	8002100 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001ec2:	201c      	movs	r0, #28
 8001ec4:	f000 f931 	bl	800212a <HAL_NVIC_EnableIRQ>
}
 8001ec8:	46c0      	nop			; (mov r8, r8)
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	b00b      	add	sp, #44	; 0x2c
 8001ece:	bd90      	pop	{r4, r7, pc}
 8001ed0:	40013800 	.word	0x40013800
 8001ed4:	40021000 	.word	0x40021000
 8001ed8:	40004400 	.word	0x40004400

08001edc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8001edc:	480d      	ldr	r0, [pc, #52]	; (8001f14 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8001ede:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ee0:	480d      	ldr	r0, [pc, #52]	; (8001f18 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ee2:	490e      	ldr	r1, [pc, #56]	; (8001f1c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ee4:	4a0e      	ldr	r2, [pc, #56]	; (8001f20 <LoopForever+0xe>)
  movs r3, #0
 8001ee6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ee8:	e002      	b.n	8001ef0 <LoopCopyDataInit>

08001eea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001eea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001eec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001eee:	3304      	adds	r3, #4

08001ef0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ef0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ef2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ef4:	d3f9      	bcc.n	8001eea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ef6:	4a0b      	ldr	r2, [pc, #44]	; (8001f24 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ef8:	4c0b      	ldr	r4, [pc, #44]	; (8001f28 <LoopForever+0x16>)
  movs r3, #0
 8001efa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001efc:	e001      	b.n	8001f02 <LoopFillZerobss>

08001efe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001efe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f00:	3204      	adds	r2, #4

08001f02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f04:	d3fb      	bcc.n	8001efe <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001f06:	f7ff fefd 	bl	8001d04 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f0a:	f006 fae5 	bl	80084d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f0e:	f7ff fcdb 	bl	80018c8 <main>

08001f12 <LoopForever>:

LoopForever:
    b LoopForever
 8001f12:	e7fe      	b.n	8001f12 <LoopForever>
   ldr   r0, =_estack
 8001f14:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8001f18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f1c:	200003f0 	.word	0x200003f0
  ldr r2, =_sidata
 8001f20:	080092d8 	.word	0x080092d8
  ldr r2, =_sbss
 8001f24:	200003f0 	.word	0x200003f0
  ldr r4, =_ebss
 8001f28:	2000197c 	.word	0x2000197c

08001f2c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f2c:	e7fe      	b.n	8001f2c <ADC1_COMP_IRQHandler>
	...

08001f30 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001f36:	1dfb      	adds	r3, r7, #7
 8001f38:	2200      	movs	r2, #0
 8001f3a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001f3c:	4b0b      	ldr	r3, [pc, #44]	; (8001f6c <HAL_Init+0x3c>)
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	4b0a      	ldr	r3, [pc, #40]	; (8001f6c <HAL_Init+0x3c>)
 8001f42:	2140      	movs	r1, #64	; 0x40
 8001f44:	430a      	orrs	r2, r1
 8001f46:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f48:	2000      	movs	r0, #0
 8001f4a:	f7ff fe4b 	bl	8001be4 <HAL_InitTick>
 8001f4e:	1e03      	subs	r3, r0, #0
 8001f50:	d003      	beq.n	8001f5a <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001f52:	1dfb      	adds	r3, r7, #7
 8001f54:	2201      	movs	r2, #1
 8001f56:	701a      	strb	r2, [r3, #0]
 8001f58:	e001      	b.n	8001f5e <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f5a:	f7ff fe27 	bl	8001bac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f5e:	1dfb      	adds	r3, r7, #7
 8001f60:	781b      	ldrb	r3, [r3, #0]
}
 8001f62:	0018      	movs	r0, r3
 8001f64:	46bd      	mov	sp, r7
 8001f66:	b002      	add	sp, #8
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	46c0      	nop			; (mov r8, r8)
 8001f6c:	40022000 	.word	0x40022000

08001f70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f74:	4b05      	ldr	r3, [pc, #20]	; (8001f8c <HAL_IncTick+0x1c>)
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	001a      	movs	r2, r3
 8001f7a:	4b05      	ldr	r3, [pc, #20]	; (8001f90 <HAL_IncTick+0x20>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	18d2      	adds	r2, r2, r3
 8001f80:	4b03      	ldr	r3, [pc, #12]	; (8001f90 <HAL_IncTick+0x20>)
 8001f82:	601a      	str	r2, [r3, #0]
}
 8001f84:	46c0      	nop			; (mov r8, r8)
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	46c0      	nop			; (mov r8, r8)
 8001f8c:	2000024c 	.word	0x2000024c
 8001f90:	2000180c 	.word	0x2000180c

08001f94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	af00      	add	r7, sp, #0
  return uwTick;
 8001f98:	4b02      	ldr	r3, [pc, #8]	; (8001fa4 <HAL_GetTick+0x10>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
}
 8001f9c:	0018      	movs	r0, r3
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	46c0      	nop			; (mov r8, r8)
 8001fa4:	2000180c 	.word	0x2000180c

08001fa8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b084      	sub	sp, #16
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fb0:	f7ff fff0 	bl	8001f94 <HAL_GetTick>
 8001fb4:	0003      	movs	r3, r0
 8001fb6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	3301      	adds	r3, #1
 8001fc0:	d005      	beq.n	8001fce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fc2:	4b0a      	ldr	r3, [pc, #40]	; (8001fec <HAL_Delay+0x44>)
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	001a      	movs	r2, r3
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	189b      	adds	r3, r3, r2
 8001fcc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001fce:	46c0      	nop			; (mov r8, r8)
 8001fd0:	f7ff ffe0 	bl	8001f94 <HAL_GetTick>
 8001fd4:	0002      	movs	r2, r0
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	68fa      	ldr	r2, [r7, #12]
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d8f7      	bhi.n	8001fd0 <HAL_Delay+0x28>
  {
  }
}
 8001fe0:	46c0      	nop			; (mov r8, r8)
 8001fe2:	46c0      	nop			; (mov r8, r8)
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	b004      	add	sp, #16
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	46c0      	nop			; (mov r8, r8)
 8001fec:	2000024c 	.word	0x2000024c

08001ff0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	0002      	movs	r2, r0
 8001ff8:	1dfb      	adds	r3, r7, #7
 8001ffa:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001ffc:	1dfb      	adds	r3, r7, #7
 8001ffe:	781b      	ldrb	r3, [r3, #0]
 8002000:	2b7f      	cmp	r3, #127	; 0x7f
 8002002:	d809      	bhi.n	8002018 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002004:	1dfb      	adds	r3, r7, #7
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	001a      	movs	r2, r3
 800200a:	231f      	movs	r3, #31
 800200c:	401a      	ands	r2, r3
 800200e:	4b04      	ldr	r3, [pc, #16]	; (8002020 <__NVIC_EnableIRQ+0x30>)
 8002010:	2101      	movs	r1, #1
 8002012:	4091      	lsls	r1, r2
 8002014:	000a      	movs	r2, r1
 8002016:	601a      	str	r2, [r3, #0]
  }
}
 8002018:	46c0      	nop			; (mov r8, r8)
 800201a:	46bd      	mov	sp, r7
 800201c:	b002      	add	sp, #8
 800201e:	bd80      	pop	{r7, pc}
 8002020:	e000e100 	.word	0xe000e100

08002024 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002024:	b590      	push	{r4, r7, lr}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	0002      	movs	r2, r0
 800202c:	6039      	str	r1, [r7, #0]
 800202e:	1dfb      	adds	r3, r7, #7
 8002030:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002032:	1dfb      	adds	r3, r7, #7
 8002034:	781b      	ldrb	r3, [r3, #0]
 8002036:	2b7f      	cmp	r3, #127	; 0x7f
 8002038:	d828      	bhi.n	800208c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800203a:	4a2f      	ldr	r2, [pc, #188]	; (80020f8 <__NVIC_SetPriority+0xd4>)
 800203c:	1dfb      	adds	r3, r7, #7
 800203e:	781b      	ldrb	r3, [r3, #0]
 8002040:	b25b      	sxtb	r3, r3
 8002042:	089b      	lsrs	r3, r3, #2
 8002044:	33c0      	adds	r3, #192	; 0xc0
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	589b      	ldr	r3, [r3, r2]
 800204a:	1dfa      	adds	r2, r7, #7
 800204c:	7812      	ldrb	r2, [r2, #0]
 800204e:	0011      	movs	r1, r2
 8002050:	2203      	movs	r2, #3
 8002052:	400a      	ands	r2, r1
 8002054:	00d2      	lsls	r2, r2, #3
 8002056:	21ff      	movs	r1, #255	; 0xff
 8002058:	4091      	lsls	r1, r2
 800205a:	000a      	movs	r2, r1
 800205c:	43d2      	mvns	r2, r2
 800205e:	401a      	ands	r2, r3
 8002060:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	019b      	lsls	r3, r3, #6
 8002066:	22ff      	movs	r2, #255	; 0xff
 8002068:	401a      	ands	r2, r3
 800206a:	1dfb      	adds	r3, r7, #7
 800206c:	781b      	ldrb	r3, [r3, #0]
 800206e:	0018      	movs	r0, r3
 8002070:	2303      	movs	r3, #3
 8002072:	4003      	ands	r3, r0
 8002074:	00db      	lsls	r3, r3, #3
 8002076:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002078:	481f      	ldr	r0, [pc, #124]	; (80020f8 <__NVIC_SetPriority+0xd4>)
 800207a:	1dfb      	adds	r3, r7, #7
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	b25b      	sxtb	r3, r3
 8002080:	089b      	lsrs	r3, r3, #2
 8002082:	430a      	orrs	r2, r1
 8002084:	33c0      	adds	r3, #192	; 0xc0
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800208a:	e031      	b.n	80020f0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800208c:	4a1b      	ldr	r2, [pc, #108]	; (80020fc <__NVIC_SetPriority+0xd8>)
 800208e:	1dfb      	adds	r3, r7, #7
 8002090:	781b      	ldrb	r3, [r3, #0]
 8002092:	0019      	movs	r1, r3
 8002094:	230f      	movs	r3, #15
 8002096:	400b      	ands	r3, r1
 8002098:	3b08      	subs	r3, #8
 800209a:	089b      	lsrs	r3, r3, #2
 800209c:	3306      	adds	r3, #6
 800209e:	009b      	lsls	r3, r3, #2
 80020a0:	18d3      	adds	r3, r2, r3
 80020a2:	3304      	adds	r3, #4
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	1dfa      	adds	r2, r7, #7
 80020a8:	7812      	ldrb	r2, [r2, #0]
 80020aa:	0011      	movs	r1, r2
 80020ac:	2203      	movs	r2, #3
 80020ae:	400a      	ands	r2, r1
 80020b0:	00d2      	lsls	r2, r2, #3
 80020b2:	21ff      	movs	r1, #255	; 0xff
 80020b4:	4091      	lsls	r1, r2
 80020b6:	000a      	movs	r2, r1
 80020b8:	43d2      	mvns	r2, r2
 80020ba:	401a      	ands	r2, r3
 80020bc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	019b      	lsls	r3, r3, #6
 80020c2:	22ff      	movs	r2, #255	; 0xff
 80020c4:	401a      	ands	r2, r3
 80020c6:	1dfb      	adds	r3, r7, #7
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	0018      	movs	r0, r3
 80020cc:	2303      	movs	r3, #3
 80020ce:	4003      	ands	r3, r0
 80020d0:	00db      	lsls	r3, r3, #3
 80020d2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020d4:	4809      	ldr	r0, [pc, #36]	; (80020fc <__NVIC_SetPriority+0xd8>)
 80020d6:	1dfb      	adds	r3, r7, #7
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	001c      	movs	r4, r3
 80020dc:	230f      	movs	r3, #15
 80020de:	4023      	ands	r3, r4
 80020e0:	3b08      	subs	r3, #8
 80020e2:	089b      	lsrs	r3, r3, #2
 80020e4:	430a      	orrs	r2, r1
 80020e6:	3306      	adds	r3, #6
 80020e8:	009b      	lsls	r3, r3, #2
 80020ea:	18c3      	adds	r3, r0, r3
 80020ec:	3304      	adds	r3, #4
 80020ee:	601a      	str	r2, [r3, #0]
}
 80020f0:	46c0      	nop			; (mov r8, r8)
 80020f2:	46bd      	mov	sp, r7
 80020f4:	b003      	add	sp, #12
 80020f6:	bd90      	pop	{r4, r7, pc}
 80020f8:	e000e100 	.word	0xe000e100
 80020fc:	e000ed00 	.word	0xe000ed00

08002100 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002100:	b580      	push	{r7, lr}
 8002102:	b084      	sub	sp, #16
 8002104:	af00      	add	r7, sp, #0
 8002106:	60b9      	str	r1, [r7, #8]
 8002108:	607a      	str	r2, [r7, #4]
 800210a:	210f      	movs	r1, #15
 800210c:	187b      	adds	r3, r7, r1
 800210e:	1c02      	adds	r2, r0, #0
 8002110:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002112:	68ba      	ldr	r2, [r7, #8]
 8002114:	187b      	adds	r3, r7, r1
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	b25b      	sxtb	r3, r3
 800211a:	0011      	movs	r1, r2
 800211c:	0018      	movs	r0, r3
 800211e:	f7ff ff81 	bl	8002024 <__NVIC_SetPriority>
}
 8002122:	46c0      	nop			; (mov r8, r8)
 8002124:	46bd      	mov	sp, r7
 8002126:	b004      	add	sp, #16
 8002128:	bd80      	pop	{r7, pc}

0800212a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800212a:	b580      	push	{r7, lr}
 800212c:	b082      	sub	sp, #8
 800212e:	af00      	add	r7, sp, #0
 8002130:	0002      	movs	r2, r0
 8002132:	1dfb      	adds	r3, r7, #7
 8002134:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002136:	1dfb      	adds	r3, r7, #7
 8002138:	781b      	ldrb	r3, [r3, #0]
 800213a:	b25b      	sxtb	r3, r3
 800213c:	0018      	movs	r0, r3
 800213e:	f7ff ff57 	bl	8001ff0 <__NVIC_EnableIRQ>
}
 8002142:	46c0      	nop			; (mov r8, r8)
 8002144:	46bd      	mov	sp, r7
 8002146:	b002      	add	sp, #8
 8002148:	bd80      	pop	{r7, pc}

0800214a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800214a:	b580      	push	{r7, lr}
 800214c:	b084      	sub	sp, #16
 800214e:	af00      	add	r7, sp, #0
 8002150:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002152:	230f      	movs	r3, #15
 8002154:	18fb      	adds	r3, r7, r3
 8002156:	2200      	movs	r2, #0
 8002158:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2225      	movs	r2, #37	; 0x25
 800215e:	5c9b      	ldrb	r3, [r3, r2]
 8002160:	b2db      	uxtb	r3, r3
 8002162:	2b02      	cmp	r3, #2
 8002164:	d008      	beq.n	8002178 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2204      	movs	r2, #4
 800216a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2224      	movs	r2, #36	; 0x24
 8002170:	2100      	movs	r1, #0
 8002172:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002174:	2301      	movs	r3, #1
 8002176:	e024      	b.n	80021c2 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	210e      	movs	r1, #14
 8002184:	438a      	bics	r2, r1
 8002186:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	2101      	movs	r1, #1
 8002194:	438a      	bics	r2, r1
 8002196:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800219c:	221c      	movs	r2, #28
 800219e:	401a      	ands	r2, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a4:	2101      	movs	r1, #1
 80021a6:	4091      	lsls	r1, r2
 80021a8:	000a      	movs	r2, r1
 80021aa:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2225      	movs	r2, #37	; 0x25
 80021b0:	2101      	movs	r1, #1
 80021b2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2224      	movs	r2, #36	; 0x24
 80021b8:	2100      	movs	r1, #0
 80021ba:	5499      	strb	r1, [r3, r2]

    return status;
 80021bc:	230f      	movs	r3, #15
 80021be:	18fb      	adds	r3, r7, r3
 80021c0:	781b      	ldrb	r3, [r3, #0]
  }
}
 80021c2:	0018      	movs	r0, r3
 80021c4:	46bd      	mov	sp, r7
 80021c6:	b004      	add	sp, #16
 80021c8:	bd80      	pop	{r7, pc}

080021ca <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80021ca:	b580      	push	{r7, lr}
 80021cc:	b084      	sub	sp, #16
 80021ce:	af00      	add	r7, sp, #0
 80021d0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021d2:	210f      	movs	r1, #15
 80021d4:	187b      	adds	r3, r7, r1
 80021d6:	2200      	movs	r2, #0
 80021d8:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2225      	movs	r2, #37	; 0x25
 80021de:	5c9b      	ldrb	r3, [r3, r2]
 80021e0:	b2db      	uxtb	r3, r3
 80021e2:	2b02      	cmp	r3, #2
 80021e4:	d006      	beq.n	80021f4 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2204      	movs	r2, #4
 80021ea:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80021ec:	187b      	adds	r3, r7, r1
 80021ee:	2201      	movs	r2, #1
 80021f0:	701a      	strb	r2, [r3, #0]
 80021f2:	e02a      	b.n	800224a <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	210e      	movs	r1, #14
 8002200:	438a      	bics	r2, r1
 8002202:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	2101      	movs	r1, #1
 8002210:	438a      	bics	r2, r1
 8002212:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002218:	221c      	movs	r2, #28
 800221a:	401a      	ands	r2, r3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002220:	2101      	movs	r1, #1
 8002222:	4091      	lsls	r1, r2
 8002224:	000a      	movs	r2, r1
 8002226:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2225      	movs	r2, #37	; 0x25
 800222c:	2101      	movs	r1, #1
 800222e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2224      	movs	r2, #36	; 0x24
 8002234:	2100      	movs	r1, #0
 8002236:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800223c:	2b00      	cmp	r3, #0
 800223e:	d004      	beq.n	800224a <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002244:	687a      	ldr	r2, [r7, #4]
 8002246:	0010      	movs	r0, r2
 8002248:	4798      	blx	r3
    }
  }
  return status;
 800224a:	230f      	movs	r3, #15
 800224c:	18fb      	adds	r3, r7, r3
 800224e:	781b      	ldrb	r3, [r3, #0]
}
 8002250:	0018      	movs	r0, r3
 8002252:	46bd      	mov	sp, r7
 8002254:	b004      	add	sp, #16
 8002256:	bd80      	pop	{r7, pc}

08002258 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b086      	sub	sp, #24
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
 8002260:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002262:	2300      	movs	r3, #0
 8002264:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002266:	2300      	movs	r3, #0
 8002268:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800226a:	2300      	movs	r3, #0
 800226c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800226e:	e155      	b.n	800251c <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	2101      	movs	r1, #1
 8002276:	697a      	ldr	r2, [r7, #20]
 8002278:	4091      	lsls	r1, r2
 800227a:	000a      	movs	r2, r1
 800227c:	4013      	ands	r3, r2
 800227e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d100      	bne.n	8002288 <HAL_GPIO_Init+0x30>
 8002286:	e146      	b.n	8002516 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	2203      	movs	r2, #3
 800228e:	4013      	ands	r3, r2
 8002290:	2b01      	cmp	r3, #1
 8002292:	d005      	beq.n	80022a0 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	2203      	movs	r2, #3
 800229a:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800229c:	2b02      	cmp	r3, #2
 800229e:	d130      	bne.n	8002302 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	689b      	ldr	r3, [r3, #8]
 80022a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	005b      	lsls	r3, r3, #1
 80022aa:	2203      	movs	r2, #3
 80022ac:	409a      	lsls	r2, r3
 80022ae:	0013      	movs	r3, r2
 80022b0:	43da      	mvns	r2, r3
 80022b2:	693b      	ldr	r3, [r7, #16]
 80022b4:	4013      	ands	r3, r2
 80022b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	68da      	ldr	r2, [r3, #12]
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	005b      	lsls	r3, r3, #1
 80022c0:	409a      	lsls	r2, r3
 80022c2:	0013      	movs	r3, r2
 80022c4:	693a      	ldr	r2, [r7, #16]
 80022c6:	4313      	orrs	r3, r2
 80022c8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	693a      	ldr	r2, [r7, #16]
 80022ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022d6:	2201      	movs	r2, #1
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	409a      	lsls	r2, r3
 80022dc:	0013      	movs	r3, r2
 80022de:	43da      	mvns	r2, r3
 80022e0:	693b      	ldr	r3, [r7, #16]
 80022e2:	4013      	ands	r3, r2
 80022e4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	091b      	lsrs	r3, r3, #4
 80022ec:	2201      	movs	r2, #1
 80022ee:	401a      	ands	r2, r3
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	409a      	lsls	r2, r3
 80022f4:	0013      	movs	r3, r2
 80022f6:	693a      	ldr	r2, [r7, #16]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	693a      	ldr	r2, [r7, #16]
 8002300:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	2203      	movs	r2, #3
 8002308:	4013      	ands	r3, r2
 800230a:	2b03      	cmp	r3, #3
 800230c:	d017      	beq.n	800233e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	68db      	ldr	r3, [r3, #12]
 8002312:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	005b      	lsls	r3, r3, #1
 8002318:	2203      	movs	r2, #3
 800231a:	409a      	lsls	r2, r3
 800231c:	0013      	movs	r3, r2
 800231e:	43da      	mvns	r2, r3
 8002320:	693b      	ldr	r3, [r7, #16]
 8002322:	4013      	ands	r3, r2
 8002324:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	689a      	ldr	r2, [r3, #8]
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	005b      	lsls	r3, r3, #1
 800232e:	409a      	lsls	r2, r3
 8002330:	0013      	movs	r3, r2
 8002332:	693a      	ldr	r2, [r7, #16]
 8002334:	4313      	orrs	r3, r2
 8002336:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	693a      	ldr	r2, [r7, #16]
 800233c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	2203      	movs	r2, #3
 8002344:	4013      	ands	r3, r2
 8002346:	2b02      	cmp	r3, #2
 8002348:	d123      	bne.n	8002392 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	08da      	lsrs	r2, r3, #3
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	3208      	adds	r2, #8
 8002352:	0092      	lsls	r2, r2, #2
 8002354:	58d3      	ldr	r3, [r2, r3]
 8002356:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8002358:	697b      	ldr	r3, [r7, #20]
 800235a:	2207      	movs	r2, #7
 800235c:	4013      	ands	r3, r2
 800235e:	009b      	lsls	r3, r3, #2
 8002360:	220f      	movs	r2, #15
 8002362:	409a      	lsls	r2, r3
 8002364:	0013      	movs	r3, r2
 8002366:	43da      	mvns	r2, r3
 8002368:	693b      	ldr	r3, [r7, #16]
 800236a:	4013      	ands	r3, r2
 800236c:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	691a      	ldr	r2, [r3, #16]
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	2107      	movs	r1, #7
 8002376:	400b      	ands	r3, r1
 8002378:	009b      	lsls	r3, r3, #2
 800237a:	409a      	lsls	r2, r3
 800237c:	0013      	movs	r3, r2
 800237e:	693a      	ldr	r2, [r7, #16]
 8002380:	4313      	orrs	r3, r2
 8002382:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	08da      	lsrs	r2, r3, #3
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	3208      	adds	r2, #8
 800238c:	0092      	lsls	r2, r2, #2
 800238e:	6939      	ldr	r1, [r7, #16]
 8002390:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	005b      	lsls	r3, r3, #1
 800239c:	2203      	movs	r2, #3
 800239e:	409a      	lsls	r2, r3
 80023a0:	0013      	movs	r3, r2
 80023a2:	43da      	mvns	r2, r3
 80023a4:	693b      	ldr	r3, [r7, #16]
 80023a6:	4013      	ands	r3, r2
 80023a8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	2203      	movs	r2, #3
 80023b0:	401a      	ands	r2, r3
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	005b      	lsls	r3, r3, #1
 80023b6:	409a      	lsls	r2, r3
 80023b8:	0013      	movs	r3, r2
 80023ba:	693a      	ldr	r2, [r7, #16]
 80023bc:	4313      	orrs	r3, r2
 80023be:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	693a      	ldr	r2, [r7, #16]
 80023c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	685a      	ldr	r2, [r3, #4]
 80023ca:	23c0      	movs	r3, #192	; 0xc0
 80023cc:	029b      	lsls	r3, r3, #10
 80023ce:	4013      	ands	r3, r2
 80023d0:	d100      	bne.n	80023d4 <HAL_GPIO_Init+0x17c>
 80023d2:	e0a0      	b.n	8002516 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023d4:	4b57      	ldr	r3, [pc, #348]	; (8002534 <HAL_GPIO_Init+0x2dc>)
 80023d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80023d8:	4b56      	ldr	r3, [pc, #344]	; (8002534 <HAL_GPIO_Init+0x2dc>)
 80023da:	2101      	movs	r1, #1
 80023dc:	430a      	orrs	r2, r1
 80023de:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80023e0:	4a55      	ldr	r2, [pc, #340]	; (8002538 <HAL_GPIO_Init+0x2e0>)
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	089b      	lsrs	r3, r3, #2
 80023e6:	3302      	adds	r3, #2
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	589b      	ldr	r3, [r3, r2]
 80023ec:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	2203      	movs	r2, #3
 80023f2:	4013      	ands	r3, r2
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	220f      	movs	r2, #15
 80023f8:	409a      	lsls	r2, r3
 80023fa:	0013      	movs	r3, r2
 80023fc:	43da      	mvns	r2, r3
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	4013      	ands	r3, r2
 8002402:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002404:	687a      	ldr	r2, [r7, #4]
 8002406:	23a0      	movs	r3, #160	; 0xa0
 8002408:	05db      	lsls	r3, r3, #23
 800240a:	429a      	cmp	r2, r3
 800240c:	d01f      	beq.n	800244e <HAL_GPIO_Init+0x1f6>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	4a4a      	ldr	r2, [pc, #296]	; (800253c <HAL_GPIO_Init+0x2e4>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d019      	beq.n	800244a <HAL_GPIO_Init+0x1f2>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	4a49      	ldr	r2, [pc, #292]	; (8002540 <HAL_GPIO_Init+0x2e8>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d013      	beq.n	8002446 <HAL_GPIO_Init+0x1ee>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4a48      	ldr	r2, [pc, #288]	; (8002544 <HAL_GPIO_Init+0x2ec>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d00d      	beq.n	8002442 <HAL_GPIO_Init+0x1ea>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4a47      	ldr	r2, [pc, #284]	; (8002548 <HAL_GPIO_Init+0x2f0>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d007      	beq.n	800243e <HAL_GPIO_Init+0x1e6>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a46      	ldr	r2, [pc, #280]	; (800254c <HAL_GPIO_Init+0x2f4>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d101      	bne.n	800243a <HAL_GPIO_Init+0x1e2>
 8002436:	2305      	movs	r3, #5
 8002438:	e00a      	b.n	8002450 <HAL_GPIO_Init+0x1f8>
 800243a:	2306      	movs	r3, #6
 800243c:	e008      	b.n	8002450 <HAL_GPIO_Init+0x1f8>
 800243e:	2304      	movs	r3, #4
 8002440:	e006      	b.n	8002450 <HAL_GPIO_Init+0x1f8>
 8002442:	2303      	movs	r3, #3
 8002444:	e004      	b.n	8002450 <HAL_GPIO_Init+0x1f8>
 8002446:	2302      	movs	r3, #2
 8002448:	e002      	b.n	8002450 <HAL_GPIO_Init+0x1f8>
 800244a:	2301      	movs	r3, #1
 800244c:	e000      	b.n	8002450 <HAL_GPIO_Init+0x1f8>
 800244e:	2300      	movs	r3, #0
 8002450:	697a      	ldr	r2, [r7, #20]
 8002452:	2103      	movs	r1, #3
 8002454:	400a      	ands	r2, r1
 8002456:	0092      	lsls	r2, r2, #2
 8002458:	4093      	lsls	r3, r2
 800245a:	693a      	ldr	r2, [r7, #16]
 800245c:	4313      	orrs	r3, r2
 800245e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002460:	4935      	ldr	r1, [pc, #212]	; (8002538 <HAL_GPIO_Init+0x2e0>)
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	089b      	lsrs	r3, r3, #2
 8002466:	3302      	adds	r3, #2
 8002468:	009b      	lsls	r3, r3, #2
 800246a:	693a      	ldr	r2, [r7, #16]
 800246c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800246e:	4b38      	ldr	r3, [pc, #224]	; (8002550 <HAL_GPIO_Init+0x2f8>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	43da      	mvns	r2, r3
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	4013      	ands	r3, r2
 800247c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	685a      	ldr	r2, [r3, #4]
 8002482:	2380      	movs	r3, #128	; 0x80
 8002484:	025b      	lsls	r3, r3, #9
 8002486:	4013      	ands	r3, r2
 8002488:	d003      	beq.n	8002492 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 800248a:	693a      	ldr	r2, [r7, #16]
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	4313      	orrs	r3, r2
 8002490:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002492:	4b2f      	ldr	r3, [pc, #188]	; (8002550 <HAL_GPIO_Init+0x2f8>)
 8002494:	693a      	ldr	r2, [r7, #16]
 8002496:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002498:	4b2d      	ldr	r3, [pc, #180]	; (8002550 <HAL_GPIO_Init+0x2f8>)
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	43da      	mvns	r2, r3
 80024a2:	693b      	ldr	r3, [r7, #16]
 80024a4:	4013      	ands	r3, r2
 80024a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	685a      	ldr	r2, [r3, #4]
 80024ac:	2380      	movs	r3, #128	; 0x80
 80024ae:	029b      	lsls	r3, r3, #10
 80024b0:	4013      	ands	r3, r2
 80024b2:	d003      	beq.n	80024bc <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80024b4:	693a      	ldr	r2, [r7, #16]
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	4313      	orrs	r3, r2
 80024ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80024bc:	4b24      	ldr	r3, [pc, #144]	; (8002550 <HAL_GPIO_Init+0x2f8>)
 80024be:	693a      	ldr	r2, [r7, #16]
 80024c0:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024c2:	4b23      	ldr	r3, [pc, #140]	; (8002550 <HAL_GPIO_Init+0x2f8>)
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	43da      	mvns	r2, r3
 80024cc:	693b      	ldr	r3, [r7, #16]
 80024ce:	4013      	ands	r3, r2
 80024d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	685a      	ldr	r2, [r3, #4]
 80024d6:	2380      	movs	r3, #128	; 0x80
 80024d8:	035b      	lsls	r3, r3, #13
 80024da:	4013      	ands	r3, r2
 80024dc:	d003      	beq.n	80024e6 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80024de:	693a      	ldr	r2, [r7, #16]
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	4313      	orrs	r3, r2
 80024e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80024e6:	4b1a      	ldr	r3, [pc, #104]	; (8002550 <HAL_GPIO_Init+0x2f8>)
 80024e8:	693a      	ldr	r2, [r7, #16]
 80024ea:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80024ec:	4b18      	ldr	r3, [pc, #96]	; (8002550 <HAL_GPIO_Init+0x2f8>)
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	43da      	mvns	r2, r3
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	4013      	ands	r3, r2
 80024fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	685a      	ldr	r2, [r3, #4]
 8002500:	2380      	movs	r3, #128	; 0x80
 8002502:	039b      	lsls	r3, r3, #14
 8002504:	4013      	ands	r3, r2
 8002506:	d003      	beq.n	8002510 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8002508:	693a      	ldr	r2, [r7, #16]
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	4313      	orrs	r3, r2
 800250e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002510:	4b0f      	ldr	r3, [pc, #60]	; (8002550 <HAL_GPIO_Init+0x2f8>)
 8002512:	693a      	ldr	r2, [r7, #16]
 8002514:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	3301      	adds	r3, #1
 800251a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	40da      	lsrs	r2, r3
 8002524:	1e13      	subs	r3, r2, #0
 8002526:	d000      	beq.n	800252a <HAL_GPIO_Init+0x2d2>
 8002528:	e6a2      	b.n	8002270 <HAL_GPIO_Init+0x18>
  }
}
 800252a:	46c0      	nop			; (mov r8, r8)
 800252c:	46c0      	nop			; (mov r8, r8)
 800252e:	46bd      	mov	sp, r7
 8002530:	b006      	add	sp, #24
 8002532:	bd80      	pop	{r7, pc}
 8002534:	40021000 	.word	0x40021000
 8002538:	40010000 	.word	0x40010000
 800253c:	50000400 	.word	0x50000400
 8002540:	50000800 	.word	0x50000800
 8002544:	50000c00 	.word	0x50000c00
 8002548:	50001000 	.word	0x50001000
 800254c:	50001c00 	.word	0x50001c00
 8002550:	40010400 	.word	0x40010400

08002554 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b082      	sub	sp, #8
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
 800255c:	0008      	movs	r0, r1
 800255e:	0011      	movs	r1, r2
 8002560:	1cbb      	adds	r3, r7, #2
 8002562:	1c02      	adds	r2, r0, #0
 8002564:	801a      	strh	r2, [r3, #0]
 8002566:	1c7b      	adds	r3, r7, #1
 8002568:	1c0a      	adds	r2, r1, #0
 800256a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800256c:	1c7b      	adds	r3, r7, #1
 800256e:	781b      	ldrb	r3, [r3, #0]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d004      	beq.n	800257e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002574:	1cbb      	adds	r3, r7, #2
 8002576:	881a      	ldrh	r2, [r3, #0]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 800257c:	e003      	b.n	8002586 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 800257e:	1cbb      	adds	r3, r7, #2
 8002580:	881a      	ldrh	r2, [r3, #0]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002586:	46c0      	nop			; (mov r8, r8)
 8002588:	46bd      	mov	sp, r7
 800258a:	b002      	add	sp, #8
 800258c:	bd80      	pop	{r7, pc}
	...

08002590 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002590:	b5b0      	push	{r4, r5, r7, lr}
 8002592:	b08a      	sub	sp, #40	; 0x28
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d102      	bne.n	80025a4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	f000 fbbf 	bl	8002d22 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025a4:	4bc9      	ldr	r3, [pc, #804]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 80025a6:	68db      	ldr	r3, [r3, #12]
 80025a8:	220c      	movs	r2, #12
 80025aa:	4013      	ands	r3, r2
 80025ac:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80025ae:	4bc7      	ldr	r3, [pc, #796]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 80025b0:	68da      	ldr	r2, [r3, #12]
 80025b2:	2380      	movs	r3, #128	; 0x80
 80025b4:	025b      	lsls	r3, r3, #9
 80025b6:	4013      	ands	r3, r2
 80025b8:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	2201      	movs	r2, #1
 80025c0:	4013      	ands	r3, r2
 80025c2:	d100      	bne.n	80025c6 <HAL_RCC_OscConfig+0x36>
 80025c4:	e07e      	b.n	80026c4 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80025c6:	69fb      	ldr	r3, [r7, #28]
 80025c8:	2b08      	cmp	r3, #8
 80025ca:	d007      	beq.n	80025dc <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80025cc:	69fb      	ldr	r3, [r7, #28]
 80025ce:	2b0c      	cmp	r3, #12
 80025d0:	d112      	bne.n	80025f8 <HAL_RCC_OscConfig+0x68>
 80025d2:	69ba      	ldr	r2, [r7, #24]
 80025d4:	2380      	movs	r3, #128	; 0x80
 80025d6:	025b      	lsls	r3, r3, #9
 80025d8:	429a      	cmp	r2, r3
 80025da:	d10d      	bne.n	80025f8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025dc:	4bbb      	ldr	r3, [pc, #748]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	2380      	movs	r3, #128	; 0x80
 80025e2:	029b      	lsls	r3, r3, #10
 80025e4:	4013      	ands	r3, r2
 80025e6:	d100      	bne.n	80025ea <HAL_RCC_OscConfig+0x5a>
 80025e8:	e06b      	b.n	80026c2 <HAL_RCC_OscConfig+0x132>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d167      	bne.n	80026c2 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	f000 fb95 	bl	8002d22 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	685a      	ldr	r2, [r3, #4]
 80025fc:	2380      	movs	r3, #128	; 0x80
 80025fe:	025b      	lsls	r3, r3, #9
 8002600:	429a      	cmp	r2, r3
 8002602:	d107      	bne.n	8002614 <HAL_RCC_OscConfig+0x84>
 8002604:	4bb1      	ldr	r3, [pc, #708]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	4bb0      	ldr	r3, [pc, #704]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 800260a:	2180      	movs	r1, #128	; 0x80
 800260c:	0249      	lsls	r1, r1, #9
 800260e:	430a      	orrs	r2, r1
 8002610:	601a      	str	r2, [r3, #0]
 8002612:	e027      	b.n	8002664 <HAL_RCC_OscConfig+0xd4>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	685a      	ldr	r2, [r3, #4]
 8002618:	23a0      	movs	r3, #160	; 0xa0
 800261a:	02db      	lsls	r3, r3, #11
 800261c:	429a      	cmp	r2, r3
 800261e:	d10e      	bne.n	800263e <HAL_RCC_OscConfig+0xae>
 8002620:	4baa      	ldr	r3, [pc, #680]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	4ba9      	ldr	r3, [pc, #676]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002626:	2180      	movs	r1, #128	; 0x80
 8002628:	02c9      	lsls	r1, r1, #11
 800262a:	430a      	orrs	r2, r1
 800262c:	601a      	str	r2, [r3, #0]
 800262e:	4ba7      	ldr	r3, [pc, #668]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	4ba6      	ldr	r3, [pc, #664]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002634:	2180      	movs	r1, #128	; 0x80
 8002636:	0249      	lsls	r1, r1, #9
 8002638:	430a      	orrs	r2, r1
 800263a:	601a      	str	r2, [r3, #0]
 800263c:	e012      	b.n	8002664 <HAL_RCC_OscConfig+0xd4>
 800263e:	4ba3      	ldr	r3, [pc, #652]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002640:	681a      	ldr	r2, [r3, #0]
 8002642:	4ba2      	ldr	r3, [pc, #648]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002644:	49a2      	ldr	r1, [pc, #648]	; (80028d0 <HAL_RCC_OscConfig+0x340>)
 8002646:	400a      	ands	r2, r1
 8002648:	601a      	str	r2, [r3, #0]
 800264a:	4ba0      	ldr	r3, [pc, #640]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	2380      	movs	r3, #128	; 0x80
 8002650:	025b      	lsls	r3, r3, #9
 8002652:	4013      	ands	r3, r2
 8002654:	60fb      	str	r3, [r7, #12]
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	4b9c      	ldr	r3, [pc, #624]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	4b9b      	ldr	r3, [pc, #620]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 800265e:	499d      	ldr	r1, [pc, #628]	; (80028d4 <HAL_RCC_OscConfig+0x344>)
 8002660:	400a      	ands	r2, r1
 8002662:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d015      	beq.n	8002698 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800266c:	f7ff fc92 	bl	8001f94 <HAL_GetTick>
 8002670:	0003      	movs	r3, r0
 8002672:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002674:	e009      	b.n	800268a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002676:	f7ff fc8d 	bl	8001f94 <HAL_GetTick>
 800267a:	0002      	movs	r2, r0
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	1ad3      	subs	r3, r2, r3
 8002680:	2b64      	cmp	r3, #100	; 0x64
 8002682:	d902      	bls.n	800268a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002684:	2303      	movs	r3, #3
 8002686:	f000 fb4c 	bl	8002d22 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800268a:	4b90      	ldr	r3, [pc, #576]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	2380      	movs	r3, #128	; 0x80
 8002690:	029b      	lsls	r3, r3, #10
 8002692:	4013      	ands	r3, r2
 8002694:	d0ef      	beq.n	8002676 <HAL_RCC_OscConfig+0xe6>
 8002696:	e015      	b.n	80026c4 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002698:	f7ff fc7c 	bl	8001f94 <HAL_GetTick>
 800269c:	0003      	movs	r3, r0
 800269e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80026a0:	e008      	b.n	80026b4 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026a2:	f7ff fc77 	bl	8001f94 <HAL_GetTick>
 80026a6:	0002      	movs	r2, r0
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	1ad3      	subs	r3, r2, r3
 80026ac:	2b64      	cmp	r3, #100	; 0x64
 80026ae:	d901      	bls.n	80026b4 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80026b0:	2303      	movs	r3, #3
 80026b2:	e336      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80026b4:	4b85      	ldr	r3, [pc, #532]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	2380      	movs	r3, #128	; 0x80
 80026ba:	029b      	lsls	r3, r3, #10
 80026bc:	4013      	ands	r3, r2
 80026be:	d1f0      	bne.n	80026a2 <HAL_RCC_OscConfig+0x112>
 80026c0:	e000      	b.n	80026c4 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026c2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	2202      	movs	r2, #2
 80026ca:	4013      	ands	r3, r2
 80026cc:	d100      	bne.n	80026d0 <HAL_RCC_OscConfig+0x140>
 80026ce:	e099      	b.n	8002804 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	68db      	ldr	r3, [r3, #12]
 80026d4:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80026d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026d8:	2220      	movs	r2, #32
 80026da:	4013      	ands	r3, r2
 80026dc:	d009      	beq.n	80026f2 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80026de:	4b7b      	ldr	r3, [pc, #492]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 80026e0:	681a      	ldr	r2, [r3, #0]
 80026e2:	4b7a      	ldr	r3, [pc, #488]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 80026e4:	2120      	movs	r1, #32
 80026e6:	430a      	orrs	r2, r1
 80026e8:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80026ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ec:	2220      	movs	r2, #32
 80026ee:	4393      	bics	r3, r2
 80026f0:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	2b04      	cmp	r3, #4
 80026f6:	d005      	beq.n	8002704 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80026f8:	69fb      	ldr	r3, [r7, #28]
 80026fa:	2b0c      	cmp	r3, #12
 80026fc:	d13e      	bne.n	800277c <HAL_RCC_OscConfig+0x1ec>
 80026fe:	69bb      	ldr	r3, [r7, #24]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d13b      	bne.n	800277c <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002704:	4b71      	ldr	r3, [pc, #452]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2204      	movs	r2, #4
 800270a:	4013      	ands	r3, r2
 800270c:	d004      	beq.n	8002718 <HAL_RCC_OscConfig+0x188>
 800270e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002710:	2b00      	cmp	r3, #0
 8002712:	d101      	bne.n	8002718 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002714:	2301      	movs	r3, #1
 8002716:	e304      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002718:	4b6c      	ldr	r3, [pc, #432]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	4a6e      	ldr	r2, [pc, #440]	; (80028d8 <HAL_RCC_OscConfig+0x348>)
 800271e:	4013      	ands	r3, r2
 8002720:	0019      	movs	r1, r3
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	691b      	ldr	r3, [r3, #16]
 8002726:	021a      	lsls	r2, r3, #8
 8002728:	4b68      	ldr	r3, [pc, #416]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 800272a:	430a      	orrs	r2, r1
 800272c:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800272e:	4b67      	ldr	r3, [pc, #412]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	2209      	movs	r2, #9
 8002734:	4393      	bics	r3, r2
 8002736:	0019      	movs	r1, r3
 8002738:	4b64      	ldr	r3, [pc, #400]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 800273a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800273c:	430a      	orrs	r2, r1
 800273e:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002740:	f000 fc42 	bl	8002fc8 <HAL_RCC_GetSysClockFreq>
 8002744:	0001      	movs	r1, r0
 8002746:	4b61      	ldr	r3, [pc, #388]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	091b      	lsrs	r3, r3, #4
 800274c:	220f      	movs	r2, #15
 800274e:	4013      	ands	r3, r2
 8002750:	4a62      	ldr	r2, [pc, #392]	; (80028dc <HAL_RCC_OscConfig+0x34c>)
 8002752:	5cd3      	ldrb	r3, [r2, r3]
 8002754:	000a      	movs	r2, r1
 8002756:	40da      	lsrs	r2, r3
 8002758:	4b61      	ldr	r3, [pc, #388]	; (80028e0 <HAL_RCC_OscConfig+0x350>)
 800275a:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800275c:	4b61      	ldr	r3, [pc, #388]	; (80028e4 <HAL_RCC_OscConfig+0x354>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	2513      	movs	r5, #19
 8002762:	197c      	adds	r4, r7, r5
 8002764:	0018      	movs	r0, r3
 8002766:	f7ff fa3d 	bl	8001be4 <HAL_InitTick>
 800276a:	0003      	movs	r3, r0
 800276c:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800276e:	197b      	adds	r3, r7, r5
 8002770:	781b      	ldrb	r3, [r3, #0]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d046      	beq.n	8002804 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8002776:	197b      	adds	r3, r7, r5
 8002778:	781b      	ldrb	r3, [r3, #0]
 800277a:	e2d2      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800277c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800277e:	2b00      	cmp	r3, #0
 8002780:	d027      	beq.n	80027d2 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002782:	4b52      	ldr	r3, [pc, #328]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	2209      	movs	r2, #9
 8002788:	4393      	bics	r3, r2
 800278a:	0019      	movs	r1, r3
 800278c:	4b4f      	ldr	r3, [pc, #316]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 800278e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002790:	430a      	orrs	r2, r1
 8002792:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002794:	f7ff fbfe 	bl	8001f94 <HAL_GetTick>
 8002798:	0003      	movs	r3, r0
 800279a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800279c:	e008      	b.n	80027b0 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800279e:	f7ff fbf9 	bl	8001f94 <HAL_GetTick>
 80027a2:	0002      	movs	r2, r0
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	1ad3      	subs	r3, r2, r3
 80027a8:	2b02      	cmp	r3, #2
 80027aa:	d901      	bls.n	80027b0 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 80027ac:	2303      	movs	r3, #3
 80027ae:	e2b8      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80027b0:	4b46      	ldr	r3, [pc, #280]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	2204      	movs	r2, #4
 80027b6:	4013      	ands	r3, r2
 80027b8:	d0f1      	beq.n	800279e <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027ba:	4b44      	ldr	r3, [pc, #272]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	4a46      	ldr	r2, [pc, #280]	; (80028d8 <HAL_RCC_OscConfig+0x348>)
 80027c0:	4013      	ands	r3, r2
 80027c2:	0019      	movs	r1, r3
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	691b      	ldr	r3, [r3, #16]
 80027c8:	021a      	lsls	r2, r3, #8
 80027ca:	4b40      	ldr	r3, [pc, #256]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 80027cc:	430a      	orrs	r2, r1
 80027ce:	605a      	str	r2, [r3, #4]
 80027d0:	e018      	b.n	8002804 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027d2:	4b3e      	ldr	r3, [pc, #248]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	4b3d      	ldr	r3, [pc, #244]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 80027d8:	2101      	movs	r1, #1
 80027da:	438a      	bics	r2, r1
 80027dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027de:	f7ff fbd9 	bl	8001f94 <HAL_GetTick>
 80027e2:	0003      	movs	r3, r0
 80027e4:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80027e6:	e008      	b.n	80027fa <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027e8:	f7ff fbd4 	bl	8001f94 <HAL_GetTick>
 80027ec:	0002      	movs	r2, r0
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d901      	bls.n	80027fa <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 80027f6:	2303      	movs	r3, #3
 80027f8:	e293      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80027fa:	4b34      	ldr	r3, [pc, #208]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	2204      	movs	r2, #4
 8002800:	4013      	ands	r3, r2
 8002802:	d1f1      	bne.n	80027e8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	2210      	movs	r2, #16
 800280a:	4013      	ands	r3, r2
 800280c:	d100      	bne.n	8002810 <HAL_RCC_OscConfig+0x280>
 800280e:	e0a2      	b.n	8002956 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d140      	bne.n	8002898 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002816:	4b2d      	ldr	r3, [pc, #180]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	2380      	movs	r3, #128	; 0x80
 800281c:	009b      	lsls	r3, r3, #2
 800281e:	4013      	ands	r3, r2
 8002820:	d005      	beq.n	800282e <HAL_RCC_OscConfig+0x29e>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	69db      	ldr	r3, [r3, #28]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d101      	bne.n	800282e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e279      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800282e:	4b27      	ldr	r3, [pc, #156]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	4a2d      	ldr	r2, [pc, #180]	; (80028e8 <HAL_RCC_OscConfig+0x358>)
 8002834:	4013      	ands	r3, r2
 8002836:	0019      	movs	r1, r3
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800283c:	4b23      	ldr	r3, [pc, #140]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 800283e:	430a      	orrs	r2, r1
 8002840:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002842:	4b22      	ldr	r3, [pc, #136]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	021b      	lsls	r3, r3, #8
 8002848:	0a19      	lsrs	r1, r3, #8
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6a1b      	ldr	r3, [r3, #32]
 800284e:	061a      	lsls	r2, r3, #24
 8002850:	4b1e      	ldr	r3, [pc, #120]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002852:	430a      	orrs	r2, r1
 8002854:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800285a:	0b5b      	lsrs	r3, r3, #13
 800285c:	3301      	adds	r3, #1
 800285e:	2280      	movs	r2, #128	; 0x80
 8002860:	0212      	lsls	r2, r2, #8
 8002862:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002864:	4b19      	ldr	r3, [pc, #100]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	091b      	lsrs	r3, r3, #4
 800286a:	210f      	movs	r1, #15
 800286c:	400b      	ands	r3, r1
 800286e:	491b      	ldr	r1, [pc, #108]	; (80028dc <HAL_RCC_OscConfig+0x34c>)
 8002870:	5ccb      	ldrb	r3, [r1, r3]
 8002872:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002874:	4b1a      	ldr	r3, [pc, #104]	; (80028e0 <HAL_RCC_OscConfig+0x350>)
 8002876:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8002878:	4b1a      	ldr	r3, [pc, #104]	; (80028e4 <HAL_RCC_OscConfig+0x354>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	2513      	movs	r5, #19
 800287e:	197c      	adds	r4, r7, r5
 8002880:	0018      	movs	r0, r3
 8002882:	f7ff f9af 	bl	8001be4 <HAL_InitTick>
 8002886:	0003      	movs	r3, r0
 8002888:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800288a:	197b      	adds	r3, r7, r5
 800288c:	781b      	ldrb	r3, [r3, #0]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d061      	beq.n	8002956 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8002892:	197b      	adds	r3, r7, r5
 8002894:	781b      	ldrb	r3, [r3, #0]
 8002896:	e244      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	69db      	ldr	r3, [r3, #28]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d040      	beq.n	8002922 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80028a0:	4b0a      	ldr	r3, [pc, #40]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	4b09      	ldr	r3, [pc, #36]	; (80028cc <HAL_RCC_OscConfig+0x33c>)
 80028a6:	2180      	movs	r1, #128	; 0x80
 80028a8:	0049      	lsls	r1, r1, #1
 80028aa:	430a      	orrs	r2, r1
 80028ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028ae:	f7ff fb71 	bl	8001f94 <HAL_GetTick>
 80028b2:	0003      	movs	r3, r0
 80028b4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80028b6:	e019      	b.n	80028ec <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80028b8:	f7ff fb6c 	bl	8001f94 <HAL_GetTick>
 80028bc:	0002      	movs	r2, r0
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	1ad3      	subs	r3, r2, r3
 80028c2:	2b02      	cmp	r3, #2
 80028c4:	d912      	bls.n	80028ec <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 80028c6:	2303      	movs	r3, #3
 80028c8:	e22b      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
 80028ca:	46c0      	nop			; (mov r8, r8)
 80028cc:	40021000 	.word	0x40021000
 80028d0:	fffeffff 	.word	0xfffeffff
 80028d4:	fffbffff 	.word	0xfffbffff
 80028d8:	ffffe0ff 	.word	0xffffe0ff
 80028dc:	08009120 	.word	0x08009120
 80028e0:	20000244 	.word	0x20000244
 80028e4:	20000248 	.word	0x20000248
 80028e8:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80028ec:	4bca      	ldr	r3, [pc, #808]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	2380      	movs	r3, #128	; 0x80
 80028f2:	009b      	lsls	r3, r3, #2
 80028f4:	4013      	ands	r3, r2
 80028f6:	d0df      	beq.n	80028b8 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028f8:	4bc7      	ldr	r3, [pc, #796]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	4ac7      	ldr	r2, [pc, #796]	; (8002c1c <HAL_RCC_OscConfig+0x68c>)
 80028fe:	4013      	ands	r3, r2
 8002900:	0019      	movs	r1, r3
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002906:	4bc4      	ldr	r3, [pc, #784]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002908:	430a      	orrs	r2, r1
 800290a:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800290c:	4bc2      	ldr	r3, [pc, #776]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	021b      	lsls	r3, r3, #8
 8002912:	0a19      	lsrs	r1, r3, #8
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6a1b      	ldr	r3, [r3, #32]
 8002918:	061a      	lsls	r2, r3, #24
 800291a:	4bbf      	ldr	r3, [pc, #764]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 800291c:	430a      	orrs	r2, r1
 800291e:	605a      	str	r2, [r3, #4]
 8002920:	e019      	b.n	8002956 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002922:	4bbd      	ldr	r3, [pc, #756]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002924:	681a      	ldr	r2, [r3, #0]
 8002926:	4bbc      	ldr	r3, [pc, #752]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002928:	49bd      	ldr	r1, [pc, #756]	; (8002c20 <HAL_RCC_OscConfig+0x690>)
 800292a:	400a      	ands	r2, r1
 800292c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800292e:	f7ff fb31 	bl	8001f94 <HAL_GetTick>
 8002932:	0003      	movs	r3, r0
 8002934:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002936:	e008      	b.n	800294a <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002938:	f7ff fb2c 	bl	8001f94 <HAL_GetTick>
 800293c:	0002      	movs	r2, r0
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	2b02      	cmp	r3, #2
 8002944:	d901      	bls.n	800294a <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8002946:	2303      	movs	r3, #3
 8002948:	e1eb      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800294a:	4bb3      	ldr	r3, [pc, #716]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	2380      	movs	r3, #128	; 0x80
 8002950:	009b      	lsls	r3, r3, #2
 8002952:	4013      	ands	r3, r2
 8002954:	d1f0      	bne.n	8002938 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	2208      	movs	r2, #8
 800295c:	4013      	ands	r3, r2
 800295e:	d036      	beq.n	80029ce <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	695b      	ldr	r3, [r3, #20]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d019      	beq.n	800299c <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002968:	4bab      	ldr	r3, [pc, #684]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 800296a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800296c:	4baa      	ldr	r3, [pc, #680]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 800296e:	2101      	movs	r1, #1
 8002970:	430a      	orrs	r2, r1
 8002972:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002974:	f7ff fb0e 	bl	8001f94 <HAL_GetTick>
 8002978:	0003      	movs	r3, r0
 800297a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800297c:	e008      	b.n	8002990 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800297e:	f7ff fb09 	bl	8001f94 <HAL_GetTick>
 8002982:	0002      	movs	r2, r0
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	1ad3      	subs	r3, r2, r3
 8002988:	2b02      	cmp	r3, #2
 800298a:	d901      	bls.n	8002990 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 800298c:	2303      	movs	r3, #3
 800298e:	e1c8      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002990:	4ba1      	ldr	r3, [pc, #644]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002992:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002994:	2202      	movs	r2, #2
 8002996:	4013      	ands	r3, r2
 8002998:	d0f1      	beq.n	800297e <HAL_RCC_OscConfig+0x3ee>
 800299a:	e018      	b.n	80029ce <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800299c:	4b9e      	ldr	r3, [pc, #632]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 800299e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80029a0:	4b9d      	ldr	r3, [pc, #628]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 80029a2:	2101      	movs	r1, #1
 80029a4:	438a      	bics	r2, r1
 80029a6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029a8:	f7ff faf4 	bl	8001f94 <HAL_GetTick>
 80029ac:	0003      	movs	r3, r0
 80029ae:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80029b0:	e008      	b.n	80029c4 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80029b2:	f7ff faef 	bl	8001f94 <HAL_GetTick>
 80029b6:	0002      	movs	r2, r0
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	1ad3      	subs	r3, r2, r3
 80029bc:	2b02      	cmp	r3, #2
 80029be:	d901      	bls.n	80029c4 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 80029c0:	2303      	movs	r3, #3
 80029c2:	e1ae      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80029c4:	4b94      	ldr	r3, [pc, #592]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 80029c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029c8:	2202      	movs	r2, #2
 80029ca:	4013      	ands	r3, r2
 80029cc:	d1f1      	bne.n	80029b2 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	2204      	movs	r2, #4
 80029d4:	4013      	ands	r3, r2
 80029d6:	d100      	bne.n	80029da <HAL_RCC_OscConfig+0x44a>
 80029d8:	e0ae      	b.n	8002b38 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029da:	2023      	movs	r0, #35	; 0x23
 80029dc:	183b      	adds	r3, r7, r0
 80029de:	2200      	movs	r2, #0
 80029e0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029e2:	4b8d      	ldr	r3, [pc, #564]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 80029e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80029e6:	2380      	movs	r3, #128	; 0x80
 80029e8:	055b      	lsls	r3, r3, #21
 80029ea:	4013      	ands	r3, r2
 80029ec:	d109      	bne.n	8002a02 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029ee:	4b8a      	ldr	r3, [pc, #552]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 80029f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80029f2:	4b89      	ldr	r3, [pc, #548]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 80029f4:	2180      	movs	r1, #128	; 0x80
 80029f6:	0549      	lsls	r1, r1, #21
 80029f8:	430a      	orrs	r2, r1
 80029fa:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80029fc:	183b      	adds	r3, r7, r0
 80029fe:	2201      	movs	r2, #1
 8002a00:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a02:	4b88      	ldr	r3, [pc, #544]	; (8002c24 <HAL_RCC_OscConfig+0x694>)
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	2380      	movs	r3, #128	; 0x80
 8002a08:	005b      	lsls	r3, r3, #1
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	d11a      	bne.n	8002a44 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a0e:	4b85      	ldr	r3, [pc, #532]	; (8002c24 <HAL_RCC_OscConfig+0x694>)
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	4b84      	ldr	r3, [pc, #528]	; (8002c24 <HAL_RCC_OscConfig+0x694>)
 8002a14:	2180      	movs	r1, #128	; 0x80
 8002a16:	0049      	lsls	r1, r1, #1
 8002a18:	430a      	orrs	r2, r1
 8002a1a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a1c:	f7ff faba 	bl	8001f94 <HAL_GetTick>
 8002a20:	0003      	movs	r3, r0
 8002a22:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a24:	e008      	b.n	8002a38 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a26:	f7ff fab5 	bl	8001f94 <HAL_GetTick>
 8002a2a:	0002      	movs	r2, r0
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	1ad3      	subs	r3, r2, r3
 8002a30:	2b64      	cmp	r3, #100	; 0x64
 8002a32:	d901      	bls.n	8002a38 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8002a34:	2303      	movs	r3, #3
 8002a36:	e174      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a38:	4b7a      	ldr	r3, [pc, #488]	; (8002c24 <HAL_RCC_OscConfig+0x694>)
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	2380      	movs	r3, #128	; 0x80
 8002a3e:	005b      	lsls	r3, r3, #1
 8002a40:	4013      	ands	r3, r2
 8002a42:	d0f0      	beq.n	8002a26 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	689a      	ldr	r2, [r3, #8]
 8002a48:	2380      	movs	r3, #128	; 0x80
 8002a4a:	005b      	lsls	r3, r3, #1
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d107      	bne.n	8002a60 <HAL_RCC_OscConfig+0x4d0>
 8002a50:	4b71      	ldr	r3, [pc, #452]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002a52:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002a54:	4b70      	ldr	r3, [pc, #448]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002a56:	2180      	movs	r1, #128	; 0x80
 8002a58:	0049      	lsls	r1, r1, #1
 8002a5a:	430a      	orrs	r2, r1
 8002a5c:	651a      	str	r2, [r3, #80]	; 0x50
 8002a5e:	e031      	b.n	8002ac4 <HAL_RCC_OscConfig+0x534>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d10c      	bne.n	8002a82 <HAL_RCC_OscConfig+0x4f2>
 8002a68:	4b6b      	ldr	r3, [pc, #428]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002a6a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002a6c:	4b6a      	ldr	r3, [pc, #424]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002a6e:	496c      	ldr	r1, [pc, #432]	; (8002c20 <HAL_RCC_OscConfig+0x690>)
 8002a70:	400a      	ands	r2, r1
 8002a72:	651a      	str	r2, [r3, #80]	; 0x50
 8002a74:	4b68      	ldr	r3, [pc, #416]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002a76:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002a78:	4b67      	ldr	r3, [pc, #412]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002a7a:	496b      	ldr	r1, [pc, #428]	; (8002c28 <HAL_RCC_OscConfig+0x698>)
 8002a7c:	400a      	ands	r2, r1
 8002a7e:	651a      	str	r2, [r3, #80]	; 0x50
 8002a80:	e020      	b.n	8002ac4 <HAL_RCC_OscConfig+0x534>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	689a      	ldr	r2, [r3, #8]
 8002a86:	23a0      	movs	r3, #160	; 0xa0
 8002a88:	00db      	lsls	r3, r3, #3
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d10e      	bne.n	8002aac <HAL_RCC_OscConfig+0x51c>
 8002a8e:	4b62      	ldr	r3, [pc, #392]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002a90:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002a92:	4b61      	ldr	r3, [pc, #388]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002a94:	2180      	movs	r1, #128	; 0x80
 8002a96:	00c9      	lsls	r1, r1, #3
 8002a98:	430a      	orrs	r2, r1
 8002a9a:	651a      	str	r2, [r3, #80]	; 0x50
 8002a9c:	4b5e      	ldr	r3, [pc, #376]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002a9e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002aa0:	4b5d      	ldr	r3, [pc, #372]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002aa2:	2180      	movs	r1, #128	; 0x80
 8002aa4:	0049      	lsls	r1, r1, #1
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	651a      	str	r2, [r3, #80]	; 0x50
 8002aaa:	e00b      	b.n	8002ac4 <HAL_RCC_OscConfig+0x534>
 8002aac:	4b5a      	ldr	r3, [pc, #360]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002aae:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002ab0:	4b59      	ldr	r3, [pc, #356]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002ab2:	495b      	ldr	r1, [pc, #364]	; (8002c20 <HAL_RCC_OscConfig+0x690>)
 8002ab4:	400a      	ands	r2, r1
 8002ab6:	651a      	str	r2, [r3, #80]	; 0x50
 8002ab8:	4b57      	ldr	r3, [pc, #348]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002aba:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002abc:	4b56      	ldr	r3, [pc, #344]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002abe:	495a      	ldr	r1, [pc, #360]	; (8002c28 <HAL_RCC_OscConfig+0x698>)
 8002ac0:	400a      	ands	r2, r1
 8002ac2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d015      	beq.n	8002af8 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002acc:	f7ff fa62 	bl	8001f94 <HAL_GetTick>
 8002ad0:	0003      	movs	r3, r0
 8002ad2:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002ad4:	e009      	b.n	8002aea <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ad6:	f7ff fa5d 	bl	8001f94 <HAL_GetTick>
 8002ada:	0002      	movs	r2, r0
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	1ad3      	subs	r3, r2, r3
 8002ae0:	4a52      	ldr	r2, [pc, #328]	; (8002c2c <HAL_RCC_OscConfig+0x69c>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d901      	bls.n	8002aea <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	e11b      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002aea:	4b4b      	ldr	r3, [pc, #300]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002aec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002aee:	2380      	movs	r3, #128	; 0x80
 8002af0:	009b      	lsls	r3, r3, #2
 8002af2:	4013      	ands	r3, r2
 8002af4:	d0ef      	beq.n	8002ad6 <HAL_RCC_OscConfig+0x546>
 8002af6:	e014      	b.n	8002b22 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002af8:	f7ff fa4c 	bl	8001f94 <HAL_GetTick>
 8002afc:	0003      	movs	r3, r0
 8002afe:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002b00:	e009      	b.n	8002b16 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b02:	f7ff fa47 	bl	8001f94 <HAL_GetTick>
 8002b06:	0002      	movs	r2, r0
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	1ad3      	subs	r3, r2, r3
 8002b0c:	4a47      	ldr	r2, [pc, #284]	; (8002c2c <HAL_RCC_OscConfig+0x69c>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d901      	bls.n	8002b16 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8002b12:	2303      	movs	r3, #3
 8002b14:	e105      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002b16:	4b40      	ldr	r3, [pc, #256]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002b18:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002b1a:	2380      	movs	r3, #128	; 0x80
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	4013      	ands	r3, r2
 8002b20:	d1ef      	bne.n	8002b02 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002b22:	2323      	movs	r3, #35	; 0x23
 8002b24:	18fb      	adds	r3, r7, r3
 8002b26:	781b      	ldrb	r3, [r3, #0]
 8002b28:	2b01      	cmp	r3, #1
 8002b2a:	d105      	bne.n	8002b38 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b2c:	4b3a      	ldr	r3, [pc, #232]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002b2e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b30:	4b39      	ldr	r3, [pc, #228]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002b32:	493f      	ldr	r1, [pc, #252]	; (8002c30 <HAL_RCC_OscConfig+0x6a0>)
 8002b34:	400a      	ands	r2, r1
 8002b36:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	2220      	movs	r2, #32
 8002b3e:	4013      	ands	r3, r2
 8002b40:	d049      	beq.n	8002bd6 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	699b      	ldr	r3, [r3, #24]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d026      	beq.n	8002b98 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002b4a:	4b33      	ldr	r3, [pc, #204]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002b4c:	689a      	ldr	r2, [r3, #8]
 8002b4e:	4b32      	ldr	r3, [pc, #200]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002b50:	2101      	movs	r1, #1
 8002b52:	430a      	orrs	r2, r1
 8002b54:	609a      	str	r2, [r3, #8]
 8002b56:	4b30      	ldr	r3, [pc, #192]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002b58:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b5a:	4b2f      	ldr	r3, [pc, #188]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002b5c:	2101      	movs	r1, #1
 8002b5e:	430a      	orrs	r2, r1
 8002b60:	635a      	str	r2, [r3, #52]	; 0x34
 8002b62:	4b34      	ldr	r3, [pc, #208]	; (8002c34 <HAL_RCC_OscConfig+0x6a4>)
 8002b64:	6a1a      	ldr	r2, [r3, #32]
 8002b66:	4b33      	ldr	r3, [pc, #204]	; (8002c34 <HAL_RCC_OscConfig+0x6a4>)
 8002b68:	2180      	movs	r1, #128	; 0x80
 8002b6a:	0189      	lsls	r1, r1, #6
 8002b6c:	430a      	orrs	r2, r1
 8002b6e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b70:	f7ff fa10 	bl	8001f94 <HAL_GetTick>
 8002b74:	0003      	movs	r3, r0
 8002b76:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002b78:	e008      	b.n	8002b8c <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b7a:	f7ff fa0b 	bl	8001f94 <HAL_GetTick>
 8002b7e:	0002      	movs	r2, r0
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	1ad3      	subs	r3, r2, r3
 8002b84:	2b02      	cmp	r3, #2
 8002b86:	d901      	bls.n	8002b8c <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8002b88:	2303      	movs	r3, #3
 8002b8a:	e0ca      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002b8c:	4b22      	ldr	r3, [pc, #136]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	2202      	movs	r2, #2
 8002b92:	4013      	ands	r3, r2
 8002b94:	d0f1      	beq.n	8002b7a <HAL_RCC_OscConfig+0x5ea>
 8002b96:	e01e      	b.n	8002bd6 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002b98:	4b1f      	ldr	r3, [pc, #124]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002b9a:	689a      	ldr	r2, [r3, #8]
 8002b9c:	4b1e      	ldr	r3, [pc, #120]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002b9e:	2101      	movs	r1, #1
 8002ba0:	438a      	bics	r2, r1
 8002ba2:	609a      	str	r2, [r3, #8]
 8002ba4:	4b23      	ldr	r3, [pc, #140]	; (8002c34 <HAL_RCC_OscConfig+0x6a4>)
 8002ba6:	6a1a      	ldr	r2, [r3, #32]
 8002ba8:	4b22      	ldr	r3, [pc, #136]	; (8002c34 <HAL_RCC_OscConfig+0x6a4>)
 8002baa:	4923      	ldr	r1, [pc, #140]	; (8002c38 <HAL_RCC_OscConfig+0x6a8>)
 8002bac:	400a      	ands	r2, r1
 8002bae:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bb0:	f7ff f9f0 	bl	8001f94 <HAL_GetTick>
 8002bb4:	0003      	movs	r3, r0
 8002bb6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002bb8:	e008      	b.n	8002bcc <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002bba:	f7ff f9eb 	bl	8001f94 <HAL_GetTick>
 8002bbe:	0002      	movs	r2, r0
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	1ad3      	subs	r3, r2, r3
 8002bc4:	2b02      	cmp	r3, #2
 8002bc6:	d901      	bls.n	8002bcc <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8002bc8:	2303      	movs	r3, #3
 8002bca:	e0aa      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002bcc:	4b12      	ldr	r3, [pc, #72]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	2202      	movs	r2, #2
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	d1f1      	bne.n	8002bba <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d100      	bne.n	8002be0 <HAL_RCC_OscConfig+0x650>
 8002bde:	e09f      	b.n	8002d20 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002be0:	69fb      	ldr	r3, [r7, #28]
 8002be2:	2b0c      	cmp	r3, #12
 8002be4:	d100      	bne.n	8002be8 <HAL_RCC_OscConfig+0x658>
 8002be6:	e078      	b.n	8002cda <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bec:	2b02      	cmp	r3, #2
 8002bee:	d159      	bne.n	8002ca4 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bf0:	4b09      	ldr	r3, [pc, #36]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002bf2:	681a      	ldr	r2, [r3, #0]
 8002bf4:	4b08      	ldr	r3, [pc, #32]	; (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002bf6:	4911      	ldr	r1, [pc, #68]	; (8002c3c <HAL_RCC_OscConfig+0x6ac>)
 8002bf8:	400a      	ands	r2, r1
 8002bfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bfc:	f7ff f9ca 	bl	8001f94 <HAL_GetTick>
 8002c00:	0003      	movs	r3, r0
 8002c02:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002c04:	e01c      	b.n	8002c40 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c06:	f7ff f9c5 	bl	8001f94 <HAL_GetTick>
 8002c0a:	0002      	movs	r2, r0
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	1ad3      	subs	r3, r2, r3
 8002c10:	2b02      	cmp	r3, #2
 8002c12:	d915      	bls.n	8002c40 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8002c14:	2303      	movs	r3, #3
 8002c16:	e084      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
 8002c18:	40021000 	.word	0x40021000
 8002c1c:	ffff1fff 	.word	0xffff1fff
 8002c20:	fffffeff 	.word	0xfffffeff
 8002c24:	40007000 	.word	0x40007000
 8002c28:	fffffbff 	.word	0xfffffbff
 8002c2c:	00001388 	.word	0x00001388
 8002c30:	efffffff 	.word	0xefffffff
 8002c34:	40010000 	.word	0x40010000
 8002c38:	ffffdfff 	.word	0xffffdfff
 8002c3c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002c40:	4b3a      	ldr	r3, [pc, #232]	; (8002d2c <HAL_RCC_OscConfig+0x79c>)
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	2380      	movs	r3, #128	; 0x80
 8002c46:	049b      	lsls	r3, r3, #18
 8002c48:	4013      	ands	r3, r2
 8002c4a:	d1dc      	bne.n	8002c06 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c4c:	4b37      	ldr	r3, [pc, #220]	; (8002d2c <HAL_RCC_OscConfig+0x79c>)
 8002c4e:	68db      	ldr	r3, [r3, #12]
 8002c50:	4a37      	ldr	r2, [pc, #220]	; (8002d30 <HAL_RCC_OscConfig+0x7a0>)
 8002c52:	4013      	ands	r3, r2
 8002c54:	0019      	movs	r1, r3
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c5e:	431a      	orrs	r2, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c64:	431a      	orrs	r2, r3
 8002c66:	4b31      	ldr	r3, [pc, #196]	; (8002d2c <HAL_RCC_OscConfig+0x79c>)
 8002c68:	430a      	orrs	r2, r1
 8002c6a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c6c:	4b2f      	ldr	r3, [pc, #188]	; (8002d2c <HAL_RCC_OscConfig+0x79c>)
 8002c6e:	681a      	ldr	r2, [r3, #0]
 8002c70:	4b2e      	ldr	r3, [pc, #184]	; (8002d2c <HAL_RCC_OscConfig+0x79c>)
 8002c72:	2180      	movs	r1, #128	; 0x80
 8002c74:	0449      	lsls	r1, r1, #17
 8002c76:	430a      	orrs	r2, r1
 8002c78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c7a:	f7ff f98b 	bl	8001f94 <HAL_GetTick>
 8002c7e:	0003      	movs	r3, r0
 8002c80:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002c82:	e008      	b.n	8002c96 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c84:	f7ff f986 	bl	8001f94 <HAL_GetTick>
 8002c88:	0002      	movs	r2, r0
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	2b02      	cmp	r3, #2
 8002c90:	d901      	bls.n	8002c96 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8002c92:	2303      	movs	r3, #3
 8002c94:	e045      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002c96:	4b25      	ldr	r3, [pc, #148]	; (8002d2c <HAL_RCC_OscConfig+0x79c>)
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	2380      	movs	r3, #128	; 0x80
 8002c9c:	049b      	lsls	r3, r3, #18
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	d0f0      	beq.n	8002c84 <HAL_RCC_OscConfig+0x6f4>
 8002ca2:	e03d      	b.n	8002d20 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ca4:	4b21      	ldr	r3, [pc, #132]	; (8002d2c <HAL_RCC_OscConfig+0x79c>)
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	4b20      	ldr	r3, [pc, #128]	; (8002d2c <HAL_RCC_OscConfig+0x79c>)
 8002caa:	4922      	ldr	r1, [pc, #136]	; (8002d34 <HAL_RCC_OscConfig+0x7a4>)
 8002cac:	400a      	ands	r2, r1
 8002cae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cb0:	f7ff f970 	bl	8001f94 <HAL_GetTick>
 8002cb4:	0003      	movs	r3, r0
 8002cb6:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002cb8:	e008      	b.n	8002ccc <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cba:	f7ff f96b 	bl	8001f94 <HAL_GetTick>
 8002cbe:	0002      	movs	r2, r0
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	1ad3      	subs	r3, r2, r3
 8002cc4:	2b02      	cmp	r3, #2
 8002cc6:	d901      	bls.n	8002ccc <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8002cc8:	2303      	movs	r3, #3
 8002cca:	e02a      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002ccc:	4b17      	ldr	r3, [pc, #92]	; (8002d2c <HAL_RCC_OscConfig+0x79c>)
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	2380      	movs	r3, #128	; 0x80
 8002cd2:	049b      	lsls	r3, r3, #18
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	d1f0      	bne.n	8002cba <HAL_RCC_OscConfig+0x72a>
 8002cd8:	e022      	b.n	8002d20 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d101      	bne.n	8002ce6 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e01d      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ce6:	4b11      	ldr	r3, [pc, #68]	; (8002d2c <HAL_RCC_OscConfig+0x79c>)
 8002ce8:	68db      	ldr	r3, [r3, #12]
 8002cea:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cec:	69ba      	ldr	r2, [r7, #24]
 8002cee:	2380      	movs	r3, #128	; 0x80
 8002cf0:	025b      	lsls	r3, r3, #9
 8002cf2:	401a      	ands	r2, r3
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d10f      	bne.n	8002d1c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002cfc:	69ba      	ldr	r2, [r7, #24]
 8002cfe:	23f0      	movs	r3, #240	; 0xf0
 8002d00:	039b      	lsls	r3, r3, #14
 8002d02:	401a      	ands	r2, r3
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d107      	bne.n	8002d1c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002d0c:	69ba      	ldr	r2, [r7, #24]
 8002d0e:	23c0      	movs	r3, #192	; 0xc0
 8002d10:	041b      	lsls	r3, r3, #16
 8002d12:	401a      	ands	r2, r3
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d001      	beq.n	8002d20 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e000      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8002d20:	2300      	movs	r3, #0
}
 8002d22:	0018      	movs	r0, r3
 8002d24:	46bd      	mov	sp, r7
 8002d26:	b00a      	add	sp, #40	; 0x28
 8002d28:	bdb0      	pop	{r4, r5, r7, pc}
 8002d2a:	46c0      	nop			; (mov r8, r8)
 8002d2c:	40021000 	.word	0x40021000
 8002d30:	ff02ffff 	.word	0xff02ffff
 8002d34:	feffffff 	.word	0xfeffffff

08002d38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d38:	b5b0      	push	{r4, r5, r7, lr}
 8002d3a:	b084      	sub	sp, #16
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
 8002d40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d101      	bne.n	8002d4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e128      	b.n	8002f9e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d4c:	4b96      	ldr	r3, [pc, #600]	; (8002fa8 <HAL_RCC_ClockConfig+0x270>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	2201      	movs	r2, #1
 8002d52:	4013      	ands	r3, r2
 8002d54:	683a      	ldr	r2, [r7, #0]
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d91e      	bls.n	8002d98 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d5a:	4b93      	ldr	r3, [pc, #588]	; (8002fa8 <HAL_RCC_ClockConfig+0x270>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	2201      	movs	r2, #1
 8002d60:	4393      	bics	r3, r2
 8002d62:	0019      	movs	r1, r3
 8002d64:	4b90      	ldr	r3, [pc, #576]	; (8002fa8 <HAL_RCC_ClockConfig+0x270>)
 8002d66:	683a      	ldr	r2, [r7, #0]
 8002d68:	430a      	orrs	r2, r1
 8002d6a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002d6c:	f7ff f912 	bl	8001f94 <HAL_GetTick>
 8002d70:	0003      	movs	r3, r0
 8002d72:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d74:	e009      	b.n	8002d8a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d76:	f7ff f90d 	bl	8001f94 <HAL_GetTick>
 8002d7a:	0002      	movs	r2, r0
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	1ad3      	subs	r3, r2, r3
 8002d80:	4a8a      	ldr	r2, [pc, #552]	; (8002fac <HAL_RCC_ClockConfig+0x274>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d901      	bls.n	8002d8a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002d86:	2303      	movs	r3, #3
 8002d88:	e109      	b.n	8002f9e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d8a:	4b87      	ldr	r3, [pc, #540]	; (8002fa8 <HAL_RCC_ClockConfig+0x270>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	2201      	movs	r2, #1
 8002d90:	4013      	ands	r3, r2
 8002d92:	683a      	ldr	r2, [r7, #0]
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d1ee      	bne.n	8002d76 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	2202      	movs	r2, #2
 8002d9e:	4013      	ands	r3, r2
 8002da0:	d009      	beq.n	8002db6 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002da2:	4b83      	ldr	r3, [pc, #524]	; (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002da4:	68db      	ldr	r3, [r3, #12]
 8002da6:	22f0      	movs	r2, #240	; 0xf0
 8002da8:	4393      	bics	r3, r2
 8002daa:	0019      	movs	r1, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	689a      	ldr	r2, [r3, #8]
 8002db0:	4b7f      	ldr	r3, [pc, #508]	; (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002db2:	430a      	orrs	r2, r1
 8002db4:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	2201      	movs	r2, #1
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	d100      	bne.n	8002dc2 <HAL_RCC_ClockConfig+0x8a>
 8002dc0:	e089      	b.n	8002ed6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	2b02      	cmp	r3, #2
 8002dc8:	d107      	bne.n	8002dda <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002dca:	4b79      	ldr	r3, [pc, #484]	; (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	2380      	movs	r3, #128	; 0x80
 8002dd0:	029b      	lsls	r3, r3, #10
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	d120      	bne.n	8002e18 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e0e1      	b.n	8002f9e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	2b03      	cmp	r3, #3
 8002de0:	d107      	bne.n	8002df2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002de2:	4b73      	ldr	r3, [pc, #460]	; (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	2380      	movs	r3, #128	; 0x80
 8002de8:	049b      	lsls	r3, r3, #18
 8002dea:	4013      	ands	r3, r2
 8002dec:	d114      	bne.n	8002e18 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	e0d5      	b.n	8002f9e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	2b01      	cmp	r3, #1
 8002df8:	d106      	bne.n	8002e08 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002dfa:	4b6d      	ldr	r3, [pc, #436]	; (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	2204      	movs	r2, #4
 8002e00:	4013      	ands	r3, r2
 8002e02:	d109      	bne.n	8002e18 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	e0ca      	b.n	8002f9e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002e08:	4b69      	ldr	r3, [pc, #420]	; (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	2380      	movs	r3, #128	; 0x80
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	4013      	ands	r3, r2
 8002e12:	d101      	bne.n	8002e18 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002e14:	2301      	movs	r3, #1
 8002e16:	e0c2      	b.n	8002f9e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e18:	4b65      	ldr	r3, [pc, #404]	; (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002e1a:	68db      	ldr	r3, [r3, #12]
 8002e1c:	2203      	movs	r2, #3
 8002e1e:	4393      	bics	r3, r2
 8002e20:	0019      	movs	r1, r3
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	685a      	ldr	r2, [r3, #4]
 8002e26:	4b62      	ldr	r3, [pc, #392]	; (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002e28:	430a      	orrs	r2, r1
 8002e2a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e2c:	f7ff f8b2 	bl	8001f94 <HAL_GetTick>
 8002e30:	0003      	movs	r3, r0
 8002e32:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	2b02      	cmp	r3, #2
 8002e3a:	d111      	bne.n	8002e60 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e3c:	e009      	b.n	8002e52 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e3e:	f7ff f8a9 	bl	8001f94 <HAL_GetTick>
 8002e42:	0002      	movs	r2, r0
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	4a58      	ldr	r2, [pc, #352]	; (8002fac <HAL_RCC_ClockConfig+0x274>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d901      	bls.n	8002e52 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8002e4e:	2303      	movs	r3, #3
 8002e50:	e0a5      	b.n	8002f9e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e52:	4b57      	ldr	r3, [pc, #348]	; (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002e54:	68db      	ldr	r3, [r3, #12]
 8002e56:	220c      	movs	r2, #12
 8002e58:	4013      	ands	r3, r2
 8002e5a:	2b08      	cmp	r3, #8
 8002e5c:	d1ef      	bne.n	8002e3e <HAL_RCC_ClockConfig+0x106>
 8002e5e:	e03a      	b.n	8002ed6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	2b03      	cmp	r3, #3
 8002e66:	d111      	bne.n	8002e8c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e68:	e009      	b.n	8002e7e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e6a:	f7ff f893 	bl	8001f94 <HAL_GetTick>
 8002e6e:	0002      	movs	r2, r0
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	1ad3      	subs	r3, r2, r3
 8002e74:	4a4d      	ldr	r2, [pc, #308]	; (8002fac <HAL_RCC_ClockConfig+0x274>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d901      	bls.n	8002e7e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8002e7a:	2303      	movs	r3, #3
 8002e7c:	e08f      	b.n	8002f9e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e7e:	4b4c      	ldr	r3, [pc, #304]	; (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002e80:	68db      	ldr	r3, [r3, #12]
 8002e82:	220c      	movs	r2, #12
 8002e84:	4013      	ands	r3, r2
 8002e86:	2b0c      	cmp	r3, #12
 8002e88:	d1ef      	bne.n	8002e6a <HAL_RCC_ClockConfig+0x132>
 8002e8a:	e024      	b.n	8002ed6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	2b01      	cmp	r3, #1
 8002e92:	d11b      	bne.n	8002ecc <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002e94:	e009      	b.n	8002eaa <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e96:	f7ff f87d 	bl	8001f94 <HAL_GetTick>
 8002e9a:	0002      	movs	r2, r0
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	1ad3      	subs	r3, r2, r3
 8002ea0:	4a42      	ldr	r2, [pc, #264]	; (8002fac <HAL_RCC_ClockConfig+0x274>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d901      	bls.n	8002eaa <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8002ea6:	2303      	movs	r3, #3
 8002ea8:	e079      	b.n	8002f9e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002eaa:	4b41      	ldr	r3, [pc, #260]	; (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002eac:	68db      	ldr	r3, [r3, #12]
 8002eae:	220c      	movs	r2, #12
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	2b04      	cmp	r3, #4
 8002eb4:	d1ef      	bne.n	8002e96 <HAL_RCC_ClockConfig+0x15e>
 8002eb6:	e00e      	b.n	8002ed6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002eb8:	f7ff f86c 	bl	8001f94 <HAL_GetTick>
 8002ebc:	0002      	movs	r2, r0
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	1ad3      	subs	r3, r2, r3
 8002ec2:	4a3a      	ldr	r2, [pc, #232]	; (8002fac <HAL_RCC_ClockConfig+0x274>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d901      	bls.n	8002ecc <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002ec8:	2303      	movs	r3, #3
 8002eca:	e068      	b.n	8002f9e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002ecc:	4b38      	ldr	r3, [pc, #224]	; (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002ece:	68db      	ldr	r3, [r3, #12]
 8002ed0:	220c      	movs	r2, #12
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	d1f0      	bne.n	8002eb8 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ed6:	4b34      	ldr	r3, [pc, #208]	; (8002fa8 <HAL_RCC_ClockConfig+0x270>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	2201      	movs	r2, #1
 8002edc:	4013      	ands	r3, r2
 8002ede:	683a      	ldr	r2, [r7, #0]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d21e      	bcs.n	8002f22 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ee4:	4b30      	ldr	r3, [pc, #192]	; (8002fa8 <HAL_RCC_ClockConfig+0x270>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	2201      	movs	r2, #1
 8002eea:	4393      	bics	r3, r2
 8002eec:	0019      	movs	r1, r3
 8002eee:	4b2e      	ldr	r3, [pc, #184]	; (8002fa8 <HAL_RCC_ClockConfig+0x270>)
 8002ef0:	683a      	ldr	r2, [r7, #0]
 8002ef2:	430a      	orrs	r2, r1
 8002ef4:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002ef6:	f7ff f84d 	bl	8001f94 <HAL_GetTick>
 8002efa:	0003      	movs	r3, r0
 8002efc:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002efe:	e009      	b.n	8002f14 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f00:	f7ff f848 	bl	8001f94 <HAL_GetTick>
 8002f04:	0002      	movs	r2, r0
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	4a28      	ldr	r2, [pc, #160]	; (8002fac <HAL_RCC_ClockConfig+0x274>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d901      	bls.n	8002f14 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002f10:	2303      	movs	r3, #3
 8002f12:	e044      	b.n	8002f9e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f14:	4b24      	ldr	r3, [pc, #144]	; (8002fa8 <HAL_RCC_ClockConfig+0x270>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	2201      	movs	r2, #1
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	683a      	ldr	r2, [r7, #0]
 8002f1e:	429a      	cmp	r2, r3
 8002f20:	d1ee      	bne.n	8002f00 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	2204      	movs	r2, #4
 8002f28:	4013      	ands	r3, r2
 8002f2a:	d009      	beq.n	8002f40 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f2c:	4b20      	ldr	r3, [pc, #128]	; (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002f2e:	68db      	ldr	r3, [r3, #12]
 8002f30:	4a20      	ldr	r2, [pc, #128]	; (8002fb4 <HAL_RCC_ClockConfig+0x27c>)
 8002f32:	4013      	ands	r3, r2
 8002f34:	0019      	movs	r1, r3
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	68da      	ldr	r2, [r3, #12]
 8002f3a:	4b1d      	ldr	r3, [pc, #116]	; (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002f3c:	430a      	orrs	r2, r1
 8002f3e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	2208      	movs	r2, #8
 8002f46:	4013      	ands	r3, r2
 8002f48:	d00a      	beq.n	8002f60 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002f4a:	4b19      	ldr	r3, [pc, #100]	; (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002f4c:	68db      	ldr	r3, [r3, #12]
 8002f4e:	4a1a      	ldr	r2, [pc, #104]	; (8002fb8 <HAL_RCC_ClockConfig+0x280>)
 8002f50:	4013      	ands	r3, r2
 8002f52:	0019      	movs	r1, r3
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	691b      	ldr	r3, [r3, #16]
 8002f58:	00da      	lsls	r2, r3, #3
 8002f5a:	4b15      	ldr	r3, [pc, #84]	; (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002f5c:	430a      	orrs	r2, r1
 8002f5e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002f60:	f000 f832 	bl	8002fc8 <HAL_RCC_GetSysClockFreq>
 8002f64:	0001      	movs	r1, r0
 8002f66:	4b12      	ldr	r3, [pc, #72]	; (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002f68:	68db      	ldr	r3, [r3, #12]
 8002f6a:	091b      	lsrs	r3, r3, #4
 8002f6c:	220f      	movs	r2, #15
 8002f6e:	4013      	ands	r3, r2
 8002f70:	4a12      	ldr	r2, [pc, #72]	; (8002fbc <HAL_RCC_ClockConfig+0x284>)
 8002f72:	5cd3      	ldrb	r3, [r2, r3]
 8002f74:	000a      	movs	r2, r1
 8002f76:	40da      	lsrs	r2, r3
 8002f78:	4b11      	ldr	r3, [pc, #68]	; (8002fc0 <HAL_RCC_ClockConfig+0x288>)
 8002f7a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002f7c:	4b11      	ldr	r3, [pc, #68]	; (8002fc4 <HAL_RCC_ClockConfig+0x28c>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	250b      	movs	r5, #11
 8002f82:	197c      	adds	r4, r7, r5
 8002f84:	0018      	movs	r0, r3
 8002f86:	f7fe fe2d 	bl	8001be4 <HAL_InitTick>
 8002f8a:	0003      	movs	r3, r0
 8002f8c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8002f8e:	197b      	adds	r3, r7, r5
 8002f90:	781b      	ldrb	r3, [r3, #0]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d002      	beq.n	8002f9c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8002f96:	197b      	adds	r3, r7, r5
 8002f98:	781b      	ldrb	r3, [r3, #0]
 8002f9a:	e000      	b.n	8002f9e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8002f9c:	2300      	movs	r3, #0
}
 8002f9e:	0018      	movs	r0, r3
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	b004      	add	sp, #16
 8002fa4:	bdb0      	pop	{r4, r5, r7, pc}
 8002fa6:	46c0      	nop			; (mov r8, r8)
 8002fa8:	40022000 	.word	0x40022000
 8002fac:	00001388 	.word	0x00001388
 8002fb0:	40021000 	.word	0x40021000
 8002fb4:	fffff8ff 	.word	0xfffff8ff
 8002fb8:	ffffc7ff 	.word	0xffffc7ff
 8002fbc:	08009120 	.word	0x08009120
 8002fc0:	20000244 	.word	0x20000244
 8002fc4:	20000248 	.word	0x20000248

08002fc8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fc8:	b5b0      	push	{r4, r5, r7, lr}
 8002fca:	b08e      	sub	sp, #56	; 0x38
 8002fcc:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002fce:	4b4c      	ldr	r3, [pc, #304]	; (8003100 <HAL_RCC_GetSysClockFreq+0x138>)
 8002fd0:	68db      	ldr	r3, [r3, #12]
 8002fd2:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002fd4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002fd6:	230c      	movs	r3, #12
 8002fd8:	4013      	ands	r3, r2
 8002fda:	2b0c      	cmp	r3, #12
 8002fdc:	d014      	beq.n	8003008 <HAL_RCC_GetSysClockFreq+0x40>
 8002fde:	d900      	bls.n	8002fe2 <HAL_RCC_GetSysClockFreq+0x1a>
 8002fe0:	e07b      	b.n	80030da <HAL_RCC_GetSysClockFreq+0x112>
 8002fe2:	2b04      	cmp	r3, #4
 8002fe4:	d002      	beq.n	8002fec <HAL_RCC_GetSysClockFreq+0x24>
 8002fe6:	2b08      	cmp	r3, #8
 8002fe8:	d00b      	beq.n	8003002 <HAL_RCC_GetSysClockFreq+0x3a>
 8002fea:	e076      	b.n	80030da <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002fec:	4b44      	ldr	r3, [pc, #272]	; (8003100 <HAL_RCC_GetSysClockFreq+0x138>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	2210      	movs	r2, #16
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	d002      	beq.n	8002ffc <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002ff6:	4b43      	ldr	r3, [pc, #268]	; (8003104 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002ff8:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002ffa:	e07c      	b.n	80030f6 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8002ffc:	4b42      	ldr	r3, [pc, #264]	; (8003108 <HAL_RCC_GetSysClockFreq+0x140>)
 8002ffe:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003000:	e079      	b.n	80030f6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003002:	4b42      	ldr	r3, [pc, #264]	; (800310c <HAL_RCC_GetSysClockFreq+0x144>)
 8003004:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003006:	e076      	b.n	80030f6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003008:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800300a:	0c9a      	lsrs	r2, r3, #18
 800300c:	230f      	movs	r3, #15
 800300e:	401a      	ands	r2, r3
 8003010:	4b3f      	ldr	r3, [pc, #252]	; (8003110 <HAL_RCC_GetSysClockFreq+0x148>)
 8003012:	5c9b      	ldrb	r3, [r3, r2]
 8003014:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003016:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003018:	0d9a      	lsrs	r2, r3, #22
 800301a:	2303      	movs	r3, #3
 800301c:	4013      	ands	r3, r2
 800301e:	3301      	adds	r3, #1
 8003020:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003022:	4b37      	ldr	r3, [pc, #220]	; (8003100 <HAL_RCC_GetSysClockFreq+0x138>)
 8003024:	68da      	ldr	r2, [r3, #12]
 8003026:	2380      	movs	r3, #128	; 0x80
 8003028:	025b      	lsls	r3, r3, #9
 800302a:	4013      	ands	r3, r2
 800302c:	d01a      	beq.n	8003064 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800302e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003030:	61bb      	str	r3, [r7, #24]
 8003032:	2300      	movs	r3, #0
 8003034:	61fb      	str	r3, [r7, #28]
 8003036:	4a35      	ldr	r2, [pc, #212]	; (800310c <HAL_RCC_GetSysClockFreq+0x144>)
 8003038:	2300      	movs	r3, #0
 800303a:	69b8      	ldr	r0, [r7, #24]
 800303c:	69f9      	ldr	r1, [r7, #28]
 800303e:	f7fd f917 	bl	8000270 <__aeabi_lmul>
 8003042:	0002      	movs	r2, r0
 8003044:	000b      	movs	r3, r1
 8003046:	0010      	movs	r0, r2
 8003048:	0019      	movs	r1, r3
 800304a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800304c:	613b      	str	r3, [r7, #16]
 800304e:	2300      	movs	r3, #0
 8003050:	617b      	str	r3, [r7, #20]
 8003052:	693a      	ldr	r2, [r7, #16]
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	f7fd f8eb 	bl	8000230 <__aeabi_uldivmod>
 800305a:	0002      	movs	r2, r0
 800305c:	000b      	movs	r3, r1
 800305e:	0013      	movs	r3, r2
 8003060:	637b      	str	r3, [r7, #52]	; 0x34
 8003062:	e037      	b.n	80030d4 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003064:	4b26      	ldr	r3, [pc, #152]	; (8003100 <HAL_RCC_GetSysClockFreq+0x138>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	2210      	movs	r2, #16
 800306a:	4013      	ands	r3, r2
 800306c:	d01a      	beq.n	80030a4 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800306e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003070:	60bb      	str	r3, [r7, #8]
 8003072:	2300      	movs	r3, #0
 8003074:	60fb      	str	r3, [r7, #12]
 8003076:	4a23      	ldr	r2, [pc, #140]	; (8003104 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003078:	2300      	movs	r3, #0
 800307a:	68b8      	ldr	r0, [r7, #8]
 800307c:	68f9      	ldr	r1, [r7, #12]
 800307e:	f7fd f8f7 	bl	8000270 <__aeabi_lmul>
 8003082:	0002      	movs	r2, r0
 8003084:	000b      	movs	r3, r1
 8003086:	0010      	movs	r0, r2
 8003088:	0019      	movs	r1, r3
 800308a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800308c:	603b      	str	r3, [r7, #0]
 800308e:	2300      	movs	r3, #0
 8003090:	607b      	str	r3, [r7, #4]
 8003092:	683a      	ldr	r2, [r7, #0]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	f7fd f8cb 	bl	8000230 <__aeabi_uldivmod>
 800309a:	0002      	movs	r2, r0
 800309c:	000b      	movs	r3, r1
 800309e:	0013      	movs	r3, r2
 80030a0:	637b      	str	r3, [r7, #52]	; 0x34
 80030a2:	e017      	b.n	80030d4 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80030a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030a6:	0018      	movs	r0, r3
 80030a8:	2300      	movs	r3, #0
 80030aa:	0019      	movs	r1, r3
 80030ac:	4a16      	ldr	r2, [pc, #88]	; (8003108 <HAL_RCC_GetSysClockFreq+0x140>)
 80030ae:	2300      	movs	r3, #0
 80030b0:	f7fd f8de 	bl	8000270 <__aeabi_lmul>
 80030b4:	0002      	movs	r2, r0
 80030b6:	000b      	movs	r3, r1
 80030b8:	0010      	movs	r0, r2
 80030ba:	0019      	movs	r1, r3
 80030bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030be:	001c      	movs	r4, r3
 80030c0:	2300      	movs	r3, #0
 80030c2:	001d      	movs	r5, r3
 80030c4:	0022      	movs	r2, r4
 80030c6:	002b      	movs	r3, r5
 80030c8:	f7fd f8b2 	bl	8000230 <__aeabi_uldivmod>
 80030cc:	0002      	movs	r2, r0
 80030ce:	000b      	movs	r3, r1
 80030d0:	0013      	movs	r3, r2
 80030d2:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 80030d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030d6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80030d8:	e00d      	b.n	80030f6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80030da:	4b09      	ldr	r3, [pc, #36]	; (8003100 <HAL_RCC_GetSysClockFreq+0x138>)
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	0b5b      	lsrs	r3, r3, #13
 80030e0:	2207      	movs	r2, #7
 80030e2:	4013      	ands	r3, r2
 80030e4:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80030e6:	6a3b      	ldr	r3, [r7, #32]
 80030e8:	3301      	adds	r3, #1
 80030ea:	2280      	movs	r2, #128	; 0x80
 80030ec:	0212      	lsls	r2, r2, #8
 80030ee:	409a      	lsls	r2, r3
 80030f0:	0013      	movs	r3, r2
 80030f2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80030f4:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80030f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80030f8:	0018      	movs	r0, r3
 80030fa:	46bd      	mov	sp, r7
 80030fc:	b00e      	add	sp, #56	; 0x38
 80030fe:	bdb0      	pop	{r4, r5, r7, pc}
 8003100:	40021000 	.word	0x40021000
 8003104:	003d0900 	.word	0x003d0900
 8003108:	00f42400 	.word	0x00f42400
 800310c:	007a1200 	.word	0x007a1200
 8003110:	08009138 	.word	0x08009138

08003114 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003118:	4b02      	ldr	r3, [pc, #8]	; (8003124 <HAL_RCC_GetHCLKFreq+0x10>)
 800311a:	681b      	ldr	r3, [r3, #0]
}
 800311c:	0018      	movs	r0, r3
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	46c0      	nop			; (mov r8, r8)
 8003124:	20000244 	.word	0x20000244

08003128 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800312c:	f7ff fff2 	bl	8003114 <HAL_RCC_GetHCLKFreq>
 8003130:	0001      	movs	r1, r0
 8003132:	4b06      	ldr	r3, [pc, #24]	; (800314c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003134:	68db      	ldr	r3, [r3, #12]
 8003136:	0a1b      	lsrs	r3, r3, #8
 8003138:	2207      	movs	r2, #7
 800313a:	4013      	ands	r3, r2
 800313c:	4a04      	ldr	r2, [pc, #16]	; (8003150 <HAL_RCC_GetPCLK1Freq+0x28>)
 800313e:	5cd3      	ldrb	r3, [r2, r3]
 8003140:	40d9      	lsrs	r1, r3
 8003142:	000b      	movs	r3, r1
}
 8003144:	0018      	movs	r0, r3
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}
 800314a:	46c0      	nop			; (mov r8, r8)
 800314c:	40021000 	.word	0x40021000
 8003150:	08009130 	.word	0x08009130

08003154 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003158:	f7ff ffdc 	bl	8003114 <HAL_RCC_GetHCLKFreq>
 800315c:	0001      	movs	r1, r0
 800315e:	4b06      	ldr	r3, [pc, #24]	; (8003178 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	0adb      	lsrs	r3, r3, #11
 8003164:	2207      	movs	r2, #7
 8003166:	4013      	ands	r3, r2
 8003168:	4a04      	ldr	r2, [pc, #16]	; (800317c <HAL_RCC_GetPCLK2Freq+0x28>)
 800316a:	5cd3      	ldrb	r3, [r2, r3]
 800316c:	40d9      	lsrs	r1, r3
 800316e:	000b      	movs	r3, r1
}
 8003170:	0018      	movs	r0, r3
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
 8003176:	46c0      	nop			; (mov r8, r8)
 8003178:	40021000 	.word	0x40021000
 800317c:	08009130 	.word	0x08009130

08003180 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b082      	sub	sp, #8
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
 8003188:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	220f      	movs	r2, #15
 800318e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003190:	4b12      	ldr	r3, [pc, #72]	; (80031dc <HAL_RCC_GetClockConfig+0x5c>)
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	2203      	movs	r2, #3
 8003196:	401a      	ands	r2, r3
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800319c:	4b0f      	ldr	r3, [pc, #60]	; (80031dc <HAL_RCC_GetClockConfig+0x5c>)
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	22f0      	movs	r2, #240	; 0xf0
 80031a2:	401a      	ands	r2, r3
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80031a8:	4b0c      	ldr	r3, [pc, #48]	; (80031dc <HAL_RCC_GetClockConfig+0x5c>)
 80031aa:	68da      	ldr	r2, [r3, #12]
 80031ac:	23e0      	movs	r3, #224	; 0xe0
 80031ae:	00db      	lsls	r3, r3, #3
 80031b0:	401a      	ands	r2, r3
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80031b6:	4b09      	ldr	r3, [pc, #36]	; (80031dc <HAL_RCC_GetClockConfig+0x5c>)
 80031b8:	68db      	ldr	r3, [r3, #12]
 80031ba:	08da      	lsrs	r2, r3, #3
 80031bc:	23e0      	movs	r3, #224	; 0xe0
 80031be:	00db      	lsls	r3, r3, #3
 80031c0:	401a      	ands	r2, r3
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80031c6:	4b06      	ldr	r3, [pc, #24]	; (80031e0 <HAL_RCC_GetClockConfig+0x60>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	2201      	movs	r2, #1
 80031cc:	401a      	ands	r2, r3
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	601a      	str	r2, [r3, #0]
}
 80031d2:	46c0      	nop			; (mov r8, r8)
 80031d4:	46bd      	mov	sp, r7
 80031d6:	b002      	add	sp, #8
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	46c0      	nop			; (mov r8, r8)
 80031dc:	40021000 	.word	0x40021000
 80031e0:	40022000 	.word	0x40022000

080031e4 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b086      	sub	sp, #24
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80031ec:	2017      	movs	r0, #23
 80031ee:	183b      	adds	r3, r7, r0
 80031f0:	2200      	movs	r2, #0
 80031f2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	2220      	movs	r2, #32
 80031fa:	4013      	ands	r3, r2
 80031fc:	d100      	bne.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 80031fe:	e0c2      	b.n	8003386 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003200:	4b98      	ldr	r3, [pc, #608]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003202:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003204:	2380      	movs	r3, #128	; 0x80
 8003206:	055b      	lsls	r3, r3, #21
 8003208:	4013      	ands	r3, r2
 800320a:	d109      	bne.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800320c:	4b95      	ldr	r3, [pc, #596]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800320e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003210:	4b94      	ldr	r3, [pc, #592]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003212:	2180      	movs	r1, #128	; 0x80
 8003214:	0549      	lsls	r1, r1, #21
 8003216:	430a      	orrs	r2, r1
 8003218:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800321a:	183b      	adds	r3, r7, r0
 800321c:	2201      	movs	r2, #1
 800321e:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003220:	4b91      	ldr	r3, [pc, #580]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	2380      	movs	r3, #128	; 0x80
 8003226:	005b      	lsls	r3, r3, #1
 8003228:	4013      	ands	r3, r2
 800322a:	d11a      	bne.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800322c:	4b8e      	ldr	r3, [pc, #568]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	4b8d      	ldr	r3, [pc, #564]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003232:	2180      	movs	r1, #128	; 0x80
 8003234:	0049      	lsls	r1, r1, #1
 8003236:	430a      	orrs	r2, r1
 8003238:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800323a:	f7fe feab 	bl	8001f94 <HAL_GetTick>
 800323e:	0003      	movs	r3, r0
 8003240:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003242:	e008      	b.n	8003256 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003244:	f7fe fea6 	bl	8001f94 <HAL_GetTick>
 8003248:	0002      	movs	r2, r0
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	2b64      	cmp	r3, #100	; 0x64
 8003250:	d901      	bls.n	8003256 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8003252:	2303      	movs	r3, #3
 8003254:	e102      	b.n	800345c <HAL_RCCEx_PeriphCLKConfig+0x278>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003256:	4b84      	ldr	r3, [pc, #528]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	2380      	movs	r3, #128	; 0x80
 800325c:	005b      	lsls	r3, r3, #1
 800325e:	4013      	ands	r3, r2
 8003260:	d0f0      	beq.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003262:	4b80      	ldr	r3, [pc, #512]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003264:	681a      	ldr	r2, [r3, #0]
 8003266:	23c0      	movs	r3, #192	; 0xc0
 8003268:	039b      	lsls	r3, r3, #14
 800326a:	4013      	ands	r3, r2
 800326c:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	685a      	ldr	r2, [r3, #4]
 8003272:	23c0      	movs	r3, #192	; 0xc0
 8003274:	039b      	lsls	r3, r3, #14
 8003276:	4013      	ands	r3, r2
 8003278:	68fa      	ldr	r2, [r7, #12]
 800327a:	429a      	cmp	r2, r3
 800327c:	d013      	beq.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	685a      	ldr	r2, [r3, #4]
 8003282:	23c0      	movs	r3, #192	; 0xc0
 8003284:	029b      	lsls	r3, r3, #10
 8003286:	401a      	ands	r2, r3
 8003288:	23c0      	movs	r3, #192	; 0xc0
 800328a:	029b      	lsls	r3, r3, #10
 800328c:	429a      	cmp	r2, r3
 800328e:	d10a      	bne.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003290:	4b74      	ldr	r3, [pc, #464]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	2380      	movs	r3, #128	; 0x80
 8003296:	029b      	lsls	r3, r3, #10
 8003298:	401a      	ands	r2, r3
 800329a:	2380      	movs	r3, #128	; 0x80
 800329c:	029b      	lsls	r3, r3, #10
 800329e:	429a      	cmp	r2, r3
 80032a0:	d101      	bne.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	e0da      	b.n	800345c <HAL_RCCEx_PeriphCLKConfig+0x278>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80032a6:	4b6f      	ldr	r3, [pc, #444]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80032a8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80032aa:	23c0      	movs	r3, #192	; 0xc0
 80032ac:	029b      	lsls	r3, r3, #10
 80032ae:	4013      	ands	r3, r2
 80032b0:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d03b      	beq.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	685a      	ldr	r2, [r3, #4]
 80032bc:	23c0      	movs	r3, #192	; 0xc0
 80032be:	029b      	lsls	r3, r3, #10
 80032c0:	4013      	ands	r3, r2
 80032c2:	68fa      	ldr	r2, [r7, #12]
 80032c4:	429a      	cmp	r2, r3
 80032c6:	d033      	beq.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	2220      	movs	r2, #32
 80032ce:	4013      	ands	r3, r2
 80032d0:	d02e      	beq.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80032d2:	4b64      	ldr	r3, [pc, #400]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80032d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032d6:	4a65      	ldr	r2, [pc, #404]	; (800346c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80032d8:	4013      	ands	r3, r2
 80032da:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80032dc:	4b61      	ldr	r3, [pc, #388]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80032de:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80032e0:	4b60      	ldr	r3, [pc, #384]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80032e2:	2180      	movs	r1, #128	; 0x80
 80032e4:	0309      	lsls	r1, r1, #12
 80032e6:	430a      	orrs	r2, r1
 80032e8:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80032ea:	4b5e      	ldr	r3, [pc, #376]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80032ec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80032ee:	4b5d      	ldr	r3, [pc, #372]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80032f0:	495f      	ldr	r1, [pc, #380]	; (8003470 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80032f2:	400a      	ands	r2, r1
 80032f4:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80032f6:	4b5b      	ldr	r3, [pc, #364]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80032f8:	68fa      	ldr	r2, [r7, #12]
 80032fa:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80032fc:	68fa      	ldr	r2, [r7, #12]
 80032fe:	2380      	movs	r3, #128	; 0x80
 8003300:	005b      	lsls	r3, r3, #1
 8003302:	4013      	ands	r3, r2
 8003304:	d014      	beq.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003306:	f7fe fe45 	bl	8001f94 <HAL_GetTick>
 800330a:	0003      	movs	r3, r0
 800330c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800330e:	e009      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003310:	f7fe fe40 	bl	8001f94 <HAL_GetTick>
 8003314:	0002      	movs	r2, r0
 8003316:	693b      	ldr	r3, [r7, #16]
 8003318:	1ad3      	subs	r3, r2, r3
 800331a:	4a56      	ldr	r2, [pc, #344]	; (8003474 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d901      	bls.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8003320:	2303      	movs	r3, #3
 8003322:	e09b      	b.n	800345c <HAL_RCCEx_PeriphCLKConfig+0x278>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003324:	4b4f      	ldr	r3, [pc, #316]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003326:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003328:	2380      	movs	r3, #128	; 0x80
 800332a:	009b      	lsls	r3, r3, #2
 800332c:	4013      	ands	r3, r2
 800332e:	d0ef      	beq.n	8003310 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	685a      	ldr	r2, [r3, #4]
 8003334:	23c0      	movs	r3, #192	; 0xc0
 8003336:	029b      	lsls	r3, r3, #10
 8003338:	401a      	ands	r2, r3
 800333a:	23c0      	movs	r3, #192	; 0xc0
 800333c:	029b      	lsls	r3, r3, #10
 800333e:	429a      	cmp	r2, r3
 8003340:	d10c      	bne.n	800335c <HAL_RCCEx_PeriphCLKConfig+0x178>
 8003342:	4b48      	ldr	r3, [pc, #288]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4a4c      	ldr	r2, [pc, #304]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8003348:	4013      	ands	r3, r2
 800334a:	0019      	movs	r1, r3
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	685a      	ldr	r2, [r3, #4]
 8003350:	23c0      	movs	r3, #192	; 0xc0
 8003352:	039b      	lsls	r3, r3, #14
 8003354:	401a      	ands	r2, r3
 8003356:	4b43      	ldr	r3, [pc, #268]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003358:	430a      	orrs	r2, r1
 800335a:	601a      	str	r2, [r3, #0]
 800335c:	4b41      	ldr	r3, [pc, #260]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800335e:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	685a      	ldr	r2, [r3, #4]
 8003364:	23c0      	movs	r3, #192	; 0xc0
 8003366:	029b      	lsls	r3, r3, #10
 8003368:	401a      	ands	r2, r3
 800336a:	4b3e      	ldr	r3, [pc, #248]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800336c:	430a      	orrs	r2, r1
 800336e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003370:	2317      	movs	r3, #23
 8003372:	18fb      	adds	r3, r7, r3
 8003374:	781b      	ldrb	r3, [r3, #0]
 8003376:	2b01      	cmp	r3, #1
 8003378:	d105      	bne.n	8003386 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800337a:	4b3a      	ldr	r3, [pc, #232]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800337c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800337e:	4b39      	ldr	r3, [pc, #228]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003380:	493e      	ldr	r1, [pc, #248]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8003382:	400a      	ands	r2, r1
 8003384:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	2201      	movs	r2, #1
 800338c:	4013      	ands	r3, r2
 800338e:	d009      	beq.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003390:	4b34      	ldr	r3, [pc, #208]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003392:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003394:	2203      	movs	r2, #3
 8003396:	4393      	bics	r3, r2
 8003398:	0019      	movs	r1, r3
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	689a      	ldr	r2, [r3, #8]
 800339e:	4b31      	ldr	r3, [pc, #196]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80033a0:	430a      	orrs	r2, r1
 80033a2:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	2202      	movs	r2, #2
 80033aa:	4013      	ands	r3, r2
 80033ac:	d009      	beq.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80033ae:	4b2d      	ldr	r3, [pc, #180]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80033b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033b2:	220c      	movs	r2, #12
 80033b4:	4393      	bics	r3, r2
 80033b6:	0019      	movs	r1, r3
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	68da      	ldr	r2, [r3, #12]
 80033bc:	4b29      	ldr	r3, [pc, #164]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80033be:	430a      	orrs	r2, r1
 80033c0:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	2204      	movs	r2, #4
 80033c8:	4013      	ands	r3, r2
 80033ca:	d009      	beq.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80033cc:	4b25      	ldr	r3, [pc, #148]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80033ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033d0:	4a2b      	ldr	r2, [pc, #172]	; (8003480 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80033d2:	4013      	ands	r3, r2
 80033d4:	0019      	movs	r1, r3
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	691a      	ldr	r2, [r3, #16]
 80033da:	4b22      	ldr	r3, [pc, #136]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80033dc:	430a      	orrs	r2, r1
 80033de:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	2208      	movs	r2, #8
 80033e6:	4013      	ands	r3, r2
 80033e8:	d009      	beq.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80033ea:	4b1e      	ldr	r3, [pc, #120]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80033ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033ee:	4a25      	ldr	r2, [pc, #148]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80033f0:	4013      	ands	r3, r2
 80033f2:	0019      	movs	r1, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	695a      	ldr	r2, [r3, #20]
 80033f8:	4b1a      	ldr	r3, [pc, #104]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80033fa:	430a      	orrs	r2, r1
 80033fc:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	2380      	movs	r3, #128	; 0x80
 8003404:	005b      	lsls	r3, r3, #1
 8003406:	4013      	ands	r3, r2
 8003408:	d009      	beq.n	800341e <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800340a:	4b16      	ldr	r3, [pc, #88]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800340c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800340e:	4a17      	ldr	r2, [pc, #92]	; (800346c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003410:	4013      	ands	r3, r2
 8003412:	0019      	movs	r1, r3
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	699a      	ldr	r2, [r3, #24]
 8003418:	4b12      	ldr	r3, [pc, #72]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800341a:	430a      	orrs	r2, r1
 800341c:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	2240      	movs	r2, #64	; 0x40
 8003424:	4013      	ands	r3, r2
 8003426:	d009      	beq.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003428:	4b0e      	ldr	r3, [pc, #56]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800342a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800342c:	4a16      	ldr	r2, [pc, #88]	; (8003488 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 800342e:	4013      	ands	r3, r2
 8003430:	0019      	movs	r1, r3
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6a1a      	ldr	r2, [r3, #32]
 8003436:	4b0b      	ldr	r3, [pc, #44]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003438:	430a      	orrs	r2, r1
 800343a:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	2280      	movs	r2, #128	; 0x80
 8003442:	4013      	ands	r3, r2
 8003444:	d009      	beq.n	800345a <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8003446:	4b07      	ldr	r3, [pc, #28]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003448:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800344a:	4a10      	ldr	r2, [pc, #64]	; (800348c <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 800344c:	4013      	ands	r3, r2
 800344e:	0019      	movs	r1, r3
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	69da      	ldr	r2, [r3, #28]
 8003454:	4b03      	ldr	r3, [pc, #12]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003456:	430a      	orrs	r2, r1
 8003458:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800345a:	2300      	movs	r3, #0
}
 800345c:	0018      	movs	r0, r3
 800345e:	46bd      	mov	sp, r7
 8003460:	b006      	add	sp, #24
 8003462:	bd80      	pop	{r7, pc}
 8003464:	40021000 	.word	0x40021000
 8003468:	40007000 	.word	0x40007000
 800346c:	fffcffff 	.word	0xfffcffff
 8003470:	fff7ffff 	.word	0xfff7ffff
 8003474:	00001388 	.word	0x00001388
 8003478:	ffcfffff 	.word	0xffcfffff
 800347c:	efffffff 	.word	0xefffffff
 8003480:	fffff3ff 	.word	0xfffff3ff
 8003484:	ffffcfff 	.word	0xffffcfff
 8003488:	fbffffff 	.word	0xfbffffff
 800348c:	fff3ffff 	.word	0xfff3ffff

08003490 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d101      	bne.n	80034a2 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e08e      	b.n	80035c0 <HAL_RTC_Init+0x130>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2221      	movs	r2, #33	; 0x21
 80034a6:	5c9b      	ldrb	r3, [r3, r2]
 80034a8:	b2db      	uxtb	r3, r3
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d107      	bne.n	80034be <HAL_RTC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2220      	movs	r2, #32
 80034b2:	2100      	movs	r1, #0
 80034b4:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	0018      	movs	r0, r3
 80034ba:	f7fe fb57 	bl	8001b6c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2221      	movs	r2, #33	; 0x21
 80034c2:	2102      	movs	r1, #2
 80034c4:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	22ca      	movs	r2, #202	; 0xca
 80034cc:	625a      	str	r2, [r3, #36]	; 0x24
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	2253      	movs	r2, #83	; 0x53
 80034d4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	0018      	movs	r0, r3
 80034da:	f000 fbb2 	bl	8003c42 <RTC_EnterInitMode>
 80034de:	1e03      	subs	r3, r0, #0
 80034e0:	d009      	beq.n	80034f6 <HAL_RTC_Init+0x66>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	22ff      	movs	r2, #255	; 0xff
 80034e8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2221      	movs	r2, #33	; 0x21
 80034ee:	2104      	movs	r1, #4
 80034f0:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	e064      	b.n	80035c0 <HAL_RTC_Init+0x130>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	689a      	ldr	r2, [r3, #8]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4931      	ldr	r1, [pc, #196]	; (80035c8 <HAL_RTC_Init+0x138>)
 8003502:	400a      	ands	r2, r1
 8003504:	609a      	str	r2, [r3, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	6899      	ldr	r1, [r3, #8]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	685a      	ldr	r2, [r3, #4]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	691b      	ldr	r3, [r3, #16]
 8003514:	431a      	orrs	r2, r3
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	699b      	ldr	r3, [r3, #24]
 800351a:	431a      	orrs	r2, r3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	430a      	orrs	r2, r1
 8003522:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	687a      	ldr	r2, [r7, #4]
 800352a:	68d2      	ldr	r2, [r2, #12]
 800352c:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	6919      	ldr	r1, [r3, #16]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	041a      	lsls	r2, r3, #16
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	430a      	orrs	r2, r1
 8003540:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	68da      	ldr	r2, [r3, #12]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	2180      	movs	r1, #128	; 0x80
 800354e:	438a      	bics	r2, r1
 8003550:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	2103      	movs	r1, #3
 800355e:	438a      	bics	r2, r1
 8003560:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	69da      	ldr	r2, [r3, #28]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	695b      	ldr	r3, [r3, #20]
 8003570:	431a      	orrs	r2, r3
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	430a      	orrs	r2, r1
 8003578:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	2220      	movs	r2, #32
 8003582:	4013      	ands	r3, r2
 8003584:	d113      	bne.n	80035ae <HAL_RTC_Init+0x11e>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	0018      	movs	r0, r3
 800358a:	f000 fb33 	bl	8003bf4 <HAL_RTC_WaitForSynchro>
 800358e:	1e03      	subs	r3, r0, #0
 8003590:	d00d      	beq.n	80035ae <HAL_RTC_Init+0x11e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	22ff      	movs	r2, #255	; 0xff
 8003598:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2221      	movs	r2, #33	; 0x21
 800359e:	2104      	movs	r1, #4
 80035a0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2220      	movs	r2, #32
 80035a6:	2100      	movs	r1, #0
 80035a8:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e008      	b.n	80035c0 <HAL_RTC_Init+0x130>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	22ff      	movs	r2, #255	; 0xff
 80035b4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2221      	movs	r2, #33	; 0x21
 80035ba:	2101      	movs	r1, #1
 80035bc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80035be:	2300      	movs	r3, #0
  }
}
 80035c0:	0018      	movs	r0, r3
 80035c2:	46bd      	mov	sp, r7
 80035c4:	b002      	add	sp, #8
 80035c6:	bd80      	pop	{r7, pc}
 80035c8:	ff8fffbf 	.word	0xff8fffbf

080035cc <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80035cc:	b590      	push	{r4, r7, lr}
 80035ce:	b087      	sub	sp, #28
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	60f8      	str	r0, [r7, #12]
 80035d4:	60b9      	str	r1, [r7, #8]
 80035d6:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2220      	movs	r2, #32
 80035dc:	5c9b      	ldrb	r3, [r3, r2]
 80035de:	2b01      	cmp	r3, #1
 80035e0:	d101      	bne.n	80035e6 <HAL_RTC_SetTime+0x1a>
 80035e2:	2302      	movs	r3, #2
 80035e4:	e0ad      	b.n	8003742 <HAL_RTC_SetTime+0x176>
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2220      	movs	r2, #32
 80035ea:	2101      	movs	r1, #1
 80035ec:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2221      	movs	r2, #33	; 0x21
 80035f2:	2102      	movs	r1, #2
 80035f4:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d125      	bne.n	8003648 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	2240      	movs	r2, #64	; 0x40
 8003604:	4013      	ands	r3, r2
 8003606:	d102      	bne.n	800360e <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	2200      	movs	r2, #0
 800360c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	781b      	ldrb	r3, [r3, #0]
 8003612:	0018      	movs	r0, r3
 8003614:	f000 fb3f 	bl	8003c96 <RTC_ByteToBcd2>
 8003618:	0003      	movs	r3, r0
 800361a:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	785b      	ldrb	r3, [r3, #1]
 8003620:	0018      	movs	r0, r3
 8003622:	f000 fb38 	bl	8003c96 <RTC_ByteToBcd2>
 8003626:	0003      	movs	r3, r0
 8003628:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800362a:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	789b      	ldrb	r3, [r3, #2]
 8003630:	0018      	movs	r0, r3
 8003632:	f000 fb30 	bl	8003c96 <RTC_ByteToBcd2>
 8003636:	0003      	movs	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8003638:	0022      	movs	r2, r4
 800363a:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	78db      	ldrb	r3, [r3, #3]
 8003640:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003642:	4313      	orrs	r3, r2
 8003644:	617b      	str	r3, [r7, #20]
 8003646:	e017      	b.n	8003678 <HAL_RTC_SetTime+0xac>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	689b      	ldr	r3, [r3, #8]
 800364e:	2240      	movs	r2, #64	; 0x40
 8003650:	4013      	ands	r3, r2
 8003652:	d102      	bne.n	800365a <HAL_RTC_SetTime+0x8e>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	2200      	movs	r2, #0
 8003658:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	781b      	ldrb	r3, [r3, #0]
 800365e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	785b      	ldrb	r3, [r3, #1]
 8003664:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8003666:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8003668:	68ba      	ldr	r2, [r7, #8]
 800366a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800366c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	78db      	ldrb	r3, [r3, #3]
 8003672:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8003674:	4313      	orrs	r3, r2
 8003676:	617b      	str	r3, [r7, #20]
  }
  UNUSED(tmpreg);
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	22ca      	movs	r2, #202	; 0xca
 800367e:	625a      	str	r2, [r3, #36]	; 0x24
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	2253      	movs	r2, #83	; 0x53
 8003686:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	0018      	movs	r0, r3
 800368c:	f000 fad9 	bl	8003c42 <RTC_EnterInitMode>
 8003690:	1e03      	subs	r3, r0, #0
 8003692:	d00d      	beq.n	80036b0 <HAL_RTC_SetTime+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	22ff      	movs	r2, #255	; 0xff
 800369a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2221      	movs	r2, #33	; 0x21
 80036a0:	2104      	movs	r1, #4
 80036a2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2220      	movs	r2, #32
 80036a8:	2100      	movs	r1, #0
 80036aa:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	e048      	b.n	8003742 <HAL_RTC_SetTime+0x176>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	697a      	ldr	r2, [r7, #20]
 80036b6:	4925      	ldr	r1, [pc, #148]	; (800374c <HAL_RTC_SetTime+0x180>)
 80036b8:	400a      	ands	r2, r1
 80036ba:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	689a      	ldr	r2, [r3, #8]
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4922      	ldr	r1, [pc, #136]	; (8003750 <HAL_RTC_SetTime+0x184>)
 80036c8:	400a      	ands	r2, r1
 80036ca:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	6899      	ldr	r1, [r3, #8]
 80036d2:	68bb      	ldr	r3, [r7, #8]
 80036d4:	68da      	ldr	r2, [r3, #12]
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	691b      	ldr	r3, [r3, #16]
 80036da:	431a      	orrs	r2, r3
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	430a      	orrs	r2, r1
 80036e2:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	68da      	ldr	r2, [r3, #12]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	2180      	movs	r1, #128	; 0x80
 80036f0:	438a      	bics	r2, r1
 80036f2:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	689b      	ldr	r3, [r3, #8]
 80036fa:	2220      	movs	r2, #32
 80036fc:	4013      	ands	r3, r2
 80036fe:	d113      	bne.n	8003728 <HAL_RTC_SetTime+0x15c>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	0018      	movs	r0, r3
 8003704:	f000 fa76 	bl	8003bf4 <HAL_RTC_WaitForSynchro>
 8003708:	1e03      	subs	r3, r0, #0
 800370a:	d00d      	beq.n	8003728 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	22ff      	movs	r2, #255	; 0xff
 8003712:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2221      	movs	r2, #33	; 0x21
 8003718:	2104      	movs	r1, #4
 800371a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2220      	movs	r2, #32
 8003720:	2100      	movs	r1, #0
 8003722:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	e00c      	b.n	8003742 <HAL_RTC_SetTime+0x176>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	22ff      	movs	r2, #255	; 0xff
 800372e:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	2221      	movs	r2, #33	; 0x21
 8003734:	2101      	movs	r1, #1
 8003736:	5499      	strb	r1, [r3, r2]

    __HAL_UNLOCK(hrtc);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	2220      	movs	r2, #32
 800373c:	2100      	movs	r1, #0
 800373e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003740:	2300      	movs	r3, #0
  }
}
 8003742:	0018      	movs	r0, r3
 8003744:	46bd      	mov	sp, r7
 8003746:	b007      	add	sp, #28
 8003748:	bd90      	pop	{r4, r7, pc}
 800374a:	46c0      	nop			; (mov r8, r8)
 800374c:	007f7f7f 	.word	0x007f7f7f
 8003750:	fffbffff 	.word	0xfffbffff

08003754 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003754:	b590      	push	{r4, r7, lr}
 8003756:	b087      	sub	sp, #28
 8003758:	af00      	add	r7, sp, #0
 800375a:	60f8      	str	r0, [r7, #12]
 800375c:	60b9      	str	r1, [r7, #8]
 800375e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2220      	movs	r2, #32
 8003764:	5c9b      	ldrb	r3, [r3, r2]
 8003766:	2b01      	cmp	r3, #1
 8003768:	d101      	bne.n	800376e <HAL_RTC_SetDate+0x1a>
 800376a:	2302      	movs	r3, #2
 800376c:	e099      	b.n	80038a2 <HAL_RTC_SetDate+0x14e>
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2220      	movs	r2, #32
 8003772:	2101      	movs	r1, #1
 8003774:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	2221      	movs	r2, #33	; 0x21
 800377a:	2102      	movs	r1, #2
 800377c:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d10e      	bne.n	80037a2 <HAL_RTC_SetDate+0x4e>
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	785b      	ldrb	r3, [r3, #1]
 8003788:	001a      	movs	r2, r3
 800378a:	2310      	movs	r3, #16
 800378c:	4013      	ands	r3, r2
 800378e:	d008      	beq.n	80037a2 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	785b      	ldrb	r3, [r3, #1]
 8003794:	2210      	movs	r2, #16
 8003796:	4393      	bics	r3, r2
 8003798:	b2db      	uxtb	r3, r3
 800379a:	330a      	adds	r3, #10
 800379c:	b2da      	uxtb	r2, r3
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d11c      	bne.n	80037e2 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	78db      	ldrb	r3, [r3, #3]
 80037ac:	0018      	movs	r0, r3
 80037ae:	f000 fa72 	bl	8003c96 <RTC_ByteToBcd2>
 80037b2:	0003      	movs	r3, r0
 80037b4:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80037b6:	68bb      	ldr	r3, [r7, #8]
 80037b8:	785b      	ldrb	r3, [r3, #1]
 80037ba:	0018      	movs	r0, r3
 80037bc:	f000 fa6b 	bl	8003c96 <RTC_ByteToBcd2>
 80037c0:	0003      	movs	r3, r0
 80037c2:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80037c4:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	789b      	ldrb	r3, [r3, #2]
 80037ca:	0018      	movs	r0, r3
 80037cc:	f000 fa63 	bl	8003c96 <RTC_ByteToBcd2>
 80037d0:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80037d2:	0022      	movs	r2, r4
 80037d4:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	781b      	ldrb	r3, [r3, #0]
 80037da:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80037dc:	4313      	orrs	r3, r2
 80037de:	617b      	str	r3, [r7, #20]
 80037e0:	e00e      	b.n	8003800 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80037e2:	68bb      	ldr	r3, [r7, #8]
 80037e4:	78db      	ldrb	r3, [r3, #3]
 80037e6:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	785b      	ldrb	r3, [r3, #1]
 80037ec:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80037ee:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80037f0:	68ba      	ldr	r2, [r7, #8]
 80037f2:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80037f4:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	781b      	ldrb	r3, [r3, #0]
 80037fa:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80037fc:	4313      	orrs	r3, r2
 80037fe:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	22ca      	movs	r2, #202	; 0xca
 8003806:	625a      	str	r2, [r3, #36]	; 0x24
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	2253      	movs	r2, #83	; 0x53
 800380e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	0018      	movs	r0, r3
 8003814:	f000 fa15 	bl	8003c42 <RTC_EnterInitMode>
 8003818:	1e03      	subs	r3, r0, #0
 800381a:	d00d      	beq.n	8003838 <HAL_RTC_SetDate+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	22ff      	movs	r2, #255	; 0xff
 8003822:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2221      	movs	r2, #33	; 0x21
 8003828:	2104      	movs	r1, #4
 800382a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2220      	movs	r2, #32
 8003830:	2100      	movs	r1, #0
 8003832:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	e034      	b.n	80038a2 <HAL_RTC_SetDate+0x14e>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	697a      	ldr	r2, [r7, #20]
 800383e:	491b      	ldr	r1, [pc, #108]	; (80038ac <HAL_RTC_SetDate+0x158>)
 8003840:	400a      	ands	r2, r1
 8003842:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	68da      	ldr	r2, [r3, #12]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	2180      	movs	r1, #128	; 0x80
 8003850:	438a      	bics	r2, r1
 8003852:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	2220      	movs	r2, #32
 800385c:	4013      	ands	r3, r2
 800385e:	d113      	bne.n	8003888 <HAL_RTC_SetDate+0x134>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	0018      	movs	r0, r3
 8003864:	f000 f9c6 	bl	8003bf4 <HAL_RTC_WaitForSynchro>
 8003868:	1e03      	subs	r3, r0, #0
 800386a:	d00d      	beq.n	8003888 <HAL_RTC_SetDate+0x134>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	22ff      	movs	r2, #255	; 0xff
 8003872:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2221      	movs	r2, #33	; 0x21
 8003878:	2104      	movs	r1, #4
 800387a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2220      	movs	r2, #32
 8003880:	2100      	movs	r1, #0
 8003882:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e00c      	b.n	80038a2 <HAL_RTC_SetDate+0x14e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	22ff      	movs	r2, #255	; 0xff
 800388e:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	2221      	movs	r2, #33	; 0x21
 8003894:	2101      	movs	r1, #1
 8003896:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2220      	movs	r2, #32
 800389c:	2100      	movs	r1, #0
 800389e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80038a0:	2300      	movs	r3, #0
  }
}
 80038a2:	0018      	movs	r0, r3
 80038a4:	46bd      	mov	sp, r7
 80038a6:	b007      	add	sp, #28
 80038a8:	bd90      	pop	{r4, r7, pc}
 80038aa:	46c0      	nop			; (mov r8, r8)
 80038ac:	00ffff3f 	.word	0x00ffff3f

080038b0 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80038b0:	b590      	push	{r4, r7, lr}
 80038b2:	b089      	sub	sp, #36	; 0x24
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	60f8      	str	r0, [r7, #12]
 80038b8:	60b9      	str	r1, [r7, #8]
 80038ba:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2220      	movs	r2, #32
 80038c0:	5c9b      	ldrb	r3, [r3, r2]
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d101      	bne.n	80038ca <HAL_RTC_SetAlarm_IT+0x1a>
 80038c6:	2302      	movs	r3, #2
 80038c8:	e130      	b.n	8003b2c <HAL_RTC_SetAlarm_IT+0x27c>
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2220      	movs	r2, #32
 80038ce:	2101      	movs	r1, #1
 80038d0:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2221      	movs	r2, #33	; 0x21
 80038d6:	2102      	movs	r1, #2
 80038d8:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d136      	bne.n	800394e <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	689b      	ldr	r3, [r3, #8]
 80038e6:	2240      	movs	r2, #64	; 0x40
 80038e8:	4013      	ands	r3, r2
 80038ea:	d102      	bne.n	80038f2 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	2200      	movs	r2, #0
 80038f0:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	781b      	ldrb	r3, [r3, #0]
 80038f6:	0018      	movs	r0, r3
 80038f8:	f000 f9cd 	bl	8003c96 <RTC_ByteToBcd2>
 80038fc:	0003      	movs	r3, r0
 80038fe:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	785b      	ldrb	r3, [r3, #1]
 8003904:	0018      	movs	r0, r3
 8003906:	f000 f9c6 	bl	8003c96 <RTC_ByteToBcd2>
 800390a:	0003      	movs	r3, r0
 800390c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800390e:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	789b      	ldrb	r3, [r3, #2]
 8003914:	0018      	movs	r0, r3
 8003916:	f000 f9be 	bl	8003c96 <RTC_ByteToBcd2>
 800391a:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 800391c:	0022      	movs	r2, r4
 800391e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	78db      	ldrb	r3, [r3, #3]
 8003924:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8003926:	431a      	orrs	r2, r3
 8003928:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	2220      	movs	r2, #32
 800392e:	5c9b      	ldrb	r3, [r3, r2]
 8003930:	0018      	movs	r0, r3
 8003932:	f000 f9b0 	bl	8003c96 <RTC_ByteToBcd2>
 8003936:	0003      	movs	r3, r0
 8003938:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800393a:	0022      	movs	r2, r4
 800393c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8003942:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8003948:	4313      	orrs	r3, r2
 800394a:	61fb      	str	r3, [r7, #28]
 800394c:	e022      	b.n	8003994 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	2240      	movs	r2, #64	; 0x40
 8003956:	4013      	ands	r3, r2
 8003958:	d102      	bne.n	8003960 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	2200      	movs	r2, #0
 800395e:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	781b      	ldrb	r3, [r3, #0]
 8003964:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	785b      	ldrb	r3, [r3, #1]
 800396a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800396c:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800396e:	68ba      	ldr	r2, [r7, #8]
 8003970:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8003972:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	78db      	ldrb	r3, [r3, #3]
 8003978:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800397a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800397c:	68bb      	ldr	r3, [r7, #8]
 800397e:	2120      	movs	r1, #32
 8003980:	5c5b      	ldrb	r3, [r3, r1]
 8003982:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8003984:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800398a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8003990:	4313      	orrs	r3, r2
 8003992:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	685a      	ldr	r2, [r3, #4]
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	699b      	ldr	r3, [r3, #24]
 800399c:	4313      	orrs	r3, r2
 800399e:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	22ca      	movs	r2, #202	; 0xca
 80039a6:	625a      	str	r2, [r3, #36]	; 0x24
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	2253      	movs	r2, #83	; 0x53
 80039ae:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80039b4:	2380      	movs	r3, #128	; 0x80
 80039b6:	005b      	lsls	r3, r3, #1
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d14e      	bne.n	8003a5a <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	689a      	ldr	r2, [r3, #8]
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	495b      	ldr	r1, [pc, #364]	; (8003b34 <HAL_RTC_SetAlarm_IT+0x284>)
 80039c8:	400a      	ands	r2, r1
 80039ca:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	68db      	ldr	r3, [r3, #12]
 80039d2:	22ff      	movs	r2, #255	; 0xff
 80039d4:	401a      	ands	r2, r3
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4957      	ldr	r1, [pc, #348]	; (8003b38 <HAL_RTC_SetAlarm_IT+0x288>)
 80039dc:	430a      	orrs	r2, r1
 80039de:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80039e0:	f7fe fad8 	bl	8001f94 <HAL_GetTick>
 80039e4:	0003      	movs	r3, r0
 80039e6:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80039e8:	e016      	b.n	8003a18 <HAL_RTC_SetAlarm_IT+0x168>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80039ea:	f7fe fad3 	bl	8001f94 <HAL_GetTick>
 80039ee:	0002      	movs	r2, r0
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	1ad2      	subs	r2, r2, r3
 80039f4:	23fa      	movs	r3, #250	; 0xfa
 80039f6:	009b      	lsls	r3, r3, #2
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d90d      	bls.n	8003a18 <HAL_RTC_SetAlarm_IT+0x168>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	22ff      	movs	r2, #255	; 0xff
 8003a02:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2221      	movs	r2, #33	; 0x21
 8003a08:	2103      	movs	r1, #3
 8003a0a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	2220      	movs	r2, #32
 8003a10:	2100      	movs	r1, #0
 8003a12:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003a14:	2303      	movs	r3, #3
 8003a16:	e089      	b.n	8003b2c <HAL_RTC_SetAlarm_IT+0x27c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	68db      	ldr	r3, [r3, #12]
 8003a1e:	2201      	movs	r2, #1
 8003a20:	4013      	ands	r3, r2
 8003a22:	d0e2      	beq.n	80039ea <HAL_RTC_SetAlarm_IT+0x13a>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	69fa      	ldr	r2, [r7, #28]
 8003a2a:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	69ba      	ldr	r2, [r7, #24]
 8003a32:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	689a      	ldr	r2, [r3, #8]
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	2180      	movs	r1, #128	; 0x80
 8003a40:	0049      	lsls	r1, r1, #1
 8003a42:	430a      	orrs	r2, r1
 8003a44:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	689a      	ldr	r2, [r3, #8]
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	2180      	movs	r1, #128	; 0x80
 8003a52:	0149      	lsls	r1, r1, #5
 8003a54:	430a      	orrs	r2, r1
 8003a56:	609a      	str	r2, [r3, #8]
 8003a58:	e04d      	b.n	8003af6 <HAL_RTC_SetAlarm_IT+0x246>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	689a      	ldr	r2, [r3, #8]
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4935      	ldr	r1, [pc, #212]	; (8003b3c <HAL_RTC_SetAlarm_IT+0x28c>)
 8003a66:	400a      	ands	r2, r1
 8003a68:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	68db      	ldr	r3, [r3, #12]
 8003a70:	22ff      	movs	r2, #255	; 0xff
 8003a72:	401a      	ands	r2, r3
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4931      	ldr	r1, [pc, #196]	; (8003b40 <HAL_RTC_SetAlarm_IT+0x290>)
 8003a7a:	430a      	orrs	r2, r1
 8003a7c:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8003a7e:	f7fe fa89 	bl	8001f94 <HAL_GetTick>
 8003a82:	0003      	movs	r3, r0
 8003a84:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8003a86:	e016      	b.n	8003ab6 <HAL_RTC_SetAlarm_IT+0x206>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003a88:	f7fe fa84 	bl	8001f94 <HAL_GetTick>
 8003a8c:	0002      	movs	r2, r0
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	1ad2      	subs	r2, r2, r3
 8003a92:	23fa      	movs	r3, #250	; 0xfa
 8003a94:	009b      	lsls	r3, r3, #2
 8003a96:	429a      	cmp	r2, r3
 8003a98:	d90d      	bls.n	8003ab6 <HAL_RTC_SetAlarm_IT+0x206>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	22ff      	movs	r2, #255	; 0xff
 8003aa0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2221      	movs	r2, #33	; 0x21
 8003aa6:	2103      	movs	r1, #3
 8003aa8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2220      	movs	r2, #32
 8003aae:	2100      	movs	r1, #0
 8003ab0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	e03a      	b.n	8003b2c <HAL_RTC_SetAlarm_IT+0x27c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	68db      	ldr	r3, [r3, #12]
 8003abc:	2202      	movs	r2, #2
 8003abe:	4013      	ands	r3, r2
 8003ac0:	d0e2      	beq.n	8003a88 <HAL_RTC_SetAlarm_IT+0x1d8>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	69fa      	ldr	r2, [r7, #28]
 8003ac8:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	69ba      	ldr	r2, [r7, #24]
 8003ad0:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	689a      	ldr	r2, [r3, #8]
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	2180      	movs	r1, #128	; 0x80
 8003ade:	0089      	lsls	r1, r1, #2
 8003ae0:	430a      	orrs	r2, r1
 8003ae2:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	689a      	ldr	r2, [r3, #8]
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	2180      	movs	r1, #128	; 0x80
 8003af0:	0189      	lsls	r1, r1, #6
 8003af2:	430a      	orrs	r2, r1
 8003af4:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8003af6:	4b13      	ldr	r3, [pc, #76]	; (8003b44 <HAL_RTC_SetAlarm_IT+0x294>)
 8003af8:	681a      	ldr	r2, [r3, #0]
 8003afa:	4b12      	ldr	r3, [pc, #72]	; (8003b44 <HAL_RTC_SetAlarm_IT+0x294>)
 8003afc:	2180      	movs	r1, #128	; 0x80
 8003afe:	0289      	lsls	r1, r1, #10
 8003b00:	430a      	orrs	r2, r1
 8003b02:	601a      	str	r2, [r3, #0]

  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8003b04:	4b0f      	ldr	r3, [pc, #60]	; (8003b44 <HAL_RTC_SetAlarm_IT+0x294>)
 8003b06:	689a      	ldr	r2, [r3, #8]
 8003b08:	4b0e      	ldr	r3, [pc, #56]	; (8003b44 <HAL_RTC_SetAlarm_IT+0x294>)
 8003b0a:	2180      	movs	r1, #128	; 0x80
 8003b0c:	0289      	lsls	r1, r1, #10
 8003b0e:	430a      	orrs	r2, r1
 8003b10:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	22ff      	movs	r2, #255	; 0xff
 8003b18:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2221      	movs	r2, #33	; 0x21
 8003b1e:	2101      	movs	r1, #1
 8003b20:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	2220      	movs	r2, #32
 8003b26:	2100      	movs	r1, #0
 8003b28:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003b2a:	2300      	movs	r3, #0
}
 8003b2c:	0018      	movs	r0, r3
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	b009      	add	sp, #36	; 0x24
 8003b32:	bd90      	pop	{r4, r7, pc}
 8003b34:	fffffeff 	.word	0xfffffeff
 8003b38:	fffffe7f 	.word	0xfffffe7f
 8003b3c:	fffffdff 	.word	0xfffffdff
 8003b40:	fffffd7f 	.word	0xfffffd7f
 8003b44:	40010400 	.word	0x40010400

08003b48 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b082      	sub	sp, #8
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	689a      	ldr	r2, [r3, #8]
 8003b56:	2380      	movs	r3, #128	; 0x80
 8003b58:	015b      	lsls	r3, r3, #5
 8003b5a:	4013      	ands	r3, r2
 8003b5c:	d014      	beq.n	8003b88 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	68da      	ldr	r2, [r3, #12]
 8003b64:	2380      	movs	r3, #128	; 0x80
 8003b66:	005b      	lsls	r3, r3, #1
 8003b68:	4013      	ands	r3, r2
 8003b6a:	d00d      	beq.n	8003b88 <HAL_RTC_AlarmIRQHandler+0x40>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	0018      	movs	r0, r3
 8003b70:	f000 f838 	bl	8003be4 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	68db      	ldr	r3, [r3, #12]
 8003b7a:	22ff      	movs	r2, #255	; 0xff
 8003b7c:	401a      	ands	r2, r3
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4915      	ldr	r1, [pc, #84]	; (8003bd8 <HAL_RTC_AlarmIRQHandler+0x90>)
 8003b84:	430a      	orrs	r2, r1
 8003b86:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	689a      	ldr	r2, [r3, #8]
 8003b8e:	2380      	movs	r3, #128	; 0x80
 8003b90:	019b      	lsls	r3, r3, #6
 8003b92:	4013      	ands	r3, r2
 8003b94:	d014      	beq.n	8003bc0 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	68da      	ldr	r2, [r3, #12]
 8003b9c:	2380      	movs	r3, #128	; 0x80
 8003b9e:	009b      	lsls	r3, r3, #2
 8003ba0:	4013      	ands	r3, r2
 8003ba2:	d00d      	beq.n	8003bc0 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* AlarmB callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	0018      	movs	r0, r3
 8003ba8:	f000 f89d 	bl	8003ce6 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	68db      	ldr	r3, [r3, #12]
 8003bb2:	22ff      	movs	r2, #255	; 0xff
 8003bb4:	401a      	ands	r2, r3
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4908      	ldr	r1, [pc, #32]	; (8003bdc <HAL_RTC_AlarmIRQHandler+0x94>)
 8003bbc:	430a      	orrs	r2, r1
 8003bbe:	60da      	str	r2, [r3, #12]
    }
  }
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8003bc0:	4b07      	ldr	r3, [pc, #28]	; (8003be0 <HAL_RTC_AlarmIRQHandler+0x98>)
 8003bc2:	2280      	movs	r2, #128	; 0x80
 8003bc4:	0292      	lsls	r2, r2, #10
 8003bc6:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2221      	movs	r2, #33	; 0x21
 8003bcc:	2101      	movs	r1, #1
 8003bce:	5499      	strb	r1, [r3, r2]
}
 8003bd0:	46c0      	nop			; (mov r8, r8)
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	b002      	add	sp, #8
 8003bd6:	bd80      	pop	{r7, pc}
 8003bd8:	fffffe7f 	.word	0xfffffe7f
 8003bdc:	fffffd7f 	.word	0xfffffd7f
 8003be0:	40010400 	.word	0x40010400

08003be4 <HAL_RTC_AlarmAEventCallback>:
  * @brief  Alarm A callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b082      	sub	sp, #8
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8003bec:	46c0      	nop			; (mov r8, r8)
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	b002      	add	sp, #8
 8003bf2:	bd80      	pop	{r7, pc}

08003bf4 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b084      	sub	sp, #16
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	68da      	ldr	r2, [r3, #12]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	21a0      	movs	r1, #160	; 0xa0
 8003c08:	438a      	bics	r2, r1
 8003c0a:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8003c0c:	f7fe f9c2 	bl	8001f94 <HAL_GetTick>
 8003c10:	0003      	movs	r3, r0
 8003c12:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003c14:	e00a      	b.n	8003c2c <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003c16:	f7fe f9bd 	bl	8001f94 <HAL_GetTick>
 8003c1a:	0002      	movs	r2, r0
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	1ad2      	subs	r2, r2, r3
 8003c20:	23fa      	movs	r3, #250	; 0xfa
 8003c22:	009b      	lsls	r3, r3, #2
 8003c24:	429a      	cmp	r2, r3
 8003c26:	d901      	bls.n	8003c2c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8003c28:	2303      	movs	r3, #3
 8003c2a:	e006      	b.n	8003c3a <HAL_RTC_WaitForSynchro+0x46>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	68db      	ldr	r3, [r3, #12]
 8003c32:	2220      	movs	r2, #32
 8003c34:	4013      	ands	r3, r2
 8003c36:	d0ee      	beq.n	8003c16 <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 8003c38:	2300      	movs	r3, #0
}
 8003c3a:	0018      	movs	r0, r3
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	b004      	add	sp, #16
 8003c40:	bd80      	pop	{r7, pc}

08003c42 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003c42:	b580      	push	{r7, lr}
 8003c44:	b084      	sub	sp, #16
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	68db      	ldr	r3, [r3, #12]
 8003c50:	2240      	movs	r2, #64	; 0x40
 8003c52:	4013      	ands	r3, r2
 8003c54:	d11a      	bne.n	8003c8c <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	4252      	negs	r2, r2
 8003c5e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8003c60:	f7fe f998 	bl	8001f94 <HAL_GetTick>
 8003c64:	0003      	movs	r3, r0
 8003c66:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8003c68:	e00a      	b.n	8003c80 <RTC_EnterInitMode+0x3e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8003c6a:	f7fe f993 	bl	8001f94 <HAL_GetTick>
 8003c6e:	0002      	movs	r2, r0
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	1ad2      	subs	r2, r2, r3
 8003c74:	23fa      	movs	r3, #250	; 0xfa
 8003c76:	009b      	lsls	r3, r3, #2
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d901      	bls.n	8003c80 <RTC_EnterInitMode+0x3e>
      {
        return HAL_TIMEOUT;
 8003c7c:	2303      	movs	r3, #3
 8003c7e:	e006      	b.n	8003c8e <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	68db      	ldr	r3, [r3, #12]
 8003c86:	2240      	movs	r2, #64	; 0x40
 8003c88:	4013      	ands	r3, r2
 8003c8a:	d0ee      	beq.n	8003c6a <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8003c8c:	2300      	movs	r3, #0
}
 8003c8e:	0018      	movs	r0, r3
 8003c90:	46bd      	mov	sp, r7
 8003c92:	b004      	add	sp, #16
 8003c94:	bd80      	pop	{r7, pc}

08003c96 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003c96:	b580      	push	{r7, lr}
 8003c98:	b084      	sub	sp, #16
 8003c9a:	af00      	add	r7, sp, #0
 8003c9c:	0002      	movs	r2, r0
 8003c9e:	1dfb      	adds	r3, r7, #7
 8003ca0:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8003ca6:	230b      	movs	r3, #11
 8003ca8:	18fb      	adds	r3, r7, r3
 8003caa:	1dfa      	adds	r2, r7, #7
 8003cac:	7812      	ldrb	r2, [r2, #0]
 8003cae:	701a      	strb	r2, [r3, #0]

  while (Param >= 10U)
 8003cb0:	e008      	b.n	8003cc4 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	3301      	adds	r3, #1
 8003cb6:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8003cb8:	220b      	movs	r2, #11
 8003cba:	18bb      	adds	r3, r7, r2
 8003cbc:	18ba      	adds	r2, r7, r2
 8003cbe:	7812      	ldrb	r2, [r2, #0]
 8003cc0:	3a0a      	subs	r2, #10
 8003cc2:	701a      	strb	r2, [r3, #0]
  while (Param >= 10U)
 8003cc4:	210b      	movs	r1, #11
 8003cc6:	187b      	adds	r3, r7, r1
 8003cc8:	781b      	ldrb	r3, [r3, #0]
 8003cca:	2b09      	cmp	r3, #9
 8003ccc:	d8f1      	bhi.n	8003cb2 <RTC_ByteToBcd2+0x1c>
  }

  return ((uint8_t)(bcdhigh << 4U) | Param);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	b2db      	uxtb	r3, r3
 8003cd2:	011b      	lsls	r3, r3, #4
 8003cd4:	b2da      	uxtb	r2, r3
 8003cd6:	187b      	adds	r3, r7, r1
 8003cd8:	781b      	ldrb	r3, [r3, #0]
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	b2db      	uxtb	r3, r3
}
 8003cde:	0018      	movs	r0, r3
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	b004      	add	sp, #16
 8003ce4:	bd80      	pop	{r7, pc}

08003ce6 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8003ce6:	b580      	push	{r7, lr}
 8003ce8:	b082      	sub	sp, #8
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8003cee:	46c0      	nop			; (mov r8, r8)
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	b002      	add	sp, #8
 8003cf4:	bd80      	pop	{r7, pc}

08003cf6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003cf6:	b580      	push	{r7, lr}
 8003cf8:	b082      	sub	sp, #8
 8003cfa:	af00      	add	r7, sp, #0
 8003cfc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d101      	bne.n	8003d08 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e032      	b.n	8003d6e <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2239      	movs	r2, #57	; 0x39
 8003d0c:	5c9b      	ldrb	r3, [r3, r2]
 8003d0e:	b2db      	uxtb	r3, r3
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d107      	bne.n	8003d24 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2238      	movs	r2, #56	; 0x38
 8003d18:	2100      	movs	r1, #0
 8003d1a:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	0018      	movs	r0, r3
 8003d20:	f000 f829 	bl	8003d76 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2239      	movs	r2, #57	; 0x39
 8003d28:	2102      	movs	r1, #2
 8003d2a:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	3304      	adds	r3, #4
 8003d34:	0019      	movs	r1, r3
 8003d36:	0010      	movs	r0, r2
 8003d38:	f000 f980 	bl	800403c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	223e      	movs	r2, #62	; 0x3e
 8003d40:	2101      	movs	r1, #1
 8003d42:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	223a      	movs	r2, #58	; 0x3a
 8003d48:	2101      	movs	r1, #1
 8003d4a:	5499      	strb	r1, [r3, r2]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	223b      	movs	r2, #59	; 0x3b
 8003d50:	2101      	movs	r1, #1
 8003d52:	5499      	strb	r1, [r3, r2]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	223c      	movs	r2, #60	; 0x3c
 8003d58:	2101      	movs	r1, #1
 8003d5a:	5499      	strb	r1, [r3, r2]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	223d      	movs	r2, #61	; 0x3d
 8003d60:	2101      	movs	r1, #1
 8003d62:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2239      	movs	r2, #57	; 0x39
 8003d68:	2101      	movs	r1, #1
 8003d6a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003d6c:	2300      	movs	r3, #0
}
 8003d6e:	0018      	movs	r0, r3
 8003d70:	46bd      	mov	sp, r7
 8003d72:	b002      	add	sp, #8
 8003d74:	bd80      	pop	{r7, pc}

08003d76 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003d76:	b580      	push	{r7, lr}
 8003d78:	b082      	sub	sp, #8
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003d7e:	46c0      	nop			; (mov r8, r8)
 8003d80:	46bd      	mov	sp, r7
 8003d82:	b002      	add	sp, #8
 8003d84:	bd80      	pop	{r7, pc}
	...

08003d88 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2239      	movs	r2, #57	; 0x39
 8003d94:	5c9b      	ldrb	r3, [r3, r2]
 8003d96:	b2db      	uxtb	r3, r3
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	d001      	beq.n	8003da0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e03b      	b.n	8003e18 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2239      	movs	r2, #57	; 0x39
 8003da4:	2102      	movs	r1, #2
 8003da6:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	68da      	ldr	r2, [r3, #12]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	2101      	movs	r1, #1
 8003db4:	430a      	orrs	r2, r1
 8003db6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681a      	ldr	r2, [r3, #0]
 8003dbc:	2380      	movs	r3, #128	; 0x80
 8003dbe:	05db      	lsls	r3, r3, #23
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	d00e      	beq.n	8003de2 <HAL_TIM_Base_Start_IT+0x5a>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a15      	ldr	r2, [pc, #84]	; (8003e20 <HAL_TIM_Base_Start_IT+0x98>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d009      	beq.n	8003de2 <HAL_TIM_Base_Start_IT+0x5a>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a14      	ldr	r2, [pc, #80]	; (8003e24 <HAL_TIM_Base_Start_IT+0x9c>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d004      	beq.n	8003de2 <HAL_TIM_Base_Start_IT+0x5a>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a12      	ldr	r2, [pc, #72]	; (8003e28 <HAL_TIM_Base_Start_IT+0xa0>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d111      	bne.n	8003e06 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	689b      	ldr	r3, [r3, #8]
 8003de8:	2207      	movs	r2, #7
 8003dea:	4013      	ands	r3, r2
 8003dec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2b06      	cmp	r3, #6
 8003df2:	d010      	beq.n	8003e16 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	681a      	ldr	r2, [r3, #0]
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	2101      	movs	r1, #1
 8003e00:	430a      	orrs	r2, r1
 8003e02:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e04:	e007      	b.n	8003e16 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	681a      	ldr	r2, [r3, #0]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	2101      	movs	r1, #1
 8003e12:	430a      	orrs	r2, r1
 8003e14:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e16:	2300      	movs	r3, #0
}
 8003e18:	0018      	movs	r0, r3
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	b004      	add	sp, #16
 8003e1e:	bd80      	pop	{r7, pc}
 8003e20:	40000400 	.word	0x40000400
 8003e24:	40010800 	.word	0x40010800
 8003e28:	40011400 	.word	0x40011400

08003e2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b082      	sub	sp, #8
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	691b      	ldr	r3, [r3, #16]
 8003e3a:	2202      	movs	r2, #2
 8003e3c:	4013      	ands	r3, r2
 8003e3e:	2b02      	cmp	r3, #2
 8003e40:	d124      	bne.n	8003e8c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	68db      	ldr	r3, [r3, #12]
 8003e48:	2202      	movs	r2, #2
 8003e4a:	4013      	ands	r3, r2
 8003e4c:	2b02      	cmp	r3, #2
 8003e4e:	d11d      	bne.n	8003e8c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	2203      	movs	r2, #3
 8003e56:	4252      	negs	r2, r2
 8003e58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2201      	movs	r2, #1
 8003e5e:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	699b      	ldr	r3, [r3, #24]
 8003e66:	2203      	movs	r2, #3
 8003e68:	4013      	ands	r3, r2
 8003e6a:	d004      	beq.n	8003e76 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	0018      	movs	r0, r3
 8003e70:	f000 f8cc 	bl	800400c <HAL_TIM_IC_CaptureCallback>
 8003e74:	e007      	b.n	8003e86 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	0018      	movs	r0, r3
 8003e7a:	f000 f8bf 	bl	8003ffc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	0018      	movs	r0, r3
 8003e82:	f000 f8cb 	bl	800401c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	691b      	ldr	r3, [r3, #16]
 8003e92:	2204      	movs	r2, #4
 8003e94:	4013      	ands	r3, r2
 8003e96:	2b04      	cmp	r3, #4
 8003e98:	d125      	bne.n	8003ee6 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	68db      	ldr	r3, [r3, #12]
 8003ea0:	2204      	movs	r2, #4
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	2b04      	cmp	r3, #4
 8003ea6:	d11e      	bne.n	8003ee6 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	2205      	movs	r2, #5
 8003eae:	4252      	negs	r2, r2
 8003eb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2202      	movs	r2, #2
 8003eb6:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	699a      	ldr	r2, [r3, #24]
 8003ebe:	23c0      	movs	r3, #192	; 0xc0
 8003ec0:	009b      	lsls	r3, r3, #2
 8003ec2:	4013      	ands	r3, r2
 8003ec4:	d004      	beq.n	8003ed0 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	0018      	movs	r0, r3
 8003eca:	f000 f89f 	bl	800400c <HAL_TIM_IC_CaptureCallback>
 8003ece:	e007      	b.n	8003ee0 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	0018      	movs	r0, r3
 8003ed4:	f000 f892 	bl	8003ffc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	0018      	movs	r0, r3
 8003edc:	f000 f89e 	bl	800401c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	691b      	ldr	r3, [r3, #16]
 8003eec:	2208      	movs	r2, #8
 8003eee:	4013      	ands	r3, r2
 8003ef0:	2b08      	cmp	r3, #8
 8003ef2:	d124      	bne.n	8003f3e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	68db      	ldr	r3, [r3, #12]
 8003efa:	2208      	movs	r2, #8
 8003efc:	4013      	ands	r3, r2
 8003efe:	2b08      	cmp	r3, #8
 8003f00:	d11d      	bne.n	8003f3e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	2209      	movs	r2, #9
 8003f08:	4252      	negs	r2, r2
 8003f0a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2204      	movs	r2, #4
 8003f10:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	69db      	ldr	r3, [r3, #28]
 8003f18:	2203      	movs	r2, #3
 8003f1a:	4013      	ands	r3, r2
 8003f1c:	d004      	beq.n	8003f28 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	0018      	movs	r0, r3
 8003f22:	f000 f873 	bl	800400c <HAL_TIM_IC_CaptureCallback>
 8003f26:	e007      	b.n	8003f38 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	0018      	movs	r0, r3
 8003f2c:	f000 f866 	bl	8003ffc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	0018      	movs	r0, r3
 8003f34:	f000 f872 	bl	800401c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	691b      	ldr	r3, [r3, #16]
 8003f44:	2210      	movs	r2, #16
 8003f46:	4013      	ands	r3, r2
 8003f48:	2b10      	cmp	r3, #16
 8003f4a:	d125      	bne.n	8003f98 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	68db      	ldr	r3, [r3, #12]
 8003f52:	2210      	movs	r2, #16
 8003f54:	4013      	ands	r3, r2
 8003f56:	2b10      	cmp	r3, #16
 8003f58:	d11e      	bne.n	8003f98 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	2211      	movs	r2, #17
 8003f60:	4252      	negs	r2, r2
 8003f62:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2208      	movs	r2, #8
 8003f68:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	69da      	ldr	r2, [r3, #28]
 8003f70:	23c0      	movs	r3, #192	; 0xc0
 8003f72:	009b      	lsls	r3, r3, #2
 8003f74:	4013      	ands	r3, r2
 8003f76:	d004      	beq.n	8003f82 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	0018      	movs	r0, r3
 8003f7c:	f000 f846 	bl	800400c <HAL_TIM_IC_CaptureCallback>
 8003f80:	e007      	b.n	8003f92 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	0018      	movs	r0, r3
 8003f86:	f000 f839 	bl	8003ffc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	0018      	movs	r0, r3
 8003f8e:	f000 f845 	bl	800401c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2200      	movs	r2, #0
 8003f96:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	691b      	ldr	r3, [r3, #16]
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	4013      	ands	r3, r2
 8003fa2:	2b01      	cmp	r3, #1
 8003fa4:	d10f      	bne.n	8003fc6 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	68db      	ldr	r3, [r3, #12]
 8003fac:	2201      	movs	r2, #1
 8003fae:	4013      	ands	r3, r2
 8003fb0:	2b01      	cmp	r3, #1
 8003fb2:	d108      	bne.n	8003fc6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	2202      	movs	r2, #2
 8003fba:	4252      	negs	r2, r2
 8003fbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	0018      	movs	r0, r3
 8003fc2:	f7fd fd1f 	bl	8001a04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	691b      	ldr	r3, [r3, #16]
 8003fcc:	2240      	movs	r2, #64	; 0x40
 8003fce:	4013      	ands	r3, r2
 8003fd0:	2b40      	cmp	r3, #64	; 0x40
 8003fd2:	d10f      	bne.n	8003ff4 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	68db      	ldr	r3, [r3, #12]
 8003fda:	2240      	movs	r2, #64	; 0x40
 8003fdc:	4013      	ands	r3, r2
 8003fde:	2b40      	cmp	r3, #64	; 0x40
 8003fe0:	d108      	bne.n	8003ff4 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	2241      	movs	r2, #65	; 0x41
 8003fe8:	4252      	negs	r2, r2
 8003fea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	0018      	movs	r0, r3
 8003ff0:	f000 f81c 	bl	800402c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003ff4:	46c0      	nop			; (mov r8, r8)
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	b002      	add	sp, #8
 8003ffa:	bd80      	pop	{r7, pc}

08003ffc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b082      	sub	sp, #8
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004004:	46c0      	nop			; (mov r8, r8)
 8004006:	46bd      	mov	sp, r7
 8004008:	b002      	add	sp, #8
 800400a:	bd80      	pop	{r7, pc}

0800400c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b082      	sub	sp, #8
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004014:	46c0      	nop			; (mov r8, r8)
 8004016:	46bd      	mov	sp, r7
 8004018:	b002      	add	sp, #8
 800401a:	bd80      	pop	{r7, pc}

0800401c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b082      	sub	sp, #8
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004024:	46c0      	nop			; (mov r8, r8)
 8004026:	46bd      	mov	sp, r7
 8004028:	b002      	add	sp, #8
 800402a:	bd80      	pop	{r7, pc}

0800402c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b082      	sub	sp, #8
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004034:	46c0      	nop			; (mov r8, r8)
 8004036:	46bd      	mov	sp, r7
 8004038:	b002      	add	sp, #8
 800403a:	bd80      	pop	{r7, pc}

0800403c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b084      	sub	sp, #16
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
 8004044:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800404c:	687a      	ldr	r2, [r7, #4]
 800404e:	2380      	movs	r3, #128	; 0x80
 8004050:	05db      	lsls	r3, r3, #23
 8004052:	429a      	cmp	r2, r3
 8004054:	d00b      	beq.n	800406e <TIM_Base_SetConfig+0x32>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	4a23      	ldr	r2, [pc, #140]	; (80040e8 <TIM_Base_SetConfig+0xac>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d007      	beq.n	800406e <TIM_Base_SetConfig+0x32>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	4a22      	ldr	r2, [pc, #136]	; (80040ec <TIM_Base_SetConfig+0xb0>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d003      	beq.n	800406e <TIM_Base_SetConfig+0x32>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	4a21      	ldr	r2, [pc, #132]	; (80040f0 <TIM_Base_SetConfig+0xb4>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d108      	bne.n	8004080 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	2270      	movs	r2, #112	; 0x70
 8004072:	4393      	bics	r3, r2
 8004074:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	68fa      	ldr	r2, [r7, #12]
 800407c:	4313      	orrs	r3, r2
 800407e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004080:	687a      	ldr	r2, [r7, #4]
 8004082:	2380      	movs	r3, #128	; 0x80
 8004084:	05db      	lsls	r3, r3, #23
 8004086:	429a      	cmp	r2, r3
 8004088:	d00b      	beq.n	80040a2 <TIM_Base_SetConfig+0x66>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	4a16      	ldr	r2, [pc, #88]	; (80040e8 <TIM_Base_SetConfig+0xac>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d007      	beq.n	80040a2 <TIM_Base_SetConfig+0x66>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	4a15      	ldr	r2, [pc, #84]	; (80040ec <TIM_Base_SetConfig+0xb0>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d003      	beq.n	80040a2 <TIM_Base_SetConfig+0x66>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	4a14      	ldr	r2, [pc, #80]	; (80040f0 <TIM_Base_SetConfig+0xb4>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d108      	bne.n	80040b4 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	4a13      	ldr	r2, [pc, #76]	; (80040f4 <TIM_Base_SetConfig+0xb8>)
 80040a6:	4013      	ands	r3, r2
 80040a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	68db      	ldr	r3, [r3, #12]
 80040ae:	68fa      	ldr	r2, [r7, #12]
 80040b0:	4313      	orrs	r3, r2
 80040b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2280      	movs	r2, #128	; 0x80
 80040b8:	4393      	bics	r3, r2
 80040ba:	001a      	movs	r2, r3
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	691b      	ldr	r3, [r3, #16]
 80040c0:	4313      	orrs	r3, r2
 80040c2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	68fa      	ldr	r2, [r7, #12]
 80040c8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	689a      	ldr	r2, [r3, #8]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	681a      	ldr	r2, [r3, #0]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2201      	movs	r2, #1
 80040de:	615a      	str	r2, [r3, #20]
}
 80040e0:	46c0      	nop			; (mov r8, r8)
 80040e2:	46bd      	mov	sp, r7
 80040e4:	b004      	add	sp, #16
 80040e6:	bd80      	pop	{r7, pc}
 80040e8:	40000400 	.word	0x40000400
 80040ec:	40010800 	.word	0x40010800
 80040f0:	40011400 	.word	0x40011400
 80040f4:	fffffcff 	.word	0xfffffcff

080040f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b082      	sub	sp, #8
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d101      	bne.n	800410a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	e044      	b.n	8004194 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800410e:	2b00      	cmp	r3, #0
 8004110:	d107      	bne.n	8004122 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2274      	movs	r2, #116	; 0x74
 8004116:	2100      	movs	r1, #0
 8004118:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	0018      	movs	r0, r3
 800411e:	f7fd fe57 	bl	8001dd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2224      	movs	r2, #36	; 0x24
 8004126:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	681a      	ldr	r2, [r3, #0]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	2101      	movs	r1, #1
 8004134:	438a      	bics	r2, r1
 8004136:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	0018      	movs	r0, r3
 800413c:	f000 fc36 	bl	80049ac <UART_SetConfig>
 8004140:	0003      	movs	r3, r0
 8004142:	2b01      	cmp	r3, #1
 8004144:	d101      	bne.n	800414a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e024      	b.n	8004194 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800414e:	2b00      	cmp	r3, #0
 8004150:	d003      	beq.n	800415a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	0018      	movs	r0, r3
 8004156:	f000 fee7 	bl	8004f28 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	685a      	ldr	r2, [r3, #4]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	490d      	ldr	r1, [pc, #52]	; (800419c <HAL_UART_Init+0xa4>)
 8004166:	400a      	ands	r2, r1
 8004168:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	689a      	ldr	r2, [r3, #8]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	212a      	movs	r1, #42	; 0x2a
 8004176:	438a      	bics	r2, r1
 8004178:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2101      	movs	r1, #1
 8004186:	430a      	orrs	r2, r1
 8004188:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	0018      	movs	r0, r3
 800418e:	f000 ff7f 	bl	8005090 <UART_CheckIdleState>
 8004192:	0003      	movs	r3, r0
}
 8004194:	0018      	movs	r0, r3
 8004196:	46bd      	mov	sp, r7
 8004198:	b002      	add	sp, #8
 800419a:	bd80      	pop	{r7, pc}
 800419c:	ffffb7ff 	.word	0xffffb7ff

080041a0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b08a      	sub	sp, #40	; 0x28
 80041a4:	af02      	add	r7, sp, #8
 80041a6:	60f8      	str	r0, [r7, #12]
 80041a8:	60b9      	str	r1, [r7, #8]
 80041aa:	603b      	str	r3, [r7, #0]
 80041ac:	1dbb      	adds	r3, r7, #6
 80041ae:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80041b4:	2b20      	cmp	r3, #32
 80041b6:	d000      	beq.n	80041ba <HAL_UART_Transmit+0x1a>
 80041b8:	e095      	b.n	80042e6 <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d003      	beq.n	80041c8 <HAL_UART_Transmit+0x28>
 80041c0:	1dbb      	adds	r3, r7, #6
 80041c2:	881b      	ldrh	r3, [r3, #0]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d101      	bne.n	80041cc <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80041c8:	2301      	movs	r3, #1
 80041ca:	e08d      	b.n	80042e8 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	689a      	ldr	r2, [r3, #8]
 80041d0:	2380      	movs	r3, #128	; 0x80
 80041d2:	015b      	lsls	r3, r3, #5
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d109      	bne.n	80041ec <HAL_UART_Transmit+0x4c>
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	691b      	ldr	r3, [r3, #16]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d105      	bne.n	80041ec <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	2201      	movs	r2, #1
 80041e4:	4013      	ands	r3, r2
 80041e6:	d001      	beq.n	80041ec <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80041e8:	2301      	movs	r3, #1
 80041ea:	e07d      	b.n	80042e8 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	2274      	movs	r2, #116	; 0x74
 80041f0:	5c9b      	ldrb	r3, [r3, r2]
 80041f2:	2b01      	cmp	r3, #1
 80041f4:	d101      	bne.n	80041fa <HAL_UART_Transmit+0x5a>
 80041f6:	2302      	movs	r3, #2
 80041f8:	e076      	b.n	80042e8 <HAL_UART_Transmit+0x148>
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2274      	movs	r2, #116	; 0x74
 80041fe:	2101      	movs	r1, #1
 8004200:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2280      	movs	r2, #128	; 0x80
 8004206:	2100      	movs	r1, #0
 8004208:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2221      	movs	r2, #33	; 0x21
 800420e:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004210:	f7fd fec0 	bl	8001f94 <HAL_GetTick>
 8004214:	0003      	movs	r3, r0
 8004216:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	1dba      	adds	r2, r7, #6
 800421c:	2150      	movs	r1, #80	; 0x50
 800421e:	8812      	ldrh	r2, [r2, #0]
 8004220:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	1dba      	adds	r2, r7, #6
 8004226:	2152      	movs	r1, #82	; 0x52
 8004228:	8812      	ldrh	r2, [r2, #0]
 800422a:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	689a      	ldr	r2, [r3, #8]
 8004230:	2380      	movs	r3, #128	; 0x80
 8004232:	015b      	lsls	r3, r3, #5
 8004234:	429a      	cmp	r2, r3
 8004236:	d108      	bne.n	800424a <HAL_UART_Transmit+0xaa>
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	691b      	ldr	r3, [r3, #16]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d104      	bne.n	800424a <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8004240:	2300      	movs	r3, #0
 8004242:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	61bb      	str	r3, [r7, #24]
 8004248:	e003      	b.n	8004252 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800424e:	2300      	movs	r3, #0
 8004250:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2274      	movs	r2, #116	; 0x74
 8004256:	2100      	movs	r1, #0
 8004258:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 800425a:	e02c      	b.n	80042b6 <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800425c:	697a      	ldr	r2, [r7, #20]
 800425e:	68f8      	ldr	r0, [r7, #12]
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	9300      	str	r3, [sp, #0]
 8004264:	0013      	movs	r3, r2
 8004266:	2200      	movs	r2, #0
 8004268:	2180      	movs	r1, #128	; 0x80
 800426a:	f000 ff59 	bl	8005120 <UART_WaitOnFlagUntilTimeout>
 800426e:	1e03      	subs	r3, r0, #0
 8004270:	d001      	beq.n	8004276 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8004272:	2303      	movs	r3, #3
 8004274:	e038      	b.n	80042e8 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 8004276:	69fb      	ldr	r3, [r7, #28]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d10b      	bne.n	8004294 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800427c:	69bb      	ldr	r3, [r7, #24]
 800427e:	881b      	ldrh	r3, [r3, #0]
 8004280:	001a      	movs	r2, r3
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	05d2      	lsls	r2, r2, #23
 8004288:	0dd2      	lsrs	r2, r2, #23
 800428a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800428c:	69bb      	ldr	r3, [r7, #24]
 800428e:	3302      	adds	r3, #2
 8004290:	61bb      	str	r3, [r7, #24]
 8004292:	e007      	b.n	80042a4 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004294:	69fb      	ldr	r3, [r7, #28]
 8004296:	781a      	ldrb	r2, [r3, #0]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800429e:	69fb      	ldr	r3, [r7, #28]
 80042a0:	3301      	adds	r3, #1
 80042a2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2252      	movs	r2, #82	; 0x52
 80042a8:	5a9b      	ldrh	r3, [r3, r2]
 80042aa:	b29b      	uxth	r3, r3
 80042ac:	3b01      	subs	r3, #1
 80042ae:	b299      	uxth	r1, r3
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2252      	movs	r2, #82	; 0x52
 80042b4:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2252      	movs	r2, #82	; 0x52
 80042ba:	5a9b      	ldrh	r3, [r3, r2]
 80042bc:	b29b      	uxth	r3, r3
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d1cc      	bne.n	800425c <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80042c2:	697a      	ldr	r2, [r7, #20]
 80042c4:	68f8      	ldr	r0, [r7, #12]
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	9300      	str	r3, [sp, #0]
 80042ca:	0013      	movs	r3, r2
 80042cc:	2200      	movs	r2, #0
 80042ce:	2140      	movs	r1, #64	; 0x40
 80042d0:	f000 ff26 	bl	8005120 <UART_WaitOnFlagUntilTimeout>
 80042d4:	1e03      	subs	r3, r0, #0
 80042d6:	d001      	beq.n	80042dc <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 80042d8:	2303      	movs	r3, #3
 80042da:	e005      	b.n	80042e8 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2220      	movs	r2, #32
 80042e0:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80042e2:	2300      	movs	r3, #0
 80042e4:	e000      	b.n	80042e8 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 80042e6:	2302      	movs	r3, #2
  }
}
 80042e8:	0018      	movs	r0, r3
 80042ea:	46bd      	mov	sp, r7
 80042ec:	b008      	add	sp, #32
 80042ee:	bd80      	pop	{r7, pc}

080042f0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b088      	sub	sp, #32
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	60f8      	str	r0, [r7, #12]
 80042f8:	60b9      	str	r1, [r7, #8]
 80042fa:	1dbb      	adds	r3, r7, #6
 80042fc:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004302:	2b20      	cmp	r3, #32
 8004304:	d155      	bne.n	80043b2 <HAL_UART_Receive_IT+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d003      	beq.n	8004314 <HAL_UART_Receive_IT+0x24>
 800430c:	1dbb      	adds	r3, r7, #6
 800430e:	881b      	ldrh	r3, [r3, #0]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d101      	bne.n	8004318 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	e04d      	b.n	80043b4 <HAL_UART_Receive_IT+0xc4>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	689a      	ldr	r2, [r3, #8]
 800431c:	2380      	movs	r3, #128	; 0x80
 800431e:	015b      	lsls	r3, r3, #5
 8004320:	429a      	cmp	r2, r3
 8004322:	d109      	bne.n	8004338 <HAL_UART_Receive_IT+0x48>
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	691b      	ldr	r3, [r3, #16]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d105      	bne.n	8004338 <HAL_UART_Receive_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	2201      	movs	r2, #1
 8004330:	4013      	ands	r3, r2
 8004332:	d001      	beq.n	8004338 <HAL_UART_Receive_IT+0x48>
      {
        return  HAL_ERROR;
 8004334:	2301      	movs	r3, #1
 8004336:	e03d      	b.n	80043b4 <HAL_UART_Receive_IT+0xc4>
      }
    }

    __HAL_LOCK(huart);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2274      	movs	r2, #116	; 0x74
 800433c:	5c9b      	ldrb	r3, [r3, r2]
 800433e:	2b01      	cmp	r3, #1
 8004340:	d101      	bne.n	8004346 <HAL_UART_Receive_IT+0x56>
 8004342:	2302      	movs	r3, #2
 8004344:	e036      	b.n	80043b4 <HAL_UART_Receive_IT+0xc4>
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2274      	movs	r2, #116	; 0x74
 800434a:	2101      	movs	r1, #1
 800434c:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2200      	movs	r2, #0
 8004352:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a18      	ldr	r2, [pc, #96]	; (80043bc <HAL_UART_Receive_IT+0xcc>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d020      	beq.n	80043a0 <HAL_UART_Receive_IT+0xb0>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	685a      	ldr	r2, [r3, #4]
 8004364:	2380      	movs	r3, #128	; 0x80
 8004366:	041b      	lsls	r3, r3, #16
 8004368:	4013      	ands	r3, r2
 800436a:	d019      	beq.n	80043a0 <HAL_UART_Receive_IT+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800436c:	f3ef 8310 	mrs	r3, PRIMASK
 8004370:	613b      	str	r3, [r7, #16]
  return(result);
 8004372:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004374:	61fb      	str	r3, [r7, #28]
 8004376:	2301      	movs	r3, #1
 8004378:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	f383 8810 	msr	PRIMASK, r3
}
 8004380:	46c0      	nop			; (mov r8, r8)
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	2180      	movs	r1, #128	; 0x80
 800438e:	04c9      	lsls	r1, r1, #19
 8004390:	430a      	orrs	r2, r1
 8004392:	601a      	str	r2, [r3, #0]
 8004394:	69fb      	ldr	r3, [r7, #28]
 8004396:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004398:	69bb      	ldr	r3, [r7, #24]
 800439a:	f383 8810 	msr	PRIMASK, r3
}
 800439e:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80043a0:	1dbb      	adds	r3, r7, #6
 80043a2:	881a      	ldrh	r2, [r3, #0]
 80043a4:	68b9      	ldr	r1, [r7, #8]
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	0018      	movs	r0, r3
 80043aa:	f000 ff7d 	bl	80052a8 <UART_Start_Receive_IT>
 80043ae:	0003      	movs	r3, r0
 80043b0:	e000      	b.n	80043b4 <HAL_UART_Receive_IT+0xc4>
  }
  else
  {
    return HAL_BUSY;
 80043b2:	2302      	movs	r3, #2
  }
}
 80043b4:	0018      	movs	r0, r3
 80043b6:	46bd      	mov	sp, r7
 80043b8:	b008      	add	sp, #32
 80043ba:	bd80      	pop	{r7, pc}
 80043bc:	40004800 	.word	0x40004800

080043c0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80043c0:	b590      	push	{r4, r7, lr}
 80043c2:	b0ab      	sub	sp, #172	; 0xac
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	69db      	ldr	r3, [r3, #28]
 80043ce:	22a4      	movs	r2, #164	; 0xa4
 80043d0:	18b9      	adds	r1, r7, r2
 80043d2:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	20a0      	movs	r0, #160	; 0xa0
 80043dc:	1839      	adds	r1, r7, r0
 80043de:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	219c      	movs	r1, #156	; 0x9c
 80043e8:	1879      	adds	r1, r7, r1
 80043ea:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80043ec:	0011      	movs	r1, r2
 80043ee:	18bb      	adds	r3, r7, r2
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a99      	ldr	r2, [pc, #612]	; (8004658 <HAL_UART_IRQHandler+0x298>)
 80043f4:	4013      	ands	r3, r2
 80043f6:	2298      	movs	r2, #152	; 0x98
 80043f8:	18bc      	adds	r4, r7, r2
 80043fa:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80043fc:	18bb      	adds	r3, r7, r2
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d114      	bne.n	800442e <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004404:	187b      	adds	r3, r7, r1
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	2220      	movs	r2, #32
 800440a:	4013      	ands	r3, r2
 800440c:	d00f      	beq.n	800442e <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800440e:	183b      	adds	r3, r7, r0
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	2220      	movs	r2, #32
 8004414:	4013      	ands	r3, r2
 8004416:	d00a      	beq.n	800442e <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800441c:	2b00      	cmp	r3, #0
 800441e:	d100      	bne.n	8004422 <HAL_UART_IRQHandler+0x62>
 8004420:	e298      	b.n	8004954 <HAL_UART_IRQHandler+0x594>
      {
        huart->RxISR(huart);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004426:	687a      	ldr	r2, [r7, #4]
 8004428:	0010      	movs	r0, r2
 800442a:	4798      	blx	r3
      }
      return;
 800442c:	e292      	b.n	8004954 <HAL_UART_IRQHandler+0x594>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800442e:	2398      	movs	r3, #152	; 0x98
 8004430:	18fb      	adds	r3, r7, r3
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d100      	bne.n	800443a <HAL_UART_IRQHandler+0x7a>
 8004438:	e114      	b.n	8004664 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800443a:	239c      	movs	r3, #156	; 0x9c
 800443c:	18fb      	adds	r3, r7, r3
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	2201      	movs	r2, #1
 8004442:	4013      	ands	r3, r2
 8004444:	d106      	bne.n	8004454 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004446:	23a0      	movs	r3, #160	; 0xa0
 8004448:	18fb      	adds	r3, r7, r3
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a83      	ldr	r2, [pc, #524]	; (800465c <HAL_UART_IRQHandler+0x29c>)
 800444e:	4013      	ands	r3, r2
 8004450:	d100      	bne.n	8004454 <HAL_UART_IRQHandler+0x94>
 8004452:	e107      	b.n	8004664 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004454:	23a4      	movs	r3, #164	; 0xa4
 8004456:	18fb      	adds	r3, r7, r3
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	2201      	movs	r2, #1
 800445c:	4013      	ands	r3, r2
 800445e:	d012      	beq.n	8004486 <HAL_UART_IRQHandler+0xc6>
 8004460:	23a0      	movs	r3, #160	; 0xa0
 8004462:	18fb      	adds	r3, r7, r3
 8004464:	681a      	ldr	r2, [r3, #0]
 8004466:	2380      	movs	r3, #128	; 0x80
 8004468:	005b      	lsls	r3, r3, #1
 800446a:	4013      	ands	r3, r2
 800446c:	d00b      	beq.n	8004486 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	2201      	movs	r2, #1
 8004474:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2280      	movs	r2, #128	; 0x80
 800447a:	589b      	ldr	r3, [r3, r2]
 800447c:	2201      	movs	r2, #1
 800447e:	431a      	orrs	r2, r3
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2180      	movs	r1, #128	; 0x80
 8004484:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004486:	23a4      	movs	r3, #164	; 0xa4
 8004488:	18fb      	adds	r3, r7, r3
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	2202      	movs	r2, #2
 800448e:	4013      	ands	r3, r2
 8004490:	d011      	beq.n	80044b6 <HAL_UART_IRQHandler+0xf6>
 8004492:	239c      	movs	r3, #156	; 0x9c
 8004494:	18fb      	adds	r3, r7, r3
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	2201      	movs	r2, #1
 800449a:	4013      	ands	r3, r2
 800449c:	d00b      	beq.n	80044b6 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	2202      	movs	r2, #2
 80044a4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2280      	movs	r2, #128	; 0x80
 80044aa:	589b      	ldr	r3, [r3, r2]
 80044ac:	2204      	movs	r2, #4
 80044ae:	431a      	orrs	r2, r3
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2180      	movs	r1, #128	; 0x80
 80044b4:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80044b6:	23a4      	movs	r3, #164	; 0xa4
 80044b8:	18fb      	adds	r3, r7, r3
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	2204      	movs	r2, #4
 80044be:	4013      	ands	r3, r2
 80044c0:	d011      	beq.n	80044e6 <HAL_UART_IRQHandler+0x126>
 80044c2:	239c      	movs	r3, #156	; 0x9c
 80044c4:	18fb      	adds	r3, r7, r3
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	2201      	movs	r2, #1
 80044ca:	4013      	ands	r3, r2
 80044cc:	d00b      	beq.n	80044e6 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	2204      	movs	r2, #4
 80044d4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2280      	movs	r2, #128	; 0x80
 80044da:	589b      	ldr	r3, [r3, r2]
 80044dc:	2202      	movs	r2, #2
 80044de:	431a      	orrs	r2, r3
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2180      	movs	r1, #128	; 0x80
 80044e4:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80044e6:	23a4      	movs	r3, #164	; 0xa4
 80044e8:	18fb      	adds	r3, r7, r3
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	2208      	movs	r2, #8
 80044ee:	4013      	ands	r3, r2
 80044f0:	d017      	beq.n	8004522 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80044f2:	23a0      	movs	r3, #160	; 0xa0
 80044f4:	18fb      	adds	r3, r7, r3
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	2220      	movs	r2, #32
 80044fa:	4013      	ands	r3, r2
 80044fc:	d105      	bne.n	800450a <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80044fe:	239c      	movs	r3, #156	; 0x9c
 8004500:	18fb      	adds	r3, r7, r3
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	2201      	movs	r2, #1
 8004506:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004508:	d00b      	beq.n	8004522 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	2208      	movs	r2, #8
 8004510:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2280      	movs	r2, #128	; 0x80
 8004516:	589b      	ldr	r3, [r3, r2]
 8004518:	2208      	movs	r2, #8
 800451a:	431a      	orrs	r2, r3
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2180      	movs	r1, #128	; 0x80
 8004520:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004522:	23a4      	movs	r3, #164	; 0xa4
 8004524:	18fb      	adds	r3, r7, r3
 8004526:	681a      	ldr	r2, [r3, #0]
 8004528:	2380      	movs	r3, #128	; 0x80
 800452a:	011b      	lsls	r3, r3, #4
 800452c:	4013      	ands	r3, r2
 800452e:	d013      	beq.n	8004558 <HAL_UART_IRQHandler+0x198>
 8004530:	23a0      	movs	r3, #160	; 0xa0
 8004532:	18fb      	adds	r3, r7, r3
 8004534:	681a      	ldr	r2, [r3, #0]
 8004536:	2380      	movs	r3, #128	; 0x80
 8004538:	04db      	lsls	r3, r3, #19
 800453a:	4013      	ands	r3, r2
 800453c:	d00c      	beq.n	8004558 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	2280      	movs	r2, #128	; 0x80
 8004544:	0112      	lsls	r2, r2, #4
 8004546:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2280      	movs	r2, #128	; 0x80
 800454c:	589b      	ldr	r3, [r3, r2]
 800454e:	2220      	movs	r2, #32
 8004550:	431a      	orrs	r2, r3
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2180      	movs	r1, #128	; 0x80
 8004556:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2280      	movs	r2, #128	; 0x80
 800455c:	589b      	ldr	r3, [r3, r2]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d100      	bne.n	8004564 <HAL_UART_IRQHandler+0x1a4>
 8004562:	e1f9      	b.n	8004958 <HAL_UART_IRQHandler+0x598>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004564:	23a4      	movs	r3, #164	; 0xa4
 8004566:	18fb      	adds	r3, r7, r3
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	2220      	movs	r2, #32
 800456c:	4013      	ands	r3, r2
 800456e:	d00e      	beq.n	800458e <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004570:	23a0      	movs	r3, #160	; 0xa0
 8004572:	18fb      	adds	r3, r7, r3
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	2220      	movs	r2, #32
 8004578:	4013      	ands	r3, r2
 800457a:	d008      	beq.n	800458e <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004580:	2b00      	cmp	r3, #0
 8004582:	d004      	beq.n	800458e <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004588:	687a      	ldr	r2, [r7, #4]
 800458a:	0010      	movs	r0, r2
 800458c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2280      	movs	r2, #128	; 0x80
 8004592:	589b      	ldr	r3, [r3, r2]
 8004594:	2194      	movs	r1, #148	; 0x94
 8004596:	187a      	adds	r2, r7, r1
 8004598:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	2240      	movs	r2, #64	; 0x40
 80045a2:	4013      	ands	r3, r2
 80045a4:	2b40      	cmp	r3, #64	; 0x40
 80045a6:	d004      	beq.n	80045b2 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80045a8:	187b      	adds	r3, r7, r1
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	2228      	movs	r2, #40	; 0x28
 80045ae:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80045b0:	d047      	beq.n	8004642 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	0018      	movs	r0, r3
 80045b6:	f000 ff27 	bl	8005408 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	689b      	ldr	r3, [r3, #8]
 80045c0:	2240      	movs	r2, #64	; 0x40
 80045c2:	4013      	ands	r3, r2
 80045c4:	2b40      	cmp	r3, #64	; 0x40
 80045c6:	d137      	bne.n	8004638 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045c8:	f3ef 8310 	mrs	r3, PRIMASK
 80045cc:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80045ce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80045d0:	2090      	movs	r0, #144	; 0x90
 80045d2:	183a      	adds	r2, r7, r0
 80045d4:	6013      	str	r3, [r2, #0]
 80045d6:	2301      	movs	r3, #1
 80045d8:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045da:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80045dc:	f383 8810 	msr	PRIMASK, r3
}
 80045e0:	46c0      	nop			; (mov r8, r8)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	689a      	ldr	r2, [r3, #8]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	2140      	movs	r1, #64	; 0x40
 80045ee:	438a      	bics	r2, r1
 80045f0:	609a      	str	r2, [r3, #8]
 80045f2:	183b      	adds	r3, r7, r0
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045f8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80045fa:	f383 8810 	msr	PRIMASK, r3
}
 80045fe:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004604:	2b00      	cmp	r3, #0
 8004606:	d012      	beq.n	800462e <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800460c:	4a14      	ldr	r2, [pc, #80]	; (8004660 <HAL_UART_IRQHandler+0x2a0>)
 800460e:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004614:	0018      	movs	r0, r3
 8004616:	f7fd fdd8 	bl	80021ca <HAL_DMA_Abort_IT>
 800461a:	1e03      	subs	r3, r0, #0
 800461c:	d01a      	beq.n	8004654 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004622:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004628:	0018      	movs	r0, r3
 800462a:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800462c:	e012      	b.n	8004654 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	0018      	movs	r0, r3
 8004632:	f000 f9a7 	bl	8004984 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004636:	e00d      	b.n	8004654 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	0018      	movs	r0, r3
 800463c:	f000 f9a2 	bl	8004984 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004640:	e008      	b.n	8004654 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	0018      	movs	r0, r3
 8004646:	f000 f99d 	bl	8004984 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2280      	movs	r2, #128	; 0x80
 800464e:	2100      	movs	r1, #0
 8004650:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8004652:	e181      	b.n	8004958 <HAL_UART_IRQHandler+0x598>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004654:	46c0      	nop			; (mov r8, r8)
    return;
 8004656:	e17f      	b.n	8004958 <HAL_UART_IRQHandler+0x598>
 8004658:	0000080f 	.word	0x0000080f
 800465c:	04000120 	.word	0x04000120
 8004660:	080054cd 	.word	0x080054cd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004668:	2b01      	cmp	r3, #1
 800466a:	d000      	beq.n	800466e <HAL_UART_IRQHandler+0x2ae>
 800466c:	e133      	b.n	80048d6 <HAL_UART_IRQHandler+0x516>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800466e:	23a4      	movs	r3, #164	; 0xa4
 8004670:	18fb      	adds	r3, r7, r3
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	2210      	movs	r2, #16
 8004676:	4013      	ands	r3, r2
 8004678:	d100      	bne.n	800467c <HAL_UART_IRQHandler+0x2bc>
 800467a:	e12c      	b.n	80048d6 <HAL_UART_IRQHandler+0x516>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800467c:	23a0      	movs	r3, #160	; 0xa0
 800467e:	18fb      	adds	r3, r7, r3
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	2210      	movs	r2, #16
 8004684:	4013      	ands	r3, r2
 8004686:	d100      	bne.n	800468a <HAL_UART_IRQHandler+0x2ca>
 8004688:	e125      	b.n	80048d6 <HAL_UART_IRQHandler+0x516>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	2210      	movs	r2, #16
 8004690:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	2240      	movs	r2, #64	; 0x40
 800469a:	4013      	ands	r3, r2
 800469c:	2b40      	cmp	r3, #64	; 0x40
 800469e:	d000      	beq.n	80046a2 <HAL_UART_IRQHandler+0x2e2>
 80046a0:	e09d      	b.n	80047de <HAL_UART_IRQHandler+0x41e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	685a      	ldr	r2, [r3, #4]
 80046aa:	217e      	movs	r1, #126	; 0x7e
 80046ac:	187b      	adds	r3, r7, r1
 80046ae:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80046b0:	187b      	adds	r3, r7, r1
 80046b2:	881b      	ldrh	r3, [r3, #0]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d100      	bne.n	80046ba <HAL_UART_IRQHandler+0x2fa>
 80046b8:	e150      	b.n	800495c <HAL_UART_IRQHandler+0x59c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2258      	movs	r2, #88	; 0x58
 80046be:	5a9b      	ldrh	r3, [r3, r2]
 80046c0:	187a      	adds	r2, r7, r1
 80046c2:	8812      	ldrh	r2, [r2, #0]
 80046c4:	429a      	cmp	r2, r3
 80046c6:	d300      	bcc.n	80046ca <HAL_UART_IRQHandler+0x30a>
 80046c8:	e148      	b.n	800495c <HAL_UART_IRQHandler+0x59c>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	187a      	adds	r2, r7, r1
 80046ce:	215a      	movs	r1, #90	; 0x5a
 80046d0:	8812      	ldrh	r2, [r2, #0]
 80046d2:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	2220      	movs	r2, #32
 80046de:	4013      	ands	r3, r2
 80046e0:	d16e      	bne.n	80047c0 <HAL_UART_IRQHandler+0x400>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046e2:	f3ef 8310 	mrs	r3, PRIMASK
 80046e6:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80046e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80046ea:	67bb      	str	r3, [r7, #120]	; 0x78
 80046ec:	2301      	movs	r3, #1
 80046ee:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046f2:	f383 8810 	msr	PRIMASK, r3
}
 80046f6:	46c0      	nop			; (mov r8, r8)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	499a      	ldr	r1, [pc, #616]	; (800496c <HAL_UART_IRQHandler+0x5ac>)
 8004704:	400a      	ands	r2, r1
 8004706:	601a      	str	r2, [r3, #0]
 8004708:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800470a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800470c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800470e:	f383 8810 	msr	PRIMASK, r3
}
 8004712:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004714:	f3ef 8310 	mrs	r3, PRIMASK
 8004718:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 800471a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800471c:	677b      	str	r3, [r7, #116]	; 0x74
 800471e:	2301      	movs	r3, #1
 8004720:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004722:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004724:	f383 8810 	msr	PRIMASK, r3
}
 8004728:	46c0      	nop			; (mov r8, r8)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	689a      	ldr	r2, [r3, #8]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	2101      	movs	r1, #1
 8004736:	438a      	bics	r2, r1
 8004738:	609a      	str	r2, [r3, #8]
 800473a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800473c:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800473e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004740:	f383 8810 	msr	PRIMASK, r3
}
 8004744:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004746:	f3ef 8310 	mrs	r3, PRIMASK
 800474a:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 800474c:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800474e:	673b      	str	r3, [r7, #112]	; 0x70
 8004750:	2301      	movs	r3, #1
 8004752:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004754:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004756:	f383 8810 	msr	PRIMASK, r3
}
 800475a:	46c0      	nop			; (mov r8, r8)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	689a      	ldr	r2, [r3, #8]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	2140      	movs	r1, #64	; 0x40
 8004768:	438a      	bics	r2, r1
 800476a:	609a      	str	r2, [r3, #8]
 800476c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800476e:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004770:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004772:	f383 8810 	msr	PRIMASK, r3
}
 8004776:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2220      	movs	r2, #32
 800477c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2200      	movs	r2, #0
 8004782:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004784:	f3ef 8310 	mrs	r3, PRIMASK
 8004788:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 800478a:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800478c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800478e:	2301      	movs	r3, #1
 8004790:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004792:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004794:	f383 8810 	msr	PRIMASK, r3
}
 8004798:	46c0      	nop			; (mov r8, r8)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	2110      	movs	r1, #16
 80047a6:	438a      	bics	r2, r1
 80047a8:	601a      	str	r2, [r3, #0]
 80047aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047ac:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80047b0:	f383 8810 	msr	PRIMASK, r3
}
 80047b4:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047ba:	0018      	movs	r0, r3
 80047bc:	f7fd fcc5 	bl	800214a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2258      	movs	r2, #88	; 0x58
 80047c4:	5a9a      	ldrh	r2, [r3, r2]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	215a      	movs	r1, #90	; 0x5a
 80047ca:	5a5b      	ldrh	r3, [r3, r1]
 80047cc:	b29b      	uxth	r3, r3
 80047ce:	1ad3      	subs	r3, r2, r3
 80047d0:	b29a      	uxth	r2, r3
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	0011      	movs	r1, r2
 80047d6:	0018      	movs	r0, r3
 80047d8:	f000 f8dc 	bl	8004994 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80047dc:	e0be      	b.n	800495c <HAL_UART_IRQHandler+0x59c>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2258      	movs	r2, #88	; 0x58
 80047e2:	5a99      	ldrh	r1, [r3, r2]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	225a      	movs	r2, #90	; 0x5a
 80047e8:	5a9b      	ldrh	r3, [r3, r2]
 80047ea:	b29a      	uxth	r2, r3
 80047ec:	208e      	movs	r0, #142	; 0x8e
 80047ee:	183b      	adds	r3, r7, r0
 80047f0:	1a8a      	subs	r2, r1, r2
 80047f2:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	225a      	movs	r2, #90	; 0x5a
 80047f8:	5a9b      	ldrh	r3, [r3, r2]
 80047fa:	b29b      	uxth	r3, r3
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d100      	bne.n	8004802 <HAL_UART_IRQHandler+0x442>
 8004800:	e0ae      	b.n	8004960 <HAL_UART_IRQHandler+0x5a0>
          && (nb_rx_data > 0U))
 8004802:	183b      	adds	r3, r7, r0
 8004804:	881b      	ldrh	r3, [r3, #0]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d100      	bne.n	800480c <HAL_UART_IRQHandler+0x44c>
 800480a:	e0a9      	b.n	8004960 <HAL_UART_IRQHandler+0x5a0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800480c:	f3ef 8310 	mrs	r3, PRIMASK
 8004810:	60fb      	str	r3, [r7, #12]
  return(result);
 8004812:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004814:	2488      	movs	r4, #136	; 0x88
 8004816:	193a      	adds	r2, r7, r4
 8004818:	6013      	str	r3, [r2, #0]
 800481a:	2301      	movs	r3, #1
 800481c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800481e:	693b      	ldr	r3, [r7, #16]
 8004820:	f383 8810 	msr	PRIMASK, r3
}
 8004824:	46c0      	nop			; (mov r8, r8)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	681a      	ldr	r2, [r3, #0]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	494f      	ldr	r1, [pc, #316]	; (8004970 <HAL_UART_IRQHandler+0x5b0>)
 8004832:	400a      	ands	r2, r1
 8004834:	601a      	str	r2, [r3, #0]
 8004836:	193b      	adds	r3, r7, r4
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	f383 8810 	msr	PRIMASK, r3
}
 8004842:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004844:	f3ef 8310 	mrs	r3, PRIMASK
 8004848:	61bb      	str	r3, [r7, #24]
  return(result);
 800484a:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800484c:	2484      	movs	r4, #132	; 0x84
 800484e:	193a      	adds	r2, r7, r4
 8004850:	6013      	str	r3, [r2, #0]
 8004852:	2301      	movs	r3, #1
 8004854:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004856:	69fb      	ldr	r3, [r7, #28]
 8004858:	f383 8810 	msr	PRIMASK, r3
}
 800485c:	46c0      	nop			; (mov r8, r8)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	689a      	ldr	r2, [r3, #8]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	2101      	movs	r1, #1
 800486a:	438a      	bics	r2, r1
 800486c:	609a      	str	r2, [r3, #8]
 800486e:	193b      	adds	r3, r7, r4
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004874:	6a3b      	ldr	r3, [r7, #32]
 8004876:	f383 8810 	msr	PRIMASK, r3
}
 800487a:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2220      	movs	r2, #32
 8004880:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2200      	movs	r2, #0
 8004886:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2200      	movs	r2, #0
 800488c:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800488e:	f3ef 8310 	mrs	r3, PRIMASK
 8004892:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004894:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004896:	2480      	movs	r4, #128	; 0x80
 8004898:	193a      	adds	r2, r7, r4
 800489a:	6013      	str	r3, [r2, #0]
 800489c:	2301      	movs	r3, #1
 800489e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048a2:	f383 8810 	msr	PRIMASK, r3
}
 80048a6:	46c0      	nop			; (mov r8, r8)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	2110      	movs	r1, #16
 80048b4:	438a      	bics	r2, r1
 80048b6:	601a      	str	r2, [r3, #0]
 80048b8:	193b      	adds	r3, r7, r4
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048c0:	f383 8810 	msr	PRIMASK, r3
}
 80048c4:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80048c6:	183b      	adds	r3, r7, r0
 80048c8:	881a      	ldrh	r2, [r3, #0]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	0011      	movs	r1, r2
 80048ce:	0018      	movs	r0, r3
 80048d0:	f000 f860 	bl	8004994 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80048d4:	e044      	b.n	8004960 <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80048d6:	23a4      	movs	r3, #164	; 0xa4
 80048d8:	18fb      	adds	r3, r7, r3
 80048da:	681a      	ldr	r2, [r3, #0]
 80048dc:	2380      	movs	r3, #128	; 0x80
 80048de:	035b      	lsls	r3, r3, #13
 80048e0:	4013      	ands	r3, r2
 80048e2:	d010      	beq.n	8004906 <HAL_UART_IRQHandler+0x546>
 80048e4:	239c      	movs	r3, #156	; 0x9c
 80048e6:	18fb      	adds	r3, r7, r3
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	2380      	movs	r3, #128	; 0x80
 80048ec:	03db      	lsls	r3, r3, #15
 80048ee:	4013      	ands	r3, r2
 80048f0:	d009      	beq.n	8004906 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	2280      	movs	r2, #128	; 0x80
 80048f8:	0352      	lsls	r2, r2, #13
 80048fa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	0018      	movs	r0, r3
 8004900:	f000 ff8e 	bl	8005820 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004904:	e02f      	b.n	8004966 <HAL_UART_IRQHandler+0x5a6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004906:	23a4      	movs	r3, #164	; 0xa4
 8004908:	18fb      	adds	r3, r7, r3
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	2280      	movs	r2, #128	; 0x80
 800490e:	4013      	ands	r3, r2
 8004910:	d00f      	beq.n	8004932 <HAL_UART_IRQHandler+0x572>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004912:	23a0      	movs	r3, #160	; 0xa0
 8004914:	18fb      	adds	r3, r7, r3
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	2280      	movs	r2, #128	; 0x80
 800491a:	4013      	ands	r3, r2
 800491c:	d009      	beq.n	8004932 <HAL_UART_IRQHandler+0x572>
  {
    if (huart->TxISR != NULL)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004922:	2b00      	cmp	r3, #0
 8004924:	d01e      	beq.n	8004964 <HAL_UART_IRQHandler+0x5a4>
    {
      huart->TxISR(huart);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800492a:	687a      	ldr	r2, [r7, #4]
 800492c:	0010      	movs	r0, r2
 800492e:	4798      	blx	r3
    }
    return;
 8004930:	e018      	b.n	8004964 <HAL_UART_IRQHandler+0x5a4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004932:	23a4      	movs	r3, #164	; 0xa4
 8004934:	18fb      	adds	r3, r7, r3
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	2240      	movs	r2, #64	; 0x40
 800493a:	4013      	ands	r3, r2
 800493c:	d013      	beq.n	8004966 <HAL_UART_IRQHandler+0x5a6>
 800493e:	23a0      	movs	r3, #160	; 0xa0
 8004940:	18fb      	adds	r3, r7, r3
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	2240      	movs	r2, #64	; 0x40
 8004946:	4013      	ands	r3, r2
 8004948:	d00d      	beq.n	8004966 <HAL_UART_IRQHandler+0x5a6>
  {
    UART_EndTransmit_IT(huart);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	0018      	movs	r0, r3
 800494e:	f000 fdd4 	bl	80054fa <UART_EndTransmit_IT>
    return;
 8004952:	e008      	b.n	8004966 <HAL_UART_IRQHandler+0x5a6>
      return;
 8004954:	46c0      	nop			; (mov r8, r8)
 8004956:	e006      	b.n	8004966 <HAL_UART_IRQHandler+0x5a6>
    return;
 8004958:	46c0      	nop			; (mov r8, r8)
 800495a:	e004      	b.n	8004966 <HAL_UART_IRQHandler+0x5a6>
      return;
 800495c:	46c0      	nop			; (mov r8, r8)
 800495e:	e002      	b.n	8004966 <HAL_UART_IRQHandler+0x5a6>
      return;
 8004960:	46c0      	nop			; (mov r8, r8)
 8004962:	e000      	b.n	8004966 <HAL_UART_IRQHandler+0x5a6>
    return;
 8004964:	46c0      	nop			; (mov r8, r8)
  }

}
 8004966:	46bd      	mov	sp, r7
 8004968:	b02b      	add	sp, #172	; 0xac
 800496a:	bd90      	pop	{r4, r7, pc}
 800496c:	fffffeff 	.word	0xfffffeff
 8004970:	fffffedf 	.word	0xfffffedf

08004974 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b082      	sub	sp, #8
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800497c:	46c0      	nop			; (mov r8, r8)
 800497e:	46bd      	mov	sp, r7
 8004980:	b002      	add	sp, #8
 8004982:	bd80      	pop	{r7, pc}

08004984 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b082      	sub	sp, #8
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800498c:	46c0      	nop			; (mov r8, r8)
 800498e:	46bd      	mov	sp, r7
 8004990:	b002      	add	sp, #8
 8004992:	bd80      	pop	{r7, pc}

08004994 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b082      	sub	sp, #8
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
 800499c:	000a      	movs	r2, r1
 800499e:	1cbb      	adds	r3, r7, #2
 80049a0:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80049a2:	46c0      	nop			; (mov r8, r8)
 80049a4:	46bd      	mov	sp, r7
 80049a6:	b002      	add	sp, #8
 80049a8:	bd80      	pop	{r7, pc}
	...

080049ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049ac:	b5b0      	push	{r4, r5, r7, lr}
 80049ae:	b08e      	sub	sp, #56	; 0x38
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80049b4:	231a      	movs	r3, #26
 80049b6:	2218      	movs	r2, #24
 80049b8:	4694      	mov	ip, r2
 80049ba:	44bc      	add	ip, r7
 80049bc:	4463      	add	r3, ip
 80049be:	2200      	movs	r2, #0
 80049c0:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80049c2:	69fb      	ldr	r3, [r7, #28]
 80049c4:	689a      	ldr	r2, [r3, #8]
 80049c6:	69fb      	ldr	r3, [r7, #28]
 80049c8:	691b      	ldr	r3, [r3, #16]
 80049ca:	431a      	orrs	r2, r3
 80049cc:	69fb      	ldr	r3, [r7, #28]
 80049ce:	695b      	ldr	r3, [r3, #20]
 80049d0:	431a      	orrs	r2, r3
 80049d2:	69fb      	ldr	r3, [r7, #28]
 80049d4:	69db      	ldr	r3, [r3, #28]
 80049d6:	4313      	orrs	r3, r2
 80049d8:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80049da:	69fb      	ldr	r3, [r7, #28]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4ab0      	ldr	r2, [pc, #704]	; (8004ca4 <UART_SetConfig+0x2f8>)
 80049e2:	4013      	ands	r3, r2
 80049e4:	0019      	movs	r1, r3
 80049e6:	69fb      	ldr	r3, [r7, #28]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80049ec:	430a      	orrs	r2, r1
 80049ee:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80049f0:	69fb      	ldr	r3, [r7, #28]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	685b      	ldr	r3, [r3, #4]
 80049f6:	4aac      	ldr	r2, [pc, #688]	; (8004ca8 <UART_SetConfig+0x2fc>)
 80049f8:	4013      	ands	r3, r2
 80049fa:	0019      	movs	r1, r3
 80049fc:	69fb      	ldr	r3, [r7, #28]
 80049fe:	68da      	ldr	r2, [r3, #12]
 8004a00:	69fb      	ldr	r3, [r7, #28]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	430a      	orrs	r2, r1
 8004a06:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004a08:	69fb      	ldr	r3, [r7, #28]
 8004a0a:	699b      	ldr	r3, [r3, #24]
 8004a0c:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004a0e:	69fb      	ldr	r3, [r7, #28]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4aa6      	ldr	r2, [pc, #664]	; (8004cac <UART_SetConfig+0x300>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d004      	beq.n	8004a22 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004a18:	69fb      	ldr	r3, [r7, #28]
 8004a1a:	6a1b      	ldr	r3, [r3, #32]
 8004a1c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a22:	69fb      	ldr	r3, [r7, #28]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	4aa1      	ldr	r2, [pc, #644]	; (8004cb0 <UART_SetConfig+0x304>)
 8004a2a:	4013      	ands	r3, r2
 8004a2c:	0019      	movs	r1, r3
 8004a2e:	69fb      	ldr	r3, [r7, #28]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004a34:	430a      	orrs	r2, r1
 8004a36:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a38:	69fb      	ldr	r3, [r7, #28]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a9d      	ldr	r2, [pc, #628]	; (8004cb4 <UART_SetConfig+0x308>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d136      	bne.n	8004ab0 <UART_SetConfig+0x104>
 8004a42:	4b9d      	ldr	r3, [pc, #628]	; (8004cb8 <UART_SetConfig+0x30c>)
 8004a44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a46:	2203      	movs	r2, #3
 8004a48:	4013      	ands	r3, r2
 8004a4a:	2b03      	cmp	r3, #3
 8004a4c:	d020      	beq.n	8004a90 <UART_SetConfig+0xe4>
 8004a4e:	d827      	bhi.n	8004aa0 <UART_SetConfig+0xf4>
 8004a50:	2b02      	cmp	r3, #2
 8004a52:	d00d      	beq.n	8004a70 <UART_SetConfig+0xc4>
 8004a54:	d824      	bhi.n	8004aa0 <UART_SetConfig+0xf4>
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d002      	beq.n	8004a60 <UART_SetConfig+0xb4>
 8004a5a:	2b01      	cmp	r3, #1
 8004a5c:	d010      	beq.n	8004a80 <UART_SetConfig+0xd4>
 8004a5e:	e01f      	b.n	8004aa0 <UART_SetConfig+0xf4>
 8004a60:	231b      	movs	r3, #27
 8004a62:	2218      	movs	r2, #24
 8004a64:	4694      	mov	ip, r2
 8004a66:	44bc      	add	ip, r7
 8004a68:	4463      	add	r3, ip
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	701a      	strb	r2, [r3, #0]
 8004a6e:	e0c5      	b.n	8004bfc <UART_SetConfig+0x250>
 8004a70:	231b      	movs	r3, #27
 8004a72:	2218      	movs	r2, #24
 8004a74:	4694      	mov	ip, r2
 8004a76:	44bc      	add	ip, r7
 8004a78:	4463      	add	r3, ip
 8004a7a:	2202      	movs	r2, #2
 8004a7c:	701a      	strb	r2, [r3, #0]
 8004a7e:	e0bd      	b.n	8004bfc <UART_SetConfig+0x250>
 8004a80:	231b      	movs	r3, #27
 8004a82:	2218      	movs	r2, #24
 8004a84:	4694      	mov	ip, r2
 8004a86:	44bc      	add	ip, r7
 8004a88:	4463      	add	r3, ip
 8004a8a:	2204      	movs	r2, #4
 8004a8c:	701a      	strb	r2, [r3, #0]
 8004a8e:	e0b5      	b.n	8004bfc <UART_SetConfig+0x250>
 8004a90:	231b      	movs	r3, #27
 8004a92:	2218      	movs	r2, #24
 8004a94:	4694      	mov	ip, r2
 8004a96:	44bc      	add	ip, r7
 8004a98:	4463      	add	r3, ip
 8004a9a:	2208      	movs	r2, #8
 8004a9c:	701a      	strb	r2, [r3, #0]
 8004a9e:	e0ad      	b.n	8004bfc <UART_SetConfig+0x250>
 8004aa0:	231b      	movs	r3, #27
 8004aa2:	2218      	movs	r2, #24
 8004aa4:	4694      	mov	ip, r2
 8004aa6:	44bc      	add	ip, r7
 8004aa8:	4463      	add	r3, ip
 8004aaa:	2210      	movs	r2, #16
 8004aac:	701a      	strb	r2, [r3, #0]
 8004aae:	e0a5      	b.n	8004bfc <UART_SetConfig+0x250>
 8004ab0:	69fb      	ldr	r3, [r7, #28]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4a81      	ldr	r2, [pc, #516]	; (8004cbc <UART_SetConfig+0x310>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d136      	bne.n	8004b28 <UART_SetConfig+0x17c>
 8004aba:	4b7f      	ldr	r3, [pc, #508]	; (8004cb8 <UART_SetConfig+0x30c>)
 8004abc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004abe:	220c      	movs	r2, #12
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	2b0c      	cmp	r3, #12
 8004ac4:	d020      	beq.n	8004b08 <UART_SetConfig+0x15c>
 8004ac6:	d827      	bhi.n	8004b18 <UART_SetConfig+0x16c>
 8004ac8:	2b08      	cmp	r3, #8
 8004aca:	d00d      	beq.n	8004ae8 <UART_SetConfig+0x13c>
 8004acc:	d824      	bhi.n	8004b18 <UART_SetConfig+0x16c>
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d002      	beq.n	8004ad8 <UART_SetConfig+0x12c>
 8004ad2:	2b04      	cmp	r3, #4
 8004ad4:	d010      	beq.n	8004af8 <UART_SetConfig+0x14c>
 8004ad6:	e01f      	b.n	8004b18 <UART_SetConfig+0x16c>
 8004ad8:	231b      	movs	r3, #27
 8004ada:	2218      	movs	r2, #24
 8004adc:	4694      	mov	ip, r2
 8004ade:	44bc      	add	ip, r7
 8004ae0:	4463      	add	r3, ip
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	701a      	strb	r2, [r3, #0]
 8004ae6:	e089      	b.n	8004bfc <UART_SetConfig+0x250>
 8004ae8:	231b      	movs	r3, #27
 8004aea:	2218      	movs	r2, #24
 8004aec:	4694      	mov	ip, r2
 8004aee:	44bc      	add	ip, r7
 8004af0:	4463      	add	r3, ip
 8004af2:	2202      	movs	r2, #2
 8004af4:	701a      	strb	r2, [r3, #0]
 8004af6:	e081      	b.n	8004bfc <UART_SetConfig+0x250>
 8004af8:	231b      	movs	r3, #27
 8004afa:	2218      	movs	r2, #24
 8004afc:	4694      	mov	ip, r2
 8004afe:	44bc      	add	ip, r7
 8004b00:	4463      	add	r3, ip
 8004b02:	2204      	movs	r2, #4
 8004b04:	701a      	strb	r2, [r3, #0]
 8004b06:	e079      	b.n	8004bfc <UART_SetConfig+0x250>
 8004b08:	231b      	movs	r3, #27
 8004b0a:	2218      	movs	r2, #24
 8004b0c:	4694      	mov	ip, r2
 8004b0e:	44bc      	add	ip, r7
 8004b10:	4463      	add	r3, ip
 8004b12:	2208      	movs	r2, #8
 8004b14:	701a      	strb	r2, [r3, #0]
 8004b16:	e071      	b.n	8004bfc <UART_SetConfig+0x250>
 8004b18:	231b      	movs	r3, #27
 8004b1a:	2218      	movs	r2, #24
 8004b1c:	4694      	mov	ip, r2
 8004b1e:	44bc      	add	ip, r7
 8004b20:	4463      	add	r3, ip
 8004b22:	2210      	movs	r2, #16
 8004b24:	701a      	strb	r2, [r3, #0]
 8004b26:	e069      	b.n	8004bfc <UART_SetConfig+0x250>
 8004b28:	69fb      	ldr	r3, [r7, #28]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4a64      	ldr	r2, [pc, #400]	; (8004cc0 <UART_SetConfig+0x314>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d107      	bne.n	8004b42 <UART_SetConfig+0x196>
 8004b32:	231b      	movs	r3, #27
 8004b34:	2218      	movs	r2, #24
 8004b36:	4694      	mov	ip, r2
 8004b38:	44bc      	add	ip, r7
 8004b3a:	4463      	add	r3, ip
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	701a      	strb	r2, [r3, #0]
 8004b40:	e05c      	b.n	8004bfc <UART_SetConfig+0x250>
 8004b42:	69fb      	ldr	r3, [r7, #28]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a5f      	ldr	r2, [pc, #380]	; (8004cc4 <UART_SetConfig+0x318>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d107      	bne.n	8004b5c <UART_SetConfig+0x1b0>
 8004b4c:	231b      	movs	r3, #27
 8004b4e:	2218      	movs	r2, #24
 8004b50:	4694      	mov	ip, r2
 8004b52:	44bc      	add	ip, r7
 8004b54:	4463      	add	r3, ip
 8004b56:	2200      	movs	r2, #0
 8004b58:	701a      	strb	r2, [r3, #0]
 8004b5a:	e04f      	b.n	8004bfc <UART_SetConfig+0x250>
 8004b5c:	69fb      	ldr	r3, [r7, #28]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a52      	ldr	r2, [pc, #328]	; (8004cac <UART_SetConfig+0x300>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d143      	bne.n	8004bee <UART_SetConfig+0x242>
 8004b66:	4b54      	ldr	r3, [pc, #336]	; (8004cb8 <UART_SetConfig+0x30c>)
 8004b68:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004b6a:	23c0      	movs	r3, #192	; 0xc0
 8004b6c:	011b      	lsls	r3, r3, #4
 8004b6e:	4013      	ands	r3, r2
 8004b70:	22c0      	movs	r2, #192	; 0xc0
 8004b72:	0112      	lsls	r2, r2, #4
 8004b74:	4293      	cmp	r3, r2
 8004b76:	d02a      	beq.n	8004bce <UART_SetConfig+0x222>
 8004b78:	22c0      	movs	r2, #192	; 0xc0
 8004b7a:	0112      	lsls	r2, r2, #4
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d82e      	bhi.n	8004bde <UART_SetConfig+0x232>
 8004b80:	2280      	movs	r2, #128	; 0x80
 8004b82:	0112      	lsls	r2, r2, #4
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d012      	beq.n	8004bae <UART_SetConfig+0x202>
 8004b88:	2280      	movs	r2, #128	; 0x80
 8004b8a:	0112      	lsls	r2, r2, #4
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d826      	bhi.n	8004bde <UART_SetConfig+0x232>
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d004      	beq.n	8004b9e <UART_SetConfig+0x1f2>
 8004b94:	2280      	movs	r2, #128	; 0x80
 8004b96:	00d2      	lsls	r2, r2, #3
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d010      	beq.n	8004bbe <UART_SetConfig+0x212>
 8004b9c:	e01f      	b.n	8004bde <UART_SetConfig+0x232>
 8004b9e:	231b      	movs	r3, #27
 8004ba0:	2218      	movs	r2, #24
 8004ba2:	4694      	mov	ip, r2
 8004ba4:	44bc      	add	ip, r7
 8004ba6:	4463      	add	r3, ip
 8004ba8:	2200      	movs	r2, #0
 8004baa:	701a      	strb	r2, [r3, #0]
 8004bac:	e026      	b.n	8004bfc <UART_SetConfig+0x250>
 8004bae:	231b      	movs	r3, #27
 8004bb0:	2218      	movs	r2, #24
 8004bb2:	4694      	mov	ip, r2
 8004bb4:	44bc      	add	ip, r7
 8004bb6:	4463      	add	r3, ip
 8004bb8:	2202      	movs	r2, #2
 8004bba:	701a      	strb	r2, [r3, #0]
 8004bbc:	e01e      	b.n	8004bfc <UART_SetConfig+0x250>
 8004bbe:	231b      	movs	r3, #27
 8004bc0:	2218      	movs	r2, #24
 8004bc2:	4694      	mov	ip, r2
 8004bc4:	44bc      	add	ip, r7
 8004bc6:	4463      	add	r3, ip
 8004bc8:	2204      	movs	r2, #4
 8004bca:	701a      	strb	r2, [r3, #0]
 8004bcc:	e016      	b.n	8004bfc <UART_SetConfig+0x250>
 8004bce:	231b      	movs	r3, #27
 8004bd0:	2218      	movs	r2, #24
 8004bd2:	4694      	mov	ip, r2
 8004bd4:	44bc      	add	ip, r7
 8004bd6:	4463      	add	r3, ip
 8004bd8:	2208      	movs	r2, #8
 8004bda:	701a      	strb	r2, [r3, #0]
 8004bdc:	e00e      	b.n	8004bfc <UART_SetConfig+0x250>
 8004bde:	231b      	movs	r3, #27
 8004be0:	2218      	movs	r2, #24
 8004be2:	4694      	mov	ip, r2
 8004be4:	44bc      	add	ip, r7
 8004be6:	4463      	add	r3, ip
 8004be8:	2210      	movs	r2, #16
 8004bea:	701a      	strb	r2, [r3, #0]
 8004bec:	e006      	b.n	8004bfc <UART_SetConfig+0x250>
 8004bee:	231b      	movs	r3, #27
 8004bf0:	2218      	movs	r2, #24
 8004bf2:	4694      	mov	ip, r2
 8004bf4:	44bc      	add	ip, r7
 8004bf6:	4463      	add	r3, ip
 8004bf8:	2210      	movs	r2, #16
 8004bfa:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004bfc:	69fb      	ldr	r3, [r7, #28]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a2a      	ldr	r2, [pc, #168]	; (8004cac <UART_SetConfig+0x300>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d000      	beq.n	8004c08 <UART_SetConfig+0x25c>
 8004c06:	e09e      	b.n	8004d46 <UART_SetConfig+0x39a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004c08:	231b      	movs	r3, #27
 8004c0a:	2218      	movs	r2, #24
 8004c0c:	4694      	mov	ip, r2
 8004c0e:	44bc      	add	ip, r7
 8004c10:	4463      	add	r3, ip
 8004c12:	781b      	ldrb	r3, [r3, #0]
 8004c14:	2b08      	cmp	r3, #8
 8004c16:	d01d      	beq.n	8004c54 <UART_SetConfig+0x2a8>
 8004c18:	dc20      	bgt.n	8004c5c <UART_SetConfig+0x2b0>
 8004c1a:	2b04      	cmp	r3, #4
 8004c1c:	d015      	beq.n	8004c4a <UART_SetConfig+0x29e>
 8004c1e:	dc1d      	bgt.n	8004c5c <UART_SetConfig+0x2b0>
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d002      	beq.n	8004c2a <UART_SetConfig+0x27e>
 8004c24:	2b02      	cmp	r3, #2
 8004c26:	d005      	beq.n	8004c34 <UART_SetConfig+0x288>
 8004c28:	e018      	b.n	8004c5c <UART_SetConfig+0x2b0>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c2a:	f7fe fa7d 	bl	8003128 <HAL_RCC_GetPCLK1Freq>
 8004c2e:	0003      	movs	r3, r0
 8004c30:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004c32:	e01d      	b.n	8004c70 <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004c34:	4b20      	ldr	r3, [pc, #128]	; (8004cb8 <UART_SetConfig+0x30c>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	2210      	movs	r2, #16
 8004c3a:	4013      	ands	r3, r2
 8004c3c:	d002      	beq.n	8004c44 <UART_SetConfig+0x298>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004c3e:	4b22      	ldr	r3, [pc, #136]	; (8004cc8 <UART_SetConfig+0x31c>)
 8004c40:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004c42:	e015      	b.n	8004c70 <UART_SetConfig+0x2c4>
          pclk = (uint32_t) HSI_VALUE;
 8004c44:	4b21      	ldr	r3, [pc, #132]	; (8004ccc <UART_SetConfig+0x320>)
 8004c46:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004c48:	e012      	b.n	8004c70 <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c4a:	f7fe f9bd 	bl	8002fc8 <HAL_RCC_GetSysClockFreq>
 8004c4e:	0003      	movs	r3, r0
 8004c50:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004c52:	e00d      	b.n	8004c70 <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c54:	2380      	movs	r3, #128	; 0x80
 8004c56:	021b      	lsls	r3, r3, #8
 8004c58:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004c5a:	e009      	b.n	8004c70 <UART_SetConfig+0x2c4>
      default:
        pclk = 0U;
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004c60:	231a      	movs	r3, #26
 8004c62:	2218      	movs	r2, #24
 8004c64:	4694      	mov	ip, r2
 8004c66:	44bc      	add	ip, r7
 8004c68:	4463      	add	r3, ip
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	701a      	strb	r2, [r3, #0]
        break;
 8004c6e:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004c70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d100      	bne.n	8004c78 <UART_SetConfig+0x2cc>
 8004c76:	e13c      	b.n	8004ef2 <UART_SetConfig+0x546>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004c78:	69fb      	ldr	r3, [r7, #28]
 8004c7a:	685a      	ldr	r2, [r3, #4]
 8004c7c:	0013      	movs	r3, r2
 8004c7e:	005b      	lsls	r3, r3, #1
 8004c80:	189b      	adds	r3, r3, r2
 8004c82:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c84:	429a      	cmp	r2, r3
 8004c86:	d305      	bcc.n	8004c94 <UART_SetConfig+0x2e8>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004c88:	69fb      	ldr	r3, [r7, #28]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004c8e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c90:	429a      	cmp	r2, r3
 8004c92:	d91d      	bls.n	8004cd0 <UART_SetConfig+0x324>
      {
        ret = HAL_ERROR;
 8004c94:	231a      	movs	r3, #26
 8004c96:	2218      	movs	r2, #24
 8004c98:	4694      	mov	ip, r2
 8004c9a:	44bc      	add	ip, r7
 8004c9c:	4463      	add	r3, ip
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	701a      	strb	r2, [r3, #0]
 8004ca2:	e126      	b.n	8004ef2 <UART_SetConfig+0x546>
 8004ca4:	efff69f3 	.word	0xefff69f3
 8004ca8:	ffffcfff 	.word	0xffffcfff
 8004cac:	40004800 	.word	0x40004800
 8004cb0:	fffff4ff 	.word	0xfffff4ff
 8004cb4:	40013800 	.word	0x40013800
 8004cb8:	40021000 	.word	0x40021000
 8004cbc:	40004400 	.word	0x40004400
 8004cc0:	40004c00 	.word	0x40004c00
 8004cc4:	40005000 	.word	0x40005000
 8004cc8:	003d0900 	.word	0x003d0900
 8004ccc:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004cd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cd2:	613b      	str	r3, [r7, #16]
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	617b      	str	r3, [r7, #20]
 8004cd8:	6939      	ldr	r1, [r7, #16]
 8004cda:	697a      	ldr	r2, [r7, #20]
 8004cdc:	000b      	movs	r3, r1
 8004cde:	0e1b      	lsrs	r3, r3, #24
 8004ce0:	0010      	movs	r0, r2
 8004ce2:	0205      	lsls	r5, r0, #8
 8004ce4:	431d      	orrs	r5, r3
 8004ce6:	000b      	movs	r3, r1
 8004ce8:	021c      	lsls	r4, r3, #8
 8004cea:	69fb      	ldr	r3, [r7, #28]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	085b      	lsrs	r3, r3, #1
 8004cf0:	60bb      	str	r3, [r7, #8]
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	60fb      	str	r3, [r7, #12]
 8004cf6:	68b8      	ldr	r0, [r7, #8]
 8004cf8:	68f9      	ldr	r1, [r7, #12]
 8004cfa:	1900      	adds	r0, r0, r4
 8004cfc:	4169      	adcs	r1, r5
 8004cfe:	69fb      	ldr	r3, [r7, #28]
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	603b      	str	r3, [r7, #0]
 8004d04:	2300      	movs	r3, #0
 8004d06:	607b      	str	r3, [r7, #4]
 8004d08:	683a      	ldr	r2, [r7, #0]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	f7fb fa90 	bl	8000230 <__aeabi_uldivmod>
 8004d10:	0002      	movs	r2, r0
 8004d12:	000b      	movs	r3, r1
 8004d14:	0013      	movs	r3, r2
 8004d16:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004d18:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d1a:	23c0      	movs	r3, #192	; 0xc0
 8004d1c:	009b      	lsls	r3, r3, #2
 8004d1e:	429a      	cmp	r2, r3
 8004d20:	d309      	bcc.n	8004d36 <UART_SetConfig+0x38a>
 8004d22:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d24:	2380      	movs	r3, #128	; 0x80
 8004d26:	035b      	lsls	r3, r3, #13
 8004d28:	429a      	cmp	r2, r3
 8004d2a:	d204      	bcs.n	8004d36 <UART_SetConfig+0x38a>
        {
          huart->Instance->BRR = usartdiv;
 8004d2c:	69fb      	ldr	r3, [r7, #28]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d32:	60da      	str	r2, [r3, #12]
 8004d34:	e0dd      	b.n	8004ef2 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8004d36:	231a      	movs	r3, #26
 8004d38:	2218      	movs	r2, #24
 8004d3a:	4694      	mov	ip, r2
 8004d3c:	44bc      	add	ip, r7
 8004d3e:	4463      	add	r3, ip
 8004d40:	2201      	movs	r2, #1
 8004d42:	701a      	strb	r2, [r3, #0]
 8004d44:	e0d5      	b.n	8004ef2 <UART_SetConfig+0x546>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d46:	69fb      	ldr	r3, [r7, #28]
 8004d48:	69da      	ldr	r2, [r3, #28]
 8004d4a:	2380      	movs	r3, #128	; 0x80
 8004d4c:	021b      	lsls	r3, r3, #8
 8004d4e:	429a      	cmp	r2, r3
 8004d50:	d000      	beq.n	8004d54 <UART_SetConfig+0x3a8>
 8004d52:	e074      	b.n	8004e3e <UART_SetConfig+0x492>
  {
    switch (clocksource)
 8004d54:	231b      	movs	r3, #27
 8004d56:	2218      	movs	r2, #24
 8004d58:	4694      	mov	ip, r2
 8004d5a:	44bc      	add	ip, r7
 8004d5c:	4463      	add	r3, ip
 8004d5e:	781b      	ldrb	r3, [r3, #0]
 8004d60:	2b08      	cmp	r3, #8
 8004d62:	d822      	bhi.n	8004daa <UART_SetConfig+0x3fe>
 8004d64:	009a      	lsls	r2, r3, #2
 8004d66:	4b6b      	ldr	r3, [pc, #428]	; (8004f14 <UART_SetConfig+0x568>)
 8004d68:	18d3      	adds	r3, r2, r3
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d6e:	f7fe f9db 	bl	8003128 <HAL_RCC_GetPCLK1Freq>
 8004d72:	0003      	movs	r3, r0
 8004d74:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004d76:	e022      	b.n	8004dbe <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d78:	f7fe f9ec 	bl	8003154 <HAL_RCC_GetPCLK2Freq>
 8004d7c:	0003      	movs	r3, r0
 8004d7e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004d80:	e01d      	b.n	8004dbe <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d82:	4b65      	ldr	r3, [pc, #404]	; (8004f18 <UART_SetConfig+0x56c>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	2210      	movs	r2, #16
 8004d88:	4013      	ands	r3, r2
 8004d8a:	d002      	beq.n	8004d92 <UART_SetConfig+0x3e6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004d8c:	4b63      	ldr	r3, [pc, #396]	; (8004f1c <UART_SetConfig+0x570>)
 8004d8e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004d90:	e015      	b.n	8004dbe <UART_SetConfig+0x412>
          pclk = (uint32_t) HSI_VALUE;
 8004d92:	4b63      	ldr	r3, [pc, #396]	; (8004f20 <UART_SetConfig+0x574>)
 8004d94:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004d96:	e012      	b.n	8004dbe <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d98:	f7fe f916 	bl	8002fc8 <HAL_RCC_GetSysClockFreq>
 8004d9c:	0003      	movs	r3, r0
 8004d9e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004da0:	e00d      	b.n	8004dbe <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004da2:	2380      	movs	r3, #128	; 0x80
 8004da4:	021b      	lsls	r3, r3, #8
 8004da6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004da8:	e009      	b.n	8004dbe <UART_SetConfig+0x412>
      default:
        pclk = 0U;
 8004daa:	2300      	movs	r3, #0
 8004dac:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004dae:	231a      	movs	r3, #26
 8004db0:	2218      	movs	r2, #24
 8004db2:	4694      	mov	ip, r2
 8004db4:	44bc      	add	ip, r7
 8004db6:	4463      	add	r3, ip
 8004db8:	2201      	movs	r2, #1
 8004dba:	701a      	strb	r2, [r3, #0]
        break;
 8004dbc:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004dbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d100      	bne.n	8004dc6 <UART_SetConfig+0x41a>
 8004dc4:	e095      	b.n	8004ef2 <UART_SetConfig+0x546>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004dc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dc8:	005a      	lsls	r2, r3, #1
 8004dca:	69fb      	ldr	r3, [r7, #28]
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	085b      	lsrs	r3, r3, #1
 8004dd0:	18d2      	adds	r2, r2, r3
 8004dd2:	69fb      	ldr	r3, [r7, #28]
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	0019      	movs	r1, r3
 8004dd8:	0010      	movs	r0, r2
 8004dda:	f7fb f99d 	bl	8000118 <__udivsi3>
 8004dde:	0003      	movs	r3, r0
 8004de0:	b29b      	uxth	r3, r3
 8004de2:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004de4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004de6:	2b0f      	cmp	r3, #15
 8004de8:	d921      	bls.n	8004e2e <UART_SetConfig+0x482>
 8004dea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004dec:	2380      	movs	r3, #128	; 0x80
 8004dee:	025b      	lsls	r3, r3, #9
 8004df0:	429a      	cmp	r2, r3
 8004df2:	d21c      	bcs.n	8004e2e <UART_SetConfig+0x482>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004df4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004df6:	b29a      	uxth	r2, r3
 8004df8:	200e      	movs	r0, #14
 8004dfa:	2418      	movs	r4, #24
 8004dfc:	193b      	adds	r3, r7, r4
 8004dfe:	181b      	adds	r3, r3, r0
 8004e00:	210f      	movs	r1, #15
 8004e02:	438a      	bics	r2, r1
 8004e04:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004e06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e08:	085b      	lsrs	r3, r3, #1
 8004e0a:	b29b      	uxth	r3, r3
 8004e0c:	2207      	movs	r2, #7
 8004e0e:	4013      	ands	r3, r2
 8004e10:	b299      	uxth	r1, r3
 8004e12:	193b      	adds	r3, r7, r4
 8004e14:	181b      	adds	r3, r3, r0
 8004e16:	193a      	adds	r2, r7, r4
 8004e18:	1812      	adds	r2, r2, r0
 8004e1a:	8812      	ldrh	r2, [r2, #0]
 8004e1c:	430a      	orrs	r2, r1
 8004e1e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004e20:	69fb      	ldr	r3, [r7, #28]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	193a      	adds	r2, r7, r4
 8004e26:	1812      	adds	r2, r2, r0
 8004e28:	8812      	ldrh	r2, [r2, #0]
 8004e2a:	60da      	str	r2, [r3, #12]
 8004e2c:	e061      	b.n	8004ef2 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8004e2e:	231a      	movs	r3, #26
 8004e30:	2218      	movs	r2, #24
 8004e32:	4694      	mov	ip, r2
 8004e34:	44bc      	add	ip, r7
 8004e36:	4463      	add	r3, ip
 8004e38:	2201      	movs	r2, #1
 8004e3a:	701a      	strb	r2, [r3, #0]
 8004e3c:	e059      	b.n	8004ef2 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004e3e:	231b      	movs	r3, #27
 8004e40:	2218      	movs	r2, #24
 8004e42:	4694      	mov	ip, r2
 8004e44:	44bc      	add	ip, r7
 8004e46:	4463      	add	r3, ip
 8004e48:	781b      	ldrb	r3, [r3, #0]
 8004e4a:	2b08      	cmp	r3, #8
 8004e4c:	d822      	bhi.n	8004e94 <UART_SetConfig+0x4e8>
 8004e4e:	009a      	lsls	r2, r3, #2
 8004e50:	4b34      	ldr	r3, [pc, #208]	; (8004f24 <UART_SetConfig+0x578>)
 8004e52:	18d3      	adds	r3, r2, r3
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e58:	f7fe f966 	bl	8003128 <HAL_RCC_GetPCLK1Freq>
 8004e5c:	0003      	movs	r3, r0
 8004e5e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004e60:	e022      	b.n	8004ea8 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004e62:	f7fe f977 	bl	8003154 <HAL_RCC_GetPCLK2Freq>
 8004e66:	0003      	movs	r3, r0
 8004e68:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004e6a:	e01d      	b.n	8004ea8 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004e6c:	4b2a      	ldr	r3, [pc, #168]	; (8004f18 <UART_SetConfig+0x56c>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	2210      	movs	r2, #16
 8004e72:	4013      	ands	r3, r2
 8004e74:	d002      	beq.n	8004e7c <UART_SetConfig+0x4d0>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004e76:	4b29      	ldr	r3, [pc, #164]	; (8004f1c <UART_SetConfig+0x570>)
 8004e78:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004e7a:	e015      	b.n	8004ea8 <UART_SetConfig+0x4fc>
          pclk = (uint32_t) HSI_VALUE;
 8004e7c:	4b28      	ldr	r3, [pc, #160]	; (8004f20 <UART_SetConfig+0x574>)
 8004e7e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004e80:	e012      	b.n	8004ea8 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e82:	f7fe f8a1 	bl	8002fc8 <HAL_RCC_GetSysClockFreq>
 8004e86:	0003      	movs	r3, r0
 8004e88:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004e8a:	e00d      	b.n	8004ea8 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e8c:	2380      	movs	r3, #128	; 0x80
 8004e8e:	021b      	lsls	r3, r3, #8
 8004e90:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004e92:	e009      	b.n	8004ea8 <UART_SetConfig+0x4fc>
      default:
        pclk = 0U;
 8004e94:	2300      	movs	r3, #0
 8004e96:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004e98:	231a      	movs	r3, #26
 8004e9a:	2218      	movs	r2, #24
 8004e9c:	4694      	mov	ip, r2
 8004e9e:	44bc      	add	ip, r7
 8004ea0:	4463      	add	r3, ip
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	701a      	strb	r2, [r3, #0]
        break;
 8004ea6:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004ea8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d021      	beq.n	8004ef2 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004eae:	69fb      	ldr	r3, [r7, #28]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	085a      	lsrs	r2, r3, #1
 8004eb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004eb6:	18d2      	adds	r2, r2, r3
 8004eb8:	69fb      	ldr	r3, [r7, #28]
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	0019      	movs	r1, r3
 8004ebe:	0010      	movs	r0, r2
 8004ec0:	f7fb f92a 	bl	8000118 <__udivsi3>
 8004ec4:	0003      	movs	r3, r0
 8004ec6:	b29b      	uxth	r3, r3
 8004ec8:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004eca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ecc:	2b0f      	cmp	r3, #15
 8004ece:	d909      	bls.n	8004ee4 <UART_SetConfig+0x538>
 8004ed0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ed2:	2380      	movs	r3, #128	; 0x80
 8004ed4:	025b      	lsls	r3, r3, #9
 8004ed6:	429a      	cmp	r2, r3
 8004ed8:	d204      	bcs.n	8004ee4 <UART_SetConfig+0x538>
      {
        huart->Instance->BRR = usartdiv;
 8004eda:	69fb      	ldr	r3, [r7, #28]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ee0:	60da      	str	r2, [r3, #12]
 8004ee2:	e006      	b.n	8004ef2 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8004ee4:	231a      	movs	r3, #26
 8004ee6:	2218      	movs	r2, #24
 8004ee8:	4694      	mov	ip, r2
 8004eea:	44bc      	add	ip, r7
 8004eec:	4463      	add	r3, ip
 8004eee:	2201      	movs	r2, #1
 8004ef0:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004ef2:	69fb      	ldr	r3, [r7, #28]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004ef8:	69fb      	ldr	r3, [r7, #28]
 8004efa:	2200      	movs	r2, #0
 8004efc:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004efe:	231a      	movs	r3, #26
 8004f00:	2218      	movs	r2, #24
 8004f02:	4694      	mov	ip, r2
 8004f04:	44bc      	add	ip, r7
 8004f06:	4463      	add	r3, ip
 8004f08:	781b      	ldrb	r3, [r3, #0]
}
 8004f0a:	0018      	movs	r0, r3
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	b00e      	add	sp, #56	; 0x38
 8004f10:	bdb0      	pop	{r4, r5, r7, pc}
 8004f12:	46c0      	nop			; (mov r8, r8)
 8004f14:	08009144 	.word	0x08009144
 8004f18:	40021000 	.word	0x40021000
 8004f1c:	003d0900 	.word	0x003d0900
 8004f20:	00f42400 	.word	0x00f42400
 8004f24:	08009168 	.word	0x08009168

08004f28 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b082      	sub	sp, #8
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f34:	2201      	movs	r2, #1
 8004f36:	4013      	ands	r3, r2
 8004f38:	d00b      	beq.n	8004f52 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	4a4a      	ldr	r2, [pc, #296]	; (800506c <UART_AdvFeatureConfig+0x144>)
 8004f42:	4013      	ands	r3, r2
 8004f44:	0019      	movs	r1, r3
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	430a      	orrs	r2, r1
 8004f50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f56:	2202      	movs	r2, #2
 8004f58:	4013      	ands	r3, r2
 8004f5a:	d00b      	beq.n	8004f74 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	4a43      	ldr	r2, [pc, #268]	; (8005070 <UART_AdvFeatureConfig+0x148>)
 8004f64:	4013      	ands	r3, r2
 8004f66:	0019      	movs	r1, r3
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	430a      	orrs	r2, r1
 8004f72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f78:	2204      	movs	r2, #4
 8004f7a:	4013      	ands	r3, r2
 8004f7c:	d00b      	beq.n	8004f96 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	4a3b      	ldr	r2, [pc, #236]	; (8005074 <UART_AdvFeatureConfig+0x14c>)
 8004f86:	4013      	ands	r3, r2
 8004f88:	0019      	movs	r1, r3
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	430a      	orrs	r2, r1
 8004f94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f9a:	2208      	movs	r2, #8
 8004f9c:	4013      	ands	r3, r2
 8004f9e:	d00b      	beq.n	8004fb8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	4a34      	ldr	r2, [pc, #208]	; (8005078 <UART_AdvFeatureConfig+0x150>)
 8004fa8:	4013      	ands	r3, r2
 8004faa:	0019      	movs	r1, r3
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	430a      	orrs	r2, r1
 8004fb6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fbc:	2210      	movs	r2, #16
 8004fbe:	4013      	ands	r3, r2
 8004fc0:	d00b      	beq.n	8004fda <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	4a2c      	ldr	r2, [pc, #176]	; (800507c <UART_AdvFeatureConfig+0x154>)
 8004fca:	4013      	ands	r3, r2
 8004fcc:	0019      	movs	r1, r3
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	430a      	orrs	r2, r1
 8004fd8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fde:	2220      	movs	r2, #32
 8004fe0:	4013      	ands	r3, r2
 8004fe2:	d00b      	beq.n	8004ffc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	689b      	ldr	r3, [r3, #8]
 8004fea:	4a25      	ldr	r2, [pc, #148]	; (8005080 <UART_AdvFeatureConfig+0x158>)
 8004fec:	4013      	ands	r3, r2
 8004fee:	0019      	movs	r1, r3
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	430a      	orrs	r2, r1
 8004ffa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005000:	2240      	movs	r2, #64	; 0x40
 8005002:	4013      	ands	r3, r2
 8005004:	d01d      	beq.n	8005042 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	4a1d      	ldr	r2, [pc, #116]	; (8005084 <UART_AdvFeatureConfig+0x15c>)
 800500e:	4013      	ands	r3, r2
 8005010:	0019      	movs	r1, r3
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	430a      	orrs	r2, r1
 800501c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005022:	2380      	movs	r3, #128	; 0x80
 8005024:	035b      	lsls	r3, r3, #13
 8005026:	429a      	cmp	r2, r3
 8005028:	d10b      	bne.n	8005042 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	4a15      	ldr	r2, [pc, #84]	; (8005088 <UART_AdvFeatureConfig+0x160>)
 8005032:	4013      	ands	r3, r2
 8005034:	0019      	movs	r1, r3
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	430a      	orrs	r2, r1
 8005040:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005046:	2280      	movs	r2, #128	; 0x80
 8005048:	4013      	ands	r3, r2
 800504a:	d00b      	beq.n	8005064 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	4a0e      	ldr	r2, [pc, #56]	; (800508c <UART_AdvFeatureConfig+0x164>)
 8005054:	4013      	ands	r3, r2
 8005056:	0019      	movs	r1, r3
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	430a      	orrs	r2, r1
 8005062:	605a      	str	r2, [r3, #4]
  }
}
 8005064:	46c0      	nop			; (mov r8, r8)
 8005066:	46bd      	mov	sp, r7
 8005068:	b002      	add	sp, #8
 800506a:	bd80      	pop	{r7, pc}
 800506c:	fffdffff 	.word	0xfffdffff
 8005070:	fffeffff 	.word	0xfffeffff
 8005074:	fffbffff 	.word	0xfffbffff
 8005078:	ffff7fff 	.word	0xffff7fff
 800507c:	ffffefff 	.word	0xffffefff
 8005080:	ffffdfff 	.word	0xffffdfff
 8005084:	ffefffff 	.word	0xffefffff
 8005088:	ff9fffff 	.word	0xff9fffff
 800508c:	fff7ffff 	.word	0xfff7ffff

08005090 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b086      	sub	sp, #24
 8005094:	af02      	add	r7, sp, #8
 8005096:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2280      	movs	r2, #128	; 0x80
 800509c:	2100      	movs	r1, #0
 800509e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80050a0:	f7fc ff78 	bl	8001f94 <HAL_GetTick>
 80050a4:	0003      	movs	r3, r0
 80050a6:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	2208      	movs	r2, #8
 80050b0:	4013      	ands	r3, r2
 80050b2:	2b08      	cmp	r3, #8
 80050b4:	d10c      	bne.n	80050d0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2280      	movs	r2, #128	; 0x80
 80050ba:	0391      	lsls	r1, r2, #14
 80050bc:	6878      	ldr	r0, [r7, #4]
 80050be:	4a17      	ldr	r2, [pc, #92]	; (800511c <UART_CheckIdleState+0x8c>)
 80050c0:	9200      	str	r2, [sp, #0]
 80050c2:	2200      	movs	r2, #0
 80050c4:	f000 f82c 	bl	8005120 <UART_WaitOnFlagUntilTimeout>
 80050c8:	1e03      	subs	r3, r0, #0
 80050ca:	d001      	beq.n	80050d0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80050cc:	2303      	movs	r3, #3
 80050ce:	e021      	b.n	8005114 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	2204      	movs	r2, #4
 80050d8:	4013      	ands	r3, r2
 80050da:	2b04      	cmp	r3, #4
 80050dc:	d10c      	bne.n	80050f8 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2280      	movs	r2, #128	; 0x80
 80050e2:	03d1      	lsls	r1, r2, #15
 80050e4:	6878      	ldr	r0, [r7, #4]
 80050e6:	4a0d      	ldr	r2, [pc, #52]	; (800511c <UART_CheckIdleState+0x8c>)
 80050e8:	9200      	str	r2, [sp, #0]
 80050ea:	2200      	movs	r2, #0
 80050ec:	f000 f818 	bl	8005120 <UART_WaitOnFlagUntilTimeout>
 80050f0:	1e03      	subs	r3, r0, #0
 80050f2:	d001      	beq.n	80050f8 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80050f4:	2303      	movs	r3, #3
 80050f6:	e00d      	b.n	8005114 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2220      	movs	r2, #32
 80050fc:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2220      	movs	r2, #32
 8005102:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2200      	movs	r2, #0
 8005108:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2274      	movs	r2, #116	; 0x74
 800510e:	2100      	movs	r1, #0
 8005110:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005112:	2300      	movs	r3, #0
}
 8005114:	0018      	movs	r0, r3
 8005116:	46bd      	mov	sp, r7
 8005118:	b004      	add	sp, #16
 800511a:	bd80      	pop	{r7, pc}
 800511c:	01ffffff 	.word	0x01ffffff

08005120 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b094      	sub	sp, #80	; 0x50
 8005124:	af00      	add	r7, sp, #0
 8005126:	60f8      	str	r0, [r7, #12]
 8005128:	60b9      	str	r1, [r7, #8]
 800512a:	603b      	str	r3, [r7, #0]
 800512c:	1dfb      	adds	r3, r7, #7
 800512e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005130:	e0a3      	b.n	800527a <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005132:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005134:	3301      	adds	r3, #1
 8005136:	d100      	bne.n	800513a <UART_WaitOnFlagUntilTimeout+0x1a>
 8005138:	e09f      	b.n	800527a <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800513a:	f7fc ff2b 	bl	8001f94 <HAL_GetTick>
 800513e:	0002      	movs	r2, r0
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	1ad3      	subs	r3, r2, r3
 8005144:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005146:	429a      	cmp	r2, r3
 8005148:	d302      	bcc.n	8005150 <UART_WaitOnFlagUntilTimeout+0x30>
 800514a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800514c:	2b00      	cmp	r3, #0
 800514e:	d13d      	bne.n	80051cc <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005150:	f3ef 8310 	mrs	r3, PRIMASK
 8005154:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8005156:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005158:	647b      	str	r3, [r7, #68]	; 0x44
 800515a:	2301      	movs	r3, #1
 800515c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800515e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005160:	f383 8810 	msr	PRIMASK, r3
}
 8005164:	46c0      	nop			; (mov r8, r8)
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	681a      	ldr	r2, [r3, #0]
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	494c      	ldr	r1, [pc, #304]	; (80052a4 <UART_WaitOnFlagUntilTimeout+0x184>)
 8005172:	400a      	ands	r2, r1
 8005174:	601a      	str	r2, [r3, #0]
 8005176:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005178:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800517a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800517c:	f383 8810 	msr	PRIMASK, r3
}
 8005180:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005182:	f3ef 8310 	mrs	r3, PRIMASK
 8005186:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8005188:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800518a:	643b      	str	r3, [r7, #64]	; 0x40
 800518c:	2301      	movs	r3, #1
 800518e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005190:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005192:	f383 8810 	msr	PRIMASK, r3
}
 8005196:	46c0      	nop			; (mov r8, r8)
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	689a      	ldr	r2, [r3, #8]
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	2101      	movs	r1, #1
 80051a4:	438a      	bics	r2, r1
 80051a6:	609a      	str	r2, [r3, #8]
 80051a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80051aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051ae:	f383 8810 	msr	PRIMASK, r3
}
 80051b2:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	2220      	movs	r2, #32
 80051b8:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2220      	movs	r2, #32
 80051be:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	2274      	movs	r2, #116	; 0x74
 80051c4:	2100      	movs	r1, #0
 80051c6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80051c8:	2303      	movs	r3, #3
 80051ca:	e067      	b.n	800529c <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	2204      	movs	r2, #4
 80051d4:	4013      	ands	r3, r2
 80051d6:	d050      	beq.n	800527a <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	69da      	ldr	r2, [r3, #28]
 80051de:	2380      	movs	r3, #128	; 0x80
 80051e0:	011b      	lsls	r3, r3, #4
 80051e2:	401a      	ands	r2, r3
 80051e4:	2380      	movs	r3, #128	; 0x80
 80051e6:	011b      	lsls	r3, r3, #4
 80051e8:	429a      	cmp	r2, r3
 80051ea:	d146      	bne.n	800527a <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	2280      	movs	r2, #128	; 0x80
 80051f2:	0112      	lsls	r2, r2, #4
 80051f4:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80051f6:	f3ef 8310 	mrs	r3, PRIMASK
 80051fa:	613b      	str	r3, [r7, #16]
  return(result);
 80051fc:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80051fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005200:	2301      	movs	r3, #1
 8005202:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	f383 8810 	msr	PRIMASK, r3
}
 800520a:	46c0      	nop			; (mov r8, r8)
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	681a      	ldr	r2, [r3, #0]
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4923      	ldr	r1, [pc, #140]	; (80052a4 <UART_WaitOnFlagUntilTimeout+0x184>)
 8005218:	400a      	ands	r2, r1
 800521a:	601a      	str	r2, [r3, #0]
 800521c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800521e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005220:	69bb      	ldr	r3, [r7, #24]
 8005222:	f383 8810 	msr	PRIMASK, r3
}
 8005226:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005228:	f3ef 8310 	mrs	r3, PRIMASK
 800522c:	61fb      	str	r3, [r7, #28]
  return(result);
 800522e:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005230:	64bb      	str	r3, [r7, #72]	; 0x48
 8005232:	2301      	movs	r3, #1
 8005234:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005236:	6a3b      	ldr	r3, [r7, #32]
 8005238:	f383 8810 	msr	PRIMASK, r3
}
 800523c:	46c0      	nop			; (mov r8, r8)
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	689a      	ldr	r2, [r3, #8]
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	2101      	movs	r1, #1
 800524a:	438a      	bics	r2, r1
 800524c:	609a      	str	r2, [r3, #8]
 800524e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005250:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005254:	f383 8810 	msr	PRIMASK, r3
}
 8005258:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	2220      	movs	r2, #32
 800525e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2220      	movs	r2, #32
 8005264:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2280      	movs	r2, #128	; 0x80
 800526a:	2120      	movs	r1, #32
 800526c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	2274      	movs	r2, #116	; 0x74
 8005272:	2100      	movs	r1, #0
 8005274:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005276:	2303      	movs	r3, #3
 8005278:	e010      	b.n	800529c <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	69db      	ldr	r3, [r3, #28]
 8005280:	68ba      	ldr	r2, [r7, #8]
 8005282:	4013      	ands	r3, r2
 8005284:	68ba      	ldr	r2, [r7, #8]
 8005286:	1ad3      	subs	r3, r2, r3
 8005288:	425a      	negs	r2, r3
 800528a:	4153      	adcs	r3, r2
 800528c:	b2db      	uxtb	r3, r3
 800528e:	001a      	movs	r2, r3
 8005290:	1dfb      	adds	r3, r7, #7
 8005292:	781b      	ldrb	r3, [r3, #0]
 8005294:	429a      	cmp	r2, r3
 8005296:	d100      	bne.n	800529a <UART_WaitOnFlagUntilTimeout+0x17a>
 8005298:	e74b      	b.n	8005132 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800529a:	2300      	movs	r3, #0
}
 800529c:	0018      	movs	r0, r3
 800529e:	46bd      	mov	sp, r7
 80052a0:	b014      	add	sp, #80	; 0x50
 80052a2:	bd80      	pop	{r7, pc}
 80052a4:	fffffe5f 	.word	0xfffffe5f

080052a8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b08c      	sub	sp, #48	; 0x30
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	60f8      	str	r0, [r7, #12]
 80052b0:	60b9      	str	r1, [r7, #8]
 80052b2:	1dbb      	adds	r3, r7, #6
 80052b4:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	68ba      	ldr	r2, [r7, #8]
 80052ba:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	1dba      	adds	r2, r7, #6
 80052c0:	2158      	movs	r1, #88	; 0x58
 80052c2:	8812      	ldrh	r2, [r2, #0]
 80052c4:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	1dba      	adds	r2, r7, #6
 80052ca:	215a      	movs	r1, #90	; 0x5a
 80052cc:	8812      	ldrh	r2, [r2, #0]
 80052ce:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2200      	movs	r2, #0
 80052d4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	689a      	ldr	r2, [r3, #8]
 80052da:	2380      	movs	r3, #128	; 0x80
 80052dc:	015b      	lsls	r3, r3, #5
 80052de:	429a      	cmp	r2, r3
 80052e0:	d10d      	bne.n	80052fe <UART_Start_Receive_IT+0x56>
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	691b      	ldr	r3, [r3, #16]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d104      	bne.n	80052f4 <UART_Start_Receive_IT+0x4c>
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	225c      	movs	r2, #92	; 0x5c
 80052ee:	4943      	ldr	r1, [pc, #268]	; (80053fc <UART_Start_Receive_IT+0x154>)
 80052f0:	5299      	strh	r1, [r3, r2]
 80052f2:	e02e      	b.n	8005352 <UART_Start_Receive_IT+0xaa>
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	225c      	movs	r2, #92	; 0x5c
 80052f8:	21ff      	movs	r1, #255	; 0xff
 80052fa:	5299      	strh	r1, [r3, r2]
 80052fc:	e029      	b.n	8005352 <UART_Start_Receive_IT+0xaa>
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d10d      	bne.n	8005322 <UART_Start_Receive_IT+0x7a>
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	691b      	ldr	r3, [r3, #16]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d104      	bne.n	8005318 <UART_Start_Receive_IT+0x70>
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	225c      	movs	r2, #92	; 0x5c
 8005312:	21ff      	movs	r1, #255	; 0xff
 8005314:	5299      	strh	r1, [r3, r2]
 8005316:	e01c      	b.n	8005352 <UART_Start_Receive_IT+0xaa>
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	225c      	movs	r2, #92	; 0x5c
 800531c:	217f      	movs	r1, #127	; 0x7f
 800531e:	5299      	strh	r1, [r3, r2]
 8005320:	e017      	b.n	8005352 <UART_Start_Receive_IT+0xaa>
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	689a      	ldr	r2, [r3, #8]
 8005326:	2380      	movs	r3, #128	; 0x80
 8005328:	055b      	lsls	r3, r3, #21
 800532a:	429a      	cmp	r2, r3
 800532c:	d10d      	bne.n	800534a <UART_Start_Receive_IT+0xa2>
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	691b      	ldr	r3, [r3, #16]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d104      	bne.n	8005340 <UART_Start_Receive_IT+0x98>
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	225c      	movs	r2, #92	; 0x5c
 800533a:	217f      	movs	r1, #127	; 0x7f
 800533c:	5299      	strh	r1, [r3, r2]
 800533e:	e008      	b.n	8005352 <UART_Start_Receive_IT+0xaa>
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	225c      	movs	r2, #92	; 0x5c
 8005344:	213f      	movs	r1, #63	; 0x3f
 8005346:	5299      	strh	r1, [r3, r2]
 8005348:	e003      	b.n	8005352 <UART_Start_Receive_IT+0xaa>
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	225c      	movs	r2, #92	; 0x5c
 800534e:	2100      	movs	r1, #0
 8005350:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2280      	movs	r2, #128	; 0x80
 8005356:	2100      	movs	r1, #0
 8005358:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2222      	movs	r2, #34	; 0x22
 800535e:	67da      	str	r2, [r3, #124]	; 0x7c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005360:	f3ef 8310 	mrs	r3, PRIMASK
 8005364:	61fb      	str	r3, [r7, #28]
  return(result);
 8005366:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005368:	62fb      	str	r3, [r7, #44]	; 0x2c
 800536a:	2301      	movs	r3, #1
 800536c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800536e:	6a3b      	ldr	r3, [r7, #32]
 8005370:	f383 8810 	msr	PRIMASK, r3
}
 8005374:	46c0      	nop			; (mov r8, r8)
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	689a      	ldr	r2, [r3, #8]
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	2101      	movs	r1, #1
 8005382:	430a      	orrs	r2, r1
 8005384:	609a      	str	r2, [r3, #8]
 8005386:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005388:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800538a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800538c:	f383 8810 	msr	PRIMASK, r3
}
 8005390:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	689a      	ldr	r2, [r3, #8]
 8005396:	2380      	movs	r3, #128	; 0x80
 8005398:	015b      	lsls	r3, r3, #5
 800539a:	429a      	cmp	r2, r3
 800539c:	d107      	bne.n	80053ae <UART_Start_Receive_IT+0x106>
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	691b      	ldr	r3, [r3, #16]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d103      	bne.n	80053ae <UART_Start_Receive_IT+0x106>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	4a15      	ldr	r2, [pc, #84]	; (8005400 <UART_Start_Receive_IT+0x158>)
 80053aa:	665a      	str	r2, [r3, #100]	; 0x64
 80053ac:	e002      	b.n	80053b4 <UART_Start_Receive_IT+0x10c>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	4a14      	ldr	r2, [pc, #80]	; (8005404 <UART_Start_Receive_IT+0x15c>)
 80053b2:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	2274      	movs	r2, #116	; 0x74
 80053b8:	2100      	movs	r1, #0
 80053ba:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053bc:	f3ef 8310 	mrs	r3, PRIMASK
 80053c0:	613b      	str	r3, [r7, #16]
  return(result);
 80053c2:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80053c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80053c6:	2301      	movs	r3, #1
 80053c8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053ca:	697b      	ldr	r3, [r7, #20]
 80053cc:	f383 8810 	msr	PRIMASK, r3
}
 80053d0:	46c0      	nop			; (mov r8, r8)
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	681a      	ldr	r2, [r3, #0]
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	2190      	movs	r1, #144	; 0x90
 80053de:	0049      	lsls	r1, r1, #1
 80053e0:	430a      	orrs	r2, r1
 80053e2:	601a      	str	r2, [r3, #0]
 80053e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053e6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053e8:	69bb      	ldr	r3, [r7, #24]
 80053ea:	f383 8810 	msr	PRIMASK, r3
}
 80053ee:	46c0      	nop			; (mov r8, r8)
  return HAL_OK;
 80053f0:	2300      	movs	r3, #0
}
 80053f2:	0018      	movs	r0, r3
 80053f4:	46bd      	mov	sp, r7
 80053f6:	b00c      	add	sp, #48	; 0x30
 80053f8:	bd80      	pop	{r7, pc}
 80053fa:	46c0      	nop			; (mov r8, r8)
 80053fc:	000001ff 	.word	0x000001ff
 8005400:	080056b9 	.word	0x080056b9
 8005404:	08005551 	.word	0x08005551

08005408 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b08e      	sub	sp, #56	; 0x38
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005410:	f3ef 8310 	mrs	r3, PRIMASK
 8005414:	617b      	str	r3, [r7, #20]
  return(result);
 8005416:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005418:	637b      	str	r3, [r7, #52]	; 0x34
 800541a:	2301      	movs	r3, #1
 800541c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800541e:	69bb      	ldr	r3, [r7, #24]
 8005420:	f383 8810 	msr	PRIMASK, r3
}
 8005424:	46c0      	nop			; (mov r8, r8)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	681a      	ldr	r2, [r3, #0]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4925      	ldr	r1, [pc, #148]	; (80054c8 <UART_EndRxTransfer+0xc0>)
 8005432:	400a      	ands	r2, r1
 8005434:	601a      	str	r2, [r3, #0]
 8005436:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005438:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800543a:	69fb      	ldr	r3, [r7, #28]
 800543c:	f383 8810 	msr	PRIMASK, r3
}
 8005440:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005442:	f3ef 8310 	mrs	r3, PRIMASK
 8005446:	623b      	str	r3, [r7, #32]
  return(result);
 8005448:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800544a:	633b      	str	r3, [r7, #48]	; 0x30
 800544c:	2301      	movs	r3, #1
 800544e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005452:	f383 8810 	msr	PRIMASK, r3
}
 8005456:	46c0      	nop			; (mov r8, r8)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	689a      	ldr	r2, [r3, #8]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	2101      	movs	r1, #1
 8005464:	438a      	bics	r2, r1
 8005466:	609a      	str	r2, [r3, #8]
 8005468:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800546a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800546c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800546e:	f383 8810 	msr	PRIMASK, r3
}
 8005472:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005478:	2b01      	cmp	r3, #1
 800547a:	d118      	bne.n	80054ae <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800547c:	f3ef 8310 	mrs	r3, PRIMASK
 8005480:	60bb      	str	r3, [r7, #8]
  return(result);
 8005482:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005484:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005486:	2301      	movs	r3, #1
 8005488:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	f383 8810 	msr	PRIMASK, r3
}
 8005490:	46c0      	nop			; (mov r8, r8)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	681a      	ldr	r2, [r3, #0]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	2110      	movs	r1, #16
 800549e:	438a      	bics	r2, r1
 80054a0:	601a      	str	r2, [r3, #0]
 80054a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054a4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	f383 8810 	msr	PRIMASK, r3
}
 80054ac:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2220      	movs	r2, #32
 80054b2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2200      	movs	r2, #0
 80054b8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2200      	movs	r2, #0
 80054be:	665a      	str	r2, [r3, #100]	; 0x64
}
 80054c0:	46c0      	nop			; (mov r8, r8)
 80054c2:	46bd      	mov	sp, r7
 80054c4:	b00e      	add	sp, #56	; 0x38
 80054c6:	bd80      	pop	{r7, pc}
 80054c8:	fffffedf 	.word	0xfffffedf

080054cc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b084      	sub	sp, #16
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054d8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	225a      	movs	r2, #90	; 0x5a
 80054de:	2100      	movs	r1, #0
 80054e0:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	2252      	movs	r2, #82	; 0x52
 80054e6:	2100      	movs	r1, #0
 80054e8:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	0018      	movs	r0, r3
 80054ee:	f7ff fa49 	bl	8004984 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80054f2:	46c0      	nop			; (mov r8, r8)
 80054f4:	46bd      	mov	sp, r7
 80054f6:	b004      	add	sp, #16
 80054f8:	bd80      	pop	{r7, pc}

080054fa <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80054fa:	b580      	push	{r7, lr}
 80054fc:	b086      	sub	sp, #24
 80054fe:	af00      	add	r7, sp, #0
 8005500:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005502:	f3ef 8310 	mrs	r3, PRIMASK
 8005506:	60bb      	str	r3, [r7, #8]
  return(result);
 8005508:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800550a:	617b      	str	r3, [r7, #20]
 800550c:	2301      	movs	r3, #1
 800550e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	f383 8810 	msr	PRIMASK, r3
}
 8005516:	46c0      	nop			; (mov r8, r8)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	681a      	ldr	r2, [r3, #0]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	2140      	movs	r1, #64	; 0x40
 8005524:	438a      	bics	r2, r1
 8005526:	601a      	str	r2, [r3, #0]
 8005528:	697b      	ldr	r3, [r7, #20]
 800552a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	f383 8810 	msr	PRIMASK, r3
}
 8005532:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2220      	movs	r2, #32
 8005538:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2200      	movs	r2, #0
 800553e:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	0018      	movs	r0, r3
 8005544:	f7ff fa16 	bl	8004974 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005548:	46c0      	nop			; (mov r8, r8)
 800554a:	46bd      	mov	sp, r7
 800554c:	b006      	add	sp, #24
 800554e:	bd80      	pop	{r7, pc}

08005550 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b090      	sub	sp, #64	; 0x40
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005558:	203e      	movs	r0, #62	; 0x3e
 800555a:	183b      	adds	r3, r7, r0
 800555c:	687a      	ldr	r2, [r7, #4]
 800555e:	215c      	movs	r1, #92	; 0x5c
 8005560:	5a52      	ldrh	r2, [r2, r1]
 8005562:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005568:	2b22      	cmp	r3, #34	; 0x22
 800556a:	d000      	beq.n	800556e <UART_RxISR_8BIT+0x1e>
 800556c:	e095      	b.n	800569a <UART_RxISR_8BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005574:	213c      	movs	r1, #60	; 0x3c
 8005576:	187b      	adds	r3, r7, r1
 8005578:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800557a:	187b      	adds	r3, r7, r1
 800557c:	881b      	ldrh	r3, [r3, #0]
 800557e:	b2da      	uxtb	r2, r3
 8005580:	183b      	adds	r3, r7, r0
 8005582:	881b      	ldrh	r3, [r3, #0]
 8005584:	b2d9      	uxtb	r1, r3
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800558a:	400a      	ands	r2, r1
 800558c:	b2d2      	uxtb	r2, r2
 800558e:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005594:	1c5a      	adds	r2, r3, #1
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	225a      	movs	r2, #90	; 0x5a
 800559e:	5a9b      	ldrh	r3, [r3, r2]
 80055a0:	b29b      	uxth	r3, r3
 80055a2:	3b01      	subs	r3, #1
 80055a4:	b299      	uxth	r1, r3
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	225a      	movs	r2, #90	; 0x5a
 80055aa:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	225a      	movs	r2, #90	; 0x5a
 80055b0:	5a9b      	ldrh	r3, [r3, r2]
 80055b2:	b29b      	uxth	r3, r3
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d178      	bne.n	80056aa <UART_RxISR_8BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80055b8:	f3ef 8310 	mrs	r3, PRIMASK
 80055bc:	61bb      	str	r3, [r7, #24]
  return(result);
 80055be:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055c0:	63bb      	str	r3, [r7, #56]	; 0x38
 80055c2:	2301      	movs	r3, #1
 80055c4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055c6:	69fb      	ldr	r3, [r7, #28]
 80055c8:	f383 8810 	msr	PRIMASK, r3
}
 80055cc:	46c0      	nop			; (mov r8, r8)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	681a      	ldr	r2, [r3, #0]
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4936      	ldr	r1, [pc, #216]	; (80056b4 <UART_RxISR_8BIT+0x164>)
 80055da:	400a      	ands	r2, r1
 80055dc:	601a      	str	r2, [r3, #0]
 80055de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055e0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055e2:	6a3b      	ldr	r3, [r7, #32]
 80055e4:	f383 8810 	msr	PRIMASK, r3
}
 80055e8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80055ea:	f3ef 8310 	mrs	r3, PRIMASK
 80055ee:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80055f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055f2:	637b      	str	r3, [r7, #52]	; 0x34
 80055f4:	2301      	movs	r3, #1
 80055f6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055fa:	f383 8810 	msr	PRIMASK, r3
}
 80055fe:	46c0      	nop			; (mov r8, r8)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	689a      	ldr	r2, [r3, #8]
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	2101      	movs	r1, #1
 800560c:	438a      	bics	r2, r1
 800560e:	609a      	str	r2, [r3, #8]
 8005610:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005612:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005616:	f383 8810 	msr	PRIMASK, r3
}
 800561a:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2220      	movs	r2, #32
 8005620:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2200      	movs	r2, #0
 8005626:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800562c:	2b01      	cmp	r3, #1
 800562e:	d12f      	bne.n	8005690 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2200      	movs	r2, #0
 8005634:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005636:	f3ef 8310 	mrs	r3, PRIMASK
 800563a:	60fb      	str	r3, [r7, #12]
  return(result);
 800563c:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800563e:	633b      	str	r3, [r7, #48]	; 0x30
 8005640:	2301      	movs	r3, #1
 8005642:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	f383 8810 	msr	PRIMASK, r3
}
 800564a:	46c0      	nop			; (mov r8, r8)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	2110      	movs	r1, #16
 8005658:	438a      	bics	r2, r1
 800565a:	601a      	str	r2, [r3, #0]
 800565c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800565e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	f383 8810 	msr	PRIMASK, r3
}
 8005666:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	69db      	ldr	r3, [r3, #28]
 800566e:	2210      	movs	r2, #16
 8005670:	4013      	ands	r3, r2
 8005672:	2b10      	cmp	r3, #16
 8005674:	d103      	bne.n	800567e <UART_RxISR_8BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	2210      	movs	r2, #16
 800567c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2258      	movs	r2, #88	; 0x58
 8005682:	5a9a      	ldrh	r2, [r3, r2]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	0011      	movs	r1, r2
 8005688:	0018      	movs	r0, r3
 800568a:	f7ff f983 	bl	8004994 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800568e:	e00c      	b.n	80056aa <UART_RxISR_8BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	0018      	movs	r0, r3
 8005694:	f7fb faa4 	bl	8000be0 <HAL_UART_RxCpltCallback>
}
 8005698:	e007      	b.n	80056aa <UART_RxISR_8BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	699a      	ldr	r2, [r3, #24]
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	2108      	movs	r1, #8
 80056a6:	430a      	orrs	r2, r1
 80056a8:	619a      	str	r2, [r3, #24]
}
 80056aa:	46c0      	nop			; (mov r8, r8)
 80056ac:	46bd      	mov	sp, r7
 80056ae:	b010      	add	sp, #64	; 0x40
 80056b0:	bd80      	pop	{r7, pc}
 80056b2:	46c0      	nop			; (mov r8, r8)
 80056b4:	fffffedf 	.word	0xfffffedf

080056b8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b090      	sub	sp, #64	; 0x40
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80056c0:	203e      	movs	r0, #62	; 0x3e
 80056c2:	183b      	adds	r3, r7, r0
 80056c4:	687a      	ldr	r2, [r7, #4]
 80056c6:	215c      	movs	r1, #92	; 0x5c
 80056c8:	5a52      	ldrh	r2, [r2, r1]
 80056ca:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80056d0:	2b22      	cmp	r3, #34	; 0x22
 80056d2:	d000      	beq.n	80056d6 <UART_RxISR_16BIT+0x1e>
 80056d4:	e095      	b.n	8005802 <UART_RxISR_16BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80056dc:	213c      	movs	r1, #60	; 0x3c
 80056de:	187b      	adds	r3, r7, r1
 80056e0:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056e6:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 80056e8:	187b      	adds	r3, r7, r1
 80056ea:	183a      	adds	r2, r7, r0
 80056ec:	881b      	ldrh	r3, [r3, #0]
 80056ee:	8812      	ldrh	r2, [r2, #0]
 80056f0:	4013      	ands	r3, r2
 80056f2:	b29a      	uxth	r2, r3
 80056f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056f6:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056fc:	1c9a      	adds	r2, r3, #2
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	225a      	movs	r2, #90	; 0x5a
 8005706:	5a9b      	ldrh	r3, [r3, r2]
 8005708:	b29b      	uxth	r3, r3
 800570a:	3b01      	subs	r3, #1
 800570c:	b299      	uxth	r1, r3
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	225a      	movs	r2, #90	; 0x5a
 8005712:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	225a      	movs	r2, #90	; 0x5a
 8005718:	5a9b      	ldrh	r3, [r3, r2]
 800571a:	b29b      	uxth	r3, r3
 800571c:	2b00      	cmp	r3, #0
 800571e:	d178      	bne.n	8005812 <UART_RxISR_16BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005720:	f3ef 8310 	mrs	r3, PRIMASK
 8005724:	617b      	str	r3, [r7, #20]
  return(result);
 8005726:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005728:	637b      	str	r3, [r7, #52]	; 0x34
 800572a:	2301      	movs	r3, #1
 800572c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800572e:	69bb      	ldr	r3, [r7, #24]
 8005730:	f383 8810 	msr	PRIMASK, r3
}
 8005734:	46c0      	nop			; (mov r8, r8)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	681a      	ldr	r2, [r3, #0]
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4936      	ldr	r1, [pc, #216]	; (800581c <UART_RxISR_16BIT+0x164>)
 8005742:	400a      	ands	r2, r1
 8005744:	601a      	str	r2, [r3, #0]
 8005746:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005748:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800574a:	69fb      	ldr	r3, [r7, #28]
 800574c:	f383 8810 	msr	PRIMASK, r3
}
 8005750:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005752:	f3ef 8310 	mrs	r3, PRIMASK
 8005756:	623b      	str	r3, [r7, #32]
  return(result);
 8005758:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800575a:	633b      	str	r3, [r7, #48]	; 0x30
 800575c:	2301      	movs	r3, #1
 800575e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005762:	f383 8810 	msr	PRIMASK, r3
}
 8005766:	46c0      	nop			; (mov r8, r8)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	689a      	ldr	r2, [r3, #8]
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	2101      	movs	r1, #1
 8005774:	438a      	bics	r2, r1
 8005776:	609a      	str	r2, [r3, #8]
 8005778:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800577a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800577c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800577e:	f383 8810 	msr	PRIMASK, r3
}
 8005782:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2220      	movs	r2, #32
 8005788:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2200      	movs	r2, #0
 800578e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005794:	2b01      	cmp	r3, #1
 8005796:	d12f      	bne.n	80057f8 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2200      	movs	r2, #0
 800579c:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800579e:	f3ef 8310 	mrs	r3, PRIMASK
 80057a2:	60bb      	str	r3, [r7, #8]
  return(result);
 80057a4:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057a6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80057a8:	2301      	movs	r3, #1
 80057aa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	f383 8810 	msr	PRIMASK, r3
}
 80057b2:	46c0      	nop			; (mov r8, r8)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	2110      	movs	r1, #16
 80057c0:	438a      	bics	r2, r1
 80057c2:	601a      	str	r2, [r3, #0]
 80057c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057c6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057c8:	693b      	ldr	r3, [r7, #16]
 80057ca:	f383 8810 	msr	PRIMASK, r3
}
 80057ce:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	69db      	ldr	r3, [r3, #28]
 80057d6:	2210      	movs	r2, #16
 80057d8:	4013      	ands	r3, r2
 80057da:	2b10      	cmp	r3, #16
 80057dc:	d103      	bne.n	80057e6 <UART_RxISR_16BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	2210      	movs	r2, #16
 80057e4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2258      	movs	r2, #88	; 0x58
 80057ea:	5a9a      	ldrh	r2, [r3, r2]
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	0011      	movs	r1, r2
 80057f0:	0018      	movs	r0, r3
 80057f2:	f7ff f8cf 	bl	8004994 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80057f6:	e00c      	b.n	8005812 <UART_RxISR_16BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	0018      	movs	r0, r3
 80057fc:	f7fb f9f0 	bl	8000be0 <HAL_UART_RxCpltCallback>
}
 8005800:	e007      	b.n	8005812 <UART_RxISR_16BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	699a      	ldr	r2, [r3, #24]
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	2108      	movs	r1, #8
 800580e:	430a      	orrs	r2, r1
 8005810:	619a      	str	r2, [r3, #24]
}
 8005812:	46c0      	nop			; (mov r8, r8)
 8005814:	46bd      	mov	sp, r7
 8005816:	b010      	add	sp, #64	; 0x40
 8005818:	bd80      	pop	{r7, pc}
 800581a:	46c0      	nop			; (mov r8, r8)
 800581c:	fffffedf 	.word	0xfffffedf

08005820 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b082      	sub	sp, #8
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005828:	46c0      	nop			; (mov r8, r8)
 800582a:	46bd      	mov	sp, r7
 800582c:	b002      	add	sp, #8
 800582e:	bd80      	pop	{r7, pc}

08005830 <MQTTSerialize_connectLength>:
  * Determines the length of the MQTT connect packet that would be produced using the supplied connect options.
  * @param options the options to be used to build the connect packet
  * @return the length of buffer needed to contain the serialized version of the packet
 */
int MQTTSerialize_connectLength(MQTTPacket_connectData* options)
{
 8005830:	b590      	push	{r4, r7, lr}
 8005832:	b085      	sub	sp, #20
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
	int len = 0;
 8005838:	2300      	movs	r3, #0
 800583a:	60fb      	str	r3, [r7, #12]

	FUNC_ENTRY;

	if (options->MQTTVersion == 3)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	7a1b      	ldrb	r3, [r3, #8]
 8005840:	2b03      	cmp	r3, #3
 8005842:	d102      	bne.n	800584a <MQTTSerialize_connectLength+0x1a>
		len = 12; /* variable depending on MQTT or MQIsdp */
 8005844:	230c      	movs	r3, #12
 8005846:	60fb      	str	r3, [r7, #12]
 8005848:	e005      	b.n	8005856 <MQTTSerialize_connectLength+0x26>
	else if (options->MQTTVersion == 4)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	7a1b      	ldrb	r3, [r3, #8]
 800584e:	2b04      	cmp	r3, #4
 8005850:	d101      	bne.n	8005856 <MQTTSerialize_connectLength+0x26>
		len = 10;
 8005852:	230a      	movs	r3, #10
 8005854:	60fb      	str	r3, [r7, #12]

	len += MQTTstrlen(options->clientID)+2;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	68d8      	ldr	r0, [r3, #12]
 800585a:	6919      	ldr	r1, [r3, #16]
 800585c:	695a      	ldr	r2, [r3, #20]
 800585e:	f000 fac0 	bl	8005de2 <MQTTstrlen>
 8005862:	0003      	movs	r3, r0
 8005864:	3302      	adds	r3, #2
 8005866:	68fa      	ldr	r2, [r7, #12]
 8005868:	18d3      	adds	r3, r2, r3
 800586a:	60fb      	str	r3, [r7, #12]
	if (options->willFlag)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	7edb      	ldrb	r3, [r3, #27]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d013      	beq.n	800589c <MQTTSerialize_connectLength+0x6c>
		len += MQTTstrlen(options->will.topicName)+2 + MQTTstrlen(options->will.message)+2;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8005878:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800587a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800587c:	f000 fab1 	bl	8005de2 <MQTTstrlen>
 8005880:	0003      	movs	r3, r0
 8005882:	1c9c      	adds	r4, r3, #2
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005888:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800588a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800588c:	f000 faa9 	bl	8005de2 <MQTTstrlen>
 8005890:	0003      	movs	r3, r0
 8005892:	18e3      	adds	r3, r4, r3
 8005894:	3302      	adds	r3, #2
 8005896:	68fa      	ldr	r2, [r7, #12]
 8005898:	18d3      	adds	r3, r2, r3
 800589a:	60fb      	str	r3, [r7, #12]
	if (options->username.cstring || options->username.lenstring.data)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d103      	bne.n	80058ac <MQTTSerialize_connectLength+0x7c>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d00a      	beq.n	80058c2 <MQTTSerialize_connectLength+0x92>
		len += MQTTstrlen(options->username)+2;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80058b0:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80058b2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80058b4:	f000 fa95 	bl	8005de2 <MQTTstrlen>
 80058b8:	0003      	movs	r3, r0
 80058ba:	3302      	adds	r3, #2
 80058bc:	68fa      	ldr	r2, [r7, #12]
 80058be:	18d3      	adds	r3, r2, r3
 80058c0:	60fb      	str	r3, [r7, #12]
	if (options->password.cstring || options->password.lenstring.data)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d103      	bne.n	80058d2 <MQTTSerialize_connectLength+0xa2>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d00a      	beq.n	80058e8 <MQTTSerialize_connectLength+0xb8>
		len += MQTTstrlen(options->password)+2;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80058d6:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80058d8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80058da:	f000 fa82 	bl	8005de2 <MQTTstrlen>
 80058de:	0003      	movs	r3, r0
 80058e0:	3302      	adds	r3, #2
 80058e2:	68fa      	ldr	r2, [r7, #12]
 80058e4:	18d3      	adds	r3, r2, r3
 80058e6:	60fb      	str	r3, [r7, #12]

	FUNC_EXIT_RC(len);
	return len;
 80058e8:	68fb      	ldr	r3, [r7, #12]
}
 80058ea:	0018      	movs	r0, r3
 80058ec:	46bd      	mov	sp, r7
 80058ee:	b005      	add	sp, #20
 80058f0:	bd90      	pop	{r4, r7, pc}
	...

080058f4 <MQTTSerialize_connect>:
  * @param len the length in bytes of the supplied buffer
  * @param options the options to be used to build the connect packet
  * @return serialized length, or error if 0
  */
int MQTTSerialize_connect(unsigned char* buf, int buflen, MQTTPacket_connectData* options)
{
 80058f4:	b590      	push	{r4, r7, lr}
 80058f6:	b08b      	sub	sp, #44	; 0x2c
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	60f8      	str	r0, [r7, #12]
 80058fc:	60b9      	str	r1, [r7, #8]
 80058fe:	607a      	str	r2, [r7, #4]
	unsigned char *ptr = buf;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	61fb      	str	r3, [r7, #28]
	MQTTHeader header = {0};
 8005904:	2300      	movs	r3, #0
 8005906:	61bb      	str	r3, [r7, #24]
	MQTTConnectFlags flags = {0};
 8005908:	2300      	movs	r3, #0
 800590a:	617b      	str	r3, [r7, #20]
	int len = 0;
 800590c:	2300      	movs	r3, #0
 800590e:	623b      	str	r3, [r7, #32]
	int rc = -1;
 8005910:	2301      	movs	r3, #1
 8005912:	425b      	negs	r3, r3
 8005914:	627b      	str	r3, [r7, #36]	; 0x24

	FUNC_ENTRY;
    // do dai cua goi ban tin
	if (MQTTPacket_len(len = MQTTSerialize_connectLength(options)) > buflen)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	0018      	movs	r0, r3
 800591a:	f7ff ff89 	bl	8005830 <MQTTSerialize_connectLength>
 800591e:	0003      	movs	r3, r0
 8005920:	623b      	str	r3, [r7, #32]
 8005922:	6a3b      	ldr	r3, [r7, #32]
 8005924:	0018      	movs	r0, r3
 8005926:	f000 f993 	bl	8005c50 <MQTTPacket_len>
 800592a:	0002      	movs	r2, r0
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	4293      	cmp	r3, r2
 8005930:	da03      	bge.n	800593a <MQTTSerialize_connect+0x46>
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
 8005932:	2302      	movs	r3, #2
 8005934:	425b      	negs	r3, r3
 8005936:	627b      	str	r3, [r7, #36]	; 0x24
		goto exit;
 8005938:	e0f6      	b.n	8005b28 <MQTTSerialize_connect+0x234>
	}

	header.byte = 0;
 800593a:	2018      	movs	r0, #24
 800593c:	183b      	adds	r3, r7, r0
 800593e:	2200      	movs	r2, #0
 8005940:	701a      	strb	r2, [r3, #0]
	header.bits.type = CONNECT;
 8005942:	183b      	adds	r3, r7, r0
 8005944:	781a      	ldrb	r2, [r3, #0]
 8005946:	210f      	movs	r1, #15
 8005948:	400a      	ands	r2, r1
 800594a:	1c11      	adds	r1, r2, #0
 800594c:	2210      	movs	r2, #16
 800594e:	430a      	orrs	r2, r1
 8005950:	701a      	strb	r2, [r3, #0]
	writeChar(&ptr, header.byte); /* write header */
 8005952:	183b      	adds	r3, r7, r0
 8005954:	781a      	ldrb	r2, [r3, #0]
 8005956:	241c      	movs	r4, #28
 8005958:	193b      	adds	r3, r7, r4
 800595a:	0011      	movs	r1, r2
 800595c:	0018      	movs	r0, r3
 800595e:	f000 f9a1 	bl	8005ca4 <writeChar>
    //M ha d? di tin nh?n theo thu?t ton MQTT
	ptr += MQTTPacket_encode(ptr, len); /* write remaining length: tang con tro ln so byte d dung ghi remain */
 8005962:	69fb      	ldr	r3, [r7, #28]
 8005964:	6a3a      	ldr	r2, [r7, #32]
 8005966:	0011      	movs	r1, r2
 8005968:	0018      	movs	r0, r3
 800596a:	f000 f937 	bl	8005bdc <MQTTPacket_encode>
 800596e:	0002      	movs	r2, r0
 8005970:	69fb      	ldr	r3, [r7, #28]
 8005972:	189b      	adds	r3, r3, r2
 8005974:	61fb      	str	r3, [r7, #28]

	if (options->MQTTVersion == 4)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	7a1b      	ldrb	r3, [r3, #8]
 800597a:	2b04      	cmp	r3, #4
 800597c:	d10d      	bne.n	800599a <MQTTSerialize_connect+0xa6>
	{
        writeCString(&ptr,options->struct_id);
 800597e:	687a      	ldr	r2, [r7, #4]
 8005980:	193b      	adds	r3, r7, r4
 8005982:	0011      	movs	r1, r2
 8005984:	0018      	movs	r0, r3
 8005986:	f000 f9d1 	bl	8005d2c <writeCString>
        writeChar(&ptr,options->MQTTVersion);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	7a1a      	ldrb	r2, [r3, #8]
 800598e:	193b      	adds	r3, r7, r4
 8005990:	0011      	movs	r1, r2
 8005992:	0018      	movs	r0, r3
 8005994:	f000 f986 	bl	8005ca4 <writeChar>
 8005998:	e00b      	b.n	80059b2 <MQTTSerialize_connect+0xbe>
		//writeCString(&ptr, "MQTT");
		//writeChar(&ptr, (char) 4);
	}
	else
	{
		writeCString(&ptr, "MQIsdp");
 800599a:	4a66      	ldr	r2, [pc, #408]	; (8005b34 <MQTTSerialize_connect+0x240>)
 800599c:	241c      	movs	r4, #28
 800599e:	193b      	adds	r3, r7, r4
 80059a0:	0011      	movs	r1, r2
 80059a2:	0018      	movs	r0, r3
 80059a4:	f000 f9c2 	bl	8005d2c <writeCString>
		writeChar(&ptr, (char) 3);
 80059a8:	193b      	adds	r3, r7, r4
 80059aa:	2103      	movs	r1, #3
 80059ac:	0018      	movs	r0, r3
 80059ae:	f000 f979 	bl	8005ca4 <writeChar>
	}

	flags.all = 0;
 80059b2:	2414      	movs	r4, #20
 80059b4:	193b      	adds	r3, r7, r4
 80059b6:	2200      	movs	r2, #0
 80059b8:	701a      	strb	r2, [r3, #0]
	flags.bits.cleansession = options->cleansession;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	7e9b      	ldrb	r3, [r3, #26]
 80059be:	1c1a      	adds	r2, r3, #0
 80059c0:	2301      	movs	r3, #1
 80059c2:	4013      	ands	r3, r2
 80059c4:	b2da      	uxtb	r2, r3
 80059c6:	193b      	adds	r3, r7, r4
 80059c8:	2101      	movs	r1, #1
 80059ca:	400a      	ands	r2, r1
 80059cc:	1890      	adds	r0, r2, r2
 80059ce:	781a      	ldrb	r2, [r3, #0]
 80059d0:	2102      	movs	r1, #2
 80059d2:	438a      	bics	r2, r1
 80059d4:	1c11      	adds	r1, r2, #0
 80059d6:	1c02      	adds	r2, r0, #0
 80059d8:	430a      	orrs	r2, r1
 80059da:	701a      	strb	r2, [r3, #0]
	flags.bits.will = (options->willFlag) ? 1 : 0;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	7edb      	ldrb	r3, [r3, #27]
 80059e0:	1e5a      	subs	r2, r3, #1
 80059e2:	4193      	sbcs	r3, r2
 80059e4:	b2da      	uxtb	r2, r3
 80059e6:	193b      	adds	r3, r7, r4
 80059e8:	2101      	movs	r1, #1
 80059ea:	400a      	ands	r2, r1
 80059ec:	0090      	lsls	r0, r2, #2
 80059ee:	781a      	ldrb	r2, [r3, #0]
 80059f0:	2104      	movs	r1, #4
 80059f2:	438a      	bics	r2, r1
 80059f4:	1c11      	adds	r1, r2, #0
 80059f6:	1c02      	adds	r2, r0, #0
 80059f8:	430a      	orrs	r2, r1
 80059fa:	701a      	strb	r2, [r3, #0]
	if (flags.bits.will)
 80059fc:	193b      	adds	r3, r7, r4
 80059fe:	781b      	ldrb	r3, [r3, #0]
 8005a00:	2204      	movs	r2, #4
 8005a02:	4013      	ands	r3, r2
 8005a04:	b2db      	uxtb	r3, r3
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d023      	beq.n	8005a52 <MQTTSerialize_connect+0x15e>
	{
		flags.bits.willQoS = options->will.qos;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	223d      	movs	r2, #61	; 0x3d
 8005a0e:	5c9b      	ldrb	r3, [r3, r2]
 8005a10:	1c1a      	adds	r2, r3, #0
 8005a12:	2303      	movs	r3, #3
 8005a14:	4013      	ands	r3, r2
 8005a16:	b2da      	uxtb	r2, r3
 8005a18:	193b      	adds	r3, r7, r4
 8005a1a:	2103      	movs	r1, #3
 8005a1c:	400a      	ands	r2, r1
 8005a1e:	00d0      	lsls	r0, r2, #3
 8005a20:	781a      	ldrb	r2, [r3, #0]
 8005a22:	2118      	movs	r1, #24
 8005a24:	438a      	bics	r2, r1
 8005a26:	1c11      	adds	r1, r2, #0
 8005a28:	1c02      	adds	r2, r0, #0
 8005a2a:	430a      	orrs	r2, r1
 8005a2c:	701a      	strb	r2, [r3, #0]
		flags.bits.willRetain = options->will.retained;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	223c      	movs	r2, #60	; 0x3c
 8005a32:	5c9b      	ldrb	r3, [r3, r2]
 8005a34:	1c1a      	adds	r2, r3, #0
 8005a36:	2301      	movs	r3, #1
 8005a38:	4013      	ands	r3, r2
 8005a3a:	b2da      	uxtb	r2, r3
 8005a3c:	193b      	adds	r3, r7, r4
 8005a3e:	2101      	movs	r1, #1
 8005a40:	400a      	ands	r2, r1
 8005a42:	0150      	lsls	r0, r2, #5
 8005a44:	781a      	ldrb	r2, [r3, #0]
 8005a46:	2120      	movs	r1, #32
 8005a48:	438a      	bics	r2, r1
 8005a4a:	1c11      	adds	r1, r2, #0
 8005a4c:	1c02      	adds	r2, r0, #0
 8005a4e:	430a      	orrs	r2, r1
 8005a50:	701a      	strb	r2, [r3, #0]
	}

	if (options->username.cstring || options->username.lenstring.data)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d103      	bne.n	8005a62 <MQTTSerialize_connect+0x16e>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d006      	beq.n	8005a70 <MQTTSerialize_connect+0x17c>
		flags.bits.username = 1;
 8005a62:	2314      	movs	r3, #20
 8005a64:	18fb      	adds	r3, r7, r3
 8005a66:	781a      	ldrb	r2, [r3, #0]
 8005a68:	2180      	movs	r1, #128	; 0x80
 8005a6a:	4249      	negs	r1, r1
 8005a6c:	430a      	orrs	r2, r1
 8005a6e:	701a      	strb	r2, [r3, #0]
	if (options->password.cstring || options->password.lenstring.data)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d103      	bne.n	8005a80 <MQTTSerialize_connect+0x18c>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d005      	beq.n	8005a8c <MQTTSerialize_connect+0x198>
		flags.bits.password = 1;
 8005a80:	2314      	movs	r3, #20
 8005a82:	18fb      	adds	r3, r7, r3
 8005a84:	781a      	ldrb	r2, [r3, #0]
 8005a86:	2140      	movs	r1, #64	; 0x40
 8005a88:	430a      	orrs	r2, r1
 8005a8a:	701a      	strb	r2, [r3, #0]

	writeChar(&ptr, flags.all);
 8005a8c:	2314      	movs	r3, #20
 8005a8e:	18fb      	adds	r3, r7, r3
 8005a90:	781a      	ldrb	r2, [r3, #0]
 8005a92:	241c      	movs	r4, #28
 8005a94:	193b      	adds	r3, r7, r4
 8005a96:	0011      	movs	r1, r2
 8005a98:	0018      	movs	r0, r3
 8005a9a:	f000 f903 	bl	8005ca4 <writeChar>
	writeInt(&ptr, options->keepAliveInterval);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	8b1b      	ldrh	r3, [r3, #24]
 8005aa2:	001a      	movs	r2, r3
 8005aa4:	193b      	adds	r3, r7, r4
 8005aa6:	0011      	movs	r1, r2
 8005aa8:	0018      	movs	r0, r3
 8005aaa:	f000 f911 	bl	8005cd0 <writeInt>
	writeMQTTString(&ptr, options->clientID);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	1938      	adds	r0, r7, r4
 8005ab2:	68d9      	ldr	r1, [r3, #12]
 8005ab4:	691a      	ldr	r2, [r3, #16]
 8005ab6:	695b      	ldr	r3, [r3, #20]
 8005ab8:	f000 f95a 	bl	8005d70 <writeMQTTString>
    //bnh thuong k c
	if (options->willFlag)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	7edb      	ldrb	r3, [r3, #27]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d00d      	beq.n	8005ae0 <MQTTSerialize_connect+0x1ec>
	{
		writeMQTTString(&ptr, options->will.topicName);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	1938      	adds	r0, r7, r4
 8005ac8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005aca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005acc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ace:	f000 f94f 	bl	8005d70 <writeMQTTString>
		writeMQTTString(&ptr, options->will.message);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	1938      	adds	r0, r7, r4
 8005ad6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005ad8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005ada:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005adc:	f000 f948 	bl	8005d70 <writeMQTTString>
	}
	if (flags.bits.username)
 8005ae0:	2314      	movs	r3, #20
 8005ae2:	18fb      	adds	r3, r7, r3
 8005ae4:	781b      	ldrb	r3, [r3, #0]
 8005ae6:	227f      	movs	r2, #127	; 0x7f
 8005ae8:	4393      	bics	r3, r2
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d007      	beq.n	8005b00 <MQTTSerialize_connect+0x20c>
		writeMQTTString(&ptr, options->username);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	221c      	movs	r2, #28
 8005af4:	18b8      	adds	r0, r7, r2
 8005af6:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005af8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005afa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005afc:	f000 f938 	bl	8005d70 <writeMQTTString>
	if (flags.bits.password)
 8005b00:	2314      	movs	r3, #20
 8005b02:	18fb      	adds	r3, r7, r3
 8005b04:	781b      	ldrb	r3, [r3, #0]
 8005b06:	2240      	movs	r2, #64	; 0x40
 8005b08:	4013      	ands	r3, r2
 8005b0a:	b2db      	uxtb	r3, r3
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d007      	beq.n	8005b20 <MQTTSerialize_connect+0x22c>
		writeMQTTString(&ptr, options->password);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	221c      	movs	r2, #28
 8005b14:	18b8      	adds	r0, r7, r2
 8005b16:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8005b18:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005b1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b1c:	f000 f928 	bl	8005d70 <writeMQTTString>

	rc = ptr - buf;
 8005b20:	69fa      	ldr	r2, [r7, #28]
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	1ad3      	subs	r3, r2, r3
 8005b26:	627b      	str	r3, [r7, #36]	; 0x24

	exit: FUNC_EXIT_RC(rc);
	return rc;
 8005b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005b2a:	0018      	movs	r0, r3
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	b00b      	add	sp, #44	; 0x2c
 8005b30:	bd90      	pop	{r4, r7, pc}
 8005b32:	46c0      	nop			; (mov r8, r8)
 8005b34:	08008b90 	.word	0x08008b90

08005b38 <MQTTSerialize_zero>:
  * @param buflen the length in bytes of the supplied buffer, to avoid overruns
  * @param packettype the message type
  * @return serialized length, or error if 0
 */
int MQTTSerialize_zero(unsigned char* buf, int buflen, unsigned char packettype)
{
 8005b38:	b590      	push	{r4, r7, lr}
 8005b3a:	b089      	sub	sp, #36	; 0x24
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	60f8      	str	r0, [r7, #12]
 8005b40:	60b9      	str	r1, [r7, #8]
 8005b42:	1dfb      	adds	r3, r7, #7
 8005b44:	701a      	strb	r2, [r3, #0]
	MQTTHeader header = {0};
 8005b46:	2300      	movs	r3, #0
 8005b48:	61bb      	str	r3, [r7, #24]
	int rc = -1;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	425b      	negs	r3, r3
 8005b4e:	61fb      	str	r3, [r7, #28]
	unsigned char *ptr = buf;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	617b      	str	r3, [r7, #20]

	FUNC_ENTRY;
	if (buflen < 2)
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	2b01      	cmp	r3, #1
 8005b58:	dc03      	bgt.n	8005b62 <MQTTSerialize_zero+0x2a>
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
 8005b5a:	2302      	movs	r3, #2
 8005b5c:	425b      	negs	r3, r3
 8005b5e:	61fb      	str	r3, [r7, #28]
		goto exit;
 8005b60:	e026      	b.n	8005bb0 <MQTTSerialize_zero+0x78>
	}
	header.byte = 0;
 8005b62:	2418      	movs	r4, #24
 8005b64:	193b      	adds	r3, r7, r4
 8005b66:	2200      	movs	r2, #0
 8005b68:	701a      	strb	r2, [r3, #0]
	header.bits.type = packettype;
 8005b6a:	1dfb      	adds	r3, r7, #7
 8005b6c:	781b      	ldrb	r3, [r3, #0]
 8005b6e:	220f      	movs	r2, #15
 8005b70:	4013      	ands	r3, r2
 8005b72:	b2da      	uxtb	r2, r3
 8005b74:	193b      	adds	r3, r7, r4
 8005b76:	0110      	lsls	r0, r2, #4
 8005b78:	781a      	ldrb	r2, [r3, #0]
 8005b7a:	210f      	movs	r1, #15
 8005b7c:	400a      	ands	r2, r1
 8005b7e:	1c11      	adds	r1, r2, #0
 8005b80:	1c02      	adds	r2, r0, #0
 8005b82:	430a      	orrs	r2, r1
 8005b84:	701a      	strb	r2, [r3, #0]
	writeChar(&ptr, header.byte); /* write header */
 8005b86:	193b      	adds	r3, r7, r4
 8005b88:	781a      	ldrb	r2, [r3, #0]
 8005b8a:	2314      	movs	r3, #20
 8005b8c:	18fb      	adds	r3, r7, r3
 8005b8e:	0011      	movs	r1, r2
 8005b90:	0018      	movs	r0, r3
 8005b92:	f000 f887 	bl	8005ca4 <writeChar>

	ptr += MQTTPacket_encode(ptr, 0); /* write remaining length */
 8005b96:	697b      	ldr	r3, [r7, #20]
 8005b98:	2100      	movs	r1, #0
 8005b9a:	0018      	movs	r0, r3
 8005b9c:	f000 f81e 	bl	8005bdc <MQTTPacket_encode>
 8005ba0:	0002      	movs	r2, r0
 8005ba2:	697b      	ldr	r3, [r7, #20]
 8005ba4:	189b      	adds	r3, r3, r2
 8005ba6:	617b      	str	r3, [r7, #20]
	rc = ptr - buf;
 8005ba8:	697a      	ldr	r2, [r7, #20]
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	1ad3      	subs	r3, r2, r3
 8005bae:	61fb      	str	r3, [r7, #28]
exit:
	FUNC_EXIT_RC(rc);
	return rc;
 8005bb0:	69fb      	ldr	r3, [r7, #28]
}
 8005bb2:	0018      	movs	r0, r3
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	b009      	add	sp, #36	; 0x24
 8005bb8:	bd90      	pop	{r4, r7, pc}

08005bba <MQTTSerialize_pingreq>:
  * @param buf the buffer into which the packet will be serialized
  * @param buflen the length in bytes of the supplied buffer, to avoid overruns
  * @return serialized length, or error if 0
  */
int MQTTSerialize_pingreq(unsigned char* buf, int buflen)
{
 8005bba:	b580      	push	{r7, lr}
 8005bbc:	b082      	sub	sp, #8
 8005bbe:	af00      	add	r7, sp, #0
 8005bc0:	6078      	str	r0, [r7, #4]
 8005bc2:	6039      	str	r1, [r7, #0]
	return MQTTSerialize_zero(buf, buflen, PINGREQ);
 8005bc4:	6839      	ldr	r1, [r7, #0]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	220c      	movs	r2, #12
 8005bca:	0018      	movs	r0, r3
 8005bcc:	f7ff ffb4 	bl	8005b38 <MQTTSerialize_zero>
 8005bd0:	0003      	movs	r3, r0
}
 8005bd2:	0018      	movs	r0, r3
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	b002      	add	sp, #8
 8005bd8:	bd80      	pop	{r7, pc}
	...

08005bdc <MQTTPacket_encode>:
 * @param buf the buffer into which the encoded data is written
 * @param length the length to be encoded
 * @return the number of bytes written to buffer
 */
int MQTTPacket_encode(unsigned char* buf, int length)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b084      	sub	sp, #16
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
 8005be4:	6039      	str	r1, [r7, #0]
	int rc = 0;
 8005be6:	2300      	movs	r3, #0
 8005be8:	60fb      	str	r3, [r7, #12]

	FUNC_ENTRY;
	do
	{
		char d = length % 128;//nghi van 256
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	4a17      	ldr	r2, [pc, #92]	; (8005c4c <MQTTPacket_encode+0x70>)
 8005bee:	4013      	ands	r3, r2
 8005bf0:	d504      	bpl.n	8005bfc <MQTTPacket_encode+0x20>
 8005bf2:	3b01      	subs	r3, #1
 8005bf4:	2280      	movs	r2, #128	; 0x80
 8005bf6:	4252      	negs	r2, r2
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	3301      	adds	r3, #1
 8005bfc:	001a      	movs	r2, r3
 8005bfe:	230b      	movs	r3, #11
 8005c00:	18fb      	adds	r3, r7, r3
 8005c02:	701a      	strb	r2, [r3, #0]
		length /= 128;
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	da00      	bge.n	8005c0c <MQTTPacket_encode+0x30>
 8005c0a:	337f      	adds	r3, #127	; 0x7f
 8005c0c:	11db      	asrs	r3, r3, #7
 8005c0e:	603b      	str	r3, [r7, #0]
		/* if there are more digits to encode, set the top bit of this digit */
		if (length > 0)
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	dd07      	ble.n	8005c26 <MQTTPacket_encode+0x4a>
			d |= 0x80;
 8005c16:	220b      	movs	r2, #11
 8005c18:	18bb      	adds	r3, r7, r2
 8005c1a:	18ba      	adds	r2, r7, r2
 8005c1c:	7812      	ldrb	r2, [r2, #0]
 8005c1e:	2180      	movs	r1, #128	; 0x80
 8005c20:	4249      	negs	r1, r1
 8005c22:	430a      	orrs	r2, r1
 8005c24:	701a      	strb	r2, [r3, #0]
		buf[rc++] = d;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	1c5a      	adds	r2, r3, #1
 8005c2a:	60fa      	str	r2, [r7, #12]
 8005c2c:	001a      	movs	r2, r3
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	189b      	adds	r3, r3, r2
 8005c32:	220b      	movs	r2, #11
 8005c34:	18ba      	adds	r2, r7, r2
 8005c36:	7812      	ldrb	r2, [r2, #0]
 8005c38:	701a      	strb	r2, [r3, #0]
//        *(buf+rc) = d;
//        rc++;
	} while (length > 0);
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	dcd4      	bgt.n	8005bea <MQTTPacket_encode+0xe>
	FUNC_EXIT_RC(rc);
	return rc;
 8005c40:	68fb      	ldr	r3, [r7, #12]
}
 8005c42:	0018      	movs	r0, r3
 8005c44:	46bd      	mov	sp, r7
 8005c46:	b004      	add	sp, #16
 8005c48:	bd80      	pop	{r7, pc}
 8005c4a:	46c0      	nop			; (mov r8, r8)
 8005c4c:	8000007f 	.word	0x8000007f

08005c50 <MQTTPacket_len>:
	return len;
}


int MQTTPacket_len(int rem_len)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b082      	sub	sp, #8
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
	rem_len += 1; /* header byte */
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	3301      	adds	r3, #1
 8005c5c:	607b      	str	r3, [r7, #4]

	/* now remaining_length field */
	if (rem_len < 128)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2b7f      	cmp	r3, #127	; 0x7f
 8005c62:	dc03      	bgt.n	8005c6c <MQTTPacket_len+0x1c>
		rem_len += 1;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	3301      	adds	r3, #1
 8005c68:	607b      	str	r3, [r7, #4]
 8005c6a:	e013      	b.n	8005c94 <MQTTPacket_len+0x44>
	else if (rem_len < 16384)
 8005c6c:	687a      	ldr	r2, [r7, #4]
 8005c6e:	2380      	movs	r3, #128	; 0x80
 8005c70:	01db      	lsls	r3, r3, #7
 8005c72:	429a      	cmp	r2, r3
 8005c74:	da03      	bge.n	8005c7e <MQTTPacket_len+0x2e>
		rem_len += 2;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	3302      	adds	r3, #2
 8005c7a:	607b      	str	r3, [r7, #4]
 8005c7c:	e00a      	b.n	8005c94 <MQTTPacket_len+0x44>
	else if (rem_len < 2097151)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	4a07      	ldr	r2, [pc, #28]	; (8005ca0 <MQTTPacket_len+0x50>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	dc03      	bgt.n	8005c8e <MQTTPacket_len+0x3e>
		rem_len += 3;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	3303      	adds	r3, #3
 8005c8a:	607b      	str	r3, [r7, #4]
 8005c8c:	e002      	b.n	8005c94 <MQTTPacket_len+0x44>
	else
		rem_len += 4;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	3304      	adds	r3, #4
 8005c92:	607b      	str	r3, [r7, #4]
	return rem_len;
 8005c94:	687b      	ldr	r3, [r7, #4]
}
 8005c96:	0018      	movs	r0, r3
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	b002      	add	sp, #8
 8005c9c:	bd80      	pop	{r7, pc}
 8005c9e:	46c0      	nop			; (mov r8, r8)
 8005ca0:	001ffffe 	.word	0x001ffffe

08005ca4 <writeChar>:
 * Writes one character to an output buffer.
 * @param pptr pointer to the output buffer - incremented by the number of bytes used & returned
 * @param c the character to write
 */
void writeChar(unsigned char** pptr, char c)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b082      	sub	sp, #8
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
 8005cac:	000a      	movs	r2, r1
 8005cae:	1cfb      	adds	r3, r7, #3
 8005cb0:	701a      	strb	r2, [r3, #0]
	**pptr = c;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	1cfa      	adds	r2, r7, #3
 8005cb8:	7812      	ldrb	r2, [r2, #0]
 8005cba:	701a      	strb	r2, [r3, #0]
	(*pptr)++;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	1c5a      	adds	r2, r3, #1
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	601a      	str	r2, [r3, #0]
}
 8005cc6:	46c0      	nop			; (mov r8, r8)
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	b002      	add	sp, #8
 8005ccc:	bd80      	pop	{r7, pc}
	...

08005cd0 <writeInt>:
 * Writes an integer as 2 bytes to an output buffer.
 * @param pptr pointer to the output buffer - incremented by the number of bytes used & returned
 * @param anInt the integer to write
 */
void writeInt(unsigned char** pptr, int anInt)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b082      	sub	sp, #8
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
 8005cd8:	6039      	str	r1, [r7, #0]
	**pptr = (unsigned char)(anInt / 256);
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	da00      	bge.n	8005ce2 <writeInt+0x12>
 8005ce0:	33ff      	adds	r3, #255	; 0xff
 8005ce2:	121b      	asrs	r3, r3, #8
 8005ce4:	001a      	movs	r2, r3
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	b2d2      	uxtb	r2, r2
 8005cec:	701a      	strb	r2, [r3, #0]
	(*pptr)++;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	1c5a      	adds	r2, r3, #1
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	601a      	str	r2, [r3, #0]
	**pptr = (unsigned char)(anInt % 256);
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	4a0a      	ldr	r2, [pc, #40]	; (8005d24 <writeInt+0x54>)
 8005cfc:	4013      	ands	r3, r2
 8005cfe:	d503      	bpl.n	8005d08 <writeInt+0x38>
 8005d00:	3b01      	subs	r3, #1
 8005d02:	4a09      	ldr	r2, [pc, #36]	; (8005d28 <writeInt+0x58>)
 8005d04:	4313      	orrs	r3, r2
 8005d06:	3301      	adds	r3, #1
 8005d08:	001a      	movs	r2, r3
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	b2d2      	uxtb	r2, r2
 8005d10:	701a      	strb	r2, [r3, #0]
	(*pptr)++;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	1c5a      	adds	r2, r3, #1
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	601a      	str	r2, [r3, #0]
}
 8005d1c:	46c0      	nop			; (mov r8, r8)
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	b002      	add	sp, #8
 8005d22:	bd80      	pop	{r7, pc}
 8005d24:	800000ff 	.word	0x800000ff
 8005d28:	ffffff00 	.word	0xffffff00

08005d2c <writeCString>:
 * Writes a "UTF" string to an output buffer.  Converts C string to length-delimited.
 * @param pptr pointer to the output buffer - incremented by the number of bytes used & returned
 * @param string the C string to write
 */
void writeCString(unsigned char** pptr, const char* string)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b084      	sub	sp, #16
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
 8005d34:	6039      	str	r1, [r7, #0]
	int len = strlen(string);
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	0018      	movs	r0, r3
 8005d3a:	f7fa f9e5 	bl	8000108 <strlen>
 8005d3e:	0003      	movs	r3, r0
 8005d40:	60fb      	str	r3, [r7, #12]
	writeInt(pptr, len);
 8005d42:	68fa      	ldr	r2, [r7, #12]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	0011      	movs	r1, r2
 8005d48:	0018      	movs	r0, r3
 8005d4a:	f7ff ffc1 	bl	8005cd0 <writeInt>
	memcpy(*pptr, string, len);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	68fa      	ldr	r2, [r7, #12]
 8005d54:	6839      	ldr	r1, [r7, #0]
 8005d56:	0018      	movs	r0, r3
 8005d58:	f002 fbfe 	bl	8008558 <memcpy>
	*pptr += len;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681a      	ldr	r2, [r3, #0]
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	18d2      	adds	r2, r2, r3
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	601a      	str	r2, [r3, #0]
}
 8005d68:	46c0      	nop			; (mov r8, r8)
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	b004      	add	sp, #16
 8005d6e:	bd80      	pop	{r7, pc}

08005d70 <writeMQTTString>:
	return len;
}


void writeMQTTString(unsigned char** pptr, MQTTString mqttstring)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b084      	sub	sp, #16
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	60f8      	str	r0, [r7, #12]
 8005d78:	0038      	movs	r0, r7
 8005d7a:	6001      	str	r1, [r0, #0]
 8005d7c:	6042      	str	r2, [r0, #4]
 8005d7e:	6083      	str	r3, [r0, #8]
	if (mqttstring.lenstring.len > 0)
 8005d80:	003b      	movs	r3, r7
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	dd17      	ble.n	8005db8 <writeMQTTString+0x48>
	{
		writeInt(pptr, mqttstring.lenstring.len);
 8005d88:	003b      	movs	r3, r7
 8005d8a:	685a      	ldr	r2, [r3, #4]
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	0011      	movs	r1, r2
 8005d90:	0018      	movs	r0, r3
 8005d92:	f7ff ff9d 	bl	8005cd0 <writeInt>
		memcpy(*pptr, mqttstring.lenstring.data, mqttstring.lenstring.len);
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	6818      	ldr	r0, [r3, #0]
 8005d9a:	003b      	movs	r3, r7
 8005d9c:	6899      	ldr	r1, [r3, #8]
 8005d9e:	003b      	movs	r3, r7
 8005da0:	685b      	ldr	r3, [r3, #4]
 8005da2:	001a      	movs	r2, r3
 8005da4:	f002 fbd8 	bl	8008558 <memcpy>
		*pptr += mqttstring.lenstring.len;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	003b      	movs	r3, r7
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	18d2      	adds	r2, r2, r3
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	601a      	str	r2, [r3, #0]
	else if (mqttstring.cstring)
        //chay vao day
		writeCString(pptr, mqttstring.cstring);
	else
		writeInt(pptr, 0);
}
 8005db6:	e010      	b.n	8005dda <writeMQTTString+0x6a>
	else if (mqttstring.cstring)
 8005db8:	003b      	movs	r3, r7
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d007      	beq.n	8005dd0 <writeMQTTString+0x60>
		writeCString(pptr, mqttstring.cstring);
 8005dc0:	003b      	movs	r3, r7
 8005dc2:	681a      	ldr	r2, [r3, #0]
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	0011      	movs	r1, r2
 8005dc8:	0018      	movs	r0, r3
 8005dca:	f7ff ffaf 	bl	8005d2c <writeCString>
}
 8005dce:	e004      	b.n	8005dda <writeMQTTString+0x6a>
		writeInt(pptr, 0);
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	2100      	movs	r1, #0
 8005dd4:	0018      	movs	r0, r3
 8005dd6:	f7ff ff7b 	bl	8005cd0 <writeInt>
}
 8005dda:	46c0      	nop			; (mov r8, r8)
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	b004      	add	sp, #16
 8005de0:	bd80      	pop	{r7, pc}

08005de2 <MQTTstrlen>:
 * Return the length of the MQTTstring - C string if there is one, otherwise the length delimited string
 * @param mqttstring the string to return the length of
 * @return the length of the string
 */
int MQTTstrlen(MQTTString mqttstring)
{
 8005de2:	b580      	push	{r7, lr}
 8005de4:	b086      	sub	sp, #24
 8005de6:	af00      	add	r7, sp, #0
 8005de8:	1d3b      	adds	r3, r7, #4
 8005dea:	6018      	str	r0, [r3, #0]
 8005dec:	6059      	str	r1, [r3, #4]
 8005dee:	609a      	str	r2, [r3, #8]
	int rc = 0;
 8005df0:	2300      	movs	r3, #0
 8005df2:	617b      	str	r3, [r7, #20]

	if (mqttstring.cstring)
 8005df4:	1d3b      	adds	r3, r7, #4
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d007      	beq.n	8005e0c <MQTTstrlen+0x2a>
		rc = strlen(mqttstring.cstring);
 8005dfc:	1d3b      	adds	r3, r7, #4
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	0018      	movs	r0, r3
 8005e02:	f7fa f981 	bl	8000108 <strlen>
 8005e06:	0003      	movs	r3, r0
 8005e08:	617b      	str	r3, [r7, #20]
 8005e0a:	e002      	b.n	8005e12 <MQTTstrlen+0x30>
	else
		rc = mqttstring.lenstring.len;
 8005e0c:	1d3b      	adds	r3, r7, #4
 8005e0e:	685b      	ldr	r3, [r3, #4]
 8005e10:	617b      	str	r3, [r7, #20]
	return rc;
 8005e12:	697b      	ldr	r3, [r7, #20]
}
 8005e14:	0018      	movs	r0, r3
 8005e16:	46bd      	mov	sp, r7
 8005e18:	b006      	add	sp, #24
 8005e1a:	bd80      	pop	{r7, pc}

08005e1c <MQTTSerialize_publishLength>:
  * @param topicName the topic name to be used in the publish  
  * @param payloadlen the length of the payload to be sent
  * @return the length of buffer needed to contain the serialized version of the packet
  */
int MQTTSerialize_publishLength(int qos, MQTTString topicName, int payloadlen)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b086      	sub	sp, #24
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	60f8      	str	r0, [r7, #12]
 8005e24:	0038      	movs	r0, r7
 8005e26:	6001      	str	r1, [r0, #0]
 8005e28:	6042      	str	r2, [r0, #4]
 8005e2a:	6083      	str	r3, [r0, #8]
	int len = 0;
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	617b      	str	r3, [r7, #20]

	len += 2 + MQTTstrlen(topicName) + payloadlen;
 8005e30:	003b      	movs	r3, r7
 8005e32:	6818      	ldr	r0, [r3, #0]
 8005e34:	6859      	ldr	r1, [r3, #4]
 8005e36:	689a      	ldr	r2, [r3, #8]
 8005e38:	f7ff ffd3 	bl	8005de2 <MQTTstrlen>
 8005e3c:	0003      	movs	r3, r0
 8005e3e:	1c9a      	adds	r2, r3, #2
 8005e40:	6a3b      	ldr	r3, [r7, #32]
 8005e42:	18d3      	adds	r3, r2, r3
 8005e44:	697a      	ldr	r2, [r7, #20]
 8005e46:	18d3      	adds	r3, r2, r3
 8005e48:	617b      	str	r3, [r7, #20]
	if (qos > 0)
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	dd02      	ble.n	8005e56 <MQTTSerialize_publishLength+0x3a>
		len += 2; /* packetid */
 8005e50:	697b      	ldr	r3, [r7, #20]
 8005e52:	3302      	adds	r3, #2
 8005e54:	617b      	str	r3, [r7, #20]
	return len;
 8005e56:	697b      	ldr	r3, [r7, #20]
}
 8005e58:	0018      	movs	r0, r3
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	b006      	add	sp, #24
 8005e5e:	bd80      	pop	{r7, pc}

08005e60 <MQTTSerialize_publish>:
  * @param payloadlen integer - the length of the MQTT payload
  * @return the length of the serialized data.  <= 0 indicates error
  */
int MQTTSerialize_publish(unsigned char* buf, int buflen, unsigned char dup, int qos, unsigned char retained, unsigned short packetid,
		MQTTString topicName, unsigned char* payload, int payloadlen)
{
 8005e60:	b590      	push	{r4, r7, lr}
 8005e62:	46c6      	mov	lr, r8
 8005e64:	b500      	push	{lr}
 8005e66:	b08a      	sub	sp, #40	; 0x28
 8005e68:	af02      	add	r7, sp, #8
 8005e6a:	60f8      	str	r0, [r7, #12]
 8005e6c:	60b9      	str	r1, [r7, #8]
 8005e6e:	603b      	str	r3, [r7, #0]
 8005e70:	1dfb      	adds	r3, r7, #7
 8005e72:	701a      	strb	r2, [r3, #0]
	unsigned char *ptr = buf;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	617b      	str	r3, [r7, #20]
	MQTTHeader header = {0};
 8005e78:	2300      	movs	r3, #0
 8005e7a:	613b      	str	r3, [r7, #16]
	int rem_len = 0;
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	61bb      	str	r3, [r7, #24]
	int rc = 0;
 8005e80:	2300      	movs	r3, #0
 8005e82:	61fb      	str	r3, [r7, #28]

	FUNC_ENTRY;
	if (MQTTPacket_len(rem_len = MQTTSerialize_publishLength(qos, topicName, payloadlen)) > buflen)
 8005e84:	2308      	movs	r3, #8
 8005e86:	2228      	movs	r2, #40	; 0x28
 8005e88:	4694      	mov	ip, r2
 8005e8a:	2208      	movs	r2, #8
 8005e8c:	4690      	mov	r8, r2
 8005e8e:	44b8      	add	r8, r7
 8005e90:	44c4      	add	ip, r8
 8005e92:	4463      	add	r3, ip
 8005e94:	6838      	ldr	r0, [r7, #0]
 8005e96:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005e98:	9200      	str	r2, [sp, #0]
 8005e9a:	6819      	ldr	r1, [r3, #0]
 8005e9c:	685a      	ldr	r2, [r3, #4]
 8005e9e:	689b      	ldr	r3, [r3, #8]
 8005ea0:	f7ff ffbc 	bl	8005e1c <MQTTSerialize_publishLength>
 8005ea4:	0003      	movs	r3, r0
 8005ea6:	61bb      	str	r3, [r7, #24]
 8005ea8:	69bb      	ldr	r3, [r7, #24]
 8005eaa:	0018      	movs	r0, r3
 8005eac:	f7ff fed0 	bl	8005c50 <MQTTPacket_len>
 8005eb0:	0002      	movs	r2, r0
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	da03      	bge.n	8005ec0 <MQTTSerialize_publish+0x60>
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
 8005eb8:	2302      	movs	r3, #2
 8005eba:	425b      	negs	r3, r3
 8005ebc:	61fb      	str	r3, [r7, #28]
		goto exit;
 8005ebe:	e078      	b.n	8005fb2 <MQTTSerialize_publish+0x152>
	}

	header.bits.type = PUBLISH;
 8005ec0:	2410      	movs	r4, #16
 8005ec2:	193b      	adds	r3, r7, r4
 8005ec4:	781a      	ldrb	r2, [r3, #0]
 8005ec6:	210f      	movs	r1, #15
 8005ec8:	400a      	ands	r2, r1
 8005eca:	1c11      	adds	r1, r2, #0
 8005ecc:	2230      	movs	r2, #48	; 0x30
 8005ece:	430a      	orrs	r2, r1
 8005ed0:	701a      	strb	r2, [r3, #0]
	header.bits.dup = dup;
 8005ed2:	1dfb      	adds	r3, r7, #7
 8005ed4:	781b      	ldrb	r3, [r3, #0]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	4013      	ands	r3, r2
 8005eda:	b2da      	uxtb	r2, r3
 8005edc:	193b      	adds	r3, r7, r4
 8005ede:	2101      	movs	r1, #1
 8005ee0:	400a      	ands	r2, r1
 8005ee2:	00d0      	lsls	r0, r2, #3
 8005ee4:	781a      	ldrb	r2, [r3, #0]
 8005ee6:	2108      	movs	r1, #8
 8005ee8:	438a      	bics	r2, r1
 8005eea:	1c11      	adds	r1, r2, #0
 8005eec:	1c02      	adds	r2, r0, #0
 8005eee:	430a      	orrs	r2, r1
 8005ef0:	701a      	strb	r2, [r3, #0]
	header.bits.qos = qos;
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	1c1a      	adds	r2, r3, #0
 8005ef6:	2303      	movs	r3, #3
 8005ef8:	4013      	ands	r3, r2
 8005efa:	b2da      	uxtb	r2, r3
 8005efc:	193b      	adds	r3, r7, r4
 8005efe:	2103      	movs	r1, #3
 8005f00:	400a      	ands	r2, r1
 8005f02:	1890      	adds	r0, r2, r2
 8005f04:	781a      	ldrb	r2, [r3, #0]
 8005f06:	2106      	movs	r1, #6
 8005f08:	438a      	bics	r2, r1
 8005f0a:	1c11      	adds	r1, r2, #0
 8005f0c:	1c02      	adds	r2, r0, #0
 8005f0e:	430a      	orrs	r2, r1
 8005f10:	701a      	strb	r2, [r3, #0]
	header.bits.retain = retained;
 8005f12:	2328      	movs	r3, #40	; 0x28
 8005f14:	2208      	movs	r2, #8
 8005f16:	4694      	mov	ip, r2
 8005f18:	44bc      	add	ip, r7
 8005f1a:	4463      	add	r3, ip
 8005f1c:	781b      	ldrb	r3, [r3, #0]
 8005f1e:	2201      	movs	r2, #1
 8005f20:	4013      	ands	r3, r2
 8005f22:	b2da      	uxtb	r2, r3
 8005f24:	193b      	adds	r3, r7, r4
 8005f26:	2101      	movs	r1, #1
 8005f28:	400a      	ands	r2, r1
 8005f2a:	0010      	movs	r0, r2
 8005f2c:	781a      	ldrb	r2, [r3, #0]
 8005f2e:	2101      	movs	r1, #1
 8005f30:	438a      	bics	r2, r1
 8005f32:	1c11      	adds	r1, r2, #0
 8005f34:	1c02      	adds	r2, r0, #0
 8005f36:	430a      	orrs	r2, r1
 8005f38:	701a      	strb	r2, [r3, #0]
	writeChar(&ptr, header.byte); /* write header */
 8005f3a:	193b      	adds	r3, r7, r4
 8005f3c:	781a      	ldrb	r2, [r3, #0]
 8005f3e:	2414      	movs	r4, #20
 8005f40:	193b      	adds	r3, r7, r4
 8005f42:	0011      	movs	r1, r2
 8005f44:	0018      	movs	r0, r3
 8005f46:	f7ff fead 	bl	8005ca4 <writeChar>

	ptr += MQTTPacket_encode(ptr, rem_len); /* write remaining length */;
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	69ba      	ldr	r2, [r7, #24]
 8005f4e:	0011      	movs	r1, r2
 8005f50:	0018      	movs	r0, r3
 8005f52:	f7ff fe43 	bl	8005bdc <MQTTPacket_encode>
 8005f56:	0002      	movs	r2, r0
 8005f58:	697b      	ldr	r3, [r7, #20]
 8005f5a:	189b      	adds	r3, r3, r2
 8005f5c:	617b      	str	r3, [r7, #20]

	writeMQTTString(&ptr, topicName);
 8005f5e:	2308      	movs	r3, #8
 8005f60:	2228      	movs	r2, #40	; 0x28
 8005f62:	4694      	mov	ip, r2
 8005f64:	2208      	movs	r2, #8
 8005f66:	4690      	mov	r8, r2
 8005f68:	44b8      	add	r8, r7
 8005f6a:	44c4      	add	ip, r8
 8005f6c:	4463      	add	r3, ip
 8005f6e:	1938      	adds	r0, r7, r4
 8005f70:	6819      	ldr	r1, [r3, #0]
 8005f72:	685a      	ldr	r2, [r3, #4]
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	f7ff fefb 	bl	8005d70 <writeMQTTString>

	if (qos > 0)
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	dd0a      	ble.n	8005f96 <MQTTSerialize_publish+0x136>
		writeInt(&ptr, packetid);
 8005f80:	232c      	movs	r3, #44	; 0x2c
 8005f82:	2208      	movs	r2, #8
 8005f84:	4694      	mov	ip, r2
 8005f86:	44bc      	add	ip, r7
 8005f88:	4463      	add	r3, ip
 8005f8a:	881a      	ldrh	r2, [r3, #0]
 8005f8c:	193b      	adds	r3, r7, r4
 8005f8e:	0011      	movs	r1, r2
 8005f90:	0018      	movs	r0, r3
 8005f92:	f7ff fe9d 	bl	8005cd0 <writeInt>

	memcpy(ptr, payload, payloadlen);
 8005f96:	697b      	ldr	r3, [r7, #20]
 8005f98:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005f9a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005f9c:	0018      	movs	r0, r3
 8005f9e:	f002 fadb 	bl	8008558 <memcpy>
	ptr += payloadlen;
 8005fa2:	697a      	ldr	r2, [r7, #20]
 8005fa4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005fa6:	18d3      	adds	r3, r2, r3
 8005fa8:	617b      	str	r3, [r7, #20]

	rc = ptr - buf;
 8005faa:	697a      	ldr	r2, [r7, #20]
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	1ad3      	subs	r3, r2, r3
 8005fb0:	61fb      	str	r3, [r7, #28]

exit:
	FUNC_EXIT_RC(rc);
	return rc;
 8005fb2:	69fb      	ldr	r3, [r7, #28]
}
 8005fb4:	0018      	movs	r0, r3
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	b008      	add	sp, #32
 8005fba:	bc80      	pop	{r7}
 8005fbc:	46b8      	mov	r8, r7
 8005fbe:	bd90      	pop	{r4, r7, pc}

08005fc0 <MQTTSerialize_subscribeLength>:
  * @param count the number of topic filter strings in topicFilters
  * @param topicFilters the array of topic filter strings to be used in the publish
  * @return the length of buffer needed to contain the serialized version of the packet
  */
int MQTTSerialize_subscribeLength(int count, MQTTString topicFilters[])
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b084      	sub	sp, #16
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
 8005fc8:	6039      	str	r1, [r7, #0]
	int i;
	int len = 2; /* packetid */
 8005fca:	2302      	movs	r3, #2
 8005fcc:	60bb      	str	r3, [r7, #8]

	for (i = 0; i < count; ++i)
 8005fce:	2300      	movs	r3, #0
 8005fd0:	60fb      	str	r3, [r7, #12]
 8005fd2:	e014      	b.n	8005ffe <MQTTSerialize_subscribeLength+0x3e>
		len += 2 + MQTTstrlen(topicFilters[i]) + 1; /* length + topic + req_qos */
 8005fd4:	68fa      	ldr	r2, [r7, #12]
 8005fd6:	0013      	movs	r3, r2
 8005fd8:	005b      	lsls	r3, r3, #1
 8005fda:	189b      	adds	r3, r3, r2
 8005fdc:	009b      	lsls	r3, r3, #2
 8005fde:	001a      	movs	r2, r3
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	189b      	adds	r3, r3, r2
 8005fe4:	6818      	ldr	r0, [r3, #0]
 8005fe6:	6859      	ldr	r1, [r3, #4]
 8005fe8:	689a      	ldr	r2, [r3, #8]
 8005fea:	f7ff fefa 	bl	8005de2 <MQTTstrlen>
 8005fee:	0003      	movs	r3, r0
 8005ff0:	3303      	adds	r3, #3
 8005ff2:	68ba      	ldr	r2, [r7, #8]
 8005ff4:	18d3      	adds	r3, r2, r3
 8005ff6:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < count; ++i)
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	3301      	adds	r3, #1
 8005ffc:	60fb      	str	r3, [r7, #12]
 8005ffe:	68fa      	ldr	r2, [r7, #12]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	429a      	cmp	r2, r3
 8006004:	dbe6      	blt.n	8005fd4 <MQTTSerialize_subscribeLength+0x14>
	return len;
 8006006:	68bb      	ldr	r3, [r7, #8]
}
 8006008:	0018      	movs	r0, r3
 800600a:	46bd      	mov	sp, r7
 800600c:	b004      	add	sp, #16
 800600e:	bd80      	pop	{r7, pc}

08006010 <MQTTSerialize_subscribe>:
  * @param requestedQoSs - array of requested QoS
  * @return the length of the serialized data.  <= 0 indicates error
  */
int MQTTSerialize_subscribe(unsigned char* buf, int buflen, unsigned char dup, unsigned short packetid, int count,
		MQTTString topicFilters[], int requestedQoSs[])
{
 8006010:	b590      	push	{r4, r7, lr}
 8006012:	b08b      	sub	sp, #44	; 0x2c
 8006014:	af00      	add	r7, sp, #0
 8006016:	60f8      	str	r0, [r7, #12]
 8006018:	60b9      	str	r1, [r7, #8]
 800601a:	0019      	movs	r1, r3
 800601c:	1dfb      	adds	r3, r7, #7
 800601e:	701a      	strb	r2, [r3, #0]
 8006020:	1d3b      	adds	r3, r7, #4
 8006022:	1c0a      	adds	r2, r1, #0
 8006024:	801a      	strh	r2, [r3, #0]
	unsigned char *ptr = buf;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	61bb      	str	r3, [r7, #24]
	MQTTHeader header = {0};
 800602a:	2300      	movs	r3, #0
 800602c:	617b      	str	r3, [r7, #20]
	int rem_len = 0;
 800602e:	2300      	movs	r3, #0
 8006030:	61fb      	str	r3, [r7, #28]
	int rc = 0;
 8006032:	2300      	movs	r3, #0
 8006034:	627b      	str	r3, [r7, #36]	; 0x24
	int i = 0;
 8006036:	2300      	movs	r3, #0
 8006038:	623b      	str	r3, [r7, #32]

	FUNC_ENTRY;
	if (MQTTPacket_len(rem_len = MQTTSerialize_subscribeLength(count, topicFilters)) > buflen)
 800603a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800603c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800603e:	0011      	movs	r1, r2
 8006040:	0018      	movs	r0, r3
 8006042:	f7ff ffbd 	bl	8005fc0 <MQTTSerialize_subscribeLength>
 8006046:	0003      	movs	r3, r0
 8006048:	61fb      	str	r3, [r7, #28]
 800604a:	69fb      	ldr	r3, [r7, #28]
 800604c:	0018      	movs	r0, r3
 800604e:	f7ff fdff 	bl	8005c50 <MQTTPacket_len>
 8006052:	0002      	movs	r2, r0
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	4293      	cmp	r3, r2
 8006058:	da03      	bge.n	8006062 <MQTTSerialize_subscribe+0x52>
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
 800605a:	2302      	movs	r3, #2
 800605c:	425b      	negs	r3, r3
 800605e:	627b      	str	r3, [r7, #36]	; 0x24
		goto exit;
 8006060:	e066      	b.n	8006130 <MQTTSerialize_subscribe+0x120>
	}

	header.byte = 0;
 8006062:	2014      	movs	r0, #20
 8006064:	183b      	adds	r3, r7, r0
 8006066:	2200      	movs	r2, #0
 8006068:	701a      	strb	r2, [r3, #0]
	header.bits.type = SUBSCRIBE;
 800606a:	183b      	adds	r3, r7, r0
 800606c:	781a      	ldrb	r2, [r3, #0]
 800606e:	210f      	movs	r1, #15
 8006070:	400a      	ands	r2, r1
 8006072:	1c11      	adds	r1, r2, #0
 8006074:	2280      	movs	r2, #128	; 0x80
 8006076:	4252      	negs	r2, r2
 8006078:	430a      	orrs	r2, r1
 800607a:	701a      	strb	r2, [r3, #0]
	header.bits.dup = dup;
 800607c:	1dfb      	adds	r3, r7, #7
 800607e:	781b      	ldrb	r3, [r3, #0]
 8006080:	2201      	movs	r2, #1
 8006082:	4013      	ands	r3, r2
 8006084:	b2da      	uxtb	r2, r3
 8006086:	0004      	movs	r4, r0
 8006088:	183b      	adds	r3, r7, r0
 800608a:	2101      	movs	r1, #1
 800608c:	400a      	ands	r2, r1
 800608e:	00d0      	lsls	r0, r2, #3
 8006090:	781a      	ldrb	r2, [r3, #0]
 8006092:	2108      	movs	r1, #8
 8006094:	438a      	bics	r2, r1
 8006096:	1c11      	adds	r1, r2, #0
 8006098:	1c02      	adds	r2, r0, #0
 800609a:	430a      	orrs	r2, r1
 800609c:	701a      	strb	r2, [r3, #0]
	header.bits.qos = 1;
 800609e:	193b      	adds	r3, r7, r4
 80060a0:	781a      	ldrb	r2, [r3, #0]
 80060a2:	2106      	movs	r1, #6
 80060a4:	438a      	bics	r2, r1
 80060a6:	1c11      	adds	r1, r2, #0
 80060a8:	2202      	movs	r2, #2
 80060aa:	430a      	orrs	r2, r1
 80060ac:	701a      	strb	r2, [r3, #0]
	writeChar(&ptr, header.byte); /* write header */
 80060ae:	193b      	adds	r3, r7, r4
 80060b0:	781a      	ldrb	r2, [r3, #0]
 80060b2:	2418      	movs	r4, #24
 80060b4:	193b      	adds	r3, r7, r4
 80060b6:	0011      	movs	r1, r2
 80060b8:	0018      	movs	r0, r3
 80060ba:	f7ff fdf3 	bl	8005ca4 <writeChar>

	ptr += MQTTPacket_encode(ptr, rem_len); /* write remaining length */;
 80060be:	69bb      	ldr	r3, [r7, #24]
 80060c0:	69fa      	ldr	r2, [r7, #28]
 80060c2:	0011      	movs	r1, r2
 80060c4:	0018      	movs	r0, r3
 80060c6:	f7ff fd89 	bl	8005bdc <MQTTPacket_encode>
 80060ca:	0002      	movs	r2, r0
 80060cc:	69bb      	ldr	r3, [r7, #24]
 80060ce:	189b      	adds	r3, r3, r2
 80060d0:	61bb      	str	r3, [r7, #24]

	writeInt(&ptr, packetid);
 80060d2:	1d3b      	adds	r3, r7, #4
 80060d4:	881a      	ldrh	r2, [r3, #0]
 80060d6:	193b      	adds	r3, r7, r4
 80060d8:	0011      	movs	r1, r2
 80060da:	0018      	movs	r0, r3
 80060dc:	f7ff fdf8 	bl	8005cd0 <writeInt>

	for (i = 0; i < count; ++i)
 80060e0:	2300      	movs	r3, #0
 80060e2:	623b      	str	r3, [r7, #32]
 80060e4:	e01c      	b.n	8006120 <MQTTSerialize_subscribe+0x110>
	{
		writeMQTTString(&ptr, topicFilters[i]);
 80060e6:	6a3a      	ldr	r2, [r7, #32]
 80060e8:	0013      	movs	r3, r2
 80060ea:	005b      	lsls	r3, r3, #1
 80060ec:	189b      	adds	r3, r3, r2
 80060ee:	009b      	lsls	r3, r3, #2
 80060f0:	001a      	movs	r2, r3
 80060f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060f4:	189b      	adds	r3, r3, r2
 80060f6:	2418      	movs	r4, #24
 80060f8:	1938      	adds	r0, r7, r4
 80060fa:	6819      	ldr	r1, [r3, #0]
 80060fc:	685a      	ldr	r2, [r3, #4]
 80060fe:	689b      	ldr	r3, [r3, #8]
 8006100:	f7ff fe36 	bl	8005d70 <writeMQTTString>
		writeChar(&ptr, requestedQoSs[i]);
 8006104:	6a3b      	ldr	r3, [r7, #32]
 8006106:	009b      	lsls	r3, r3, #2
 8006108:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800610a:	18d3      	adds	r3, r2, r3
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	b2da      	uxtb	r2, r3
 8006110:	193b      	adds	r3, r7, r4
 8006112:	0011      	movs	r1, r2
 8006114:	0018      	movs	r0, r3
 8006116:	f7ff fdc5 	bl	8005ca4 <writeChar>
	for (i = 0; i < count; ++i)
 800611a:	6a3b      	ldr	r3, [r7, #32]
 800611c:	3301      	adds	r3, #1
 800611e:	623b      	str	r3, [r7, #32]
 8006120:	6a3a      	ldr	r2, [r7, #32]
 8006122:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006124:	429a      	cmp	r2, r3
 8006126:	dbde      	blt.n	80060e6 <MQTTSerialize_subscribe+0xd6>
	}

	rc = ptr - buf;
 8006128:	69ba      	ldr	r2, [r7, #24]
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	1ad3      	subs	r3, r2, r3
 800612e:	627b      	str	r3, [r7, #36]	; 0x24
exit:
	FUNC_EXIT_RC(rc);
	return rc;
 8006130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006132:	0018      	movs	r0, r3
 8006134:	46bd      	mov	sp, r7
 8006136:	b00b      	add	sp, #44	; 0x2c
 8006138:	bd90      	pop	{r4, r7, pc}

0800613a <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800613a:	b580      	push	{r7, lr}
 800613c:	b084      	sub	sp, #16
 800613e:	af00      	add	r7, sp, #0
 8006140:	0002      	movs	r2, r0
 8006142:	1dbb      	adds	r3, r7, #6
 8006144:	801a      	strh	r2, [r3, #0]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006146:	2300      	movs	r3, #0
 8006148:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800614a:	1dbb      	adds	r3, r7, #6
 800614c:	2200      	movs	r2, #0
 800614e:	5e9b      	ldrsh	r3, [r3, r2]
 8006150:	2b84      	cmp	r3, #132	; 0x84
 8006152:	d006      	beq.n	8006162 <makeFreeRtosPriority+0x28>
    fpriority += (priority - osPriorityIdle);
 8006154:	1dbb      	adds	r3, r7, #6
 8006156:	2200      	movs	r2, #0
 8006158:	5e9a      	ldrsh	r2, [r3, r2]
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	18d3      	adds	r3, r2, r3
 800615e:	3303      	adds	r3, #3
 8006160:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006162:	68fb      	ldr	r3, [r7, #12]
}
 8006164:	0018      	movs	r0, r3
 8006166:	46bd      	mov	sp, r7
 8006168:	b004      	add	sp, #16
 800616a:	bd80      	pop	{r7, pc}

0800616c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006170:	f000 fdee 	bl	8006d50 <vTaskStartScheduler>
  
  return osOK;
 8006174:	2300      	movs	r3, #0
}
 8006176:	0018      	movs	r0, r3
 8006178:	46bd      	mov	sp, r7
 800617a:	bd80      	pop	{r7, pc}

0800617c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800617c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800617e:	b089      	sub	sp, #36	; 0x24
 8006180:	af04      	add	r7, sp, #16
 8006182:	6078      	str	r0, [r7, #4]
 8006184:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	695b      	ldr	r3, [r3, #20]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d020      	beq.n	80061d0 <osThreadCreate+0x54>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	699b      	ldr	r3, [r3, #24]
 8006192:	2b00      	cmp	r3, #0
 8006194:	d01c      	beq.n	80061d0 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	685c      	ldr	r4, [r3, #4]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681d      	ldr	r5, [r3, #0]
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	691e      	ldr	r6, [r3, #16]
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2208      	movs	r2, #8
 80061a6:	5e9b      	ldrsh	r3, [r3, r2]
 80061a8:	0018      	movs	r0, r3
 80061aa:	f7ff ffc6 	bl	800613a <makeFreeRtosPriority>
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	695a      	ldr	r2, [r3, #20]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	699b      	ldr	r3, [r3, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80061b6:	6839      	ldr	r1, [r7, #0]
 80061b8:	9302      	str	r3, [sp, #8]
 80061ba:	9201      	str	r2, [sp, #4]
 80061bc:	9000      	str	r0, [sp, #0]
 80061be:	000b      	movs	r3, r1
 80061c0:	0032      	movs	r2, r6
 80061c2:	0029      	movs	r1, r5
 80061c4:	0020      	movs	r0, r4
 80061c6:	f000 fc27 	bl	8006a18 <xTaskCreateStatic>
 80061ca:	0003      	movs	r3, r0
 80061cc:	60fb      	str	r3, [r7, #12]
 80061ce:	e01d      	b.n	800620c <osThreadCreate+0x90>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	685c      	ldr	r4, [r3, #4]
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80061dc:	b29e      	uxth	r6, r3
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2208      	movs	r2, #8
 80061e2:	5e9b      	ldrsh	r3, [r3, r2]
 80061e4:	0018      	movs	r0, r3
 80061e6:	f7ff ffa8 	bl	800613a <makeFreeRtosPriority>
 80061ea:	0001      	movs	r1, r0
 80061ec:	683a      	ldr	r2, [r7, #0]
 80061ee:	230c      	movs	r3, #12
 80061f0:	18fb      	adds	r3, r7, r3
 80061f2:	9301      	str	r3, [sp, #4]
 80061f4:	9100      	str	r1, [sp, #0]
 80061f6:	0013      	movs	r3, r2
 80061f8:	0032      	movs	r2, r6
 80061fa:	0029      	movs	r1, r5
 80061fc:	0020      	movs	r0, r4
 80061fe:	f000 fc4f 	bl	8006aa0 <xTaskCreate>
 8006202:	0003      	movs	r3, r0
 8006204:	2b01      	cmp	r3, #1
 8006206:	d001      	beq.n	800620c <osThreadCreate+0x90>
              &handle) != pdPASS)  {
      return NULL;
 8006208:	2300      	movs	r3, #0
 800620a:	e000      	b.n	800620e <osThreadCreate+0x92>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800620c:	68fb      	ldr	r3, [r7, #12]
}
 800620e:	0018      	movs	r0, r3
 8006210:	46bd      	mov	sp, r7
 8006212:	b005      	add	sp, #20
 8006214:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006216 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006216:	b580      	push	{r7, lr}
 8006218:	b084      	sub	sp, #16
 800621a:	af00      	add	r7, sp, #0
 800621c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d001      	beq.n	800622c <osDelay+0x16>
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	e000      	b.n	800622e <osDelay+0x18>
 800622c:	2301      	movs	r3, #1
 800622e:	0018      	movs	r0, r3
 8006230:	f000 fd68 	bl	8006d04 <vTaskDelay>
  
  return osOK;
 8006234:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006236:	0018      	movs	r0, r3
 8006238:	46bd      	mov	sp, r7
 800623a:	b004      	add	sp, #16
 800623c:	bd80      	pop	{r7, pc}

0800623e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800623e:	b580      	push	{r7, lr}
 8006240:	b082      	sub	sp, #8
 8006242:	af00      	add	r7, sp, #0
 8006244:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	3308      	adds	r3, #8
 800624a:	001a      	movs	r2, r3
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2201      	movs	r2, #1
 8006254:	4252      	negs	r2, r2
 8006256:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	3308      	adds	r3, #8
 800625c:	001a      	movs	r2, r3
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	3308      	adds	r3, #8
 8006266:	001a      	movs	r2, r3
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2200      	movs	r2, #0
 8006270:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006272:	46c0      	nop			; (mov r8, r8)
 8006274:	46bd      	mov	sp, r7
 8006276:	b002      	add	sp, #8
 8006278:	bd80      	pop	{r7, pc}

0800627a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800627a:	b580      	push	{r7, lr}
 800627c:	b082      	sub	sp, #8
 800627e:	af00      	add	r7, sp, #0
 8006280:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2200      	movs	r2, #0
 8006286:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006288:	46c0      	nop			; (mov r8, r8)
 800628a:	46bd      	mov	sp, r7
 800628c:	b002      	add	sp, #8
 800628e:	bd80      	pop	{r7, pc}

08006290 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b084      	sub	sp, #16
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
 8006298:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	68fa      	ldr	r2, [r7, #12]
 80062a4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	689a      	ldr	r2, [r3, #8]
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	689b      	ldr	r3, [r3, #8]
 80062b2:	683a      	ldr	r2, [r7, #0]
 80062b4:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	683a      	ldr	r2, [r7, #0]
 80062ba:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	687a      	ldr	r2, [r7, #4]
 80062c0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	1c5a      	adds	r2, r3, #1
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	601a      	str	r2, [r3, #0]
}
 80062cc:	46c0      	nop			; (mov r8, r8)
 80062ce:	46bd      	mov	sp, r7
 80062d0:	b004      	add	sp, #16
 80062d2:	bd80      	pop	{r7, pc}

080062d4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b084      	sub	sp, #16
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
 80062dc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	3301      	adds	r3, #1
 80062e8:	d103      	bne.n	80062f2 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	691b      	ldr	r3, [r3, #16]
 80062ee:	60fb      	str	r3, [r7, #12]
 80062f0:	e00c      	b.n	800630c <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	3308      	adds	r3, #8
 80062f6:	60fb      	str	r3, [r7, #12]
 80062f8:	e002      	b.n	8006300 <vListInsert+0x2c>
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	685b      	ldr	r3, [r3, #4]
 80062fe:	60fb      	str	r3, [r7, #12]
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	685b      	ldr	r3, [r3, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	68ba      	ldr	r2, [r7, #8]
 8006308:	429a      	cmp	r2, r3
 800630a:	d2f6      	bcs.n	80062fa <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	685a      	ldr	r2, [r3, #4]
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	683a      	ldr	r2, [r7, #0]
 800631a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	68fa      	ldr	r2, [r7, #12]
 8006320:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	683a      	ldr	r2, [r7, #0]
 8006326:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	687a      	ldr	r2, [r7, #4]
 800632c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	1c5a      	adds	r2, r3, #1
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	601a      	str	r2, [r3, #0]
}
 8006338:	46c0      	nop			; (mov r8, r8)
 800633a:	46bd      	mov	sp, r7
 800633c:	b004      	add	sp, #16
 800633e:	bd80      	pop	{r7, pc}

08006340 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b084      	sub	sp, #16
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	691b      	ldr	r3, [r3, #16]
 800634c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	687a      	ldr	r2, [r7, #4]
 8006354:	6892      	ldr	r2, [r2, #8]
 8006356:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	689b      	ldr	r3, [r3, #8]
 800635c:	687a      	ldr	r2, [r7, #4]
 800635e:	6852      	ldr	r2, [r2, #4]
 8006360:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	685b      	ldr	r3, [r3, #4]
 8006366:	687a      	ldr	r2, [r7, #4]
 8006368:	429a      	cmp	r2, r3
 800636a:	d103      	bne.n	8006374 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	689a      	ldr	r2, [r3, #8]
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2200      	movs	r2, #0
 8006378:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	1e5a      	subs	r2, r3, #1
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
}
 8006388:	0018      	movs	r0, r3
 800638a:	46bd      	mov	sp, r7
 800638c:	b004      	add	sp, #16
 800638e:	bd80      	pop	{r7, pc}

08006390 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b084      	sub	sp, #16
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
 8006398:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d101      	bne.n	80063a8 <xQueueGenericReset+0x18>
 80063a4:	b672      	cpsid	i
 80063a6:	e7fe      	b.n	80063a6 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 80063a8:	f001 f9d2 	bl	8007750 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681a      	ldr	r2, [r3, #0]
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063b8:	434b      	muls	r3, r1
 80063ba:	18d2      	adds	r2, r2, r3
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2200      	movs	r2, #0
 80063c4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681a      	ldr	r2, [r3, #0]
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681a      	ldr	r2, [r3, #0]
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063d6:	1e59      	subs	r1, r3, #1
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063dc:	434b      	muls	r3, r1
 80063de:	18d2      	adds	r2, r2, r3
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	2244      	movs	r2, #68	; 0x44
 80063e8:	21ff      	movs	r1, #255	; 0xff
 80063ea:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	2245      	movs	r2, #69	; 0x45
 80063f0:	21ff      	movs	r1, #255	; 0xff
 80063f2:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d10d      	bne.n	8006416 <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	691b      	ldr	r3, [r3, #16]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d013      	beq.n	800642a <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	3310      	adds	r3, #16
 8006406:	0018      	movs	r0, r3
 8006408:	f000 fea8 	bl	800715c <xTaskRemoveFromEventList>
 800640c:	1e03      	subs	r3, r0, #0
 800640e:	d00c      	beq.n	800642a <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006410:	f001 f98e 	bl	8007730 <vPortYield>
 8006414:	e009      	b.n	800642a <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	3310      	adds	r3, #16
 800641a:	0018      	movs	r0, r3
 800641c:	f7ff ff0f 	bl	800623e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	3324      	adds	r3, #36	; 0x24
 8006424:	0018      	movs	r0, r3
 8006426:	f7ff ff0a 	bl	800623e <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800642a:	f001 f9a3 	bl	8007774 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800642e:	2301      	movs	r3, #1
}
 8006430:	0018      	movs	r0, r3
 8006432:	46bd      	mov	sp, r7
 8006434:	b004      	add	sp, #16
 8006436:	bd80      	pop	{r7, pc}

08006438 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006438:	b590      	push	{r4, r7, lr}
 800643a:	b08b      	sub	sp, #44	; 0x2c
 800643c:	af02      	add	r7, sp, #8
 800643e:	60f8      	str	r0, [r7, #12]
 8006440:	60b9      	str	r1, [r7, #8]
 8006442:	1dfb      	adds	r3, r7, #7
 8006444:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d101      	bne.n	8006450 <xQueueGenericCreate+0x18>
 800644c:	b672      	cpsid	i
 800644e:	e7fe      	b.n	800644e <xQueueGenericCreate+0x16>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d102      	bne.n	800645c <xQueueGenericCreate+0x24>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8006456:	2300      	movs	r3, #0
 8006458:	61fb      	str	r3, [r7, #28]
 800645a:	e003      	b.n	8006464 <xQueueGenericCreate+0x2c>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	68ba      	ldr	r2, [r7, #8]
 8006460:	4353      	muls	r3, r2
 8006462:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006464:	69fb      	ldr	r3, [r7, #28]
 8006466:	3348      	adds	r3, #72	; 0x48
 8006468:	0018      	movs	r0, r3
 800646a:	f001 fa09 	bl	8007880 <pvPortMalloc>
 800646e:	0003      	movs	r3, r0
 8006470:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 8006472:	69bb      	ldr	r3, [r7, #24]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d012      	beq.n	800649e <xQueueGenericCreate+0x66>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006478:	69bb      	ldr	r3, [r7, #24]
 800647a:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	3348      	adds	r3, #72	; 0x48
 8006480:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006482:	69bb      	ldr	r3, [r7, #24]
 8006484:	2246      	movs	r2, #70	; 0x46
 8006486:	2100      	movs	r1, #0
 8006488:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800648a:	1dfb      	adds	r3, r7, #7
 800648c:	781c      	ldrb	r4, [r3, #0]
 800648e:	697a      	ldr	r2, [r7, #20]
 8006490:	68b9      	ldr	r1, [r7, #8]
 8006492:	68f8      	ldr	r0, [r7, #12]
 8006494:	69bb      	ldr	r3, [r7, #24]
 8006496:	9300      	str	r3, [sp, #0]
 8006498:	0023      	movs	r3, r4
 800649a:	f000 f805 	bl	80064a8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800649e:	69bb      	ldr	r3, [r7, #24]
	}
 80064a0:	0018      	movs	r0, r3
 80064a2:	46bd      	mov	sp, r7
 80064a4:	b009      	add	sp, #36	; 0x24
 80064a6:	bd90      	pop	{r4, r7, pc}

080064a8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b084      	sub	sp, #16
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	60f8      	str	r0, [r7, #12]
 80064b0:	60b9      	str	r1, [r7, #8]
 80064b2:	607a      	str	r2, [r7, #4]
 80064b4:	001a      	movs	r2, r3
 80064b6:	1cfb      	adds	r3, r7, #3
 80064b8:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d103      	bne.n	80064c8 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80064c0:	69bb      	ldr	r3, [r7, #24]
 80064c2:	69ba      	ldr	r2, [r7, #24]
 80064c4:	601a      	str	r2, [r3, #0]
 80064c6:	e002      	b.n	80064ce <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80064c8:	69bb      	ldr	r3, [r7, #24]
 80064ca:	687a      	ldr	r2, [r7, #4]
 80064cc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80064ce:	69bb      	ldr	r3, [r7, #24]
 80064d0:	68fa      	ldr	r2, [r7, #12]
 80064d2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80064d4:	69bb      	ldr	r3, [r7, #24]
 80064d6:	68ba      	ldr	r2, [r7, #8]
 80064d8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80064da:	69bb      	ldr	r3, [r7, #24]
 80064dc:	2101      	movs	r1, #1
 80064de:	0018      	movs	r0, r3
 80064e0:	f7ff ff56 	bl	8006390 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80064e4:	46c0      	nop			; (mov r8, r8)
 80064e6:	46bd      	mov	sp, r7
 80064e8:	b004      	add	sp, #16
 80064ea:	bd80      	pop	{r7, pc}

080064ec <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b08a      	sub	sp, #40	; 0x28
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	60f8      	str	r0, [r7, #12]
 80064f4:	60b9      	str	r1, [r7, #8]
 80064f6:	607a      	str	r2, [r7, #4]
 80064f8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80064fa:	2300      	movs	r3, #0
 80064fc:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8006502:	6a3b      	ldr	r3, [r7, #32]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d101      	bne.n	800650c <xQueueGenericSend+0x20>
 8006508:	b672      	cpsid	i
 800650a:	e7fe      	b.n	800650a <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	2b00      	cmp	r3, #0
 8006510:	d103      	bne.n	800651a <xQueueGenericSend+0x2e>
 8006512:	6a3b      	ldr	r3, [r7, #32]
 8006514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006516:	2b00      	cmp	r3, #0
 8006518:	d101      	bne.n	800651e <xQueueGenericSend+0x32>
 800651a:	2301      	movs	r3, #1
 800651c:	e000      	b.n	8006520 <xQueueGenericSend+0x34>
 800651e:	2300      	movs	r3, #0
 8006520:	2b00      	cmp	r3, #0
 8006522:	d101      	bne.n	8006528 <xQueueGenericSend+0x3c>
 8006524:	b672      	cpsid	i
 8006526:	e7fe      	b.n	8006526 <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	2b02      	cmp	r3, #2
 800652c:	d103      	bne.n	8006536 <xQueueGenericSend+0x4a>
 800652e:	6a3b      	ldr	r3, [r7, #32]
 8006530:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006532:	2b01      	cmp	r3, #1
 8006534:	d101      	bne.n	800653a <xQueueGenericSend+0x4e>
 8006536:	2301      	movs	r3, #1
 8006538:	e000      	b.n	800653c <xQueueGenericSend+0x50>
 800653a:	2300      	movs	r3, #0
 800653c:	2b00      	cmp	r3, #0
 800653e:	d101      	bne.n	8006544 <xQueueGenericSend+0x58>
 8006540:	b672      	cpsid	i
 8006542:	e7fe      	b.n	8006542 <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006544:	f000 ff9c 	bl	8007480 <xTaskGetSchedulerState>
 8006548:	1e03      	subs	r3, r0, #0
 800654a:	d102      	bne.n	8006552 <xQueueGenericSend+0x66>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d101      	bne.n	8006556 <xQueueGenericSend+0x6a>
 8006552:	2301      	movs	r3, #1
 8006554:	e000      	b.n	8006558 <xQueueGenericSend+0x6c>
 8006556:	2300      	movs	r3, #0
 8006558:	2b00      	cmp	r3, #0
 800655a:	d101      	bne.n	8006560 <xQueueGenericSend+0x74>
 800655c:	b672      	cpsid	i
 800655e:	e7fe      	b.n	800655e <xQueueGenericSend+0x72>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006560:	f001 f8f6 	bl	8007750 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006564:	6a3b      	ldr	r3, [r7, #32]
 8006566:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006568:	6a3b      	ldr	r3, [r7, #32]
 800656a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800656c:	429a      	cmp	r2, r3
 800656e:	d302      	bcc.n	8006576 <xQueueGenericSend+0x8a>
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	2b02      	cmp	r3, #2
 8006574:	d11e      	bne.n	80065b4 <xQueueGenericSend+0xc8>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006576:	683a      	ldr	r2, [r7, #0]
 8006578:	68b9      	ldr	r1, [r7, #8]
 800657a:	6a3b      	ldr	r3, [r7, #32]
 800657c:	0018      	movs	r0, r3
 800657e:	f000 f92e 	bl	80067de <prvCopyDataToQueue>
 8006582:	0003      	movs	r3, r0
 8006584:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006586:	6a3b      	ldr	r3, [r7, #32]
 8006588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800658a:	2b00      	cmp	r3, #0
 800658c:	d009      	beq.n	80065a2 <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800658e:	6a3b      	ldr	r3, [r7, #32]
 8006590:	3324      	adds	r3, #36	; 0x24
 8006592:	0018      	movs	r0, r3
 8006594:	f000 fde2 	bl	800715c <xTaskRemoveFromEventList>
 8006598:	1e03      	subs	r3, r0, #0
 800659a:	d007      	beq.n	80065ac <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800659c:	f001 f8c8 	bl	8007730 <vPortYield>
 80065a0:	e004      	b.n	80065ac <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80065a2:	69fb      	ldr	r3, [r7, #28]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d001      	beq.n	80065ac <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80065a8:	f001 f8c2 	bl	8007730 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80065ac:	f001 f8e2 	bl	8007774 <vPortExitCritical>
				return pdPASS;
 80065b0:	2301      	movs	r3, #1
 80065b2:	e05b      	b.n	800666c <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d103      	bne.n	80065c2 <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80065ba:	f001 f8db 	bl	8007774 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80065be:	2300      	movs	r3, #0
 80065c0:	e054      	b.n	800666c <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 80065c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d106      	bne.n	80065d6 <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80065c8:	2314      	movs	r3, #20
 80065ca:	18fb      	adds	r3, r7, r3
 80065cc:	0018      	movs	r0, r3
 80065ce:	f000 fe21 	bl	8007214 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80065d2:	2301      	movs	r3, #1
 80065d4:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80065d6:	f001 f8cd 	bl	8007774 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80065da:	f000 fc07 	bl	8006dec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80065de:	f001 f8b7 	bl	8007750 <vPortEnterCritical>
 80065e2:	6a3b      	ldr	r3, [r7, #32]
 80065e4:	2244      	movs	r2, #68	; 0x44
 80065e6:	5c9b      	ldrb	r3, [r3, r2]
 80065e8:	b25b      	sxtb	r3, r3
 80065ea:	3301      	adds	r3, #1
 80065ec:	d103      	bne.n	80065f6 <xQueueGenericSend+0x10a>
 80065ee:	6a3b      	ldr	r3, [r7, #32]
 80065f0:	2244      	movs	r2, #68	; 0x44
 80065f2:	2100      	movs	r1, #0
 80065f4:	5499      	strb	r1, [r3, r2]
 80065f6:	6a3b      	ldr	r3, [r7, #32]
 80065f8:	2245      	movs	r2, #69	; 0x45
 80065fa:	5c9b      	ldrb	r3, [r3, r2]
 80065fc:	b25b      	sxtb	r3, r3
 80065fe:	3301      	adds	r3, #1
 8006600:	d103      	bne.n	800660a <xQueueGenericSend+0x11e>
 8006602:	6a3b      	ldr	r3, [r7, #32]
 8006604:	2245      	movs	r2, #69	; 0x45
 8006606:	2100      	movs	r1, #0
 8006608:	5499      	strb	r1, [r3, r2]
 800660a:	f001 f8b3 	bl	8007774 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800660e:	1d3a      	adds	r2, r7, #4
 8006610:	2314      	movs	r3, #20
 8006612:	18fb      	adds	r3, r7, r3
 8006614:	0011      	movs	r1, r2
 8006616:	0018      	movs	r0, r3
 8006618:	f000 fe10 	bl	800723c <xTaskCheckForTimeOut>
 800661c:	1e03      	subs	r3, r0, #0
 800661e:	d11e      	bne.n	800665e <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006620:	6a3b      	ldr	r3, [r7, #32]
 8006622:	0018      	movs	r0, r3
 8006624:	f000 f9e0 	bl	80069e8 <prvIsQueueFull>
 8006628:	1e03      	subs	r3, r0, #0
 800662a:	d011      	beq.n	8006650 <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800662c:	6a3b      	ldr	r3, [r7, #32]
 800662e:	3310      	adds	r3, #16
 8006630:	687a      	ldr	r2, [r7, #4]
 8006632:	0011      	movs	r1, r2
 8006634:	0018      	movs	r0, r3
 8006636:	f000 fd73 	bl	8007120 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800663a:	6a3b      	ldr	r3, [r7, #32]
 800663c:	0018      	movs	r0, r3
 800663e:	f000 f95f 	bl	8006900 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006642:	f000 fbdf 	bl	8006e04 <xTaskResumeAll>
 8006646:	1e03      	subs	r3, r0, #0
 8006648:	d18a      	bne.n	8006560 <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 800664a:	f001 f871 	bl	8007730 <vPortYield>
 800664e:	e787      	b.n	8006560 <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006650:	6a3b      	ldr	r3, [r7, #32]
 8006652:	0018      	movs	r0, r3
 8006654:	f000 f954 	bl	8006900 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006658:	f000 fbd4 	bl	8006e04 <xTaskResumeAll>
 800665c:	e780      	b.n	8006560 <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800665e:	6a3b      	ldr	r3, [r7, #32]
 8006660:	0018      	movs	r0, r3
 8006662:	f000 f94d 	bl	8006900 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006666:	f000 fbcd 	bl	8006e04 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800666a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800666c:	0018      	movs	r0, r3
 800666e:	46bd      	mov	sp, r7
 8006670:	b00a      	add	sp, #40	; 0x28
 8006672:	bd80      	pop	{r7, pc}

08006674 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b08a      	sub	sp, #40	; 0x28
 8006678:	af00      	add	r7, sp, #0
 800667a:	60f8      	str	r0, [r7, #12]
 800667c:	60b9      	str	r1, [r7, #8]
 800667e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006680:	2300      	movs	r3, #0
 8006682:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006688:	6a3b      	ldr	r3, [r7, #32]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d101      	bne.n	8006692 <xQueueReceive+0x1e>
 800668e:	b672      	cpsid	i
 8006690:	e7fe      	b.n	8006690 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d103      	bne.n	80066a0 <xQueueReceive+0x2c>
 8006698:	6a3b      	ldr	r3, [r7, #32]
 800669a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800669c:	2b00      	cmp	r3, #0
 800669e:	d101      	bne.n	80066a4 <xQueueReceive+0x30>
 80066a0:	2301      	movs	r3, #1
 80066a2:	e000      	b.n	80066a6 <xQueueReceive+0x32>
 80066a4:	2300      	movs	r3, #0
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d101      	bne.n	80066ae <xQueueReceive+0x3a>
 80066aa:	b672      	cpsid	i
 80066ac:	e7fe      	b.n	80066ac <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80066ae:	f000 fee7 	bl	8007480 <xTaskGetSchedulerState>
 80066b2:	1e03      	subs	r3, r0, #0
 80066b4:	d102      	bne.n	80066bc <xQueueReceive+0x48>
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d101      	bne.n	80066c0 <xQueueReceive+0x4c>
 80066bc:	2301      	movs	r3, #1
 80066be:	e000      	b.n	80066c2 <xQueueReceive+0x4e>
 80066c0:	2300      	movs	r3, #0
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d101      	bne.n	80066ca <xQueueReceive+0x56>
 80066c6:	b672      	cpsid	i
 80066c8:	e7fe      	b.n	80066c8 <xQueueReceive+0x54>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80066ca:	f001 f841 	bl	8007750 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80066ce:	6a3b      	ldr	r3, [r7, #32]
 80066d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066d2:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80066d4:	69fb      	ldr	r3, [r7, #28]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d01a      	beq.n	8006710 <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80066da:	68ba      	ldr	r2, [r7, #8]
 80066dc:	6a3b      	ldr	r3, [r7, #32]
 80066de:	0011      	movs	r1, r2
 80066e0:	0018      	movs	r0, r3
 80066e2:	f000 f8e7 	bl	80068b4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80066e6:	69fb      	ldr	r3, [r7, #28]
 80066e8:	1e5a      	subs	r2, r3, #1
 80066ea:	6a3b      	ldr	r3, [r7, #32]
 80066ec:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80066ee:	6a3b      	ldr	r3, [r7, #32]
 80066f0:	691b      	ldr	r3, [r3, #16]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d008      	beq.n	8006708 <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80066f6:	6a3b      	ldr	r3, [r7, #32]
 80066f8:	3310      	adds	r3, #16
 80066fa:	0018      	movs	r0, r3
 80066fc:	f000 fd2e 	bl	800715c <xTaskRemoveFromEventList>
 8006700:	1e03      	subs	r3, r0, #0
 8006702:	d001      	beq.n	8006708 <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006704:	f001 f814 	bl	8007730 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006708:	f001 f834 	bl	8007774 <vPortExitCritical>
				return pdPASS;
 800670c:	2301      	movs	r3, #1
 800670e:	e062      	b.n	80067d6 <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d103      	bne.n	800671e <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006716:	f001 f82d 	bl	8007774 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800671a:	2300      	movs	r3, #0
 800671c:	e05b      	b.n	80067d6 <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 800671e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006720:	2b00      	cmp	r3, #0
 8006722:	d106      	bne.n	8006732 <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006724:	2314      	movs	r3, #20
 8006726:	18fb      	adds	r3, r7, r3
 8006728:	0018      	movs	r0, r3
 800672a:	f000 fd73 	bl	8007214 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800672e:	2301      	movs	r3, #1
 8006730:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006732:	f001 f81f 	bl	8007774 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006736:	f000 fb59 	bl	8006dec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800673a:	f001 f809 	bl	8007750 <vPortEnterCritical>
 800673e:	6a3b      	ldr	r3, [r7, #32]
 8006740:	2244      	movs	r2, #68	; 0x44
 8006742:	5c9b      	ldrb	r3, [r3, r2]
 8006744:	b25b      	sxtb	r3, r3
 8006746:	3301      	adds	r3, #1
 8006748:	d103      	bne.n	8006752 <xQueueReceive+0xde>
 800674a:	6a3b      	ldr	r3, [r7, #32]
 800674c:	2244      	movs	r2, #68	; 0x44
 800674e:	2100      	movs	r1, #0
 8006750:	5499      	strb	r1, [r3, r2]
 8006752:	6a3b      	ldr	r3, [r7, #32]
 8006754:	2245      	movs	r2, #69	; 0x45
 8006756:	5c9b      	ldrb	r3, [r3, r2]
 8006758:	b25b      	sxtb	r3, r3
 800675a:	3301      	adds	r3, #1
 800675c:	d103      	bne.n	8006766 <xQueueReceive+0xf2>
 800675e:	6a3b      	ldr	r3, [r7, #32]
 8006760:	2245      	movs	r2, #69	; 0x45
 8006762:	2100      	movs	r1, #0
 8006764:	5499      	strb	r1, [r3, r2]
 8006766:	f001 f805 	bl	8007774 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800676a:	1d3a      	adds	r2, r7, #4
 800676c:	2314      	movs	r3, #20
 800676e:	18fb      	adds	r3, r7, r3
 8006770:	0011      	movs	r1, r2
 8006772:	0018      	movs	r0, r3
 8006774:	f000 fd62 	bl	800723c <xTaskCheckForTimeOut>
 8006778:	1e03      	subs	r3, r0, #0
 800677a:	d11e      	bne.n	80067ba <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800677c:	6a3b      	ldr	r3, [r7, #32]
 800677e:	0018      	movs	r0, r3
 8006780:	f000 f91c 	bl	80069bc <prvIsQueueEmpty>
 8006784:	1e03      	subs	r3, r0, #0
 8006786:	d011      	beq.n	80067ac <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006788:	6a3b      	ldr	r3, [r7, #32]
 800678a:	3324      	adds	r3, #36	; 0x24
 800678c:	687a      	ldr	r2, [r7, #4]
 800678e:	0011      	movs	r1, r2
 8006790:	0018      	movs	r0, r3
 8006792:	f000 fcc5 	bl	8007120 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006796:	6a3b      	ldr	r3, [r7, #32]
 8006798:	0018      	movs	r0, r3
 800679a:	f000 f8b1 	bl	8006900 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800679e:	f000 fb31 	bl	8006e04 <xTaskResumeAll>
 80067a2:	1e03      	subs	r3, r0, #0
 80067a4:	d191      	bne.n	80066ca <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 80067a6:	f000 ffc3 	bl	8007730 <vPortYield>
 80067aa:	e78e      	b.n	80066ca <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80067ac:	6a3b      	ldr	r3, [r7, #32]
 80067ae:	0018      	movs	r0, r3
 80067b0:	f000 f8a6 	bl	8006900 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80067b4:	f000 fb26 	bl	8006e04 <xTaskResumeAll>
 80067b8:	e787      	b.n	80066ca <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80067ba:	6a3b      	ldr	r3, [r7, #32]
 80067bc:	0018      	movs	r0, r3
 80067be:	f000 f89f 	bl	8006900 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80067c2:	f000 fb1f 	bl	8006e04 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80067c6:	6a3b      	ldr	r3, [r7, #32]
 80067c8:	0018      	movs	r0, r3
 80067ca:	f000 f8f7 	bl	80069bc <prvIsQueueEmpty>
 80067ce:	1e03      	subs	r3, r0, #0
 80067d0:	d100      	bne.n	80067d4 <xQueueReceive+0x160>
 80067d2:	e77a      	b.n	80066ca <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80067d4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80067d6:	0018      	movs	r0, r3
 80067d8:	46bd      	mov	sp, r7
 80067da:	b00a      	add	sp, #40	; 0x28
 80067dc:	bd80      	pop	{r7, pc}

080067de <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80067de:	b580      	push	{r7, lr}
 80067e0:	b086      	sub	sp, #24
 80067e2:	af00      	add	r7, sp, #0
 80067e4:	60f8      	str	r0, [r7, #12]
 80067e6:	60b9      	str	r1, [r7, #8]
 80067e8:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80067ea:	2300      	movs	r3, #0
 80067ec:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067f2:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d10e      	bne.n	800681a <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d14e      	bne.n	80068a2 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	689b      	ldr	r3, [r3, #8]
 8006808:	0018      	movs	r0, r3
 800680a:	f000 fe55 	bl	80074b8 <xTaskPriorityDisinherit>
 800680e:	0003      	movs	r3, r0
 8006810:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	2200      	movs	r2, #0
 8006816:	609a      	str	r2, [r3, #8]
 8006818:	e043      	b.n	80068a2 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d119      	bne.n	8006854 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	6858      	ldr	r0, [r3, #4]
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	0019      	movs	r1, r3
 800682c:	f001 fe94 	bl	8008558 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	685a      	ldr	r2, [r3, #4]
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006838:	18d2      	adds	r2, r2, r3
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	685a      	ldr	r2, [r3, #4]
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	689b      	ldr	r3, [r3, #8]
 8006846:	429a      	cmp	r2, r3
 8006848:	d32b      	bcc.n	80068a2 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681a      	ldr	r2, [r3, #0]
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	605a      	str	r2, [r3, #4]
 8006852:	e026      	b.n	80068a2 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	68d8      	ldr	r0, [r3, #12]
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	0019      	movs	r1, r3
 8006860:	f001 fe7a 	bl	8008558 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	68da      	ldr	r2, [r3, #12]
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800686c:	425b      	negs	r3, r3
 800686e:	18d2      	adds	r2, r2, r3
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	68da      	ldr	r2, [r3, #12]
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	429a      	cmp	r2, r3
 800687e:	d207      	bcs.n	8006890 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	689a      	ldr	r2, [r3, #8]
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006888:	425b      	negs	r3, r3
 800688a:	18d2      	adds	r2, r2, r3
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2b02      	cmp	r3, #2
 8006894:	d105      	bne.n	80068a2 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006896:	693b      	ldr	r3, [r7, #16]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d002      	beq.n	80068a2 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800689c:	693b      	ldr	r3, [r7, #16]
 800689e:	3b01      	subs	r3, #1
 80068a0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80068a2:	693b      	ldr	r3, [r7, #16]
 80068a4:	1c5a      	adds	r2, r3, #1
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80068aa:	697b      	ldr	r3, [r7, #20]
}
 80068ac:	0018      	movs	r0, r3
 80068ae:	46bd      	mov	sp, r7
 80068b0:	b006      	add	sp, #24
 80068b2:	bd80      	pop	{r7, pc}

080068b4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b082      	sub	sp, #8
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
 80068bc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d018      	beq.n	80068f8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	68da      	ldr	r2, [r3, #12]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068ce:	18d2      	adds	r2, r2, r3
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	68da      	ldr	r2, [r3, #12]
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	689b      	ldr	r3, [r3, #8]
 80068dc:	429a      	cmp	r2, r3
 80068de:	d303      	bcc.n	80068e8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681a      	ldr	r2, [r3, #0]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	68d9      	ldr	r1, [r3, #12]
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	0018      	movs	r0, r3
 80068f4:	f001 fe30 	bl	8008558 <memcpy>
	}
}
 80068f8:	46c0      	nop			; (mov r8, r8)
 80068fa:	46bd      	mov	sp, r7
 80068fc:	b002      	add	sp, #8
 80068fe:	bd80      	pop	{r7, pc}

08006900 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b084      	sub	sp, #16
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006908:	f000 ff22 	bl	8007750 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800690c:	230f      	movs	r3, #15
 800690e:	18fb      	adds	r3, r7, r3
 8006910:	687a      	ldr	r2, [r7, #4]
 8006912:	2145      	movs	r1, #69	; 0x45
 8006914:	5c52      	ldrb	r2, [r2, r1]
 8006916:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006918:	e013      	b.n	8006942 <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800691e:	2b00      	cmp	r3, #0
 8006920:	d016      	beq.n	8006950 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	3324      	adds	r3, #36	; 0x24
 8006926:	0018      	movs	r0, r3
 8006928:	f000 fc18 	bl	800715c <xTaskRemoveFromEventList>
 800692c:	1e03      	subs	r3, r0, #0
 800692e:	d001      	beq.n	8006934 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006930:	f000 fcd4 	bl	80072dc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006934:	210f      	movs	r1, #15
 8006936:	187b      	adds	r3, r7, r1
 8006938:	781b      	ldrb	r3, [r3, #0]
 800693a:	3b01      	subs	r3, #1
 800693c:	b2da      	uxtb	r2, r3
 800693e:	187b      	adds	r3, r7, r1
 8006940:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006942:	230f      	movs	r3, #15
 8006944:	18fb      	adds	r3, r7, r3
 8006946:	781b      	ldrb	r3, [r3, #0]
 8006948:	b25b      	sxtb	r3, r3
 800694a:	2b00      	cmp	r3, #0
 800694c:	dce5      	bgt.n	800691a <prvUnlockQueue+0x1a>
 800694e:	e000      	b.n	8006952 <prvUnlockQueue+0x52>
					break;
 8006950:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2245      	movs	r2, #69	; 0x45
 8006956:	21ff      	movs	r1, #255	; 0xff
 8006958:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800695a:	f000 ff0b 	bl	8007774 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800695e:	f000 fef7 	bl	8007750 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006962:	230e      	movs	r3, #14
 8006964:	18fb      	adds	r3, r7, r3
 8006966:	687a      	ldr	r2, [r7, #4]
 8006968:	2144      	movs	r1, #68	; 0x44
 800696a:	5c52      	ldrb	r2, [r2, r1]
 800696c:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800696e:	e013      	b.n	8006998 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	691b      	ldr	r3, [r3, #16]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d016      	beq.n	80069a6 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	3310      	adds	r3, #16
 800697c:	0018      	movs	r0, r3
 800697e:	f000 fbed 	bl	800715c <xTaskRemoveFromEventList>
 8006982:	1e03      	subs	r3, r0, #0
 8006984:	d001      	beq.n	800698a <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 8006986:	f000 fca9 	bl	80072dc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800698a:	210e      	movs	r1, #14
 800698c:	187b      	adds	r3, r7, r1
 800698e:	781b      	ldrb	r3, [r3, #0]
 8006990:	3b01      	subs	r3, #1
 8006992:	b2da      	uxtb	r2, r3
 8006994:	187b      	adds	r3, r7, r1
 8006996:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006998:	230e      	movs	r3, #14
 800699a:	18fb      	adds	r3, r7, r3
 800699c:	781b      	ldrb	r3, [r3, #0]
 800699e:	b25b      	sxtb	r3, r3
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	dce5      	bgt.n	8006970 <prvUnlockQueue+0x70>
 80069a4:	e000      	b.n	80069a8 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 80069a6:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2244      	movs	r2, #68	; 0x44
 80069ac:	21ff      	movs	r1, #255	; 0xff
 80069ae:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 80069b0:	f000 fee0 	bl	8007774 <vPortExitCritical>
}
 80069b4:	46c0      	nop			; (mov r8, r8)
 80069b6:	46bd      	mov	sp, r7
 80069b8:	b004      	add	sp, #16
 80069ba:	bd80      	pop	{r7, pc}

080069bc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b084      	sub	sp, #16
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80069c4:	f000 fec4 	bl	8007750 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d102      	bne.n	80069d6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80069d0:	2301      	movs	r3, #1
 80069d2:	60fb      	str	r3, [r7, #12]
 80069d4:	e001      	b.n	80069da <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80069d6:	2300      	movs	r3, #0
 80069d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80069da:	f000 fecb 	bl	8007774 <vPortExitCritical>

	return xReturn;
 80069de:	68fb      	ldr	r3, [r7, #12]
}
 80069e0:	0018      	movs	r0, r3
 80069e2:	46bd      	mov	sp, r7
 80069e4:	b004      	add	sp, #16
 80069e6:	bd80      	pop	{r7, pc}

080069e8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b084      	sub	sp, #16
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80069f0:	f000 feae 	bl	8007750 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069fc:	429a      	cmp	r2, r3
 80069fe:	d102      	bne.n	8006a06 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006a00:	2301      	movs	r3, #1
 8006a02:	60fb      	str	r3, [r7, #12]
 8006a04:	e001      	b.n	8006a0a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006a06:	2300      	movs	r3, #0
 8006a08:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006a0a:	f000 feb3 	bl	8007774 <vPortExitCritical>

	return xReturn;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
}
 8006a10:	0018      	movs	r0, r3
 8006a12:	46bd      	mov	sp, r7
 8006a14:	b004      	add	sp, #16
 8006a16:	bd80      	pop	{r7, pc}

08006a18 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006a18:	b590      	push	{r4, r7, lr}
 8006a1a:	b08d      	sub	sp, #52	; 0x34
 8006a1c:	af04      	add	r7, sp, #16
 8006a1e:	60f8      	str	r0, [r7, #12]
 8006a20:	60b9      	str	r1, [r7, #8]
 8006a22:	607a      	str	r2, [r7, #4]
 8006a24:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006a26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d101      	bne.n	8006a30 <xTaskCreateStatic+0x18>
 8006a2c:	b672      	cpsid	i
 8006a2e:	e7fe      	b.n	8006a2e <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 8006a30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d101      	bne.n	8006a3a <xTaskCreateStatic+0x22>
 8006a36:	b672      	cpsid	i
 8006a38:	e7fe      	b.n	8006a38 <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006a3a:	2354      	movs	r3, #84	; 0x54
 8006a3c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	2b54      	cmp	r3, #84	; 0x54
 8006a42:	d001      	beq.n	8006a48 <xTaskCreateStatic+0x30>
 8006a44:	b672      	cpsid	i
 8006a46:	e7fe      	b.n	8006a46 <xTaskCreateStatic+0x2e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006a48:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006a4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d020      	beq.n	8006a92 <xTaskCreateStatic+0x7a>
 8006a50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d01d      	beq.n	8006a92 <xTaskCreateStatic+0x7a>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006a56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a58:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006a5a:	69fb      	ldr	r3, [r7, #28]
 8006a5c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006a5e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006a60:	69fb      	ldr	r3, [r7, #28]
 8006a62:	2251      	movs	r2, #81	; 0x51
 8006a64:	2102      	movs	r1, #2
 8006a66:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006a68:	683c      	ldr	r4, [r7, #0]
 8006a6a:	687a      	ldr	r2, [r7, #4]
 8006a6c:	68b9      	ldr	r1, [r7, #8]
 8006a6e:	68f8      	ldr	r0, [r7, #12]
 8006a70:	2300      	movs	r3, #0
 8006a72:	9303      	str	r3, [sp, #12]
 8006a74:	69fb      	ldr	r3, [r7, #28]
 8006a76:	9302      	str	r3, [sp, #8]
 8006a78:	2318      	movs	r3, #24
 8006a7a:	18fb      	adds	r3, r7, r3
 8006a7c:	9301      	str	r3, [sp, #4]
 8006a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a80:	9300      	str	r3, [sp, #0]
 8006a82:	0023      	movs	r3, r4
 8006a84:	f000 f858 	bl	8006b38 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006a88:	69fb      	ldr	r3, [r7, #28]
 8006a8a:	0018      	movs	r0, r3
 8006a8c:	f000 f8d6 	bl	8006c3c <prvAddNewTaskToReadyList>
 8006a90:	e001      	b.n	8006a96 <xTaskCreateStatic+0x7e>
		}
		else
		{
			xReturn = NULL;
 8006a92:	2300      	movs	r3, #0
 8006a94:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006a96:	69bb      	ldr	r3, [r7, #24]
	}
 8006a98:	0018      	movs	r0, r3
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	b009      	add	sp, #36	; 0x24
 8006a9e:	bd90      	pop	{r4, r7, pc}

08006aa0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006aa0:	b590      	push	{r4, r7, lr}
 8006aa2:	b08d      	sub	sp, #52	; 0x34
 8006aa4:	af04      	add	r7, sp, #16
 8006aa6:	60f8      	str	r0, [r7, #12]
 8006aa8:	60b9      	str	r1, [r7, #8]
 8006aaa:	603b      	str	r3, [r7, #0]
 8006aac:	1dbb      	adds	r3, r7, #6
 8006aae:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006ab0:	1dbb      	adds	r3, r7, #6
 8006ab2:	881b      	ldrh	r3, [r3, #0]
 8006ab4:	009b      	lsls	r3, r3, #2
 8006ab6:	0018      	movs	r0, r3
 8006ab8:	f000 fee2 	bl	8007880 <pvPortMalloc>
 8006abc:	0003      	movs	r3, r0
 8006abe:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8006ac0:	697b      	ldr	r3, [r7, #20]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d010      	beq.n	8006ae8 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006ac6:	2054      	movs	r0, #84	; 0x54
 8006ac8:	f000 feda 	bl	8007880 <pvPortMalloc>
 8006acc:	0003      	movs	r3, r0
 8006ace:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8006ad0:	69fb      	ldr	r3, [r7, #28]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d003      	beq.n	8006ade <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006ad6:	69fb      	ldr	r3, [r7, #28]
 8006ad8:	697a      	ldr	r2, [r7, #20]
 8006ada:	631a      	str	r2, [r3, #48]	; 0x30
 8006adc:	e006      	b.n	8006aec <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006ade:	697b      	ldr	r3, [r7, #20]
 8006ae0:	0018      	movs	r0, r3
 8006ae2:	f000 ff73 	bl	80079cc <vPortFree>
 8006ae6:	e001      	b.n	8006aec <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006ae8:	2300      	movs	r3, #0
 8006aea:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006aec:	69fb      	ldr	r3, [r7, #28]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d01a      	beq.n	8006b28 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006af2:	69fb      	ldr	r3, [r7, #28]
 8006af4:	2251      	movs	r2, #81	; 0x51
 8006af6:	2100      	movs	r1, #0
 8006af8:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006afa:	1dbb      	adds	r3, r7, #6
 8006afc:	881a      	ldrh	r2, [r3, #0]
 8006afe:	683c      	ldr	r4, [r7, #0]
 8006b00:	68b9      	ldr	r1, [r7, #8]
 8006b02:	68f8      	ldr	r0, [r7, #12]
 8006b04:	2300      	movs	r3, #0
 8006b06:	9303      	str	r3, [sp, #12]
 8006b08:	69fb      	ldr	r3, [r7, #28]
 8006b0a:	9302      	str	r3, [sp, #8]
 8006b0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b0e:	9301      	str	r3, [sp, #4]
 8006b10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b12:	9300      	str	r3, [sp, #0]
 8006b14:	0023      	movs	r3, r4
 8006b16:	f000 f80f 	bl	8006b38 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006b1a:	69fb      	ldr	r3, [r7, #28]
 8006b1c:	0018      	movs	r0, r3
 8006b1e:	f000 f88d 	bl	8006c3c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006b22:	2301      	movs	r3, #1
 8006b24:	61bb      	str	r3, [r7, #24]
 8006b26:	e002      	b.n	8006b2e <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006b28:	2301      	movs	r3, #1
 8006b2a:	425b      	negs	r3, r3
 8006b2c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006b2e:	69bb      	ldr	r3, [r7, #24]
	}
 8006b30:	0018      	movs	r0, r3
 8006b32:	46bd      	mov	sp, r7
 8006b34:	b009      	add	sp, #36	; 0x24
 8006b36:	bd90      	pop	{r4, r7, pc}

08006b38 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b086      	sub	sp, #24
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	60f8      	str	r0, [r7, #12]
 8006b40:	60b9      	str	r1, [r7, #8]
 8006b42:	607a      	str	r2, [r7, #4]
 8006b44:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006b46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	493a      	ldr	r1, [pc, #232]	; (8006c38 <prvInitialiseNewTask+0x100>)
 8006b4e:	468c      	mov	ip, r1
 8006b50:	4463      	add	r3, ip
 8006b52:	009b      	lsls	r3, r3, #2
 8006b54:	18d3      	adds	r3, r2, r3
 8006b56:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006b58:	693b      	ldr	r3, [r7, #16]
 8006b5a:	2207      	movs	r2, #7
 8006b5c:	4393      	bics	r3, r2
 8006b5e:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006b60:	693b      	ldr	r3, [r7, #16]
 8006b62:	2207      	movs	r2, #7
 8006b64:	4013      	ands	r3, r2
 8006b66:	d001      	beq.n	8006b6c <prvInitialiseNewTask+0x34>
 8006b68:	b672      	cpsid	i
 8006b6a:	e7fe      	b.n	8006b6a <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006b6c:	68bb      	ldr	r3, [r7, #8]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d020      	beq.n	8006bb4 <prvInitialiseNewTask+0x7c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006b72:	2300      	movs	r3, #0
 8006b74:	617b      	str	r3, [r7, #20]
 8006b76:	e013      	b.n	8006ba0 <prvInitialiseNewTask+0x68>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006b78:	68ba      	ldr	r2, [r7, #8]
 8006b7a:	697b      	ldr	r3, [r7, #20]
 8006b7c:	18d3      	adds	r3, r2, r3
 8006b7e:	7818      	ldrb	r0, [r3, #0]
 8006b80:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006b82:	2134      	movs	r1, #52	; 0x34
 8006b84:	697b      	ldr	r3, [r7, #20]
 8006b86:	18d3      	adds	r3, r2, r3
 8006b88:	185b      	adds	r3, r3, r1
 8006b8a:	1c02      	adds	r2, r0, #0
 8006b8c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006b8e:	68ba      	ldr	r2, [r7, #8]
 8006b90:	697b      	ldr	r3, [r7, #20]
 8006b92:	18d3      	adds	r3, r2, r3
 8006b94:	781b      	ldrb	r3, [r3, #0]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d006      	beq.n	8006ba8 <prvInitialiseNewTask+0x70>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006b9a:	697b      	ldr	r3, [r7, #20]
 8006b9c:	3301      	adds	r3, #1
 8006b9e:	617b      	str	r3, [r7, #20]
 8006ba0:	697b      	ldr	r3, [r7, #20]
 8006ba2:	2b0f      	cmp	r3, #15
 8006ba4:	d9e8      	bls.n	8006b78 <prvInitialiseNewTask+0x40>
 8006ba6:	e000      	b.n	8006baa <prvInitialiseNewTask+0x72>
			{
				break;
 8006ba8:	46c0      	nop			; (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006baa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bac:	2243      	movs	r2, #67	; 0x43
 8006bae:	2100      	movs	r1, #0
 8006bb0:	5499      	strb	r1, [r3, r2]
 8006bb2:	e003      	b.n	8006bbc <prvInitialiseNewTask+0x84>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006bb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bb6:	2234      	movs	r2, #52	; 0x34
 8006bb8:	2100      	movs	r1, #0
 8006bba:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006bbc:	6a3b      	ldr	r3, [r7, #32]
 8006bbe:	2b06      	cmp	r3, #6
 8006bc0:	d901      	bls.n	8006bc6 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006bc2:	2306      	movs	r3, #6
 8006bc4:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006bc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bc8:	6a3a      	ldr	r2, [r7, #32]
 8006bca:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bce:	6a3a      	ldr	r2, [r7, #32]
 8006bd0:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006bd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006bd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bda:	3304      	adds	r3, #4
 8006bdc:	0018      	movs	r0, r3
 8006bde:	f7ff fb4c 	bl	800627a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006be2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006be4:	3318      	adds	r3, #24
 8006be6:	0018      	movs	r0, r3
 8006be8:	f7ff fb47 	bl	800627a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006bec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006bf0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006bf2:	6a3b      	ldr	r3, [r7, #32]
 8006bf4:	2207      	movs	r2, #7
 8006bf6:	1ad2      	subs	r2, r2, r3
 8006bf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bfa:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006bfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bfe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006c00:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006c02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c04:	2200      	movs	r2, #0
 8006c06:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006c08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c0a:	2250      	movs	r2, #80	; 0x50
 8006c0c:	2100      	movs	r1, #0
 8006c0e:	5499      	strb	r1, [r3, r2]
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006c10:	683a      	ldr	r2, [r7, #0]
 8006c12:	68f9      	ldr	r1, [r7, #12]
 8006c14:	693b      	ldr	r3, [r7, #16]
 8006c16:	0018      	movs	r0, r3
 8006c18:	f000 fcfe 	bl	8007618 <pxPortInitialiseStack>
 8006c1c:	0002      	movs	r2, r0
 8006c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c20:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d002      	beq.n	8006c2e <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006c2c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006c2e:	46c0      	nop			; (mov r8, r8)
 8006c30:	46bd      	mov	sp, r7
 8006c32:	b006      	add	sp, #24
 8006c34:	bd80      	pop	{r7, pc}
 8006c36:	46c0      	nop			; (mov r8, r8)
 8006c38:	3fffffff 	.word	0x3fffffff

08006c3c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b082      	sub	sp, #8
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006c44:	f000 fd84 	bl	8007750 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006c48:	4b28      	ldr	r3, [pc, #160]	; (8006cec <prvAddNewTaskToReadyList+0xb0>)
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	1c5a      	adds	r2, r3, #1
 8006c4e:	4b27      	ldr	r3, [pc, #156]	; (8006cec <prvAddNewTaskToReadyList+0xb0>)
 8006c50:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8006c52:	4b27      	ldr	r3, [pc, #156]	; (8006cf0 <prvAddNewTaskToReadyList+0xb4>)
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d109      	bne.n	8006c6e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006c5a:	4b25      	ldr	r3, [pc, #148]	; (8006cf0 <prvAddNewTaskToReadyList+0xb4>)
 8006c5c:	687a      	ldr	r2, [r7, #4]
 8006c5e:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006c60:	4b22      	ldr	r3, [pc, #136]	; (8006cec <prvAddNewTaskToReadyList+0xb0>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	2b01      	cmp	r3, #1
 8006c66:	d110      	bne.n	8006c8a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006c68:	f000 fb52 	bl	8007310 <prvInitialiseTaskLists>
 8006c6c:	e00d      	b.n	8006c8a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006c6e:	4b21      	ldr	r3, [pc, #132]	; (8006cf4 <prvAddNewTaskToReadyList+0xb8>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d109      	bne.n	8006c8a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006c76:	4b1e      	ldr	r3, [pc, #120]	; (8006cf0 <prvAddNewTaskToReadyList+0xb4>)
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c80:	429a      	cmp	r2, r3
 8006c82:	d802      	bhi.n	8006c8a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006c84:	4b1a      	ldr	r3, [pc, #104]	; (8006cf0 <prvAddNewTaskToReadyList+0xb4>)
 8006c86:	687a      	ldr	r2, [r7, #4]
 8006c88:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006c8a:	4b1b      	ldr	r3, [pc, #108]	; (8006cf8 <prvAddNewTaskToReadyList+0xbc>)
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	1c5a      	adds	r2, r3, #1
 8006c90:	4b19      	ldr	r3, [pc, #100]	; (8006cf8 <prvAddNewTaskToReadyList+0xbc>)
 8006c92:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c98:	4b18      	ldr	r3, [pc, #96]	; (8006cfc <prvAddNewTaskToReadyList+0xc0>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	429a      	cmp	r2, r3
 8006c9e:	d903      	bls.n	8006ca8 <prvAddNewTaskToReadyList+0x6c>
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ca4:	4b15      	ldr	r3, [pc, #84]	; (8006cfc <prvAddNewTaskToReadyList+0xc0>)
 8006ca6:	601a      	str	r2, [r3, #0]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cac:	0013      	movs	r3, r2
 8006cae:	009b      	lsls	r3, r3, #2
 8006cb0:	189b      	adds	r3, r3, r2
 8006cb2:	009b      	lsls	r3, r3, #2
 8006cb4:	4a12      	ldr	r2, [pc, #72]	; (8006d00 <prvAddNewTaskToReadyList+0xc4>)
 8006cb6:	189a      	adds	r2, r3, r2
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	3304      	adds	r3, #4
 8006cbc:	0019      	movs	r1, r3
 8006cbe:	0010      	movs	r0, r2
 8006cc0:	f7ff fae6 	bl	8006290 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006cc4:	f000 fd56 	bl	8007774 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006cc8:	4b0a      	ldr	r3, [pc, #40]	; (8006cf4 <prvAddNewTaskToReadyList+0xb8>)
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d008      	beq.n	8006ce2 <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006cd0:	4b07      	ldr	r3, [pc, #28]	; (8006cf0 <prvAddNewTaskToReadyList+0xb4>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cda:	429a      	cmp	r2, r3
 8006cdc:	d201      	bcs.n	8006ce2 <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006cde:	f000 fd27 	bl	8007730 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006ce2:	46c0      	nop			; (mov r8, r8)
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	b002      	add	sp, #8
 8006ce8:	bd80      	pop	{r7, pc}
 8006cea:	46c0      	nop			; (mov r8, r8)
 8006cec:	20000770 	.word	0x20000770
 8006cf0:	20000670 	.word	0x20000670
 8006cf4:	2000077c 	.word	0x2000077c
 8006cf8:	2000078c 	.word	0x2000078c
 8006cfc:	20000778 	.word	0x20000778
 8006d00:	20000674 	.word	0x20000674

08006d04 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b084      	sub	sp, #16
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d010      	beq.n	8006d38 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006d16:	4b0d      	ldr	r3, [pc, #52]	; (8006d4c <vTaskDelay+0x48>)
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d001      	beq.n	8006d22 <vTaskDelay+0x1e>
 8006d1e:	b672      	cpsid	i
 8006d20:	e7fe      	b.n	8006d20 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8006d22:	f000 f863 	bl	8006dec <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2100      	movs	r1, #0
 8006d2a:	0018      	movs	r0, r3
 8006d2c:	f000 fc20 	bl	8007570 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006d30:	f000 f868 	bl	8006e04 <xTaskResumeAll>
 8006d34:	0003      	movs	r3, r0
 8006d36:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d101      	bne.n	8006d42 <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 8006d3e:	f000 fcf7 	bl	8007730 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006d42:	46c0      	nop			; (mov r8, r8)
 8006d44:	46bd      	mov	sp, r7
 8006d46:	b004      	add	sp, #16
 8006d48:	bd80      	pop	{r7, pc}
 8006d4a:	46c0      	nop			; (mov r8, r8)
 8006d4c:	20000798 	.word	0x20000798

08006d50 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006d50:	b590      	push	{r4, r7, lr}
 8006d52:	b089      	sub	sp, #36	; 0x24
 8006d54:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006d56:	2300      	movs	r3, #0
 8006d58:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006d5e:	003a      	movs	r2, r7
 8006d60:	1d39      	adds	r1, r7, #4
 8006d62:	2308      	movs	r3, #8
 8006d64:	18fb      	adds	r3, r7, r3
 8006d66:	0018      	movs	r0, r3
 8006d68:	f7fa fb5a 	bl	8001420 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006d6c:	683c      	ldr	r4, [r7, #0]
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	68ba      	ldr	r2, [r7, #8]
 8006d72:	4918      	ldr	r1, [pc, #96]	; (8006dd4 <vTaskStartScheduler+0x84>)
 8006d74:	4818      	ldr	r0, [pc, #96]	; (8006dd8 <vTaskStartScheduler+0x88>)
 8006d76:	9202      	str	r2, [sp, #8]
 8006d78:	9301      	str	r3, [sp, #4]
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	9300      	str	r3, [sp, #0]
 8006d7e:	2300      	movs	r3, #0
 8006d80:	0022      	movs	r2, r4
 8006d82:	f7ff fe49 	bl	8006a18 <xTaskCreateStatic>
 8006d86:	0002      	movs	r2, r0
 8006d88:	4b14      	ldr	r3, [pc, #80]	; (8006ddc <vTaskStartScheduler+0x8c>)
 8006d8a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006d8c:	4b13      	ldr	r3, [pc, #76]	; (8006ddc <vTaskStartScheduler+0x8c>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d002      	beq.n	8006d9a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006d94:	2301      	movs	r3, #1
 8006d96:	60fb      	str	r3, [r7, #12]
 8006d98:	e001      	b.n	8006d9e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	2b01      	cmp	r3, #1
 8006da2:	d10d      	bne.n	8006dc0 <vTaskStartScheduler+0x70>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8006da4:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006da6:	4b0e      	ldr	r3, [pc, #56]	; (8006de0 <vTaskStartScheduler+0x90>)
 8006da8:	2201      	movs	r2, #1
 8006daa:	4252      	negs	r2, r2
 8006dac:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006dae:	4b0d      	ldr	r3, [pc, #52]	; (8006de4 <vTaskStartScheduler+0x94>)
 8006db0:	2201      	movs	r2, #1
 8006db2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006db4:	4b0c      	ldr	r3, [pc, #48]	; (8006de8 <vTaskStartScheduler+0x98>)
 8006db6:	2200      	movs	r2, #0
 8006db8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006dba:	f000 fc95 	bl	80076e8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006dbe:	e004      	b.n	8006dca <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	3301      	adds	r3, #1
 8006dc4:	d101      	bne.n	8006dca <vTaskStartScheduler+0x7a>
 8006dc6:	b672      	cpsid	i
 8006dc8:	e7fe      	b.n	8006dc8 <vTaskStartScheduler+0x78>
}
 8006dca:	46c0      	nop			; (mov r8, r8)
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	b005      	add	sp, #20
 8006dd0:	bd90      	pop	{r4, r7, pc}
 8006dd2:	46c0      	nop			; (mov r8, r8)
 8006dd4:	08008b98 	.word	0x08008b98
 8006dd8:	080072f1 	.word	0x080072f1
 8006ddc:	20000794 	.word	0x20000794
 8006de0:	20000790 	.word	0x20000790
 8006de4:	2000077c 	.word	0x2000077c
 8006de8:	20000774 	.word	0x20000774

08006dec <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8006df0:	4b03      	ldr	r3, [pc, #12]	; (8006e00 <vTaskSuspendAll+0x14>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	1c5a      	adds	r2, r3, #1
 8006df6:	4b02      	ldr	r3, [pc, #8]	; (8006e00 <vTaskSuspendAll+0x14>)
 8006df8:	601a      	str	r2, [r3, #0]
	portMEMORY_BARRIER();
}
 8006dfa:	46c0      	nop			; (mov r8, r8)
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	bd80      	pop	{r7, pc}
 8006e00:	20000798 	.word	0x20000798

08006e04 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b084      	sub	sp, #16
 8006e08:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006e0e:	2300      	movs	r3, #0
 8006e10:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006e12:	4b3a      	ldr	r3, [pc, #232]	; (8006efc <xTaskResumeAll+0xf8>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d101      	bne.n	8006e1e <xTaskResumeAll+0x1a>
 8006e1a:	b672      	cpsid	i
 8006e1c:	e7fe      	b.n	8006e1c <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006e1e:	f000 fc97 	bl	8007750 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006e22:	4b36      	ldr	r3, [pc, #216]	; (8006efc <xTaskResumeAll+0xf8>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	1e5a      	subs	r2, r3, #1
 8006e28:	4b34      	ldr	r3, [pc, #208]	; (8006efc <xTaskResumeAll+0xf8>)
 8006e2a:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e2c:	4b33      	ldr	r3, [pc, #204]	; (8006efc <xTaskResumeAll+0xf8>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d15b      	bne.n	8006eec <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006e34:	4b32      	ldr	r3, [pc, #200]	; (8006f00 <xTaskResumeAll+0xfc>)
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d057      	beq.n	8006eec <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006e3c:	e02f      	b.n	8006e9e <xTaskResumeAll+0x9a>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e3e:	4b31      	ldr	r3, [pc, #196]	; (8006f04 <xTaskResumeAll+0x100>)
 8006e40:	68db      	ldr	r3, [r3, #12]
 8006e42:	68db      	ldr	r3, [r3, #12]
 8006e44:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	3318      	adds	r3, #24
 8006e4a:	0018      	movs	r0, r3
 8006e4c:	f7ff fa78 	bl	8006340 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	3304      	adds	r3, #4
 8006e54:	0018      	movs	r0, r3
 8006e56:	f7ff fa73 	bl	8006340 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e5e:	4b2a      	ldr	r3, [pc, #168]	; (8006f08 <xTaskResumeAll+0x104>)
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	429a      	cmp	r2, r3
 8006e64:	d903      	bls.n	8006e6e <xTaskResumeAll+0x6a>
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e6a:	4b27      	ldr	r3, [pc, #156]	; (8006f08 <xTaskResumeAll+0x104>)
 8006e6c:	601a      	str	r2, [r3, #0]
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e72:	0013      	movs	r3, r2
 8006e74:	009b      	lsls	r3, r3, #2
 8006e76:	189b      	adds	r3, r3, r2
 8006e78:	009b      	lsls	r3, r3, #2
 8006e7a:	4a24      	ldr	r2, [pc, #144]	; (8006f0c <xTaskResumeAll+0x108>)
 8006e7c:	189a      	adds	r2, r3, r2
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	3304      	adds	r3, #4
 8006e82:	0019      	movs	r1, r3
 8006e84:	0010      	movs	r0, r2
 8006e86:	f7ff fa03 	bl	8006290 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e8e:	4b20      	ldr	r3, [pc, #128]	; (8006f10 <xTaskResumeAll+0x10c>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e94:	429a      	cmp	r2, r3
 8006e96:	d302      	bcc.n	8006e9e <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 8006e98:	4b1e      	ldr	r3, [pc, #120]	; (8006f14 <xTaskResumeAll+0x110>)
 8006e9a:	2201      	movs	r2, #1
 8006e9c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006e9e:	4b19      	ldr	r3, [pc, #100]	; (8006f04 <xTaskResumeAll+0x100>)
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d1cb      	bne.n	8006e3e <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d001      	beq.n	8006eb0 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006eac:	f000 faca 	bl	8007444 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006eb0:	4b19      	ldr	r3, [pc, #100]	; (8006f18 <xTaskResumeAll+0x114>)
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d00f      	beq.n	8006edc <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006ebc:	f000 f82e 	bl	8006f1c <xTaskIncrementTick>
 8006ec0:	1e03      	subs	r3, r0, #0
 8006ec2:	d002      	beq.n	8006eca <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 8006ec4:	4b13      	ldr	r3, [pc, #76]	; (8006f14 <xTaskResumeAll+0x110>)
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	3b01      	subs	r3, #1
 8006ece:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d1f2      	bne.n	8006ebc <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
 8006ed6:	4b10      	ldr	r3, [pc, #64]	; (8006f18 <xTaskResumeAll+0x114>)
 8006ed8:	2200      	movs	r2, #0
 8006eda:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006edc:	4b0d      	ldr	r3, [pc, #52]	; (8006f14 <xTaskResumeAll+0x110>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d003      	beq.n	8006eec <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006ee4:	2301      	movs	r3, #1
 8006ee6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006ee8:	f000 fc22 	bl	8007730 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006eec:	f000 fc42 	bl	8007774 <vPortExitCritical>

	return xAlreadyYielded;
 8006ef0:	68bb      	ldr	r3, [r7, #8]
}
 8006ef2:	0018      	movs	r0, r3
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	b004      	add	sp, #16
 8006ef8:	bd80      	pop	{r7, pc}
 8006efa:	46c0      	nop			; (mov r8, r8)
 8006efc:	20000798 	.word	0x20000798
 8006f00:	20000770 	.word	0x20000770
 8006f04:	20000730 	.word	0x20000730
 8006f08:	20000778 	.word	0x20000778
 8006f0c:	20000674 	.word	0x20000674
 8006f10:	20000670 	.word	0x20000670
 8006f14:	20000784 	.word	0x20000784
 8006f18:	20000780 	.word	0x20000780

08006f1c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b086      	sub	sp, #24
 8006f20:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006f22:	2300      	movs	r3, #0
 8006f24:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006f26:	4b4a      	ldr	r3, [pc, #296]	; (8007050 <xTaskIncrementTick+0x134>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d000      	beq.n	8006f30 <xTaskIncrementTick+0x14>
 8006f2e:	e07e      	b.n	800702e <xTaskIncrementTick+0x112>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006f30:	4b48      	ldr	r3, [pc, #288]	; (8007054 <xTaskIncrementTick+0x138>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	3301      	adds	r3, #1
 8006f36:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006f38:	4b46      	ldr	r3, [pc, #280]	; (8007054 <xTaskIncrementTick+0x138>)
 8006f3a:	693a      	ldr	r2, [r7, #16]
 8006f3c:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006f3e:	693b      	ldr	r3, [r7, #16]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d117      	bne.n	8006f74 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 8006f44:	4b44      	ldr	r3, [pc, #272]	; (8007058 <xTaskIncrementTick+0x13c>)
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d001      	beq.n	8006f52 <xTaskIncrementTick+0x36>
 8006f4e:	b672      	cpsid	i
 8006f50:	e7fe      	b.n	8006f50 <xTaskIncrementTick+0x34>
 8006f52:	4b41      	ldr	r3, [pc, #260]	; (8007058 <xTaskIncrementTick+0x13c>)
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	60fb      	str	r3, [r7, #12]
 8006f58:	4b40      	ldr	r3, [pc, #256]	; (800705c <xTaskIncrementTick+0x140>)
 8006f5a:	681a      	ldr	r2, [r3, #0]
 8006f5c:	4b3e      	ldr	r3, [pc, #248]	; (8007058 <xTaskIncrementTick+0x13c>)
 8006f5e:	601a      	str	r2, [r3, #0]
 8006f60:	4b3e      	ldr	r3, [pc, #248]	; (800705c <xTaskIncrementTick+0x140>)
 8006f62:	68fa      	ldr	r2, [r7, #12]
 8006f64:	601a      	str	r2, [r3, #0]
 8006f66:	4b3e      	ldr	r3, [pc, #248]	; (8007060 <xTaskIncrementTick+0x144>)
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	1c5a      	adds	r2, r3, #1
 8006f6c:	4b3c      	ldr	r3, [pc, #240]	; (8007060 <xTaskIncrementTick+0x144>)
 8006f6e:	601a      	str	r2, [r3, #0]
 8006f70:	f000 fa68 	bl	8007444 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006f74:	4b3b      	ldr	r3, [pc, #236]	; (8007064 <xTaskIncrementTick+0x148>)
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	693a      	ldr	r2, [r7, #16]
 8006f7a:	429a      	cmp	r2, r3
 8006f7c:	d349      	bcc.n	8007012 <xTaskIncrementTick+0xf6>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006f7e:	4b36      	ldr	r3, [pc, #216]	; (8007058 <xTaskIncrementTick+0x13c>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d104      	bne.n	8006f92 <xTaskIncrementTick+0x76>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f88:	4b36      	ldr	r3, [pc, #216]	; (8007064 <xTaskIncrementTick+0x148>)
 8006f8a:	2201      	movs	r2, #1
 8006f8c:	4252      	negs	r2, r2
 8006f8e:	601a      	str	r2, [r3, #0]
					break;
 8006f90:	e03f      	b.n	8007012 <xTaskIncrementTick+0xf6>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f92:	4b31      	ldr	r3, [pc, #196]	; (8007058 <xTaskIncrementTick+0x13c>)
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	68db      	ldr	r3, [r3, #12]
 8006f98:	68db      	ldr	r3, [r3, #12]
 8006f9a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006f9c:	68bb      	ldr	r3, [r7, #8]
 8006f9e:	685b      	ldr	r3, [r3, #4]
 8006fa0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006fa2:	693a      	ldr	r2, [r7, #16]
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	429a      	cmp	r2, r3
 8006fa8:	d203      	bcs.n	8006fb2 <xTaskIncrementTick+0x96>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006faa:	4b2e      	ldr	r3, [pc, #184]	; (8007064 <xTaskIncrementTick+0x148>)
 8006fac:	687a      	ldr	r2, [r7, #4]
 8006fae:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006fb0:	e02f      	b.n	8007012 <xTaskIncrementTick+0xf6>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006fb2:	68bb      	ldr	r3, [r7, #8]
 8006fb4:	3304      	adds	r3, #4
 8006fb6:	0018      	movs	r0, r3
 8006fb8:	f7ff f9c2 	bl	8006340 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d004      	beq.n	8006fce <xTaskIncrementTick+0xb2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	3318      	adds	r3, #24
 8006fc8:	0018      	movs	r0, r3
 8006fca:	f7ff f9b9 	bl	8006340 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006fce:	68bb      	ldr	r3, [r7, #8]
 8006fd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fd2:	4b25      	ldr	r3, [pc, #148]	; (8007068 <xTaskIncrementTick+0x14c>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	429a      	cmp	r2, r3
 8006fd8:	d903      	bls.n	8006fe2 <xTaskIncrementTick+0xc6>
 8006fda:	68bb      	ldr	r3, [r7, #8]
 8006fdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fde:	4b22      	ldr	r3, [pc, #136]	; (8007068 <xTaskIncrementTick+0x14c>)
 8006fe0:	601a      	str	r2, [r3, #0]
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fe6:	0013      	movs	r3, r2
 8006fe8:	009b      	lsls	r3, r3, #2
 8006fea:	189b      	adds	r3, r3, r2
 8006fec:	009b      	lsls	r3, r3, #2
 8006fee:	4a1f      	ldr	r2, [pc, #124]	; (800706c <xTaskIncrementTick+0x150>)
 8006ff0:	189a      	adds	r2, r3, r2
 8006ff2:	68bb      	ldr	r3, [r7, #8]
 8006ff4:	3304      	adds	r3, #4
 8006ff6:	0019      	movs	r1, r3
 8006ff8:	0010      	movs	r0, r2
 8006ffa:	f7ff f949 	bl	8006290 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007002:	4b1b      	ldr	r3, [pc, #108]	; (8007070 <xTaskIncrementTick+0x154>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007008:	429a      	cmp	r2, r3
 800700a:	d3b8      	bcc.n	8006f7e <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 800700c:	2301      	movs	r3, #1
 800700e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007010:	e7b5      	b.n	8006f7e <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007012:	4b17      	ldr	r3, [pc, #92]	; (8007070 <xTaskIncrementTick+0x154>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007018:	4914      	ldr	r1, [pc, #80]	; (800706c <xTaskIncrementTick+0x150>)
 800701a:	0013      	movs	r3, r2
 800701c:	009b      	lsls	r3, r3, #2
 800701e:	189b      	adds	r3, r3, r2
 8007020:	009b      	lsls	r3, r3, #2
 8007022:	585b      	ldr	r3, [r3, r1]
 8007024:	2b01      	cmp	r3, #1
 8007026:	d907      	bls.n	8007038 <xTaskIncrementTick+0x11c>
			{
				xSwitchRequired = pdTRUE;
 8007028:	2301      	movs	r3, #1
 800702a:	617b      	str	r3, [r7, #20]
 800702c:	e004      	b.n	8007038 <xTaskIncrementTick+0x11c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800702e:	4b11      	ldr	r3, [pc, #68]	; (8007074 <xTaskIncrementTick+0x158>)
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	1c5a      	adds	r2, r3, #1
 8007034:	4b0f      	ldr	r3, [pc, #60]	; (8007074 <xTaskIncrementTick+0x158>)
 8007036:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8007038:	4b0f      	ldr	r3, [pc, #60]	; (8007078 <xTaskIncrementTick+0x15c>)
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d001      	beq.n	8007044 <xTaskIncrementTick+0x128>
		{
			xSwitchRequired = pdTRUE;
 8007040:	2301      	movs	r3, #1
 8007042:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007044:	697b      	ldr	r3, [r7, #20]
}
 8007046:	0018      	movs	r0, r3
 8007048:	46bd      	mov	sp, r7
 800704a:	b006      	add	sp, #24
 800704c:	bd80      	pop	{r7, pc}
 800704e:	46c0      	nop			; (mov r8, r8)
 8007050:	20000798 	.word	0x20000798
 8007054:	20000774 	.word	0x20000774
 8007058:	20000728 	.word	0x20000728
 800705c:	2000072c 	.word	0x2000072c
 8007060:	20000788 	.word	0x20000788
 8007064:	20000790 	.word	0x20000790
 8007068:	20000778 	.word	0x20000778
 800706c:	20000674 	.word	0x20000674
 8007070:	20000670 	.word	0x20000670
 8007074:	20000780 	.word	0x20000780
 8007078:	20000784 	.word	0x20000784

0800707c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800707c:	b580      	push	{r7, lr}
 800707e:	b082      	sub	sp, #8
 8007080:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007082:	4b22      	ldr	r3, [pc, #136]	; (800710c <vTaskSwitchContext+0x90>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d003      	beq.n	8007092 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800708a:	4b21      	ldr	r3, [pc, #132]	; (8007110 <vTaskSwitchContext+0x94>)
 800708c:	2201      	movs	r2, #1
 800708e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007090:	e037      	b.n	8007102 <vTaskSwitchContext+0x86>
		xYieldPending = pdFALSE;
 8007092:	4b1f      	ldr	r3, [pc, #124]	; (8007110 <vTaskSwitchContext+0x94>)
 8007094:	2200      	movs	r2, #0
 8007096:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007098:	4b1e      	ldr	r3, [pc, #120]	; (8007114 <vTaskSwitchContext+0x98>)
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	607b      	str	r3, [r7, #4]
 800709e:	e007      	b.n	80070b0 <vTaskSwitchContext+0x34>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d101      	bne.n	80070aa <vTaskSwitchContext+0x2e>
 80070a6:	b672      	cpsid	i
 80070a8:	e7fe      	b.n	80070a8 <vTaskSwitchContext+0x2c>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	3b01      	subs	r3, #1
 80070ae:	607b      	str	r3, [r7, #4]
 80070b0:	4919      	ldr	r1, [pc, #100]	; (8007118 <vTaskSwitchContext+0x9c>)
 80070b2:	687a      	ldr	r2, [r7, #4]
 80070b4:	0013      	movs	r3, r2
 80070b6:	009b      	lsls	r3, r3, #2
 80070b8:	189b      	adds	r3, r3, r2
 80070ba:	009b      	lsls	r3, r3, #2
 80070bc:	585b      	ldr	r3, [r3, r1]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d0ee      	beq.n	80070a0 <vTaskSwitchContext+0x24>
 80070c2:	687a      	ldr	r2, [r7, #4]
 80070c4:	0013      	movs	r3, r2
 80070c6:	009b      	lsls	r3, r3, #2
 80070c8:	189b      	adds	r3, r3, r2
 80070ca:	009b      	lsls	r3, r3, #2
 80070cc:	4a12      	ldr	r2, [pc, #72]	; (8007118 <vTaskSwitchContext+0x9c>)
 80070ce:	189b      	adds	r3, r3, r2
 80070d0:	603b      	str	r3, [r7, #0]
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	685b      	ldr	r3, [r3, #4]
 80070d6:	685a      	ldr	r2, [r3, #4]
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	605a      	str	r2, [r3, #4]
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	685a      	ldr	r2, [r3, #4]
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	3308      	adds	r3, #8
 80070e4:	429a      	cmp	r2, r3
 80070e6:	d104      	bne.n	80070f2 <vTaskSwitchContext+0x76>
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	685b      	ldr	r3, [r3, #4]
 80070ec:	685a      	ldr	r2, [r3, #4]
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	605a      	str	r2, [r3, #4]
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	685b      	ldr	r3, [r3, #4]
 80070f6:	68da      	ldr	r2, [r3, #12]
 80070f8:	4b08      	ldr	r3, [pc, #32]	; (800711c <vTaskSwitchContext+0xa0>)
 80070fa:	601a      	str	r2, [r3, #0]
 80070fc:	4b05      	ldr	r3, [pc, #20]	; (8007114 <vTaskSwitchContext+0x98>)
 80070fe:	687a      	ldr	r2, [r7, #4]
 8007100:	601a      	str	r2, [r3, #0]
}
 8007102:	46c0      	nop			; (mov r8, r8)
 8007104:	46bd      	mov	sp, r7
 8007106:	b002      	add	sp, #8
 8007108:	bd80      	pop	{r7, pc}
 800710a:	46c0      	nop			; (mov r8, r8)
 800710c:	20000798 	.word	0x20000798
 8007110:	20000784 	.word	0x20000784
 8007114:	20000778 	.word	0x20000778
 8007118:	20000674 	.word	0x20000674
 800711c:	20000670 	.word	0x20000670

08007120 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007120:	b580      	push	{r7, lr}
 8007122:	b082      	sub	sp, #8
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
 8007128:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d101      	bne.n	8007134 <vTaskPlaceOnEventList+0x14>
 8007130:	b672      	cpsid	i
 8007132:	e7fe      	b.n	8007132 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007134:	4b08      	ldr	r3, [pc, #32]	; (8007158 <vTaskPlaceOnEventList+0x38>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	3318      	adds	r3, #24
 800713a:	001a      	movs	r2, r3
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	0011      	movs	r1, r2
 8007140:	0018      	movs	r0, r3
 8007142:	f7ff f8c7 	bl	80062d4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007146:	683b      	ldr	r3, [r7, #0]
 8007148:	2101      	movs	r1, #1
 800714a:	0018      	movs	r0, r3
 800714c:	f000 fa10 	bl	8007570 <prvAddCurrentTaskToDelayedList>
}
 8007150:	46c0      	nop			; (mov r8, r8)
 8007152:	46bd      	mov	sp, r7
 8007154:	b002      	add	sp, #8
 8007156:	bd80      	pop	{r7, pc}
 8007158:	20000670 	.word	0x20000670

0800715c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b084      	sub	sp, #16
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	68db      	ldr	r3, [r3, #12]
 8007168:	68db      	ldr	r3, [r3, #12]
 800716a:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 800716c:	68bb      	ldr	r3, [r7, #8]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d101      	bne.n	8007176 <xTaskRemoveFromEventList+0x1a>
 8007172:	b672      	cpsid	i
 8007174:	e7fe      	b.n	8007174 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	3318      	adds	r3, #24
 800717a:	0018      	movs	r0, r3
 800717c:	f7ff f8e0 	bl	8006340 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007180:	4b1e      	ldr	r3, [pc, #120]	; (80071fc <xTaskRemoveFromEventList+0xa0>)
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d11d      	bne.n	80071c4 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	3304      	adds	r3, #4
 800718c:	0018      	movs	r0, r3
 800718e:	f7ff f8d7 	bl	8006340 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007196:	4b1a      	ldr	r3, [pc, #104]	; (8007200 <xTaskRemoveFromEventList+0xa4>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	429a      	cmp	r2, r3
 800719c:	d903      	bls.n	80071a6 <xTaskRemoveFromEventList+0x4a>
 800719e:	68bb      	ldr	r3, [r7, #8]
 80071a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071a2:	4b17      	ldr	r3, [pc, #92]	; (8007200 <xTaskRemoveFromEventList+0xa4>)
 80071a4:	601a      	str	r2, [r3, #0]
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071aa:	0013      	movs	r3, r2
 80071ac:	009b      	lsls	r3, r3, #2
 80071ae:	189b      	adds	r3, r3, r2
 80071b0:	009b      	lsls	r3, r3, #2
 80071b2:	4a14      	ldr	r2, [pc, #80]	; (8007204 <xTaskRemoveFromEventList+0xa8>)
 80071b4:	189a      	adds	r2, r3, r2
 80071b6:	68bb      	ldr	r3, [r7, #8]
 80071b8:	3304      	adds	r3, #4
 80071ba:	0019      	movs	r1, r3
 80071bc:	0010      	movs	r0, r2
 80071be:	f7ff f867 	bl	8006290 <vListInsertEnd>
 80071c2:	e007      	b.n	80071d4 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80071c4:	68bb      	ldr	r3, [r7, #8]
 80071c6:	3318      	adds	r3, #24
 80071c8:	001a      	movs	r2, r3
 80071ca:	4b0f      	ldr	r3, [pc, #60]	; (8007208 <xTaskRemoveFromEventList+0xac>)
 80071cc:	0011      	movs	r1, r2
 80071ce:	0018      	movs	r0, r3
 80071d0:	f7ff f85e 	bl	8006290 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071d8:	4b0c      	ldr	r3, [pc, #48]	; (800720c <xTaskRemoveFromEventList+0xb0>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071de:	429a      	cmp	r2, r3
 80071e0:	d905      	bls.n	80071ee <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80071e2:	2301      	movs	r3, #1
 80071e4:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80071e6:	4b0a      	ldr	r3, [pc, #40]	; (8007210 <xTaskRemoveFromEventList+0xb4>)
 80071e8:	2201      	movs	r2, #1
 80071ea:	601a      	str	r2, [r3, #0]
 80071ec:	e001      	b.n	80071f2 <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 80071ee:	2300      	movs	r3, #0
 80071f0:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 80071f2:	68fb      	ldr	r3, [r7, #12]
}
 80071f4:	0018      	movs	r0, r3
 80071f6:	46bd      	mov	sp, r7
 80071f8:	b004      	add	sp, #16
 80071fa:	bd80      	pop	{r7, pc}
 80071fc:	20000798 	.word	0x20000798
 8007200:	20000778 	.word	0x20000778
 8007204:	20000674 	.word	0x20000674
 8007208:	20000730 	.word	0x20000730
 800720c:	20000670 	.word	0x20000670
 8007210:	20000784 	.word	0x20000784

08007214 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b082      	sub	sp, #8
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800721c:	4b05      	ldr	r3, [pc, #20]	; (8007234 <vTaskInternalSetTimeOutState+0x20>)
 800721e:	681a      	ldr	r2, [r3, #0]
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007224:	4b04      	ldr	r3, [pc, #16]	; (8007238 <vTaskInternalSetTimeOutState+0x24>)
 8007226:	681a      	ldr	r2, [r3, #0]
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	605a      	str	r2, [r3, #4]
}
 800722c:	46c0      	nop			; (mov r8, r8)
 800722e:	46bd      	mov	sp, r7
 8007230:	b002      	add	sp, #8
 8007232:	bd80      	pop	{r7, pc}
 8007234:	20000788 	.word	0x20000788
 8007238:	20000774 	.word	0x20000774

0800723c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800723c:	b580      	push	{r7, lr}
 800723e:	b086      	sub	sp, #24
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
 8007244:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d101      	bne.n	8007250 <xTaskCheckForTimeOut+0x14>
 800724c:	b672      	cpsid	i
 800724e:	e7fe      	b.n	800724e <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d101      	bne.n	800725a <xTaskCheckForTimeOut+0x1e>
 8007256:	b672      	cpsid	i
 8007258:	e7fe      	b.n	8007258 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 800725a:	f000 fa79 	bl	8007750 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800725e:	4b1d      	ldr	r3, [pc, #116]	; (80072d4 <xTaskCheckForTimeOut+0x98>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	685b      	ldr	r3, [r3, #4]
 8007268:	693a      	ldr	r2, [r7, #16]
 800726a:	1ad3      	subs	r3, r2, r3
 800726c:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	3301      	adds	r3, #1
 8007274:	d102      	bne.n	800727c <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007276:	2300      	movs	r3, #0
 8007278:	617b      	str	r3, [r7, #20]
 800727a:	e024      	b.n	80072c6 <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681a      	ldr	r2, [r3, #0]
 8007280:	4b15      	ldr	r3, [pc, #84]	; (80072d8 <xTaskCheckForTimeOut+0x9c>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	429a      	cmp	r2, r3
 8007286:	d007      	beq.n	8007298 <xTaskCheckForTimeOut+0x5c>
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	685b      	ldr	r3, [r3, #4]
 800728c:	693a      	ldr	r2, [r7, #16]
 800728e:	429a      	cmp	r2, r3
 8007290:	d302      	bcc.n	8007298 <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007292:	2301      	movs	r3, #1
 8007294:	617b      	str	r3, [r7, #20]
 8007296:	e016      	b.n	80072c6 <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	68fa      	ldr	r2, [r7, #12]
 800729e:	429a      	cmp	r2, r3
 80072a0:	d20c      	bcs.n	80072bc <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	681a      	ldr	r2, [r3, #0]
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	1ad2      	subs	r2, r2, r3
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	0018      	movs	r0, r3
 80072b2:	f7ff ffaf 	bl	8007214 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80072b6:	2300      	movs	r3, #0
 80072b8:	617b      	str	r3, [r7, #20]
 80072ba:	e004      	b.n	80072c6 <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	2200      	movs	r2, #0
 80072c0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80072c2:	2301      	movs	r3, #1
 80072c4:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 80072c6:	f000 fa55 	bl	8007774 <vPortExitCritical>

	return xReturn;
 80072ca:	697b      	ldr	r3, [r7, #20]
}
 80072cc:	0018      	movs	r0, r3
 80072ce:	46bd      	mov	sp, r7
 80072d0:	b006      	add	sp, #24
 80072d2:	bd80      	pop	{r7, pc}
 80072d4:	20000774 	.word	0x20000774
 80072d8:	20000788 	.word	0x20000788

080072dc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80072e0:	4b02      	ldr	r3, [pc, #8]	; (80072ec <vTaskMissedYield+0x10>)
 80072e2:	2201      	movs	r2, #1
 80072e4:	601a      	str	r2, [r3, #0]
}
 80072e6:	46c0      	nop			; (mov r8, r8)
 80072e8:	46bd      	mov	sp, r7
 80072ea:	bd80      	pop	{r7, pc}
 80072ec:	20000784 	.word	0x20000784

080072f0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b082      	sub	sp, #8
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80072f8:	f000 f84e 	bl	8007398 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80072fc:	4b03      	ldr	r3, [pc, #12]	; (800730c <prvIdleTask+0x1c>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	2b01      	cmp	r3, #1
 8007302:	d9f9      	bls.n	80072f8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007304:	f000 fa14 	bl	8007730 <vPortYield>
		prvCheckTasksWaitingTermination();
 8007308:	e7f6      	b.n	80072f8 <prvIdleTask+0x8>
 800730a:	46c0      	nop			; (mov r8, r8)
 800730c:	20000674 	.word	0x20000674

08007310 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b082      	sub	sp, #8
 8007314:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007316:	2300      	movs	r3, #0
 8007318:	607b      	str	r3, [r7, #4]
 800731a:	e00c      	b.n	8007336 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800731c:	687a      	ldr	r2, [r7, #4]
 800731e:	0013      	movs	r3, r2
 8007320:	009b      	lsls	r3, r3, #2
 8007322:	189b      	adds	r3, r3, r2
 8007324:	009b      	lsls	r3, r3, #2
 8007326:	4a14      	ldr	r2, [pc, #80]	; (8007378 <prvInitialiseTaskLists+0x68>)
 8007328:	189b      	adds	r3, r3, r2
 800732a:	0018      	movs	r0, r3
 800732c:	f7fe ff87 	bl	800623e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	3301      	adds	r3, #1
 8007334:	607b      	str	r3, [r7, #4]
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2b06      	cmp	r3, #6
 800733a:	d9ef      	bls.n	800731c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800733c:	4b0f      	ldr	r3, [pc, #60]	; (800737c <prvInitialiseTaskLists+0x6c>)
 800733e:	0018      	movs	r0, r3
 8007340:	f7fe ff7d 	bl	800623e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007344:	4b0e      	ldr	r3, [pc, #56]	; (8007380 <prvInitialiseTaskLists+0x70>)
 8007346:	0018      	movs	r0, r3
 8007348:	f7fe ff79 	bl	800623e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800734c:	4b0d      	ldr	r3, [pc, #52]	; (8007384 <prvInitialiseTaskLists+0x74>)
 800734e:	0018      	movs	r0, r3
 8007350:	f7fe ff75 	bl	800623e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007354:	4b0c      	ldr	r3, [pc, #48]	; (8007388 <prvInitialiseTaskLists+0x78>)
 8007356:	0018      	movs	r0, r3
 8007358:	f7fe ff71 	bl	800623e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800735c:	4b0b      	ldr	r3, [pc, #44]	; (800738c <prvInitialiseTaskLists+0x7c>)
 800735e:	0018      	movs	r0, r3
 8007360:	f7fe ff6d 	bl	800623e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007364:	4b0a      	ldr	r3, [pc, #40]	; (8007390 <prvInitialiseTaskLists+0x80>)
 8007366:	4a05      	ldr	r2, [pc, #20]	; (800737c <prvInitialiseTaskLists+0x6c>)
 8007368:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800736a:	4b0a      	ldr	r3, [pc, #40]	; (8007394 <prvInitialiseTaskLists+0x84>)
 800736c:	4a04      	ldr	r2, [pc, #16]	; (8007380 <prvInitialiseTaskLists+0x70>)
 800736e:	601a      	str	r2, [r3, #0]
}
 8007370:	46c0      	nop			; (mov r8, r8)
 8007372:	46bd      	mov	sp, r7
 8007374:	b002      	add	sp, #8
 8007376:	bd80      	pop	{r7, pc}
 8007378:	20000674 	.word	0x20000674
 800737c:	20000700 	.word	0x20000700
 8007380:	20000714 	.word	0x20000714
 8007384:	20000730 	.word	0x20000730
 8007388:	20000744 	.word	0x20000744
 800738c:	2000075c 	.word	0x2000075c
 8007390:	20000728 	.word	0x20000728
 8007394:	2000072c 	.word	0x2000072c

08007398 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b082      	sub	sp, #8
 800739c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800739e:	e01a      	b.n	80073d6 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 80073a0:	f000 f9d6 	bl	8007750 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80073a4:	4b10      	ldr	r3, [pc, #64]	; (80073e8 <prvCheckTasksWaitingTermination+0x50>)
 80073a6:	68db      	ldr	r3, [r3, #12]
 80073a8:	68db      	ldr	r3, [r3, #12]
 80073aa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	3304      	adds	r3, #4
 80073b0:	0018      	movs	r0, r3
 80073b2:	f7fe ffc5 	bl	8006340 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80073b6:	4b0d      	ldr	r3, [pc, #52]	; (80073ec <prvCheckTasksWaitingTermination+0x54>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	1e5a      	subs	r2, r3, #1
 80073bc:	4b0b      	ldr	r3, [pc, #44]	; (80073ec <prvCheckTasksWaitingTermination+0x54>)
 80073be:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 80073c0:	4b0b      	ldr	r3, [pc, #44]	; (80073f0 <prvCheckTasksWaitingTermination+0x58>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	1e5a      	subs	r2, r3, #1
 80073c6:	4b0a      	ldr	r3, [pc, #40]	; (80073f0 <prvCheckTasksWaitingTermination+0x58>)
 80073c8:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 80073ca:	f000 f9d3 	bl	8007774 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	0018      	movs	r0, r3
 80073d2:	f000 f80f 	bl	80073f4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80073d6:	4b06      	ldr	r3, [pc, #24]	; (80073f0 <prvCheckTasksWaitingTermination+0x58>)
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d1e0      	bne.n	80073a0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80073de:	46c0      	nop			; (mov r8, r8)
 80073e0:	46c0      	nop			; (mov r8, r8)
 80073e2:	46bd      	mov	sp, r7
 80073e4:	b002      	add	sp, #8
 80073e6:	bd80      	pop	{r7, pc}
 80073e8:	20000744 	.word	0x20000744
 80073ec:	20000770 	.word	0x20000770
 80073f0:	20000758 	.word	0x20000758

080073f4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b082      	sub	sp, #8
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2251      	movs	r2, #81	; 0x51
 8007400:	5c9b      	ldrb	r3, [r3, r2]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d109      	bne.n	800741a <prvDeleteTCB+0x26>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800740a:	0018      	movs	r0, r3
 800740c:	f000 fade 	bl	80079cc <vPortFree>
				vPortFree( pxTCB );
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	0018      	movs	r0, r3
 8007414:	f000 fada 	bl	80079cc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007418:	e010      	b.n	800743c <prvDeleteTCB+0x48>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2251      	movs	r2, #81	; 0x51
 800741e:	5c9b      	ldrb	r3, [r3, r2]
 8007420:	2b01      	cmp	r3, #1
 8007422:	d104      	bne.n	800742e <prvDeleteTCB+0x3a>
				vPortFree( pxTCB );
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	0018      	movs	r0, r3
 8007428:	f000 fad0 	bl	80079cc <vPortFree>
	}
 800742c:	e006      	b.n	800743c <prvDeleteTCB+0x48>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2251      	movs	r2, #81	; 0x51
 8007432:	5c9b      	ldrb	r3, [r3, r2]
 8007434:	2b02      	cmp	r3, #2
 8007436:	d001      	beq.n	800743c <prvDeleteTCB+0x48>
 8007438:	b672      	cpsid	i
 800743a:	e7fe      	b.n	800743a <prvDeleteTCB+0x46>
	}
 800743c:	46c0      	nop			; (mov r8, r8)
 800743e:	46bd      	mov	sp, r7
 8007440:	b002      	add	sp, #8
 8007442:	bd80      	pop	{r7, pc}

08007444 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b082      	sub	sp, #8
 8007448:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800744a:	4b0b      	ldr	r3, [pc, #44]	; (8007478 <prvResetNextTaskUnblockTime+0x34>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d104      	bne.n	800745e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007454:	4b09      	ldr	r3, [pc, #36]	; (800747c <prvResetNextTaskUnblockTime+0x38>)
 8007456:	2201      	movs	r2, #1
 8007458:	4252      	negs	r2, r2
 800745a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800745c:	e008      	b.n	8007470 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800745e:	4b06      	ldr	r3, [pc, #24]	; (8007478 <prvResetNextTaskUnblockTime+0x34>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	68db      	ldr	r3, [r3, #12]
 8007464:	68db      	ldr	r3, [r3, #12]
 8007466:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	685a      	ldr	r2, [r3, #4]
 800746c:	4b03      	ldr	r3, [pc, #12]	; (800747c <prvResetNextTaskUnblockTime+0x38>)
 800746e:	601a      	str	r2, [r3, #0]
}
 8007470:	46c0      	nop			; (mov r8, r8)
 8007472:	46bd      	mov	sp, r7
 8007474:	b002      	add	sp, #8
 8007476:	bd80      	pop	{r7, pc}
 8007478:	20000728 	.word	0x20000728
 800747c:	20000790 	.word	0x20000790

08007480 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007480:	b580      	push	{r7, lr}
 8007482:	b082      	sub	sp, #8
 8007484:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007486:	4b0a      	ldr	r3, [pc, #40]	; (80074b0 <xTaskGetSchedulerState+0x30>)
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d102      	bne.n	8007494 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800748e:	2301      	movs	r3, #1
 8007490:	607b      	str	r3, [r7, #4]
 8007492:	e008      	b.n	80074a6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007494:	4b07      	ldr	r3, [pc, #28]	; (80074b4 <xTaskGetSchedulerState+0x34>)
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d102      	bne.n	80074a2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800749c:	2302      	movs	r3, #2
 800749e:	607b      	str	r3, [r7, #4]
 80074a0:	e001      	b.n	80074a6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80074a2:	2300      	movs	r3, #0
 80074a4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80074a6:	687b      	ldr	r3, [r7, #4]
	}
 80074a8:	0018      	movs	r0, r3
 80074aa:	46bd      	mov	sp, r7
 80074ac:	b002      	add	sp, #8
 80074ae:	bd80      	pop	{r7, pc}
 80074b0:	2000077c 	.word	0x2000077c
 80074b4:	20000798 	.word	0x20000798

080074b8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b084      	sub	sp, #16
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80074c4:	2300      	movs	r3, #0
 80074c6:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d044      	beq.n	8007558 <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80074ce:	4b25      	ldr	r3, [pc, #148]	; (8007564 <xTaskPriorityDisinherit+0xac>)
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	68ba      	ldr	r2, [r7, #8]
 80074d4:	429a      	cmp	r2, r3
 80074d6:	d001      	beq.n	80074dc <xTaskPriorityDisinherit+0x24>
 80074d8:	b672      	cpsid	i
 80074da:	e7fe      	b.n	80074da <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 80074dc:	68bb      	ldr	r3, [r7, #8]
 80074de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d101      	bne.n	80074e8 <xTaskPriorityDisinherit+0x30>
 80074e4:	b672      	cpsid	i
 80074e6:	e7fe      	b.n	80074e6 <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80074ec:	1e5a      	subs	r2, r3, #1
 80074ee:	68bb      	ldr	r3, [r7, #8]
 80074f0:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80074f2:	68bb      	ldr	r3, [r7, #8]
 80074f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074f6:	68bb      	ldr	r3, [r7, #8]
 80074f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074fa:	429a      	cmp	r2, r3
 80074fc:	d02c      	beq.n	8007558 <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007502:	2b00      	cmp	r3, #0
 8007504:	d128      	bne.n	8007558 <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007506:	68bb      	ldr	r3, [r7, #8]
 8007508:	3304      	adds	r3, #4
 800750a:	0018      	movs	r0, r3
 800750c:	f7fe ff18 	bl	8006340 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007514:	68bb      	ldr	r3, [r7, #8]
 8007516:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800751c:	2207      	movs	r2, #7
 800751e:	1ad2      	subs	r2, r2, r3
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007528:	4b0f      	ldr	r3, [pc, #60]	; (8007568 <xTaskPriorityDisinherit+0xb0>)
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	429a      	cmp	r2, r3
 800752e:	d903      	bls.n	8007538 <xTaskPriorityDisinherit+0x80>
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007534:	4b0c      	ldr	r3, [pc, #48]	; (8007568 <xTaskPriorityDisinherit+0xb0>)
 8007536:	601a      	str	r2, [r3, #0]
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800753c:	0013      	movs	r3, r2
 800753e:	009b      	lsls	r3, r3, #2
 8007540:	189b      	adds	r3, r3, r2
 8007542:	009b      	lsls	r3, r3, #2
 8007544:	4a09      	ldr	r2, [pc, #36]	; (800756c <xTaskPriorityDisinherit+0xb4>)
 8007546:	189a      	adds	r2, r3, r2
 8007548:	68bb      	ldr	r3, [r7, #8]
 800754a:	3304      	adds	r3, #4
 800754c:	0019      	movs	r1, r3
 800754e:	0010      	movs	r0, r2
 8007550:	f7fe fe9e 	bl	8006290 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007554:	2301      	movs	r3, #1
 8007556:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007558:	68fb      	ldr	r3, [r7, #12]
	}
 800755a:	0018      	movs	r0, r3
 800755c:	46bd      	mov	sp, r7
 800755e:	b004      	add	sp, #16
 8007560:	bd80      	pop	{r7, pc}
 8007562:	46c0      	nop			; (mov r8, r8)
 8007564:	20000670 	.word	0x20000670
 8007568:	20000778 	.word	0x20000778
 800756c:	20000674 	.word	0x20000674

08007570 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007570:	b580      	push	{r7, lr}
 8007572:	b084      	sub	sp, #16
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
 8007578:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800757a:	4b21      	ldr	r3, [pc, #132]	; (8007600 <prvAddCurrentTaskToDelayedList+0x90>)
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007580:	4b20      	ldr	r3, [pc, #128]	; (8007604 <prvAddCurrentTaskToDelayedList+0x94>)
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	3304      	adds	r3, #4
 8007586:	0018      	movs	r0, r3
 8007588:	f7fe feda 	bl	8006340 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	3301      	adds	r3, #1
 8007590:	d10b      	bne.n	80075aa <prvAddCurrentTaskToDelayedList+0x3a>
 8007592:	683b      	ldr	r3, [r7, #0]
 8007594:	2b00      	cmp	r3, #0
 8007596:	d008      	beq.n	80075aa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007598:	4b1a      	ldr	r3, [pc, #104]	; (8007604 <prvAddCurrentTaskToDelayedList+0x94>)
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	1d1a      	adds	r2, r3, #4
 800759e:	4b1a      	ldr	r3, [pc, #104]	; (8007608 <prvAddCurrentTaskToDelayedList+0x98>)
 80075a0:	0011      	movs	r1, r2
 80075a2:	0018      	movs	r0, r3
 80075a4:	f7fe fe74 	bl	8006290 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80075a8:	e026      	b.n	80075f8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80075aa:	68fa      	ldr	r2, [r7, #12]
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	18d3      	adds	r3, r2, r3
 80075b0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80075b2:	4b14      	ldr	r3, [pc, #80]	; (8007604 <prvAddCurrentTaskToDelayedList+0x94>)
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	68ba      	ldr	r2, [r7, #8]
 80075b8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80075ba:	68ba      	ldr	r2, [r7, #8]
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	429a      	cmp	r2, r3
 80075c0:	d209      	bcs.n	80075d6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80075c2:	4b12      	ldr	r3, [pc, #72]	; (800760c <prvAddCurrentTaskToDelayedList+0x9c>)
 80075c4:	681a      	ldr	r2, [r3, #0]
 80075c6:	4b0f      	ldr	r3, [pc, #60]	; (8007604 <prvAddCurrentTaskToDelayedList+0x94>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	3304      	adds	r3, #4
 80075cc:	0019      	movs	r1, r3
 80075ce:	0010      	movs	r0, r2
 80075d0:	f7fe fe80 	bl	80062d4 <vListInsert>
}
 80075d4:	e010      	b.n	80075f8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80075d6:	4b0e      	ldr	r3, [pc, #56]	; (8007610 <prvAddCurrentTaskToDelayedList+0xa0>)
 80075d8:	681a      	ldr	r2, [r3, #0]
 80075da:	4b0a      	ldr	r3, [pc, #40]	; (8007604 <prvAddCurrentTaskToDelayedList+0x94>)
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	3304      	adds	r3, #4
 80075e0:	0019      	movs	r1, r3
 80075e2:	0010      	movs	r0, r2
 80075e4:	f7fe fe76 	bl	80062d4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80075e8:	4b0a      	ldr	r3, [pc, #40]	; (8007614 <prvAddCurrentTaskToDelayedList+0xa4>)
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	68ba      	ldr	r2, [r7, #8]
 80075ee:	429a      	cmp	r2, r3
 80075f0:	d202      	bcs.n	80075f8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80075f2:	4b08      	ldr	r3, [pc, #32]	; (8007614 <prvAddCurrentTaskToDelayedList+0xa4>)
 80075f4:	68ba      	ldr	r2, [r7, #8]
 80075f6:	601a      	str	r2, [r3, #0]
}
 80075f8:	46c0      	nop			; (mov r8, r8)
 80075fa:	46bd      	mov	sp, r7
 80075fc:	b004      	add	sp, #16
 80075fe:	bd80      	pop	{r7, pc}
 8007600:	20000774 	.word	0x20000774
 8007604:	20000670 	.word	0x20000670
 8007608:	2000075c 	.word	0x2000075c
 800760c:	2000072c 	.word	0x2000072c
 8007610:	20000728 	.word	0x20000728
 8007614:	20000790 	.word	0x20000790

08007618 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007618:	b580      	push	{r7, lr}
 800761a:	b084      	sub	sp, #16
 800761c:	af00      	add	r7, sp, #0
 800761e:	60f8      	str	r0, [r7, #12]
 8007620:	60b9      	str	r1, [r7, #8]
 8007622:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	3b04      	subs	r3, #4
 8007628:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	2280      	movs	r2, #128	; 0x80
 800762e:	0452      	lsls	r2, r2, #17
 8007630:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	3b04      	subs	r3, #4
 8007636:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8007638:	68ba      	ldr	r2, [r7, #8]
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	3b04      	subs	r3, #4
 8007642:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007644:	4a08      	ldr	r2, [pc, #32]	; (8007668 <pxPortInitialiseStack+0x50>)
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	3b14      	subs	r3, #20
 800764e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007650:	687a      	ldr	r2, [r7, #4]
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	3b20      	subs	r3, #32
 800765a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800765c:	68fb      	ldr	r3, [r7, #12]
}
 800765e:	0018      	movs	r0, r3
 8007660:	46bd      	mov	sp, r7
 8007662:	b004      	add	sp, #16
 8007664:	bd80      	pop	{r7, pc}
 8007666:	46c0      	nop			; (mov r8, r8)
 8007668:	0800766d 	.word	0x0800766d

0800766c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b082      	sub	sp, #8
 8007670:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8007672:	2300      	movs	r3, #0
 8007674:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007676:	4b08      	ldr	r3, [pc, #32]	; (8007698 <prvTaskExitError+0x2c>)
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	3301      	adds	r3, #1
 800767c:	d001      	beq.n	8007682 <prvTaskExitError+0x16>
 800767e:	b672      	cpsid	i
 8007680:	e7fe      	b.n	8007680 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8007682:	b672      	cpsid	i
	while( ulDummy == 0 )
 8007684:	46c0      	nop			; (mov r8, r8)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d0fc      	beq.n	8007686 <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800768c:	46c0      	nop			; (mov r8, r8)
 800768e:	46c0      	nop			; (mov r8, r8)
 8007690:	46bd      	mov	sp, r7
 8007692:	b002      	add	sp, #8
 8007694:	bd80      	pop	{r7, pc}
 8007696:	46c0      	nop			; (mov r8, r8)
 8007698:	20000250 	.word	0x20000250

0800769c <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 800769c:	b580      	push	{r7, lr}
 800769e:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 80076a0:	46c0      	nop			; (mov r8, r8)
 80076a2:	46bd      	mov	sp, r7
 80076a4:	bd80      	pop	{r7, pc}
	...

080076b0 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 80076b0:	4a0b      	ldr	r2, [pc, #44]	; (80076e0 <pxCurrentTCBConst2>)
 80076b2:	6813      	ldr	r3, [r2, #0]
 80076b4:	6818      	ldr	r0, [r3, #0]
 80076b6:	3020      	adds	r0, #32
 80076b8:	f380 8809 	msr	PSP, r0
 80076bc:	2002      	movs	r0, #2
 80076be:	f380 8814 	msr	CONTROL, r0
 80076c2:	f3bf 8f6f 	isb	sy
 80076c6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 80076c8:	46ae      	mov	lr, r5
 80076ca:	bc08      	pop	{r3}
 80076cc:	bc04      	pop	{r2}
 80076ce:	b662      	cpsie	i
 80076d0:	4718      	bx	r3
 80076d2:	46c0      	nop			; (mov r8, r8)
 80076d4:	46c0      	nop			; (mov r8, r8)
 80076d6:	46c0      	nop			; (mov r8, r8)
 80076d8:	46c0      	nop			; (mov r8, r8)
 80076da:	46c0      	nop			; (mov r8, r8)
 80076dc:	46c0      	nop			; (mov r8, r8)
 80076de:	46c0      	nop			; (mov r8, r8)

080076e0 <pxCurrentTCBConst2>:
 80076e0:	20000670 	.word	0x20000670
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 80076e4:	46c0      	nop			; (mov r8, r8)
 80076e6:	46c0      	nop			; (mov r8, r8)

080076e8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 80076ec:	4b0e      	ldr	r3, [pc, #56]	; (8007728 <xPortStartScheduler+0x40>)
 80076ee:	681a      	ldr	r2, [r3, #0]
 80076f0:	4b0d      	ldr	r3, [pc, #52]	; (8007728 <xPortStartScheduler+0x40>)
 80076f2:	21ff      	movs	r1, #255	; 0xff
 80076f4:	0409      	lsls	r1, r1, #16
 80076f6:	430a      	orrs	r2, r1
 80076f8:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 80076fa:	4b0b      	ldr	r3, [pc, #44]	; (8007728 <xPortStartScheduler+0x40>)
 80076fc:	681a      	ldr	r2, [r3, #0]
 80076fe:	4b0a      	ldr	r3, [pc, #40]	; (8007728 <xPortStartScheduler+0x40>)
 8007700:	21ff      	movs	r1, #255	; 0xff
 8007702:	0609      	lsls	r1, r1, #24
 8007704:	430a      	orrs	r2, r1
 8007706:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 8007708:	f000 f898 	bl	800783c <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800770c:	4b07      	ldr	r3, [pc, #28]	; (800772c <xPortStartScheduler+0x44>)
 800770e:	2200      	movs	r2, #0
 8007710:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8007712:	f7ff ffcd 	bl	80076b0 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007716:	f7ff fcb1 	bl	800707c <vTaskSwitchContext>
	prvTaskExitError();
 800771a:	f7ff ffa7 	bl	800766c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800771e:	2300      	movs	r3, #0
}
 8007720:	0018      	movs	r0, r3
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}
 8007726:	46c0      	nop			; (mov r8, r8)
 8007728:	e000ed20 	.word	0xe000ed20
 800772c:	20000250 	.word	0x20000250

08007730 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8007730:	b580      	push	{r7, lr}
 8007732:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8007734:	4b05      	ldr	r3, [pc, #20]	; (800774c <vPortYield+0x1c>)
 8007736:	2280      	movs	r2, #128	; 0x80
 8007738:	0552      	lsls	r2, r2, #21
 800773a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800773c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8007740:	f3bf 8f6f 	isb	sy
}
 8007744:	46c0      	nop			; (mov r8, r8)
 8007746:	46bd      	mov	sp, r7
 8007748:	bd80      	pop	{r7, pc}
 800774a:	46c0      	nop			; (mov r8, r8)
 800774c:	e000ed04 	.word	0xe000ed04

08007750 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007750:	b580      	push	{r7, lr}
 8007752:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8007754:	b672      	cpsid	i
    uxCriticalNesting++;
 8007756:	4b06      	ldr	r3, [pc, #24]	; (8007770 <vPortEnterCritical+0x20>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	1c5a      	adds	r2, r3, #1
 800775c:	4b04      	ldr	r3, [pc, #16]	; (8007770 <vPortEnterCritical+0x20>)
 800775e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8007760:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8007764:	f3bf 8f6f 	isb	sy
}
 8007768:	46c0      	nop			; (mov r8, r8)
 800776a:	46bd      	mov	sp, r7
 800776c:	bd80      	pop	{r7, pc}
 800776e:	46c0      	nop			; (mov r8, r8)
 8007770:	20000250 	.word	0x20000250

08007774 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007774:	b580      	push	{r7, lr}
 8007776:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007778:	4b09      	ldr	r3, [pc, #36]	; (80077a0 <vPortExitCritical+0x2c>)
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d101      	bne.n	8007784 <vPortExitCritical+0x10>
 8007780:	b672      	cpsid	i
 8007782:	e7fe      	b.n	8007782 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8007784:	4b06      	ldr	r3, [pc, #24]	; (80077a0 <vPortExitCritical+0x2c>)
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	1e5a      	subs	r2, r3, #1
 800778a:	4b05      	ldr	r3, [pc, #20]	; (80077a0 <vPortExitCritical+0x2c>)
 800778c:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 800778e:	4b04      	ldr	r3, [pc, #16]	; (80077a0 <vPortExitCritical+0x2c>)
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	2b00      	cmp	r3, #0
 8007794:	d100      	bne.n	8007798 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 8007796:	b662      	cpsie	i
    }
}
 8007798:	46c0      	nop			; (mov r8, r8)
 800779a:	46bd      	mov	sp, r7
 800779c:	bd80      	pop	{r7, pc}
 800779e:	46c0      	nop			; (mov r8, r8)
 80077a0:	20000250 	.word	0x20000250

080077a4 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 80077a4:	f3ef 8010 	mrs	r0, PRIMASK
 80077a8:	b672      	cpsid	i
 80077aa:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 80077ac:	46c0      	nop			; (mov r8, r8)
 80077ae:	0018      	movs	r0, r3

080077b0 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 80077b0:	f380 8810 	msr	PRIMASK, r0
 80077b4:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 80077b6:	46c0      	nop			; (mov r8, r8)
	...

080077c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80077c0:	f3ef 8009 	mrs	r0, PSP
 80077c4:	4b0e      	ldr	r3, [pc, #56]	; (8007800 <pxCurrentTCBConst>)
 80077c6:	681a      	ldr	r2, [r3, #0]
 80077c8:	3820      	subs	r0, #32
 80077ca:	6010      	str	r0, [r2, #0]
 80077cc:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80077ce:	4644      	mov	r4, r8
 80077d0:	464d      	mov	r5, r9
 80077d2:	4656      	mov	r6, sl
 80077d4:	465f      	mov	r7, fp
 80077d6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80077d8:	b508      	push	{r3, lr}
 80077da:	b672      	cpsid	i
 80077dc:	f7ff fc4e 	bl	800707c <vTaskSwitchContext>
 80077e0:	b662      	cpsie	i
 80077e2:	bc0c      	pop	{r2, r3}
 80077e4:	6811      	ldr	r1, [r2, #0]
 80077e6:	6808      	ldr	r0, [r1, #0]
 80077e8:	3010      	adds	r0, #16
 80077ea:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80077ec:	46a0      	mov	r8, r4
 80077ee:	46a9      	mov	r9, r5
 80077f0:	46b2      	mov	sl, r6
 80077f2:	46bb      	mov	fp, r7
 80077f4:	f380 8809 	msr	PSP, r0
 80077f8:	3820      	subs	r0, #32
 80077fa:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80077fc:	4718      	bx	r3
 80077fe:	46c0      	nop			; (mov r8, r8)

08007800 <pxCurrentTCBConst>:
 8007800:	20000670 	.word	0x20000670
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8007804:	46c0      	nop			; (mov r8, r8)
 8007806:	46c0      	nop			; (mov r8, r8)

08007808 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b082      	sub	sp, #8
 800780c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800780e:	f7ff ffc9 	bl	80077a4 <ulSetInterruptMaskFromISR>
 8007812:	0003      	movs	r3, r0
 8007814:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007816:	f7ff fb81 	bl	8006f1c <xTaskIncrementTick>
 800781a:	1e03      	subs	r3, r0, #0
 800781c:	d003      	beq.n	8007826 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 800781e:	4b06      	ldr	r3, [pc, #24]	; (8007838 <SysTick_Handler+0x30>)
 8007820:	2280      	movs	r2, #128	; 0x80
 8007822:	0552      	lsls	r2, r2, #21
 8007824:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	0018      	movs	r0, r3
 800782a:	f7ff ffc1 	bl	80077b0 <vClearInterruptMaskFromISR>
}
 800782e:	46c0      	nop			; (mov r8, r8)
 8007830:	46bd      	mov	sp, r7
 8007832:	b002      	add	sp, #8
 8007834:	bd80      	pop	{r7, pc}
 8007836:	46c0      	nop			; (mov r8, r8)
 8007838:	e000ed04 	.word	0xe000ed04

0800783c <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 800783c:	b580      	push	{r7, lr}
 800783e:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 8007840:	4b0b      	ldr	r3, [pc, #44]	; (8007870 <prvSetupTimerInterrupt+0x34>)
 8007842:	2200      	movs	r2, #0
 8007844:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 8007846:	4b0b      	ldr	r3, [pc, #44]	; (8007874 <prvSetupTimerInterrupt+0x38>)
 8007848:	2200      	movs	r2, #0
 800784a:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800784c:	4b0a      	ldr	r3, [pc, #40]	; (8007878 <prvSetupTimerInterrupt+0x3c>)
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	22fa      	movs	r2, #250	; 0xfa
 8007852:	0091      	lsls	r1, r2, #2
 8007854:	0018      	movs	r0, r3
 8007856:	f7f8 fc5f 	bl	8000118 <__udivsi3>
 800785a:	0003      	movs	r3, r0
 800785c:	001a      	movs	r2, r3
 800785e:	4b07      	ldr	r3, [pc, #28]	; (800787c <prvSetupTimerInterrupt+0x40>)
 8007860:	3a01      	subs	r2, #1
 8007862:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8007864:	4b02      	ldr	r3, [pc, #8]	; (8007870 <prvSetupTimerInterrupt+0x34>)
 8007866:	2207      	movs	r2, #7
 8007868:	601a      	str	r2, [r3, #0]
}
 800786a:	46c0      	nop			; (mov r8, r8)
 800786c:	46bd      	mov	sp, r7
 800786e:	bd80      	pop	{r7, pc}
 8007870:	e000e010 	.word	0xe000e010
 8007874:	e000e018 	.word	0xe000e018
 8007878:	20000244 	.word	0x20000244
 800787c:	e000e014 	.word	0xe000e014

08007880 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007880:	b580      	push	{r7, lr}
 8007882:	b086      	sub	sp, #24
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007888:	2300      	movs	r3, #0
 800788a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800788c:	f7ff faae 	bl	8006dec <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007890:	4b49      	ldr	r3, [pc, #292]	; (80079b8 <pvPortMalloc+0x138>)
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d101      	bne.n	800789c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007898:	f000 f8e0 	bl	8007a5c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800789c:	4b47      	ldr	r3, [pc, #284]	; (80079bc <pvPortMalloc+0x13c>)
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	687a      	ldr	r2, [r7, #4]
 80078a2:	4013      	ands	r3, r2
 80078a4:	d000      	beq.n	80078a8 <pvPortMalloc+0x28>
 80078a6:	e079      	b.n	800799c <pvPortMalloc+0x11c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d012      	beq.n	80078d4 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 80078ae:	2208      	movs	r2, #8
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	189b      	adds	r3, r3, r2
 80078b4:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2207      	movs	r2, #7
 80078ba:	4013      	ands	r3, r2
 80078bc:	d00a      	beq.n	80078d4 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2207      	movs	r2, #7
 80078c2:	4393      	bics	r3, r2
 80078c4:	3308      	adds	r3, #8
 80078c6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2207      	movs	r2, #7
 80078cc:	4013      	ands	r3, r2
 80078ce:	d001      	beq.n	80078d4 <pvPortMalloc+0x54>
 80078d0:	b672      	cpsid	i
 80078d2:	e7fe      	b.n	80078d2 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d060      	beq.n	800799c <pvPortMalloc+0x11c>
 80078da:	4b39      	ldr	r3, [pc, #228]	; (80079c0 <pvPortMalloc+0x140>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	687a      	ldr	r2, [r7, #4]
 80078e0:	429a      	cmp	r2, r3
 80078e2:	d85b      	bhi.n	800799c <pvPortMalloc+0x11c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80078e4:	4b37      	ldr	r3, [pc, #220]	; (80079c4 <pvPortMalloc+0x144>)
 80078e6:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 80078e8:	4b36      	ldr	r3, [pc, #216]	; (80079c4 <pvPortMalloc+0x144>)
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80078ee:	e004      	b.n	80078fa <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 80078f0:	697b      	ldr	r3, [r7, #20]
 80078f2:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 80078f4:	697b      	ldr	r3, [r7, #20]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80078fa:	697b      	ldr	r3, [r7, #20]
 80078fc:	685b      	ldr	r3, [r3, #4]
 80078fe:	687a      	ldr	r2, [r7, #4]
 8007900:	429a      	cmp	r2, r3
 8007902:	d903      	bls.n	800790c <pvPortMalloc+0x8c>
 8007904:	697b      	ldr	r3, [r7, #20]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d1f1      	bne.n	80078f0 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800790c:	4b2a      	ldr	r3, [pc, #168]	; (80079b8 <pvPortMalloc+0x138>)
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	697a      	ldr	r2, [r7, #20]
 8007912:	429a      	cmp	r2, r3
 8007914:	d042      	beq.n	800799c <pvPortMalloc+0x11c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007916:	693b      	ldr	r3, [r7, #16]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	2208      	movs	r2, #8
 800791c:	189b      	adds	r3, r3, r2
 800791e:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007920:	697b      	ldr	r3, [r7, #20]
 8007922:	681a      	ldr	r2, [r3, #0]
 8007924:	693b      	ldr	r3, [r7, #16]
 8007926:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007928:	697b      	ldr	r3, [r7, #20]
 800792a:	685a      	ldr	r2, [r3, #4]
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	1ad2      	subs	r2, r2, r3
 8007930:	2308      	movs	r3, #8
 8007932:	005b      	lsls	r3, r3, #1
 8007934:	429a      	cmp	r2, r3
 8007936:	d916      	bls.n	8007966 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007938:	697a      	ldr	r2, [r7, #20]
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	18d3      	adds	r3, r2, r3
 800793e:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007940:	68bb      	ldr	r3, [r7, #8]
 8007942:	2207      	movs	r2, #7
 8007944:	4013      	ands	r3, r2
 8007946:	d001      	beq.n	800794c <pvPortMalloc+0xcc>
 8007948:	b672      	cpsid	i
 800794a:	e7fe      	b.n	800794a <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800794c:	697b      	ldr	r3, [r7, #20]
 800794e:	685a      	ldr	r2, [r3, #4]
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	1ad2      	subs	r2, r2, r3
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007958:	697b      	ldr	r3, [r7, #20]
 800795a:	687a      	ldr	r2, [r7, #4]
 800795c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800795e:	68bb      	ldr	r3, [r7, #8]
 8007960:	0018      	movs	r0, r3
 8007962:	f000 f8db 	bl	8007b1c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007966:	4b16      	ldr	r3, [pc, #88]	; (80079c0 <pvPortMalloc+0x140>)
 8007968:	681a      	ldr	r2, [r3, #0]
 800796a:	697b      	ldr	r3, [r7, #20]
 800796c:	685b      	ldr	r3, [r3, #4]
 800796e:	1ad2      	subs	r2, r2, r3
 8007970:	4b13      	ldr	r3, [pc, #76]	; (80079c0 <pvPortMalloc+0x140>)
 8007972:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007974:	4b12      	ldr	r3, [pc, #72]	; (80079c0 <pvPortMalloc+0x140>)
 8007976:	681a      	ldr	r2, [r3, #0]
 8007978:	4b13      	ldr	r3, [pc, #76]	; (80079c8 <pvPortMalloc+0x148>)
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	429a      	cmp	r2, r3
 800797e:	d203      	bcs.n	8007988 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007980:	4b0f      	ldr	r3, [pc, #60]	; (80079c0 <pvPortMalloc+0x140>)
 8007982:	681a      	ldr	r2, [r3, #0]
 8007984:	4b10      	ldr	r3, [pc, #64]	; (80079c8 <pvPortMalloc+0x148>)
 8007986:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007988:	697b      	ldr	r3, [r7, #20]
 800798a:	685a      	ldr	r2, [r3, #4]
 800798c:	4b0b      	ldr	r3, [pc, #44]	; (80079bc <pvPortMalloc+0x13c>)
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	431a      	orrs	r2, r3
 8007992:	697b      	ldr	r3, [r7, #20]
 8007994:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007996:	697b      	ldr	r3, [r7, #20]
 8007998:	2200      	movs	r2, #0
 800799a:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800799c:	f7ff fa32 	bl	8006e04 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	2207      	movs	r2, #7
 80079a4:	4013      	ands	r3, r2
 80079a6:	d001      	beq.n	80079ac <pvPortMalloc+0x12c>
 80079a8:	b672      	cpsid	i
 80079aa:	e7fe      	b.n	80079aa <pvPortMalloc+0x12a>
	return pvReturn;
 80079ac:	68fb      	ldr	r3, [r7, #12]
}
 80079ae:	0018      	movs	r0, r3
 80079b0:	46bd      	mov	sp, r7
 80079b2:	b006      	add	sp, #24
 80079b4:	bd80      	pop	{r7, pc}
 80079b6:	46c0      	nop			; (mov r8, r8)
 80079b8:	200013a4 	.word	0x200013a4
 80079bc:	200013b0 	.word	0x200013b0
 80079c0:	200013a8 	.word	0x200013a8
 80079c4:	2000139c 	.word	0x2000139c
 80079c8:	200013ac 	.word	0x200013ac

080079cc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b084      	sub	sp, #16
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d035      	beq.n	8007a4a <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80079de:	2308      	movs	r3, #8
 80079e0:	425b      	negs	r3, r3
 80079e2:	68fa      	ldr	r2, [r7, #12]
 80079e4:	18d3      	adds	r3, r2, r3
 80079e6:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80079ec:	68bb      	ldr	r3, [r7, #8]
 80079ee:	685a      	ldr	r2, [r3, #4]
 80079f0:	4b18      	ldr	r3, [pc, #96]	; (8007a54 <vPortFree+0x88>)
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	4013      	ands	r3, r2
 80079f6:	d101      	bne.n	80079fc <vPortFree+0x30>
 80079f8:	b672      	cpsid	i
 80079fa:	e7fe      	b.n	80079fa <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80079fc:	68bb      	ldr	r3, [r7, #8]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d001      	beq.n	8007a08 <vPortFree+0x3c>
 8007a04:	b672      	cpsid	i
 8007a06:	e7fe      	b.n	8007a06 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007a08:	68bb      	ldr	r3, [r7, #8]
 8007a0a:	685a      	ldr	r2, [r3, #4]
 8007a0c:	4b11      	ldr	r3, [pc, #68]	; (8007a54 <vPortFree+0x88>)
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	4013      	ands	r3, r2
 8007a12:	d01a      	beq.n	8007a4a <vPortFree+0x7e>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007a14:	68bb      	ldr	r3, [r7, #8]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d116      	bne.n	8007a4a <vPortFree+0x7e>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007a1c:	68bb      	ldr	r3, [r7, #8]
 8007a1e:	685a      	ldr	r2, [r3, #4]
 8007a20:	4b0c      	ldr	r3, [pc, #48]	; (8007a54 <vPortFree+0x88>)
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	43db      	mvns	r3, r3
 8007a26:	401a      	ands	r2, r3
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007a2c:	f7ff f9de 	bl	8006dec <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007a30:	68bb      	ldr	r3, [r7, #8]
 8007a32:	685a      	ldr	r2, [r3, #4]
 8007a34:	4b08      	ldr	r3, [pc, #32]	; (8007a58 <vPortFree+0x8c>)
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	18d2      	adds	r2, r2, r3
 8007a3a:	4b07      	ldr	r3, [pc, #28]	; (8007a58 <vPortFree+0x8c>)
 8007a3c:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007a3e:	68bb      	ldr	r3, [r7, #8]
 8007a40:	0018      	movs	r0, r3
 8007a42:	f000 f86b 	bl	8007b1c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8007a46:	f7ff f9dd 	bl	8006e04 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007a4a:	46c0      	nop			; (mov r8, r8)
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	b004      	add	sp, #16
 8007a50:	bd80      	pop	{r7, pc}
 8007a52:	46c0      	nop			; (mov r8, r8)
 8007a54:	200013b0 	.word	0x200013b0
 8007a58:	200013a8 	.word	0x200013a8

08007a5c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b084      	sub	sp, #16
 8007a60:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007a62:	23c0      	movs	r3, #192	; 0xc0
 8007a64:	011b      	lsls	r3, r3, #4
 8007a66:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007a68:	4b26      	ldr	r3, [pc, #152]	; (8007b04 <prvHeapInit+0xa8>)
 8007a6a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	2207      	movs	r2, #7
 8007a70:	4013      	ands	r3, r2
 8007a72:	d00c      	beq.n	8007a8e <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	3307      	adds	r3, #7
 8007a78:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	2207      	movs	r2, #7
 8007a7e:	4393      	bics	r3, r2
 8007a80:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007a82:	68ba      	ldr	r2, [r7, #8]
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	1ad2      	subs	r2, r2, r3
 8007a88:	4b1e      	ldr	r3, [pc, #120]	; (8007b04 <prvHeapInit+0xa8>)
 8007a8a:	18d3      	adds	r3, r2, r3
 8007a8c:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007a92:	4b1d      	ldr	r3, [pc, #116]	; (8007b08 <prvHeapInit+0xac>)
 8007a94:	687a      	ldr	r2, [r7, #4]
 8007a96:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007a98:	4b1b      	ldr	r3, [pc, #108]	; (8007b08 <prvHeapInit+0xac>)
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	68ba      	ldr	r2, [r7, #8]
 8007aa2:	18d3      	adds	r3, r2, r3
 8007aa4:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007aa6:	2208      	movs	r2, #8
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	1a9b      	subs	r3, r3, r2
 8007aac:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	2207      	movs	r2, #7
 8007ab2:	4393      	bics	r3, r2
 8007ab4:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007ab6:	68fa      	ldr	r2, [r7, #12]
 8007ab8:	4b14      	ldr	r3, [pc, #80]	; (8007b0c <prvHeapInit+0xb0>)
 8007aba:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 8007abc:	4b13      	ldr	r3, [pc, #76]	; (8007b0c <prvHeapInit+0xb0>)
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007ac4:	4b11      	ldr	r3, [pc, #68]	; (8007b0c <prvHeapInit+0xb0>)
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	2200      	movs	r2, #0
 8007aca:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	68fa      	ldr	r2, [r7, #12]
 8007ad4:	1ad2      	subs	r2, r2, r3
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007ada:	4b0c      	ldr	r3, [pc, #48]	; (8007b0c <prvHeapInit+0xb0>)
 8007adc:	681a      	ldr	r2, [r3, #0]
 8007ade:	683b      	ldr	r3, [r7, #0]
 8007ae0:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	685a      	ldr	r2, [r3, #4]
 8007ae6:	4b0a      	ldr	r3, [pc, #40]	; (8007b10 <prvHeapInit+0xb4>)
 8007ae8:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	685a      	ldr	r2, [r3, #4]
 8007aee:	4b09      	ldr	r3, [pc, #36]	; (8007b14 <prvHeapInit+0xb8>)
 8007af0:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007af2:	4b09      	ldr	r3, [pc, #36]	; (8007b18 <prvHeapInit+0xbc>)
 8007af4:	2280      	movs	r2, #128	; 0x80
 8007af6:	0612      	lsls	r2, r2, #24
 8007af8:	601a      	str	r2, [r3, #0]
}
 8007afa:	46c0      	nop			; (mov r8, r8)
 8007afc:	46bd      	mov	sp, r7
 8007afe:	b004      	add	sp, #16
 8007b00:	bd80      	pop	{r7, pc}
 8007b02:	46c0      	nop			; (mov r8, r8)
 8007b04:	2000079c 	.word	0x2000079c
 8007b08:	2000139c 	.word	0x2000139c
 8007b0c:	200013a4 	.word	0x200013a4
 8007b10:	200013ac 	.word	0x200013ac
 8007b14:	200013a8 	.word	0x200013a8
 8007b18:	200013b0 	.word	0x200013b0

08007b1c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b084      	sub	sp, #16
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007b24:	4b27      	ldr	r3, [pc, #156]	; (8007bc4 <prvInsertBlockIntoFreeList+0xa8>)
 8007b26:	60fb      	str	r3, [r7, #12]
 8007b28:	e002      	b.n	8007b30 <prvInsertBlockIntoFreeList+0x14>
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	60fb      	str	r3, [r7, #12]
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	687a      	ldr	r2, [r7, #4]
 8007b36:	429a      	cmp	r2, r3
 8007b38:	d8f7      	bhi.n	8007b2a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	685b      	ldr	r3, [r3, #4]
 8007b42:	68ba      	ldr	r2, [r7, #8]
 8007b44:	18d3      	adds	r3, r2, r3
 8007b46:	687a      	ldr	r2, [r7, #4]
 8007b48:	429a      	cmp	r2, r3
 8007b4a:	d108      	bne.n	8007b5e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	685a      	ldr	r2, [r3, #4]
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	685b      	ldr	r3, [r3, #4]
 8007b54:	18d2      	adds	r2, r2, r3
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	685b      	ldr	r3, [r3, #4]
 8007b66:	68ba      	ldr	r2, [r7, #8]
 8007b68:	18d2      	adds	r2, r2, r3
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	429a      	cmp	r2, r3
 8007b70:	d118      	bne.n	8007ba4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	681a      	ldr	r2, [r3, #0]
 8007b76:	4b14      	ldr	r3, [pc, #80]	; (8007bc8 <prvInsertBlockIntoFreeList+0xac>)
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	429a      	cmp	r2, r3
 8007b7c:	d00d      	beq.n	8007b9a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	685a      	ldr	r2, [r3, #4]
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	685b      	ldr	r3, [r3, #4]
 8007b88:	18d2      	adds	r2, r2, r3
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	681a      	ldr	r2, [r3, #0]
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	601a      	str	r2, [r3, #0]
 8007b98:	e008      	b.n	8007bac <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007b9a:	4b0b      	ldr	r3, [pc, #44]	; (8007bc8 <prvInsertBlockIntoFreeList+0xac>)
 8007b9c:	681a      	ldr	r2, [r3, #0]
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	601a      	str	r2, [r3, #0]
 8007ba2:	e003      	b.n	8007bac <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	681a      	ldr	r2, [r3, #0]
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007bac:	68fa      	ldr	r2, [r7, #12]
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	429a      	cmp	r2, r3
 8007bb2:	d002      	beq.n	8007bba <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	687a      	ldr	r2, [r7, #4]
 8007bb8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007bba:	46c0      	nop			; (mov r8, r8)
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	b004      	add	sp, #16
 8007bc0:	bd80      	pop	{r7, pc}
 8007bc2:	46c0      	nop			; (mov r8, r8)
 8007bc4:	2000139c 	.word	0x2000139c
 8007bc8:	200013a4 	.word	0x200013a4

08007bcc <MQTT_Init_Connect>:
	* @brief   Initialize components of test connect object
	* @param   NULL
	* @retval  NULL
*/																			
void MQTT_Init_Connect ( void )
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	af00      	add	r7, sp, #0
	test_conect.clientID.cstring = "VNMILK";
 8007bd0:	4b08      	ldr	r3, [pc, #32]	; (8007bf4 <MQTT_Init_Connect+0x28>)
 8007bd2:	4a09      	ldr	r2, [pc, #36]	; (8007bf8 <MQTT_Init_Connect+0x2c>)
 8007bd4:	60da      	str	r2, [r3, #12]
	test_conect.keepAliveInterval = 60;
 8007bd6:	4b07      	ldr	r3, [pc, #28]	; (8007bf4 <MQTT_Init_Connect+0x28>)
 8007bd8:	223c      	movs	r2, #60	; 0x3c
 8007bda:	831a      	strh	r2, [r3, #24]
	test_conect.cleansession = 1;
 8007bdc:	4b05      	ldr	r3, [pc, #20]	; (8007bf4 <MQTT_Init_Connect+0x28>)
 8007bde:	2201      	movs	r2, #1
 8007be0:	769a      	strb	r2, [r3, #26]
	test_conect.username.cstring = "admin";
 8007be2:	4b04      	ldr	r3, [pc, #16]	; (8007bf4 <MQTT_Init_Connect+0x28>)
 8007be4:	4a05      	ldr	r2, [pc, #20]	; (8007bfc <MQTT_Init_Connect+0x30>)
 8007be6:	641a      	str	r2, [r3, #64]	; 0x40
	test_conect.password.cstring = "admin";
 8007be8:	4b02      	ldr	r3, [pc, #8]	; (8007bf4 <MQTT_Init_Connect+0x28>)
 8007bea:	4a04      	ldr	r2, [pc, #16]	; (8007bfc <MQTT_Init_Connect+0x30>)
 8007bec:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8007bee:	46c0      	nop			; (mov r8, r8)
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bd80      	pop	{r7, pc}
 8007bf4:	200002cc 	.word	0x200002cc
 8007bf8:	08008bd0 	.word	0x08008bd0
 8007bfc:	08008bd8 	.word	0x08008bd8

08007c00 <MQTT_Init_Pub_Opts>:
  * @brief   Initialize components of test publish object
  * @param   NULL
  * @retval  NULL
*/
void MQTT_Init_Pub_Opts (void)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	af00      	add	r7, sp, #0
	test_pub_mes.buf = test_pub_array;
 8007c04:	4b0f      	ldr	r3, [pc, #60]	; (8007c44 <MQTT_Init_Pub_Opts+0x44>)
 8007c06:	4a10      	ldr	r2, [pc, #64]	; (8007c48 <MQTT_Init_Pub_Opts+0x48>)
 8007c08:	601a      	str	r2, [r3, #0]
	test_pub_mes.buflen = 200;
 8007c0a:	4b0e      	ldr	r3, [pc, #56]	; (8007c44 <MQTT_Init_Pub_Opts+0x44>)
 8007c0c:	22c8      	movs	r2, #200	; 0xc8
 8007c0e:	605a      	str	r2, [r3, #4]
	test_pub_mes.dup = 0;
 8007c10:	4b0c      	ldr	r3, [pc, #48]	; (8007c44 <MQTT_Init_Pub_Opts+0x44>)
 8007c12:	2200      	movs	r2, #0
 8007c14:	721a      	strb	r2, [r3, #8]
	test_pub_mes.qos = 1;
 8007c16:	4b0b      	ldr	r3, [pc, #44]	; (8007c44 <MQTT_Init_Pub_Opts+0x44>)
 8007c18:	2201      	movs	r2, #1
 8007c1a:	60da      	str	r2, [r3, #12]
	test_pub_mes.retained = 0;
 8007c1c:	4b09      	ldr	r3, [pc, #36]	; (8007c44 <MQTT_Init_Pub_Opts+0x44>)
 8007c1e:	2200      	movs	r2, #0
 8007c20:	741a      	strb	r2, [r3, #16]
	test_pub_mes.packetid = 39;
 8007c22:	4b08      	ldr	r3, [pc, #32]	; (8007c44 <MQTT_Init_Pub_Opts+0x44>)
 8007c24:	2227      	movs	r2, #39	; 0x27
 8007c26:	825a      	strh	r2, [r3, #18]
	test_pub_mes.topicName.cstring = (char*)test_pub_topic;
 8007c28:	4b06      	ldr	r3, [pc, #24]	; (8007c44 <MQTT_Init_Pub_Opts+0x44>)
 8007c2a:	4a08      	ldr	r2, [pc, #32]	; (8007c4c <MQTT_Init_Pub_Opts+0x4c>)
 8007c2c:	615a      	str	r2, [r3, #20]
	test_pub_mes.payload = (unsigned char*)test_pub_payload;
 8007c2e:	4b05      	ldr	r3, [pc, #20]	; (8007c44 <MQTT_Init_Pub_Opts+0x44>)
 8007c30:	4a07      	ldr	r2, [pc, #28]	; (8007c50 <MQTT_Init_Pub_Opts+0x50>)
 8007c32:	621a      	str	r2, [r3, #32]
	test_pub_mes.payloadlen = test_pub_len_payload;
 8007c34:	4b07      	ldr	r3, [pc, #28]	; (8007c54 <MQTT_Init_Pub_Opts+0x54>)
 8007c36:	781b      	ldrb	r3, [r3, #0]
 8007c38:	001a      	movs	r2, r3
 8007c3a:	4b02      	ldr	r3, [pc, #8]	; (8007c44 <MQTT_Init_Pub_Opts+0x44>)
 8007c3c:	625a      	str	r2, [r3, #36]	; 0x24
}
 8007c3e:	46c0      	nop			; (mov r8, r8)
 8007c40:	46bd      	mov	sp, r7
 8007c42:	bd80      	pop	{r7, pc}
 8007c44:	20001810 	.word	0x20001810
 8007c48:	200013b4 	.word	0x200013b4
 8007c4c:	0800918c 	.word	0x0800918c
 8007c50:	20000254 	.word	0x20000254
 8007c54:	200002b8 	.word	0x200002b8

08007c58 <MQTT_Init_Sub_Opts>:
	* @brief   Initialize components of test subscribe object
	* @param   NULL
	* @retval  NULL
*/
void MQTT_Init_Sub_Opts (void)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	af00      	add	r7, sp, #0
	test_MQTT_sub.buf = test_sub_array;
 8007c5c:	4b0b      	ldr	r3, [pc, #44]	; (8007c8c <MQTT_Init_Sub_Opts+0x34>)
 8007c5e:	4a0c      	ldr	r2, [pc, #48]	; (8007c90 <MQTT_Init_Sub_Opts+0x38>)
 8007c60:	601a      	str	r2, [r3, #0]
	test_MQTT_sub.buflen = 200;
 8007c62:	4b0a      	ldr	r3, [pc, #40]	; (8007c8c <MQTT_Init_Sub_Opts+0x34>)
 8007c64:	22c8      	movs	r2, #200	; 0xc8
 8007c66:	605a      	str	r2, [r3, #4]
	test_MQTT_sub.dup = 0;
 8007c68:	4b08      	ldr	r3, [pc, #32]	; (8007c8c <MQTT_Init_Sub_Opts+0x34>)
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	721a      	strb	r2, [r3, #8]
	test_MQTT_sub.packetid = 20;
 8007c6e:	4b07      	ldr	r3, [pc, #28]	; (8007c8c <MQTT_Init_Sub_Opts+0x34>)
 8007c70:	2214      	movs	r2, #20
 8007c72:	815a      	strh	r2, [r3, #10]
	test_MQTT_sub.count = 3;
 8007c74:	4b05      	ldr	r3, [pc, #20]	; (8007c8c <MQTT_Init_Sub_Opts+0x34>)
 8007c76:	2203      	movs	r2, #3
 8007c78:	60da      	str	r2, [r3, #12]
	test_MQTT_sub.topicFilters = test_TopicFiltes;
 8007c7a:	4b04      	ldr	r3, [pc, #16]	; (8007c8c <MQTT_Init_Sub_Opts+0x34>)
 8007c7c:	4a05      	ldr	r2, [pc, #20]	; (8007c94 <MQTT_Init_Sub_Opts+0x3c>)
 8007c7e:	611a      	str	r2, [r3, #16]
	test_MQTT_sub.requestedQoS = test_requestedQoS;
 8007c80:	4b02      	ldr	r3, [pc, #8]	; (8007c8c <MQTT_Init_Sub_Opts+0x34>)
 8007c82:	4a05      	ldr	r2, [pc, #20]	; (8007c98 <MQTT_Init_Sub_Opts+0x40>)
 8007c84:	615a      	str	r2, [r3, #20]
}
 8007c86:	46c0      	nop			; (mov r8, r8)
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	bd80      	pop	{r7, pc}
 8007c8c:	20001838 	.word	0x20001838
 8007c90:	2000147c 	.word	0x2000147c
 8007c94:	200002c0 	.word	0x200002c0
 8007c98:	200002bc 	.word	0x200002bc

08007c9c <MQTT_Check_Keepalive_Time>:
  * @brief   Check keep alive time out when flag check time out ON
  * @param   NULL
  * @retval  NULL
*/
void MQTT_Check_Keepalive_Time ( void )
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	af00      	add	r7, sp, #0
	if ( dType_MQTT_watermetter.ui8_start_keepalive == ON )
 8007ca0:	4b0f      	ldr	r3, [pc, #60]	; (8007ce0 <MQTT_Check_Keepalive_Time+0x44>)
 8007ca2:	689b      	ldr	r3, [r3, #8]
 8007ca4:	2b01      	cmp	r3, #1
 8007ca6:	d118      	bne.n	8007cda <MQTT_Check_Keepalive_Time+0x3e>
	{
	  if ( BC66_Check_Time_Out (dType_MQTT_watermetter.ui32_keep_alive_mark_time , dType_MQTT_watermetter.ui32_keep_alive_time) == TRUE ) 
 8007ca8:	4b0d      	ldr	r3, [pc, #52]	; (8007ce0 <MQTT_Check_Keepalive_Time+0x44>)
 8007caa:	681a      	ldr	r2, [r3, #0]
 8007cac:	4b0c      	ldr	r3, [pc, #48]	; (8007ce0 <MQTT_Check_Keepalive_Time+0x44>)
 8007cae:	685b      	ldr	r3, [r3, #4]
 8007cb0:	0019      	movs	r1, r3
 8007cb2:	0010      	movs	r0, r2
 8007cb4:	f7f8 fc8a 	bl	80005cc <BC66_Check_Time_Out>
 8007cb8:	0003      	movs	r3, r0
 8007cba:	2b01      	cmp	r3, #1
 8007cbc:	d10d      	bne.n	8007cda <MQTT_Check_Keepalive_Time+0x3e>
	  {
		  //dType_water_NB_IoT.dType_AT.ui8_pointer = _MQTT_PINGREQ_1_;
		  if (ping_flag == OFF)
 8007cbe:	4b09      	ldr	r3, [pc, #36]	; (8007ce4 <MQTT_Check_Keepalive_Time+0x48>)
 8007cc0:	781b      	ldrb	r3, [r3, #0]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d109      	bne.n	8007cda <MQTT_Check_Keepalive_Time+0x3e>
		  {
		      event = _MQTT_PINGREQ_1_;
 8007cc6:	4b08      	ldr	r3, [pc, #32]	; (8007ce8 <MQTT_Check_Keepalive_Time+0x4c>)
 8007cc8:	2217      	movs	r2, #23
 8007cca:	701a      	strb	r2, [r3, #0]
		      xQueueSendToBack( qBC66step, &event, 0 );
 8007ccc:	4b07      	ldr	r3, [pc, #28]	; (8007cec <MQTT_Check_Keepalive_Time+0x50>)
 8007cce:	6818      	ldr	r0, [r3, #0]
 8007cd0:	4905      	ldr	r1, [pc, #20]	; (8007ce8 <MQTT_Check_Keepalive_Time+0x4c>)
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	f7fe fc09 	bl	80064ec <xQueueGenericSend>
		  }
	  }
  }
}
 8007cda:	46c0      	nop			; (mov r8, r8)
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	bd80      	pop	{r7, pc}
 8007ce0:	20001544 	.word	0x20001544
 8007ce4:	20000418 	.word	0x20000418
 8007ce8:	2000168c 	.word	0x2000168c
 8007cec:	20001698 	.word	0x20001698

08007cf0 <MQTT_Create_Topic_To_Sub>:

void MQTT_Create_Topic_To_Sub (uint8_t *topic, unsigned char dup,
		                       unsigned short packetid, int qos)
{
 8007cf0:	b5b0      	push	{r4, r5, r7, lr}
 8007cf2:	b084      	sub	sp, #16
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	60f8      	str	r0, [r7, #12]
 8007cf8:	0008      	movs	r0, r1
 8007cfa:	0011      	movs	r1, r2
 8007cfc:	607b      	str	r3, [r7, #4]
 8007cfe:	240b      	movs	r4, #11
 8007d00:	193b      	adds	r3, r7, r4
 8007d02:	1c02      	adds	r2, r0, #0
 8007d04:	701a      	strb	r2, [r3, #0]
 8007d06:	2508      	movs	r5, #8
 8007d08:	197b      	adds	r3, r7, r5
 8007d0a:	1c0a      	adds	r2, r1, #0
 8007d0c:	801a      	strh	r2, [r3, #0]
	test_TopicFiltes[0].cstring = (char*)topic;
 8007d0e:	4b16      	ldr	r3, [pc, #88]	; (8007d68 <MQTT_Create_Topic_To_Sub+0x78>)
 8007d10:	68fa      	ldr	r2, [r7, #12]
 8007d12:	601a      	str	r2, [r3, #0]
	test_TopicFiltes[0].lenstring.len = 0;
 8007d14:	4b14      	ldr	r3, [pc, #80]	; (8007d68 <MQTT_Create_Topic_To_Sub+0x78>)
 8007d16:	2200      	movs	r2, #0
 8007d18:	605a      	str	r2, [r3, #4]
    test_TopicFiltes[0].lenstring.data = NULL;
 8007d1a:	4b13      	ldr	r3, [pc, #76]	; (8007d68 <MQTT_Create_Topic_To_Sub+0x78>)
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	609a      	str	r2, [r3, #8]

	test_requestedQoS[0] = qos;
 8007d20:	4b12      	ldr	r3, [pc, #72]	; (8007d6c <MQTT_Create_Topic_To_Sub+0x7c>)
 8007d22:	687a      	ldr	r2, [r7, #4]
 8007d24:	601a      	str	r2, [r3, #0]
	Reset_Buffer ((uint8_t*)test_sub_array, 200);
 8007d26:	4b12      	ldr	r3, [pc, #72]	; (8007d70 <MQTT_Create_Topic_To_Sub+0x80>)
 8007d28:	21c8      	movs	r1, #200	; 0xc8
 8007d2a:	0018      	movs	r0, r3
 8007d2c:	f000 f95b 	bl	8007fe6 <Reset_Buffer>
	test_MQTT_sub.buf = test_sub_array;
 8007d30:	4b10      	ldr	r3, [pc, #64]	; (8007d74 <MQTT_Create_Topic_To_Sub+0x84>)
 8007d32:	4a0f      	ldr	r2, [pc, #60]	; (8007d70 <MQTT_Create_Topic_To_Sub+0x80>)
 8007d34:	601a      	str	r2, [r3, #0]
	test_MQTT_sub.buflen = 200;
 8007d36:	4b0f      	ldr	r3, [pc, #60]	; (8007d74 <MQTT_Create_Topic_To_Sub+0x84>)
 8007d38:	22c8      	movs	r2, #200	; 0xc8
 8007d3a:	605a      	str	r2, [r3, #4]
	test_MQTT_sub.dup = dup;
 8007d3c:	4b0d      	ldr	r3, [pc, #52]	; (8007d74 <MQTT_Create_Topic_To_Sub+0x84>)
 8007d3e:	193a      	adds	r2, r7, r4
 8007d40:	7812      	ldrb	r2, [r2, #0]
 8007d42:	721a      	strb	r2, [r3, #8]
	test_MQTT_sub.packetid = packetid;
 8007d44:	4b0b      	ldr	r3, [pc, #44]	; (8007d74 <MQTT_Create_Topic_To_Sub+0x84>)
 8007d46:	197a      	adds	r2, r7, r5
 8007d48:	8812      	ldrh	r2, [r2, #0]
 8007d4a:	815a      	strh	r2, [r3, #10]
	test_MQTT_sub.count = 1;
 8007d4c:	4b09      	ldr	r3, [pc, #36]	; (8007d74 <MQTT_Create_Topic_To_Sub+0x84>)
 8007d4e:	2201      	movs	r2, #1
 8007d50:	60da      	str	r2, [r3, #12]
	test_MQTT_sub.topicFilters = test_TopicFiltes;
 8007d52:	4b08      	ldr	r3, [pc, #32]	; (8007d74 <MQTT_Create_Topic_To_Sub+0x84>)
 8007d54:	4a04      	ldr	r2, [pc, #16]	; (8007d68 <MQTT_Create_Topic_To_Sub+0x78>)
 8007d56:	611a      	str	r2, [r3, #16]
	test_MQTT_sub.requestedQoS = test_requestedQoS;
 8007d58:	4b06      	ldr	r3, [pc, #24]	; (8007d74 <MQTT_Create_Topic_To_Sub+0x84>)
 8007d5a:	4a04      	ldr	r2, [pc, #16]	; (8007d6c <MQTT_Create_Topic_To_Sub+0x7c>)
 8007d5c:	615a      	str	r2, [r3, #20]
}
 8007d5e:	46c0      	nop			; (mov r8, r8)
 8007d60:	46bd      	mov	sp, r7
 8007d62:	b004      	add	sp, #16
 8007d64:	bdb0      	pop	{r4, r5, r7, pc}
 8007d66:	46c0      	nop			; (mov r8, r8)
 8007d68:	200002c0 	.word	0x200002c0
 8007d6c:	200002bc 	.word	0x200002bc
 8007d70:	2000147c 	.word	0x2000147c
 8007d74:	20001838 	.word	0x20001838

08007d78 <Search_String_In_Buffer>:
  * @retval  TRUE success finding
             FALSE fail finding
*/

uint8_t Search_String_In_Buffer ( uint8_t *src , uint16_t src_len , uint8_t *string , uint16_t string_len )
{
 8007d78:	b580      	push	{r7, lr}
 8007d7a:	b088      	sub	sp, #32
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	60f8      	str	r0, [r7, #12]
 8007d80:	0008      	movs	r0, r1
 8007d82:	607a      	str	r2, [r7, #4]
 8007d84:	0019      	movs	r1, r3
 8007d86:	230a      	movs	r3, #10
 8007d88:	18fb      	adds	r3, r7, r3
 8007d8a:	1c02      	adds	r2, r0, #0
 8007d8c:	801a      	strh	r2, [r3, #0]
 8007d8e:	2308      	movs	r3, #8
 8007d90:	18fb      	adds	r3, r7, r3
 8007d92:	1c0a      	adds	r2, r1, #0
 8007d94:	801a      	strh	r2, [r3, #0]
	uint8_t *pointer1;
	uint8_t *pointer2;
	uint16_t k = 0;
 8007d96:	231a      	movs	r3, #26
 8007d98:	18fb      	adds	r3, r7, r3
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	801a      	strh	r2, [r3, #0]
	
    pointer1 = src;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	61fb      	str	r3, [r7, #28]
	pointer2 = string;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	613b      	str	r3, [r7, #16]
	uint16_t j = 0;
 8007da6:	2318      	movs	r3, #24
 8007da8:	18fb      	adds	r3, r7, r3
 8007daa:	2200      	movs	r2, #0
 8007dac:	801a      	strh	r2, [r3, #0]
	for ( uint16_t m = 0 ; m < src_len ; m++ )
 8007dae:	2316      	movs	r3, #22
 8007db0:	18fb      	adds	r3, r7, r3
 8007db2:	2200      	movs	r2, #0
 8007db4:	801a      	strh	r2, [r3, #0]
 8007db6:	e043      	b.n	8007e40 <Search_String_In_Buffer+0xc8>
	{
		if ( *pointer1 == *pointer2 )
 8007db8:	69fb      	ldr	r3, [r7, #28]
 8007dba:	781a      	ldrb	r2, [r3, #0]
 8007dbc:	693b      	ldr	r3, [r7, #16]
 8007dbe:	781b      	ldrb	r3, [r3, #0]
 8007dc0:	429a      	cmp	r2, r3
 8007dc2:	d132      	bne.n	8007e2a <Search_String_In_Buffer+0xb2>
		{
			j = 0;
 8007dc4:	2118      	movs	r1, #24
 8007dc6:	187b      	adds	r3, r7, r1
 8007dc8:	2200      	movs	r2, #0
 8007dca:	801a      	strh	r2, [r3, #0]
			k = 0;
 8007dcc:	231a      	movs	r3, #26
 8007dce:	18fb      	adds	r3, r7, r3
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	801a      	strh	r2, [r3, #0]
			for ( j = 0 ; j < string_len ; j++ )
 8007dd4:	187b      	adds	r3, r7, r1
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	801a      	strh	r2, [r3, #0]
 8007dda:	e01d      	b.n	8007e18 <Search_String_In_Buffer+0xa0>
			{
				if ( *(pointer1) != *(pointer2+j) )
 8007ddc:	69fb      	ldr	r3, [r7, #28]
 8007dde:	781a      	ldrb	r2, [r3, #0]
 8007de0:	2018      	movs	r0, #24
 8007de2:	183b      	adds	r3, r7, r0
 8007de4:	881b      	ldrh	r3, [r3, #0]
 8007de6:	6939      	ldr	r1, [r7, #16]
 8007de8:	18cb      	adds	r3, r1, r3
 8007dea:	781b      	ldrb	r3, [r3, #0]
 8007dec:	429a      	cmp	r2, r3
 8007dee:	d120      	bne.n	8007e32 <Search_String_In_Buffer+0xba>
					break;
				else 
				{
					k++;
 8007df0:	211a      	movs	r1, #26
 8007df2:	187b      	adds	r3, r7, r1
 8007df4:	881a      	ldrh	r2, [r3, #0]
 8007df6:	187b      	adds	r3, r7, r1
 8007df8:	3201      	adds	r2, #1
 8007dfa:	801a      	strh	r2, [r3, #0]
				}
					m++;
 8007dfc:	2116      	movs	r1, #22
 8007dfe:	187b      	adds	r3, r7, r1
 8007e00:	881a      	ldrh	r2, [r3, #0]
 8007e02:	187b      	adds	r3, r7, r1
 8007e04:	3201      	adds	r2, #1
 8007e06:	801a      	strh	r2, [r3, #0]
				  pointer1++;
 8007e08:	69fb      	ldr	r3, [r7, #28]
 8007e0a:	3301      	adds	r3, #1
 8007e0c:	61fb      	str	r3, [r7, #28]
			for ( j = 0 ; j < string_len ; j++ )
 8007e0e:	183b      	adds	r3, r7, r0
 8007e10:	881a      	ldrh	r2, [r3, #0]
 8007e12:	183b      	adds	r3, r7, r0
 8007e14:	3201      	adds	r2, #1
 8007e16:	801a      	strh	r2, [r3, #0]
 8007e18:	2318      	movs	r3, #24
 8007e1a:	18fa      	adds	r2, r7, r3
 8007e1c:	2308      	movs	r3, #8
 8007e1e:	18fb      	adds	r3, r7, r3
 8007e20:	8812      	ldrh	r2, [r2, #0]
 8007e22:	881b      	ldrh	r3, [r3, #0]
 8007e24:	429a      	cmp	r2, r3
 8007e26:	d3d9      	bcc.n	8007ddc <Search_String_In_Buffer+0x64>
 8007e28:	e004      	b.n	8007e34 <Search_String_In_Buffer+0xbc>
			}
		}
		else
		pointer1++;
 8007e2a:	69fb      	ldr	r3, [r7, #28]
 8007e2c:	3301      	adds	r3, #1
 8007e2e:	61fb      	str	r3, [r7, #28]
 8007e30:	e000      	b.n	8007e34 <Search_String_In_Buffer+0xbc>
					break;
 8007e32:	46c0      	nop			; (mov r8, r8)
	for ( uint16_t m = 0 ; m < src_len ; m++ )
 8007e34:	2116      	movs	r1, #22
 8007e36:	187b      	adds	r3, r7, r1
 8007e38:	881a      	ldrh	r2, [r3, #0]
 8007e3a:	187b      	adds	r3, r7, r1
 8007e3c:	3201      	adds	r2, #1
 8007e3e:	801a      	strh	r2, [r3, #0]
 8007e40:	2316      	movs	r3, #22
 8007e42:	18fa      	adds	r2, r7, r3
 8007e44:	230a      	movs	r3, #10
 8007e46:	18fb      	adds	r3, r7, r3
 8007e48:	8812      	ldrh	r2, [r2, #0]
 8007e4a:	881b      	ldrh	r3, [r3, #0]
 8007e4c:	429a      	cmp	r2, r3
 8007e4e:	d3b3      	bcc.n	8007db8 <Search_String_In_Buffer+0x40>
	}
	if ( k == (string_len) )
 8007e50:	231a      	movs	r3, #26
 8007e52:	18fa      	adds	r2, r7, r3
 8007e54:	2308      	movs	r3, #8
 8007e56:	18fb      	adds	r3, r7, r3
 8007e58:	8812      	ldrh	r2, [r2, #0]
 8007e5a:	881b      	ldrh	r3, [r3, #0]
 8007e5c:	429a      	cmp	r2, r3
 8007e5e:	d101      	bne.n	8007e64 <Search_String_In_Buffer+0xec>
		return TRUE;
 8007e60:	2301      	movs	r3, #1
 8007e62:	e000      	b.n	8007e66 <Search_String_In_Buffer+0xee>
	else
		return FALSE;
 8007e64:	2300      	movs	r3, #0
}
 8007e66:	0018      	movs	r0, r3
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	b008      	add	sp, #32
 8007e6c:	bd80      	pop	{r7, pc}

08007e6e <Search_String_Location_In_Buffer>:
/**
  * @brief Search and return begin location start of string need to find in a source array
*/
//uint8_t *pointer_result = NULL;
uint8_t *Search_String_Location_In_Buffer ( uint8_t *src , uint16_t src_len , uint8_t *string , uint16_t string_len )
{
 8007e6e:	b580      	push	{r7, lr}
 8007e70:	b088      	sub	sp, #32
 8007e72:	af00      	add	r7, sp, #0
 8007e74:	60f8      	str	r0, [r7, #12]
 8007e76:	0008      	movs	r0, r1
 8007e78:	607a      	str	r2, [r7, #4]
 8007e7a:	0019      	movs	r1, r3
 8007e7c:	230a      	movs	r3, #10
 8007e7e:	18fb      	adds	r3, r7, r3
 8007e80:	1c02      	adds	r2, r0, #0
 8007e82:	801a      	strh	r2, [r3, #0]
 8007e84:	2308      	movs	r3, #8
 8007e86:	18fb      	adds	r3, r7, r3
 8007e88:	1c0a      	adds	r2, r1, #0
 8007e8a:	801a      	strh	r2, [r3, #0]
//	pointer_result = NULL;
    uint8_t *pointer_result = NULL;
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	613b      	str	r3, [r7, #16]
	
	uint8_t *pointer1 = NULL;
 8007e90:	2300      	movs	r3, #0
 8007e92:	61fb      	str	r3, [r7, #28]
	uint8_t *pointer2 = NULL;
 8007e94:	2300      	movs	r3, #0
 8007e96:	61bb      	str	r3, [r7, #24]
	uint8_t m = 0;
 8007e98:	2317      	movs	r3, #23
 8007e9a:	18fb      	adds	r3, r7, r3
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	701a      	strb	r2, [r3, #0]
	pointer1 = src;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	61fb      	str	r3, [r7, #28]
	pointer2 = string;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	61bb      	str	r3, [r7, #24]
	for ( uint16_t i=0 ; i < src_len ; ++i )
 8007ea8:	2314      	movs	r3, #20
 8007eaa:	18fb      	adds	r3, r7, r3
 8007eac:	2200      	movs	r2, #0
 8007eae:	801a      	strh	r2, [r3, #0]
 8007eb0:	e02e      	b.n	8007f10 <Search_String_Location_In_Buffer+0xa2>
	{
		if ( *pointer1 == *pointer2 )
 8007eb2:	69fb      	ldr	r3, [r7, #28]
 8007eb4:	781a      	ldrb	r2, [r3, #0]
 8007eb6:	69bb      	ldr	r3, [r7, #24]
 8007eb8:	781b      	ldrb	r3, [r3, #0]
 8007eba:	429a      	cmp	r2, r3
 8007ebc:	d11b      	bne.n	8007ef6 <Search_String_Location_In_Buffer+0x88>
		{
			m++;
 8007ebe:	2117      	movs	r1, #23
 8007ec0:	187b      	adds	r3, r7, r1
 8007ec2:	781a      	ldrb	r2, [r3, #0]
 8007ec4:	187b      	adds	r3, r7, r1
 8007ec6:	3201      	adds	r2, #1
 8007ec8:	701a      	strb	r2, [r3, #0]
			pointer2 = string + m; 
 8007eca:	187b      	adds	r3, r7, r1
 8007ecc:	781b      	ldrb	r3, [r3, #0]
 8007ece:	687a      	ldr	r2, [r7, #4]
 8007ed0:	18d3      	adds	r3, r2, r3
 8007ed2:	61bb      	str	r3, [r7, #24]
			if ( m == string_len )
 8007ed4:	187b      	adds	r3, r7, r1
 8007ed6:	781b      	ldrb	r3, [r3, #0]
 8007ed8:	b29b      	uxth	r3, r3
 8007eda:	2208      	movs	r2, #8
 8007edc:	18ba      	adds	r2, r7, r2
 8007ede:	8812      	ldrh	r2, [r2, #0]
 8007ee0:	429a      	cmp	r2, r3
 8007ee2:	d10c      	bne.n	8007efe <Search_String_Location_In_Buffer+0x90>
			{
			  pointer_result = src + i + 3;
 8007ee4:	2314      	movs	r3, #20
 8007ee6:	18fb      	adds	r3, r7, r3
 8007ee8:	881b      	ldrh	r3, [r3, #0]
 8007eea:	3303      	adds	r3, #3
 8007eec:	68fa      	ldr	r2, [r7, #12]
 8007eee:	18d3      	adds	r3, r2, r3
 8007ef0:	613b      	str	r3, [r7, #16]
			  return pointer_result;
 8007ef2:	693b      	ldr	r3, [r7, #16]
 8007ef4:	e015      	b.n	8007f22 <Search_String_Location_In_Buffer+0xb4>
		  }	
		}
		else
		{
			m = 0;
 8007ef6:	2317      	movs	r3, #23
 8007ef8:	18fb      	adds	r3, r7, r3
 8007efa:	2200      	movs	r2, #0
 8007efc:	701a      	strb	r2, [r3, #0]
		}
		pointer1++;
 8007efe:	69fb      	ldr	r3, [r7, #28]
 8007f00:	3301      	adds	r3, #1
 8007f02:	61fb      	str	r3, [r7, #28]
	for ( uint16_t i=0 ; i < src_len ; ++i )
 8007f04:	2214      	movs	r2, #20
 8007f06:	18bb      	adds	r3, r7, r2
 8007f08:	18ba      	adds	r2, r7, r2
 8007f0a:	8812      	ldrh	r2, [r2, #0]
 8007f0c:	3201      	adds	r2, #1
 8007f0e:	801a      	strh	r2, [r3, #0]
 8007f10:	2314      	movs	r3, #20
 8007f12:	18fa      	adds	r2, r7, r3
 8007f14:	230a      	movs	r3, #10
 8007f16:	18fb      	adds	r3, r7, r3
 8007f18:	8812      	ldrh	r2, [r2, #0]
 8007f1a:	881b      	ldrh	r3, [r3, #0]
 8007f1c:	429a      	cmp	r2, r3
 8007f1e:	d3c8      	bcc.n	8007eb2 <Search_String_Location_In_Buffer+0x44>
 	}
	return NULL;
 8007f20:	2300      	movs	r3, #0
}
 8007f22:	0018      	movs	r0, r3
 8007f24:	46bd      	mov	sp, r7
 8007f26:	b008      	add	sp, #32
 8007f28:	bd80      	pop	{r7, pc}

08007f2a <Search_String_Location_In_Buffer_2>:

uint8_t *Search_String_Location_In_Buffer_2 ( uint8_t *src , uint16_t src_len , uint8_t *string , uint16_t string_len )
{
 8007f2a:	b580      	push	{r7, lr}
 8007f2c:	b088      	sub	sp, #32
 8007f2e:	af00      	add	r7, sp, #0
 8007f30:	60f8      	str	r0, [r7, #12]
 8007f32:	0008      	movs	r0, r1
 8007f34:	607a      	str	r2, [r7, #4]
 8007f36:	0019      	movs	r1, r3
 8007f38:	230a      	movs	r3, #10
 8007f3a:	18fb      	adds	r3, r7, r3
 8007f3c:	1c02      	adds	r2, r0, #0
 8007f3e:	801a      	strh	r2, [r3, #0]
 8007f40:	2308      	movs	r3, #8
 8007f42:	18fb      	adds	r3, r7, r3
 8007f44:	1c0a      	adds	r2, r1, #0
 8007f46:	801a      	strh	r2, [r3, #0]
//	pointer_result = NULL;
    uint8_t *pointer_result = NULL;
 8007f48:	2300      	movs	r3, #0
 8007f4a:	613b      	str	r3, [r7, #16]

	uint8_t *pointer1 = NULL;
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	61fb      	str	r3, [r7, #28]
	uint8_t *pointer2 = NULL;
 8007f50:	2300      	movs	r3, #0
 8007f52:	61bb      	str	r3, [r7, #24]
	uint8_t m = 0;
 8007f54:	2317      	movs	r3, #23
 8007f56:	18fb      	adds	r3, r7, r3
 8007f58:	2200      	movs	r2, #0
 8007f5a:	701a      	strb	r2, [r3, #0]
	pointer1 = src;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	61fb      	str	r3, [r7, #28]
	pointer2 = string;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	61bb      	str	r3, [r7, #24]
	for ( uint16_t i=0 ; i < src_len ; i++ )
 8007f64:	2314      	movs	r3, #20
 8007f66:	18fb      	adds	r3, r7, r3
 8007f68:	2200      	movs	r2, #0
 8007f6a:	801a      	strh	r2, [r3, #0]
 8007f6c:	e02e      	b.n	8007fcc <Search_String_Location_In_Buffer_2+0xa2>
	{
		if ( *pointer1 == *pointer2 )
 8007f6e:	69fb      	ldr	r3, [r7, #28]
 8007f70:	781a      	ldrb	r2, [r3, #0]
 8007f72:	69bb      	ldr	r3, [r7, #24]
 8007f74:	781b      	ldrb	r3, [r3, #0]
 8007f76:	429a      	cmp	r2, r3
 8007f78:	d11b      	bne.n	8007fb2 <Search_String_Location_In_Buffer_2+0x88>
		{
			m++;
 8007f7a:	2117      	movs	r1, #23
 8007f7c:	187b      	adds	r3, r7, r1
 8007f7e:	781a      	ldrb	r2, [r3, #0]
 8007f80:	187b      	adds	r3, r7, r1
 8007f82:	3201      	adds	r2, #1
 8007f84:	701a      	strb	r2, [r3, #0]
			pointer2 = string + m;
 8007f86:	187b      	adds	r3, r7, r1
 8007f88:	781b      	ldrb	r3, [r3, #0]
 8007f8a:	687a      	ldr	r2, [r7, #4]
 8007f8c:	18d3      	adds	r3, r2, r3
 8007f8e:	61bb      	str	r3, [r7, #24]
			if ( m == string_len )
 8007f90:	187b      	adds	r3, r7, r1
 8007f92:	781b      	ldrb	r3, [r3, #0]
 8007f94:	b29b      	uxth	r3, r3
 8007f96:	2208      	movs	r2, #8
 8007f98:	18ba      	adds	r2, r7, r2
 8007f9a:	8812      	ldrh	r2, [r2, #0]
 8007f9c:	429a      	cmp	r2, r3
 8007f9e:	d10c      	bne.n	8007fba <Search_String_Location_In_Buffer_2+0x90>
			{
			  pointer_result = pointer1 - m + 1;
 8007fa0:	187b      	adds	r3, r7, r1
 8007fa2:	781b      	ldrb	r3, [r3, #0]
 8007fa4:	2201      	movs	r2, #1
 8007fa6:	1ad3      	subs	r3, r2, r3
 8007fa8:	69fa      	ldr	r2, [r7, #28]
 8007faa:	18d3      	adds	r3, r2, r3
 8007fac:	613b      	str	r3, [r7, #16]
			  return pointer_result;
 8007fae:	693b      	ldr	r3, [r7, #16]
 8007fb0:	e015      	b.n	8007fde <Search_String_Location_In_Buffer_2+0xb4>
		    }
		}
		else
		{
			m = 0;
 8007fb2:	2317      	movs	r3, #23
 8007fb4:	18fb      	adds	r3, r7, r3
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	701a      	strb	r2, [r3, #0]
		}
		pointer1++;
 8007fba:	69fb      	ldr	r3, [r7, #28]
 8007fbc:	3301      	adds	r3, #1
 8007fbe:	61fb      	str	r3, [r7, #28]
	for ( uint16_t i=0 ; i < src_len ; i++ )
 8007fc0:	2114      	movs	r1, #20
 8007fc2:	187b      	adds	r3, r7, r1
 8007fc4:	881a      	ldrh	r2, [r3, #0]
 8007fc6:	187b      	adds	r3, r7, r1
 8007fc8:	3201      	adds	r2, #1
 8007fca:	801a      	strh	r2, [r3, #0]
 8007fcc:	2314      	movs	r3, #20
 8007fce:	18fa      	adds	r2, r7, r3
 8007fd0:	230a      	movs	r3, #10
 8007fd2:	18fb      	adds	r3, r7, r3
 8007fd4:	8812      	ldrh	r2, [r2, #0]
 8007fd6:	881b      	ldrh	r3, [r3, #0]
 8007fd8:	429a      	cmp	r2, r3
 8007fda:	d3c8      	bcc.n	8007f6e <Search_String_Location_In_Buffer_2+0x44>
 	}
	return NULL;
 8007fdc:	2300      	movs	r3, #0
}
 8007fde:	0018      	movs	r0, r3
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	b008      	add	sp, #32
 8007fe4:	bd80      	pop	{r7, pc}

08007fe6 <Reset_Buffer>:
  * @brief   Reset buffer that was pointed to
  * @param   uint8_t *buffer: Pointer point to buffer that need to reset
  * @retval  NULL
*/
void Reset_Buffer ( uint8_t *buffer , uint16_t length_buf )
{
 8007fe6:	b580      	push	{r7, lr}
 8007fe8:	b084      	sub	sp, #16
 8007fea:	af00      	add	r7, sp, #0
 8007fec:	6078      	str	r0, [r7, #4]
 8007fee:	000a      	movs	r2, r1
 8007ff0:	1cbb      	adds	r3, r7, #2
 8007ff2:	801a      	strh	r2, [r3, #0]
	for ( uint16_t i = 0 ; i < length_buf ; i++ )
 8007ff4:	230e      	movs	r3, #14
 8007ff6:	18fb      	adds	r3, r7, r3
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	801a      	strh	r2, [r3, #0]
 8007ffc:	e00b      	b.n	8008016 <Reset_Buffer+0x30>
	{
		*(buffer+i) = 0x00;
 8007ffe:	210e      	movs	r1, #14
 8008000:	187b      	adds	r3, r7, r1
 8008002:	881b      	ldrh	r3, [r3, #0]
 8008004:	687a      	ldr	r2, [r7, #4]
 8008006:	18d3      	adds	r3, r2, r3
 8008008:	2200      	movs	r2, #0
 800800a:	701a      	strb	r2, [r3, #0]
	for ( uint16_t i = 0 ; i < length_buf ; i++ )
 800800c:	187b      	adds	r3, r7, r1
 800800e:	881a      	ldrh	r2, [r3, #0]
 8008010:	187b      	adds	r3, r7, r1
 8008012:	3201      	adds	r2, #1
 8008014:	801a      	strh	r2, [r3, #0]
 8008016:	230e      	movs	r3, #14
 8008018:	18fa      	adds	r2, r7, r3
 800801a:	1cbb      	adds	r3, r7, #2
 800801c:	8812      	ldrh	r2, [r2, #0]
 800801e:	881b      	ldrh	r3, [r3, #0]
 8008020:	429a      	cmp	r2, r3
 8008022:	d3ec      	bcc.n	8007ffe <Reset_Buffer+0x18>
	}
}
 8008024:	46c0      	nop			; (mov r8, r8)
 8008026:	46c0      	nop			; (mov r8, r8)
 8008028:	46bd      	mov	sp, r7
 800802a:	b004      	add	sp, #16
 800802c:	bd80      	pop	{r7, pc}

0800802e <Interger_To_Char>:
  * @param   numb the number need to convert
  * @param   length_buf the max elements of arrays
  * @retval  NULL
*/
void Interger_To_Char ( uint32_t numb , uint8_t *buffer , uint16_t length_buf  )
{
 800802e:	b580      	push	{r7, lr}
 8008030:	b084      	sub	sp, #16
 8008032:	af00      	add	r7, sp, #0
 8008034:	60f8      	str	r0, [r7, #12]
 8008036:	60b9      	str	r1, [r7, #8]
 8008038:	1dbb      	adds	r3, r7, #6
 800803a:	801a      	strh	r2, [r3, #0]
	Reset_Buffer ( buffer , length_buf );
 800803c:	1dbb      	adds	r3, r7, #6
 800803e:	881a      	ldrh	r2, [r3, #0]
 8008040:	68bb      	ldr	r3, [r7, #8]
 8008042:	0011      	movs	r1, r2
 8008044:	0018      	movs	r0, r3
 8008046:	f7ff ffce 	bl	8007fe6 <Reset_Buffer>
  itoa ( numb , (char*)buffer , 10 );
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	68b9      	ldr	r1, [r7, #8]
 800804e:	220a      	movs	r2, #10
 8008050:	0018      	movs	r0, r3
 8008052:	f000 fa7d 	bl	8008550 <itoa>
}
 8008056:	46c0      	nop			; (mov r8, r8)
 8008058:	46bd      	mov	sp, r7
 800805a:	b004      	add	sp, #16
 800805c:	bd80      	pop	{r7, pc}
	...

08008060 <Interger_To_Hex>:
	
	HAL_UART_Transmit ( &huart2 , ui8Arr_Bufsend , strlen ( (char*)ui8Arr_Bufsend ) , 500 );
}

uint8_t  Interger_To_Hex (int decimal, uint8_t *hexcimal)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b08a      	sub	sp, #40	; 0x28
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
 8008068:	6039      	str	r1, [r7, #0]
	int quotient, remainder;
	int i = 0;
 800806a:	2300      	movs	r3, #0
 800806c:	623b      	str	r3, [r7, #32]
	int j;
	uint8_t FictionArray[8] = {0x00};
 800806e:	210c      	movs	r1, #12
 8008070:	187b      	adds	r3, r7, r1
 8008072:	2200      	movs	r2, #0
 8008074:	601a      	str	r2, [r3, #0]
 8008076:	2200      	movs	r2, #0
 8008078:	605a      	str	r2, [r3, #4]
	uint8_t *pointer = FictionArray;
 800807a:	187b      	adds	r3, r7, r1
 800807c:	61bb      	str	r3, [r7, #24]

    quotient = decimal;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	627b      	str	r3, [r7, #36]	; 0x24
    while (quotient != 0)
 8008082:	e026      	b.n	80080d2 <Interger_To_Hex+0x72>
    {
        remainder = quotient % 16;
 8008084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008086:	4a21      	ldr	r2, [pc, #132]	; (800810c <Interger_To_Hex+0xac>)
 8008088:	4013      	ands	r3, r2
 800808a:	d504      	bpl.n	8008096 <Interger_To_Hex+0x36>
 800808c:	3b01      	subs	r3, #1
 800808e:	2210      	movs	r2, #16
 8008090:	4252      	negs	r2, r2
 8008092:	4313      	orrs	r3, r2
 8008094:	3301      	adds	r3, #1
 8008096:	617b      	str	r3, [r7, #20]
        if (remainder < 10)
 8008098:	697b      	ldr	r3, [r7, #20]
 800809a:	2b09      	cmp	r3, #9
 800809c:	dc08      	bgt.n	80080b0 <Interger_To_Hex+0x50>
        {
            *(pointer + i) = 48 + remainder;
 800809e:	697b      	ldr	r3, [r7, #20]
 80080a0:	b2da      	uxtb	r2, r3
 80080a2:	6a3b      	ldr	r3, [r7, #32]
 80080a4:	69b9      	ldr	r1, [r7, #24]
 80080a6:	18cb      	adds	r3, r1, r3
 80080a8:	3230      	adds	r2, #48	; 0x30
 80080aa:	b2d2      	uxtb	r2, r2
 80080ac:	701a      	strb	r2, [r3, #0]
 80080ae:	e007      	b.n	80080c0 <Interger_To_Hex+0x60>
        }
        else
        {
            *(pointer + i) = 55 + remainder;
 80080b0:	697b      	ldr	r3, [r7, #20]
 80080b2:	b2da      	uxtb	r2, r3
 80080b4:	6a3b      	ldr	r3, [r7, #32]
 80080b6:	69b9      	ldr	r1, [r7, #24]
 80080b8:	18cb      	adds	r3, r1, r3
 80080ba:	3237      	adds	r2, #55	; 0x37
 80080bc:	b2d2      	uxtb	r2, r2
 80080be:	701a      	strb	r2, [r3, #0]
        }
        i++;
 80080c0:	6a3b      	ldr	r3, [r7, #32]
 80080c2:	3301      	adds	r3, #1
 80080c4:	623b      	str	r3, [r7, #32]
        quotient = quotient / 16;
 80080c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	da00      	bge.n	80080ce <Interger_To_Hex+0x6e>
 80080cc:	330f      	adds	r3, #15
 80080ce:	111b      	asrs	r3, r3, #4
 80080d0:	627b      	str	r3, [r7, #36]	; 0x24
    while (quotient != 0)
 80080d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d1d5      	bne.n	8008084 <Interger_To_Hex+0x24>
    }
    for ( j = i; j >= 1; j--)
 80080d8:	6a3b      	ldr	r3, [r7, #32]
 80080da:	61fb      	str	r3, [r7, #28]
 80080dc:	e00d      	b.n	80080fa <Interger_To_Hex+0x9a>
    {
    	*(hexcimal + i - j ) = *(pointer + j - 1);
 80080de:	69fb      	ldr	r3, [r7, #28]
 80080e0:	3b01      	subs	r3, #1
 80080e2:	69ba      	ldr	r2, [r7, #24]
 80080e4:	18d2      	adds	r2, r2, r3
 80080e6:	6a39      	ldr	r1, [r7, #32]
 80080e8:	69fb      	ldr	r3, [r7, #28]
 80080ea:	1acb      	subs	r3, r1, r3
 80080ec:	6839      	ldr	r1, [r7, #0]
 80080ee:	18cb      	adds	r3, r1, r3
 80080f0:	7812      	ldrb	r2, [r2, #0]
 80080f2:	701a      	strb	r2, [r3, #0]
    for ( j = i; j >= 1; j--)
 80080f4:	69fb      	ldr	r3, [r7, #28]
 80080f6:	3b01      	subs	r3, #1
 80080f8:	61fb      	str	r3, [r7, #28]
 80080fa:	69fb      	ldr	r3, [r7, #28]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	dcee      	bgt.n	80080de <Interger_To_Hex+0x7e>
    }
	return 1;
 8008100:	2301      	movs	r3, #1
}
 8008102:	0018      	movs	r0, r3
 8008104:	46bd      	mov	sp, r7
 8008106:	b00a      	add	sp, #40	; 0x28
 8008108:	bd80      	pop	{r7, pc}
 800810a:	46c0      	nop			; (mov r8, r8)
 800810c:	8000000f 	.word	0x8000000f

08008110 <WinApp_Check_Time_Out>:
  *          cycle: time that event time out from mark time
  * @retval  TRUE:  time out happend
  *          FALSE: time out not happend
*/
uint8_t WinApp_Check_Time_Out ( uint32_t mark , uint32_t cycle )
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b084      	sub	sp, #16
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
 8008118:	6039      	str	r1, [r7, #0]
	uint32_t delta = 0;
 800811a:	2300      	movs	r3, #0
 800811c:	60fb      	str	r3, [r7, #12]
	delta = ui32_tick_count - mark;
 800811e:	4b08      	ldr	r3, [pc, #32]	; (8008140 <WinApp_Check_Time_Out+0x30>)
 8008120:	681a      	ldr	r2, [r3, #0]
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	1ad3      	subs	r3, r2, r3
 8008126:	60fb      	str	r3, [r7, #12]
	if ( delta >= cycle)
 8008128:	68fa      	ldr	r2, [r7, #12]
 800812a:	683b      	ldr	r3, [r7, #0]
 800812c:	429a      	cmp	r2, r3
 800812e:	d301      	bcc.n	8008134 <WinApp_Check_Time_Out+0x24>
		return TRUE;
 8008130:	2301      	movs	r3, #1
 8008132:	e000      	b.n	8008136 <WinApp_Check_Time_Out+0x26>
	else
		return FALSE;
 8008134:	2300      	movs	r3, #0
}
 8008136:	0018      	movs	r0, r3
 8008138:	46bd      	mov	sp, r7
 800813a:	b004      	add	sp, #16
 800813c:	bd80      	pop	{r7, pc}
 800813e:	46c0      	nop			; (mov r8, r8)
 8008140:	20001554 	.word	0x20001554

08008144 <fncReadyHandle>:

uint8_t fncReadyHandle(void)
{
 8008144:	b580      	push	{r7, lr}
 8008146:	af00      	add	r7, sp, #0
	Push_Message_to_Queue( &Ready_String );
 8008148:	4b03      	ldr	r3, [pc, #12]	; (8008158 <fncReadyHandle+0x14>)
 800814a:	0018      	movs	r0, r3
 800814c:	f000 f926 	bl	800839c <Push_Message_to_Queue>
	return 1;
 8008150:	2301      	movs	r3, #1
}
 8008152:	0018      	movs	r0, r3
 8008154:	46bd      	mov	sp, r7
 8008156:	bd80      	pop	{r7, pc}
 8008158:	20000384 	.word	0x20000384

0800815c <fncIdHandle>:

uint8_t fncIdHandle (void)
{
 800815c:	b580      	push	{r7, lr}
 800815e:	b082      	sub	sp, #8
 8008160:	af00      	add	r7, sp, #0
    uint8_t IdArray[7] = {0x00};
 8008162:	003b      	movs	r3, r7
 8008164:	2200      	movs	r2, #0
 8008166:	601a      	str	r2, [r3, #0]
 8008168:	3304      	adds	r3, #4
 800816a:	2203      	movs	r2, #3
 800816c:	2100      	movs	r1, #0
 800816e:	0018      	movs	r0, r3
 8008170:	f000 f9fb 	bl	800856a <memset>
    WinApp_Find_Extract_Signal_To_An_Array(IdArray, 7, _ID_SIG_);
 8008174:	003b      	movs	r3, r7
 8008176:	2201      	movs	r2, #1
 8008178:	2107      	movs	r1, #7
 800817a:	0018      	movs	r0, r3
 800817c:	f000 f94e 	bl	800841c <WinApp_Find_Extract_Signal_To_An_Array>
    MQTT_Create_Topic_To_Sub (IdArray, 0, 98, 1);
 8008180:	0038      	movs	r0, r7
 8008182:	2301      	movs	r3, #1
 8008184:	2262      	movs	r2, #98	; 0x62
 8008186:	2100      	movs	r1, #0
 8008188:	f7ff fdb2 	bl	8007cf0 <MQTT_Create_Topic_To_Sub>
    event = _MQTT_SUBSCRIBE_1_;
 800818c:	4b07      	ldr	r3, [pc, #28]	; (80081ac <fncIdHandle+0x50>)
 800818e:	2219      	movs	r2, #25
 8008190:	701a      	strb	r2, [r3, #0]
    xQueueSendToBack( qBC66step, &event, 0 );
 8008192:	4b07      	ldr	r3, [pc, #28]	; (80081b0 <fncIdHandle+0x54>)
 8008194:	6818      	ldr	r0, [r3, #0]
 8008196:	4905      	ldr	r1, [pc, #20]	; (80081ac <fncIdHandle+0x50>)
 8008198:	2300      	movs	r3, #0
 800819a:	2200      	movs	r2, #0
 800819c:	f7fe f9a6 	bl	80064ec <xQueueGenericSend>
    return 1;
 80081a0:	2301      	movs	r3, #1
};
 80081a2:	0018      	movs	r0, r3
 80081a4:	46bd      	mov	sp, r7
 80081a6:	b002      	add	sp, #8
 80081a8:	bd80      	pop	{r7, pc}
 80081aa:	46c0      	nop			; (mov r8, r8)
 80081ac:	2000168c 	.word	0x2000168c
 80081b0:	20001698 	.word	0x20001698

080081b4 <fncAddressHandle>:

uint8_t fncAddressHandle (void)
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	af00      	add	r7, sp, #0
	return 1;
 80081b8:	2301      	movs	r3, #1
};
 80081ba:	0018      	movs	r0, r3
 80081bc:	46bd      	mov	sp, r7
 80081be:	bd80      	pop	{r7, pc}

080081c0 <fncDataHandle>:

uint8_t fncDataHandle (void)
{
 80081c0:	b580      	push	{r7, lr}
 80081c2:	af00      	add	r7, sp, #0
	return 1;
 80081c4:	2301      	movs	r3, #1
};
 80081c6:	0018      	movs	r0, r3
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd80      	pop	{r7, pc}

080081cc <fncEndHandle>:

uint8_t fncEndHandle (void)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	af00      	add	r7, sp, #0
	return 1;
 80081d0:	2301      	movs	r3, #1
};
 80081d2:	0018      	movs	r0, r3
 80081d4:	46bd      	mov	sp, r7
 80081d6:	bd80      	pop	{r7, pc}

080081d8 <WinApp_UART_Check_Receive_Process_Status>:

uint8_t WinApp_UART_Check_Receive_Process_Status (void)
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	af00      	add	r7, sp, #0
	if ( WinUart.numb_rec != 0 )
 80081dc:	4b13      	ldr	r3, [pc, #76]	; (800822c <WinApp_UART_Check_Receive_Process_Status+0x54>)
 80081de:	891b      	ldrh	r3, [r3, #8]
 80081e0:	b29b      	uxth	r3, r3
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d018      	beq.n	8008218 <WinApp_UART_Check_Receive_Process_Status+0x40>
	{
		if ( WinUart.numb_rec == WinUart.pre_numb_rec )
 80081e6:	4b11      	ldr	r3, [pc, #68]	; (800822c <WinApp_UART_Check_Receive_Process_Status+0x54>)
 80081e8:	891b      	ldrh	r3, [r3, #8]
 80081ea:	b29a      	uxth	r2, r3
 80081ec:	4b0f      	ldr	r3, [pc, #60]	; (800822c <WinApp_UART_Check_Receive_Process_Status+0x54>)
 80081ee:	895b      	ldrh	r3, [r3, #10]
 80081f0:	b29b      	uxth	r3, r3
 80081f2:	429a      	cmp	r2, r3
 80081f4:	d101      	bne.n	80081fa <WinApp_UART_Check_Receive_Process_Status+0x22>
			return DONE;
 80081f6:	2302      	movs	r3, #2
 80081f8:	e015      	b.n	8008226 <WinApp_UART_Check_Receive_Process_Status+0x4e>
		else if ( WinUart.numb_rec != WinUart.pre_numb_rec )
 80081fa:	4b0c      	ldr	r3, [pc, #48]	; (800822c <WinApp_UART_Check_Receive_Process_Status+0x54>)
 80081fc:	891b      	ldrh	r3, [r3, #8]
 80081fe:	b29a      	uxth	r2, r3
 8008200:	4b0a      	ldr	r3, [pc, #40]	; (800822c <WinApp_UART_Check_Receive_Process_Status+0x54>)
 8008202:	895b      	ldrh	r3, [r3, #10]
 8008204:	b29b      	uxth	r3, r3
 8008206:	429a      	cmp	r2, r3
 8008208:	d00d      	beq.n	8008226 <WinApp_UART_Check_Receive_Process_Status+0x4e>
		{
			WinUart.pre_numb_rec = WinUart.numb_rec;
 800820a:	4b08      	ldr	r3, [pc, #32]	; (800822c <WinApp_UART_Check_Receive_Process_Status+0x54>)
 800820c:	891b      	ldrh	r3, [r3, #8]
 800820e:	b29a      	uxth	r2, r3
 8008210:	4b06      	ldr	r3, [pc, #24]	; (800822c <WinApp_UART_Check_Receive_Process_Status+0x54>)
 8008212:	815a      	strh	r2, [r3, #10]
			return NOT_DONE;
 8008214:	2301      	movs	r3, #1
 8008216:	e006      	b.n	8008226 <WinApp_UART_Check_Receive_Process_Status+0x4e>
		}
	}
	else if (WinUart.numb_rec == 0)
 8008218:	4b04      	ldr	r3, [pc, #16]	; (800822c <WinApp_UART_Check_Receive_Process_Status+0x54>)
 800821a:	891b      	ldrh	r3, [r3, #8]
 800821c:	b29b      	uxth	r3, r3
 800821e:	2b00      	cmp	r3, #0
 8008220:	d101      	bne.n	8008226 <WinApp_UART_Check_Receive_Process_Status+0x4e>
	{
		return NONE;
 8008222:	2300      	movs	r3, #0
 8008224:	e7ff      	b.n	8008226 <WinApp_UART_Check_Receive_Process_Status+0x4e>
	}
}
 8008226:	0018      	movs	r0, r3
 8008228:	46bd      	mov	sp, r7
 800822a:	bd80      	pop	{r7, pc}
 800822c:	20000374 	.word	0x20000374

08008230 <WinApp_Reset>:

uint8_t WinApp_Reset(void)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	af00      	add	r7, sp, #0
	Reset_Buffer ( WinUart.pData, WinUart.max_element );
 8008234:	4b09      	ldr	r3, [pc, #36]	; (800825c <WinApp_Reset+0x2c>)
 8008236:	685a      	ldr	r2, [r3, #4]
 8008238:	4b08      	ldr	r3, [pc, #32]	; (800825c <WinApp_Reset+0x2c>)
 800823a:	899b      	ldrh	r3, [r3, #12]
 800823c:	b29b      	uxth	r3, r3
 800823e:	0019      	movs	r1, r3
 8008240:	0010      	movs	r0, r2
 8008242:	f7ff fed0 	bl	8007fe6 <Reset_Buffer>
	WinUart.numb_rec = 0;
 8008246:	4b05      	ldr	r3, [pc, #20]	; (800825c <WinApp_Reset+0x2c>)
 8008248:	2200      	movs	r2, #0
 800824a:	811a      	strh	r2, [r3, #8]
	WinUart.pre_numb_rec = 0;
 800824c:	4b03      	ldr	r3, [pc, #12]	; (800825c <WinApp_Reset+0x2c>)
 800824e:	2200      	movs	r2, #0
 8008250:	815a      	strh	r2, [r3, #10]
	return 1;
 8008252:	2301      	movs	r3, #1
}
 8008254:	0018      	movs	r0, r3
 8008256:	46bd      	mov	sp, r7
 8008258:	bd80      	pop	{r7, pc}
 800825a:	46c0      	nop			; (mov r8, r8)
 800825c:	20000374 	.word	0x20000374

08008260 <WinApp_Handle_UART_Receive>:

uint8_t WinApp_Handle_UART_Receive(void)
{
 8008260:	b590      	push	{r4, r7, lr}
 8008262:	b083      	sub	sp, #12
 8008264:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i <= _END_SIG_; i++)
 8008266:	1dfb      	adds	r3, r7, #7
 8008268:	2200      	movs	r2, #0
 800826a:	701a      	strb	r2, [r3, #0]
 800826c:	e025      	b.n	80082ba <WinApp_Handle_UART_Receive+0x5a>
	{
		if (Search_String_In_Buffer (WinUart.pData, WinUart.numb_rec,
 800826e:	4b17      	ldr	r3, [pc, #92]	; (80082cc <WinApp_Handle_UART_Receive+0x6c>)
 8008270:	6858      	ldr	r0, [r3, #4]
 8008272:	4b16      	ldr	r3, [pc, #88]	; (80082cc <WinApp_Handle_UART_Receive+0x6c>)
 8008274:	891b      	ldrh	r3, [r3, #8]
 8008276:	b299      	uxth	r1, r3
 8008278:	1dfb      	adds	r3, r7, #7
 800827a:	781b      	ldrb	r3, [r3, #0]
 800827c:	4a14      	ldr	r2, [pc, #80]	; (80082d0 <WinApp_Handle_UART_Receive+0x70>)
 800827e:	011b      	lsls	r3, r3, #4
 8008280:	18d3      	adds	r3, r2, r3
 8008282:	3304      	adds	r3, #4
 8008284:	681c      	ldr	r4, [r3, #0]
 8008286:	1dfb      	adds	r3, r7, #7
 8008288:	781b      	ldrb	r3, [r3, #0]
 800828a:	4a11      	ldr	r2, [pc, #68]	; (80082d0 <WinApp_Handle_UART_Receive+0x70>)
 800828c:	011b      	lsls	r3, r3, #4
 800828e:	18d3      	adds	r3, r2, r3
 8008290:	3308      	adds	r3, #8
 8008292:	881b      	ldrh	r3, [r3, #0]
 8008294:	0022      	movs	r2, r4
 8008296:	f7ff fd6f 	bl	8007d78 <Search_String_In_Buffer>
 800829a:	0003      	movs	r3, r0
 800829c:	2b01      	cmp	r3, #1
 800829e:	d107      	bne.n	80082b0 <WinApp_Handle_UART_Receive+0x50>
		                             UART_REC_WIN[i].ReceiveString.pData,
									 UART_REC_WIN[i].ReceiveString.u16_len_data) == TRUE)
		{
			UART_REC_WIN[i].uartWinAppHandle();
 80082a0:	1dfb      	adds	r3, r7, #7
 80082a2:	781b      	ldrb	r3, [r3, #0]
 80082a4:	4a0a      	ldr	r2, [pc, #40]	; (80082d0 <WinApp_Handle_UART_Receive+0x70>)
 80082a6:	011b      	lsls	r3, r3, #4
 80082a8:	18d3      	adds	r3, r2, r3
 80082aa:	330c      	adds	r3, #12
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	4798      	blx	r3
	for (uint8_t i = 0; i <= _END_SIG_; i++)
 80082b0:	1dfb      	adds	r3, r7, #7
 80082b2:	781a      	ldrb	r2, [r3, #0]
 80082b4:	1dfb      	adds	r3, r7, #7
 80082b6:	3201      	adds	r2, #1
 80082b8:	701a      	strb	r2, [r3, #0]
 80082ba:	1dfb      	adds	r3, r7, #7
 80082bc:	781b      	ldrb	r3, [r3, #0]
 80082be:	2b04      	cmp	r3, #4
 80082c0:	d9d5      	bls.n	800826e <WinApp_Handle_UART_Receive+0xe>
		}
	}
	return 1;
 80082c2:	2301      	movs	r3, #1
}
 80082c4:	0018      	movs	r0, r3
 80082c6:	46bd      	mov	sp, r7
 80082c8:	b003      	add	sp, #12
 80082ca:	bd90      	pop	{r4, r7, pc}
 80082cc:	20000374 	.word	0x20000374
 80082d0:	20000324 	.word	0x20000324

080082d4 <Convert_length_to_array>:

void Convert_length_to_array (uint8_t *array, uint16_t ui16array_lenght)
{
 80082d4:	b5b0      	push	{r4, r5, r7, lr}
 80082d6:	b086      	sub	sp, #24
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
 80082dc:	000a      	movs	r2, r1
 80082de:	1cbb      	adds	r3, r7, #2
 80082e0:	801a      	strh	r2, [r3, #0]
	uint8_t fiction_array[5] = {0x00};
 80082e2:	240c      	movs	r4, #12
 80082e4:	193b      	adds	r3, r7, r4
 80082e6:	2200      	movs	r2, #0
 80082e8:	601a      	str	r2, [r3, #0]
 80082ea:	2200      	movs	r2, #0
 80082ec:	711a      	strb	r2, [r3, #4]
	uint16_t length = 0;
 80082ee:	2514      	movs	r5, #20
 80082f0:	197b      	adds	r3, r7, r5
 80082f2:	2200      	movs	r2, #0
 80082f4:	801a      	strh	r2, [r3, #0]
	length = strlen((char*)array);
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	0018      	movs	r0, r3
 80082fa:	f7f7 ff05 	bl	8000108 <strlen>
 80082fe:	0002      	movs	r2, r0
 8008300:	197b      	adds	r3, r7, r5
 8008302:	801a      	strh	r2, [r3, #0]
    strcpy ((char*)fiction_array, (char*)array);
 8008304:	687a      	ldr	r2, [r7, #4]
 8008306:	193b      	adds	r3, r7, r4
 8008308:	0011      	movs	r1, r2
 800830a:	0018      	movs	r0, r3
 800830c:	f000 f942 	bl	8008594 <strcpy>
    for (uint8_t i = 0; i < ui16array_lenght; i++)
 8008310:	2317      	movs	r3, #23
 8008312:	18fb      	adds	r3, r7, r3
 8008314:	2200      	movs	r2, #0
 8008316:	701a      	strb	r2, [r3, #0]
 8008318:	e00b      	b.n	8008332 <Convert_length_to_array+0x5e>
    {
        *(array + i) = '0';
 800831a:	2117      	movs	r1, #23
 800831c:	187b      	adds	r3, r7, r1
 800831e:	781b      	ldrb	r3, [r3, #0]
 8008320:	687a      	ldr	r2, [r7, #4]
 8008322:	18d3      	adds	r3, r2, r3
 8008324:	2230      	movs	r2, #48	; 0x30
 8008326:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < ui16array_lenght; i++)
 8008328:	187b      	adds	r3, r7, r1
 800832a:	781a      	ldrb	r2, [r3, #0]
 800832c:	187b      	adds	r3, r7, r1
 800832e:	3201      	adds	r2, #1
 8008330:	701a      	strb	r2, [r3, #0]
 8008332:	2317      	movs	r3, #23
 8008334:	18fb      	adds	r3, r7, r3
 8008336:	781b      	ldrb	r3, [r3, #0]
 8008338:	b29b      	uxth	r3, r3
 800833a:	1cba      	adds	r2, r7, #2
 800833c:	8812      	ldrh	r2, [r2, #0]
 800833e:	429a      	cmp	r2, r3
 8008340:	d8eb      	bhi.n	800831a <Convert_length_to_array+0x46>
    }
    for (uint8_t i = 0; i < length; i++)
 8008342:	2316      	movs	r3, #22
 8008344:	18fb      	adds	r3, r7, r3
 8008346:	2200      	movs	r2, #0
 8008348:	701a      	strb	r2, [r3, #0]
 800834a:	e019      	b.n	8008380 <Convert_length_to_array+0xac>
    {
        *(array + ui16array_lenght - 1 - i) = *(fiction_array + length -1 - i);
 800834c:	2314      	movs	r3, #20
 800834e:	18fb      	adds	r3, r7, r3
 8008350:	881a      	ldrh	r2, [r3, #0]
 8008352:	2016      	movs	r0, #22
 8008354:	183b      	adds	r3, r7, r0
 8008356:	781b      	ldrb	r3, [r3, #0]
 8008358:	1ad3      	subs	r3, r2, r3
 800835a:	3b01      	subs	r3, #1
 800835c:	220c      	movs	r2, #12
 800835e:	18ba      	adds	r2, r7, r2
 8008360:	18d2      	adds	r2, r2, r3
 8008362:	1cbb      	adds	r3, r7, #2
 8008364:	8819      	ldrh	r1, [r3, #0]
 8008366:	183b      	adds	r3, r7, r0
 8008368:	781b      	ldrb	r3, [r3, #0]
 800836a:	1acb      	subs	r3, r1, r3
 800836c:	3b01      	subs	r3, #1
 800836e:	6879      	ldr	r1, [r7, #4]
 8008370:	18cb      	adds	r3, r1, r3
 8008372:	7812      	ldrb	r2, [r2, #0]
 8008374:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < length; i++)
 8008376:	183b      	adds	r3, r7, r0
 8008378:	781a      	ldrb	r2, [r3, #0]
 800837a:	183b      	adds	r3, r7, r0
 800837c:	3201      	adds	r2, #1
 800837e:	701a      	strb	r2, [r3, #0]
 8008380:	2316      	movs	r3, #22
 8008382:	18fb      	adds	r3, r7, r3
 8008384:	781b      	ldrb	r3, [r3, #0]
 8008386:	b29b      	uxth	r3, r3
 8008388:	2214      	movs	r2, #20
 800838a:	18ba      	adds	r2, r7, r2
 800838c:	8812      	ldrh	r2, [r2, #0]
 800838e:	429a      	cmp	r2, r3
 8008390:	d8dc      	bhi.n	800834c <Convert_length_to_array+0x78>
    }
}
 8008392:	46c0      	nop			; (mov r8, r8)
 8008394:	46c0      	nop			; (mov r8, r8)
 8008396:	46bd      	mov	sp, r7
 8008398:	b006      	add	sp, #24
 800839a:	bdb0      	pop	{r4, r5, r7, pc}

0800839c <Push_Message_to_Queue>:
	xQueueSendToBack( qPrintQueue, &uart_rec_WinApp, 0 );
	return 1;
}

uint8_t Push_Message_to_Queue (sType_string *Message)
{
 800839c:	b580      	push	{r7, lr}
 800839e:	b082      	sub	sp, #8
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
    xQueueSendToBack( qPrintQueue, Message, 0);
 80083a4:	4b05      	ldr	r3, [pc, #20]	; (80083bc <Push_Message_to_Queue+0x20>)
 80083a6:	6818      	ldr	r0, [r3, #0]
 80083a8:	6879      	ldr	r1, [r7, #4]
 80083aa:	2300      	movs	r3, #0
 80083ac:	2200      	movs	r2, #0
 80083ae:	f7fe f89d 	bl	80064ec <xQueueGenericSend>
	return 1;
 80083b2:	2301      	movs	r3, #1
}
 80083b4:	0018      	movs	r0, r3
 80083b6:	46bd      	mov	sp, r7
 80083b8:	b002      	add	sp, #8
 80083ba:	bd80      	pop	{r7, pc}
 80083bc:	2000169c 	.word	0x2000169c

080083c0 <UART_Send_Data_To_Terminal>:
//( uint8_t *Data , uint16_t data_length )
void UART_Send_Data_To_Terminal ( sType_string *Message )
{
 80083c0:	b590      	push	{r4, r7, lr}
 80083c2:	b085      	sub	sp, #20
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
	uint8_t length_array[5] = {0x00};
 80083c8:	2108      	movs	r1, #8
 80083ca:	187b      	adds	r3, r7, r1
 80083cc:	2200      	movs	r2, #0
 80083ce:	601a      	str	r2, [r3, #0]
 80083d0:	2200      	movs	r2, #0
 80083d2:	711a      	strb	r2, [r3, #4]
	itoa ( Message->u16_len_data, (char*)length_array, 10);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	889b      	ldrh	r3, [r3, #4]
 80083d8:	0018      	movs	r0, r3
 80083da:	000c      	movs	r4, r1
 80083dc:	193b      	adds	r3, r7, r4
 80083de:	220a      	movs	r2, #10
 80083e0:	0019      	movs	r1, r3
 80083e2:	f000 f8b5 	bl	8008550 <itoa>
	Convert_length_to_array ((uint8_t*)length_array, 5);
 80083e6:	193b      	adds	r3, r7, r4
 80083e8:	2105      	movs	r1, #5
 80083ea:	0018      	movs	r0, r3
 80083ec:	f7ff ff72 	bl	80082d4 <Convert_length_to_array>
	HAL_UART_Transmit (&uart_debug, length_array, 5, 500);
 80083f0:	23fa      	movs	r3, #250	; 0xfa
 80083f2:	005b      	lsls	r3, r3, #1
 80083f4:	1939      	adds	r1, r7, r4
 80083f6:	4808      	ldr	r0, [pc, #32]	; (8008418 <UART_Send_Data_To_Terminal+0x58>)
 80083f8:	2205      	movs	r2, #5
 80083fa:	f7fb fed1 	bl	80041a0 <HAL_UART_Transmit>
	HAL_UART_Transmit (&uart_debug, Message->pData, Message->u16_len_data, 500);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6819      	ldr	r1, [r3, #0]
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	889a      	ldrh	r2, [r3, #4]
 8008406:	23fa      	movs	r3, #250	; 0xfa
 8008408:	005b      	lsls	r3, r3, #1
 800840a:	4803      	ldr	r0, [pc, #12]	; (8008418 <UART_Send_Data_To_Terminal+0x58>)
 800840c:	f7fb fec8 	bl	80041a0 <HAL_UART_Transmit>
}
 8008410:	46c0      	nop			; (mov r8, r8)
 8008412:	46bd      	mov	sp, r7
 8008414:	b005      	add	sp, #20
 8008416:	bd90      	pop	{r4, r7, pc}
 8008418:	20001788 	.word	0x20001788

0800841c <WinApp_Find_Extract_Signal_To_An_Array>:


uint8_t WinApp_Find_Extract_Signal_To_An_Array (uint8_t *array, uint16_t numb_elem, uint8_t signal)
{
 800841c:	b590      	push	{r4, r7, lr}
 800841e:	b085      	sub	sp, #20
 8008420:	af00      	add	r7, sp, #0
 8008422:	6078      	str	r0, [r7, #4]
 8008424:	0008      	movs	r0, r1
 8008426:	0011      	movs	r1, r2
 8008428:	1cbb      	adds	r3, r7, #2
 800842a:	1c02      	adds	r2, r0, #0
 800842c:	801a      	strh	r2, [r3, #0]
 800842e:	1c7b      	adds	r3, r7, #1
 8008430:	1c0a      	adds	r2, r1, #0
 8008432:	701a      	strb	r2, [r3, #0]
    uint8_t *pointer = NULL;
 8008434:	2300      	movs	r3, #0
 8008436:	60bb      	str	r3, [r7, #8]
    pointer = Search_String_Location_In_Buffer_2(WinUart.pData, WinUart.numb_rec,
 8008438:	4b1f      	ldr	r3, [pc, #124]	; (80084b8 <WinApp_Find_Extract_Signal_To_An_Array+0x9c>)
 800843a:	6858      	ldr	r0, [r3, #4]
 800843c:	4b1e      	ldr	r3, [pc, #120]	; (80084b8 <WinApp_Find_Extract_Signal_To_An_Array+0x9c>)
 800843e:	891b      	ldrh	r3, [r3, #8]
 8008440:	b299      	uxth	r1, r3
 8008442:	1c7b      	adds	r3, r7, #1
 8008444:	781b      	ldrb	r3, [r3, #0]
 8008446:	4a1d      	ldr	r2, [pc, #116]	; (80084bc <WinApp_Find_Extract_Signal_To_An_Array+0xa0>)
 8008448:	011b      	lsls	r3, r3, #4
 800844a:	18d3      	adds	r3, r2, r3
 800844c:	3304      	adds	r3, #4
 800844e:	681c      	ldr	r4, [r3, #0]
 8008450:	1c7b      	adds	r3, r7, #1
 8008452:	781b      	ldrb	r3, [r3, #0]
 8008454:	4a19      	ldr	r2, [pc, #100]	; (80084bc <WinApp_Find_Extract_Signal_To_An_Array+0xa0>)
 8008456:	011b      	lsls	r3, r3, #4
 8008458:	18d3      	adds	r3, r2, r3
 800845a:	3308      	adds	r3, #8
 800845c:	881b      	ldrh	r3, [r3, #0]
 800845e:	0022      	movs	r2, r4
 8008460:	f7ff fd63 	bl	8007f2a <Search_String_Location_In_Buffer_2>
 8008464:	0003      	movs	r3, r0
 8008466:	60bb      	str	r3, [r7, #8]
    		                                   UART_REC_WIN[signal].ReceiveString.pData,
											   UART_REC_WIN[signal].ReceiveString.u16_len_data);
    if (pointer == NULL)
 8008468:	68bb      	ldr	r3, [r7, #8]
 800846a:	2b00      	cmp	r3, #0
 800846c:	d101      	bne.n	8008472 <WinApp_Find_Extract_Signal_To_An_Array+0x56>
    	return 0;
 800846e:	2300      	movs	r3, #0
 8008470:	e01d      	b.n	80084ae <WinApp_Find_Extract_Signal_To_An_Array+0x92>
    else
    {
        for (uint8_t i = 0; i < numb_elem; i++)
 8008472:	230f      	movs	r3, #15
 8008474:	18fb      	adds	r3, r7, r3
 8008476:	2200      	movs	r2, #0
 8008478:	701a      	strb	r2, [r3, #0]
 800847a:	e00f      	b.n	800849c <WinApp_Find_Extract_Signal_To_An_Array+0x80>
        {
    	    *(array + i) = *(pointer + i);
 800847c:	200f      	movs	r0, #15
 800847e:	183b      	adds	r3, r7, r0
 8008480:	781b      	ldrb	r3, [r3, #0]
 8008482:	68ba      	ldr	r2, [r7, #8]
 8008484:	18d2      	adds	r2, r2, r3
 8008486:	183b      	adds	r3, r7, r0
 8008488:	781b      	ldrb	r3, [r3, #0]
 800848a:	6879      	ldr	r1, [r7, #4]
 800848c:	18cb      	adds	r3, r1, r3
 800848e:	7812      	ldrb	r2, [r2, #0]
 8008490:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 0; i < numb_elem; i++)
 8008492:	183b      	adds	r3, r7, r0
 8008494:	781a      	ldrb	r2, [r3, #0]
 8008496:	183b      	adds	r3, r7, r0
 8008498:	3201      	adds	r2, #1
 800849a:	701a      	strb	r2, [r3, #0]
 800849c:	230f      	movs	r3, #15
 800849e:	18fb      	adds	r3, r7, r3
 80084a0:	781b      	ldrb	r3, [r3, #0]
 80084a2:	b29b      	uxth	r3, r3
 80084a4:	1cba      	adds	r2, r7, #2
 80084a6:	8812      	ldrh	r2, [r2, #0]
 80084a8:	429a      	cmp	r2, r3
 80084aa:	d8e7      	bhi.n	800847c <WinApp_Find_Extract_Signal_To_An_Array+0x60>
        }
    }
	return 1;
 80084ac:	2301      	movs	r3, #1
}
 80084ae:	0018      	movs	r0, r3
 80084b0:	46bd      	mov	sp, r7
 80084b2:	b005      	add	sp, #20
 80084b4:	bd90      	pop	{r4, r7, pc}
 80084b6:	46c0      	nop			; (mov r8, r8)
 80084b8:	20000374 	.word	0x20000374
 80084bc:	20000324 	.word	0x20000324

080084c0 <atoi>:
 80084c0:	b510      	push	{r4, lr}
 80084c2:	220a      	movs	r2, #10
 80084c4:	2100      	movs	r1, #0
 80084c6:	f000 f911 	bl	80086ec <strtol>
 80084ca:	bd10      	pop	{r4, pc}

080084cc <__errno>:
 80084cc:	4b01      	ldr	r3, [pc, #4]	; (80084d4 <__errno+0x8>)
 80084ce:	6818      	ldr	r0, [r3, #0]
 80084d0:	4770      	bx	lr
 80084d2:	46c0      	nop			; (mov r8, r8)
 80084d4:	2000038c 	.word	0x2000038c

080084d8 <__libc_init_array>:
 80084d8:	b570      	push	{r4, r5, r6, lr}
 80084da:	2600      	movs	r6, #0
 80084dc:	4d0c      	ldr	r5, [pc, #48]	; (8008510 <__libc_init_array+0x38>)
 80084de:	4c0d      	ldr	r4, [pc, #52]	; (8008514 <__libc_init_array+0x3c>)
 80084e0:	1b64      	subs	r4, r4, r5
 80084e2:	10a4      	asrs	r4, r4, #2
 80084e4:	42a6      	cmp	r6, r4
 80084e6:	d109      	bne.n	80084fc <__libc_init_array+0x24>
 80084e8:	2600      	movs	r6, #0
 80084ea:	f000 f941 	bl	8008770 <_init>
 80084ee:	4d0a      	ldr	r5, [pc, #40]	; (8008518 <__libc_init_array+0x40>)
 80084f0:	4c0a      	ldr	r4, [pc, #40]	; (800851c <__libc_init_array+0x44>)
 80084f2:	1b64      	subs	r4, r4, r5
 80084f4:	10a4      	asrs	r4, r4, #2
 80084f6:	42a6      	cmp	r6, r4
 80084f8:	d105      	bne.n	8008506 <__libc_init_array+0x2e>
 80084fa:	bd70      	pop	{r4, r5, r6, pc}
 80084fc:	00b3      	lsls	r3, r6, #2
 80084fe:	58eb      	ldr	r3, [r5, r3]
 8008500:	4798      	blx	r3
 8008502:	3601      	adds	r6, #1
 8008504:	e7ee      	b.n	80084e4 <__libc_init_array+0xc>
 8008506:	00b3      	lsls	r3, r6, #2
 8008508:	58eb      	ldr	r3, [r5, r3]
 800850a:	4798      	blx	r3
 800850c:	3601      	adds	r6, #1
 800850e:	e7f2      	b.n	80084f6 <__libc_init_array+0x1e>
 8008510:	080092d0 	.word	0x080092d0
 8008514:	080092d0 	.word	0x080092d0
 8008518:	080092d0 	.word	0x080092d0
 800851c:	080092d4 	.word	0x080092d4

08008520 <__itoa>:
 8008520:	1e93      	subs	r3, r2, #2
 8008522:	b510      	push	{r4, lr}
 8008524:	000c      	movs	r4, r1
 8008526:	2b22      	cmp	r3, #34	; 0x22
 8008528:	d904      	bls.n	8008534 <__itoa+0x14>
 800852a:	2300      	movs	r3, #0
 800852c:	001c      	movs	r4, r3
 800852e:	700b      	strb	r3, [r1, #0]
 8008530:	0020      	movs	r0, r4
 8008532:	bd10      	pop	{r4, pc}
 8008534:	2a0a      	cmp	r2, #10
 8008536:	d109      	bne.n	800854c <__itoa+0x2c>
 8008538:	2800      	cmp	r0, #0
 800853a:	da07      	bge.n	800854c <__itoa+0x2c>
 800853c:	232d      	movs	r3, #45	; 0x2d
 800853e:	700b      	strb	r3, [r1, #0]
 8008540:	2101      	movs	r1, #1
 8008542:	4240      	negs	r0, r0
 8008544:	1861      	adds	r1, r4, r1
 8008546:	f000 f8dd 	bl	8008704 <__utoa>
 800854a:	e7f1      	b.n	8008530 <__itoa+0x10>
 800854c:	2100      	movs	r1, #0
 800854e:	e7f9      	b.n	8008544 <__itoa+0x24>

08008550 <itoa>:
 8008550:	b510      	push	{r4, lr}
 8008552:	f7ff ffe5 	bl	8008520 <__itoa>
 8008556:	bd10      	pop	{r4, pc}

08008558 <memcpy>:
 8008558:	2300      	movs	r3, #0
 800855a:	b510      	push	{r4, lr}
 800855c:	429a      	cmp	r2, r3
 800855e:	d100      	bne.n	8008562 <memcpy+0xa>
 8008560:	bd10      	pop	{r4, pc}
 8008562:	5ccc      	ldrb	r4, [r1, r3]
 8008564:	54c4      	strb	r4, [r0, r3]
 8008566:	3301      	adds	r3, #1
 8008568:	e7f8      	b.n	800855c <memcpy+0x4>

0800856a <memset>:
 800856a:	0003      	movs	r3, r0
 800856c:	1882      	adds	r2, r0, r2
 800856e:	4293      	cmp	r3, r2
 8008570:	d100      	bne.n	8008574 <memset+0xa>
 8008572:	4770      	bx	lr
 8008574:	7019      	strb	r1, [r3, #0]
 8008576:	3301      	adds	r3, #1
 8008578:	e7f9      	b.n	800856e <memset+0x4>

0800857a <strcat>:
 800857a:	0002      	movs	r2, r0
 800857c:	b510      	push	{r4, lr}
 800857e:	7813      	ldrb	r3, [r2, #0]
 8008580:	0014      	movs	r4, r2
 8008582:	3201      	adds	r2, #1
 8008584:	2b00      	cmp	r3, #0
 8008586:	d1fa      	bne.n	800857e <strcat+0x4>
 8008588:	5cca      	ldrb	r2, [r1, r3]
 800858a:	54e2      	strb	r2, [r4, r3]
 800858c:	3301      	adds	r3, #1
 800858e:	2a00      	cmp	r2, #0
 8008590:	d1fa      	bne.n	8008588 <strcat+0xe>
 8008592:	bd10      	pop	{r4, pc}

08008594 <strcpy>:
 8008594:	0003      	movs	r3, r0
 8008596:	780a      	ldrb	r2, [r1, #0]
 8008598:	3101      	adds	r1, #1
 800859a:	701a      	strb	r2, [r3, #0]
 800859c:	3301      	adds	r3, #1
 800859e:	2a00      	cmp	r2, #0
 80085a0:	d1f9      	bne.n	8008596 <strcpy+0x2>
 80085a2:	4770      	bx	lr

080085a4 <strstr>:
 80085a4:	780a      	ldrb	r2, [r1, #0]
 80085a6:	b530      	push	{r4, r5, lr}
 80085a8:	2a00      	cmp	r2, #0
 80085aa:	d10c      	bne.n	80085c6 <strstr+0x22>
 80085ac:	bd30      	pop	{r4, r5, pc}
 80085ae:	429a      	cmp	r2, r3
 80085b0:	d108      	bne.n	80085c4 <strstr+0x20>
 80085b2:	2301      	movs	r3, #1
 80085b4:	5ccc      	ldrb	r4, [r1, r3]
 80085b6:	2c00      	cmp	r4, #0
 80085b8:	d0f8      	beq.n	80085ac <strstr+0x8>
 80085ba:	5cc5      	ldrb	r5, [r0, r3]
 80085bc:	42a5      	cmp	r5, r4
 80085be:	d101      	bne.n	80085c4 <strstr+0x20>
 80085c0:	3301      	adds	r3, #1
 80085c2:	e7f7      	b.n	80085b4 <strstr+0x10>
 80085c4:	3001      	adds	r0, #1
 80085c6:	7803      	ldrb	r3, [r0, #0]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d1f0      	bne.n	80085ae <strstr+0xa>
 80085cc:	0018      	movs	r0, r3
 80085ce:	e7ed      	b.n	80085ac <strstr+0x8>

080085d0 <_strtol_l.isra.0>:
 80085d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80085d2:	b087      	sub	sp, #28
 80085d4:	001e      	movs	r6, r3
 80085d6:	9005      	str	r0, [sp, #20]
 80085d8:	9101      	str	r1, [sp, #4]
 80085da:	9202      	str	r2, [sp, #8]
 80085dc:	2b01      	cmp	r3, #1
 80085de:	d045      	beq.n	800866c <_strtol_l.isra.0+0x9c>
 80085e0:	0008      	movs	r0, r1
 80085e2:	2b24      	cmp	r3, #36	; 0x24
 80085e4:	d842      	bhi.n	800866c <_strtol_l.isra.0+0x9c>
 80085e6:	4b3f      	ldr	r3, [pc, #252]	; (80086e4 <_strtol_l.isra.0+0x114>)
 80085e8:	2208      	movs	r2, #8
 80085ea:	469c      	mov	ip, r3
 80085ec:	0003      	movs	r3, r0
 80085ee:	4661      	mov	r1, ip
 80085f0:	781c      	ldrb	r4, [r3, #0]
 80085f2:	1c45      	adds	r5, r0, #1
 80085f4:	5d09      	ldrb	r1, [r1, r4]
 80085f6:	0028      	movs	r0, r5
 80085f8:	000f      	movs	r7, r1
 80085fa:	4017      	ands	r7, r2
 80085fc:	4211      	tst	r1, r2
 80085fe:	d1f5      	bne.n	80085ec <_strtol_l.isra.0+0x1c>
 8008600:	2c2d      	cmp	r4, #45	; 0x2d
 8008602:	d13a      	bne.n	800867a <_strtol_l.isra.0+0xaa>
 8008604:	2701      	movs	r7, #1
 8008606:	782c      	ldrb	r4, [r5, #0]
 8008608:	1c9d      	adds	r5, r3, #2
 800860a:	2e00      	cmp	r6, #0
 800860c:	d065      	beq.n	80086da <_strtol_l.isra.0+0x10a>
 800860e:	2e10      	cmp	r6, #16
 8008610:	d109      	bne.n	8008626 <_strtol_l.isra.0+0x56>
 8008612:	2c30      	cmp	r4, #48	; 0x30
 8008614:	d107      	bne.n	8008626 <_strtol_l.isra.0+0x56>
 8008616:	2220      	movs	r2, #32
 8008618:	782b      	ldrb	r3, [r5, #0]
 800861a:	4393      	bics	r3, r2
 800861c:	2b58      	cmp	r3, #88	; 0x58
 800861e:	d157      	bne.n	80086d0 <_strtol_l.isra.0+0x100>
 8008620:	2610      	movs	r6, #16
 8008622:	786c      	ldrb	r4, [r5, #1]
 8008624:	3502      	adds	r5, #2
 8008626:	4b30      	ldr	r3, [pc, #192]	; (80086e8 <_strtol_l.isra.0+0x118>)
 8008628:	0031      	movs	r1, r6
 800862a:	18fb      	adds	r3, r7, r3
 800862c:	0018      	movs	r0, r3
 800862e:	9303      	str	r3, [sp, #12]
 8008630:	f7f7 fdf8 	bl	8000224 <__aeabi_uidivmod>
 8008634:	2300      	movs	r3, #0
 8008636:	2201      	movs	r2, #1
 8008638:	4684      	mov	ip, r0
 800863a:	0018      	movs	r0, r3
 800863c:	9104      	str	r1, [sp, #16]
 800863e:	4252      	negs	r2, r2
 8008640:	0021      	movs	r1, r4
 8008642:	3930      	subs	r1, #48	; 0x30
 8008644:	2909      	cmp	r1, #9
 8008646:	d81d      	bhi.n	8008684 <_strtol_l.isra.0+0xb4>
 8008648:	000c      	movs	r4, r1
 800864a:	42a6      	cmp	r6, r4
 800864c:	dd28      	ble.n	80086a0 <_strtol_l.isra.0+0xd0>
 800864e:	2b00      	cmp	r3, #0
 8008650:	db24      	blt.n	800869c <_strtol_l.isra.0+0xcc>
 8008652:	0013      	movs	r3, r2
 8008654:	4584      	cmp	ip, r0
 8008656:	d306      	bcc.n	8008666 <_strtol_l.isra.0+0x96>
 8008658:	d102      	bne.n	8008660 <_strtol_l.isra.0+0x90>
 800865a:	9904      	ldr	r1, [sp, #16]
 800865c:	42a1      	cmp	r1, r4
 800865e:	db02      	blt.n	8008666 <_strtol_l.isra.0+0x96>
 8008660:	2301      	movs	r3, #1
 8008662:	4370      	muls	r0, r6
 8008664:	1820      	adds	r0, r4, r0
 8008666:	782c      	ldrb	r4, [r5, #0]
 8008668:	3501      	adds	r5, #1
 800866a:	e7e9      	b.n	8008640 <_strtol_l.isra.0+0x70>
 800866c:	f7ff ff2e 	bl	80084cc <__errno>
 8008670:	2316      	movs	r3, #22
 8008672:	6003      	str	r3, [r0, #0]
 8008674:	2000      	movs	r0, #0
 8008676:	b007      	add	sp, #28
 8008678:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800867a:	2c2b      	cmp	r4, #43	; 0x2b
 800867c:	d1c5      	bne.n	800860a <_strtol_l.isra.0+0x3a>
 800867e:	782c      	ldrb	r4, [r5, #0]
 8008680:	1c9d      	adds	r5, r3, #2
 8008682:	e7c2      	b.n	800860a <_strtol_l.isra.0+0x3a>
 8008684:	0021      	movs	r1, r4
 8008686:	3941      	subs	r1, #65	; 0x41
 8008688:	2919      	cmp	r1, #25
 800868a:	d801      	bhi.n	8008690 <_strtol_l.isra.0+0xc0>
 800868c:	3c37      	subs	r4, #55	; 0x37
 800868e:	e7dc      	b.n	800864a <_strtol_l.isra.0+0x7a>
 8008690:	0021      	movs	r1, r4
 8008692:	3961      	subs	r1, #97	; 0x61
 8008694:	2919      	cmp	r1, #25
 8008696:	d803      	bhi.n	80086a0 <_strtol_l.isra.0+0xd0>
 8008698:	3c57      	subs	r4, #87	; 0x57
 800869a:	e7d6      	b.n	800864a <_strtol_l.isra.0+0x7a>
 800869c:	0013      	movs	r3, r2
 800869e:	e7e2      	b.n	8008666 <_strtol_l.isra.0+0x96>
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	da09      	bge.n	80086b8 <_strtol_l.isra.0+0xe8>
 80086a4:	2322      	movs	r3, #34	; 0x22
 80086a6:	9a05      	ldr	r2, [sp, #20]
 80086a8:	9803      	ldr	r0, [sp, #12]
 80086aa:	6013      	str	r3, [r2, #0]
 80086ac:	9b02      	ldr	r3, [sp, #8]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d0e1      	beq.n	8008676 <_strtol_l.isra.0+0xa6>
 80086b2:	1e6b      	subs	r3, r5, #1
 80086b4:	9301      	str	r3, [sp, #4]
 80086b6:	e007      	b.n	80086c8 <_strtol_l.isra.0+0xf8>
 80086b8:	2f00      	cmp	r7, #0
 80086ba:	d000      	beq.n	80086be <_strtol_l.isra.0+0xee>
 80086bc:	4240      	negs	r0, r0
 80086be:	9a02      	ldr	r2, [sp, #8]
 80086c0:	2a00      	cmp	r2, #0
 80086c2:	d0d8      	beq.n	8008676 <_strtol_l.isra.0+0xa6>
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d1f4      	bne.n	80086b2 <_strtol_l.isra.0+0xe2>
 80086c8:	9b02      	ldr	r3, [sp, #8]
 80086ca:	9a01      	ldr	r2, [sp, #4]
 80086cc:	601a      	str	r2, [r3, #0]
 80086ce:	e7d2      	b.n	8008676 <_strtol_l.isra.0+0xa6>
 80086d0:	2430      	movs	r4, #48	; 0x30
 80086d2:	2e00      	cmp	r6, #0
 80086d4:	d1a7      	bne.n	8008626 <_strtol_l.isra.0+0x56>
 80086d6:	3608      	adds	r6, #8
 80086d8:	e7a5      	b.n	8008626 <_strtol_l.isra.0+0x56>
 80086da:	2c30      	cmp	r4, #48	; 0x30
 80086dc:	d09b      	beq.n	8008616 <_strtol_l.isra.0+0x46>
 80086de:	260a      	movs	r6, #10
 80086e0:	e7a1      	b.n	8008626 <_strtol_l.isra.0+0x56>
 80086e2:	46c0      	nop			; (mov r8, r8)
 80086e4:	080091c6 	.word	0x080091c6
 80086e8:	7fffffff 	.word	0x7fffffff

080086ec <strtol>:
 80086ec:	b510      	push	{r4, lr}
 80086ee:	0013      	movs	r3, r2
 80086f0:	000a      	movs	r2, r1
 80086f2:	0001      	movs	r1, r0
 80086f4:	4802      	ldr	r0, [pc, #8]	; (8008700 <strtol+0x14>)
 80086f6:	6800      	ldr	r0, [r0, #0]
 80086f8:	f7ff ff6a 	bl	80085d0 <_strtol_l.isra.0>
 80086fc:	bd10      	pop	{r4, pc}
 80086fe:	46c0      	nop			; (mov r8, r8)
 8008700:	2000038c 	.word	0x2000038c

08008704 <__utoa>:
 8008704:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008706:	0016      	movs	r6, r2
 8008708:	b08d      	sub	sp, #52	; 0x34
 800870a:	0007      	movs	r7, r0
 800870c:	000c      	movs	r4, r1
 800870e:	2225      	movs	r2, #37	; 0x25
 8008710:	4916      	ldr	r1, [pc, #88]	; (800876c <__utoa+0x68>)
 8008712:	a802      	add	r0, sp, #8
 8008714:	f7ff ff20 	bl	8008558 <memcpy>
 8008718:	1eb3      	subs	r3, r6, #2
 800871a:	2500      	movs	r5, #0
 800871c:	2b22      	cmp	r3, #34	; 0x22
 800871e:	d820      	bhi.n	8008762 <__utoa+0x5e>
 8008720:	1e63      	subs	r3, r4, #1
 8008722:	9300      	str	r3, [sp, #0]
 8008724:	ab02      	add	r3, sp, #8
 8008726:	9301      	str	r3, [sp, #4]
 8008728:	0038      	movs	r0, r7
 800872a:	0031      	movs	r1, r6
 800872c:	f7f7 fd7a 	bl	8000224 <__aeabi_uidivmod>
 8008730:	000b      	movs	r3, r1
 8008732:	9a01      	ldr	r2, [sp, #4]
 8008734:	0029      	movs	r1, r5
 8008736:	5cd3      	ldrb	r3, [r2, r3]
 8008738:	9a00      	ldr	r2, [sp, #0]
 800873a:	3501      	adds	r5, #1
 800873c:	5553      	strb	r3, [r2, r5]
 800873e:	003b      	movs	r3, r7
 8008740:	0007      	movs	r7, r0
 8008742:	429e      	cmp	r6, r3
 8008744:	d9f0      	bls.n	8008728 <__utoa+0x24>
 8008746:	2300      	movs	r3, #0
 8008748:	0022      	movs	r2, r4
 800874a:	5563      	strb	r3, [r4, r5]
 800874c:	000b      	movs	r3, r1
 800874e:	1ac8      	subs	r0, r1, r3
 8008750:	4283      	cmp	r3, r0
 8008752:	dd08      	ble.n	8008766 <__utoa+0x62>
 8008754:	7810      	ldrb	r0, [r2, #0]
 8008756:	5ce5      	ldrb	r5, [r4, r3]
 8008758:	7015      	strb	r5, [r2, #0]
 800875a:	54e0      	strb	r0, [r4, r3]
 800875c:	3201      	adds	r2, #1
 800875e:	3b01      	subs	r3, #1
 8008760:	e7f5      	b.n	800874e <__utoa+0x4a>
 8008762:	7025      	strb	r5, [r4, #0]
 8008764:	002c      	movs	r4, r5
 8008766:	0020      	movs	r0, r4
 8008768:	b00d      	add	sp, #52	; 0x34
 800876a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800876c:	080091a0 	.word	0x080091a0

08008770 <_init>:
 8008770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008772:	46c0      	nop			; (mov r8, r8)
 8008774:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008776:	bc08      	pop	{r3}
 8008778:	469e      	mov	lr, r3
 800877a:	4770      	bx	lr

0800877c <_fini>:
 800877c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800877e:	46c0      	nop			; (mov r8, r8)
 8008780:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008782:	bc08      	pop	{r3}
 8008784:	469e      	mov	lr, r3
 8008786:	4770      	bx	lr
