src/timer.o src/timer.o: ../src/timer.c ../src/timer.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/sleep.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xil_types.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/bspconfig.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xparameters.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xil_io.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xil_printf.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xstatus.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xil_assert.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/mb_interface.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xil_exception.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xparameters.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xil_types.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xil_printf.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xtmrctr_l.h
../src/timer.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/sleep.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xil_types.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/bspconfig.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xparameters.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xil_io.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xil_printf.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xstatus.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xil_assert.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/mb_interface.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xil_exception.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xparameters.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xil_types.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xil_printf.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xtmrctr_l.h:
