<h2>Hey ğŸ‘‹, I'm Saleh Elsayed</h2>

<p>
I'm an <strong>Electronics & Electrical Communications Engineering student</strong> at 
<strong>Cairo University</strong>, based in ğŸ‡ªğŸ‡¬ Egypt.
I focus on <strong>Digital IC Design, FPGA development, and Verification</strong>,
with hands-on experience in <strong>RTL design, ASIC flow, and UVM-based verification</strong>.
</p>

<p>
I enjoy building optimized digital systems, writing clean RTL,
debugging timing issues, and turning specs into working silicon ğŸ§ âš¡
</p>

<p>
<a href="mailto:salehelsayedv@gmail.com">
  <img src="https://img.shields.io/badge/Email-salehelsayedv@gmail.com-D14836?style=flat-square&logo=Gmail&logoColor=white" />
</a>
<a href="https://www.linkedin.com/">
  <img src="https://img.shields.io/badge/LinkedIn-Saleh%20Elsayed-0077B5?style=flat-square&logo=LinkedIn" />
</a>
<a href="https://github.com/">
  <img src="https://img.shields.io/badge/GitHub-SalehElsayed-181717?style=flat-square&logo=GitHub" />
</a>
</p>

<p>âš¡ Turning RTL into real hardware, one clock cycle at a time âš¡</p>

<img align="right"
     style="margin-top:40px;"
     src="https://media.giphy.com/media/l0HlBO7eyXzSZkJri/giphy.gif"
     width="260"
     alt="Digital Hardware Animation"/>

<h2>âš¡ï¸ A Few Quick Facts</h2>

<ul>
  <li>ğŸ”­ Working on <strong>FPGA & ASIC-based digital systems</strong>.</li>
  <li>ğŸ§  Strong background in <strong>RTL Design, Timing Analysis, and Verification</strong>.</li>
  <li>ğŸ§ª Experienced with <strong>SystemVerilog, Assertions, and UVM</strong>.</li>
  <li>ğŸ­ Familiar with complete <strong>ASIC Flow: RTL â†’ GDS</strong>.</li>
  <li>ğŸ›  Daily tools include <strong>Vivado, QuestaSim, Design Compiler, ICC2</strong>.</li>
  <li>ğŸ“¡ Built a <strong>low-power, multi-clock digital system</strong> as a full RTLâ†’GDS project.</li>
  <li>ğŸ’¬ Ask me about <strong>Verilog, CDC, STA, UVM, FPGA, or ASIC flow</strong>.</li>
</ul>

<h2>ğŸ“ Education</h2>

<ul>
  <li>
    <strong>Faculty of Engineering â€“ Cairo University</strong><br>
    Electronics & Electrical Communications Engineering (2021 â€“ Present)
  </li>
</ul>

<h2>ğŸ§ª Technical Training & Practical Expertise</h2>

<ul>
  <li>
    <strong>Digital IC Design & ASIC Flow</strong><br>
    Proficient in efficient RTL coding, synthesis-driven design,
    static timing analysis, low-power techniques, clock domain crossing,
    and design-for-testability. Hands-on experience across the full
    ASIC flow including floorplanning, CTS, placement, routing,
    timing closure, and physical sign-off.
  </li>

  <li>
    <strong>RTL Design & FPGA Implementation</strong><br>
    Designed and implemented complete digital systems using Verilog,
    from simulation to synthesis and FPGA deployment.
    Experienced with timing-aware design and debugging functional
    and timing issues in FPGA workflows.
  </li>

  <li>
    <strong>Digital Verification & UVM</strong><br>
    Developed reusable SystemVerilog testbenches using UVM methodology.
    Implemented assertions, constrained-random testing,
    coverage-driven verification, and scoreboard-based checking.
  </li>

  <li>
    <strong>Timing, Power & Reliability</strong><br>
    Solid understanding of STA concepts, setup/hold analysis,
    clock domain crossing issues, clock gating, and low-power
    design strategies for robust digital systems.
  </li>

  <li>
    <strong>PCB Design & Hardware Prototyping</strong><br>
    Designed multi-layer PCBs using Altium Designer,
    covering schematic capture, component selection,
    routing, DRC checks, and manufacturability considerations.
  </li>
</ul>

<h2>ğŸš€ Featured Project</h2>

<p>
<strong>RTL to GDS Implementation of a Low Power Configurable Multi-Clock Digital System</strong>
</p>

<ul>
  <li>UART-based command and control interface</li>
  <li>Custom ALU, Register File, FIFO, Clock Divider, CDC & Clock Gating</li>
  <li>Self-checking verification environment</li>
  <li>Synthesis, STA, Formality, and post-layout verification</li>
  <li>Final output: <strong>GDS file</strong></li>
</ul>

<h2>ğŸ› ï¸ Tools & Technologies</h2>

<p align="left">
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/c/c-original.svg" width="28" />
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/cplusplus/cplusplus-original.svg" width="28" />
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/python/python-original.svg" width="28" />
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/linux/linux-original.svg" width="28" />
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/git/git-original.svg" width="28" />
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/github/github-original.svg" width="28" />
</p>

<h3>Hardware & EDA</h3>

<ul>
  <li><strong>HDL & Verification:</strong> Verilog, SystemVerilog, UVM, Assertions</li>
  <li><strong>FPGA:</strong> Vivado, RTL Simulation, Implementation Flow</li>
  <li><strong>ASIC:</strong> Design Compiler, ICC2, Formality</li>
  <li><strong>Analysis:</strong> STA, CDC, Low Power, DFT</li>
  <li><strong>Flows:</strong> FPGA & ASIC (RTL â†’ GDS)</li>
  <li><strong>PCB Design:</strong> Altium Designer</li>
</ul>


