Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Feb 12 20:24:17 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file B_Design_wrapper_timing_summary_routed.rpt -pb B_Design_wrapper_timing_summary_routed.pb -rpx B_Design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : B_Design_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                1000        
LUTAR-1    Warning           LUT drives async reset alert               2051        
TIMING-20  Warning           Non-clocked latch                          1000        
ULMTCS-2   Warning           Control Sets use limits require reduction  1           
LATCH-1    Advisory          Existing latches in the design             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4096)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11264)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4096)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg_rep/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg_rep__0/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg_rep__1/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg_rep__10/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg_rep__11/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg_rep__12/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg_rep__13/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg_rep__14/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg_rep__15/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg_rep__16/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg_rep__17/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg_rep__18/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg_rep__19/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg_rep__2/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg_rep__20/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg_rep__21/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg_rep__22/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg_rep__23/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg_rep__24/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg_rep__25/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg_rep__26/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg_rep__27/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg_rep__28/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg_rep__29/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg_rep__3/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg_rep__4/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg_rep__5/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg_rep__6/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg_rep__7/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg_rep__8/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/shift_reg_rep__9/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_last_reg_out_reg/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11264)
----------------------------------------------------
 There are 3072 pins that are not constrained for maximum delay. (HIGH)

 There are 8192 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
   4648.057        0.000                      0                26003        0.024        0.000                      0                26003     2587.225        0.000                       0                 12045  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)           Period(ns)      Frequency(MHz)
-----       ------------           ----------      --------------
clk_fpga_0  {0.000 2588.475}       5176.950        0.193           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0       4648.057        0.000                      0                17747        0.024        0.000                      0                17747     2587.225        0.000                       0                 12045  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0            5086.662        0.000                      0                 8256        0.302        0.000                      0                 8256  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack     4648.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack     2587.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4648.057ns  (required time - arrival time)
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        450.821ns  (logic 61.263ns (13.589%)  route 389.558ns (86.411%))
  Logic Levels:           287  (CARRY4=129 LDCE=1 LUT2=12 LUT3=15 LUT4=50 LUT5=21 LUT6=48 MUXF7=8 MUXF8=3)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 5179.600 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.862     3.156    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/s00_axis_aclk
    SLICE_X106Y58        FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y58        FDCE (Prop_fdce_C_Q)         0.456     3.612 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[26]/Q
                         net (fo=56, routed)          6.812    10.424    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/Q[26]
    SLICE_X57Y96         LUT4 (Prop_lut4_I2_O)        0.124    10.548 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/sort32_reg[1][31]_i_20/O
                         net (fo=1, routed)           0.000    10.548    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_32[1]
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.098 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_3/CO[3]
                         net (fo=315, routed)         5.588    16.686    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/CO[0]
    SLICE_X86Y109        LUT3 (Prop_lut3_I1_O)        0.150    16.836 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/sort32_reg[1][31]_i_76/O
                         net (fo=1, routed)           1.181    18.016    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_4_1
    SLICE_X60Y114        LUT6 (Prop_lut6_I2_O)        0.328    18.344 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_26/O
                         net (fo=1, routed)           1.098    19.442    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_26_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.968 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.968    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_4_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.082 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_2/CO[3]
                         net (fo=187, routed)         5.949    26.031    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_2_n_0
    SLICE_X40Y127        LUT5 (Prop_lut5_I2_O)        0.124    26.155 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][25]_i_3/O
                         net (fo=3, routed)           1.464    27.619    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][25]_i_3_n_0
    SLICE_X40Y117        LUT4 (Prop_lut4_I1_O)        0.124    27.743 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_13/O
                         net (fo=1, routed)           0.000    27.743    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_13_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.275 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_3/CO[3]
                         net (fo=123, routed)         1.772    30.047    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_3_n_0
    SLICE_X35Y124        LUT3 (Prop_lut3_I2_O)        0.150    30.197 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_5/O
                         net (fo=72, routed)          3.482    33.679    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_5_n_0
    SLICE_X42Y127        LUT6 (Prop_lut6_I4_O)        0.326    34.005 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][26]_i_3/O
                         net (fo=3, routed)           1.536    35.542    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][26]_i_3_n_0
    SLICE_X36Y120        LUT4 (Prop_lut4_I0_O)        0.124    35.666 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_14/O
                         net (fo=1, routed)           0.000    35.666    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_14_n_0
    SLICE_X36Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.199 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_3/CO[3]
                         net (fo=128, routed)         1.373    37.571    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_3_n_0
    SLICE_X35Y124        LUT4 (Prop_lut4_I3_O)        0.124    37.695 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_26/O
                         net (fo=33, routed)          3.470    41.165    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_26_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I2_O)        0.124    41.289 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_4/O
                         net (fo=1, routed)           0.845    42.135    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_4_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I5_O)        0.124    42.259 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_2/O
                         net (fo=3, routed)           1.407    43.666    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_2_n_0
    SLICE_X37Y117        LUT4 (Prop_lut4_I0_O)        0.124    43.790 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_42/O
                         net (fo=1, routed)           0.000    43.790    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_42_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.340 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.340    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_27_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.454 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.454    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_17_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.568 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.568    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_6_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.682 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_3/CO[3]
                         net (fo=63, routed)          2.037    46.719    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_3_n_0
    SLICE_X40Y127        LUT5 (Prop_lut5_I0_O)        0.150    46.869 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_19/O
                         net (fo=163, routed)         6.053    52.922    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_19_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I3_O)        0.326    53.248 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_5/O
                         net (fo=1, routed)           0.363    53.611    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_5_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I0_O)        0.124    53.735 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_3/O
                         net (fo=3, routed)           1.604    55.339    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_3_n_0
    SLICE_X41Y116        LUT4 (Prop_lut4_I0_O)        0.124    55.463 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_45/O
                         net (fo=1, routed)           0.000    55.463    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_45_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.861 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.861    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_31_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.975 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    55.975    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_22_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.089 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.089    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_9_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.203 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_3/CO[3]
                         net (fo=313, routed)         2.548    58.751    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_3_n_0
    SLICE_X44Y128        LUT6 (Prop_lut6_I5_O)        0.124    58.875 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_20/O
                         net (fo=32, routed)          3.479    62.354    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_20_n_0
    SLICE_X44Y111        LUT6 (Prop_lut6_I2_O)        0.124    62.478 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_4/O
                         net (fo=1, routed)           0.655    63.133    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_4_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I1_O)        0.124    63.257 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_2/O
                         net (fo=3, routed)           0.890    64.148    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_2_n_0
    SLICE_X46Y116        LUT4 (Prop_lut4_I2_O)        0.124    64.272 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_47/O
                         net (fo=1, routed)           0.000    64.272    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_47_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.805 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.805    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_32_n_0
    SLICE_X46Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.922 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.922    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_22_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.039 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.039    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_8_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.156 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_3/CO[3]
                         net (fo=306, routed)         2.935    68.091    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_3_n_0
    SLICE_X45Y128        LUT6 (Prop_lut6_I4_O)        0.124    68.215 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_21/O
                         net (fo=39, routed)          4.326    72.540    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_21_n_0
    SLICE_X30Y109        LUT5 (Prop_lut5_I2_O)        0.124    72.664 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][3]_i_3/O
                         net (fo=3, routed)           1.796    74.460    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][3]_i_3_n_0
    SLICE_X48Y117        LUT4 (Prop_lut4_I1_O)        0.124    74.584 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_54/O
                         net (fo=1, routed)           0.000    74.584    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_54_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.134 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.134    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_39_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.248 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.248    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_28_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.362 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.362    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_10_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.476 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_3/CO[3]
                         net (fo=72, routed)          4.374    79.850    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_3_n_0
    SLICE_X82Y127        LUT2 (Prop_lut2_I0_O)        0.146    79.996 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_25/O
                         net (fo=71, routed)          2.694    82.691    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_25_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I4_O)        0.328    83.019 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_6/O
                         net (fo=1, routed)           0.670    83.689    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_6_n_0
    SLICE_X50Y111        LUT5 (Prop_lut5_I2_O)        0.124    83.813 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_3/O
                         net (fo=3, routed)           1.736    85.549    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_3_n_0
    SLICE_X54Y114        LUT4 (Prop_lut4_I3_O)        0.124    85.673 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_60/O
                         net (fo=1, routed)           0.000    85.673    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_60_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    86.186 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    86.186    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_44_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.303 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    86.303    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_35_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.420 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    86.420    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_26_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.537 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_13/CO[3]
                         net (fo=6, routed)           0.000    86.537    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_13_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    86.756 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_4/O[0]
                         net (fo=67, routed)          1.881    88.637    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_4_n_7
    SLICE_X53Y129        LUT6 (Prop_lut6_I0_O)        0.295    88.932 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_31/O
                         net (fo=6, routed)           1.492    90.423    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_31_n_0
    SLICE_X61Y127        LUT3 (Prop_lut3_I0_O)        0.124    90.547 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_14/O
                         net (fo=33, routed)          0.296    90.844    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_14_n_0
    SLICE_X61Y127        LUT4 (Prop_lut4_I3_O)        0.118    90.962 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_16/O
                         net (fo=32, routed)          3.912    94.873    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_16_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.326    95.199 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][2]_i_2/O
                         net (fo=3, routed)           1.414    96.613    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][2]_i_2_n_0
    SLICE_X58Y109        LUT4 (Prop_lut4_I2_O)        0.124    96.737 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_57/O
                         net (fo=1, routed)           0.000    96.737    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_57_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.270 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    97.270    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_38_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.387 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.387    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_22_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.504 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    97.504    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_5_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.621 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_2/CO[3]
                         net (fo=80, routed)          2.550   100.172    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_2_n_0
    SLICE_X80Y119        LUT2 (Prop_lut2_I0_O)        0.152   100.324 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_33/O
                         net (fo=96, routed)          5.345   105.669    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[9].Register_Cond_16/sort32_reg[10][0]_i_2
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.332   106.001 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[9].Register_Cond_16/sort32_reg[10][4]_i_4/O
                         net (fo=1, routed)           1.378   107.379    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_52_3
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124   107.503 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][4]_i_2/O
                         net (fo=3, routed)           2.570   110.073    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][4]_i_2_n_0
    SLICE_X64Y105        LUT4 (Prop_lut4_I2_O)        0.124   110.197 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_56/O
                         net (fo=1, routed)           0.000   110.197    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_56_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   110.595 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000   110.595    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_41_n_0
    SLICE_X64Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.709 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   110.709    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_24_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.823 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000   110.823    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_5_n_0
    SLICE_X64Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.937 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_2/CO[3]
                         net (fo=78, routed)          4.099   115.035    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_2_n_0
    SLICE_X80Y119        LUT4 (Prop_lut4_I2_O)        0.124   115.159 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_16/O
                         net (fo=100, routed)         5.666   120.825    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_16_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I2_O)        0.124   120.949 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_4/O
                         net (fo=1, routed)           1.716   122.665    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_4_n_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.124   122.789 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_2/O
                         net (fo=3, routed)           1.548   124.338    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_2_n_0
    SLICE_X52Y108        LUT4 (Prop_lut4_I2_O)        0.124   124.462 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_55/O
                         net (fo=1, routed)           0.000   124.462    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_55_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   124.860 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000   124.860    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_41_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.974 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_32/CO[3]
                         net (fo=1, routed)           0.000   124.974    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_32_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.088 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_23/CO[3]
                         net (fo=1, routed)           0.000   125.088    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_23_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.202 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_15/CO[3]
                         net (fo=10, routed)          0.000   125.202    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_15_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   125.424 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_4/O[0]
                         net (fo=61, routed)          3.452   128.876    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_4_n_7
    SLICE_X81Y123        LUT2 (Prop_lut2_I1_O)        0.325   129.201 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_22/O
                         net (fo=3, routed)           0.316   129.516    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_22_n_0
    SLICE_X81Y122        LUT6 (Prop_lut6_I0_O)        0.326   129.842 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_8/O
                         net (fo=32, routed)          5.611   135.453    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_8_n_0
    SLICE_X36Y123        LUT6 (Prop_lut6_I4_O)        0.124   135.577 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][12]_i_2/O
                         net (fo=3, routed)           1.380   136.957    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][12]_i_2_n_0
    SLICE_X49Y104        LUT4 (Prop_lut4_I2_O)        0.124   137.081 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_50/O
                         net (fo=1, routed)           0.000   137.081    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_50_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   137.479 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000   137.479    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_35_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.593 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000   137.593    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_26_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.707 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_15/CO[3]
                         net (fo=10, routed)          0.000   137.707    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_15_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   137.929 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_4/O[0]
                         net (fo=72, routed)          4.434   142.363    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_4_n_7
    SLICE_X80Y120        LUT2 (Prop_lut2_I1_O)        0.327   142.690 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_35/O
                         net (fo=4, routed)           0.890   143.580    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_35_n_0
    SLICE_X81Y120        LUT6 (Prop_lut6_I5_O)        0.326   143.906 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_19/O
                         net (fo=115, routed)         5.474   149.380    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_19_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I0_O)        0.124   149.504 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_7/O
                         net (fo=1, routed)           0.674   150.178    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_7_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I5_O)        0.124   150.302 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_2/O
                         net (fo=3, routed)           3.669   153.971    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_2_n_0
    SLICE_X63Y102        LUT4 (Prop_lut4_I1_O)        0.124   154.095 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_62/O
                         net (fo=1, routed)           0.000   154.095    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_62_n_0
    SLICE_X63Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   154.496 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_49/CO[3]
                         net (fo=1, routed)           0.000   154.496    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_49_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.610 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_40/CO[3]
                         net (fo=1, routed)           0.000   154.610    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_40_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.724 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000   154.724    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_26_n_0
    SLICE_X63Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.838 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_17/CO[3]
                         net (fo=14, routed)          0.000   154.838    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_17_n_0
    SLICE_X63Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   155.060 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_4/O[0]
                         net (fo=72, routed)          1.880   156.940    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_4_n_7
    SLICE_X65Y119        LUT5 (Prop_lut5_I3_O)        0.299   157.239 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_20/O
                         net (fo=102, routed)         2.672   159.911    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_20_n_0
    SLICE_X61Y126        LUT3 (Prop_lut3_I1_O)        0.150   160.061 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_18/O
                         net (fo=32, routed)          4.824   164.885    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_18_n_0
    SLICE_X30Y88         LUT6 (Prop_lut6_I4_O)        0.326   165.211 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_4/O
                         net (fo=1, routed)           2.077   167.287    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_4_n_0
    SLICE_X29Y120        LUT5 (Prop_lut5_I0_O)        0.124   167.411 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_2/O
                         net (fo=3, routed)           2.172   169.583    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_2_n_0
    SLICE_X53Y104        LUT4 (Prop_lut4_I2_O)        0.124   169.707 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_58/O
                         net (fo=1, routed)           0.000   169.707    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_58_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   170.108 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_45/CO[3]
                         net (fo=1, routed)           0.000   170.108    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_45_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.222 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_36/CO[3]
                         net (fo=1, routed)           0.000   170.222    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_36_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.336 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000   170.336    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_27_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.450 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_15/CO[3]
                         net (fo=11, routed)          0.000   170.450    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_15_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   170.672 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_4/O[0]
                         net (fo=76, routed)          2.579   173.251    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_4_n_7
    SLICE_X84Y117        LUT2 (Prop_lut2_I1_O)        0.299   173.550 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_12/O
                         net (fo=24, routed)          0.292   173.842    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_12_n_0
    SLICE_X84Y117        LUT6 (Prop_lut6_I0_O)        0.124   173.966 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_14/O
                         net (fo=70, routed)          4.690   178.655    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_14_n_0
    SLICE_X60Y68         MUXF7 (Prop_muxf7_S_O)       0.296   178.951 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_4/O
                         net (fo=1, routed)           0.000   178.951    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_4_n_0
    SLICE_X60Y68         MUXF8 (Prop_muxf8_I0_O)      0.104   179.055 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_2/O
                         net (fo=3, routed)           2.072   181.127    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_2_n_0
    SLICE_X59Y90         LUT4 (Prop_lut4_I2_O)        0.316   181.443 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_61/O
                         net (fo=1, routed)           0.000   181.443    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_61_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   181.993 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_46/CO[3]
                         net (fo=1, routed)           0.000   181.993    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_46_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.107 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_37/CO[3]
                         net (fo=1, routed)           0.000   182.107    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_37_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.221 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   182.221    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_24_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.335 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_11/CO[3]
                         net (fo=8, routed)           0.000   182.335    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_11_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   182.557 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_4/O[0]
                         net (fo=72, routed)          4.120   186.678    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_4_n_7
    SLICE_X67Y111        LUT5 (Prop_lut5_I3_O)        0.299   186.977 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_47/O
                         net (fo=142, routed)         1.478   188.455    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_47_n_0
    SLICE_X84Y115        LUT3 (Prop_lut3_I0_O)        0.124   188.579 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_44/O
                         net (fo=32, routed)          6.261   194.839    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_44_n_0
    SLICE_X30Y86         LUT6 (Prop_lut6_I4_O)        0.124   194.963 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][3]_i_3/O
                         net (fo=2, routed)           1.260   196.224    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][3]_i_3_n_0
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.124   196.348 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_186/O
                         net (fo=2, routed)           1.358   197.706    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_186_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I5_O)        0.124   197.830 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_174/O
                         net (fo=1, routed)           0.774   198.604    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_174_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   199.111 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_156/CO[3]
                         net (fo=1, routed)           0.001   199.111    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_156_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   199.225 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000   199.225    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_131_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   199.339 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000   199.339    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_90_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   199.453 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_51/CO[3]
                         net (fo=14, routed)          0.000   199.453    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_51_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   199.675 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_15/O[0]
                         net (fo=53, routed)          2.736   202.411    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_15_n_7
    SLICE_X87Y110        LUT3 (Prop_lut3_I0_O)        0.327   202.738 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_21/O
                         net (fo=16, routed)          0.964   203.703    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_21_n_0
    SLICE_X88Y114        LUT6 (Prop_lut6_I1_O)        0.332   204.035 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_78/O
                         net (fo=14, routed)          1.669   205.704    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_78_n_0
    SLICE_X86Y104        LUT2 (Prop_lut2_I1_O)        0.124   205.828 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_103/O
                         net (fo=64, routed)          6.352   212.180    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_103_n_0
    SLICE_X52Y79         MUXF7 (Prop_muxf7_S_O)       0.296   212.476 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_13/O
                         net (fo=1, routed)           0.000   212.476    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_13_n_0
    SLICE_X52Y79         MUXF8 (Prop_muxf8_I0_O)      0.104   212.580 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_8/O
                         net (fo=1, routed)           1.034   213.614    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_8_n_0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.316   213.930 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_4/O
                         net (fo=3, routed)           1.146   215.076    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_4_n_0
    SLICE_X47Y85         LUT4 (Prop_lut4_I3_O)        0.124   215.200 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_123/O
                         net (fo=1, routed)           0.000   215.200    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_123_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   215.598 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_94/CO[3]
                         net (fo=1, routed)           0.000   215.598    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_94_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   215.712 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_65/CO[3]
                         net (fo=1, routed)           0.000   215.712    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_65_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   215.826 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_33/CO[3]
                         net (fo=12, routed)          0.000   215.826    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_33_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   216.048 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_11/O[0]
                         net (fo=58, routed)          3.833   219.881    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_11_n_7
    SLICE_X88Y105        LUT4 (Prop_lut4_I3_O)        0.299   220.180 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_39/O
                         net (fo=27, routed)          0.460   220.639    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_39_n_0
    SLICE_X88Y106        LUT4 (Prop_lut4_I2_O)        0.124   220.763 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_49/O
                         net (fo=10, routed)          0.754   221.517    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_49_n_0
    SLICE_X88Y107        LUT2 (Prop_lut2_I1_O)        0.124   221.641 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_51/O
                         net (fo=194, routed)         7.111   228.752    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_51_n_0
    SLICE_X30Y55         LUT6 (Prop_lut6_I2_O)        0.124   228.876 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_329/O
                         net (fo=1, routed)           1.391   230.267    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_329_n_0
    SLICE_X30Y74         LUT6 (Prop_lut6_I3_O)        0.124   230.391 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_278/O
                         net (fo=1, routed)           1.008   231.399    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_278_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.124   231.523 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_230/O
                         net (fo=2, routed)           2.472   233.995    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_230_n_0
    SLICE_X84Y102        LUT4 (Prop_lut4_I2_O)        0.124   234.119 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_176/O
                         net (fo=1, routed)           0.000   234.119    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_176_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   234.517 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000   234.517    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_146_n_0
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.631 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000   234.631    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_124_n_0
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.745 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_96/CO[3]
                         net (fo=1, routed)           0.000   234.745    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_96_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.859 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_52/CO[3]
                         net (fo=14, routed)          0.000   234.859    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_52_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   235.081 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_20/O[0]
                         net (fo=69, routed)          1.282   236.363    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_20_n_7
    SLICE_X89Y107        LUT4 (Prop_lut4_I3_O)        0.327   236.690 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_41/O
                         net (fo=49, routed)          1.112   237.802    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_41_n_0
    SLICE_X88Y106        LUT4 (Prop_lut4_I1_O)        0.354   238.156 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_57/O
                         net (fo=5, routed)           0.843   238.998    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_57_n_0
    SLICE_X88Y107        LUT2 (Prop_lut2_I1_O)        0.352   239.350 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_31/O
                         net (fo=101, routed)         5.874   245.224    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_31_n_0
    SLICE_X63Y61         MUXF7 (Prop_muxf7_S_O)       0.484   245.708 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_5/O
                         net (fo=1, routed)           0.672   246.380    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_5_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I1_O)        0.299   246.679 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_3/O
                         net (fo=3, routed)           2.162   248.841    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_3_n_0
    SLICE_X45Y82         LUT4 (Prop_lut4_I2_O)        0.124   248.965 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_133/O
                         net (fo=1, routed)           0.000   248.965    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_133_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   249.363 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   249.363    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_119_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.477 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_103/CO[3]
                         net (fo=1, routed)           0.000   249.477    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_103_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.591 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_65/CO[3]
                         net (fo=1, routed)           0.000   249.591    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_65_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.705 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_34/CO[3]
                         net (fo=5, routed)           0.000   249.705    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_34_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   249.927 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_10/O[0]
                         net (fo=44, routed)          4.095   254.023    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_10_n_7
    SLICE_X83Y106        LUT4 (Prop_lut4_I3_O)        0.299   254.322 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_42/O
                         net (fo=31, routed)          0.514   254.835    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_42_n_0
    SLICE_X88Y106        LUT6 (Prop_lut6_I4_O)        0.124   254.959 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_52/O
                         net (fo=43, routed)          1.503   256.462    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_52_n_0
    SLICE_X83Y101        LUT3 (Prop_lut3_I2_O)        0.153   256.615 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_47/O
                         net (fo=64, routed)          7.074   263.689    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_47_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I4_O)        0.327   264.016 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][0]_i_3/O
                         net (fo=2, routed)           1.892   265.908    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][0]_i_3_n_0
    SLICE_X51Y100        LUT5 (Prop_lut5_I0_O)        0.124   266.032 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_172/O
                         net (fo=2, routed)           1.377   267.408    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_172_n_0
    SLICE_X52Y103        LUT4 (Prop_lut4_I0_O)        0.124   267.532 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_157/O
                         net (fo=1, routed)           0.000   267.532    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_157_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   268.064 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000   268.064    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_131_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   268.178 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_105/CO[3]
                         net (fo=1, routed)           0.000   268.178    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_105_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   268.292 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_75/CO[3]
                         net (fo=1, routed)           0.000   268.292    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_75_n_0
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   268.406 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_55/CO[3]
                         net (fo=14, routed)          0.000   268.406    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_55_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   268.628 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_19/O[0]
                         net (fo=54, routed)          4.191   272.820    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_19_n_7
    SLICE_X91Y101        LUT4 (Prop_lut4_I3_O)        0.299   273.119 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_83/O
                         net (fo=22, routed)          1.924   275.043    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_83_n_0
    SLICE_X88Y106        LUT6 (Prop_lut6_I4_O)        0.124   275.167 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_45/O
                         net (fo=18, routed)          1.622   276.789    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_45_n_0
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.149   276.938 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_75/O
                         net (fo=64, routed)          3.496   280.434    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_75_n_0
    SLICE_X43Y70         MUXF7 (Prop_muxf7_S_O)       0.484   280.918 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][15]_i_6/O
                         net (fo=2, routed)           1.003   281.921    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][15]_i_6_n_0
    SLICE_X44Y70         LUT3 (Prop_lut3_I2_O)        0.329   282.250 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_202/O
                         net (fo=1, routed)           0.848   283.098    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_202_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I0_O)        0.327   283.425 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_178/O
                         net (fo=2, routed)           0.946   284.372    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_178_n_0
    SLICE_X47Y71         LUT4 (Prop_lut4_I2_O)        0.124   284.496 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_149/O
                         net (fo=1, routed)           0.000   284.496    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_149_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   284.897 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   284.897    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_119_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   285.011 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_84/CO[3]
                         net (fo=1, routed)           0.000   285.011    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_84_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   285.125 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_47/CO[3]
                         net (fo=6, routed)           0.000   285.125    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_47_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   285.347 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_20/O[0]
                         net (fo=62, routed)          3.841   289.187    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_20_n_7
    SLICE_X90Y99         LUT4 (Prop_lut4_I3_O)        0.299   289.486 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_59/O
                         net (fo=36, routed)          1.610   291.096    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_59_n_0
    SLICE_X89Y102        LUT6 (Prop_lut6_I5_O)        0.124   291.220 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_63/O
                         net (fo=168, routed)         2.592   293.812    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_63_n_0
    SLICE_X91Y99         LUT4 (Prop_lut4_I3_O)        0.152   293.964 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_72/O
                         net (fo=32, routed)          5.273   299.237    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_72_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I4_O)        0.332   299.569 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_6/O
                         net (fo=1, routed)           0.000   299.569    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_6_n_0
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217   299.786 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_3/O
                         net (fo=3, routed)           3.120   302.906    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_3_n_0
    SLICE_X83Y91         LUT4 (Prop_lut4_I1_O)        0.299   303.205 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_148/O
                         net (fo=1, routed)           0.000   303.205    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_148_n_0
    SLICE_X83Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   303.737 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000   303.737    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_132_n_0
    SLICE_X83Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   303.851 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000   303.851    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_114_n_0
    SLICE_X83Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   303.965 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_74/CO[3]
                         net (fo=1, routed)           0.000   303.965    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_74_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   304.079 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_35/CO[3]
                         net (fo=4, routed)           0.000   304.079    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_35_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   304.301 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_14/O[0]
                         net (fo=45, routed)          3.409   307.710    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_14_n_7
    SLICE_X100Y103       LUT3 (Prop_lut3_I0_O)        0.299   308.009 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_20/O
                         net (fo=13, routed)          0.900   308.909    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_20_n_0
    SLICE_X109Y103       LUT5 (Prop_lut5_I3_O)        0.124   309.033 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_37/O
                         net (fo=41, routed)          4.628   313.661    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_37_n_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I1_O)        0.124   313.785 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][8]_i_4/O
                         net (fo=3, routed)           1.198   314.983    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][8]_i_4_n_0
    SLICE_X92Y83         LUT4 (Prop_lut4_I3_O)        0.124   315.107 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_135/O
                         net (fo=1, routed)           0.000   315.107    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_135_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   315.620 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000   315.620    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_106_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   315.737 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_69/CO[3]
                         net (fo=1, routed)           0.000   315.737    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_69_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   315.854 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_35/CO[3]
                         net (fo=10, routed)          0.000   315.854    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_35_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   316.073 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_12/O[0]
                         net (fo=74, routed)          2.458   318.531    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_12_n_7
    SLICE_X113Y92        LUT4 (Prop_lut4_I3_O)        0.295   318.826 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_40/O
                         net (fo=33, routed)          2.059   320.884    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_40_n_0
    SLICE_X91Y97         LUT6 (Prop_lut6_I5_O)        0.124   321.008 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_53/O
                         net (fo=12, routed)          2.914   323.922    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_53_n_0
    SLICE_X110Y92        LUT4 (Prop_lut4_I0_O)        0.124   324.046 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_46/O
                         net (fo=64, routed)          6.293   330.339    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_46_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I2_O)        0.124   330.463 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_295/O
                         net (fo=1, routed)           0.784   331.247    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_295_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124   331.371 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_247/O
                         net (fo=2, routed)           2.261   333.632    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_247_n_0
    SLICE_X95Y98         LUT4 (Prop_lut4_I2_O)        0.124   333.756 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_191/O
                         net (fo=1, routed)           0.000   333.756    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_191_n_0
    SLICE_X95Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   334.288 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000   334.288    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_157_n_0
    SLICE_X95Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   334.402 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_134/CO[3]
                         net (fo=1, routed)           0.001   334.402    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_134_n_0
    SLICE_X95Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   334.516 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_102/CO[3]
                         net (fo=1, routed)           0.000   334.516    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_102_n_0
    SLICE_X95Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   334.630 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_56/CO[3]
                         net (fo=26, routed)          0.000   334.630    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_56_n_0
    SLICE_X95Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   334.852 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_22/O[0]
                         net (fo=70, routed)          3.623   338.476    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_22_n_7
    SLICE_X110Y89        LUT4 (Prop_lut4_I3_O)        0.299   338.775 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_80/O
                         net (fo=41, routed)          1.336   340.111    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_80_n_0
    SLICE_X110Y88        LUT5 (Prop_lut5_I4_O)        0.152   340.263 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_88/O
                         net (fo=11, routed)          1.002   341.265    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_88_n_0
    SLICE_X110Y86        LUT2 (Prop_lut2_I0_O)        0.352   341.617 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_92/O
                         net (fo=64, routed)          6.403   348.019    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_92_n_0
    SLICE_X81Y86         MUXF7 (Prop_muxf7_S_O)       0.504   348.523 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_7/O
                         net (fo=1, routed)           0.997   349.520    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_7_n_0
    SLICE_X82Y86         LUT5 (Prop_lut5_I4_O)        0.298   349.818 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_3/O
                         net (fo=3, routed)           1.388   351.206    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_3_n_0
    SLICE_X94Y91         LUT4 (Prop_lut4_I2_O)        0.124   351.330 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_153/O
                         net (fo=1, routed)           0.000   351.330    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_153_n_0
    SLICE_X94Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   351.706 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   351.706    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_119_n_0
    SLICE_X94Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   351.823 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_69/CO[3]
                         net (fo=1, routed)           0.000   351.823    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_69_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   351.940 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_29/CO[3]
                         net (fo=1, routed)           0.000   351.940    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_29_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   352.057 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_12/CO[3]
                         net (fo=61, routed)          2.034   354.091    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_12_n_0
    SLICE_X107Y89        LUT3 (Prop_lut3_I0_O)        0.152   354.243 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_21/O
                         net (fo=31, routed)          1.647   355.891    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_21_n_0
    SLICE_X110Y94        LUT5 (Prop_lut5_I4_O)        0.360   356.251 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_99/O
                         net (fo=113, routed)         0.304   356.554    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_21_0
    SLICE_X110Y94        LUT4 (Prop_lut4_I2_O)        0.332   356.886 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_47/O
                         net (fo=65, routed)          1.282   358.168    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_47_n_0
    SLICE_X103Y91        LUT5 (Prop_lut5_I4_O)        0.124   358.292 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_107/O
                         net (fo=32, routed)          5.670   363.962    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_107_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I4_O)        0.124   364.086 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_10/O
                         net (fo=1, routed)           1.645   365.732    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_10_n_0
    SLICE_X80Y86         LUT5 (Prop_lut5_I4_O)        0.124   365.856 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_4/O
                         net (fo=3, routed)           1.591   367.447    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_4_n_0
    SLICE_X84Y96         LUT4 (Prop_lut4_I3_O)        0.124   367.571 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_150/O
                         net (fo=1, routed)           0.000   367.571    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_150_n_0
    SLICE_X84Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   367.969 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_117/CO[3]
                         net (fo=1, routed)           0.000   367.969    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_117_n_0
    SLICE_X84Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   368.083 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_60/CO[3]
                         net (fo=1, routed)           0.000   368.083    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_60_n_0
    SLICE_X84Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   368.197 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   368.197    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_24_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   368.311 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_10/CO[3]
                         net (fo=73, routed)          3.560   371.870    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_10_n_0
    SLICE_X113Y85        LUT3 (Prop_lut3_I0_O)        0.150   372.020 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_22/O
                         net (fo=27, routed)          1.592   373.612    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_22_n_0
    SLICE_X113Y93        LUT6 (Prop_lut6_I3_O)        0.326   373.938 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_96/O
                         net (fo=16, routed)          1.526   375.464    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_96_n_0
    SLICE_X110Y77        LUT2 (Prop_lut2_I0_O)        0.124   375.588 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_91/O
                         net (fo=32, routed)          3.593   379.180    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_91_n_0
    SLICE_X67Y71         MUXF8 (Prop_muxf8_S_O)       0.273   379.453 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_9/O
                         net (fo=1, routed)           1.363   380.816    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_9_n_0
    SLICE_X67Y73         LUT6 (Prop_lut6_I0_O)        0.316   381.132 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_4/O
                         net (fo=3, routed)           1.830   382.962    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_4_n_0
    SLICE_X94Y73         LUT4 (Prop_lut4_I0_O)        0.124   383.086 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_144/O
                         net (fo=1, routed)           0.000   383.086    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_144_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   383.599 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_109/CO[3]
                         net (fo=1, routed)           0.000   383.599    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_109_n_0
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   383.716 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_65/CO[3]
                         net (fo=1, routed)           0.009   383.725    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_65_n_0
    SLICE_X94Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   383.842 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000   383.842    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_26_n_0
    SLICE_X94Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   383.959 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_12/CO[3]
                         net (fo=68, routed)          3.322   387.281    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_12_n_0
    SLICE_X110Y80        LUT4 (Prop_lut4_I3_O)        0.124   387.405 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_130/O
                         net (fo=113, routed)         5.082   392.488    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_130_n_0
    SLICE_X110Y77        LUT6 (Prop_lut6_I0_O)        0.124   392.612 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_89/O
                         net (fo=1, routed)           0.488   393.099    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_89_n_0
    SLICE_X110Y77        LUT5 (Prop_lut5_I4_O)        0.119   393.218 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_38/O
                         net (fo=32, routed)          3.729   396.947    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_38_n_0
    SLICE_X67Y67         LUT5 (Prop_lut5_I3_O)        0.332   397.279 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][3]_i_4/O
                         net (fo=3, routed)           2.256   399.536    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][3]_i_4_n_0
    SLICE_X97Y71         LUT4 (Prop_lut4_I0_O)        0.124   399.660 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_157/O
                         net (fo=1, routed)           0.000   399.660    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_157_n_0
    SLICE_X97Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   400.210 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_140/CO[3]
                         net (fo=1, routed)           0.000   400.210    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_140_n_0
    SLICE_X97Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   400.324 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   400.324    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_119_n_0
    SLICE_X97Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   400.438 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000   400.438    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_71_n_0
    SLICE_X97Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   400.552 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_34/CO[3]
                         net (fo=8, routed)           0.009   400.561    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_34_n_0
    SLICE_X97Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   400.783 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_12/O[0]
                         net (fo=58, routed)          1.791   402.573    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_12_n_7
    SLICE_X110Y73        LUT4 (Prop_lut4_I3_O)        0.299   402.872 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_66/O
                         net (fo=27, routed)          2.438   405.311    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_66_n_0
    SLICE_X113Y84        LUT5 (Prop_lut5_I0_O)        0.124   405.435 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_121/O
                         net (fo=1, routed)           0.526   405.960    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_121_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I5_O)        0.124   406.084 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_73/O
                         net (fo=9, routed)           1.957   408.042    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_73_n_0
    SLICE_X111Y70        LUT4 (Prop_lut4_I0_O)        0.124   408.166 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_37/O
                         net (fo=32, routed)          4.572   412.738    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_37_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I2_O)        0.124   412.862 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][8]_i_3/O
                         net (fo=3, routed)           1.982   414.844    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][8]_i_3_n_0
    SLICE_X100Y61        LUT4 (Prop_lut4_I2_O)        0.124   414.968 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_158/O
                         net (fo=1, routed)           0.000   414.968    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_158_n_0
    SLICE_X100Y61        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   415.481 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000   415.481    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_124_n_0
    SLICE_X100Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   415.598 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_81/CO[3]
                         net (fo=1, routed)           0.000   415.598    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_81_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   415.715 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_41/CO[3]
                         net (fo=23, routed)          0.000   415.715    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_41_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   415.934 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_14/O[0]
                         net (fo=65, routed)          2.731   418.665    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_14_n_7
    SLICE_X111Y71        LUT4 (Prop_lut4_I3_O)        0.321   418.986 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_91/O
                         net (fo=29, routed)          1.523   420.509    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_91_n_0
    SLICE_X108Y70        LUT4 (Prop_lut4_I2_O)        0.326   420.835 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_52/O
                         net (fo=39, routed)          2.077   422.912    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_52_n_0
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.152   423.064 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_48/O
                         net (fo=258, routed)         5.741   428.805    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_48_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I4_O)        0.332   429.137 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_16/O
                         net (fo=1, routed)           0.000   429.137    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_16_n_0
    SLICE_X65Y72         MUXF7 (Prop_muxf7_I1_O)      0.217   429.354 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_6/O
                         net (fo=2, routed)           1.463   430.817    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_6_n_0
    SLICE_X82Y72         LUT6 (Prop_lut6_I0_O)        0.299   431.116 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_231/O
                         net (fo=2, routed)           1.432   432.548    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_231_n_0
    SLICE_X96Y76         LUT4 (Prop_lut4_I2_O)        0.124   432.672 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_198/O
                         net (fo=1, routed)           0.000   432.672    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_198_n_0
    SLICE_X96Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   433.205 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000   433.205    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_167_n_0
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.322 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_141/CO[3]
                         net (fo=1, routed)           0.000   433.322    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_141_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.439 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_93/CO[3]
                         net (fo=1, routed)           0.000   433.439    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_93_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.556 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_57/CO[3]
                         net (fo=7, routed)           0.000   433.556    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_57_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   433.775 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_22/O[0]
                         net (fo=49, routed)          3.208   436.983    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_22_n_7
    SLICE_X111Y71        LUT6 (Prop_lut6_I4_O)        0.295   437.278 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_61/O
                         net (fo=7, routed)           0.737   438.014    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_61_n_0
    SLICE_X111Y70        LUT3 (Prop_lut3_I2_O)        0.150   438.164 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_56/O
                         net (fo=128, routed)         4.764   442.928    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_56_n_0
    SLICE_X112Y62        MUXF7 (Prop_muxf7_S_O)       0.522   443.450 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][22]_i_5/O
                         net (fo=1, routed)           0.944   444.395    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][22]_i_5_n_0
    SLICE_X111Y61        LUT6 (Prop_lut6_I0_O)        0.298   444.693 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][22]_i_3/O
                         net (fo=3, routed)           1.244   445.937    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort16q[31]__0[22]
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124   446.061 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_106/O
                         net (fo=1, routed)           0.000   446.061    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_106_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   446.462 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_66/CO[3]
                         net (fo=1, routed)           0.000   446.462    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_66_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   446.576 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000   446.576    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_35_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   446.798 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_12/O[0]
                         net (fo=32, routed)          2.643   449.440    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_12_n_7
    SLICE_X85Y64         LUT5 (Prop_lut5_I3_O)        0.299   449.739 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][9]_i_2/O
                         net (fo=1, routed)           1.079   450.818    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][9]_i_2_n_0
    SLICE_X67Y65         LUT3 (Prop_lut3_I2_O)        0.152   450.970 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][9]_i_1/O
                         net (fo=1, routed)           1.489   452.459    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16_n_1066
    SLICE_X41Y73         LDCE (DToQ_ldce_D_Q)         0.691   453.150 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort32_reg[31][9]/Q
                         net (fo=1, routed)           0.827   453.977    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/Q[9]
    SLICE_X39Y67         FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.471  5179.600    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/s00_axis_aclk
    SLICE_X39Y67         FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[9]/C
                         clock pessimism              0.129  5179.729    
                         clock uncertainty          -77.654  5102.075    
    SLICE_X39Y67         FDCE (Setup_fdce_C_D)       -0.040  5102.035    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[9]
  -------------------------------------------------------------------
                         required time                       5102.035    
                         arrival time                        -453.977    
  -------------------------------------------------------------------
                         slack                               4648.057    

Slack (MET) :             4648.258ns  (required time - arrival time)
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        451.017ns  (logic 61.276ns (13.586%)  route 389.741ns (86.414%))
  Logic Levels:           287  (CARRY4=129 LDCE=1 LUT2=12 LUT3=15 LUT4=50 LUT5=21 LUT6=48 MUXF7=8 MUXF8=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 5179.985 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.862     3.156    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/s00_axis_aclk
    SLICE_X106Y58        FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y58        FDCE (Prop_fdce_C_Q)         0.456     3.612 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[26]/Q
                         net (fo=56, routed)          6.812    10.424    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/Q[26]
    SLICE_X57Y96         LUT4 (Prop_lut4_I2_O)        0.124    10.548 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/sort32_reg[1][31]_i_20/O
                         net (fo=1, routed)           0.000    10.548    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_32[1]
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.098 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_3/CO[3]
                         net (fo=315, routed)         5.588    16.686    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/CO[0]
    SLICE_X86Y109        LUT3 (Prop_lut3_I1_O)        0.150    16.836 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/sort32_reg[1][31]_i_76/O
                         net (fo=1, routed)           1.181    18.016    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_4_1
    SLICE_X60Y114        LUT6 (Prop_lut6_I2_O)        0.328    18.344 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_26/O
                         net (fo=1, routed)           1.098    19.442    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_26_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.968 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.968    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_4_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.082 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_2/CO[3]
                         net (fo=187, routed)         5.949    26.031    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_2_n_0
    SLICE_X40Y127        LUT5 (Prop_lut5_I2_O)        0.124    26.155 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][25]_i_3/O
                         net (fo=3, routed)           1.464    27.619    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][25]_i_3_n_0
    SLICE_X40Y117        LUT4 (Prop_lut4_I1_O)        0.124    27.743 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_13/O
                         net (fo=1, routed)           0.000    27.743    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_13_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.275 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_3/CO[3]
                         net (fo=123, routed)         1.772    30.047    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_3_n_0
    SLICE_X35Y124        LUT3 (Prop_lut3_I2_O)        0.150    30.197 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_5/O
                         net (fo=72, routed)          3.482    33.679    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_5_n_0
    SLICE_X42Y127        LUT6 (Prop_lut6_I4_O)        0.326    34.005 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][26]_i_3/O
                         net (fo=3, routed)           1.536    35.542    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][26]_i_3_n_0
    SLICE_X36Y120        LUT4 (Prop_lut4_I0_O)        0.124    35.666 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_14/O
                         net (fo=1, routed)           0.000    35.666    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_14_n_0
    SLICE_X36Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.199 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_3/CO[3]
                         net (fo=128, routed)         1.373    37.571    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_3_n_0
    SLICE_X35Y124        LUT4 (Prop_lut4_I3_O)        0.124    37.695 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_26/O
                         net (fo=33, routed)          3.470    41.165    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_26_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I2_O)        0.124    41.289 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_4/O
                         net (fo=1, routed)           0.845    42.135    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_4_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I5_O)        0.124    42.259 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_2/O
                         net (fo=3, routed)           1.407    43.666    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_2_n_0
    SLICE_X37Y117        LUT4 (Prop_lut4_I0_O)        0.124    43.790 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_42/O
                         net (fo=1, routed)           0.000    43.790    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_42_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.340 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.340    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_27_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.454 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.454    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_17_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.568 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.568    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_6_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.682 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_3/CO[3]
                         net (fo=63, routed)          2.037    46.719    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_3_n_0
    SLICE_X40Y127        LUT5 (Prop_lut5_I0_O)        0.150    46.869 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_19/O
                         net (fo=163, routed)         6.053    52.922    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_19_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I3_O)        0.326    53.248 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_5/O
                         net (fo=1, routed)           0.363    53.611    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_5_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I0_O)        0.124    53.735 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_3/O
                         net (fo=3, routed)           1.604    55.339    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_3_n_0
    SLICE_X41Y116        LUT4 (Prop_lut4_I0_O)        0.124    55.463 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_45/O
                         net (fo=1, routed)           0.000    55.463    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_45_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.861 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.861    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_31_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.975 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    55.975    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_22_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.089 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.089    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_9_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.203 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_3/CO[3]
                         net (fo=313, routed)         2.548    58.751    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_3_n_0
    SLICE_X44Y128        LUT6 (Prop_lut6_I5_O)        0.124    58.875 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_20/O
                         net (fo=32, routed)          3.479    62.354    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_20_n_0
    SLICE_X44Y111        LUT6 (Prop_lut6_I2_O)        0.124    62.478 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_4/O
                         net (fo=1, routed)           0.655    63.133    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_4_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I1_O)        0.124    63.257 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_2/O
                         net (fo=3, routed)           0.890    64.148    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_2_n_0
    SLICE_X46Y116        LUT4 (Prop_lut4_I2_O)        0.124    64.272 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_47/O
                         net (fo=1, routed)           0.000    64.272    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_47_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.805 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.805    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_32_n_0
    SLICE_X46Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.922 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.922    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_22_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.039 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.039    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_8_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.156 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_3/CO[3]
                         net (fo=306, routed)         2.935    68.091    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_3_n_0
    SLICE_X45Y128        LUT6 (Prop_lut6_I4_O)        0.124    68.215 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_21/O
                         net (fo=39, routed)          4.326    72.540    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_21_n_0
    SLICE_X30Y109        LUT5 (Prop_lut5_I2_O)        0.124    72.664 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][3]_i_3/O
                         net (fo=3, routed)           1.796    74.460    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][3]_i_3_n_0
    SLICE_X48Y117        LUT4 (Prop_lut4_I1_O)        0.124    74.584 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_54/O
                         net (fo=1, routed)           0.000    74.584    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_54_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.134 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.134    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_39_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.248 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.248    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_28_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.362 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.362    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_10_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.476 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_3/CO[3]
                         net (fo=72, routed)          4.374    79.850    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_3_n_0
    SLICE_X82Y127        LUT2 (Prop_lut2_I0_O)        0.146    79.996 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_25/O
                         net (fo=71, routed)          2.694    82.691    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_25_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I4_O)        0.328    83.019 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_6/O
                         net (fo=1, routed)           0.670    83.689    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_6_n_0
    SLICE_X50Y111        LUT5 (Prop_lut5_I2_O)        0.124    83.813 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_3/O
                         net (fo=3, routed)           1.736    85.549    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_3_n_0
    SLICE_X54Y114        LUT4 (Prop_lut4_I3_O)        0.124    85.673 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_60/O
                         net (fo=1, routed)           0.000    85.673    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_60_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    86.186 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    86.186    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_44_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.303 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    86.303    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_35_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.420 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    86.420    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_26_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.537 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_13/CO[3]
                         net (fo=6, routed)           0.000    86.537    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_13_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    86.756 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_4/O[0]
                         net (fo=67, routed)          1.881    88.637    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_4_n_7
    SLICE_X53Y129        LUT6 (Prop_lut6_I0_O)        0.295    88.932 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_31/O
                         net (fo=6, routed)           1.492    90.423    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_31_n_0
    SLICE_X61Y127        LUT3 (Prop_lut3_I0_O)        0.124    90.547 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_14/O
                         net (fo=33, routed)          0.296    90.844    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_14_n_0
    SLICE_X61Y127        LUT4 (Prop_lut4_I3_O)        0.118    90.962 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_16/O
                         net (fo=32, routed)          3.912    94.873    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_16_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.326    95.199 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][2]_i_2/O
                         net (fo=3, routed)           1.414    96.613    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][2]_i_2_n_0
    SLICE_X58Y109        LUT4 (Prop_lut4_I2_O)        0.124    96.737 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_57/O
                         net (fo=1, routed)           0.000    96.737    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_57_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.270 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    97.270    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_38_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.387 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.387    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_22_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.504 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    97.504    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_5_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.621 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_2/CO[3]
                         net (fo=80, routed)          2.550   100.172    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_2_n_0
    SLICE_X80Y119        LUT2 (Prop_lut2_I0_O)        0.152   100.324 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_33/O
                         net (fo=96, routed)          5.345   105.669    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[9].Register_Cond_16/sort32_reg[10][0]_i_2
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.332   106.001 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[9].Register_Cond_16/sort32_reg[10][4]_i_4/O
                         net (fo=1, routed)           1.378   107.379    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_52_3
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124   107.503 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][4]_i_2/O
                         net (fo=3, routed)           2.570   110.073    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][4]_i_2_n_0
    SLICE_X64Y105        LUT4 (Prop_lut4_I2_O)        0.124   110.197 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_56/O
                         net (fo=1, routed)           0.000   110.197    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_56_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   110.595 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000   110.595    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_41_n_0
    SLICE_X64Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.709 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   110.709    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_24_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.823 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000   110.823    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_5_n_0
    SLICE_X64Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.937 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_2/CO[3]
                         net (fo=78, routed)          4.099   115.035    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_2_n_0
    SLICE_X80Y119        LUT4 (Prop_lut4_I2_O)        0.124   115.159 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_16/O
                         net (fo=100, routed)         5.666   120.825    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_16_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I2_O)        0.124   120.949 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_4/O
                         net (fo=1, routed)           1.716   122.665    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_4_n_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.124   122.789 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_2/O
                         net (fo=3, routed)           1.548   124.338    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_2_n_0
    SLICE_X52Y108        LUT4 (Prop_lut4_I2_O)        0.124   124.462 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_55/O
                         net (fo=1, routed)           0.000   124.462    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_55_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   124.860 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000   124.860    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_41_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.974 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_32/CO[3]
                         net (fo=1, routed)           0.000   124.974    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_32_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.088 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_23/CO[3]
                         net (fo=1, routed)           0.000   125.088    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_23_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.202 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_15/CO[3]
                         net (fo=10, routed)          0.000   125.202    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_15_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   125.424 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_4/O[0]
                         net (fo=61, routed)          3.452   128.876    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_4_n_7
    SLICE_X81Y123        LUT2 (Prop_lut2_I1_O)        0.325   129.201 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_22/O
                         net (fo=3, routed)           0.316   129.516    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_22_n_0
    SLICE_X81Y122        LUT6 (Prop_lut6_I0_O)        0.326   129.842 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_8/O
                         net (fo=32, routed)          5.611   135.453    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_8_n_0
    SLICE_X36Y123        LUT6 (Prop_lut6_I4_O)        0.124   135.577 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][12]_i_2/O
                         net (fo=3, routed)           1.380   136.957    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][12]_i_2_n_0
    SLICE_X49Y104        LUT4 (Prop_lut4_I2_O)        0.124   137.081 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_50/O
                         net (fo=1, routed)           0.000   137.081    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_50_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   137.479 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000   137.479    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_35_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.593 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000   137.593    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_26_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.707 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_15/CO[3]
                         net (fo=10, routed)          0.000   137.707    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_15_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   137.929 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_4/O[0]
                         net (fo=72, routed)          4.434   142.363    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_4_n_7
    SLICE_X80Y120        LUT2 (Prop_lut2_I1_O)        0.327   142.690 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_35/O
                         net (fo=4, routed)           0.890   143.580    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_35_n_0
    SLICE_X81Y120        LUT6 (Prop_lut6_I5_O)        0.326   143.906 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_19/O
                         net (fo=115, routed)         5.474   149.380    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_19_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I0_O)        0.124   149.504 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_7/O
                         net (fo=1, routed)           0.674   150.178    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_7_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I5_O)        0.124   150.302 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_2/O
                         net (fo=3, routed)           3.669   153.971    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_2_n_0
    SLICE_X63Y102        LUT4 (Prop_lut4_I1_O)        0.124   154.095 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_62/O
                         net (fo=1, routed)           0.000   154.095    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_62_n_0
    SLICE_X63Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   154.496 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_49/CO[3]
                         net (fo=1, routed)           0.000   154.496    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_49_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.610 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_40/CO[3]
                         net (fo=1, routed)           0.000   154.610    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_40_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.724 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000   154.724    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_26_n_0
    SLICE_X63Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.838 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_17/CO[3]
                         net (fo=14, routed)          0.000   154.838    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_17_n_0
    SLICE_X63Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   155.060 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_4/O[0]
                         net (fo=72, routed)          1.880   156.940    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_4_n_7
    SLICE_X65Y119        LUT5 (Prop_lut5_I3_O)        0.299   157.239 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_20/O
                         net (fo=102, routed)         2.672   159.911    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_20_n_0
    SLICE_X61Y126        LUT3 (Prop_lut3_I1_O)        0.150   160.061 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_18/O
                         net (fo=32, routed)          4.824   164.885    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_18_n_0
    SLICE_X30Y88         LUT6 (Prop_lut6_I4_O)        0.326   165.211 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_4/O
                         net (fo=1, routed)           2.077   167.287    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_4_n_0
    SLICE_X29Y120        LUT5 (Prop_lut5_I0_O)        0.124   167.411 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_2/O
                         net (fo=3, routed)           2.172   169.583    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_2_n_0
    SLICE_X53Y104        LUT4 (Prop_lut4_I2_O)        0.124   169.707 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_58/O
                         net (fo=1, routed)           0.000   169.707    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_58_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   170.108 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_45/CO[3]
                         net (fo=1, routed)           0.000   170.108    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_45_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.222 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_36/CO[3]
                         net (fo=1, routed)           0.000   170.222    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_36_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.336 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000   170.336    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_27_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.450 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_15/CO[3]
                         net (fo=11, routed)          0.000   170.450    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_15_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   170.672 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_4/O[0]
                         net (fo=76, routed)          2.579   173.251    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_4_n_7
    SLICE_X84Y117        LUT2 (Prop_lut2_I1_O)        0.299   173.550 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_12/O
                         net (fo=24, routed)          0.292   173.842    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_12_n_0
    SLICE_X84Y117        LUT6 (Prop_lut6_I0_O)        0.124   173.966 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_14/O
                         net (fo=70, routed)          4.690   178.655    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_14_n_0
    SLICE_X60Y68         MUXF7 (Prop_muxf7_S_O)       0.296   178.951 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_4/O
                         net (fo=1, routed)           0.000   178.951    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_4_n_0
    SLICE_X60Y68         MUXF8 (Prop_muxf8_I0_O)      0.104   179.055 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_2/O
                         net (fo=3, routed)           2.072   181.127    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_2_n_0
    SLICE_X59Y90         LUT4 (Prop_lut4_I2_O)        0.316   181.443 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_61/O
                         net (fo=1, routed)           0.000   181.443    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_61_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   181.993 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_46/CO[3]
                         net (fo=1, routed)           0.000   181.993    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_46_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.107 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_37/CO[3]
                         net (fo=1, routed)           0.000   182.107    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_37_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.221 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   182.221    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_24_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.335 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_11/CO[3]
                         net (fo=8, routed)           0.000   182.335    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_11_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   182.557 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_4/O[0]
                         net (fo=72, routed)          4.120   186.678    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_4_n_7
    SLICE_X67Y111        LUT5 (Prop_lut5_I3_O)        0.299   186.977 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_47/O
                         net (fo=142, routed)         1.478   188.455    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_47_n_0
    SLICE_X84Y115        LUT3 (Prop_lut3_I0_O)        0.124   188.579 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_44/O
                         net (fo=32, routed)          6.261   194.839    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_44_n_0
    SLICE_X30Y86         LUT6 (Prop_lut6_I4_O)        0.124   194.963 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][3]_i_3/O
                         net (fo=2, routed)           1.260   196.224    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][3]_i_3_n_0
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.124   196.348 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_186/O
                         net (fo=2, routed)           1.358   197.706    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_186_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I5_O)        0.124   197.830 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_174/O
                         net (fo=1, routed)           0.774   198.604    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_174_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   199.111 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_156/CO[3]
                         net (fo=1, routed)           0.001   199.111    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_156_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   199.225 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000   199.225    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_131_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   199.339 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000   199.339    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_90_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   199.453 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_51/CO[3]
                         net (fo=14, routed)          0.000   199.453    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_51_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   199.675 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_15/O[0]
                         net (fo=53, routed)          2.736   202.411    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_15_n_7
    SLICE_X87Y110        LUT3 (Prop_lut3_I0_O)        0.327   202.738 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_21/O
                         net (fo=16, routed)          0.964   203.703    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_21_n_0
    SLICE_X88Y114        LUT6 (Prop_lut6_I1_O)        0.332   204.035 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_78/O
                         net (fo=14, routed)          1.669   205.704    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_78_n_0
    SLICE_X86Y104        LUT2 (Prop_lut2_I1_O)        0.124   205.828 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_103/O
                         net (fo=64, routed)          6.352   212.180    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_103_n_0
    SLICE_X52Y79         MUXF7 (Prop_muxf7_S_O)       0.296   212.476 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_13/O
                         net (fo=1, routed)           0.000   212.476    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_13_n_0
    SLICE_X52Y79         MUXF8 (Prop_muxf8_I0_O)      0.104   212.580 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_8/O
                         net (fo=1, routed)           1.034   213.614    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_8_n_0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.316   213.930 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_4/O
                         net (fo=3, routed)           1.146   215.076    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_4_n_0
    SLICE_X47Y85         LUT4 (Prop_lut4_I3_O)        0.124   215.200 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_123/O
                         net (fo=1, routed)           0.000   215.200    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_123_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   215.598 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_94/CO[3]
                         net (fo=1, routed)           0.000   215.598    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_94_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   215.712 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_65/CO[3]
                         net (fo=1, routed)           0.000   215.712    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_65_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   215.826 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_33/CO[3]
                         net (fo=12, routed)          0.000   215.826    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_33_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   216.048 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_11/O[0]
                         net (fo=58, routed)          3.833   219.881    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_11_n_7
    SLICE_X88Y105        LUT4 (Prop_lut4_I3_O)        0.299   220.180 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_39/O
                         net (fo=27, routed)          0.460   220.639    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_39_n_0
    SLICE_X88Y106        LUT4 (Prop_lut4_I2_O)        0.124   220.763 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_49/O
                         net (fo=10, routed)          0.754   221.517    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_49_n_0
    SLICE_X88Y107        LUT2 (Prop_lut2_I1_O)        0.124   221.641 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_51/O
                         net (fo=194, routed)         7.111   228.752    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_51_n_0
    SLICE_X30Y55         LUT6 (Prop_lut6_I2_O)        0.124   228.876 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_329/O
                         net (fo=1, routed)           1.391   230.267    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_329_n_0
    SLICE_X30Y74         LUT6 (Prop_lut6_I3_O)        0.124   230.391 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_278/O
                         net (fo=1, routed)           1.008   231.399    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_278_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.124   231.523 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_230/O
                         net (fo=2, routed)           2.472   233.995    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_230_n_0
    SLICE_X84Y102        LUT4 (Prop_lut4_I2_O)        0.124   234.119 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_176/O
                         net (fo=1, routed)           0.000   234.119    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_176_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   234.517 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000   234.517    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_146_n_0
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.631 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000   234.631    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_124_n_0
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.745 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_96/CO[3]
                         net (fo=1, routed)           0.000   234.745    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_96_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.859 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_52/CO[3]
                         net (fo=14, routed)          0.000   234.859    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_52_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   235.081 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_20/O[0]
                         net (fo=69, routed)          1.282   236.363    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_20_n_7
    SLICE_X89Y107        LUT4 (Prop_lut4_I3_O)        0.327   236.690 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_41/O
                         net (fo=49, routed)          1.112   237.802    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_41_n_0
    SLICE_X88Y106        LUT4 (Prop_lut4_I1_O)        0.354   238.156 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_57/O
                         net (fo=5, routed)           0.843   238.998    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_57_n_0
    SLICE_X88Y107        LUT2 (Prop_lut2_I1_O)        0.352   239.350 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_31/O
                         net (fo=101, routed)         5.874   245.224    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_31_n_0
    SLICE_X63Y61         MUXF7 (Prop_muxf7_S_O)       0.484   245.708 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_5/O
                         net (fo=1, routed)           0.672   246.380    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_5_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I1_O)        0.299   246.679 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_3/O
                         net (fo=3, routed)           2.162   248.841    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_3_n_0
    SLICE_X45Y82         LUT4 (Prop_lut4_I2_O)        0.124   248.965 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_133/O
                         net (fo=1, routed)           0.000   248.965    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_133_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   249.363 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   249.363    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_119_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.477 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_103/CO[3]
                         net (fo=1, routed)           0.000   249.477    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_103_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.591 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_65/CO[3]
                         net (fo=1, routed)           0.000   249.591    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_65_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.705 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_34/CO[3]
                         net (fo=5, routed)           0.000   249.705    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_34_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   249.927 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_10/O[0]
                         net (fo=44, routed)          4.095   254.023    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_10_n_7
    SLICE_X83Y106        LUT4 (Prop_lut4_I3_O)        0.299   254.322 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_42/O
                         net (fo=31, routed)          0.514   254.835    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_42_n_0
    SLICE_X88Y106        LUT6 (Prop_lut6_I4_O)        0.124   254.959 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_52/O
                         net (fo=43, routed)          1.503   256.462    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_52_n_0
    SLICE_X83Y101        LUT3 (Prop_lut3_I2_O)        0.153   256.615 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_47/O
                         net (fo=64, routed)          7.074   263.689    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_47_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I4_O)        0.327   264.016 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][0]_i_3/O
                         net (fo=2, routed)           1.892   265.908    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][0]_i_3_n_0
    SLICE_X51Y100        LUT5 (Prop_lut5_I0_O)        0.124   266.032 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_172/O
                         net (fo=2, routed)           1.377   267.408    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_172_n_0
    SLICE_X52Y103        LUT4 (Prop_lut4_I0_O)        0.124   267.532 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_157/O
                         net (fo=1, routed)           0.000   267.532    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_157_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   268.064 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000   268.064    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_131_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   268.178 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_105/CO[3]
                         net (fo=1, routed)           0.000   268.178    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_105_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   268.292 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_75/CO[3]
                         net (fo=1, routed)           0.000   268.292    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_75_n_0
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   268.406 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_55/CO[3]
                         net (fo=14, routed)          0.000   268.406    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_55_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   268.628 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_19/O[0]
                         net (fo=54, routed)          4.191   272.820    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_19_n_7
    SLICE_X91Y101        LUT4 (Prop_lut4_I3_O)        0.299   273.119 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_83/O
                         net (fo=22, routed)          1.924   275.043    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_83_n_0
    SLICE_X88Y106        LUT6 (Prop_lut6_I4_O)        0.124   275.167 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_45/O
                         net (fo=18, routed)          1.622   276.789    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_45_n_0
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.149   276.938 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_75/O
                         net (fo=64, routed)          3.496   280.434    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_75_n_0
    SLICE_X43Y70         MUXF7 (Prop_muxf7_S_O)       0.484   280.918 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][15]_i_6/O
                         net (fo=2, routed)           1.003   281.921    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][15]_i_6_n_0
    SLICE_X44Y70         LUT3 (Prop_lut3_I2_O)        0.329   282.250 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_202/O
                         net (fo=1, routed)           0.848   283.098    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_202_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I0_O)        0.327   283.425 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_178/O
                         net (fo=2, routed)           0.946   284.372    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_178_n_0
    SLICE_X47Y71         LUT4 (Prop_lut4_I2_O)        0.124   284.496 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_149/O
                         net (fo=1, routed)           0.000   284.496    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_149_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   284.897 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   284.897    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_119_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   285.011 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_84/CO[3]
                         net (fo=1, routed)           0.000   285.011    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_84_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   285.125 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_47/CO[3]
                         net (fo=6, routed)           0.000   285.125    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_47_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   285.347 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_20/O[0]
                         net (fo=62, routed)          3.841   289.187    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_20_n_7
    SLICE_X90Y99         LUT4 (Prop_lut4_I3_O)        0.299   289.486 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_59/O
                         net (fo=36, routed)          1.610   291.096    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_59_n_0
    SLICE_X89Y102        LUT6 (Prop_lut6_I5_O)        0.124   291.220 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_63/O
                         net (fo=168, routed)         2.592   293.812    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_63_n_0
    SLICE_X91Y99         LUT4 (Prop_lut4_I3_O)        0.152   293.964 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_72/O
                         net (fo=32, routed)          5.273   299.237    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_72_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I4_O)        0.332   299.569 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_6/O
                         net (fo=1, routed)           0.000   299.569    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_6_n_0
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217   299.786 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_3/O
                         net (fo=3, routed)           3.120   302.906    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_3_n_0
    SLICE_X83Y91         LUT4 (Prop_lut4_I1_O)        0.299   303.205 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_148/O
                         net (fo=1, routed)           0.000   303.205    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_148_n_0
    SLICE_X83Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   303.737 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000   303.737    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_132_n_0
    SLICE_X83Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   303.851 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000   303.851    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_114_n_0
    SLICE_X83Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   303.965 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_74/CO[3]
                         net (fo=1, routed)           0.000   303.965    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_74_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   304.079 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_35/CO[3]
                         net (fo=4, routed)           0.000   304.079    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_35_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   304.301 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_14/O[0]
                         net (fo=45, routed)          3.409   307.710    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_14_n_7
    SLICE_X100Y103       LUT3 (Prop_lut3_I0_O)        0.299   308.009 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_20/O
                         net (fo=13, routed)          0.900   308.909    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_20_n_0
    SLICE_X109Y103       LUT5 (Prop_lut5_I3_O)        0.124   309.033 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_37/O
                         net (fo=41, routed)          4.628   313.661    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_37_n_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I1_O)        0.124   313.785 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][8]_i_4/O
                         net (fo=3, routed)           1.198   314.983    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][8]_i_4_n_0
    SLICE_X92Y83         LUT4 (Prop_lut4_I3_O)        0.124   315.107 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_135/O
                         net (fo=1, routed)           0.000   315.107    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_135_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   315.620 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000   315.620    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_106_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   315.737 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_69/CO[3]
                         net (fo=1, routed)           0.000   315.737    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_69_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   315.854 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_35/CO[3]
                         net (fo=10, routed)          0.000   315.854    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_35_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   316.073 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_12/O[0]
                         net (fo=74, routed)          2.458   318.531    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_12_n_7
    SLICE_X113Y92        LUT4 (Prop_lut4_I3_O)        0.295   318.826 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_40/O
                         net (fo=33, routed)          2.059   320.884    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_40_n_0
    SLICE_X91Y97         LUT6 (Prop_lut6_I5_O)        0.124   321.008 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_53/O
                         net (fo=12, routed)          2.914   323.922    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_53_n_0
    SLICE_X110Y92        LUT4 (Prop_lut4_I0_O)        0.124   324.046 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_46/O
                         net (fo=64, routed)          6.293   330.339    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_46_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I2_O)        0.124   330.463 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_295/O
                         net (fo=1, routed)           0.784   331.247    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_295_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124   331.371 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_247/O
                         net (fo=2, routed)           2.261   333.632    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_247_n_0
    SLICE_X95Y98         LUT4 (Prop_lut4_I2_O)        0.124   333.756 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_191/O
                         net (fo=1, routed)           0.000   333.756    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_191_n_0
    SLICE_X95Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   334.288 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000   334.288    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_157_n_0
    SLICE_X95Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   334.402 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_134/CO[3]
                         net (fo=1, routed)           0.001   334.402    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_134_n_0
    SLICE_X95Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   334.516 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_102/CO[3]
                         net (fo=1, routed)           0.000   334.516    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_102_n_0
    SLICE_X95Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   334.630 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_56/CO[3]
                         net (fo=26, routed)          0.000   334.630    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_56_n_0
    SLICE_X95Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   334.852 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_22/O[0]
                         net (fo=70, routed)          3.623   338.476    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_22_n_7
    SLICE_X110Y89        LUT4 (Prop_lut4_I3_O)        0.299   338.775 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_80/O
                         net (fo=41, routed)          1.336   340.111    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_80_n_0
    SLICE_X110Y88        LUT5 (Prop_lut5_I4_O)        0.152   340.263 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_88/O
                         net (fo=11, routed)          1.002   341.265    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_88_n_0
    SLICE_X110Y86        LUT2 (Prop_lut2_I0_O)        0.352   341.617 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_92/O
                         net (fo=64, routed)          6.403   348.019    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_92_n_0
    SLICE_X81Y86         MUXF7 (Prop_muxf7_S_O)       0.504   348.523 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_7/O
                         net (fo=1, routed)           0.997   349.520    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_7_n_0
    SLICE_X82Y86         LUT5 (Prop_lut5_I4_O)        0.298   349.818 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_3/O
                         net (fo=3, routed)           1.388   351.206    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_3_n_0
    SLICE_X94Y91         LUT4 (Prop_lut4_I2_O)        0.124   351.330 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_153/O
                         net (fo=1, routed)           0.000   351.330    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_153_n_0
    SLICE_X94Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   351.706 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   351.706    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_119_n_0
    SLICE_X94Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   351.823 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_69/CO[3]
                         net (fo=1, routed)           0.000   351.823    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_69_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   351.940 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_29/CO[3]
                         net (fo=1, routed)           0.000   351.940    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_29_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   352.057 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_12/CO[3]
                         net (fo=61, routed)          2.034   354.091    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_12_n_0
    SLICE_X107Y89        LUT3 (Prop_lut3_I0_O)        0.152   354.243 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_21/O
                         net (fo=31, routed)          1.647   355.891    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_21_n_0
    SLICE_X110Y94        LUT5 (Prop_lut5_I4_O)        0.360   356.251 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_99/O
                         net (fo=113, routed)         0.304   356.554    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_21_0
    SLICE_X110Y94        LUT4 (Prop_lut4_I2_O)        0.332   356.886 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_47/O
                         net (fo=65, routed)          1.282   358.168    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_47_n_0
    SLICE_X103Y91        LUT5 (Prop_lut5_I4_O)        0.124   358.292 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_107/O
                         net (fo=32, routed)          5.670   363.962    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_107_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I4_O)        0.124   364.086 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_10/O
                         net (fo=1, routed)           1.645   365.732    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_10_n_0
    SLICE_X80Y86         LUT5 (Prop_lut5_I4_O)        0.124   365.856 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_4/O
                         net (fo=3, routed)           1.591   367.447    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_4_n_0
    SLICE_X84Y96         LUT4 (Prop_lut4_I3_O)        0.124   367.571 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_150/O
                         net (fo=1, routed)           0.000   367.571    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_150_n_0
    SLICE_X84Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   367.969 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_117/CO[3]
                         net (fo=1, routed)           0.000   367.969    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_117_n_0
    SLICE_X84Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   368.083 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_60/CO[3]
                         net (fo=1, routed)           0.000   368.083    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_60_n_0
    SLICE_X84Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   368.197 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   368.197    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_24_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   368.311 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_10/CO[3]
                         net (fo=73, routed)          3.560   371.870    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_10_n_0
    SLICE_X113Y85        LUT3 (Prop_lut3_I0_O)        0.150   372.020 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_22/O
                         net (fo=27, routed)          1.592   373.612    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_22_n_0
    SLICE_X113Y93        LUT6 (Prop_lut6_I3_O)        0.326   373.938 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_96/O
                         net (fo=16, routed)          1.526   375.464    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_96_n_0
    SLICE_X110Y77        LUT2 (Prop_lut2_I0_O)        0.124   375.588 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_91/O
                         net (fo=32, routed)          3.593   379.180    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_91_n_0
    SLICE_X67Y71         MUXF8 (Prop_muxf8_S_O)       0.273   379.453 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_9/O
                         net (fo=1, routed)           1.363   380.816    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_9_n_0
    SLICE_X67Y73         LUT6 (Prop_lut6_I0_O)        0.316   381.132 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_4/O
                         net (fo=3, routed)           1.830   382.962    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_4_n_0
    SLICE_X94Y73         LUT4 (Prop_lut4_I0_O)        0.124   383.086 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_144/O
                         net (fo=1, routed)           0.000   383.086    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_144_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   383.599 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_109/CO[3]
                         net (fo=1, routed)           0.000   383.599    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_109_n_0
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   383.716 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_65/CO[3]
                         net (fo=1, routed)           0.009   383.725    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_65_n_0
    SLICE_X94Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   383.842 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000   383.842    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_26_n_0
    SLICE_X94Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   383.959 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_12/CO[3]
                         net (fo=68, routed)          3.322   387.281    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_12_n_0
    SLICE_X110Y80        LUT4 (Prop_lut4_I3_O)        0.124   387.405 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_130/O
                         net (fo=113, routed)         5.082   392.488    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_130_n_0
    SLICE_X110Y77        LUT6 (Prop_lut6_I0_O)        0.124   392.612 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_89/O
                         net (fo=1, routed)           0.488   393.099    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_89_n_0
    SLICE_X110Y77        LUT5 (Prop_lut5_I4_O)        0.119   393.218 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_38/O
                         net (fo=32, routed)          3.729   396.947    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_38_n_0
    SLICE_X67Y67         LUT5 (Prop_lut5_I3_O)        0.332   397.279 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][3]_i_4/O
                         net (fo=3, routed)           2.256   399.536    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][3]_i_4_n_0
    SLICE_X97Y71         LUT4 (Prop_lut4_I0_O)        0.124   399.660 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_157/O
                         net (fo=1, routed)           0.000   399.660    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_157_n_0
    SLICE_X97Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   400.210 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_140/CO[3]
                         net (fo=1, routed)           0.000   400.210    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_140_n_0
    SLICE_X97Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   400.324 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   400.324    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_119_n_0
    SLICE_X97Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   400.438 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000   400.438    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_71_n_0
    SLICE_X97Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   400.552 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_34/CO[3]
                         net (fo=8, routed)           0.009   400.561    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_34_n_0
    SLICE_X97Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   400.783 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_12/O[0]
                         net (fo=58, routed)          1.791   402.573    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_12_n_7
    SLICE_X110Y73        LUT4 (Prop_lut4_I3_O)        0.299   402.872 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_66/O
                         net (fo=27, routed)          2.438   405.311    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_66_n_0
    SLICE_X113Y84        LUT5 (Prop_lut5_I0_O)        0.124   405.435 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_121/O
                         net (fo=1, routed)           0.526   405.960    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_121_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I5_O)        0.124   406.084 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_73/O
                         net (fo=9, routed)           1.957   408.042    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_73_n_0
    SLICE_X111Y70        LUT4 (Prop_lut4_I0_O)        0.124   408.166 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_37/O
                         net (fo=32, routed)          4.572   412.738    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_37_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I2_O)        0.124   412.862 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][8]_i_3/O
                         net (fo=3, routed)           1.982   414.844    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][8]_i_3_n_0
    SLICE_X100Y61        LUT4 (Prop_lut4_I2_O)        0.124   414.968 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_158/O
                         net (fo=1, routed)           0.000   414.968    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_158_n_0
    SLICE_X100Y61        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   415.481 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000   415.481    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_124_n_0
    SLICE_X100Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   415.598 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_81/CO[3]
                         net (fo=1, routed)           0.000   415.598    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_81_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   415.715 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_41/CO[3]
                         net (fo=23, routed)          0.000   415.715    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_41_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   415.934 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_14/O[0]
                         net (fo=65, routed)          2.731   418.665    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_14_n_7
    SLICE_X111Y71        LUT4 (Prop_lut4_I3_O)        0.321   418.986 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_91/O
                         net (fo=29, routed)          1.523   420.509    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_91_n_0
    SLICE_X108Y70        LUT4 (Prop_lut4_I2_O)        0.326   420.835 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_52/O
                         net (fo=39, routed)          2.077   422.912    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_52_n_0
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.152   423.064 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_48/O
                         net (fo=258, routed)         5.741   428.805    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_48_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I4_O)        0.332   429.137 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_16/O
                         net (fo=1, routed)           0.000   429.137    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_16_n_0
    SLICE_X65Y72         MUXF7 (Prop_muxf7_I1_O)      0.217   429.354 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_6/O
                         net (fo=2, routed)           1.463   430.817    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_6_n_0
    SLICE_X82Y72         LUT6 (Prop_lut6_I0_O)        0.299   431.116 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_231/O
                         net (fo=2, routed)           1.432   432.548    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_231_n_0
    SLICE_X96Y76         LUT4 (Prop_lut4_I2_O)        0.124   432.672 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_198/O
                         net (fo=1, routed)           0.000   432.672    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_198_n_0
    SLICE_X96Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   433.205 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000   433.205    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_167_n_0
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.322 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_141/CO[3]
                         net (fo=1, routed)           0.000   433.322    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_141_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.439 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_93/CO[3]
                         net (fo=1, routed)           0.000   433.439    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_93_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.556 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_57/CO[3]
                         net (fo=7, routed)           0.000   433.556    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_57_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   433.775 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_22/O[0]
                         net (fo=49, routed)          3.208   436.983    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_22_n_7
    SLICE_X111Y71        LUT6 (Prop_lut6_I4_O)        0.295   437.278 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_61/O
                         net (fo=7, routed)           0.737   438.014    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_61_n_0
    SLICE_X111Y70        LUT3 (Prop_lut3_I2_O)        0.150   438.164 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_56/O
                         net (fo=128, routed)         4.764   442.928    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_56_n_0
    SLICE_X112Y62        MUXF7 (Prop_muxf7_S_O)       0.522   443.450 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][22]_i_5/O
                         net (fo=1, routed)           0.944   444.395    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][22]_i_5_n_0
    SLICE_X111Y61        LUT6 (Prop_lut6_I0_O)        0.298   444.693 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][22]_i_3/O
                         net (fo=3, routed)           1.244   445.937    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort16q[31]__0[22]
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124   446.061 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_106/O
                         net (fo=1, routed)           0.000   446.061    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_106_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   446.462 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_66/CO[3]
                         net (fo=1, routed)           0.000   446.462    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_66_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   446.576 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000   446.576    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_35_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   446.798 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_12/O[0]
                         net (fo=32, routed)          2.229   449.027    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_12_n_7
    SLICE_X107Y63        LUT5 (Prop_lut5_I3_O)        0.299   449.326 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][23]_i_2/O
                         net (fo=1, routed)           1.476   450.802    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][23]_i_2_n_0
    SLICE_X109Y71        LUT3 (Prop_lut3_I2_O)        0.152   450.954 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][23]_i_1/O
                         net (fo=1, routed)           1.100   452.054    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16_n_1052
    SLICE_X108Y87        LDCE (DToQ_ldce_D_Q)         0.704   452.758 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort32_reg[31][23]/Q
                         net (fo=1, routed)           1.415   454.173    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/Q[23]
    SLICE_X108Y107       FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.856  5179.985    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/s00_axis_aclk
    SLICE_X108Y107       FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[23]/C
                         clock pessimism              0.129  5180.114    
                         clock uncertainty          -77.654  5102.460    
    SLICE_X108Y107       FDCE (Setup_fdce_C_D)       -0.028  5102.432    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[23]
  -------------------------------------------------------------------
                         required time                       5102.432    
                         arrival time                        -454.173    
  -------------------------------------------------------------------
                         slack                               4648.258    

Slack (MET) :             4648.382ns  (required time - arrival time)
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        450.546ns  (logic 61.232ns (13.591%)  route 389.313ns (86.409%))
  Logic Levels:           287  (CARRY4=129 LDCE=1 LUT2=12 LUT3=15 LUT4=50 LUT5=21 LUT6=48 MUXF7=8 MUXF8=3)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 5179.649 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.862     3.156    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/s00_axis_aclk
    SLICE_X106Y58        FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y58        FDCE (Prop_fdce_C_Q)         0.456     3.612 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[26]/Q
                         net (fo=56, routed)          6.812    10.424    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/Q[26]
    SLICE_X57Y96         LUT4 (Prop_lut4_I2_O)        0.124    10.548 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/sort32_reg[1][31]_i_20/O
                         net (fo=1, routed)           0.000    10.548    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_32[1]
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.098 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_3/CO[3]
                         net (fo=315, routed)         5.588    16.686    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/CO[0]
    SLICE_X86Y109        LUT3 (Prop_lut3_I1_O)        0.150    16.836 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/sort32_reg[1][31]_i_76/O
                         net (fo=1, routed)           1.181    18.016    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_4_1
    SLICE_X60Y114        LUT6 (Prop_lut6_I2_O)        0.328    18.344 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_26/O
                         net (fo=1, routed)           1.098    19.442    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_26_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.968 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.968    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_4_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.082 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_2/CO[3]
                         net (fo=187, routed)         5.949    26.031    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_2_n_0
    SLICE_X40Y127        LUT5 (Prop_lut5_I2_O)        0.124    26.155 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][25]_i_3/O
                         net (fo=3, routed)           1.464    27.619    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][25]_i_3_n_0
    SLICE_X40Y117        LUT4 (Prop_lut4_I1_O)        0.124    27.743 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_13/O
                         net (fo=1, routed)           0.000    27.743    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_13_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.275 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_3/CO[3]
                         net (fo=123, routed)         1.772    30.047    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_3_n_0
    SLICE_X35Y124        LUT3 (Prop_lut3_I2_O)        0.150    30.197 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_5/O
                         net (fo=72, routed)          3.482    33.679    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_5_n_0
    SLICE_X42Y127        LUT6 (Prop_lut6_I4_O)        0.326    34.005 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][26]_i_3/O
                         net (fo=3, routed)           1.536    35.542    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][26]_i_3_n_0
    SLICE_X36Y120        LUT4 (Prop_lut4_I0_O)        0.124    35.666 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_14/O
                         net (fo=1, routed)           0.000    35.666    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_14_n_0
    SLICE_X36Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.199 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_3/CO[3]
                         net (fo=128, routed)         1.373    37.571    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_3_n_0
    SLICE_X35Y124        LUT4 (Prop_lut4_I3_O)        0.124    37.695 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_26/O
                         net (fo=33, routed)          3.470    41.165    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_26_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I2_O)        0.124    41.289 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_4/O
                         net (fo=1, routed)           0.845    42.135    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_4_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I5_O)        0.124    42.259 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_2/O
                         net (fo=3, routed)           1.407    43.666    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_2_n_0
    SLICE_X37Y117        LUT4 (Prop_lut4_I0_O)        0.124    43.790 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_42/O
                         net (fo=1, routed)           0.000    43.790    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_42_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.340 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.340    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_27_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.454 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.454    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_17_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.568 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.568    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_6_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.682 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_3/CO[3]
                         net (fo=63, routed)          2.037    46.719    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_3_n_0
    SLICE_X40Y127        LUT5 (Prop_lut5_I0_O)        0.150    46.869 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_19/O
                         net (fo=163, routed)         6.053    52.922    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_19_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I3_O)        0.326    53.248 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_5/O
                         net (fo=1, routed)           0.363    53.611    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_5_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I0_O)        0.124    53.735 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_3/O
                         net (fo=3, routed)           1.604    55.339    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_3_n_0
    SLICE_X41Y116        LUT4 (Prop_lut4_I0_O)        0.124    55.463 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_45/O
                         net (fo=1, routed)           0.000    55.463    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_45_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.861 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.861    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_31_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.975 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    55.975    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_22_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.089 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.089    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_9_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.203 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_3/CO[3]
                         net (fo=313, routed)         2.548    58.751    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_3_n_0
    SLICE_X44Y128        LUT6 (Prop_lut6_I5_O)        0.124    58.875 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_20/O
                         net (fo=32, routed)          3.479    62.354    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_20_n_0
    SLICE_X44Y111        LUT6 (Prop_lut6_I2_O)        0.124    62.478 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_4/O
                         net (fo=1, routed)           0.655    63.133    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_4_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I1_O)        0.124    63.257 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_2/O
                         net (fo=3, routed)           0.890    64.148    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_2_n_0
    SLICE_X46Y116        LUT4 (Prop_lut4_I2_O)        0.124    64.272 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_47/O
                         net (fo=1, routed)           0.000    64.272    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_47_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.805 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.805    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_32_n_0
    SLICE_X46Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.922 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.922    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_22_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.039 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.039    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_8_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.156 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_3/CO[3]
                         net (fo=306, routed)         2.935    68.091    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_3_n_0
    SLICE_X45Y128        LUT6 (Prop_lut6_I4_O)        0.124    68.215 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_21/O
                         net (fo=39, routed)          4.326    72.540    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_21_n_0
    SLICE_X30Y109        LUT5 (Prop_lut5_I2_O)        0.124    72.664 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][3]_i_3/O
                         net (fo=3, routed)           1.796    74.460    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][3]_i_3_n_0
    SLICE_X48Y117        LUT4 (Prop_lut4_I1_O)        0.124    74.584 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_54/O
                         net (fo=1, routed)           0.000    74.584    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_54_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.134 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.134    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_39_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.248 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.248    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_28_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.362 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.362    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_10_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.476 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_3/CO[3]
                         net (fo=72, routed)          4.374    79.850    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_3_n_0
    SLICE_X82Y127        LUT2 (Prop_lut2_I0_O)        0.146    79.996 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_25/O
                         net (fo=71, routed)          2.694    82.691    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_25_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I4_O)        0.328    83.019 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_6/O
                         net (fo=1, routed)           0.670    83.689    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_6_n_0
    SLICE_X50Y111        LUT5 (Prop_lut5_I2_O)        0.124    83.813 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_3/O
                         net (fo=3, routed)           1.736    85.549    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_3_n_0
    SLICE_X54Y114        LUT4 (Prop_lut4_I3_O)        0.124    85.673 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_60/O
                         net (fo=1, routed)           0.000    85.673    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_60_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    86.186 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    86.186    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_44_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.303 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    86.303    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_35_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.420 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    86.420    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_26_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.537 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_13/CO[3]
                         net (fo=6, routed)           0.000    86.537    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_13_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    86.756 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_4/O[0]
                         net (fo=67, routed)          1.881    88.637    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_4_n_7
    SLICE_X53Y129        LUT6 (Prop_lut6_I0_O)        0.295    88.932 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_31/O
                         net (fo=6, routed)           1.492    90.423    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_31_n_0
    SLICE_X61Y127        LUT3 (Prop_lut3_I0_O)        0.124    90.547 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_14/O
                         net (fo=33, routed)          0.296    90.844    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_14_n_0
    SLICE_X61Y127        LUT4 (Prop_lut4_I3_O)        0.118    90.962 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_16/O
                         net (fo=32, routed)          3.912    94.873    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_16_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.326    95.199 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][2]_i_2/O
                         net (fo=3, routed)           1.414    96.613    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][2]_i_2_n_0
    SLICE_X58Y109        LUT4 (Prop_lut4_I2_O)        0.124    96.737 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_57/O
                         net (fo=1, routed)           0.000    96.737    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_57_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.270 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    97.270    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_38_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.387 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.387    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_22_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.504 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    97.504    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_5_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.621 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_2/CO[3]
                         net (fo=80, routed)          2.550   100.172    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_2_n_0
    SLICE_X80Y119        LUT2 (Prop_lut2_I0_O)        0.152   100.324 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_33/O
                         net (fo=96, routed)          5.345   105.669    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[9].Register_Cond_16/sort32_reg[10][0]_i_2
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.332   106.001 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[9].Register_Cond_16/sort32_reg[10][4]_i_4/O
                         net (fo=1, routed)           1.378   107.379    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_52_3
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124   107.503 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][4]_i_2/O
                         net (fo=3, routed)           2.570   110.073    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][4]_i_2_n_0
    SLICE_X64Y105        LUT4 (Prop_lut4_I2_O)        0.124   110.197 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_56/O
                         net (fo=1, routed)           0.000   110.197    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_56_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   110.595 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000   110.595    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_41_n_0
    SLICE_X64Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.709 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   110.709    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_24_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.823 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000   110.823    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_5_n_0
    SLICE_X64Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.937 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_2/CO[3]
                         net (fo=78, routed)          4.099   115.035    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_2_n_0
    SLICE_X80Y119        LUT4 (Prop_lut4_I2_O)        0.124   115.159 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_16/O
                         net (fo=100, routed)         5.666   120.825    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_16_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I2_O)        0.124   120.949 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_4/O
                         net (fo=1, routed)           1.716   122.665    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_4_n_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.124   122.789 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_2/O
                         net (fo=3, routed)           1.548   124.338    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_2_n_0
    SLICE_X52Y108        LUT4 (Prop_lut4_I2_O)        0.124   124.462 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_55/O
                         net (fo=1, routed)           0.000   124.462    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_55_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   124.860 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000   124.860    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_41_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.974 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_32/CO[3]
                         net (fo=1, routed)           0.000   124.974    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_32_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.088 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_23/CO[3]
                         net (fo=1, routed)           0.000   125.088    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_23_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.202 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_15/CO[3]
                         net (fo=10, routed)          0.000   125.202    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_15_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   125.424 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_4/O[0]
                         net (fo=61, routed)          3.452   128.876    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_4_n_7
    SLICE_X81Y123        LUT2 (Prop_lut2_I1_O)        0.325   129.201 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_22/O
                         net (fo=3, routed)           0.316   129.516    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_22_n_0
    SLICE_X81Y122        LUT6 (Prop_lut6_I0_O)        0.326   129.842 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_8/O
                         net (fo=32, routed)          5.611   135.453    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_8_n_0
    SLICE_X36Y123        LUT6 (Prop_lut6_I4_O)        0.124   135.577 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][12]_i_2/O
                         net (fo=3, routed)           1.380   136.957    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][12]_i_2_n_0
    SLICE_X49Y104        LUT4 (Prop_lut4_I2_O)        0.124   137.081 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_50/O
                         net (fo=1, routed)           0.000   137.081    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_50_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   137.479 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000   137.479    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_35_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.593 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000   137.593    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_26_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.707 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_15/CO[3]
                         net (fo=10, routed)          0.000   137.707    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_15_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   137.929 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_4/O[0]
                         net (fo=72, routed)          4.434   142.363    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_4_n_7
    SLICE_X80Y120        LUT2 (Prop_lut2_I1_O)        0.327   142.690 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_35/O
                         net (fo=4, routed)           0.890   143.580    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_35_n_0
    SLICE_X81Y120        LUT6 (Prop_lut6_I5_O)        0.326   143.906 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_19/O
                         net (fo=115, routed)         5.474   149.380    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_19_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I0_O)        0.124   149.504 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_7/O
                         net (fo=1, routed)           0.674   150.178    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_7_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I5_O)        0.124   150.302 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_2/O
                         net (fo=3, routed)           3.669   153.971    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_2_n_0
    SLICE_X63Y102        LUT4 (Prop_lut4_I1_O)        0.124   154.095 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_62/O
                         net (fo=1, routed)           0.000   154.095    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_62_n_0
    SLICE_X63Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   154.496 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_49/CO[3]
                         net (fo=1, routed)           0.000   154.496    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_49_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.610 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_40/CO[3]
                         net (fo=1, routed)           0.000   154.610    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_40_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.724 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000   154.724    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_26_n_0
    SLICE_X63Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.838 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_17/CO[3]
                         net (fo=14, routed)          0.000   154.838    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_17_n_0
    SLICE_X63Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   155.060 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_4/O[0]
                         net (fo=72, routed)          1.880   156.940    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_4_n_7
    SLICE_X65Y119        LUT5 (Prop_lut5_I3_O)        0.299   157.239 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_20/O
                         net (fo=102, routed)         2.672   159.911    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_20_n_0
    SLICE_X61Y126        LUT3 (Prop_lut3_I1_O)        0.150   160.061 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_18/O
                         net (fo=32, routed)          4.824   164.885    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_18_n_0
    SLICE_X30Y88         LUT6 (Prop_lut6_I4_O)        0.326   165.211 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_4/O
                         net (fo=1, routed)           2.077   167.287    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_4_n_0
    SLICE_X29Y120        LUT5 (Prop_lut5_I0_O)        0.124   167.411 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_2/O
                         net (fo=3, routed)           2.172   169.583    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_2_n_0
    SLICE_X53Y104        LUT4 (Prop_lut4_I2_O)        0.124   169.707 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_58/O
                         net (fo=1, routed)           0.000   169.707    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_58_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   170.108 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_45/CO[3]
                         net (fo=1, routed)           0.000   170.108    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_45_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.222 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_36/CO[3]
                         net (fo=1, routed)           0.000   170.222    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_36_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.336 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000   170.336    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_27_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.450 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_15/CO[3]
                         net (fo=11, routed)          0.000   170.450    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_15_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   170.672 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_4/O[0]
                         net (fo=76, routed)          2.579   173.251    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_4_n_7
    SLICE_X84Y117        LUT2 (Prop_lut2_I1_O)        0.299   173.550 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_12/O
                         net (fo=24, routed)          0.292   173.842    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_12_n_0
    SLICE_X84Y117        LUT6 (Prop_lut6_I0_O)        0.124   173.966 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_14/O
                         net (fo=70, routed)          4.690   178.655    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_14_n_0
    SLICE_X60Y68         MUXF7 (Prop_muxf7_S_O)       0.296   178.951 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_4/O
                         net (fo=1, routed)           0.000   178.951    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_4_n_0
    SLICE_X60Y68         MUXF8 (Prop_muxf8_I0_O)      0.104   179.055 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_2/O
                         net (fo=3, routed)           2.072   181.127    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_2_n_0
    SLICE_X59Y90         LUT4 (Prop_lut4_I2_O)        0.316   181.443 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_61/O
                         net (fo=1, routed)           0.000   181.443    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_61_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   181.993 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_46/CO[3]
                         net (fo=1, routed)           0.000   181.993    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_46_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.107 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_37/CO[3]
                         net (fo=1, routed)           0.000   182.107    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_37_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.221 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   182.221    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_24_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.335 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_11/CO[3]
                         net (fo=8, routed)           0.000   182.335    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_11_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   182.557 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_4/O[0]
                         net (fo=72, routed)          4.120   186.678    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_4_n_7
    SLICE_X67Y111        LUT5 (Prop_lut5_I3_O)        0.299   186.977 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_47/O
                         net (fo=142, routed)         1.478   188.455    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_47_n_0
    SLICE_X84Y115        LUT3 (Prop_lut3_I0_O)        0.124   188.579 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_44/O
                         net (fo=32, routed)          6.261   194.839    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_44_n_0
    SLICE_X30Y86         LUT6 (Prop_lut6_I4_O)        0.124   194.963 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][3]_i_3/O
                         net (fo=2, routed)           1.260   196.224    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][3]_i_3_n_0
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.124   196.348 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_186/O
                         net (fo=2, routed)           1.358   197.706    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_186_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I5_O)        0.124   197.830 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_174/O
                         net (fo=1, routed)           0.774   198.604    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_174_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   199.111 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_156/CO[3]
                         net (fo=1, routed)           0.001   199.111    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_156_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   199.225 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000   199.225    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_131_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   199.339 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000   199.339    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_90_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   199.453 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_51/CO[3]
                         net (fo=14, routed)          0.000   199.453    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_51_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   199.675 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_15/O[0]
                         net (fo=53, routed)          2.736   202.411    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_15_n_7
    SLICE_X87Y110        LUT3 (Prop_lut3_I0_O)        0.327   202.738 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_21/O
                         net (fo=16, routed)          0.964   203.703    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_21_n_0
    SLICE_X88Y114        LUT6 (Prop_lut6_I1_O)        0.332   204.035 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_78/O
                         net (fo=14, routed)          1.669   205.704    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_78_n_0
    SLICE_X86Y104        LUT2 (Prop_lut2_I1_O)        0.124   205.828 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_103/O
                         net (fo=64, routed)          6.352   212.180    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_103_n_0
    SLICE_X52Y79         MUXF7 (Prop_muxf7_S_O)       0.296   212.476 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_13/O
                         net (fo=1, routed)           0.000   212.476    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_13_n_0
    SLICE_X52Y79         MUXF8 (Prop_muxf8_I0_O)      0.104   212.580 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_8/O
                         net (fo=1, routed)           1.034   213.614    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_8_n_0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.316   213.930 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_4/O
                         net (fo=3, routed)           1.146   215.076    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_4_n_0
    SLICE_X47Y85         LUT4 (Prop_lut4_I3_O)        0.124   215.200 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_123/O
                         net (fo=1, routed)           0.000   215.200    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_123_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   215.598 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_94/CO[3]
                         net (fo=1, routed)           0.000   215.598    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_94_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   215.712 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_65/CO[3]
                         net (fo=1, routed)           0.000   215.712    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_65_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   215.826 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_33/CO[3]
                         net (fo=12, routed)          0.000   215.826    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_33_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   216.048 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_11/O[0]
                         net (fo=58, routed)          3.833   219.881    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_11_n_7
    SLICE_X88Y105        LUT4 (Prop_lut4_I3_O)        0.299   220.180 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_39/O
                         net (fo=27, routed)          0.460   220.639    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_39_n_0
    SLICE_X88Y106        LUT4 (Prop_lut4_I2_O)        0.124   220.763 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_49/O
                         net (fo=10, routed)          0.754   221.517    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_49_n_0
    SLICE_X88Y107        LUT2 (Prop_lut2_I1_O)        0.124   221.641 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_51/O
                         net (fo=194, routed)         7.111   228.752    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_51_n_0
    SLICE_X30Y55         LUT6 (Prop_lut6_I2_O)        0.124   228.876 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_329/O
                         net (fo=1, routed)           1.391   230.267    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_329_n_0
    SLICE_X30Y74         LUT6 (Prop_lut6_I3_O)        0.124   230.391 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_278/O
                         net (fo=1, routed)           1.008   231.399    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_278_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.124   231.523 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_230/O
                         net (fo=2, routed)           2.472   233.995    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_230_n_0
    SLICE_X84Y102        LUT4 (Prop_lut4_I2_O)        0.124   234.119 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_176/O
                         net (fo=1, routed)           0.000   234.119    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_176_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   234.517 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000   234.517    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_146_n_0
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.631 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000   234.631    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_124_n_0
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.745 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_96/CO[3]
                         net (fo=1, routed)           0.000   234.745    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_96_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.859 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_52/CO[3]
                         net (fo=14, routed)          0.000   234.859    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_52_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   235.081 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_20/O[0]
                         net (fo=69, routed)          1.282   236.363    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_20_n_7
    SLICE_X89Y107        LUT4 (Prop_lut4_I3_O)        0.327   236.690 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_41/O
                         net (fo=49, routed)          1.112   237.802    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_41_n_0
    SLICE_X88Y106        LUT4 (Prop_lut4_I1_O)        0.354   238.156 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_57/O
                         net (fo=5, routed)           0.843   238.998    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_57_n_0
    SLICE_X88Y107        LUT2 (Prop_lut2_I1_O)        0.352   239.350 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_31/O
                         net (fo=101, routed)         5.874   245.224    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_31_n_0
    SLICE_X63Y61         MUXF7 (Prop_muxf7_S_O)       0.484   245.708 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_5/O
                         net (fo=1, routed)           0.672   246.380    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_5_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I1_O)        0.299   246.679 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_3/O
                         net (fo=3, routed)           2.162   248.841    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_3_n_0
    SLICE_X45Y82         LUT4 (Prop_lut4_I2_O)        0.124   248.965 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_133/O
                         net (fo=1, routed)           0.000   248.965    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_133_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   249.363 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   249.363    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_119_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.477 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_103/CO[3]
                         net (fo=1, routed)           0.000   249.477    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_103_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.591 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_65/CO[3]
                         net (fo=1, routed)           0.000   249.591    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_65_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.705 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_34/CO[3]
                         net (fo=5, routed)           0.000   249.705    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_34_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   249.927 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_10/O[0]
                         net (fo=44, routed)          4.095   254.023    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_10_n_7
    SLICE_X83Y106        LUT4 (Prop_lut4_I3_O)        0.299   254.322 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_42/O
                         net (fo=31, routed)          0.514   254.835    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_42_n_0
    SLICE_X88Y106        LUT6 (Prop_lut6_I4_O)        0.124   254.959 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_52/O
                         net (fo=43, routed)          1.503   256.462    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_52_n_0
    SLICE_X83Y101        LUT3 (Prop_lut3_I2_O)        0.153   256.615 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_47/O
                         net (fo=64, routed)          7.074   263.689    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_47_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I4_O)        0.327   264.016 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][0]_i_3/O
                         net (fo=2, routed)           1.892   265.908    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][0]_i_3_n_0
    SLICE_X51Y100        LUT5 (Prop_lut5_I0_O)        0.124   266.032 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_172/O
                         net (fo=2, routed)           1.377   267.408    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_172_n_0
    SLICE_X52Y103        LUT4 (Prop_lut4_I0_O)        0.124   267.532 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_157/O
                         net (fo=1, routed)           0.000   267.532    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_157_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   268.064 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000   268.064    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_131_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   268.178 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_105/CO[3]
                         net (fo=1, routed)           0.000   268.178    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_105_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   268.292 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_75/CO[3]
                         net (fo=1, routed)           0.000   268.292    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_75_n_0
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   268.406 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_55/CO[3]
                         net (fo=14, routed)          0.000   268.406    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_55_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   268.628 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_19/O[0]
                         net (fo=54, routed)          4.191   272.820    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_19_n_7
    SLICE_X91Y101        LUT4 (Prop_lut4_I3_O)        0.299   273.119 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_83/O
                         net (fo=22, routed)          1.924   275.043    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_83_n_0
    SLICE_X88Y106        LUT6 (Prop_lut6_I4_O)        0.124   275.167 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_45/O
                         net (fo=18, routed)          1.622   276.789    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_45_n_0
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.149   276.938 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_75/O
                         net (fo=64, routed)          3.496   280.434    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_75_n_0
    SLICE_X43Y70         MUXF7 (Prop_muxf7_S_O)       0.484   280.918 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][15]_i_6/O
                         net (fo=2, routed)           1.003   281.921    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][15]_i_6_n_0
    SLICE_X44Y70         LUT3 (Prop_lut3_I2_O)        0.329   282.250 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_202/O
                         net (fo=1, routed)           0.848   283.098    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_202_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I0_O)        0.327   283.425 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_178/O
                         net (fo=2, routed)           0.946   284.372    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_178_n_0
    SLICE_X47Y71         LUT4 (Prop_lut4_I2_O)        0.124   284.496 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_149/O
                         net (fo=1, routed)           0.000   284.496    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_149_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   284.897 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   284.897    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_119_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   285.011 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_84/CO[3]
                         net (fo=1, routed)           0.000   285.011    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_84_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   285.125 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_47/CO[3]
                         net (fo=6, routed)           0.000   285.125    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_47_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   285.347 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_20/O[0]
                         net (fo=62, routed)          3.841   289.187    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_20_n_7
    SLICE_X90Y99         LUT4 (Prop_lut4_I3_O)        0.299   289.486 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_59/O
                         net (fo=36, routed)          1.610   291.096    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_59_n_0
    SLICE_X89Y102        LUT6 (Prop_lut6_I5_O)        0.124   291.220 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_63/O
                         net (fo=168, routed)         2.592   293.812    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_63_n_0
    SLICE_X91Y99         LUT4 (Prop_lut4_I3_O)        0.152   293.964 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_72/O
                         net (fo=32, routed)          5.273   299.237    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_72_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I4_O)        0.332   299.569 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_6/O
                         net (fo=1, routed)           0.000   299.569    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_6_n_0
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217   299.786 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_3/O
                         net (fo=3, routed)           3.120   302.906    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_3_n_0
    SLICE_X83Y91         LUT4 (Prop_lut4_I1_O)        0.299   303.205 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_148/O
                         net (fo=1, routed)           0.000   303.205    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_148_n_0
    SLICE_X83Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   303.737 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000   303.737    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_132_n_0
    SLICE_X83Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   303.851 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000   303.851    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_114_n_0
    SLICE_X83Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   303.965 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_74/CO[3]
                         net (fo=1, routed)           0.000   303.965    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_74_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   304.079 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_35/CO[3]
                         net (fo=4, routed)           0.000   304.079    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_35_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   304.301 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_14/O[0]
                         net (fo=45, routed)          3.409   307.710    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_14_n_7
    SLICE_X100Y103       LUT3 (Prop_lut3_I0_O)        0.299   308.009 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_20/O
                         net (fo=13, routed)          0.900   308.909    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_20_n_0
    SLICE_X109Y103       LUT5 (Prop_lut5_I3_O)        0.124   309.033 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_37/O
                         net (fo=41, routed)          4.628   313.661    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_37_n_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I1_O)        0.124   313.785 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][8]_i_4/O
                         net (fo=3, routed)           1.198   314.983    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][8]_i_4_n_0
    SLICE_X92Y83         LUT4 (Prop_lut4_I3_O)        0.124   315.107 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_135/O
                         net (fo=1, routed)           0.000   315.107    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_135_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   315.620 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000   315.620    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_106_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   315.737 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_69/CO[3]
                         net (fo=1, routed)           0.000   315.737    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_69_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   315.854 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_35/CO[3]
                         net (fo=10, routed)          0.000   315.854    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_35_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   316.073 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_12/O[0]
                         net (fo=74, routed)          2.458   318.531    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_12_n_7
    SLICE_X113Y92        LUT4 (Prop_lut4_I3_O)        0.295   318.826 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_40/O
                         net (fo=33, routed)          2.059   320.884    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_40_n_0
    SLICE_X91Y97         LUT6 (Prop_lut6_I5_O)        0.124   321.008 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_53/O
                         net (fo=12, routed)          2.914   323.922    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_53_n_0
    SLICE_X110Y92        LUT4 (Prop_lut4_I0_O)        0.124   324.046 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_46/O
                         net (fo=64, routed)          6.293   330.339    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_46_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I2_O)        0.124   330.463 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_295/O
                         net (fo=1, routed)           0.784   331.247    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_295_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124   331.371 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_247/O
                         net (fo=2, routed)           2.261   333.632    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_247_n_0
    SLICE_X95Y98         LUT4 (Prop_lut4_I2_O)        0.124   333.756 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_191/O
                         net (fo=1, routed)           0.000   333.756    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_191_n_0
    SLICE_X95Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   334.288 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000   334.288    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_157_n_0
    SLICE_X95Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   334.402 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_134/CO[3]
                         net (fo=1, routed)           0.001   334.402    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_134_n_0
    SLICE_X95Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   334.516 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_102/CO[3]
                         net (fo=1, routed)           0.000   334.516    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_102_n_0
    SLICE_X95Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   334.630 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_56/CO[3]
                         net (fo=26, routed)          0.000   334.630    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_56_n_0
    SLICE_X95Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   334.852 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_22/O[0]
                         net (fo=70, routed)          3.623   338.476    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_22_n_7
    SLICE_X110Y89        LUT4 (Prop_lut4_I3_O)        0.299   338.775 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_80/O
                         net (fo=41, routed)          1.336   340.111    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_80_n_0
    SLICE_X110Y88        LUT5 (Prop_lut5_I4_O)        0.152   340.263 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_88/O
                         net (fo=11, routed)          1.002   341.265    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_88_n_0
    SLICE_X110Y86        LUT2 (Prop_lut2_I0_O)        0.352   341.617 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_92/O
                         net (fo=64, routed)          6.403   348.019    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_92_n_0
    SLICE_X81Y86         MUXF7 (Prop_muxf7_S_O)       0.504   348.523 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_7/O
                         net (fo=1, routed)           0.997   349.520    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_7_n_0
    SLICE_X82Y86         LUT5 (Prop_lut5_I4_O)        0.298   349.818 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_3/O
                         net (fo=3, routed)           1.388   351.206    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_3_n_0
    SLICE_X94Y91         LUT4 (Prop_lut4_I2_O)        0.124   351.330 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_153/O
                         net (fo=1, routed)           0.000   351.330    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_153_n_0
    SLICE_X94Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   351.706 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   351.706    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_119_n_0
    SLICE_X94Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   351.823 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_69/CO[3]
                         net (fo=1, routed)           0.000   351.823    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_69_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   351.940 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_29/CO[3]
                         net (fo=1, routed)           0.000   351.940    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_29_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   352.057 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_12/CO[3]
                         net (fo=61, routed)          2.034   354.091    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_12_n_0
    SLICE_X107Y89        LUT3 (Prop_lut3_I0_O)        0.152   354.243 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_21/O
                         net (fo=31, routed)          1.647   355.891    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_21_n_0
    SLICE_X110Y94        LUT5 (Prop_lut5_I4_O)        0.360   356.251 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_99/O
                         net (fo=113, routed)         0.304   356.554    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_21_0
    SLICE_X110Y94        LUT4 (Prop_lut4_I2_O)        0.332   356.886 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_47/O
                         net (fo=65, routed)          1.282   358.168    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_47_n_0
    SLICE_X103Y91        LUT5 (Prop_lut5_I4_O)        0.124   358.292 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_107/O
                         net (fo=32, routed)          5.670   363.962    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_107_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I4_O)        0.124   364.086 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_10/O
                         net (fo=1, routed)           1.645   365.732    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_10_n_0
    SLICE_X80Y86         LUT5 (Prop_lut5_I4_O)        0.124   365.856 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_4/O
                         net (fo=3, routed)           1.591   367.447    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_4_n_0
    SLICE_X84Y96         LUT4 (Prop_lut4_I3_O)        0.124   367.571 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_150/O
                         net (fo=1, routed)           0.000   367.571    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_150_n_0
    SLICE_X84Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   367.969 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_117/CO[3]
                         net (fo=1, routed)           0.000   367.969    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_117_n_0
    SLICE_X84Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   368.083 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_60/CO[3]
                         net (fo=1, routed)           0.000   368.083    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_60_n_0
    SLICE_X84Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   368.197 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   368.197    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_24_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   368.311 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_10/CO[3]
                         net (fo=73, routed)          3.560   371.870    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_10_n_0
    SLICE_X113Y85        LUT3 (Prop_lut3_I0_O)        0.150   372.020 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_22/O
                         net (fo=27, routed)          1.592   373.612    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_22_n_0
    SLICE_X113Y93        LUT6 (Prop_lut6_I3_O)        0.326   373.938 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_96/O
                         net (fo=16, routed)          1.526   375.464    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_96_n_0
    SLICE_X110Y77        LUT2 (Prop_lut2_I0_O)        0.124   375.588 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_91/O
                         net (fo=32, routed)          3.593   379.180    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_91_n_0
    SLICE_X67Y71         MUXF8 (Prop_muxf8_S_O)       0.273   379.453 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_9/O
                         net (fo=1, routed)           1.363   380.816    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_9_n_0
    SLICE_X67Y73         LUT6 (Prop_lut6_I0_O)        0.316   381.132 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_4/O
                         net (fo=3, routed)           1.830   382.962    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_4_n_0
    SLICE_X94Y73         LUT4 (Prop_lut4_I0_O)        0.124   383.086 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_144/O
                         net (fo=1, routed)           0.000   383.086    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_144_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   383.599 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_109/CO[3]
                         net (fo=1, routed)           0.000   383.599    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_109_n_0
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   383.716 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_65/CO[3]
                         net (fo=1, routed)           0.009   383.725    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_65_n_0
    SLICE_X94Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   383.842 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000   383.842    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_26_n_0
    SLICE_X94Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   383.959 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_12/CO[3]
                         net (fo=68, routed)          3.322   387.281    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_12_n_0
    SLICE_X110Y80        LUT4 (Prop_lut4_I3_O)        0.124   387.405 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_130/O
                         net (fo=113, routed)         5.082   392.488    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_130_n_0
    SLICE_X110Y77        LUT6 (Prop_lut6_I0_O)        0.124   392.612 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_89/O
                         net (fo=1, routed)           0.488   393.099    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_89_n_0
    SLICE_X110Y77        LUT5 (Prop_lut5_I4_O)        0.119   393.218 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_38/O
                         net (fo=32, routed)          3.729   396.947    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_38_n_0
    SLICE_X67Y67         LUT5 (Prop_lut5_I3_O)        0.332   397.279 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][3]_i_4/O
                         net (fo=3, routed)           2.256   399.536    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][3]_i_4_n_0
    SLICE_X97Y71         LUT4 (Prop_lut4_I0_O)        0.124   399.660 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_157/O
                         net (fo=1, routed)           0.000   399.660    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_157_n_0
    SLICE_X97Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   400.210 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_140/CO[3]
                         net (fo=1, routed)           0.000   400.210    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_140_n_0
    SLICE_X97Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   400.324 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   400.324    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_119_n_0
    SLICE_X97Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   400.438 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000   400.438    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_71_n_0
    SLICE_X97Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   400.552 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_34/CO[3]
                         net (fo=8, routed)           0.009   400.561    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_34_n_0
    SLICE_X97Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   400.783 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_12/O[0]
                         net (fo=58, routed)          1.791   402.573    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_12_n_7
    SLICE_X110Y73        LUT4 (Prop_lut4_I3_O)        0.299   402.872 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_66/O
                         net (fo=27, routed)          2.438   405.311    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_66_n_0
    SLICE_X113Y84        LUT5 (Prop_lut5_I0_O)        0.124   405.435 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_121/O
                         net (fo=1, routed)           0.526   405.960    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_121_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I5_O)        0.124   406.084 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_73/O
                         net (fo=9, routed)           1.957   408.042    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_73_n_0
    SLICE_X111Y70        LUT4 (Prop_lut4_I0_O)        0.124   408.166 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_37/O
                         net (fo=32, routed)          4.572   412.738    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_37_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I2_O)        0.124   412.862 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][8]_i_3/O
                         net (fo=3, routed)           1.982   414.844    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][8]_i_3_n_0
    SLICE_X100Y61        LUT4 (Prop_lut4_I2_O)        0.124   414.968 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_158/O
                         net (fo=1, routed)           0.000   414.968    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_158_n_0
    SLICE_X100Y61        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   415.481 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000   415.481    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_124_n_0
    SLICE_X100Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   415.598 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_81/CO[3]
                         net (fo=1, routed)           0.000   415.598    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_81_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   415.715 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_41/CO[3]
                         net (fo=23, routed)          0.000   415.715    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_41_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   415.934 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_14/O[0]
                         net (fo=65, routed)          2.731   418.665    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_14_n_7
    SLICE_X111Y71        LUT4 (Prop_lut4_I3_O)        0.321   418.986 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_91/O
                         net (fo=29, routed)          1.523   420.509    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_91_n_0
    SLICE_X108Y70        LUT4 (Prop_lut4_I2_O)        0.326   420.835 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_52/O
                         net (fo=39, routed)          2.077   422.912    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_52_n_0
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.152   423.064 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_48/O
                         net (fo=258, routed)         5.741   428.805    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_48_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I4_O)        0.332   429.137 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_16/O
                         net (fo=1, routed)           0.000   429.137    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_16_n_0
    SLICE_X65Y72         MUXF7 (Prop_muxf7_I1_O)      0.217   429.354 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_6/O
                         net (fo=2, routed)           1.463   430.817    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_6_n_0
    SLICE_X82Y72         LUT6 (Prop_lut6_I0_O)        0.299   431.116 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_231/O
                         net (fo=2, routed)           1.432   432.548    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_231_n_0
    SLICE_X96Y76         LUT4 (Prop_lut4_I2_O)        0.124   432.672 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_198/O
                         net (fo=1, routed)           0.000   432.672    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_198_n_0
    SLICE_X96Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   433.205 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000   433.205    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_167_n_0
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.322 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_141/CO[3]
                         net (fo=1, routed)           0.000   433.322    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_141_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.439 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_93/CO[3]
                         net (fo=1, routed)           0.000   433.439    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_93_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.556 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_57/CO[3]
                         net (fo=7, routed)           0.000   433.556    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_57_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   433.775 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_22/O[0]
                         net (fo=49, routed)          3.208   436.983    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_22_n_7
    SLICE_X111Y71        LUT6 (Prop_lut6_I4_O)        0.295   437.278 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_61/O
                         net (fo=7, routed)           0.737   438.014    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_61_n_0
    SLICE_X111Y70        LUT3 (Prop_lut3_I2_O)        0.150   438.164 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_56/O
                         net (fo=128, routed)         4.764   442.928    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_56_n_0
    SLICE_X112Y62        MUXF7 (Prop_muxf7_S_O)       0.522   443.450 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][22]_i_5/O
                         net (fo=1, routed)           0.944   444.395    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][22]_i_5_n_0
    SLICE_X111Y61        LUT6 (Prop_lut6_I0_O)        0.298   444.693 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][22]_i_3/O
                         net (fo=3, routed)           1.244   445.937    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort16q[31]__0[22]
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124   446.061 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_106/O
                         net (fo=1, routed)           0.000   446.061    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_106_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   446.462 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_66/CO[3]
                         net (fo=1, routed)           0.000   446.462    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_66_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   446.576 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000   446.576    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_35_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   446.798 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_12/O[0]
                         net (fo=32, routed)          2.233   449.031    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_12_n_7
    SLICE_X92Y62         LUT5 (Prop_lut5_I3_O)        0.299   449.330 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][1]_i_2/O
                         net (fo=1, routed)           1.207   450.536    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][1]_i_2_n_0
    SLICE_X67Y63         LUT3 (Prop_lut3_I2_O)        0.150   450.686 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][1]_i_1/O
                         net (fo=1, routed)           1.737   452.423    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16_n_1074
    SLICE_X29Y63         LDCE (DToQ_ldce_D_Q)         0.662   453.085 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort32_reg[31][1]/Q
                         net (fo=1, routed)           0.616   453.701    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/Q[1]
    SLICE_X28Y63         FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.520  5179.648    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/s00_axis_aclk
    SLICE_X28Y63         FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[1]/C
                         clock pessimism              0.129  5179.777    
                         clock uncertainty          -77.654  5102.124    
    SLICE_X28Y63         FDCE (Setup_fdce_C_D)       -0.040  5102.083    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[1]
  -------------------------------------------------------------------
                         required time                       5102.084    
                         arrival time                        -453.702    
  -------------------------------------------------------------------
                         slack                               4648.382    

Slack (MET) :             4648.455ns  (required time - arrival time)
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        450.469ns  (logic 61.237ns (13.594%)  route 389.232ns (86.406%))
  Logic Levels:           287  (CARRY4=129 LDCE=1 LUT2=12 LUT3=15 LUT4=50 LUT5=21 LUT6=48 MUXF7=8 MUXF8=3)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 5179.648 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.862     3.156    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/s00_axis_aclk
    SLICE_X106Y58        FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y58        FDCE (Prop_fdce_C_Q)         0.456     3.612 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[26]/Q
                         net (fo=56, routed)          6.812    10.424    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/Q[26]
    SLICE_X57Y96         LUT4 (Prop_lut4_I2_O)        0.124    10.548 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/sort32_reg[1][31]_i_20/O
                         net (fo=1, routed)           0.000    10.548    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_32[1]
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.098 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_3/CO[3]
                         net (fo=315, routed)         5.588    16.686    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/CO[0]
    SLICE_X86Y109        LUT3 (Prop_lut3_I1_O)        0.150    16.836 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/sort32_reg[1][31]_i_76/O
                         net (fo=1, routed)           1.181    18.016    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_4_1
    SLICE_X60Y114        LUT6 (Prop_lut6_I2_O)        0.328    18.344 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_26/O
                         net (fo=1, routed)           1.098    19.442    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_26_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.968 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.968    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_4_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.082 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_2/CO[3]
                         net (fo=187, routed)         5.949    26.031    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_2_n_0
    SLICE_X40Y127        LUT5 (Prop_lut5_I2_O)        0.124    26.155 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][25]_i_3/O
                         net (fo=3, routed)           1.464    27.619    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][25]_i_3_n_0
    SLICE_X40Y117        LUT4 (Prop_lut4_I1_O)        0.124    27.743 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_13/O
                         net (fo=1, routed)           0.000    27.743    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_13_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.275 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_3/CO[3]
                         net (fo=123, routed)         1.772    30.047    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_3_n_0
    SLICE_X35Y124        LUT3 (Prop_lut3_I2_O)        0.150    30.197 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_5/O
                         net (fo=72, routed)          3.482    33.679    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_5_n_0
    SLICE_X42Y127        LUT6 (Prop_lut6_I4_O)        0.326    34.005 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][26]_i_3/O
                         net (fo=3, routed)           1.536    35.542    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][26]_i_3_n_0
    SLICE_X36Y120        LUT4 (Prop_lut4_I0_O)        0.124    35.666 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_14/O
                         net (fo=1, routed)           0.000    35.666    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_14_n_0
    SLICE_X36Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.199 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_3/CO[3]
                         net (fo=128, routed)         1.373    37.571    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_3_n_0
    SLICE_X35Y124        LUT4 (Prop_lut4_I3_O)        0.124    37.695 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_26/O
                         net (fo=33, routed)          3.470    41.165    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_26_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I2_O)        0.124    41.289 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_4/O
                         net (fo=1, routed)           0.845    42.135    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_4_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I5_O)        0.124    42.259 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_2/O
                         net (fo=3, routed)           1.407    43.666    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_2_n_0
    SLICE_X37Y117        LUT4 (Prop_lut4_I0_O)        0.124    43.790 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_42/O
                         net (fo=1, routed)           0.000    43.790    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_42_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.340 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.340    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_27_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.454 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.454    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_17_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.568 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.568    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_6_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.682 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_3/CO[3]
                         net (fo=63, routed)          2.037    46.719    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_3_n_0
    SLICE_X40Y127        LUT5 (Prop_lut5_I0_O)        0.150    46.869 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_19/O
                         net (fo=163, routed)         6.053    52.922    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_19_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I3_O)        0.326    53.248 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_5/O
                         net (fo=1, routed)           0.363    53.611    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_5_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I0_O)        0.124    53.735 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_3/O
                         net (fo=3, routed)           1.604    55.339    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_3_n_0
    SLICE_X41Y116        LUT4 (Prop_lut4_I0_O)        0.124    55.463 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_45/O
                         net (fo=1, routed)           0.000    55.463    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_45_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.861 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.861    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_31_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.975 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    55.975    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_22_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.089 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.089    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_9_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.203 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_3/CO[3]
                         net (fo=313, routed)         2.548    58.751    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_3_n_0
    SLICE_X44Y128        LUT6 (Prop_lut6_I5_O)        0.124    58.875 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_20/O
                         net (fo=32, routed)          3.479    62.354    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_20_n_0
    SLICE_X44Y111        LUT6 (Prop_lut6_I2_O)        0.124    62.478 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_4/O
                         net (fo=1, routed)           0.655    63.133    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_4_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I1_O)        0.124    63.257 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_2/O
                         net (fo=3, routed)           0.890    64.148    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_2_n_0
    SLICE_X46Y116        LUT4 (Prop_lut4_I2_O)        0.124    64.272 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_47/O
                         net (fo=1, routed)           0.000    64.272    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_47_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.805 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.805    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_32_n_0
    SLICE_X46Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.922 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.922    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_22_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.039 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.039    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_8_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.156 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_3/CO[3]
                         net (fo=306, routed)         2.935    68.091    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_3_n_0
    SLICE_X45Y128        LUT6 (Prop_lut6_I4_O)        0.124    68.215 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_21/O
                         net (fo=39, routed)          4.326    72.540    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_21_n_0
    SLICE_X30Y109        LUT5 (Prop_lut5_I2_O)        0.124    72.664 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][3]_i_3/O
                         net (fo=3, routed)           1.796    74.460    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][3]_i_3_n_0
    SLICE_X48Y117        LUT4 (Prop_lut4_I1_O)        0.124    74.584 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_54/O
                         net (fo=1, routed)           0.000    74.584    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_54_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.134 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.134    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_39_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.248 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.248    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_28_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.362 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.362    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_10_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.476 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_3/CO[3]
                         net (fo=72, routed)          4.374    79.850    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_3_n_0
    SLICE_X82Y127        LUT2 (Prop_lut2_I0_O)        0.146    79.996 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_25/O
                         net (fo=71, routed)          2.694    82.691    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_25_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I4_O)        0.328    83.019 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_6/O
                         net (fo=1, routed)           0.670    83.689    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_6_n_0
    SLICE_X50Y111        LUT5 (Prop_lut5_I2_O)        0.124    83.813 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_3/O
                         net (fo=3, routed)           1.736    85.549    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_3_n_0
    SLICE_X54Y114        LUT4 (Prop_lut4_I3_O)        0.124    85.673 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_60/O
                         net (fo=1, routed)           0.000    85.673    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_60_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    86.186 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    86.186    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_44_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.303 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    86.303    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_35_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.420 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    86.420    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_26_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.537 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_13/CO[3]
                         net (fo=6, routed)           0.000    86.537    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_13_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    86.756 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_4/O[0]
                         net (fo=67, routed)          1.881    88.637    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_4_n_7
    SLICE_X53Y129        LUT6 (Prop_lut6_I0_O)        0.295    88.932 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_31/O
                         net (fo=6, routed)           1.492    90.423    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_31_n_0
    SLICE_X61Y127        LUT3 (Prop_lut3_I0_O)        0.124    90.547 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_14/O
                         net (fo=33, routed)          0.296    90.844    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_14_n_0
    SLICE_X61Y127        LUT4 (Prop_lut4_I3_O)        0.118    90.962 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_16/O
                         net (fo=32, routed)          3.912    94.873    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_16_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.326    95.199 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][2]_i_2/O
                         net (fo=3, routed)           1.414    96.613    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][2]_i_2_n_0
    SLICE_X58Y109        LUT4 (Prop_lut4_I2_O)        0.124    96.737 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_57/O
                         net (fo=1, routed)           0.000    96.737    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_57_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.270 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    97.270    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_38_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.387 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.387    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_22_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.504 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    97.504    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_5_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.621 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_2/CO[3]
                         net (fo=80, routed)          2.550   100.172    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_2_n_0
    SLICE_X80Y119        LUT2 (Prop_lut2_I0_O)        0.152   100.324 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_33/O
                         net (fo=96, routed)          5.345   105.669    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[9].Register_Cond_16/sort32_reg[10][0]_i_2
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.332   106.001 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[9].Register_Cond_16/sort32_reg[10][4]_i_4/O
                         net (fo=1, routed)           1.378   107.379    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_52_3
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124   107.503 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][4]_i_2/O
                         net (fo=3, routed)           2.570   110.073    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][4]_i_2_n_0
    SLICE_X64Y105        LUT4 (Prop_lut4_I2_O)        0.124   110.197 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_56/O
                         net (fo=1, routed)           0.000   110.197    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_56_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   110.595 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000   110.595    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_41_n_0
    SLICE_X64Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.709 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   110.709    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_24_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.823 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000   110.823    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_5_n_0
    SLICE_X64Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.937 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_2/CO[3]
                         net (fo=78, routed)          4.099   115.035    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_2_n_0
    SLICE_X80Y119        LUT4 (Prop_lut4_I2_O)        0.124   115.159 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_16/O
                         net (fo=100, routed)         5.666   120.825    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_16_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I2_O)        0.124   120.949 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_4/O
                         net (fo=1, routed)           1.716   122.665    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_4_n_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.124   122.789 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_2/O
                         net (fo=3, routed)           1.548   124.338    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_2_n_0
    SLICE_X52Y108        LUT4 (Prop_lut4_I2_O)        0.124   124.462 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_55/O
                         net (fo=1, routed)           0.000   124.462    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_55_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   124.860 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000   124.860    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_41_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.974 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_32/CO[3]
                         net (fo=1, routed)           0.000   124.974    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_32_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.088 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_23/CO[3]
                         net (fo=1, routed)           0.000   125.088    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_23_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.202 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_15/CO[3]
                         net (fo=10, routed)          0.000   125.202    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_15_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   125.424 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_4/O[0]
                         net (fo=61, routed)          3.452   128.876    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_4_n_7
    SLICE_X81Y123        LUT2 (Prop_lut2_I1_O)        0.325   129.201 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_22/O
                         net (fo=3, routed)           0.316   129.516    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_22_n_0
    SLICE_X81Y122        LUT6 (Prop_lut6_I0_O)        0.326   129.842 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_8/O
                         net (fo=32, routed)          5.611   135.453    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_8_n_0
    SLICE_X36Y123        LUT6 (Prop_lut6_I4_O)        0.124   135.577 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][12]_i_2/O
                         net (fo=3, routed)           1.380   136.957    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][12]_i_2_n_0
    SLICE_X49Y104        LUT4 (Prop_lut4_I2_O)        0.124   137.081 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_50/O
                         net (fo=1, routed)           0.000   137.081    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_50_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   137.479 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000   137.479    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_35_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.593 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000   137.593    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_26_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.707 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_15/CO[3]
                         net (fo=10, routed)          0.000   137.707    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_15_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   137.929 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_4/O[0]
                         net (fo=72, routed)          4.434   142.363    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_4_n_7
    SLICE_X80Y120        LUT2 (Prop_lut2_I1_O)        0.327   142.690 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_35/O
                         net (fo=4, routed)           0.890   143.580    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_35_n_0
    SLICE_X81Y120        LUT6 (Prop_lut6_I5_O)        0.326   143.906 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_19/O
                         net (fo=115, routed)         5.474   149.380    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_19_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I0_O)        0.124   149.504 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_7/O
                         net (fo=1, routed)           0.674   150.178    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_7_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I5_O)        0.124   150.302 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_2/O
                         net (fo=3, routed)           3.669   153.971    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_2_n_0
    SLICE_X63Y102        LUT4 (Prop_lut4_I1_O)        0.124   154.095 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_62/O
                         net (fo=1, routed)           0.000   154.095    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_62_n_0
    SLICE_X63Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   154.496 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_49/CO[3]
                         net (fo=1, routed)           0.000   154.496    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_49_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.610 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_40/CO[3]
                         net (fo=1, routed)           0.000   154.610    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_40_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.724 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000   154.724    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_26_n_0
    SLICE_X63Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.838 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_17/CO[3]
                         net (fo=14, routed)          0.000   154.838    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_17_n_0
    SLICE_X63Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   155.060 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_4/O[0]
                         net (fo=72, routed)          1.880   156.940    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_4_n_7
    SLICE_X65Y119        LUT5 (Prop_lut5_I3_O)        0.299   157.239 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_20/O
                         net (fo=102, routed)         2.672   159.911    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_20_n_0
    SLICE_X61Y126        LUT3 (Prop_lut3_I1_O)        0.150   160.061 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_18/O
                         net (fo=32, routed)          4.824   164.885    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_18_n_0
    SLICE_X30Y88         LUT6 (Prop_lut6_I4_O)        0.326   165.211 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_4/O
                         net (fo=1, routed)           2.077   167.287    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_4_n_0
    SLICE_X29Y120        LUT5 (Prop_lut5_I0_O)        0.124   167.411 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_2/O
                         net (fo=3, routed)           2.172   169.583    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_2_n_0
    SLICE_X53Y104        LUT4 (Prop_lut4_I2_O)        0.124   169.707 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_58/O
                         net (fo=1, routed)           0.000   169.707    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_58_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   170.108 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_45/CO[3]
                         net (fo=1, routed)           0.000   170.108    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_45_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.222 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_36/CO[3]
                         net (fo=1, routed)           0.000   170.222    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_36_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.336 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000   170.336    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_27_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.450 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_15/CO[3]
                         net (fo=11, routed)          0.000   170.450    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_15_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   170.672 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_4/O[0]
                         net (fo=76, routed)          2.579   173.251    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_4_n_7
    SLICE_X84Y117        LUT2 (Prop_lut2_I1_O)        0.299   173.550 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_12/O
                         net (fo=24, routed)          0.292   173.842    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_12_n_0
    SLICE_X84Y117        LUT6 (Prop_lut6_I0_O)        0.124   173.966 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_14/O
                         net (fo=70, routed)          4.690   178.655    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_14_n_0
    SLICE_X60Y68         MUXF7 (Prop_muxf7_S_O)       0.296   178.951 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_4/O
                         net (fo=1, routed)           0.000   178.951    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_4_n_0
    SLICE_X60Y68         MUXF8 (Prop_muxf8_I0_O)      0.104   179.055 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_2/O
                         net (fo=3, routed)           2.072   181.127    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_2_n_0
    SLICE_X59Y90         LUT4 (Prop_lut4_I2_O)        0.316   181.443 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_61/O
                         net (fo=1, routed)           0.000   181.443    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_61_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   181.993 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_46/CO[3]
                         net (fo=1, routed)           0.000   181.993    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_46_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.107 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_37/CO[3]
                         net (fo=1, routed)           0.000   182.107    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_37_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.221 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   182.221    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_24_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.335 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_11/CO[3]
                         net (fo=8, routed)           0.000   182.335    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_11_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   182.557 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_4/O[0]
                         net (fo=72, routed)          4.120   186.678    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_4_n_7
    SLICE_X67Y111        LUT5 (Prop_lut5_I3_O)        0.299   186.977 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_47/O
                         net (fo=142, routed)         1.478   188.455    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_47_n_0
    SLICE_X84Y115        LUT3 (Prop_lut3_I0_O)        0.124   188.579 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_44/O
                         net (fo=32, routed)          6.261   194.839    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_44_n_0
    SLICE_X30Y86         LUT6 (Prop_lut6_I4_O)        0.124   194.963 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][3]_i_3/O
                         net (fo=2, routed)           1.260   196.224    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][3]_i_3_n_0
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.124   196.348 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_186/O
                         net (fo=2, routed)           1.358   197.706    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_186_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I5_O)        0.124   197.830 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_174/O
                         net (fo=1, routed)           0.774   198.604    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_174_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   199.111 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_156/CO[3]
                         net (fo=1, routed)           0.001   199.111    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_156_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   199.225 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000   199.225    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_131_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   199.339 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000   199.339    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_90_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   199.453 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_51/CO[3]
                         net (fo=14, routed)          0.000   199.453    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_51_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   199.675 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_15/O[0]
                         net (fo=53, routed)          2.736   202.411    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_15_n_7
    SLICE_X87Y110        LUT3 (Prop_lut3_I0_O)        0.327   202.738 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_21/O
                         net (fo=16, routed)          0.964   203.703    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_21_n_0
    SLICE_X88Y114        LUT6 (Prop_lut6_I1_O)        0.332   204.035 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_78/O
                         net (fo=14, routed)          1.669   205.704    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_78_n_0
    SLICE_X86Y104        LUT2 (Prop_lut2_I1_O)        0.124   205.828 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_103/O
                         net (fo=64, routed)          6.352   212.180    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_103_n_0
    SLICE_X52Y79         MUXF7 (Prop_muxf7_S_O)       0.296   212.476 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_13/O
                         net (fo=1, routed)           0.000   212.476    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_13_n_0
    SLICE_X52Y79         MUXF8 (Prop_muxf8_I0_O)      0.104   212.580 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_8/O
                         net (fo=1, routed)           1.034   213.614    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_8_n_0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.316   213.930 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_4/O
                         net (fo=3, routed)           1.146   215.076    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_4_n_0
    SLICE_X47Y85         LUT4 (Prop_lut4_I3_O)        0.124   215.200 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_123/O
                         net (fo=1, routed)           0.000   215.200    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_123_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   215.598 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_94/CO[3]
                         net (fo=1, routed)           0.000   215.598    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_94_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   215.712 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_65/CO[3]
                         net (fo=1, routed)           0.000   215.712    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_65_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   215.826 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_33/CO[3]
                         net (fo=12, routed)          0.000   215.826    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_33_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   216.048 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_11/O[0]
                         net (fo=58, routed)          3.833   219.881    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_11_n_7
    SLICE_X88Y105        LUT4 (Prop_lut4_I3_O)        0.299   220.180 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_39/O
                         net (fo=27, routed)          0.460   220.639    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_39_n_0
    SLICE_X88Y106        LUT4 (Prop_lut4_I2_O)        0.124   220.763 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_49/O
                         net (fo=10, routed)          0.754   221.517    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_49_n_0
    SLICE_X88Y107        LUT2 (Prop_lut2_I1_O)        0.124   221.641 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_51/O
                         net (fo=194, routed)         7.111   228.752    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_51_n_0
    SLICE_X30Y55         LUT6 (Prop_lut6_I2_O)        0.124   228.876 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_329/O
                         net (fo=1, routed)           1.391   230.267    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_329_n_0
    SLICE_X30Y74         LUT6 (Prop_lut6_I3_O)        0.124   230.391 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_278/O
                         net (fo=1, routed)           1.008   231.399    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_278_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.124   231.523 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_230/O
                         net (fo=2, routed)           2.472   233.995    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_230_n_0
    SLICE_X84Y102        LUT4 (Prop_lut4_I2_O)        0.124   234.119 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_176/O
                         net (fo=1, routed)           0.000   234.119    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_176_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   234.517 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000   234.517    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_146_n_0
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.631 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000   234.631    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_124_n_0
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.745 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_96/CO[3]
                         net (fo=1, routed)           0.000   234.745    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_96_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.859 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_52/CO[3]
                         net (fo=14, routed)          0.000   234.859    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_52_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   235.081 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_20/O[0]
                         net (fo=69, routed)          1.282   236.363    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_20_n_7
    SLICE_X89Y107        LUT4 (Prop_lut4_I3_O)        0.327   236.690 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_41/O
                         net (fo=49, routed)          1.112   237.802    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_41_n_0
    SLICE_X88Y106        LUT4 (Prop_lut4_I1_O)        0.354   238.156 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_57/O
                         net (fo=5, routed)           0.843   238.998    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_57_n_0
    SLICE_X88Y107        LUT2 (Prop_lut2_I1_O)        0.352   239.350 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_31/O
                         net (fo=101, routed)         5.874   245.224    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_31_n_0
    SLICE_X63Y61         MUXF7 (Prop_muxf7_S_O)       0.484   245.708 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_5/O
                         net (fo=1, routed)           0.672   246.380    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_5_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I1_O)        0.299   246.679 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_3/O
                         net (fo=3, routed)           2.162   248.841    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_3_n_0
    SLICE_X45Y82         LUT4 (Prop_lut4_I2_O)        0.124   248.965 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_133/O
                         net (fo=1, routed)           0.000   248.965    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_133_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   249.363 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   249.363    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_119_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.477 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_103/CO[3]
                         net (fo=1, routed)           0.000   249.477    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_103_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.591 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_65/CO[3]
                         net (fo=1, routed)           0.000   249.591    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_65_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.705 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_34/CO[3]
                         net (fo=5, routed)           0.000   249.705    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_34_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   249.927 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_10/O[0]
                         net (fo=44, routed)          4.095   254.023    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_10_n_7
    SLICE_X83Y106        LUT4 (Prop_lut4_I3_O)        0.299   254.322 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_42/O
                         net (fo=31, routed)          0.514   254.835    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_42_n_0
    SLICE_X88Y106        LUT6 (Prop_lut6_I4_O)        0.124   254.959 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_52/O
                         net (fo=43, routed)          1.503   256.462    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_52_n_0
    SLICE_X83Y101        LUT3 (Prop_lut3_I2_O)        0.153   256.615 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_47/O
                         net (fo=64, routed)          7.074   263.689    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_47_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I4_O)        0.327   264.016 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][0]_i_3/O
                         net (fo=2, routed)           1.892   265.908    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][0]_i_3_n_0
    SLICE_X51Y100        LUT5 (Prop_lut5_I0_O)        0.124   266.032 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_172/O
                         net (fo=2, routed)           1.377   267.408    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_172_n_0
    SLICE_X52Y103        LUT4 (Prop_lut4_I0_O)        0.124   267.532 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_157/O
                         net (fo=1, routed)           0.000   267.532    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_157_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   268.064 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000   268.064    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_131_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   268.178 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_105/CO[3]
                         net (fo=1, routed)           0.000   268.178    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_105_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   268.292 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_75/CO[3]
                         net (fo=1, routed)           0.000   268.292    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_75_n_0
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   268.406 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_55/CO[3]
                         net (fo=14, routed)          0.000   268.406    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_55_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   268.628 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_19/O[0]
                         net (fo=54, routed)          4.191   272.820    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_19_n_7
    SLICE_X91Y101        LUT4 (Prop_lut4_I3_O)        0.299   273.119 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_83/O
                         net (fo=22, routed)          1.924   275.043    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_83_n_0
    SLICE_X88Y106        LUT6 (Prop_lut6_I4_O)        0.124   275.167 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_45/O
                         net (fo=18, routed)          1.622   276.789    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_45_n_0
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.149   276.938 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_75/O
                         net (fo=64, routed)          3.496   280.434    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_75_n_0
    SLICE_X43Y70         MUXF7 (Prop_muxf7_S_O)       0.484   280.918 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][15]_i_6/O
                         net (fo=2, routed)           1.003   281.921    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][15]_i_6_n_0
    SLICE_X44Y70         LUT3 (Prop_lut3_I2_O)        0.329   282.250 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_202/O
                         net (fo=1, routed)           0.848   283.098    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_202_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I0_O)        0.327   283.425 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_178/O
                         net (fo=2, routed)           0.946   284.372    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_178_n_0
    SLICE_X47Y71         LUT4 (Prop_lut4_I2_O)        0.124   284.496 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_149/O
                         net (fo=1, routed)           0.000   284.496    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_149_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   284.897 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   284.897    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_119_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   285.011 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_84/CO[3]
                         net (fo=1, routed)           0.000   285.011    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_84_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   285.125 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_47/CO[3]
                         net (fo=6, routed)           0.000   285.125    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_47_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   285.347 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_20/O[0]
                         net (fo=62, routed)          3.841   289.187    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_20_n_7
    SLICE_X90Y99         LUT4 (Prop_lut4_I3_O)        0.299   289.486 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_59/O
                         net (fo=36, routed)          1.610   291.096    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_59_n_0
    SLICE_X89Y102        LUT6 (Prop_lut6_I5_O)        0.124   291.220 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_63/O
                         net (fo=168, routed)         2.592   293.812    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_63_n_0
    SLICE_X91Y99         LUT4 (Prop_lut4_I3_O)        0.152   293.964 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_72/O
                         net (fo=32, routed)          5.273   299.237    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_72_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I4_O)        0.332   299.569 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_6/O
                         net (fo=1, routed)           0.000   299.569    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_6_n_0
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217   299.786 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_3/O
                         net (fo=3, routed)           3.120   302.906    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_3_n_0
    SLICE_X83Y91         LUT4 (Prop_lut4_I1_O)        0.299   303.205 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_148/O
                         net (fo=1, routed)           0.000   303.205    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_148_n_0
    SLICE_X83Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   303.737 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000   303.737    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_132_n_0
    SLICE_X83Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   303.851 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000   303.851    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_114_n_0
    SLICE_X83Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   303.965 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_74/CO[3]
                         net (fo=1, routed)           0.000   303.965    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_74_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   304.079 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_35/CO[3]
                         net (fo=4, routed)           0.000   304.079    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_35_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   304.301 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_14/O[0]
                         net (fo=45, routed)          3.409   307.710    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_14_n_7
    SLICE_X100Y103       LUT3 (Prop_lut3_I0_O)        0.299   308.009 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_20/O
                         net (fo=13, routed)          0.900   308.909    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_20_n_0
    SLICE_X109Y103       LUT5 (Prop_lut5_I3_O)        0.124   309.033 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_37/O
                         net (fo=41, routed)          4.628   313.661    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_37_n_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I1_O)        0.124   313.785 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][8]_i_4/O
                         net (fo=3, routed)           1.198   314.983    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][8]_i_4_n_0
    SLICE_X92Y83         LUT4 (Prop_lut4_I3_O)        0.124   315.107 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_135/O
                         net (fo=1, routed)           0.000   315.107    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_135_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   315.620 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000   315.620    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_106_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   315.737 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_69/CO[3]
                         net (fo=1, routed)           0.000   315.737    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_69_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   315.854 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_35/CO[3]
                         net (fo=10, routed)          0.000   315.854    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_35_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   316.073 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_12/O[0]
                         net (fo=74, routed)          2.458   318.531    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_12_n_7
    SLICE_X113Y92        LUT4 (Prop_lut4_I3_O)        0.295   318.826 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_40/O
                         net (fo=33, routed)          2.059   320.884    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_40_n_0
    SLICE_X91Y97         LUT6 (Prop_lut6_I5_O)        0.124   321.008 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_53/O
                         net (fo=12, routed)          2.914   323.922    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_53_n_0
    SLICE_X110Y92        LUT4 (Prop_lut4_I0_O)        0.124   324.046 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_46/O
                         net (fo=64, routed)          6.293   330.339    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_46_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I2_O)        0.124   330.463 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_295/O
                         net (fo=1, routed)           0.784   331.247    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_295_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124   331.371 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_247/O
                         net (fo=2, routed)           2.261   333.632    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_247_n_0
    SLICE_X95Y98         LUT4 (Prop_lut4_I2_O)        0.124   333.756 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_191/O
                         net (fo=1, routed)           0.000   333.756    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_191_n_0
    SLICE_X95Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   334.288 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000   334.288    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_157_n_0
    SLICE_X95Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   334.402 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_134/CO[3]
                         net (fo=1, routed)           0.001   334.402    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_134_n_0
    SLICE_X95Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   334.516 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_102/CO[3]
                         net (fo=1, routed)           0.000   334.516    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_102_n_0
    SLICE_X95Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   334.630 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_56/CO[3]
                         net (fo=26, routed)          0.000   334.630    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_56_n_0
    SLICE_X95Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   334.852 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_22/O[0]
                         net (fo=70, routed)          3.623   338.476    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_22_n_7
    SLICE_X110Y89        LUT4 (Prop_lut4_I3_O)        0.299   338.775 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_80/O
                         net (fo=41, routed)          1.336   340.111    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_80_n_0
    SLICE_X110Y88        LUT5 (Prop_lut5_I4_O)        0.152   340.263 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_88/O
                         net (fo=11, routed)          1.002   341.265    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_88_n_0
    SLICE_X110Y86        LUT2 (Prop_lut2_I0_O)        0.352   341.617 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_92/O
                         net (fo=64, routed)          6.403   348.019    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_92_n_0
    SLICE_X81Y86         MUXF7 (Prop_muxf7_S_O)       0.504   348.523 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_7/O
                         net (fo=1, routed)           0.997   349.520    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_7_n_0
    SLICE_X82Y86         LUT5 (Prop_lut5_I4_O)        0.298   349.818 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_3/O
                         net (fo=3, routed)           1.388   351.206    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_3_n_0
    SLICE_X94Y91         LUT4 (Prop_lut4_I2_O)        0.124   351.330 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_153/O
                         net (fo=1, routed)           0.000   351.330    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_153_n_0
    SLICE_X94Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   351.706 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   351.706    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_119_n_0
    SLICE_X94Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   351.823 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_69/CO[3]
                         net (fo=1, routed)           0.000   351.823    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_69_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   351.940 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_29/CO[3]
                         net (fo=1, routed)           0.000   351.940    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_29_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   352.057 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_12/CO[3]
                         net (fo=61, routed)          2.034   354.091    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_12_n_0
    SLICE_X107Y89        LUT3 (Prop_lut3_I0_O)        0.152   354.243 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_21/O
                         net (fo=31, routed)          1.647   355.891    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_21_n_0
    SLICE_X110Y94        LUT5 (Prop_lut5_I4_O)        0.360   356.251 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_99/O
                         net (fo=113, routed)         0.304   356.554    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_21_0
    SLICE_X110Y94        LUT4 (Prop_lut4_I2_O)        0.332   356.886 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_47/O
                         net (fo=65, routed)          1.282   358.168    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_47_n_0
    SLICE_X103Y91        LUT5 (Prop_lut5_I4_O)        0.124   358.292 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_107/O
                         net (fo=32, routed)          5.670   363.962    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_107_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I4_O)        0.124   364.086 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_10/O
                         net (fo=1, routed)           1.645   365.732    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_10_n_0
    SLICE_X80Y86         LUT5 (Prop_lut5_I4_O)        0.124   365.856 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_4/O
                         net (fo=3, routed)           1.591   367.447    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_4_n_0
    SLICE_X84Y96         LUT4 (Prop_lut4_I3_O)        0.124   367.571 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_150/O
                         net (fo=1, routed)           0.000   367.571    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_150_n_0
    SLICE_X84Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   367.969 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_117/CO[3]
                         net (fo=1, routed)           0.000   367.969    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_117_n_0
    SLICE_X84Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   368.083 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_60/CO[3]
                         net (fo=1, routed)           0.000   368.083    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_60_n_0
    SLICE_X84Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   368.197 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   368.197    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_24_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   368.311 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_10/CO[3]
                         net (fo=73, routed)          3.560   371.870    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_10_n_0
    SLICE_X113Y85        LUT3 (Prop_lut3_I0_O)        0.150   372.020 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_22/O
                         net (fo=27, routed)          1.592   373.612    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_22_n_0
    SLICE_X113Y93        LUT6 (Prop_lut6_I3_O)        0.326   373.938 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_96/O
                         net (fo=16, routed)          1.526   375.464    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_96_n_0
    SLICE_X110Y77        LUT2 (Prop_lut2_I0_O)        0.124   375.588 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_91/O
                         net (fo=32, routed)          3.593   379.180    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_91_n_0
    SLICE_X67Y71         MUXF8 (Prop_muxf8_S_O)       0.273   379.453 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_9/O
                         net (fo=1, routed)           1.363   380.816    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_9_n_0
    SLICE_X67Y73         LUT6 (Prop_lut6_I0_O)        0.316   381.132 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_4/O
                         net (fo=3, routed)           1.830   382.962    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_4_n_0
    SLICE_X94Y73         LUT4 (Prop_lut4_I0_O)        0.124   383.086 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_144/O
                         net (fo=1, routed)           0.000   383.086    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_144_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   383.599 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_109/CO[3]
                         net (fo=1, routed)           0.000   383.599    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_109_n_0
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   383.716 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_65/CO[3]
                         net (fo=1, routed)           0.009   383.725    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_65_n_0
    SLICE_X94Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   383.842 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000   383.842    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_26_n_0
    SLICE_X94Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   383.959 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_12/CO[3]
                         net (fo=68, routed)          3.322   387.281    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_12_n_0
    SLICE_X110Y80        LUT4 (Prop_lut4_I3_O)        0.124   387.405 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_130/O
                         net (fo=113, routed)         5.082   392.488    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_130_n_0
    SLICE_X110Y77        LUT6 (Prop_lut6_I0_O)        0.124   392.612 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_89/O
                         net (fo=1, routed)           0.488   393.099    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_89_n_0
    SLICE_X110Y77        LUT5 (Prop_lut5_I4_O)        0.119   393.218 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_38/O
                         net (fo=32, routed)          3.729   396.947    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_38_n_0
    SLICE_X67Y67         LUT5 (Prop_lut5_I3_O)        0.332   397.279 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][3]_i_4/O
                         net (fo=3, routed)           2.256   399.536    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][3]_i_4_n_0
    SLICE_X97Y71         LUT4 (Prop_lut4_I0_O)        0.124   399.660 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_157/O
                         net (fo=1, routed)           0.000   399.660    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_157_n_0
    SLICE_X97Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   400.210 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_140/CO[3]
                         net (fo=1, routed)           0.000   400.210    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_140_n_0
    SLICE_X97Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   400.324 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   400.324    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_119_n_0
    SLICE_X97Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   400.438 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000   400.438    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_71_n_0
    SLICE_X97Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   400.552 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_34/CO[3]
                         net (fo=8, routed)           0.009   400.561    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_34_n_0
    SLICE_X97Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   400.783 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_12/O[0]
                         net (fo=58, routed)          1.791   402.573    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_12_n_7
    SLICE_X110Y73        LUT4 (Prop_lut4_I3_O)        0.299   402.872 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_66/O
                         net (fo=27, routed)          2.438   405.311    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_66_n_0
    SLICE_X113Y84        LUT5 (Prop_lut5_I0_O)        0.124   405.435 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_121/O
                         net (fo=1, routed)           0.526   405.960    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_121_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I5_O)        0.124   406.084 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_73/O
                         net (fo=9, routed)           1.957   408.042    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_73_n_0
    SLICE_X111Y70        LUT4 (Prop_lut4_I0_O)        0.124   408.166 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_37/O
                         net (fo=32, routed)          4.572   412.738    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_37_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I2_O)        0.124   412.862 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][8]_i_3/O
                         net (fo=3, routed)           1.982   414.844    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][8]_i_3_n_0
    SLICE_X100Y61        LUT4 (Prop_lut4_I2_O)        0.124   414.968 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_158/O
                         net (fo=1, routed)           0.000   414.968    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_158_n_0
    SLICE_X100Y61        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   415.481 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000   415.481    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_124_n_0
    SLICE_X100Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   415.598 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_81/CO[3]
                         net (fo=1, routed)           0.000   415.598    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_81_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   415.715 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_41/CO[3]
                         net (fo=23, routed)          0.000   415.715    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_41_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   415.934 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_14/O[0]
                         net (fo=65, routed)          2.731   418.665    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_14_n_7
    SLICE_X111Y71        LUT4 (Prop_lut4_I3_O)        0.321   418.986 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_91/O
                         net (fo=29, routed)          1.523   420.509    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_91_n_0
    SLICE_X108Y70        LUT4 (Prop_lut4_I2_O)        0.326   420.835 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_52/O
                         net (fo=39, routed)          2.077   422.912    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_52_n_0
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.152   423.064 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_48/O
                         net (fo=258, routed)         5.741   428.805    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_48_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I4_O)        0.332   429.137 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_16/O
                         net (fo=1, routed)           0.000   429.137    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_16_n_0
    SLICE_X65Y72         MUXF7 (Prop_muxf7_I1_O)      0.217   429.354 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_6/O
                         net (fo=2, routed)           1.463   430.817    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_6_n_0
    SLICE_X82Y72         LUT6 (Prop_lut6_I0_O)        0.299   431.116 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_231/O
                         net (fo=2, routed)           1.432   432.548    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_231_n_0
    SLICE_X96Y76         LUT4 (Prop_lut4_I2_O)        0.124   432.672 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_198/O
                         net (fo=1, routed)           0.000   432.672    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_198_n_0
    SLICE_X96Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   433.205 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000   433.205    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_167_n_0
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.322 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_141/CO[3]
                         net (fo=1, routed)           0.000   433.322    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_141_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.439 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_93/CO[3]
                         net (fo=1, routed)           0.000   433.439    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_93_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.556 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_57/CO[3]
                         net (fo=7, routed)           0.000   433.556    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_57_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   433.775 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_22/O[0]
                         net (fo=49, routed)          3.208   436.983    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_22_n_7
    SLICE_X111Y71        LUT6 (Prop_lut6_I4_O)        0.295   437.278 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_61/O
                         net (fo=7, routed)           0.737   438.014    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_61_n_0
    SLICE_X111Y70        LUT3 (Prop_lut3_I2_O)        0.150   438.164 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_56/O
                         net (fo=128, routed)         4.764   442.928    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_56_n_0
    SLICE_X112Y62        MUXF7 (Prop_muxf7_S_O)       0.522   443.450 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][22]_i_5/O
                         net (fo=1, routed)           0.944   444.395    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][22]_i_5_n_0
    SLICE_X111Y61        LUT6 (Prop_lut6_I0_O)        0.298   444.693 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][22]_i_3/O
                         net (fo=3, routed)           1.244   445.937    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort16q[31]__0[22]
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124   446.061 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_106/O
                         net (fo=1, routed)           0.000   446.061    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_106_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   446.462 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_66/CO[3]
                         net (fo=1, routed)           0.000   446.462    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_66_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   446.576 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000   446.576    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_35_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   446.798 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_12/O[0]
                         net (fo=32, routed)          1.951   448.749    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_12_n_7
    SLICE_X90Y62         LUT5 (Prop_lut5_I3_O)        0.299   449.048 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][3]_i_2/O
                         net (fo=1, routed)           1.558   450.606    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][3]_i_2_n_0
    SLICE_X66Y62         LUT3 (Prop_lut3_I2_O)        0.150   450.756 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][3]_i_1/O
                         net (fo=1, routed)           1.462   452.218    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16_n_1072
    SLICE_X35Y61         LDCE (DToQ_ldce_D_Q)         0.667   452.885 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort32_reg[31][3]/Q
                         net (fo=1, routed)           0.740   453.625    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/Q[3]
    SLICE_X27Y60         FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.519  5179.647    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/s00_axis_aclk
    SLICE_X27Y60         FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[3]/C
                         clock pessimism              0.129  5179.776    
                         clock uncertainty          -77.654  5102.123    
    SLICE_X27Y60         FDCE (Setup_fdce_C_D)       -0.043  5102.080    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[3]
  -------------------------------------------------------------------
                         required time                       5102.080    
                         arrival time                        -453.625    
  -------------------------------------------------------------------
                         slack                               4648.455    

Slack (MET) :             4648.489ns  (required time - arrival time)
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        450.420ns  (logic 61.004ns (13.544%)  route 389.416ns (86.456%))
  Logic Levels:           287  (CARRY4=129 LDCE=1 LUT2=12 LUT3=15 LUT4=50 LUT5=21 LUT6=48 MUXF7=8 MUXF8=3)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 5179.652 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.862     3.156    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/s00_axis_aclk
    SLICE_X106Y58        FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y58        FDCE (Prop_fdce_C_Q)         0.456     3.612 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[26]/Q
                         net (fo=56, routed)          6.812    10.424    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/Q[26]
    SLICE_X57Y96         LUT4 (Prop_lut4_I2_O)        0.124    10.548 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/sort32_reg[1][31]_i_20/O
                         net (fo=1, routed)           0.000    10.548    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_32[1]
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.098 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_3/CO[3]
                         net (fo=315, routed)         5.588    16.686    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/CO[0]
    SLICE_X86Y109        LUT3 (Prop_lut3_I1_O)        0.150    16.836 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/sort32_reg[1][31]_i_76/O
                         net (fo=1, routed)           1.181    18.016    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_4_1
    SLICE_X60Y114        LUT6 (Prop_lut6_I2_O)        0.328    18.344 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_26/O
                         net (fo=1, routed)           1.098    19.442    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_26_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.968 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.968    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_4_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.082 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_2/CO[3]
                         net (fo=187, routed)         5.949    26.031    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_2_n_0
    SLICE_X40Y127        LUT5 (Prop_lut5_I2_O)        0.124    26.155 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][25]_i_3/O
                         net (fo=3, routed)           1.464    27.619    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][25]_i_3_n_0
    SLICE_X40Y117        LUT4 (Prop_lut4_I1_O)        0.124    27.743 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_13/O
                         net (fo=1, routed)           0.000    27.743    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_13_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.275 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_3/CO[3]
                         net (fo=123, routed)         1.772    30.047    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_3_n_0
    SLICE_X35Y124        LUT3 (Prop_lut3_I2_O)        0.150    30.197 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_5/O
                         net (fo=72, routed)          3.482    33.679    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_5_n_0
    SLICE_X42Y127        LUT6 (Prop_lut6_I4_O)        0.326    34.005 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][26]_i_3/O
                         net (fo=3, routed)           1.536    35.542    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][26]_i_3_n_0
    SLICE_X36Y120        LUT4 (Prop_lut4_I0_O)        0.124    35.666 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_14/O
                         net (fo=1, routed)           0.000    35.666    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_14_n_0
    SLICE_X36Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.199 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_3/CO[3]
                         net (fo=128, routed)         1.373    37.571    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_3_n_0
    SLICE_X35Y124        LUT4 (Prop_lut4_I3_O)        0.124    37.695 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_26/O
                         net (fo=33, routed)          3.470    41.165    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_26_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I2_O)        0.124    41.289 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_4/O
                         net (fo=1, routed)           0.845    42.135    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_4_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I5_O)        0.124    42.259 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_2/O
                         net (fo=3, routed)           1.407    43.666    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_2_n_0
    SLICE_X37Y117        LUT4 (Prop_lut4_I0_O)        0.124    43.790 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_42/O
                         net (fo=1, routed)           0.000    43.790    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_42_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.340 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.340    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_27_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.454 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.454    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_17_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.568 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.568    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_6_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.682 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_3/CO[3]
                         net (fo=63, routed)          2.037    46.719    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_3_n_0
    SLICE_X40Y127        LUT5 (Prop_lut5_I0_O)        0.150    46.869 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_19/O
                         net (fo=163, routed)         6.053    52.922    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_19_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I3_O)        0.326    53.248 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_5/O
                         net (fo=1, routed)           0.363    53.611    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_5_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I0_O)        0.124    53.735 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_3/O
                         net (fo=3, routed)           1.604    55.339    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_3_n_0
    SLICE_X41Y116        LUT4 (Prop_lut4_I0_O)        0.124    55.463 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_45/O
                         net (fo=1, routed)           0.000    55.463    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_45_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.861 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.861    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_31_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.975 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    55.975    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_22_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.089 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.089    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_9_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.203 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_3/CO[3]
                         net (fo=313, routed)         2.548    58.751    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_3_n_0
    SLICE_X44Y128        LUT6 (Prop_lut6_I5_O)        0.124    58.875 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_20/O
                         net (fo=32, routed)          3.479    62.354    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_20_n_0
    SLICE_X44Y111        LUT6 (Prop_lut6_I2_O)        0.124    62.478 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_4/O
                         net (fo=1, routed)           0.655    63.133    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_4_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I1_O)        0.124    63.257 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_2/O
                         net (fo=3, routed)           0.890    64.148    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_2_n_0
    SLICE_X46Y116        LUT4 (Prop_lut4_I2_O)        0.124    64.272 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_47/O
                         net (fo=1, routed)           0.000    64.272    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_47_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.805 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.805    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_32_n_0
    SLICE_X46Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.922 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.922    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_22_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.039 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.039    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_8_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.156 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_3/CO[3]
                         net (fo=306, routed)         2.935    68.091    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_3_n_0
    SLICE_X45Y128        LUT6 (Prop_lut6_I4_O)        0.124    68.215 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_21/O
                         net (fo=39, routed)          4.326    72.540    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_21_n_0
    SLICE_X30Y109        LUT5 (Prop_lut5_I2_O)        0.124    72.664 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][3]_i_3/O
                         net (fo=3, routed)           1.796    74.460    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][3]_i_3_n_0
    SLICE_X48Y117        LUT4 (Prop_lut4_I1_O)        0.124    74.584 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_54/O
                         net (fo=1, routed)           0.000    74.584    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_54_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.134 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.134    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_39_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.248 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.248    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_28_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.362 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.362    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_10_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.476 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_3/CO[3]
                         net (fo=72, routed)          4.374    79.850    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_3_n_0
    SLICE_X82Y127        LUT2 (Prop_lut2_I0_O)        0.146    79.996 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_25/O
                         net (fo=71, routed)          2.694    82.691    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_25_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I4_O)        0.328    83.019 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_6/O
                         net (fo=1, routed)           0.670    83.689    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_6_n_0
    SLICE_X50Y111        LUT5 (Prop_lut5_I2_O)        0.124    83.813 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_3/O
                         net (fo=3, routed)           1.736    85.549    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_3_n_0
    SLICE_X54Y114        LUT4 (Prop_lut4_I3_O)        0.124    85.673 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_60/O
                         net (fo=1, routed)           0.000    85.673    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_60_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    86.186 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    86.186    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_44_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.303 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    86.303    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_35_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.420 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    86.420    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_26_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.537 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_13/CO[3]
                         net (fo=6, routed)           0.000    86.537    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_13_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    86.756 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_4/O[0]
                         net (fo=67, routed)          1.881    88.637    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_4_n_7
    SLICE_X53Y129        LUT6 (Prop_lut6_I0_O)        0.295    88.932 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_31/O
                         net (fo=6, routed)           1.492    90.423    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_31_n_0
    SLICE_X61Y127        LUT3 (Prop_lut3_I0_O)        0.124    90.547 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_14/O
                         net (fo=33, routed)          0.296    90.844    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_14_n_0
    SLICE_X61Y127        LUT4 (Prop_lut4_I3_O)        0.118    90.962 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_16/O
                         net (fo=32, routed)          3.912    94.873    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_16_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.326    95.199 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][2]_i_2/O
                         net (fo=3, routed)           1.414    96.613    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][2]_i_2_n_0
    SLICE_X58Y109        LUT4 (Prop_lut4_I2_O)        0.124    96.737 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_57/O
                         net (fo=1, routed)           0.000    96.737    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_57_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.270 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    97.270    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_38_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.387 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.387    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_22_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.504 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    97.504    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_5_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.621 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_2/CO[3]
                         net (fo=80, routed)          2.550   100.172    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_2_n_0
    SLICE_X80Y119        LUT2 (Prop_lut2_I0_O)        0.152   100.324 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_33/O
                         net (fo=96, routed)          5.345   105.669    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[9].Register_Cond_16/sort32_reg[10][0]_i_2
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.332   106.001 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[9].Register_Cond_16/sort32_reg[10][4]_i_4/O
                         net (fo=1, routed)           1.378   107.379    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_52_3
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124   107.503 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][4]_i_2/O
                         net (fo=3, routed)           2.570   110.073    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][4]_i_2_n_0
    SLICE_X64Y105        LUT4 (Prop_lut4_I2_O)        0.124   110.197 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_56/O
                         net (fo=1, routed)           0.000   110.197    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_56_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   110.595 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000   110.595    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_41_n_0
    SLICE_X64Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.709 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   110.709    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_24_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.823 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000   110.823    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_5_n_0
    SLICE_X64Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.937 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_2/CO[3]
                         net (fo=78, routed)          4.099   115.035    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_2_n_0
    SLICE_X80Y119        LUT4 (Prop_lut4_I2_O)        0.124   115.159 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_16/O
                         net (fo=100, routed)         5.666   120.825    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_16_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I2_O)        0.124   120.949 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_4/O
                         net (fo=1, routed)           1.716   122.665    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_4_n_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.124   122.789 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_2/O
                         net (fo=3, routed)           1.548   124.338    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_2_n_0
    SLICE_X52Y108        LUT4 (Prop_lut4_I2_O)        0.124   124.462 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_55/O
                         net (fo=1, routed)           0.000   124.462    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_55_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   124.860 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000   124.860    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_41_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.974 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_32/CO[3]
                         net (fo=1, routed)           0.000   124.974    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_32_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.088 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_23/CO[3]
                         net (fo=1, routed)           0.000   125.088    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_23_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.202 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_15/CO[3]
                         net (fo=10, routed)          0.000   125.202    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_15_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   125.424 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_4/O[0]
                         net (fo=61, routed)          3.452   128.876    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_4_n_7
    SLICE_X81Y123        LUT2 (Prop_lut2_I1_O)        0.325   129.201 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_22/O
                         net (fo=3, routed)           0.316   129.516    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_22_n_0
    SLICE_X81Y122        LUT6 (Prop_lut6_I0_O)        0.326   129.842 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_8/O
                         net (fo=32, routed)          5.611   135.453    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_8_n_0
    SLICE_X36Y123        LUT6 (Prop_lut6_I4_O)        0.124   135.577 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][12]_i_2/O
                         net (fo=3, routed)           1.380   136.957    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][12]_i_2_n_0
    SLICE_X49Y104        LUT4 (Prop_lut4_I2_O)        0.124   137.081 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_50/O
                         net (fo=1, routed)           0.000   137.081    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_50_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   137.479 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000   137.479    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_35_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.593 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000   137.593    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_26_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.707 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_15/CO[3]
                         net (fo=10, routed)          0.000   137.707    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_15_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   137.929 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_4/O[0]
                         net (fo=72, routed)          4.434   142.363    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_4_n_7
    SLICE_X80Y120        LUT2 (Prop_lut2_I1_O)        0.327   142.690 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_35/O
                         net (fo=4, routed)           0.890   143.580    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_35_n_0
    SLICE_X81Y120        LUT6 (Prop_lut6_I5_O)        0.326   143.906 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_19/O
                         net (fo=115, routed)         5.474   149.380    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_19_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I0_O)        0.124   149.504 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_7/O
                         net (fo=1, routed)           0.674   150.178    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_7_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I5_O)        0.124   150.302 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_2/O
                         net (fo=3, routed)           3.669   153.971    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_2_n_0
    SLICE_X63Y102        LUT4 (Prop_lut4_I1_O)        0.124   154.095 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_62/O
                         net (fo=1, routed)           0.000   154.095    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_62_n_0
    SLICE_X63Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   154.496 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_49/CO[3]
                         net (fo=1, routed)           0.000   154.496    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_49_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.610 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_40/CO[3]
                         net (fo=1, routed)           0.000   154.610    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_40_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.724 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000   154.724    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_26_n_0
    SLICE_X63Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.838 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_17/CO[3]
                         net (fo=14, routed)          0.000   154.838    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_17_n_0
    SLICE_X63Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   155.060 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_4/O[0]
                         net (fo=72, routed)          1.880   156.940    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_4_n_7
    SLICE_X65Y119        LUT5 (Prop_lut5_I3_O)        0.299   157.239 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_20/O
                         net (fo=102, routed)         2.672   159.911    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_20_n_0
    SLICE_X61Y126        LUT3 (Prop_lut3_I1_O)        0.150   160.061 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_18/O
                         net (fo=32, routed)          4.824   164.885    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_18_n_0
    SLICE_X30Y88         LUT6 (Prop_lut6_I4_O)        0.326   165.211 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_4/O
                         net (fo=1, routed)           2.077   167.287    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_4_n_0
    SLICE_X29Y120        LUT5 (Prop_lut5_I0_O)        0.124   167.411 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_2/O
                         net (fo=3, routed)           2.172   169.583    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_2_n_0
    SLICE_X53Y104        LUT4 (Prop_lut4_I2_O)        0.124   169.707 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_58/O
                         net (fo=1, routed)           0.000   169.707    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_58_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   170.108 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_45/CO[3]
                         net (fo=1, routed)           0.000   170.108    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_45_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.222 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_36/CO[3]
                         net (fo=1, routed)           0.000   170.222    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_36_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.336 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000   170.336    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_27_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.450 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_15/CO[3]
                         net (fo=11, routed)          0.000   170.450    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_15_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   170.672 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_4/O[0]
                         net (fo=76, routed)          2.579   173.251    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_4_n_7
    SLICE_X84Y117        LUT2 (Prop_lut2_I1_O)        0.299   173.550 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_12/O
                         net (fo=24, routed)          0.292   173.842    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_12_n_0
    SLICE_X84Y117        LUT6 (Prop_lut6_I0_O)        0.124   173.966 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_14/O
                         net (fo=70, routed)          4.690   178.655    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_14_n_0
    SLICE_X60Y68         MUXF7 (Prop_muxf7_S_O)       0.296   178.951 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_4/O
                         net (fo=1, routed)           0.000   178.951    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_4_n_0
    SLICE_X60Y68         MUXF8 (Prop_muxf8_I0_O)      0.104   179.055 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_2/O
                         net (fo=3, routed)           2.072   181.127    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_2_n_0
    SLICE_X59Y90         LUT4 (Prop_lut4_I2_O)        0.316   181.443 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_61/O
                         net (fo=1, routed)           0.000   181.443    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_61_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   181.993 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_46/CO[3]
                         net (fo=1, routed)           0.000   181.993    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_46_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.107 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_37/CO[3]
                         net (fo=1, routed)           0.000   182.107    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_37_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.221 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   182.221    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_24_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.335 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_11/CO[3]
                         net (fo=8, routed)           0.000   182.335    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_11_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   182.557 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_4/O[0]
                         net (fo=72, routed)          4.120   186.678    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_4_n_7
    SLICE_X67Y111        LUT5 (Prop_lut5_I3_O)        0.299   186.977 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_47/O
                         net (fo=142, routed)         1.478   188.455    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_47_n_0
    SLICE_X84Y115        LUT3 (Prop_lut3_I0_O)        0.124   188.579 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_44/O
                         net (fo=32, routed)          6.261   194.839    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_44_n_0
    SLICE_X30Y86         LUT6 (Prop_lut6_I4_O)        0.124   194.963 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][3]_i_3/O
                         net (fo=2, routed)           1.260   196.224    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][3]_i_3_n_0
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.124   196.348 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_186/O
                         net (fo=2, routed)           1.358   197.706    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_186_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I5_O)        0.124   197.830 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_174/O
                         net (fo=1, routed)           0.774   198.604    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_174_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   199.111 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_156/CO[3]
                         net (fo=1, routed)           0.001   199.111    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_156_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   199.225 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000   199.225    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_131_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   199.339 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000   199.339    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_90_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   199.453 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_51/CO[3]
                         net (fo=14, routed)          0.000   199.453    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_51_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   199.675 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_15/O[0]
                         net (fo=53, routed)          2.736   202.411    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_15_n_7
    SLICE_X87Y110        LUT3 (Prop_lut3_I0_O)        0.327   202.738 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_21/O
                         net (fo=16, routed)          0.964   203.703    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_21_n_0
    SLICE_X88Y114        LUT6 (Prop_lut6_I1_O)        0.332   204.035 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_78/O
                         net (fo=14, routed)          1.669   205.704    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_78_n_0
    SLICE_X86Y104        LUT2 (Prop_lut2_I1_O)        0.124   205.828 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_103/O
                         net (fo=64, routed)          6.352   212.180    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_103_n_0
    SLICE_X52Y79         MUXF7 (Prop_muxf7_S_O)       0.296   212.476 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_13/O
                         net (fo=1, routed)           0.000   212.476    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_13_n_0
    SLICE_X52Y79         MUXF8 (Prop_muxf8_I0_O)      0.104   212.580 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_8/O
                         net (fo=1, routed)           1.034   213.614    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_8_n_0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.316   213.930 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_4/O
                         net (fo=3, routed)           1.146   215.076    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_4_n_0
    SLICE_X47Y85         LUT4 (Prop_lut4_I3_O)        0.124   215.200 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_123/O
                         net (fo=1, routed)           0.000   215.200    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_123_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   215.598 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_94/CO[3]
                         net (fo=1, routed)           0.000   215.598    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_94_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   215.712 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_65/CO[3]
                         net (fo=1, routed)           0.000   215.712    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_65_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   215.826 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_33/CO[3]
                         net (fo=12, routed)          0.000   215.826    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_33_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   216.048 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_11/O[0]
                         net (fo=58, routed)          3.833   219.881    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_11_n_7
    SLICE_X88Y105        LUT4 (Prop_lut4_I3_O)        0.299   220.180 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_39/O
                         net (fo=27, routed)          0.460   220.639    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_39_n_0
    SLICE_X88Y106        LUT4 (Prop_lut4_I2_O)        0.124   220.763 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_49/O
                         net (fo=10, routed)          0.754   221.517    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_49_n_0
    SLICE_X88Y107        LUT2 (Prop_lut2_I1_O)        0.124   221.641 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_51/O
                         net (fo=194, routed)         7.111   228.752    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_51_n_0
    SLICE_X30Y55         LUT6 (Prop_lut6_I2_O)        0.124   228.876 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_329/O
                         net (fo=1, routed)           1.391   230.267    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_329_n_0
    SLICE_X30Y74         LUT6 (Prop_lut6_I3_O)        0.124   230.391 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_278/O
                         net (fo=1, routed)           1.008   231.399    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_278_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.124   231.523 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_230/O
                         net (fo=2, routed)           2.472   233.995    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_230_n_0
    SLICE_X84Y102        LUT4 (Prop_lut4_I2_O)        0.124   234.119 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_176/O
                         net (fo=1, routed)           0.000   234.119    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_176_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   234.517 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000   234.517    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_146_n_0
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.631 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000   234.631    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_124_n_0
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.745 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_96/CO[3]
                         net (fo=1, routed)           0.000   234.745    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_96_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.859 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_52/CO[3]
                         net (fo=14, routed)          0.000   234.859    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_52_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   235.081 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_20/O[0]
                         net (fo=69, routed)          1.282   236.363    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_20_n_7
    SLICE_X89Y107        LUT4 (Prop_lut4_I3_O)        0.327   236.690 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_41/O
                         net (fo=49, routed)          1.112   237.802    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_41_n_0
    SLICE_X88Y106        LUT4 (Prop_lut4_I1_O)        0.354   238.156 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_57/O
                         net (fo=5, routed)           0.843   238.998    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_57_n_0
    SLICE_X88Y107        LUT2 (Prop_lut2_I1_O)        0.352   239.350 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_31/O
                         net (fo=101, routed)         5.874   245.224    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_31_n_0
    SLICE_X63Y61         MUXF7 (Prop_muxf7_S_O)       0.484   245.708 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_5/O
                         net (fo=1, routed)           0.672   246.380    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_5_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I1_O)        0.299   246.679 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_3/O
                         net (fo=3, routed)           2.162   248.841    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_3_n_0
    SLICE_X45Y82         LUT4 (Prop_lut4_I2_O)        0.124   248.965 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_133/O
                         net (fo=1, routed)           0.000   248.965    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_133_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   249.363 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   249.363    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_119_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.477 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_103/CO[3]
                         net (fo=1, routed)           0.000   249.477    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_103_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.591 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_65/CO[3]
                         net (fo=1, routed)           0.000   249.591    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_65_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.705 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_34/CO[3]
                         net (fo=5, routed)           0.000   249.705    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_34_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   249.927 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_10/O[0]
                         net (fo=44, routed)          4.095   254.023    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_10_n_7
    SLICE_X83Y106        LUT4 (Prop_lut4_I3_O)        0.299   254.322 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_42/O
                         net (fo=31, routed)          0.514   254.835    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_42_n_0
    SLICE_X88Y106        LUT6 (Prop_lut6_I4_O)        0.124   254.959 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_52/O
                         net (fo=43, routed)          1.503   256.462    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_52_n_0
    SLICE_X83Y101        LUT3 (Prop_lut3_I2_O)        0.153   256.615 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_47/O
                         net (fo=64, routed)          7.074   263.689    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_47_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I4_O)        0.327   264.016 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][0]_i_3/O
                         net (fo=2, routed)           1.892   265.908    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][0]_i_3_n_0
    SLICE_X51Y100        LUT5 (Prop_lut5_I0_O)        0.124   266.032 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_172/O
                         net (fo=2, routed)           1.377   267.408    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_172_n_0
    SLICE_X52Y103        LUT4 (Prop_lut4_I0_O)        0.124   267.532 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_157/O
                         net (fo=1, routed)           0.000   267.532    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_157_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   268.064 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000   268.064    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_131_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   268.178 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_105/CO[3]
                         net (fo=1, routed)           0.000   268.178    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_105_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   268.292 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_75/CO[3]
                         net (fo=1, routed)           0.000   268.292    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_75_n_0
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   268.406 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_55/CO[3]
                         net (fo=14, routed)          0.000   268.406    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_55_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   268.628 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_19/O[0]
                         net (fo=54, routed)          4.191   272.820    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_19_n_7
    SLICE_X91Y101        LUT4 (Prop_lut4_I3_O)        0.299   273.119 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_83/O
                         net (fo=22, routed)          1.924   275.043    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_83_n_0
    SLICE_X88Y106        LUT6 (Prop_lut6_I4_O)        0.124   275.167 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_45/O
                         net (fo=18, routed)          1.622   276.789    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_45_n_0
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.149   276.938 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_75/O
                         net (fo=64, routed)          3.496   280.434    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_75_n_0
    SLICE_X43Y70         MUXF7 (Prop_muxf7_S_O)       0.484   280.918 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][15]_i_6/O
                         net (fo=2, routed)           1.003   281.921    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][15]_i_6_n_0
    SLICE_X44Y70         LUT3 (Prop_lut3_I2_O)        0.329   282.250 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_202/O
                         net (fo=1, routed)           0.848   283.098    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_202_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I0_O)        0.327   283.425 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_178/O
                         net (fo=2, routed)           0.946   284.372    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_178_n_0
    SLICE_X47Y71         LUT4 (Prop_lut4_I2_O)        0.124   284.496 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_149/O
                         net (fo=1, routed)           0.000   284.496    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_149_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   284.897 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   284.897    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_119_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   285.011 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_84/CO[3]
                         net (fo=1, routed)           0.000   285.011    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_84_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   285.125 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_47/CO[3]
                         net (fo=6, routed)           0.000   285.125    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_47_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   285.347 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_20/O[0]
                         net (fo=62, routed)          3.841   289.187    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_20_n_7
    SLICE_X90Y99         LUT4 (Prop_lut4_I3_O)        0.299   289.486 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_59/O
                         net (fo=36, routed)          1.610   291.096    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_59_n_0
    SLICE_X89Y102        LUT6 (Prop_lut6_I5_O)        0.124   291.220 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_63/O
                         net (fo=168, routed)         2.592   293.812    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_63_n_0
    SLICE_X91Y99         LUT4 (Prop_lut4_I3_O)        0.152   293.964 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_72/O
                         net (fo=32, routed)          5.273   299.237    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_72_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I4_O)        0.332   299.569 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_6/O
                         net (fo=1, routed)           0.000   299.569    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_6_n_0
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217   299.786 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_3/O
                         net (fo=3, routed)           3.120   302.906    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_3_n_0
    SLICE_X83Y91         LUT4 (Prop_lut4_I1_O)        0.299   303.205 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_148/O
                         net (fo=1, routed)           0.000   303.205    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_148_n_0
    SLICE_X83Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   303.737 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000   303.737    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_132_n_0
    SLICE_X83Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   303.851 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000   303.851    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_114_n_0
    SLICE_X83Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   303.965 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_74/CO[3]
                         net (fo=1, routed)           0.000   303.965    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_74_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   304.079 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_35/CO[3]
                         net (fo=4, routed)           0.000   304.079    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_35_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   304.301 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_14/O[0]
                         net (fo=45, routed)          3.409   307.710    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_14_n_7
    SLICE_X100Y103       LUT3 (Prop_lut3_I0_O)        0.299   308.009 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_20/O
                         net (fo=13, routed)          0.900   308.909    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_20_n_0
    SLICE_X109Y103       LUT5 (Prop_lut5_I3_O)        0.124   309.033 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_37/O
                         net (fo=41, routed)          4.628   313.661    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_37_n_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I1_O)        0.124   313.785 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][8]_i_4/O
                         net (fo=3, routed)           1.198   314.983    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][8]_i_4_n_0
    SLICE_X92Y83         LUT4 (Prop_lut4_I3_O)        0.124   315.107 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_135/O
                         net (fo=1, routed)           0.000   315.107    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_135_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   315.620 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000   315.620    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_106_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   315.737 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_69/CO[3]
                         net (fo=1, routed)           0.000   315.737    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_69_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   315.854 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_35/CO[3]
                         net (fo=10, routed)          0.000   315.854    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_35_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   316.073 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_12/O[0]
                         net (fo=74, routed)          2.458   318.531    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_12_n_7
    SLICE_X113Y92        LUT4 (Prop_lut4_I3_O)        0.295   318.826 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_40/O
                         net (fo=33, routed)          2.059   320.884    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_40_n_0
    SLICE_X91Y97         LUT6 (Prop_lut6_I5_O)        0.124   321.008 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_53/O
                         net (fo=12, routed)          2.914   323.922    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_53_n_0
    SLICE_X110Y92        LUT4 (Prop_lut4_I0_O)        0.124   324.046 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_46/O
                         net (fo=64, routed)          6.293   330.339    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_46_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I2_O)        0.124   330.463 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_295/O
                         net (fo=1, routed)           0.784   331.247    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_295_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124   331.371 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_247/O
                         net (fo=2, routed)           2.261   333.632    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_247_n_0
    SLICE_X95Y98         LUT4 (Prop_lut4_I2_O)        0.124   333.756 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_191/O
                         net (fo=1, routed)           0.000   333.756    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_191_n_0
    SLICE_X95Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   334.288 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000   334.288    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_157_n_0
    SLICE_X95Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   334.402 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_134/CO[3]
                         net (fo=1, routed)           0.001   334.402    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_134_n_0
    SLICE_X95Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   334.516 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_102/CO[3]
                         net (fo=1, routed)           0.000   334.516    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_102_n_0
    SLICE_X95Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   334.630 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_56/CO[3]
                         net (fo=26, routed)          0.000   334.630    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_56_n_0
    SLICE_X95Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   334.852 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_22/O[0]
                         net (fo=70, routed)          3.623   338.476    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_22_n_7
    SLICE_X110Y89        LUT4 (Prop_lut4_I3_O)        0.299   338.775 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_80/O
                         net (fo=41, routed)          1.336   340.111    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_80_n_0
    SLICE_X110Y88        LUT5 (Prop_lut5_I4_O)        0.152   340.263 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_88/O
                         net (fo=11, routed)          1.002   341.265    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_88_n_0
    SLICE_X110Y86        LUT2 (Prop_lut2_I0_O)        0.352   341.617 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_92/O
                         net (fo=64, routed)          6.403   348.019    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_92_n_0
    SLICE_X81Y86         MUXF7 (Prop_muxf7_S_O)       0.504   348.523 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_7/O
                         net (fo=1, routed)           0.997   349.520    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_7_n_0
    SLICE_X82Y86         LUT5 (Prop_lut5_I4_O)        0.298   349.818 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_3/O
                         net (fo=3, routed)           1.388   351.206    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_3_n_0
    SLICE_X94Y91         LUT4 (Prop_lut4_I2_O)        0.124   351.330 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_153/O
                         net (fo=1, routed)           0.000   351.330    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_153_n_0
    SLICE_X94Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   351.706 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   351.706    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_119_n_0
    SLICE_X94Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   351.823 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_69/CO[3]
                         net (fo=1, routed)           0.000   351.823    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_69_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   351.940 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_29/CO[3]
                         net (fo=1, routed)           0.000   351.940    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_29_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   352.057 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_12/CO[3]
                         net (fo=61, routed)          2.034   354.091    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_12_n_0
    SLICE_X107Y89        LUT3 (Prop_lut3_I0_O)        0.152   354.243 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_21/O
                         net (fo=31, routed)          1.647   355.891    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_21_n_0
    SLICE_X110Y94        LUT5 (Prop_lut5_I4_O)        0.360   356.251 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_99/O
                         net (fo=113, routed)         0.304   356.554    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_21_0
    SLICE_X110Y94        LUT4 (Prop_lut4_I2_O)        0.332   356.886 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_47/O
                         net (fo=65, routed)          1.282   358.168    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_47_n_0
    SLICE_X103Y91        LUT5 (Prop_lut5_I4_O)        0.124   358.292 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_107/O
                         net (fo=32, routed)          5.670   363.962    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_107_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I4_O)        0.124   364.086 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_10/O
                         net (fo=1, routed)           1.645   365.732    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_10_n_0
    SLICE_X80Y86         LUT5 (Prop_lut5_I4_O)        0.124   365.856 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_4/O
                         net (fo=3, routed)           1.591   367.447    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_4_n_0
    SLICE_X84Y96         LUT4 (Prop_lut4_I3_O)        0.124   367.571 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_150/O
                         net (fo=1, routed)           0.000   367.571    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_150_n_0
    SLICE_X84Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   367.969 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_117/CO[3]
                         net (fo=1, routed)           0.000   367.969    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_117_n_0
    SLICE_X84Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   368.083 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_60/CO[3]
                         net (fo=1, routed)           0.000   368.083    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_60_n_0
    SLICE_X84Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   368.197 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   368.197    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_24_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   368.311 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_10/CO[3]
                         net (fo=73, routed)          3.560   371.870    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_10_n_0
    SLICE_X113Y85        LUT3 (Prop_lut3_I0_O)        0.150   372.020 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_22/O
                         net (fo=27, routed)          1.592   373.612    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_22_n_0
    SLICE_X113Y93        LUT6 (Prop_lut6_I3_O)        0.326   373.938 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_96/O
                         net (fo=16, routed)          1.526   375.464    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_96_n_0
    SLICE_X110Y77        LUT2 (Prop_lut2_I0_O)        0.124   375.588 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_91/O
                         net (fo=32, routed)          3.593   379.180    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_91_n_0
    SLICE_X67Y71         MUXF8 (Prop_muxf8_S_O)       0.273   379.453 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_9/O
                         net (fo=1, routed)           1.363   380.816    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_9_n_0
    SLICE_X67Y73         LUT6 (Prop_lut6_I0_O)        0.316   381.132 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_4/O
                         net (fo=3, routed)           1.830   382.962    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_4_n_0
    SLICE_X94Y73         LUT4 (Prop_lut4_I0_O)        0.124   383.086 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_144/O
                         net (fo=1, routed)           0.000   383.086    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_144_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   383.599 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_109/CO[3]
                         net (fo=1, routed)           0.000   383.599    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_109_n_0
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   383.716 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_65/CO[3]
                         net (fo=1, routed)           0.009   383.725    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_65_n_0
    SLICE_X94Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   383.842 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000   383.842    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_26_n_0
    SLICE_X94Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   383.959 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_12/CO[3]
                         net (fo=68, routed)          3.322   387.281    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_12_n_0
    SLICE_X110Y80        LUT4 (Prop_lut4_I3_O)        0.124   387.405 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_130/O
                         net (fo=113, routed)         5.082   392.488    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_130_n_0
    SLICE_X110Y77        LUT6 (Prop_lut6_I0_O)        0.124   392.612 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_89/O
                         net (fo=1, routed)           0.488   393.099    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_89_n_0
    SLICE_X110Y77        LUT5 (Prop_lut5_I4_O)        0.119   393.218 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_38/O
                         net (fo=32, routed)          3.729   396.947    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_38_n_0
    SLICE_X67Y67         LUT5 (Prop_lut5_I3_O)        0.332   397.279 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][3]_i_4/O
                         net (fo=3, routed)           2.256   399.536    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][3]_i_4_n_0
    SLICE_X97Y71         LUT4 (Prop_lut4_I0_O)        0.124   399.660 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_157/O
                         net (fo=1, routed)           0.000   399.660    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_157_n_0
    SLICE_X97Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   400.210 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_140/CO[3]
                         net (fo=1, routed)           0.000   400.210    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_140_n_0
    SLICE_X97Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   400.324 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   400.324    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_119_n_0
    SLICE_X97Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   400.438 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000   400.438    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_71_n_0
    SLICE_X97Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   400.552 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_34/CO[3]
                         net (fo=8, routed)           0.009   400.561    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_34_n_0
    SLICE_X97Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   400.783 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_12/O[0]
                         net (fo=58, routed)          1.791   402.573    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_12_n_7
    SLICE_X110Y73        LUT4 (Prop_lut4_I3_O)        0.299   402.872 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_66/O
                         net (fo=27, routed)          2.438   405.311    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_66_n_0
    SLICE_X113Y84        LUT5 (Prop_lut5_I0_O)        0.124   405.435 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_121/O
                         net (fo=1, routed)           0.526   405.960    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_121_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I5_O)        0.124   406.084 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_73/O
                         net (fo=9, routed)           1.957   408.042    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_73_n_0
    SLICE_X111Y70        LUT4 (Prop_lut4_I0_O)        0.124   408.166 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_37/O
                         net (fo=32, routed)          4.572   412.738    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_37_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I2_O)        0.124   412.862 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][8]_i_3/O
                         net (fo=3, routed)           1.982   414.844    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][8]_i_3_n_0
    SLICE_X100Y61        LUT4 (Prop_lut4_I2_O)        0.124   414.968 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_158/O
                         net (fo=1, routed)           0.000   414.968    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_158_n_0
    SLICE_X100Y61        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   415.481 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000   415.481    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_124_n_0
    SLICE_X100Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   415.598 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_81/CO[3]
                         net (fo=1, routed)           0.000   415.598    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_81_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   415.715 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_41/CO[3]
                         net (fo=23, routed)          0.000   415.715    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_41_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   415.934 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_14/O[0]
                         net (fo=65, routed)          2.731   418.665    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_14_n_7
    SLICE_X111Y71        LUT4 (Prop_lut4_I3_O)        0.321   418.986 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_91/O
                         net (fo=29, routed)          1.523   420.509    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_91_n_0
    SLICE_X108Y70        LUT4 (Prop_lut4_I2_O)        0.326   420.835 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_52/O
                         net (fo=39, routed)          2.077   422.912    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_52_n_0
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.152   423.064 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_48/O
                         net (fo=258, routed)         5.741   428.805    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_48_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I4_O)        0.332   429.137 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_16/O
                         net (fo=1, routed)           0.000   429.137    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_16_n_0
    SLICE_X65Y72         MUXF7 (Prop_muxf7_I1_O)      0.217   429.354 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_6/O
                         net (fo=2, routed)           1.463   430.817    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_6_n_0
    SLICE_X82Y72         LUT6 (Prop_lut6_I0_O)        0.299   431.116 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_231/O
                         net (fo=2, routed)           1.432   432.548    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_231_n_0
    SLICE_X96Y76         LUT4 (Prop_lut4_I2_O)        0.124   432.672 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_198/O
                         net (fo=1, routed)           0.000   432.672    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_198_n_0
    SLICE_X96Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   433.205 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000   433.205    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_167_n_0
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.322 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_141/CO[3]
                         net (fo=1, routed)           0.000   433.322    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_141_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.439 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_93/CO[3]
                         net (fo=1, routed)           0.000   433.439    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_93_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.556 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_57/CO[3]
                         net (fo=7, routed)           0.000   433.556    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_57_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   433.775 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_22/O[0]
                         net (fo=49, routed)          3.208   436.983    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_22_n_7
    SLICE_X111Y71        LUT6 (Prop_lut6_I4_O)        0.295   437.278 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_61/O
                         net (fo=7, routed)           0.737   438.014    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_61_n_0
    SLICE_X111Y70        LUT3 (Prop_lut3_I2_O)        0.150   438.164 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_56/O
                         net (fo=128, routed)         4.764   442.928    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_56_n_0
    SLICE_X112Y62        MUXF7 (Prop_muxf7_S_O)       0.522   443.450 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][22]_i_5/O
                         net (fo=1, routed)           0.944   444.395    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][22]_i_5_n_0
    SLICE_X111Y61        LUT6 (Prop_lut6_I0_O)        0.298   444.693 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][22]_i_3/O
                         net (fo=3, routed)           1.244   445.937    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort16q[31]__0[22]
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124   446.061 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_106/O
                         net (fo=1, routed)           0.000   446.061    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_106_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   446.462 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_66/CO[3]
                         net (fo=1, routed)           0.000   446.462    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_66_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   446.576 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000   446.576    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_35_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   446.798 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_12/O[0]
                         net (fo=32, routed)          2.615   449.412    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_12_n_7
    SLICE_X80Y62         LUT5 (Prop_lut5_I3_O)        0.299   449.711 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][6]_i_2/O
                         net (fo=1, routed)           0.945   450.656    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][6]_i_2_n_0
    SLICE_X66Y62         LUT3 (Prop_lut3_I2_O)        0.124   450.780 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][6]_i_1/O
                         net (fo=1, routed)           1.640   452.421    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16_n_1069
    SLICE_X33Y61         LDCE (DToQ_ldce_D_Q)         0.460   452.881 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort32_reg[31][6]/Q
                         net (fo=1, routed)           0.695   453.575    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/Q[6]
    SLICE_X28Y60         FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.523  5179.651    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/s00_axis_aclk
    SLICE_X28Y60         FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[6]/C
                         clock pessimism              0.129  5179.780    
                         clock uncertainty          -77.654  5102.126    
    SLICE_X28Y60         FDCE (Setup_fdce_C_D)       -0.062  5102.064    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[6]
  -------------------------------------------------------------------
                         required time                       5102.065    
                         arrival time                        -453.576    
  -------------------------------------------------------------------
                         slack                               4648.489    

Slack (MET) :             4648.552ns  (required time - arrival time)
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        450.331ns  (logic 61.223ns (13.595%)  route 389.107ns (86.405%))
  Logic Levels:           287  (CARRY4=129 LDCE=1 LUT2=12 LUT3=15 LUT4=50 LUT5=21 LUT6=48 MUXF7=8 MUXF8=3)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 5179.609 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.862     3.156    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/s00_axis_aclk
    SLICE_X106Y58        FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y58        FDCE (Prop_fdce_C_Q)         0.456     3.612 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[26]/Q
                         net (fo=56, routed)          6.812    10.424    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/Q[26]
    SLICE_X57Y96         LUT4 (Prop_lut4_I2_O)        0.124    10.548 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/sort32_reg[1][31]_i_20/O
                         net (fo=1, routed)           0.000    10.548    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_32[1]
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.098 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_3/CO[3]
                         net (fo=315, routed)         5.588    16.686    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/CO[0]
    SLICE_X86Y109        LUT3 (Prop_lut3_I1_O)        0.150    16.836 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/sort32_reg[1][31]_i_76/O
                         net (fo=1, routed)           1.181    18.016    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_4_1
    SLICE_X60Y114        LUT6 (Prop_lut6_I2_O)        0.328    18.344 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_26/O
                         net (fo=1, routed)           1.098    19.442    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_26_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.968 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.968    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_4_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.082 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_2/CO[3]
                         net (fo=187, routed)         5.949    26.031    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_2_n_0
    SLICE_X40Y127        LUT5 (Prop_lut5_I2_O)        0.124    26.155 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][25]_i_3/O
                         net (fo=3, routed)           1.464    27.619    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][25]_i_3_n_0
    SLICE_X40Y117        LUT4 (Prop_lut4_I1_O)        0.124    27.743 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_13/O
                         net (fo=1, routed)           0.000    27.743    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_13_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.275 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_3/CO[3]
                         net (fo=123, routed)         1.772    30.047    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_3_n_0
    SLICE_X35Y124        LUT3 (Prop_lut3_I2_O)        0.150    30.197 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_5/O
                         net (fo=72, routed)          3.482    33.679    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_5_n_0
    SLICE_X42Y127        LUT6 (Prop_lut6_I4_O)        0.326    34.005 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][26]_i_3/O
                         net (fo=3, routed)           1.536    35.542    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][26]_i_3_n_0
    SLICE_X36Y120        LUT4 (Prop_lut4_I0_O)        0.124    35.666 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_14/O
                         net (fo=1, routed)           0.000    35.666    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_14_n_0
    SLICE_X36Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.199 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_3/CO[3]
                         net (fo=128, routed)         1.373    37.571    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_3_n_0
    SLICE_X35Y124        LUT4 (Prop_lut4_I3_O)        0.124    37.695 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_26/O
                         net (fo=33, routed)          3.470    41.165    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_26_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I2_O)        0.124    41.289 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_4/O
                         net (fo=1, routed)           0.845    42.135    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_4_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I5_O)        0.124    42.259 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_2/O
                         net (fo=3, routed)           1.407    43.666    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_2_n_0
    SLICE_X37Y117        LUT4 (Prop_lut4_I0_O)        0.124    43.790 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_42/O
                         net (fo=1, routed)           0.000    43.790    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_42_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.340 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.340    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_27_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.454 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.454    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_17_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.568 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.568    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_6_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.682 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_3/CO[3]
                         net (fo=63, routed)          2.037    46.719    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_3_n_0
    SLICE_X40Y127        LUT5 (Prop_lut5_I0_O)        0.150    46.869 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_19/O
                         net (fo=163, routed)         6.053    52.922    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_19_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I3_O)        0.326    53.248 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_5/O
                         net (fo=1, routed)           0.363    53.611    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_5_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I0_O)        0.124    53.735 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_3/O
                         net (fo=3, routed)           1.604    55.339    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_3_n_0
    SLICE_X41Y116        LUT4 (Prop_lut4_I0_O)        0.124    55.463 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_45/O
                         net (fo=1, routed)           0.000    55.463    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_45_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.861 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.861    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_31_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.975 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    55.975    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_22_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.089 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.089    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_9_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.203 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_3/CO[3]
                         net (fo=313, routed)         2.548    58.751    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_3_n_0
    SLICE_X44Y128        LUT6 (Prop_lut6_I5_O)        0.124    58.875 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_20/O
                         net (fo=32, routed)          3.479    62.354    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_20_n_0
    SLICE_X44Y111        LUT6 (Prop_lut6_I2_O)        0.124    62.478 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_4/O
                         net (fo=1, routed)           0.655    63.133    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_4_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I1_O)        0.124    63.257 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_2/O
                         net (fo=3, routed)           0.890    64.148    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_2_n_0
    SLICE_X46Y116        LUT4 (Prop_lut4_I2_O)        0.124    64.272 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_47/O
                         net (fo=1, routed)           0.000    64.272    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_47_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.805 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.805    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_32_n_0
    SLICE_X46Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.922 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.922    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_22_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.039 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.039    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_8_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.156 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_3/CO[3]
                         net (fo=306, routed)         2.935    68.091    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_3_n_0
    SLICE_X45Y128        LUT6 (Prop_lut6_I4_O)        0.124    68.215 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_21/O
                         net (fo=39, routed)          4.326    72.540    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_21_n_0
    SLICE_X30Y109        LUT5 (Prop_lut5_I2_O)        0.124    72.664 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][3]_i_3/O
                         net (fo=3, routed)           1.796    74.460    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][3]_i_3_n_0
    SLICE_X48Y117        LUT4 (Prop_lut4_I1_O)        0.124    74.584 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_54/O
                         net (fo=1, routed)           0.000    74.584    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_54_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.134 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.134    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_39_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.248 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.248    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_28_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.362 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.362    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_10_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.476 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_3/CO[3]
                         net (fo=72, routed)          4.374    79.850    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_3_n_0
    SLICE_X82Y127        LUT2 (Prop_lut2_I0_O)        0.146    79.996 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_25/O
                         net (fo=71, routed)          2.694    82.691    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_25_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I4_O)        0.328    83.019 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_6/O
                         net (fo=1, routed)           0.670    83.689    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_6_n_0
    SLICE_X50Y111        LUT5 (Prop_lut5_I2_O)        0.124    83.813 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_3/O
                         net (fo=3, routed)           1.736    85.549    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_3_n_0
    SLICE_X54Y114        LUT4 (Prop_lut4_I3_O)        0.124    85.673 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_60/O
                         net (fo=1, routed)           0.000    85.673    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_60_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    86.186 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    86.186    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_44_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.303 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    86.303    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_35_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.420 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    86.420    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_26_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.537 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_13/CO[3]
                         net (fo=6, routed)           0.000    86.537    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_13_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    86.756 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_4/O[0]
                         net (fo=67, routed)          1.881    88.637    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_4_n_7
    SLICE_X53Y129        LUT6 (Prop_lut6_I0_O)        0.295    88.932 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_31/O
                         net (fo=6, routed)           1.492    90.423    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_31_n_0
    SLICE_X61Y127        LUT3 (Prop_lut3_I0_O)        0.124    90.547 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_14/O
                         net (fo=33, routed)          0.296    90.844    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_14_n_0
    SLICE_X61Y127        LUT4 (Prop_lut4_I3_O)        0.118    90.962 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_16/O
                         net (fo=32, routed)          3.912    94.873    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_16_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.326    95.199 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][2]_i_2/O
                         net (fo=3, routed)           1.414    96.613    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][2]_i_2_n_0
    SLICE_X58Y109        LUT4 (Prop_lut4_I2_O)        0.124    96.737 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_57/O
                         net (fo=1, routed)           0.000    96.737    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_57_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.270 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    97.270    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_38_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.387 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.387    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_22_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.504 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    97.504    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_5_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.621 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_2/CO[3]
                         net (fo=80, routed)          2.550   100.172    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_2_n_0
    SLICE_X80Y119        LUT2 (Prop_lut2_I0_O)        0.152   100.324 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_33/O
                         net (fo=96, routed)          5.345   105.669    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[9].Register_Cond_16/sort32_reg[10][0]_i_2
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.332   106.001 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[9].Register_Cond_16/sort32_reg[10][4]_i_4/O
                         net (fo=1, routed)           1.378   107.379    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_52_3
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124   107.503 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][4]_i_2/O
                         net (fo=3, routed)           2.570   110.073    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][4]_i_2_n_0
    SLICE_X64Y105        LUT4 (Prop_lut4_I2_O)        0.124   110.197 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_56/O
                         net (fo=1, routed)           0.000   110.197    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_56_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   110.595 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000   110.595    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_41_n_0
    SLICE_X64Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.709 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   110.709    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_24_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.823 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000   110.823    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_5_n_0
    SLICE_X64Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.937 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_2/CO[3]
                         net (fo=78, routed)          4.099   115.035    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_2_n_0
    SLICE_X80Y119        LUT4 (Prop_lut4_I2_O)        0.124   115.159 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_16/O
                         net (fo=100, routed)         5.666   120.825    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_16_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I2_O)        0.124   120.949 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_4/O
                         net (fo=1, routed)           1.716   122.665    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_4_n_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.124   122.789 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_2/O
                         net (fo=3, routed)           1.548   124.338    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_2_n_0
    SLICE_X52Y108        LUT4 (Prop_lut4_I2_O)        0.124   124.462 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_55/O
                         net (fo=1, routed)           0.000   124.462    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_55_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   124.860 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000   124.860    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_41_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.974 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_32/CO[3]
                         net (fo=1, routed)           0.000   124.974    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_32_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.088 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_23/CO[3]
                         net (fo=1, routed)           0.000   125.088    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_23_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.202 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_15/CO[3]
                         net (fo=10, routed)          0.000   125.202    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_15_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   125.424 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_4/O[0]
                         net (fo=61, routed)          3.452   128.876    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_4_n_7
    SLICE_X81Y123        LUT2 (Prop_lut2_I1_O)        0.325   129.201 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_22/O
                         net (fo=3, routed)           0.316   129.516    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_22_n_0
    SLICE_X81Y122        LUT6 (Prop_lut6_I0_O)        0.326   129.842 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_8/O
                         net (fo=32, routed)          5.611   135.453    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_8_n_0
    SLICE_X36Y123        LUT6 (Prop_lut6_I4_O)        0.124   135.577 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][12]_i_2/O
                         net (fo=3, routed)           1.380   136.957    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][12]_i_2_n_0
    SLICE_X49Y104        LUT4 (Prop_lut4_I2_O)        0.124   137.081 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_50/O
                         net (fo=1, routed)           0.000   137.081    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_50_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   137.479 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000   137.479    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_35_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.593 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000   137.593    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_26_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.707 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_15/CO[3]
                         net (fo=10, routed)          0.000   137.707    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_15_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   137.929 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_4/O[0]
                         net (fo=72, routed)          4.434   142.363    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_4_n_7
    SLICE_X80Y120        LUT2 (Prop_lut2_I1_O)        0.327   142.690 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_35/O
                         net (fo=4, routed)           0.890   143.580    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_35_n_0
    SLICE_X81Y120        LUT6 (Prop_lut6_I5_O)        0.326   143.906 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_19/O
                         net (fo=115, routed)         5.474   149.380    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_19_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I0_O)        0.124   149.504 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_7/O
                         net (fo=1, routed)           0.674   150.178    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_7_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I5_O)        0.124   150.302 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_2/O
                         net (fo=3, routed)           3.669   153.971    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_2_n_0
    SLICE_X63Y102        LUT4 (Prop_lut4_I1_O)        0.124   154.095 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_62/O
                         net (fo=1, routed)           0.000   154.095    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_62_n_0
    SLICE_X63Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   154.496 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_49/CO[3]
                         net (fo=1, routed)           0.000   154.496    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_49_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.610 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_40/CO[3]
                         net (fo=1, routed)           0.000   154.610    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_40_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.724 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000   154.724    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_26_n_0
    SLICE_X63Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.838 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_17/CO[3]
                         net (fo=14, routed)          0.000   154.838    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_17_n_0
    SLICE_X63Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   155.060 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_4/O[0]
                         net (fo=72, routed)          1.880   156.940    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_4_n_7
    SLICE_X65Y119        LUT5 (Prop_lut5_I3_O)        0.299   157.239 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_20/O
                         net (fo=102, routed)         2.672   159.911    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_20_n_0
    SLICE_X61Y126        LUT3 (Prop_lut3_I1_O)        0.150   160.061 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_18/O
                         net (fo=32, routed)          4.824   164.885    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_18_n_0
    SLICE_X30Y88         LUT6 (Prop_lut6_I4_O)        0.326   165.211 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_4/O
                         net (fo=1, routed)           2.077   167.287    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_4_n_0
    SLICE_X29Y120        LUT5 (Prop_lut5_I0_O)        0.124   167.411 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_2/O
                         net (fo=3, routed)           2.172   169.583    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_2_n_0
    SLICE_X53Y104        LUT4 (Prop_lut4_I2_O)        0.124   169.707 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_58/O
                         net (fo=1, routed)           0.000   169.707    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_58_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   170.108 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_45/CO[3]
                         net (fo=1, routed)           0.000   170.108    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_45_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.222 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_36/CO[3]
                         net (fo=1, routed)           0.000   170.222    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_36_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.336 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000   170.336    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_27_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.450 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_15/CO[3]
                         net (fo=11, routed)          0.000   170.450    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_15_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   170.672 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_4/O[0]
                         net (fo=76, routed)          2.579   173.251    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_4_n_7
    SLICE_X84Y117        LUT2 (Prop_lut2_I1_O)        0.299   173.550 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_12/O
                         net (fo=24, routed)          0.292   173.842    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_12_n_0
    SLICE_X84Y117        LUT6 (Prop_lut6_I0_O)        0.124   173.966 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_14/O
                         net (fo=70, routed)          4.690   178.655    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_14_n_0
    SLICE_X60Y68         MUXF7 (Prop_muxf7_S_O)       0.296   178.951 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_4/O
                         net (fo=1, routed)           0.000   178.951    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_4_n_0
    SLICE_X60Y68         MUXF8 (Prop_muxf8_I0_O)      0.104   179.055 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_2/O
                         net (fo=3, routed)           2.072   181.127    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_2_n_0
    SLICE_X59Y90         LUT4 (Prop_lut4_I2_O)        0.316   181.443 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_61/O
                         net (fo=1, routed)           0.000   181.443    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_61_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   181.993 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_46/CO[3]
                         net (fo=1, routed)           0.000   181.993    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_46_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.107 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_37/CO[3]
                         net (fo=1, routed)           0.000   182.107    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_37_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.221 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   182.221    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_24_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.335 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_11/CO[3]
                         net (fo=8, routed)           0.000   182.335    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_11_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   182.557 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_4/O[0]
                         net (fo=72, routed)          4.120   186.678    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_4_n_7
    SLICE_X67Y111        LUT5 (Prop_lut5_I3_O)        0.299   186.977 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_47/O
                         net (fo=142, routed)         1.478   188.455    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_47_n_0
    SLICE_X84Y115        LUT3 (Prop_lut3_I0_O)        0.124   188.579 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_44/O
                         net (fo=32, routed)          6.261   194.839    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_44_n_0
    SLICE_X30Y86         LUT6 (Prop_lut6_I4_O)        0.124   194.963 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][3]_i_3/O
                         net (fo=2, routed)           1.260   196.224    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][3]_i_3_n_0
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.124   196.348 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_186/O
                         net (fo=2, routed)           1.358   197.706    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_186_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I5_O)        0.124   197.830 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_174/O
                         net (fo=1, routed)           0.774   198.604    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_174_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   199.111 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_156/CO[3]
                         net (fo=1, routed)           0.001   199.111    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_156_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   199.225 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000   199.225    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_131_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   199.339 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000   199.339    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_90_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   199.453 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_51/CO[3]
                         net (fo=14, routed)          0.000   199.453    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_51_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   199.675 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_15/O[0]
                         net (fo=53, routed)          2.736   202.411    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_15_n_7
    SLICE_X87Y110        LUT3 (Prop_lut3_I0_O)        0.327   202.738 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_21/O
                         net (fo=16, routed)          0.964   203.703    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_21_n_0
    SLICE_X88Y114        LUT6 (Prop_lut6_I1_O)        0.332   204.035 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_78/O
                         net (fo=14, routed)          1.669   205.704    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_78_n_0
    SLICE_X86Y104        LUT2 (Prop_lut2_I1_O)        0.124   205.828 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_103/O
                         net (fo=64, routed)          6.352   212.180    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_103_n_0
    SLICE_X52Y79         MUXF7 (Prop_muxf7_S_O)       0.296   212.476 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_13/O
                         net (fo=1, routed)           0.000   212.476    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_13_n_0
    SLICE_X52Y79         MUXF8 (Prop_muxf8_I0_O)      0.104   212.580 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_8/O
                         net (fo=1, routed)           1.034   213.614    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_8_n_0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.316   213.930 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_4/O
                         net (fo=3, routed)           1.146   215.076    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_4_n_0
    SLICE_X47Y85         LUT4 (Prop_lut4_I3_O)        0.124   215.200 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_123/O
                         net (fo=1, routed)           0.000   215.200    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_123_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   215.598 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_94/CO[3]
                         net (fo=1, routed)           0.000   215.598    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_94_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   215.712 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_65/CO[3]
                         net (fo=1, routed)           0.000   215.712    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_65_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   215.826 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_33/CO[3]
                         net (fo=12, routed)          0.000   215.826    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_33_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   216.048 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_11/O[0]
                         net (fo=58, routed)          3.833   219.881    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_11_n_7
    SLICE_X88Y105        LUT4 (Prop_lut4_I3_O)        0.299   220.180 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_39/O
                         net (fo=27, routed)          0.460   220.639    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_39_n_0
    SLICE_X88Y106        LUT4 (Prop_lut4_I2_O)        0.124   220.763 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_49/O
                         net (fo=10, routed)          0.754   221.517    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_49_n_0
    SLICE_X88Y107        LUT2 (Prop_lut2_I1_O)        0.124   221.641 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_51/O
                         net (fo=194, routed)         7.111   228.752    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_51_n_0
    SLICE_X30Y55         LUT6 (Prop_lut6_I2_O)        0.124   228.876 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_329/O
                         net (fo=1, routed)           1.391   230.267    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_329_n_0
    SLICE_X30Y74         LUT6 (Prop_lut6_I3_O)        0.124   230.391 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_278/O
                         net (fo=1, routed)           1.008   231.399    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_278_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.124   231.523 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_230/O
                         net (fo=2, routed)           2.472   233.995    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_230_n_0
    SLICE_X84Y102        LUT4 (Prop_lut4_I2_O)        0.124   234.119 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_176/O
                         net (fo=1, routed)           0.000   234.119    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_176_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   234.517 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000   234.517    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_146_n_0
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.631 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000   234.631    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_124_n_0
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.745 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_96/CO[3]
                         net (fo=1, routed)           0.000   234.745    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_96_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.859 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_52/CO[3]
                         net (fo=14, routed)          0.000   234.859    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_52_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   235.081 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_20/O[0]
                         net (fo=69, routed)          1.282   236.363    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_20_n_7
    SLICE_X89Y107        LUT4 (Prop_lut4_I3_O)        0.327   236.690 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_41/O
                         net (fo=49, routed)          1.112   237.802    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_41_n_0
    SLICE_X88Y106        LUT4 (Prop_lut4_I1_O)        0.354   238.156 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_57/O
                         net (fo=5, routed)           0.843   238.998    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_57_n_0
    SLICE_X88Y107        LUT2 (Prop_lut2_I1_O)        0.352   239.350 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_31/O
                         net (fo=101, routed)         5.874   245.224    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_31_n_0
    SLICE_X63Y61         MUXF7 (Prop_muxf7_S_O)       0.484   245.708 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_5/O
                         net (fo=1, routed)           0.672   246.380    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_5_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I1_O)        0.299   246.679 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_3/O
                         net (fo=3, routed)           2.162   248.841    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_3_n_0
    SLICE_X45Y82         LUT4 (Prop_lut4_I2_O)        0.124   248.965 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_133/O
                         net (fo=1, routed)           0.000   248.965    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_133_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   249.363 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   249.363    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_119_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.477 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_103/CO[3]
                         net (fo=1, routed)           0.000   249.477    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_103_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.591 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_65/CO[3]
                         net (fo=1, routed)           0.000   249.591    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_65_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.705 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_34/CO[3]
                         net (fo=5, routed)           0.000   249.705    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_34_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   249.927 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_10/O[0]
                         net (fo=44, routed)          4.095   254.023    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_10_n_7
    SLICE_X83Y106        LUT4 (Prop_lut4_I3_O)        0.299   254.322 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_42/O
                         net (fo=31, routed)          0.514   254.835    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_42_n_0
    SLICE_X88Y106        LUT6 (Prop_lut6_I4_O)        0.124   254.959 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_52/O
                         net (fo=43, routed)          1.503   256.462    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_52_n_0
    SLICE_X83Y101        LUT3 (Prop_lut3_I2_O)        0.153   256.615 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_47/O
                         net (fo=64, routed)          7.074   263.689    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_47_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I4_O)        0.327   264.016 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][0]_i_3/O
                         net (fo=2, routed)           1.892   265.908    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][0]_i_3_n_0
    SLICE_X51Y100        LUT5 (Prop_lut5_I0_O)        0.124   266.032 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_172/O
                         net (fo=2, routed)           1.377   267.408    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_172_n_0
    SLICE_X52Y103        LUT4 (Prop_lut4_I0_O)        0.124   267.532 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_157/O
                         net (fo=1, routed)           0.000   267.532    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_157_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   268.064 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000   268.064    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_131_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   268.178 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_105/CO[3]
                         net (fo=1, routed)           0.000   268.178    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_105_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   268.292 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_75/CO[3]
                         net (fo=1, routed)           0.000   268.292    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_75_n_0
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   268.406 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_55/CO[3]
                         net (fo=14, routed)          0.000   268.406    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_55_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   268.628 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_19/O[0]
                         net (fo=54, routed)          4.191   272.820    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_19_n_7
    SLICE_X91Y101        LUT4 (Prop_lut4_I3_O)        0.299   273.119 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_83/O
                         net (fo=22, routed)          1.924   275.043    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_83_n_0
    SLICE_X88Y106        LUT6 (Prop_lut6_I4_O)        0.124   275.167 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_45/O
                         net (fo=18, routed)          1.622   276.789    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_45_n_0
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.149   276.938 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_75/O
                         net (fo=64, routed)          3.496   280.434    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_75_n_0
    SLICE_X43Y70         MUXF7 (Prop_muxf7_S_O)       0.484   280.918 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][15]_i_6/O
                         net (fo=2, routed)           1.003   281.921    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][15]_i_6_n_0
    SLICE_X44Y70         LUT3 (Prop_lut3_I2_O)        0.329   282.250 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_202/O
                         net (fo=1, routed)           0.848   283.098    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_202_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I0_O)        0.327   283.425 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_178/O
                         net (fo=2, routed)           0.946   284.372    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_178_n_0
    SLICE_X47Y71         LUT4 (Prop_lut4_I2_O)        0.124   284.496 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_149/O
                         net (fo=1, routed)           0.000   284.496    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_149_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   284.897 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   284.897    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_119_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   285.011 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_84/CO[3]
                         net (fo=1, routed)           0.000   285.011    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_84_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   285.125 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_47/CO[3]
                         net (fo=6, routed)           0.000   285.125    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_47_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   285.347 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_20/O[0]
                         net (fo=62, routed)          3.841   289.187    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_20_n_7
    SLICE_X90Y99         LUT4 (Prop_lut4_I3_O)        0.299   289.486 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_59/O
                         net (fo=36, routed)          1.610   291.096    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_59_n_0
    SLICE_X89Y102        LUT6 (Prop_lut6_I5_O)        0.124   291.220 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_63/O
                         net (fo=168, routed)         2.592   293.812    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_63_n_0
    SLICE_X91Y99         LUT4 (Prop_lut4_I3_O)        0.152   293.964 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_72/O
                         net (fo=32, routed)          5.273   299.237    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_72_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I4_O)        0.332   299.569 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_6/O
                         net (fo=1, routed)           0.000   299.569    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_6_n_0
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217   299.786 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_3/O
                         net (fo=3, routed)           3.120   302.906    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_3_n_0
    SLICE_X83Y91         LUT4 (Prop_lut4_I1_O)        0.299   303.205 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_148/O
                         net (fo=1, routed)           0.000   303.205    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_148_n_0
    SLICE_X83Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   303.737 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000   303.737    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_132_n_0
    SLICE_X83Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   303.851 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000   303.851    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_114_n_0
    SLICE_X83Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   303.965 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_74/CO[3]
                         net (fo=1, routed)           0.000   303.965    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_74_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   304.079 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_35/CO[3]
                         net (fo=4, routed)           0.000   304.079    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_35_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   304.301 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_14/O[0]
                         net (fo=45, routed)          3.409   307.710    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_14_n_7
    SLICE_X100Y103       LUT3 (Prop_lut3_I0_O)        0.299   308.009 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_20/O
                         net (fo=13, routed)          0.900   308.909    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_20_n_0
    SLICE_X109Y103       LUT5 (Prop_lut5_I3_O)        0.124   309.033 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_37/O
                         net (fo=41, routed)          4.628   313.661    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_37_n_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I1_O)        0.124   313.785 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][8]_i_4/O
                         net (fo=3, routed)           1.198   314.983    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][8]_i_4_n_0
    SLICE_X92Y83         LUT4 (Prop_lut4_I3_O)        0.124   315.107 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_135/O
                         net (fo=1, routed)           0.000   315.107    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_135_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   315.620 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000   315.620    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_106_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   315.737 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_69/CO[3]
                         net (fo=1, routed)           0.000   315.737    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_69_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   315.854 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_35/CO[3]
                         net (fo=10, routed)          0.000   315.854    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_35_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   316.073 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_12/O[0]
                         net (fo=74, routed)          2.458   318.531    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_12_n_7
    SLICE_X113Y92        LUT4 (Prop_lut4_I3_O)        0.295   318.826 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_40/O
                         net (fo=33, routed)          2.059   320.884    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_40_n_0
    SLICE_X91Y97         LUT6 (Prop_lut6_I5_O)        0.124   321.008 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_53/O
                         net (fo=12, routed)          2.914   323.922    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_53_n_0
    SLICE_X110Y92        LUT4 (Prop_lut4_I0_O)        0.124   324.046 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_46/O
                         net (fo=64, routed)          6.293   330.339    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_46_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I2_O)        0.124   330.463 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_295/O
                         net (fo=1, routed)           0.784   331.247    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_295_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124   331.371 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_247/O
                         net (fo=2, routed)           2.261   333.632    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_247_n_0
    SLICE_X95Y98         LUT4 (Prop_lut4_I2_O)        0.124   333.756 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_191/O
                         net (fo=1, routed)           0.000   333.756    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_191_n_0
    SLICE_X95Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   334.288 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000   334.288    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_157_n_0
    SLICE_X95Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   334.402 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_134/CO[3]
                         net (fo=1, routed)           0.001   334.402    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_134_n_0
    SLICE_X95Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   334.516 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_102/CO[3]
                         net (fo=1, routed)           0.000   334.516    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_102_n_0
    SLICE_X95Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   334.630 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_56/CO[3]
                         net (fo=26, routed)          0.000   334.630    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_56_n_0
    SLICE_X95Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   334.852 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_22/O[0]
                         net (fo=70, routed)          3.623   338.476    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_22_n_7
    SLICE_X110Y89        LUT4 (Prop_lut4_I3_O)        0.299   338.775 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_80/O
                         net (fo=41, routed)          1.336   340.111    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_80_n_0
    SLICE_X110Y88        LUT5 (Prop_lut5_I4_O)        0.152   340.263 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_88/O
                         net (fo=11, routed)          1.002   341.265    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_88_n_0
    SLICE_X110Y86        LUT2 (Prop_lut2_I0_O)        0.352   341.617 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_92/O
                         net (fo=64, routed)          6.403   348.019    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_92_n_0
    SLICE_X81Y86         MUXF7 (Prop_muxf7_S_O)       0.504   348.523 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_7/O
                         net (fo=1, routed)           0.997   349.520    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_7_n_0
    SLICE_X82Y86         LUT5 (Prop_lut5_I4_O)        0.298   349.818 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_3/O
                         net (fo=3, routed)           1.388   351.206    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_3_n_0
    SLICE_X94Y91         LUT4 (Prop_lut4_I2_O)        0.124   351.330 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_153/O
                         net (fo=1, routed)           0.000   351.330    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_153_n_0
    SLICE_X94Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   351.706 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   351.706    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_119_n_0
    SLICE_X94Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   351.823 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_69/CO[3]
                         net (fo=1, routed)           0.000   351.823    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_69_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   351.940 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_29/CO[3]
                         net (fo=1, routed)           0.000   351.940    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_29_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   352.057 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_12/CO[3]
                         net (fo=61, routed)          2.034   354.091    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_12_n_0
    SLICE_X107Y89        LUT3 (Prop_lut3_I0_O)        0.152   354.243 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_21/O
                         net (fo=31, routed)          1.647   355.891    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_21_n_0
    SLICE_X110Y94        LUT5 (Prop_lut5_I4_O)        0.360   356.251 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_99/O
                         net (fo=113, routed)         0.304   356.554    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_21_0
    SLICE_X110Y94        LUT4 (Prop_lut4_I2_O)        0.332   356.886 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_47/O
                         net (fo=65, routed)          1.282   358.168    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_47_n_0
    SLICE_X103Y91        LUT5 (Prop_lut5_I4_O)        0.124   358.292 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_107/O
                         net (fo=32, routed)          5.670   363.962    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_107_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I4_O)        0.124   364.086 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_10/O
                         net (fo=1, routed)           1.645   365.732    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_10_n_0
    SLICE_X80Y86         LUT5 (Prop_lut5_I4_O)        0.124   365.856 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_4/O
                         net (fo=3, routed)           1.591   367.447    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_4_n_0
    SLICE_X84Y96         LUT4 (Prop_lut4_I3_O)        0.124   367.571 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_150/O
                         net (fo=1, routed)           0.000   367.571    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_150_n_0
    SLICE_X84Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   367.969 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_117/CO[3]
                         net (fo=1, routed)           0.000   367.969    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_117_n_0
    SLICE_X84Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   368.083 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_60/CO[3]
                         net (fo=1, routed)           0.000   368.083    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_60_n_0
    SLICE_X84Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   368.197 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   368.197    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_24_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   368.311 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_10/CO[3]
                         net (fo=73, routed)          3.560   371.870    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_10_n_0
    SLICE_X113Y85        LUT3 (Prop_lut3_I0_O)        0.150   372.020 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_22/O
                         net (fo=27, routed)          1.592   373.612    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_22_n_0
    SLICE_X113Y93        LUT6 (Prop_lut6_I3_O)        0.326   373.938 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_96/O
                         net (fo=16, routed)          1.526   375.464    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_96_n_0
    SLICE_X110Y77        LUT2 (Prop_lut2_I0_O)        0.124   375.588 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_91/O
                         net (fo=32, routed)          3.593   379.180    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_91_n_0
    SLICE_X67Y71         MUXF8 (Prop_muxf8_S_O)       0.273   379.453 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_9/O
                         net (fo=1, routed)           1.363   380.816    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_9_n_0
    SLICE_X67Y73         LUT6 (Prop_lut6_I0_O)        0.316   381.132 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_4/O
                         net (fo=3, routed)           1.830   382.962    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_4_n_0
    SLICE_X94Y73         LUT4 (Prop_lut4_I0_O)        0.124   383.086 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_144/O
                         net (fo=1, routed)           0.000   383.086    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_144_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   383.599 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_109/CO[3]
                         net (fo=1, routed)           0.000   383.599    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_109_n_0
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   383.716 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_65/CO[3]
                         net (fo=1, routed)           0.009   383.725    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_65_n_0
    SLICE_X94Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   383.842 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000   383.842    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_26_n_0
    SLICE_X94Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   383.959 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_12/CO[3]
                         net (fo=68, routed)          3.322   387.281    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_12_n_0
    SLICE_X110Y80        LUT4 (Prop_lut4_I3_O)        0.124   387.405 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_130/O
                         net (fo=113, routed)         5.082   392.488    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_130_n_0
    SLICE_X110Y77        LUT6 (Prop_lut6_I0_O)        0.124   392.612 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_89/O
                         net (fo=1, routed)           0.488   393.099    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_89_n_0
    SLICE_X110Y77        LUT5 (Prop_lut5_I4_O)        0.119   393.218 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_38/O
                         net (fo=32, routed)          3.729   396.947    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_38_n_0
    SLICE_X67Y67         LUT5 (Prop_lut5_I3_O)        0.332   397.279 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][3]_i_4/O
                         net (fo=3, routed)           2.256   399.536    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][3]_i_4_n_0
    SLICE_X97Y71         LUT4 (Prop_lut4_I0_O)        0.124   399.660 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_157/O
                         net (fo=1, routed)           0.000   399.660    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_157_n_0
    SLICE_X97Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   400.210 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_140/CO[3]
                         net (fo=1, routed)           0.000   400.210    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_140_n_0
    SLICE_X97Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   400.324 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   400.324    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_119_n_0
    SLICE_X97Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   400.438 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000   400.438    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_71_n_0
    SLICE_X97Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   400.552 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_34/CO[3]
                         net (fo=8, routed)           0.009   400.561    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_34_n_0
    SLICE_X97Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   400.783 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_12/O[0]
                         net (fo=58, routed)          1.791   402.573    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_12_n_7
    SLICE_X110Y73        LUT4 (Prop_lut4_I3_O)        0.299   402.872 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_66/O
                         net (fo=27, routed)          2.438   405.311    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_66_n_0
    SLICE_X113Y84        LUT5 (Prop_lut5_I0_O)        0.124   405.435 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_121/O
                         net (fo=1, routed)           0.526   405.960    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_121_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I5_O)        0.124   406.084 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_73/O
                         net (fo=9, routed)           1.957   408.042    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_73_n_0
    SLICE_X111Y70        LUT4 (Prop_lut4_I0_O)        0.124   408.166 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_37/O
                         net (fo=32, routed)          4.572   412.738    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_37_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I2_O)        0.124   412.862 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][8]_i_3/O
                         net (fo=3, routed)           1.982   414.844    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][8]_i_3_n_0
    SLICE_X100Y61        LUT4 (Prop_lut4_I2_O)        0.124   414.968 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_158/O
                         net (fo=1, routed)           0.000   414.968    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_158_n_0
    SLICE_X100Y61        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   415.481 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000   415.481    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_124_n_0
    SLICE_X100Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   415.598 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_81/CO[3]
                         net (fo=1, routed)           0.000   415.598    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_81_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   415.715 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_41/CO[3]
                         net (fo=23, routed)          0.000   415.715    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_41_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   415.934 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_14/O[0]
                         net (fo=65, routed)          2.731   418.665    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_14_n_7
    SLICE_X111Y71        LUT4 (Prop_lut4_I3_O)        0.321   418.986 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_91/O
                         net (fo=29, routed)          1.523   420.509    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_91_n_0
    SLICE_X108Y70        LUT4 (Prop_lut4_I2_O)        0.326   420.835 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_52/O
                         net (fo=39, routed)          2.077   422.912    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_52_n_0
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.152   423.064 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_48/O
                         net (fo=258, routed)         5.741   428.805    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_48_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I4_O)        0.332   429.137 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_16/O
                         net (fo=1, routed)           0.000   429.137    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_16_n_0
    SLICE_X65Y72         MUXF7 (Prop_muxf7_I1_O)      0.217   429.354 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_6/O
                         net (fo=2, routed)           1.463   430.817    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_6_n_0
    SLICE_X82Y72         LUT6 (Prop_lut6_I0_O)        0.299   431.116 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_231/O
                         net (fo=2, routed)           1.432   432.548    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_231_n_0
    SLICE_X96Y76         LUT4 (Prop_lut4_I2_O)        0.124   432.672 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_198/O
                         net (fo=1, routed)           0.000   432.672    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_198_n_0
    SLICE_X96Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   433.205 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000   433.205    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_167_n_0
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.322 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_141/CO[3]
                         net (fo=1, routed)           0.000   433.322    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_141_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.439 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_93/CO[3]
                         net (fo=1, routed)           0.000   433.439    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_93_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.556 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_57/CO[3]
                         net (fo=7, routed)           0.000   433.556    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_57_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   433.775 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_22/O[0]
                         net (fo=49, routed)          3.208   436.983    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_22_n_7
    SLICE_X111Y71        LUT6 (Prop_lut6_I4_O)        0.295   437.278 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_61/O
                         net (fo=7, routed)           0.737   438.014    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_61_n_0
    SLICE_X111Y70        LUT3 (Prop_lut3_I2_O)        0.150   438.164 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_56/O
                         net (fo=128, routed)         4.764   442.928    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_56_n_0
    SLICE_X112Y62        MUXF7 (Prop_muxf7_S_O)       0.522   443.450 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][22]_i_5/O
                         net (fo=1, routed)           0.944   444.395    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][22]_i_5_n_0
    SLICE_X111Y61        LUT6 (Prop_lut6_I0_O)        0.298   444.693 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][22]_i_3/O
                         net (fo=3, routed)           1.244   445.937    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort16q[31]__0[22]
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124   446.061 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_106/O
                         net (fo=1, routed)           0.000   446.061    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_106_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   446.462 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_66/CO[3]
                         net (fo=1, routed)           0.000   446.462    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_66_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   446.576 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000   446.576    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_35_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   446.798 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_12/O[0]
                         net (fo=32, routed)          2.620   449.418    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_12_n_7
    SLICE_X83Y62         LUT5 (Prop_lut5_I3_O)        0.299   449.717 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][7]_i_2/O
                         net (fo=1, routed)           0.697   450.413    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][7]_i_2_n_0
    SLICE_X66Y62         LUT3 (Prop_lut3_I2_O)        0.117   450.530 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][7]_i_1/O
                         net (fo=1, routed)           1.545   452.075    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16_n_1068
    SLICE_X34Y61         LDCE (DToQ_ldce_D_Q)         0.686   452.761 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort32_reg[31][7]/Q
                         net (fo=1, routed)           0.725   453.486    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/Q[7]
    SLICE_X34Y56         FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.480  5179.608    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/s00_axis_aclk
    SLICE_X34Y56         FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[7]/C
                         clock pessimism              0.129  5179.737    
                         clock uncertainty          -77.654  5102.083    
    SLICE_X34Y56         FDCE (Setup_fdce_C_D)       -0.045  5102.039    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[7]
  -------------------------------------------------------------------
                         required time                       5102.039    
                         arrival time                        -453.487    
  -------------------------------------------------------------------
                         slack                               4648.552    

Slack (MET) :             4648.652ns  (required time - arrival time)
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        450.196ns  (logic 61.206ns (13.595%)  route 388.990ns (86.405%))
  Logic Levels:           287  (CARRY4=129 LDCE=1 LUT2=12 LUT3=15 LUT4=50 LUT5=21 LUT6=48 MUXF7=8 MUXF8=3)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 5179.597 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.862     3.156    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/s00_axis_aclk
    SLICE_X106Y58        FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y58        FDCE (Prop_fdce_C_Q)         0.456     3.612 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[26]/Q
                         net (fo=56, routed)          6.812    10.424    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/Q[26]
    SLICE_X57Y96         LUT4 (Prop_lut4_I2_O)        0.124    10.548 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/sort32_reg[1][31]_i_20/O
                         net (fo=1, routed)           0.000    10.548    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_32[1]
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.098 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_3/CO[3]
                         net (fo=315, routed)         5.588    16.686    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/CO[0]
    SLICE_X86Y109        LUT3 (Prop_lut3_I1_O)        0.150    16.836 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/sort32_reg[1][31]_i_76/O
                         net (fo=1, routed)           1.181    18.016    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_4_1
    SLICE_X60Y114        LUT6 (Prop_lut6_I2_O)        0.328    18.344 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_26/O
                         net (fo=1, routed)           1.098    19.442    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_26_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.968 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.968    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_4_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.082 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_2/CO[3]
                         net (fo=187, routed)         5.949    26.031    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_2_n_0
    SLICE_X40Y127        LUT5 (Prop_lut5_I2_O)        0.124    26.155 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][25]_i_3/O
                         net (fo=3, routed)           1.464    27.619    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][25]_i_3_n_0
    SLICE_X40Y117        LUT4 (Prop_lut4_I1_O)        0.124    27.743 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_13/O
                         net (fo=1, routed)           0.000    27.743    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_13_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.275 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_3/CO[3]
                         net (fo=123, routed)         1.772    30.047    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_3_n_0
    SLICE_X35Y124        LUT3 (Prop_lut3_I2_O)        0.150    30.197 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_5/O
                         net (fo=72, routed)          3.482    33.679    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_5_n_0
    SLICE_X42Y127        LUT6 (Prop_lut6_I4_O)        0.326    34.005 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][26]_i_3/O
                         net (fo=3, routed)           1.536    35.542    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][26]_i_3_n_0
    SLICE_X36Y120        LUT4 (Prop_lut4_I0_O)        0.124    35.666 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_14/O
                         net (fo=1, routed)           0.000    35.666    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_14_n_0
    SLICE_X36Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.199 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_3/CO[3]
                         net (fo=128, routed)         1.373    37.571    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_3_n_0
    SLICE_X35Y124        LUT4 (Prop_lut4_I3_O)        0.124    37.695 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_26/O
                         net (fo=33, routed)          3.470    41.165    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_26_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I2_O)        0.124    41.289 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_4/O
                         net (fo=1, routed)           0.845    42.135    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_4_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I5_O)        0.124    42.259 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_2/O
                         net (fo=3, routed)           1.407    43.666    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_2_n_0
    SLICE_X37Y117        LUT4 (Prop_lut4_I0_O)        0.124    43.790 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_42/O
                         net (fo=1, routed)           0.000    43.790    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_42_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.340 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.340    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_27_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.454 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.454    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_17_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.568 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.568    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_6_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.682 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_3/CO[3]
                         net (fo=63, routed)          2.037    46.719    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_3_n_0
    SLICE_X40Y127        LUT5 (Prop_lut5_I0_O)        0.150    46.869 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_19/O
                         net (fo=163, routed)         6.053    52.922    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_19_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I3_O)        0.326    53.248 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_5/O
                         net (fo=1, routed)           0.363    53.611    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_5_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I0_O)        0.124    53.735 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_3/O
                         net (fo=3, routed)           1.604    55.339    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_3_n_0
    SLICE_X41Y116        LUT4 (Prop_lut4_I0_O)        0.124    55.463 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_45/O
                         net (fo=1, routed)           0.000    55.463    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_45_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.861 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.861    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_31_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.975 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    55.975    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_22_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.089 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.089    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_9_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.203 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_3/CO[3]
                         net (fo=313, routed)         2.548    58.751    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_3_n_0
    SLICE_X44Y128        LUT6 (Prop_lut6_I5_O)        0.124    58.875 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_20/O
                         net (fo=32, routed)          3.479    62.354    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_20_n_0
    SLICE_X44Y111        LUT6 (Prop_lut6_I2_O)        0.124    62.478 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_4/O
                         net (fo=1, routed)           0.655    63.133    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_4_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I1_O)        0.124    63.257 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_2/O
                         net (fo=3, routed)           0.890    64.148    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_2_n_0
    SLICE_X46Y116        LUT4 (Prop_lut4_I2_O)        0.124    64.272 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_47/O
                         net (fo=1, routed)           0.000    64.272    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_47_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.805 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.805    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_32_n_0
    SLICE_X46Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.922 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.922    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_22_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.039 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.039    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_8_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.156 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_3/CO[3]
                         net (fo=306, routed)         2.935    68.091    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_3_n_0
    SLICE_X45Y128        LUT6 (Prop_lut6_I4_O)        0.124    68.215 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_21/O
                         net (fo=39, routed)          4.326    72.540    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_21_n_0
    SLICE_X30Y109        LUT5 (Prop_lut5_I2_O)        0.124    72.664 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][3]_i_3/O
                         net (fo=3, routed)           1.796    74.460    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][3]_i_3_n_0
    SLICE_X48Y117        LUT4 (Prop_lut4_I1_O)        0.124    74.584 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_54/O
                         net (fo=1, routed)           0.000    74.584    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_54_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.134 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.134    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_39_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.248 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.248    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_28_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.362 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.362    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_10_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.476 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_3/CO[3]
                         net (fo=72, routed)          4.374    79.850    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_3_n_0
    SLICE_X82Y127        LUT2 (Prop_lut2_I0_O)        0.146    79.996 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_25/O
                         net (fo=71, routed)          2.694    82.691    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_25_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I4_O)        0.328    83.019 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_6/O
                         net (fo=1, routed)           0.670    83.689    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_6_n_0
    SLICE_X50Y111        LUT5 (Prop_lut5_I2_O)        0.124    83.813 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_3/O
                         net (fo=3, routed)           1.736    85.549    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_3_n_0
    SLICE_X54Y114        LUT4 (Prop_lut4_I3_O)        0.124    85.673 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_60/O
                         net (fo=1, routed)           0.000    85.673    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_60_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    86.186 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    86.186    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_44_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.303 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    86.303    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_35_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.420 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    86.420    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_26_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.537 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_13/CO[3]
                         net (fo=6, routed)           0.000    86.537    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_13_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    86.756 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_4/O[0]
                         net (fo=67, routed)          1.881    88.637    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_4_n_7
    SLICE_X53Y129        LUT6 (Prop_lut6_I0_O)        0.295    88.932 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_31/O
                         net (fo=6, routed)           1.492    90.423    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_31_n_0
    SLICE_X61Y127        LUT3 (Prop_lut3_I0_O)        0.124    90.547 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_14/O
                         net (fo=33, routed)          0.296    90.844    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_14_n_0
    SLICE_X61Y127        LUT4 (Prop_lut4_I3_O)        0.118    90.962 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_16/O
                         net (fo=32, routed)          3.912    94.873    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_16_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.326    95.199 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][2]_i_2/O
                         net (fo=3, routed)           1.414    96.613    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][2]_i_2_n_0
    SLICE_X58Y109        LUT4 (Prop_lut4_I2_O)        0.124    96.737 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_57/O
                         net (fo=1, routed)           0.000    96.737    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_57_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.270 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    97.270    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_38_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.387 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.387    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_22_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.504 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    97.504    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_5_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.621 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_2/CO[3]
                         net (fo=80, routed)          2.550   100.172    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_2_n_0
    SLICE_X80Y119        LUT2 (Prop_lut2_I0_O)        0.152   100.324 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_33/O
                         net (fo=96, routed)          5.345   105.669    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[9].Register_Cond_16/sort32_reg[10][0]_i_2
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.332   106.001 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[9].Register_Cond_16/sort32_reg[10][4]_i_4/O
                         net (fo=1, routed)           1.378   107.379    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_52_3
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124   107.503 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][4]_i_2/O
                         net (fo=3, routed)           2.570   110.073    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][4]_i_2_n_0
    SLICE_X64Y105        LUT4 (Prop_lut4_I2_O)        0.124   110.197 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_56/O
                         net (fo=1, routed)           0.000   110.197    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_56_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   110.595 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000   110.595    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_41_n_0
    SLICE_X64Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.709 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   110.709    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_24_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.823 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000   110.823    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_5_n_0
    SLICE_X64Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.937 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_2/CO[3]
                         net (fo=78, routed)          4.099   115.035    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_2_n_0
    SLICE_X80Y119        LUT4 (Prop_lut4_I2_O)        0.124   115.159 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_16/O
                         net (fo=100, routed)         5.666   120.825    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_16_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I2_O)        0.124   120.949 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_4/O
                         net (fo=1, routed)           1.716   122.665    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_4_n_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.124   122.789 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_2/O
                         net (fo=3, routed)           1.548   124.338    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_2_n_0
    SLICE_X52Y108        LUT4 (Prop_lut4_I2_O)        0.124   124.462 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_55/O
                         net (fo=1, routed)           0.000   124.462    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_55_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   124.860 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000   124.860    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_41_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.974 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_32/CO[3]
                         net (fo=1, routed)           0.000   124.974    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_32_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.088 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_23/CO[3]
                         net (fo=1, routed)           0.000   125.088    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_23_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.202 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_15/CO[3]
                         net (fo=10, routed)          0.000   125.202    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_15_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   125.424 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_4/O[0]
                         net (fo=61, routed)          3.452   128.876    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_4_n_7
    SLICE_X81Y123        LUT2 (Prop_lut2_I1_O)        0.325   129.201 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_22/O
                         net (fo=3, routed)           0.316   129.516    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_22_n_0
    SLICE_X81Y122        LUT6 (Prop_lut6_I0_O)        0.326   129.842 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_8/O
                         net (fo=32, routed)          5.611   135.453    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_8_n_0
    SLICE_X36Y123        LUT6 (Prop_lut6_I4_O)        0.124   135.577 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][12]_i_2/O
                         net (fo=3, routed)           1.380   136.957    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][12]_i_2_n_0
    SLICE_X49Y104        LUT4 (Prop_lut4_I2_O)        0.124   137.081 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_50/O
                         net (fo=1, routed)           0.000   137.081    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_50_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   137.479 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000   137.479    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_35_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.593 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000   137.593    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_26_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.707 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_15/CO[3]
                         net (fo=10, routed)          0.000   137.707    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_15_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   137.929 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_4/O[0]
                         net (fo=72, routed)          4.434   142.363    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_4_n_7
    SLICE_X80Y120        LUT2 (Prop_lut2_I1_O)        0.327   142.690 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_35/O
                         net (fo=4, routed)           0.890   143.580    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_35_n_0
    SLICE_X81Y120        LUT6 (Prop_lut6_I5_O)        0.326   143.906 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_19/O
                         net (fo=115, routed)         5.474   149.380    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_19_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I0_O)        0.124   149.504 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_7/O
                         net (fo=1, routed)           0.674   150.178    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_7_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I5_O)        0.124   150.302 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_2/O
                         net (fo=3, routed)           3.669   153.971    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_2_n_0
    SLICE_X63Y102        LUT4 (Prop_lut4_I1_O)        0.124   154.095 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_62/O
                         net (fo=1, routed)           0.000   154.095    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_62_n_0
    SLICE_X63Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   154.496 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_49/CO[3]
                         net (fo=1, routed)           0.000   154.496    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_49_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.610 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_40/CO[3]
                         net (fo=1, routed)           0.000   154.610    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_40_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.724 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000   154.724    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_26_n_0
    SLICE_X63Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.838 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_17/CO[3]
                         net (fo=14, routed)          0.000   154.838    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_17_n_0
    SLICE_X63Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   155.060 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_4/O[0]
                         net (fo=72, routed)          1.880   156.940    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_4_n_7
    SLICE_X65Y119        LUT5 (Prop_lut5_I3_O)        0.299   157.239 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_20/O
                         net (fo=102, routed)         2.672   159.911    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_20_n_0
    SLICE_X61Y126        LUT3 (Prop_lut3_I1_O)        0.150   160.061 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_18/O
                         net (fo=32, routed)          4.824   164.885    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_18_n_0
    SLICE_X30Y88         LUT6 (Prop_lut6_I4_O)        0.326   165.211 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_4/O
                         net (fo=1, routed)           2.077   167.287    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_4_n_0
    SLICE_X29Y120        LUT5 (Prop_lut5_I0_O)        0.124   167.411 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_2/O
                         net (fo=3, routed)           2.172   169.583    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_2_n_0
    SLICE_X53Y104        LUT4 (Prop_lut4_I2_O)        0.124   169.707 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_58/O
                         net (fo=1, routed)           0.000   169.707    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_58_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   170.108 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_45/CO[3]
                         net (fo=1, routed)           0.000   170.108    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_45_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.222 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_36/CO[3]
                         net (fo=1, routed)           0.000   170.222    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_36_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.336 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000   170.336    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_27_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.450 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_15/CO[3]
                         net (fo=11, routed)          0.000   170.450    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_15_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   170.672 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_4/O[0]
                         net (fo=76, routed)          2.579   173.251    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_4_n_7
    SLICE_X84Y117        LUT2 (Prop_lut2_I1_O)        0.299   173.550 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_12/O
                         net (fo=24, routed)          0.292   173.842    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_12_n_0
    SLICE_X84Y117        LUT6 (Prop_lut6_I0_O)        0.124   173.966 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_14/O
                         net (fo=70, routed)          4.690   178.655    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_14_n_0
    SLICE_X60Y68         MUXF7 (Prop_muxf7_S_O)       0.296   178.951 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_4/O
                         net (fo=1, routed)           0.000   178.951    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_4_n_0
    SLICE_X60Y68         MUXF8 (Prop_muxf8_I0_O)      0.104   179.055 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_2/O
                         net (fo=3, routed)           2.072   181.127    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_2_n_0
    SLICE_X59Y90         LUT4 (Prop_lut4_I2_O)        0.316   181.443 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_61/O
                         net (fo=1, routed)           0.000   181.443    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_61_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   181.993 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_46/CO[3]
                         net (fo=1, routed)           0.000   181.993    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_46_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.107 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_37/CO[3]
                         net (fo=1, routed)           0.000   182.107    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_37_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.221 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   182.221    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_24_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.335 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_11/CO[3]
                         net (fo=8, routed)           0.000   182.335    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_11_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   182.557 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_4/O[0]
                         net (fo=72, routed)          4.120   186.678    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_4_n_7
    SLICE_X67Y111        LUT5 (Prop_lut5_I3_O)        0.299   186.977 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_47/O
                         net (fo=142, routed)         1.478   188.455    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_47_n_0
    SLICE_X84Y115        LUT3 (Prop_lut3_I0_O)        0.124   188.579 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_44/O
                         net (fo=32, routed)          6.261   194.839    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_44_n_0
    SLICE_X30Y86         LUT6 (Prop_lut6_I4_O)        0.124   194.963 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][3]_i_3/O
                         net (fo=2, routed)           1.260   196.224    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][3]_i_3_n_0
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.124   196.348 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_186/O
                         net (fo=2, routed)           1.358   197.706    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_186_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I5_O)        0.124   197.830 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_174/O
                         net (fo=1, routed)           0.774   198.604    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_174_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   199.111 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_156/CO[3]
                         net (fo=1, routed)           0.001   199.111    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_156_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   199.225 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000   199.225    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_131_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   199.339 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000   199.339    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_90_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   199.453 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_51/CO[3]
                         net (fo=14, routed)          0.000   199.453    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_51_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   199.675 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_15/O[0]
                         net (fo=53, routed)          2.736   202.411    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_15_n_7
    SLICE_X87Y110        LUT3 (Prop_lut3_I0_O)        0.327   202.738 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_21/O
                         net (fo=16, routed)          0.964   203.703    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_21_n_0
    SLICE_X88Y114        LUT6 (Prop_lut6_I1_O)        0.332   204.035 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_78/O
                         net (fo=14, routed)          1.669   205.704    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_78_n_0
    SLICE_X86Y104        LUT2 (Prop_lut2_I1_O)        0.124   205.828 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_103/O
                         net (fo=64, routed)          6.352   212.180    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_103_n_0
    SLICE_X52Y79         MUXF7 (Prop_muxf7_S_O)       0.296   212.476 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_13/O
                         net (fo=1, routed)           0.000   212.476    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_13_n_0
    SLICE_X52Y79         MUXF8 (Prop_muxf8_I0_O)      0.104   212.580 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_8/O
                         net (fo=1, routed)           1.034   213.614    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_8_n_0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.316   213.930 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_4/O
                         net (fo=3, routed)           1.146   215.076    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_4_n_0
    SLICE_X47Y85         LUT4 (Prop_lut4_I3_O)        0.124   215.200 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_123/O
                         net (fo=1, routed)           0.000   215.200    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_123_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   215.598 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_94/CO[3]
                         net (fo=1, routed)           0.000   215.598    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_94_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   215.712 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_65/CO[3]
                         net (fo=1, routed)           0.000   215.712    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_65_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   215.826 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_33/CO[3]
                         net (fo=12, routed)          0.000   215.826    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_33_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   216.048 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_11/O[0]
                         net (fo=58, routed)          3.833   219.881    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_11_n_7
    SLICE_X88Y105        LUT4 (Prop_lut4_I3_O)        0.299   220.180 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_39/O
                         net (fo=27, routed)          0.460   220.639    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_39_n_0
    SLICE_X88Y106        LUT4 (Prop_lut4_I2_O)        0.124   220.763 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_49/O
                         net (fo=10, routed)          0.754   221.517    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_49_n_0
    SLICE_X88Y107        LUT2 (Prop_lut2_I1_O)        0.124   221.641 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_51/O
                         net (fo=194, routed)         7.111   228.752    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_51_n_0
    SLICE_X30Y55         LUT6 (Prop_lut6_I2_O)        0.124   228.876 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_329/O
                         net (fo=1, routed)           1.391   230.267    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_329_n_0
    SLICE_X30Y74         LUT6 (Prop_lut6_I3_O)        0.124   230.391 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_278/O
                         net (fo=1, routed)           1.008   231.399    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_278_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.124   231.523 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_230/O
                         net (fo=2, routed)           2.472   233.995    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_230_n_0
    SLICE_X84Y102        LUT4 (Prop_lut4_I2_O)        0.124   234.119 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_176/O
                         net (fo=1, routed)           0.000   234.119    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_176_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   234.517 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000   234.517    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_146_n_0
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.631 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000   234.631    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_124_n_0
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.745 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_96/CO[3]
                         net (fo=1, routed)           0.000   234.745    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_96_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.859 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_52/CO[3]
                         net (fo=14, routed)          0.000   234.859    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_52_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   235.081 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_20/O[0]
                         net (fo=69, routed)          1.282   236.363    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_20_n_7
    SLICE_X89Y107        LUT4 (Prop_lut4_I3_O)        0.327   236.690 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_41/O
                         net (fo=49, routed)          1.112   237.802    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_41_n_0
    SLICE_X88Y106        LUT4 (Prop_lut4_I1_O)        0.354   238.156 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_57/O
                         net (fo=5, routed)           0.843   238.998    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_57_n_0
    SLICE_X88Y107        LUT2 (Prop_lut2_I1_O)        0.352   239.350 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_31/O
                         net (fo=101, routed)         5.874   245.224    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_31_n_0
    SLICE_X63Y61         MUXF7 (Prop_muxf7_S_O)       0.484   245.708 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_5/O
                         net (fo=1, routed)           0.672   246.380    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_5_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I1_O)        0.299   246.679 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_3/O
                         net (fo=3, routed)           2.162   248.841    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_3_n_0
    SLICE_X45Y82         LUT4 (Prop_lut4_I2_O)        0.124   248.965 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_133/O
                         net (fo=1, routed)           0.000   248.965    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_133_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   249.363 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   249.363    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_119_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.477 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_103/CO[3]
                         net (fo=1, routed)           0.000   249.477    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_103_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.591 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_65/CO[3]
                         net (fo=1, routed)           0.000   249.591    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_65_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.705 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_34/CO[3]
                         net (fo=5, routed)           0.000   249.705    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_34_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   249.927 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_10/O[0]
                         net (fo=44, routed)          4.095   254.023    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_10_n_7
    SLICE_X83Y106        LUT4 (Prop_lut4_I3_O)        0.299   254.322 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_42/O
                         net (fo=31, routed)          0.514   254.835    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_42_n_0
    SLICE_X88Y106        LUT6 (Prop_lut6_I4_O)        0.124   254.959 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_52/O
                         net (fo=43, routed)          1.503   256.462    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_52_n_0
    SLICE_X83Y101        LUT3 (Prop_lut3_I2_O)        0.153   256.615 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_47/O
                         net (fo=64, routed)          7.074   263.689    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_47_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I4_O)        0.327   264.016 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][0]_i_3/O
                         net (fo=2, routed)           1.892   265.908    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][0]_i_3_n_0
    SLICE_X51Y100        LUT5 (Prop_lut5_I0_O)        0.124   266.032 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_172/O
                         net (fo=2, routed)           1.377   267.408    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_172_n_0
    SLICE_X52Y103        LUT4 (Prop_lut4_I0_O)        0.124   267.532 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_157/O
                         net (fo=1, routed)           0.000   267.532    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_157_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   268.064 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000   268.064    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_131_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   268.178 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_105/CO[3]
                         net (fo=1, routed)           0.000   268.178    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_105_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   268.292 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_75/CO[3]
                         net (fo=1, routed)           0.000   268.292    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_75_n_0
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   268.406 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_55/CO[3]
                         net (fo=14, routed)          0.000   268.406    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_55_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   268.628 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_19/O[0]
                         net (fo=54, routed)          4.191   272.820    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_19_n_7
    SLICE_X91Y101        LUT4 (Prop_lut4_I3_O)        0.299   273.119 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_83/O
                         net (fo=22, routed)          1.924   275.043    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_83_n_0
    SLICE_X88Y106        LUT6 (Prop_lut6_I4_O)        0.124   275.167 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_45/O
                         net (fo=18, routed)          1.622   276.789    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_45_n_0
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.149   276.938 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_75/O
                         net (fo=64, routed)          3.496   280.434    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_75_n_0
    SLICE_X43Y70         MUXF7 (Prop_muxf7_S_O)       0.484   280.918 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][15]_i_6/O
                         net (fo=2, routed)           1.003   281.921    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][15]_i_6_n_0
    SLICE_X44Y70         LUT3 (Prop_lut3_I2_O)        0.329   282.250 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_202/O
                         net (fo=1, routed)           0.848   283.098    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_202_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I0_O)        0.327   283.425 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_178/O
                         net (fo=2, routed)           0.946   284.372    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_178_n_0
    SLICE_X47Y71         LUT4 (Prop_lut4_I2_O)        0.124   284.496 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_149/O
                         net (fo=1, routed)           0.000   284.496    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_149_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   284.897 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   284.897    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_119_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   285.011 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_84/CO[3]
                         net (fo=1, routed)           0.000   285.011    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_84_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   285.125 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_47/CO[3]
                         net (fo=6, routed)           0.000   285.125    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_47_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   285.347 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_20/O[0]
                         net (fo=62, routed)          3.841   289.187    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_20_n_7
    SLICE_X90Y99         LUT4 (Prop_lut4_I3_O)        0.299   289.486 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_59/O
                         net (fo=36, routed)          1.610   291.096    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_59_n_0
    SLICE_X89Y102        LUT6 (Prop_lut6_I5_O)        0.124   291.220 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_63/O
                         net (fo=168, routed)         2.592   293.812    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_63_n_0
    SLICE_X91Y99         LUT4 (Prop_lut4_I3_O)        0.152   293.964 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_72/O
                         net (fo=32, routed)          5.273   299.237    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_72_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I4_O)        0.332   299.569 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_6/O
                         net (fo=1, routed)           0.000   299.569    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_6_n_0
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217   299.786 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_3/O
                         net (fo=3, routed)           3.120   302.906    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_3_n_0
    SLICE_X83Y91         LUT4 (Prop_lut4_I1_O)        0.299   303.205 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_148/O
                         net (fo=1, routed)           0.000   303.205    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_148_n_0
    SLICE_X83Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   303.737 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000   303.737    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_132_n_0
    SLICE_X83Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   303.851 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000   303.851    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_114_n_0
    SLICE_X83Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   303.965 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_74/CO[3]
                         net (fo=1, routed)           0.000   303.965    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_74_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   304.079 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_35/CO[3]
                         net (fo=4, routed)           0.000   304.079    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_35_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   304.301 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_14/O[0]
                         net (fo=45, routed)          3.409   307.710    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_14_n_7
    SLICE_X100Y103       LUT3 (Prop_lut3_I0_O)        0.299   308.009 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_20/O
                         net (fo=13, routed)          0.900   308.909    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_20_n_0
    SLICE_X109Y103       LUT5 (Prop_lut5_I3_O)        0.124   309.033 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_37/O
                         net (fo=41, routed)          4.628   313.661    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_37_n_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I1_O)        0.124   313.785 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][8]_i_4/O
                         net (fo=3, routed)           1.198   314.983    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][8]_i_4_n_0
    SLICE_X92Y83         LUT4 (Prop_lut4_I3_O)        0.124   315.107 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_135/O
                         net (fo=1, routed)           0.000   315.107    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_135_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   315.620 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000   315.620    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_106_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   315.737 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_69/CO[3]
                         net (fo=1, routed)           0.000   315.737    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_69_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   315.854 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_35/CO[3]
                         net (fo=10, routed)          0.000   315.854    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_35_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   316.073 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_12/O[0]
                         net (fo=74, routed)          2.458   318.531    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_12_n_7
    SLICE_X113Y92        LUT4 (Prop_lut4_I3_O)        0.295   318.826 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_40/O
                         net (fo=33, routed)          2.059   320.884    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_40_n_0
    SLICE_X91Y97         LUT6 (Prop_lut6_I5_O)        0.124   321.008 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_53/O
                         net (fo=12, routed)          2.914   323.922    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_53_n_0
    SLICE_X110Y92        LUT4 (Prop_lut4_I0_O)        0.124   324.046 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_46/O
                         net (fo=64, routed)          6.293   330.339    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_46_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I2_O)        0.124   330.463 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_295/O
                         net (fo=1, routed)           0.784   331.247    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_295_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124   331.371 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_247/O
                         net (fo=2, routed)           2.261   333.632    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_247_n_0
    SLICE_X95Y98         LUT4 (Prop_lut4_I2_O)        0.124   333.756 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_191/O
                         net (fo=1, routed)           0.000   333.756    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_191_n_0
    SLICE_X95Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   334.288 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000   334.288    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_157_n_0
    SLICE_X95Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   334.402 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_134/CO[3]
                         net (fo=1, routed)           0.001   334.402    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_134_n_0
    SLICE_X95Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   334.516 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_102/CO[3]
                         net (fo=1, routed)           0.000   334.516    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_102_n_0
    SLICE_X95Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   334.630 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_56/CO[3]
                         net (fo=26, routed)          0.000   334.630    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_56_n_0
    SLICE_X95Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   334.852 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_22/O[0]
                         net (fo=70, routed)          3.623   338.476    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_22_n_7
    SLICE_X110Y89        LUT4 (Prop_lut4_I3_O)        0.299   338.775 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_80/O
                         net (fo=41, routed)          1.336   340.111    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_80_n_0
    SLICE_X110Y88        LUT5 (Prop_lut5_I4_O)        0.152   340.263 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_88/O
                         net (fo=11, routed)          1.002   341.265    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_88_n_0
    SLICE_X110Y86        LUT2 (Prop_lut2_I0_O)        0.352   341.617 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_92/O
                         net (fo=64, routed)          6.403   348.019    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_92_n_0
    SLICE_X81Y86         MUXF7 (Prop_muxf7_S_O)       0.504   348.523 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_7/O
                         net (fo=1, routed)           0.997   349.520    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_7_n_0
    SLICE_X82Y86         LUT5 (Prop_lut5_I4_O)        0.298   349.818 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_3/O
                         net (fo=3, routed)           1.388   351.206    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_3_n_0
    SLICE_X94Y91         LUT4 (Prop_lut4_I2_O)        0.124   351.330 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_153/O
                         net (fo=1, routed)           0.000   351.330    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_153_n_0
    SLICE_X94Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   351.706 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   351.706    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_119_n_0
    SLICE_X94Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   351.823 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_69/CO[3]
                         net (fo=1, routed)           0.000   351.823    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_69_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   351.940 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_29/CO[3]
                         net (fo=1, routed)           0.000   351.940    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_29_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   352.057 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_12/CO[3]
                         net (fo=61, routed)          2.034   354.091    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_12_n_0
    SLICE_X107Y89        LUT3 (Prop_lut3_I0_O)        0.152   354.243 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_21/O
                         net (fo=31, routed)          1.647   355.891    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_21_n_0
    SLICE_X110Y94        LUT5 (Prop_lut5_I4_O)        0.360   356.251 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_99/O
                         net (fo=113, routed)         0.304   356.554    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_21_0
    SLICE_X110Y94        LUT4 (Prop_lut4_I2_O)        0.332   356.886 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_47/O
                         net (fo=65, routed)          1.282   358.168    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_47_n_0
    SLICE_X103Y91        LUT5 (Prop_lut5_I4_O)        0.124   358.292 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_107/O
                         net (fo=32, routed)          5.670   363.962    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_107_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I4_O)        0.124   364.086 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_10/O
                         net (fo=1, routed)           1.645   365.732    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_10_n_0
    SLICE_X80Y86         LUT5 (Prop_lut5_I4_O)        0.124   365.856 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_4/O
                         net (fo=3, routed)           1.591   367.447    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_4_n_0
    SLICE_X84Y96         LUT4 (Prop_lut4_I3_O)        0.124   367.571 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_150/O
                         net (fo=1, routed)           0.000   367.571    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_150_n_0
    SLICE_X84Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   367.969 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_117/CO[3]
                         net (fo=1, routed)           0.000   367.969    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_117_n_0
    SLICE_X84Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   368.083 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_60/CO[3]
                         net (fo=1, routed)           0.000   368.083    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_60_n_0
    SLICE_X84Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   368.197 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   368.197    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_24_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   368.311 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_10/CO[3]
                         net (fo=73, routed)          3.560   371.870    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_10_n_0
    SLICE_X113Y85        LUT3 (Prop_lut3_I0_O)        0.150   372.020 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_22/O
                         net (fo=27, routed)          1.592   373.612    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_22_n_0
    SLICE_X113Y93        LUT6 (Prop_lut6_I3_O)        0.326   373.938 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_96/O
                         net (fo=16, routed)          1.526   375.464    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_96_n_0
    SLICE_X110Y77        LUT2 (Prop_lut2_I0_O)        0.124   375.588 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_91/O
                         net (fo=32, routed)          3.593   379.180    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_91_n_0
    SLICE_X67Y71         MUXF8 (Prop_muxf8_S_O)       0.273   379.453 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_9/O
                         net (fo=1, routed)           1.363   380.816    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_9_n_0
    SLICE_X67Y73         LUT6 (Prop_lut6_I0_O)        0.316   381.132 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_4/O
                         net (fo=3, routed)           1.830   382.962    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_4_n_0
    SLICE_X94Y73         LUT4 (Prop_lut4_I0_O)        0.124   383.086 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_144/O
                         net (fo=1, routed)           0.000   383.086    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_144_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   383.599 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_109/CO[3]
                         net (fo=1, routed)           0.000   383.599    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_109_n_0
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   383.716 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_65/CO[3]
                         net (fo=1, routed)           0.009   383.725    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_65_n_0
    SLICE_X94Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   383.842 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000   383.842    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_26_n_0
    SLICE_X94Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   383.959 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_12/CO[3]
                         net (fo=68, routed)          3.322   387.281    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_12_n_0
    SLICE_X110Y80        LUT4 (Prop_lut4_I3_O)        0.124   387.405 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_130/O
                         net (fo=113, routed)         5.082   392.488    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_130_n_0
    SLICE_X110Y77        LUT6 (Prop_lut6_I0_O)        0.124   392.612 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_89/O
                         net (fo=1, routed)           0.488   393.099    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_89_n_0
    SLICE_X110Y77        LUT5 (Prop_lut5_I4_O)        0.119   393.218 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_38/O
                         net (fo=32, routed)          3.729   396.947    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_38_n_0
    SLICE_X67Y67         LUT5 (Prop_lut5_I3_O)        0.332   397.279 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][3]_i_4/O
                         net (fo=3, routed)           2.256   399.536    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][3]_i_4_n_0
    SLICE_X97Y71         LUT4 (Prop_lut4_I0_O)        0.124   399.660 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_157/O
                         net (fo=1, routed)           0.000   399.660    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_157_n_0
    SLICE_X97Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   400.210 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_140/CO[3]
                         net (fo=1, routed)           0.000   400.210    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_140_n_0
    SLICE_X97Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   400.324 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   400.324    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_119_n_0
    SLICE_X97Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   400.438 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000   400.438    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_71_n_0
    SLICE_X97Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   400.552 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_34/CO[3]
                         net (fo=8, routed)           0.009   400.561    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_34_n_0
    SLICE_X97Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   400.783 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_12/O[0]
                         net (fo=58, routed)          1.791   402.573    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_12_n_7
    SLICE_X110Y73        LUT4 (Prop_lut4_I3_O)        0.299   402.872 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_66/O
                         net (fo=27, routed)          2.438   405.311    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_66_n_0
    SLICE_X113Y84        LUT5 (Prop_lut5_I0_O)        0.124   405.435 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_121/O
                         net (fo=1, routed)           0.526   405.960    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_121_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I5_O)        0.124   406.084 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_73/O
                         net (fo=9, routed)           1.957   408.042    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_73_n_0
    SLICE_X111Y70        LUT4 (Prop_lut4_I0_O)        0.124   408.166 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_37/O
                         net (fo=32, routed)          4.572   412.738    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_37_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I2_O)        0.124   412.862 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][8]_i_3/O
                         net (fo=3, routed)           1.982   414.844    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][8]_i_3_n_0
    SLICE_X100Y61        LUT4 (Prop_lut4_I2_O)        0.124   414.968 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_158/O
                         net (fo=1, routed)           0.000   414.968    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_158_n_0
    SLICE_X100Y61        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   415.481 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000   415.481    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_124_n_0
    SLICE_X100Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   415.598 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_81/CO[3]
                         net (fo=1, routed)           0.000   415.598    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_81_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   415.715 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_41/CO[3]
                         net (fo=23, routed)          0.000   415.715    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_41_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   415.934 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_14/O[0]
                         net (fo=65, routed)          2.731   418.665    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_14_n_7
    SLICE_X111Y71        LUT4 (Prop_lut4_I3_O)        0.321   418.986 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_91/O
                         net (fo=29, routed)          1.523   420.509    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_91_n_0
    SLICE_X108Y70        LUT4 (Prop_lut4_I2_O)        0.326   420.835 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_52/O
                         net (fo=39, routed)          2.077   422.912    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_52_n_0
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.152   423.064 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_48/O
                         net (fo=258, routed)         5.741   428.805    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_48_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I4_O)        0.332   429.137 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_16/O
                         net (fo=1, routed)           0.000   429.137    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_16_n_0
    SLICE_X65Y72         MUXF7 (Prop_muxf7_I1_O)      0.217   429.354 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_6/O
                         net (fo=2, routed)           1.463   430.817    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_6_n_0
    SLICE_X82Y72         LUT6 (Prop_lut6_I0_O)        0.299   431.116 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_231/O
                         net (fo=2, routed)           1.432   432.548    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_231_n_0
    SLICE_X96Y76         LUT4 (Prop_lut4_I2_O)        0.124   432.672 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_198/O
                         net (fo=1, routed)           0.000   432.672    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_198_n_0
    SLICE_X96Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   433.205 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000   433.205    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_167_n_0
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.322 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_141/CO[3]
                         net (fo=1, routed)           0.000   433.322    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_141_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.439 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_93/CO[3]
                         net (fo=1, routed)           0.000   433.439    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_93_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.556 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_57/CO[3]
                         net (fo=7, routed)           0.000   433.556    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_57_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   433.775 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_22/O[0]
                         net (fo=49, routed)          3.208   436.983    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_22_n_7
    SLICE_X111Y71        LUT6 (Prop_lut6_I4_O)        0.295   437.278 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_61/O
                         net (fo=7, routed)           0.737   438.014    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_61_n_0
    SLICE_X111Y70        LUT3 (Prop_lut3_I2_O)        0.150   438.164 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_56/O
                         net (fo=128, routed)         4.764   442.928    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_56_n_0
    SLICE_X112Y62        MUXF7 (Prop_muxf7_S_O)       0.522   443.450 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][22]_i_5/O
                         net (fo=1, routed)           0.944   444.395    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][22]_i_5_n_0
    SLICE_X111Y61        LUT6 (Prop_lut6_I0_O)        0.298   444.693 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][22]_i_3/O
                         net (fo=3, routed)           1.244   445.937    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort16q[31]__0[22]
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124   446.061 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_106/O
                         net (fo=1, routed)           0.000   446.061    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_106_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   446.462 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_66/CO[3]
                         net (fo=1, routed)           0.000   446.462    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_66_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   446.576 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000   446.576    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_35_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   446.798 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_12/O[0]
                         net (fo=32, routed)          1.783   448.581    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_12_n_7
    SLICE_X94Y63         LUT5 (Prop_lut5_I3_O)        0.299   448.880 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][13]_i_2/O
                         net (fo=1, routed)           1.342   450.222    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][13]_i_2_n_0
    SLICE_X67Y63         LUT3 (Prop_lut3_I2_O)        0.120   450.342 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][13]_i_1/O
                         net (fo=1, routed)           1.377   451.719    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16_n_1062
    SLICE_X45Y65         LDCE (DToQ_ldce_D_Q)         0.666   452.385 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort32_reg[31][13]/Q
                         net (fo=1, routed)           0.966   453.352    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/Q[13]
    SLICE_X45Y68         FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.468  5179.597    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/s00_axis_aclk
    SLICE_X45Y68         FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[13]/C
                         clock pessimism              0.129  5179.726    
                         clock uncertainty          -77.654  5102.072    
    SLICE_X45Y68         FDCE (Setup_fdce_C_D)       -0.067  5102.005    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[13]
  -------------------------------------------------------------------
                         required time                       5102.005    
                         arrival time                        -453.352    
  -------------------------------------------------------------------
                         slack                               4648.652    

Slack (MET) :             4648.691ns  (required time - arrival time)
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        450.537ns  (logic 61.263ns (13.598%)  route 389.274ns (86.402%))
  Logic Levels:           287  (CARRY4=129 LDCE=1 LUT2=12 LUT3=15 LUT4=50 LUT5=21 LUT6=48 MUXF7=8 MUXF8=3)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.026ns = ( 5179.977 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.862     3.156    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/s00_axis_aclk
    SLICE_X106Y58        FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y58        FDCE (Prop_fdce_C_Q)         0.456     3.612 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[26]/Q
                         net (fo=56, routed)          6.812    10.424    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/Q[26]
    SLICE_X57Y96         LUT4 (Prop_lut4_I2_O)        0.124    10.548 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/sort32_reg[1][31]_i_20/O
                         net (fo=1, routed)           0.000    10.548    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_32[1]
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.098 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_3/CO[3]
                         net (fo=315, routed)         5.588    16.686    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/CO[0]
    SLICE_X86Y109        LUT3 (Prop_lut3_I1_O)        0.150    16.836 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/sort32_reg[1][31]_i_76/O
                         net (fo=1, routed)           1.181    18.016    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_4_1
    SLICE_X60Y114        LUT6 (Prop_lut6_I2_O)        0.328    18.344 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_26/O
                         net (fo=1, routed)           1.098    19.442    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_26_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.968 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.968    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_4_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.082 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_2/CO[3]
                         net (fo=187, routed)         5.949    26.031    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_2_n_0
    SLICE_X40Y127        LUT5 (Prop_lut5_I2_O)        0.124    26.155 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][25]_i_3/O
                         net (fo=3, routed)           1.464    27.619    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][25]_i_3_n_0
    SLICE_X40Y117        LUT4 (Prop_lut4_I1_O)        0.124    27.743 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_13/O
                         net (fo=1, routed)           0.000    27.743    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_13_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.275 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_3/CO[3]
                         net (fo=123, routed)         1.772    30.047    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_3_n_0
    SLICE_X35Y124        LUT3 (Prop_lut3_I2_O)        0.150    30.197 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_5/O
                         net (fo=72, routed)          3.482    33.679    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_5_n_0
    SLICE_X42Y127        LUT6 (Prop_lut6_I4_O)        0.326    34.005 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][26]_i_3/O
                         net (fo=3, routed)           1.536    35.542    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][26]_i_3_n_0
    SLICE_X36Y120        LUT4 (Prop_lut4_I0_O)        0.124    35.666 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_14/O
                         net (fo=1, routed)           0.000    35.666    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_14_n_0
    SLICE_X36Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.199 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_3/CO[3]
                         net (fo=128, routed)         1.373    37.571    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_3_n_0
    SLICE_X35Y124        LUT4 (Prop_lut4_I3_O)        0.124    37.695 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_26/O
                         net (fo=33, routed)          3.470    41.165    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_26_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I2_O)        0.124    41.289 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_4/O
                         net (fo=1, routed)           0.845    42.135    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_4_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I5_O)        0.124    42.259 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_2/O
                         net (fo=3, routed)           1.407    43.666    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_2_n_0
    SLICE_X37Y117        LUT4 (Prop_lut4_I0_O)        0.124    43.790 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_42/O
                         net (fo=1, routed)           0.000    43.790    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_42_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.340 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.340    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_27_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.454 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.454    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_17_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.568 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.568    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_6_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.682 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_3/CO[3]
                         net (fo=63, routed)          2.037    46.719    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_3_n_0
    SLICE_X40Y127        LUT5 (Prop_lut5_I0_O)        0.150    46.869 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_19/O
                         net (fo=163, routed)         6.053    52.922    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_19_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I3_O)        0.326    53.248 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_5/O
                         net (fo=1, routed)           0.363    53.611    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_5_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I0_O)        0.124    53.735 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_3/O
                         net (fo=3, routed)           1.604    55.339    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_3_n_0
    SLICE_X41Y116        LUT4 (Prop_lut4_I0_O)        0.124    55.463 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_45/O
                         net (fo=1, routed)           0.000    55.463    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_45_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.861 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.861    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_31_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.975 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    55.975    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_22_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.089 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.089    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_9_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.203 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_3/CO[3]
                         net (fo=313, routed)         2.548    58.751    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_3_n_0
    SLICE_X44Y128        LUT6 (Prop_lut6_I5_O)        0.124    58.875 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_20/O
                         net (fo=32, routed)          3.479    62.354    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_20_n_0
    SLICE_X44Y111        LUT6 (Prop_lut6_I2_O)        0.124    62.478 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_4/O
                         net (fo=1, routed)           0.655    63.133    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_4_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I1_O)        0.124    63.257 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_2/O
                         net (fo=3, routed)           0.890    64.148    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_2_n_0
    SLICE_X46Y116        LUT4 (Prop_lut4_I2_O)        0.124    64.272 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_47/O
                         net (fo=1, routed)           0.000    64.272    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_47_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.805 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.805    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_32_n_0
    SLICE_X46Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.922 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.922    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_22_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.039 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.039    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_8_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.156 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_3/CO[3]
                         net (fo=306, routed)         2.935    68.091    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_3_n_0
    SLICE_X45Y128        LUT6 (Prop_lut6_I4_O)        0.124    68.215 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_21/O
                         net (fo=39, routed)          4.326    72.540    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_21_n_0
    SLICE_X30Y109        LUT5 (Prop_lut5_I2_O)        0.124    72.664 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][3]_i_3/O
                         net (fo=3, routed)           1.796    74.460    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][3]_i_3_n_0
    SLICE_X48Y117        LUT4 (Prop_lut4_I1_O)        0.124    74.584 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_54/O
                         net (fo=1, routed)           0.000    74.584    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_54_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.134 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.134    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_39_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.248 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.248    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_28_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.362 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.362    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_10_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.476 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_3/CO[3]
                         net (fo=72, routed)          4.374    79.850    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_3_n_0
    SLICE_X82Y127        LUT2 (Prop_lut2_I0_O)        0.146    79.996 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_25/O
                         net (fo=71, routed)          2.694    82.691    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_25_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I4_O)        0.328    83.019 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_6/O
                         net (fo=1, routed)           0.670    83.689    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_6_n_0
    SLICE_X50Y111        LUT5 (Prop_lut5_I2_O)        0.124    83.813 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_3/O
                         net (fo=3, routed)           1.736    85.549    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_3_n_0
    SLICE_X54Y114        LUT4 (Prop_lut4_I3_O)        0.124    85.673 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_60/O
                         net (fo=1, routed)           0.000    85.673    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_60_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    86.186 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    86.186    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_44_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.303 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    86.303    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_35_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.420 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    86.420    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_26_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.537 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_13/CO[3]
                         net (fo=6, routed)           0.000    86.537    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_13_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    86.756 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_4/O[0]
                         net (fo=67, routed)          1.881    88.637    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_4_n_7
    SLICE_X53Y129        LUT6 (Prop_lut6_I0_O)        0.295    88.932 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_31/O
                         net (fo=6, routed)           1.492    90.423    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_31_n_0
    SLICE_X61Y127        LUT3 (Prop_lut3_I0_O)        0.124    90.547 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_14/O
                         net (fo=33, routed)          0.296    90.844    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_14_n_0
    SLICE_X61Y127        LUT4 (Prop_lut4_I3_O)        0.118    90.962 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_16/O
                         net (fo=32, routed)          3.912    94.873    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_16_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.326    95.199 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][2]_i_2/O
                         net (fo=3, routed)           1.414    96.613    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][2]_i_2_n_0
    SLICE_X58Y109        LUT4 (Prop_lut4_I2_O)        0.124    96.737 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_57/O
                         net (fo=1, routed)           0.000    96.737    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_57_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.270 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    97.270    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_38_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.387 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.387    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_22_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.504 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    97.504    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_5_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.621 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_2/CO[3]
                         net (fo=80, routed)          2.550   100.172    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_2_n_0
    SLICE_X80Y119        LUT2 (Prop_lut2_I0_O)        0.152   100.324 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_33/O
                         net (fo=96, routed)          5.345   105.669    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[9].Register_Cond_16/sort32_reg[10][0]_i_2
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.332   106.001 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[9].Register_Cond_16/sort32_reg[10][4]_i_4/O
                         net (fo=1, routed)           1.378   107.379    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_52_3
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124   107.503 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][4]_i_2/O
                         net (fo=3, routed)           2.570   110.073    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][4]_i_2_n_0
    SLICE_X64Y105        LUT4 (Prop_lut4_I2_O)        0.124   110.197 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_56/O
                         net (fo=1, routed)           0.000   110.197    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_56_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   110.595 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000   110.595    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_41_n_0
    SLICE_X64Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.709 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   110.709    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_24_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.823 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000   110.823    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_5_n_0
    SLICE_X64Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.937 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_2/CO[3]
                         net (fo=78, routed)          4.099   115.035    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_2_n_0
    SLICE_X80Y119        LUT4 (Prop_lut4_I2_O)        0.124   115.159 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_16/O
                         net (fo=100, routed)         5.666   120.825    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_16_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I2_O)        0.124   120.949 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_4/O
                         net (fo=1, routed)           1.716   122.665    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_4_n_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.124   122.789 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_2/O
                         net (fo=3, routed)           1.548   124.338    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_2_n_0
    SLICE_X52Y108        LUT4 (Prop_lut4_I2_O)        0.124   124.462 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_55/O
                         net (fo=1, routed)           0.000   124.462    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_55_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   124.860 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000   124.860    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_41_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.974 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_32/CO[3]
                         net (fo=1, routed)           0.000   124.974    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_32_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.088 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_23/CO[3]
                         net (fo=1, routed)           0.000   125.088    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_23_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.202 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_15/CO[3]
                         net (fo=10, routed)          0.000   125.202    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_15_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   125.424 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_4/O[0]
                         net (fo=61, routed)          3.452   128.876    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_4_n_7
    SLICE_X81Y123        LUT2 (Prop_lut2_I1_O)        0.325   129.201 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_22/O
                         net (fo=3, routed)           0.316   129.516    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_22_n_0
    SLICE_X81Y122        LUT6 (Prop_lut6_I0_O)        0.326   129.842 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_8/O
                         net (fo=32, routed)          5.611   135.453    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_8_n_0
    SLICE_X36Y123        LUT6 (Prop_lut6_I4_O)        0.124   135.577 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][12]_i_2/O
                         net (fo=3, routed)           1.380   136.957    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][12]_i_2_n_0
    SLICE_X49Y104        LUT4 (Prop_lut4_I2_O)        0.124   137.081 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_50/O
                         net (fo=1, routed)           0.000   137.081    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_50_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   137.479 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000   137.479    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_35_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.593 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000   137.593    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_26_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.707 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_15/CO[3]
                         net (fo=10, routed)          0.000   137.707    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_15_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   137.929 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_4/O[0]
                         net (fo=72, routed)          4.434   142.363    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_4_n_7
    SLICE_X80Y120        LUT2 (Prop_lut2_I1_O)        0.327   142.690 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_35/O
                         net (fo=4, routed)           0.890   143.580    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_35_n_0
    SLICE_X81Y120        LUT6 (Prop_lut6_I5_O)        0.326   143.906 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_19/O
                         net (fo=115, routed)         5.474   149.380    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_19_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I0_O)        0.124   149.504 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_7/O
                         net (fo=1, routed)           0.674   150.178    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_7_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I5_O)        0.124   150.302 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_2/O
                         net (fo=3, routed)           3.669   153.971    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_2_n_0
    SLICE_X63Y102        LUT4 (Prop_lut4_I1_O)        0.124   154.095 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_62/O
                         net (fo=1, routed)           0.000   154.095    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_62_n_0
    SLICE_X63Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   154.496 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_49/CO[3]
                         net (fo=1, routed)           0.000   154.496    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_49_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.610 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_40/CO[3]
                         net (fo=1, routed)           0.000   154.610    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_40_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.724 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000   154.724    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_26_n_0
    SLICE_X63Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.838 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_17/CO[3]
                         net (fo=14, routed)          0.000   154.838    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_17_n_0
    SLICE_X63Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   155.060 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_4/O[0]
                         net (fo=72, routed)          1.880   156.940    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_4_n_7
    SLICE_X65Y119        LUT5 (Prop_lut5_I3_O)        0.299   157.239 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_20/O
                         net (fo=102, routed)         2.672   159.911    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_20_n_0
    SLICE_X61Y126        LUT3 (Prop_lut3_I1_O)        0.150   160.061 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_18/O
                         net (fo=32, routed)          4.824   164.885    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_18_n_0
    SLICE_X30Y88         LUT6 (Prop_lut6_I4_O)        0.326   165.211 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_4/O
                         net (fo=1, routed)           2.077   167.287    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_4_n_0
    SLICE_X29Y120        LUT5 (Prop_lut5_I0_O)        0.124   167.411 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_2/O
                         net (fo=3, routed)           2.172   169.583    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_2_n_0
    SLICE_X53Y104        LUT4 (Prop_lut4_I2_O)        0.124   169.707 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_58/O
                         net (fo=1, routed)           0.000   169.707    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_58_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   170.108 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_45/CO[3]
                         net (fo=1, routed)           0.000   170.108    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_45_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.222 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_36/CO[3]
                         net (fo=1, routed)           0.000   170.222    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_36_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.336 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000   170.336    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_27_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.450 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_15/CO[3]
                         net (fo=11, routed)          0.000   170.450    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_15_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   170.672 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_4/O[0]
                         net (fo=76, routed)          2.579   173.251    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_4_n_7
    SLICE_X84Y117        LUT2 (Prop_lut2_I1_O)        0.299   173.550 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_12/O
                         net (fo=24, routed)          0.292   173.842    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_12_n_0
    SLICE_X84Y117        LUT6 (Prop_lut6_I0_O)        0.124   173.966 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_14/O
                         net (fo=70, routed)          4.690   178.655    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_14_n_0
    SLICE_X60Y68         MUXF7 (Prop_muxf7_S_O)       0.296   178.951 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_4/O
                         net (fo=1, routed)           0.000   178.951    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_4_n_0
    SLICE_X60Y68         MUXF8 (Prop_muxf8_I0_O)      0.104   179.055 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_2/O
                         net (fo=3, routed)           2.072   181.127    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_2_n_0
    SLICE_X59Y90         LUT4 (Prop_lut4_I2_O)        0.316   181.443 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_61/O
                         net (fo=1, routed)           0.000   181.443    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_61_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   181.993 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_46/CO[3]
                         net (fo=1, routed)           0.000   181.993    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_46_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.107 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_37/CO[3]
                         net (fo=1, routed)           0.000   182.107    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_37_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.221 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   182.221    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_24_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.335 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_11/CO[3]
                         net (fo=8, routed)           0.000   182.335    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_11_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   182.557 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_4/O[0]
                         net (fo=72, routed)          4.120   186.678    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_4_n_7
    SLICE_X67Y111        LUT5 (Prop_lut5_I3_O)        0.299   186.977 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_47/O
                         net (fo=142, routed)         1.478   188.455    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_47_n_0
    SLICE_X84Y115        LUT3 (Prop_lut3_I0_O)        0.124   188.579 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_44/O
                         net (fo=32, routed)          6.261   194.839    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_44_n_0
    SLICE_X30Y86         LUT6 (Prop_lut6_I4_O)        0.124   194.963 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][3]_i_3/O
                         net (fo=2, routed)           1.260   196.224    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][3]_i_3_n_0
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.124   196.348 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_186/O
                         net (fo=2, routed)           1.358   197.706    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_186_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I5_O)        0.124   197.830 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_174/O
                         net (fo=1, routed)           0.774   198.604    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_174_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   199.111 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_156/CO[3]
                         net (fo=1, routed)           0.001   199.111    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_156_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   199.225 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000   199.225    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_131_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   199.339 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000   199.339    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_90_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   199.453 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_51/CO[3]
                         net (fo=14, routed)          0.000   199.453    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_51_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   199.675 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_15/O[0]
                         net (fo=53, routed)          2.736   202.411    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_15_n_7
    SLICE_X87Y110        LUT3 (Prop_lut3_I0_O)        0.327   202.738 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_21/O
                         net (fo=16, routed)          0.964   203.703    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_21_n_0
    SLICE_X88Y114        LUT6 (Prop_lut6_I1_O)        0.332   204.035 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_78/O
                         net (fo=14, routed)          1.669   205.704    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_78_n_0
    SLICE_X86Y104        LUT2 (Prop_lut2_I1_O)        0.124   205.828 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_103/O
                         net (fo=64, routed)          6.352   212.180    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_103_n_0
    SLICE_X52Y79         MUXF7 (Prop_muxf7_S_O)       0.296   212.476 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_13/O
                         net (fo=1, routed)           0.000   212.476    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_13_n_0
    SLICE_X52Y79         MUXF8 (Prop_muxf8_I0_O)      0.104   212.580 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_8/O
                         net (fo=1, routed)           1.034   213.614    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_8_n_0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.316   213.930 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_4/O
                         net (fo=3, routed)           1.146   215.076    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_4_n_0
    SLICE_X47Y85         LUT4 (Prop_lut4_I3_O)        0.124   215.200 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_123/O
                         net (fo=1, routed)           0.000   215.200    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_123_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   215.598 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_94/CO[3]
                         net (fo=1, routed)           0.000   215.598    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_94_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   215.712 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_65/CO[3]
                         net (fo=1, routed)           0.000   215.712    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_65_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   215.826 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_33/CO[3]
                         net (fo=12, routed)          0.000   215.826    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_33_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   216.048 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_11/O[0]
                         net (fo=58, routed)          3.833   219.881    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_11_n_7
    SLICE_X88Y105        LUT4 (Prop_lut4_I3_O)        0.299   220.180 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_39/O
                         net (fo=27, routed)          0.460   220.639    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_39_n_0
    SLICE_X88Y106        LUT4 (Prop_lut4_I2_O)        0.124   220.763 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_49/O
                         net (fo=10, routed)          0.754   221.517    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_49_n_0
    SLICE_X88Y107        LUT2 (Prop_lut2_I1_O)        0.124   221.641 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_51/O
                         net (fo=194, routed)         7.111   228.752    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_51_n_0
    SLICE_X30Y55         LUT6 (Prop_lut6_I2_O)        0.124   228.876 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_329/O
                         net (fo=1, routed)           1.391   230.267    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_329_n_0
    SLICE_X30Y74         LUT6 (Prop_lut6_I3_O)        0.124   230.391 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_278/O
                         net (fo=1, routed)           1.008   231.399    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_278_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.124   231.523 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_230/O
                         net (fo=2, routed)           2.472   233.995    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_230_n_0
    SLICE_X84Y102        LUT4 (Prop_lut4_I2_O)        0.124   234.119 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_176/O
                         net (fo=1, routed)           0.000   234.119    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_176_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   234.517 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000   234.517    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_146_n_0
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.631 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000   234.631    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_124_n_0
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.745 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_96/CO[3]
                         net (fo=1, routed)           0.000   234.745    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_96_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.859 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_52/CO[3]
                         net (fo=14, routed)          0.000   234.859    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_52_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   235.081 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_20/O[0]
                         net (fo=69, routed)          1.282   236.363    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_20_n_7
    SLICE_X89Y107        LUT4 (Prop_lut4_I3_O)        0.327   236.690 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_41/O
                         net (fo=49, routed)          1.112   237.802    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_41_n_0
    SLICE_X88Y106        LUT4 (Prop_lut4_I1_O)        0.354   238.156 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_57/O
                         net (fo=5, routed)           0.843   238.998    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_57_n_0
    SLICE_X88Y107        LUT2 (Prop_lut2_I1_O)        0.352   239.350 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_31/O
                         net (fo=101, routed)         5.874   245.224    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_31_n_0
    SLICE_X63Y61         MUXF7 (Prop_muxf7_S_O)       0.484   245.708 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_5/O
                         net (fo=1, routed)           0.672   246.380    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_5_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I1_O)        0.299   246.679 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_3/O
                         net (fo=3, routed)           2.162   248.841    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_3_n_0
    SLICE_X45Y82         LUT4 (Prop_lut4_I2_O)        0.124   248.965 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_133/O
                         net (fo=1, routed)           0.000   248.965    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_133_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   249.363 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   249.363    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_119_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.477 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_103/CO[3]
                         net (fo=1, routed)           0.000   249.477    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_103_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.591 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_65/CO[3]
                         net (fo=1, routed)           0.000   249.591    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_65_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.705 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_34/CO[3]
                         net (fo=5, routed)           0.000   249.705    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_34_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   249.927 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_10/O[0]
                         net (fo=44, routed)          4.095   254.023    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_10_n_7
    SLICE_X83Y106        LUT4 (Prop_lut4_I3_O)        0.299   254.322 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_42/O
                         net (fo=31, routed)          0.514   254.835    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_42_n_0
    SLICE_X88Y106        LUT6 (Prop_lut6_I4_O)        0.124   254.959 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_52/O
                         net (fo=43, routed)          1.503   256.462    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_52_n_0
    SLICE_X83Y101        LUT3 (Prop_lut3_I2_O)        0.153   256.615 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_47/O
                         net (fo=64, routed)          7.074   263.689    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_47_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I4_O)        0.327   264.016 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][0]_i_3/O
                         net (fo=2, routed)           1.892   265.908    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][0]_i_3_n_0
    SLICE_X51Y100        LUT5 (Prop_lut5_I0_O)        0.124   266.032 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_172/O
                         net (fo=2, routed)           1.377   267.408    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_172_n_0
    SLICE_X52Y103        LUT4 (Prop_lut4_I0_O)        0.124   267.532 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_157/O
                         net (fo=1, routed)           0.000   267.532    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_157_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   268.064 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000   268.064    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_131_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   268.178 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_105/CO[3]
                         net (fo=1, routed)           0.000   268.178    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_105_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   268.292 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_75/CO[3]
                         net (fo=1, routed)           0.000   268.292    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_75_n_0
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   268.406 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_55/CO[3]
                         net (fo=14, routed)          0.000   268.406    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_55_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   268.628 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_19/O[0]
                         net (fo=54, routed)          4.191   272.820    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_19_n_7
    SLICE_X91Y101        LUT4 (Prop_lut4_I3_O)        0.299   273.119 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_83/O
                         net (fo=22, routed)          1.924   275.043    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_83_n_0
    SLICE_X88Y106        LUT6 (Prop_lut6_I4_O)        0.124   275.167 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_45/O
                         net (fo=18, routed)          1.622   276.789    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_45_n_0
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.149   276.938 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_75/O
                         net (fo=64, routed)          3.496   280.434    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_75_n_0
    SLICE_X43Y70         MUXF7 (Prop_muxf7_S_O)       0.484   280.918 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][15]_i_6/O
                         net (fo=2, routed)           1.003   281.921    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][15]_i_6_n_0
    SLICE_X44Y70         LUT3 (Prop_lut3_I2_O)        0.329   282.250 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_202/O
                         net (fo=1, routed)           0.848   283.098    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_202_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I0_O)        0.327   283.425 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_178/O
                         net (fo=2, routed)           0.946   284.372    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_178_n_0
    SLICE_X47Y71         LUT4 (Prop_lut4_I2_O)        0.124   284.496 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_149/O
                         net (fo=1, routed)           0.000   284.496    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_149_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   284.897 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   284.897    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_119_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   285.011 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_84/CO[3]
                         net (fo=1, routed)           0.000   285.011    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_84_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   285.125 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_47/CO[3]
                         net (fo=6, routed)           0.000   285.125    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_47_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   285.347 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_20/O[0]
                         net (fo=62, routed)          3.841   289.187    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_20_n_7
    SLICE_X90Y99         LUT4 (Prop_lut4_I3_O)        0.299   289.486 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_59/O
                         net (fo=36, routed)          1.610   291.096    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_59_n_0
    SLICE_X89Y102        LUT6 (Prop_lut6_I5_O)        0.124   291.220 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_63/O
                         net (fo=168, routed)         2.592   293.812    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_63_n_0
    SLICE_X91Y99         LUT4 (Prop_lut4_I3_O)        0.152   293.964 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_72/O
                         net (fo=32, routed)          5.273   299.237    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_72_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I4_O)        0.332   299.569 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_6/O
                         net (fo=1, routed)           0.000   299.569    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_6_n_0
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217   299.786 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_3/O
                         net (fo=3, routed)           3.120   302.906    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_3_n_0
    SLICE_X83Y91         LUT4 (Prop_lut4_I1_O)        0.299   303.205 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_148/O
                         net (fo=1, routed)           0.000   303.205    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_148_n_0
    SLICE_X83Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   303.737 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000   303.737    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_132_n_0
    SLICE_X83Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   303.851 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000   303.851    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_114_n_0
    SLICE_X83Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   303.965 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_74/CO[3]
                         net (fo=1, routed)           0.000   303.965    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_74_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   304.079 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_35/CO[3]
                         net (fo=4, routed)           0.000   304.079    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_35_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   304.301 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_14/O[0]
                         net (fo=45, routed)          3.409   307.710    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_14_n_7
    SLICE_X100Y103       LUT3 (Prop_lut3_I0_O)        0.299   308.009 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_20/O
                         net (fo=13, routed)          0.900   308.909    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_20_n_0
    SLICE_X109Y103       LUT5 (Prop_lut5_I3_O)        0.124   309.033 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_37/O
                         net (fo=41, routed)          4.628   313.661    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_37_n_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I1_O)        0.124   313.785 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][8]_i_4/O
                         net (fo=3, routed)           1.198   314.983    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][8]_i_4_n_0
    SLICE_X92Y83         LUT4 (Prop_lut4_I3_O)        0.124   315.107 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_135/O
                         net (fo=1, routed)           0.000   315.107    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_135_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   315.620 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000   315.620    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_106_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   315.737 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_69/CO[3]
                         net (fo=1, routed)           0.000   315.737    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_69_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   315.854 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_35/CO[3]
                         net (fo=10, routed)          0.000   315.854    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_35_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   316.073 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_12/O[0]
                         net (fo=74, routed)          2.458   318.531    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_12_n_7
    SLICE_X113Y92        LUT4 (Prop_lut4_I3_O)        0.295   318.826 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_40/O
                         net (fo=33, routed)          2.059   320.884    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_40_n_0
    SLICE_X91Y97         LUT6 (Prop_lut6_I5_O)        0.124   321.008 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_53/O
                         net (fo=12, routed)          2.914   323.922    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_53_n_0
    SLICE_X110Y92        LUT4 (Prop_lut4_I0_O)        0.124   324.046 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_46/O
                         net (fo=64, routed)          6.293   330.339    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_46_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I2_O)        0.124   330.463 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_295/O
                         net (fo=1, routed)           0.784   331.247    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_295_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124   331.371 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_247/O
                         net (fo=2, routed)           2.261   333.632    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_247_n_0
    SLICE_X95Y98         LUT4 (Prop_lut4_I2_O)        0.124   333.756 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_191/O
                         net (fo=1, routed)           0.000   333.756    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_191_n_0
    SLICE_X95Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   334.288 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000   334.288    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_157_n_0
    SLICE_X95Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   334.402 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_134/CO[3]
                         net (fo=1, routed)           0.001   334.402    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_134_n_0
    SLICE_X95Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   334.516 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_102/CO[3]
                         net (fo=1, routed)           0.000   334.516    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_102_n_0
    SLICE_X95Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   334.630 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_56/CO[3]
                         net (fo=26, routed)          0.000   334.630    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_56_n_0
    SLICE_X95Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   334.852 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_22/O[0]
                         net (fo=70, routed)          3.623   338.476    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_22_n_7
    SLICE_X110Y89        LUT4 (Prop_lut4_I3_O)        0.299   338.775 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_80/O
                         net (fo=41, routed)          1.336   340.111    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_80_n_0
    SLICE_X110Y88        LUT5 (Prop_lut5_I4_O)        0.152   340.263 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_88/O
                         net (fo=11, routed)          1.002   341.265    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_88_n_0
    SLICE_X110Y86        LUT2 (Prop_lut2_I0_O)        0.352   341.617 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_92/O
                         net (fo=64, routed)          6.403   348.019    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_92_n_0
    SLICE_X81Y86         MUXF7 (Prop_muxf7_S_O)       0.504   348.523 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_7/O
                         net (fo=1, routed)           0.997   349.520    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_7_n_0
    SLICE_X82Y86         LUT5 (Prop_lut5_I4_O)        0.298   349.818 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_3/O
                         net (fo=3, routed)           1.388   351.206    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_3_n_0
    SLICE_X94Y91         LUT4 (Prop_lut4_I2_O)        0.124   351.330 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_153/O
                         net (fo=1, routed)           0.000   351.330    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_153_n_0
    SLICE_X94Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   351.706 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   351.706    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_119_n_0
    SLICE_X94Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   351.823 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_69/CO[3]
                         net (fo=1, routed)           0.000   351.823    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_69_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   351.940 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_29/CO[3]
                         net (fo=1, routed)           0.000   351.940    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_29_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   352.057 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_12/CO[3]
                         net (fo=61, routed)          2.034   354.091    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_12_n_0
    SLICE_X107Y89        LUT3 (Prop_lut3_I0_O)        0.152   354.243 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_21/O
                         net (fo=31, routed)          1.647   355.891    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_21_n_0
    SLICE_X110Y94        LUT5 (Prop_lut5_I4_O)        0.360   356.251 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_99/O
                         net (fo=113, routed)         0.304   356.554    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_21_0
    SLICE_X110Y94        LUT4 (Prop_lut4_I2_O)        0.332   356.886 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_47/O
                         net (fo=65, routed)          1.282   358.168    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_47_n_0
    SLICE_X103Y91        LUT5 (Prop_lut5_I4_O)        0.124   358.292 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_107/O
                         net (fo=32, routed)          5.670   363.962    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_107_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I4_O)        0.124   364.086 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_10/O
                         net (fo=1, routed)           1.645   365.732    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_10_n_0
    SLICE_X80Y86         LUT5 (Prop_lut5_I4_O)        0.124   365.856 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_4/O
                         net (fo=3, routed)           1.591   367.447    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_4_n_0
    SLICE_X84Y96         LUT4 (Prop_lut4_I3_O)        0.124   367.571 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_150/O
                         net (fo=1, routed)           0.000   367.571    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_150_n_0
    SLICE_X84Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   367.969 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_117/CO[3]
                         net (fo=1, routed)           0.000   367.969    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_117_n_0
    SLICE_X84Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   368.083 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_60/CO[3]
                         net (fo=1, routed)           0.000   368.083    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_60_n_0
    SLICE_X84Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   368.197 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   368.197    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_24_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   368.311 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_10/CO[3]
                         net (fo=73, routed)          3.560   371.870    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_10_n_0
    SLICE_X113Y85        LUT3 (Prop_lut3_I0_O)        0.150   372.020 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_22/O
                         net (fo=27, routed)          1.592   373.612    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_22_n_0
    SLICE_X113Y93        LUT6 (Prop_lut6_I3_O)        0.326   373.938 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_96/O
                         net (fo=16, routed)          1.526   375.464    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_96_n_0
    SLICE_X110Y77        LUT2 (Prop_lut2_I0_O)        0.124   375.588 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_91/O
                         net (fo=32, routed)          3.593   379.180    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_91_n_0
    SLICE_X67Y71         MUXF8 (Prop_muxf8_S_O)       0.273   379.453 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_9/O
                         net (fo=1, routed)           1.363   380.816    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_9_n_0
    SLICE_X67Y73         LUT6 (Prop_lut6_I0_O)        0.316   381.132 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_4/O
                         net (fo=3, routed)           1.830   382.962    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_4_n_0
    SLICE_X94Y73         LUT4 (Prop_lut4_I0_O)        0.124   383.086 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_144/O
                         net (fo=1, routed)           0.000   383.086    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_144_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   383.599 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_109/CO[3]
                         net (fo=1, routed)           0.000   383.599    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_109_n_0
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   383.716 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_65/CO[3]
                         net (fo=1, routed)           0.009   383.725    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_65_n_0
    SLICE_X94Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   383.842 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000   383.842    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_26_n_0
    SLICE_X94Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   383.959 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_12/CO[3]
                         net (fo=68, routed)          3.322   387.281    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_12_n_0
    SLICE_X110Y80        LUT4 (Prop_lut4_I3_O)        0.124   387.405 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_130/O
                         net (fo=113, routed)         5.082   392.488    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_130_n_0
    SLICE_X110Y77        LUT6 (Prop_lut6_I0_O)        0.124   392.612 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_89/O
                         net (fo=1, routed)           0.488   393.099    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_89_n_0
    SLICE_X110Y77        LUT5 (Prop_lut5_I4_O)        0.119   393.218 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_38/O
                         net (fo=32, routed)          3.729   396.947    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_38_n_0
    SLICE_X67Y67         LUT5 (Prop_lut5_I3_O)        0.332   397.279 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][3]_i_4/O
                         net (fo=3, routed)           2.256   399.536    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][3]_i_4_n_0
    SLICE_X97Y71         LUT4 (Prop_lut4_I0_O)        0.124   399.660 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_157/O
                         net (fo=1, routed)           0.000   399.660    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_157_n_0
    SLICE_X97Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   400.210 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_140/CO[3]
                         net (fo=1, routed)           0.000   400.210    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_140_n_0
    SLICE_X97Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   400.324 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   400.324    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_119_n_0
    SLICE_X97Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   400.438 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000   400.438    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_71_n_0
    SLICE_X97Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   400.552 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_34/CO[3]
                         net (fo=8, routed)           0.009   400.561    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_34_n_0
    SLICE_X97Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   400.783 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_12/O[0]
                         net (fo=58, routed)          1.791   402.573    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_12_n_7
    SLICE_X110Y73        LUT4 (Prop_lut4_I3_O)        0.299   402.872 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_66/O
                         net (fo=27, routed)          2.438   405.311    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_66_n_0
    SLICE_X113Y84        LUT5 (Prop_lut5_I0_O)        0.124   405.435 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_121/O
                         net (fo=1, routed)           0.526   405.960    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_121_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I5_O)        0.124   406.084 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_73/O
                         net (fo=9, routed)           1.957   408.042    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_73_n_0
    SLICE_X111Y70        LUT4 (Prop_lut4_I0_O)        0.124   408.166 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_37/O
                         net (fo=32, routed)          4.572   412.738    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_37_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I2_O)        0.124   412.862 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][8]_i_3/O
                         net (fo=3, routed)           1.982   414.844    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][8]_i_3_n_0
    SLICE_X100Y61        LUT4 (Prop_lut4_I2_O)        0.124   414.968 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_158/O
                         net (fo=1, routed)           0.000   414.968    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_158_n_0
    SLICE_X100Y61        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   415.481 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000   415.481    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_124_n_0
    SLICE_X100Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   415.598 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_81/CO[3]
                         net (fo=1, routed)           0.000   415.598    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_81_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   415.715 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_41/CO[3]
                         net (fo=23, routed)          0.000   415.715    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_41_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   415.934 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_14/O[0]
                         net (fo=65, routed)          2.731   418.665    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_14_n_7
    SLICE_X111Y71        LUT4 (Prop_lut4_I3_O)        0.321   418.986 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_91/O
                         net (fo=29, routed)          1.523   420.509    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_91_n_0
    SLICE_X108Y70        LUT4 (Prop_lut4_I2_O)        0.326   420.835 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_52/O
                         net (fo=39, routed)          2.077   422.912    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_52_n_0
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.152   423.064 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_48/O
                         net (fo=258, routed)         5.741   428.805    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_48_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I4_O)        0.332   429.137 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_16/O
                         net (fo=1, routed)           0.000   429.137    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_16_n_0
    SLICE_X65Y72         MUXF7 (Prop_muxf7_I1_O)      0.217   429.354 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_6/O
                         net (fo=2, routed)           1.463   430.817    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_6_n_0
    SLICE_X82Y72         LUT6 (Prop_lut6_I0_O)        0.299   431.116 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_231/O
                         net (fo=2, routed)           1.432   432.548    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_231_n_0
    SLICE_X96Y76         LUT4 (Prop_lut4_I2_O)        0.124   432.672 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_198/O
                         net (fo=1, routed)           0.000   432.672    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_198_n_0
    SLICE_X96Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   433.205 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000   433.205    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_167_n_0
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.322 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_141/CO[3]
                         net (fo=1, routed)           0.000   433.322    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_141_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.439 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_93/CO[3]
                         net (fo=1, routed)           0.000   433.439    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_93_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.556 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_57/CO[3]
                         net (fo=7, routed)           0.000   433.556    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_57_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   433.775 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_22/O[0]
                         net (fo=49, routed)          3.208   436.983    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_22_n_7
    SLICE_X111Y71        LUT6 (Prop_lut6_I4_O)        0.295   437.278 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_61/O
                         net (fo=7, routed)           0.737   438.014    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_61_n_0
    SLICE_X111Y70        LUT3 (Prop_lut3_I2_O)        0.150   438.164 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_56/O
                         net (fo=128, routed)         4.764   442.928    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_56_n_0
    SLICE_X112Y62        MUXF7 (Prop_muxf7_S_O)       0.522   443.450 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][22]_i_5/O
                         net (fo=1, routed)           0.944   444.395    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][22]_i_5_n_0
    SLICE_X111Y61        LUT6 (Prop_lut6_I0_O)        0.298   444.693 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][22]_i_3/O
                         net (fo=3, routed)           1.244   445.937    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort16q[31]__0[22]
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124   446.061 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_106/O
                         net (fo=1, routed)           0.000   446.061    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_106_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   446.462 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_66/CO[3]
                         net (fo=1, routed)           0.000   446.462    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_66_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   446.576 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000   446.576    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_35_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   446.798 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_12/O[0]
                         net (fo=32, routed)          1.352   448.149    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_12_n_7
    SLICE_X102Y67        LUT5 (Prop_lut5_I3_O)        0.299   448.448 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][25]_i_2/O
                         net (fo=1, routed)           1.121   449.569    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][25]_i_2_n_0
    SLICE_X107Y73        LUT3 (Prop_lut3_I2_O)        0.152   449.721 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][25]_i_1/O
                         net (fo=1, routed)           1.842   451.563    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16_n_1050
    SLICE_X107Y101       LDCE (DToQ_ldce_D_Q)         0.691   452.254 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort32_reg[31][25]/Q
                         net (fo=1, routed)           1.439   453.693    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/Q[25]
    SLICE_X106Y118       FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.847  5179.976    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/s00_axis_aclk
    SLICE_X106Y118       FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[25]/C
                         clock pessimism              0.129  5180.105    
                         clock uncertainty          -77.654  5102.451    
    SLICE_X106Y118       FDCE (Setup_fdce_C_D)       -0.067  5102.384    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[25]
  -------------------------------------------------------------------
                         required time                       5102.384    
                         arrival time                        -453.693    
  -------------------------------------------------------------------
                         slack                               4648.691    

Slack (MET) :             4648.848ns  (required time - arrival time)
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        450.420ns  (logic 61.026ns (13.549%)  route 389.393ns (86.451%))
  Logic Levels:           287  (CARRY4=129 LDCE=1 LUT2=12 LUT3=15 LUT4=50 LUT5=21 LUT6=48 MUXF7=8 MUXF8=3)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.026ns = ( 5179.977 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.862     3.156    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/s00_axis_aclk
    SLICE_X106Y58        FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y58        FDCE (Prop_fdce_C_Q)         0.456     3.612 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[26]/Q
                         net (fo=56, routed)          6.812    10.424    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/Q[26]
    SLICE_X57Y96         LUT4 (Prop_lut4_I2_O)        0.124    10.548 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/sort32_reg[1][31]_i_20/O
                         net (fo=1, routed)           0.000    10.548    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_32[1]
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.098 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_3/CO[3]
                         net (fo=315, routed)         5.588    16.686    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/CO[0]
    SLICE_X86Y109        LUT3 (Prop_lut3_I1_O)        0.150    16.836 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/sort32_reg[1][31]_i_76/O
                         net (fo=1, routed)           1.181    18.016    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_4_1
    SLICE_X60Y114        LUT6 (Prop_lut6_I2_O)        0.328    18.344 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_26/O
                         net (fo=1, routed)           1.098    19.442    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_26_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.968 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.968    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_4_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.082 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_2/CO[3]
                         net (fo=187, routed)         5.949    26.031    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_2_n_0
    SLICE_X40Y127        LUT5 (Prop_lut5_I2_O)        0.124    26.155 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][25]_i_3/O
                         net (fo=3, routed)           1.464    27.619    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][25]_i_3_n_0
    SLICE_X40Y117        LUT4 (Prop_lut4_I1_O)        0.124    27.743 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_13/O
                         net (fo=1, routed)           0.000    27.743    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_13_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.275 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_3/CO[3]
                         net (fo=123, routed)         1.772    30.047    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_3_n_0
    SLICE_X35Y124        LUT3 (Prop_lut3_I2_O)        0.150    30.197 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_5/O
                         net (fo=72, routed)          3.482    33.679    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_5_n_0
    SLICE_X42Y127        LUT6 (Prop_lut6_I4_O)        0.326    34.005 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][26]_i_3/O
                         net (fo=3, routed)           1.536    35.542    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][26]_i_3_n_0
    SLICE_X36Y120        LUT4 (Prop_lut4_I0_O)        0.124    35.666 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_14/O
                         net (fo=1, routed)           0.000    35.666    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_14_n_0
    SLICE_X36Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.199 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_3/CO[3]
                         net (fo=128, routed)         1.373    37.571    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_3_n_0
    SLICE_X35Y124        LUT4 (Prop_lut4_I3_O)        0.124    37.695 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_26/O
                         net (fo=33, routed)          3.470    41.165    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_26_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I2_O)        0.124    41.289 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_4/O
                         net (fo=1, routed)           0.845    42.135    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_4_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I5_O)        0.124    42.259 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_2/O
                         net (fo=3, routed)           1.407    43.666    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_2_n_0
    SLICE_X37Y117        LUT4 (Prop_lut4_I0_O)        0.124    43.790 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_42/O
                         net (fo=1, routed)           0.000    43.790    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_42_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.340 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.340    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_27_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.454 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.454    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_17_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.568 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.568    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_6_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.682 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_3/CO[3]
                         net (fo=63, routed)          2.037    46.719    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_3_n_0
    SLICE_X40Y127        LUT5 (Prop_lut5_I0_O)        0.150    46.869 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_19/O
                         net (fo=163, routed)         6.053    52.922    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_19_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I3_O)        0.326    53.248 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_5/O
                         net (fo=1, routed)           0.363    53.611    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_5_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I0_O)        0.124    53.735 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_3/O
                         net (fo=3, routed)           1.604    55.339    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_3_n_0
    SLICE_X41Y116        LUT4 (Prop_lut4_I0_O)        0.124    55.463 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_45/O
                         net (fo=1, routed)           0.000    55.463    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_45_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.861 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.861    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_31_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.975 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    55.975    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_22_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.089 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.089    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_9_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.203 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_3/CO[3]
                         net (fo=313, routed)         2.548    58.751    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_3_n_0
    SLICE_X44Y128        LUT6 (Prop_lut6_I5_O)        0.124    58.875 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_20/O
                         net (fo=32, routed)          3.479    62.354    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_20_n_0
    SLICE_X44Y111        LUT6 (Prop_lut6_I2_O)        0.124    62.478 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_4/O
                         net (fo=1, routed)           0.655    63.133    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_4_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I1_O)        0.124    63.257 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_2/O
                         net (fo=3, routed)           0.890    64.148    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_2_n_0
    SLICE_X46Y116        LUT4 (Prop_lut4_I2_O)        0.124    64.272 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_47/O
                         net (fo=1, routed)           0.000    64.272    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_47_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.805 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.805    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_32_n_0
    SLICE_X46Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.922 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.922    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_22_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.039 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.039    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_8_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.156 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_3/CO[3]
                         net (fo=306, routed)         2.935    68.091    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_3_n_0
    SLICE_X45Y128        LUT6 (Prop_lut6_I4_O)        0.124    68.215 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_21/O
                         net (fo=39, routed)          4.326    72.540    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_21_n_0
    SLICE_X30Y109        LUT5 (Prop_lut5_I2_O)        0.124    72.664 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][3]_i_3/O
                         net (fo=3, routed)           1.796    74.460    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][3]_i_3_n_0
    SLICE_X48Y117        LUT4 (Prop_lut4_I1_O)        0.124    74.584 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_54/O
                         net (fo=1, routed)           0.000    74.584    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_54_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.134 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.134    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_39_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.248 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.248    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_28_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.362 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.362    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_10_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.476 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_3/CO[3]
                         net (fo=72, routed)          4.374    79.850    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_3_n_0
    SLICE_X82Y127        LUT2 (Prop_lut2_I0_O)        0.146    79.996 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_25/O
                         net (fo=71, routed)          2.694    82.691    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_25_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I4_O)        0.328    83.019 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_6/O
                         net (fo=1, routed)           0.670    83.689    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_6_n_0
    SLICE_X50Y111        LUT5 (Prop_lut5_I2_O)        0.124    83.813 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_3/O
                         net (fo=3, routed)           1.736    85.549    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_3_n_0
    SLICE_X54Y114        LUT4 (Prop_lut4_I3_O)        0.124    85.673 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_60/O
                         net (fo=1, routed)           0.000    85.673    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_60_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    86.186 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    86.186    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_44_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.303 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    86.303    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_35_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.420 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    86.420    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_26_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.537 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_13/CO[3]
                         net (fo=6, routed)           0.000    86.537    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_13_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    86.756 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_4/O[0]
                         net (fo=67, routed)          1.881    88.637    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_4_n_7
    SLICE_X53Y129        LUT6 (Prop_lut6_I0_O)        0.295    88.932 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_31/O
                         net (fo=6, routed)           1.492    90.423    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_31_n_0
    SLICE_X61Y127        LUT3 (Prop_lut3_I0_O)        0.124    90.547 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_14/O
                         net (fo=33, routed)          0.296    90.844    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_14_n_0
    SLICE_X61Y127        LUT4 (Prop_lut4_I3_O)        0.118    90.962 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_16/O
                         net (fo=32, routed)          3.912    94.873    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_16_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.326    95.199 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][2]_i_2/O
                         net (fo=3, routed)           1.414    96.613    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][2]_i_2_n_0
    SLICE_X58Y109        LUT4 (Prop_lut4_I2_O)        0.124    96.737 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_57/O
                         net (fo=1, routed)           0.000    96.737    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_57_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.270 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    97.270    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_38_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.387 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.387    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_22_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.504 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    97.504    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_5_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.621 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_2/CO[3]
                         net (fo=80, routed)          2.550   100.172    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_2_n_0
    SLICE_X80Y119        LUT2 (Prop_lut2_I0_O)        0.152   100.324 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_33/O
                         net (fo=96, routed)          5.345   105.669    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[9].Register_Cond_16/sort32_reg[10][0]_i_2
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.332   106.001 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[9].Register_Cond_16/sort32_reg[10][4]_i_4/O
                         net (fo=1, routed)           1.378   107.379    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_52_3
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124   107.503 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][4]_i_2/O
                         net (fo=3, routed)           2.570   110.073    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][4]_i_2_n_0
    SLICE_X64Y105        LUT4 (Prop_lut4_I2_O)        0.124   110.197 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_56/O
                         net (fo=1, routed)           0.000   110.197    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_56_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   110.595 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000   110.595    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_41_n_0
    SLICE_X64Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.709 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   110.709    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_24_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.823 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000   110.823    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_5_n_0
    SLICE_X64Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.937 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_2/CO[3]
                         net (fo=78, routed)          4.099   115.035    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_2_n_0
    SLICE_X80Y119        LUT4 (Prop_lut4_I2_O)        0.124   115.159 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_16/O
                         net (fo=100, routed)         5.666   120.825    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_16_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I2_O)        0.124   120.949 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_4/O
                         net (fo=1, routed)           1.716   122.665    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_4_n_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.124   122.789 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_2/O
                         net (fo=3, routed)           1.548   124.338    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_2_n_0
    SLICE_X52Y108        LUT4 (Prop_lut4_I2_O)        0.124   124.462 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_55/O
                         net (fo=1, routed)           0.000   124.462    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_55_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   124.860 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000   124.860    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_41_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.974 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_32/CO[3]
                         net (fo=1, routed)           0.000   124.974    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_32_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.088 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_23/CO[3]
                         net (fo=1, routed)           0.000   125.088    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_23_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.202 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_15/CO[3]
                         net (fo=10, routed)          0.000   125.202    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_15_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   125.424 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_4/O[0]
                         net (fo=61, routed)          3.452   128.876    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_4_n_7
    SLICE_X81Y123        LUT2 (Prop_lut2_I1_O)        0.325   129.201 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_22/O
                         net (fo=3, routed)           0.316   129.516    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_22_n_0
    SLICE_X81Y122        LUT6 (Prop_lut6_I0_O)        0.326   129.842 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_8/O
                         net (fo=32, routed)          5.611   135.453    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_8_n_0
    SLICE_X36Y123        LUT6 (Prop_lut6_I4_O)        0.124   135.577 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][12]_i_2/O
                         net (fo=3, routed)           1.380   136.957    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][12]_i_2_n_0
    SLICE_X49Y104        LUT4 (Prop_lut4_I2_O)        0.124   137.081 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_50/O
                         net (fo=1, routed)           0.000   137.081    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_50_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   137.479 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000   137.479    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_35_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.593 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000   137.593    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_26_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.707 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_15/CO[3]
                         net (fo=10, routed)          0.000   137.707    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_15_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   137.929 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_4/O[0]
                         net (fo=72, routed)          4.434   142.363    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_4_n_7
    SLICE_X80Y120        LUT2 (Prop_lut2_I1_O)        0.327   142.690 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_35/O
                         net (fo=4, routed)           0.890   143.580    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_35_n_0
    SLICE_X81Y120        LUT6 (Prop_lut6_I5_O)        0.326   143.906 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_19/O
                         net (fo=115, routed)         5.474   149.380    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_19_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I0_O)        0.124   149.504 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_7/O
                         net (fo=1, routed)           0.674   150.178    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_7_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I5_O)        0.124   150.302 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_2/O
                         net (fo=3, routed)           3.669   153.971    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_2_n_0
    SLICE_X63Y102        LUT4 (Prop_lut4_I1_O)        0.124   154.095 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_62/O
                         net (fo=1, routed)           0.000   154.095    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_62_n_0
    SLICE_X63Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   154.496 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_49/CO[3]
                         net (fo=1, routed)           0.000   154.496    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_49_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.610 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_40/CO[3]
                         net (fo=1, routed)           0.000   154.610    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_40_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.724 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000   154.724    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_26_n_0
    SLICE_X63Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.838 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_17/CO[3]
                         net (fo=14, routed)          0.000   154.838    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_17_n_0
    SLICE_X63Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   155.060 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_4/O[0]
                         net (fo=72, routed)          1.880   156.940    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_4_n_7
    SLICE_X65Y119        LUT5 (Prop_lut5_I3_O)        0.299   157.239 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_20/O
                         net (fo=102, routed)         2.672   159.911    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_20_n_0
    SLICE_X61Y126        LUT3 (Prop_lut3_I1_O)        0.150   160.061 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_18/O
                         net (fo=32, routed)          4.824   164.885    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_18_n_0
    SLICE_X30Y88         LUT6 (Prop_lut6_I4_O)        0.326   165.211 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_4/O
                         net (fo=1, routed)           2.077   167.287    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_4_n_0
    SLICE_X29Y120        LUT5 (Prop_lut5_I0_O)        0.124   167.411 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_2/O
                         net (fo=3, routed)           2.172   169.583    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_2_n_0
    SLICE_X53Y104        LUT4 (Prop_lut4_I2_O)        0.124   169.707 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_58/O
                         net (fo=1, routed)           0.000   169.707    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_58_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   170.108 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_45/CO[3]
                         net (fo=1, routed)           0.000   170.108    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_45_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.222 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_36/CO[3]
                         net (fo=1, routed)           0.000   170.222    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_36_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.336 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000   170.336    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_27_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.450 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_15/CO[3]
                         net (fo=11, routed)          0.000   170.450    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_15_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   170.672 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_4/O[0]
                         net (fo=76, routed)          2.579   173.251    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_4_n_7
    SLICE_X84Y117        LUT2 (Prop_lut2_I1_O)        0.299   173.550 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_12/O
                         net (fo=24, routed)          0.292   173.842    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_12_n_0
    SLICE_X84Y117        LUT6 (Prop_lut6_I0_O)        0.124   173.966 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_14/O
                         net (fo=70, routed)          4.690   178.655    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_14_n_0
    SLICE_X60Y68         MUXF7 (Prop_muxf7_S_O)       0.296   178.951 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_4/O
                         net (fo=1, routed)           0.000   178.951    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_4_n_0
    SLICE_X60Y68         MUXF8 (Prop_muxf8_I0_O)      0.104   179.055 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_2/O
                         net (fo=3, routed)           2.072   181.127    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_2_n_0
    SLICE_X59Y90         LUT4 (Prop_lut4_I2_O)        0.316   181.443 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_61/O
                         net (fo=1, routed)           0.000   181.443    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_61_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   181.993 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_46/CO[3]
                         net (fo=1, routed)           0.000   181.993    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_46_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.107 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_37/CO[3]
                         net (fo=1, routed)           0.000   182.107    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_37_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.221 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   182.221    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_24_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.335 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_11/CO[3]
                         net (fo=8, routed)           0.000   182.335    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_11_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   182.557 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_4/O[0]
                         net (fo=72, routed)          4.120   186.678    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_4_n_7
    SLICE_X67Y111        LUT5 (Prop_lut5_I3_O)        0.299   186.977 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_47/O
                         net (fo=142, routed)         1.478   188.455    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_47_n_0
    SLICE_X84Y115        LUT3 (Prop_lut3_I0_O)        0.124   188.579 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_44/O
                         net (fo=32, routed)          6.261   194.839    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_44_n_0
    SLICE_X30Y86         LUT6 (Prop_lut6_I4_O)        0.124   194.963 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][3]_i_3/O
                         net (fo=2, routed)           1.260   196.224    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][3]_i_3_n_0
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.124   196.348 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_186/O
                         net (fo=2, routed)           1.358   197.706    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_186_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I5_O)        0.124   197.830 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_174/O
                         net (fo=1, routed)           0.774   198.604    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_174_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   199.111 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_156/CO[3]
                         net (fo=1, routed)           0.001   199.111    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_156_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   199.225 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000   199.225    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_131_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   199.339 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000   199.339    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_90_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   199.453 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_51/CO[3]
                         net (fo=14, routed)          0.000   199.453    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_51_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   199.675 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_15/O[0]
                         net (fo=53, routed)          2.736   202.411    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_15_n_7
    SLICE_X87Y110        LUT3 (Prop_lut3_I0_O)        0.327   202.738 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_21/O
                         net (fo=16, routed)          0.964   203.703    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_21_n_0
    SLICE_X88Y114        LUT6 (Prop_lut6_I1_O)        0.332   204.035 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_78/O
                         net (fo=14, routed)          1.669   205.704    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_78_n_0
    SLICE_X86Y104        LUT2 (Prop_lut2_I1_O)        0.124   205.828 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_103/O
                         net (fo=64, routed)          6.352   212.180    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_103_n_0
    SLICE_X52Y79         MUXF7 (Prop_muxf7_S_O)       0.296   212.476 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_13/O
                         net (fo=1, routed)           0.000   212.476    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_13_n_0
    SLICE_X52Y79         MUXF8 (Prop_muxf8_I0_O)      0.104   212.580 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_8/O
                         net (fo=1, routed)           1.034   213.614    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_8_n_0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.316   213.930 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_4/O
                         net (fo=3, routed)           1.146   215.076    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_4_n_0
    SLICE_X47Y85         LUT4 (Prop_lut4_I3_O)        0.124   215.200 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_123/O
                         net (fo=1, routed)           0.000   215.200    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_123_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   215.598 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_94/CO[3]
                         net (fo=1, routed)           0.000   215.598    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_94_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   215.712 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_65/CO[3]
                         net (fo=1, routed)           0.000   215.712    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_65_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   215.826 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_33/CO[3]
                         net (fo=12, routed)          0.000   215.826    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_33_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   216.048 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_11/O[0]
                         net (fo=58, routed)          3.833   219.881    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_11_n_7
    SLICE_X88Y105        LUT4 (Prop_lut4_I3_O)        0.299   220.180 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_39/O
                         net (fo=27, routed)          0.460   220.639    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_39_n_0
    SLICE_X88Y106        LUT4 (Prop_lut4_I2_O)        0.124   220.763 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_49/O
                         net (fo=10, routed)          0.754   221.517    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_49_n_0
    SLICE_X88Y107        LUT2 (Prop_lut2_I1_O)        0.124   221.641 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_51/O
                         net (fo=194, routed)         7.111   228.752    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_51_n_0
    SLICE_X30Y55         LUT6 (Prop_lut6_I2_O)        0.124   228.876 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_329/O
                         net (fo=1, routed)           1.391   230.267    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_329_n_0
    SLICE_X30Y74         LUT6 (Prop_lut6_I3_O)        0.124   230.391 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_278/O
                         net (fo=1, routed)           1.008   231.399    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_278_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.124   231.523 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_230/O
                         net (fo=2, routed)           2.472   233.995    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_230_n_0
    SLICE_X84Y102        LUT4 (Prop_lut4_I2_O)        0.124   234.119 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_176/O
                         net (fo=1, routed)           0.000   234.119    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_176_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   234.517 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000   234.517    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_146_n_0
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.631 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000   234.631    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_124_n_0
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.745 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_96/CO[3]
                         net (fo=1, routed)           0.000   234.745    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_96_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.859 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_52/CO[3]
                         net (fo=14, routed)          0.000   234.859    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_52_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   235.081 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_20/O[0]
                         net (fo=69, routed)          1.282   236.363    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_20_n_7
    SLICE_X89Y107        LUT4 (Prop_lut4_I3_O)        0.327   236.690 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_41/O
                         net (fo=49, routed)          1.112   237.802    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_41_n_0
    SLICE_X88Y106        LUT4 (Prop_lut4_I1_O)        0.354   238.156 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_57/O
                         net (fo=5, routed)           0.843   238.998    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_57_n_0
    SLICE_X88Y107        LUT2 (Prop_lut2_I1_O)        0.352   239.350 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_31/O
                         net (fo=101, routed)         5.874   245.224    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_31_n_0
    SLICE_X63Y61         MUXF7 (Prop_muxf7_S_O)       0.484   245.708 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_5/O
                         net (fo=1, routed)           0.672   246.380    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_5_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I1_O)        0.299   246.679 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_3/O
                         net (fo=3, routed)           2.162   248.841    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_3_n_0
    SLICE_X45Y82         LUT4 (Prop_lut4_I2_O)        0.124   248.965 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_133/O
                         net (fo=1, routed)           0.000   248.965    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_133_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   249.363 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   249.363    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_119_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.477 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_103/CO[3]
                         net (fo=1, routed)           0.000   249.477    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_103_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.591 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_65/CO[3]
                         net (fo=1, routed)           0.000   249.591    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_65_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.705 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_34/CO[3]
                         net (fo=5, routed)           0.000   249.705    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_34_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   249.927 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_10/O[0]
                         net (fo=44, routed)          4.095   254.023    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_10_n_7
    SLICE_X83Y106        LUT4 (Prop_lut4_I3_O)        0.299   254.322 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_42/O
                         net (fo=31, routed)          0.514   254.835    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_42_n_0
    SLICE_X88Y106        LUT6 (Prop_lut6_I4_O)        0.124   254.959 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_52/O
                         net (fo=43, routed)          1.503   256.462    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_52_n_0
    SLICE_X83Y101        LUT3 (Prop_lut3_I2_O)        0.153   256.615 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_47/O
                         net (fo=64, routed)          7.074   263.689    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_47_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I4_O)        0.327   264.016 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][0]_i_3/O
                         net (fo=2, routed)           1.892   265.908    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][0]_i_3_n_0
    SLICE_X51Y100        LUT5 (Prop_lut5_I0_O)        0.124   266.032 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_172/O
                         net (fo=2, routed)           1.377   267.408    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_172_n_0
    SLICE_X52Y103        LUT4 (Prop_lut4_I0_O)        0.124   267.532 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_157/O
                         net (fo=1, routed)           0.000   267.532    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_157_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   268.064 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000   268.064    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_131_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   268.178 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_105/CO[3]
                         net (fo=1, routed)           0.000   268.178    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_105_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   268.292 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_75/CO[3]
                         net (fo=1, routed)           0.000   268.292    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_75_n_0
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   268.406 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_55/CO[3]
                         net (fo=14, routed)          0.000   268.406    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_55_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   268.628 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_19/O[0]
                         net (fo=54, routed)          4.191   272.820    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_19_n_7
    SLICE_X91Y101        LUT4 (Prop_lut4_I3_O)        0.299   273.119 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_83/O
                         net (fo=22, routed)          1.924   275.043    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_83_n_0
    SLICE_X88Y106        LUT6 (Prop_lut6_I4_O)        0.124   275.167 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_45/O
                         net (fo=18, routed)          1.622   276.789    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_45_n_0
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.149   276.938 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_75/O
                         net (fo=64, routed)          3.496   280.434    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_75_n_0
    SLICE_X43Y70         MUXF7 (Prop_muxf7_S_O)       0.484   280.918 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][15]_i_6/O
                         net (fo=2, routed)           1.003   281.921    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][15]_i_6_n_0
    SLICE_X44Y70         LUT3 (Prop_lut3_I2_O)        0.329   282.250 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_202/O
                         net (fo=1, routed)           0.848   283.098    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_202_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I0_O)        0.327   283.425 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_178/O
                         net (fo=2, routed)           0.946   284.372    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_178_n_0
    SLICE_X47Y71         LUT4 (Prop_lut4_I2_O)        0.124   284.496 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_149/O
                         net (fo=1, routed)           0.000   284.496    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_149_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   284.897 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   284.897    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_119_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   285.011 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_84/CO[3]
                         net (fo=1, routed)           0.000   285.011    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_84_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   285.125 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_47/CO[3]
                         net (fo=6, routed)           0.000   285.125    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_47_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   285.347 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_20/O[0]
                         net (fo=62, routed)          3.841   289.187    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_20_n_7
    SLICE_X90Y99         LUT4 (Prop_lut4_I3_O)        0.299   289.486 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_59/O
                         net (fo=36, routed)          1.610   291.096    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_59_n_0
    SLICE_X89Y102        LUT6 (Prop_lut6_I5_O)        0.124   291.220 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_63/O
                         net (fo=168, routed)         2.592   293.812    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_63_n_0
    SLICE_X91Y99         LUT4 (Prop_lut4_I3_O)        0.152   293.964 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_72/O
                         net (fo=32, routed)          5.273   299.237    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_72_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I4_O)        0.332   299.569 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_6/O
                         net (fo=1, routed)           0.000   299.569    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_6_n_0
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217   299.786 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_3/O
                         net (fo=3, routed)           3.120   302.906    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_3_n_0
    SLICE_X83Y91         LUT4 (Prop_lut4_I1_O)        0.299   303.205 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_148/O
                         net (fo=1, routed)           0.000   303.205    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_148_n_0
    SLICE_X83Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   303.737 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000   303.737    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_132_n_0
    SLICE_X83Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   303.851 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000   303.851    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_114_n_0
    SLICE_X83Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   303.965 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_74/CO[3]
                         net (fo=1, routed)           0.000   303.965    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_74_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   304.079 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_35/CO[3]
                         net (fo=4, routed)           0.000   304.079    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_35_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   304.301 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_14/O[0]
                         net (fo=45, routed)          3.409   307.710    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_14_n_7
    SLICE_X100Y103       LUT3 (Prop_lut3_I0_O)        0.299   308.009 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_20/O
                         net (fo=13, routed)          0.900   308.909    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_20_n_0
    SLICE_X109Y103       LUT5 (Prop_lut5_I3_O)        0.124   309.033 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_37/O
                         net (fo=41, routed)          4.628   313.661    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_37_n_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I1_O)        0.124   313.785 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][8]_i_4/O
                         net (fo=3, routed)           1.198   314.983    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][8]_i_4_n_0
    SLICE_X92Y83         LUT4 (Prop_lut4_I3_O)        0.124   315.107 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_135/O
                         net (fo=1, routed)           0.000   315.107    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_135_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   315.620 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000   315.620    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_106_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   315.737 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_69/CO[3]
                         net (fo=1, routed)           0.000   315.737    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_69_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   315.854 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_35/CO[3]
                         net (fo=10, routed)          0.000   315.854    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_35_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   316.073 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_12/O[0]
                         net (fo=74, routed)          2.458   318.531    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_12_n_7
    SLICE_X113Y92        LUT4 (Prop_lut4_I3_O)        0.295   318.826 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_40/O
                         net (fo=33, routed)          2.059   320.884    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_40_n_0
    SLICE_X91Y97         LUT6 (Prop_lut6_I5_O)        0.124   321.008 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_53/O
                         net (fo=12, routed)          2.914   323.922    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_53_n_0
    SLICE_X110Y92        LUT4 (Prop_lut4_I0_O)        0.124   324.046 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_46/O
                         net (fo=64, routed)          6.293   330.339    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_46_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I2_O)        0.124   330.463 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_295/O
                         net (fo=1, routed)           0.784   331.247    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_295_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124   331.371 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_247/O
                         net (fo=2, routed)           2.261   333.632    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_247_n_0
    SLICE_X95Y98         LUT4 (Prop_lut4_I2_O)        0.124   333.756 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_191/O
                         net (fo=1, routed)           0.000   333.756    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_191_n_0
    SLICE_X95Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   334.288 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000   334.288    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_157_n_0
    SLICE_X95Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   334.402 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_134/CO[3]
                         net (fo=1, routed)           0.001   334.402    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_134_n_0
    SLICE_X95Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   334.516 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_102/CO[3]
                         net (fo=1, routed)           0.000   334.516    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_102_n_0
    SLICE_X95Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   334.630 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_56/CO[3]
                         net (fo=26, routed)          0.000   334.630    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_56_n_0
    SLICE_X95Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   334.852 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_22/O[0]
                         net (fo=70, routed)          3.623   338.476    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_22_n_7
    SLICE_X110Y89        LUT4 (Prop_lut4_I3_O)        0.299   338.775 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_80/O
                         net (fo=41, routed)          1.336   340.111    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_80_n_0
    SLICE_X110Y88        LUT5 (Prop_lut5_I4_O)        0.152   340.263 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_88/O
                         net (fo=11, routed)          1.002   341.265    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_88_n_0
    SLICE_X110Y86        LUT2 (Prop_lut2_I0_O)        0.352   341.617 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_92/O
                         net (fo=64, routed)          6.403   348.019    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_92_n_0
    SLICE_X81Y86         MUXF7 (Prop_muxf7_S_O)       0.504   348.523 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_7/O
                         net (fo=1, routed)           0.997   349.520    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_7_n_0
    SLICE_X82Y86         LUT5 (Prop_lut5_I4_O)        0.298   349.818 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_3/O
                         net (fo=3, routed)           1.388   351.206    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_3_n_0
    SLICE_X94Y91         LUT4 (Prop_lut4_I2_O)        0.124   351.330 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_153/O
                         net (fo=1, routed)           0.000   351.330    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_153_n_0
    SLICE_X94Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   351.706 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   351.706    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_119_n_0
    SLICE_X94Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   351.823 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_69/CO[3]
                         net (fo=1, routed)           0.000   351.823    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_69_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   351.940 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_29/CO[3]
                         net (fo=1, routed)           0.000   351.940    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_29_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   352.057 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_12/CO[3]
                         net (fo=61, routed)          2.034   354.091    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_12_n_0
    SLICE_X107Y89        LUT3 (Prop_lut3_I0_O)        0.152   354.243 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_21/O
                         net (fo=31, routed)          1.647   355.891    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_21_n_0
    SLICE_X110Y94        LUT5 (Prop_lut5_I4_O)        0.360   356.251 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_99/O
                         net (fo=113, routed)         0.304   356.554    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_21_0
    SLICE_X110Y94        LUT4 (Prop_lut4_I2_O)        0.332   356.886 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_47/O
                         net (fo=65, routed)          1.282   358.168    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_47_n_0
    SLICE_X103Y91        LUT5 (Prop_lut5_I4_O)        0.124   358.292 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_107/O
                         net (fo=32, routed)          5.670   363.962    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_107_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I4_O)        0.124   364.086 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_10/O
                         net (fo=1, routed)           1.645   365.732    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_10_n_0
    SLICE_X80Y86         LUT5 (Prop_lut5_I4_O)        0.124   365.856 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_4/O
                         net (fo=3, routed)           1.591   367.447    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_4_n_0
    SLICE_X84Y96         LUT4 (Prop_lut4_I3_O)        0.124   367.571 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_150/O
                         net (fo=1, routed)           0.000   367.571    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_150_n_0
    SLICE_X84Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   367.969 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_117/CO[3]
                         net (fo=1, routed)           0.000   367.969    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_117_n_0
    SLICE_X84Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   368.083 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_60/CO[3]
                         net (fo=1, routed)           0.000   368.083    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_60_n_0
    SLICE_X84Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   368.197 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   368.197    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_24_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   368.311 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_10/CO[3]
                         net (fo=73, routed)          3.560   371.870    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_10_n_0
    SLICE_X113Y85        LUT3 (Prop_lut3_I0_O)        0.150   372.020 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_22/O
                         net (fo=27, routed)          1.592   373.612    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_22_n_0
    SLICE_X113Y93        LUT6 (Prop_lut6_I3_O)        0.326   373.938 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_96/O
                         net (fo=16, routed)          1.526   375.464    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_96_n_0
    SLICE_X110Y77        LUT2 (Prop_lut2_I0_O)        0.124   375.588 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_91/O
                         net (fo=32, routed)          3.593   379.180    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_91_n_0
    SLICE_X67Y71         MUXF8 (Prop_muxf8_S_O)       0.273   379.453 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_9/O
                         net (fo=1, routed)           1.363   380.816    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_9_n_0
    SLICE_X67Y73         LUT6 (Prop_lut6_I0_O)        0.316   381.132 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_4/O
                         net (fo=3, routed)           1.830   382.962    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_4_n_0
    SLICE_X94Y73         LUT4 (Prop_lut4_I0_O)        0.124   383.086 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_144/O
                         net (fo=1, routed)           0.000   383.086    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_144_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   383.599 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_109/CO[3]
                         net (fo=1, routed)           0.000   383.599    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_109_n_0
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   383.716 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_65/CO[3]
                         net (fo=1, routed)           0.009   383.725    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_65_n_0
    SLICE_X94Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   383.842 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000   383.842    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_26_n_0
    SLICE_X94Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   383.959 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_12/CO[3]
                         net (fo=68, routed)          3.322   387.281    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_12_n_0
    SLICE_X110Y80        LUT4 (Prop_lut4_I3_O)        0.124   387.405 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_130/O
                         net (fo=113, routed)         5.082   392.488    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_130_n_0
    SLICE_X110Y77        LUT6 (Prop_lut6_I0_O)        0.124   392.612 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_89/O
                         net (fo=1, routed)           0.488   393.099    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_89_n_0
    SLICE_X110Y77        LUT5 (Prop_lut5_I4_O)        0.119   393.218 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_38/O
                         net (fo=32, routed)          3.729   396.947    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_38_n_0
    SLICE_X67Y67         LUT5 (Prop_lut5_I3_O)        0.332   397.279 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][3]_i_4/O
                         net (fo=3, routed)           2.256   399.536    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][3]_i_4_n_0
    SLICE_X97Y71         LUT4 (Prop_lut4_I0_O)        0.124   399.660 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_157/O
                         net (fo=1, routed)           0.000   399.660    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_157_n_0
    SLICE_X97Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   400.210 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_140/CO[3]
                         net (fo=1, routed)           0.000   400.210    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_140_n_0
    SLICE_X97Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   400.324 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   400.324    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_119_n_0
    SLICE_X97Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   400.438 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000   400.438    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_71_n_0
    SLICE_X97Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   400.552 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_34/CO[3]
                         net (fo=8, routed)           0.009   400.561    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_34_n_0
    SLICE_X97Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   400.783 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_12/O[0]
                         net (fo=58, routed)          1.791   402.573    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_12_n_7
    SLICE_X110Y73        LUT4 (Prop_lut4_I3_O)        0.299   402.872 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_66/O
                         net (fo=27, routed)          2.438   405.311    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_66_n_0
    SLICE_X113Y84        LUT5 (Prop_lut5_I0_O)        0.124   405.435 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_121/O
                         net (fo=1, routed)           0.526   405.960    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_121_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I5_O)        0.124   406.084 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_73/O
                         net (fo=9, routed)           1.957   408.042    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_73_n_0
    SLICE_X111Y70        LUT4 (Prop_lut4_I0_O)        0.124   408.166 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_37/O
                         net (fo=32, routed)          4.572   412.738    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_37_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I2_O)        0.124   412.862 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][8]_i_3/O
                         net (fo=3, routed)           1.982   414.844    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][8]_i_3_n_0
    SLICE_X100Y61        LUT4 (Prop_lut4_I2_O)        0.124   414.968 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_158/O
                         net (fo=1, routed)           0.000   414.968    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_158_n_0
    SLICE_X100Y61        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   415.481 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000   415.481    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_124_n_0
    SLICE_X100Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   415.598 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_81/CO[3]
                         net (fo=1, routed)           0.000   415.598    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_81_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   415.715 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_41/CO[3]
                         net (fo=23, routed)          0.000   415.715    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_41_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   415.934 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_14/O[0]
                         net (fo=65, routed)          2.731   418.665    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_14_n_7
    SLICE_X111Y71        LUT4 (Prop_lut4_I3_O)        0.321   418.986 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_91/O
                         net (fo=29, routed)          1.523   420.509    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_91_n_0
    SLICE_X108Y70        LUT4 (Prop_lut4_I2_O)        0.326   420.835 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_52/O
                         net (fo=39, routed)          2.077   422.912    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_52_n_0
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.152   423.064 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_48/O
                         net (fo=258, routed)         5.741   428.805    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_48_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I4_O)        0.332   429.137 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_16/O
                         net (fo=1, routed)           0.000   429.137    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_16_n_0
    SLICE_X65Y72         MUXF7 (Prop_muxf7_I1_O)      0.217   429.354 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_6/O
                         net (fo=2, routed)           1.463   430.817    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_6_n_0
    SLICE_X82Y72         LUT6 (Prop_lut6_I0_O)        0.299   431.116 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_231/O
                         net (fo=2, routed)           1.432   432.548    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_231_n_0
    SLICE_X96Y76         LUT4 (Prop_lut4_I2_O)        0.124   432.672 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_198/O
                         net (fo=1, routed)           0.000   432.672    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_198_n_0
    SLICE_X96Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   433.205 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000   433.205    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_167_n_0
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.322 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_141/CO[3]
                         net (fo=1, routed)           0.000   433.322    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_141_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.439 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_93/CO[3]
                         net (fo=1, routed)           0.000   433.439    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_93_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.556 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_57/CO[3]
                         net (fo=7, routed)           0.000   433.556    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_57_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   433.775 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_22/O[0]
                         net (fo=49, routed)          3.208   436.983    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_22_n_7
    SLICE_X111Y71        LUT6 (Prop_lut6_I4_O)        0.295   437.278 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_61/O
                         net (fo=7, routed)           0.737   438.014    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_61_n_0
    SLICE_X111Y70        LUT3 (Prop_lut3_I2_O)        0.150   438.164 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_56/O
                         net (fo=128, routed)         4.764   442.928    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_56_n_0
    SLICE_X112Y62        MUXF7 (Prop_muxf7_S_O)       0.522   443.450 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][22]_i_5/O
                         net (fo=1, routed)           0.944   444.395    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][22]_i_5_n_0
    SLICE_X111Y61        LUT6 (Prop_lut6_I0_O)        0.298   444.693 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][22]_i_3/O
                         net (fo=3, routed)           1.244   445.937    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort16q[31]__0[22]
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124   446.061 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_106/O
                         net (fo=1, routed)           0.000   446.061    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_106_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   446.462 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_66/CO[3]
                         net (fo=1, routed)           0.000   446.462    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_66_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   446.576 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000   446.576    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_35_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   446.798 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_12/O[0]
                         net (fo=32, routed)          2.012   448.809    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_12_n_7
    SLICE_X107Y65        LUT5 (Prop_lut5_I3_O)        0.299   449.108 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][26]_i_2/O
                         net (fo=1, routed)           0.949   450.058    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][26]_i_2_n_0
    SLICE_X107Y73        LUT3 (Prop_lut3_I2_O)        0.124   450.182 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][26]_i_1/O
                         net (fo=1, routed)           1.499   451.680    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16_n_1049
    SLICE_X108Y101       LDCE (DToQ_ldce_D_Q)         0.482   452.162 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort32_reg[31][26]/Q
                         net (fo=1, routed)           1.413   453.575    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/Q[26]
    SLICE_X108Y118       FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.847  5179.976    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/s00_axis_aclk
    SLICE_X108Y118       FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[26]/C
                         clock pessimism              0.129  5180.105    
                         clock uncertainty          -77.654  5102.451    
    SLICE_X108Y118       FDCE (Setup_fdce_C_D)       -0.028  5102.423    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[26]
  -------------------------------------------------------------------
                         required time                       5102.423    
                         arrival time                        -453.576    
  -------------------------------------------------------------------
                         slack                               4648.848    

Slack (MET) :             4648.852ns  (required time - arrival time)
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        450.423ns  (logic 61.013ns (13.546%)  route 389.410ns (86.454%))
  Logic Levels:           287  (CARRY4=129 LDCE=1 LUT2=12 LUT3=15 LUT4=50 LUT5=21 LUT6=48 MUXF7=8 MUXF8=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 5179.984 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.862     3.156    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/s00_axis_aclk
    SLICE_X106Y58        FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y58        FDCE (Prop_fdce_C_Q)         0.456     3.612 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[26]/Q
                         net (fo=56, routed)          6.812    10.424    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/Q[26]
    SLICE_X57Y96         LUT4 (Prop_lut4_I2_O)        0.124    10.548 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/sort32_reg[1][31]_i_20/O
                         net (fo=1, routed)           0.000    10.548    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_32[1]
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.098 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_3/CO[3]
                         net (fo=315, routed)         5.588    16.686    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/CO[0]
    SLICE_X86Y109        LUT3 (Prop_lut3_I1_O)        0.150    16.836 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/sort32_reg[1][31]_i_76/O
                         net (fo=1, routed)           1.181    18.016    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_4_1
    SLICE_X60Y114        LUT6 (Prop_lut6_I2_O)        0.328    18.344 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_26/O
                         net (fo=1, routed)           1.098    19.442    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_26_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.968 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.968    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_4_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.082 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_2/CO[3]
                         net (fo=187, routed)         5.949    26.031    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[1][31]_i_2_n_0
    SLICE_X40Y127        LUT5 (Prop_lut5_I2_O)        0.124    26.155 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][25]_i_3/O
                         net (fo=3, routed)           1.464    27.619    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][25]_i_3_n_0
    SLICE_X40Y117        LUT4 (Prop_lut4_I1_O)        0.124    27.743 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_13/O
                         net (fo=1, routed)           0.000    27.743    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_13_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.275 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_3/CO[3]
                         net (fo=123, routed)         1.772    30.047    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[2][31]_i_3_n_0
    SLICE_X35Y124        LUT3 (Prop_lut3_I2_O)        0.150    30.197 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_5/O
                         net (fo=72, routed)          3.482    33.679    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_5_n_0
    SLICE_X42Y127        LUT6 (Prop_lut6_I4_O)        0.326    34.005 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][26]_i_3/O
                         net (fo=3, routed)           1.536    35.542    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][26]_i_3_n_0
    SLICE_X36Y120        LUT4 (Prop_lut4_I0_O)        0.124    35.666 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_14/O
                         net (fo=1, routed)           0.000    35.666    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_14_n_0
    SLICE_X36Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.199 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_3/CO[3]
                         net (fo=128, routed)         1.373    37.571    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[3][31]_i_3_n_0
    SLICE_X35Y124        LUT4 (Prop_lut4_I3_O)        0.124    37.695 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_26/O
                         net (fo=33, routed)          3.470    41.165    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_26_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I2_O)        0.124    41.289 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_4/O
                         net (fo=1, routed)           0.845    42.135    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_4_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I5_O)        0.124    42.259 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_2/O
                         net (fo=3, routed)           1.407    43.666    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][3]_i_2_n_0
    SLICE_X37Y117        LUT4 (Prop_lut4_I0_O)        0.124    43.790 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_42/O
                         net (fo=1, routed)           0.000    43.790    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_42_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.340 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    44.340    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_27_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.454 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.454    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_17_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.568 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.568    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_6_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.682 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_3/CO[3]
                         net (fo=63, routed)          2.037    46.719    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[4][31]_i_3_n_0
    SLICE_X40Y127        LUT5 (Prop_lut5_I0_O)        0.150    46.869 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_19/O
                         net (fo=163, routed)         6.053    52.922    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_19_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I3_O)        0.326    53.248 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_5/O
                         net (fo=1, routed)           0.363    53.611    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_5_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I0_O)        0.124    53.735 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_3/O
                         net (fo=3, routed)           1.604    55.339    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][4]_i_3_n_0
    SLICE_X41Y116        LUT4 (Prop_lut4_I0_O)        0.124    55.463 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_45/O
                         net (fo=1, routed)           0.000    55.463    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_45_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.861 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.861    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_31_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.975 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    55.975    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_22_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.089 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.089    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_9_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.203 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_3/CO[3]
                         net (fo=313, routed)         2.548    58.751    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[5][31]_i_3_n_0
    SLICE_X44Y128        LUT6 (Prop_lut6_I5_O)        0.124    58.875 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_20/O
                         net (fo=32, routed)          3.479    62.354    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_20_n_0
    SLICE_X44Y111        LUT6 (Prop_lut6_I2_O)        0.124    62.478 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_4/O
                         net (fo=1, routed)           0.655    63.133    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_4_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I1_O)        0.124    63.257 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_2/O
                         net (fo=3, routed)           0.890    64.148    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][3]_i_2_n_0
    SLICE_X46Y116        LUT4 (Prop_lut4_I2_O)        0.124    64.272 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_47/O
                         net (fo=1, routed)           0.000    64.272    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_47_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.805 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.805    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_32_n_0
    SLICE_X46Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.922 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.922    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_22_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.039 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.039    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_8_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.156 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_3/CO[3]
                         net (fo=306, routed)         2.935    68.091    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[6][31]_i_3_n_0
    SLICE_X45Y128        LUT6 (Prop_lut6_I4_O)        0.124    68.215 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_21/O
                         net (fo=39, routed)          4.326    72.540    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_21_n_0
    SLICE_X30Y109        LUT5 (Prop_lut5_I2_O)        0.124    72.664 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][3]_i_3/O
                         net (fo=3, routed)           1.796    74.460    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][3]_i_3_n_0
    SLICE_X48Y117        LUT4 (Prop_lut4_I1_O)        0.124    74.584 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_54/O
                         net (fo=1, routed)           0.000    74.584    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_54_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.134 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.134    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_39_n_0
    SLICE_X48Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.248 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.248    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_28_n_0
    SLICE_X48Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.362 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.362    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_10_n_0
    SLICE_X48Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.476 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_3/CO[3]
                         net (fo=72, routed)          4.374    79.850    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[7][31]_i_3_n_0
    SLICE_X82Y127        LUT2 (Prop_lut2_I0_O)        0.146    79.996 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_25/O
                         net (fo=71, routed)          2.694    82.691    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_25_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I4_O)        0.328    83.019 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_6/O
                         net (fo=1, routed)           0.670    83.689    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_6_n_0
    SLICE_X50Y111        LUT5 (Prop_lut5_I2_O)        0.124    83.813 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_3/O
                         net (fo=3, routed)           1.736    85.549    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][0]_i_3_n_0
    SLICE_X54Y114        LUT4 (Prop_lut4_I3_O)        0.124    85.673 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_60/O
                         net (fo=1, routed)           0.000    85.673    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_60_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    86.186 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    86.186    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_44_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.303 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    86.303    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_35_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.420 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    86.420    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_26_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.537 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_13/CO[3]
                         net (fo=6, routed)           0.000    86.537    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_13_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    86.756 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_4/O[0]
                         net (fo=67, routed)          1.881    88.637    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[8][31]_i_4_n_7
    SLICE_X53Y129        LUT6 (Prop_lut6_I0_O)        0.295    88.932 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_31/O
                         net (fo=6, routed)           1.492    90.423    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_31_n_0
    SLICE_X61Y127        LUT3 (Prop_lut3_I0_O)        0.124    90.547 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_14/O
                         net (fo=33, routed)          0.296    90.844    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_14_n_0
    SLICE_X61Y127        LUT4 (Prop_lut4_I3_O)        0.118    90.962 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_16/O
                         net (fo=32, routed)          3.912    94.873    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_16_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.326    95.199 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][2]_i_2/O
                         net (fo=3, routed)           1.414    96.613    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][2]_i_2_n_0
    SLICE_X58Y109        LUT4 (Prop_lut4_I2_O)        0.124    96.737 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_57/O
                         net (fo=1, routed)           0.000    96.737    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_57_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.270 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    97.270    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_38_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.387 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.387    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_22_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.504 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    97.504    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_5_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.621 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_2/CO[3]
                         net (fo=80, routed)          2.550   100.172    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[9][31]_i_2_n_0
    SLICE_X80Y119        LUT2 (Prop_lut2_I0_O)        0.152   100.324 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_33/O
                         net (fo=96, routed)          5.345   105.669    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[9].Register_Cond_16/sort32_reg[10][0]_i_2
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.332   106.001 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[9].Register_Cond_16/sort32_reg[10][4]_i_4/O
                         net (fo=1, routed)           1.378   107.379    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_52_3
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124   107.503 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][4]_i_2/O
                         net (fo=3, routed)           2.570   110.073    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][4]_i_2_n_0
    SLICE_X64Y105        LUT4 (Prop_lut4_I2_O)        0.124   110.197 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_56/O
                         net (fo=1, routed)           0.000   110.197    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_56_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   110.595 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000   110.595    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_41_n_0
    SLICE_X64Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.709 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   110.709    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_24_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.823 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000   110.823    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_5_n_0
    SLICE_X64Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.937 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_2/CO[3]
                         net (fo=78, routed)          4.099   115.035    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[10][31]_i_2_n_0
    SLICE_X80Y119        LUT4 (Prop_lut4_I2_O)        0.124   115.159 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_16/O
                         net (fo=100, routed)         5.666   120.825    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_16_n_0
    SLICE_X30Y93         LUT6 (Prop_lut6_I2_O)        0.124   120.949 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_4/O
                         net (fo=1, routed)           1.716   122.665    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_4_n_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.124   122.789 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_2/O
                         net (fo=3, routed)           1.548   124.338    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][4]_i_2_n_0
    SLICE_X52Y108        LUT4 (Prop_lut4_I2_O)        0.124   124.462 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_55/O
                         net (fo=1, routed)           0.000   124.462    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_55_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   124.860 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000   124.860    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_41_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.974 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_32/CO[3]
                         net (fo=1, routed)           0.000   124.974    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_32_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.088 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_23/CO[3]
                         net (fo=1, routed)           0.000   125.088    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_23_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.202 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_15/CO[3]
                         net (fo=10, routed)          0.000   125.202    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_15_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   125.424 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_4/O[0]
                         net (fo=61, routed)          3.452   128.876    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[11][31]_i_4_n_7
    SLICE_X81Y123        LUT2 (Prop_lut2_I1_O)        0.325   129.201 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_22/O
                         net (fo=3, routed)           0.316   129.516    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_22_n_0
    SLICE_X81Y122        LUT6 (Prop_lut6_I0_O)        0.326   129.842 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_8/O
                         net (fo=32, routed)          5.611   135.453    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_8_n_0
    SLICE_X36Y123        LUT6 (Prop_lut6_I4_O)        0.124   135.577 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][12]_i_2/O
                         net (fo=3, routed)           1.380   136.957    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][12]_i_2_n_0
    SLICE_X49Y104        LUT4 (Prop_lut4_I2_O)        0.124   137.081 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_50/O
                         net (fo=1, routed)           0.000   137.081    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_50_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   137.479 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000   137.479    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_35_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.593 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000   137.593    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_26_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.707 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_15/CO[3]
                         net (fo=10, routed)          0.000   137.707    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_15_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   137.929 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_4/O[0]
                         net (fo=72, routed)          4.434   142.363    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[12][31]_i_4_n_7
    SLICE_X80Y120        LUT2 (Prop_lut2_I1_O)        0.327   142.690 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_35/O
                         net (fo=4, routed)           0.890   143.580    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_35_n_0
    SLICE_X81Y120        LUT6 (Prop_lut6_I5_O)        0.326   143.906 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_19/O
                         net (fo=115, routed)         5.474   149.380    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_19_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I0_O)        0.124   149.504 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_7/O
                         net (fo=1, routed)           0.674   150.178    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_7_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I5_O)        0.124   150.302 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_2/O
                         net (fo=3, routed)           3.669   153.971    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][7]_i_2_n_0
    SLICE_X63Y102        LUT4 (Prop_lut4_I1_O)        0.124   154.095 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_62/O
                         net (fo=1, routed)           0.000   154.095    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_62_n_0
    SLICE_X63Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   154.496 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_49/CO[3]
                         net (fo=1, routed)           0.000   154.496    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_49_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.610 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_40/CO[3]
                         net (fo=1, routed)           0.000   154.610    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_40_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.724 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000   154.724    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_26_n_0
    SLICE_X63Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   154.838 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_17/CO[3]
                         net (fo=14, routed)          0.000   154.838    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_17_n_0
    SLICE_X63Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   155.060 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_4/O[0]
                         net (fo=72, routed)          1.880   156.940    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[13][31]_i_4_n_7
    SLICE_X65Y119        LUT5 (Prop_lut5_I3_O)        0.299   157.239 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_20/O
                         net (fo=102, routed)         2.672   159.911    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_20_n_0
    SLICE_X61Y126        LUT3 (Prop_lut3_I1_O)        0.150   160.061 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_18/O
                         net (fo=32, routed)          4.824   164.885    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_18_n_0
    SLICE_X30Y88         LUT6 (Prop_lut6_I4_O)        0.326   165.211 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_4/O
                         net (fo=1, routed)           2.077   167.287    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_4_n_0
    SLICE_X29Y120        LUT5 (Prop_lut5_I0_O)        0.124   167.411 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_2/O
                         net (fo=3, routed)           2.172   169.583    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][6]_i_2_n_0
    SLICE_X53Y104        LUT4 (Prop_lut4_I2_O)        0.124   169.707 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_58/O
                         net (fo=1, routed)           0.000   169.707    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_58_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   170.108 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_45/CO[3]
                         net (fo=1, routed)           0.000   170.108    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_45_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.222 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_36/CO[3]
                         net (fo=1, routed)           0.000   170.222    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_36_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.336 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000   170.336    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_27_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.450 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_15/CO[3]
                         net (fo=11, routed)          0.000   170.450    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_15_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   170.672 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_4/O[0]
                         net (fo=76, routed)          2.579   173.251    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[14][31]_i_4_n_7
    SLICE_X84Y117        LUT2 (Prop_lut2_I1_O)        0.299   173.550 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_12/O
                         net (fo=24, routed)          0.292   173.842    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_12_n_0
    SLICE_X84Y117        LUT6 (Prop_lut6_I0_O)        0.124   173.966 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_14/O
                         net (fo=70, routed)          4.690   178.655    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_14_n_0
    SLICE_X60Y68         MUXF7 (Prop_muxf7_S_O)       0.296   178.951 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_4/O
                         net (fo=1, routed)           0.000   178.951    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_4_n_0
    SLICE_X60Y68         MUXF8 (Prop_muxf8_I0_O)      0.104   179.055 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_2/O
                         net (fo=3, routed)           2.072   181.127    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][2]_i_2_n_0
    SLICE_X59Y90         LUT4 (Prop_lut4_I2_O)        0.316   181.443 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_61/O
                         net (fo=1, routed)           0.000   181.443    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_61_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   181.993 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_46/CO[3]
                         net (fo=1, routed)           0.000   181.993    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_46_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.107 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_37/CO[3]
                         net (fo=1, routed)           0.000   182.107    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_37_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.221 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   182.221    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_24_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   182.335 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_11/CO[3]
                         net (fo=8, routed)           0.000   182.335    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_11_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   182.557 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_4/O[0]
                         net (fo=72, routed)          4.120   186.678    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[15][31]_i_4_n_7
    SLICE_X67Y111        LUT5 (Prop_lut5_I3_O)        0.299   186.977 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_47/O
                         net (fo=142, routed)         1.478   188.455    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_47_n_0
    SLICE_X84Y115        LUT3 (Prop_lut3_I0_O)        0.124   188.579 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_44/O
                         net (fo=32, routed)          6.261   194.839    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_44_n_0
    SLICE_X30Y86         LUT6 (Prop_lut6_I4_O)        0.124   194.963 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][3]_i_3/O
                         net (fo=2, routed)           1.260   196.224    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][3]_i_3_n_0
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.124   196.348 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_186/O
                         net (fo=2, routed)           1.358   197.706    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_186_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I5_O)        0.124   197.830 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_174/O
                         net (fo=1, routed)           0.774   198.604    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_174_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   199.111 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_156/CO[3]
                         net (fo=1, routed)           0.001   199.111    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_156_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   199.225 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000   199.225    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_131_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   199.339 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000   199.339    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_90_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   199.453 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_51/CO[3]
                         net (fo=14, routed)          0.000   199.453    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_51_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   199.675 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_15/O[0]
                         net (fo=53, routed)          2.736   202.411    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[16][31]_i_15_n_7
    SLICE_X87Y110        LUT3 (Prop_lut3_I0_O)        0.327   202.738 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_21/O
                         net (fo=16, routed)          0.964   203.703    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_21_n_0
    SLICE_X88Y114        LUT6 (Prop_lut6_I1_O)        0.332   204.035 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_78/O
                         net (fo=14, routed)          1.669   205.704    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_78_n_0
    SLICE_X86Y104        LUT2 (Prop_lut2_I1_O)        0.124   205.828 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_103/O
                         net (fo=64, routed)          6.352   212.180    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_103_n_0
    SLICE_X52Y79         MUXF7 (Prop_muxf7_S_O)       0.296   212.476 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_13/O
                         net (fo=1, routed)           0.000   212.476    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_13_n_0
    SLICE_X52Y79         MUXF8 (Prop_muxf8_I0_O)      0.104   212.580 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_8/O
                         net (fo=1, routed)           1.034   213.614    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_8_n_0
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.316   213.930 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_4/O
                         net (fo=3, routed)           1.146   215.076    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][12]_i_4_n_0
    SLICE_X47Y85         LUT4 (Prop_lut4_I3_O)        0.124   215.200 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_123/O
                         net (fo=1, routed)           0.000   215.200    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_123_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   215.598 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_94/CO[3]
                         net (fo=1, routed)           0.000   215.598    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_94_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   215.712 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_65/CO[3]
                         net (fo=1, routed)           0.000   215.712    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_65_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   215.826 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_33/CO[3]
                         net (fo=12, routed)          0.000   215.826    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_33_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   216.048 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_11/O[0]
                         net (fo=58, routed)          3.833   219.881    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[17][31]_i_11_n_7
    SLICE_X88Y105        LUT4 (Prop_lut4_I3_O)        0.299   220.180 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_39/O
                         net (fo=27, routed)          0.460   220.639    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_39_n_0
    SLICE_X88Y106        LUT4 (Prop_lut4_I2_O)        0.124   220.763 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_49/O
                         net (fo=10, routed)          0.754   221.517    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_49_n_0
    SLICE_X88Y107        LUT2 (Prop_lut2_I1_O)        0.124   221.641 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_51/O
                         net (fo=194, routed)         7.111   228.752    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_51_n_0
    SLICE_X30Y55         LUT6 (Prop_lut6_I2_O)        0.124   228.876 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_329/O
                         net (fo=1, routed)           1.391   230.267    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_329_n_0
    SLICE_X30Y74         LUT6 (Prop_lut6_I3_O)        0.124   230.391 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_278/O
                         net (fo=1, routed)           1.008   231.399    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_278_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.124   231.523 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_230/O
                         net (fo=2, routed)           2.472   233.995    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_230_n_0
    SLICE_X84Y102        LUT4 (Prop_lut4_I2_O)        0.124   234.119 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_176/O
                         net (fo=1, routed)           0.000   234.119    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_176_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   234.517 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000   234.517    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_146_n_0
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.631 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000   234.631    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_124_n_0
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.745 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_96/CO[3]
                         net (fo=1, routed)           0.000   234.745    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_96_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   234.859 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_52/CO[3]
                         net (fo=14, routed)          0.000   234.859    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_52_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   235.081 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_20/O[0]
                         net (fo=69, routed)          1.282   236.363    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[18][31]_i_20_n_7
    SLICE_X89Y107        LUT4 (Prop_lut4_I3_O)        0.327   236.690 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_41/O
                         net (fo=49, routed)          1.112   237.802    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_41_n_0
    SLICE_X88Y106        LUT4 (Prop_lut4_I1_O)        0.354   238.156 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_57/O
                         net (fo=5, routed)           0.843   238.998    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_57_n_0
    SLICE_X88Y107        LUT2 (Prop_lut2_I1_O)        0.352   239.350 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_31/O
                         net (fo=101, routed)         5.874   245.224    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_31_n_0
    SLICE_X63Y61         MUXF7 (Prop_muxf7_S_O)       0.484   245.708 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_5/O
                         net (fo=1, routed)           0.672   246.380    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_5_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I1_O)        0.299   246.679 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_3/O
                         net (fo=3, routed)           2.162   248.841    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][4]_i_3_n_0
    SLICE_X45Y82         LUT4 (Prop_lut4_I2_O)        0.124   248.965 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_133/O
                         net (fo=1, routed)           0.000   248.965    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_133_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   249.363 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   249.363    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_119_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.477 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_103/CO[3]
                         net (fo=1, routed)           0.000   249.477    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_103_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.591 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_65/CO[3]
                         net (fo=1, routed)           0.000   249.591    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_65_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   249.705 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_34/CO[3]
                         net (fo=5, routed)           0.000   249.705    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_34_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   249.927 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_10/O[0]
                         net (fo=44, routed)          4.095   254.023    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[19][31]_i_10_n_7
    SLICE_X83Y106        LUT4 (Prop_lut4_I3_O)        0.299   254.322 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_42/O
                         net (fo=31, routed)          0.514   254.835    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_42_n_0
    SLICE_X88Y106        LUT6 (Prop_lut6_I4_O)        0.124   254.959 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_52/O
                         net (fo=43, routed)          1.503   256.462    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_52_n_0
    SLICE_X83Y101        LUT3 (Prop_lut3_I2_O)        0.153   256.615 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_47/O
                         net (fo=64, routed)          7.074   263.689    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_47_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I4_O)        0.327   264.016 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][0]_i_3/O
                         net (fo=2, routed)           1.892   265.908    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][0]_i_3_n_0
    SLICE_X51Y100        LUT5 (Prop_lut5_I0_O)        0.124   266.032 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_172/O
                         net (fo=2, routed)           1.377   267.408    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_172_n_0
    SLICE_X52Y103        LUT4 (Prop_lut4_I0_O)        0.124   267.532 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_157/O
                         net (fo=1, routed)           0.000   267.532    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_157_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   268.064 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000   268.064    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_131_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   268.178 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_105/CO[3]
                         net (fo=1, routed)           0.000   268.178    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_105_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   268.292 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_75/CO[3]
                         net (fo=1, routed)           0.000   268.292    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_75_n_0
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   268.406 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_55/CO[3]
                         net (fo=14, routed)          0.000   268.406    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_55_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   268.628 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_19/O[0]
                         net (fo=54, routed)          4.191   272.820    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[20][31]_i_19_n_7
    SLICE_X91Y101        LUT4 (Prop_lut4_I3_O)        0.299   273.119 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_83/O
                         net (fo=22, routed)          1.924   275.043    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_83_n_0
    SLICE_X88Y106        LUT6 (Prop_lut6_I4_O)        0.124   275.167 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_45/O
                         net (fo=18, routed)          1.622   276.789    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_45_n_0
    SLICE_X61Y95         LUT2 (Prop_lut2_I1_O)        0.149   276.938 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_75/O
                         net (fo=64, routed)          3.496   280.434    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_75_n_0
    SLICE_X43Y70         MUXF7 (Prop_muxf7_S_O)       0.484   280.918 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][15]_i_6/O
                         net (fo=2, routed)           1.003   281.921    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][15]_i_6_n_0
    SLICE_X44Y70         LUT3 (Prop_lut3_I2_O)        0.329   282.250 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_202/O
                         net (fo=1, routed)           0.848   283.098    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_202_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I0_O)        0.327   283.425 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_178/O
                         net (fo=2, routed)           0.946   284.372    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_178_n_0
    SLICE_X47Y71         LUT4 (Prop_lut4_I2_O)        0.124   284.496 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_149/O
                         net (fo=1, routed)           0.000   284.496    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_149_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   284.897 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   284.897    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_119_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   285.011 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_84/CO[3]
                         net (fo=1, routed)           0.000   285.011    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_84_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   285.125 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_47/CO[3]
                         net (fo=6, routed)           0.000   285.125    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_47_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   285.347 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_20/O[0]
                         net (fo=62, routed)          3.841   289.187    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[21][31]_i_20_n_7
    SLICE_X90Y99         LUT4 (Prop_lut4_I3_O)        0.299   289.486 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_59/O
                         net (fo=36, routed)          1.610   291.096    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_59_n_0
    SLICE_X89Y102        LUT6 (Prop_lut6_I5_O)        0.124   291.220 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_63/O
                         net (fo=168, routed)         2.592   293.812    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_63_n_0
    SLICE_X91Y99         LUT4 (Prop_lut4_I3_O)        0.152   293.964 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_72/O
                         net (fo=32, routed)          5.273   299.237    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_72_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I4_O)        0.332   299.569 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_6/O
                         net (fo=1, routed)           0.000   299.569    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_6_n_0
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217   299.786 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_3/O
                         net (fo=3, routed)           3.120   302.906    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][1]_i_3_n_0
    SLICE_X83Y91         LUT4 (Prop_lut4_I1_O)        0.299   303.205 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_148/O
                         net (fo=1, routed)           0.000   303.205    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_148_n_0
    SLICE_X83Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   303.737 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000   303.737    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_132_n_0
    SLICE_X83Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   303.851 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000   303.851    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_114_n_0
    SLICE_X83Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   303.965 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_74/CO[3]
                         net (fo=1, routed)           0.000   303.965    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_74_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   304.079 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_35/CO[3]
                         net (fo=4, routed)           0.000   304.079    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_35_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   304.301 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_14/O[0]
                         net (fo=45, routed)          3.409   307.710    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[22][31]_i_14_n_7
    SLICE_X100Y103       LUT3 (Prop_lut3_I0_O)        0.299   308.009 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_20/O
                         net (fo=13, routed)          0.900   308.909    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_20_n_0
    SLICE_X109Y103       LUT5 (Prop_lut5_I3_O)        0.124   309.033 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_37/O
                         net (fo=41, routed)          4.628   313.661    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_37_n_0
    SLICE_X84Y83         LUT5 (Prop_lut5_I1_O)        0.124   313.785 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][8]_i_4/O
                         net (fo=3, routed)           1.198   314.983    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][8]_i_4_n_0
    SLICE_X92Y83         LUT4 (Prop_lut4_I3_O)        0.124   315.107 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_135/O
                         net (fo=1, routed)           0.000   315.107    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_135_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   315.620 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000   315.620    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_106_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   315.737 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_69/CO[3]
                         net (fo=1, routed)           0.000   315.737    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_69_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   315.854 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_35/CO[3]
                         net (fo=10, routed)          0.000   315.854    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_35_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   316.073 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_12/O[0]
                         net (fo=74, routed)          2.458   318.531    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[23][31]_i_12_n_7
    SLICE_X113Y92        LUT4 (Prop_lut4_I3_O)        0.295   318.826 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_40/O
                         net (fo=33, routed)          2.059   320.884    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_40_n_0
    SLICE_X91Y97         LUT6 (Prop_lut6_I5_O)        0.124   321.008 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_53/O
                         net (fo=12, routed)          2.914   323.922    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_53_n_0
    SLICE_X110Y92        LUT4 (Prop_lut4_I0_O)        0.124   324.046 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_46/O
                         net (fo=64, routed)          6.293   330.339    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_46_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I2_O)        0.124   330.463 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_295/O
                         net (fo=1, routed)           0.784   331.247    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_295_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124   331.371 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_247/O
                         net (fo=2, routed)           2.261   333.632    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_247_n_0
    SLICE_X95Y98         LUT4 (Prop_lut4_I2_O)        0.124   333.756 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_191/O
                         net (fo=1, routed)           0.000   333.756    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_191_n_0
    SLICE_X95Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   334.288 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000   334.288    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_157_n_0
    SLICE_X95Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   334.402 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_134/CO[3]
                         net (fo=1, routed)           0.001   334.402    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_134_n_0
    SLICE_X95Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   334.516 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_102/CO[3]
                         net (fo=1, routed)           0.000   334.516    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_102_n_0
    SLICE_X95Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   334.630 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_56/CO[3]
                         net (fo=26, routed)          0.000   334.630    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_56_n_0
    SLICE_X95Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   334.852 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_22/O[0]
                         net (fo=70, routed)          3.623   338.476    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[24][31]_i_22_n_7
    SLICE_X110Y89        LUT4 (Prop_lut4_I3_O)        0.299   338.775 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_80/O
                         net (fo=41, routed)          1.336   340.111    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_80_n_0
    SLICE_X110Y88        LUT5 (Prop_lut5_I4_O)        0.152   340.263 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_88/O
                         net (fo=11, routed)          1.002   341.265    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_88_n_0
    SLICE_X110Y86        LUT2 (Prop_lut2_I0_O)        0.352   341.617 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_92/O
                         net (fo=64, routed)          6.403   348.019    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_92_n_0
    SLICE_X81Y86         MUXF7 (Prop_muxf7_S_O)       0.504   348.523 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_7/O
                         net (fo=1, routed)           0.997   349.520    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_7_n_0
    SLICE_X82Y86         LUT5 (Prop_lut5_I4_O)        0.298   349.818 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_3/O
                         net (fo=3, routed)           1.388   351.206    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][6]_i_3_n_0
    SLICE_X94Y91         LUT4 (Prop_lut4_I2_O)        0.124   351.330 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_153/O
                         net (fo=1, routed)           0.000   351.330    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_153_n_0
    SLICE_X94Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   351.706 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   351.706    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_119_n_0
    SLICE_X94Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   351.823 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_69/CO[3]
                         net (fo=1, routed)           0.000   351.823    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_69_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   351.940 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_29/CO[3]
                         net (fo=1, routed)           0.000   351.940    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_29_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   352.057 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_12/CO[3]
                         net (fo=61, routed)          2.034   354.091    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[25][31]_i_12_n_0
    SLICE_X107Y89        LUT3 (Prop_lut3_I0_O)        0.152   354.243 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_21/O
                         net (fo=31, routed)          1.647   355.891    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_21_n_0
    SLICE_X110Y94        LUT5 (Prop_lut5_I4_O)        0.360   356.251 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_99/O
                         net (fo=113, routed)         0.304   356.554    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_21_0
    SLICE_X110Y94        LUT4 (Prop_lut4_I2_O)        0.332   356.886 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_47/O
                         net (fo=65, routed)          1.282   358.168    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_47_n_0
    SLICE_X103Y91        LUT5 (Prop_lut5_I4_O)        0.124   358.292 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_107/O
                         net (fo=32, routed)          5.670   363.962    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_107_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I4_O)        0.124   364.086 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_10/O
                         net (fo=1, routed)           1.645   365.732    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_10_n_0
    SLICE_X80Y86         LUT5 (Prop_lut5_I4_O)        0.124   365.856 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_4/O
                         net (fo=3, routed)           1.591   367.447    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][4]_i_4_n_0
    SLICE_X84Y96         LUT4 (Prop_lut4_I3_O)        0.124   367.571 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_150/O
                         net (fo=1, routed)           0.000   367.571    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_150_n_0
    SLICE_X84Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   367.969 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_117/CO[3]
                         net (fo=1, routed)           0.000   367.969    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_117_n_0
    SLICE_X84Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   368.083 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_60/CO[3]
                         net (fo=1, routed)           0.000   368.083    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_60_n_0
    SLICE_X84Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   368.197 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   368.197    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_24_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   368.311 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_10/CO[3]
                         net (fo=73, routed)          3.560   371.870    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[26][31]_i_10_n_0
    SLICE_X113Y85        LUT3 (Prop_lut3_I0_O)        0.150   372.020 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_22/O
                         net (fo=27, routed)          1.592   373.612    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_22_n_0
    SLICE_X113Y93        LUT6 (Prop_lut6_I3_O)        0.326   373.938 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_96/O
                         net (fo=16, routed)          1.526   375.464    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_96_n_0
    SLICE_X110Y77        LUT2 (Prop_lut2_I0_O)        0.124   375.588 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_91/O
                         net (fo=32, routed)          3.593   379.180    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_91_n_0
    SLICE_X67Y71         MUXF8 (Prop_muxf8_S_O)       0.273   379.453 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_9/O
                         net (fo=1, routed)           1.363   380.816    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_9_n_0
    SLICE_X67Y73         LUT6 (Prop_lut6_I0_O)        0.316   381.132 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_4/O
                         net (fo=3, routed)           1.830   382.962    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][1]_i_4_n_0
    SLICE_X94Y73         LUT4 (Prop_lut4_I0_O)        0.124   383.086 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_144/O
                         net (fo=1, routed)           0.000   383.086    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_144_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   383.599 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_109/CO[3]
                         net (fo=1, routed)           0.000   383.599    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_109_n_0
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   383.716 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_65/CO[3]
                         net (fo=1, routed)           0.009   383.725    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_65_n_0
    SLICE_X94Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   383.842 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000   383.842    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_26_n_0
    SLICE_X94Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   383.959 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_12/CO[3]
                         net (fo=68, routed)          3.322   387.281    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[27][31]_i_12_n_0
    SLICE_X110Y80        LUT4 (Prop_lut4_I3_O)        0.124   387.405 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_130/O
                         net (fo=113, routed)         5.082   392.488    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_130_n_0
    SLICE_X110Y77        LUT6 (Prop_lut6_I0_O)        0.124   392.612 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_89/O
                         net (fo=1, routed)           0.488   393.099    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_89_n_0
    SLICE_X110Y77        LUT5 (Prop_lut5_I4_O)        0.119   393.218 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_38/O
                         net (fo=32, routed)          3.729   396.947    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_38_n_0
    SLICE_X67Y67         LUT5 (Prop_lut5_I3_O)        0.332   397.279 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][3]_i_4/O
                         net (fo=3, routed)           2.256   399.536    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][3]_i_4_n_0
    SLICE_X97Y71         LUT4 (Prop_lut4_I0_O)        0.124   399.660 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_157/O
                         net (fo=1, routed)           0.000   399.660    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_157_n_0
    SLICE_X97Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   400.210 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_140/CO[3]
                         net (fo=1, routed)           0.000   400.210    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_140_n_0
    SLICE_X97Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   400.324 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000   400.324    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_119_n_0
    SLICE_X97Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   400.438 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000   400.438    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_71_n_0
    SLICE_X97Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   400.552 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_34/CO[3]
                         net (fo=8, routed)           0.009   400.561    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_34_n_0
    SLICE_X97Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   400.783 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_12/O[0]
                         net (fo=58, routed)          1.791   402.573    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[28][31]_i_12_n_7
    SLICE_X110Y73        LUT4 (Prop_lut4_I3_O)        0.299   402.872 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_66/O
                         net (fo=27, routed)          2.438   405.311    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_66_n_0
    SLICE_X113Y84        LUT5 (Prop_lut5_I0_O)        0.124   405.435 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_121/O
                         net (fo=1, routed)           0.526   405.960    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_121_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I5_O)        0.124   406.084 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_73/O
                         net (fo=9, routed)           1.957   408.042    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_73_n_0
    SLICE_X111Y70        LUT4 (Prop_lut4_I0_O)        0.124   408.166 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_37/O
                         net (fo=32, routed)          4.572   412.738    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_37_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I2_O)        0.124   412.862 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][8]_i_3/O
                         net (fo=3, routed)           1.982   414.844    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][8]_i_3_n_0
    SLICE_X100Y61        LUT4 (Prop_lut4_I2_O)        0.124   414.968 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_158/O
                         net (fo=1, routed)           0.000   414.968    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_158_n_0
    SLICE_X100Y61        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   415.481 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000   415.481    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_124_n_0
    SLICE_X100Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   415.598 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_81/CO[3]
                         net (fo=1, routed)           0.000   415.598    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_81_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   415.715 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_41/CO[3]
                         net (fo=23, routed)          0.000   415.715    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_41_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   415.934 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_14/O[0]
                         net (fo=65, routed)          2.731   418.665    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[29][31]_i_14_n_7
    SLICE_X111Y71        LUT4 (Prop_lut4_I3_O)        0.321   418.986 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_91/O
                         net (fo=29, routed)          1.523   420.509    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_91_n_0
    SLICE_X108Y70        LUT4 (Prop_lut4_I2_O)        0.326   420.835 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_52/O
                         net (fo=39, routed)          2.077   422.912    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_52_n_0
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.152   423.064 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_48/O
                         net (fo=258, routed)         5.741   428.805    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_48_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I4_O)        0.332   429.137 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_16/O
                         net (fo=1, routed)           0.000   429.137    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_16_n_0
    SLICE_X65Y72         MUXF7 (Prop_muxf7_I1_O)      0.217   429.354 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_6/O
                         net (fo=2, routed)           1.463   430.817    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][3]_i_6_n_0
    SLICE_X82Y72         LUT6 (Prop_lut6_I0_O)        0.299   431.116 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_231/O
                         net (fo=2, routed)           1.432   432.548    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_231_n_0
    SLICE_X96Y76         LUT4 (Prop_lut4_I2_O)        0.124   432.672 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_198/O
                         net (fo=1, routed)           0.000   432.672    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_198_n_0
    SLICE_X96Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   433.205 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000   433.205    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_167_n_0
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.322 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_141/CO[3]
                         net (fo=1, routed)           0.000   433.322    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_141_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.439 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_93/CO[3]
                         net (fo=1, routed)           0.000   433.439    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_93_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.556 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_57/CO[3]
                         net (fo=7, routed)           0.000   433.556    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_57_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   433.775 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_22/O[0]
                         net (fo=49, routed)          3.208   436.983    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[30][31]_i_22_n_7
    SLICE_X111Y71        LUT6 (Prop_lut6_I4_O)        0.295   437.278 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_61/O
                         net (fo=7, routed)           0.737   438.014    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_61_n_0
    SLICE_X111Y70        LUT3 (Prop_lut3_I2_O)        0.150   438.164 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_56/O
                         net (fo=128, routed)         4.764   442.928    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_56_n_0
    SLICE_X112Y62        MUXF7 (Prop_muxf7_S_O)       0.522   443.450 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][22]_i_5/O
                         net (fo=1, routed)           0.944   444.395    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][22]_i_5_n_0
    SLICE_X111Y61        LUT6 (Prop_lut6_I0_O)        0.298   444.693 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][22]_i_3/O
                         net (fo=3, routed)           1.244   445.937    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort16q[31]__0[22]
    SLICE_X95Y64         LUT4 (Prop_lut4_I2_O)        0.124   446.061 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_106/O
                         net (fo=1, routed)           0.000   446.061    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_106_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   446.462 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_66/CO[3]
                         net (fo=1, routed)           0.000   446.462    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_66_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   446.576 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000   446.576    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_35_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   446.798 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_12/O[0]
                         net (fo=32, routed)          1.637   448.434    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][31]_i_12_n_7
    SLICE_X105Y67        LUT5 (Prop_lut5_I3_O)        0.299   448.733 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][24]_i_2/O
                         net (fo=1, routed)           1.280   450.013    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][24]_i_2_n_0
    SLICE_X107Y73        LUT3 (Prop_lut3_I2_O)        0.124   450.137 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/sort32_reg[31][24]_i_1/O
                         net (fo=1, routed)           1.426   451.563    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16_n_1051
    SLICE_X107Y92        LDCE (DToQ_ldce_D_Q)         0.469   452.032 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort32_reg[31][24]/Q
                         net (fo=1, routed)           1.546   453.579    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/Q[24]
    SLICE_X108Y110       FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.855  5179.984    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/s00_axis_aclk
    SLICE_X108Y110       FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[24]/C
                         clock pessimism              0.129  5180.113    
                         clock uncertainty          -77.654  5102.459    
    SLICE_X108Y110       FDCE (Setup_fdce_C_D)       -0.028  5102.431    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[24]
  -------------------------------------------------------------------
                         required time                       5102.431    
                         arrival time                        -453.579    
  -------------------------------------------------------------------
                         slack                               4648.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.045%)  route 0.172ns (54.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.659     0.995    B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.172     1.308    B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y99         SRL16E                                       r  B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.844     1.210    B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.714%)  route 0.174ns (55.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.659     0.995    B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.174     1.310    B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X26Y99         SRL16E                                       r  B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.844     1.210    B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.283    B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[8].SIPO_if_other.Register_others/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.698%)  route 0.179ns (58.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.562     0.898    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X48Y2          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDCE (Prop_fdce_C_Q)         0.128     1.026 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[1]/Q
                         net (fo=5, routed)           0.179     1.204    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[8].SIPO_if_other.Register_others/D[1]
    SLICE_X50Y2          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[8].SIPO_if_other.Register_others/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.826     1.192    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[8].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X50Y2          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[8].SIPO_if_other.Register_others/q_reg[1]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X50Y2          FDCE (Hold_fdce_C_D)         0.010     1.167    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[8].SIPO_if_other.Register_others/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.898%)  route 0.173ns (55.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.659     0.995    B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.173     1.309    B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X26Y99         SRL16E                                       r  B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.844     1.210    B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.095%)  route 0.239ns (62.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.562     0.898    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X44Y5          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDCE (Prop_fdce_C_Q)         0.141     1.039 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/q_reg[24]/Q
                         net (fo=5, routed)           0.239     1.278    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[31]_1[24]
    SLICE_X50Y6          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.825     1.191    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X50Y6          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[24]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y6          FDCE (Hold_fdce_C_D)         0.075     1.231    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[8].SIPO_if_other.Register_others/q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.351%)  route 0.189ns (59.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.561     0.896    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X48Y6          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDCE (Prop_fdce_C_Q)         0.128     1.025 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[29]/Q
                         net (fo=5, routed)           0.189     1.214    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[8].SIPO_if_other.Register_others/D[29]
    SLICE_X50Y6          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[8].SIPO_if_other.Register_others/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.825     1.191    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[8].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X50Y6          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[8].SIPO_if_other.Register_others/q_reg[29]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y6          FDCE (Hold_fdce_C_D)         0.011     1.167    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[8].SIPO_if_other.Register_others/q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.575     0.911    B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y92         FDRE                                         r  B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.110     1.162    B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X30Y91         SRLC32E                                      r  B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.843     1.209    B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    B_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.723%)  route 0.115ns (41.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.591     0.927    B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X8Y33          FDRE                                         r  B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.164     1.090 r  B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[24]/Q
                         net (fo=1, routed)           0.115     1.206    B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[24]
    SLICE_X10Y34         SRL16E                                       r  B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.859     1.225    B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X10Y34         SRL16E                                       r  B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4/CLK
                         clock pessimism             -0.263     0.962    
    SLICE_X10Y34         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.145    B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.021%)  route 0.195ns (57.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.620     0.956    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y33          FDCE                                         r  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.141     1.097 r  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.195     1.291    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X4Y33          RAMD32                                       r  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.887     1.253    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y33          RAMD32                                       r  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.263     0.990    
    SLICE_X4Y33          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.230    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.021%)  route 0.195ns (57.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.620     0.956    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y33          FDCE                                         r  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.141     1.097 r  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.195     1.291    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X4Y33          RAMD32                                       r  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.887     1.253    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y33          RAMD32                                       r  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.263     0.990    
    SLICE_X4Y33          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.230    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2588.475 }
Period(ns):         5176.950
Sources:            { B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5176.950    5174.374   RAMB36_X1Y1     B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5176.950    5174.374   RAMB36_X1Y1     B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5176.950    5174.374   RAMB36_X1Y2     B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5176.950    5174.374   RAMB36_X1Y2     B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         5176.950    5174.795   BUFGCTRL_X0Y17  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         5176.950    5175.950   SLICE_X27Y77    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/counter_conversion_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5176.950    5175.950   SLICE_X27Y79    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/counter_conversion_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5176.950    5175.950   SLICE_X27Y79    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/counter_conversion_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5176.950    5175.950   SLICE_X27Y80    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/counter_conversion_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5176.950    5175.950   SLICE_X27Y80    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/counter_conversion_reg[13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X4Y11     B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X4Y11     B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X4Y11     B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X4Y11     B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X4Y11     B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X4Y11     B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X4Y11     B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X4Y11     B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X4Y11     B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X4Y11     B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X4Y11     B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X4Y11     B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X4Y11     B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X4Y11     B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X4Y11     B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X4Y11     B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X4Y11     B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X4Y11     B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X4Y11     B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X4Y11     B_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack     5086.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5086.662ns  (required time - arrival time)
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/q_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.081ns  (logic 0.718ns (5.943%)  route 11.363ns (94.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 5179.824 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.843     3.137    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        0.688     4.244    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/s00_axis_aresetn
    SLICE_X34Y139        LUT1 (Prop_lut1_I0_O)        0.299     4.543 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/sort8_reg[23][31]_i_2/O
                         net (fo=11264, routed)      10.675    15.218    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/AR[0]
    SLICE_X109Y15        FDCE                                         f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.694  5179.823    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/s00_axis_aclk
    SLICE_X109Y15        FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/q_reg[24]/C
                         clock pessimism              0.115  5179.938    
                         clock uncertainty          -77.654  5102.284    
    SLICE_X109Y15        FDCE (Recov_fdce_C_CLR)     -0.405  5101.879    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/q_reg[24]
  -------------------------------------------------------------------
                         required time                       5101.880    
                         arrival time                         -15.218    
  -------------------------------------------------------------------
                         slack                               5086.662    

Slack (MET) :             5086.662ns  (required time - arrival time)
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/q_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.081ns  (logic 0.718ns (5.943%)  route 11.363ns (94.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 5179.824 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.843     3.137    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        0.688     4.244    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/s00_axis_aresetn
    SLICE_X34Y139        LUT1 (Prop_lut1_I0_O)        0.299     4.543 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/sort8_reg[23][31]_i_2/O
                         net (fo=11264, routed)      10.675    15.218    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/AR[0]
    SLICE_X109Y15        FDCE                                         f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.694  5179.823    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/s00_axis_aclk
    SLICE_X109Y15        FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/q_reg[27]/C
                         clock pessimism              0.115  5179.938    
                         clock uncertainty          -77.654  5102.284    
    SLICE_X109Y15        FDCE (Recov_fdce_C_CLR)     -0.405  5101.879    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/q_reg[27]
  -------------------------------------------------------------------
                         required time                       5101.880    
                         arrival time                         -15.218    
  -------------------------------------------------------------------
                         slack                               5086.662    

Slack (MET) :             5086.662ns  (required time - arrival time)
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/q_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.081ns  (logic 0.718ns (5.943%)  route 11.363ns (94.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 5179.824 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.843     3.137    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        0.688     4.244    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/s00_axis_aresetn
    SLICE_X34Y139        LUT1 (Prop_lut1_I0_O)        0.299     4.543 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/sort8_reg[23][31]_i_2/O
                         net (fo=11264, routed)      10.675    15.218    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/AR[0]
    SLICE_X109Y15        FDCE                                         f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.694  5179.823    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/s00_axis_aclk
    SLICE_X109Y15        FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/q_reg[29]/C
                         clock pessimism              0.115  5179.938    
                         clock uncertainty          -77.654  5102.284    
    SLICE_X109Y15        FDCE (Recov_fdce_C_CLR)     -0.405  5101.879    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/q_reg[29]
  -------------------------------------------------------------------
                         required time                       5101.880    
                         arrival time                         -15.218    
  -------------------------------------------------------------------
                         slack                               5086.662    

Slack (MET) :             5086.662ns  (required time - arrival time)
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/q_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.081ns  (logic 0.718ns (5.943%)  route 11.363ns (94.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 5179.824 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.843     3.137    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        0.688     4.244    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/s00_axis_aresetn
    SLICE_X34Y139        LUT1 (Prop_lut1_I0_O)        0.299     4.543 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/sort8_reg[23][31]_i_2/O
                         net (fo=11264, routed)      10.675    15.218    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/AR[0]
    SLICE_X109Y15        FDCE                                         f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.694  5179.823    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/s00_axis_aclk
    SLICE_X109Y15        FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/q_reg[31]/C
                         clock pessimism              0.115  5179.938    
                         clock uncertainty          -77.654  5102.284    
    SLICE_X109Y15        FDCE (Recov_fdce_C_CLR)     -0.405  5101.879    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/q_reg[31]
  -------------------------------------------------------------------
                         required time                       5101.880    
                         arrival time                         -15.218    
  -------------------------------------------------------------------
                         slack                               5086.662    

Slack (MET) :             5086.662ns  (required time - arrival time)
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[22].SIPO_if_other.Register_others/q_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.081ns  (logic 0.718ns (5.943%)  route 11.363ns (94.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 5179.824 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.843     3.137    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        0.688     4.244    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/s00_axis_aresetn
    SLICE_X34Y139        LUT1 (Prop_lut1_I0_O)        0.299     4.543 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/sort8_reg[23][31]_i_2/O
                         net (fo=11264, routed)      10.675    15.218    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[22].SIPO_if_other.Register_others/AR[0]
    SLICE_X109Y15        FDCE                                         f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[22].SIPO_if_other.Register_others/q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.694  5179.823    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[22].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X109Y15        FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[22].SIPO_if_other.Register_others/q_reg[24]/C
                         clock pessimism              0.115  5179.938    
                         clock uncertainty          -77.654  5102.284    
    SLICE_X109Y15        FDCE (Recov_fdce_C_CLR)     -0.405  5101.879    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[22].SIPO_if_other.Register_others/q_reg[24]
  -------------------------------------------------------------------
                         required time                       5101.880    
                         arrival time                         -15.218    
  -------------------------------------------------------------------
                         slack                               5086.662    

Slack (MET) :             5086.662ns  (required time - arrival time)
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[22].SIPO_if_other.Register_others/q_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.081ns  (logic 0.718ns (5.943%)  route 11.363ns (94.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 5179.824 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.843     3.137    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        0.688     4.244    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/s00_axis_aresetn
    SLICE_X34Y139        LUT1 (Prop_lut1_I0_O)        0.299     4.543 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/sort8_reg[23][31]_i_2/O
                         net (fo=11264, routed)      10.675    15.218    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[22].SIPO_if_other.Register_others/AR[0]
    SLICE_X109Y15        FDCE                                         f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[22].SIPO_if_other.Register_others/q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.694  5179.823    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[22].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X109Y15        FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[22].SIPO_if_other.Register_others/q_reg[26]/C
                         clock pessimism              0.115  5179.938    
                         clock uncertainty          -77.654  5102.284    
    SLICE_X109Y15        FDCE (Recov_fdce_C_CLR)     -0.405  5101.879    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[22].SIPO_if_other.Register_others/q_reg[26]
  -------------------------------------------------------------------
                         required time                       5101.880    
                         arrival time                         -15.218    
  -------------------------------------------------------------------
                         slack                               5086.662    

Slack (MET) :             5086.662ns  (required time - arrival time)
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[22].SIPO_if_other.Register_others/q_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.081ns  (logic 0.718ns (5.943%)  route 11.363ns (94.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 5179.824 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.843     3.137    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        0.688     4.244    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/s00_axis_aresetn
    SLICE_X34Y139        LUT1 (Prop_lut1_I0_O)        0.299     4.543 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/sort8_reg[23][31]_i_2/O
                         net (fo=11264, routed)      10.675    15.218    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[22].SIPO_if_other.Register_others/AR[0]
    SLICE_X109Y15        FDCE                                         f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[22].SIPO_if_other.Register_others/q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.694  5179.823    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[22].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X109Y15        FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[22].SIPO_if_other.Register_others/q_reg[31]/C
                         clock pessimism              0.115  5179.938    
                         clock uncertainty          -77.654  5102.284    
    SLICE_X109Y15        FDCE (Recov_fdce_C_CLR)     -0.405  5101.879    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[22].SIPO_if_other.Register_others/q_reg[31]
  -------------------------------------------------------------------
                         required time                       5101.880    
                         arrival time                         -15.218    
  -------------------------------------------------------------------
                         slack                               5086.662    

Slack (MET) :             5086.662ns  (required time - arrival time)
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[23].SIPO_if_other.Register_others/q_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.081ns  (logic 0.718ns (5.943%)  route 11.363ns (94.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 5179.824 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.843     3.137    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        0.688     4.244    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/s00_axis_aresetn
    SLICE_X34Y139        LUT1 (Prop_lut1_I0_O)        0.299     4.543 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/sort8_reg[23][31]_i_2/O
                         net (fo=11264, routed)      10.675    15.218    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[23].SIPO_if_other.Register_others/AR[0]
    SLICE_X109Y15        FDCE                                         f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[23].SIPO_if_other.Register_others/q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.694  5179.823    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[23].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X109Y15        FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[23].SIPO_if_other.Register_others/q_reg[19]/C
                         clock pessimism              0.115  5179.938    
                         clock uncertainty          -77.654  5102.284    
    SLICE_X109Y15        FDCE (Recov_fdce_C_CLR)     -0.405  5101.879    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[23].SIPO_if_other.Register_others/q_reg[19]
  -------------------------------------------------------------------
                         required time                       5101.880    
                         arrival time                         -15.218    
  -------------------------------------------------------------------
                         slack                               5086.662    

Slack (MET) :             5086.688ns  (required time - arrival time)
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/q_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.056ns  (logic 0.718ns (5.955%)  route 11.338ns (94.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 5179.826 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.843     3.137    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        0.688     4.244    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/s00_axis_aresetn
    SLICE_X34Y139        LUT1 (Prop_lut1_I0_O)        0.299     4.543 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/sort8_reg[23][31]_i_2/O
                         net (fo=11264, routed)      10.650    15.193    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/AR[0]
    SLICE_X109Y12        FDCE                                         f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.696  5179.825    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/s00_axis_aclk
    SLICE_X109Y12        FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/q_reg[20]/C
                         clock pessimism              0.115  5179.940    
                         clock uncertainty          -77.654  5102.286    
    SLICE_X109Y12        FDCE (Recov_fdce_C_CLR)     -0.405  5101.881    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/q_reg[20]
  -------------------------------------------------------------------
                         required time                       5101.881    
                         arrival time                         -15.193    
  -------------------------------------------------------------------
                         slack                               5086.688    

Slack (MET) :             5086.688ns  (required time - arrival time)
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/q_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.056ns  (logic 0.718ns (5.955%)  route 11.338ns (94.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 5179.826 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.843     3.137    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        0.688     4.244    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/s00_axis_aresetn
    SLICE_X34Y139        LUT1 (Prop_lut1_I0_O)        0.299     4.543 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/sort8_reg[23][31]_i_2/O
                         net (fo=11264, routed)      10.650    15.193    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/AR[0]
    SLICE_X109Y12        FDCE                                         f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.696  5179.825    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/s00_axis_aclk
    SLICE_X109Y12        FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/q_reg[22]/C
                         clock pessimism              0.115  5179.940    
                         clock uncertainty          -77.654  5102.286    
    SLICE_X109Y12        FDCE (Recov_fdce_C_CLR)     -0.405  5101.881    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[20].Register_Cond_2/q_reg[22]
  -------------------------------------------------------------------
                         required time                       5101.881    
                         arrival time                         -15.193    
  -------------------------------------------------------------------
                         slack                               5086.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[15][15]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.073%)  route 0.394ns (67.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.578     0.914    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/s00_axis_aclk
    SLICE_X56Y99         FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDCE (Prop_fdce_C_Q)         0.141     1.055 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[15]/Q
                         net (fo=2, routed)           0.173     1.227    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg_n_0_[15]
    SLICE_X56Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.272 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/piso_reg[15][15]_LDC_i_1/O
                         net (fo=2, routed)           0.221     1.494    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32_n_15
    SLICE_X54Y100        FDPE                                         f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[15][15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.932     1.298    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X54Y100        FDPE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[15][15]_P/C
                         clock pessimism             -0.035     1.263    
    SLICE_X54Y100        FDPE (Remov_fdpe_C_PRE)     -0.071     1.192    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[15][15]_P
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[15][12]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.935%)  route 0.362ns (66.065%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.552     0.888    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/s00_axis_aclk
    SLICE_X52Y94         FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.141     1.029 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[12]/Q
                         net (fo=2, routed)           0.228     1.257    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg_n_0_[12]
    SLICE_X49Y94         LUT3 (Prop_lut3_I2_O)        0.045     1.302 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/piso_reg[15][12]_LDC_i_1/O
                         net (fo=2, routed)           0.134     1.436    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32_n_12
    SLICE_X47Y94         FDPE                                         f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[15][12]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.824     1.190    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X47Y94         FDPE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[15][12]_P/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y94         FDPE (Remov_fdpe_C_PRE)     -0.095     1.060    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[15][12]_P
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[12][0]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.209ns (32.684%)  route 0.430ns (67.316%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.556     0.892    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/s00_axis_aclk
    SLICE_X36Y96         FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.164     1.056 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[0]/Q
                         net (fo=2, routed)           0.208     1.263    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg_n_0_[0]
    SLICE_X36Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.308 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/piso_reg[12][0]_LDC_i_1/O
                         net (fo=2, routed)           0.223     1.531    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32_n_0
    SLICE_X37Y100        FDPE                                         f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[12][0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.911     1.277    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X37Y100        FDPE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[12][0]_P/C
                         clock pessimism             -0.035     1.242    
    SLICE_X37Y100        FDPE (Remov_fdpe_C_PRE)     -0.095     1.147    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[12][0]_P
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[12][0]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.212ns (34.467%)  route 0.403ns (65.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.556     0.892    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/s00_axis_aclk
    SLICE_X36Y96         FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.164     1.056 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[0]/Q
                         net (fo=2, routed)           0.208     1.263    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg_n_0_[0]
    SLICE_X36Y99         LUT3 (Prop_lut3_I2_O)        0.048     1.311 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/piso_reg[12][0]_LDC_i_2/O
                         net (fo=2, routed)           0.195     1.507    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32_n_32
    SLICE_X36Y100        FDCE                                         f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[12][0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.911     1.277    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X36Y100        FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[12][0]_C/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y100        FDCE (Remov_fdce_C_CLR)     -0.133     1.109    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[12][0]_C
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[24][9]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.922%)  route 0.416ns (69.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.542     0.878    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/s00_axis_aclk
    SLICE_X52Y78         FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y78         FDCE (Prop_fdce_C_Q)         0.141     1.019 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[9]/Q
                         net (fo=2, routed)           0.299     1.318    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg_n_0_[9]
    SLICE_X38Y76         LUT3 (Prop_lut3_I2_O)        0.045     1.363 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/piso_reg[24][9]_LDC_i_1/O
                         net (fo=2, routed)           0.116     1.479    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32_n_9
    SLICE_X36Y76         FDPE                                         f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[24][9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.809     1.175    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X36Y76         FDPE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[24][9]_P/C
                         clock pessimism             -0.035     1.140    
    SLICE_X36Y76         FDPE (Remov_fdpe_C_PRE)     -0.071     1.069    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[24][9]_P
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[7][30]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.827%)  route 0.417ns (69.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.625     0.961    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/s00_axis_aclk
    SLICE_X52Y129        FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y129        FDCE (Prop_fdce_C_Q)         0.141     1.102 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[30]/Q
                         net (fo=2, routed)           0.162     1.264    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg_n_0_[30]
    SLICE_X52Y129        LUT3 (Prop_lut3_I2_O)        0.045     1.309 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/piso_reg[7][30]_LDC_i_1/O
                         net (fo=2, routed)           0.256     1.564    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32_n_30
    SLICE_X49Y132        FDPE                                         f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[7][30]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.902     1.268    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X49Y132        FDPE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[7][30]_P/C
                         clock pessimism             -0.039     1.229    
    SLICE_X49Y132        FDPE (Remov_fdpe_C_PRE)     -0.095     1.134    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[7][30]_P
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[27][16]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.186ns (27.007%)  route 0.503ns (72.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.635     0.971    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/s00_axis_aclk
    SLICE_X107Y95        FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDCE (Prop_fdce_C_Q)         0.141     1.112 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[16]/Q
                         net (fo=2, routed)           0.256     1.367    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/sort32q[27]_123[16]
    SLICE_X107Y99        LUT3 (Prop_lut3_I2_O)        0.045     1.412 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/piso_reg[27][16]_LDC_i_1/O
                         net (fo=2, routed)           0.247     1.659    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32_n_16
    SLICE_X107Y100       FDPE                                         f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[27][16]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.992     1.358    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X107Y100       FDPE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[27][16]_P/C
                         clock pessimism             -0.035     1.323    
    SLICE_X107Y100       FDPE (Remov_fdpe_C_PRE)     -0.095     1.228    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[27][16]_P
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[26][14]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.209ns (33.796%)  route 0.409ns (66.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.542     0.878    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/s00_axis_aclk
    SLICE_X50Y78         FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDCE (Prop_fdce_C_Q)         0.164     1.042 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[14]/Q
                         net (fo=2, routed)           0.223     1.265    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/sort32q[26]_122[14]
    SLICE_X49Y78         LUT3 (Prop_lut3_I2_O)        0.045     1.310 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/piso_reg[26][14]_LDC_i_1/O
                         net (fo=2, routed)           0.186     1.496    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32_n_14
    SLICE_X49Y77         FDPE                                         f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[26][14]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.811     1.177    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X49Y77         FDPE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[26][14]_P/C
                         clock pessimism             -0.035     1.142    
    SLICE_X49Y77         FDPE (Remov_fdpe_C_PRE)     -0.095     1.047    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[26][14]_P
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[17][14]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.189ns (31.488%)  route 0.411ns (68.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.550     0.886    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/s00_axis_aclk
    SLICE_X52Y89         FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDCE (Prop_fdce_C_Q)         0.141     1.027 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[14]/Q
                         net (fo=2, routed)           0.278     1.305    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg_n_0_[14]
    SLICE_X46Y92         LUT3 (Prop_lut3_I2_O)        0.048     1.353 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/piso_reg[17][14]_LDC_i_2/O
                         net (fo=2, routed)           0.133     1.486    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32_n_46
    SLICE_X46Y93         FDCE                                         f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[17][14]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.824     1.190    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X46Y93         FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[17][14]_C/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y93         FDCE (Remov_fdce_C_CLR)     -0.133     1.022    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[17][14]_C
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.603%)  route 0.251ns (57.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.623     0.959    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y39          FDRE                                         r  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     1.100 f  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.163    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y39          LUT3 (Prop_lut3_I0_O)        0.045     1.208 f  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.187     1.395    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X2Y39          FDCE                                         f  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.893     1.259    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X2Y39          FDCE                                         r  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.287     0.972    
    SLICE_X2Y39          FDCE (Remov_fdce_C_CLR)     -0.067     0.905    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.491    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B_Design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            B_Design_i/rst_ps7_0_0M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.226ns  (logic 0.124ns (3.844%)  route 3.102ns (96.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  B_Design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.102     3.102    B_Design_i/rst_ps7_0_0M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X39Y140        LUT1 (Prop_lut1_I0_O)        0.124     3.226 r  B_Design_i/rst_ps7_0_0M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     3.226    B_Design_i/rst_ps7_0_0M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X39Y140        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.651     2.830    B_Design_i/rst_ps7_0_0M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y140        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B_Design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            B_Design_i/rst_ps7_0_0M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.323ns  (logic 0.045ns (3.402%)  route 1.278ns (96.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  B_Design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.278     1.278    B_Design_i/rst_ps7_0_0M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X39Y140        LUT1 (Prop_lut1_I0_O)        0.045     1.323 r  B_Design_i/rst_ps7_0_0M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.323    B_Design_i/rst_ps7_0_0M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X39Y140        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.909     1.275    B_Design_i/rst_ps7_0_0M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y140        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.260ns  (logic 0.744ns (5.611%)  route 12.516ns (94.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.843     3.137    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        9.625    13.181    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.325    13.506 f  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         2.891    16.397    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y43          FDPE                                         f  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.659     2.839    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y43          FDPE                                         r  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.260ns  (logic 0.744ns (5.611%)  route 12.516ns (94.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.843     3.137    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        9.625    13.181    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.325    13.506 f  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         2.891    16.397    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y43          FDPE                                         f  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.659     2.839    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y43          FDPE                                         r  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.244ns  (logic 0.744ns (6.617%)  route 10.500ns (93.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.843     3.137    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        9.625    13.181    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.325    13.506 f  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         0.875    14.381    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y36          FDPE                                         f  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.654     2.833    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y36          FDPE                                         r  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.244ns  (logic 0.744ns (6.617%)  route 10.500ns (93.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.843     3.137    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        9.625    13.181    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.325    13.506 f  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         0.875    14.381    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y36          FDPE                                         f  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.654     2.833    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y36          FDPE                                         r  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.244ns  (logic 0.744ns (6.617%)  route 10.500ns (93.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.843     3.137    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        9.625    13.181    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.325    13.506 f  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         0.875    14.381    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y36          FDPE                                         f  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.654     2.833    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y36          FDPE                                         r  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.244ns  (logic 0.744ns (6.617%)  route 10.500ns (93.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.843     3.137    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        9.625    13.181    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.325    13.506 f  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         0.875    14.381    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y36          FDPE                                         f  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.654     2.833    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y36          FDPE                                         r  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.430ns  (logic 0.419ns (4.017%)  route 10.011ns (95.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.843     3.137    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)       10.011    13.567    B_Design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X7Y15          FDRE                                         r  B_Design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.652     2.832    B_Design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X7Y15          FDRE                                         r  B_Design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.331ns  (logic 0.419ns (7.859%)  route 4.912ns (92.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.843     3.137    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        4.912     8.468    B_Design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X26Y115        FDRE                                         r  B_Design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.689     2.868    B_Design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X26Y115        FDRE                                         r  B_Design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.390ns  (logic 0.128ns (5.355%)  route 2.262ns (94.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.637     0.973    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.128     1.101 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        2.262     3.363    B_Design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X26Y115        FDRE                                         r  B_Design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.923     1.289    B_Design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X26Y115        FDRE                                         r  B_Design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        5.076ns  (logic 0.128ns (2.521%)  route 4.948ns (97.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.637     0.973    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.128     1.101 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        4.948     6.049    B_Design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X7Y15          FDRE                                         r  B_Design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.888     1.254    B_Design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X7Y15          FDRE                                         r  B_Design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.302ns  (logic 0.228ns (4.300%)  route 5.074ns (95.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.637     0.973    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.128     1.101 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        4.706     5.807    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.100     5.907 f  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         0.368     6.275    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y36          FDPE                                         f  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.890     1.256    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y36          FDPE                                         r  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.302ns  (logic 0.228ns (4.300%)  route 5.074ns (95.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.637     0.973    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.128     1.101 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        4.706     5.807    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.100     5.907 f  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         0.368     6.275    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y36          FDPE                                         f  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.890     1.256    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y36          FDPE                                         r  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.302ns  (logic 0.228ns (4.300%)  route 5.074ns (95.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.637     0.973    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.128     1.101 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        4.706     5.807    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.100     5.907 f  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         0.368     6.275    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y36          FDPE                                         f  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.890     1.256    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y36          FDPE                                         r  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.302ns  (logic 0.228ns (4.300%)  route 5.074ns (95.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.637     0.973    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.128     1.101 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        4.706     5.807    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.100     5.907 f  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         0.368     6.275    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y36          FDPE                                         f  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.890     1.256    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y36          FDPE                                         r  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.258ns  (logic 0.228ns (3.643%)  route 6.030ns (96.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.637     0.973    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.128     1.101 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        4.706     5.807    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.100     5.907 f  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         1.324     7.231    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y43          FDPE                                         f  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.895     1.261    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y43          FDPE                                         r  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.258ns  (logic 0.228ns (3.643%)  route 6.030ns (96.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.637     0.973    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.128     1.101 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        4.706     5.807    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.100     5.907 f  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         1.324     7.231    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y43          FDPE                                         f  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.895     1.261    B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y43          FDPE                                         r  B_Design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay          3072 Endpoints
Min Delay          3072 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[20][16]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.233ns  (logic 0.718ns (5.870%)  route 11.515ns (94.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.843     3.137    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        0.688     4.244    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/s00_axis_aresetn
    SLICE_X34Y139        LUT1 (Prop_lut1_I0_O)        0.299     4.543 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/sort8_reg[23][31]_i_2/O
                         net (fo=11264, routed)      10.827    15.370    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/reset
    SLICE_X107Y14        FDCE                                         f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[20][16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[20][25]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.233ns  (logic 0.718ns (5.870%)  route 11.515ns (94.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.843     3.137    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        0.688     4.244    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/s00_axis_aresetn
    SLICE_X34Y139        LUT1 (Prop_lut1_I0_O)        0.299     4.543 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/sort8_reg[23][31]_i_2/O
                         net (fo=11264, routed)      10.827    15.370    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/reset
    SLICE_X107Y14        FDCE                                         f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[20][25]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[20][30]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.233ns  (logic 0.718ns (5.870%)  route 11.515ns (94.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.843     3.137    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        0.688     4.244    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/s00_axis_aresetn
    SLICE_X34Y139        LUT1 (Prop_lut1_I0_O)        0.299     4.543 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/sort8_reg[23][31]_i_2/O
                         net (fo=11264, routed)      10.827    15.370    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/reset
    SLICE_X107Y14        FDCE                                         f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[20][30]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[21][16]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.233ns  (logic 0.718ns (5.870%)  route 11.515ns (94.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.843     3.137    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        0.688     4.244    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/s00_axis_aresetn
    SLICE_X34Y139        LUT1 (Prop_lut1_I0_O)        0.299     4.543 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/sort8_reg[23][31]_i_2/O
                         net (fo=11264, routed)      10.827    15.370    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/reset
    SLICE_X107Y14        FDCE                                         f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[21][16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[21][25]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.233ns  (logic 0.718ns (5.870%)  route 11.515ns (94.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.843     3.137    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        0.688     4.244    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/s00_axis_aresetn
    SLICE_X34Y139        LUT1 (Prop_lut1_I0_O)        0.299     4.543 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/sort8_reg[23][31]_i_2/O
                         net (fo=11264, routed)      10.827    15.370    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/reset
    SLICE_X107Y14        FDCE                                         f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[21][25]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[21][30]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.233ns  (logic 0.718ns (5.870%)  route 11.515ns (94.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.843     3.137    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        0.688     4.244    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/s00_axis_aresetn
    SLICE_X34Y139        LUT1 (Prop_lut1_I0_O)        0.299     4.543 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/sort8_reg[23][31]_i_2/O
                         net (fo=11264, routed)      10.827    15.370    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/reset
    SLICE_X107Y14        FDCE                                         f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[21][30]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[22][9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.233ns  (logic 0.718ns (5.870%)  route 11.515ns (94.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.843     3.137    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        0.688     4.244    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/s00_axis_aresetn
    SLICE_X34Y139        LUT1 (Prop_lut1_I0_O)        0.299     4.543 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/sort8_reg[23][31]_i_2/O
                         net (fo=11264, routed)      10.827    15.370    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/reset
    SLICE_X107Y14        FDCE                                         f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[22][9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[23][9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.233ns  (logic 0.718ns (5.870%)  route 11.515ns (94.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.843     3.137    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        0.688     4.244    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/s00_axis_aresetn
    SLICE_X34Y139        LUT1 (Prop_lut1_I0_O)        0.299     4.543 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/sort8_reg[23][31]_i_2/O
                         net (fo=11264, routed)      10.827    15.370    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/reset
    SLICE_X107Y14        FDCE                                         f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[23][9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[20][24]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.081ns  (logic 0.718ns (5.943%)  route 11.363ns (94.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.843     3.137    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        0.688     4.244    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/s00_axis_aresetn
    SLICE_X34Y139        LUT1 (Prop_lut1_I0_O)        0.299     4.543 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/sort8_reg[23][31]_i_2/O
                         net (fo=11264, routed)      10.675    15.218    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/reset
    SLICE_X108Y15        FDCE                                         f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[20][24]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[20][27]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.081ns  (logic 0.718ns (5.943%)  route 11.363ns (94.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.843     3.137    B_Design_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X39Y141        FDRE                                         r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  B_Design_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        0.688     4.244    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/s00_axis_aresetn
    SLICE_X34Y139        LUT1 (Prop_lut1_I0_O)        0.299     4.543 f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/sort8_reg[23][31]_i_2/O
                         net (fo=11264, routed)      10.675    15.218    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/reset
    SLICE_X108Y15        FDCE                                         f  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[20][27]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[4][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.186ns (66.834%)  route 0.092ns (33.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.563     0.899    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X39Y1          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDCE (Prop_fdce_C_Q)         0.141     1.040 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/q_reg[8]/Q
                         net (fo=5, routed)           0.092     1.132    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/Q[8]
    SLICE_X38Y1          LUT3 (Prop_lut3_I1_O)        0.045     1.177 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/sort2[4][8]_i_1/O
                         net (fo=1, routed)           0.000     1.177    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2[4]_49[8]
    SLICE_X38Y1          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/q_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[6][27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.709%)  route 0.097ns (34.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.561     0.896    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X48Y6          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDCE (Prop_fdce_C_Q)         0.141     1.038 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/q_reg[27]/Q
                         net (fo=5, routed)           0.097     1.135    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[31]_1[27]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.045     1.180 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/sort2[6][27]_i_1/O
                         net (fo=1, routed)           0.000     1.180    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2[6]_47[27]
    SLICE_X49Y6          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[6][27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[5][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.190ns (67.304%)  route 0.092ns (32.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.563     0.899    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X39Y1          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDCE (Prop_fdce_C_Q)         0.141     1.040 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/q_reg[8]/Q
                         net (fo=5, routed)           0.092     1.132    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/Q[8]
    SLICE_X38Y1          LUT3 (Prop_lut3_I0_O)        0.049     1.181 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/sort2[5][8]_i_1/O
                         net (fo=1, routed)           0.000     1.181    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2[5]_50[8]
    SLICE_X38Y1          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[5][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/q_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[7][27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.190ns (66.187%)  route 0.097ns (33.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.561     0.896    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X48Y6          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDCE (Prop_fdce_C_Q)         0.141     1.038 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/q_reg[27]/Q
                         net (fo=5, routed)           0.097     1.135    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[31]_1[27]
    SLICE_X49Y6          LUT3 (Prop_lut3_I1_O)        0.049     1.184 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/sort2[7][27]_i_1/O
                         net (fo=1, routed)           0.000     1.184    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2[7]_48[27]
    SLICE_X49Y6          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[7][27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[6][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (60.913%)  route 0.119ns (39.087%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.561     0.896    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X49Y3          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDCE (Prop_fdce_C_Q)         0.141     1.038 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[5]/Q
                         net (fo=5, routed)           0.119     1.157    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/Q[5]
    SLICE_X48Y3          LUT3 (Prop_lut3_I1_O)        0.045     1.202 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/sort2[6][5]_i_1/O
                         net (fo=1, routed)           0.000     1.202    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2[6]_47[5]
    SLICE_X48Y3          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[7][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.190ns (61.418%)  route 0.119ns (38.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.561     0.896    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X49Y3          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDCE (Prop_fdce_C_Q)         0.141     1.038 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[5]/Q
                         net (fo=5, routed)           0.119     1.157    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/Q[5]
    SLICE_X48Y3          LUT3 (Prop_lut3_I0_O)        0.049     1.206 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/sort2[7][5]_i_1/O
                         net (fo=1, routed)           0.000     1.206    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2[7]_48[5]
    SLICE_X48Y3          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[6][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.390%)  route 0.138ns (42.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.563     0.899    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X45Y2          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDCE (Prop_fdce_C_Q)         0.141     1.040 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/q_reg[1]/Q
                         net (fo=5, routed)           0.138     1.178    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[31]_1[1]
    SLICE_X47Y2          LUT3 (Prop_lut3_I0_O)        0.045     1.223 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/sort2[6][1]_i_1/O
                         net (fo=1, routed)           0.000     1.223    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2[6]_47[1]
    SLICE_X47Y2          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[31].SIPO_if_other.Register_others/q_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[30][22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.584     0.920    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[31].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X66Y9          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[31].SIPO_if_other.Register_others/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y9          FDCE (Prop_fdce_C_Q)         0.164     1.084 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[31].SIPO_if_other.Register_others/q_reg[22]/Q
                         net (fo=4, routed)           0.094     1.178    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[31].SIPO_if_other.Register_others/q_reg_n_0_[22]
    SLICE_X67Y9          LUT3 (Prop_lut3_I1_O)        0.045     1.223 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[31].SIPO_if_other.Register_others/sort2[30][22]_i_1/O
                         net (fo=1, routed)           0.000     1.223    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2[30]_67[22]
    SLICE_X67Y9          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[30][22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[7][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.190ns (57.909%)  route 0.138ns (42.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.563     0.899    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X45Y2          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDCE (Prop_fdce_C_Q)         0.141     1.040 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/q_reg[1]/Q
                         net (fo=5, routed)           0.138     1.178    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[31]_1[1]
    SLICE_X47Y2          LUT3 (Prop_lut3_I1_O)        0.049     1.227 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/sort2[7][1]_i_1/O
                         net (fo=1, routed)           0.000     1.227    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2[7]_48[1]
    SLICE_X47Y2          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[31].SIPO_if_other.Register_others/q_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[31][22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.213ns (69.313%)  route 0.094ns (30.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.584     0.920    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[31].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X66Y9          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[31].SIPO_if_other.Register_others/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y9          FDCE (Prop_fdce_C_Q)         0.164     1.084 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[31].SIPO_if_other.Register_others/q_reg[22]/Q
                         net (fo=4, routed)           0.094     1.178    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[31].SIPO_if_other.Register_others/q_reg_n_0_[22]
    SLICE_X67Y9          LUT3 (Prop_lut3_I0_O)        0.049     1.227 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/SIPO_GEN[31].SIPO_if_other.Register_others/sort2[31][22]_i_1/O
                         net (fo=1, routed)           0.000     1.227    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2[31]_68[22]
    SLICE_X67Y9          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[31][22]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay          3040 Endpoints
Min Delay          3040 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[17][3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[18][3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.350ns  (logic 0.683ns (20.389%)  route 2.667ns (79.611%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y145        LDCE                         0.000     0.000 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[17][3]_LDC/G
    SLICE_X28Y145        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[17][3]_LDC/Q
                         net (fo=2, routed)           2.667     3.226    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[17][3]_LDC_n_0
    SLICE_X28Y86         LUT5 (Prop_lut5_I1_O)        0.124     3.350 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso[18][3]_C_i_1/O
                         net (fo=1, routed)           0.000     3.350    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso[18][3]_C_i_1_n_0
    SLICE_X28Y86         FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[18][3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.520     2.699    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X28Y86         FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[18][3]_C/C

Slack:                    inf
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[17][3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[18][3]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.264ns  (logic 0.683ns (20.926%)  route 2.581ns (79.074%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y145        LDCE                         0.000     0.000 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[17][3]_LDC/G
    SLICE_X28Y145        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[17][3]_LDC/Q
                         net (fo=2, routed)           2.581     3.140    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[17][3]_LDC_n_0
    SLICE_X29Y86         LUT3 (Prop_lut3_I1_O)        0.124     3.264 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso[18][3]_P_i_1/O
                         net (fo=1, routed)           0.000     3.264    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[17]_161[3]
    SLICE_X29Y86         FDPE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[18][3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.520     2.699    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X29Y86         FDPE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[18][3]_P/C

Slack:                    inf
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[14][11]_LDC/G
                            (positive level-sensitive latch)
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[15][11]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.197ns  (logic 0.683ns (21.365%)  route 2.514ns (78.635%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y142        LDCE                         0.000     0.000 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[14][11]_LDC/G
    SLICE_X48Y142        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[14][11]_LDC/Q
                         net (fo=2, routed)           2.514     3.073    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[14][11]_LDC_n_0
    SLICE_X41Y93         LUT3 (Prop_lut3_I1_O)        0.124     3.197 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso[15][11]_P_i_1/O
                         net (fo=1, routed)           0.000     3.197    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[14]_158[11]
    SLICE_X41Y93         FDPE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[15][11]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.479     2.658    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X41Y93         FDPE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[15][11]_P/C

Slack:                    inf
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[13][3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[14][3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.186ns  (logic 0.683ns (21.438%)  route 2.503ns (78.562%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         LDCE                         0.000     0.000 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[13][3]_LDC/G
    SLICE_X33Y92         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[13][3]_LDC/Q
                         net (fo=2, routed)           2.503     3.062    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[13][3]_LDC_n_0
    SLICE_X29Y142        LUT5 (Prop_lut5_I1_O)        0.124     3.186 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso[14][3]_C_i_1/O
                         net (fo=1, routed)           0.000     3.186    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso[14][3]_C_i_1_n_0
    SLICE_X29Y142        FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[14][3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.698     2.877    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X29Y142        FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[14][3]_C/C

Slack:                    inf
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[28][0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[29][0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.143ns  (logic 0.749ns (23.834%)  route 2.394ns (76.166%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         LDCE                         0.000     0.000 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[28][0]_LDC/G
    SLICE_X32Y26         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[28][0]_LDC/Q
                         net (fo=2, routed)           2.394     3.019    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[28][0]_LDC_n_0
    SLICE_X13Y45         LUT3 (Prop_lut3_I1_O)        0.124     3.143 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso[29][0]_P_i_1/O
                         net (fo=1, routed)           0.000     3.143    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[28]_151[0]
    SLICE_X13Y45         FDPE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[29][0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.580     2.759    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X13Y45         FDPE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[29][0]_P/C

Slack:                    inf
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[2][6]_LDC/G
                            (positive level-sensitive latch)
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[3][6]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.131ns  (logic 0.749ns (23.923%)  route 2.382ns (76.077%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y145        LDCE                         0.000     0.000 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[2][6]_LDC/G
    SLICE_X30Y145        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[2][6]_LDC/Q
                         net (fo=2, routed)           2.382     3.007    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[2][6]_LDC_n_0
    SLICE_X33Y112        LUT3 (Prop_lut3_I1_O)        0.124     3.131 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso[3][6]_P_i_1/O
                         net (fo=1, routed)           0.000     3.131    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[2]_141[6]
    SLICE_X33Y112        FDPE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[3][6]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.649     2.828    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X33Y112        FDPE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[3][6]_P/C

Slack:                    inf
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[7][6]_LDC/G
                            (positive level-sensitive latch)
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[8][6]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.100ns  (logic 0.749ns (24.159%)  route 2.351ns (75.841%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y130        LDCE                         0.000     0.000 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[7][6]_LDC/G
    SLICE_X34Y130        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[7][6]_LDC/Q
                         net (fo=2, routed)           2.351     2.976    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[7][6]_LDC_n_0
    SLICE_X34Y100        LUT5 (Prop_lut5_I1_O)        0.124     3.100 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso[8][6]_C_i_1/O
                         net (fo=1, routed)           0.000     3.100    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso[8][6]_C_i_1_n_0
    SLICE_X34Y100        FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[8][6]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.655     2.834    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X34Y100        FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[8][6]_C/C

Slack:                    inf
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[14][11]_LDC/G
                            (positive level-sensitive latch)
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[15][11]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.076ns  (logic 0.683ns (22.204%)  route 2.393ns (77.796%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y142        LDCE                         0.000     0.000 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[14][11]_LDC/G
    SLICE_X48Y142        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[14][11]_LDC/Q
                         net (fo=2, routed)           2.393     2.952    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[14][11]_LDC_n_0
    SLICE_X42Y93         LUT5 (Prop_lut5_I1_O)        0.124     3.076 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso[15][11]_C_i_1/O
                         net (fo=1, routed)           0.000     3.076    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso[15][11]_C_i_1_n_0
    SLICE_X42Y93         FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[15][11]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.479     2.658    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X42Y93         FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[15][11]_C/C

Slack:                    inf
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[1][0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[2][0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.063ns  (logic 0.683ns (22.301%)  route 2.380ns (77.699%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y144        LDCE                         0.000     0.000 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[1][0]_LDC/G
    SLICE_X27Y144        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[1][0]_LDC/Q
                         net (fo=2, routed)           2.380     2.939    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[1][0]_LDC_n_0
    SLICE_X30Y116        LUT5 (Prop_lut5_I1_O)        0.124     3.063 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso[2][0]_C_i_1/O
                         net (fo=1, routed)           0.000     3.063    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso[2][0]_C_i_1_n_0
    SLICE_X30Y116        FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[2][0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.692     2.871    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X30Y116        FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[2][0]_C/C

Slack:                    inf
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[13][3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[14][3]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.044ns  (logic 0.683ns (22.439%)  route 2.361ns (77.561%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         LDCE                         0.000     0.000 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[13][3]_LDC/G
    SLICE_X33Y92         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[13][3]_LDC/Q
                         net (fo=2, routed)           2.361     2.920    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[13][3]_LDC_n_0
    SLICE_X29Y140        LUT3 (Prop_lut3_I1_O)        0.124     3.044 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso[14][3]_P_i_1/O
                         net (fo=1, routed)           0.000     3.044    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[13]_157[3]
    SLICE_X29Y140        FDPE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[14][3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.697     2.876    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X29Y140        FDPE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/piso_reg[14][3]_P/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[13][8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[13].Register_Cond_2/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y2          FDCE                         0.000     0.000 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[13][8]/C
    SLICE_X83Y2          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[13][8]/Q
                         net (fo=1, routed)           0.059     0.187    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[13].Register_Cond_2/q_reg[31]_0[8]
    SLICE_X82Y2          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[13].Register_Cond_2/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.859     1.225    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[13].Register_Cond_2/s00_axis_aclk
    SLICE_X82Y2          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[13].Register_Cond_2/q_reg[8]/C

Slack:                    inf
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[15][8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[15].Register_Cond_2/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y2          FDCE                         0.000     0.000 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[15][8]/C
    SLICE_X91Y2          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[15][8]/Q
                         net (fo=1, routed)           0.059     0.187    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[15].Register_Cond_2/q_reg[31]_1[8]
    SLICE_X90Y2          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[15].Register_Cond_2/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.882     1.248    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[15].Register_Cond_2/s00_axis_aclk
    SLICE_X90Y2          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[15].Register_Cond_2/q_reg[8]/C

Slack:                    inf
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[15][9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[15].Register_Cond_2/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y2          FDCE                         0.000     0.000 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[15][9]/C
    SLICE_X91Y2          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[15][9]/Q
                         net (fo=1, routed)           0.059     0.187    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[15].Register_Cond_2/q_reg[31]_1[9]
    SLICE_X90Y2          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[15].Register_Cond_2/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.882     1.248    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[15].Register_Cond_2/s00_axis_aclk
    SLICE_X90Y2          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[15].Register_Cond_2/q_reg[9]/C

Slack:                    inf
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[25][7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[25].Register_Cond_2/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y14         FDCE                         0.000     0.000 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[25][7]/C
    SLICE_X93Y14         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[25][7]/Q
                         net (fo=1, routed)           0.059     0.187    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[25].Register_Cond_2/q_reg[31]_0[7]
    SLICE_X92Y14         FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[25].Register_Cond_2/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.877     1.243    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[25].Register_Cond_2/s00_axis_aclk
    SLICE_X92Y14         FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[25].Register_Cond_2/q_reg[7]/C

Slack:                    inf
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[7][9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[7].Register_Cond_2/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDCE                         0.000     0.000 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[7][9]/C
    SLICE_X47Y2          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[7][9]/Q
                         net (fo=1, routed)           0.059     0.187    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[7].Register_Cond_2/q_reg[31]_1[9]
    SLICE_X46Y2          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[7].Register_Cond_2/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.830     1.196    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[7].Register_Cond_2/s00_axis_aclk
    SLICE_X46Y2          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[7].Register_Cond_2/q_reg[9]/C

Slack:                    inf
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[13][4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[13].Register_Cond_2/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y1          FDCE                         0.000     0.000 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[13][4]/C
    SLICE_X83Y1          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[13][4]/Q
                         net (fo=1, routed)           0.059     0.187    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[13].Register_Cond_2/q_reg[31]_0[4]
    SLICE_X82Y1          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[13].Register_Cond_2/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.859     1.225    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[13].Register_Cond_2/s00_axis_aclk
    SLICE_X82Y1          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[13].Register_Cond_2/q_reg[4]/C

Slack:                    inf
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[19][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[19].Register_Cond_2/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y5         FDCE                         0.000     0.000 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[19][0]/C
    SLICE_X103Y5         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[19][0]/Q
                         net (fo=1, routed)           0.059     0.187    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[19].Register_Cond_2/q_reg[31]_1[0]
    SLICE_X102Y5         FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[19].Register_Cond_2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.884     1.250    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[19].Register_Cond_2/s00_axis_aclk
    SLICE_X102Y5         FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[19].Register_Cond_2/q_reg[0]/C

Slack:                    inf
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[25][10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[25].Register_Cond_2/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y15         FDCE                         0.000     0.000 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[25][10]/C
    SLICE_X97Y15         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[25][10]/Q
                         net (fo=1, routed)           0.059     0.187    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[25].Register_Cond_2/q_reg[31]_0[10]
    SLICE_X96Y15         FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[25].Register_Cond_2/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.877     1.243    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[25].Register_Cond_2/s00_axis_aclk
    SLICE_X96Y15         FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[25].Register_Cond_2/q_reg[10]/C

Slack:                    inf
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[5][7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[5].Register_Cond_2/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDCE                         0.000     0.000 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[5][7]/C
    SLICE_X40Y1          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[5][7]/Q
                         net (fo=1, routed)           0.059     0.187    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[5].Register_Cond_2/q_reg[31]_0[7]
    SLICE_X41Y1          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[5].Register_Cond_2/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.830     1.196    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[5].Register_Cond_2/s00_axis_aclk
    SLICE_X41Y1          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[5].Register_Cond_2/q_reg[7]/C

Slack:                    inf
  Source:                 B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[9][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[9].Register_Cond_2/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDCE                         0.000     0.000 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[9][0]/C
    SLICE_X57Y2          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/sort2_reg[9][0]/Q
                         net (fo=1, routed)           0.059     0.187    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[9].Register_Cond_2/q_reg[31]_0[0]
    SLICE_X56Y2          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[9].Register_Cond_2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  B_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    B_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  B_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.853     1.219    B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[9].Register_Cond_2/s00_axis_aclk
    SLICE_X56Y2          FDCE                                         r  B_Design_i/AXI_MERGE_v1_0_0/U0/Merge_inst/Reg_Cond_2[9].Register_Cond_2/q_reg[0]/C





