// Seed: 563278551
module module_0 (
    input  wor  id_0,
    output tri  id_1,
    output wire id_2,
    input  tri  id_3,
    input  tri1 id_4,
    output tri1 id_5,
    output wand id_6
);
  assign id_1 = id_3;
  always @(negedge -1 or posedge 1);
  wire id_8;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output wand id_2,
    input supply1 id_3,
    input wor id_4,
    input uwire id_5,
    input supply0 id_6,
    output wor id_7,
    input supply0 id_8,
    input tri1 id_9
    , id_15,
    input uwire id_10,
    output wor id_11,
    input wire id_12,
    input tri0 id_13
);
  assign id_7 = -1;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_11,
      id_4,
      id_9,
      id_2,
      id_7
  );
  assign modCall_1.id_5 = 0;
endmodule
