strict digraph "" {
	node [label="\N"];
	"195:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f1e4d7e2990>",
		def_var="['mode_master_serial']",
		fillcolor=deepskyblue,
		label="195:AS
mode_master_serial = (M_r == 3'b000) & M_latched;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['M_r', 'M_latched']"];
}
