#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Apr  4 10:48:58 2019
# Process ID: 7932
# Current directory: D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8448 D:\Projet-S4\ergonomie\projets_labs_ergo\IMU_demo\IMU_demo.xpr
# Log file: D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo/vivado.log
# Journal file: D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo/IMU_demo.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/raye2601/Desktop/IMU_demo' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 811.371 ; gain = 128.578
update_compile_order -fileset sources_1
open_bd_design {D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo/IMU_demo.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <design_1> from BD file <D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo/IMU_demo.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 916.773 ; gain = 93.094
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
validate_bd_design -force
make_wrapper -files [get_files D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo/IMU_demo.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo/IMU_demo.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo/IMU_demo.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo/IMU_demo.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo/IMU_demo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo/IMU_demo.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo/IMU_demo.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo/IMU_demo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo/IMU_demo.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo/IMU_demo.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo/IMU_demo.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Apr  4 10:52:34 2019] Launched design_1_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo/IMU_demo.runs/design_1_processing_system7_0_0_synth_1/runme.log
synth_1: D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo/IMU_demo.runs/synth_1/runme.log
[Thu Apr  4 10:52:35 2019] Launched impl_1...
Run output will be captured here: D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo/IMU_demo.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1143.848 ; gain = 103.949
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.300 . Memory (MB): peak = 1819.250 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.301 . Memory (MB): peak = 1819.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1921.633 ; gain = 777.785
file copy -force D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo/IMU_demo.runs/impl_1/design_1_wrapper.sysdef D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo/IMU_demo.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo/IMU_demo.sdk -hwspec D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo/IMU_demo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo/IMU_demo.sdk -hwspec D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo/IMU_demo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo/IMU_demo.runs/impl_1/design_1_wrapper.sysdef D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo/IMU_demo.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo/IMU_demo.sdk -hwspec D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo/IMU_demo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo/IMU_demo.sdk -hwspec D:/Projet-S4/ergonomie/projets_labs_ergo/IMU_demo/IMU_demo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
