v 20130925 2
C 49100 58300 1 0 0 alu.sym
{
T 49850 59350 5 10 1 1 0 4 1
source=alu.sch
T 49850 59700 5 10 1 1 0 4 1
refdes=S
}
C 43000 61900 1 270 0 vpulse-1.sym
{
T 43900 61650 5 10 1 1 0 0 1
refdes=VA
T 43850 61200 5 10 0 0 270 0 1
device=vpulse
T 44050 61200 5 10 0 0 270 0 1
footprint=none
T 43000 61650 5 10 1 1 0 7 1
value=pulse 0 3.3 10u 1n 1n 10u 20u
}
C 43000 61100 1 270 0 vpulse-1.sym
{
T 43900 60850 5 10 1 1 0 0 1
refdes=VB
T 43850 60400 5 10 0 0 270 0 1
device=vpulse
T 44050 60400 5 10 0 0 270 0 1
footprint=none
T 43000 60850 5 10 1 1 0 7 1
value=pulse 0 3.3 20u 1n 1n 20u 40u
}
C 43000 59500 1 270 0 vpulse-1.sym
{
T 43900 59250 5 10 1 1 0 0 1
refdes=VCR
T 43850 58800 5 10 0 0 270 0 1
device=vpulse
T 44050 58800 5 10 0 0 270 0 1
footprint=none
T 43000 59250 5 10 1 1 0 7 1
value=pulse 0 3.3 80u 1n 1n 80u 160u
}
C 43000 58700 1 270 0 vpulse-1.sym
{
T 43900 58450 5 10 1 1 0 0 1
refdes=VCS
T 43850 58000 5 10 0 0 270 0 1
device=vpulse
T 44050 58000 5 10 0 0 270 0 1
footprint=none
T 43000 58450 5 10 1 1 0 7 1
value=pulse 0 3.3 160u 1n 1n 160u 320u
}
N 43000 56700 43000 61600 4
C 42900 56400 1 0 0 gnd-1.sym
C 45800 61300 1 0 0 not.sym
{
T 46050 61550 5 10 1 1 0 0 1
refdes=IA
}
C 45800 60500 1 0 0 not.sym
{
T 46050 60750 5 10 1 1 0 0 1
refdes=IB
}
C 45800 58900 1 0 0 not.sym
{
T 46050 59150 5 10 1 1 0 0 1
refdes=ICR
}
N 44200 61600 45800 61600 4
{
T 44700 61600 5 10 1 1 0 0 1
netname=A
}
N 45800 60800 44200 60800 4
{
T 44700 60800 5 10 1 1 0 0 1
netname=B
}
N 45800 59200 44200 59200 4
{
T 44700 59200 5 10 1 1 0 0 1
netname=CR
}
N 44200 58400 45800 58400 4
{
T 44700 58400 5 10 1 1 0 0 1
netname=CS
}
N 45400 61600 45400 62500 4
N 45400 62500 53000 62500 4
N 46700 61600 46700 62400 4
N 46700 62400 53000 62400 4
N 45500 60800 45500 62200 4
N 45500 62200 53000 62200 4
N 46600 60800 46800 60800 4
N 46800 60800 46800 62100 4
N 46800 62100 53000 62100 4
C 43000 57900 1 270 0 vpulse-1.sym
{
T 43900 57650 5 10 1 1 0 0 1
refdes=VAND
T 43850 57200 5 10 0 0 270 0 1
device=vpulse
T 44050 57200 5 10 0 0 270 0 1
footprint=none
T 43000 57650 5 10 1 1 0 7 1
value=pulse 0 3.3 320u 1n 1n 320u 640u
}
C 43000 57100 1 270 0 vpulse-1.sym
{
T 43900 56850 5 10 1 1 0 0 1
refdes=VOR
T 43850 56400 5 10 0 0 270 0 1
device=vpulse
T 44050 56400 5 10 0 0 270 0 1
footprint=none
T 43000 56850 5 10 1 1 0 7 1
value=pulse 0 3.3 640u 1n 1n 640u 1280u
}
N 45500 58400 45500 55600 4
N 45500 55600 53100 55600 4
N 46900 58400 46900 55500 4
N 46900 55500 53100 55500 4
N 47900 55900 47900 59400 4
N 47900 55900 53100 55900 4
N 46600 59200 47300 59200 4
N 47000 59200 47000 55800 4
N 47000 55800 53100 55800 4
C 43000 60300 1 270 0 vpulse-1.sym
{
T 43900 60050 5 10 1 1 0 0 1
refdes=VC
T 43850 59600 5 10 0 0 270 0 1
device=vpulse
T 44050 59600 5 10 0 0 270 0 1
footprint=none
T 43000 60050 5 10 1 1 0 7 1
value=pulse 0 3.3 40u 1n 1n 40u 80u
}
C 45800 59700 1 0 0 not.sym
{
T 46050 59950 5 10 1 1 0 0 1
refdes=IC
}
N 44200 60000 45800 60000 4
{
T 44700 60000 5 10 1 1 0 0 1
netname=C
}
N 45700 56200 45700 60000 4
N 45700 56200 53100 56200 4
N 46600 60000 47100 60000 4
N 47100 60000 47100 56100 4
N 47100 56100 53100 56100 4
C 46100 57800 1 0 0 gnd-1.sym
C 46100 58600 1 0 0 gnd-1.sym
C 46100 59400 1 0 0 gnd-1.sym
C 46100 60200 1 0 0 gnd-1.sym
C 46100 61000 1 0 0 gnd-1.sym
N 46200 57900 47200 57900 4
N 47200 57100 47200 61900 4
N 47200 61900 46200 61900 4
N 46200 61100 47200 61100 4
N 47200 60300 46200 60300 4
N 47200 59500 46200 59500 4
C 49700 58000 1 0 0 gnd-1.sym
N 50600 59800 52100 59800 4
{
T 51700 59900 5 10 1 1 0 0 1
netname=Q
}
N 52100 60700 51500 60700 4
{
T 51700 60700 5 10 1 1 0 0 1
netname=Co
}
N 50200 56100 50200 58300 4
N 48800 59000 48800 55300 4
N 49000 58800 49000 54900 4
N 49100 60100 49000 60100 4
N 49000 60100 49000 62500 4
N 49100 59700 48800 59700 4
N 48800 59700 48800 62200 4
N 50700 58900 50700 55900 4
N 50600 59100 50900 59100 4
N 50900 59100 50900 55500 4
C 51200 57200 1 0 0 vdc-1.sym
{
T 51900 57850 5 10 1 1 0 0 1
refdes=V3v3
T 51900 58050 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 51900 58250 5 10 0 0 0 0 1
footprint=none
T 51900 57650 5 10 1 1 0 0 1
value=DC 3.3V
}
C 51400 56900 1 0 0 gnd-1.sym
C 41100 55400 1 0 0 spice-directive-1.sym
{
T 41200 55700 5 10 0 1 0 0 1
device=directive
T 41200 55800 5 10 1 1 0 0 1
refdes=A1
T 41200 55500 5 10 1 1 0 0 1
value=.save a b n c cr cs andl orl q q# co
}
N 46600 58400 46900 58400 4
C 45800 57300 1 0 0 not.sym
{
T 46050 57550 5 10 1 1 0 0 1
refdes=IAND
}
N 44200 57600 45800 57600 4
{
T 44700 57600 5 10 1 1 0 0 1
netname=ANDL
}
C 46100 57000 1 0 0 gnd-1.sym
N 46200 58700 47200 58700 4
N 48800 59000 49100 59000 4
C 50700 60400 1 0 0 not.sym
{
T 50950 60650 5 10 1 1 0 0 1
refdes=ICo
}
C 51000 60100 1 0 0 gnd-1.sym
N 45400 57600 45400 55300 4
N 45400 55300 53100 55300 4
C 51300 58400 1 0 0 vdd-1.sym
C 46000 61900 1 0 0 vdd-1.sym
N 46800 57600 46800 55200 4
N 46800 55200 53100 55200 4
N 46800 57600 46600 57600 4
N 44200 56800 45800 56800 4
{
T 44700 56800 5 10 1 1 0 0 1
netname=ORL
}
C 45800 56500 1 0 0 not.sym
{
T 46150 56800 5 10 1 1 0 4 1
refdes=IOR
}
N 47200 57100 46200 57100 4
C 46100 56200 1 0 0 gnd-1.sym
N 45300 56800 45300 55000 4
N 45300 55000 53100 55000 4
N 46700 56800 46700 54900 4
N 46700 54900 53100 54900 4
N 46700 56800 46600 56800 4
N 50200 60700 50700 60700 4
N 49000 58800 49100 58800 4
N 50700 58900 50600 58900 4
C 49600 60700 1 0 0 vdd-1.sym
C 50900 61000 1 0 0 vdd-1.sym
N 46700 61600 46600 61600 4
C 45800 58100 1 0 0 cnot.sym
{
T 46125 58400 5 10 1 1 0 4 1
refdes=I?
}
C 47300 58900 1 0 0 2n7002.sym
{
T 47525 59200 5 10 1 1 0 1 1
refdes=M1
T 47400 59700 5 10 0 1 0 0 1
value=2N7002P
T 47800 59500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 48800 59500 5 10 0 1 0 0 1
device=NMOS
}
C 47600 58700 1 0 0 gnd-1.sym
N 47900 59400 47700 59400 4
