#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002e9b60166b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002e9b6015da0 .scope module, "tb_twiddle_rom" "tb_twiddle_rom" 3 23;
 .timescale 0 0;
P_000002e9b5fd7fd0 .param/l "DEPTH" 0 3 26, +C4<00000000000000000000000000010000>;
P_000002e9b5fd8008 .param/l "WIDTH" 0 3 25, +C4<00000000000000000000000000100000>;
v000002e9b5fd6a30_0 .var "addr", 3 0;
v000002e9b5fd6ad0_0 .net "data", 31 0, v000002e9b6016840_0;  1 drivers
v000002e9b5fd6b70_0 .var/2s "i", 31 0;
S_000002e9b6015f30 .scope module, "dut" "twiddle_rom" 3 33, 3 2 0, S_000002e9b6015da0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "addr";
    .port_info 1 /OUTPUT 32 "data";
P_000002e9b5fd7160 .param/l "DEPTH" 0 3 2, +C4<00000000000000000000000000010000>;
P_000002e9b5fd7198 .param/l "WIDTH" 0 3 2, +C4<00000000000000000000000000100000>;
v000002e9b5fd6fc0_0 .net "addr", 3 0, v000002e9b5fd6a30_0;  1 drivers
v000002e9b6016840_0 .var "data", 31 0;
v000002e9b60168e0 .array "rom", 15 0, 31 0;
v000002e9b60168e0_0 .array/port v000002e9b60168e0, 0;
v000002e9b60168e0_1 .array/port v000002e9b60168e0, 1;
v000002e9b60168e0_2 .array/port v000002e9b60168e0, 2;
E_000002e9b5fdb2d0/0 .event anyedge, v000002e9b5fd6fc0_0, v000002e9b60168e0_0, v000002e9b60168e0_1, v000002e9b60168e0_2;
v000002e9b60168e0_3 .array/port v000002e9b60168e0, 3;
v000002e9b60168e0_4 .array/port v000002e9b60168e0, 4;
v000002e9b60168e0_5 .array/port v000002e9b60168e0, 5;
v000002e9b60168e0_6 .array/port v000002e9b60168e0, 6;
E_000002e9b5fdb2d0/1 .event anyedge, v000002e9b60168e0_3, v000002e9b60168e0_4, v000002e9b60168e0_5, v000002e9b60168e0_6;
v000002e9b60168e0_7 .array/port v000002e9b60168e0, 7;
v000002e9b60168e0_8 .array/port v000002e9b60168e0, 8;
v000002e9b60168e0_9 .array/port v000002e9b60168e0, 9;
v000002e9b60168e0_10 .array/port v000002e9b60168e0, 10;
E_000002e9b5fdb2d0/2 .event anyedge, v000002e9b60168e0_7, v000002e9b60168e0_8, v000002e9b60168e0_9, v000002e9b60168e0_10;
v000002e9b60168e0_11 .array/port v000002e9b60168e0, 11;
v000002e9b60168e0_12 .array/port v000002e9b60168e0, 12;
v000002e9b60168e0_13 .array/port v000002e9b60168e0, 13;
v000002e9b60168e0_14 .array/port v000002e9b60168e0, 14;
E_000002e9b5fdb2d0/3 .event anyedge, v000002e9b60168e0_11, v000002e9b60168e0_12, v000002e9b60168e0_13, v000002e9b60168e0_14;
v000002e9b60168e0_15 .array/port v000002e9b60168e0, 15;
E_000002e9b5fdb2d0/4 .event anyedge, v000002e9b60168e0_15;
E_000002e9b5fdb2d0 .event/or E_000002e9b5fdb2d0/0, E_000002e9b5fdb2d0/1, E_000002e9b5fdb2d0/2, E_000002e9b5fdb2d0/3, E_000002e9b5fdb2d0/4;
    .scope S_000002e9b6015f30;
T_0 ;
    %vpi_call/w 3 12 "$readmemh", "twiddle_factors.hex", v000002e9b60168e0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000002e9b6015f30;
T_1 ;
Ewait_0 .event/or E_000002e9b5fdb2d0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000002e9b5fd6fc0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002e9b60168e0, 4;
    %store/vec4 v000002e9b6016840_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002e9b6015da0;
T_2 ;
    %vpi_call/w 3 44 "$display", "Starting twiddle_rom test..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002e9b5fd6b70_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002e9b5fd6b70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v000002e9b5fd6b70_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000002e9b5fd6a30_0, 0, 4;
    %delay 10, 0;
    %vpi_call/w 3 52 "$display", "Address: %d, Data_re: %b, Data_im = %b", v000002e9b5fd6a30_0, &PV<v000002e9b5fd6ad0_0, 16, 16>, &PV<v000002e9b5fd6ad0_0, 0, 16> {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002e9b5fd6b70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002e9b5fd6b70_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call/w 3 55 "$display", "Test completed." {0 0 0};
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "twidle_fac_gen.sv";
