$date
	Wed Oct 12 09:59:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module four_FFT_tb $end
$var wire 6 ! Ai [5:0] $end
$var wire 6 " Br [5:0] $end
$var wire 6 # Ci [5:0] $end
$var wire 6 $ Cr [5:0] $end
$var wire 6 % Dr [5:0] $end
$var wire 6 & Di [5:0] $end
$var wire 6 ' Bi [5:0] $end
$var wire 6 ( Ar [5:0] $end
$var reg 4 ) a [3:0] $end
$var reg 4 * b [3:0] $end
$var reg 4 + c [3:0] $end
$var reg 4 , d [3:0] $end
$scope module f1 $end
$var wire 6 - Ai [5:0] $end
$var wire 6 . Br [5:0] $end
$var wire 6 / Ci [5:0] $end
$var wire 6 0 Cr [5:0] $end
$var wire 6 1 Dr [5:0] $end
$var wire 4 2 a [3:0] $end
$var wire 4 3 b [3:0] $end
$var wire 4 4 c [3:0] $end
$var wire 4 5 d [3:0] $end
$var wire 6 6 Di [5:0] $end
$var wire 1 7 D $end
$var wire 1 8 C $end
$var wire 6 9 Bi [5:0] $end
$var wire 1 : B $end
$var wire 6 ; Ar [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110 ;
0:
b10 9
08
07
b111110 6
b11 5
b10 4
b1 3
b0 2
bz 1
bz 0
b0 /
bz .
b0 -
b11 ,
b10 +
b1 *
b0 )
b110 (
b10 '
b111110 &
bz %
bz $
b0 #
bz "
b0 !
$end
#10
