$date
	Tue Jun 13 11:34:23 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module uni_s_r_tb $end
$var wire 1 ! sr_out $end
$var wire 1 " sl_out $end
$var wire 4 # a [3:0] $end
$var reg 1 $ clk $end
$var reg 4 % i [3:0] $end
$var reg 1 & rst $end
$var reg 2 ' s [1:0] $end
$var reg 1 ( sl $end
$var reg 1 ) sr $end
$scope module un $end
$var wire 1 $ clk $end
$var wire 4 * i [3:0] $end
$var wire 1 & rst $end
$var wire 2 + s [1:0] $end
$var wire 1 ( sl $end
$var wire 1 " sl_out $end
$var wire 1 ) sr $end
$var wire 1 ! sr_out $end
$var wire 1 , o4 $end
$var wire 1 - o3 $end
$var wire 1 . o2 $end
$var wire 1 / o1 $end
$var wire 1 0 j4 $end
$var wire 1 1 j3 $end
$var wire 1 2 j2 $end
$var wire 1 3 j1 $end
$var wire 4 4 a [3:0] $end
$scope module d1 $end
$var wire 1 $ clk $end
$var wire 1 & rst $end
$var wire 1 3 d $end
$var reg 1 / q $end
$upscope $end
$scope module d2 $end
$var wire 1 $ clk $end
$var wire 1 & rst $end
$var wire 1 2 d $end
$var reg 1 . q $end
$upscope $end
$scope module d3 $end
$var wire 1 $ clk $end
$var wire 1 & rst $end
$var wire 1 1 d $end
$var reg 1 - q $end
$upscope $end
$scope module d4 $end
$var wire 1 $ clk $end
$var wire 1 & rst $end
$var wire 1 0 d $end
$var reg 1 , q $end
$upscope $end
$scope module m1 $end
$var wire 4 5 i [3:0] $end
$var wire 2 6 s [1:0] $end
$var wire 1 3 y $end
$upscope $end
$scope module m2 $end
$var wire 4 7 i [3:0] $end
$var wire 2 8 s [1:0] $end
$var wire 1 2 y $end
$upscope $end
$scope module m3 $end
$var wire 4 9 i [3:0] $end
$var wire 2 : s [1:0] $end
$var wire 1 1 y $end
$upscope $end
$scope module m4 $end
$var wire 4 ; i [3:0] $end
$var wire 2 < s [1:0] $end
$var wire 1 0 y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 <
b100 ;
b0 :
b0 9
b0 8
b1000 7
b0 6
b10 5
b0 4
03
02
01
00
0/
0.
0-
0,
b0 +
b100 *
1)
1(
b0 '
1&
b100 %
0$
b0 #
0"
0!
$end
#2
13
b1 '
b1 +
b1 6
b1 8
b1 :
b1 <
#4
03
10
b10 '
b10 +
b10 6
b10 8
b10 :
b10 <
#5
1$
#6
00
12
b11 '
b11 +
b11 6
b11 8
b11 :
b11 <
#8
