INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hangtenz/lab3/lab3.srcs/sources_1/new/BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
WARNING: [VRFC 10-3676] redeclaration of ansi port 'D' is not allowed [C:/Users/hangtenz/lab3/lab3.srcs/sources_1/new/BCD.v:36]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/hangtenz/lab3/lab3.srcs/sources_1/new/BCD.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/hangtenz/lab3/lab3.srcs/sources_1/new/BCD.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hangtenz/lab3/lab3.srcs/sim_1/new/testBCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBCD
