[options]
isa rv32i

[depth]
insn            20

[csrs]

[defines]
`define RISCV_FORMAL_ALIGNED_MEM

[script-sources]
read_verilog -sv @basedir@/cores/@core@/wrapper.sv
read_verilog /home/davos/eda/clash/veldt/verilog/VeldtFV/VeldtFV/Core_coreT.v
read_verilog /home/davos/eda/clash/veldt/verilog/VeldtFV/VeldtFV/Core_jPC.v
read_verilog /home/davos/eda/clash/veldt/verilog/VeldtFV/VeldtFV/Core_loadAddr.v
read_verilog /home/davos/eda/clash/veldt/verilog/VeldtFV/VeldtFV/Decode_parseInstr.v
read_verilog /home/davos/eda/clash/veldt/verilog/VeldtFV/VeldtFV/Regs_csrFile.v
read_verilog /home/davos/eda/clash/veldt/verilog/VeldtFV/VeldtFV/Regs_regBank.v
read_verilog /home/davos/eda/clash/veldt/verilog/VeldtFV/VeldtFV/VeldtFV.v
