# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do myFifthProject_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {myFifthProject.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneii_atom_pack
# -- Loading package cycloneii_components
# -- Compiling entity full_adder_8
# -- Compiling architecture structure of full_adder_8
# 
# vcom -93 -work work {C:/altera/13.0sp1/lab_5/simulation/modelsim/full_adder_8_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity full_adder_8_tb
# -- Compiling architecture full_adder_8_tb_arch of full_adder_8_tb
# 
# vsim -t 1ps -L cycloneii -L gate_work -L work -voptargs="+acc"  full_adder_8
# vsim -L cycloneii -L gate_work -L work -voptargs=\"+acc\" -t 1ps full_adder_8 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneii.cycloneii_atom_pack(body)
# Loading cycloneii.cycloneii_components
# Loading work.full_adder_8(structure)
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)
# Loading ieee.std_logic_arith(body)
# Loading cycloneii.cycloneii_io(structure)
# Loading cycloneii.cycloneii_mux21(altvital)
# Loading cycloneii.cycloneii_dffe(behave)
# Loading cycloneii.cycloneii_asynch_io(behave)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do C:/altera/13.0sp1/lab_5/full_adder_8_new.do
# .main_pane.wave.interior.cs.body.pw.wf
# 1
run
run
run
run
run
run
run
add wave -position end  sim:/full_adder_8/A
add wave -position end  sim:/full_adder_8/B
add wave -position end  sim:/full_adder_8/Cin
add wave -position end  sim:/full_adder_8/Y
run
run
restart
run
do C:/altera/13.0sp1/lab_5/simulation/modelsim/full_adder_8_commads.do
# .main_pane.wave.interior.cs.body.pw.wf
# ** Error: invalid command name "wave export -file full_adder_8_tb -starttime 0 -endtime 80 -format vhdl -designunit full_adder_8"
# Error in macro C:\altera\13.0sp1\lab_5\simulation\modelsim\full_adder_8_commads.do line 29
# invalid command name "wave export -file full_adder_8_tb -starttime 0 -endtime 80 -format vhdl -designunit full_adder_8"
#     while executing
# "{wave export -file full_adder_8_tb -starttime 0 -endtime 80 -format vhdl -designunit full_adder_8} "
run
run
add wave -position end  sim:/full_adder_8/Y
