<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff modules/javafx.web/src/main/native/Source/JavaScriptCore/offlineasm/arm64.rb</title>
    <link rel="stylesheet" href="../../../../../../../../style.css" />
  </head>
<body>
<center><a href="arm.rb.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../index.html" target="_top">index</a> <a href="asm.rb.sdiff.html" target="_top">next &gt;</a></center>    <h2>modules/javafx.web/src/main/native/Source/JavaScriptCore/offlineasm/arm64.rb</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
<span class="line-modified">   1 # Copyright (C) 2011-2018 Apple Inc. All rights reserved.</span>
   2 # Copyright (C) 2014 University of Szeged. All rights reserved.
   3 #
   4 # Redistribution and use in source and binary forms, with or without
   5 # modification, are permitted provided that the following conditions
   6 # are met:
   7 # 1. Redistributions of source code must retain the above copyright
   8 #    notice, this list of conditions and the following disclaimer.
   9 # 2. Redistributions in binary form must reproduce the above copyright
  10 #    notice, this list of conditions and the following disclaimer in the
  11 #    documentation and/or other materials provided with the distribution.
  12 #
  13 # THIS SOFTWARE IS PROVIDED BY APPLE INC. AND ITS CONTRIBUTORS ``AS IS&#39;&#39;
  14 # AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
  15 # THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
  16 # PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL APPLE INC. OR ITS CONTRIBUTORS
  17 # BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  18 # CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  19 # SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  20 # INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  21 # CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
</pre>
<hr />
<pre>
 106     end
 107 end
 108 
 109 ARM64_EXTRA_GPRS = [SpecialRegister.new(&quot;x16&quot;), SpecialRegister.new(&quot;x17&quot;), SpecialRegister.new(&quot;x13&quot;)]
 110 ARM64_EXTRA_FPRS = [SpecialRegister.new(&quot;q31&quot;)]
 111 
 112 class RegisterID
 113     def arm64Operand(kind)
 114         case @name
 115         when &#39;t0&#39;, &#39;a0&#39;, &#39;r0&#39;
 116             arm64GPRName(&#39;x0&#39;, kind)
 117         when &#39;t1&#39;, &#39;a1&#39;, &#39;r1&#39;
 118             arm64GPRName(&#39;x1&#39;, kind)
 119         when &#39;t2&#39;, &#39;a2&#39;
 120             arm64GPRName(&#39;x2&#39;, kind)
 121         when &#39;t3&#39;, &#39;a3&#39;
 122             arm64GPRName(&#39;x3&#39;, kind)
 123         when &#39;t4&#39;
 124             arm64GPRName(&#39;x4&#39;, kind)
 125         when &#39;t5&#39;
<span class="line-modified"> 126             arm64GPRName(&#39;x5&#39;, kind)</span>




 127         when &#39;cfr&#39;
 128             arm64GPRName(&#39;x29&#39;, kind)
 129         when &#39;csr0&#39;
 130             arm64GPRName(&#39;x19&#39;, kind)
 131         when &#39;csr1&#39;
 132             arm64GPRName(&#39;x20&#39;, kind)
 133         when &#39;csr2&#39;
 134             arm64GPRName(&#39;x21&#39;, kind)
 135         when &#39;csr3&#39;
 136             arm64GPRName(&#39;x22&#39;, kind)
 137         when &#39;csr4&#39;
 138             arm64GPRName(&#39;x23&#39;, kind)
 139         when &#39;csr5&#39;
 140             arm64GPRName(&#39;x24&#39;, kind)
 141         when &#39;csr6&#39;
 142             arm64GPRName(&#39;x25&#39;, kind)
 143         when &#39;csr7&#39;
 144             arm64GPRName(&#39;x26&#39;, kind)
 145         when &#39;csr8&#39;
 146             arm64GPRName(&#39;x27&#39;, kind)
</pre>
<hr />
<pre>
 259                 address = node.operands[0]
 260                 tmp = Tmp.new(codeOrigin, :gpr)
 261                 newList &lt;&lt; Instruction.new(node.codeOrigin, &quot;move&quot;, [address.offset, tmp])
 262                 newList &lt;&lt; Instruction.new(node.codeOrigin, node.opcode, [BaseIndex.new(node.codeOrigin, address.base, tmp, Immediate.new(codeOrigin, 1), Immediate.new(codeOrigin, 0)), node.operands[1]], node.annotation)
 263             else
 264                 newList &lt;&lt; node
 265             end
 266         else
 267             newList &lt;&lt; node
 268         end
 269     }
 270     newList
 271 end
 272 
 273 def arm64LowerLabelReferences(list)
 274     newList = []
 275     list.each {
 276         | node |
 277         if node.is_a? Instruction
 278             case node.opcode
<span class="line-modified"> 279             when &quot;loadi&quot;, &quot;loadis&quot;, &quot;loadp&quot;, &quot;loadq&quot;, &quot;loadb&quot;, &quot;loadbs&quot;, &quot;loadh&quot;, &quot;loadhs&quot;, &quot;leap&quot;</span>
 280                 labelRef = node.operands[0]
 281                 if labelRef.is_a? LabelReference
 282                     tmp = Tmp.new(node.codeOrigin, :gpr)
 283                     newList &lt;&lt; Instruction.new(codeOrigin, &quot;globaladdr&quot;, [LabelReference.new(node.codeOrigin, labelRef.label), tmp])
 284                     newList &lt;&lt; Instruction.new(codeOrigin, node.opcode, [Address.new(node.codeOrigin, tmp, Immediate.new(node.codeOrigin, labelRef.offset)), node.operands[1]])
 285                 else
 286                     newList &lt;&lt; node
 287                 end
 288             else
 289                 newList &lt;&lt; node
 290             end
 291         else
 292             newList &lt;&lt; node
 293         end
 294     }
 295     newList
 296 end
 297 
 298 def arm64FixSpecialRegisterArithmeticMode(list)
 299     newList = []
</pre>
<hr />
<pre>
 344             when /^store/, /^load/
 345                 # List all macro instructions that can be lowered to a load, store or prefetch ARM64 assembly instruction
 346                 lastOpcodeUnsafe = true
 347             when  &quot;muli&quot;, &quot;mulp&quot;, &quot;mulq&quot;, &quot;smulli&quot;
 348                 # List all macro instructions that can be lowered to a 64-bit multiply-accumulate ARM64 assembly instruction
 349                 # (defined as one of MADD, MSUB, SMADDL, SMSUBL, UMADDL or UMSUBL).
 350                 if lastOpcodeUnsafe
 351                     newList &lt;&lt; Instruction.new(node.codeOrigin, &quot;nopCortexA53Fix835769&quot;, [])
 352                 end
 353                 lastOpcodeUnsafe = false
 354             else
 355                 lastOpcodeUnsafe = false
 356             end
 357         end
 358         newList &lt;&lt; node
 359     }
 360     newList
 361 end
 362 
 363 class Sequence
<span class="line-modified"> 364     def getModifiedListARM64</span>
<span class="line-removed"> 365         result = @list</span>
 366         result = riscLowerNot(result)
 367         result = riscLowerSimpleBranchOps(result)
 368 
 369         result = $currentSettings[&quot;ADDRESS64&quot;] ? riscLowerHardBranchOps64(result) : riscLowerHardBranchOps(result)
 370         result = riscLowerShiftOps(result)
 371         result = arm64LowerMalformedLoadStoreAddresses(result)
 372         result = arm64LowerLabelReferences(result)
 373         result = riscLowerMalformedAddresses(result) {
 374             | node, address |
 375             case node.opcode
<span class="line-modified"> 376             when &quot;loadb&quot;, &quot;loadbs&quot;, &quot;loadbsp&quot;, &quot;storeb&quot;, /^bb/, /^btb/, /^cb/, /^tb/</span>
 377                 size = 1
<span class="line-modified"> 378             when &quot;loadh&quot;, &quot;loadhs&quot;</span>
 379                 size = 2
 380             when &quot;loadi&quot;, &quot;loadis&quot;, &quot;storei&quot;, &quot;addi&quot;, &quot;andi&quot;, &quot;lshifti&quot;, &quot;muli&quot;, &quot;negi&quot;,
 381                 &quot;noti&quot;, &quot;ori&quot;, &quot;rshifti&quot;, &quot;urshifti&quot;, &quot;subi&quot;, &quot;xori&quot;, /^bi/, /^bti/,
 382                 /^ci/, /^ti/, &quot;addis&quot;, &quot;subis&quot;, &quot;mulis&quot;, &quot;smulli&quot;, &quot;leai&quot;
 383                 size = 4
 384             when &quot;loadp&quot;, &quot;storep&quot;, &quot;loadq&quot;, &quot;storeq&quot;, &quot;loadd&quot;, &quot;stored&quot;, &quot;lshiftp&quot;, &quot;lshiftq&quot;, &quot;negp&quot;, &quot;negq&quot;, &quot;rshiftp&quot;, &quot;rshiftq&quot;,
 385                 &quot;urshiftp&quot;, &quot;urshiftq&quot;, &quot;addp&quot;, &quot;addq&quot;, &quot;mulp&quot;, &quot;mulq&quot;, &quot;andp&quot;, &quot;andq&quot;, &quot;orp&quot;, &quot;orq&quot;, &quot;subp&quot;, &quot;subq&quot;, &quot;xorp&quot;, &quot;xorq&quot;, &quot;addd&quot;,
 386                 &quot;divd&quot;, &quot;subd&quot;, &quot;muld&quot;, &quot;sqrtd&quot;, /^bp/, /^bq/, /^btp/, /^btq/, /^cp/, /^cq/, /^tp/, /^tq/, /^bd/,
 387                 &quot;jmp&quot;, &quot;call&quot;, &quot;leap&quot;, &quot;leaq&quot;
 388                 size = $currentSettings[&quot;ADDRESS64&quot;] ? 8 : 4
 389             else
<span class="line-modified"> 390                 raise &quot;Bad instruction #{node.opcode} for heap access at #{node.codeOriginString}&quot;</span>
 391             end
 392             
 393             if address.is_a? BaseIndex
 394                 address.offset.value == 0 and
 395                     (node.opcode =~ /^lea/ or address.scale == 1 or address.scale == size)
 396             elsif address.is_a? Address
 397                 (-255..4095).include? address.offset.value
 398             else
 399                 false
 400             end
 401         }
 402         result = riscLowerMisplacedImmediates(result, [&quot;storeb&quot;, &quot;storei&quot;, &quot;storep&quot;, &quot;storeq&quot;])
 403         result = riscLowerMalformedImmediates(result, 0..4095)
 404         result = riscLowerMisplacedAddresses(result)
 405         result = riscLowerMalformedAddresses(result) {
 406             | node, address |
 407             case node.opcode
 408             when /^load/
 409                 true
 410             when /^store/
</pre>
<hr />
<pre>
 691         when &quot;negp&quot;
 692             $asm.puts &quot;sub #{operands[0].arm64Operand(:ptr)}, #{arm64GPRName(&#39;xzr&#39;, :ptr)}, #{operands[0].arm64Operand(:ptr)}&quot;
 693         when &quot;negq&quot;
 694             $asm.puts &quot;sub #{operands[0].arm64Operand(:quad)}, xzr, #{operands[0].arm64Operand(:quad)}&quot;
 695         when &quot;loadi&quot;
 696             emitARM64Access(&quot;ldr&quot;, &quot;ldur&quot;, operands[1], operands[0], :word)
 697         when &quot;loadis&quot;
 698             emitARM64Access(&quot;ldrsw&quot;, &quot;ldursw&quot;, operands[1], operands[0], :quad)
 699         when &quot;loadp&quot;
 700             emitARM64Access(&quot;ldr&quot;, &quot;ldur&quot;, operands[1], operands[0], :ptr)
 701         when &quot;loadq&quot;
 702             emitARM64Access(&quot;ldr&quot;, &quot;ldur&quot;, operands[1], operands[0], :quad)
 703         when &quot;storei&quot;
 704             emitARM64Unflipped(&quot;str&quot;, operands, :word)
 705         when &quot;storep&quot;
 706             emitARM64Unflipped(&quot;str&quot;, operands, :ptr)
 707         when &quot;storeq&quot;
 708             emitARM64Unflipped(&quot;str&quot;, operands, :quad)
 709         when &quot;loadb&quot;
 710             emitARM64Access(&quot;ldrb&quot;, &quot;ldurb&quot;, operands[1], operands[0], :word)
<span class="line-modified"> 711         when &quot;loadbs&quot;</span>
 712             emitARM64Access(&quot;ldrsb&quot;, &quot;ldursb&quot;, operands[1], operands[0], :word)
<span class="line-modified"> 713         when &quot;loadbsp&quot;</span>
<span class="line-modified"> 714             emitARM64Access(&quot;ldrsb&quot;, &quot;ldursb&quot;, operands[1], operands[0], :ptr)</span>
 715         when &quot;storeb&quot;
 716             emitARM64Unflipped(&quot;strb&quot;, operands, :word)
 717         when &quot;loadh&quot;
 718             emitARM64Access(&quot;ldrh&quot;, &quot;ldurh&quot;, operands[1], operands[0], :word)
<span class="line-modified"> 719         when &quot;loadhs&quot;</span>
 720             emitARM64Access(&quot;ldrsh&quot;, &quot;ldursh&quot;, operands[1], operands[0], :word)


 721         when &quot;storeh&quot;
 722             emitARM64Unflipped(&quot;strh&quot;, operands, :word)
 723         when &quot;loadd&quot;
 724             emitARM64Access(&quot;ldr&quot;, &quot;ldur&quot;, operands[1], operands[0], :double)
 725         when &quot;stored&quot;
 726             emitARM64Unflipped(&quot;str&quot;, operands, :double)
 727         when &quot;addd&quot;
 728             emitARM64TAC(&quot;fadd&quot;, operands, :double)
 729         when &quot;divd&quot;
 730             emitARM64TAC(&quot;fdiv&quot;, operands, :double)
 731         when &quot;subd&quot;
 732             emitARM64TAC(&quot;fsub&quot;, operands, :double)
 733         when &quot;muld&quot;
 734             emitARM64TAC(&quot;fmul&quot;, operands, :double)
 735         when &quot;sqrtd&quot;
 736             emitARM64(&quot;fsqrt&quot;, operands, :double)
 737         when &quot;ci2d&quot;
 738             emitARM64(&quot;scvtf&quot;, operands, [:word, :double])
 739         when &quot;bdeq&quot;
 740             emitARM64Branch(&quot;fcmp&quot;, operands, :double, &quot;b.eq&quot;)
</pre>
<hr />
<pre>
 999         when &quot;fd2q&quot;
1000             emitARM64(&quot;fmov&quot;, operands, [:double, :quad])
1001         when &quot;bo&quot;
1002             $asm.puts &quot;b.vs #{operands[0].asmLabel}&quot;
1003         when &quot;bs&quot;
1004             $asm.puts &quot;b.mi #{operands[0].asmLabel}&quot;
1005         when &quot;bz&quot;
1006             $asm.puts &quot;b.eq #{operands[0].asmLabel}&quot;
1007         when &quot;bnz&quot;
1008             $asm.puts &quot;b.ne #{operands[0].asmLabel}&quot;
1009         when &quot;leai&quot;
1010             operands[0].arm64EmitLea(operands[1], :word)
1011         when &quot;leap&quot;
1012             operands[0].arm64EmitLea(operands[1], :ptr)
1013         when &quot;leaq&quot;
1014             operands[0].arm64EmitLea(operands[1], :quad)
1015         when &quot;smulli&quot;
1016             $asm.puts &quot;smaddl #{operands[2].arm64Operand(:quad)}, #{operands[0].arm64Operand(:word)}, #{operands[1].arm64Operand(:word)}, xzr&quot;
1017         when &quot;memfence&quot;
1018             $asm.puts &quot;dmb sy&quot;


1019         when &quot;pcrtoaddr&quot;
1020             $asm.puts &quot;adr #{operands[1].arm64Operand(:quad)}, #{operands[0].value}&quot;
1021         when &quot;nopCortexA53Fix835769&quot;
1022             $asm.putStr(&quot;#if CPU(ARM64_CORTEXA53)&quot;)
1023             $asm.puts &quot;nop&quot;
1024             $asm.putStr(&quot;#endif&quot;)
1025         when &quot;globaladdr&quot;
1026             uid = $asm.newUID
1027 
1028             # On Darwin, use Macho-O GOT relocation specifiers, along with
1029             # the labels required for the .loh directive.
1030             $asm.putStr(&quot;#if OS(DARWIN)&quot;)
1031             $asm.puts &quot;L_offlineasm_loh_adrp_#{uid}:&quot;
1032             $asm.puts &quot;adrp #{operands[1].arm64Operand(:quad)}, #{operands[0].asmLabel}@GOTPAGE&quot;
1033             $asm.puts &quot;L_offlineasm_loh_ldr_#{uid}:&quot;
1034             $asm.puts &quot;ldr #{operands[1].arm64Operand(:quad)}, [#{operands[1].arm64Operand(:quad)}, #{operands[0].asmLabel}@GOTPAGEOFF]&quot;
1035 
1036             # On Linux, use ELF GOT relocation specifiers.
1037             $asm.putStr(&quot;#elif OS(LINUX)&quot;)
1038             $asm.puts &quot;adrp #{operands[1].arm64Operand(:quad)}, :got:#{operands[0].asmLabel}&quot;
</pre>
</td>
<td>
<hr />
<pre>
<span class="line-modified">   1 # Copyright (C) 2011-2019 Apple Inc. All rights reserved.</span>
   2 # Copyright (C) 2014 University of Szeged. All rights reserved.
   3 #
   4 # Redistribution and use in source and binary forms, with or without
   5 # modification, are permitted provided that the following conditions
   6 # are met:
   7 # 1. Redistributions of source code must retain the above copyright
   8 #    notice, this list of conditions and the following disclaimer.
   9 # 2. Redistributions in binary form must reproduce the above copyright
  10 #    notice, this list of conditions and the following disclaimer in the
  11 #    documentation and/or other materials provided with the distribution.
  12 #
  13 # THIS SOFTWARE IS PROVIDED BY APPLE INC. AND ITS CONTRIBUTORS ``AS IS&#39;&#39;
  14 # AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
  15 # THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
  16 # PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL APPLE INC. OR ITS CONTRIBUTORS
  17 # BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  18 # CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  19 # SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  20 # INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  21 # CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
</pre>
<hr />
<pre>
 106     end
 107 end
 108 
 109 ARM64_EXTRA_GPRS = [SpecialRegister.new(&quot;x16&quot;), SpecialRegister.new(&quot;x17&quot;), SpecialRegister.new(&quot;x13&quot;)]
 110 ARM64_EXTRA_FPRS = [SpecialRegister.new(&quot;q31&quot;)]
 111 
 112 class RegisterID
 113     def arm64Operand(kind)
 114         case @name
 115         when &#39;t0&#39;, &#39;a0&#39;, &#39;r0&#39;
 116             arm64GPRName(&#39;x0&#39;, kind)
 117         when &#39;t1&#39;, &#39;a1&#39;, &#39;r1&#39;
 118             arm64GPRName(&#39;x1&#39;, kind)
 119         when &#39;t2&#39;, &#39;a2&#39;
 120             arm64GPRName(&#39;x2&#39;, kind)
 121         when &#39;t3&#39;, &#39;a3&#39;
 122             arm64GPRName(&#39;x3&#39;, kind)
 123         when &#39;t4&#39;
 124             arm64GPRName(&#39;x4&#39;, kind)
 125         when &#39;t5&#39;
<span class="line-modified"> 126           arm64GPRName(&#39;x5&#39;, kind)</span>
<span class="line-added"> 127         when &#39;t6&#39;</span>
<span class="line-added"> 128           arm64GPRName(&#39;x6&#39;, kind)</span>
<span class="line-added"> 129         when &#39;t7&#39;</span>
<span class="line-added"> 130           arm64GPRName(&#39;x7&#39;, kind)</span>
 131         when &#39;cfr&#39;
 132             arm64GPRName(&#39;x29&#39;, kind)
 133         when &#39;csr0&#39;
 134             arm64GPRName(&#39;x19&#39;, kind)
 135         when &#39;csr1&#39;
 136             arm64GPRName(&#39;x20&#39;, kind)
 137         when &#39;csr2&#39;
 138             arm64GPRName(&#39;x21&#39;, kind)
 139         when &#39;csr3&#39;
 140             arm64GPRName(&#39;x22&#39;, kind)
 141         when &#39;csr4&#39;
 142             arm64GPRName(&#39;x23&#39;, kind)
 143         when &#39;csr5&#39;
 144             arm64GPRName(&#39;x24&#39;, kind)
 145         when &#39;csr6&#39;
 146             arm64GPRName(&#39;x25&#39;, kind)
 147         when &#39;csr7&#39;
 148             arm64GPRName(&#39;x26&#39;, kind)
 149         when &#39;csr8&#39;
 150             arm64GPRName(&#39;x27&#39;, kind)
</pre>
<hr />
<pre>
 263                 address = node.operands[0]
 264                 tmp = Tmp.new(codeOrigin, :gpr)
 265                 newList &lt;&lt; Instruction.new(node.codeOrigin, &quot;move&quot;, [address.offset, tmp])
 266                 newList &lt;&lt; Instruction.new(node.codeOrigin, node.opcode, [BaseIndex.new(node.codeOrigin, address.base, tmp, Immediate.new(codeOrigin, 1), Immediate.new(codeOrigin, 0)), node.operands[1]], node.annotation)
 267             else
 268                 newList &lt;&lt; node
 269             end
 270         else
 271             newList &lt;&lt; node
 272         end
 273     }
 274     newList
 275 end
 276 
 277 def arm64LowerLabelReferences(list)
 278     newList = []
 279     list.each {
 280         | node |
 281         if node.is_a? Instruction
 282             case node.opcode
<span class="line-modified"> 283             when &quot;loadi&quot;, &quot;loadis&quot;, &quot;loadp&quot;, &quot;loadq&quot;, &quot;loadb&quot;, &quot;loadbsi&quot;, &quot;loadbsq&quot;, &quot;loadh&quot;, &quot;loadhsi&quot;, &quot;loadhsq&quot;, &quot;leap&quot;</span>
 284                 labelRef = node.operands[0]
 285                 if labelRef.is_a? LabelReference
 286                     tmp = Tmp.new(node.codeOrigin, :gpr)
 287                     newList &lt;&lt; Instruction.new(codeOrigin, &quot;globaladdr&quot;, [LabelReference.new(node.codeOrigin, labelRef.label), tmp])
 288                     newList &lt;&lt; Instruction.new(codeOrigin, node.opcode, [Address.new(node.codeOrigin, tmp, Immediate.new(node.codeOrigin, labelRef.offset)), node.operands[1]])
 289                 else
 290                     newList &lt;&lt; node
 291                 end
 292             else
 293                 newList &lt;&lt; node
 294             end
 295         else
 296             newList &lt;&lt; node
 297         end
 298     }
 299     newList
 300 end
 301 
 302 def arm64FixSpecialRegisterArithmeticMode(list)
 303     newList = []
</pre>
<hr />
<pre>
 348             when /^store/, /^load/
 349                 # List all macro instructions that can be lowered to a load, store or prefetch ARM64 assembly instruction
 350                 lastOpcodeUnsafe = true
 351             when  &quot;muli&quot;, &quot;mulp&quot;, &quot;mulq&quot;, &quot;smulli&quot;
 352                 # List all macro instructions that can be lowered to a 64-bit multiply-accumulate ARM64 assembly instruction
 353                 # (defined as one of MADD, MSUB, SMADDL, SMSUBL, UMADDL or UMSUBL).
 354                 if lastOpcodeUnsafe
 355                     newList &lt;&lt; Instruction.new(node.codeOrigin, &quot;nopCortexA53Fix835769&quot;, [])
 356                 end
 357                 lastOpcodeUnsafe = false
 358             else
 359                 lastOpcodeUnsafe = false
 360             end
 361         end
 362         newList &lt;&lt; node
 363     }
 364     newList
 365 end
 366 
 367 class Sequence
<span class="line-modified"> 368     def getModifiedListARM64(result = @list)</span>

 369         result = riscLowerNot(result)
 370         result = riscLowerSimpleBranchOps(result)
 371 
 372         result = $currentSettings[&quot;ADDRESS64&quot;] ? riscLowerHardBranchOps64(result) : riscLowerHardBranchOps(result)
 373         result = riscLowerShiftOps(result)
 374         result = arm64LowerMalformedLoadStoreAddresses(result)
 375         result = arm64LowerLabelReferences(result)
 376         result = riscLowerMalformedAddresses(result) {
 377             | node, address |
 378             case node.opcode
<span class="line-modified"> 379             when &quot;loadb&quot;, &quot;loadbsi&quot;, &quot;loadbsq&quot;, &quot;storeb&quot;, /^bb/, /^btb/, /^cb/, /^tb/</span>
 380                 size = 1
<span class="line-modified"> 381             when &quot;loadh&quot;, &quot;loadhsi&quot;, &quot;loadhsq&quot;</span>
 382                 size = 2
 383             when &quot;loadi&quot;, &quot;loadis&quot;, &quot;storei&quot;, &quot;addi&quot;, &quot;andi&quot;, &quot;lshifti&quot;, &quot;muli&quot;, &quot;negi&quot;,
 384                 &quot;noti&quot;, &quot;ori&quot;, &quot;rshifti&quot;, &quot;urshifti&quot;, &quot;subi&quot;, &quot;xori&quot;, /^bi/, /^bti/,
 385                 /^ci/, /^ti/, &quot;addis&quot;, &quot;subis&quot;, &quot;mulis&quot;, &quot;smulli&quot;, &quot;leai&quot;
 386                 size = 4
 387             when &quot;loadp&quot;, &quot;storep&quot;, &quot;loadq&quot;, &quot;storeq&quot;, &quot;loadd&quot;, &quot;stored&quot;, &quot;lshiftp&quot;, &quot;lshiftq&quot;, &quot;negp&quot;, &quot;negq&quot;, &quot;rshiftp&quot;, &quot;rshiftq&quot;,
 388                 &quot;urshiftp&quot;, &quot;urshiftq&quot;, &quot;addp&quot;, &quot;addq&quot;, &quot;mulp&quot;, &quot;mulq&quot;, &quot;andp&quot;, &quot;andq&quot;, &quot;orp&quot;, &quot;orq&quot;, &quot;subp&quot;, &quot;subq&quot;, &quot;xorp&quot;, &quot;xorq&quot;, &quot;addd&quot;,
 389                 &quot;divd&quot;, &quot;subd&quot;, &quot;muld&quot;, &quot;sqrtd&quot;, /^bp/, /^bq/, /^btp/, /^btq/, /^cp/, /^cq/, /^tp/, /^tq/, /^bd/,
 390                 &quot;jmp&quot;, &quot;call&quot;, &quot;leap&quot;, &quot;leaq&quot;
 391                 size = $currentSettings[&quot;ADDRESS64&quot;] ? 8 : 4
 392             else
<span class="line-modified"> 393                 raise &quot;Bad instruction #{node.opcode} for heap access at #{node.codeOriginString}: #{node.dump}&quot;</span>
 394             end
 395             
 396             if address.is_a? BaseIndex
 397                 address.offset.value == 0 and
 398                     (node.opcode =~ /^lea/ or address.scale == 1 or address.scale == size)
 399             elsif address.is_a? Address
 400                 (-255..4095).include? address.offset.value
 401             else
 402                 false
 403             end
 404         }
 405         result = riscLowerMisplacedImmediates(result, [&quot;storeb&quot;, &quot;storei&quot;, &quot;storep&quot;, &quot;storeq&quot;])
 406         result = riscLowerMalformedImmediates(result, 0..4095)
 407         result = riscLowerMisplacedAddresses(result)
 408         result = riscLowerMalformedAddresses(result) {
 409             | node, address |
 410             case node.opcode
 411             when /^load/
 412                 true
 413             when /^store/
</pre>
<hr />
<pre>
 694         when &quot;negp&quot;
 695             $asm.puts &quot;sub #{operands[0].arm64Operand(:ptr)}, #{arm64GPRName(&#39;xzr&#39;, :ptr)}, #{operands[0].arm64Operand(:ptr)}&quot;
 696         when &quot;negq&quot;
 697             $asm.puts &quot;sub #{operands[0].arm64Operand(:quad)}, xzr, #{operands[0].arm64Operand(:quad)}&quot;
 698         when &quot;loadi&quot;
 699             emitARM64Access(&quot;ldr&quot;, &quot;ldur&quot;, operands[1], operands[0], :word)
 700         when &quot;loadis&quot;
 701             emitARM64Access(&quot;ldrsw&quot;, &quot;ldursw&quot;, operands[1], operands[0], :quad)
 702         when &quot;loadp&quot;
 703             emitARM64Access(&quot;ldr&quot;, &quot;ldur&quot;, operands[1], operands[0], :ptr)
 704         when &quot;loadq&quot;
 705             emitARM64Access(&quot;ldr&quot;, &quot;ldur&quot;, operands[1], operands[0], :quad)
 706         when &quot;storei&quot;
 707             emitARM64Unflipped(&quot;str&quot;, operands, :word)
 708         when &quot;storep&quot;
 709             emitARM64Unflipped(&quot;str&quot;, operands, :ptr)
 710         when &quot;storeq&quot;
 711             emitARM64Unflipped(&quot;str&quot;, operands, :quad)
 712         when &quot;loadb&quot;
 713             emitARM64Access(&quot;ldrb&quot;, &quot;ldurb&quot;, operands[1], operands[0], :word)
<span class="line-modified"> 714         when &quot;loadbsi&quot;</span>
 715             emitARM64Access(&quot;ldrsb&quot;, &quot;ldursb&quot;, operands[1], operands[0], :word)
<span class="line-modified"> 716         when &quot;loadbsq&quot;</span>
<span class="line-modified"> 717             emitARM64Access(&quot;ldrsb&quot;, &quot;ldursb&quot;, operands[1], operands[0], :quad)</span>
 718         when &quot;storeb&quot;
 719             emitARM64Unflipped(&quot;strb&quot;, operands, :word)
 720         when &quot;loadh&quot;
 721             emitARM64Access(&quot;ldrh&quot;, &quot;ldurh&quot;, operands[1], operands[0], :word)
<span class="line-modified"> 722         when &quot;loadhsi&quot;</span>
 723             emitARM64Access(&quot;ldrsh&quot;, &quot;ldursh&quot;, operands[1], operands[0], :word)
<span class="line-added"> 724         when &quot;loadhsq&quot;</span>
<span class="line-added"> 725             emitARM64Access(&quot;ldrsh&quot;, &quot;ldursh&quot;, operands[1], operands[0], :quad)</span>
 726         when &quot;storeh&quot;
 727             emitARM64Unflipped(&quot;strh&quot;, operands, :word)
 728         when &quot;loadd&quot;
 729             emitARM64Access(&quot;ldr&quot;, &quot;ldur&quot;, operands[1], operands[0], :double)
 730         when &quot;stored&quot;
 731             emitARM64Unflipped(&quot;str&quot;, operands, :double)
 732         when &quot;addd&quot;
 733             emitARM64TAC(&quot;fadd&quot;, operands, :double)
 734         when &quot;divd&quot;
 735             emitARM64TAC(&quot;fdiv&quot;, operands, :double)
 736         when &quot;subd&quot;
 737             emitARM64TAC(&quot;fsub&quot;, operands, :double)
 738         when &quot;muld&quot;
 739             emitARM64TAC(&quot;fmul&quot;, operands, :double)
 740         when &quot;sqrtd&quot;
 741             emitARM64(&quot;fsqrt&quot;, operands, :double)
 742         when &quot;ci2d&quot;
 743             emitARM64(&quot;scvtf&quot;, operands, [:word, :double])
 744         when &quot;bdeq&quot;
 745             emitARM64Branch(&quot;fcmp&quot;, operands, :double, &quot;b.eq&quot;)
</pre>
<hr />
<pre>
1004         when &quot;fd2q&quot;
1005             emitARM64(&quot;fmov&quot;, operands, [:double, :quad])
1006         when &quot;bo&quot;
1007             $asm.puts &quot;b.vs #{operands[0].asmLabel}&quot;
1008         when &quot;bs&quot;
1009             $asm.puts &quot;b.mi #{operands[0].asmLabel}&quot;
1010         when &quot;bz&quot;
1011             $asm.puts &quot;b.eq #{operands[0].asmLabel}&quot;
1012         when &quot;bnz&quot;
1013             $asm.puts &quot;b.ne #{operands[0].asmLabel}&quot;
1014         when &quot;leai&quot;
1015             operands[0].arm64EmitLea(operands[1], :word)
1016         when &quot;leap&quot;
1017             operands[0].arm64EmitLea(operands[1], :ptr)
1018         when &quot;leaq&quot;
1019             operands[0].arm64EmitLea(operands[1], :quad)
1020         when &quot;smulli&quot;
1021             $asm.puts &quot;smaddl #{operands[2].arm64Operand(:quad)}, #{operands[0].arm64Operand(:word)}, #{operands[1].arm64Operand(:word)}, xzr&quot;
1022         when &quot;memfence&quot;
1023             $asm.puts &quot;dmb sy&quot;
<span class="line-added">1024         when &quot;bfiq&quot;</span>
<span class="line-added">1025             $asm.puts &quot;bfi #{operands[3].arm64Operand(:quad)}, #{operands[0].arm64Operand(:quad)}, #{operands[1].value}, #{operands[2].value}&quot;</span>
1026         when &quot;pcrtoaddr&quot;
1027             $asm.puts &quot;adr #{operands[1].arm64Operand(:quad)}, #{operands[0].value}&quot;
1028         when &quot;nopCortexA53Fix835769&quot;
1029             $asm.putStr(&quot;#if CPU(ARM64_CORTEXA53)&quot;)
1030             $asm.puts &quot;nop&quot;
1031             $asm.putStr(&quot;#endif&quot;)
1032         when &quot;globaladdr&quot;
1033             uid = $asm.newUID
1034 
1035             # On Darwin, use Macho-O GOT relocation specifiers, along with
1036             # the labels required for the .loh directive.
1037             $asm.putStr(&quot;#if OS(DARWIN)&quot;)
1038             $asm.puts &quot;L_offlineasm_loh_adrp_#{uid}:&quot;
1039             $asm.puts &quot;adrp #{operands[1].arm64Operand(:quad)}, #{operands[0].asmLabel}@GOTPAGE&quot;
1040             $asm.puts &quot;L_offlineasm_loh_ldr_#{uid}:&quot;
1041             $asm.puts &quot;ldr #{operands[1].arm64Operand(:quad)}, [#{operands[1].arm64Operand(:quad)}, #{operands[0].asmLabel}@GOTPAGEOFF]&quot;
1042 
1043             # On Linux, use ELF GOT relocation specifiers.
1044             $asm.putStr(&quot;#elif OS(LINUX)&quot;)
1045             $asm.puts &quot;adrp #{operands[1].arm64Operand(:quad)}, :got:#{operands[0].asmLabel}&quot;
</pre>
</td>
</tr>
</table>
<center><a href="arm.rb.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../index.html" target="_top">index</a> <a href="asm.rb.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>