# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition
# File: C:\YEDA\Dropbox\2013 LabArq\Exp03\Exp03.csv
# Generated on: Thu May 02 23:06:33 2013

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Differential Pair
clock48MHz,Unknown,PIN_N2,2,B2_N1,,,,
DATA[7],Unknown,PIN_H3,2,B2_N1,,,,
DATA[6],Unknown,PIN_H4,2,B2_N1,,,,
DATA[5],Unknown,PIN_J3,2,B2_N1,,,,
DATA[4],Unknown,PIN_J4,2,B2_N1,,,,
DATA[3],Unknown,PIN_H2,2,B2_N1,,,,
DATA[2],Unknown,PIN_H1,2,B2_N1,,,,
DATA[1],Unknown,PIN_J2,2,B2_N1,,,,
DATA[0],Unknown,PIN_J1,2,B2_N1,,,,
LCD_E,Unknown,PIN_K3,2,B2_N1,,,,
LCD_ON,Unknown,PIN_L4,2,B2_N1,,,,
LCD_RS,Unknown,PIN_K1,2,B2_N1,,,,
LCD_RW,Unknown,PIN_K4,2,B2_N1,,,,
reset,Unknown,PIN_N25,5,B5_N1,,,,
InstrALU,Unknown,PIN_N26,5,B5_N1,,,,
clockPB,Unknown,PIN_G26,5,B5_N0,,,,
