// Seed: 2746203270
module module_0 (
    input tri id_0,
    input wor id_1,
    input tri1 id_2,
    input supply1 id_3
);
  reg id_5;
  assign module_1.id_15 = 0;
  always_comb id_5 = #id_6 id_5 == id_3;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10, id_11;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    output tri id_2,
    input wor id_3,
    input wor id_4,
    input uwire id_5,
    output uwire id_6,
    input tri id_7,
    input uwire id_8,
    input tri id_9,
    output supply1 id_10,
    output wire id_11,
    input wire id_12,
    input tri1 id_13,
    output supply1 id_14,
    input tri1 id_15,
    input tri id_16,
    output wand id_17,
    input uwire id_18,
    output wand id_19,
    input wire id_20,
    output wor id_21,
    output supply0 id_22,
    input supply1 id_23,
    output wand id_24
);
  wire id_26;
  module_0 modCall_1 (
      id_5,
      id_18,
      id_5,
      id_9
  );
endmodule
