// Seed: 4043967315
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3 = id_1;
  assign id_2 = id_2;
  assign id_2 = 1;
  assign module_2.id_2 = 0;
endmodule
module module_1;
  always id_1 = 1;
  wire id_2;
  wire id_3, id_4;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    output logic id_0,
    output logic id_1,
    input  logic id_2
);
  assign id_0 = 1;
  always_comb begin : LABEL_0
    @(1 or posedge 1) begin : LABEL_0
      #1 $display;
      id_0 = 1;
      id_0 = 1;
      id_0 = (1);
    end
    begin : LABEL_0
      #id_4 id_0 = 1;
      cover (id_2) id_1 = 1 && 1;
      id_0 = id_4;
    end
    @(posedge 1) id_0 = id_2;
    id_0 <= id_2;
    begin : LABEL_0
      id_0 = 1;
    end
  end
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
