Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Nov 03 10:33:53 2024
| Host         : DESKTOP-D2C712Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: cnt_reg[24]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: seg7x16/cnt_reg[14]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 31 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     87.463        0.000                      0                  117        0.165        0.000                      0                  117       49.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            87.463        0.000                      0                   54        0.252        0.000                      0                   54       49.500        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pin            clk_pin                 95.242        0.000                      0                   63        0.165        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       87.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.463ns  (required time - arrival time)
  Source:                 seg7x16/o_seg_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[1]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        7.176ns  (logic 4.204ns (58.594%)  route 2.971ns (41.406%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    seg7x16/clk_in_IBUF_BUFG
    SLICE_X2Y90          FDPE                                         r  seg7x16/o_seg_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDPE (Prop_fdpe_C_Q)         0.478     5.804 r  seg7x16/o_seg_r_reg[1]/Q
                         net (fo=1, routed)           2.971     8.775    o_seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.726    12.501 r  o_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.501    o_seg[1]
    R10                                                               r  o_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -12.501    
  -------------------------------------------------------------------
                         slack                                 87.463    

Slack (MET) :             87.706ns  (required time - arrival time)
  Source:                 seg7x16/o_seg_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[0]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.933ns  (logic 4.095ns (59.064%)  route 2.838ns (40.936%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    seg7x16/clk_in_IBUF_BUFG
    SLICE_X2Y90          FDPE                                         r  seg7x16/o_seg_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDPE (Prop_fdpe_C_Q)         0.518     5.844 r  seg7x16/o_seg_r_reg[0]/Q
                         net (fo=1, routed)           2.838     8.682    o_seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.259 r  o_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.259    o_seg[0]
    T10                                                               r  o_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -12.259    
  -------------------------------------------------------------------
                         slack                                 87.706    

Slack (MET) :             87.712ns  (required time - arrival time)
  Source:                 seg7x16/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[5]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 4.216ns (60.861%)  route 2.711ns (39.139%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    seg7x16/clk_in_IBUF_BUFG
    SLICE_X2Y90          FDPE                                         r  seg7x16/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDPE (Prop_fdpe_C_Q)         0.478     5.804 r  seg7x16/o_seg_r_reg[5]/Q
                         net (fo=1, routed)           2.711     8.515    o_seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.738    12.253 r  o_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.253    o_seg[5]
    T11                                                               r  o_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -12.253    
  -------------------------------------------------------------------
                         slack                                 87.712    

Slack (MET) :             87.996ns  (required time - arrival time)
  Source:                 seg7x16/o_seg_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[3]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 4.200ns (63.245%)  route 2.441ns (36.755%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.725     5.328    seg7x16/clk_in_IBUF_BUFG
    SLICE_X2Y93          FDPE                                         r  seg7x16/o_seg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDPE (Prop_fdpe_C_Q)         0.478     5.806 r  seg7x16/o_seg_r_reg[3]/Q
                         net (fo=1, routed)           2.441     8.247    o_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.722    11.969 r  o_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.969    o_seg[3]
    K13                                                               r  o_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -11.969    
  -------------------------------------------------------------------
                         slack                                 87.996    

Slack (MET) :             88.289ns  (required time - arrival time)
  Source:                 seg7x16/o_seg_r_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[4]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.350ns  (logic 4.052ns (63.803%)  route 2.299ns (36.197%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    seg7x16/clk_in_IBUF_BUFG
    SLICE_X2Y90          FDPE                                         r  seg7x16/o_seg_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDPE (Prop_fdpe_C_Q)         0.518     5.844 r  seg7x16/o_seg_r_reg[4]/Q
                         net (fo=1, routed)           2.299     8.142    o_seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    11.676 r  o_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.676    o_seg[4]
    P15                                                               r  o_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                 88.289    

Slack (MET) :             88.613ns  (required time - arrival time)
  Source:                 seg7x16/o_seg_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[2]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 4.011ns (66.586%)  route 2.013ns (33.414%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.725     5.328    seg7x16/clk_in_IBUF_BUFG
    SLICE_X2Y93          FDPE                                         r  seg7x16/o_seg_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDPE (Prop_fdpe_C_Q)         0.518     5.846 r  seg7x16/o_seg_r_reg[2]/Q
                         net (fo=1, routed)           2.013     7.859    o_seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    11.352 r  o_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.352    o_seg[2]
    K16                                                               r  o_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -11.352    
  -------------------------------------------------------------------
                         slack                                 88.613    

Slack (MET) :             88.906ns  (required time - arrival time)
  Source:                 seg7x16/o_seg_r_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[6]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 4.055ns (70.749%)  route 1.677ns (29.251%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.724     5.327    seg7x16/clk_in_IBUF_BUFG
    SLICE_X2Y91          FDPE                                         r  seg7x16/o_seg_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDPE (Prop_fdpe_C_Q)         0.518     5.845 r  seg7x16/o_seg_r_reg[6]/Q
                         net (fo=1, routed)           1.677     7.521    o_seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    11.059 r  o_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.059    o_seg[6]
    L18                                                               r  o_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                 88.906    

Slack (MET) :             96.687ns  (required time - arrival time)
  Source:                 seg7x16/i_data_store_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 1.086ns (32.781%)  route 2.227ns (67.219%))
  Logic Levels:           3  (LUT4=2 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 105.026 - 100.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.724     5.327    seg7x16/clk_in_IBUF_BUFG
    SLICE_X7Y94          FDCE                                         r  seg7x16/i_data_store_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  seg7x16/i_data_store_reg[1]/Q
                         net (fo=1, routed)           0.949     6.732    seg7x16/i_data_store[1]
    SLICE_X2Y93          LUT4 (Prop_lut4_I2_O)        0.124     6.856 r  seg7x16/o_seg_r[6]_i_10/O
                         net (fo=1, routed)           0.000     6.856    seg7x16/o_seg_r[6]_i_10_n_0
    SLICE_X2Y93          MUXF7 (Prop_muxf7_I0_O)      0.209     7.065 r  seg7x16/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           1.278     8.343    seg7x16/digit[1]
    SLICE_X2Y90          LUT4 (Prop_lut4_I1_O)        0.297     8.640 r  seg7x16/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     8.640    seg7x16/seg_decoder_return[0]
    SLICE_X2Y90          FDPE                                         r  seg7x16/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.603   105.026    seg7x16/clk_in_IBUF_BUFG
    SLICE_X2Y90          FDPE                                         r  seg7x16/o_seg_r_reg[0]/C
                         clock pessimism              0.259   105.285    
                         clock uncertainty           -0.035   105.249    
    SLICE_X2Y90          FDPE (Setup_fdpe_C_D)        0.077   105.326    seg7x16/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.326    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                 96.687    

Slack (MET) :             96.706ns  (required time - arrival time)
  Source:                 seg7x16/i_data_store_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 1.108ns (33.224%)  route 2.227ns (66.776%))
  Logic Levels:           3  (LUT4=2 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 105.026 - 100.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.724     5.327    seg7x16/clk_in_IBUF_BUFG
    SLICE_X7Y94          FDCE                                         r  seg7x16/i_data_store_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  seg7x16/i_data_store_reg[1]/Q
                         net (fo=1, routed)           0.949     6.732    seg7x16/i_data_store[1]
    SLICE_X2Y93          LUT4 (Prop_lut4_I2_O)        0.124     6.856 r  seg7x16/o_seg_r[6]_i_10/O
                         net (fo=1, routed)           0.000     6.856    seg7x16/o_seg_r[6]_i_10_n_0
    SLICE_X2Y93          MUXF7 (Prop_muxf7_I0_O)      0.209     7.065 r  seg7x16/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           1.278     8.343    seg7x16/digit[1]
    SLICE_X2Y90          LUT4 (Prop_lut4_I2_O)        0.319     8.662 r  seg7x16/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.662    seg7x16/seg_decoder_return[1]
    SLICE_X2Y90          FDPE                                         r  seg7x16/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.603   105.026    seg7x16/clk_in_IBUF_BUFG
    SLICE_X2Y90          FDPE                                         r  seg7x16/o_seg_r_reg[1]/C
                         clock pessimism              0.259   105.285    
                         clock uncertainty           -0.035   105.249    
    SLICE_X2Y90          FDPE (Setup_fdpe_C_D)        0.118   105.367    seg7x16/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.367    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                 96.706    

Slack (MET) :             96.798ns  (required time - arrival time)
  Source:                 seg7x16/i_data_store_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 1.153ns (35.972%)  route 2.052ns (64.028%))
  Logic Levels:           3  (LUT4=2 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 105.026 - 100.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.724     5.327    seg7x16/clk_in_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  seg7x16/i_data_store_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.518     5.845 f  seg7x16/i_data_store_reg[11]/Q
                         net (fo=1, routed)           0.961     6.805    seg7x16/i_data_store[11]
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.124     6.929 f  seg7x16/o_seg_r[6]_i_12/O
                         net (fo=1, routed)           0.000     6.929    seg7x16/o_seg_r[6]_i_12_n_0
    SLICE_X3Y93          MUXF7 (Prop_muxf7_I0_O)      0.212     7.141 f  seg7x16/o_seg_r_reg[6]_i_5/O
                         net (fo=7, routed)           1.092     8.233    seg7x16/digit[3]
    SLICE_X2Y90          LUT4 (Prop_lut4_I0_O)        0.299     8.532 r  seg7x16/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     8.532    seg7x16/seg_decoder_return[4]
    SLICE_X2Y90          FDPE                                         r  seg7x16/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.603   105.026    seg7x16/clk_in_IBUF_BUFG
    SLICE_X2Y90          FDPE                                         r  seg7x16/o_seg_r_reg[4]/C
                         clock pessimism              0.259   105.285    
                         clock uncertainty           -0.035   105.249    
    SLICE_X2Y90          FDPE (Setup_fdpe_C_D)        0.081   105.330    seg7x16/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.330    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                 96.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg7x16/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    seg7x16/clk_in_IBUF_BUFG
    SLICE_X1Y95          FDCE                                         r  seg7x16/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  seg7x16/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.773    seg7x16/cnt_reg_n_0_[11]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  seg7x16/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    seg7x16/cnt_reg[8]_i_1_n_4
    SLICE_X1Y95          FDCE                                         r  seg7x16/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.877     2.042    seg7x16/clk_in_IBUF_BUFG
    SLICE_X1Y95          FDCE                                         r  seg7x16/cnt_reg[11]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y95          FDCE (Hold_fdce_C_D)         0.105     1.628    seg7x16/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg7x16/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    seg7x16/clk_in_IBUF_BUFG
    SLICE_X1Y93          FDCE                                         r  seg7x16/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  seg7x16/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.773    seg7x16/cnt_reg_n_0_[3]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  seg7x16/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    seg7x16/cnt_reg[0]_i_1_n_4
    SLICE_X1Y93          FDCE                                         r  seg7x16/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.877     2.042    seg7x16/clk_in_IBUF_BUFG
    SLICE_X1Y93          FDCE                                         r  seg7x16/cnt_reg[3]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y93          FDCE (Hold_fdce_C_D)         0.105     1.628    seg7x16/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg7x16/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    seg7x16/clk_in_IBUF_BUFG
    SLICE_X1Y94          FDCE                                         r  seg7x16/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  seg7x16/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.773    seg7x16/cnt_reg_n_0_[7]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  seg7x16/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    seg7x16/cnt_reg[4]_i_1_n_4
    SLICE_X1Y94          FDCE                                         r  seg7x16/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.877     2.042    seg7x16/clk_in_IBUF_BUFG
    SLICE_X1Y94          FDCE                                         r  seg7x16/cnt_reg[7]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y94          FDCE (Hold_fdce_C_D)         0.105     1.628    seg7x16/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7x16/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    seg7x16/clk_in_IBUF_BUFG
    SLICE_X1Y96          FDCE                                         r  seg7x16/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  seg7x16/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     1.770    seg7x16/cnt_reg_n_0_[12]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.885 r  seg7x16/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.885    seg7x16/cnt_reg[12]_i_1_n_7
    SLICE_X1Y96          FDCE                                         r  seg7x16/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.877     2.042    seg7x16/clk_in_IBUF_BUFG
    SLICE_X1Y96          FDCE                                         r  seg7x16/cnt_reg[12]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y96          FDCE (Hold_fdce_C_D)         0.105     1.628    seg7x16/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7x16/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    seg7x16/clk_in_IBUF_BUFG
    SLICE_X1Y94          FDCE                                         r  seg7x16/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  seg7x16/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.770    seg7x16/cnt_reg_n_0_[4]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.885 r  seg7x16/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.885    seg7x16/cnt_reg[4]_i_1_n_7
    SLICE_X1Y94          FDCE                                         r  seg7x16/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.877     2.042    seg7x16/clk_in_IBUF_BUFG
    SLICE_X1Y94          FDCE                                         r  seg7x16/cnt_reg[4]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y94          FDCE (Hold_fdce_C_D)         0.105     1.628    seg7x16/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7x16/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    seg7x16/clk_in_IBUF_BUFG
    SLICE_X1Y95          FDCE                                         r  seg7x16/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  seg7x16/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     1.770    seg7x16/cnt_reg_n_0_[8]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.885 r  seg7x16/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.885    seg7x16/cnt_reg[8]_i_1_n_7
    SLICE_X1Y95          FDCE                                         r  seg7x16/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.877     2.042    seg7x16/clk_in_IBUF_BUFG
    SLICE_X1Y95          FDCE                                         r  seg7x16/cnt_reg[8]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y95          FDCE (Hold_fdce_C_D)         0.105     1.628    seg7x16/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7x16/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    seg7x16/clk_in_IBUF_BUFG
    SLICE_X1Y95          FDCE                                         r  seg7x16/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  seg7x16/cnt_reg[10]/Q
                         net (fo=1, routed)           0.109     1.774    seg7x16/cnt_reg_n_0_[10]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.885 r  seg7x16/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.885    seg7x16/cnt_reg[8]_i_1_n_5
    SLICE_X1Y95          FDCE                                         r  seg7x16/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.877     2.042    seg7x16/clk_in_IBUF_BUFG
    SLICE_X1Y95          FDCE                                         r  seg7x16/cnt_reg[10]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y95          FDCE (Hold_fdce_C_D)         0.105     1.628    seg7x16/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7x16/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    seg7x16/clk_in_IBUF_BUFG
    SLICE_X1Y93          FDCE                                         r  seg7x16/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  seg7x16/cnt_reg[2]/Q
                         net (fo=1, routed)           0.109     1.774    seg7x16/cnt_reg_n_0_[2]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.885 r  seg7x16/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.885    seg7x16/cnt_reg[0]_i_1_n_5
    SLICE_X1Y93          FDCE                                         r  seg7x16/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.877     2.042    seg7x16/clk_in_IBUF_BUFG
    SLICE_X1Y93          FDCE                                         r  seg7x16/cnt_reg[2]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y93          FDCE (Hold_fdce_C_D)         0.105     1.628    seg7x16/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7x16/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    seg7x16/clk_in_IBUF_BUFG
    SLICE_X1Y94          FDCE                                         r  seg7x16/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  seg7x16/cnt_reg[6]/Q
                         net (fo=1, routed)           0.109     1.774    seg7x16/cnt_reg_n_0_[6]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.885 r  seg7x16/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.885    seg7x16/cnt_reg[4]_i_1_n_5
    SLICE_X1Y94          FDCE                                         r  seg7x16/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.877     2.042    seg7x16/clk_in_IBUF_BUFG
    SLICE_X1Y94          FDCE                                         r  seg7x16/cnt_reg[6]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y94          FDCE (Hold_fdce_C_D)         0.105     1.628    seg7x16/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.603     1.522    clk_in_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.785    cnt_reg_n_0_[10]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.896 r  cnt_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.896    cnt_reg[8]_i_1__0_n_5
    SLICE_X0Y91          FDCE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.876     2.041    clk_in_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  cnt_reg[10]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y91          FDCE (Hold_fdce_C_D)         0.105     1.627    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X0Y89     cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X0Y91     cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X0Y91     cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X0Y92     cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X0Y92     cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X0Y92     cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X0Y92     cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X0Y93     cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X0Y93     cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y93     cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y93     cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y93     cnt_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y93     cnt_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y94     cnt_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y94     cnt_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y94     cnt_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y94     cnt_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y95     cnt_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X1Y93     seg7x16/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y91     cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y91     cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y92     cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y92     cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y92     cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y92     cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y91     cnt_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y91     cnt_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X8Y94     seg7x16/i_data_store_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X4Y95     seg7x16/i_data_store_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       95.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.242ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/o_seg_r_reg[2]/PRE
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        8.390ns  (logic 1.480ns (17.636%)  route 6.910ns (82.364%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=75, routed)          6.910     9.390    seg7x16/AR[0]
    SLICE_X2Y93          FDPE                                         f  seg7x16/o_seg_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.605   105.028    seg7x16/clk_in_IBUF_BUFG
    SLICE_X2Y93          FDPE                                         r  seg7x16/o_seg_r_reg[2]/C
                         clock pessimism              0.000   105.028    
                         clock uncertainty           -0.035   104.992    
    SLICE_X2Y93          FDPE (Recov_fdpe_C_PRE)     -0.361   104.631    seg7x16/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        104.631    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                 95.242    

Slack (MET) :             95.284ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/o_seg_r_reg[3]/PRE
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        8.390ns  (logic 1.480ns (17.636%)  route 6.910ns (82.364%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=75, routed)          6.910     9.390    seg7x16/AR[0]
    SLICE_X2Y93          FDPE                                         f  seg7x16/o_seg_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.605   105.028    seg7x16/clk_in_IBUF_BUFG
    SLICE_X2Y93          FDPE                                         r  seg7x16/o_seg_r_reg[3]/C
                         clock pessimism              0.000   105.028    
                         clock uncertainty           -0.035   104.992    
    SLICE_X2Y93          FDPE (Recov_fdpe_C_PRE)     -0.319   104.673    seg7x16/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        104.673    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                 95.284    

Slack (MET) :             96.954ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.633ns  (logic 1.480ns (22.307%)  route 5.153ns (77.693%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=75, routed)          5.153     7.633    seg7x16/AR[0]
    SLICE_X1Y93          FDCE                                         f  seg7x16/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.605   105.028    seg7x16/clk_in_IBUF_BUFG
    SLICE_X1Y93          FDCE                                         r  seg7x16/cnt_reg[0]/C
                         clock pessimism              0.000   105.028    
                         clock uncertainty           -0.035   104.992    
    SLICE_X1Y93          FDCE (Recov_fdce_C_CLR)     -0.405   104.587    seg7x16/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        104.587    
                         arrival time                          -7.633    
  -------------------------------------------------------------------
                         slack                                 96.954    

Slack (MET) :             96.954ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.633ns  (logic 1.480ns (22.307%)  route 5.153ns (77.693%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=75, routed)          5.153     7.633    seg7x16/AR[0]
    SLICE_X1Y93          FDCE                                         f  seg7x16/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.605   105.028    seg7x16/clk_in_IBUF_BUFG
    SLICE_X1Y93          FDCE                                         r  seg7x16/cnt_reg[1]/C
                         clock pessimism              0.000   105.028    
                         clock uncertainty           -0.035   104.992    
    SLICE_X1Y93          FDCE (Recov_fdce_C_CLR)     -0.405   104.587    seg7x16/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        104.587    
                         arrival time                          -7.633    
  -------------------------------------------------------------------
                         slack                                 96.954    

Slack (MET) :             96.954ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.633ns  (logic 1.480ns (22.307%)  route 5.153ns (77.693%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=75, routed)          5.153     7.633    seg7x16/AR[0]
    SLICE_X1Y93          FDCE                                         f  seg7x16/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.605   105.028    seg7x16/clk_in_IBUF_BUFG
    SLICE_X1Y93          FDCE                                         r  seg7x16/cnt_reg[2]/C
                         clock pessimism              0.000   105.028    
                         clock uncertainty           -0.035   104.992    
    SLICE_X1Y93          FDCE (Recov_fdce_C_CLR)     -0.405   104.587    seg7x16/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        104.587    
                         arrival time                          -7.633    
  -------------------------------------------------------------------
                         slack                                 96.954    

Slack (MET) :             96.954ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.633ns  (logic 1.480ns (22.307%)  route 5.153ns (77.693%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=75, routed)          5.153     7.633    seg7x16/AR[0]
    SLICE_X1Y93          FDCE                                         f  seg7x16/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.605   105.028    seg7x16/clk_in_IBUF_BUFG
    SLICE_X1Y93          FDCE                                         r  seg7x16/cnt_reg[3]/C
                         clock pessimism              0.000   105.028    
                         clock uncertainty           -0.035   104.992    
    SLICE_X1Y93          FDCE (Recov_fdce_C_CLR)     -0.405   104.587    seg7x16/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        104.587    
                         arrival time                          -7.633    
  -------------------------------------------------------------------
                         slack                                 96.954    

Slack (MET) :             97.186ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[16]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 1.480ns (23.114%)  route 4.922ns (76.886%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=75, routed)          4.922     7.401    reset_IBUF
    SLICE_X0Y93          FDCE                                         f  cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.605   105.028    clk_in_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  cnt_reg[16]/C
                         clock pessimism              0.000   105.028    
                         clock uncertainty           -0.035   104.992    
    SLICE_X0Y93          FDCE (Recov_fdce_C_CLR)     -0.405   104.587    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        104.587    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                 97.186    

Slack (MET) :             97.186ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[17]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 1.480ns (23.114%)  route 4.922ns (76.886%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=75, routed)          4.922     7.401    reset_IBUF
    SLICE_X0Y93          FDCE                                         f  cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.605   105.028    clk_in_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  cnt_reg[17]/C
                         clock pessimism              0.000   105.028    
                         clock uncertainty           -0.035   104.992    
    SLICE_X0Y93          FDCE (Recov_fdce_C_CLR)     -0.405   104.587    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        104.587    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                 97.186    

Slack (MET) :             97.186ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[18]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 1.480ns (23.114%)  route 4.922ns (76.886%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=75, routed)          4.922     7.401    reset_IBUF
    SLICE_X0Y93          FDCE                                         f  cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.605   105.028    clk_in_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  cnt_reg[18]/C
                         clock pessimism              0.000   105.028    
                         clock uncertainty           -0.035   104.992    
    SLICE_X0Y93          FDCE (Recov_fdce_C_CLR)     -0.405   104.587    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        104.587    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                 97.186    

Slack (MET) :             97.186ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[19]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 1.480ns (23.114%)  route 4.922ns (76.886%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 105.028 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=75, routed)          4.922     7.401    reset_IBUF
    SLICE_X0Y93          FDCE                                         f  cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.605   105.028    clk_in_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  cnt_reg[19]/C
                         clock pessimism              0.000   105.028    
                         clock uncertainty           -0.035   104.992    
    SLICE_X0Y93          FDCE (Recov_fdce_C_CLR)     -0.405   104.587    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        104.587    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                 97.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/i_data_store_reg[9]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.409ns (32.491%)  route 2.928ns (67.509%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.409     2.409 f  reset_IBUF_inst/O
                         net (fo=75, routed)          2.928     5.337    seg7x16/AR[0]
    SLICE_X2Y91          FDCE                                         f  seg7x16/i_data_store_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.724     5.327    seg7x16/clk_in_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  seg7x16/i_data_store_reg[9]/C
                         clock pessimism              0.000     5.327    
    SLICE_X2Y91          FDCE (Remov_fdce_C_CLR)     -0.155     5.172    seg7x16/i_data_store_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.172    
                         arrival time                           5.337    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/o_seg_r_reg[6]/PRE
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.409ns (32.491%)  route 2.928ns (67.509%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.409     2.409 f  reset_IBUF_inst/O
                         net (fo=75, routed)          2.928     5.337    seg7x16/AR[0]
    SLICE_X2Y91          FDPE                                         f  seg7x16/o_seg_r_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.724     5.327    seg7x16/clk_in_IBUF_BUFG
    SLICE_X2Y91          FDPE                                         r  seg7x16/o_seg_r_reg[6]/C
                         clock pessimism              0.000     5.327    
    SLICE_X2Y91          FDPE (Remov_fdpe_C_PRE)     -0.161     5.166    seg7x16/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.166    
                         arrival time                           5.337    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/i_data_store_reg[14]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 1.409ns (32.802%)  route 2.887ns (67.198%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.409     2.409 f  reset_IBUF_inst/O
                         net (fo=75, routed)          2.887     5.296    seg7x16/AR[0]
    SLICE_X3Y92          FDCE                                         f  seg7x16/i_data_store_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.724     5.327    seg7x16/clk_in_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  seg7x16/i_data_store_reg[14]/C
                         clock pessimism              0.000     5.327    
    SLICE_X3Y92          FDCE (Remov_fdce_C_CLR)     -0.208     5.119    seg7x16/i_data_store_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.119    
                         arrival time                           5.296    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/i_data_store_reg[12]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 1.409ns (32.665%)  route 2.905ns (67.335%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.409     2.409 f  reset_IBUF_inst/O
                         net (fo=75, routed)          2.905     5.314    seg7x16/AR[0]
    SLICE_X5Y93          FDCE                                         f  seg7x16/i_data_store_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.724     5.327    seg7x16/clk_in_IBUF_BUFG
    SLICE_X5Y93          FDCE                                         r  seg7x16/i_data_store_reg[12]/C
                         clock pessimism              0.000     5.327    
    SLICE_X5Y93          FDCE (Remov_fdce_C_CLR)     -0.208     5.119    seg7x16/i_data_store_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.119    
                         arrival time                           5.314    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/i_data_store_reg[8]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 1.409ns (32.632%)  route 2.909ns (67.368%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.409     2.409 f  reset_IBUF_inst/O
                         net (fo=75, routed)          2.909     5.318    seg7x16/AR[0]
    SLICE_X4Y93          FDCE                                         f  seg7x16/i_data_store_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.724     5.327    seg7x16/clk_in_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  seg7x16/i_data_store_reg[8]/C
                         clock pessimism              0.000     5.327    
    SLICE_X4Y93          FDCE (Remov_fdce_C_CLR)     -0.208     5.119    seg7x16/i_data_store_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.119    
                         arrival time                           5.318    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/o_seg_r_reg[0]/PRE
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.409ns (31.781%)  route 3.024ns (68.219%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.409     2.409 f  reset_IBUF_inst/O
                         net (fo=75, routed)          3.024     5.433    seg7x16/AR[0]
    SLICE_X2Y90          FDPE                                         f  seg7x16/o_seg_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    seg7x16/clk_in_IBUF_BUFG
    SLICE_X2Y90          FDPE                                         r  seg7x16/o_seg_r_reg[0]/C
                         clock pessimism              0.000     5.326    
    SLICE_X2Y90          FDPE (Remov_fdpe_C_PRE)     -0.161     5.165    seg7x16/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.165    
                         arrival time                           5.433    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/o_seg_r_reg[1]/PRE
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.409ns (31.781%)  route 3.024ns (68.219%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.409     2.409 f  reset_IBUF_inst/O
                         net (fo=75, routed)          3.024     5.433    seg7x16/AR[0]
    SLICE_X2Y90          FDPE                                         f  seg7x16/o_seg_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    seg7x16/clk_in_IBUF_BUFG
    SLICE_X2Y90          FDPE                                         r  seg7x16/o_seg_r_reg[1]/C
                         clock pessimism              0.000     5.326    
    SLICE_X2Y90          FDPE (Remov_fdpe_C_PRE)     -0.161     5.165    seg7x16/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.165    
                         arrival time                           5.433    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/o_seg_r_reg[4]/PRE
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.409ns (31.781%)  route 3.024ns (68.219%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.409     2.409 f  reset_IBUF_inst/O
                         net (fo=75, routed)          3.024     5.433    seg7x16/AR[0]
    SLICE_X2Y90          FDPE                                         f  seg7x16/o_seg_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    seg7x16/clk_in_IBUF_BUFG
    SLICE_X2Y90          FDPE                                         r  seg7x16/o_seg_r_reg[4]/C
                         clock pessimism              0.000     5.326    
    SLICE_X2Y90          FDPE (Remov_fdpe_C_PRE)     -0.161     5.165    seg7x16/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.165    
                         arrival time                           5.433    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/o_seg_r_reg[5]/PRE
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.409ns (31.781%)  route 3.024ns (68.219%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.409     2.409 f  reset_IBUF_inst/O
                         net (fo=75, routed)          3.024     5.433    seg7x16/AR[0]
    SLICE_X2Y90          FDPE                                         f  seg7x16/o_seg_r_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    seg7x16/clk_in_IBUF_BUFG
    SLICE_X2Y90          FDPE                                         r  seg7x16/o_seg_r_reg[5]/C
                         clock pessimism              0.000     5.326    
    SLICE_X2Y90          FDPE (Remov_fdpe_C_PRE)     -0.161     5.165    seg7x16/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.165    
                         arrival time                           5.433    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/i_data_store_reg[1]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 1.409ns (31.794%)  route 3.023ns (68.206%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.409     2.409 f  reset_IBUF_inst/O
                         net (fo=75, routed)          3.023     5.432    seg7x16/AR[0]
    SLICE_X7Y94          FDCE                                         f  seg7x16/i_data_store_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.724     5.327    seg7x16/clk_in_IBUF_BUFG
    SLICE_X7Y94          FDCE                                         r  seg7x16/i_data_store_reg[1]/C
                         clock pessimism              0.000     5.327    
    SLICE_X7Y94          FDCE (Remov_fdce_C_CLR)     -0.208     5.119    seg7x16/i_data_store_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.119    
                         arrival time                           5.432    
  -------------------------------------------------------------------
                         slack                                  0.313    





