
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg484-1 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14359
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2394.348 ; gain = 0.000 ; free physical = 84646 ; free virtual = 125437
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'fn1' [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1989/hdl/verilog/fn1.v:12]
	Parameter ap_ST_fsm_state1 bound to: 46'b0000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 46'b0000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 46'b0000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 46'b0000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 46'b0000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 46'b0000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 46'b0000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 46'b0000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 46'b0000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 46'b0000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 46'b0000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 46'b0000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 46'b0000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 46'b0000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 46'b0000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 46'b0000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 46'b0000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 46'b0000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 46'b0000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 46'b0000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 46'b0000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 46'b0000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 46'b0000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 46'b0000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 46'b0000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 46'b0000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 46'b0000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 46'b0000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 46'b0000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 46'b0000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 46'b0000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 46'b0000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 46'b0000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 46'b0000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 46'b0000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 46'b0000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 46'b0000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 46'b0000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 46'b0000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 46'b0000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 46'b0000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 46'b0000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 46'b0001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 46'b0010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 46'b0100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 46'b1000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'fn1_fsub_32ns_32ns_32_5_full_dsp_1' [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1989/hdl/verilog/fn1_fsub_32ns_32ns_32_5_full_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_ap_fsub_3_full_dsp_32' [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1989/hdl/ip/fn1_ap_fsub_3_full_dsp_32.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (1#1) [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'fn1_ap_fsub_3_full_dsp_32' (20#1) [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1989/hdl/ip/fn1_ap_fsub_3_full_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fn1_fsub_32ns_32ns_32_5_full_dsp_1' (21#1) [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1989/hdl/verilog/fn1_fsub_32ns_32ns_32_5_full_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'fn1_udiv_32s_11ns_23_36_seq_1' [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1989/hdl/verilog/fn1_udiv_32s_11ns_23_36_seq_1.v:154]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_udiv_32s_11ns_23_36_seq_1_div' [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1989/hdl/verilog/fn1_udiv_32s_11ns_23_36_seq_1.v:82]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 11 - type: integer 
	Parameter out_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_udiv_32s_11ns_23_36_seq_1_div_u' [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1989/hdl/verilog/fn1_udiv_32s_11ns_23_36_seq_1.v:7]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 11 - type: integer 
	Parameter out_WIDTH bound to: 23 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fn1_udiv_32s_11ns_23_36_seq_1_div_u' (22#1) [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1989/hdl/verilog/fn1_udiv_32s_11ns_23_36_seq_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fn1_udiv_32s_11ns_23_36_seq_1_div' (23#1) [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1989/hdl/verilog/fn1_udiv_32s_11ns_23_36_seq_1.v:82]
INFO: [Synth 8-6155] done synthesizing module 'fn1_udiv_32s_11ns_23_36_seq_1' (24#1) [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1989/hdl/verilog/fn1_udiv_32s_11ns_23_36_seq_1.v:154]
INFO: [Synth 8-6157] synthesizing module 'fn1_udiv_1ns_64ns_1_5_seq_1' [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1989/hdl/verilog/fn1_udiv_1ns_64ns_1_5_seq_1.v:154]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_udiv_1ns_64ns_1_5_seq_1_div' [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1989/hdl/verilog/fn1_udiv_1ns_64ns_1_5_seq_1.v:82]
	Parameter in0_WIDTH bound to: 1 - type: integer 
	Parameter in1_WIDTH bound to: 64 - type: integer 
	Parameter out_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_udiv_1ns_64ns_1_5_seq_1_div_u' [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1989/hdl/verilog/fn1_udiv_1ns_64ns_1_5_seq_1.v:7]
	Parameter in0_WIDTH bound to: 1 - type: integer 
	Parameter in1_WIDTH bound to: 64 - type: integer 
	Parameter out_WIDTH bound to: 1 - type: integer 
	Parameter cal_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fn1_udiv_1ns_64ns_1_5_seq_1_div_u' (25#1) [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1989/hdl/verilog/fn1_udiv_1ns_64ns_1_5_seq_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fn1_udiv_1ns_64ns_1_5_seq_1_div' (26#1) [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1989/hdl/verilog/fn1_udiv_1ns_64ns_1_5_seq_1.v:82]
INFO: [Synth 8-6155] done synthesizing module 'fn1_udiv_1ns_64ns_1_5_seq_1' (27#1) [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1989/hdl/verilog/fn1_udiv_1ns_64ns_1_5_seq_1.v:154]
INFO: [Synth 8-6157] synthesizing module 'fn1_srem_10s_11ns_9_14_seq_1' [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1989/hdl/verilog/fn1_srem_10s_11ns_9_14_seq_1.v:178]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_srem_10s_11ns_9_14_seq_1_div' [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1989/hdl/verilog/fn1_srem_10s_11ns_9_14_seq_1.v:87]
	Parameter in0_WIDTH bound to: 10 - type: integer 
	Parameter in1_WIDTH bound to: 11 - type: integer 
	Parameter out_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_srem_10s_11ns_9_14_seq_1_div_u' [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1989/hdl/verilog/fn1_srem_10s_11ns_9_14_seq_1.v:7]
	Parameter in0_WIDTH bound to: 10 - type: integer 
	Parameter in1_WIDTH bound to: 11 - type: integer 
	Parameter out_WIDTH bound to: 9 - type: integer 
	Parameter cal_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fn1_srem_10s_11ns_9_14_seq_1_div_u' (28#1) [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1989/hdl/verilog/fn1_srem_10s_11ns_9_14_seq_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fn1_srem_10s_11ns_9_14_seq_1_div' (29#1) [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1989/hdl/verilog/fn1_srem_10s_11ns_9_14_seq_1.v:87]
INFO: [Synth 8-6155] done synthesizing module 'fn1_srem_10s_11ns_9_14_seq_1' (30#1) [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1989/hdl/verilog/fn1_srem_10s_11ns_9_14_seq_1.v:178]
INFO: [Synth 8-6157] synthesizing module 'fn1_srem_3s_10ns_10_7_seq_1' [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1989/hdl/verilog/fn1_srem_3s_10ns_10_7_seq_1.v:178]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_srem_3s_10ns_10_7_seq_1_div' [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1989/hdl/verilog/fn1_srem_3s_10ns_10_7_seq_1.v:87]
	Parameter in0_WIDTH bound to: 3 - type: integer 
	Parameter in1_WIDTH bound to: 10 - type: integer 
	Parameter out_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_srem_3s_10ns_10_7_seq_1_div_u' [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1989/hdl/verilog/fn1_srem_3s_10ns_10_7_seq_1.v:7]
	Parameter in0_WIDTH bound to: 3 - type: integer 
	Parameter in1_WIDTH bound to: 10 - type: integer 
	Parameter out_WIDTH bound to: 10 - type: integer 
	Parameter cal_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fn1_srem_3s_10ns_10_7_seq_1_div_u' (31#1) [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1989/hdl/verilog/fn1_srem_3s_10ns_10_7_seq_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fn1_srem_3s_10ns_10_7_seq_1_div' (32#1) [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1989/hdl/verilog/fn1_srem_3s_10ns_10_7_seq_1.v:87]
INFO: [Synth 8-6155] done synthesizing module 'fn1_srem_3s_10ns_10_7_seq_1' (33#1) [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1989/hdl/verilog/fn1_srem_3s_10ns_10_7_seq_1.v:178]
INFO: [Synth 8-6155] done synthesizing module 'fn1' (34#1) [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1989/hdl/verilog/fn1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (35#1) [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2418.250 ; gain = 23.902 ; free physical = 84287 ; free virtual = 125080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2433.094 ; gain = 38.746 ; free physical = 84330 ; free virtual = 125123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2433.094 ; gain = 38.746 ; free physical = 84330 ; free virtual = 125123
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2437.062 ; gain = 0.000 ; free physical = 84316 ; free virtual = 125109
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fn1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fn1_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2522.906 ; gain = 0.000 ; free physical = 83294 ; free virtual = 124087
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2522.906 ; gain = 0.000 ; free physical = 83284 ; free virtual = 124077
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2522.906 ; gain = 128.559 ; free physical = 84201 ; free virtual = 124999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2522.906 ; gain = 128.559 ; free physical = 84201 ; free virtual = 124998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2522.906 ; gain = 128.559 ; free physical = 84202 ; free virtual = 124999
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2522.906 ; gain = 128.559 ; free physical = 84099 ; free virtual = 124899
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2522.906 ; gain = 128.559 ; free physical = 83786 ; free virtual = 124594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2522.906 ; gain = 128.559 ; free physical = 83846 ; free virtual = 124659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2522.906 ; gain = 128.559 ; free physical = 83845 ; free virtual = 124659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2531.953 ; gain = 137.605 ; free physical = 83759 ; free virtual = 124572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 2531.953 ; gain = 137.605 ; free physical = 84479 ; free virtual = 125292
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 2531.953 ; gain = 137.605 ; free physical = 84462 ; free virtual = 125275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 2531.953 ; gain = 137.605 ; free physical = 84282 ; free virtual = 125095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 2531.953 ; gain = 137.605 ; free physical = 84278 ; free virtual = 125092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 2531.953 ; gain = 137.605 ; free physical = 84246 ; free virtual = 125059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 2531.953 ; gain = 137.605 ; free physical = 84241 ; free virtual = 125054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    58|
|2     |DSP48E1 |     2|
|4     |LUT1    |    73|
|5     |LUT2    |   215|
|6     |LUT3    |   166|
|7     |LUT4    |   146|
|8     |LUT5    |    98|
|9     |LUT6    |   231|
|10    |MUXCY   |    58|
|11    |SRL16E  |     1|
|12    |SRLC32E |     1|
|13    |XORCY   |    17|
|14    |FDE     |     3|
|15    |FDRE    |   741|
|16    |FDSE    |    24|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 2531.953 ; gain = 137.605 ; free physical = 84236 ; free virtual = 125049
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2531.953 ; gain = 47.793 ; free physical = 84125 ; free virtual = 124938
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 2531.961 ; gain = 137.605 ; free physical = 84124 ; free virtual = 124938
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2531.961 ; gain = 0.000 ; free physical = 84115 ; free virtual = 124928
INFO: [Netlist 29-17] Analyzing 138 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2563.969 ; gain = 0.000 ; free physical = 83905 ; free virtual = 124718
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 16 instances
  FDE => FDRE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2563.969 ; gain = 169.719 ; free physical = 84028 ; free virtual = 124841
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = d247036c39dfa698
INFO: [Coretcl 2-1174] Renamed 76 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_56/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 15 12:44:27 2021...
