{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1586870979625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1586870979789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 22:29:39 2020 " "Processing started: Tue Apr 14 22:29:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1586870979789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1586870979789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW5_AddSub -c HW5_AddSub " "Command: quartus_map --read_settings_files=on --write_settings_files=off HW5_AddSub -c HW5_AddSub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1586870979789 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1586870981775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw5_addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file hw5_addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW5_AddSub " "Found entity 1: HW5_AddSub" {  } { { "HW5_AddSub.v" "" { Text "T:/verilogProjects/Projects/HW5_AddSub/HW5_AddSub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586870981851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586870981851 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "a HW5_AddSub.v(21) " "Verilog HDL error at HW5_AddSub.v(21): object \"a\" is not declared" {  } { { "HW5_AddSub.v" "" { Text "T:/verilogProjects/Projects/HW5_AddSub/HW5_AddSub.v" 21 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1586870981854 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "b HW5_AddSub.v(21) " "Verilog HDL error at HW5_AddSub.v(21): object \"b\" is not declared" {  } { { "HW5_AddSub.v" "" { Text "T:/verilogProjects/Projects/HW5_AddSub/HW5_AddSub.v" 21 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1586870981854 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4585 " "Peak virtual memory: 4585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1586870985267 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 14 22:29:45 2020 " "Processing ended: Tue Apr 14 22:29:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1586870985267 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1586870985267 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1586870985267 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1586870985267 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1586870987535 ""}
