---
layout: default
title: 5.6 ãƒãƒƒãƒ—å®Œæˆã«å‘ã‘ãŸæœ€çµ‚æ¤œè¨¼ã‚¹ãƒ†ãƒƒãƒ—
---

---

# ğŸ§ª 5.6 ãƒãƒƒãƒ—å®Œæˆã«å‘ã‘ãŸæœ€çµ‚æ¤œè¨¼ã‚¹ãƒ†ãƒƒãƒ—  
**Final Verification Toward Tapeout**

---

## ğŸ¯ æœ¬ç¯€ã®ç›®çš„ï½œObjectives

- **GDSå®Œæˆå¾Œã«å¿…è¦ãªæœ€çµ‚æ¤œè¨¼é …ç›®**ã‚’ä½“ç³»çš„ã«æ•´ç†ã™ã‚‹  
  **Understand the final verification items required before chip tapeout**
- **ERCãƒ»Antenna Checkãƒ»Fillæ§‹é€ ãªã©ã®è¦ç‚¹**ã‚’æŠŠæ¡ã™ã‚‹  
  **Learn key checks such as ERC, antenna effect, and fill structure**
- **tapeout-ready GDS**ã‚’ç›®æŒ‡ã—ãŸæ•´åˆæ€§ã®å–ã‚Šæ–¹ã‚’ç†è§£ã™ã‚‹  
  **Grasp how to ensure manufacturability before final tapeout**

---

## ğŸ§ª æœ€çµ‚æ¤œè¨¼ã‚¹ãƒ†ãƒƒãƒ—ä¸€è¦§ï½œFinal Sign-off Checklist

| âœ… **æ¤œè¨¼ã‚¹ãƒ†ãƒƒãƒ—**<br>Check Step | ğŸ“‹ **å†…å®¹æ¦‚è¦**<br>Description |
|----------------------|------------------------------|
| **DRC** | ç‰©ç†ãƒ«ãƒ¼ãƒ«æ¤œè¨¼<br>Design Rule Check |
| **LVS** | è«–ç†ç­‰ä¾¡æ€§æ¤œè¨¼<br>Layout vs Schematic |
| **ERC** | é›»æºãƒ»ãƒ”ãƒ³ã®æ•´åˆæ€§ç¢ºèª<br>Electrical Rule Check |
| **Antenna Check** | å¸¯é›»ç ´å£Šãƒªã‚¹ã‚¯ç¢ºèª<br>Plasma charge damage check |
| **Fill Cellç¢ºèª** | ãƒ¡ã‚¿ãƒ«å¯†åº¦å‡ä¸€åŒ–<br>Metal density equalization |
| **Boundaryæ§‹é€ ** | PADã¨Chipã‚¨ãƒƒã‚¸ç¢ºèª<br>Chip I/O and corner structure |
| **GDSæ•´åˆæ€§** | å‡ºåŠ›ãƒ•ã‚¡ã‚¤ãƒ«ãƒ»å‘½åãƒ»åœ§ç¸®ãªã©<br>GDS output readiness |

---

## ğŸ” ERCï½œElectrical Rule Check

| ğŸ” **ãƒã‚§ãƒƒã‚¯é …ç›®**<br>Item | ğŸ› ï¸ **ä¾‹**<br>Examples |
|----------------------|------------------------------|
| æœªæ¥ç¶šãƒ”ãƒ³ | ãƒ•ãƒ­ãƒ¼ãƒ†ã‚£ãƒ³ã‚°å‡ºåŠ›ãŒãªã„ã‹ |
| é›»æºã®çŸ­çµ¡ãƒ»æ–­ç·š | GND/VDDãƒãƒƒãƒˆãŒæ­£ã—ãæ¥ç¶šã•ã‚Œã¦ã„ã‚‹ã‹ |
| éšå±¤é›»æºã®æ•´åˆæ€§ | ä¸Šä½ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã¨ã®Power Pinä¸€è‡´ |

ğŸ“Œ **OpenLaneã¾ãŸã¯MagicæŠ½å‡ºNetlist**ã‚’ç”¨ã„ã¦ç¢ºèªå¯èƒ½ã§ã™ã€‚

---

## âš¡ Antenna Checkï½œAntennaåŠ¹æœå¯¾ç­–

- **è£½é€ ä¸­ã®å¸¯é›»ç ´å£Š**ã‚’é˜²ããŸã‚ã®é‡è¦ãƒã‚§ãƒƒã‚¯  
- ãƒãƒªã‚„ãƒ¡ã‚¿ãƒ«ãŒé•·ãéœ²å‡ºã—ã¦ã„ã‚‹ã¨é…¸åŒ–è†œãŒç ´å£Šã•ã‚Œã‚‹ãƒªã‚¹ã‚¯  
- å¯¾ç­–ã¨ã—ã¦ï¼š
  - `antenna diode`ã‚»ãƒ«ã®æŒ¿å…¥
  - OpenLaneã®Antennaè‡ªå‹•ãƒã‚§ãƒƒã‚¯ã‚’ä½¿ç”¨

```tcl
set ::env::ANTENNA_CHECK_FULL true
```

---

## ğŸ§± Fill Cellç¢ºèªï½œMetal Density Equalization

- é…ç·šå¯†åº¦ã®ãƒ ãƒ©ã‚’é˜²ãã€**CMPå·¥ç¨‹ã§ã®å¹³å¦æ€§ç¢ºä¿**  
- è‡ªå‹•çš„ã« `fill_cells`, `tap_cells` ã‚’è¿½åŠ å¯èƒ½ï¼ˆOpenLaneå¯¾å¿œï¼‰

```tcl
set ::env::FILL_INSERTION true
```

ğŸ“Œ ç‰¹ã«**å¤§é¢ç©ã®SoC**ã§ã¯ã“ã®å‡¦ç†ãŒé‡è¦ã§ã™ã€‚

---

## ğŸ“ Chip Boundaryæ§‹é€ ã®ç¢ºèª

| âš™ï¸ **è¦ç´ ** | ğŸ’¡ **å†…å®¹** |
|-------------|------------|
| PADé…ç½®     | å…¥å‡ºåŠ›ãƒ”ãƒ³ã¨ãã®ä¿è­·ã‚»ãƒ«é…ç½® |
| Corner Cell | Chipè§’éƒ¨ã«å¿…é ˆã®ã‚»ãƒ«é…ç½® |
| I/O Tap     | å¢ƒç•Œä»˜è¿‘ã®é›»æºæ•´åˆç”¨ã‚»ãƒ« |

ğŸ“¦ **ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸å®Ÿè£…**ã¨ã®æ•´åˆã‚’è¦–é‡ã«ã€æ­£ç¢ºãªé…ç½®ãŒæ±‚ã‚ã‚‰ã‚Œã¾ã™ã€‚

---

## ğŸ“‹ Tapeoutå‰ã®ãƒã‚§ãƒƒã‚¯ãƒªã‚¹ãƒˆï½œFinal Tapeout Checklist

| ğŸ“Œ **é …ç›®**<br>Item | âœ… **ãƒã‚§ãƒƒã‚¯å†…å®¹**<br>What to Check |
|-------------|------------------------------|
| DRC | All physical rules are satisfied |
| LVS | Logical equivalence confirmed |
| ERC | Power, pins, unconnected nets |
| Fill Cell | Metal density balanced |
| Antenna | No violation or diode inserted |
| GDS | Proper output, compression, naming |

---

## âœ… æœ¬ç¯€ã¾ã¨ã‚ï½œSummary

- **æœ€çµ‚æ¤œè¨¼ã¯ã€è£½é€ ã«è€ãˆã‚‹ãƒãƒƒãƒ—ã‹ã©ã†ã‹ã‚’æ±ºå®šã¥ã‘ã‚‹é‡è¦å·¥ç¨‹**  
  **Final verification ensures manufacturable, reliable chip designs**
- Sky130 + OpenLane ã«ã‚ˆã‚Šã€å¤šãã®ãƒã‚§ãƒƒã‚¯ãŒ**è‡ªå‹•åŒ–å¯èƒ½**  
  **Most checks can be automated in the Sky130 flow**
- **GDSå‡ºåŠ›å‰ã«ERC/Antenna/Fillã‚’å«ã‚€åŒ…æ‹¬çš„ãƒã‚§ãƒƒã‚¯**ãŒå¿…è¦  
  **Include ERC, antenna, and fill structure in your final sign-off**

---

## ğŸ”— å‰å¾Œã®ãƒªãƒ³ã‚¯ï½œNavigation

- â¬…ï¸ [5.5 DFMè¨­è¨ˆï¼šé‡ç”£å¯¾å¿œã®ãŸã‚ã®ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆæŒ‡é‡](5_5_dfm_guideline.md)  
- ğŸ  [ç‰¹åˆ¥ç·¨ ç¬¬5ç«  README ã«æˆ»ã‚‹](README.md)
