{C:/Users/tymer/Desktop/My Docs/ENGR 468/engr468termproject/simple_32_bit_processor/32_BIT_16x1_MUX/mux_32_bit_16x1.v} {1 {vlog -work work -stats=none {C:/Users/tymer/Desktop/My Docs/ENGR 468/engr468termproject/simple_32_bit_processor/32_BIT_16x1_MUX/mux_32_bit_16x1.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_32_bit_16x1

Top level modules:
	mux_32_bit_16x1

} {} {}} {C:/Users/tymer/Desktop/My Docs/ENGR 468/engr468termproject/simple_32_bit_processor/32_BIT_ALU/32_BIT_SUB/32_BIT_SUB.v} {1 {vlog -work work -stats=none {C:/Users/tymer/Desktop/My Docs/ENGR 468/engr468termproject/simple_32_bit_processor/32_BIT_ALU/32_BIT_SUB/32_BIT_SUB.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SUB

Top level modules:
	SUB

} {} {}} {C:/Users/tymer/Desktop/My Docs/ENGR 468/engr468termproject/simple_32_bit_processor/ALU_Controller/ALU_CTRL.V} {0 {vlog -work work -stats=none {C:/Users/tymer/Desktop/My Docs/ENGR 468/engr468termproject/simple_32_bit_processor/ALU_Controller/ALU_CTRL.V}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ALU_CTRL
** Error: (vlog-13069) C:/Users/tymer/Desktop/My Docs/ENGR 468/engr468termproject/simple_32_bit_processor/ALU_Controller/ALU_CTRL.V(14): near "4": syntax error, unexpected INTEGER NUMBER.
** Error: (vlog-13069) C:/Users/tymer/Desktop/My Docs/ENGR 468/engr468termproject/simple_32_bit_processor/ALU_Controller/ALU_CTRL.V(24): near "case": syntax error, unexpected case.
** Error: (vlog-13069) C:/Users/tymer/Desktop/My Docs/ENGR 468/engr468termproject/simple_32_bit_processor/ALU_Controller/ALU_CTRL.V(42): near "result": syntax error, unexpected IDENTIFIER, expecting .* or '.'.

} {4.0 7.0} {}} {C:/Users/tymer/Desktop/My Docs/ENGR 468/engr468termproject/simple_32_bit_processor/REGISTER_BANK/registers.v} {0 {vlog -work work -stats=none {C:/Users/tymer/Desktop/My Docs/ENGR 468/engr468termproject/simple_32_bit_processor/REGISTER_BANK/registers.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module registers
** Error: C:/Users/tymer/Desktop/My Docs/ENGR 468/engr468termproject/simple_32_bit_processor/REGISTER_BANK/registers.v(28): (vlog-2110) Illegal reference to net "enable".

} {4.0 5.0} {}} {C:/Users/tymer/Desktop/My Docs/ENGR 468/engr468termproject/simple_32_bit_processor/ALU_Controller/Instruction_Fetch.V} {1 {vlog -work work -stats=none {C:/Users/tymer/Desktop/My Docs/ENGR 468/engr468termproject/simple_32_bit_processor/ALU_Controller/Instruction_Fetch.V}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module INST_FTCH

Top level modules:
	INST_FTCH

} {} {}} {C:/Users/tymer/Desktop/My Docs/ENGR 468/engr468termproject/simple_32_bit_processor/32_BIT_ALU/32_BIT_ADD/32_BIT_ADD.v} {1 {vlog -work work -stats=none {C:/Users/tymer/Desktop/My Docs/ENGR 468/engr468termproject/simple_32_bit_processor/32_BIT_ALU/32_BIT_ADD/32_BIT_ADD.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ADD

Top level modules:
	ADD

} {} {}}
