This CPU implementation uses the RISC-V ISA, version RV32I. It is a 32-bit architecture and implements the following subset of RV32I instructions:

_**add, addi, and, sub, slli, srai, srli, slt**_

_**bne, beq, , jal, jalr**_

_**lw, sw, lui**_

_**mv, nop, j, jr, la, ret**_
