
STMCAN_transceiver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d9c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  08003f6c  08003f6c  00013f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004034  08004034  00014034  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004038  08004038  00014038  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000068  20000000  0800403c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000e8  20000068  080040a4  00020068  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000150  080040a4  00020150  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
  9 .debug_info   00012ac1  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002414  00000000  00000000  00032b59  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000b58  00000000  00000000  00034f70  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000a70  00000000  00000000  00035ac8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00005b9f  00000000  00000000  00036538  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00003cb2  00000000  00000000  0003c0d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0003fd89  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000368c  00000000  00000000  0003fe08  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stab         0000009c  00000000  00000000  00043494  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000014d  00000000  00000000  00043530  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003f54 	.word	0x08003f54

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	08003f54 	.word	0x08003f54

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80002b0:	b580      	push	{r7, lr}
 80002b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80002b4:	4a0e      	ldr	r2, [pc, #56]	; (80002f0 <HAL_Init+0x40>)
 80002b6:	4b0e      	ldr	r3, [pc, #56]	; (80002f0 <HAL_Init+0x40>)
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80002be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 80002c0:	4a0b      	ldr	r2, [pc, #44]	; (80002f0 <HAL_Init+0x40>)
 80002c2:	4b0b      	ldr	r3, [pc, #44]	; (80002f0 <HAL_Init+0x40>)
 80002c4:	681b      	ldr	r3, [r3, #0]
 80002c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80002ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80002cc:	4a08      	ldr	r2, [pc, #32]	; (80002f0 <HAL_Init+0x40>)
 80002ce:	4b08      	ldr	r3, [pc, #32]	; (80002f0 <HAL_Init+0x40>)
 80002d0:	681b      	ldr	r3, [r3, #0]
 80002d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80002d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80002d8:	2003      	movs	r0, #3
 80002da:	f000 f90b 	bl	80004f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80002de:	2000      	movs	r0, #0
 80002e0:	f000 f808 	bl	80002f4 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80002e4:	f002 fdb4 	bl	8002e50 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80002e8:	2300      	movs	r3, #0
}
 80002ea:	4618      	mov	r0, r3
 80002ec:	bd80      	pop	{r7, pc}
 80002ee:	bf00      	nop
 80002f0:	40023c00 	.word	0x40023c00

080002f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b082      	sub	sp, #8
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 80002fc:	4b09      	ldr	r3, [pc, #36]	; (8000324 <HAL_InitTick+0x30>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	4a09      	ldr	r2, [pc, #36]	; (8000328 <HAL_InitTick+0x34>)
 8000302:	fba2 2303 	umull	r2, r3, r2, r3
 8000306:	099b      	lsrs	r3, r3, #6
 8000308:	4618      	mov	r0, r3
 800030a:	f000 f928 	bl	800055e <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800030e:	2200      	movs	r2, #0
 8000310:	6879      	ldr	r1, [r7, #4]
 8000312:	f04f 30ff 	mov.w	r0, #4294967295
 8000316:	f000 f8f8 	bl	800050a <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 800031a:	2300      	movs	r3, #0
}
 800031c:	4618      	mov	r0, r3
 800031e:	3708      	adds	r7, #8
 8000320:	46bd      	mov	sp, r7
 8000322:	bd80      	pop	{r7, pc}
 8000324:	20000000 	.word	0x20000000
 8000328:	10624dd3 	.word	0x10624dd3

0800032c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800032c:	b480      	push	{r7}
 800032e:	af00      	add	r7, sp, #0
  uwTick++;
 8000330:	4b04      	ldr	r3, [pc, #16]	; (8000344 <HAL_IncTick+0x18>)
 8000332:	681b      	ldr	r3, [r3, #0]
 8000334:	3301      	adds	r3, #1
 8000336:	4a03      	ldr	r2, [pc, #12]	; (8000344 <HAL_IncTick+0x18>)
 8000338:	6013      	str	r3, [r2, #0]
}
 800033a:	bf00      	nop
 800033c:	46bd      	mov	sp, r7
 800033e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000342:	4770      	bx	lr
 8000344:	20000090 	.word	0x20000090

08000348 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000348:	b480      	push	{r7}
 800034a:	af00      	add	r7, sp, #0
  return uwTick;
 800034c:	4b03      	ldr	r3, [pc, #12]	; (800035c <HAL_GetTick+0x14>)
 800034e:	681b      	ldr	r3, [r3, #0]
}
 8000350:	4618      	mov	r0, r3
 8000352:	46bd      	mov	sp, r7
 8000354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000358:	4770      	bx	lr
 800035a:	bf00      	nop
 800035c:	20000090 	.word	0x20000090

08000360 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000360:	b480      	push	{r7}
 8000362:	b085      	sub	sp, #20
 8000364:	af00      	add	r7, sp, #0
 8000366:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	f003 0307 	and.w	r3, r3, #7
 800036e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000370:	4b0c      	ldr	r3, [pc, #48]	; (80003a4 <NVIC_SetPriorityGrouping+0x44>)
 8000372:	68db      	ldr	r3, [r3, #12]
 8000374:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000376:	68ba      	ldr	r2, [r7, #8]
 8000378:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800037c:	4013      	ands	r3, r2
 800037e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000380:	68fb      	ldr	r3, [r7, #12]
 8000382:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000384:	68bb      	ldr	r3, [r7, #8]
 8000386:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000388:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800038c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000390:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000392:	4a04      	ldr	r2, [pc, #16]	; (80003a4 <NVIC_SetPriorityGrouping+0x44>)
 8000394:	68bb      	ldr	r3, [r7, #8]
 8000396:	60d3      	str	r3, [r2, #12]
}
 8000398:	bf00      	nop
 800039a:	3714      	adds	r7, #20
 800039c:	46bd      	mov	sp, r7
 800039e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a2:	4770      	bx	lr
 80003a4:	e000ed00 	.word	0xe000ed00

080003a8 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80003a8:	b480      	push	{r7}
 80003aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80003ac:	4b04      	ldr	r3, [pc, #16]	; (80003c0 <NVIC_GetPriorityGrouping+0x18>)
 80003ae:	68db      	ldr	r3, [r3, #12]
 80003b0:	0a1b      	lsrs	r3, r3, #8
 80003b2:	f003 0307 	and.w	r3, r3, #7
}
 80003b6:	4618      	mov	r0, r3
 80003b8:	46bd      	mov	sp, r7
 80003ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003be:	4770      	bx	lr
 80003c0:	e000ed00 	.word	0xe000ed00

080003c4 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80003c4:	b480      	push	{r7}
 80003c6:	b083      	sub	sp, #12
 80003c8:	af00      	add	r7, sp, #0
 80003ca:	4603      	mov	r3, r0
 80003cc:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80003ce:	4909      	ldr	r1, [pc, #36]	; (80003f4 <NVIC_EnableIRQ+0x30>)
 80003d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003d4:	095b      	lsrs	r3, r3, #5
 80003d6:	79fa      	ldrb	r2, [r7, #7]
 80003d8:	f002 021f 	and.w	r2, r2, #31
 80003dc:	2001      	movs	r0, #1
 80003de:	fa00 f202 	lsl.w	r2, r0, r2
 80003e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80003e6:	bf00      	nop
 80003e8:	370c      	adds	r7, #12
 80003ea:	46bd      	mov	sp, r7
 80003ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f0:	4770      	bx	lr
 80003f2:	bf00      	nop
 80003f4:	e000e100 	.word	0xe000e100

080003f8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80003f8:	b480      	push	{r7}
 80003fa:	b083      	sub	sp, #12
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	4603      	mov	r3, r0
 8000400:	6039      	str	r1, [r7, #0]
 8000402:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000404:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000408:	2b00      	cmp	r3, #0
 800040a:	da0b      	bge.n	8000424 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800040c:	490d      	ldr	r1, [pc, #52]	; (8000444 <NVIC_SetPriority+0x4c>)
 800040e:	79fb      	ldrb	r3, [r7, #7]
 8000410:	f003 030f 	and.w	r3, r3, #15
 8000414:	3b04      	subs	r3, #4
 8000416:	683a      	ldr	r2, [r7, #0]
 8000418:	b2d2      	uxtb	r2, r2
 800041a:	0112      	lsls	r2, r2, #4
 800041c:	b2d2      	uxtb	r2, r2
 800041e:	440b      	add	r3, r1
 8000420:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000422:	e009      	b.n	8000438 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000424:	4908      	ldr	r1, [pc, #32]	; (8000448 <NVIC_SetPriority+0x50>)
 8000426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800042a:	683a      	ldr	r2, [r7, #0]
 800042c:	b2d2      	uxtb	r2, r2
 800042e:	0112      	lsls	r2, r2, #4
 8000430:	b2d2      	uxtb	r2, r2
 8000432:	440b      	add	r3, r1
 8000434:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000438:	bf00      	nop
 800043a:	370c      	adds	r7, #12
 800043c:	46bd      	mov	sp, r7
 800043e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000442:	4770      	bx	lr
 8000444:	e000ed00 	.word	0xe000ed00
 8000448:	e000e100 	.word	0xe000e100

0800044c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800044c:	b480      	push	{r7}
 800044e:	b089      	sub	sp, #36	; 0x24
 8000450:	af00      	add	r7, sp, #0
 8000452:	60f8      	str	r0, [r7, #12]
 8000454:	60b9      	str	r1, [r7, #8]
 8000456:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000458:	68fb      	ldr	r3, [r7, #12]
 800045a:	f003 0307 	and.w	r3, r3, #7
 800045e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000460:	69fb      	ldr	r3, [r7, #28]
 8000462:	f1c3 0307 	rsb	r3, r3, #7
 8000466:	2b04      	cmp	r3, #4
 8000468:	bf28      	it	cs
 800046a:	2304      	movcs	r3, #4
 800046c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800046e:	69fb      	ldr	r3, [r7, #28]
 8000470:	3304      	adds	r3, #4
 8000472:	2b06      	cmp	r3, #6
 8000474:	d902      	bls.n	800047c <NVIC_EncodePriority+0x30>
 8000476:	69fb      	ldr	r3, [r7, #28]
 8000478:	3b03      	subs	r3, #3
 800047a:	e000      	b.n	800047e <NVIC_EncodePriority+0x32>
 800047c:	2300      	movs	r3, #0
 800047e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000480:	2201      	movs	r2, #1
 8000482:	69bb      	ldr	r3, [r7, #24]
 8000484:	fa02 f303 	lsl.w	r3, r2, r3
 8000488:	1e5a      	subs	r2, r3, #1
 800048a:	68bb      	ldr	r3, [r7, #8]
 800048c:	401a      	ands	r2, r3
 800048e:	697b      	ldr	r3, [r7, #20]
 8000490:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000492:	2101      	movs	r1, #1
 8000494:	697b      	ldr	r3, [r7, #20]
 8000496:	fa01 f303 	lsl.w	r3, r1, r3
 800049a:	1e59      	subs	r1, r3, #1
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80004a0:	4313      	orrs	r3, r2
         );
}
 80004a2:	4618      	mov	r0, r3
 80004a4:	3724      	adds	r7, #36	; 0x24
 80004a6:	46bd      	mov	sp, r7
 80004a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ac:	4770      	bx	lr
	...

080004b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b082      	sub	sp, #8
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	3b01      	subs	r3, #1
 80004bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80004c0:	d301      	bcc.n	80004c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80004c2:	2301      	movs	r3, #1
 80004c4:	e00f      	b.n	80004e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80004c6:	4a0a      	ldr	r2, [pc, #40]	; (80004f0 <SysTick_Config+0x40>)
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	3b01      	subs	r3, #1
 80004cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80004ce:	210f      	movs	r1, #15
 80004d0:	f04f 30ff 	mov.w	r0, #4294967295
 80004d4:	f7ff ff90 	bl	80003f8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80004d8:	4b05      	ldr	r3, [pc, #20]	; (80004f0 <SysTick_Config+0x40>)
 80004da:	2200      	movs	r2, #0
 80004dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80004de:	4b04      	ldr	r3, [pc, #16]	; (80004f0 <SysTick_Config+0x40>)
 80004e0:	2207      	movs	r2, #7
 80004e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80004e4:	2300      	movs	r3, #0
}
 80004e6:	4618      	mov	r0, r3
 80004e8:	3708      	adds	r7, #8
 80004ea:	46bd      	mov	sp, r7
 80004ec:	bd80      	pop	{r7, pc}
 80004ee:	bf00      	nop
 80004f0:	e000e010 	.word	0xe000e010

080004f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b082      	sub	sp, #8
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80004fc:	6878      	ldr	r0, [r7, #4]
 80004fe:	f7ff ff2f 	bl	8000360 <NVIC_SetPriorityGrouping>
}
 8000502:	bf00      	nop
 8000504:	3708      	adds	r7, #8
 8000506:	46bd      	mov	sp, r7
 8000508:	bd80      	pop	{r7, pc}

0800050a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800050a:	b580      	push	{r7, lr}
 800050c:	b086      	sub	sp, #24
 800050e:	af00      	add	r7, sp, #0
 8000510:	4603      	mov	r3, r0
 8000512:	60b9      	str	r1, [r7, #8]
 8000514:	607a      	str	r2, [r7, #4]
 8000516:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000518:	2300      	movs	r3, #0
 800051a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800051c:	f7ff ff44 	bl	80003a8 <NVIC_GetPriorityGrouping>
 8000520:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000522:	687a      	ldr	r2, [r7, #4]
 8000524:	68b9      	ldr	r1, [r7, #8]
 8000526:	6978      	ldr	r0, [r7, #20]
 8000528:	f7ff ff90 	bl	800044c <NVIC_EncodePriority>
 800052c:	4602      	mov	r2, r0
 800052e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000532:	4611      	mov	r1, r2
 8000534:	4618      	mov	r0, r3
 8000536:	f7ff ff5f 	bl	80003f8 <NVIC_SetPriority>
}
 800053a:	bf00      	nop
 800053c:	3718      	adds	r7, #24
 800053e:	46bd      	mov	sp, r7
 8000540:	bd80      	pop	{r7, pc}

08000542 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000542:	b580      	push	{r7, lr}
 8000544:	b082      	sub	sp, #8
 8000546:	af00      	add	r7, sp, #0
 8000548:	4603      	mov	r3, r0
 800054a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800054c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000550:	4618      	mov	r0, r3
 8000552:	f7ff ff37 	bl	80003c4 <NVIC_EnableIRQ>
}
 8000556:	bf00      	nop
 8000558:	3708      	adds	r7, #8
 800055a:	46bd      	mov	sp, r7
 800055c:	bd80      	pop	{r7, pc}

0800055e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800055e:	b580      	push	{r7, lr}
 8000560:	b082      	sub	sp, #8
 8000562:	af00      	add	r7, sp, #0
 8000564:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000566:	6878      	ldr	r0, [r7, #4]
 8000568:	f7ff ffa2 	bl	80004b0 <SysTick_Config>
 800056c:	4603      	mov	r3, r0
}
 800056e:	4618      	mov	r0, r3
 8000570:	3708      	adds	r7, #8
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}
	...

08000578 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000578:	b480      	push	{r7}
 800057a:	b083      	sub	sp, #12
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	2b04      	cmp	r3, #4
 8000584:	d106      	bne.n	8000594 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000586:	4a09      	ldr	r2, [pc, #36]	; (80005ac <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000588:	4b08      	ldr	r3, [pc, #32]	; (80005ac <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	f043 0304 	orr.w	r3, r3, #4
 8000590:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000592:	e005      	b.n	80005a0 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000594:	4a05      	ldr	r2, [pc, #20]	; (80005ac <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000596:	4b05      	ldr	r3, [pc, #20]	; (80005ac <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	f023 0304 	bic.w	r3, r3, #4
 800059e:	6013      	str	r3, [r2, #0]
}
 80005a0:	bf00      	nop
 80005a2:	370c      	adds	r7, #12
 80005a4:	46bd      	mov	sp, r7
 80005a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005aa:	4770      	bx	lr
 80005ac:	e000e010 	.word	0xe000e010

080005b0 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80005b4:	f000 f802 	bl	80005bc <HAL_SYSTICK_Callback>
}
 80005b8:	bf00      	nop
 80005ba:	bd80      	pop	{r7, pc}

080005bc <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80005c0:	bf00      	nop
 80005c2:	46bd      	mov	sp, r7
 80005c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c8:	4770      	bx	lr
	...

080005cc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b089      	sub	sp, #36	; 0x24
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
 80005d4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80005d6:	2300      	movs	r3, #0
 80005d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80005da:	2300      	movs	r3, #0
 80005dc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80005de:	2300      	movs	r3, #0
 80005e0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80005e2:	2300      	movs	r3, #0
 80005e4:	61fb      	str	r3, [r7, #28]
 80005e6:	e165      	b.n	80008b4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80005e8:	2201      	movs	r2, #1
 80005ea:	69fb      	ldr	r3, [r7, #28]
 80005ec:	fa02 f303 	lsl.w	r3, r2, r3
 80005f0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80005f2:	683b      	ldr	r3, [r7, #0]
 80005f4:	681a      	ldr	r2, [r3, #0]
 80005f6:	697b      	ldr	r3, [r7, #20]
 80005f8:	4013      	ands	r3, r2
 80005fa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80005fc:	693a      	ldr	r2, [r7, #16]
 80005fe:	697b      	ldr	r3, [r7, #20]
 8000600:	429a      	cmp	r2, r3
 8000602:	f040 8154 	bne.w	80008ae <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000606:	683b      	ldr	r3, [r7, #0]
 8000608:	685b      	ldr	r3, [r3, #4]
 800060a:	2b02      	cmp	r3, #2
 800060c:	d003      	beq.n	8000616 <HAL_GPIO_Init+0x4a>
 800060e:	683b      	ldr	r3, [r7, #0]
 8000610:	685b      	ldr	r3, [r3, #4]
 8000612:	2b12      	cmp	r3, #18
 8000614:	d123      	bne.n	800065e <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000616:	69fb      	ldr	r3, [r7, #28]
 8000618:	08da      	lsrs	r2, r3, #3
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	3208      	adds	r2, #8
 800061e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000622:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000624:	69fb      	ldr	r3, [r7, #28]
 8000626:	f003 0307 	and.w	r3, r3, #7
 800062a:	009b      	lsls	r3, r3, #2
 800062c:	220f      	movs	r2, #15
 800062e:	fa02 f303 	lsl.w	r3, r2, r3
 8000632:	43db      	mvns	r3, r3
 8000634:	69ba      	ldr	r2, [r7, #24]
 8000636:	4013      	ands	r3, r2
 8000638:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800063a:	683b      	ldr	r3, [r7, #0]
 800063c:	691a      	ldr	r2, [r3, #16]
 800063e:	69fb      	ldr	r3, [r7, #28]
 8000640:	f003 0307 	and.w	r3, r3, #7
 8000644:	009b      	lsls	r3, r3, #2
 8000646:	fa02 f303 	lsl.w	r3, r2, r3
 800064a:	69ba      	ldr	r2, [r7, #24]
 800064c:	4313      	orrs	r3, r2
 800064e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000650:	69fb      	ldr	r3, [r7, #28]
 8000652:	08da      	lsrs	r2, r3, #3
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	3208      	adds	r2, #8
 8000658:	69b9      	ldr	r1, [r7, #24]
 800065a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000664:	69fb      	ldr	r3, [r7, #28]
 8000666:	005b      	lsls	r3, r3, #1
 8000668:	2203      	movs	r2, #3
 800066a:	fa02 f303 	lsl.w	r3, r2, r3
 800066e:	43db      	mvns	r3, r3
 8000670:	69ba      	ldr	r2, [r7, #24]
 8000672:	4013      	ands	r3, r2
 8000674:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000676:	683b      	ldr	r3, [r7, #0]
 8000678:	685b      	ldr	r3, [r3, #4]
 800067a:	f003 0203 	and.w	r2, r3, #3
 800067e:	69fb      	ldr	r3, [r7, #28]
 8000680:	005b      	lsls	r3, r3, #1
 8000682:	fa02 f303 	lsl.w	r3, r2, r3
 8000686:	69ba      	ldr	r2, [r7, #24]
 8000688:	4313      	orrs	r3, r2
 800068a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	69ba      	ldr	r2, [r7, #24]
 8000690:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000692:	683b      	ldr	r3, [r7, #0]
 8000694:	685b      	ldr	r3, [r3, #4]
 8000696:	2b01      	cmp	r3, #1
 8000698:	d00b      	beq.n	80006b2 <HAL_GPIO_Init+0xe6>
 800069a:	683b      	ldr	r3, [r7, #0]
 800069c:	685b      	ldr	r3, [r3, #4]
 800069e:	2b02      	cmp	r3, #2
 80006a0:	d007      	beq.n	80006b2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80006a2:	683b      	ldr	r3, [r7, #0]
 80006a4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80006a6:	2b11      	cmp	r3, #17
 80006a8:	d003      	beq.n	80006b2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80006aa:	683b      	ldr	r3, [r7, #0]
 80006ac:	685b      	ldr	r3, [r3, #4]
 80006ae:	2b12      	cmp	r3, #18
 80006b0:	d130      	bne.n	8000714 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	689b      	ldr	r3, [r3, #8]
 80006b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80006b8:	69fb      	ldr	r3, [r7, #28]
 80006ba:	005b      	lsls	r3, r3, #1
 80006bc:	2203      	movs	r2, #3
 80006be:	fa02 f303 	lsl.w	r3, r2, r3
 80006c2:	43db      	mvns	r3, r3
 80006c4:	69ba      	ldr	r2, [r7, #24]
 80006c6:	4013      	ands	r3, r2
 80006c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80006ca:	683b      	ldr	r3, [r7, #0]
 80006cc:	68da      	ldr	r2, [r3, #12]
 80006ce:	69fb      	ldr	r3, [r7, #28]
 80006d0:	005b      	lsls	r3, r3, #1
 80006d2:	fa02 f303 	lsl.w	r3, r2, r3
 80006d6:	69ba      	ldr	r2, [r7, #24]
 80006d8:	4313      	orrs	r3, r2
 80006da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	69ba      	ldr	r2, [r7, #24]
 80006e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	685b      	ldr	r3, [r3, #4]
 80006e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80006e8:	2201      	movs	r2, #1
 80006ea:	69fb      	ldr	r3, [r7, #28]
 80006ec:	fa02 f303 	lsl.w	r3, r2, r3
 80006f0:	43db      	mvns	r3, r3
 80006f2:	69ba      	ldr	r2, [r7, #24]
 80006f4:	4013      	ands	r3, r2
 80006f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80006f8:	683b      	ldr	r3, [r7, #0]
 80006fa:	685b      	ldr	r3, [r3, #4]
 80006fc:	091b      	lsrs	r3, r3, #4
 80006fe:	f003 0201 	and.w	r2, r3, #1
 8000702:	69fb      	ldr	r3, [r7, #28]
 8000704:	fa02 f303 	lsl.w	r3, r2, r3
 8000708:	69ba      	ldr	r2, [r7, #24]
 800070a:	4313      	orrs	r3, r2
 800070c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	69ba      	ldr	r2, [r7, #24]
 8000712:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	68db      	ldr	r3, [r3, #12]
 8000718:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800071a:	69fb      	ldr	r3, [r7, #28]
 800071c:	005b      	lsls	r3, r3, #1
 800071e:	2203      	movs	r2, #3
 8000720:	fa02 f303 	lsl.w	r3, r2, r3
 8000724:	43db      	mvns	r3, r3
 8000726:	69ba      	ldr	r2, [r7, #24]
 8000728:	4013      	ands	r3, r2
 800072a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800072c:	683b      	ldr	r3, [r7, #0]
 800072e:	689a      	ldr	r2, [r3, #8]
 8000730:	69fb      	ldr	r3, [r7, #28]
 8000732:	005b      	lsls	r3, r3, #1
 8000734:	fa02 f303 	lsl.w	r3, r2, r3
 8000738:	69ba      	ldr	r2, [r7, #24]
 800073a:	4313      	orrs	r3, r2
 800073c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	69ba      	ldr	r2, [r7, #24]
 8000742:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000744:	683b      	ldr	r3, [r7, #0]
 8000746:	685b      	ldr	r3, [r3, #4]
 8000748:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800074c:	2b00      	cmp	r3, #0
 800074e:	f000 80ae 	beq.w	80008ae <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000752:	2300      	movs	r3, #0
 8000754:	60fb      	str	r3, [r7, #12]
 8000756:	4a5c      	ldr	r2, [pc, #368]	; (80008c8 <HAL_GPIO_Init+0x2fc>)
 8000758:	4b5b      	ldr	r3, [pc, #364]	; (80008c8 <HAL_GPIO_Init+0x2fc>)
 800075a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800075c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000760:	6453      	str	r3, [r2, #68]	; 0x44
 8000762:	4b59      	ldr	r3, [pc, #356]	; (80008c8 <HAL_GPIO_Init+0x2fc>)
 8000764:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000766:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800076a:	60fb      	str	r3, [r7, #12]
 800076c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800076e:	4a57      	ldr	r2, [pc, #348]	; (80008cc <HAL_GPIO_Init+0x300>)
 8000770:	69fb      	ldr	r3, [r7, #28]
 8000772:	089b      	lsrs	r3, r3, #2
 8000774:	3302      	adds	r3, #2
 8000776:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800077a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800077c:	69fb      	ldr	r3, [r7, #28]
 800077e:	f003 0303 	and.w	r3, r3, #3
 8000782:	009b      	lsls	r3, r3, #2
 8000784:	220f      	movs	r2, #15
 8000786:	fa02 f303 	lsl.w	r3, r2, r3
 800078a:	43db      	mvns	r3, r3
 800078c:	69ba      	ldr	r2, [r7, #24]
 800078e:	4013      	ands	r3, r2
 8000790:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	4a4e      	ldr	r2, [pc, #312]	; (80008d0 <HAL_GPIO_Init+0x304>)
 8000796:	4293      	cmp	r3, r2
 8000798:	d025      	beq.n	80007e6 <HAL_GPIO_Init+0x21a>
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	4a4d      	ldr	r2, [pc, #308]	; (80008d4 <HAL_GPIO_Init+0x308>)
 800079e:	4293      	cmp	r3, r2
 80007a0:	d01f      	beq.n	80007e2 <HAL_GPIO_Init+0x216>
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	4a4c      	ldr	r2, [pc, #304]	; (80008d8 <HAL_GPIO_Init+0x30c>)
 80007a6:	4293      	cmp	r3, r2
 80007a8:	d019      	beq.n	80007de <HAL_GPIO_Init+0x212>
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	4a4b      	ldr	r2, [pc, #300]	; (80008dc <HAL_GPIO_Init+0x310>)
 80007ae:	4293      	cmp	r3, r2
 80007b0:	d013      	beq.n	80007da <HAL_GPIO_Init+0x20e>
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	4a4a      	ldr	r2, [pc, #296]	; (80008e0 <HAL_GPIO_Init+0x314>)
 80007b6:	4293      	cmp	r3, r2
 80007b8:	d00d      	beq.n	80007d6 <HAL_GPIO_Init+0x20a>
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	4a49      	ldr	r2, [pc, #292]	; (80008e4 <HAL_GPIO_Init+0x318>)
 80007be:	4293      	cmp	r3, r2
 80007c0:	d007      	beq.n	80007d2 <HAL_GPIO_Init+0x206>
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	4a48      	ldr	r2, [pc, #288]	; (80008e8 <HAL_GPIO_Init+0x31c>)
 80007c6:	4293      	cmp	r3, r2
 80007c8:	d101      	bne.n	80007ce <HAL_GPIO_Init+0x202>
 80007ca:	2306      	movs	r3, #6
 80007cc:	e00c      	b.n	80007e8 <HAL_GPIO_Init+0x21c>
 80007ce:	2307      	movs	r3, #7
 80007d0:	e00a      	b.n	80007e8 <HAL_GPIO_Init+0x21c>
 80007d2:	2305      	movs	r3, #5
 80007d4:	e008      	b.n	80007e8 <HAL_GPIO_Init+0x21c>
 80007d6:	2304      	movs	r3, #4
 80007d8:	e006      	b.n	80007e8 <HAL_GPIO_Init+0x21c>
 80007da:	2303      	movs	r3, #3
 80007dc:	e004      	b.n	80007e8 <HAL_GPIO_Init+0x21c>
 80007de:	2302      	movs	r3, #2
 80007e0:	e002      	b.n	80007e8 <HAL_GPIO_Init+0x21c>
 80007e2:	2301      	movs	r3, #1
 80007e4:	e000      	b.n	80007e8 <HAL_GPIO_Init+0x21c>
 80007e6:	2300      	movs	r3, #0
 80007e8:	69fa      	ldr	r2, [r7, #28]
 80007ea:	f002 0203 	and.w	r2, r2, #3
 80007ee:	0092      	lsls	r2, r2, #2
 80007f0:	4093      	lsls	r3, r2
 80007f2:	69ba      	ldr	r2, [r7, #24]
 80007f4:	4313      	orrs	r3, r2
 80007f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80007f8:	4934      	ldr	r1, [pc, #208]	; (80008cc <HAL_GPIO_Init+0x300>)
 80007fa:	69fb      	ldr	r3, [r7, #28]
 80007fc:	089b      	lsrs	r3, r3, #2
 80007fe:	3302      	adds	r3, #2
 8000800:	69ba      	ldr	r2, [r7, #24]
 8000802:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000806:	4b39      	ldr	r3, [pc, #228]	; (80008ec <HAL_GPIO_Init+0x320>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800080c:	693b      	ldr	r3, [r7, #16]
 800080e:	43db      	mvns	r3, r3
 8000810:	69ba      	ldr	r2, [r7, #24]
 8000812:	4013      	ands	r3, r2
 8000814:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000816:	683b      	ldr	r3, [r7, #0]
 8000818:	685b      	ldr	r3, [r3, #4]
 800081a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800081e:	2b00      	cmp	r3, #0
 8000820:	d003      	beq.n	800082a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000822:	69ba      	ldr	r2, [r7, #24]
 8000824:	693b      	ldr	r3, [r7, #16]
 8000826:	4313      	orrs	r3, r2
 8000828:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800082a:	4a30      	ldr	r2, [pc, #192]	; (80008ec <HAL_GPIO_Init+0x320>)
 800082c:	69bb      	ldr	r3, [r7, #24]
 800082e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000830:	4b2e      	ldr	r3, [pc, #184]	; (80008ec <HAL_GPIO_Init+0x320>)
 8000832:	685b      	ldr	r3, [r3, #4]
 8000834:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000836:	693b      	ldr	r3, [r7, #16]
 8000838:	43db      	mvns	r3, r3
 800083a:	69ba      	ldr	r2, [r7, #24]
 800083c:	4013      	ands	r3, r2
 800083e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000840:	683b      	ldr	r3, [r7, #0]
 8000842:	685b      	ldr	r3, [r3, #4]
 8000844:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000848:	2b00      	cmp	r3, #0
 800084a:	d003      	beq.n	8000854 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800084c:	69ba      	ldr	r2, [r7, #24]
 800084e:	693b      	ldr	r3, [r7, #16]
 8000850:	4313      	orrs	r3, r2
 8000852:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000854:	4a25      	ldr	r2, [pc, #148]	; (80008ec <HAL_GPIO_Init+0x320>)
 8000856:	69bb      	ldr	r3, [r7, #24]
 8000858:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800085a:	4b24      	ldr	r3, [pc, #144]	; (80008ec <HAL_GPIO_Init+0x320>)
 800085c:	689b      	ldr	r3, [r3, #8]
 800085e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000860:	693b      	ldr	r3, [r7, #16]
 8000862:	43db      	mvns	r3, r3
 8000864:	69ba      	ldr	r2, [r7, #24]
 8000866:	4013      	ands	r3, r2
 8000868:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800086a:	683b      	ldr	r3, [r7, #0]
 800086c:	685b      	ldr	r3, [r3, #4]
 800086e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000872:	2b00      	cmp	r3, #0
 8000874:	d003      	beq.n	800087e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8000876:	69ba      	ldr	r2, [r7, #24]
 8000878:	693b      	ldr	r3, [r7, #16]
 800087a:	4313      	orrs	r3, r2
 800087c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800087e:	4a1b      	ldr	r2, [pc, #108]	; (80008ec <HAL_GPIO_Init+0x320>)
 8000880:	69bb      	ldr	r3, [r7, #24]
 8000882:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000884:	4b19      	ldr	r3, [pc, #100]	; (80008ec <HAL_GPIO_Init+0x320>)
 8000886:	68db      	ldr	r3, [r3, #12]
 8000888:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800088a:	693b      	ldr	r3, [r7, #16]
 800088c:	43db      	mvns	r3, r3
 800088e:	69ba      	ldr	r2, [r7, #24]
 8000890:	4013      	ands	r3, r2
 8000892:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000894:	683b      	ldr	r3, [r7, #0]
 8000896:	685b      	ldr	r3, [r3, #4]
 8000898:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800089c:	2b00      	cmp	r3, #0
 800089e:	d003      	beq.n	80008a8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80008a0:	69ba      	ldr	r2, [r7, #24]
 80008a2:	693b      	ldr	r3, [r7, #16]
 80008a4:	4313      	orrs	r3, r2
 80008a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80008a8:	4a10      	ldr	r2, [pc, #64]	; (80008ec <HAL_GPIO_Init+0x320>)
 80008aa:	69bb      	ldr	r3, [r7, #24]
 80008ac:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80008ae:	69fb      	ldr	r3, [r7, #28]
 80008b0:	3301      	adds	r3, #1
 80008b2:	61fb      	str	r3, [r7, #28]
 80008b4:	69fb      	ldr	r3, [r7, #28]
 80008b6:	2b0f      	cmp	r3, #15
 80008b8:	f67f ae96 	bls.w	80005e8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80008bc:	bf00      	nop
 80008be:	3724      	adds	r7, #36	; 0x24
 80008c0:	46bd      	mov	sp, r7
 80008c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c6:	4770      	bx	lr
 80008c8:	40023800 	.word	0x40023800
 80008cc:	40013800 	.word	0x40013800
 80008d0:	40020000 	.word	0x40020000
 80008d4:	40020400 	.word	0x40020400
 80008d8:	40020800 	.word	0x40020800
 80008dc:	40020c00 	.word	0x40020c00
 80008e0:	40021000 	.word	0x40021000
 80008e4:	40021400 	.word	0x40021400
 80008e8:	40021800 	.word	0x40021800
 80008ec:	40013c00 	.word	0x40013c00

080008f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80008f0:	b480      	push	{r7}
 80008f2:	b083      	sub	sp, #12
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
 80008f8:	460b      	mov	r3, r1
 80008fa:	807b      	strh	r3, [r7, #2]
 80008fc:	4613      	mov	r3, r2
 80008fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000900:	787b      	ldrb	r3, [r7, #1]
 8000902:	2b00      	cmp	r3, #0
 8000904:	d003      	beq.n	800090e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000906:	887a      	ldrh	r2, [r7, #2]
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800090c:	e003      	b.n	8000916 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800090e:	887b      	ldrh	r3, [r7, #2]
 8000910:	041a      	lsls	r2, r3, #16
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	619a      	str	r2, [r3, #24]
}
 8000916:	bf00      	nop
 8000918:	370c      	adds	r7, #12
 800091a:	46bd      	mov	sp, r7
 800091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000920:	4770      	bx	lr

08000922 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000922:	b480      	push	{r7}
 8000924:	b083      	sub	sp, #12
 8000926:	af00      	add	r7, sp, #0
 8000928:	6078      	str	r0, [r7, #4]
 800092a:	460b      	mov	r3, r1
 800092c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	695a      	ldr	r2, [r3, #20]
 8000932:	887b      	ldrh	r3, [r7, #2]
 8000934:	405a      	eors	r2, r3
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	615a      	str	r2, [r3, #20]
}
 800093a:	bf00      	nop
 800093c:	370c      	adds	r7, #12
 800093e:	46bd      	mov	sp, r7
 8000940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000944:	4770      	bx	lr

08000946 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000946:	b480      	push	{r7}
 8000948:	b083      	sub	sp, #12
 800094a:	af00      	add	r7, sp, #0
 800094c:	4603      	mov	r3, r0
 800094e:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000950:	bf00      	nop
 8000952:	370c      	adds	r7, #12
 8000954:	46bd      	mov	sp, r7
 8000956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095a:	4770      	bx	lr

0800095c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b086      	sub	sp, #24
 8000960:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8000962:	2300      	movs	r3, #0
 8000964:	617b      	str	r3, [r7, #20]

  __HAL_RCC_PWR_CLK_ENABLE();
 8000966:	2300      	movs	r3, #0
 8000968:	603b      	str	r3, [r7, #0]
 800096a:	4a2f      	ldr	r2, [pc, #188]	; (8000a28 <HAL_PWREx_EnableOverDrive+0xcc>)
 800096c:	4b2e      	ldr	r3, [pc, #184]	; (8000a28 <HAL_PWREx_EnableOverDrive+0xcc>)
 800096e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000970:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000974:	6413      	str	r3, [r2, #64]	; 0x40
 8000976:	4b2c      	ldr	r3, [pc, #176]	; (8000a28 <HAL_PWREx_EnableOverDrive+0xcc>)
 8000978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800097a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800097e:	603b      	str	r3, [r7, #0]
 8000980:	683b      	ldr	r3, [r7, #0]
 8000982:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000986:	613b      	str	r3, [r7, #16]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000988:	693b      	ldr	r3, [r7, #16]
 800098a:	fa93 f3a3 	rbit	r3, r3
 800098e:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8000990:	68fb      	ldr	r3, [r7, #12]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000992:	fab3 f383 	clz	r3, r3
 8000996:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800099a:	f503 3360 	add.w	r3, r3, #229376	; 0x38000
 800099e:	009b      	lsls	r3, r3, #2
 80009a0:	461a      	mov	r2, r3
 80009a2:	2301      	movs	r3, #1
 80009a4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80009a6:	f7ff fccf 	bl	8000348 <HAL_GetTick>
 80009aa:	6178      	str	r0, [r7, #20]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80009ac:	e009      	b.n	80009c2 <HAL_PWREx_EnableOverDrive+0x66>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80009ae:	f7ff fccb 	bl	8000348 <HAL_GetTick>
 80009b2:	4602      	mov	r2, r0
 80009b4:	697b      	ldr	r3, [r7, #20]
 80009b6:	1ad3      	subs	r3, r2, r3
 80009b8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80009bc:	d901      	bls.n	80009c2 <HAL_PWREx_EnableOverDrive+0x66>
    {
      return HAL_TIMEOUT;
 80009be:	2303      	movs	r3, #3
 80009c0:	e02e      	b.n	8000a20 <HAL_PWREx_EnableOverDrive+0xc4>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80009c2:	4b1a      	ldr	r3, [pc, #104]	; (8000a2c <HAL_PWREx_EnableOverDrive+0xd0>)
 80009c4:	685b      	ldr	r3, [r3, #4]
 80009c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80009ce:	d1ee      	bne.n	80009ae <HAL_PWREx_EnableOverDrive+0x52>
 80009d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80009d4:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009d6:	68bb      	ldr	r3, [r7, #8]
 80009d8:	fa93 f3a3 	rbit	r3, r3
 80009dc:	607b      	str	r3, [r7, #4]
  return(result);
 80009de:	687b      	ldr	r3, [r7, #4]
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80009e0:	fab3 f383 	clz	r3, r3
 80009e4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80009e8:	f503 3360 	add.w	r3, r3, #229376	; 0x38000
 80009ec:	009b      	lsls	r3, r3, #2
 80009ee:	461a      	mov	r2, r3
 80009f0:	2301      	movs	r3, #1
 80009f2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80009f4:	f7ff fca8 	bl	8000348 <HAL_GetTick>
 80009f8:	6178      	str	r0, [r7, #20]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80009fa:	e009      	b.n	8000a10 <HAL_PWREx_EnableOverDrive+0xb4>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80009fc:	f7ff fca4 	bl	8000348 <HAL_GetTick>
 8000a00:	4602      	mov	r2, r0
 8000a02:	697b      	ldr	r3, [r7, #20]
 8000a04:	1ad3      	subs	r3, r2, r3
 8000a06:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000a0a:	d901      	bls.n	8000a10 <HAL_PWREx_EnableOverDrive+0xb4>
    {
      return HAL_TIMEOUT;
 8000a0c:	2303      	movs	r3, #3
 8000a0e:	e007      	b.n	8000a20 <HAL_PWREx_EnableOverDrive+0xc4>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000a10:	4b06      	ldr	r3, [pc, #24]	; (8000a2c <HAL_PWREx_EnableOverDrive+0xd0>)
 8000a12:	685b      	ldr	r3, [r3, #4]
 8000a14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a18:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000a1c:	d1ee      	bne.n	80009fc <HAL_PWREx_EnableOverDrive+0xa0>
    }
  } 
  return HAL_OK;
 8000a1e:	2300      	movs	r3, #0
}
 8000a20:	4618      	mov	r0, r3
 8000a22:	3718      	adds	r7, #24
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	40023800 	.word	0x40023800
 8000a2c:	40007000 	.word	0x40007000

08000a30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b086      	sub	sp, #24
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
 8000a38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;   
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	617b      	str	r3, [r7, #20]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000a3e:	4b81      	ldr	r3, [pc, #516]	; (8000c44 <HAL_RCC_ClockConfig+0x214>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	f003 020f 	and.w	r2, r3, #15
 8000a46:	683b      	ldr	r3, [r7, #0]
 8000a48:	429a      	cmp	r2, r3
 8000a4a:	d20c      	bcs.n	8000a66 <HAL_RCC_ClockConfig+0x36>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000a4c:	4b7d      	ldr	r3, [pc, #500]	; (8000c44 <HAL_RCC_ClockConfig+0x214>)
 8000a4e:	683a      	ldr	r2, [r7, #0]
 8000a50:	b2d2      	uxtb	r2, r2
 8000a52:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000a54:	4b7b      	ldr	r3, [pc, #492]	; (8000c44 <HAL_RCC_ClockConfig+0x214>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	f003 020f 	and.w	r2, r3, #15
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	429a      	cmp	r2, r3
 8000a60:	d001      	beq.n	8000a66 <HAL_RCC_ClockConfig+0x36>
    {
      return HAL_ERROR;
 8000a62:	2301      	movs	r3, #1
 8000a64:	e0ea      	b.n	8000c3c <HAL_RCC_ClockConfig+0x20c>
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	f003 0302 	and.w	r3, r3, #2
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d008      	beq.n	8000a84 <HAL_RCC_ClockConfig+0x54>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000a72:	4975      	ldr	r1, [pc, #468]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000a74:	4b74      	ldr	r3, [pc, #464]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000a76:	689b      	ldr	r3, [r3, #8]
 8000a78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	689b      	ldr	r3, [r3, #8]
 8000a80:	4313      	orrs	r3, r2
 8000a82:	608b      	str	r3, [r1, #8]
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	f003 0301 	and.w	r3, r3, #1
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	f000 8086 	beq.w	8000b9e <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	685b      	ldr	r3, [r3, #4]
 8000a96:	2b01      	cmp	r3, #1
 8000a98:	d107      	bne.n	8000aaa <HAL_RCC_ClockConfig+0x7a>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a9a:	4b6b      	ldr	r3, [pc, #428]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d119      	bne.n	8000ada <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	e0c8      	b.n	8000c3c <HAL_RCC_ClockConfig+0x20c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	685b      	ldr	r3, [r3, #4]
 8000aae:	2b02      	cmp	r3, #2
 8000ab0:	d003      	beq.n	8000aba <HAL_RCC_ClockConfig+0x8a>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8000ab6:	2b03      	cmp	r3, #3
 8000ab8:	d107      	bne.n	8000aca <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000aba:	4b63      	ldr	r3, [pc, #396]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d109      	bne.n	8000ada <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	e0b8      	b.n	8000c3c <HAL_RCC_ClockConfig+0x20c>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000aca:	4b5f      	ldr	r3, [pc, #380]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	f003 0302 	and.w	r3, r3, #2
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d101      	bne.n	8000ada <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	e0b0      	b.n	8000c3c <HAL_RCC_ClockConfig+0x20c>
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000ada:	495b      	ldr	r1, [pc, #364]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000adc:	4b5a      	ldr	r3, [pc, #360]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000ade:	689b      	ldr	r3, [r3, #8]
 8000ae0:	f023 0203 	bic.w	r2, r3, #3
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	685b      	ldr	r3, [r3, #4]
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	608b      	str	r3, [r1, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8000aec:	f7ff fc2c 	bl	8000348 <HAL_GetTick>
 8000af0:	6178      	str	r0, [r7, #20]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	685b      	ldr	r3, [r3, #4]
 8000af6:	2b01      	cmp	r3, #1
 8000af8:	d112      	bne.n	8000b20 <HAL_RCC_ClockConfig+0xf0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000afa:	e00a      	b.n	8000b12 <HAL_RCC_ClockConfig+0xe2>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000afc:	f7ff fc24 	bl	8000348 <HAL_GetTick>
 8000b00:	4602      	mov	r2, r0
 8000b02:	697b      	ldr	r3, [r7, #20]
 8000b04:	1ad3      	subs	r3, r2, r3
 8000b06:	f241 3288 	movw	r2, #5000	; 0x1388
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d901      	bls.n	8000b12 <HAL_RCC_ClockConfig+0xe2>
        {
          return HAL_TIMEOUT;
 8000b0e:	2303      	movs	r3, #3
 8000b10:	e094      	b.n	8000c3c <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000b12:	4b4d      	ldr	r3, [pc, #308]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000b14:	689b      	ldr	r3, [r3, #8]
 8000b16:	f003 030c 	and.w	r3, r3, #12
 8000b1a:	2b04      	cmp	r3, #4
 8000b1c:	d1ee      	bne.n	8000afc <HAL_RCC_ClockConfig+0xcc>
 8000b1e:	e03e      	b.n	8000b9e <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	685b      	ldr	r3, [r3, #4]
 8000b24:	2b02      	cmp	r3, #2
 8000b26:	d112      	bne.n	8000b4e <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000b28:	e00a      	b.n	8000b40 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b2a:	f7ff fc0d 	bl	8000348 <HAL_GetTick>
 8000b2e:	4602      	mov	r2, r0
 8000b30:	697b      	ldr	r3, [r7, #20]
 8000b32:	1ad3      	subs	r3, r2, r3
 8000b34:	f241 3288 	movw	r2, #5000	; 0x1388
 8000b38:	4293      	cmp	r3, r2
 8000b3a:	d901      	bls.n	8000b40 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8000b3c:	2303      	movs	r3, #3
 8000b3e:	e07d      	b.n	8000c3c <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000b40:	4b41      	ldr	r3, [pc, #260]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000b42:	689b      	ldr	r3, [r3, #8]
 8000b44:	f003 030c 	and.w	r3, r3, #12
 8000b48:	2b08      	cmp	r3, #8
 8000b4a:	d1ee      	bne.n	8000b2a <HAL_RCC_ClockConfig+0xfa>
 8000b4c:	e027      	b.n	8000b9e <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	685b      	ldr	r3, [r3, #4]
 8000b52:	2b03      	cmp	r3, #3
 8000b54:	d11d      	bne.n	8000b92 <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8000b56:	e00a      	b.n	8000b6e <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b58:	f7ff fbf6 	bl	8000348 <HAL_GetTick>
 8000b5c:	4602      	mov	r2, r0
 8000b5e:	697b      	ldr	r3, [r7, #20]
 8000b60:	1ad3      	subs	r3, r2, r3
 8000b62:	f241 3288 	movw	r2, #5000	; 0x1388
 8000b66:	4293      	cmp	r3, r2
 8000b68:	d901      	bls.n	8000b6e <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8000b6a:	2303      	movs	r3, #3
 8000b6c:	e066      	b.n	8000c3c <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8000b6e:	4b36      	ldr	r3, [pc, #216]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000b70:	689b      	ldr	r3, [r3, #8]
 8000b72:	f003 030c 	and.w	r3, r3, #12
 8000b76:	2b0c      	cmp	r3, #12
 8000b78:	d1ee      	bne.n	8000b58 <HAL_RCC_ClockConfig+0x128>
 8000b7a:	e010      	b.n	8000b9e <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b7c:	f7ff fbe4 	bl	8000348 <HAL_GetTick>
 8000b80:	4602      	mov	r2, r0
 8000b82:	697b      	ldr	r3, [r7, #20]
 8000b84:	1ad3      	subs	r3, r2, r3
 8000b86:	f241 3288 	movw	r2, #5000	; 0x1388
 8000b8a:	4293      	cmp	r3, r2
 8000b8c:	d901      	bls.n	8000b92 <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 8000b8e:	2303      	movs	r3, #3
 8000b90:	e054      	b.n	8000c3c <HAL_RCC_ClockConfig+0x20c>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000b92:	4b2d      	ldr	r3, [pc, #180]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000b94:	689b      	ldr	r3, [r3, #8]
 8000b96:	f003 030c 	and.w	r3, r3, #12
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d1ee      	bne.n	8000b7c <HAL_RCC_ClockConfig+0x14c>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000b9e:	4b29      	ldr	r3, [pc, #164]	; (8000c44 <HAL_RCC_ClockConfig+0x214>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	f003 020f 	and.w	r2, r3, #15
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	429a      	cmp	r2, r3
 8000baa:	d90c      	bls.n	8000bc6 <HAL_RCC_ClockConfig+0x196>
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000bac:	4b25      	ldr	r3, [pc, #148]	; (8000c44 <HAL_RCC_ClockConfig+0x214>)
 8000bae:	683a      	ldr	r2, [r7, #0]
 8000bb0:	b2d2      	uxtb	r2, r2
 8000bb2:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000bb4:	4b23      	ldr	r3, [pc, #140]	; (8000c44 <HAL_RCC_ClockConfig+0x214>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	f003 020f 	and.w	r2, r3, #15
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	429a      	cmp	r2, r3
 8000bc0:	d001      	beq.n	8000bc6 <HAL_RCC_ClockConfig+0x196>
    {
      return HAL_ERROR;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	e03a      	b.n	8000c3c <HAL_RCC_ClockConfig+0x20c>
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	f003 0304 	and.w	r3, r3, #4
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d008      	beq.n	8000be4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000bd2:	491d      	ldr	r1, [pc, #116]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000bd4:	4b1c      	ldr	r3, [pc, #112]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000bd6:	689b      	ldr	r3, [r3, #8]
 8000bd8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	68db      	ldr	r3, [r3, #12]
 8000be0:	4313      	orrs	r3, r2
 8000be2:	608b      	str	r3, [r1, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	f003 0308 	and.w	r3, r3, #8
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d009      	beq.n	8000c04 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000bf0:	4915      	ldr	r1, [pc, #84]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000bf2:	4b15      	ldr	r3, [pc, #84]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000bf4:	689b      	ldr	r3, [r3, #8]
 8000bf6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	691b      	ldr	r3, [r3, #16]
 8000bfe:	00db      	lsls	r3, r3, #3
 8000c00:	4313      	orrs	r3, r2
 8000c02:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8000c04:	f000 f876 	bl	8000cf4 <HAL_RCC_GetSysClockFreq>
 8000c08:	4601      	mov	r1, r0
 8000c0a:	4b0f      	ldr	r3, [pc, #60]	; (8000c48 <HAL_RCC_ClockConfig+0x218>)
 8000c0c:	689b      	ldr	r3, [r3, #8]
 8000c0e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8000c12:	23f0      	movs	r3, #240	; 0xf0
 8000c14:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c16:	693b      	ldr	r3, [r7, #16]
 8000c18:	fa93 f3a3 	rbit	r3, r3
 8000c1c:	60fb      	str	r3, [r7, #12]
  return(result);
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	fab3 f383 	clz	r3, r3
 8000c24:	fa22 f303 	lsr.w	r3, r2, r3
 8000c28:	4a08      	ldr	r2, [pc, #32]	; (8000c4c <HAL_RCC_ClockConfig+0x21c>)
 8000c2a:	5cd3      	ldrb	r3, [r2, r3]
 8000c2c:	fa21 f303 	lsr.w	r3, r1, r3
 8000c30:	4a07      	ldr	r2, [pc, #28]	; (8000c50 <HAL_RCC_ClockConfig+0x220>)
 8000c32:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8000c34:	2000      	movs	r0, #0
 8000c36:	f7ff fb5d 	bl	80002f4 <HAL_InitTick>
  
  return HAL_OK;
 8000c3a:	2300      	movs	r3, #0
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	3718      	adds	r7, #24
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	40023c00 	.word	0x40023c00
 8000c48:	40023800 	.word	0x40023800
 8000c4c:	08003f84 	.word	0x08003f84
 8000c50:	20000000 	.word	0x20000000

08000c54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000c58:	4b03      	ldr	r3, [pc, #12]	; (8000c68 <HAL_RCC_GetHCLKFreq+0x14>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
}
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	20000000 	.word	0x20000000

08000c6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b082      	sub	sp, #8
 8000c70:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8000c72:	f7ff ffef 	bl	8000c54 <HAL_RCC_GetHCLKFreq>
 8000c76:	4601      	mov	r1, r0
 8000c78:	4b0b      	ldr	r3, [pc, #44]	; (8000ca8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8000c7a:	689b      	ldr	r3, [r3, #8]
 8000c7c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8000c80:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000c84:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	fa93 f3a3 	rbit	r3, r3
 8000c8c:	603b      	str	r3, [r7, #0]
  return(result);
 8000c8e:	683b      	ldr	r3, [r7, #0]
 8000c90:	fab3 f383 	clz	r3, r3
 8000c94:	fa22 f303 	lsr.w	r3, r2, r3
 8000c98:	4a04      	ldr	r2, [pc, #16]	; (8000cac <HAL_RCC_GetPCLK1Freq+0x40>)
 8000c9a:	5cd3      	ldrb	r3, [r2, r3]
 8000c9c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	3708      	adds	r7, #8
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	40023800 	.word	0x40023800
 8000cac:	08003f94 	.word	0x08003f94

08000cb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b082      	sub	sp, #8
 8000cb4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8000cb6:	f7ff ffcd 	bl	8000c54 <HAL_RCC_GetHCLKFreq>
 8000cba:	4601      	mov	r1, r0
 8000cbc:	4b0b      	ldr	r3, [pc, #44]	; (8000cec <HAL_RCC_GetPCLK2Freq+0x3c>)
 8000cbe:	689b      	ldr	r3, [r3, #8]
 8000cc0:	f403 4260 	and.w	r2, r3, #57344	; 0xe000
 8000cc4:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000cc8:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	fa93 f3a3 	rbit	r3, r3
 8000cd0:	603b      	str	r3, [r7, #0]
  return(result);
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	fab3 f383 	clz	r3, r3
 8000cd8:	fa22 f303 	lsr.w	r3, r2, r3
 8000cdc:	4a04      	ldr	r2, [pc, #16]	; (8000cf0 <HAL_RCC_GetPCLK2Freq+0x40>)
 8000cde:	5cd3      	ldrb	r3, [r2, r3]
 8000ce0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	3708      	adds	r7, #8
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	40023800 	.word	0x40023800
 8000cf0:	08003f94 	.word	0x08003f94

08000cf4 <HAL_RCC_GetSysClockFreq>:
  *         
  *               
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b093      	sub	sp, #76	; 0x4c
 8000cf8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t pllvco = 0U;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllp = 0U;
 8000d02:	2300      	movs	r3, #0
 8000d04:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t pllr = 0U;
 8000d06:	2300      	movs	r3, #0
 8000d08:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t sysclockfreq = 0U;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	643b      	str	r3, [r7, #64]	; 0x40

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000d0e:	4b6c      	ldr	r3, [pc, #432]	; (8000ec0 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000d10:	689b      	ldr	r3, [r3, #8]
 8000d12:	f003 030c 	and.w	r3, r3, #12
 8000d16:	2b0c      	cmp	r3, #12
 8000d18:	f200 80c8 	bhi.w	8000eac <HAL_RCC_GetSysClockFreq+0x1b8>
 8000d1c:	a201      	add	r2, pc, #4	; (adr r2, 8000d24 <HAL_RCC_GetSysClockFreq+0x30>)
 8000d1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d22:	bf00      	nop
 8000d24:	08000d59 	.word	0x08000d59
 8000d28:	08000ead 	.word	0x08000ead
 8000d2c:	08000ead 	.word	0x08000ead
 8000d30:	08000ead 	.word	0x08000ead
 8000d34:	08000d5f 	.word	0x08000d5f
 8000d38:	08000ead 	.word	0x08000ead
 8000d3c:	08000ead 	.word	0x08000ead
 8000d40:	08000ead 	.word	0x08000ead
 8000d44:	08000d65 	.word	0x08000d65
 8000d48:	08000ead 	.word	0x08000ead
 8000d4c:	08000ead 	.word	0x08000ead
 8000d50:	08000ead 	.word	0x08000ead
 8000d54:	08000e0b 	.word	0x08000e0b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000d58:	4b5a      	ldr	r3, [pc, #360]	; (8000ec4 <HAL_RCC_GetSysClockFreq+0x1d0>)
 8000d5a:	643b      	str	r3, [r7, #64]	; 0x40
       break;
 8000d5c:	e0a9      	b.n	8000eb2 <HAL_RCC_GetSysClockFreq+0x1be>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8000d5e:	4b5a      	ldr	r3, [pc, #360]	; (8000ec8 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8000d60:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8000d62:	e0a6      	b.n	8000eb2 <HAL_RCC_GetSysClockFreq+0x1be>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000d64:	4b56      	ldr	r3, [pc, #344]	; (8000ec0 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000d6c:	63fb      	str	r3, [r7, #60]	; 0x3c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000d6e:	4b54      	ldr	r3, [pc, #336]	; (8000ec0 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d017      	beq.n	8000daa <HAL_RCC_GetSysClockFreq+0xb6>
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8000d7a:	4a53      	ldr	r2, [pc, #332]	; (8000ec8 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8000d7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000d7e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000d82:	4b4f      	ldr	r3, [pc, #316]	; (8000ec0 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000d84:	6859      	ldr	r1, [r3, #4]
 8000d86:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000d8a:	400b      	ands	r3, r1
 8000d8c:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8000d90:	6339      	str	r1, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d92:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8000d94:	fa91 f1a1 	rbit	r1, r1
 8000d98:	62f9      	str	r1, [r7, #44]	; 0x2c
  return(result);
 8000d9a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8000d9c:	fab1 f181 	clz	r1, r1
 8000da0:	40cb      	lsrs	r3, r1
 8000da2:	fb03 f302 	mul.w	r3, r3, r2
 8000da6:	647b      	str	r3, [r7, #68]	; 0x44
 8000da8:	e016      	b.n	8000dd8 <HAL_RCC_GetSysClockFreq+0xe4>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8000daa:	4a46      	ldr	r2, [pc, #280]	; (8000ec4 <HAL_RCC_GetSysClockFreq+0x1d0>)
 8000dac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000dae:	fbb2 f2f3 	udiv	r2, r2, r3
 8000db2:	4b43      	ldr	r3, [pc, #268]	; (8000ec0 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000db4:	6859      	ldr	r1, [r3, #4]
 8000db6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000dba:	400b      	ands	r3, r1
 8000dbc:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8000dc0:	62b9      	str	r1, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dc2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000dc4:	fa91 f1a1 	rbit	r1, r1
 8000dc8:	6279      	str	r1, [r7, #36]	; 0x24
  return(result);
 8000dca:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000dcc:	fab1 f181 	clz	r1, r1
 8000dd0:	40cb      	lsrs	r3, r1
 8000dd2:	fb03 f302 	mul.w	r3, r3, r2
 8000dd6:	647b      	str	r3, [r7, #68]	; 0x44
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8000dd8:	4b39      	ldr	r3, [pc, #228]	; (8000ec0 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000dda:	685b      	ldr	r3, [r3, #4]
 8000ddc:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8000de0:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8000de4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000de6:	6a3b      	ldr	r3, [r7, #32]
 8000de8:	fa93 f3a3 	rbit	r3, r3
 8000dec:	61fb      	str	r3, [r7, #28]
  return(result);
 8000dee:	69fb      	ldr	r3, [r7, #28]
 8000df0:	fab3 f383 	clz	r3, r3
 8000df4:	fa22 f303 	lsr.w	r3, r2, r3
 8000df8:	3301      	adds	r3, #1
 8000dfa:	005b      	lsls	r3, r3, #1
 8000dfc:	63bb      	str	r3, [r7, #56]	; 0x38
      
      sysclockfreq = pllvco/pllp;
 8000dfe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000e00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e02:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e06:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8000e08:	e053      	b.n	8000eb2 <HAL_RCC_GetSysClockFreq+0x1be>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000e0a:	4b2d      	ldr	r3, [pc, #180]	; (8000ec0 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000e0c:	685b      	ldr	r3, [r3, #4]
 8000e0e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000e12:	63fb      	str	r3, [r7, #60]	; 0x3c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000e14:	4b2a      	ldr	r3, [pc, #168]	; (8000ec0 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000e16:	685b      	ldr	r3, [r3, #4]
 8000e18:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d017      	beq.n	8000e50 <HAL_RCC_GetSysClockFreq+0x15c>
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8000e20:	4a29      	ldr	r2, [pc, #164]	; (8000ec8 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8000e22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000e24:	fbb2 f2f3 	udiv	r2, r2, r3
 8000e28:	4b25      	ldr	r3, [pc, #148]	; (8000ec0 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000e2a:	6859      	ldr	r1, [r3, #4]
 8000e2c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000e30:	400b      	ands	r3, r1
 8000e32:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8000e36:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e38:	69b9      	ldr	r1, [r7, #24]
 8000e3a:	fa91 f1a1 	rbit	r1, r1
 8000e3e:	6179      	str	r1, [r7, #20]
  return(result);
 8000e40:	6979      	ldr	r1, [r7, #20]
 8000e42:	fab1 f181 	clz	r1, r1
 8000e46:	40cb      	lsrs	r3, r1
 8000e48:	fb03 f302 	mul.w	r3, r3, r2
 8000e4c:	647b      	str	r3, [r7, #68]	; 0x44
 8000e4e:	e016      	b.n	8000e7e <HAL_RCC_GetSysClockFreq+0x18a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8000e50:	4a1c      	ldr	r2, [pc, #112]	; (8000ec4 <HAL_RCC_GetSysClockFreq+0x1d0>)
 8000e52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000e54:	fbb2 f2f3 	udiv	r2, r2, r3
 8000e58:	4b19      	ldr	r3, [pc, #100]	; (8000ec0 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000e5a:	6859      	ldr	r1, [r3, #4]
 8000e5c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000e60:	400b      	ands	r3, r1
 8000e62:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8000e66:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e68:	6939      	ldr	r1, [r7, #16]
 8000e6a:	fa91 f1a1 	rbit	r1, r1
 8000e6e:	60f9      	str	r1, [r7, #12]
  return(result);
 8000e70:	68f9      	ldr	r1, [r7, #12]
 8000e72:	fab1 f181 	clz	r1, r1
 8000e76:	40cb      	lsrs	r3, r1
 8000e78:	fb03 f302 	mul.w	r3, r3, r2
 8000e7c:	647b      	str	r3, [r7, #68]	; 0x44
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PLLCFGR_PLLR));
 8000e7e:	4b10      	ldr	r3, [pc, #64]	; (8000ec0 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8000e86:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8000e8a:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e8c:	68bb      	ldr	r3, [r7, #8]
 8000e8e:	fa93 f3a3 	rbit	r3, r3
 8000e92:	607b      	str	r3, [r7, #4]
  return(result);
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	fab3 f383 	clz	r3, r3
 8000e9a:	fa22 f303 	lsr.w	r3, r2, r3
 8000e9e:	637b      	str	r3, [r7, #52]	; 0x34
      
      sysclockfreq = pllvco/pllr;
 8000ea0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000ea2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ea4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ea8:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8000eaa:	e002      	b.n	8000eb2 <HAL_RCC_GetSysClockFreq+0x1be>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8000eac:	4b05      	ldr	r3, [pc, #20]	; (8000ec4 <HAL_RCC_GetSysClockFreq+0x1d0>)
 8000eae:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8000eb0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000eb2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	374c      	adds	r7, #76	; 0x4c
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr
 8000ec0:	40023800 	.word	0x40023800
 8000ec4:	00f42400 	.word	0x00f42400
 8000ec8:	007a1200 	.word	0x007a1200

08000ecc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature 
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b090      	sub	sp, #64	; 0x40
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;  
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	63fb      	str	r3, [r7, #60]	; 0x3c
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	f003 0301 	and.w	r3, r3, #1
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	f000 8083 	beq.w	8000fec <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8000ee6:	4b9f      	ldr	r3, [pc, #636]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000ee8:	689b      	ldr	r3, [r3, #8]
 8000eea:	f003 030c 	and.w	r3, r3, #12
 8000eee:	2b04      	cmp	r3, #4
 8000ef0:	d019      	beq.n	8000f26 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8000ef2:	4b9c      	ldr	r3, [pc, #624]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000ef4:	689b      	ldr	r3, [r3, #8]
 8000ef6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8000efa:	2b08      	cmp	r3, #8
 8000efc:	d106      	bne.n	8000f0c <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8000efe:	4b99      	ldr	r3, [pc, #612]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f06:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000f0a:	d00c      	beq.n	8000f26 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000f0c:	4b95      	ldr	r3, [pc, #596]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000f0e:	689b      	ldr	r3, [r3, #8]
 8000f10:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8000f14:	2b0c      	cmp	r3, #12
 8000f16:	d112      	bne.n	8000f3e <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000f18:	4b92      	ldr	r3, [pc, #584]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f20:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000f24:	d10b      	bne.n	8000f3e <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f26:	4b8f      	ldr	r3, [pc, #572]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d05b      	beq.n	8000fea <HAL_RCC_OscConfig+0x11e>
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d157      	bne.n	8000fea <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	e23e      	b.n	80013bc <HAL_RCC_OscConfig+0x4f0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	685b      	ldr	r3, [r3, #4]
 8000f42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f46:	d106      	bne.n	8000f56 <HAL_RCC_OscConfig+0x8a>
 8000f48:	4a86      	ldr	r2, [pc, #536]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000f4a:	4b86      	ldr	r3, [pc, #536]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f52:	6013      	str	r3, [r2, #0]
 8000f54:	e01d      	b.n	8000f92 <HAL_RCC_OscConfig+0xc6>
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	685b      	ldr	r3, [r3, #4]
 8000f5a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f5e:	d10c      	bne.n	8000f7a <HAL_RCC_OscConfig+0xae>
 8000f60:	4a80      	ldr	r2, [pc, #512]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000f62:	4b80      	ldr	r3, [pc, #512]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f6a:	6013      	str	r3, [r2, #0]
 8000f6c:	4a7d      	ldr	r2, [pc, #500]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000f6e:	4b7d      	ldr	r3, [pc, #500]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f76:	6013      	str	r3, [r2, #0]
 8000f78:	e00b      	b.n	8000f92 <HAL_RCC_OscConfig+0xc6>
 8000f7a:	4a7a      	ldr	r2, [pc, #488]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000f7c:	4b79      	ldr	r3, [pc, #484]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f84:	6013      	str	r3, [r2, #0]
 8000f86:	4a77      	ldr	r2, [pc, #476]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000f88:	4b76      	ldr	r3, [pc, #472]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f90:	6013      	str	r3, [r2, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d013      	beq.n	8000fc2 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f9a:	f7ff f9d5 	bl	8000348 <HAL_GetTick>
 8000f9e:	63f8      	str	r0, [r7, #60]	; 0x3c
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fa0:	e008      	b.n	8000fb4 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000fa2:	f7ff f9d1 	bl	8000348 <HAL_GetTick>
 8000fa6:	4602      	mov	r2, r0
 8000fa8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000faa:	1ad3      	subs	r3, r2, r3
 8000fac:	2b64      	cmp	r3, #100	; 0x64
 8000fae:	d901      	bls.n	8000fb4 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8000fb0:	2303      	movs	r3, #3
 8000fb2:	e203      	b.n	80013bc <HAL_RCC_OscConfig+0x4f0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fb4:	4b6b      	ldr	r3, [pc, #428]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d0f0      	beq.n	8000fa2 <HAL_RCC_OscConfig+0xd6>
 8000fc0:	e014      	b.n	8000fec <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fc2:	f7ff f9c1 	bl	8000348 <HAL_GetTick>
 8000fc6:	63f8      	str	r0, [r7, #60]	; 0x3c

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fc8:	e008      	b.n	8000fdc <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000fca:	f7ff f9bd 	bl	8000348 <HAL_GetTick>
 8000fce:	4602      	mov	r2, r0
 8000fd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000fd2:	1ad3      	subs	r3, r2, r3
 8000fd4:	2b64      	cmp	r3, #100	; 0x64
 8000fd6:	d901      	bls.n	8000fdc <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8000fd8:	2303      	movs	r3, #3
 8000fda:	e1ef      	b.n	80013bc <HAL_RCC_OscConfig+0x4f0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fdc:	4b61      	ldr	r3, [pc, #388]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d1f0      	bne.n	8000fca <HAL_RCC_OscConfig+0xfe>
 8000fe8:	e000      	b.n	8000fec <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fea:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f003 0302 	and.w	r3, r3, #2
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	f000 8084 	beq.w	8001102 <HAL_RCC_OscConfig+0x236>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8000ffa:	4b5a      	ldr	r3, [pc, #360]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8000ffc:	689b      	ldr	r3, [r3, #8]
 8000ffe:	f003 030c 	and.w	r3, r3, #12
 8001002:	2b00      	cmp	r3, #0
 8001004:	d017      	beq.n	8001036 <HAL_RCC_OscConfig+0x16a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001006:	4b57      	ldr	r3, [pc, #348]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8001008:	689b      	ldr	r3, [r3, #8]
 800100a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800100e:	2b08      	cmp	r3, #8
 8001010:	d105      	bne.n	800101e <HAL_RCC_OscConfig+0x152>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001012:	4b54      	ldr	r3, [pc, #336]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8001014:	685b      	ldr	r3, [r3, #4]
 8001016:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800101a:	2b00      	cmp	r3, #0
 800101c:	d00b      	beq.n	8001036 <HAL_RCC_OscConfig+0x16a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800101e:	4b51      	ldr	r3, [pc, #324]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8001020:	689b      	ldr	r3, [r3, #8]
 8001022:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001026:	2b0c      	cmp	r3, #12
 8001028:	d126      	bne.n	8001078 <HAL_RCC_OscConfig+0x1ac>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800102a:	4b4e      	ldr	r3, [pc, #312]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001032:	2b00      	cmp	r3, #0
 8001034:	d120      	bne.n	8001078 <HAL_RCC_OscConfig+0x1ac>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001036:	4b4b      	ldr	r3, [pc, #300]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f003 0302 	and.w	r3, r3, #2
 800103e:	2b00      	cmp	r3, #0
 8001040:	d005      	beq.n	800104e <HAL_RCC_OscConfig+0x182>
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	68db      	ldr	r3, [r3, #12]
 8001046:	2b01      	cmp	r3, #1
 8001048:	d001      	beq.n	800104e <HAL_RCC_OscConfig+0x182>
      {
        return HAL_ERROR;
 800104a:	2301      	movs	r3, #1
 800104c:	e1b6      	b.n	80013bc <HAL_RCC_OscConfig+0x4f0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800104e:	4845      	ldr	r0, [pc, #276]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8001050:	4b44      	ldr	r3, [pc, #272]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	6919      	ldr	r1, [r3, #16]
 800105c:	23f8      	movs	r3, #248	; 0xf8
 800105e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001060:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001062:	fa93 f3a3 	rbit	r3, r3
 8001066:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8001068:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800106a:	fab3 f383 	clz	r3, r3
 800106e:	fa01 f303 	lsl.w	r3, r1, r3
 8001072:	4313      	orrs	r3, r2
 8001074:	6003      	str	r3, [r0, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001076:	e044      	b.n	8001102 <HAL_RCC_OscConfig+0x236>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	68db      	ldr	r3, [r3, #12]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d02a      	beq.n	80010d6 <HAL_RCC_OscConfig+0x20a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001080:	4b39      	ldr	r3, [pc, #228]	; (8001168 <HAL_RCC_OscConfig+0x29c>)
 8001082:	2201      	movs	r2, #1
 8001084:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001086:	f7ff f95f 	bl	8000348 <HAL_GetTick>
 800108a:	63f8      	str	r0, [r7, #60]	; 0x3c

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800108c:	e008      	b.n	80010a0 <HAL_RCC_OscConfig+0x1d4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800108e:	f7ff f95b 	bl	8000348 <HAL_GetTick>
 8001092:	4602      	mov	r2, r0
 8001094:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001096:	1ad3      	subs	r3, r2, r3
 8001098:	2b02      	cmp	r3, #2
 800109a:	d901      	bls.n	80010a0 <HAL_RCC_OscConfig+0x1d4>
          {
            return HAL_TIMEOUT;
 800109c:	2303      	movs	r3, #3
 800109e:	e18d      	b.n	80013bc <HAL_RCC_OscConfig+0x4f0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010a0:	4b30      	ldr	r3, [pc, #192]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f003 0302 	and.w	r3, r3, #2
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d0f0      	beq.n	800108e <HAL_RCC_OscConfig+0x1c2>
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010ac:	482d      	ldr	r0, [pc, #180]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 80010ae:	4b2d      	ldr	r3, [pc, #180]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	6919      	ldr	r1, [r3, #16]
 80010ba:	23f8      	movs	r3, #248	; 0xf8
 80010bc:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80010c0:	fa93 f3a3 	rbit	r3, r3
 80010c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 80010c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010c8:	fab3 f383 	clz	r3, r3
 80010cc:	fa01 f303 	lsl.w	r3, r1, r3
 80010d0:	4313      	orrs	r3, r2
 80010d2:	6003      	str	r3, [r0, #0]
 80010d4:	e015      	b.n	8001102 <HAL_RCC_OscConfig+0x236>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010d6:	4b24      	ldr	r3, [pc, #144]	; (8001168 <HAL_RCC_OscConfig+0x29c>)
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010dc:	f7ff f934 	bl	8000348 <HAL_GetTick>
 80010e0:	63f8      	str	r0, [r7, #60]	; 0x3c
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010e2:	e008      	b.n	80010f6 <HAL_RCC_OscConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010e4:	f7ff f930 	bl	8000348 <HAL_GetTick>
 80010e8:	4602      	mov	r2, r0
 80010ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80010ec:	1ad3      	subs	r3, r2, r3
 80010ee:	2b02      	cmp	r3, #2
 80010f0:	d901      	bls.n	80010f6 <HAL_RCC_OscConfig+0x22a>
          {
            return HAL_TIMEOUT;
 80010f2:	2303      	movs	r3, #3
 80010f4:	e162      	b.n	80013bc <HAL_RCC_OscConfig+0x4f0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010f6:	4b1b      	ldr	r3, [pc, #108]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f003 0302 	and.w	r3, r3, #2
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d1f0      	bne.n	80010e4 <HAL_RCC_OscConfig+0x218>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f003 0308 	and.w	r3, r3, #8
 800110a:	2b00      	cmp	r3, #0
 800110c:	d036      	beq.n	800117c <HAL_RCC_OscConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	695b      	ldr	r3, [r3, #20]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d016      	beq.n	8001144 <HAL_RCC_OscConfig+0x278>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001116:	4b15      	ldr	r3, [pc, #84]	; (800116c <HAL_RCC_OscConfig+0x2a0>)
 8001118:	2201      	movs	r2, #1
 800111a:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800111c:	f7ff f914 	bl	8000348 <HAL_GetTick>
 8001120:	63f8      	str	r0, [r7, #60]	; 0x3c
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001122:	e008      	b.n	8001136 <HAL_RCC_OscConfig+0x26a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001124:	f7ff f910 	bl	8000348 <HAL_GetTick>
 8001128:	4602      	mov	r2, r0
 800112a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800112c:	1ad3      	subs	r3, r2, r3
 800112e:	2b02      	cmp	r3, #2
 8001130:	d901      	bls.n	8001136 <HAL_RCC_OscConfig+0x26a>
        {
          return HAL_TIMEOUT;
 8001132:	2303      	movs	r3, #3
 8001134:	e142      	b.n	80013bc <HAL_RCC_OscConfig+0x4f0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001136:	4b0b      	ldr	r3, [pc, #44]	; (8001164 <HAL_RCC_OscConfig+0x298>)
 8001138:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800113a:	f003 0302 	and.w	r3, r3, #2
 800113e:	2b00      	cmp	r3, #0
 8001140:	d0f0      	beq.n	8001124 <HAL_RCC_OscConfig+0x258>
 8001142:	e01b      	b.n	800117c <HAL_RCC_OscConfig+0x2b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001144:	4b09      	ldr	r3, [pc, #36]	; (800116c <HAL_RCC_OscConfig+0x2a0>)
 8001146:	2200      	movs	r2, #0
 8001148:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800114a:	f7ff f8fd 	bl	8000348 <HAL_GetTick>
 800114e:	63f8      	str	r0, [r7, #60]	; 0x3c
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001150:	e00e      	b.n	8001170 <HAL_RCC_OscConfig+0x2a4>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001152:	f7ff f8f9 	bl	8000348 <HAL_GetTick>
 8001156:	4602      	mov	r2, r0
 8001158:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800115a:	1ad3      	subs	r3, r2, r3
 800115c:	2b02      	cmp	r3, #2
 800115e:	d907      	bls.n	8001170 <HAL_RCC_OscConfig+0x2a4>
        {
          return HAL_TIMEOUT;
 8001160:	2303      	movs	r3, #3
 8001162:	e12b      	b.n	80013bc <HAL_RCC_OscConfig+0x4f0>
 8001164:	40023800 	.word	0x40023800
 8001168:	42470000 	.word	0x42470000
 800116c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001170:	4b94      	ldr	r3, [pc, #592]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 8001172:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001174:	f003 0302 	and.w	r3, r3, #2
 8001178:	2b00      	cmp	r3, #0
 800117a:	d1ea      	bne.n	8001152 <HAL_RCC_OscConfig+0x286>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f003 0304 	and.w	r3, r3, #4
 8001184:	2b00      	cmp	r3, #0
 8001186:	d07d      	beq.n	8001284 <HAL_RCC_OscConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001188:	2300      	movs	r3, #0
 800118a:	60bb      	str	r3, [r7, #8]
 800118c:	4a8d      	ldr	r2, [pc, #564]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 800118e:	4b8d      	ldr	r3, [pc, #564]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 8001190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001192:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001196:	6413      	str	r3, [r2, #64]	; 0x40
 8001198:	4b8a      	ldr	r3, [pc, #552]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 800119a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800119c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011a0:	60bb      	str	r3, [r7, #8]
 80011a2:	68bb      	ldr	r3, [r7, #8]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80011a4:	4a88      	ldr	r2, [pc, #544]	; (80013c8 <HAL_RCC_OscConfig+0x4fc>)
 80011a6:	4b88      	ldr	r3, [pc, #544]	; (80013c8 <HAL_RCC_OscConfig+0x4fc>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011ae:	6013      	str	r3, [r2, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80011b0:	f7ff f8ca 	bl	8000348 <HAL_GetTick>
 80011b4:	63f8      	str	r0, [r7, #60]	; 0x3c
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80011b6:	e008      	b.n	80011ca <HAL_RCC_OscConfig+0x2fe>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80011b8:	f7ff f8c6 	bl	8000348 <HAL_GetTick>
 80011bc:	4602      	mov	r2, r0
 80011be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	2b02      	cmp	r3, #2
 80011c4:	d901      	bls.n	80011ca <HAL_RCC_OscConfig+0x2fe>
      {
        return HAL_TIMEOUT;
 80011c6:	2303      	movs	r3, #3
 80011c8:	e0f8      	b.n	80013bc <HAL_RCC_OscConfig+0x4f0>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80011ca:	4b7f      	ldr	r3, [pc, #508]	; (80013c8 <HAL_RCC_OscConfig+0x4fc>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d0f0      	beq.n	80011b8 <HAL_RCC_OscConfig+0x2ec>
      }
    }
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	689b      	ldr	r3, [r3, #8]
 80011da:	2b01      	cmp	r3, #1
 80011dc:	d106      	bne.n	80011ec <HAL_RCC_OscConfig+0x320>
 80011de:	4a79      	ldr	r2, [pc, #484]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 80011e0:	4b78      	ldr	r3, [pc, #480]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 80011e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011e4:	f043 0301 	orr.w	r3, r3, #1
 80011e8:	6713      	str	r3, [r2, #112]	; 0x70
 80011ea:	e01c      	b.n	8001226 <HAL_RCC_OscConfig+0x35a>
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	689b      	ldr	r3, [r3, #8]
 80011f0:	2b05      	cmp	r3, #5
 80011f2:	d10c      	bne.n	800120e <HAL_RCC_OscConfig+0x342>
 80011f4:	4a73      	ldr	r2, [pc, #460]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 80011f6:	4b73      	ldr	r3, [pc, #460]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 80011f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011fa:	f043 0304 	orr.w	r3, r3, #4
 80011fe:	6713      	str	r3, [r2, #112]	; 0x70
 8001200:	4a70      	ldr	r2, [pc, #448]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 8001202:	4b70      	ldr	r3, [pc, #448]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 8001204:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001206:	f043 0301 	orr.w	r3, r3, #1
 800120a:	6713      	str	r3, [r2, #112]	; 0x70
 800120c:	e00b      	b.n	8001226 <HAL_RCC_OscConfig+0x35a>
 800120e:	4a6d      	ldr	r2, [pc, #436]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 8001210:	4b6c      	ldr	r3, [pc, #432]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 8001212:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001214:	f023 0301 	bic.w	r3, r3, #1
 8001218:	6713      	str	r3, [r2, #112]	; 0x70
 800121a:	4a6a      	ldr	r2, [pc, #424]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 800121c:	4b69      	ldr	r3, [pc, #420]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 800121e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001220:	f023 0304 	bic.w	r3, r3, #4
 8001224:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	689b      	ldr	r3, [r3, #8]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d015      	beq.n	800125a <HAL_RCC_OscConfig+0x38e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800122e:	f7ff f88b 	bl	8000348 <HAL_GetTick>
 8001232:	63f8      	str	r0, [r7, #60]	; 0x3c
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001234:	e00a      	b.n	800124c <HAL_RCC_OscConfig+0x380>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001236:	f7ff f887 	bl	8000348 <HAL_GetTick>
 800123a:	4602      	mov	r2, r0
 800123c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800123e:	1ad3      	subs	r3, r2, r3
 8001240:	f241 3288 	movw	r2, #5000	; 0x1388
 8001244:	4293      	cmp	r3, r2
 8001246:	d901      	bls.n	800124c <HAL_RCC_OscConfig+0x380>
        {
          return HAL_TIMEOUT;
 8001248:	2303      	movs	r3, #3
 800124a:	e0b7      	b.n	80013bc <HAL_RCC_OscConfig+0x4f0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800124c:	4b5d      	ldr	r3, [pc, #372]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 800124e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001250:	f003 0302 	and.w	r3, r3, #2
 8001254:	2b00      	cmp	r3, #0
 8001256:	d0ee      	beq.n	8001236 <HAL_RCC_OscConfig+0x36a>
 8001258:	e014      	b.n	8001284 <HAL_RCC_OscConfig+0x3b8>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800125a:	f7ff f875 	bl	8000348 <HAL_GetTick>
 800125e:	63f8      	str	r0, [r7, #60]	; 0x3c
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001260:	e00a      	b.n	8001278 <HAL_RCC_OscConfig+0x3ac>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001262:	f7ff f871 	bl	8000348 <HAL_GetTick>
 8001266:	4602      	mov	r2, r0
 8001268:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800126a:	1ad3      	subs	r3, r2, r3
 800126c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001270:	4293      	cmp	r3, r2
 8001272:	d901      	bls.n	8001278 <HAL_RCC_OscConfig+0x3ac>
        {
          return HAL_TIMEOUT;
 8001274:	2303      	movs	r3, #3
 8001276:	e0a1      	b.n	80013bc <HAL_RCC_OscConfig+0x4f0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001278:	4b52      	ldr	r3, [pc, #328]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 800127a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800127c:	f003 0302 	and.w	r3, r3, #2
 8001280:	2b00      	cmp	r3, #0
 8001282:	d1ee      	bne.n	8001262 <HAL_RCC_OscConfig+0x396>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	699b      	ldr	r3, [r3, #24]
 8001288:	2b00      	cmp	r3, #0
 800128a:	f000 8096 	beq.w	80013ba <HAL_RCC_OscConfig+0x4ee>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800128e:	4b4d      	ldr	r3, [pc, #308]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 8001290:	689b      	ldr	r3, [r3, #8]
 8001292:	f003 030c 	and.w	r3, r3, #12
 8001296:	2b08      	cmp	r3, #8
 8001298:	f000 808d 	beq.w	80013b6 <HAL_RCC_OscConfig+0x4ea>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	699b      	ldr	r3, [r3, #24]
 80012a0:	2b02      	cmp	r3, #2
 80012a2:	d171      	bne.n	8001388 <HAL_RCC_OscConfig+0x4bc>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012a4:	4b49      	ldr	r3, [pc, #292]	; (80013cc <HAL_RCC_OscConfig+0x500>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012aa:	f7ff f84d 	bl	8000348 <HAL_GetTick>
 80012ae:	63f8      	str	r0, [r7, #60]	; 0x3c
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80012b0:	e008      	b.n	80012c4 <HAL_RCC_OscConfig+0x3f8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012b2:	f7ff f849 	bl	8000348 <HAL_GetTick>
 80012b6:	4602      	mov	r2, r0
 80012b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80012ba:	1ad3      	subs	r3, r2, r3
 80012bc:	2b02      	cmp	r3, #2
 80012be:	d901      	bls.n	80012c4 <HAL_RCC_OscConfig+0x3f8>
          {
            return HAL_TIMEOUT;
 80012c0:	2303      	movs	r3, #3
 80012c2:	e07b      	b.n	80013bc <HAL_RCC_OscConfig+0x4f0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80012c4:	4b3f      	ldr	r3, [pc, #252]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d1f0      	bne.n	80012b2 <HAL_RCC_OscConfig+0x3e6>
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012d0:	483c      	ldr	r0, [pc, #240]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	69da      	ldr	r2, [r3, #28]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6a1b      	ldr	r3, [r3, #32]
 80012da:	431a      	orrs	r2, r3
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80012e0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80012e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	fa93 f3a3 	rbit	r3, r3
 80012ec:	60fb      	str	r3, [r7, #12]
  return(result);
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	fab3 f383 	clz	r3, r3
 80012f4:	fa01 f303 	lsl.w	r3, r1, r3
 80012f8:	431a      	orrs	r2, r3
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012fe:	085b      	lsrs	r3, r3, #1
 8001300:	1e59      	subs	r1, r3, #1
 8001302:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001306:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001308:	69bb      	ldr	r3, [r7, #24]
 800130a:	fa93 f3a3 	rbit	r3, r3
 800130e:	617b      	str	r3, [r7, #20]
  return(result);
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	fab3 f383 	clz	r3, r3
 8001316:	fa01 f303 	lsl.w	r3, r1, r3
 800131a:	431a      	orrs	r2, r3
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001320:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8001324:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001326:	6a3b      	ldr	r3, [r7, #32]
 8001328:	fa93 f3a3 	rbit	r3, r3
 800132c:	61fb      	str	r3, [r7, #28]
  return(result);
 800132e:	69fb      	ldr	r3, [r7, #28]
 8001330:	fab3 f383 	clz	r3, r3
 8001334:	fa01 f303 	lsl.w	r3, r1, r3
 8001338:	431a      	orrs	r2, r3
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800133e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8001342:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001346:	fa93 f3a3 	rbit	r3, r3
 800134a:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800134c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800134e:	fab3 f383 	clz	r3, r3
 8001352:	fa01 f303 	lsl.w	r3, r1, r3
 8001356:	4313      	orrs	r3, r2
 8001358:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800135a:	4b1c      	ldr	r3, [pc, #112]	; (80013cc <HAL_RCC_OscConfig+0x500>)
 800135c:	2201      	movs	r2, #1
 800135e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001360:	f7fe fff2 	bl	8000348 <HAL_GetTick>
 8001364:	63f8      	str	r0, [r7, #60]	; 0x3c
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001366:	e008      	b.n	800137a <HAL_RCC_OscConfig+0x4ae>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001368:	f7fe ffee 	bl	8000348 <HAL_GetTick>
 800136c:	4602      	mov	r2, r0
 800136e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001370:	1ad3      	subs	r3, r2, r3
 8001372:	2b02      	cmp	r3, #2
 8001374:	d901      	bls.n	800137a <HAL_RCC_OscConfig+0x4ae>
          {
            return HAL_TIMEOUT;
 8001376:	2303      	movs	r3, #3
 8001378:	e020      	b.n	80013bc <HAL_RCC_OscConfig+0x4f0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800137a:	4b12      	ldr	r3, [pc, #72]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001382:	2b00      	cmp	r3, #0
 8001384:	d0f0      	beq.n	8001368 <HAL_RCC_OscConfig+0x49c>
 8001386:	e018      	b.n	80013ba <HAL_RCC_OscConfig+0x4ee>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001388:	4b10      	ldr	r3, [pc, #64]	; (80013cc <HAL_RCC_OscConfig+0x500>)
 800138a:	2200      	movs	r2, #0
 800138c:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800138e:	f7fe ffdb 	bl	8000348 <HAL_GetTick>
 8001392:	63f8      	str	r0, [r7, #60]	; 0x3c
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001394:	e008      	b.n	80013a8 <HAL_RCC_OscConfig+0x4dc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001396:	f7fe ffd7 	bl	8000348 <HAL_GetTick>
 800139a:	4602      	mov	r2, r0
 800139c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800139e:	1ad3      	subs	r3, r2, r3
 80013a0:	2b02      	cmp	r3, #2
 80013a2:	d901      	bls.n	80013a8 <HAL_RCC_OscConfig+0x4dc>
          {
            return HAL_TIMEOUT;
 80013a4:	2303      	movs	r3, #3
 80013a6:	e009      	b.n	80013bc <HAL_RCC_OscConfig+0x4f0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013a8:	4b06      	ldr	r3, [pc, #24]	; (80013c4 <HAL_RCC_OscConfig+0x4f8>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d1f0      	bne.n	8001396 <HAL_RCC_OscConfig+0x4ca>
 80013b4:	e001      	b.n	80013ba <HAL_RCC_OscConfig+0x4ee>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e000      	b.n	80013bc <HAL_RCC_OscConfig+0x4f0>
    }
  }
  return HAL_OK;
 80013ba:	2300      	movs	r3, #0
}
 80013bc:	4618      	mov	r0, r3
 80013be:	3740      	adds	r7, #64	; 0x40
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	40023800 	.word	0x40023800
 80013c8:	40007000 	.word	0x40007000
 80013cc:	42470060 	.word	0x42470060

080013d0 <HAL_TIM_Base_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d101      	bne.n	80013e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80013de:	2301      	movs	r3, #1
 80013e0:	e01d      	b.n	800141e <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d106      	bne.n	80013fc <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2200      	movs	r2, #0
 80013f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80013f6:	6878      	ldr	r0, [r7, #4]
 80013f8:	f001 fd64 	bl	8002ec4 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2202      	movs	r2, #2
 8001400:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	3304      	adds	r3, #4
 800140c:	4619      	mov	r1, r3
 800140e:	4610      	mov	r0, r2
 8001410:	f000 fa3a 	bl	8001888 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2201      	movs	r2, #1
 8001418:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 800141c:	2300      	movs	r3, #0
}
 800141e:	4618      	mov	r0, r3
 8001420:	3708      	adds	r7, #8
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}

08001426 <HAL_TIM_Base_Start_IT>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001426:	b480      	push	{r7}
 8001428:	b083      	sub	sp, #12
 800142a:	af00      	add	r7, sp, #0
 800142c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	687a      	ldr	r2, [r7, #4]
 8001434:	6812      	ldr	r2, [r2, #0]
 8001436:	68d2      	ldr	r2, [r2, #12]
 8001438:	f042 0201 	orr.w	r2, r2, #1
 800143c:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	687a      	ldr	r2, [r7, #4]
 8001444:	6812      	ldr	r2, [r2, #0]
 8001446:	6812      	ldr	r2, [r2, #0]
 8001448:	f042 0201 	orr.w	r2, r2, #1
 800144c:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 800144e:	2300      	movs	r3, #0
}
 8001450:	4618      	mov	r0, r3
 8001452:	370c      	adds	r7, #12
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr

0800145c <HAL_TIM_IRQHandler>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	691b      	ldr	r3, [r3, #16]
 800146a:	f003 0302 	and.w	r3, r3, #2
 800146e:	2b02      	cmp	r3, #2
 8001470:	d122      	bne.n	80014b8 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	68db      	ldr	r3, [r3, #12]
 8001478:	f003 0302 	and.w	r3, r3, #2
 800147c:	2b02      	cmp	r3, #2
 800147e:	d11b      	bne.n	80014b8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f06f 0202 	mvn.w	r2, #2
 8001488:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	2201      	movs	r2, #1
 800148e:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	699b      	ldr	r3, [r3, #24]
 8001496:	f003 0303 	and.w	r3, r3, #3
 800149a:	2b00      	cmp	r3, #0
 800149c:	d003      	beq.n	80014a6 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800149e:	6878      	ldr	r0, [r7, #4]
 80014a0:	f000 f9d3 	bl	800184a <HAL_TIM_IC_CaptureCallback>
 80014a4:	e005      	b.n	80014b2 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80014a6:	6878      	ldr	r0, [r7, #4]
 80014a8:	f000 f9c5 	bl	8001836 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80014ac:	6878      	ldr	r0, [r7, #4]
 80014ae:	f000 f9d6 	bl	800185e <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2200      	movs	r2, #0
 80014b6:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	691b      	ldr	r3, [r3, #16]
 80014be:	f003 0304 	and.w	r3, r3, #4
 80014c2:	2b04      	cmp	r3, #4
 80014c4:	d122      	bne.n	800150c <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	68db      	ldr	r3, [r3, #12]
 80014cc:	f003 0304 	and.w	r3, r3, #4
 80014d0:	2b04      	cmp	r3, #4
 80014d2:	d11b      	bne.n	800150c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f06f 0204 	mvn.w	r2, #4
 80014dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	2202      	movs	r2, #2
 80014e2:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	699b      	ldr	r3, [r3, #24]
 80014ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d003      	beq.n	80014fa <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f000 f9a9 	bl	800184a <HAL_TIM_IC_CaptureCallback>
 80014f8:	e005      	b.n	8001506 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80014fa:	6878      	ldr	r0, [r7, #4]
 80014fc:	f000 f99b 	bl	8001836 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001500:	6878      	ldr	r0, [r7, #4]
 8001502:	f000 f9ac 	bl	800185e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2200      	movs	r2, #0
 800150a:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	691b      	ldr	r3, [r3, #16]
 8001512:	f003 0308 	and.w	r3, r3, #8
 8001516:	2b08      	cmp	r3, #8
 8001518:	d122      	bne.n	8001560 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	68db      	ldr	r3, [r3, #12]
 8001520:	f003 0308 	and.w	r3, r3, #8
 8001524:	2b08      	cmp	r3, #8
 8001526:	d11b      	bne.n	8001560 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f06f 0208 	mvn.w	r2, #8
 8001530:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2204      	movs	r2, #4
 8001536:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	69db      	ldr	r3, [r3, #28]
 800153e:	f003 0303 	and.w	r3, r3, #3
 8001542:	2b00      	cmp	r3, #0
 8001544:	d003      	beq.n	800154e <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001546:	6878      	ldr	r0, [r7, #4]
 8001548:	f000 f97f 	bl	800184a <HAL_TIM_IC_CaptureCallback>
 800154c:	e005      	b.n	800155a <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800154e:	6878      	ldr	r0, [r7, #4]
 8001550:	f000 f971 	bl	8001836 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8001554:	6878      	ldr	r0, [r7, #4]
 8001556:	f000 f982 	bl	800185e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	2200      	movs	r2, #0
 800155e:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	691b      	ldr	r3, [r3, #16]
 8001566:	f003 0310 	and.w	r3, r3, #16
 800156a:	2b10      	cmp	r3, #16
 800156c:	d122      	bne.n	80015b4 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	68db      	ldr	r3, [r3, #12]
 8001574:	f003 0310 	and.w	r3, r3, #16
 8001578:	2b10      	cmp	r3, #16
 800157a:	d11b      	bne.n	80015b4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f06f 0210 	mvn.w	r2, #16
 8001584:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2208      	movs	r2, #8
 800158a:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	69db      	ldr	r3, [r3, #28]
 8001592:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001596:	2b00      	cmp	r3, #0
 8001598:	d003      	beq.n	80015a2 <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800159a:	6878      	ldr	r0, [r7, #4]
 800159c:	f000 f955 	bl	800184a <HAL_TIM_IC_CaptureCallback>
 80015a0:	e005      	b.n	80015ae <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	f000 f947 	bl	8001836 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015a8:	6878      	ldr	r0, [r7, #4]
 80015aa:	f000 f958 	bl	800185e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	2200      	movs	r2, #0
 80015b2:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	691b      	ldr	r3, [r3, #16]
 80015ba:	f003 0301 	and.w	r3, r3, #1
 80015be:	2b01      	cmp	r3, #1
 80015c0:	d10e      	bne.n	80015e0 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	68db      	ldr	r3, [r3, #12]
 80015c8:	f003 0301 	and.w	r3, r3, #1
 80015cc:	2b01      	cmp	r3, #1
 80015ce:	d107      	bne.n	80015e0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f06f 0201 	mvn.w	r2, #1
 80015d8:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80015da:	6878      	ldr	r0, [r7, #4]
 80015dc:	f000 f921 	bl	8001822 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	691b      	ldr	r3, [r3, #16]
 80015e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015ea:	2b80      	cmp	r3, #128	; 0x80
 80015ec:	d10e      	bne.n	800160c <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	68db      	ldr	r3, [r3, #12]
 80015f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015f8:	2b80      	cmp	r3, #128	; 0x80
 80015fa:	d107      	bne.n	800160c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001604:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001606:	6878      	ldr	r0, [r7, #4]
 8001608:	f000 fae0 	bl	8001bcc <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	691b      	ldr	r3, [r3, #16]
 8001612:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001616:	2b40      	cmp	r3, #64	; 0x40
 8001618:	d10e      	bne.n	8001638 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	68db      	ldr	r3, [r3, #12]
 8001620:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001624:	2b40      	cmp	r3, #64	; 0x40
 8001626:	d107      	bne.n	8001638 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001630:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001632:	6878      	ldr	r0, [r7, #4]
 8001634:	f000 f91d 	bl	8001872 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	691b      	ldr	r3, [r3, #16]
 800163e:	f003 0320 	and.w	r3, r3, #32
 8001642:	2b20      	cmp	r3, #32
 8001644:	d10e      	bne.n	8001664 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	68db      	ldr	r3, [r3, #12]
 800164c:	f003 0320 	and.w	r3, r3, #32
 8001650:	2b20      	cmp	r3, #32
 8001652:	d107      	bne.n	8001664 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f06f 0220 	mvn.w	r2, #32
 800165c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 800165e:	6878      	ldr	r0, [r7, #4]
 8001660:	f000 faaa 	bl	8001bb8 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8001664:	bf00      	nop
 8001666:	3708      	adds	r7, #8
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}

0800166c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig: pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
 8001674:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8001676:	2300      	movs	r3, #0
 8001678:	60fb      	str	r3, [r7, #12]
    
  /* Process Locked */
  __HAL_LOCK(htim);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001680:	2b01      	cmp	r3, #1
 8001682:	d101      	bne.n	8001688 <HAL_TIM_ConfigClockSource+0x1c>
 8001684:	2302      	movs	r3, #2
 8001686:	e0c8      	b.n	800181a <HAL_TIM_ConfigClockSource+0x1ae>
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2201      	movs	r2, #1
 800168c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	2202      	movs	r2, #2
 8001694:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	689b      	ldr	r3, [r3, #8]
 800169e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80016a6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80016ae:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	68fa      	ldr	r2, [r7, #12]
 80016b6:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	2b40      	cmp	r3, #64	; 0x40
 80016be:	d077      	beq.n	80017b0 <HAL_TIM_ConfigClockSource+0x144>
 80016c0:	2b40      	cmp	r3, #64	; 0x40
 80016c2:	d80e      	bhi.n	80016e2 <HAL_TIM_ConfigClockSource+0x76>
 80016c4:	2b10      	cmp	r3, #16
 80016c6:	f000 808a 	beq.w	80017de <HAL_TIM_ConfigClockSource+0x172>
 80016ca:	2b10      	cmp	r3, #16
 80016cc:	d802      	bhi.n	80016d4 <HAL_TIM_ConfigClockSource+0x68>
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d07e      	beq.n	80017d0 <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 80016d2:	e099      	b.n	8001808 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80016d4:	2b20      	cmp	r3, #32
 80016d6:	f000 8089 	beq.w	80017ec <HAL_TIM_ConfigClockSource+0x180>
 80016da:	2b30      	cmp	r3, #48	; 0x30
 80016dc:	f000 808d 	beq.w	80017fa <HAL_TIM_ConfigClockSource+0x18e>
    break;    
 80016e0:	e092      	b.n	8001808 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80016e2:	2b70      	cmp	r3, #112	; 0x70
 80016e4:	d016      	beq.n	8001714 <HAL_TIM_ConfigClockSource+0xa8>
 80016e6:	2b70      	cmp	r3, #112	; 0x70
 80016e8:	d804      	bhi.n	80016f4 <HAL_TIM_ConfigClockSource+0x88>
 80016ea:	2b50      	cmp	r3, #80	; 0x50
 80016ec:	d040      	beq.n	8001770 <HAL_TIM_ConfigClockSource+0x104>
 80016ee:	2b60      	cmp	r3, #96	; 0x60
 80016f0:	d04e      	beq.n	8001790 <HAL_TIM_ConfigClockSource+0x124>
    break;    
 80016f2:	e089      	b.n	8001808 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80016f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80016f8:	d003      	beq.n	8001702 <HAL_TIM_ConfigClockSource+0x96>
 80016fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80016fe:	d024      	beq.n	800174a <HAL_TIM_ConfigClockSource+0xde>
    break;    
 8001700:	e082      	b.n	8001808 <HAL_TIM_ConfigClockSource+0x19c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	687a      	ldr	r2, [r7, #4]
 8001708:	6812      	ldr	r2, [r2, #0]
 800170a:	6892      	ldr	r2, [r2, #8]
 800170c:	f022 0207 	bic.w	r2, r2, #7
 8001710:	609a      	str	r2, [r3, #8]
    break;
 8001712:	e079      	b.n	8001808 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6818      	ldr	r0, [r3, #0]
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	6899      	ldr	r1, [r3, #8]
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	685a      	ldr	r2, [r3, #4]
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	f000 f9e1 	bl	8001aea <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001736:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800173e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	68fa      	ldr	r2, [r7, #12]
 8001746:	609a      	str	r2, [r3, #8]
    break;
 8001748:	e05e      	b.n	8001808 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6818      	ldr	r0, [r3, #0]
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	6899      	ldr	r1, [r3, #8]
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	685a      	ldr	r2, [r3, #4]
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	68db      	ldr	r3, [r3, #12]
 800175a:	f000 f9c6 	bl	8001aea <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	687a      	ldr	r2, [r7, #4]
 8001764:	6812      	ldr	r2, [r2, #0]
 8001766:	6892      	ldr	r2, [r2, #8]
 8001768:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800176c:	609a      	str	r2, [r3, #8]
    break;
 800176e:	e04b      	b.n	8001808 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6818      	ldr	r0, [r3, #0]
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	6859      	ldr	r1, [r3, #4]
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	461a      	mov	r2, r3
 800177e:	f000 f92d 	bl	80019dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	2150      	movs	r1, #80	; 0x50
 8001788:	4618      	mov	r0, r3
 800178a:	f000 f98e 	bl	8001aaa <TIM_ITRx_SetConfig>
    break;
 800178e:	e03b      	b.n	8001808 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6818      	ldr	r0, [r3, #0]
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	6859      	ldr	r1, [r3, #4]
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	68db      	ldr	r3, [r3, #12]
 800179c:	461a      	mov	r2, r3
 800179e:	f000 f950 	bl	8001a42 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	2160      	movs	r1, #96	; 0x60
 80017a8:	4618      	mov	r0, r3
 80017aa:	f000 f97e 	bl	8001aaa <TIM_ITRx_SetConfig>
    break;
 80017ae:	e02b      	b.n	8001808 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6818      	ldr	r0, [r3, #0]
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	6859      	ldr	r1, [r3, #4]
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	68db      	ldr	r3, [r3, #12]
 80017bc:	461a      	mov	r2, r3
 80017be:	f000 f90d 	bl	80019dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	2140      	movs	r1, #64	; 0x40
 80017c8:	4618      	mov	r0, r3
 80017ca:	f000 f96e 	bl	8001aaa <TIM_ITRx_SetConfig>
    break;
 80017ce:	e01b      	b.n	8001808 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2100      	movs	r1, #0
 80017d6:	4618      	mov	r0, r3
 80017d8:	f000 f967 	bl	8001aaa <TIM_ITRx_SetConfig>
    break;
 80017dc:	e014      	b.n	8001808 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	2110      	movs	r1, #16
 80017e4:	4618      	mov	r0, r3
 80017e6:	f000 f960 	bl	8001aaa <TIM_ITRx_SetConfig>
    break;
 80017ea:	e00d      	b.n	8001808 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	2120      	movs	r1, #32
 80017f2:	4618      	mov	r0, r3
 80017f4:	f000 f959 	bl	8001aaa <TIM_ITRx_SetConfig>
    break;
 80017f8:	e006      	b.n	8001808 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	2130      	movs	r1, #48	; 0x30
 8001800:	4618      	mov	r0, r3
 8001802:	f000 f952 	bl	8001aaa <TIM_ITRx_SetConfig>
    break;
 8001806:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2201      	movs	r2, #1
 800180c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2200      	movs	r2, #0
 8001814:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8001818:	2300      	movs	r3, #0
}
 800181a:	4618      	mov	r0, r3
 800181c:	3710      	adds	r7, #16
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}

08001822 <HAL_TIM_PeriodElapsedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001822:	b480      	push	{r7}
 8001824:	b083      	sub	sp, #12
 8001826:	af00      	add	r7, sp, #0
 8001828:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800182a:	bf00      	nop
 800182c:	370c      	adds	r7, #12
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr

08001836 <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001836:	b480      	push	{r7}
 8001838:	b083      	sub	sp, #12
 800183a:	af00      	add	r7, sp, #0
 800183c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800183e:	bf00      	nop
 8001840:	370c      	adds	r7, #12
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr

0800184a <HAL_TIM_IC_CaptureCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800184a:	b480      	push	{r7}
 800184c:	b083      	sub	sp, #12
 800184e:	af00      	add	r7, sp, #0
 8001850:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001852:	bf00      	nop
 8001854:	370c      	adds	r7, #12
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr

0800185e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800185e:	b480      	push	{r7}
 8001860:	b083      	sub	sp, #12
 8001862:	af00      	add	r7, sp, #0
 8001864:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001866:	bf00      	nop
 8001868:	370c      	adds	r7, #12
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr

08001872 <HAL_TIM_TriggerCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001872:	b480      	push	{r7}
 8001874:	b083      	sub	sp, #12
 8001876:	af00      	add	r7, sp, #0
 8001878:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800187a:	bf00      	nop
 800187c:	370c      	adds	r7, #12
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
	...

08001888 <TIM_Base_SetConfig>:
  * @param  TIMx: TIM peripheral
  * @param  Structure: pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001888:	b480      	push	{r7}
 800188a:	b085      	sub	sp, #20
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8001892:	2300      	movs	r3, #0
 8001894:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	4a44      	ldr	r2, [pc, #272]	; (80019b0 <TIM_Base_SetConfig+0x128>)
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d013      	beq.n	80018cc <TIM_Base_SetConfig+0x44>
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018aa:	d00f      	beq.n	80018cc <TIM_Base_SetConfig+0x44>
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	4a41      	ldr	r2, [pc, #260]	; (80019b4 <TIM_Base_SetConfig+0x12c>)
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d00b      	beq.n	80018cc <TIM_Base_SetConfig+0x44>
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	4a40      	ldr	r2, [pc, #256]	; (80019b8 <TIM_Base_SetConfig+0x130>)
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d007      	beq.n	80018cc <TIM_Base_SetConfig+0x44>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	4a3f      	ldr	r2, [pc, #252]	; (80019bc <TIM_Base_SetConfig+0x134>)
 80018c0:	4293      	cmp	r3, r2
 80018c2:	d003      	beq.n	80018cc <TIM_Base_SetConfig+0x44>
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	4a3e      	ldr	r2, [pc, #248]	; (80019c0 <TIM_Base_SetConfig+0x138>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d101      	bne.n	80018d0 <TIM_Base_SetConfig+0x48>
 80018cc:	2301      	movs	r3, #1
 80018ce:	e000      	b.n	80018d2 <TIM_Base_SetConfig+0x4a>
 80018d0:	2300      	movs	r3, #0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d008      	beq.n	80018e8 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80018dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	68fa      	ldr	r2, [r7, #12]
 80018e4:	4313      	orrs	r3, r2
 80018e6:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	4a31      	ldr	r2, [pc, #196]	; (80019b0 <TIM_Base_SetConfig+0x128>)
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d02b      	beq.n	8001948 <TIM_Base_SetConfig+0xc0>
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018f6:	d027      	beq.n	8001948 <TIM_Base_SetConfig+0xc0>
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	4a2e      	ldr	r2, [pc, #184]	; (80019b4 <TIM_Base_SetConfig+0x12c>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d023      	beq.n	8001948 <TIM_Base_SetConfig+0xc0>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	4a2d      	ldr	r2, [pc, #180]	; (80019b8 <TIM_Base_SetConfig+0x130>)
 8001904:	4293      	cmp	r3, r2
 8001906:	d01f      	beq.n	8001948 <TIM_Base_SetConfig+0xc0>
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	4a2c      	ldr	r2, [pc, #176]	; (80019bc <TIM_Base_SetConfig+0x134>)
 800190c:	4293      	cmp	r3, r2
 800190e:	d01b      	beq.n	8001948 <TIM_Base_SetConfig+0xc0>
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	4a2b      	ldr	r2, [pc, #172]	; (80019c0 <TIM_Base_SetConfig+0x138>)
 8001914:	4293      	cmp	r3, r2
 8001916:	d017      	beq.n	8001948 <TIM_Base_SetConfig+0xc0>
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	4a2a      	ldr	r2, [pc, #168]	; (80019c4 <TIM_Base_SetConfig+0x13c>)
 800191c:	4293      	cmp	r3, r2
 800191e:	d013      	beq.n	8001948 <TIM_Base_SetConfig+0xc0>
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	4a29      	ldr	r2, [pc, #164]	; (80019c8 <TIM_Base_SetConfig+0x140>)
 8001924:	4293      	cmp	r3, r2
 8001926:	d00f      	beq.n	8001948 <TIM_Base_SetConfig+0xc0>
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	4a28      	ldr	r2, [pc, #160]	; (80019cc <TIM_Base_SetConfig+0x144>)
 800192c:	4293      	cmp	r3, r2
 800192e:	d00b      	beq.n	8001948 <TIM_Base_SetConfig+0xc0>
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	4a27      	ldr	r2, [pc, #156]	; (80019d0 <TIM_Base_SetConfig+0x148>)
 8001934:	4293      	cmp	r3, r2
 8001936:	d007      	beq.n	8001948 <TIM_Base_SetConfig+0xc0>
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	4a26      	ldr	r2, [pc, #152]	; (80019d4 <TIM_Base_SetConfig+0x14c>)
 800193c:	4293      	cmp	r3, r2
 800193e:	d003      	beq.n	8001948 <TIM_Base_SetConfig+0xc0>
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	4a25      	ldr	r2, [pc, #148]	; (80019d8 <TIM_Base_SetConfig+0x150>)
 8001944:	4293      	cmp	r3, r2
 8001946:	d101      	bne.n	800194c <TIM_Base_SetConfig+0xc4>
 8001948:	2301      	movs	r3, #1
 800194a:	e000      	b.n	800194e <TIM_Base_SetConfig+0xc6>
 800194c:	2300      	movs	r3, #0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d008      	beq.n	8001964 <TIM_Base_SetConfig+0xdc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001958:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	68db      	ldr	r3, [r3, #12]
 800195e:	68fa      	ldr	r2, [r7, #12]
 8001960:	4313      	orrs	r3, r2
 8001962:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	68fa      	ldr	r2, [r7, #12]
 8001968:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	689a      	ldr	r2, [r3, #8]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	4a0c      	ldr	r2, [pc, #48]	; (80019b0 <TIM_Base_SetConfig+0x128>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d003      	beq.n	800198a <TIM_Base_SetConfig+0x102>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	4a0e      	ldr	r2, [pc, #56]	; (80019c0 <TIM_Base_SetConfig+0x138>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d101      	bne.n	800198e <TIM_Base_SetConfig+0x106>
 800198a:	2301      	movs	r3, #1
 800198c:	e000      	b.n	8001990 <TIM_Base_SetConfig+0x108>
 800198e:	2300      	movs	r3, #0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d003      	beq.n	800199c <TIM_Base_SetConfig+0x114>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	691a      	ldr	r2, [r3, #16]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2201      	movs	r2, #1
 80019a0:	615a      	str	r2, [r3, #20]
}
 80019a2:	bf00      	nop
 80019a4:	3714      	adds	r7, #20
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	40010000 	.word	0x40010000
 80019b4:	40000400 	.word	0x40000400
 80019b8:	40000800 	.word	0x40000800
 80019bc:	40000c00 	.word	0x40000c00
 80019c0:	40010400 	.word	0x40010400
 80019c4:	40014000 	.word	0x40014000
 80019c8:	40014400 	.word	0x40014400
 80019cc:	40014800 	.word	0x40014800
 80019d0:	40001800 	.word	0x40001800
 80019d4:	40001c00 	.word	0x40001c00
 80019d8:	40002000 	.word	0x40002000

080019dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80019dc:	b480      	push	{r7}
 80019de:	b087      	sub	sp, #28
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	60f8      	str	r0, [r7, #12]
 80019e4:	60b9      	str	r1, [r7, #8]
 80019e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 80019e8:	2300      	movs	r3, #0
 80019ea:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80019ec:	2300      	movs	r3, #0
 80019ee:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	6a1b      	ldr	r3, [r3, #32]
 80019f4:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	6a1b      	ldr	r3, [r3, #32]
 80019fa:	f023 0201 	bic.w	r2, r3, #1
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	699b      	ldr	r3, [r3, #24]
 8001a06:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001a0e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	011b      	lsls	r3, r3, #4
 8001a14:	697a      	ldr	r2, [r7, #20]
 8001a16:	4313      	orrs	r3, r2
 8001a18:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	f023 030a 	bic.w	r3, r3, #10
 8001a20:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 8001a22:	693a      	ldr	r2, [r7, #16]
 8001a24:	68bb      	ldr	r3, [r7, #8]
 8001a26:	4313      	orrs	r3, r2
 8001a28:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	697a      	ldr	r2, [r7, #20]
 8001a2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	693a      	ldr	r2, [r7, #16]
 8001a34:	621a      	str	r2, [r3, #32]
}
 8001a36:	bf00      	nop
 8001a38:	371c      	adds	r7, #28
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr

08001a42 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001a42:	b480      	push	{r7}
 8001a44:	b087      	sub	sp, #28
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	60f8      	str	r0, [r7, #12]
 8001a4a:	60b9      	str	r1, [r7, #8]
 8001a4c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8001a52:	2300      	movs	r3, #0
 8001a54:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	6a1b      	ldr	r3, [r3, #32]
 8001a5a:	f023 0210 	bic.w	r2, r3, #16
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	699b      	ldr	r3, [r3, #24]
 8001a66:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	6a1b      	ldr	r3, [r3, #32]
 8001a6c:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001a6e:	697b      	ldr	r3, [r7, #20]
 8001a70:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001a74:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	031b      	lsls	r3, r3, #12
 8001a7a:	697a      	ldr	r2, [r7, #20]
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001a80:	693b      	ldr	r3, [r7, #16]
 8001a82:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001a86:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	011b      	lsls	r3, r3, #4
 8001a8c:	693a      	ldr	r2, [r7, #16]
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	697a      	ldr	r2, [r7, #20]
 8001a96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	693a      	ldr	r2, [r7, #16]
 8001a9c:	621a      	str	r2, [r3, #32]
}
 8001a9e:	bf00      	nop
 8001aa0:	371c      	adds	r7, #28
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr

08001aaa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
 8001aaa:	b480      	push	{r7}
 8001aac:	b085      	sub	sp, #20
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	6078      	str	r0, [r7, #4]
 8001ab2:	460b      	mov	r3, r1
 8001ab4:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ac6:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8001ac8:	887b      	ldrh	r3, [r7, #2]
 8001aca:	f043 0307 	orr.w	r3, r3, #7
 8001ace:	b29b      	uxth	r3, r3
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	4313      	orrs	r3, r2
 8001ad6:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	68fa      	ldr	r2, [r7, #12]
 8001adc:	609a      	str	r2, [r3, #8]
}
 8001ade:	bf00      	nop
 8001ae0:	3714      	adds	r7, #20
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr

08001aea <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001aea:	b480      	push	{r7}
 8001aec:	b087      	sub	sp, #28
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	60f8      	str	r0, [r7, #12]
 8001af2:	60b9      	str	r1, [r7, #8]
 8001af4:	607a      	str	r2, [r7, #4]
 8001af6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8001af8:	2300      	movs	r3, #0
 8001afa:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001b08:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	021a      	lsls	r2, r3, #8
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	431a      	orrs	r2, r3
 8001b12:	68bb      	ldr	r3, [r7, #8]
 8001b14:	4313      	orrs	r3, r2
 8001b16:	697a      	ldr	r2, [r7, #20]
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	697a      	ldr	r2, [r7, #20]
 8001b20:	609a      	str	r2, [r3, #8]
} 
 8001b22:	bf00      	nop
 8001b24:	371c      	adds	r7, #28
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr

08001b2e <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8001b2e:	b480      	push	{r7}
 8001b30:	b083      	sub	sp, #12
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	6078      	str	r0, [r7, #4]
 8001b36:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001b3e:	2b01      	cmp	r3, #1
 8001b40:	d101      	bne.n	8001b46 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001b42:	2302      	movs	r3, #2
 8001b44:	e032      	b.n	8001bac <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2201      	movs	r2, #1
 8001b4a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2202      	movs	r2, #2
 8001b52:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	687a      	ldr	r2, [r7, #4]
 8001b5c:	6812      	ldr	r2, [r2, #0]
 8001b5e:	6852      	ldr	r2, [r2, #4]
 8001b60:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001b64:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	687a      	ldr	r2, [r7, #4]
 8001b6c:	6812      	ldr	r2, [r2, #0]
 8001b6e:	6851      	ldr	r1, [r2, #4]
 8001b70:	683a      	ldr	r2, [r7, #0]
 8001b72:	6812      	ldr	r2, [r2, #0]
 8001b74:	430a      	orrs	r2, r1
 8001b76:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	687a      	ldr	r2, [r7, #4]
 8001b7e:	6812      	ldr	r2, [r2, #0]
 8001b80:	6892      	ldr	r2, [r2, #8]
 8001b82:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001b86:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	687a      	ldr	r2, [r7, #4]
 8001b8e:	6812      	ldr	r2, [r2, #0]
 8001b90:	6891      	ldr	r1, [r2, #8]
 8001b92:	683a      	ldr	r2, [r7, #0]
 8001b94:	6852      	ldr	r2, [r2, #4]
 8001b96:	430a      	orrs	r2, r1
 8001b98:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8001baa:	2300      	movs	r3, #0
} 
 8001bac:	4618      	mov	r0, r3
 8001bae:	370c      	adds	r7, #12
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb6:	4770      	bx	lr

08001bb8 <HAL_TIMEx_CommutationCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b083      	sub	sp, #12
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8001bc0:	bf00      	nop
 8001bc2:	370c      	adds	r7, #12
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bca:	4770      	bx	lr

08001bcc <HAL_TIMEx_BreakCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001bd4:	bf00      	nop
 8001bd6:	370c      	adds	r7, #12
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr

08001be0 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d101      	bne.n	8001bf2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	e03f      	b.n	8001c72 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001bf8:	b2db      	uxtb	r3, r3
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d106      	bne.n	8001c0c <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2200      	movs	r2, #0
 8001c02:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8001c06:	6878      	ldr	r0, [r7, #4]
 8001c08:	f001 f992 	bl	8002f30 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2224      	movs	r2, #36	; 0x24
 8001c10:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	687a      	ldr	r2, [r7, #4]
 8001c1a:	6812      	ldr	r2, [r2, #0]
 8001c1c:	68d2      	ldr	r2, [r2, #12]
 8001c1e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001c22:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001c24:	6878      	ldr	r0, [r7, #4]
 8001c26:	f000 f829 	bl	8001c7c <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	687a      	ldr	r2, [r7, #4]
 8001c30:	6812      	ldr	r2, [r2, #0]
 8001c32:	6912      	ldr	r2, [r2, #16]
 8001c34:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001c38:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	687a      	ldr	r2, [r7, #4]
 8001c40:	6812      	ldr	r2, [r2, #0]
 8001c42:	6952      	ldr	r2, [r2, #20]
 8001c44:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001c48:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	6812      	ldr	r2, [r2, #0]
 8001c52:	68d2      	ldr	r2, [r2, #12]
 8001c54:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001c58:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2220      	movs	r2, #32
 8001c64:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2220      	movs	r2, #32
 8001c6c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8001c70:	2300      	movs	r3, #0
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	3708      	adds	r7, #8
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
	...

08001c7c <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001c7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c7e:	b085      	sub	sp, #20
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8001c84:	2300      	movs	r3, #0
 8001c86:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	691b      	ldr	r3, [r3, #16]
 8001c8e:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001c96:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	68db      	ldr	r3, [r3, #12]
 8001c9c:	68fa      	ldr	r2, [r7, #12]
 8001c9e:	4313      	orrs	r3, r2
 8001ca0:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	68fa      	ldr	r2, [r7, #12]
 8001ca8:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8001cb8:	f023 030c 	bic.w	r3, r3, #12
 8001cbc:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	689a      	ldr	r2, [r3, #8]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	691b      	ldr	r3, [r3, #16]
 8001cc6:	431a      	orrs	r2, r3
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	695b      	ldr	r3, [r3, #20]
 8001ccc:	431a      	orrs	r2, r3
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	69db      	ldr	r3, [r3, #28]
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	68fa      	ldr	r2, [r7, #12]
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	68fa      	ldr	r2, [r7, #12]
 8001ce0:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	695b      	ldr	r3, [r3, #20]
 8001ce8:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001cf0:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	699b      	ldr	r3, [r3, #24]
 8001cf6:	68fa      	ldr	r2, [r7, #12]
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	68fa      	ldr	r2, [r7, #12]
 8001d02:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	69db      	ldr	r3, [r3, #28]
 8001d08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d0c:	f040 80e4 	bne.w	8001ed8 <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4aab      	ldr	r2, [pc, #684]	; (8001fc4 <UART_SetConfig+0x348>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d004      	beq.n	8001d24 <UART_SetConfig+0xa8>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4aaa      	ldr	r2, [pc, #680]	; (8001fc8 <UART_SetConfig+0x34c>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d16c      	bne.n	8001dfe <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681c      	ldr	r4, [r3, #0]
 8001d28:	f7fe ffc2 	bl	8000cb0 <HAL_RCC_GetPCLK2Freq>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	4613      	mov	r3, r2
 8001d30:	009b      	lsls	r3, r3, #2
 8001d32:	4413      	add	r3, r2
 8001d34:	009a      	lsls	r2, r3, #2
 8001d36:	441a      	add	r2, r3
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	005b      	lsls	r3, r3, #1
 8001d3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d42:	4aa2      	ldr	r2, [pc, #648]	; (8001fcc <UART_SetConfig+0x350>)
 8001d44:	fba2 2303 	umull	r2, r3, r2, r3
 8001d48:	095b      	lsrs	r3, r3, #5
 8001d4a:	011d      	lsls	r5, r3, #4
 8001d4c:	f7fe ffb0 	bl	8000cb0 <HAL_RCC_GetPCLK2Freq>
 8001d50:	4602      	mov	r2, r0
 8001d52:	4613      	mov	r3, r2
 8001d54:	009b      	lsls	r3, r3, #2
 8001d56:	4413      	add	r3, r2
 8001d58:	009a      	lsls	r2, r3, #2
 8001d5a:	441a      	add	r2, r3
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	005b      	lsls	r3, r3, #1
 8001d62:	fbb2 f6f3 	udiv	r6, r2, r3
 8001d66:	f7fe ffa3 	bl	8000cb0 <HAL_RCC_GetPCLK2Freq>
 8001d6a:	4602      	mov	r2, r0
 8001d6c:	4613      	mov	r3, r2
 8001d6e:	009b      	lsls	r3, r3, #2
 8001d70:	4413      	add	r3, r2
 8001d72:	009a      	lsls	r2, r3, #2
 8001d74:	441a      	add	r2, r3
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	005b      	lsls	r3, r3, #1
 8001d7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d80:	4a92      	ldr	r2, [pc, #584]	; (8001fcc <UART_SetConfig+0x350>)
 8001d82:	fba2 2303 	umull	r2, r3, r2, r3
 8001d86:	095b      	lsrs	r3, r3, #5
 8001d88:	2264      	movs	r2, #100	; 0x64
 8001d8a:	fb02 f303 	mul.w	r3, r2, r3
 8001d8e:	1af3      	subs	r3, r6, r3
 8001d90:	00db      	lsls	r3, r3, #3
 8001d92:	3332      	adds	r3, #50	; 0x32
 8001d94:	4a8d      	ldr	r2, [pc, #564]	; (8001fcc <UART_SetConfig+0x350>)
 8001d96:	fba2 2303 	umull	r2, r3, r2, r3
 8001d9a:	095b      	lsrs	r3, r3, #5
 8001d9c:	005b      	lsls	r3, r3, #1
 8001d9e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001da2:	441d      	add	r5, r3
 8001da4:	f7fe ff84 	bl	8000cb0 <HAL_RCC_GetPCLK2Freq>
 8001da8:	4602      	mov	r2, r0
 8001daa:	4613      	mov	r3, r2
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	4413      	add	r3, r2
 8001db0:	009a      	lsls	r2, r3, #2
 8001db2:	441a      	add	r2, r3
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	005b      	lsls	r3, r3, #1
 8001dba:	fbb2 f6f3 	udiv	r6, r2, r3
 8001dbe:	f7fe ff77 	bl	8000cb0 <HAL_RCC_GetPCLK2Freq>
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	4613      	mov	r3, r2
 8001dc6:	009b      	lsls	r3, r3, #2
 8001dc8:	4413      	add	r3, r2
 8001dca:	009a      	lsls	r2, r3, #2
 8001dcc:	441a      	add	r2, r3
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	005b      	lsls	r3, r3, #1
 8001dd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dd8:	4a7c      	ldr	r2, [pc, #496]	; (8001fcc <UART_SetConfig+0x350>)
 8001dda:	fba2 2303 	umull	r2, r3, r2, r3
 8001dde:	095b      	lsrs	r3, r3, #5
 8001de0:	2264      	movs	r2, #100	; 0x64
 8001de2:	fb02 f303 	mul.w	r3, r2, r3
 8001de6:	1af3      	subs	r3, r6, r3
 8001de8:	00db      	lsls	r3, r3, #3
 8001dea:	3332      	adds	r3, #50	; 0x32
 8001dec:	4a77      	ldr	r2, [pc, #476]	; (8001fcc <UART_SetConfig+0x350>)
 8001dee:	fba2 2303 	umull	r2, r3, r2, r3
 8001df2:	095b      	lsrs	r3, r3, #5
 8001df4:	f003 0307 	and.w	r3, r3, #7
 8001df8:	442b      	add	r3, r5
 8001dfa:	60a3      	str	r3, [r4, #8]
 8001dfc:	e154      	b.n	80020a8 <UART_SetConfig+0x42c>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681c      	ldr	r4, [r3, #0]
 8001e02:	f7fe ff33 	bl	8000c6c <HAL_RCC_GetPCLK1Freq>
 8001e06:	4602      	mov	r2, r0
 8001e08:	4613      	mov	r3, r2
 8001e0a:	009b      	lsls	r3, r3, #2
 8001e0c:	4413      	add	r3, r2
 8001e0e:	009a      	lsls	r2, r3, #2
 8001e10:	441a      	add	r2, r3
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	005b      	lsls	r3, r3, #1
 8001e18:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e1c:	4a6b      	ldr	r2, [pc, #428]	; (8001fcc <UART_SetConfig+0x350>)
 8001e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e22:	095b      	lsrs	r3, r3, #5
 8001e24:	011d      	lsls	r5, r3, #4
 8001e26:	f7fe ff21 	bl	8000c6c <HAL_RCC_GetPCLK1Freq>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	4613      	mov	r3, r2
 8001e2e:	009b      	lsls	r3, r3, #2
 8001e30:	4413      	add	r3, r2
 8001e32:	009a      	lsls	r2, r3, #2
 8001e34:	441a      	add	r2, r3
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	005b      	lsls	r3, r3, #1
 8001e3c:	fbb2 f6f3 	udiv	r6, r2, r3
 8001e40:	f7fe ff14 	bl	8000c6c <HAL_RCC_GetPCLK1Freq>
 8001e44:	4602      	mov	r2, r0
 8001e46:	4613      	mov	r3, r2
 8001e48:	009b      	lsls	r3, r3, #2
 8001e4a:	4413      	add	r3, r2
 8001e4c:	009a      	lsls	r2, r3, #2
 8001e4e:	441a      	add	r2, r3
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	005b      	lsls	r3, r3, #1
 8001e56:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e5a:	4a5c      	ldr	r2, [pc, #368]	; (8001fcc <UART_SetConfig+0x350>)
 8001e5c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e60:	095b      	lsrs	r3, r3, #5
 8001e62:	2264      	movs	r2, #100	; 0x64
 8001e64:	fb02 f303 	mul.w	r3, r2, r3
 8001e68:	1af3      	subs	r3, r6, r3
 8001e6a:	00db      	lsls	r3, r3, #3
 8001e6c:	3332      	adds	r3, #50	; 0x32
 8001e6e:	4a57      	ldr	r2, [pc, #348]	; (8001fcc <UART_SetConfig+0x350>)
 8001e70:	fba2 2303 	umull	r2, r3, r2, r3
 8001e74:	095b      	lsrs	r3, r3, #5
 8001e76:	005b      	lsls	r3, r3, #1
 8001e78:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001e7c:	441d      	add	r5, r3
 8001e7e:	f7fe fef5 	bl	8000c6c <HAL_RCC_GetPCLK1Freq>
 8001e82:	4602      	mov	r2, r0
 8001e84:	4613      	mov	r3, r2
 8001e86:	009b      	lsls	r3, r3, #2
 8001e88:	4413      	add	r3, r2
 8001e8a:	009a      	lsls	r2, r3, #2
 8001e8c:	441a      	add	r2, r3
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	685b      	ldr	r3, [r3, #4]
 8001e92:	005b      	lsls	r3, r3, #1
 8001e94:	fbb2 f6f3 	udiv	r6, r2, r3
 8001e98:	f7fe fee8 	bl	8000c6c <HAL_RCC_GetPCLK1Freq>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	4613      	mov	r3, r2
 8001ea0:	009b      	lsls	r3, r3, #2
 8001ea2:	4413      	add	r3, r2
 8001ea4:	009a      	lsls	r2, r3, #2
 8001ea6:	441a      	add	r2, r3
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	005b      	lsls	r3, r3, #1
 8001eae:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eb2:	4a46      	ldr	r2, [pc, #280]	; (8001fcc <UART_SetConfig+0x350>)
 8001eb4:	fba2 2303 	umull	r2, r3, r2, r3
 8001eb8:	095b      	lsrs	r3, r3, #5
 8001eba:	2264      	movs	r2, #100	; 0x64
 8001ebc:	fb02 f303 	mul.w	r3, r2, r3
 8001ec0:	1af3      	subs	r3, r6, r3
 8001ec2:	00db      	lsls	r3, r3, #3
 8001ec4:	3332      	adds	r3, #50	; 0x32
 8001ec6:	4a41      	ldr	r2, [pc, #260]	; (8001fcc <UART_SetConfig+0x350>)
 8001ec8:	fba2 2303 	umull	r2, r3, r2, r3
 8001ecc:	095b      	lsrs	r3, r3, #5
 8001ece:	f003 0307 	and.w	r3, r3, #7
 8001ed2:	442b      	add	r3, r5
 8001ed4:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8001ed6:	e0e7      	b.n	80020a8 <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a39      	ldr	r2, [pc, #228]	; (8001fc4 <UART_SetConfig+0x348>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d004      	beq.n	8001eec <UART_SetConfig+0x270>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a38      	ldr	r2, [pc, #224]	; (8001fc8 <UART_SetConfig+0x34c>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d171      	bne.n	8001fd0 <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681c      	ldr	r4, [r3, #0]
 8001ef0:	f7fe fede 	bl	8000cb0 <HAL_RCC_GetPCLK2Freq>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	4613      	mov	r3, r2
 8001ef8:	009b      	lsls	r3, r3, #2
 8001efa:	4413      	add	r3, r2
 8001efc:	009a      	lsls	r2, r3, #2
 8001efe:	441a      	add	r2, r3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	009b      	lsls	r3, r3, #2
 8001f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f0a:	4a30      	ldr	r2, [pc, #192]	; (8001fcc <UART_SetConfig+0x350>)
 8001f0c:	fba2 2303 	umull	r2, r3, r2, r3
 8001f10:	095b      	lsrs	r3, r3, #5
 8001f12:	011d      	lsls	r5, r3, #4
 8001f14:	f7fe fecc 	bl	8000cb0 <HAL_RCC_GetPCLK2Freq>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	4613      	mov	r3, r2
 8001f1c:	009b      	lsls	r3, r3, #2
 8001f1e:	4413      	add	r3, r2
 8001f20:	009a      	lsls	r2, r3, #2
 8001f22:	441a      	add	r2, r3
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	fbb2 f6f3 	udiv	r6, r2, r3
 8001f2e:	f7fe febf 	bl	8000cb0 <HAL_RCC_GetPCLK2Freq>
 8001f32:	4602      	mov	r2, r0
 8001f34:	4613      	mov	r3, r2
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	4413      	add	r3, r2
 8001f3a:	009a      	lsls	r2, r3, #2
 8001f3c:	441a      	add	r2, r3
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f48:	4a20      	ldr	r2, [pc, #128]	; (8001fcc <UART_SetConfig+0x350>)
 8001f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f4e:	095b      	lsrs	r3, r3, #5
 8001f50:	2264      	movs	r2, #100	; 0x64
 8001f52:	fb02 f303 	mul.w	r3, r2, r3
 8001f56:	1af3      	subs	r3, r6, r3
 8001f58:	011b      	lsls	r3, r3, #4
 8001f5a:	3332      	adds	r3, #50	; 0x32
 8001f5c:	4a1b      	ldr	r2, [pc, #108]	; (8001fcc <UART_SetConfig+0x350>)
 8001f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f62:	095b      	lsrs	r3, r3, #5
 8001f64:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001f68:	441d      	add	r5, r3
 8001f6a:	f7fe fea1 	bl	8000cb0 <HAL_RCC_GetPCLK2Freq>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	4613      	mov	r3, r2
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	4413      	add	r3, r2
 8001f76:	009a      	lsls	r2, r3, #2
 8001f78:	441a      	add	r2, r3
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	fbb2 f6f3 	udiv	r6, r2, r3
 8001f84:	f7fe fe94 	bl	8000cb0 <HAL_RCC_GetPCLK2Freq>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	4613      	mov	r3, r2
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	4413      	add	r3, r2
 8001f90:	009a      	lsls	r2, r3, #2
 8001f92:	441a      	add	r2, r3
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	009b      	lsls	r3, r3, #2
 8001f9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f9e:	4a0b      	ldr	r2, [pc, #44]	; (8001fcc <UART_SetConfig+0x350>)
 8001fa0:	fba2 2303 	umull	r2, r3, r2, r3
 8001fa4:	095b      	lsrs	r3, r3, #5
 8001fa6:	2264      	movs	r2, #100	; 0x64
 8001fa8:	fb02 f303 	mul.w	r3, r2, r3
 8001fac:	1af3      	subs	r3, r6, r3
 8001fae:	011b      	lsls	r3, r3, #4
 8001fb0:	3332      	adds	r3, #50	; 0x32
 8001fb2:	4a06      	ldr	r2, [pc, #24]	; (8001fcc <UART_SetConfig+0x350>)
 8001fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8001fb8:	095b      	lsrs	r3, r3, #5
 8001fba:	f003 030f 	and.w	r3, r3, #15
 8001fbe:	442b      	add	r3, r5
 8001fc0:	60a3      	str	r3, [r4, #8]
 8001fc2:	e071      	b.n	80020a8 <UART_SetConfig+0x42c>
 8001fc4:	40011000 	.word	0x40011000
 8001fc8:	40011400 	.word	0x40011400
 8001fcc:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681c      	ldr	r4, [r3, #0]
 8001fd4:	f7fe fe4a 	bl	8000c6c <HAL_RCC_GetPCLK1Freq>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	4613      	mov	r3, r2
 8001fdc:	009b      	lsls	r3, r3, #2
 8001fde:	4413      	add	r3, r2
 8001fe0:	009a      	lsls	r2, r3, #2
 8001fe2:	441a      	add	r2, r3
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	009b      	lsls	r3, r3, #2
 8001fea:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fee:	4a30      	ldr	r2, [pc, #192]	; (80020b0 <UART_SetConfig+0x434>)
 8001ff0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ff4:	095b      	lsrs	r3, r3, #5
 8001ff6:	011d      	lsls	r5, r3, #4
 8001ff8:	f7fe fe38 	bl	8000c6c <HAL_RCC_GetPCLK1Freq>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	4613      	mov	r3, r2
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	4413      	add	r3, r2
 8002004:	009a      	lsls	r2, r3, #2
 8002006:	441a      	add	r2, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	009b      	lsls	r3, r3, #2
 800200e:	fbb2 f6f3 	udiv	r6, r2, r3
 8002012:	f7fe fe2b 	bl	8000c6c <HAL_RCC_GetPCLK1Freq>
 8002016:	4602      	mov	r2, r0
 8002018:	4613      	mov	r3, r2
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	4413      	add	r3, r2
 800201e:	009a      	lsls	r2, r3, #2
 8002020:	441a      	add	r2, r3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	009b      	lsls	r3, r3, #2
 8002028:	fbb2 f3f3 	udiv	r3, r2, r3
 800202c:	4a20      	ldr	r2, [pc, #128]	; (80020b0 <UART_SetConfig+0x434>)
 800202e:	fba2 2303 	umull	r2, r3, r2, r3
 8002032:	095b      	lsrs	r3, r3, #5
 8002034:	2264      	movs	r2, #100	; 0x64
 8002036:	fb02 f303 	mul.w	r3, r2, r3
 800203a:	1af3      	subs	r3, r6, r3
 800203c:	011b      	lsls	r3, r3, #4
 800203e:	3332      	adds	r3, #50	; 0x32
 8002040:	4a1b      	ldr	r2, [pc, #108]	; (80020b0 <UART_SetConfig+0x434>)
 8002042:	fba2 2303 	umull	r2, r3, r2, r3
 8002046:	095b      	lsrs	r3, r3, #5
 8002048:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800204c:	441d      	add	r5, r3
 800204e:	f7fe fe0d 	bl	8000c6c <HAL_RCC_GetPCLK1Freq>
 8002052:	4602      	mov	r2, r0
 8002054:	4613      	mov	r3, r2
 8002056:	009b      	lsls	r3, r3, #2
 8002058:	4413      	add	r3, r2
 800205a:	009a      	lsls	r2, r3, #2
 800205c:	441a      	add	r2, r3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	009b      	lsls	r3, r3, #2
 8002064:	fbb2 f6f3 	udiv	r6, r2, r3
 8002068:	f7fe fe00 	bl	8000c6c <HAL_RCC_GetPCLK1Freq>
 800206c:	4602      	mov	r2, r0
 800206e:	4613      	mov	r3, r2
 8002070:	009b      	lsls	r3, r3, #2
 8002072:	4413      	add	r3, r2
 8002074:	009a      	lsls	r2, r3, #2
 8002076:	441a      	add	r2, r3
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002082:	4a0b      	ldr	r2, [pc, #44]	; (80020b0 <UART_SetConfig+0x434>)
 8002084:	fba2 2303 	umull	r2, r3, r2, r3
 8002088:	095b      	lsrs	r3, r3, #5
 800208a:	2264      	movs	r2, #100	; 0x64
 800208c:	fb02 f303 	mul.w	r3, r2, r3
 8002090:	1af3      	subs	r3, r6, r3
 8002092:	011b      	lsls	r3, r3, #4
 8002094:	3332      	adds	r3, #50	; 0x32
 8002096:	4a06      	ldr	r2, [pc, #24]	; (80020b0 <UART_SetConfig+0x434>)
 8002098:	fba2 2303 	umull	r2, r3, r2, r3
 800209c:	095b      	lsrs	r3, r3, #5
 800209e:	f003 030f 	and.w	r3, r3, #15
 80020a2:	442b      	add	r3, r5
 80020a4:	60a3      	str	r3, [r4, #8]
}
 80020a6:	e7ff      	b.n	80020a8 <UART_SetConfig+0x42c>
 80020a8:	bf00      	nop
 80020aa:	3714      	adds	r7, #20
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020b0:	51eb851f 	.word	0x51eb851f
 80020b4:	00000000 	.word	0x00000000

080020b8 <frameControl_Initialization>:
/*********************************************************************
 *  Initialisation de la structure sans adaptation des octets inutiliss
 *  ******************************************************************/

frame_correct_t frameControl_Initialization(frame_t* frameCan)
{
 80020b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80020bc:	b0a9      	sub	sp, #164	; 0xa4
 80020be:	af00      	add	r7, sp, #0
 80020c0:	6678      	str	r0, [r7, #100]	; 0x64
 80020c2:	6639      	str	r1, [r7, #96]	; 0x60
	frame_correct_t tab;
	uint16_t val_id = VAL_ID;
 80020c4:	f240 738a 	movw	r3, #1930	; 0x78a
 80020c8:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
	uint16_t val_crc = VAL_CRC;
 80020cc:	f24f 0301 	movw	r3, #61441	; 0xf001
 80020d0:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
	uint16_t val_eof = VAL_EOF;
 80020d4:	237f      	movs	r3, #127	; 0x7f
 80020d6:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
	uint64_t val_data = DATA_VALUE;
 80020da:	a4e5      	add	r4, pc, #916	; (adr r4, 8002470 <frameControl_Initialization+0x3b8>)
 80020dc:	cc18      	ldmia	r4, {r3, r4}
 80020de:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
	uint64_t val_temp1;
	uint64_t val_temp2;

	for (int i = 0; i <14 ; i++)
 80020e2:	2300      	movs	r3, #0
 80020e4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80020e8:	e00a      	b.n	8002100 <frameControl_Initialization+0x48>
	{
		frameCan->frame_tab[i] = 0;
 80020ea:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80020ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80020f0:	441a      	add	r2, r3
 80020f2:	2300      	movs	r3, #0
 80020f4:	7013      	strb	r3, [r2, #0]
	for (int i = 0; i <14 ; i++)
 80020f6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80020fa:	3301      	adds	r3, #1
 80020fc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002100:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002104:	2b0d      	cmp	r3, #13
 8002106:	ddf0      	ble.n	80020ea <frameControl_Initialization+0x32>
	}

	frameCan->bits.SOF = 1;
 8002108:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800210a:	7813      	ldrb	r3, [r2, #0]
 800210c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002110:	7013      	strb	r3, [r2, #0]

	frameCan->bits.ID_L = val_id & 0xF;
 8002112:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8002116:	b2db      	uxtb	r3, r3
 8002118:	f003 030f 	and.w	r3, r3, #15
 800211c:	b2d9      	uxtb	r1, r3
 800211e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002120:	7853      	ldrb	r3, [r2, #1]
 8002122:	f361 1307 	bfi	r3, r1, #4, #4
 8002126:	7053      	strb	r3, [r2, #1]
	frameCan->bits.ID_H = (val_id >> 4) & 0x7F;
 8002128:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800212c:	091b      	lsrs	r3, r3, #4
 800212e:	b29b      	uxth	r3, r3
 8002130:	b2db      	uxtb	r3, r3
 8002132:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002136:	b2d9      	uxtb	r1, r3
 8002138:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800213a:	7813      	ldrb	r3, [r2, #0]
 800213c:	f361 0306 	bfi	r3, r1, #0, #7
 8002140:	7013      	strb	r3, [r2, #0]

	frameCan->bits.RTR = 0;
 8002142:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002144:	7853      	ldrb	r3, [r2, #1]
 8002146:	f36f 03c3 	bfc	r3, #3, #1
 800214a:	7053      	strb	r3, [r2, #1]

	frameCan->bits.R0 = 0;
 800214c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800214e:	7853      	ldrb	r3, [r2, #1]
 8002150:	f36f 0382 	bfc	r3, #2, #1
 8002154:	7053      	strb	r3, [r2, #1]
	frameCan->bits.R1 = 0;
 8002156:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002158:	7853      	ldrb	r3, [r2, #1]
 800215a:	f36f 0341 	bfc	r3, #1, #1
 800215e:	7053      	strb	r3, [r2, #1]

	frameCan->bits.DLCH = (VAL_DLC>>3) & 0x01;
 8002160:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002162:	7853      	ldrb	r3, [r2, #1]
 8002164:	f36f 0300 	bfc	r3, #0, #1
 8002168:	7053      	strb	r3, [r2, #1]
	frameCan->bits.DLCL = VAL_DLC & 0x07;
 800216a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800216c:	788b      	ldrb	r3, [r1, #2]
 800216e:	2202      	movs	r2, #2
 8002170:	f362 1347 	bfi	r3, r2, #5, #3
 8002174:	708b      	strb	r3, [r1, #2]

	frameCan->bits.DATA1H = (val_data >> 59) & 0x1F;
 8002176:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 800217a:	0ee3      	lsrs	r3, r4, #27
 800217c:	63bb      	str	r3, [r7, #56]	; 0x38
 800217e:	2300      	movs	r3, #0
 8002180:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002182:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8002186:	f003 031f 	and.w	r3, r3, #31
 800218a:	b2d9      	uxtb	r1, r3
 800218c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800218e:	7893      	ldrb	r3, [r2, #2]
 8002190:	f361 0304 	bfi	r3, r1, #0, #5
 8002194:	7093      	strb	r3, [r2, #2]
	frameCan->bits.DATA1L = (val_data >> 56) & 0x07;
 8002196:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 800219a:	0e23      	lsrs	r3, r4, #24
 800219c:	633b      	str	r3, [r7, #48]	; 0x30
 800219e:	2300      	movs	r3, #0
 80021a0:	637b      	str	r3, [r7, #52]	; 0x34
 80021a2:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80021a6:	f003 0307 	and.w	r3, r3, #7
 80021aa:	b2d9      	uxtb	r1, r3
 80021ac:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80021ae:	78d3      	ldrb	r3, [r2, #3]
 80021b0:	f361 1347 	bfi	r3, r1, #5, #3
 80021b4:	70d3      	strb	r3, [r2, #3]

	frameCan->bits.DATA2H = (val_data >> 51) & 0x1F;
 80021b6:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 80021ba:	0ce3      	lsrs	r3, r4, #19
 80021bc:	62bb      	str	r3, [r7, #40]	; 0x28
 80021be:	2300      	movs	r3, #0
 80021c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80021c2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80021c6:	f003 031f 	and.w	r3, r3, #31
 80021ca:	b2d9      	uxtb	r1, r3
 80021cc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80021ce:	78d3      	ldrb	r3, [r2, #3]
 80021d0:	f361 0304 	bfi	r3, r1, #0, #5
 80021d4:	70d3      	strb	r3, [r2, #3]
	frameCan->bits.DATA2L = (val_data >> 48) & 0x07;
 80021d6:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 80021da:	0c23      	lsrs	r3, r4, #16
 80021dc:	623b      	str	r3, [r7, #32]
 80021de:	2300      	movs	r3, #0
 80021e0:	627b      	str	r3, [r7, #36]	; 0x24
 80021e2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80021e6:	f003 0307 	and.w	r3, r3, #7
 80021ea:	b2d9      	uxtb	r1, r3
 80021ec:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80021ee:	7913      	ldrb	r3, [r2, #4]
 80021f0:	f361 1347 	bfi	r3, r1, #5, #3
 80021f4:	7113      	strb	r3, [r2, #4]

	frameCan->bits.DATA3H = (val_data >> 43) & 0x1F;
 80021f6:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 80021fa:	0ae3      	lsrs	r3, r4, #11
 80021fc:	61bb      	str	r3, [r7, #24]
 80021fe:	2300      	movs	r3, #0
 8002200:	61fb      	str	r3, [r7, #28]
 8002202:	7e3b      	ldrb	r3, [r7, #24]
 8002204:	f003 031f 	and.w	r3, r3, #31
 8002208:	b2d9      	uxtb	r1, r3
 800220a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800220c:	7913      	ldrb	r3, [r2, #4]
 800220e:	f361 0304 	bfi	r3, r1, #0, #5
 8002212:	7113      	strb	r3, [r2, #4]
	frameCan->bits.DATA3L = (val_data >> 40) & 0x07;
 8002214:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 8002218:	0a23      	lsrs	r3, r4, #8
 800221a:	613b      	str	r3, [r7, #16]
 800221c:	2300      	movs	r3, #0
 800221e:	617b      	str	r3, [r7, #20]
 8002220:	7c3b      	ldrb	r3, [r7, #16]
 8002222:	f003 0307 	and.w	r3, r3, #7
 8002226:	b2d9      	uxtb	r1, r3
 8002228:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800222a:	7953      	ldrb	r3, [r2, #5]
 800222c:	f361 1347 	bfi	r3, r1, #5, #3
 8002230:	7153      	strb	r3, [r2, #5]

	frameCan->bits.DATA4H = (val_data >> 35) & 0x1F;
 8002232:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 8002236:	08e3      	lsrs	r3, r4, #3
 8002238:	60bb      	str	r3, [r7, #8]
 800223a:	2300      	movs	r3, #0
 800223c:	60fb      	str	r3, [r7, #12]
 800223e:	7a3b      	ldrb	r3, [r7, #8]
 8002240:	f003 031f 	and.w	r3, r3, #31
 8002244:	b2d9      	uxtb	r1, r3
 8002246:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002248:	7953      	ldrb	r3, [r2, #5]
 800224a:	f361 0304 	bfi	r3, r1, #0, #5
 800224e:	7153      	strb	r3, [r2, #5]
	frameCan->bits.DATA4L = (val_data >> 32) & 0x07;
 8002250:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 8002254:	0023      	movs	r3, r4
 8002256:	603b      	str	r3, [r7, #0]
 8002258:	2300      	movs	r3, #0
 800225a:	607b      	str	r3, [r7, #4]
 800225c:	783b      	ldrb	r3, [r7, #0]
 800225e:	f003 0307 	and.w	r3, r3, #7
 8002262:	b2d9      	uxtb	r1, r3
 8002264:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002266:	7993      	ldrb	r3, [r2, #6]
 8002268:	f361 1347 	bfi	r3, r1, #5, #3
 800226c:	7193      	strb	r3, [r2, #6]

	frameCan->bits.DATA5H = (val_data >> 27) & 0x1F;
 800226e:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 8002272:	0edd      	lsrs	r5, r3, #27
 8002274:	ea45 1544 	orr.w	r5, r5, r4, lsl #5
 8002278:	0ee6      	lsrs	r6, r4, #27
 800227a:	b2eb      	uxtb	r3, r5
 800227c:	f003 031f 	and.w	r3, r3, #31
 8002280:	b2d9      	uxtb	r1, r3
 8002282:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002284:	7993      	ldrb	r3, [r2, #6]
 8002286:	f361 0304 	bfi	r3, r1, #0, #5
 800228a:	7193      	strb	r3, [r2, #6]
	frameCan->bits.DATA5L = (val_data >> 24) & 0x07;
 800228c:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 8002290:	0e1a      	lsrs	r2, r3, #24
 8002292:	65ba      	str	r2, [r7, #88]	; 0x58
 8002294:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002296:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
 800229a:	65ba      	str	r2, [r7, #88]	; 0x58
 800229c:	0e23      	lsrs	r3, r4, #24
 800229e:	65fb      	str	r3, [r7, #92]	; 0x5c
 80022a0:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 80022a4:	f003 0307 	and.w	r3, r3, #7
 80022a8:	b2d9      	uxtb	r1, r3
 80022aa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80022ac:	79d3      	ldrb	r3, [r2, #7]
 80022ae:	f361 1347 	bfi	r3, r1, #5, #3
 80022b2:	71d3      	strb	r3, [r2, #7]

	frameCan->bits.DATA6H = (val_data >> 19) & 0x1F;
 80022b4:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 80022b8:	0cda      	lsrs	r2, r3, #19
 80022ba:	653a      	str	r2, [r7, #80]	; 0x50
 80022bc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80022be:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 80022c2:	653a      	str	r2, [r7, #80]	; 0x50
 80022c4:	0ce3      	lsrs	r3, r4, #19
 80022c6:	657b      	str	r3, [r7, #84]	; 0x54
 80022c8:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80022cc:	f003 031f 	and.w	r3, r3, #31
 80022d0:	b2d9      	uxtb	r1, r3
 80022d2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80022d4:	79d3      	ldrb	r3, [r2, #7]
 80022d6:	f361 0304 	bfi	r3, r1, #0, #5
 80022da:	71d3      	strb	r3, [r2, #7]
	frameCan->bits.DATA6L = (val_data >> 16) & 0x07;
 80022dc:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 80022e0:	0c1a      	lsrs	r2, r3, #16
 80022e2:	64ba      	str	r2, [r7, #72]	; 0x48
 80022e4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80022e6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80022ea:	64ba      	str	r2, [r7, #72]	; 0x48
 80022ec:	0c23      	lsrs	r3, r4, #16
 80022ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80022f0:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 80022f4:	f003 0307 	and.w	r3, r3, #7
 80022f8:	b2d9      	uxtb	r1, r3
 80022fa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80022fc:	7a13      	ldrb	r3, [r2, #8]
 80022fe:	f361 1347 	bfi	r3, r1, #5, #3
 8002302:	7213      	strb	r3, [r2, #8]

	frameCan->bits.DATA7H = (val_data >> 11) & 0x1F;
 8002304:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 8002308:	0ada      	lsrs	r2, r3, #11
 800230a:	643a      	str	r2, [r7, #64]	; 0x40
 800230c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800230e:	ea42 5244 	orr.w	r2, r2, r4, lsl #21
 8002312:	643a      	str	r2, [r7, #64]	; 0x40
 8002314:	0ae3      	lsrs	r3, r4, #11
 8002316:	647b      	str	r3, [r7, #68]	; 0x44
 8002318:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800231c:	f003 031f 	and.w	r3, r3, #31
 8002320:	b2d9      	uxtb	r1, r3
 8002322:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002324:	7a13      	ldrb	r3, [r2, #8]
 8002326:	f361 0304 	bfi	r3, r1, #0, #5
 800232a:	7213      	strb	r3, [r2, #8]
	frameCan->bits.DATA7L = (val_data >> 8)  & 0x07;
 800232c:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 8002330:	ea4f 2a13 	mov.w	sl, r3, lsr #8
 8002334:	ea4a 6a04 	orr.w	sl, sl, r4, lsl #24
 8002338:	ea4f 2b14 	mov.w	fp, r4, lsr #8
 800233c:	fa5f f38a 	uxtb.w	r3, sl
 8002340:	f003 0307 	and.w	r3, r3, #7
 8002344:	b2d9      	uxtb	r1, r3
 8002346:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002348:	7a53      	ldrb	r3, [r2, #9]
 800234a:	f361 1347 	bfi	r3, r1, #5, #3
 800234e:	7253      	strb	r3, [r2, #9]

	frameCan->bits.DATA8H = (val_data >> 3)  & 0x1F;
 8002350:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 8002354:	ea4f 08d3 	mov.w	r8, r3, lsr #3
 8002358:	ea48 7844 	orr.w	r8, r8, r4, lsl #29
 800235c:	ea4f 09d4 	mov.w	r9, r4, lsr #3
 8002360:	fa5f f388 	uxtb.w	r3, r8
 8002364:	f003 031f 	and.w	r3, r3, #31
 8002368:	b2d9      	uxtb	r1, r3
 800236a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800236c:	7a53      	ldrb	r3, [r2, #9]
 800236e:	f361 0304 	bfi	r3, r1, #0, #5
 8002372:	7253      	strb	r3, [r2, #9]
	frameCan->bits.DATA8L = val_data & 0x07;
 8002374:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 8002378:	f003 0307 	and.w	r3, r3, #7
 800237c:	b2d9      	uxtb	r1, r3
 800237e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002380:	7a93      	ldrb	r3, [r2, #10]
 8002382:	f361 1347 	bfi	r3, r1, #5, #3
 8002386:	7293      	strb	r3, [r2, #10]

	frameCan->bits.CRC_1 = (val_crc >> 11) & 0x1F;
 8002388:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 800238c:	0adb      	lsrs	r3, r3, #11
 800238e:	b29b      	uxth	r3, r3
 8002390:	b2db      	uxtb	r3, r3
 8002392:	f003 031f 	and.w	r3, r3, #31
 8002396:	b2d9      	uxtb	r1, r3
 8002398:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800239a:	7a93      	ldrb	r3, [r2, #10]
 800239c:	f361 0304 	bfi	r3, r1, #0, #5
 80023a0:	7293      	strb	r3, [r2, #10]
	frameCan->bits.CRC_2 = (val_crc >> 8) & 0x07;
 80023a2:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 80023a6:	0a1b      	lsrs	r3, r3, #8
 80023a8:	b29b      	uxth	r3, r3
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	f003 0307 	and.w	r3, r3, #7
 80023b0:	b2d9      	uxtb	r1, r3
 80023b2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80023b4:	7ad3      	ldrb	r3, [r2, #11]
 80023b6:	f361 1347 	bfi	r3, r1, #5, #3
 80023ba:	72d3      	strb	r3, [r2, #11]
	frameCan->bits.CRC_3 = (val_crc >> 3) & 0x1F;
 80023bc:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 80023c0:	08db      	lsrs	r3, r3, #3
 80023c2:	b29b      	uxth	r3, r3
 80023c4:	b2db      	uxtb	r3, r3
 80023c6:	f003 031f 	and.w	r3, r3, #31
 80023ca:	b2d9      	uxtb	r1, r3
 80023cc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80023ce:	7ad3      	ldrb	r3, [r2, #11]
 80023d0:	f361 0304 	bfi	r3, r1, #0, #5
 80023d4:	72d3      	strb	r3, [r2, #11]
	frameCan->bits.CRC_4 = val_crc & 0x07;
 80023d6:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	f003 0307 	and.w	r3, r3, #7
 80023e0:	b2d9      	uxtb	r1, r3
 80023e2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80023e4:	7b13      	ldrb	r3, [r2, #12]
 80023e6:	f361 1347 	bfi	r3, r1, #5, #3
 80023ea:	7313      	strb	r3, [r2, #12]

	frameCan->bits.ACK = VAL_ACK;
 80023ec:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80023ee:	7b13      	ldrb	r3, [r2, #12]
 80023f0:	2101      	movs	r1, #1
 80023f2:	f361 03c4 	bfi	r3, r1, #3, #2
 80023f6:	7313      	strb	r3, [r2, #12]
	frameCan->bits.END_OF_FRAME_H = (val_eof >> 4) & 0x07 ;
 80023f8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80023fc:	091b      	lsrs	r3, r3, #4
 80023fe:	b29b      	uxth	r3, r3
 8002400:	b2db      	uxtb	r3, r3
 8002402:	f003 0307 	and.w	r3, r3, #7
 8002406:	b2d9      	uxtb	r1, r3
 8002408:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800240a:	7b13      	ldrb	r3, [r2, #12]
 800240c:	f361 0302 	bfi	r3, r1, #0, #3
 8002410:	7313      	strb	r3, [r2, #12]
	frameCan->bits.END_OF_FRAME_L = val_eof & 0x0F;
 8002412:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8002416:	b2db      	uxtb	r3, r3
 8002418:	f003 030f 	and.w	r3, r3, #15
 800241c:	b2d9      	uxtb	r1, r3
 800241e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002420:	7b53      	ldrb	r3, [r2, #13]
 8002422:	f361 1307 	bfi	r3, r1, #4, #4
 8002426:	7353      	strb	r3, [r2, #13]
	frameCan->bits.INTER = VAL_INTER;
 8002428:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800242a:	7b53      	ldrb	r3, [r2, #13]
 800242c:	f043 030e 	orr.w	r3, r3, #14
 8002430:	7353      	strb	r3, [r2, #13]
	frameCan->bits.NUL = 0;
 8002432:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002434:	7b53      	ldrb	r3, [r2, #13]
 8002436:	f36f 0300 	bfc	r3, #0, #1
 800243a:	7353      	strb	r3, [r2, #13]

	tab = frame_control_gestion(frameCan);
 800243c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002440:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002442:	4618      	mov	r0, r3
 8002444:	f000 f818 	bl	8002478 <frame_control_gestion>
	return tab;
 8002448:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800244a:	461d      	mov	r5, r3
 800244c:	f107 0468 	add.w	r4, r7, #104	; 0x68
 8002450:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002452:	6028      	str	r0, [r5, #0]
 8002454:	6069      	str	r1, [r5, #4]
 8002456:	60aa      	str	r2, [r5, #8]
 8002458:	60eb      	str	r3, [r5, #12]
 800245a:	cc07      	ldmia	r4!, {r0, r1, r2}
 800245c:	6128      	str	r0, [r5, #16]
 800245e:	6169      	str	r1, [r5, #20]
 8002460:	61aa      	str	r2, [r5, #24]
 8002462:	8823      	ldrh	r3, [r4, #0]
 8002464:	83ab      	strh	r3, [r5, #28]
}
 8002466:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8002468:	37a4      	adds	r7, #164	; 0xa4
 800246a:	46bd      	mov	sp, r7
 800246c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002470:	00000000 	.word	0x00000000
 8002474:	ff111100 	.word	0xff111100

08002478 <frame_control_gestion>:

/*********************************************************************
 *  Modification de la trame en supprimant
 *  ******************************************************************/
frame_correct_t frame_control_gestion(frame_t* frameCan)
{
 8002478:	b5f0      	push	{r4, r5, r6, r7, lr}
 800247a:	b08f      	sub	sp, #60	; 0x3c
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
 8002480:	6039      	str	r1, [r7, #0]
 8002482:	466a      	mov	r2, sp
 8002484:	4696      	mov	lr, r2
	frame_correct_t tab;
	uint8_t data_size = (frameCan->bits.DLCH << 4) | frameCan->bits.DLCL;
 8002486:	683a      	ldr	r2, [r7, #0]
 8002488:	7852      	ldrb	r2, [r2, #1]
 800248a:	f3c2 0200 	ubfx	r2, r2, #0, #1
 800248e:	b2d2      	uxtb	r2, r2
 8002490:	0112      	lsls	r2, r2, #4
 8002492:	b251      	sxtb	r1, r2
 8002494:	683a      	ldr	r2, [r7, #0]
 8002496:	7892      	ldrb	r2, [r2, #2]
 8002498:	f3c2 1242 	ubfx	r2, r2, #5, #3
 800249c:	b2d2      	uxtb	r2, r2
 800249e:	b252      	sxtb	r2, r2
 80024a0:	430a      	orrs	r2, r1
 80024a2:	b252      	sxtb	r2, r2
 80024a4:	f887 2032 	strb.w	r2, [r7, #50]	; 0x32
	uint8_t size_tab = 14 - (8-data_size);
 80024a8:	f897 2032 	ldrb.w	r2, [r7, #50]	; 0x32
 80024ac:	3206      	adds	r2, #6
 80024ae:	f887 2031 	strb.w	r2, [r7, #49]	; 0x31
	uint8_t tab_temp[size_tab];
 80024b2:	f897 0031 	ldrb.w	r0, [r7, #49]	; 0x31
 80024b6:	4602      	mov	r2, r0
 80024b8:	3a01      	subs	r2, #1
 80024ba:	62fa      	str	r2, [r7, #44]	; 0x2c
 80024bc:	b2c1      	uxtb	r1, r0
 80024be:	f04f 0200 	mov.w	r2, #0
 80024c2:	00d6      	lsls	r6, r2, #3
 80024c4:	ea46 7651 	orr.w	r6, r6, r1, lsr #29
 80024c8:	00cd      	lsls	r5, r1, #3
 80024ca:	b2c1      	uxtb	r1, r0
 80024cc:	f04f 0200 	mov.w	r2, #0
 80024d0:	00d4      	lsls	r4, r2, #3
 80024d2:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80024d6:	00cb      	lsls	r3, r1, #3
 80024d8:	4603      	mov	r3, r0
 80024da:	3307      	adds	r3, #7
 80024dc:	08db      	lsrs	r3, r3, #3
 80024de:	00db      	lsls	r3, r3, #3
 80024e0:	ebad 0d03 	sub.w	sp, sp, r3
 80024e4:	466b      	mov	r3, sp
 80024e6:	3300      	adds	r3, #0
 80024e8:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t tmp_H;
	uint8_t tmp_L;
	uint8_t j = 0;
 80024ea:	2300      	movs	r3, #0
 80024ec:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	uint8_t y = 0;
 80024f0:	2300      	movs	r3, #0
 80024f2:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	uint8_t flag = 0;
 80024f6:	2300      	movs	r3, #0
 80024f8:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

	for (uint8_t i = 0 ; i<14; i++)
 80024fc:	2300      	movs	r3, #0
 80024fe:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8002502:	e058      	b.n	80025b6 <frame_control_gestion+0x13e>
	{

		tab_temp[j] = frameCan->frame_tab[i];
 8002504:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002508:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 800250c:	6839      	ldr	r1, [r7, #0]
 800250e:	5c89      	ldrb	r1, [r1, r2]
 8002510:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002512:	54d1      	strb	r1, [r2, r3]

		if(i >= 2 && i <= 10 ) {
 8002514:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002518:	2b01      	cmp	r3, #1
 800251a:	d942      	bls.n	80025a2 <frame_control_gestion+0x12a>
 800251c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002520:	2b0a      	cmp	r3, #10
 8002522:	d83e      	bhi.n	80025a2 <frame_control_gestion+0x12a>

			if (flag == 0)
 8002524:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002528:	2b00      	cmp	r3, #0
 800252a:	d106      	bne.n	800253a <frame_control_gestion+0xc2>
			{
				y = data_size;
 800252c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8002530:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
				flag = 1;
 8002534:	2301      	movs	r3, #1
 8002536:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
			}

			if(y > 0) {
 800253a:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800253e:	2b00      	cmp	r3, #0
 8002540:	d005      	beq.n	800254e <frame_control_gestion+0xd6>
				y --;
 8002542:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8002546:	3b01      	subs	r3, #1
 8002548:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800254c:	e029      	b.n	80025a2 <frame_control_gestion+0x12a>
			}
			else {
				tmp_H = (frameCan->frame_tab[i] & 0b11100000) >> 5;
 800254e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002552:	683a      	ldr	r2, [r7, #0]
 8002554:	5cd3      	ldrb	r3, [r2, r3]
 8002556:	095b      	lsrs	r3, r3, #5
 8002558:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				tmp_L = (frameCan->frame_tab[i+(8-data_size)] & 0b00011111);
 800255c:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8002560:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8002564:	f1c3 0308 	rsb	r3, r3, #8
 8002568:	4413      	add	r3, r2
 800256a:	683a      	ldr	r2, [r7, #0]
 800256c:	5cd3      	ldrb	r3, [r2, r3]
 800256e:	f003 031f 	and.w	r3, r3, #31
 8002572:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
				tab_temp[j] = (tmp_H << 5) | tmp_L;
 8002576:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800257a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800257e:	0152      	lsls	r2, r2, #5
 8002580:	b251      	sxtb	r1, r2
 8002582:	f997 2026 	ldrsb.w	r2, [r7, #38]	; 0x26
 8002586:	430a      	orrs	r2, r1
 8002588:	b252      	sxtb	r2, r2
 800258a:	b2d1      	uxtb	r1, r2
 800258c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800258e:	54d1      	strb	r1, [r2, r3]
				i = i+(8-data_size);
 8002590:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8002594:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	b2db      	uxtb	r3, r3
 800259c:	3308      	adds	r3, #8
 800259e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
			}
		}
		j++;
 80025a2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80025a6:	3301      	adds	r3, #1
 80025a8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	for (uint8_t i = 0 ; i<14; i++)
 80025ac:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80025b0:	3301      	adds	r3, #1
 80025b2:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 80025b6:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80025ba:	2b0d      	cmp	r3, #13
 80025bc:	d9a2      	bls.n	8002504 <frame_control_gestion+0x8c>
	}

	for(uint8_t i = 0; i<14 ; i++)
 80025be:	2300      	movs	r3, #0
 80025c0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80025c4:	e00f      	b.n	80025e6 <frame_control_gestion+0x16e>
	{
		tab.frame_tab[i] = tab_temp[i];
 80025c6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80025ca:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 80025ce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80025d0:	5c8a      	ldrb	r2, [r1, r2]
 80025d2:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80025d6:	440b      	add	r3, r1
 80025d8:	f803 2c2f 	strb.w	r2, [r3, #-47]
	for(uint8_t i = 0; i<14 ; i++)
 80025dc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80025e0:	3301      	adds	r3, #1
 80025e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80025e6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80025ea:	2b0d      	cmp	r3, #13
 80025ec:	d9eb      	bls.n	80025c6 <frame_control_gestion+0x14e>
	}
	tab.framesize = size_tab;
 80025ee:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 80025f2:	75fb      	strb	r3, [r7, #23]
	tab.data_length = data_size;
 80025f4:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80025f8:	723b      	strb	r3, [r7, #8]
	return tab;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	461d      	mov	r5, r3
 80025fe:	f107 0408 	add.w	r4, r7, #8
 8002602:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002604:	6028      	str	r0, [r5, #0]
 8002606:	6069      	str	r1, [r5, #4]
 8002608:	60aa      	str	r2, [r5, #8]
 800260a:	60eb      	str	r3, [r5, #12]
 800260c:	cc07      	ldmia	r4!, {r0, r1, r2}
 800260e:	6128      	str	r0, [r5, #16]
 8002610:	6169      	str	r1, [r5, #20]
 8002612:	61aa      	str	r2, [r5, #24]
 8002614:	8823      	ldrh	r3, [r4, #0]
 8002616:	83ab      	strh	r3, [r5, #28]
 8002618:	46f5      	mov	sp, lr
}
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	373c      	adds	r7, #60	; 0x3c
 800261e:	46bd      	mov	sp, r7
 8002620:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002622 <frameControl_Bits_Stuffing>:

void frameControl_Bits_Stuffing(frame_correct_t tab_correct)
{
 8002622:	b084      	sub	sp, #16
 8002624:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002628:	b08c      	sub	sp, #48	; 0x30
 800262a:	af00      	add	r7, sp, #0
 800262c:	f107 0650 	add.w	r6, r7, #80	; 0x50
 8002630:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 8002634:	466b      	mov	r3, sp
 8002636:	461e      	mov	r6, r3
	uint8_t size_tab = 0;
 8002638:	2300      	movs	r3, #0
 800263a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	uint8_t add_bit = 0;
 800263e:	2300      	movs	r3, #0
 8002640:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	size_tab = tab_correct.framesize;
 8002644:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002648:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	uint8_t tab[size_tab];
 800264c:	f897 1022 	ldrb.w	r1, [r7, #34]	; 0x22
 8002650:	460b      	mov	r3, r1
 8002652:	3b01      	subs	r3, #1
 8002654:	61fb      	str	r3, [r7, #28]
 8002656:	b2ca      	uxtb	r2, r1
 8002658:	f04f 0300 	mov.w	r3, #0
 800265c:	00d8      	lsls	r0, r3, #3
 800265e:	6078      	str	r0, [r7, #4]
 8002660:	6878      	ldr	r0, [r7, #4]
 8002662:	ea40 7052 	orr.w	r0, r0, r2, lsr #29
 8002666:	6078      	str	r0, [r7, #4]
 8002668:	00d3      	lsls	r3, r2, #3
 800266a:	603b      	str	r3, [r7, #0]
 800266c:	b2ca      	uxtb	r2, r1
 800266e:	f04f 0300 	mov.w	r3, #0
 8002672:	ea4f 0bc3 	mov.w	fp, r3, lsl #3
 8002676:	ea4b 7b52 	orr.w	fp, fp, r2, lsr #29
 800267a:	ea4f 0ac2 	mov.w	sl, r2, lsl #3
 800267e:	460b      	mov	r3, r1
 8002680:	3307      	adds	r3, #7
 8002682:	08db      	lsrs	r3, r3, #3
 8002684:	00db      	lsls	r3, r3, #3
 8002686:	ebad 0d03 	sub.w	sp, sp, r3
 800268a:	466b      	mov	r3, sp
 800268c:	3300      	adds	r3, #0
 800268e:	61bb      	str	r3, [r7, #24]
	uint8_t tab_stuff[size_tab + 3]; // ajout de 3 cases (stuff max = 24 = 3 octects)
 8002690:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8002694:	1cd9      	adds	r1, r3, #3
 8002696:	1e4b      	subs	r3, r1, #1
 8002698:	617b      	str	r3, [r7, #20]
 800269a:	460b      	mov	r3, r1
 800269c:	461a      	mov	r2, r3
 800269e:	f04f 0300 	mov.w	r3, #0
 80026a2:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 80026a6:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 80026aa:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 80026ae:	460b      	mov	r3, r1
 80026b0:	461a      	mov	r2, r3
 80026b2:	f04f 0300 	mov.w	r3, #0
 80026b6:	00dd      	lsls	r5, r3, #3
 80026b8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80026bc:	00d4      	lsls	r4, r2, #3
 80026be:	460b      	mov	r3, r1
 80026c0:	3307      	adds	r3, #7
 80026c2:	08db      	lsrs	r3, r3, #3
 80026c4:	00db      	lsls	r3, r3, #3
 80026c6:	ebad 0d03 	sub.w	sp, sp, r3
 80026ca:	466b      	mov	r3, sp
 80026cc:	3300      	adds	r3, #0
 80026ce:	613b      	str	r3, [r7, #16]


	uint8_t bit_cpt_tab_stuff = 0;
 80026d0:	2300      	movs	r3, #0
 80026d2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	uint8_t case_cpt_tab_stuff = 0;
 80026d6:	2300      	movs	r3, #0
 80026d8:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	uint8_t previous_bit = -1;
 80026dc:	23ff      	movs	r3, #255	; 0xff
 80026de:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	uint8_t cpt_stuffing = 0;
 80026e2:	2300      	movs	r3, #0
 80026e4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t stuff = 0;
 80026e8:	2300      	movs	r3, #0
 80026ea:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint8_t flag_bit_added = 0;
 80026ee:	2300      	movs	r3, #0
 80026f0:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t val_max_stuff = 0;
 80026f4:	2300      	movs	r3, #0
 80026f6:	73fb      	strb	r3, [r7, #15]
	uint8_t cpt_val_max_stuff = 0;
 80026f8:	2300      	movs	r3, #0
 80026fa:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	uint8_t nb_bit_stuff_added = 0;
 80026fe:	2300      	movs	r3, #0
 8002700:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	for(uint8_t i = 0; i<tab_correct.framesize ; i++) // on recopie dans un tableau local le tableau initial mis en forme
 8002704:	2300      	movs	r3, #0
 8002706:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800270a:	e00e      	b.n	800272a <frameControl_Bits_Stuffing+0x108>
	{
		tab[i] = tab_correct.frame_tab[i];
 800270c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002710:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8002714:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8002718:	440a      	add	r2, r1
 800271a:	7851      	ldrb	r1, [r2, #1]
 800271c:	69ba      	ldr	r2, [r7, #24]
 800271e:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i<tab_correct.framesize ; i++) // on recopie dans un tableau local le tableau initial mis en forme
 8002720:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002724:	3301      	adds	r3, #1
 8002726:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800272a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800272e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8002732:	429a      	cmp	r2, r3
 8002734:	d3ea      	bcc.n	800270c <frameControl_Bits_Stuffing+0xea>
	}
	for(uint8_t i = 0; i<(tab_correct.framesize+3) ; i++) // init tab tab_stuff
 8002736:	2300      	movs	r3, #0
 8002738:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800273c:	e009      	b.n	8002752 <frameControl_Bits_Stuffing+0x130>
	{
		tab_stuff[i] = 0x00;
 800273e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8002742:	693a      	ldr	r2, [r7, #16]
 8002744:	2100      	movs	r1, #0
 8002746:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i<(tab_correct.framesize+3) ; i++) // init tab tab_stuff
 8002748:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800274c:	3301      	adds	r3, #1
 800274e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8002752:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8002756:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800275a:	3303      	adds	r3, #3
 800275c:	429a      	cmp	r2, r3
 800275e:	dbee      	blt.n	800273e <frameControl_Bits_Stuffing+0x11c>
	}

	val_max_stuff = 34 + (tab_correct.data_length * 8);
 8002760:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8002764:	00db      	lsls	r3, r3, #3
 8002766:	b2db      	uxtb	r3, r3
 8002768:	3322      	adds	r3, #34	; 0x22
 800276a:	73fb      	strb	r3, [r7, #15]

	for (uint8_t i=0 ; i < size_tab ; i++) // balayage de toutes les cases du tableau initial
 800276c:	2300      	movs	r3, #0
 800276e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8002772:	e122      	b.n	80029ba <frameControl_Bits_Stuffing+0x398>
	{
		for (uint8_t j=0 ; j < 8 ; j++) // balayage de tous les bits du tableau initial
 8002774:	2300      	movs	r3, #0
 8002776:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800277a:	e114      	b.n	80029a6 <frameControl_Bits_Stuffing+0x384>
		{
			if (previous_bit == ((tab[i] & (0b10000000 >> j)) >> (7-j))) // test du bit actuel par rapport au bit precedent
 800277c:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8002780:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002784:	69b9      	ldr	r1, [r7, #24]
 8002786:	5ccb      	ldrb	r3, [r1, r3]
 8002788:	4618      	mov	r0, r3
 800278a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800278e:	2180      	movs	r1, #128	; 0x80
 8002790:	fa41 f303 	asr.w	r3, r1, r3
 8002794:	ea00 0103 	and.w	r1, r0, r3
 8002798:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800279c:	f1c3 0307 	rsb	r3, r3, #7
 80027a0:	fa41 f303 	asr.w	r3, r1, r3
 80027a4:	429a      	cmp	r2, r3
 80027a6:	d105      	bne.n	80027b4 <frameControl_Bits_Stuffing+0x192>
				cpt_stuffing ++;
 80027a8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80027ac:	3301      	adds	r3, #1
 80027ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80027b2:	e002      	b.n	80027ba <frameControl_Bits_Stuffing+0x198>
			else
				cpt_stuffing = 0;
 80027b4:	2300      	movs	r3, #0
 80027b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

			if(cpt_stuffing == 4) // si on dtecte 5 bits de mmes valeurs conscutivements il faut forcer le prochain  une valeur complmentaire
 80027ba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80027be:	2b04      	cmp	r3, #4
 80027c0:	d106      	bne.n	80027d0 <frameControl_Bits_Stuffing+0x1ae>
			{
				stuff = 1;
 80027c2:	2301      	movs	r3, #1
 80027c4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
				cpt_stuffing = 0;
 80027c8:	2300      	movs	r3, #0
 80027ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80027ce:	e002      	b.n	80027d6 <frameControl_Bits_Stuffing+0x1b4>
			}
			else
				stuff=0;
 80027d0:	2300      	movs	r3, #0
 80027d2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a

			if(j>bit_cpt_tab_stuff)
 80027d6:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80027da:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80027de:	429a      	cmp	r2, r3
 80027e0:	d923      	bls.n	800282a <frameControl_Bits_Stuffing+0x208>
				tab_stuff[case_cpt_tab_stuff] |= ((tab[i] & ((0b10000000) >> j)) << (abs(j-bit_cpt_tab_stuff)));
 80027e2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80027e6:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 80027ea:	6939      	ldr	r1, [r7, #16]
 80027ec:	5c8a      	ldrb	r2, [r1, r2]
 80027ee:	b251      	sxtb	r1, r2
 80027f0:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80027f4:	69b8      	ldr	r0, [r7, #24]
 80027f6:	5c82      	ldrb	r2, [r0, r2]
 80027f8:	4614      	mov	r4, r2
 80027fa:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80027fe:	2080      	movs	r0, #128	; 0x80
 8002800:	fa40 f202 	asr.w	r2, r0, r2
 8002804:	ea04 0002 	and.w	r0, r4, r2
 8002808:	f897 4023 	ldrb.w	r4, [r7, #35]	; 0x23
 800280c:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8002810:	1aa2      	subs	r2, r4, r2
 8002812:	2a00      	cmp	r2, #0
 8002814:	bfb8      	it	lt
 8002816:	4252      	neglt	r2, r2
 8002818:	fa00 f202 	lsl.w	r2, r0, r2
 800281c:	b252      	sxtb	r2, r2
 800281e:	430a      	orrs	r2, r1
 8002820:	b252      	sxtb	r2, r2
 8002822:	b2d1      	uxtb	r1, r2
 8002824:	693a      	ldr	r2, [r7, #16]
 8002826:	54d1      	strb	r1, [r2, r3]
 8002828:	e022      	b.n	8002870 <frameControl_Bits_Stuffing+0x24e>
			else
				tab_stuff[case_cpt_tab_stuff] |= ((tab[i] & ((0b10000000) >> j)) >> (abs(j-bit_cpt_tab_stuff)));
 800282a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800282e:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8002832:	6939      	ldr	r1, [r7, #16]
 8002834:	5c8a      	ldrb	r2, [r1, r2]
 8002836:	b251      	sxtb	r1, r2
 8002838:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800283c:	69b8      	ldr	r0, [r7, #24]
 800283e:	5c82      	ldrb	r2, [r0, r2]
 8002840:	4614      	mov	r4, r2
 8002842:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002846:	2080      	movs	r0, #128	; 0x80
 8002848:	fa40 f202 	asr.w	r2, r0, r2
 800284c:	ea04 0002 	and.w	r0, r4, r2
 8002850:	f897 4023 	ldrb.w	r4, [r7, #35]	; 0x23
 8002854:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8002858:	1aa2      	subs	r2, r4, r2
 800285a:	2a00      	cmp	r2, #0
 800285c:	bfb8      	it	lt
 800285e:	4252      	neglt	r2, r2
 8002860:	fa40 f202 	asr.w	r2, r0, r2
 8002864:	b252      	sxtb	r2, r2
 8002866:	430a      	orrs	r2, r1
 8002868:	b252      	sxtb	r2, r2
 800286a:	b2d1      	uxtb	r1, r2
 800286c:	693a      	ldr	r2, [r7, #16]
 800286e:	54d1      	strb	r1, [r2, r3]


			if(bit_cpt_tab_stuff == 7)
 8002870:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002874:	2b07      	cmp	r3, #7
 8002876:	d108      	bne.n	800288a <frameControl_Bits_Stuffing+0x268>
			{
				case_cpt_tab_stuff ++;
 8002878:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800287c:	3301      	adds	r3, #1
 800287e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
				bit_cpt_tab_stuff = 0;
 8002882:	2300      	movs	r3, #0
 8002884:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8002888:	e004      	b.n	8002894 <frameControl_Bits_Stuffing+0x272>
			}
			else
			{
				bit_cpt_tab_stuff ++;
 800288a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800288e:	3301      	adds	r3, #1
 8002890:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
			}


			if(stuff && (cpt_val_max_stuff < (val_max_stuff + nb_bit_stuff_added)))
 8002894:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8002898:	2b00      	cmp	r3, #0
 800289a:	d059      	beq.n	8002950 <frameControl_Bits_Stuffing+0x32e>
 800289c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80028a0:	7bf9      	ldrb	r1, [r7, #15]
 80028a2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80028a6:	440b      	add	r3, r1
 80028a8:	429a      	cmp	r2, r3
 80028aa:	da51      	bge.n	8002950 <frameControl_Bits_Stuffing+0x32e>
			{
				if(previous_bit == 0)
 80028ac:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d103      	bne.n	80028bc <frameControl_Bits_Stuffing+0x29a>
					add_bit = 0b10000000;
 80028b4:	2380      	movs	r3, #128	; 0x80
 80028b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80028ba:	e002      	b.n	80028c2 <frameControl_Bits_Stuffing+0x2a0>
				else
					add_bit = 0b00000000;
 80028bc:	2300      	movs	r3, #0
 80028be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

				if(j>bit_cpt_tab_stuff)
 80028c2:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80028c6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80028ca:	429a      	cmp	r2, r3
 80028cc:	d913      	bls.n	80028f6 <frameControl_Bits_Stuffing+0x2d4>
					tab_stuff[case_cpt_tab_stuff] |= (add_bit >> bit_cpt_tab_stuff) ;//<< (abs((j-bit_cpt_tab_stuff))); // si bit stuffing on ajoute un bit complmentaire au bit j
 80028ce:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80028d2:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 80028d6:	6939      	ldr	r1, [r7, #16]
 80028d8:	5c8a      	ldrb	r2, [r1, r2]
 80028da:	b251      	sxtb	r1, r2
 80028dc:	f897 002f 	ldrb.w	r0, [r7, #47]	; 0x2f
 80028e0:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 80028e4:	fa40 f202 	asr.w	r2, r0, r2
 80028e8:	b252      	sxtb	r2, r2
 80028ea:	430a      	orrs	r2, r1
 80028ec:	b252      	sxtb	r2, r2
 80028ee:	b2d1      	uxtb	r1, r2
 80028f0:	693a      	ldr	r2, [r7, #16]
 80028f2:	54d1      	strb	r1, [r2, r3]
 80028f4:	e012      	b.n	800291c <frameControl_Bits_Stuffing+0x2fa>
				else
					tab_stuff[case_cpt_tab_stuff] |= (add_bit >> bit_cpt_tab_stuff) ;//>> (abs((j+1)-bit_cpt_tab_stuff))); // dans le cas ou on est sur une case suivante sur le tableau initial par rapport au tab de stuff alors j<cpt_bit
 80028f6:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80028fa:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 80028fe:	6939      	ldr	r1, [r7, #16]
 8002900:	5c8a      	ldrb	r2, [r1, r2]
 8002902:	b251      	sxtb	r1, r2
 8002904:	f897 002f 	ldrb.w	r0, [r7, #47]	; 0x2f
 8002908:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800290c:	fa40 f202 	asr.w	r2, r0, r2
 8002910:	b252      	sxtb	r2, r2
 8002912:	430a      	orrs	r2, r1
 8002914:	b252      	sxtb	r2, r2
 8002916:	b2d1      	uxtb	r1, r2
 8002918:	693a      	ldr	r2, [r7, #16]
 800291a:	54d1      	strb	r1, [r2, r3]

				if(bit_cpt_tab_stuff == 7)
 800291c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002920:	2b07      	cmp	r3, #7
 8002922:	d108      	bne.n	8002936 <frameControl_Bits_Stuffing+0x314>
				{
					case_cpt_tab_stuff ++;
 8002924:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002928:	3301      	adds	r3, #1
 800292a:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
					bit_cpt_tab_stuff = 0;
 800292e:	2300      	movs	r3, #0
 8002930:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8002934:	e004      	b.n	8002940 <frameControl_Bits_Stuffing+0x31e>
				}
				else
				{
					bit_cpt_tab_stuff ++;
 8002936:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800293a:	3301      	adds	r3, #1
 800293c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				}

				nb_bit_stuff_added ++;
 8002940:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002944:	3301      	adds	r3, #1
 8002946:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				flag_bit_added = 1;
 800294a:	2301      	movs	r3, #1
 800294c:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
			}

			if(flag_bit_added == 0)
 8002950:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8002954:	2b00      	cmp	r3, #0
 8002956:	d114      	bne.n	8002982 <frameControl_Bits_Stuffing+0x360>
				previous_bit = ((tab[i] & (0b10000000 >> j)) >> (7-j));
 8002958:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800295c:	69ba      	ldr	r2, [r7, #24]
 800295e:	5cd3      	ldrb	r3, [r2, r3]
 8002960:	4619      	mov	r1, r3
 8002962:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002966:	2280      	movs	r2, #128	; 0x80
 8002968:	fa42 f303 	asr.w	r3, r2, r3
 800296c:	ea01 0203 	and.w	r2, r1, r3
 8002970:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002974:	f1c3 0307 	rsb	r3, r3, #7
 8002978:	fa42 f303 	asr.w	r3, r2, r3
 800297c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8002980:	e007      	b.n	8002992 <frameControl_Bits_Stuffing+0x370>
			else
			{
				previous_bit = add_bit >> 7;
 8002982:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002986:	09db      	lsrs	r3, r3, #7
 8002988:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
				flag_bit_added = 0;
 800298c:	2300      	movs	r3, #0
 800298e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
			}

			cpt_val_max_stuff ++;
 8002992:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002996:	3301      	adds	r3, #1
 8002998:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
		for (uint8_t j=0 ; j < 8 ; j++) // balayage de tous les bits du tableau initial
 800299c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80029a0:	3301      	adds	r3, #1
 80029a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80029a6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80029aa:	2b07      	cmp	r3, #7
 80029ac:	f67f aee6 	bls.w	800277c <frameControl_Bits_Stuffing+0x15a>
	for (uint8_t i=0 ; i < size_tab ; i++) // balayage de toutes les cases du tableau initial
 80029b0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80029b4:	3301      	adds	r3, #1
 80029b6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80029ba:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80029be:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80029c2:	429a      	cmp	r2, r3
 80029c4:	f4ff aed6 	bcc.w	8002774 <frameControl_Bits_Stuffing+0x152>
 80029c8:	46b5      	mov	sp, r6
		}
	}
}
 80029ca:	bf00      	nop
 80029cc:	3730      	adds	r7, #48	; 0x30
 80029ce:	46bd      	mov	sp, r7
 80029d0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80029d4:	b004      	add	sp, #16
 80029d6:	4770      	bx	lr

080029d8 <EXTI9_5_IRQHandler>:

/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
void EXTI9_5_IRQHandler (void)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	af00      	add	r7, sp, #0
	if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_6) != RESET)
 80029dc:	4b06      	ldr	r3, [pc, #24]	; (80029f8 <EXTI9_5_IRQHandler+0x20>)
 80029de:	695b      	ldr	r3, [r3, #20]
 80029e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d005      	beq.n	80029f4 <EXTI9_5_IRQHandler+0x1c>
	{
		// Lancer TIM1
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_6);
 80029e8:	4b03      	ldr	r3, [pc, #12]	; (80029f8 <EXTI9_5_IRQHandler+0x20>)
 80029ea:	2240      	movs	r2, #64	; 0x40
 80029ec:	615a      	str	r2, [r3, #20]
		HAL_GPIO_EXTI_Callback(GPIO_PIN_6);
 80029ee:	2040      	movs	r0, #64	; 0x40
 80029f0:	f7fd ffa9 	bl	8000946 <HAL_GPIO_EXTI_Callback>
	}
}
 80029f4:	bf00      	nop
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	40013c00 	.word	0x40013c00

080029fc <TIM1_UP_TIM10_IRQHandler>:

void TIM1_UP_TIM10_IRQHandler(void)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&htim1);
 8002a00:	4804      	ldr	r0, [pc, #16]	; (8002a14 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8002a02:	f7fe fd2b 	bl	800145c <HAL_TIM_IRQHandler>
	HAL_GPIO_TogglePin(Output_GPIO_Port, Output_Pin);
 8002a06:	2120      	movs	r1, #32
 8002a08:	4803      	ldr	r0, [pc, #12]	; (8002a18 <TIM1_UP_TIM10_IRQHandler+0x1c>)
 8002a0a:	f7fd ff8a 	bl	8000922 <HAL_GPIO_TogglePin>
}
 8002a0e:	bf00      	nop
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	20000094 	.word	0x20000094
 8002a18:	40020800 	.word	0x40020800

08002a1c <TIM2_IRQHandler>:

void TIM2_IRQHandler(void)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&htim2);
 8002a20:	4802      	ldr	r0, [pc, #8]	; (8002a2c <TIM2_IRQHandler+0x10>)
 8002a22:	f7fe fd1b 	bl	800145c <HAL_TIM_IRQHandler>

}
 8002a26:	bf00      	nop
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	bf00      	nop
 8002a2c:	200000d0 	.word	0x200000d0

08002a30 <main>:
/* USER CODE END 0 */

int main(void)
{
 8002a30:	b590      	push	{r4, r7, lr}
 8002a32:	b091      	sub	sp, #68	; 0x44
 8002a34:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a36:	f7fd fc3b 	bl	80002b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a3a:	f000 f827 	bl	8002a8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a3e:	f000 f965 	bl	8002d0c <MX_GPIO_Init>
  MX_TIM1_Init();
 8002a42:	f000 f8a3 	bl	8002b8c <MX_TIM1_Init>
  MX_TIM2_Init();
 8002a46:	f000 f8eb 	bl	8002c20 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8002a4a:	f000 f931 	bl	8002cb0 <MX_USART2_UART_Init>


  /* USER CODE BEGIN 2 */
  NVIC_Init();
 8002a4e:	f000 f9e5 	bl	8002e1c <NVIC_Init>
  HAL_TIM_Base_Start_IT(&htim1);
 8002a52:	480c      	ldr	r0, [pc, #48]	; (8002a84 <main+0x54>)
 8002a54:	f7fe fce7 	bl	8001426 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */



  /* Frame initialization */
  tab_correct = frameControl_Initialization(&frame1);
 8002a58:	463b      	mov	r3, r7
 8002a5a:	f107 0220 	add.w	r2, r7, #32
 8002a5e:	4611      	mov	r1, r2
 8002a60:	4618      	mov	r0, r3
 8002a62:	f7ff fb29 	bl	80020b8 <frameControl_Initialization>

  frameControl_Bits_Stuffing(tab_correct);
 8002a66:	466c      	mov	r4, sp
 8002a68:	f107 0310 	add.w	r3, r7, #16
 8002a6c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002a6e:	c407      	stmia	r4!, {r0, r1, r2}
 8002a70:	8023      	strh	r3, [r4, #0]
 8002a72:	463b      	mov	r3, r7
 8002a74:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002a76:	f7ff fdd4 	bl	8002622 <frameControl_Bits_Stuffing>
  while (1)
  {
  /* USER CODE END WHILE */

  /* USER CODE BEGIN 3 */
	  printf("SALUT\n\r");
 8002a7a:	4803      	ldr	r0, [pc, #12]	; (8002a88 <main+0x58>)
 8002a7c:	f000 fb2c 	bl	80030d8 <iprintf>
 8002a80:	e7fb      	b.n	8002a7a <main+0x4a>
 8002a82:	bf00      	nop
 8002a84:	20000094 	.word	0x20000094
 8002a88:	08003f6c 	.word	0x08003f6c

08002a8c <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b094      	sub	sp, #80	; 0x50
 8002a90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a92:	2300      	movs	r3, #0
 8002a94:	607b      	str	r3, [r7, #4]
 8002a96:	4a39      	ldr	r2, [pc, #228]	; (8002b7c <SystemClock_Config+0xf0>)
 8002a98:	4b38      	ldr	r3, [pc, #224]	; (8002b7c <SystemClock_Config+0xf0>)
 8002a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002aa0:	6413      	str	r3, [r2, #64]	; 0x40
 8002aa2:	4b36      	ldr	r3, [pc, #216]	; (8002b7c <SystemClock_Config+0xf0>)
 8002aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aaa:	607b      	str	r3, [r7, #4]
 8002aac:	687b      	ldr	r3, [r7, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002aae:	2300      	movs	r3, #0
 8002ab0:	603b      	str	r3, [r7, #0]
 8002ab2:	4a33      	ldr	r2, [pc, #204]	; (8002b80 <SystemClock_Config+0xf4>)
 8002ab4:	4b32      	ldr	r3, [pc, #200]	; (8002b80 <SystemClock_Config+0xf4>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002abc:	6013      	str	r3, [r2, #0]
 8002abe:	4b30      	ldr	r3, [pc, #192]	; (8002b80 <SystemClock_Config+0xf4>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002ac6:	603b      	str	r3, [r7, #0]
 8002ac8:	683b      	ldr	r3, [r7, #0]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002aca:	2301      	movs	r3, #1
 8002acc:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002ace:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002ad2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ad4:	2302      	movs	r3, #2
 8002ad6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002ad8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002adc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002ade:	2304      	movs	r3, #4
 8002ae0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8002ae2:	23b4      	movs	r3, #180	; 0xb4
 8002ae4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002ae6:	2302      	movs	r3, #2
 8002ae8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002aea:	2302      	movs	r3, #2
 8002aec:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002aee:	2302      	movs	r3, #2
 8002af0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002af2:	f107 031c 	add.w	r3, r7, #28
 8002af6:	4618      	mov	r0, r3
 8002af8:	f7fe f9e8 	bl	8000ecc <HAL_RCC_OscConfig>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d003      	beq.n	8002b0a <SystemClock_Config+0x7e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002b02:	21bb      	movs	r1, #187	; 0xbb
 8002b04:	481f      	ldr	r0, [pc, #124]	; (8002b84 <SystemClock_Config+0xf8>)
 8002b06:	f000 f99d 	bl	8002e44 <_Error_Handler>
  }

    /**Activate the Over-Drive mode 
    */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002b0a:	f7fd ff27 	bl	800095c <HAL_PWREx_EnableOverDrive>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d003      	beq.n	8002b1c <SystemClock_Config+0x90>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002b14:	21c2      	movs	r1, #194	; 0xc2
 8002b16:	481b      	ldr	r0, [pc, #108]	; (8002b84 <SystemClock_Config+0xf8>)
 8002b18:	f000 f994 	bl	8002e44 <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b1c:	230f      	movs	r3, #15
 8002b1e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b20:	2302      	movs	r3, #2
 8002b22:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b24:	2300      	movs	r3, #0
 8002b26:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002b28:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002b2c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002b2e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b32:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002b34:	f107 0308 	add.w	r3, r7, #8
 8002b38:	2105      	movs	r1, #5
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7fd ff78 	bl	8000a30 <HAL_RCC_ClockConfig>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d003      	beq.n	8002b4e <SystemClock_Config+0xc2>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002b46:	21d0      	movs	r1, #208	; 0xd0
 8002b48:	480e      	ldr	r0, [pc, #56]	; (8002b84 <SystemClock_Config+0xf8>)
 8002b4a:	f000 f97b 	bl	8002e44 <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8002b4e:	f7fe f881 	bl	8000c54 <HAL_RCC_GetHCLKFreq>
 8002b52:	4602      	mov	r2, r0
 8002b54:	4b0c      	ldr	r3, [pc, #48]	; (8002b88 <SystemClock_Config+0xfc>)
 8002b56:	fba3 2302 	umull	r2, r3, r3, r2
 8002b5a:	099b      	lsrs	r3, r3, #6
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f7fd fcfe 	bl	800055e <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002b62:	2004      	movs	r0, #4
 8002b64:	f7fd fd08 	bl	8000578 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002b68:	2200      	movs	r2, #0
 8002b6a:	2100      	movs	r1, #0
 8002b6c:	f04f 30ff 	mov.w	r0, #4294967295
 8002b70:	f7fd fccb 	bl	800050a <HAL_NVIC_SetPriority>
}
 8002b74:	bf00      	nop
 8002b76:	3750      	adds	r7, #80	; 0x50
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	40023800 	.word	0x40023800
 8002b80:	40007000 	.word	0x40007000
 8002b84:	08003f74 	.word	0x08003f74
 8002b88:	10624dd3 	.word	0x10624dd3

08002b8c <MX_TIM1_Init>:

/* TIM1 init function */
static void MX_TIM1_Init(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b086      	sub	sp, #24
 8002b90:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim1.Instance = TIM1;
 8002b92:	4b20      	ldr	r3, [pc, #128]	; (8002c14 <MX_TIM1_Init+0x88>)
 8002b94:	4a20      	ldr	r2, [pc, #128]	; (8002c18 <MX_TIM1_Init+0x8c>)
 8002b96:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 50000;
 8002b98:	4b1e      	ldr	r3, [pc, #120]	; (8002c14 <MX_TIM1_Init+0x88>)
 8002b9a:	f24c 3250 	movw	r2, #50000	; 0xc350
 8002b9e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ba0:	4b1c      	ldr	r3, [pc, #112]	; (8002c14 <MX_TIM1_Init+0x88>)
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 8002ba6:	4b1b      	ldr	r3, [pc, #108]	; (8002c14 <MX_TIM1_Init+0x88>)
 8002ba8:	2264      	movs	r2, #100	; 0x64
 8002baa:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bac:	4b19      	ldr	r3, [pc, #100]	; (8002c14 <MX_TIM1_Init+0x88>)
 8002bae:	2200      	movs	r2, #0
 8002bb0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002bb2:	4b18      	ldr	r3, [pc, #96]	; (8002c14 <MX_TIM1_Init+0x88>)
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002bb8:	4816      	ldr	r0, [pc, #88]	; (8002c14 <MX_TIM1_Init+0x88>)
 8002bba:	f7fe fc09 	bl	80013d0 <HAL_TIM_Base_Init>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d003      	beq.n	8002bcc <MX_TIM1_Init+0x40>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002bc4:	21ee      	movs	r1, #238	; 0xee
 8002bc6:	4815      	ldr	r0, [pc, #84]	; (8002c1c <MX_TIM1_Init+0x90>)
 8002bc8:	f000 f93c 	bl	8002e44 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002bcc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002bd0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002bd2:	f107 0308 	add.w	r3, r7, #8
 8002bd6:	4619      	mov	r1, r3
 8002bd8:	480e      	ldr	r0, [pc, #56]	; (8002c14 <MX_TIM1_Init+0x88>)
 8002bda:	f7fe fd47 	bl	800166c <HAL_TIM_ConfigClockSource>
 8002bde:	4603      	mov	r3, r0
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d003      	beq.n	8002bec <MX_TIM1_Init+0x60>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002be4:	21f4      	movs	r1, #244	; 0xf4
 8002be6:	480d      	ldr	r0, [pc, #52]	; (8002c1c <MX_TIM1_Init+0x90>)
 8002be8:	f000 f92c 	bl	8002e44 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bec:	2300      	movs	r3, #0
 8002bee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002bf4:	463b      	mov	r3, r7
 8002bf6:	4619      	mov	r1, r3
 8002bf8:	4806      	ldr	r0, [pc, #24]	; (8002c14 <MX_TIM1_Init+0x88>)
 8002bfa:	f7fe ff98 	bl	8001b2e <HAL_TIMEx_MasterConfigSynchronization>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d003      	beq.n	8002c0c <MX_TIM1_Init+0x80>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002c04:	21fb      	movs	r1, #251	; 0xfb
 8002c06:	4805      	ldr	r0, [pc, #20]	; (8002c1c <MX_TIM1_Init+0x90>)
 8002c08:	f000 f91c 	bl	8002e44 <_Error_Handler>
  }

}
 8002c0c:	bf00      	nop
 8002c0e:	3718      	adds	r7, #24
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}
 8002c14:	20000094 	.word	0x20000094
 8002c18:	40010000 	.word	0x40010000
 8002c1c:	08003f74 	.word	0x08003f74

08002c20 <MX_TIM2_Init>:

/* TIM2 init function */
static void MX_TIM2_Init(void)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b086      	sub	sp, #24
 8002c24:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim2.Instance = TIM2;
 8002c26:	4b20      	ldr	r3, [pc, #128]	; (8002ca8 <MX_TIM2_Init+0x88>)
 8002c28:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002c2c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002c2e:	4b1e      	ldr	r3, [pc, #120]	; (8002ca8 <MX_TIM2_Init+0x88>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c34:	4b1c      	ldr	r3, [pc, #112]	; (8002ca8 <MX_TIM2_Init+0x88>)
 8002c36:	2200      	movs	r2, #0
 8002c38:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0;
 8002c3a:	4b1b      	ldr	r3, [pc, #108]	; (8002ca8 <MX_TIM2_Init+0x88>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c40:	4b19      	ldr	r3, [pc, #100]	; (8002ca8 <MX_TIM2_Init+0x88>)
 8002c42:	2200      	movs	r2, #0
 8002c44:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002c46:	4818      	ldr	r0, [pc, #96]	; (8002ca8 <MX_TIM2_Init+0x88>)
 8002c48:	f7fe fbc2 	bl	80013d0 <HAL_TIM_Base_Init>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d004      	beq.n	8002c5c <MX_TIM2_Init+0x3c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002c52:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8002c56:	4815      	ldr	r0, [pc, #84]	; (8002cac <MX_TIM2_Init+0x8c>)
 8002c58:	f000 f8f4 	bl	8002e44 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c60:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002c62:	f107 0308 	add.w	r3, r7, #8
 8002c66:	4619      	mov	r1, r3
 8002c68:	480f      	ldr	r0, [pc, #60]	; (8002ca8 <MX_TIM2_Init+0x88>)
 8002c6a:	f7fe fcff 	bl	800166c <HAL_TIM_ConfigClockSource>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d004      	beq.n	8002c7e <MX_TIM2_Init+0x5e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002c74:	f44f 718a 	mov.w	r1, #276	; 0x114
 8002c78:	480c      	ldr	r0, [pc, #48]	; (8002cac <MX_TIM2_Init+0x8c>)
 8002c7a:	f000 f8e3 	bl	8002e44 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c82:	2300      	movs	r3, #0
 8002c84:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002c86:	463b      	mov	r3, r7
 8002c88:	4619      	mov	r1, r3
 8002c8a:	4807      	ldr	r0, [pc, #28]	; (8002ca8 <MX_TIM2_Init+0x88>)
 8002c8c:	f7fe ff4f 	bl	8001b2e <HAL_TIMEx_MasterConfigSynchronization>
 8002c90:	4603      	mov	r3, r0
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d004      	beq.n	8002ca0 <MX_TIM2_Init+0x80>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002c96:	f240 111b 	movw	r1, #283	; 0x11b
 8002c9a:	4804      	ldr	r0, [pc, #16]	; (8002cac <MX_TIM2_Init+0x8c>)
 8002c9c:	f000 f8d2 	bl	8002e44 <_Error_Handler>
  }

}
 8002ca0:	bf00      	nop
 8002ca2:	3718      	adds	r7, #24
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}
 8002ca8:	200000d0 	.word	0x200000d0
 8002cac:	08003f74 	.word	0x08003f74

08002cb0 <MX_USART2_UART_Init>:

/* USART2 init function */
static void MX_USART2_UART_Init(void)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8002cb4:	4b12      	ldr	r3, [pc, #72]	; (8002d00 <MX_USART2_UART_Init+0x50>)
 8002cb6:	4a13      	ldr	r2, [pc, #76]	; (8002d04 <MX_USART2_UART_Init+0x54>)
 8002cb8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002cba:	4b11      	ldr	r3, [pc, #68]	; (8002d00 <MX_USART2_UART_Init+0x50>)
 8002cbc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002cc0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002cc2:	4b0f      	ldr	r3, [pc, #60]	; (8002d00 <MX_USART2_UART_Init+0x50>)
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002cc8:	4b0d      	ldr	r3, [pc, #52]	; (8002d00 <MX_USART2_UART_Init+0x50>)
 8002cca:	2200      	movs	r2, #0
 8002ccc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002cce:	4b0c      	ldr	r3, [pc, #48]	; (8002d00 <MX_USART2_UART_Init+0x50>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002cd4:	4b0a      	ldr	r3, [pc, #40]	; (8002d00 <MX_USART2_UART_Init+0x50>)
 8002cd6:	220c      	movs	r2, #12
 8002cd8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002cda:	4b09      	ldr	r3, [pc, #36]	; (8002d00 <MX_USART2_UART_Init+0x50>)
 8002cdc:	2200      	movs	r2, #0
 8002cde:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ce0:	4b07      	ldr	r3, [pc, #28]	; (8002d00 <MX_USART2_UART_Init+0x50>)
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002ce6:	4806      	ldr	r0, [pc, #24]	; (8002d00 <MX_USART2_UART_Init+0x50>)
 8002ce8:	f7fe ff7a 	bl	8001be0 <HAL_UART_Init>
 8002cec:	4603      	mov	r3, r0
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d004      	beq.n	8002cfc <MX_USART2_UART_Init+0x4c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002cf2:	f44f 7197 	mov.w	r1, #302	; 0x12e
 8002cf6:	4804      	ldr	r0, [pc, #16]	; (8002d08 <MX_USART2_UART_Init+0x58>)
 8002cf8:	f000 f8a4 	bl	8002e44 <_Error_Handler>
  }

}
 8002cfc:	bf00      	nop
 8002cfe:	bd80      	pop	{r7, pc}
 8002d00:	2000010c 	.word	0x2000010c
 8002d04:	40004400 	.word	0x40004400
 8002d08:	08003f74 	.word	0x08003f74

08002d0c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b08a      	sub	sp, #40	; 0x28
 8002d10:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d12:	2300      	movs	r3, #0
 8002d14:	613b      	str	r3, [r7, #16]
 8002d16:	4a3c      	ldr	r2, [pc, #240]	; (8002e08 <MX_GPIO_Init+0xfc>)
 8002d18:	4b3b      	ldr	r3, [pc, #236]	; (8002e08 <MX_GPIO_Init+0xfc>)
 8002d1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d1c:	f043 0304 	orr.w	r3, r3, #4
 8002d20:	6313      	str	r3, [r2, #48]	; 0x30
 8002d22:	4b39      	ldr	r3, [pc, #228]	; (8002e08 <MX_GPIO_Init+0xfc>)
 8002d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d26:	f003 0304 	and.w	r3, r3, #4
 8002d2a:	613b      	str	r3, [r7, #16]
 8002d2c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002d2e:	2300      	movs	r3, #0
 8002d30:	60fb      	str	r3, [r7, #12]
 8002d32:	4a35      	ldr	r2, [pc, #212]	; (8002e08 <MX_GPIO_Init+0xfc>)
 8002d34:	4b34      	ldr	r3, [pc, #208]	; (8002e08 <MX_GPIO_Init+0xfc>)
 8002d36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d3c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d3e:	4b32      	ldr	r3, [pc, #200]	; (8002e08 <MX_GPIO_Init+0xfc>)
 8002d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d46:	60fb      	str	r3, [r7, #12]
 8002d48:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	60bb      	str	r3, [r7, #8]
 8002d4e:	4a2e      	ldr	r2, [pc, #184]	; (8002e08 <MX_GPIO_Init+0xfc>)
 8002d50:	4b2d      	ldr	r3, [pc, #180]	; (8002e08 <MX_GPIO_Init+0xfc>)
 8002d52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d54:	f043 0301 	orr.w	r3, r3, #1
 8002d58:	6313      	str	r3, [r2, #48]	; 0x30
 8002d5a:	4b2b      	ldr	r3, [pc, #172]	; (8002e08 <MX_GPIO_Init+0xfc>)
 8002d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d5e:	f003 0301 	and.w	r3, r3, #1
 8002d62:	60bb      	str	r3, [r7, #8]
 8002d64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d66:	2300      	movs	r3, #0
 8002d68:	607b      	str	r3, [r7, #4]
 8002d6a:	4a27      	ldr	r2, [pc, #156]	; (8002e08 <MX_GPIO_Init+0xfc>)
 8002d6c:	4b26      	ldr	r3, [pc, #152]	; (8002e08 <MX_GPIO_Init+0xfc>)
 8002d6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d70:	f043 0302 	orr.w	r3, r3, #2
 8002d74:	6313      	str	r3, [r2, #48]	; 0x30
 8002d76:	4b24      	ldr	r3, [pc, #144]	; (8002e08 <MX_GPIO_Init+0xfc>)
 8002d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d7a:	f003 0302 	and.w	r3, r3, #2
 8002d7e:	607b      	str	r3, [r7, #4]
 8002d80:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002d82:	2200      	movs	r2, #0
 8002d84:	2120      	movs	r1, #32
 8002d86:	4821      	ldr	r0, [pc, #132]	; (8002e0c <MX_GPIO_Init+0x100>)
 8002d88:	f7fd fdb2 	bl	80008f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Output_GPIO_Port, Output_Pin, GPIO_PIN_RESET);
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	2120      	movs	r1, #32
 8002d90:	481f      	ldr	r0, [pc, #124]	; (8002e10 <MX_GPIO_Init+0x104>)
 8002d92:	f7fd fdad 	bl	80008f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002d96:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002d9c:	4b1d      	ldr	r3, [pc, #116]	; (8002e14 <MX_GPIO_Init+0x108>)
 8002d9e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002da0:	2300      	movs	r3, #0
 8002da2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002da4:	f107 0314 	add.w	r3, r7, #20
 8002da8:	4619      	mov	r1, r3
 8002daa:	4819      	ldr	r0, [pc, #100]	; (8002e10 <MX_GPIO_Init+0x104>)
 8002dac:	f7fd fc0e 	bl	80005cc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002db0:	2320      	movs	r3, #32
 8002db2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002db4:	2301      	movs	r3, #1
 8002db6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db8:	2300      	movs	r3, #0
 8002dba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002dc0:	f107 0314 	add.w	r3, r7, #20
 8002dc4:	4619      	mov	r1, r3
 8002dc6:	4811      	ldr	r0, [pc, #68]	; (8002e0c <MX_GPIO_Init+0x100>)
 8002dc8:	f7fd fc00 	bl	80005cc <HAL_GPIO_Init>

  /*Configure GPIO pin : Output_Pin */
  GPIO_InitStruct.Pin = Output_Pin;
 8002dcc:	2320      	movs	r3, #32
 8002dce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Output_GPIO_Port, &GPIO_InitStruct);
 8002ddc:	f107 0314 	add.w	r3, r7, #20
 8002de0:	4619      	mov	r1, r3
 8002de2:	480b      	ldr	r0, [pc, #44]	; (8002e10 <MX_GPIO_Init+0x104>)
 8002de4:	f7fd fbf2 	bl	80005cc <HAL_GPIO_Init>

  /*Configure GPIO pin : Input_Pin */
  GPIO_InitStruct.Pin = Input_Pin;
 8002de8:	2340      	movs	r3, #64	; 0x40
 8002dea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002dec:	4b0a      	ldr	r3, [pc, #40]	; (8002e18 <MX_GPIO_Init+0x10c>)
 8002dee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002df0:	2300      	movs	r3, #0
 8002df2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Input_GPIO_Port, &GPIO_InitStruct);
 8002df4:	f107 0314 	add.w	r3, r7, #20
 8002df8:	4619      	mov	r1, r3
 8002dfa:	4805      	ldr	r0, [pc, #20]	; (8002e10 <MX_GPIO_Init+0x104>)
 8002dfc:	f7fd fbe6 	bl	80005cc <HAL_GPIO_Init>

}
 8002e00:	bf00      	nop
 8002e02:	3728      	adds	r7, #40	; 0x28
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	40023800 	.word	0x40023800
 8002e0c:	40020000 	.word	0x40020000
 8002e10:	40020800 	.word	0x40020800
 8002e14:	10210000 	.word	0x10210000
 8002e18:	10110000 	.word	0x10110000

08002e1c <NVIC_Init>:

/* USER CODE BEGIN 4 */

// Init NVIC
void NVIC_Init(void)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	af00      	add	r7, sp, #0
	HAL_NVIC_SetPriority(EXTI9_5_IRQn,0,0);
 8002e20:	2200      	movs	r2, #0
 8002e22:	2100      	movs	r1, #0
 8002e24:	2017      	movs	r0, #23
 8002e26:	f7fd fb70 	bl	800050a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002e2a:	2017      	movs	r0, #23
 8002e2c:	f7fd fb89 	bl	8000542 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn,0,0);
 8002e30:	2200      	movs	r2, #0
 8002e32:	2100      	movs	r1, #0
 8002e34:	2019      	movs	r0, #25
 8002e36:	f7fd fb68 	bl	800050a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002e3a:	2019      	movs	r0, #25
 8002e3c:	f7fd fb81 	bl	8000542 <HAL_NVIC_EnableIRQ>
}
 8002e40:	bf00      	nop
 8002e42:	bd80      	pop	{r7, pc}

08002e44 <_Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b083      	sub	sp, #12
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
 8002e4c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
 8002e4e:	e7fe      	b.n	8002e4e <_Error_Handler+0xa>

08002e50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e54:	2003      	movs	r0, #3
 8002e56:	f7fd fb4d 	bl	80004f4 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	2100      	movs	r1, #0
 8002e5e:	f06f 000b 	mvn.w	r0, #11
 8002e62:	f7fd fb52 	bl	800050a <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002e66:	2200      	movs	r2, #0
 8002e68:	2100      	movs	r1, #0
 8002e6a:	f06f 000a 	mvn.w	r0, #10
 8002e6e:	f7fd fb4c 	bl	800050a <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8002e72:	2200      	movs	r2, #0
 8002e74:	2100      	movs	r1, #0
 8002e76:	f06f 0009 	mvn.w	r0, #9
 8002e7a:	f7fd fb46 	bl	800050a <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002e7e:	2200      	movs	r2, #0
 8002e80:	2100      	movs	r1, #0
 8002e82:	f06f 0004 	mvn.w	r0, #4
 8002e86:	f7fd fb40 	bl	800050a <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	2100      	movs	r1, #0
 8002e8e:	f06f 0003 	mvn.w	r0, #3
 8002e92:	f7fd fb3a 	bl	800050a <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8002e96:	2200      	movs	r2, #0
 8002e98:	2100      	movs	r1, #0
 8002e9a:	f06f 0001 	mvn.w	r0, #1
 8002e9e:	f7fd fb34 	bl	800050a <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	2100      	movs	r1, #0
 8002ea6:	f04f 30ff 	mov.w	r0, #4294967295
 8002eaa:	f7fd fb2e 	bl	800050a <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8002eae:	2200      	movs	r2, #0
 8002eb0:	2100      	movs	r1, #0
 8002eb2:	2005      	movs	r0, #5
 8002eb4:	f7fd fb29 	bl	800050a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8002eb8:	2005      	movs	r0, #5
 8002eba:	f7fd fb42 	bl	8000542 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ebe:	bf00      	nop
 8002ec0:	bd80      	pop	{r7, pc}
	...

08002ec4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b085      	sub	sp, #20
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]

  if(htim_base->Instance==TIM1)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a15      	ldr	r2, [pc, #84]	; (8002f28 <HAL_TIM_Base_MspInit+0x64>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d10e      	bne.n	8002ef4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	60fb      	str	r3, [r7, #12]
 8002eda:	4a14      	ldr	r2, [pc, #80]	; (8002f2c <HAL_TIM_Base_MspInit+0x68>)
 8002edc:	4b13      	ldr	r3, [pc, #76]	; (8002f2c <HAL_TIM_Base_MspInit+0x68>)
 8002ede:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ee0:	f043 0301 	orr.w	r3, r3, #1
 8002ee4:	6453      	str	r3, [r2, #68]	; 0x44
 8002ee6:	4b11      	ldr	r3, [pc, #68]	; (8002f2c <HAL_TIM_Base_MspInit+0x68>)
 8002ee8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eea:	f003 0301 	and.w	r3, r3, #1
 8002eee:	60fb      	str	r3, [r7, #12]
 8002ef0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002ef2:	e012      	b.n	8002f1a <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM2)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002efc:	d10d      	bne.n	8002f1a <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002efe:	2300      	movs	r3, #0
 8002f00:	60bb      	str	r3, [r7, #8]
 8002f02:	4a0a      	ldr	r2, [pc, #40]	; (8002f2c <HAL_TIM_Base_MspInit+0x68>)
 8002f04:	4b09      	ldr	r3, [pc, #36]	; (8002f2c <HAL_TIM_Base_MspInit+0x68>)
 8002f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f08:	f043 0301 	orr.w	r3, r3, #1
 8002f0c:	6413      	str	r3, [r2, #64]	; 0x40
 8002f0e:	4b07      	ldr	r3, [pc, #28]	; (8002f2c <HAL_TIM_Base_MspInit+0x68>)
 8002f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f12:	f003 0301 	and.w	r3, r3, #1
 8002f16:	60bb      	str	r3, [r7, #8]
 8002f18:	68bb      	ldr	r3, [r7, #8]
}
 8002f1a:	bf00      	nop
 8002f1c:	3714      	adds	r7, #20
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f24:	4770      	bx	lr
 8002f26:	bf00      	nop
 8002f28:	40010000 	.word	0x40010000
 8002f2c:	40023800 	.word	0x40023800

08002f30 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b088      	sub	sp, #32
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a12      	ldr	r2, [pc, #72]	; (8002f88 <HAL_UART_MspInit+0x58>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d11d      	bne.n	8002f7e <HAL_UART_MspInit+0x4e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002f42:	2300      	movs	r3, #0
 8002f44:	60bb      	str	r3, [r7, #8]
 8002f46:	4a11      	ldr	r2, [pc, #68]	; (8002f8c <HAL_UART_MspInit+0x5c>)
 8002f48:	4b10      	ldr	r3, [pc, #64]	; (8002f8c <HAL_UART_MspInit+0x5c>)
 8002f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f50:	6413      	str	r3, [r2, #64]	; 0x40
 8002f52:	4b0e      	ldr	r3, [pc, #56]	; (8002f8c <HAL_UART_MspInit+0x5c>)
 8002f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f5a:	60bb      	str	r3, [r7, #8]
 8002f5c:	68bb      	ldr	r3, [r7, #8]
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002f5e:	230c      	movs	r3, #12
 8002f60:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f62:	2302      	movs	r3, #2
 8002f64:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f66:	2301      	movs	r3, #1
 8002f68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002f6e:	2307      	movs	r3, #7
 8002f70:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f72:	f107 030c 	add.w	r3, r7, #12
 8002f76:	4619      	mov	r1, r3
 8002f78:	4805      	ldr	r0, [pc, #20]	; (8002f90 <HAL_UART_MspInit+0x60>)
 8002f7a:	f7fd fb27 	bl	80005cc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002f7e:	bf00      	nop
 8002f80:	3720      	adds	r7, #32
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	40004400 	.word	0x40004400
 8002f8c:	40023800 	.word	0x40023800
 8002f90:	40020000 	.word	0x40020000

08002f94 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8002f94:	b480      	push	{r7}
 8002f96:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f98:	bf00      	nop
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr

08002fa2 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8002fa2:	b480      	push	{r7}
 8002fa4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002fa6:	bf00      	nop
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fae:	4770      	bx	lr

08002fb0 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002fb4:	f7fd f9ba 	bl	800032c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8002fb8:	f7fd fafa 	bl	80005b0 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002fbc:	bf00      	nop
 8002fbe:	bd80      	pop	{r7, pc}

08002fc0 <RCC_IRQHandler>:

/**
* @brief This function handles RCC global interrupt.
*/
void RCC_IRQHandler(void)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8002fc4:	bf00      	nop
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr
	...

08002fd0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002fd4:	4a16      	ldr	r2, [pc, #88]	; (8003030 <SystemInit+0x60>)
 8002fd6:	4b16      	ldr	r3, [pc, #88]	; (8003030 <SystemInit+0x60>)
 8002fd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fdc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002fe0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002fe4:	4a13      	ldr	r2, [pc, #76]	; (8003034 <SystemInit+0x64>)
 8002fe6:	4b13      	ldr	r3, [pc, #76]	; (8003034 <SystemInit+0x64>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f043 0301 	orr.w	r3, r3, #1
 8002fee:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002ff0:	4b10      	ldr	r3, [pc, #64]	; (8003034 <SystemInit+0x64>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002ff6:	4a0f      	ldr	r2, [pc, #60]	; (8003034 <SystemInit+0x64>)
 8002ff8:	4b0e      	ldr	r3, [pc, #56]	; (8003034 <SystemInit+0x64>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003000:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003004:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003006:	4b0b      	ldr	r3, [pc, #44]	; (8003034 <SystemInit+0x64>)
 8003008:	4a0b      	ldr	r2, [pc, #44]	; (8003038 <SystemInit+0x68>)
 800300a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800300c:	4a09      	ldr	r2, [pc, #36]	; (8003034 <SystemInit+0x64>)
 800300e:	4b09      	ldr	r3, [pc, #36]	; (8003034 <SystemInit+0x64>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003016:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003018:	4b06      	ldr	r3, [pc, #24]	; (8003034 <SystemInit+0x64>)
 800301a:	2200      	movs	r2, #0
 800301c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800301e:	4b04      	ldr	r3, [pc, #16]	; (8003030 <SystemInit+0x60>)
 8003020:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003024:	609a      	str	r2, [r3, #8]
#endif
}
 8003026:	bf00      	nop
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr
 8003030:	e000ed00 	.word	0xe000ed00
 8003034:	40023800 	.word	0x40023800
 8003038:	24003010 	.word	0x24003010

0800303c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800303c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003074 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003040:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003042:	e003      	b.n	800304c <LoopCopyDataInit>

08003044 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003044:	4b0c      	ldr	r3, [pc, #48]	; (8003078 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003046:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003048:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800304a:	3104      	adds	r1, #4

0800304c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800304c:	480b      	ldr	r0, [pc, #44]	; (800307c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800304e:	4b0c      	ldr	r3, [pc, #48]	; (8003080 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003050:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003052:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003054:	d3f6      	bcc.n	8003044 <CopyDataInit>
  ldr  r2, =_sbss
 8003056:	4a0b      	ldr	r2, [pc, #44]	; (8003084 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003058:	e002      	b.n	8003060 <LoopFillZerobss>

0800305a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800305a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800305c:	f842 3b04 	str.w	r3, [r2], #4

08003060 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003060:	4b09      	ldr	r3, [pc, #36]	; (8003088 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003062:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003064:	d3f9      	bcc.n	800305a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003066:	f7ff ffb3 	bl	8002fd0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800306a:	f000 f811 	bl	8003090 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800306e:	f7ff fcdf 	bl	8002a30 <main>
  bx  lr    
 8003072:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003074:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003078:	0800403c 	.word	0x0800403c
  ldr  r0, =_sdata
 800307c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003080:	20000068 	.word	0x20000068
  ldr  r2, =_sbss
 8003084:	20000068 	.word	0x20000068
  ldr  r3, = _ebss
 8003088:	20000150 	.word	0x20000150

0800308c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800308c:	e7fe      	b.n	800308c <ADC_IRQHandler>
	...

08003090 <__libc_init_array>:
 8003090:	b570      	push	{r4, r5, r6, lr}
 8003092:	4e0d      	ldr	r6, [pc, #52]	; (80030c8 <__libc_init_array+0x38>)
 8003094:	4c0d      	ldr	r4, [pc, #52]	; (80030cc <__libc_init_array+0x3c>)
 8003096:	1ba4      	subs	r4, r4, r6
 8003098:	10a4      	asrs	r4, r4, #2
 800309a:	2500      	movs	r5, #0
 800309c:	42a5      	cmp	r5, r4
 800309e:	d109      	bne.n	80030b4 <__libc_init_array+0x24>
 80030a0:	4e0b      	ldr	r6, [pc, #44]	; (80030d0 <__libc_init_array+0x40>)
 80030a2:	4c0c      	ldr	r4, [pc, #48]	; (80030d4 <__libc_init_array+0x44>)
 80030a4:	f000 ff56 	bl	8003f54 <_init>
 80030a8:	1ba4      	subs	r4, r4, r6
 80030aa:	10a4      	asrs	r4, r4, #2
 80030ac:	2500      	movs	r5, #0
 80030ae:	42a5      	cmp	r5, r4
 80030b0:	d105      	bne.n	80030be <__libc_init_array+0x2e>
 80030b2:	bd70      	pop	{r4, r5, r6, pc}
 80030b4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80030b8:	4798      	blx	r3
 80030ba:	3501      	adds	r5, #1
 80030bc:	e7ee      	b.n	800309c <__libc_init_array+0xc>
 80030be:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80030c2:	4798      	blx	r3
 80030c4:	3501      	adds	r5, #1
 80030c6:	e7f2      	b.n	80030ae <__libc_init_array+0x1e>
 80030c8:	08004034 	.word	0x08004034
 80030cc:	08004034 	.word	0x08004034
 80030d0:	08004034 	.word	0x08004034
 80030d4:	08004038 	.word	0x08004038

080030d8 <iprintf>:
 80030d8:	b40f      	push	{r0, r1, r2, r3}
 80030da:	4b0a      	ldr	r3, [pc, #40]	; (8003104 <iprintf+0x2c>)
 80030dc:	b513      	push	{r0, r1, r4, lr}
 80030de:	681c      	ldr	r4, [r3, #0]
 80030e0:	b124      	cbz	r4, 80030ec <iprintf+0x14>
 80030e2:	69a3      	ldr	r3, [r4, #24]
 80030e4:	b913      	cbnz	r3, 80030ec <iprintf+0x14>
 80030e6:	4620      	mov	r0, r4
 80030e8:	f000 f84e 	bl	8003188 <__sinit>
 80030ec:	ab05      	add	r3, sp, #20
 80030ee:	9a04      	ldr	r2, [sp, #16]
 80030f0:	68a1      	ldr	r1, [r4, #8]
 80030f2:	9301      	str	r3, [sp, #4]
 80030f4:	4620      	mov	r0, r4
 80030f6:	f000 f961 	bl	80033bc <_vfiprintf_r>
 80030fa:	b002      	add	sp, #8
 80030fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003100:	b004      	add	sp, #16
 8003102:	4770      	bx	lr
 8003104:	20000004 	.word	0x20000004

08003108 <_cleanup_r>:
 8003108:	4901      	ldr	r1, [pc, #4]	; (8003110 <_cleanup_r+0x8>)
 800310a:	f000 b8a9 	b.w	8003260 <_fwalk_reent>
 800310e:	bf00      	nop
 8003110:	08003c91 	.word	0x08003c91

08003114 <std.isra.0>:
 8003114:	2300      	movs	r3, #0
 8003116:	b510      	push	{r4, lr}
 8003118:	4604      	mov	r4, r0
 800311a:	6003      	str	r3, [r0, #0]
 800311c:	6043      	str	r3, [r0, #4]
 800311e:	6083      	str	r3, [r0, #8]
 8003120:	8181      	strh	r1, [r0, #12]
 8003122:	6643      	str	r3, [r0, #100]	; 0x64
 8003124:	81c2      	strh	r2, [r0, #14]
 8003126:	6103      	str	r3, [r0, #16]
 8003128:	6143      	str	r3, [r0, #20]
 800312a:	6183      	str	r3, [r0, #24]
 800312c:	4619      	mov	r1, r3
 800312e:	2208      	movs	r2, #8
 8003130:	305c      	adds	r0, #92	; 0x5c
 8003132:	f000 f8b3 	bl	800329c <memset>
 8003136:	4b05      	ldr	r3, [pc, #20]	; (800314c <std.isra.0+0x38>)
 8003138:	6263      	str	r3, [r4, #36]	; 0x24
 800313a:	4b05      	ldr	r3, [pc, #20]	; (8003150 <std.isra.0+0x3c>)
 800313c:	62a3      	str	r3, [r4, #40]	; 0x28
 800313e:	4b05      	ldr	r3, [pc, #20]	; (8003154 <std.isra.0+0x40>)
 8003140:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003142:	4b05      	ldr	r3, [pc, #20]	; (8003158 <std.isra.0+0x44>)
 8003144:	6224      	str	r4, [r4, #32]
 8003146:	6323      	str	r3, [r4, #48]	; 0x30
 8003148:	bd10      	pop	{r4, pc}
 800314a:	bf00      	nop
 800314c:	08003935 	.word	0x08003935
 8003150:	08003957 	.word	0x08003957
 8003154:	0800398f 	.word	0x0800398f
 8003158:	080039b3 	.word	0x080039b3

0800315c <__sfmoreglue>:
 800315c:	b570      	push	{r4, r5, r6, lr}
 800315e:	1e4a      	subs	r2, r1, #1
 8003160:	2568      	movs	r5, #104	; 0x68
 8003162:	4355      	muls	r5, r2
 8003164:	460e      	mov	r6, r1
 8003166:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800316a:	f000 f89f 	bl	80032ac <_malloc_r>
 800316e:	4604      	mov	r4, r0
 8003170:	b140      	cbz	r0, 8003184 <__sfmoreglue+0x28>
 8003172:	2100      	movs	r1, #0
 8003174:	e880 0042 	stmia.w	r0, {r1, r6}
 8003178:	300c      	adds	r0, #12
 800317a:	60a0      	str	r0, [r4, #8]
 800317c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003180:	f000 f88c 	bl	800329c <memset>
 8003184:	4620      	mov	r0, r4
 8003186:	bd70      	pop	{r4, r5, r6, pc}

08003188 <__sinit>:
 8003188:	6983      	ldr	r3, [r0, #24]
 800318a:	b510      	push	{r4, lr}
 800318c:	4604      	mov	r4, r0
 800318e:	bb33      	cbnz	r3, 80031de <__sinit+0x56>
 8003190:	6483      	str	r3, [r0, #72]	; 0x48
 8003192:	64c3      	str	r3, [r0, #76]	; 0x4c
 8003194:	6503      	str	r3, [r0, #80]	; 0x50
 8003196:	4b12      	ldr	r3, [pc, #72]	; (80031e0 <__sinit+0x58>)
 8003198:	4a12      	ldr	r2, [pc, #72]	; (80031e4 <__sinit+0x5c>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	6282      	str	r2, [r0, #40]	; 0x28
 800319e:	4298      	cmp	r0, r3
 80031a0:	bf04      	itt	eq
 80031a2:	2301      	moveq	r3, #1
 80031a4:	6183      	streq	r3, [r0, #24]
 80031a6:	f000 f81f 	bl	80031e8 <__sfp>
 80031aa:	6060      	str	r0, [r4, #4]
 80031ac:	4620      	mov	r0, r4
 80031ae:	f000 f81b 	bl	80031e8 <__sfp>
 80031b2:	60a0      	str	r0, [r4, #8]
 80031b4:	4620      	mov	r0, r4
 80031b6:	f000 f817 	bl	80031e8 <__sfp>
 80031ba:	2200      	movs	r2, #0
 80031bc:	60e0      	str	r0, [r4, #12]
 80031be:	2104      	movs	r1, #4
 80031c0:	6860      	ldr	r0, [r4, #4]
 80031c2:	f7ff ffa7 	bl	8003114 <std.isra.0>
 80031c6:	2201      	movs	r2, #1
 80031c8:	2109      	movs	r1, #9
 80031ca:	68a0      	ldr	r0, [r4, #8]
 80031cc:	f7ff ffa2 	bl	8003114 <std.isra.0>
 80031d0:	2202      	movs	r2, #2
 80031d2:	2112      	movs	r1, #18
 80031d4:	68e0      	ldr	r0, [r4, #12]
 80031d6:	f7ff ff9d 	bl	8003114 <std.isra.0>
 80031da:	2301      	movs	r3, #1
 80031dc:	61a3      	str	r3, [r4, #24]
 80031de:	bd10      	pop	{r4, pc}
 80031e0:	08003ffc 	.word	0x08003ffc
 80031e4:	08003109 	.word	0x08003109

080031e8 <__sfp>:
 80031e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031ea:	4b1c      	ldr	r3, [pc, #112]	; (800325c <__sfp+0x74>)
 80031ec:	681e      	ldr	r6, [r3, #0]
 80031ee:	69b3      	ldr	r3, [r6, #24]
 80031f0:	4607      	mov	r7, r0
 80031f2:	b913      	cbnz	r3, 80031fa <__sfp+0x12>
 80031f4:	4630      	mov	r0, r6
 80031f6:	f7ff ffc7 	bl	8003188 <__sinit>
 80031fa:	3648      	adds	r6, #72	; 0x48
 80031fc:	68b4      	ldr	r4, [r6, #8]
 80031fe:	6873      	ldr	r3, [r6, #4]
 8003200:	3b01      	subs	r3, #1
 8003202:	d503      	bpl.n	800320c <__sfp+0x24>
 8003204:	6833      	ldr	r3, [r6, #0]
 8003206:	b133      	cbz	r3, 8003216 <__sfp+0x2e>
 8003208:	6836      	ldr	r6, [r6, #0]
 800320a:	e7f7      	b.n	80031fc <__sfp+0x14>
 800320c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003210:	b16d      	cbz	r5, 800322e <__sfp+0x46>
 8003212:	3468      	adds	r4, #104	; 0x68
 8003214:	e7f4      	b.n	8003200 <__sfp+0x18>
 8003216:	2104      	movs	r1, #4
 8003218:	4638      	mov	r0, r7
 800321a:	f7ff ff9f 	bl	800315c <__sfmoreglue>
 800321e:	6030      	str	r0, [r6, #0]
 8003220:	2800      	cmp	r0, #0
 8003222:	d1f1      	bne.n	8003208 <__sfp+0x20>
 8003224:	230c      	movs	r3, #12
 8003226:	603b      	str	r3, [r7, #0]
 8003228:	4604      	mov	r4, r0
 800322a:	4620      	mov	r0, r4
 800322c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800322e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003232:	81e3      	strh	r3, [r4, #14]
 8003234:	2301      	movs	r3, #1
 8003236:	81a3      	strh	r3, [r4, #12]
 8003238:	6665      	str	r5, [r4, #100]	; 0x64
 800323a:	6025      	str	r5, [r4, #0]
 800323c:	60a5      	str	r5, [r4, #8]
 800323e:	6065      	str	r5, [r4, #4]
 8003240:	6125      	str	r5, [r4, #16]
 8003242:	6165      	str	r5, [r4, #20]
 8003244:	61a5      	str	r5, [r4, #24]
 8003246:	2208      	movs	r2, #8
 8003248:	4629      	mov	r1, r5
 800324a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800324e:	f000 f825 	bl	800329c <memset>
 8003252:	6365      	str	r5, [r4, #52]	; 0x34
 8003254:	63a5      	str	r5, [r4, #56]	; 0x38
 8003256:	64a5      	str	r5, [r4, #72]	; 0x48
 8003258:	64e5      	str	r5, [r4, #76]	; 0x4c
 800325a:	e7e6      	b.n	800322a <__sfp+0x42>
 800325c:	08003ffc 	.word	0x08003ffc

08003260 <_fwalk_reent>:
 8003260:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003264:	4680      	mov	r8, r0
 8003266:	4689      	mov	r9, r1
 8003268:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800326c:	2600      	movs	r6, #0
 800326e:	b914      	cbnz	r4, 8003276 <_fwalk_reent+0x16>
 8003270:	4630      	mov	r0, r6
 8003272:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003276:	68a5      	ldr	r5, [r4, #8]
 8003278:	6867      	ldr	r7, [r4, #4]
 800327a:	3f01      	subs	r7, #1
 800327c:	d501      	bpl.n	8003282 <_fwalk_reent+0x22>
 800327e:	6824      	ldr	r4, [r4, #0]
 8003280:	e7f5      	b.n	800326e <_fwalk_reent+0xe>
 8003282:	89ab      	ldrh	r3, [r5, #12]
 8003284:	2b01      	cmp	r3, #1
 8003286:	d907      	bls.n	8003298 <_fwalk_reent+0x38>
 8003288:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800328c:	3301      	adds	r3, #1
 800328e:	d003      	beq.n	8003298 <_fwalk_reent+0x38>
 8003290:	4629      	mov	r1, r5
 8003292:	4640      	mov	r0, r8
 8003294:	47c8      	blx	r9
 8003296:	4306      	orrs	r6, r0
 8003298:	3568      	adds	r5, #104	; 0x68
 800329a:	e7ee      	b.n	800327a <_fwalk_reent+0x1a>

0800329c <memset>:
 800329c:	4402      	add	r2, r0
 800329e:	4603      	mov	r3, r0
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d100      	bne.n	80032a6 <memset+0xa>
 80032a4:	4770      	bx	lr
 80032a6:	f803 1b01 	strb.w	r1, [r3], #1
 80032aa:	e7f9      	b.n	80032a0 <memset+0x4>

080032ac <_malloc_r>:
 80032ac:	b570      	push	{r4, r5, r6, lr}
 80032ae:	1ccd      	adds	r5, r1, #3
 80032b0:	f025 0503 	bic.w	r5, r5, #3
 80032b4:	3508      	adds	r5, #8
 80032b6:	2d0c      	cmp	r5, #12
 80032b8:	bf38      	it	cc
 80032ba:	250c      	movcc	r5, #12
 80032bc:	2d00      	cmp	r5, #0
 80032be:	4606      	mov	r6, r0
 80032c0:	db01      	blt.n	80032c6 <_malloc_r+0x1a>
 80032c2:	42a9      	cmp	r1, r5
 80032c4:	d903      	bls.n	80032ce <_malloc_r+0x22>
 80032c6:	230c      	movs	r3, #12
 80032c8:	6033      	str	r3, [r6, #0]
 80032ca:	2000      	movs	r0, #0
 80032cc:	bd70      	pop	{r4, r5, r6, pc}
 80032ce:	f000 fd7f 	bl	8003dd0 <__malloc_lock>
 80032d2:	4a23      	ldr	r2, [pc, #140]	; (8003360 <_malloc_r+0xb4>)
 80032d4:	6814      	ldr	r4, [r2, #0]
 80032d6:	4621      	mov	r1, r4
 80032d8:	b991      	cbnz	r1, 8003300 <_malloc_r+0x54>
 80032da:	4c22      	ldr	r4, [pc, #136]	; (8003364 <_malloc_r+0xb8>)
 80032dc:	6823      	ldr	r3, [r4, #0]
 80032de:	b91b      	cbnz	r3, 80032e8 <_malloc_r+0x3c>
 80032e0:	4630      	mov	r0, r6
 80032e2:	f000 fb17 	bl	8003914 <_sbrk_r>
 80032e6:	6020      	str	r0, [r4, #0]
 80032e8:	4629      	mov	r1, r5
 80032ea:	4630      	mov	r0, r6
 80032ec:	f000 fb12 	bl	8003914 <_sbrk_r>
 80032f0:	1c43      	adds	r3, r0, #1
 80032f2:	d126      	bne.n	8003342 <_malloc_r+0x96>
 80032f4:	230c      	movs	r3, #12
 80032f6:	6033      	str	r3, [r6, #0]
 80032f8:	4630      	mov	r0, r6
 80032fa:	f000 fd6a 	bl	8003dd2 <__malloc_unlock>
 80032fe:	e7e4      	b.n	80032ca <_malloc_r+0x1e>
 8003300:	680b      	ldr	r3, [r1, #0]
 8003302:	1b5b      	subs	r3, r3, r5
 8003304:	d41a      	bmi.n	800333c <_malloc_r+0x90>
 8003306:	2b0b      	cmp	r3, #11
 8003308:	d90f      	bls.n	800332a <_malloc_r+0x7e>
 800330a:	600b      	str	r3, [r1, #0]
 800330c:	50cd      	str	r5, [r1, r3]
 800330e:	18cc      	adds	r4, r1, r3
 8003310:	4630      	mov	r0, r6
 8003312:	f000 fd5e 	bl	8003dd2 <__malloc_unlock>
 8003316:	f104 000b 	add.w	r0, r4, #11
 800331a:	1d23      	adds	r3, r4, #4
 800331c:	f020 0007 	bic.w	r0, r0, #7
 8003320:	1ac3      	subs	r3, r0, r3
 8003322:	d01b      	beq.n	800335c <_malloc_r+0xb0>
 8003324:	425a      	negs	r2, r3
 8003326:	50e2      	str	r2, [r4, r3]
 8003328:	bd70      	pop	{r4, r5, r6, pc}
 800332a:	428c      	cmp	r4, r1
 800332c:	bf0d      	iteet	eq
 800332e:	6863      	ldreq	r3, [r4, #4]
 8003330:	684b      	ldrne	r3, [r1, #4]
 8003332:	6063      	strne	r3, [r4, #4]
 8003334:	6013      	streq	r3, [r2, #0]
 8003336:	bf18      	it	ne
 8003338:	460c      	movne	r4, r1
 800333a:	e7e9      	b.n	8003310 <_malloc_r+0x64>
 800333c:	460c      	mov	r4, r1
 800333e:	6849      	ldr	r1, [r1, #4]
 8003340:	e7ca      	b.n	80032d8 <_malloc_r+0x2c>
 8003342:	1cc4      	adds	r4, r0, #3
 8003344:	f024 0403 	bic.w	r4, r4, #3
 8003348:	42a0      	cmp	r0, r4
 800334a:	d005      	beq.n	8003358 <_malloc_r+0xac>
 800334c:	1a21      	subs	r1, r4, r0
 800334e:	4630      	mov	r0, r6
 8003350:	f000 fae0 	bl	8003914 <_sbrk_r>
 8003354:	3001      	adds	r0, #1
 8003356:	d0cd      	beq.n	80032f4 <_malloc_r+0x48>
 8003358:	6025      	str	r5, [r4, #0]
 800335a:	e7d9      	b.n	8003310 <_malloc_r+0x64>
 800335c:	bd70      	pop	{r4, r5, r6, pc}
 800335e:	bf00      	nop
 8003360:	20000084 	.word	0x20000084
 8003364:	20000088 	.word	0x20000088

08003368 <__sfputc_r>:
 8003368:	6893      	ldr	r3, [r2, #8]
 800336a:	3b01      	subs	r3, #1
 800336c:	2b00      	cmp	r3, #0
 800336e:	b410      	push	{r4}
 8003370:	6093      	str	r3, [r2, #8]
 8003372:	da09      	bge.n	8003388 <__sfputc_r+0x20>
 8003374:	6994      	ldr	r4, [r2, #24]
 8003376:	42a3      	cmp	r3, r4
 8003378:	db02      	blt.n	8003380 <__sfputc_r+0x18>
 800337a:	b2cb      	uxtb	r3, r1
 800337c:	2b0a      	cmp	r3, #10
 800337e:	d103      	bne.n	8003388 <__sfputc_r+0x20>
 8003380:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003384:	f000 bb1a 	b.w	80039bc <__swbuf_r>
 8003388:	6813      	ldr	r3, [r2, #0]
 800338a:	1c58      	adds	r0, r3, #1
 800338c:	6010      	str	r0, [r2, #0]
 800338e:	7019      	strb	r1, [r3, #0]
 8003390:	b2c8      	uxtb	r0, r1
 8003392:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003396:	4770      	bx	lr

08003398 <__sfputs_r>:
 8003398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800339a:	4606      	mov	r6, r0
 800339c:	460f      	mov	r7, r1
 800339e:	4614      	mov	r4, r2
 80033a0:	18d5      	adds	r5, r2, r3
 80033a2:	42ac      	cmp	r4, r5
 80033a4:	d101      	bne.n	80033aa <__sfputs_r+0x12>
 80033a6:	2000      	movs	r0, #0
 80033a8:	e007      	b.n	80033ba <__sfputs_r+0x22>
 80033aa:	463a      	mov	r2, r7
 80033ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80033b0:	4630      	mov	r0, r6
 80033b2:	f7ff ffd9 	bl	8003368 <__sfputc_r>
 80033b6:	1c43      	adds	r3, r0, #1
 80033b8:	d1f3      	bne.n	80033a2 <__sfputs_r+0xa>
 80033ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080033bc <_vfiprintf_r>:
 80033bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033c0:	b09d      	sub	sp, #116	; 0x74
 80033c2:	460c      	mov	r4, r1
 80033c4:	4617      	mov	r7, r2
 80033c6:	9303      	str	r3, [sp, #12]
 80033c8:	4606      	mov	r6, r0
 80033ca:	b118      	cbz	r0, 80033d4 <_vfiprintf_r+0x18>
 80033cc:	6983      	ldr	r3, [r0, #24]
 80033ce:	b90b      	cbnz	r3, 80033d4 <_vfiprintf_r+0x18>
 80033d0:	f7ff feda 	bl	8003188 <__sinit>
 80033d4:	4b7c      	ldr	r3, [pc, #496]	; (80035c8 <_vfiprintf_r+0x20c>)
 80033d6:	429c      	cmp	r4, r3
 80033d8:	d157      	bne.n	800348a <_vfiprintf_r+0xce>
 80033da:	6874      	ldr	r4, [r6, #4]
 80033dc:	89a3      	ldrh	r3, [r4, #12]
 80033de:	0718      	lsls	r0, r3, #28
 80033e0:	d55d      	bpl.n	800349e <_vfiprintf_r+0xe2>
 80033e2:	6923      	ldr	r3, [r4, #16]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d05a      	beq.n	800349e <_vfiprintf_r+0xe2>
 80033e8:	2300      	movs	r3, #0
 80033ea:	9309      	str	r3, [sp, #36]	; 0x24
 80033ec:	2320      	movs	r3, #32
 80033ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80033f2:	2330      	movs	r3, #48	; 0x30
 80033f4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80033f8:	f04f 0b01 	mov.w	fp, #1
 80033fc:	46b8      	mov	r8, r7
 80033fe:	4645      	mov	r5, r8
 8003400:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003404:	2b00      	cmp	r3, #0
 8003406:	d155      	bne.n	80034b4 <_vfiprintf_r+0xf8>
 8003408:	ebb8 0a07 	subs.w	sl, r8, r7
 800340c:	d00b      	beq.n	8003426 <_vfiprintf_r+0x6a>
 800340e:	4653      	mov	r3, sl
 8003410:	463a      	mov	r2, r7
 8003412:	4621      	mov	r1, r4
 8003414:	4630      	mov	r0, r6
 8003416:	f7ff ffbf 	bl	8003398 <__sfputs_r>
 800341a:	3001      	adds	r0, #1
 800341c:	f000 80c4 	beq.w	80035a8 <_vfiprintf_r+0x1ec>
 8003420:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003422:	4453      	add	r3, sl
 8003424:	9309      	str	r3, [sp, #36]	; 0x24
 8003426:	f898 3000 	ldrb.w	r3, [r8]
 800342a:	2b00      	cmp	r3, #0
 800342c:	f000 80bc 	beq.w	80035a8 <_vfiprintf_r+0x1ec>
 8003430:	2300      	movs	r3, #0
 8003432:	f04f 32ff 	mov.w	r2, #4294967295
 8003436:	9304      	str	r3, [sp, #16]
 8003438:	9307      	str	r3, [sp, #28]
 800343a:	9205      	str	r2, [sp, #20]
 800343c:	9306      	str	r3, [sp, #24]
 800343e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003442:	931a      	str	r3, [sp, #104]	; 0x68
 8003444:	2205      	movs	r2, #5
 8003446:	7829      	ldrb	r1, [r5, #0]
 8003448:	4860      	ldr	r0, [pc, #384]	; (80035cc <_vfiprintf_r+0x210>)
 800344a:	f7fc fee1 	bl	8000210 <memchr>
 800344e:	f105 0801 	add.w	r8, r5, #1
 8003452:	9b04      	ldr	r3, [sp, #16]
 8003454:	2800      	cmp	r0, #0
 8003456:	d131      	bne.n	80034bc <_vfiprintf_r+0x100>
 8003458:	06d9      	lsls	r1, r3, #27
 800345a:	bf44      	itt	mi
 800345c:	2220      	movmi	r2, #32
 800345e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003462:	071a      	lsls	r2, r3, #28
 8003464:	bf44      	itt	mi
 8003466:	222b      	movmi	r2, #43	; 0x2b
 8003468:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800346c:	782a      	ldrb	r2, [r5, #0]
 800346e:	2a2a      	cmp	r2, #42	; 0x2a
 8003470:	d02c      	beq.n	80034cc <_vfiprintf_r+0x110>
 8003472:	9a07      	ldr	r2, [sp, #28]
 8003474:	2100      	movs	r1, #0
 8003476:	200a      	movs	r0, #10
 8003478:	46a8      	mov	r8, r5
 800347a:	3501      	adds	r5, #1
 800347c:	f898 3000 	ldrb.w	r3, [r8]
 8003480:	3b30      	subs	r3, #48	; 0x30
 8003482:	2b09      	cmp	r3, #9
 8003484:	d96d      	bls.n	8003562 <_vfiprintf_r+0x1a6>
 8003486:	b371      	cbz	r1, 80034e6 <_vfiprintf_r+0x12a>
 8003488:	e026      	b.n	80034d8 <_vfiprintf_r+0x11c>
 800348a:	4b51      	ldr	r3, [pc, #324]	; (80035d0 <_vfiprintf_r+0x214>)
 800348c:	429c      	cmp	r4, r3
 800348e:	d101      	bne.n	8003494 <_vfiprintf_r+0xd8>
 8003490:	68b4      	ldr	r4, [r6, #8]
 8003492:	e7a3      	b.n	80033dc <_vfiprintf_r+0x20>
 8003494:	4b4f      	ldr	r3, [pc, #316]	; (80035d4 <_vfiprintf_r+0x218>)
 8003496:	429c      	cmp	r4, r3
 8003498:	bf08      	it	eq
 800349a:	68f4      	ldreq	r4, [r6, #12]
 800349c:	e79e      	b.n	80033dc <_vfiprintf_r+0x20>
 800349e:	4621      	mov	r1, r4
 80034a0:	4630      	mov	r0, r6
 80034a2:	f000 faef 	bl	8003a84 <__swsetup_r>
 80034a6:	2800      	cmp	r0, #0
 80034a8:	d09e      	beq.n	80033e8 <_vfiprintf_r+0x2c>
 80034aa:	f04f 30ff 	mov.w	r0, #4294967295
 80034ae:	b01d      	add	sp, #116	; 0x74
 80034b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034b4:	2b25      	cmp	r3, #37	; 0x25
 80034b6:	d0a7      	beq.n	8003408 <_vfiprintf_r+0x4c>
 80034b8:	46a8      	mov	r8, r5
 80034ba:	e7a0      	b.n	80033fe <_vfiprintf_r+0x42>
 80034bc:	4a43      	ldr	r2, [pc, #268]	; (80035cc <_vfiprintf_r+0x210>)
 80034be:	1a80      	subs	r0, r0, r2
 80034c0:	fa0b f000 	lsl.w	r0, fp, r0
 80034c4:	4318      	orrs	r0, r3
 80034c6:	9004      	str	r0, [sp, #16]
 80034c8:	4645      	mov	r5, r8
 80034ca:	e7bb      	b.n	8003444 <_vfiprintf_r+0x88>
 80034cc:	9a03      	ldr	r2, [sp, #12]
 80034ce:	1d11      	adds	r1, r2, #4
 80034d0:	6812      	ldr	r2, [r2, #0]
 80034d2:	9103      	str	r1, [sp, #12]
 80034d4:	2a00      	cmp	r2, #0
 80034d6:	db01      	blt.n	80034dc <_vfiprintf_r+0x120>
 80034d8:	9207      	str	r2, [sp, #28]
 80034da:	e004      	b.n	80034e6 <_vfiprintf_r+0x12a>
 80034dc:	4252      	negs	r2, r2
 80034de:	f043 0302 	orr.w	r3, r3, #2
 80034e2:	9207      	str	r2, [sp, #28]
 80034e4:	9304      	str	r3, [sp, #16]
 80034e6:	f898 3000 	ldrb.w	r3, [r8]
 80034ea:	2b2e      	cmp	r3, #46	; 0x2e
 80034ec:	d110      	bne.n	8003510 <_vfiprintf_r+0x154>
 80034ee:	f898 3001 	ldrb.w	r3, [r8, #1]
 80034f2:	2b2a      	cmp	r3, #42	; 0x2a
 80034f4:	f108 0101 	add.w	r1, r8, #1
 80034f8:	d137      	bne.n	800356a <_vfiprintf_r+0x1ae>
 80034fa:	9b03      	ldr	r3, [sp, #12]
 80034fc:	1d1a      	adds	r2, r3, #4
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	9203      	str	r2, [sp, #12]
 8003502:	2b00      	cmp	r3, #0
 8003504:	bfb8      	it	lt
 8003506:	f04f 33ff 	movlt.w	r3, #4294967295
 800350a:	f108 0802 	add.w	r8, r8, #2
 800350e:	9305      	str	r3, [sp, #20]
 8003510:	4d31      	ldr	r5, [pc, #196]	; (80035d8 <_vfiprintf_r+0x21c>)
 8003512:	f898 1000 	ldrb.w	r1, [r8]
 8003516:	2203      	movs	r2, #3
 8003518:	4628      	mov	r0, r5
 800351a:	f7fc fe79 	bl	8000210 <memchr>
 800351e:	b140      	cbz	r0, 8003532 <_vfiprintf_r+0x176>
 8003520:	2340      	movs	r3, #64	; 0x40
 8003522:	1b40      	subs	r0, r0, r5
 8003524:	fa03 f000 	lsl.w	r0, r3, r0
 8003528:	9b04      	ldr	r3, [sp, #16]
 800352a:	4303      	orrs	r3, r0
 800352c:	9304      	str	r3, [sp, #16]
 800352e:	f108 0801 	add.w	r8, r8, #1
 8003532:	f898 1000 	ldrb.w	r1, [r8]
 8003536:	4829      	ldr	r0, [pc, #164]	; (80035dc <_vfiprintf_r+0x220>)
 8003538:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800353c:	2206      	movs	r2, #6
 800353e:	f108 0701 	add.w	r7, r8, #1
 8003542:	f7fc fe65 	bl	8000210 <memchr>
 8003546:	2800      	cmp	r0, #0
 8003548:	d034      	beq.n	80035b4 <_vfiprintf_r+0x1f8>
 800354a:	4b25      	ldr	r3, [pc, #148]	; (80035e0 <_vfiprintf_r+0x224>)
 800354c:	bb03      	cbnz	r3, 8003590 <_vfiprintf_r+0x1d4>
 800354e:	9b03      	ldr	r3, [sp, #12]
 8003550:	3307      	adds	r3, #7
 8003552:	f023 0307 	bic.w	r3, r3, #7
 8003556:	3308      	adds	r3, #8
 8003558:	9303      	str	r3, [sp, #12]
 800355a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800355c:	444b      	add	r3, r9
 800355e:	9309      	str	r3, [sp, #36]	; 0x24
 8003560:	e74c      	b.n	80033fc <_vfiprintf_r+0x40>
 8003562:	fb00 3202 	mla	r2, r0, r2, r3
 8003566:	2101      	movs	r1, #1
 8003568:	e786      	b.n	8003478 <_vfiprintf_r+0xbc>
 800356a:	2300      	movs	r3, #0
 800356c:	9305      	str	r3, [sp, #20]
 800356e:	4618      	mov	r0, r3
 8003570:	250a      	movs	r5, #10
 8003572:	4688      	mov	r8, r1
 8003574:	3101      	adds	r1, #1
 8003576:	f898 2000 	ldrb.w	r2, [r8]
 800357a:	3a30      	subs	r2, #48	; 0x30
 800357c:	2a09      	cmp	r2, #9
 800357e:	d903      	bls.n	8003588 <_vfiprintf_r+0x1cc>
 8003580:	2b00      	cmp	r3, #0
 8003582:	d0c5      	beq.n	8003510 <_vfiprintf_r+0x154>
 8003584:	9005      	str	r0, [sp, #20]
 8003586:	e7c3      	b.n	8003510 <_vfiprintf_r+0x154>
 8003588:	fb05 2000 	mla	r0, r5, r0, r2
 800358c:	2301      	movs	r3, #1
 800358e:	e7f0      	b.n	8003572 <_vfiprintf_r+0x1b6>
 8003590:	ab03      	add	r3, sp, #12
 8003592:	9300      	str	r3, [sp, #0]
 8003594:	4622      	mov	r2, r4
 8003596:	4b13      	ldr	r3, [pc, #76]	; (80035e4 <_vfiprintf_r+0x228>)
 8003598:	a904      	add	r1, sp, #16
 800359a:	4630      	mov	r0, r6
 800359c:	f3af 8000 	nop.w
 80035a0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80035a4:	4681      	mov	r9, r0
 80035a6:	d1d8      	bne.n	800355a <_vfiprintf_r+0x19e>
 80035a8:	89a3      	ldrh	r3, [r4, #12]
 80035aa:	065b      	lsls	r3, r3, #25
 80035ac:	f53f af7d 	bmi.w	80034aa <_vfiprintf_r+0xee>
 80035b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80035b2:	e77c      	b.n	80034ae <_vfiprintf_r+0xf2>
 80035b4:	ab03      	add	r3, sp, #12
 80035b6:	9300      	str	r3, [sp, #0]
 80035b8:	4622      	mov	r2, r4
 80035ba:	4b0a      	ldr	r3, [pc, #40]	; (80035e4 <_vfiprintf_r+0x228>)
 80035bc:	a904      	add	r1, sp, #16
 80035be:	4630      	mov	r0, r6
 80035c0:	f000 f888 	bl	80036d4 <_printf_i>
 80035c4:	e7ec      	b.n	80035a0 <_vfiprintf_r+0x1e4>
 80035c6:	bf00      	nop
 80035c8:	08003fbc 	.word	0x08003fbc
 80035cc:	08004000 	.word	0x08004000
 80035d0:	08003fdc 	.word	0x08003fdc
 80035d4:	08003f9c 	.word	0x08003f9c
 80035d8:	08004006 	.word	0x08004006
 80035dc:	0800400a 	.word	0x0800400a
 80035e0:	00000000 	.word	0x00000000
 80035e4:	08003399 	.word	0x08003399

080035e8 <_printf_common>:
 80035e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035ec:	4691      	mov	r9, r2
 80035ee:	461f      	mov	r7, r3
 80035f0:	688a      	ldr	r2, [r1, #8]
 80035f2:	690b      	ldr	r3, [r1, #16]
 80035f4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80035f8:	4293      	cmp	r3, r2
 80035fa:	bfb8      	it	lt
 80035fc:	4613      	movlt	r3, r2
 80035fe:	f8c9 3000 	str.w	r3, [r9]
 8003602:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003606:	4606      	mov	r6, r0
 8003608:	460c      	mov	r4, r1
 800360a:	b112      	cbz	r2, 8003612 <_printf_common+0x2a>
 800360c:	3301      	adds	r3, #1
 800360e:	f8c9 3000 	str.w	r3, [r9]
 8003612:	6823      	ldr	r3, [r4, #0]
 8003614:	0699      	lsls	r1, r3, #26
 8003616:	bf42      	ittt	mi
 8003618:	f8d9 3000 	ldrmi.w	r3, [r9]
 800361c:	3302      	addmi	r3, #2
 800361e:	f8c9 3000 	strmi.w	r3, [r9]
 8003622:	6825      	ldr	r5, [r4, #0]
 8003624:	f015 0506 	ands.w	r5, r5, #6
 8003628:	d107      	bne.n	800363a <_printf_common+0x52>
 800362a:	f104 0a19 	add.w	sl, r4, #25
 800362e:	68e3      	ldr	r3, [r4, #12]
 8003630:	f8d9 2000 	ldr.w	r2, [r9]
 8003634:	1a9b      	subs	r3, r3, r2
 8003636:	429d      	cmp	r5, r3
 8003638:	db29      	blt.n	800368e <_printf_common+0xa6>
 800363a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800363e:	6822      	ldr	r2, [r4, #0]
 8003640:	3300      	adds	r3, #0
 8003642:	bf18      	it	ne
 8003644:	2301      	movne	r3, #1
 8003646:	0692      	lsls	r2, r2, #26
 8003648:	d42e      	bmi.n	80036a8 <_printf_common+0xc0>
 800364a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800364e:	4639      	mov	r1, r7
 8003650:	4630      	mov	r0, r6
 8003652:	47c0      	blx	r8
 8003654:	3001      	adds	r0, #1
 8003656:	d021      	beq.n	800369c <_printf_common+0xb4>
 8003658:	6823      	ldr	r3, [r4, #0]
 800365a:	68e5      	ldr	r5, [r4, #12]
 800365c:	f8d9 2000 	ldr.w	r2, [r9]
 8003660:	f003 0306 	and.w	r3, r3, #6
 8003664:	2b04      	cmp	r3, #4
 8003666:	bf08      	it	eq
 8003668:	1aad      	subeq	r5, r5, r2
 800366a:	68a3      	ldr	r3, [r4, #8]
 800366c:	6922      	ldr	r2, [r4, #16]
 800366e:	bf0c      	ite	eq
 8003670:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003674:	2500      	movne	r5, #0
 8003676:	4293      	cmp	r3, r2
 8003678:	bfc4      	itt	gt
 800367a:	1a9b      	subgt	r3, r3, r2
 800367c:	18ed      	addgt	r5, r5, r3
 800367e:	f04f 0900 	mov.w	r9, #0
 8003682:	341a      	adds	r4, #26
 8003684:	454d      	cmp	r5, r9
 8003686:	d11b      	bne.n	80036c0 <_printf_common+0xd8>
 8003688:	2000      	movs	r0, #0
 800368a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800368e:	2301      	movs	r3, #1
 8003690:	4652      	mov	r2, sl
 8003692:	4639      	mov	r1, r7
 8003694:	4630      	mov	r0, r6
 8003696:	47c0      	blx	r8
 8003698:	3001      	adds	r0, #1
 800369a:	d103      	bne.n	80036a4 <_printf_common+0xbc>
 800369c:	f04f 30ff 	mov.w	r0, #4294967295
 80036a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80036a4:	3501      	adds	r5, #1
 80036a6:	e7c2      	b.n	800362e <_printf_common+0x46>
 80036a8:	18e1      	adds	r1, r4, r3
 80036aa:	1c5a      	adds	r2, r3, #1
 80036ac:	2030      	movs	r0, #48	; 0x30
 80036ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80036b2:	4422      	add	r2, r4
 80036b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80036b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80036bc:	3302      	adds	r3, #2
 80036be:	e7c4      	b.n	800364a <_printf_common+0x62>
 80036c0:	2301      	movs	r3, #1
 80036c2:	4622      	mov	r2, r4
 80036c4:	4639      	mov	r1, r7
 80036c6:	4630      	mov	r0, r6
 80036c8:	47c0      	blx	r8
 80036ca:	3001      	adds	r0, #1
 80036cc:	d0e6      	beq.n	800369c <_printf_common+0xb4>
 80036ce:	f109 0901 	add.w	r9, r9, #1
 80036d2:	e7d7      	b.n	8003684 <_printf_common+0x9c>

080036d4 <_printf_i>:
 80036d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80036d8:	4617      	mov	r7, r2
 80036da:	7e0a      	ldrb	r2, [r1, #24]
 80036dc:	b085      	sub	sp, #20
 80036de:	2a6e      	cmp	r2, #110	; 0x6e
 80036e0:	4698      	mov	r8, r3
 80036e2:	4606      	mov	r6, r0
 80036e4:	460c      	mov	r4, r1
 80036e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80036e8:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80036ec:	f000 80bc 	beq.w	8003868 <_printf_i+0x194>
 80036f0:	d81a      	bhi.n	8003728 <_printf_i+0x54>
 80036f2:	2a63      	cmp	r2, #99	; 0x63
 80036f4:	d02e      	beq.n	8003754 <_printf_i+0x80>
 80036f6:	d80a      	bhi.n	800370e <_printf_i+0x3a>
 80036f8:	2a00      	cmp	r2, #0
 80036fa:	f000 80c8 	beq.w	800388e <_printf_i+0x1ba>
 80036fe:	2a58      	cmp	r2, #88	; 0x58
 8003700:	f000 808a 	beq.w	8003818 <_printf_i+0x144>
 8003704:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003708:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800370c:	e02a      	b.n	8003764 <_printf_i+0x90>
 800370e:	2a64      	cmp	r2, #100	; 0x64
 8003710:	d001      	beq.n	8003716 <_printf_i+0x42>
 8003712:	2a69      	cmp	r2, #105	; 0x69
 8003714:	d1f6      	bne.n	8003704 <_printf_i+0x30>
 8003716:	6821      	ldr	r1, [r4, #0]
 8003718:	681a      	ldr	r2, [r3, #0]
 800371a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800371e:	d023      	beq.n	8003768 <_printf_i+0x94>
 8003720:	1d11      	adds	r1, r2, #4
 8003722:	6019      	str	r1, [r3, #0]
 8003724:	6813      	ldr	r3, [r2, #0]
 8003726:	e027      	b.n	8003778 <_printf_i+0xa4>
 8003728:	2a73      	cmp	r2, #115	; 0x73
 800372a:	f000 80b4 	beq.w	8003896 <_printf_i+0x1c2>
 800372e:	d808      	bhi.n	8003742 <_printf_i+0x6e>
 8003730:	2a6f      	cmp	r2, #111	; 0x6f
 8003732:	d02a      	beq.n	800378a <_printf_i+0xb6>
 8003734:	2a70      	cmp	r2, #112	; 0x70
 8003736:	d1e5      	bne.n	8003704 <_printf_i+0x30>
 8003738:	680a      	ldr	r2, [r1, #0]
 800373a:	f042 0220 	orr.w	r2, r2, #32
 800373e:	600a      	str	r2, [r1, #0]
 8003740:	e003      	b.n	800374a <_printf_i+0x76>
 8003742:	2a75      	cmp	r2, #117	; 0x75
 8003744:	d021      	beq.n	800378a <_printf_i+0xb6>
 8003746:	2a78      	cmp	r2, #120	; 0x78
 8003748:	d1dc      	bne.n	8003704 <_printf_i+0x30>
 800374a:	2278      	movs	r2, #120	; 0x78
 800374c:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8003750:	496e      	ldr	r1, [pc, #440]	; (800390c <_printf_i+0x238>)
 8003752:	e064      	b.n	800381e <_printf_i+0x14a>
 8003754:	681a      	ldr	r2, [r3, #0]
 8003756:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800375a:	1d11      	adds	r1, r2, #4
 800375c:	6019      	str	r1, [r3, #0]
 800375e:	6813      	ldr	r3, [r2, #0]
 8003760:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003764:	2301      	movs	r3, #1
 8003766:	e0a3      	b.n	80038b0 <_printf_i+0x1dc>
 8003768:	f011 0f40 	tst.w	r1, #64	; 0x40
 800376c:	f102 0104 	add.w	r1, r2, #4
 8003770:	6019      	str	r1, [r3, #0]
 8003772:	d0d7      	beq.n	8003724 <_printf_i+0x50>
 8003774:	f9b2 3000 	ldrsh.w	r3, [r2]
 8003778:	2b00      	cmp	r3, #0
 800377a:	da03      	bge.n	8003784 <_printf_i+0xb0>
 800377c:	222d      	movs	r2, #45	; 0x2d
 800377e:	425b      	negs	r3, r3
 8003780:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003784:	4962      	ldr	r1, [pc, #392]	; (8003910 <_printf_i+0x23c>)
 8003786:	220a      	movs	r2, #10
 8003788:	e017      	b.n	80037ba <_printf_i+0xe6>
 800378a:	6820      	ldr	r0, [r4, #0]
 800378c:	6819      	ldr	r1, [r3, #0]
 800378e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003792:	d003      	beq.n	800379c <_printf_i+0xc8>
 8003794:	1d08      	adds	r0, r1, #4
 8003796:	6018      	str	r0, [r3, #0]
 8003798:	680b      	ldr	r3, [r1, #0]
 800379a:	e006      	b.n	80037aa <_printf_i+0xd6>
 800379c:	f010 0f40 	tst.w	r0, #64	; 0x40
 80037a0:	f101 0004 	add.w	r0, r1, #4
 80037a4:	6018      	str	r0, [r3, #0]
 80037a6:	d0f7      	beq.n	8003798 <_printf_i+0xc4>
 80037a8:	880b      	ldrh	r3, [r1, #0]
 80037aa:	4959      	ldr	r1, [pc, #356]	; (8003910 <_printf_i+0x23c>)
 80037ac:	2a6f      	cmp	r2, #111	; 0x6f
 80037ae:	bf14      	ite	ne
 80037b0:	220a      	movne	r2, #10
 80037b2:	2208      	moveq	r2, #8
 80037b4:	2000      	movs	r0, #0
 80037b6:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80037ba:	6865      	ldr	r5, [r4, #4]
 80037bc:	60a5      	str	r5, [r4, #8]
 80037be:	2d00      	cmp	r5, #0
 80037c0:	f2c0 809c 	blt.w	80038fc <_printf_i+0x228>
 80037c4:	6820      	ldr	r0, [r4, #0]
 80037c6:	f020 0004 	bic.w	r0, r0, #4
 80037ca:	6020      	str	r0, [r4, #0]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d13f      	bne.n	8003850 <_printf_i+0x17c>
 80037d0:	2d00      	cmp	r5, #0
 80037d2:	f040 8095 	bne.w	8003900 <_printf_i+0x22c>
 80037d6:	4675      	mov	r5, lr
 80037d8:	2a08      	cmp	r2, #8
 80037da:	d10b      	bne.n	80037f4 <_printf_i+0x120>
 80037dc:	6823      	ldr	r3, [r4, #0]
 80037de:	07da      	lsls	r2, r3, #31
 80037e0:	d508      	bpl.n	80037f4 <_printf_i+0x120>
 80037e2:	6923      	ldr	r3, [r4, #16]
 80037e4:	6862      	ldr	r2, [r4, #4]
 80037e6:	429a      	cmp	r2, r3
 80037e8:	bfde      	ittt	le
 80037ea:	2330      	movle	r3, #48	; 0x30
 80037ec:	f805 3c01 	strble.w	r3, [r5, #-1]
 80037f0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80037f4:	ebae 0305 	sub.w	r3, lr, r5
 80037f8:	6123      	str	r3, [r4, #16]
 80037fa:	f8cd 8000 	str.w	r8, [sp]
 80037fe:	463b      	mov	r3, r7
 8003800:	aa03      	add	r2, sp, #12
 8003802:	4621      	mov	r1, r4
 8003804:	4630      	mov	r0, r6
 8003806:	f7ff feef 	bl	80035e8 <_printf_common>
 800380a:	3001      	adds	r0, #1
 800380c:	d155      	bne.n	80038ba <_printf_i+0x1e6>
 800380e:	f04f 30ff 	mov.w	r0, #4294967295
 8003812:	b005      	add	sp, #20
 8003814:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003818:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800381c:	493c      	ldr	r1, [pc, #240]	; (8003910 <_printf_i+0x23c>)
 800381e:	6822      	ldr	r2, [r4, #0]
 8003820:	6818      	ldr	r0, [r3, #0]
 8003822:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003826:	f100 0504 	add.w	r5, r0, #4
 800382a:	601d      	str	r5, [r3, #0]
 800382c:	d001      	beq.n	8003832 <_printf_i+0x15e>
 800382e:	6803      	ldr	r3, [r0, #0]
 8003830:	e002      	b.n	8003838 <_printf_i+0x164>
 8003832:	0655      	lsls	r5, r2, #25
 8003834:	d5fb      	bpl.n	800382e <_printf_i+0x15a>
 8003836:	8803      	ldrh	r3, [r0, #0]
 8003838:	07d0      	lsls	r0, r2, #31
 800383a:	bf44      	itt	mi
 800383c:	f042 0220 	orrmi.w	r2, r2, #32
 8003840:	6022      	strmi	r2, [r4, #0]
 8003842:	b91b      	cbnz	r3, 800384c <_printf_i+0x178>
 8003844:	6822      	ldr	r2, [r4, #0]
 8003846:	f022 0220 	bic.w	r2, r2, #32
 800384a:	6022      	str	r2, [r4, #0]
 800384c:	2210      	movs	r2, #16
 800384e:	e7b1      	b.n	80037b4 <_printf_i+0xe0>
 8003850:	4675      	mov	r5, lr
 8003852:	fbb3 f0f2 	udiv	r0, r3, r2
 8003856:	fb02 3310 	mls	r3, r2, r0, r3
 800385a:	5ccb      	ldrb	r3, [r1, r3]
 800385c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003860:	4603      	mov	r3, r0
 8003862:	2800      	cmp	r0, #0
 8003864:	d1f5      	bne.n	8003852 <_printf_i+0x17e>
 8003866:	e7b7      	b.n	80037d8 <_printf_i+0x104>
 8003868:	6808      	ldr	r0, [r1, #0]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	6949      	ldr	r1, [r1, #20]
 800386e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003872:	d004      	beq.n	800387e <_printf_i+0x1aa>
 8003874:	1d10      	adds	r0, r2, #4
 8003876:	6018      	str	r0, [r3, #0]
 8003878:	6813      	ldr	r3, [r2, #0]
 800387a:	6019      	str	r1, [r3, #0]
 800387c:	e007      	b.n	800388e <_printf_i+0x1ba>
 800387e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003882:	f102 0004 	add.w	r0, r2, #4
 8003886:	6018      	str	r0, [r3, #0]
 8003888:	6813      	ldr	r3, [r2, #0]
 800388a:	d0f6      	beq.n	800387a <_printf_i+0x1a6>
 800388c:	8019      	strh	r1, [r3, #0]
 800388e:	2300      	movs	r3, #0
 8003890:	6123      	str	r3, [r4, #16]
 8003892:	4675      	mov	r5, lr
 8003894:	e7b1      	b.n	80037fa <_printf_i+0x126>
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	1d11      	adds	r1, r2, #4
 800389a:	6019      	str	r1, [r3, #0]
 800389c:	6815      	ldr	r5, [r2, #0]
 800389e:	6862      	ldr	r2, [r4, #4]
 80038a0:	2100      	movs	r1, #0
 80038a2:	4628      	mov	r0, r5
 80038a4:	f7fc fcb4 	bl	8000210 <memchr>
 80038a8:	b108      	cbz	r0, 80038ae <_printf_i+0x1da>
 80038aa:	1b40      	subs	r0, r0, r5
 80038ac:	6060      	str	r0, [r4, #4]
 80038ae:	6863      	ldr	r3, [r4, #4]
 80038b0:	6123      	str	r3, [r4, #16]
 80038b2:	2300      	movs	r3, #0
 80038b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80038b8:	e79f      	b.n	80037fa <_printf_i+0x126>
 80038ba:	6923      	ldr	r3, [r4, #16]
 80038bc:	462a      	mov	r2, r5
 80038be:	4639      	mov	r1, r7
 80038c0:	4630      	mov	r0, r6
 80038c2:	47c0      	blx	r8
 80038c4:	3001      	adds	r0, #1
 80038c6:	d0a2      	beq.n	800380e <_printf_i+0x13a>
 80038c8:	6823      	ldr	r3, [r4, #0]
 80038ca:	079b      	lsls	r3, r3, #30
 80038cc:	d507      	bpl.n	80038de <_printf_i+0x20a>
 80038ce:	2500      	movs	r5, #0
 80038d0:	f104 0919 	add.w	r9, r4, #25
 80038d4:	68e3      	ldr	r3, [r4, #12]
 80038d6:	9a03      	ldr	r2, [sp, #12]
 80038d8:	1a9b      	subs	r3, r3, r2
 80038da:	429d      	cmp	r5, r3
 80038dc:	db05      	blt.n	80038ea <_printf_i+0x216>
 80038de:	68e0      	ldr	r0, [r4, #12]
 80038e0:	9b03      	ldr	r3, [sp, #12]
 80038e2:	4298      	cmp	r0, r3
 80038e4:	bfb8      	it	lt
 80038e6:	4618      	movlt	r0, r3
 80038e8:	e793      	b.n	8003812 <_printf_i+0x13e>
 80038ea:	2301      	movs	r3, #1
 80038ec:	464a      	mov	r2, r9
 80038ee:	4639      	mov	r1, r7
 80038f0:	4630      	mov	r0, r6
 80038f2:	47c0      	blx	r8
 80038f4:	3001      	adds	r0, #1
 80038f6:	d08a      	beq.n	800380e <_printf_i+0x13a>
 80038f8:	3501      	adds	r5, #1
 80038fa:	e7eb      	b.n	80038d4 <_printf_i+0x200>
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d1a7      	bne.n	8003850 <_printf_i+0x17c>
 8003900:	780b      	ldrb	r3, [r1, #0]
 8003902:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003906:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800390a:	e765      	b.n	80037d8 <_printf_i+0x104>
 800390c:	08004022 	.word	0x08004022
 8003910:	08004011 	.word	0x08004011

08003914 <_sbrk_r>:
 8003914:	b538      	push	{r3, r4, r5, lr}
 8003916:	4c06      	ldr	r4, [pc, #24]	; (8003930 <_sbrk_r+0x1c>)
 8003918:	2300      	movs	r3, #0
 800391a:	4605      	mov	r5, r0
 800391c:	4608      	mov	r0, r1
 800391e:	6023      	str	r3, [r4, #0]
 8003920:	f000 fb02 	bl	8003f28 <_sbrk>
 8003924:	1c43      	adds	r3, r0, #1
 8003926:	d102      	bne.n	800392e <_sbrk_r+0x1a>
 8003928:	6823      	ldr	r3, [r4, #0]
 800392a:	b103      	cbz	r3, 800392e <_sbrk_r+0x1a>
 800392c:	602b      	str	r3, [r5, #0]
 800392e:	bd38      	pop	{r3, r4, r5, pc}
 8003930:	2000014c 	.word	0x2000014c

08003934 <__sread>:
 8003934:	b510      	push	{r4, lr}
 8003936:	460c      	mov	r4, r1
 8003938:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800393c:	f000 fa98 	bl	8003e70 <_read_r>
 8003940:	2800      	cmp	r0, #0
 8003942:	bfab      	itete	ge
 8003944:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003946:	89a3      	ldrhlt	r3, [r4, #12]
 8003948:	181b      	addge	r3, r3, r0
 800394a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800394e:	bfac      	ite	ge
 8003950:	6563      	strge	r3, [r4, #84]	; 0x54
 8003952:	81a3      	strhlt	r3, [r4, #12]
 8003954:	bd10      	pop	{r4, pc}

08003956 <__swrite>:
 8003956:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800395a:	461f      	mov	r7, r3
 800395c:	898b      	ldrh	r3, [r1, #12]
 800395e:	05db      	lsls	r3, r3, #23
 8003960:	4605      	mov	r5, r0
 8003962:	460c      	mov	r4, r1
 8003964:	4616      	mov	r6, r2
 8003966:	d505      	bpl.n	8003974 <__swrite+0x1e>
 8003968:	2302      	movs	r3, #2
 800396a:	2200      	movs	r2, #0
 800396c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003970:	f000 f9b8 	bl	8003ce4 <_lseek_r>
 8003974:	89a3      	ldrh	r3, [r4, #12]
 8003976:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800397a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800397e:	81a3      	strh	r3, [r4, #12]
 8003980:	4632      	mov	r2, r6
 8003982:	463b      	mov	r3, r7
 8003984:	4628      	mov	r0, r5
 8003986:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800398a:	f000 b869 	b.w	8003a60 <_write_r>

0800398e <__sseek>:
 800398e:	b510      	push	{r4, lr}
 8003990:	460c      	mov	r4, r1
 8003992:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003996:	f000 f9a5 	bl	8003ce4 <_lseek_r>
 800399a:	1c43      	adds	r3, r0, #1
 800399c:	89a3      	ldrh	r3, [r4, #12]
 800399e:	bf15      	itete	ne
 80039a0:	6560      	strne	r0, [r4, #84]	; 0x54
 80039a2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80039a6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80039aa:	81a3      	strheq	r3, [r4, #12]
 80039ac:	bf18      	it	ne
 80039ae:	81a3      	strhne	r3, [r4, #12]
 80039b0:	bd10      	pop	{r4, pc}

080039b2 <__sclose>:
 80039b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80039b6:	f000 b8d3 	b.w	8003b60 <_close_r>
	...

080039bc <__swbuf_r>:
 80039bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039be:	460e      	mov	r6, r1
 80039c0:	4614      	mov	r4, r2
 80039c2:	4605      	mov	r5, r0
 80039c4:	b118      	cbz	r0, 80039ce <__swbuf_r+0x12>
 80039c6:	6983      	ldr	r3, [r0, #24]
 80039c8:	b90b      	cbnz	r3, 80039ce <__swbuf_r+0x12>
 80039ca:	f7ff fbdd 	bl	8003188 <__sinit>
 80039ce:	4b21      	ldr	r3, [pc, #132]	; (8003a54 <__swbuf_r+0x98>)
 80039d0:	429c      	cmp	r4, r3
 80039d2:	d12a      	bne.n	8003a2a <__swbuf_r+0x6e>
 80039d4:	686c      	ldr	r4, [r5, #4]
 80039d6:	69a3      	ldr	r3, [r4, #24]
 80039d8:	60a3      	str	r3, [r4, #8]
 80039da:	89a3      	ldrh	r3, [r4, #12]
 80039dc:	071a      	lsls	r2, r3, #28
 80039de:	d52e      	bpl.n	8003a3e <__swbuf_r+0x82>
 80039e0:	6923      	ldr	r3, [r4, #16]
 80039e2:	b363      	cbz	r3, 8003a3e <__swbuf_r+0x82>
 80039e4:	6923      	ldr	r3, [r4, #16]
 80039e6:	6820      	ldr	r0, [r4, #0]
 80039e8:	1ac0      	subs	r0, r0, r3
 80039ea:	6963      	ldr	r3, [r4, #20]
 80039ec:	b2f6      	uxtb	r6, r6
 80039ee:	4298      	cmp	r0, r3
 80039f0:	4637      	mov	r7, r6
 80039f2:	db04      	blt.n	80039fe <__swbuf_r+0x42>
 80039f4:	4621      	mov	r1, r4
 80039f6:	4628      	mov	r0, r5
 80039f8:	f000 f94a 	bl	8003c90 <_fflush_r>
 80039fc:	bb28      	cbnz	r0, 8003a4a <__swbuf_r+0x8e>
 80039fe:	68a3      	ldr	r3, [r4, #8]
 8003a00:	3b01      	subs	r3, #1
 8003a02:	60a3      	str	r3, [r4, #8]
 8003a04:	6823      	ldr	r3, [r4, #0]
 8003a06:	1c5a      	adds	r2, r3, #1
 8003a08:	6022      	str	r2, [r4, #0]
 8003a0a:	701e      	strb	r6, [r3, #0]
 8003a0c:	6963      	ldr	r3, [r4, #20]
 8003a0e:	3001      	adds	r0, #1
 8003a10:	4298      	cmp	r0, r3
 8003a12:	d004      	beq.n	8003a1e <__swbuf_r+0x62>
 8003a14:	89a3      	ldrh	r3, [r4, #12]
 8003a16:	07db      	lsls	r3, r3, #31
 8003a18:	d519      	bpl.n	8003a4e <__swbuf_r+0x92>
 8003a1a:	2e0a      	cmp	r6, #10
 8003a1c:	d117      	bne.n	8003a4e <__swbuf_r+0x92>
 8003a1e:	4621      	mov	r1, r4
 8003a20:	4628      	mov	r0, r5
 8003a22:	f000 f935 	bl	8003c90 <_fflush_r>
 8003a26:	b190      	cbz	r0, 8003a4e <__swbuf_r+0x92>
 8003a28:	e00f      	b.n	8003a4a <__swbuf_r+0x8e>
 8003a2a:	4b0b      	ldr	r3, [pc, #44]	; (8003a58 <__swbuf_r+0x9c>)
 8003a2c:	429c      	cmp	r4, r3
 8003a2e:	d101      	bne.n	8003a34 <__swbuf_r+0x78>
 8003a30:	68ac      	ldr	r4, [r5, #8]
 8003a32:	e7d0      	b.n	80039d6 <__swbuf_r+0x1a>
 8003a34:	4b09      	ldr	r3, [pc, #36]	; (8003a5c <__swbuf_r+0xa0>)
 8003a36:	429c      	cmp	r4, r3
 8003a38:	bf08      	it	eq
 8003a3a:	68ec      	ldreq	r4, [r5, #12]
 8003a3c:	e7cb      	b.n	80039d6 <__swbuf_r+0x1a>
 8003a3e:	4621      	mov	r1, r4
 8003a40:	4628      	mov	r0, r5
 8003a42:	f000 f81f 	bl	8003a84 <__swsetup_r>
 8003a46:	2800      	cmp	r0, #0
 8003a48:	d0cc      	beq.n	80039e4 <__swbuf_r+0x28>
 8003a4a:	f04f 37ff 	mov.w	r7, #4294967295
 8003a4e:	4638      	mov	r0, r7
 8003a50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a52:	bf00      	nop
 8003a54:	08003fbc 	.word	0x08003fbc
 8003a58:	08003fdc 	.word	0x08003fdc
 8003a5c:	08003f9c 	.word	0x08003f9c

08003a60 <_write_r>:
 8003a60:	b538      	push	{r3, r4, r5, lr}
 8003a62:	4c07      	ldr	r4, [pc, #28]	; (8003a80 <_write_r+0x20>)
 8003a64:	4605      	mov	r5, r0
 8003a66:	4608      	mov	r0, r1
 8003a68:	4611      	mov	r1, r2
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	6022      	str	r2, [r4, #0]
 8003a6e:	461a      	mov	r2, r3
 8003a70:	f000 fa68 	bl	8003f44 <_write>
 8003a74:	1c43      	adds	r3, r0, #1
 8003a76:	d102      	bne.n	8003a7e <_write_r+0x1e>
 8003a78:	6823      	ldr	r3, [r4, #0]
 8003a7a:	b103      	cbz	r3, 8003a7e <_write_r+0x1e>
 8003a7c:	602b      	str	r3, [r5, #0]
 8003a7e:	bd38      	pop	{r3, r4, r5, pc}
 8003a80:	2000014c 	.word	0x2000014c

08003a84 <__swsetup_r>:
 8003a84:	4b32      	ldr	r3, [pc, #200]	; (8003b50 <__swsetup_r+0xcc>)
 8003a86:	b570      	push	{r4, r5, r6, lr}
 8003a88:	681d      	ldr	r5, [r3, #0]
 8003a8a:	4606      	mov	r6, r0
 8003a8c:	460c      	mov	r4, r1
 8003a8e:	b125      	cbz	r5, 8003a9a <__swsetup_r+0x16>
 8003a90:	69ab      	ldr	r3, [r5, #24]
 8003a92:	b913      	cbnz	r3, 8003a9a <__swsetup_r+0x16>
 8003a94:	4628      	mov	r0, r5
 8003a96:	f7ff fb77 	bl	8003188 <__sinit>
 8003a9a:	4b2e      	ldr	r3, [pc, #184]	; (8003b54 <__swsetup_r+0xd0>)
 8003a9c:	429c      	cmp	r4, r3
 8003a9e:	d10f      	bne.n	8003ac0 <__swsetup_r+0x3c>
 8003aa0:	686c      	ldr	r4, [r5, #4]
 8003aa2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003aa6:	b29a      	uxth	r2, r3
 8003aa8:	0715      	lsls	r5, r2, #28
 8003aaa:	d42c      	bmi.n	8003b06 <__swsetup_r+0x82>
 8003aac:	06d0      	lsls	r0, r2, #27
 8003aae:	d411      	bmi.n	8003ad4 <__swsetup_r+0x50>
 8003ab0:	2209      	movs	r2, #9
 8003ab2:	6032      	str	r2, [r6, #0]
 8003ab4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ab8:	81a3      	strh	r3, [r4, #12]
 8003aba:	f04f 30ff 	mov.w	r0, #4294967295
 8003abe:	bd70      	pop	{r4, r5, r6, pc}
 8003ac0:	4b25      	ldr	r3, [pc, #148]	; (8003b58 <__swsetup_r+0xd4>)
 8003ac2:	429c      	cmp	r4, r3
 8003ac4:	d101      	bne.n	8003aca <__swsetup_r+0x46>
 8003ac6:	68ac      	ldr	r4, [r5, #8]
 8003ac8:	e7eb      	b.n	8003aa2 <__swsetup_r+0x1e>
 8003aca:	4b24      	ldr	r3, [pc, #144]	; (8003b5c <__swsetup_r+0xd8>)
 8003acc:	429c      	cmp	r4, r3
 8003ace:	bf08      	it	eq
 8003ad0:	68ec      	ldreq	r4, [r5, #12]
 8003ad2:	e7e6      	b.n	8003aa2 <__swsetup_r+0x1e>
 8003ad4:	0751      	lsls	r1, r2, #29
 8003ad6:	d512      	bpl.n	8003afe <__swsetup_r+0x7a>
 8003ad8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003ada:	b141      	cbz	r1, 8003aee <__swsetup_r+0x6a>
 8003adc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003ae0:	4299      	cmp	r1, r3
 8003ae2:	d002      	beq.n	8003aea <__swsetup_r+0x66>
 8003ae4:	4630      	mov	r0, r6
 8003ae6:	f000 f975 	bl	8003dd4 <_free_r>
 8003aea:	2300      	movs	r3, #0
 8003aec:	6363      	str	r3, [r4, #52]	; 0x34
 8003aee:	89a3      	ldrh	r3, [r4, #12]
 8003af0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003af4:	81a3      	strh	r3, [r4, #12]
 8003af6:	2300      	movs	r3, #0
 8003af8:	6063      	str	r3, [r4, #4]
 8003afa:	6923      	ldr	r3, [r4, #16]
 8003afc:	6023      	str	r3, [r4, #0]
 8003afe:	89a3      	ldrh	r3, [r4, #12]
 8003b00:	f043 0308 	orr.w	r3, r3, #8
 8003b04:	81a3      	strh	r3, [r4, #12]
 8003b06:	6923      	ldr	r3, [r4, #16]
 8003b08:	b94b      	cbnz	r3, 8003b1e <__swsetup_r+0x9a>
 8003b0a:	89a3      	ldrh	r3, [r4, #12]
 8003b0c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003b10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b14:	d003      	beq.n	8003b1e <__swsetup_r+0x9a>
 8003b16:	4621      	mov	r1, r4
 8003b18:	4630      	mov	r0, r6
 8003b1a:	f000 f919 	bl	8003d50 <__smakebuf_r>
 8003b1e:	89a2      	ldrh	r2, [r4, #12]
 8003b20:	f012 0301 	ands.w	r3, r2, #1
 8003b24:	d00c      	beq.n	8003b40 <__swsetup_r+0xbc>
 8003b26:	2300      	movs	r3, #0
 8003b28:	60a3      	str	r3, [r4, #8]
 8003b2a:	6963      	ldr	r3, [r4, #20]
 8003b2c:	425b      	negs	r3, r3
 8003b2e:	61a3      	str	r3, [r4, #24]
 8003b30:	6923      	ldr	r3, [r4, #16]
 8003b32:	b953      	cbnz	r3, 8003b4a <__swsetup_r+0xc6>
 8003b34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003b38:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8003b3c:	d1ba      	bne.n	8003ab4 <__swsetup_r+0x30>
 8003b3e:	bd70      	pop	{r4, r5, r6, pc}
 8003b40:	0792      	lsls	r2, r2, #30
 8003b42:	bf58      	it	pl
 8003b44:	6963      	ldrpl	r3, [r4, #20]
 8003b46:	60a3      	str	r3, [r4, #8]
 8003b48:	e7f2      	b.n	8003b30 <__swsetup_r+0xac>
 8003b4a:	2000      	movs	r0, #0
 8003b4c:	e7f7      	b.n	8003b3e <__swsetup_r+0xba>
 8003b4e:	bf00      	nop
 8003b50:	20000004 	.word	0x20000004
 8003b54:	08003fbc 	.word	0x08003fbc
 8003b58:	08003fdc 	.word	0x08003fdc
 8003b5c:	08003f9c 	.word	0x08003f9c

08003b60 <_close_r>:
 8003b60:	b538      	push	{r3, r4, r5, lr}
 8003b62:	4c06      	ldr	r4, [pc, #24]	; (8003b7c <_close_r+0x1c>)
 8003b64:	2300      	movs	r3, #0
 8003b66:	4605      	mov	r5, r0
 8003b68:	4608      	mov	r0, r1
 8003b6a:	6023      	str	r3, [r4, #0]
 8003b6c:	f000 f9b4 	bl	8003ed8 <_close>
 8003b70:	1c43      	adds	r3, r0, #1
 8003b72:	d102      	bne.n	8003b7a <_close_r+0x1a>
 8003b74:	6823      	ldr	r3, [r4, #0]
 8003b76:	b103      	cbz	r3, 8003b7a <_close_r+0x1a>
 8003b78:	602b      	str	r3, [r5, #0]
 8003b7a:	bd38      	pop	{r3, r4, r5, pc}
 8003b7c:	2000014c 	.word	0x2000014c

08003b80 <__sflush_r>:
 8003b80:	898a      	ldrh	r2, [r1, #12]
 8003b82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b86:	4605      	mov	r5, r0
 8003b88:	0710      	lsls	r0, r2, #28
 8003b8a:	460c      	mov	r4, r1
 8003b8c:	d45a      	bmi.n	8003c44 <__sflush_r+0xc4>
 8003b8e:	684b      	ldr	r3, [r1, #4]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	dc05      	bgt.n	8003ba0 <__sflush_r+0x20>
 8003b94:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	dc02      	bgt.n	8003ba0 <__sflush_r+0x20>
 8003b9a:	2000      	movs	r0, #0
 8003b9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ba0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003ba2:	2e00      	cmp	r6, #0
 8003ba4:	d0f9      	beq.n	8003b9a <__sflush_r+0x1a>
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003bac:	682f      	ldr	r7, [r5, #0]
 8003bae:	602b      	str	r3, [r5, #0]
 8003bb0:	d033      	beq.n	8003c1a <__sflush_r+0x9a>
 8003bb2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003bb4:	89a3      	ldrh	r3, [r4, #12]
 8003bb6:	075a      	lsls	r2, r3, #29
 8003bb8:	d505      	bpl.n	8003bc6 <__sflush_r+0x46>
 8003bba:	6863      	ldr	r3, [r4, #4]
 8003bbc:	1ac0      	subs	r0, r0, r3
 8003bbe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003bc0:	b10b      	cbz	r3, 8003bc6 <__sflush_r+0x46>
 8003bc2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003bc4:	1ac0      	subs	r0, r0, r3
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	4602      	mov	r2, r0
 8003bca:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003bcc:	6a21      	ldr	r1, [r4, #32]
 8003bce:	4628      	mov	r0, r5
 8003bd0:	47b0      	blx	r6
 8003bd2:	1c43      	adds	r3, r0, #1
 8003bd4:	89a3      	ldrh	r3, [r4, #12]
 8003bd6:	d106      	bne.n	8003be6 <__sflush_r+0x66>
 8003bd8:	6829      	ldr	r1, [r5, #0]
 8003bda:	291d      	cmp	r1, #29
 8003bdc:	d84b      	bhi.n	8003c76 <__sflush_r+0xf6>
 8003bde:	4a2b      	ldr	r2, [pc, #172]	; (8003c8c <__sflush_r+0x10c>)
 8003be0:	40ca      	lsrs	r2, r1
 8003be2:	07d6      	lsls	r6, r2, #31
 8003be4:	d547      	bpl.n	8003c76 <__sflush_r+0xf6>
 8003be6:	2200      	movs	r2, #0
 8003be8:	6062      	str	r2, [r4, #4]
 8003bea:	04d9      	lsls	r1, r3, #19
 8003bec:	6922      	ldr	r2, [r4, #16]
 8003bee:	6022      	str	r2, [r4, #0]
 8003bf0:	d504      	bpl.n	8003bfc <__sflush_r+0x7c>
 8003bf2:	1c42      	adds	r2, r0, #1
 8003bf4:	d101      	bne.n	8003bfa <__sflush_r+0x7a>
 8003bf6:	682b      	ldr	r3, [r5, #0]
 8003bf8:	b903      	cbnz	r3, 8003bfc <__sflush_r+0x7c>
 8003bfa:	6560      	str	r0, [r4, #84]	; 0x54
 8003bfc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003bfe:	602f      	str	r7, [r5, #0]
 8003c00:	2900      	cmp	r1, #0
 8003c02:	d0ca      	beq.n	8003b9a <__sflush_r+0x1a>
 8003c04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003c08:	4299      	cmp	r1, r3
 8003c0a:	d002      	beq.n	8003c12 <__sflush_r+0x92>
 8003c0c:	4628      	mov	r0, r5
 8003c0e:	f000 f8e1 	bl	8003dd4 <_free_r>
 8003c12:	2000      	movs	r0, #0
 8003c14:	6360      	str	r0, [r4, #52]	; 0x34
 8003c16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c1a:	6a21      	ldr	r1, [r4, #32]
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	4628      	mov	r0, r5
 8003c20:	47b0      	blx	r6
 8003c22:	1c41      	adds	r1, r0, #1
 8003c24:	d1c6      	bne.n	8003bb4 <__sflush_r+0x34>
 8003c26:	682b      	ldr	r3, [r5, #0]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d0c3      	beq.n	8003bb4 <__sflush_r+0x34>
 8003c2c:	2b1d      	cmp	r3, #29
 8003c2e:	d001      	beq.n	8003c34 <__sflush_r+0xb4>
 8003c30:	2b16      	cmp	r3, #22
 8003c32:	d101      	bne.n	8003c38 <__sflush_r+0xb8>
 8003c34:	602f      	str	r7, [r5, #0]
 8003c36:	e7b0      	b.n	8003b9a <__sflush_r+0x1a>
 8003c38:	89a3      	ldrh	r3, [r4, #12]
 8003c3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c3e:	81a3      	strh	r3, [r4, #12]
 8003c40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c44:	690f      	ldr	r7, [r1, #16]
 8003c46:	2f00      	cmp	r7, #0
 8003c48:	d0a7      	beq.n	8003b9a <__sflush_r+0x1a>
 8003c4a:	0793      	lsls	r3, r2, #30
 8003c4c:	680e      	ldr	r6, [r1, #0]
 8003c4e:	bf08      	it	eq
 8003c50:	694b      	ldreq	r3, [r1, #20]
 8003c52:	600f      	str	r7, [r1, #0]
 8003c54:	bf18      	it	ne
 8003c56:	2300      	movne	r3, #0
 8003c58:	eba6 0807 	sub.w	r8, r6, r7
 8003c5c:	608b      	str	r3, [r1, #8]
 8003c5e:	f1b8 0f00 	cmp.w	r8, #0
 8003c62:	dd9a      	ble.n	8003b9a <__sflush_r+0x1a>
 8003c64:	4643      	mov	r3, r8
 8003c66:	463a      	mov	r2, r7
 8003c68:	6a21      	ldr	r1, [r4, #32]
 8003c6a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003c6c:	4628      	mov	r0, r5
 8003c6e:	47b0      	blx	r6
 8003c70:	2800      	cmp	r0, #0
 8003c72:	dc07      	bgt.n	8003c84 <__sflush_r+0x104>
 8003c74:	89a3      	ldrh	r3, [r4, #12]
 8003c76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c7a:	81a3      	strh	r3, [r4, #12]
 8003c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8003c80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c84:	4407      	add	r7, r0
 8003c86:	eba8 0800 	sub.w	r8, r8, r0
 8003c8a:	e7e8      	b.n	8003c5e <__sflush_r+0xde>
 8003c8c:	20400001 	.word	0x20400001

08003c90 <_fflush_r>:
 8003c90:	b538      	push	{r3, r4, r5, lr}
 8003c92:	690b      	ldr	r3, [r1, #16]
 8003c94:	4605      	mov	r5, r0
 8003c96:	460c      	mov	r4, r1
 8003c98:	b1db      	cbz	r3, 8003cd2 <_fflush_r+0x42>
 8003c9a:	b118      	cbz	r0, 8003ca4 <_fflush_r+0x14>
 8003c9c:	6983      	ldr	r3, [r0, #24]
 8003c9e:	b90b      	cbnz	r3, 8003ca4 <_fflush_r+0x14>
 8003ca0:	f7ff fa72 	bl	8003188 <__sinit>
 8003ca4:	4b0c      	ldr	r3, [pc, #48]	; (8003cd8 <_fflush_r+0x48>)
 8003ca6:	429c      	cmp	r4, r3
 8003ca8:	d109      	bne.n	8003cbe <_fflush_r+0x2e>
 8003caa:	686c      	ldr	r4, [r5, #4]
 8003cac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003cb0:	b17b      	cbz	r3, 8003cd2 <_fflush_r+0x42>
 8003cb2:	4621      	mov	r1, r4
 8003cb4:	4628      	mov	r0, r5
 8003cb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003cba:	f7ff bf61 	b.w	8003b80 <__sflush_r>
 8003cbe:	4b07      	ldr	r3, [pc, #28]	; (8003cdc <_fflush_r+0x4c>)
 8003cc0:	429c      	cmp	r4, r3
 8003cc2:	d101      	bne.n	8003cc8 <_fflush_r+0x38>
 8003cc4:	68ac      	ldr	r4, [r5, #8]
 8003cc6:	e7f1      	b.n	8003cac <_fflush_r+0x1c>
 8003cc8:	4b05      	ldr	r3, [pc, #20]	; (8003ce0 <_fflush_r+0x50>)
 8003cca:	429c      	cmp	r4, r3
 8003ccc:	bf08      	it	eq
 8003cce:	68ec      	ldreq	r4, [r5, #12]
 8003cd0:	e7ec      	b.n	8003cac <_fflush_r+0x1c>
 8003cd2:	2000      	movs	r0, #0
 8003cd4:	bd38      	pop	{r3, r4, r5, pc}
 8003cd6:	bf00      	nop
 8003cd8:	08003fbc 	.word	0x08003fbc
 8003cdc:	08003fdc 	.word	0x08003fdc
 8003ce0:	08003f9c 	.word	0x08003f9c

08003ce4 <_lseek_r>:
 8003ce4:	b538      	push	{r3, r4, r5, lr}
 8003ce6:	4c07      	ldr	r4, [pc, #28]	; (8003d04 <_lseek_r+0x20>)
 8003ce8:	4605      	mov	r5, r0
 8003cea:	4608      	mov	r0, r1
 8003cec:	4611      	mov	r1, r2
 8003cee:	2200      	movs	r2, #0
 8003cf0:	6022      	str	r2, [r4, #0]
 8003cf2:	461a      	mov	r2, r3
 8003cf4:	f000 f908 	bl	8003f08 <_lseek>
 8003cf8:	1c43      	adds	r3, r0, #1
 8003cfa:	d102      	bne.n	8003d02 <_lseek_r+0x1e>
 8003cfc:	6823      	ldr	r3, [r4, #0]
 8003cfe:	b103      	cbz	r3, 8003d02 <_lseek_r+0x1e>
 8003d00:	602b      	str	r3, [r5, #0]
 8003d02:	bd38      	pop	{r3, r4, r5, pc}
 8003d04:	2000014c 	.word	0x2000014c

08003d08 <__swhatbuf_r>:
 8003d08:	b570      	push	{r4, r5, r6, lr}
 8003d0a:	460e      	mov	r6, r1
 8003d0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d10:	2900      	cmp	r1, #0
 8003d12:	b090      	sub	sp, #64	; 0x40
 8003d14:	4614      	mov	r4, r2
 8003d16:	461d      	mov	r5, r3
 8003d18:	da07      	bge.n	8003d2a <__swhatbuf_r+0x22>
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	602b      	str	r3, [r5, #0]
 8003d1e:	89b3      	ldrh	r3, [r6, #12]
 8003d20:	061a      	lsls	r2, r3, #24
 8003d22:	d410      	bmi.n	8003d46 <__swhatbuf_r+0x3e>
 8003d24:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d28:	e00e      	b.n	8003d48 <__swhatbuf_r+0x40>
 8003d2a:	aa01      	add	r2, sp, #4
 8003d2c:	f000 f8b2 	bl	8003e94 <_fstat_r>
 8003d30:	2800      	cmp	r0, #0
 8003d32:	dbf2      	blt.n	8003d1a <__swhatbuf_r+0x12>
 8003d34:	9a02      	ldr	r2, [sp, #8]
 8003d36:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003d3a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003d3e:	425a      	negs	r2, r3
 8003d40:	415a      	adcs	r2, r3
 8003d42:	602a      	str	r2, [r5, #0]
 8003d44:	e7ee      	b.n	8003d24 <__swhatbuf_r+0x1c>
 8003d46:	2340      	movs	r3, #64	; 0x40
 8003d48:	2000      	movs	r0, #0
 8003d4a:	6023      	str	r3, [r4, #0]
 8003d4c:	b010      	add	sp, #64	; 0x40
 8003d4e:	bd70      	pop	{r4, r5, r6, pc}

08003d50 <__smakebuf_r>:
 8003d50:	898b      	ldrh	r3, [r1, #12]
 8003d52:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003d54:	079d      	lsls	r5, r3, #30
 8003d56:	4606      	mov	r6, r0
 8003d58:	460c      	mov	r4, r1
 8003d5a:	d507      	bpl.n	8003d6c <__smakebuf_r+0x1c>
 8003d5c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003d60:	6023      	str	r3, [r4, #0]
 8003d62:	6123      	str	r3, [r4, #16]
 8003d64:	2301      	movs	r3, #1
 8003d66:	6163      	str	r3, [r4, #20]
 8003d68:	b002      	add	sp, #8
 8003d6a:	bd70      	pop	{r4, r5, r6, pc}
 8003d6c:	ab01      	add	r3, sp, #4
 8003d6e:	466a      	mov	r2, sp
 8003d70:	f7ff ffca 	bl	8003d08 <__swhatbuf_r>
 8003d74:	9900      	ldr	r1, [sp, #0]
 8003d76:	4605      	mov	r5, r0
 8003d78:	4630      	mov	r0, r6
 8003d7a:	f7ff fa97 	bl	80032ac <_malloc_r>
 8003d7e:	b948      	cbnz	r0, 8003d94 <__smakebuf_r+0x44>
 8003d80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d84:	059a      	lsls	r2, r3, #22
 8003d86:	d4ef      	bmi.n	8003d68 <__smakebuf_r+0x18>
 8003d88:	f023 0303 	bic.w	r3, r3, #3
 8003d8c:	f043 0302 	orr.w	r3, r3, #2
 8003d90:	81a3      	strh	r3, [r4, #12]
 8003d92:	e7e3      	b.n	8003d5c <__smakebuf_r+0xc>
 8003d94:	4b0d      	ldr	r3, [pc, #52]	; (8003dcc <__smakebuf_r+0x7c>)
 8003d96:	62b3      	str	r3, [r6, #40]	; 0x28
 8003d98:	89a3      	ldrh	r3, [r4, #12]
 8003d9a:	6020      	str	r0, [r4, #0]
 8003d9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003da0:	81a3      	strh	r3, [r4, #12]
 8003da2:	9b00      	ldr	r3, [sp, #0]
 8003da4:	6163      	str	r3, [r4, #20]
 8003da6:	9b01      	ldr	r3, [sp, #4]
 8003da8:	6120      	str	r0, [r4, #16]
 8003daa:	b15b      	cbz	r3, 8003dc4 <__smakebuf_r+0x74>
 8003dac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003db0:	4630      	mov	r0, r6
 8003db2:	f000 f881 	bl	8003eb8 <_isatty_r>
 8003db6:	b128      	cbz	r0, 8003dc4 <__smakebuf_r+0x74>
 8003db8:	89a3      	ldrh	r3, [r4, #12]
 8003dba:	f023 0303 	bic.w	r3, r3, #3
 8003dbe:	f043 0301 	orr.w	r3, r3, #1
 8003dc2:	81a3      	strh	r3, [r4, #12]
 8003dc4:	89a3      	ldrh	r3, [r4, #12]
 8003dc6:	431d      	orrs	r5, r3
 8003dc8:	81a5      	strh	r5, [r4, #12]
 8003dca:	e7cd      	b.n	8003d68 <__smakebuf_r+0x18>
 8003dcc:	08003109 	.word	0x08003109

08003dd0 <__malloc_lock>:
 8003dd0:	4770      	bx	lr

08003dd2 <__malloc_unlock>:
 8003dd2:	4770      	bx	lr

08003dd4 <_free_r>:
 8003dd4:	b538      	push	{r3, r4, r5, lr}
 8003dd6:	4605      	mov	r5, r0
 8003dd8:	2900      	cmp	r1, #0
 8003dda:	d045      	beq.n	8003e68 <_free_r+0x94>
 8003ddc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003de0:	1f0c      	subs	r4, r1, #4
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	bfb8      	it	lt
 8003de6:	18e4      	addlt	r4, r4, r3
 8003de8:	f7ff fff2 	bl	8003dd0 <__malloc_lock>
 8003dec:	4a1f      	ldr	r2, [pc, #124]	; (8003e6c <_free_r+0x98>)
 8003dee:	6813      	ldr	r3, [r2, #0]
 8003df0:	4610      	mov	r0, r2
 8003df2:	b933      	cbnz	r3, 8003e02 <_free_r+0x2e>
 8003df4:	6063      	str	r3, [r4, #4]
 8003df6:	6014      	str	r4, [r2, #0]
 8003df8:	4628      	mov	r0, r5
 8003dfa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003dfe:	f7ff bfe8 	b.w	8003dd2 <__malloc_unlock>
 8003e02:	42a3      	cmp	r3, r4
 8003e04:	d90c      	bls.n	8003e20 <_free_r+0x4c>
 8003e06:	6821      	ldr	r1, [r4, #0]
 8003e08:	1862      	adds	r2, r4, r1
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	bf04      	itt	eq
 8003e0e:	681a      	ldreq	r2, [r3, #0]
 8003e10:	685b      	ldreq	r3, [r3, #4]
 8003e12:	6063      	str	r3, [r4, #4]
 8003e14:	bf04      	itt	eq
 8003e16:	1852      	addeq	r2, r2, r1
 8003e18:	6022      	streq	r2, [r4, #0]
 8003e1a:	6004      	str	r4, [r0, #0]
 8003e1c:	e7ec      	b.n	8003df8 <_free_r+0x24>
 8003e1e:	4613      	mov	r3, r2
 8003e20:	685a      	ldr	r2, [r3, #4]
 8003e22:	b10a      	cbz	r2, 8003e28 <_free_r+0x54>
 8003e24:	42a2      	cmp	r2, r4
 8003e26:	d9fa      	bls.n	8003e1e <_free_r+0x4a>
 8003e28:	6819      	ldr	r1, [r3, #0]
 8003e2a:	1858      	adds	r0, r3, r1
 8003e2c:	42a0      	cmp	r0, r4
 8003e2e:	d10b      	bne.n	8003e48 <_free_r+0x74>
 8003e30:	6820      	ldr	r0, [r4, #0]
 8003e32:	4401      	add	r1, r0
 8003e34:	1858      	adds	r0, r3, r1
 8003e36:	4282      	cmp	r2, r0
 8003e38:	6019      	str	r1, [r3, #0]
 8003e3a:	d1dd      	bne.n	8003df8 <_free_r+0x24>
 8003e3c:	6810      	ldr	r0, [r2, #0]
 8003e3e:	6852      	ldr	r2, [r2, #4]
 8003e40:	605a      	str	r2, [r3, #4]
 8003e42:	4401      	add	r1, r0
 8003e44:	6019      	str	r1, [r3, #0]
 8003e46:	e7d7      	b.n	8003df8 <_free_r+0x24>
 8003e48:	d902      	bls.n	8003e50 <_free_r+0x7c>
 8003e4a:	230c      	movs	r3, #12
 8003e4c:	602b      	str	r3, [r5, #0]
 8003e4e:	e7d3      	b.n	8003df8 <_free_r+0x24>
 8003e50:	6820      	ldr	r0, [r4, #0]
 8003e52:	1821      	adds	r1, r4, r0
 8003e54:	428a      	cmp	r2, r1
 8003e56:	bf04      	itt	eq
 8003e58:	6811      	ldreq	r1, [r2, #0]
 8003e5a:	6852      	ldreq	r2, [r2, #4]
 8003e5c:	6062      	str	r2, [r4, #4]
 8003e5e:	bf04      	itt	eq
 8003e60:	1809      	addeq	r1, r1, r0
 8003e62:	6021      	streq	r1, [r4, #0]
 8003e64:	605c      	str	r4, [r3, #4]
 8003e66:	e7c7      	b.n	8003df8 <_free_r+0x24>
 8003e68:	bd38      	pop	{r3, r4, r5, pc}
 8003e6a:	bf00      	nop
 8003e6c:	20000084 	.word	0x20000084

08003e70 <_read_r>:
 8003e70:	b538      	push	{r3, r4, r5, lr}
 8003e72:	4c07      	ldr	r4, [pc, #28]	; (8003e90 <_read_r+0x20>)
 8003e74:	4605      	mov	r5, r0
 8003e76:	4608      	mov	r0, r1
 8003e78:	4611      	mov	r1, r2
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	6022      	str	r2, [r4, #0]
 8003e7e:	461a      	mov	r2, r3
 8003e80:	f000 f84a 	bl	8003f18 <_read>
 8003e84:	1c43      	adds	r3, r0, #1
 8003e86:	d102      	bne.n	8003e8e <_read_r+0x1e>
 8003e88:	6823      	ldr	r3, [r4, #0]
 8003e8a:	b103      	cbz	r3, 8003e8e <_read_r+0x1e>
 8003e8c:	602b      	str	r3, [r5, #0]
 8003e8e:	bd38      	pop	{r3, r4, r5, pc}
 8003e90:	2000014c 	.word	0x2000014c

08003e94 <_fstat_r>:
 8003e94:	b538      	push	{r3, r4, r5, lr}
 8003e96:	4c07      	ldr	r4, [pc, #28]	; (8003eb4 <_fstat_r+0x20>)
 8003e98:	2300      	movs	r3, #0
 8003e9a:	4605      	mov	r5, r0
 8003e9c:	4608      	mov	r0, r1
 8003e9e:	4611      	mov	r1, r2
 8003ea0:	6023      	str	r3, [r4, #0]
 8003ea2:	f000 f821 	bl	8003ee8 <_fstat>
 8003ea6:	1c43      	adds	r3, r0, #1
 8003ea8:	d102      	bne.n	8003eb0 <_fstat_r+0x1c>
 8003eaa:	6823      	ldr	r3, [r4, #0]
 8003eac:	b103      	cbz	r3, 8003eb0 <_fstat_r+0x1c>
 8003eae:	602b      	str	r3, [r5, #0]
 8003eb0:	bd38      	pop	{r3, r4, r5, pc}
 8003eb2:	bf00      	nop
 8003eb4:	2000014c 	.word	0x2000014c

08003eb8 <_isatty_r>:
 8003eb8:	b538      	push	{r3, r4, r5, lr}
 8003eba:	4c06      	ldr	r4, [pc, #24]	; (8003ed4 <_isatty_r+0x1c>)
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	4605      	mov	r5, r0
 8003ec0:	4608      	mov	r0, r1
 8003ec2:	6023      	str	r3, [r4, #0]
 8003ec4:	f000 f818 	bl	8003ef8 <_isatty>
 8003ec8:	1c43      	adds	r3, r0, #1
 8003eca:	d102      	bne.n	8003ed2 <_isatty_r+0x1a>
 8003ecc:	6823      	ldr	r3, [r4, #0]
 8003ece:	b103      	cbz	r3, 8003ed2 <_isatty_r+0x1a>
 8003ed0:	602b      	str	r3, [r5, #0]
 8003ed2:	bd38      	pop	{r3, r4, r5, pc}
 8003ed4:	2000014c 	.word	0x2000014c

08003ed8 <_close>:
 8003ed8:	4b02      	ldr	r3, [pc, #8]	; (8003ee4 <_close+0xc>)
 8003eda:	2258      	movs	r2, #88	; 0x58
 8003edc:	601a      	str	r2, [r3, #0]
 8003ede:	f04f 30ff 	mov.w	r0, #4294967295
 8003ee2:	4770      	bx	lr
 8003ee4:	2000014c 	.word	0x2000014c

08003ee8 <_fstat>:
 8003ee8:	4b02      	ldr	r3, [pc, #8]	; (8003ef4 <_fstat+0xc>)
 8003eea:	2258      	movs	r2, #88	; 0x58
 8003eec:	601a      	str	r2, [r3, #0]
 8003eee:	f04f 30ff 	mov.w	r0, #4294967295
 8003ef2:	4770      	bx	lr
 8003ef4:	2000014c 	.word	0x2000014c

08003ef8 <_isatty>:
 8003ef8:	4b02      	ldr	r3, [pc, #8]	; (8003f04 <_isatty+0xc>)
 8003efa:	2258      	movs	r2, #88	; 0x58
 8003efc:	601a      	str	r2, [r3, #0]
 8003efe:	2000      	movs	r0, #0
 8003f00:	4770      	bx	lr
 8003f02:	bf00      	nop
 8003f04:	2000014c 	.word	0x2000014c

08003f08 <_lseek>:
 8003f08:	4b02      	ldr	r3, [pc, #8]	; (8003f14 <_lseek+0xc>)
 8003f0a:	2258      	movs	r2, #88	; 0x58
 8003f0c:	601a      	str	r2, [r3, #0]
 8003f0e:	f04f 30ff 	mov.w	r0, #4294967295
 8003f12:	4770      	bx	lr
 8003f14:	2000014c 	.word	0x2000014c

08003f18 <_read>:
 8003f18:	4b02      	ldr	r3, [pc, #8]	; (8003f24 <_read+0xc>)
 8003f1a:	2258      	movs	r2, #88	; 0x58
 8003f1c:	601a      	str	r2, [r3, #0]
 8003f1e:	f04f 30ff 	mov.w	r0, #4294967295
 8003f22:	4770      	bx	lr
 8003f24:	2000014c 	.word	0x2000014c

08003f28 <_sbrk>:
 8003f28:	4b04      	ldr	r3, [pc, #16]	; (8003f3c <_sbrk+0x14>)
 8003f2a:	6819      	ldr	r1, [r3, #0]
 8003f2c:	4602      	mov	r2, r0
 8003f2e:	b909      	cbnz	r1, 8003f34 <_sbrk+0xc>
 8003f30:	4903      	ldr	r1, [pc, #12]	; (8003f40 <_sbrk+0x18>)
 8003f32:	6019      	str	r1, [r3, #0]
 8003f34:	6818      	ldr	r0, [r3, #0]
 8003f36:	4402      	add	r2, r0
 8003f38:	601a      	str	r2, [r3, #0]
 8003f3a:	4770      	bx	lr
 8003f3c:	2000008c 	.word	0x2000008c
 8003f40:	20000150 	.word	0x20000150

08003f44 <_write>:
 8003f44:	4b02      	ldr	r3, [pc, #8]	; (8003f50 <_write+0xc>)
 8003f46:	2258      	movs	r2, #88	; 0x58
 8003f48:	601a      	str	r2, [r3, #0]
 8003f4a:	f04f 30ff 	mov.w	r0, #4294967295
 8003f4e:	4770      	bx	lr
 8003f50:	2000014c 	.word	0x2000014c

08003f54 <_init>:
 8003f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f56:	bf00      	nop
 8003f58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f5a:	bc08      	pop	{r3}
 8003f5c:	469e      	mov	lr, r3
 8003f5e:	4770      	bx	lr

08003f60 <_fini>:
 8003f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f62:	bf00      	nop
 8003f64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f66:	bc08      	pop	{r3}
 8003f68:	469e      	mov	lr, r3
 8003f6a:	4770      	bx	lr
