library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity ip is

	port (
		in1 : in std_logic_vector(7 downto 0);
		in2 : in std_logic_vector(7 downto 0);
		out1 : out std_logic_vector(7 downto 0)
	);
end ip;

architecture ip_rtl of ip is
begin
	out1 <= in1 + in2;
end ip_rtl;