
---------- Begin Simulation Statistics ----------
final_tick                                81651486000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 310315                       # Simulator instruction rate (inst/s)
host_mem_usage                                 757500                       # Number of bytes of host memory used
host_op_rate                                   589435                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   137.51                       # Real time elapsed on the host
host_tick_rate                              593770928                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    42672466                       # Number of instructions simulated
sim_ops                                      81055252                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081651                       # Number of seconds simulated
sim_ticks                                 81651486000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 1                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 1                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       1                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                         5                       # number of cc regfile reads
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted
system.cpu.commit.branches                          1                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.commitSquashedInsts              24                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                    3                       # Number of instructions committed
system.cpu.commit.committedOps                      8                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples           55                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.145455                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.848052                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           53     96.36%     96.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            0      0.00%     96.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            1      1.82%     98.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0      0.00%     98.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%     98.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%     98.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            1      1.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            6                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           55                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    1                       # Number of function calls committed.
system.cpu.commit.int_insts                         8                       # Number of committed integer instructions.
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                6     75.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              2     25.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 8                       # Class of committed instruction
system.cpu.commit.refs                              2                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           3                       # Number of Instructions Simulated
system.cpu.committedOps                             8                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              99.333333                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        99.333333                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4263269                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data      3769875                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8033145                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data       206000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 52869.480519                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 65050.196850                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55927.507933                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data       204000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 50869.480519                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 62672.155689                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53013.336890                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      4260189                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data      3768859                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8029048                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       206000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    162838000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data     66091000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    229135000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000722                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.000270                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000510                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         3080                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data         1016                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4097                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data          348                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          348                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       204000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    156678000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data     41865000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    198747000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000722                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000467                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            1                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         3080                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data          668                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3749                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       791471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data       712666                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1504139                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data       126000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 159094.576681                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 82787.267776                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 123162.071995                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data       124000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 157094.576681                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 80793.328303                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 121167.388052                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       774120                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data       697224                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1471345                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       126000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2760450000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   1278400989                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4038976989                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.021922                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.021668                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021803                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        17351                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data        15442                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        32794                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       124000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2725748000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   1247448989                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3973320989                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.021922                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.021665                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021801                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        17351                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data        15440                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32792                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.485714                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               210                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs         2622                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5054740                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data      4482541                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9537284                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data       166000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 143081.004356                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 81692.307024                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 115695.209916                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data       164000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 141081.004356                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 80041.841880                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 114174.981227                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      5034309                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data      4466083                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9500393                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data       332000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   2923288000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data   1344491989                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4268111989                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.004042                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.003672                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003868                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        20431                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data        16458                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          36891                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data          350                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          350                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       328000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2882426000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data   1289313989                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4172067989                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.004042                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.003593                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003831                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data            2                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        20431                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data        16108                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        36541                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5054740                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data      4482541                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9537284                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data       166000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 143081.004356                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 81692.307024                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 115695.209916                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data       164000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 141081.004356                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 80041.841880                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 114174.981227                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      5034309                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data      4466083                       # number of overall hits
system.cpu.dcache.overall_hits::total         9500393                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data       332000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   2923288000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data   1344491989                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4268111989                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.004042                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.003672                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003868                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        20431                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data        16458                       # number of overall misses
system.cpu.dcache.overall_misses::total         36891                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data          350                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          350                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       328000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2882426000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data   1289313989                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4172067989                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.004042                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.003593                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003831                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        20431                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data        16108                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        36541                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  81651486000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  35516                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          704                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          245                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            260.999808                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         19111108                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.004288                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   902.227831                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   119.851261                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000004                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.881082                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.117042                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998128                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  81651486000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             36540                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          19111108                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1022.083380                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9536933                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            246000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        32867                       # number of writebacks
system.cpu.dcache.writebacks::total             32867                       # number of writebacks
system.cpu.decode.BlockedCycles                     2                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                     32                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       50                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                         5                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                      3                       # Number of cycles decode is squashing
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  81651486000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  81651486000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  81651486000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                           1                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                         5                       # Number of cache lines fetched
system.cpu.fetch.Cycles                             5                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     3                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                             18                       # Number of instructions fetch has processed
system.cpu.fetch.PendingDrainCycles                 6                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.SquashCycles                       5                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.003356                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 47                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.rate                        0.060403                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                 60                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.533333                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.908648                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       55     91.67%     91.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0      0.00%     91.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        1      1.67%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        1      1.67%     95.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%     95.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        3      5.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   60                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                        56                       # number of floating regfile reads
system.cpu.icache.ReadReq_accesses::.cpu.inst            5                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     29277670                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst      2825611                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32103286                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        86800                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 55463.436929                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 56792.836399                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55937.693738                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        79500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 53463.436929                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 55994.469027                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54236.111111                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     29275482                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst      2824578                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32100060                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       434000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    121354000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     58667000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    180455000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000366                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000100                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst            5                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2188                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst         1033                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3226                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          129                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          130                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       318000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    116978000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     50619000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    167915000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000320                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000096                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          904                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3096                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          117                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst            5                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     29277670                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst      2825611                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32103286                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        86800                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 55463.436929                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 56792.836399                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55937.693738                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        79500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 53463.436929                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 55994.469027                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54236.111111                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.switch_cpus.inst     29275482                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst      2824578                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32100060                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst       434000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    121354000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     58667000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    180455000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000366                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000100                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst            5                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2188                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst         1033                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3226                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          129                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          130                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       318000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    116978000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     50619000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    167915000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000320                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000096                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2188                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          904                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3096                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst            5                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     29277670                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst      2825611                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32103286                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        86800                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 55463.436929                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 56792.836399                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55937.693738                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        79500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 53463.436929                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 55994.469027                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54236.111111                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.switch_cpus.inst     29275482                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst      2824578                       # number of overall hits
system.cpu.icache.overall_hits::total        32100060                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst       434000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    121354000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     58667000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    180455000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000366                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000100                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst            5                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2188                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst         1033                       # number of overall misses
system.cpu.icache.overall_misses::total          3226                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          129                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          130                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       318000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    116978000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     50619000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    167915000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000320                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000096                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst            4                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2188                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          904                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3096                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  81651486000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   2838                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          10375.938591                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         64209666                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.003429                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   250.436587                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     5.432068                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.978268                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.021219                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999500                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  81651486000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              3094                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          64209666                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.872085                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32103154                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         2838                       # number of writebacks
system.cpu.icache.writebacks::total              2838                       # number of writebacks
system.cpu.idleCycles                             238                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                    1                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        1                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.070470                       # Inst execution rate
system.cpu.iew.exec_refs                            7                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          5                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       2                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     2                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    8                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                  32                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     2                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 3                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                    21                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      3                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                1                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            2                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            6                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            1                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                        18                       # num instructions consuming a value
system.cpu.iew.wb_count                            20                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.555556                       # average fanout of values written-back
system.cpu.iew.wb_producers                        10                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.067114                       # insts written-back per cycle
system.cpu.iew.wb_sent                             20                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                       77                       # number of integer regfile reads
system.cpu.int_regfile_writes                      14                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  81651486000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.010067                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.010067                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                    16     66.67%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    2      8.33%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   6     25.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                     24                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                     24                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                108                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses           20                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                56                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                         32                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                        24                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined              24                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined           28                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples            60                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.400000                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.196039                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  52     86.67%     86.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   1      1.67%     88.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   4      6.67%     95.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0      0.00%     95.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   1      1.67%     96.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   1      1.67%     98.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   1      1.67%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              60                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.080537                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  81651486000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  81651486000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  81651486000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    2                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   8                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      11                       # number of misc regfile reads
system.cpu.numCycles                              298                       # number of cpu cycles simulated
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON         8066000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    81643420000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                       2                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                     5                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                       50                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                    78                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                     32                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                  25                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                         5                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                      3                       # Number of cycles rename is squashing
system.cpu.rename.UndoneMaps                       20                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups               65                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                           86                       # The number of ROB reads
system.cpu.rob.rob_writes                          68                       # The number of ROB writes
system.cpu.timesIdled                               3                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    91                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          132                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           132                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 181473.932579                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 181473.932579                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2775099377                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2775099377                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        15292                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          15292                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2188                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          904                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3096                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst       132000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 109533.700138                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 127492.588889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 114432.431431                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst       112000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 89533.700138                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 108962.260377                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 94758.550302                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1461                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst          634                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2097                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst       264000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     79631000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     34422999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    114317999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.500000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.332267                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.298673                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.322674                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          727                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          270                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              999                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.switch_cpus_1.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst       224000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     65091000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     28874999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     94189999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.332267                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.293142                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.321059                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          727                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          265                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          994                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        17351                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus_1.data        15440                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data       121000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 232941.905286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 107593.586064                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 172632.095238                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data       101000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 212941.905286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 87601.564047                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 152639.030430                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         6455                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus_1.data         5337                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11792                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data       121000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2538135000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   1087018000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3625274000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.627975                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.654339                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.640400                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        10896                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus_1.data        10103                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               21000                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.switch_cpus_1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data       101000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2320215000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data    884951000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3205267000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.627975                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.654275                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.640370                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        10896                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        10102                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20999                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         3080                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data          668                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3749                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data       201000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 109079.872204                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 126817.427386                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112777.307367                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data       181000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 89079.872204                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 108495.689655                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93001.706485                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         2141                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus_1.data          427                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2568                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data       201000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    102426000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data     30563000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    133190000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.304870                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.360778                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.315017                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          939                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus_1.data          241                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1181                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.switch_cpus_1.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data       181000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     83646000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data     25171000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    108998000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.304870                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.347305                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.312617                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          939                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data          232                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1172                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks         2831                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2831                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2831                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2831                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        32867                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        32867                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        32867                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            32867                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         2188                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        20431                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.inst          904                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data        16108                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                39637                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst       132000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data       161000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.inst 109533.700138                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 223114.575412                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 127492.588889                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 108041.473318                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 167074.288136                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst       112000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data       141000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 89533.700138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 203114.575412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 108962.260377                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 88070.640604                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 147138.139391                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                    2                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.inst         1461                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         8596                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.inst          634                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data         5764                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16457                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst       264000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data       322000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.inst     79631000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   2640561000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.inst     34422999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data   1117581000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3872781999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.332267                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.579267                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.298673                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.642165                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.584807                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          727                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        11835                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.inst          270                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data        10344                       # number of demand (read+write) misses
system.l2.demand_misses::total                  23180                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.switch_cpus_1.inst            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus_1.data           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst       224000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data       282000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     65091000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   2403861000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     28874999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data    910122000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3408454999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.332267                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.579267                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.293142                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.641545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.584429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.inst          727                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        11835                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.inst          265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data        10334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             23165                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2188                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        20431                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          904                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data        16108                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               39637                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst       132000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data       161000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 109533.700138                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 223114.575412                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 127492.588889                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 108041.473318                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 167074.288136                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst       112000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data       141000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 181473.932579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 89533.700138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 203114.575412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 108962.260377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 88070.640604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 160791.387160                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                   2                       # number of overall hits
system.l2.overall_hits::.switch_cpus.inst         1461                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         8596                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.inst          634                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data         5764                       # number of overall hits
system.l2.overall_hits::total                   16457                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst       264000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data       322000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     79631000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   2640561000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     34422999                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data   1117581000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3872781999                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.332267                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.579267                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.298673                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.642165                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.584807                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          727                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        11835                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.inst          270                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data        10344                       # number of overall misses
system.l2.overall_misses::total                 23180                       # number of overall misses
system.l2.overall_mshr_hits::.switch_cpus_1.inst            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus_1.data           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 15                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst       224000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data       282000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2775099377                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     65091000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   2403861000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     28874999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data    910122000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6183554376                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.332267                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.579267                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.293142                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.641545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.970230                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        15292                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          727                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        11835                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data        10334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38457                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued            45038                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    7                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               45049                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1311                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  81651486000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  81651486000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          34787                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          987                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          418                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          248                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          828                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          817                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          505                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.394568                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                   662747                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      28.176034                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.030409                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.114973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1511.439976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    52.534869                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2199.205328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.960599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data   284.524740                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006879                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.369004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.012826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.536915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.069464                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995358                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1803                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2293                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.440186                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.559814                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  81651486000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     38883                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                    662747                       # Number of tag accesses
system.l2.tags.tagsinuse                  4076.986929                       # Cycle average of tags in use
system.l2.tags.total_refs                       93108                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                       893                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               29892                       # number of writebacks
system.l2.writebacks::total                     29892                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                    1194975.11                       # Average gap between requests
system.mem_ctrls.avgMemAccLat               117612.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     29891.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     15270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       727.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     11834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples     10335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     98862.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        30.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     30.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        23.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.06                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst         1568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       569837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       209280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           780684                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst              1568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              1568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     11968919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       569837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data      9276500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.inst       209280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data      8099987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              30127657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23429139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             1568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             1568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     11968919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       569837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data      9276500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       209280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data      8099987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             53556796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23429139                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23429139                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        19700                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    221.748629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   147.680575                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.431228                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8741     44.37%     44.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5429     27.56%     71.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1454      7.38%     79.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1917      9.73%     89.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          774      3.93%     92.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          276      1.40%     94.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          262      1.33%     95.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          229      1.16%     96.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          618      3.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        19700                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                2459968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 2460032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1911936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              1913024                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        46528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        17088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         63744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       977280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        46528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       757440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        17088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data       661376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2459968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1913024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1913024                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        15270                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          727                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        11835                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          267                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data        10335                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     60625.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     89750.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher    150813.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     38170.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data    151689.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     56478.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     36708.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher       977280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        46528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       757376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        17088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data       661440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1567.638340348147                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1567.638340348147                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 11968918.728558106348                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 569836.536716551636                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 9275716.059839989990                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 209279.718436477706                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 8100771.123749052174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst       121250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       179500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   2302919237                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     27750001                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   1795240504                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     15079753                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data    379380755                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        29891                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  62847626.90                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      1911936                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 23415813.889780279249                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 1878578415750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         1664                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              119341                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              28559                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         1664                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        15270                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        11835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data        10334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               38437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        29891                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              29891                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    71.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              2340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1746                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.006738548500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  81651486000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         1664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.097957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.906056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    100.805460                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1645     98.86%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           18      1.08%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   22917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     38438                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38438                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       38438                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 61.08                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    23476                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  192185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   81651454000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              4520671000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   3799977250                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         1664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.953125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.921780                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.087386                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              221     13.28%     13.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.36%     13.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1251     75.18%     88.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               58      3.49%     92.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              112      6.73%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.18%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.24%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.18%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.06%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.18%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    29891                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                29891                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      29891                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                84.04                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   25121                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           2500525020                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 70257600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     12452382450                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            442.335373                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    489081001                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1925820000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  23523323000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  24658626502                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3746727749                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  27307907748                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            257500320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 37320030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      9468895200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               141250620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4552638480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       6555290760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            36117340500                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          75489857250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               77877180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2497020660                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 70500360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     12592903980                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            447.629581                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    488287750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1990820000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  21582361750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  26293745002                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3680359499                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  27615911999                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            259015200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 37441470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     10096753920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               133189560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4706298480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       6074355240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            36549620430                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          75492018751                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               78065100                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       111166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       111166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 111166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4372992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4372992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4372992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  81651486000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           192321968                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          201812265                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38438                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38438    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               38438                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        34291                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         72729                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              17438                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        29891                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4400                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20999                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20999                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         17439                       # Transaction distribution
system.switch_cpus.Branches                   2777919                       # Number of branches fetched
system.switch_cpus.committedInsts            22000001                       # Number of instructions committed
system.switch_cpus.committedOps              42063622                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses             4263269                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   150                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  81651486000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses              791471                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   280                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.000099                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  81651486000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses            29277670                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   171                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction         0.999901                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 71672532                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       71665451.778054                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads     13170711                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes     10357904                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts      1805587                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses       18355165                       # Number of float alu accesses
system.switch_cpus.num_fp_insts              18355165                       # number of float instructions
system.switch_cpus.num_fp_register_reads     31131682                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes     17625639                       # number of times the floating registers were written
system.switch_cpus.num_func_calls              486054                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles        7080.221946                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses      28253873                       # Number of integer alu accesses
system.switch_cpus.num_int_insts             28253873                       # number of integer instructions
system.switch_cpus.num_int_register_reads     49584221                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes     21159472                       # number of times the integer registers were written
system.switch_cpus.num_load_insts             4263269                       # Number of load instructions
system.switch_cpus.num_mem_refs               5054733                       # number of memory refs
system.switch_cpus.num_store_insts             791464                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass         49572      0.12%      0.12% # Class of executed instruction
system.switch_cpus.op_class::IntAlu          25077047     59.62%     59.73% # Class of executed instruction
system.switch_cpus.op_class::IntMult             1368      0.00%     59.74% # Class of executed instruction
system.switch_cpus.op_class::IntDiv            266370      0.63%     60.37% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd         2186702      5.20%     65.57% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     65.57% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt             320      0.00%     65.57% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     65.57% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     65.57% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     65.57% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     65.57% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     65.57% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd              940      0.00%     65.57% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     65.57% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           483118      1.15%     66.72% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     66.72% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt             2066      0.00%     66.73% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc         1206738      2.87%     69.60% # Class of executed instruction
system.switch_cpus.op_class::SimdMult              56      0.00%     69.60% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     69.60% # Class of executed instruction
system.switch_cpus.op_class::SimdShift            236      0.00%     69.60% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     69.60% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     69.60% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     69.60% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd      3621460      8.61%     78.21% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     78.21% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     78.21% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt       964025      2.29%     80.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv       481418      1.14%     81.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     81.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult      2667453      6.34%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     87.98% # Class of executed instruction
system.switch_cpus.op_class::MemRead           879547      2.09%     90.07% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          786433      1.87%     91.94% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead      3383722      8.04%     99.99% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         5031      0.01%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total           42063622                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::OFF  81651486000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups      1888058                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          325                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect         2641                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted      2598529                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      1636860                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      1888058                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses       251198                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups       2598529                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS        235849                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted         1511                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads        10828237                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes        9401719                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts         2675                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches          2584514                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events      2589032                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls           59                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts        86485                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts     20672462                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps     38991622                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples      9942117                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     3.921863                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.789572                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0        76684      0.77%      0.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1      2817061     28.33%     29.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      1183534     11.90%     41.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      1876413     18.87%     59.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4         1929      0.02%     59.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5       927244      9.33%     69.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6       469478      4.72%     73.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7          742      0.01%     73.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8      2589032     26.04%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total      9942117                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts         17838078                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       234748                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts        25615829                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads             3996393                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass          656      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu     22995375     58.98%     58.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult           48      0.00%     58.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv           63      0.00%     58.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd      2125375      5.45%     64.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     64.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt           48      0.00%     64.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     64.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     64.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     64.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     64.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     64.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            8      0.00%     64.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     64.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       468638      1.20%     65.63% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     65.63% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt           22      0.00%     65.63% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc      1172115      3.01%     68.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult           64      0.00%     68.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     68.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            4      0.00%     68.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     68.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     68.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     68.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd      3521377      9.03%     77.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       937318      2.40%     80.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv       468060      1.20%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult      2593396      6.65%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     87.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead       708666      1.82%     89.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite       708755      1.82%     91.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead      3287727      8.43%     99.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         3907      0.01%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total     38991622                       # Class of committed instruction
system.switch_cpus_1.commit.refs              4709055                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts          20672462                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps            38991622                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.482327                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.482327                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles      3318835                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts     39110054                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles        1327928                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles         3091410                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles         2726                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      2214011                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses           4004218                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                 200                       # TLB misses on read requests
system.switch_cpus_1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  81651486000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.wrAccesses            714385                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                 301                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches           2598529                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2825611                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7109209                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes          948                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts             20740303                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingQuiesceStallCycles           49                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_1.fetch.PendingTrapStallCycles          398                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles          5452                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.260612                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2842486                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1872709                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.080086                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      9954917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.930212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.500829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        3479077     34.95%     34.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         235997      2.37%     37.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         457870      4.60%     41.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        1062823     10.68%     52.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         360005      3.62%     56.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         346470      3.48%     59.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         122250      1.23%     60.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         244543      2.46%     63.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3645882     36.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      9954917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads        30266453                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes       17140835                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 15971                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts         3273                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches        2588447                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           3.915765                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs            4718981                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores           714380                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles         11964                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      4007220                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          231                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          685                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       717704                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     39078083                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      4004601                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts         6463                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     39043650                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           46                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents        10579                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles         2726                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        10641                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked          167                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads       234171                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           42                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads        10827                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores         5042                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         2403                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect          870                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers        50933982                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count            39041143                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.589389                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers        30019921                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             3.915513                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent             39042036                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads       31090473                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes      18363103                       # number of integer regfile writes
system.switch_cpus_1.ipc                     2.073282                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               2.073282                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass         1403      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu     23037559     58.99%     59.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult           49      0.00%     59.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv           72      0.00%     59.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd      2127577      5.45%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt           62      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            8      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       469367      1.20%     65.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     65.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt           30      0.00%     65.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc      1172273      3.00%     68.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult           64      0.00%     68.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     68.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            4      0.00%     68.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     68.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     68.65% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd      3521645      9.02%     77.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       937422      2.40%     80.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv       468248      1.20%     81.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult      2593632      6.64%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     87.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead       713823      1.83%     89.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite       711018      1.82%     91.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead      3291820      8.43%     99.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         4037      0.01%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total     39050113                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses      17849128                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads     35698146                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses     17847818                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes     17881864                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt            123304                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.003158                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        123030     99.78%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            4      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            3      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     99.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead          103      0.08%     99.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite           58      0.05%     99.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           57      0.05%     99.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           49      0.04%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses     21322886                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads     52480765                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses     21193325                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes     21282740                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded         39077570                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        39050113                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded          513                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined        86460                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          464                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          454                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined       103696                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples      9954917                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     3.922696                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.941863                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0        76982      0.77%      0.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1       716173      7.19%      7.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2      2100279     21.10%     29.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3      2088097     20.98%     50.04% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4       971417      9.76%     59.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5      1433411     14.40%     74.20% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      1512825     15.20%     89.39% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7       706446      7.10%     96.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8       349287      3.51%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total      9954917                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 3.916413                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.walker.pwrStateResidencyTicks::UNDEFINED  81651486000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.wrAccesses           2825689                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 149                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads          445                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores          305                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      4007220                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       717704                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads      12720320                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           28                       # number of misc regfile writes
system.switch_cpus_1.numCycles                9970888                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.pwrStateResidencyTicks::OFF  81651486000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.rename.BlockCycles         24870                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps     44851316                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      2451808                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles        2255613                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents          265                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents          385                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups     85054372                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts     39099065                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands     44965607                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles         4377531                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents        34879                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles         2726                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles      3292119                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps         114291                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups     30298302                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups     31158618                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         2052                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts           89                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts         9319323                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           85                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads           46431192                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes          78169166                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   324                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       108597                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                117625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       379648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4442048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4821696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  81651486000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          149433987                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9284997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         109620999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   1913088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            97421                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006744                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.081844                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  96764     99.33%     99.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    657      0.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              97421                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        38363                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          649                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        78011                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            649                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           57773                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp              6842                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        62759                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2838                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7544                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            22986                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32792                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32792                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3096                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3749                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
