// Seed: 2686204520
module module_0 (
    output id_0,
    output logic id_1,
    input id_2,
    input id_3,
    output id_4
);
endmodule
module module_1 (
    output logic id_0,
    input logic id_1,
    input id_2,
    input id_3,
    output logic id_4,
    output logic id_5
);
  assign id_0 = 1 ? id_1 & 1 : 1;
  assign id_4 = 1;
  logic id_6;
  assign id_5 = 1;
  assign id_5 = 1;
  assign id_4 = id_6;
  assign id_4 = id_6;
endmodule
