vhdl xil_defaultlib  \
"../../../bd/CISC24HW/ip/CISC24HW_ALUMuxB_0_0/sim/CISC24HW_ALUMuxB_0_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_ALU_Shift_Unit_0_0/sim/CISC24HW_ALU_Shift_Unit_0_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_AccumReg_0_0/sim/CISC24HW_AccumReg_0_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_Arith_Unit_0_0/sim/CISC24HW_Arith_Unit_0_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_DecodeUnit_0_0/sim/CISC24HW_DecodeUnit_0_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_Demux1to2_0_0/sim/CISC24HW_Demux1to2_0_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_ExecReg_0_0/sim/CISC24HW_ExecReg_0_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_FSMController_0_0/sim/CISC24HW_FSMController_0_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_Logic_Unit_0_0/sim/CISC24HW_Logic_Unit_0_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_MUXALU_0_0/sim/CISC24HW_MUXALU_0_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_Multiplier_VHDL_0_0/sim/CISC24HW_Multiplier_VHDL_0_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_Mux2to1_0_0/sim/CISC24HW_Mux2to1_0_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_Mux2to1_1_0/sim/CISC24HW_Mux2to1_1_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_Mux4to1_0_0/sim/CISC24HW_Mux4to1_0_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_PCounter_0_0/sim/CISC24HW_PCounter_0_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_RamAddAMux_0_0/sim/CISC24HW_RamAddAMux_0_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_RamAddBMux_0_0/sim/CISC24HW_RamAddBMux_0_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_RegSelMux_0_0/sim/CISC24HW_RegSelMux_0_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_RegisterBank_0_0/sim/CISC24HW_RegisterBank_0_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_divider_0_0/sim/CISC24HW_divider_0_0.vhd" \
"../../../bd/CISC24HW/sim/CISC24HW.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_clockdivider18_0_0/sim/CISC24HW_clockdivider18_0_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_debugmux_0_0/sim/CISC24HW_debugmux_0_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_decoder_0_0/sim/CISC24HW_decoder_0_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_MemDebugMux_0_0/sim/CISC24HW_MemDebugMux_0_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_RegDebugMux_0_0/sim/CISC24HW_RegDebugMux_0_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_Mux2to1_0_1/sim/CISC24HW_Mux2to1_0_1.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_BranchUnit_0_0/sim/CISC24HW_BranchUnit_0_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_PCAddressMux_0_0/sim/CISC24HW_PCAddressMux_0_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_InterruptHandler_0_0/sim/CISC24HW_InterruptHandler_0_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_RamDataMux_0_0/sim/CISC24HW_RamDataMux_0_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_AMAMux_0_0/sim/CISC24HW_AMAMux_0_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_ps2Controller_0_0/sim/CISC24HW_ps2Controller_0_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_ScanToAscii_0_0/sim/CISC24HW_ScanToAscii_0_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_shiftregister_0_0/sim/CISC24HW_shiftregister_0_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_DynamicMux_1_0/sim/CISC24HW_DynamicMux_1_0.vhd" \
"../../../bd/CISC24HW/ip/CISC24HW_PS2Timeout_0_0/sim/CISC24HW_PS2Timeout_0_0.vhd" \

nosort
