@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "/project/linuxlab/xilinx/xilinx/Vivado_HLS/Vivado_HLS/lnx64/tools/gcc/bin/g++"
   Compiling apatb_gen_pwm.cpp
   Compiling(apcc) pwm_tb.c_pre.c.tb.c
@I [HLS-10] Running '/project/linuxlab/xilinx/xilinx/Vivado_HLS/Vivado_HLS/bin/unwrapped/lnx64.o/apcc'
            for user 'lbremer' on host 'linuxlab009.seas.wustl.edu' (Linux_x86_64 version 3.10.0-229.1.2.el7.x86_64) on Tue Oct 13 10:18:16 CDT 2015
            in directory '/home/warehouse/lbremer/ese566/workload_PWM/hls_pwm/solution_pwm/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
@I [APCC-1] APCC is done.
   Compiling(apcc) gen_pwm.c_pre.c.tb.c
@I [HLS-10] Running '/project/linuxlab/xilinx/xilinx/Vivado_HLS/Vivado_HLS/bin/unwrapped/lnx64.o/apcc'
            for user 'lbremer' on host 'linuxlab009.seas.wustl.edu' (Linux_x86_64 version 3.10.0-229.1.2.el7.x86_64) on Tue Oct 13 10:18:17 CDT 2015
            in directory '/home/warehouse/lbremer/ese566/workload_PWM/hls_pwm/solution_pwm/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
@I [APCC-1] APCC is done.
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-323] Starting verilog simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
test passed!
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /project/linuxlab/xilinx/xilinx/Vivado/Vivado/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_gen_pwm_top -prj gen_pwm.prj --lib ieee_proposed=./ieee_proposed -s gen_pwm 
Multi-threading is on. Using 14 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/warehouse/lbremer/ese566/workload_PWM/hls_pwm/solution_pwm/sim/verilog/gen_pwm.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_gen_pwm_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/warehouse/lbremer/ese566/workload_PWM/hls_pwm/solution_pwm/sim/verilog/gen_pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pwm
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_pwm
Compiling module xil_defaultlib.apatb_gen_pwm_top
Built simulation snapshot gen_pwm

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/warehouse/lbremer/ese566/workload_PWM/hls_pwm/solution_pwm/sim/verilog/xsim.dir/gen_pwm/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/warehouse/lbremer/ese566/workload_PWM/hls_pwm/solution_pwm/sim/verilog/xsim.dir/gen_pwm/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 13 10:18:22 2015. For additional details about this file, please refer to the WebTalk help file at /project/linuxlab/xilinx/xilinx/Vivado/Vivado/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 13 10:18:22 2015...

****** xsim v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source xsim.dir/gen_pwm/xsim_script.tcl
# xsim {gen_pwm} -maxdeltaid 10000 -tclbatch {gen_pwm.tcl}
Vivado Simulator 2014.4
Time resolution is 1 ps
source gen_pwm.tcl
## run all
$finish called at time : 61390400 ps : File "/home/warehouse/lbremer/ese566/workload_PWM/hls_pwm/solution_pwm/sim/verilog/gen_pwm.autotb.v" Line 339
## quit
INFO: [Common 17-206] Exiting xsim at Tue Oct 13 10:18:27 2015...
test passed!
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
