// Seed: 2335742796
module module_0 (
    input wire id_0,
    input wire id_1,
    output tri0 id_2,
    input wire id_3,
    input wire id_4,
    input tri0 id_5,
    input wor id_6,
    output tri0 id_7,
    output supply0 id_8,
    input tri1 id_9
);
endmodule
module module_1 (
    inout logic id_0,
    input supply1 id_1,
    input wor id_2,
    input tri id_3,
    output tri0 id_4
);
  uwire id_6;
  wire  id_7;
  assign id_0 = id_0;
  assign id_6 = (-1);
  always @(negedge -1) if (-1) id_0 <= #1 -1'b0;
  assign id_7 = id_0;
  logic id_8;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_4,
      id_1,
      id_3,
      id_1,
      id_1,
      id_4,
      id_4,
      id_3
  );
  assign modCall_1.id_1 = 0;
  wire [-1 : -1] id_9;
endmodule
