vendor_name = ModelSim
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/main.bdf
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/sim_street_de10.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/sim_street_image.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/street_de10.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/street_image.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/spiral_image.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/test.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/tmp.bdf
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/Waveform.vwf
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/mem0.qip
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/mem0.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/REGISTER_4_BITS.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/REGISTER_8_BITS.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/REGISTER_24_BITS.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/REGISTER_10_BITS.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/REGISTER_9_BITS.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/test_de10.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/COUNTER_2_HEXA.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/ADDER_1_BIT.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/ADDER_4_BITS.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/ADDER_8_BITS.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/Timing_Reference_25MHz.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/tmp_2.bdf
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/test_image.vhd
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/db/altsyncram_hkq3.tdf
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/output.hex
design_name = hard_block
design_name = tmp_2
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, tmp_2, 1
instance = comp, \endereco[7]~output\, endereco[7]~output, tmp_2, 1
instance = comp, \endereco[6]~output\, endereco[6]~output, tmp_2, 1
instance = comp, \endereco[5]~output\, endereco[5]~output, tmp_2, 1
instance = comp, \endereco[4]~output\, endereco[4]~output, tmp_2, 1
instance = comp, \endereco[3]~output\, endereco[3]~output, tmp_2, 1
instance = comp, \endereco[2]~output\, endereco[2]~output, tmp_2, 1
instance = comp, \endereco[1]~output\, endereco[1]~output, tmp_2, 1
instance = comp, \endereco[0]~output\, endereco[0]~output, tmp_2, 1
instance = comp, \RGB[23]~output\, RGB[23]~output, tmp_2, 1
instance = comp, \RGB[22]~output\, RGB[22]~output, tmp_2, 1
instance = comp, \RGB[21]~output\, RGB[21]~output, tmp_2, 1
instance = comp, \RGB[20]~output\, RGB[20]~output, tmp_2, 1
instance = comp, \RGB[19]~output\, RGB[19]~output, tmp_2, 1
instance = comp, \RGB[18]~output\, RGB[18]~output, tmp_2, 1
instance = comp, \RGB[17]~output\, RGB[17]~output, tmp_2, 1
instance = comp, \RGB[16]~output\, RGB[16]~output, tmp_2, 1
instance = comp, \RGB[15]~output\, RGB[15]~output, tmp_2, 1
instance = comp, \RGB[14]~output\, RGB[14]~output, tmp_2, 1
instance = comp, \RGB[13]~output\, RGB[13]~output, tmp_2, 1
instance = comp, \RGB[12]~output\, RGB[12]~output, tmp_2, 1
instance = comp, \RGB[11]~output\, RGB[11]~output, tmp_2, 1
instance = comp, \RGB[10]~output\, RGB[10]~output, tmp_2, 1
instance = comp, \RGB[9]~output\, RGB[9]~output, tmp_2, 1
instance = comp, \RGB[8]~output\, RGB[8]~output, tmp_2, 1
instance = comp, \RGB[7]~output\, RGB[7]~output, tmp_2, 1
instance = comp, \RGB[6]~output\, RGB[6]~output, tmp_2, 1
instance = comp, \RGB[5]~output\, RGB[5]~output, tmp_2, 1
instance = comp, \RGB[4]~output\, RGB[4]~output, tmp_2, 1
instance = comp, \RGB[3]~output\, RGB[3]~output, tmp_2, 1
instance = comp, \RGB[2]~output\, RGB[2]~output, tmp_2, 1
instance = comp, \RGB[1]~output\, RGB[1]~output, tmp_2, 1
instance = comp, \RGB[0]~output\, RGB[0]~output, tmp_2, 1
instance = comp, \CLK~input\, CLK~input, tmp_2, 1
instance = comp, \CLK~inputclkctrl\, CLK~inputclkctrl, tmp_2, 1
instance = comp, \inst8|Add0~6\, inst8|Add0~6, tmp_2, 1
instance = comp, \inst8|Add0~8\, inst8|Add0~8, tmp_2, 1
instance = comp, \inst8|count[4]\, inst8|count[4], tmp_2, 1
instance = comp, \inst8|Add0~10\, inst8|Add0~10, tmp_2, 1
instance = comp, \inst8|count[5]\, inst8|count[5], tmp_2, 1
instance = comp, \inst8|Add0~12\, inst8|Add0~12, tmp_2, 1
instance = comp, \inst8|count[6]\, inst8|count[6], tmp_2, 1
instance = comp, \inst8|Add0~14\, inst8|Add0~14, tmp_2, 1
instance = comp, \inst8|count[7]\, inst8|count[7], tmp_2, 1
instance = comp, \inst8|Add0~16\, inst8|Add0~16, tmp_2, 1
instance = comp, \inst8|count[8]\, inst8|count[8], tmp_2, 1
instance = comp, \inst8|Add0~18\, inst8|Add0~18, tmp_2, 1
instance = comp, \inst8|count[9]\, inst8|count[9], tmp_2, 1
instance = comp, \inst8|Add0~20\, inst8|Add0~20, tmp_2, 1
instance = comp, \inst8|count[10]\, inst8|count[10], tmp_2, 1
instance = comp, \inst8|Add0~22\, inst8|Add0~22, tmp_2, 1
instance = comp, \inst8|count[11]\, inst8|count[11], tmp_2, 1
instance = comp, \inst8|Add0~24\, inst8|Add0~24, tmp_2, 1
instance = comp, \inst8|count[12]\, inst8|count[12], tmp_2, 1
instance = comp, \inst8|Add0~26\, inst8|Add0~26, tmp_2, 1
instance = comp, \inst8|count[13]\, inst8|count[13], tmp_2, 1
instance = comp, \inst8|Add0~28\, inst8|Add0~28, tmp_2, 1
instance = comp, \inst8|count[14]\, inst8|count[14], tmp_2, 1
instance = comp, \inst8|Add0~30\, inst8|Add0~30, tmp_2, 1
instance = comp, \inst8|count[15]\, inst8|count[15], tmp_2, 1
instance = comp, \inst8|Add0~32\, inst8|Add0~32, tmp_2, 1
instance = comp, \inst8|count[16]\, inst8|count[16], tmp_2, 1
instance = comp, \inst8|Add0~34\, inst8|Add0~34, tmp_2, 1
instance = comp, \inst8|count[17]\, inst8|count[17], tmp_2, 1
instance = comp, \inst8|Add0~36\, inst8|Add0~36, tmp_2, 1
instance = comp, \inst8|count[18]\, inst8|count[18], tmp_2, 1
instance = comp, \inst8|Add0~38\, inst8|Add0~38, tmp_2, 1
instance = comp, \inst8|count[19]\, inst8|count[19], tmp_2, 1
instance = comp, \inst8|Add0~40\, inst8|Add0~40, tmp_2, 1
instance = comp, \inst8|count[20]\, inst8|count[20], tmp_2, 1
instance = comp, \inst8|Add0~42\, inst8|Add0~42, tmp_2, 1
instance = comp, \inst8|count[21]\, inst8|count[21], tmp_2, 1
instance = comp, \inst8|Add0~44\, inst8|Add0~44, tmp_2, 1
instance = comp, \inst8|count[22]\, inst8|count[22], tmp_2, 1
instance = comp, \inst8|Add0~46\, inst8|Add0~46, tmp_2, 1
instance = comp, \inst8|count[23]\, inst8|count[23], tmp_2, 1
instance = comp, \inst8|Add0~48\, inst8|Add0~48, tmp_2, 1
instance = comp, \inst8|count[24]\, inst8|count[24], tmp_2, 1
instance = comp, \inst8|Add0~50\, inst8|Add0~50, tmp_2, 1
instance = comp, \inst8|count[25]\, inst8|count[25], tmp_2, 1
instance = comp, \inst8|Add0~52\, inst8|Add0~52, tmp_2, 1
instance = comp, \inst8|count[26]\, inst8|count[26], tmp_2, 1
instance = comp, \inst8|Add0~54\, inst8|Add0~54, tmp_2, 1
instance = comp, \inst8|count[27]\, inst8|count[27], tmp_2, 1
instance = comp, \inst8|Add0~56\, inst8|Add0~56, tmp_2, 1
instance = comp, \inst8|count[28]\, inst8|count[28], tmp_2, 1
instance = comp, \inst8|Add0~58\, inst8|Add0~58, tmp_2, 1
instance = comp, \inst8|count[29]\, inst8|count[29], tmp_2, 1
instance = comp, \inst8|Add0~60\, inst8|Add0~60, tmp_2, 1
instance = comp, \inst8|count[30]\, inst8|count[30], tmp_2, 1
instance = comp, \inst8|Add0~62\, inst8|Add0~62, tmp_2, 1
instance = comp, \inst8|count[31]\, inst8|count[31], tmp_2, 1
instance = comp, \inst8|Equal0~8\, inst8|Equal0~8, tmp_2, 1
instance = comp, \inst8|Equal0~7\, inst8|Equal0~7, tmp_2, 1
instance = comp, \inst8|Equal0~5\, inst8|Equal0~5, tmp_2, 1
instance = comp, \inst8|Equal0~6\, inst8|Equal0~6, tmp_2, 1
instance = comp, \inst8|Equal0~9\, inst8|Equal0~9, tmp_2, 1
instance = comp, \inst8|Add0~0\, inst8|Add0~0, tmp_2, 1
instance = comp, \inst8|count~0\, inst8|count~0, tmp_2, 1
instance = comp, \inst8|count[0]\, inst8|count[0], tmp_2, 1
instance = comp, \inst8|Add0~2\, inst8|Add0~2, tmp_2, 1
instance = comp, \inst8|count~1\, inst8|count~1, tmp_2, 1
instance = comp, \inst8|count[1]\, inst8|count[1], tmp_2, 1
instance = comp, \inst8|Add0~4\, inst8|Add0~4, tmp_2, 1
instance = comp, \inst8|count[2]\, inst8|count[2], tmp_2, 1
instance = comp, \inst8|count[3]\, inst8|count[3], tmp_2, 1
instance = comp, \inst8|Equal0~0\, inst8|Equal0~0, tmp_2, 1
instance = comp, \inst8|Equal0~3\, inst8|Equal0~3, tmp_2, 1
instance = comp, \inst8|Equal0~2\, inst8|Equal0~2, tmp_2, 1
instance = comp, \inst8|Equal0~1\, inst8|Equal0~1, tmp_2, 1
instance = comp, \inst8|Equal0~4\, inst8|Equal0~4, tmp_2, 1
instance = comp, \inst8|tmp~0\, inst8|tmp~0, tmp_2, 1
instance = comp, \inst8|tmp~feeder\, inst8|tmp~feeder, tmp_2, 1
instance = comp, \inst8|tmp\, inst8|tmp, tmp_2, 1
instance = comp, \inst8|tmp~clkctrl\, inst8|tmp~clkctrl, tmp_2, 1
instance = comp, \StartStop~input\, StartStop~input, tmp_2, 1
instance = comp, \inst6|count[0]~10\, inst6|count[0]~10, tmp_2, 1
instance = comp, \inst6|count[0]\, inst6|count[0], tmp_2, 1
instance = comp, \inst6|count[1]~9\, inst6|count[1]~9, tmp_2, 1
instance = comp, \inst6|count[1]\, inst6|count[1], tmp_2, 1
instance = comp, \inst6|count[2]~8\, inst6|count[2]~8, tmp_2, 1
instance = comp, \inst6|count[2]\, inst6|count[2], tmp_2, 1
instance = comp, \inst6|count[3]~0\, inst6|count[3]~0, tmp_2, 1
instance = comp, \inst6|count[3]~7\, inst6|count[3]~7, tmp_2, 1
instance = comp, \inst6|count[3]\, inst6|count[3], tmp_2, 1
instance = comp, \inst6|count[4]~6\, inst6|count[4]~6, tmp_2, 1
instance = comp, \inst6|count[4]\, inst6|count[4], tmp_2, 1
instance = comp, \inst6|count[5]~5\, inst6|count[5]~5, tmp_2, 1
instance = comp, \inst6|count[5]\, inst6|count[5], tmp_2, 1
instance = comp, \inst6|count[6]~3\, inst6|count[6]~3, tmp_2, 1
instance = comp, \inst6|count[6]~4\, inst6|count[6]~4, tmp_2, 1
instance = comp, \inst6|count[6]\, inst6|count[6], tmp_2, 1
instance = comp, \inst6|count[7]~1\, inst6|count[7]~1, tmp_2, 1
instance = comp, \inst6|count[7]~2\, inst6|count[7]~2, tmp_2, 1
instance = comp, \inst6|count[7]\, inst6|count[7], tmp_2, 1
instance = comp, \inst_mem17|altsyncram_component|auto_generated|ram_block1a0\, inst_mem17|altsyncram_component|auto_generated|ram_block1a0, tmp_2, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, tmp_2, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, tmp_2, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, tmp_2, 1
