// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module GenerateProof_encrypt3639 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r,
        key,
        ap_return
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] in_r;
input  [127:0] key;
output  [127:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[127:0] ap_return;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state2;
reg   [127:0] cipher_key_list_reg_132;
reg   [127:0] cipher_key_list_1_reg_137;
reg   [127:0] cipher_key_list_2_reg_142;
reg   [127:0] cipher_key_list_3_reg_147;
reg   [127:0] cipher_key_list_4_reg_152;
reg   [127:0] cipher_key_list_5_reg_157;
reg   [127:0] cipher_key_list_6_reg_162;
reg   [127:0] cipher_key_list_7_reg_167;
reg   [127:0] cipher_key_list_8_reg_172;
reg   [127:0] cipher_key_list_9_reg_177;
reg   [127:0] cipher_key_list_10_reg_182;
wire    grp_updateKey40_fu_40_ap_start;
wire    grp_updateKey40_fu_40_ap_done;
wire    grp_updateKey40_fu_40_ap_idle;
wire    grp_updateKey40_fu_40_ap_ready;
wire   [127:0] grp_updateKey40_fu_40_ap_return_0;
wire   [127:0] grp_updateKey40_fu_40_ap_return_1;
wire   [127:0] grp_updateKey40_fu_40_ap_return_2;
wire   [127:0] grp_updateKey40_fu_40_ap_return_3;
wire   [127:0] grp_updateKey40_fu_40_ap_return_4;
wire   [127:0] grp_updateKey40_fu_40_ap_return_5;
wire   [127:0] grp_updateKey40_fu_40_ap_return_6;
wire   [127:0] grp_updateKey40_fu_40_ap_return_7;
wire   [127:0] grp_updateKey40_fu_40_ap_return_8;
wire   [127:0] grp_updateKey40_fu_40_ap_return_9;
wire   [127:0] grp_updateKey40_fu_40_ap_return_10;
wire    grp_process37_fu_48_ap_start;
wire    grp_process37_fu_48_ap_done;
wire    grp_process37_fu_48_ap_idle;
wire    grp_process37_fu_48_ap_ready;
wire   [127:0] grp_process37_fu_48_ap_return;
reg    grp_updateKey40_fu_40_ap_start_reg;
reg    grp_process37_fu_48_ap_start_reg;
wire    ap_CS_fsm_state3;
reg   [127:0] ap_return_preg;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 grp_updateKey40_fu_40_ap_start_reg = 1'b0;
#0 grp_process37_fu_48_ap_start_reg = 1'b0;
#0 ap_return_preg = 128'd0;
end

GenerateProof_updateKey40 grp_updateKey40_fu_40(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_updateKey40_fu_40_ap_start),
    .ap_done(grp_updateKey40_fu_40_ap_done),
    .ap_idle(grp_updateKey40_fu_40_ap_idle),
    .ap_ready(grp_updateKey40_fu_40_ap_ready),
    .cipherkey(key),
    .ap_return_0(grp_updateKey40_fu_40_ap_return_0),
    .ap_return_1(grp_updateKey40_fu_40_ap_return_1),
    .ap_return_2(grp_updateKey40_fu_40_ap_return_2),
    .ap_return_3(grp_updateKey40_fu_40_ap_return_3),
    .ap_return_4(grp_updateKey40_fu_40_ap_return_4),
    .ap_return_5(grp_updateKey40_fu_40_ap_return_5),
    .ap_return_6(grp_updateKey40_fu_40_ap_return_6),
    .ap_return_7(grp_updateKey40_fu_40_ap_return_7),
    .ap_return_8(grp_updateKey40_fu_40_ap_return_8),
    .ap_return_9(grp_updateKey40_fu_40_ap_return_9),
    .ap_return_10(grp_updateKey40_fu_40_ap_return_10)
);

GenerateProof_process37 grp_process37_fu_48(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_process37_fu_48_ap_start),
    .ap_done(grp_process37_fu_48_ap_done),
    .ap_idle(grp_process37_fu_48_ap_idle),
    .ap_ready(grp_process37_fu_48_ap_ready),
    .this_1_0_val(cipher_key_list_reg_132),
    .this_1_1_val(cipher_key_list_1_reg_137),
    .this_1_2_val(cipher_key_list_2_reg_142),
    .this_1_3_val(cipher_key_list_3_reg_147),
    .this_1_4_val(cipher_key_list_4_reg_152),
    .this_1_5_val(cipher_key_list_5_reg_157),
    .this_1_6_val(cipher_key_list_6_reg_162),
    .this_1_7_val(cipher_key_list_7_reg_167),
    .this_1_8_val(cipher_key_list_8_reg_172),
    .this_1_9_val(cipher_key_list_9_reg_177),
    .this_1_10_val(cipher_key_list_10_reg_182),
    .plaintext(in_r),
    .ap_return(grp_process37_fu_48_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 128'd0;
    end else begin
        if (((grp_process37_fu_48_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_return_preg <= grp_process37_fu_48_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_process37_fu_48_ap_start_reg <= 1'b0;
    end else begin
        if (((grp_updateKey40_fu_40_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_process37_fu_48_ap_start_reg <= 1'b1;
        end else if ((grp_process37_fu_48_ap_ready == 1'b1)) begin
            grp_process37_fu_48_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_updateKey40_fu_40_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_updateKey40_fu_40_ap_start_reg <= 1'b1;
        end else if ((grp_updateKey40_fu_40_ap_ready == 1'b1)) begin
            grp_updateKey40_fu_40_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        cipher_key_list_10_reg_182 <= grp_updateKey40_fu_40_ap_return_10;
        cipher_key_list_1_reg_137 <= grp_updateKey40_fu_40_ap_return_1;
        cipher_key_list_2_reg_142 <= grp_updateKey40_fu_40_ap_return_2;
        cipher_key_list_3_reg_147 <= grp_updateKey40_fu_40_ap_return_3;
        cipher_key_list_4_reg_152 <= grp_updateKey40_fu_40_ap_return_4;
        cipher_key_list_5_reg_157 <= grp_updateKey40_fu_40_ap_return_5;
        cipher_key_list_6_reg_162 <= grp_updateKey40_fu_40_ap_return_6;
        cipher_key_list_7_reg_167 <= grp_updateKey40_fu_40_ap_return_7;
        cipher_key_list_8_reg_172 <= grp_updateKey40_fu_40_ap_return_8;
        cipher_key_list_9_reg_177 <= grp_updateKey40_fu_40_ap_return_9;
        cipher_key_list_reg_132 <= grp_updateKey40_fu_40_ap_return_0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_updateKey40_fu_40_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_process37_fu_48_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_process37_fu_48_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_process37_fu_48_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((grp_process37_fu_48_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_return = grp_process37_fu_48_ap_return;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_updateKey40_fu_40_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_process37_fu_48_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign grp_process37_fu_48_ap_start = grp_process37_fu_48_ap_start_reg;

assign grp_updateKey40_fu_40_ap_start = grp_updateKey40_fu_40_ap_start_reg;

endmodule //GenerateProof_encrypt3639
