# Fundamentals of Computer Design Final Project
This project is the implementation of a pipelined MIPS processor in VHDL, timing verification using timequest, and functional verification with testbenches.

## Authors
* Blake Martin
* Keaton Shelton

## Design & Analysis Documentation
[finalReport.pdf](https://github.com/mbmartin44/VHDL-MIPS-Processor-Analysis-and-Design/files/9628101/finalReport.pdf)
