Release 13.1 - xst O.40d (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc5vlx50t-1-ff1136

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir" "../../top_10/top/ipcore_dir" "../../UDP/UDP_mr"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/top_10/top/ipcore_dir/cs_controller.vhd. Ignore this file from project file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/top_sxt/top_sxt/top_vhdl.prj".
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/top_10/top/ipcore_dir/ila_cs.vhd. Ignore this file from project file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/top_sxt/top_sxt/top_vhdl.prj".
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/comp_6b_equal.vhd" in Library work.
Architecture comp_6b_equal_a of Entity comp_6b_equal is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/COUNTER_6B_LUT_FIFO_MODE.vhd" in Library work.
Architecture behavioral of Entity counter_6b_lut_fifo_mode is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/COUNTER_11B_EN_TRANS.vhd" in Library work.
Architecture behavioral of Entity counter_11b_en_trans is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/comp_11b_equal.vhd" in Library work.
Architecture comp_11b_equal_a of Entity comp_11b_equal is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/client/fifo/tx_client_fifo_8.vhd" in Library work.
Architecture rtl of Entity tx_client_fifo_8 is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/client/fifo/rx_client_fifo_8.vhd" in Library work.
Architecture rtl of Entity rx_client_fifo_8 is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/physical/gmii_if.vhd" in Library work.
Architecture phy_if of Entity gmii_if is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/top_sxt/temac2/example_TEMAC2_design/TEMAC2/example_design/TEMAC2.vhd" in Library work.
Architecture wrapper of Entity temac2 is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/PACKET_RECEIVER_FSM.vhd" in Library work.
Architecture behavioral of Entity packet_receiver_fsm is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/REG_8b_wren.vhd" in Library work.
Architecture behavioral of Entity reg_8b_wren is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/COUNTER_11B_EN_RECEIV.vhd" in Library work.
Architecture behavioral of Entity counter_11b_en_receiv is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/TARGET_EOF.vhd" in Library work.
Architecture behavioral of Entity target_eof is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/REG_16B_WREN.vhd" in Library work.
Architecture behavioral of Entity reg_16b_wren is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4_LUT_INDEXER.vhd" in Library work.
Architecture behavioral of Entity ipv4_lut_indexer is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/dist_mem_64x8.vhd" in Library work.
Architecture dist_mem_64x8_a of Entity dist_mem_64x8 is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/OVERRIDE_LUT_CONTROL.vhd" in Library work.
Architecture behavioral of Entity override_lut_control is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/ALLOW_ZERO_UDP_CHECKSUM.vhd" in Library work.
Architecture behavioral of Entity allow_zero_udp_checksum is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/ENABLE_USER_DATA_TRANSMISSION.vhd" in Library work.
Architecture behavioral of Entity enable_user_data_transmission is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" in Library work.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 131. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 135. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 138. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 141. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 144. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 147. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 152. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 155. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 158. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 161. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 164. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 167. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 172. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 174. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 177. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 179. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 192. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 196. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 209. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 212. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 217. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 220. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 232. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 237. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 249. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 253. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 259. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 262. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 272. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 276. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 286. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 290. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 299. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 303. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 313. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 321. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 326. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 330. Choice to_unsigned is not a locally static expression.
Architecture behavioral of Entity ipv4writeudpheader is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/Shared/constants.vhd" in Library work.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/Shared/functions.vhd" in Library work.
Architecture functions of Entity functions is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5.vhd" in Library work.
Architecture wrapper of Entity v5_emac_v1_5 is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/top_sxt/temac2/example_TEMAC2_design/TEMAC2/example_design/TEMAC2_block.vhd" in Library work.
Architecture top_level of Entity temac2_block is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/client/fifo/eth_fifo_8.vhd" in Library work.
Architecture rtl of Entity eth_fifo_8 is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4_PACKET_TRANSMITTER.vhd" in Library work.
Architecture behavioral of Entity ipv4_packet_transmitter is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPv4_PACKET_RECEIVER.vhd" in Library work.
Architecture behavioral of Entity ipv4_packet_receiver is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/top_sxt/top_sxt/ipcore_dir/fifo_generator_v8_1_8b.vhd" in Library work.
Architecture fifo_generator_v8_1_8b_a of Entity fifo_generator_v8_1_8b is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/top_sxt/top_sxt/ipcore_dir/fifo_generator_v8_1_32b.vhd" in Library work.
Architecture fifo_generator_v8_1_32b_a of Entity fifo_generator_v8_1_32b is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/top_sxt/top_sxt/ipcore_dir/trigger_time_fifo.vhd" in Library work.
Architecture trigger_time_fifo_a of Entity trigger_time_fifo is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/Sync_Trigger/edge_detector.vhd" in Library work.
Architecture behave of Entity edge_detector is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/top_sxt/top_sxt/ipcore_dir/fifo_generator_v8_1.vhd" in Library work.
Architecture fifo_generator_v8_1_a of Entity fifo_generator_v8_1 is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_block.vhd" in Library work.
Architecture top_level of Entity v5_emac_v1_5_block is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/top_sxt/top_sxt/ipcore_dir/fifo_generator_v4_4.vhd" in Library work.
Architecture fifo_generator_v4_4_a of Entity fifo_generator_v4_4 is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/rate_counter/rate_counter.vhd" in Library work.
Architecture behave of Entity rate_counter is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/async_trigger/async_trigger.vhd" in Library work.
Architecture behavioral of Entity async_trigger is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_rec_kim/udp_rec.vhd" in Library work.
Architecture behave of Entity udp_rec is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/UDP_IP_Core.vhd" in Library work.
Architecture behavioral of Entity udp_ip_core is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/top_sxt/temac2/example_TEMAC2_design/TEMAC2/example_design/TEMAC2_locallink.vhd" in Library work.
Architecture top_level of Entity temac2_locallink is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_locallink.vhd" in Library work.
Architecture top_level of Entity v5_emac_v1_5_locallink is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_rec_kim/receiver_control.vhd" in Library work.
Architecture behave of Entity receiver_control is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/top_sxt/top_sxt/PLL_core.vhd" in Library work.
Architecture behavioral of Entity pll_core is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/Shared/a2s.vhd" in Library work.
Architecture rtl of Entity a2s is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/switchDebouncer/SwitchDebouncer.vhdl" in Library work.
Architecture structural of Entity switchdebouncer is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/CRU/CRU.vhd" in Library work.
Architecture behavioral of Entity cru is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/Sync_Trigger/Sync_trigger.vhd" in Library work.
Architecture behavioral of Entity sync_trigger is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/random_trigger/rand_trigger.vhd" in Library work.
Architecture behavioral of Entity rand_trigger is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.vhd" in Library work.
Architecture top_level of Entity v5_emac_v1_5_example_design is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/top_sxt/temac2/example_TEMAC2_design/TEMAC2/example_design/TEMAC2_example_design.vhd" in Library work.
Entity <temac2_example_design> compiled.
Entity <temac2_example_design> (Architecture <top_level>) compiled.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/top_sxt/top_sxt/top_sxt.vhd" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SwitchDebouncer> in library <work> (architecture <Structural>) with generics.
	CLK_FREQ = 100000000
	NUM_SWITCHES = 4

Analyzing hierarchy for entity <CRU> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <sync_trigger> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <rand_trigger> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <v5_emac_v1_5_example_design> in library <work> (architecture <TOP_LEVEL>).

Analyzing hierarchy for entity <TEMAC2_example_design> in library <work> (architecture <TOP_LEVEL>).

Analyzing hierarchy for entity <PLL_core> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <a2s> in library <work> (architecture <rtl>) with generics.
	depth = 2

Analyzing hierarchy for entity <edge_detector> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <v5_emac_v1_5_locallink> in library <work> (architecture <top_level>).

Analyzing hierarchy for entity <UDP_IP_Core> in library <work> (architecture <Behavioral>) with generics.
	DestIP = "11000000101010000000000101000000"
	DestMAC = "000000000000111000001100001100110011001110000100"
	DestPort = "0101010101010110"
	SrcPort = "0101010101010111"

Analyzing hierarchy for entity <udp_rec> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <receiver_control> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <rate_counter> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <async_trigger> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <UDP_IP_Core> in library <work> (architecture <Behavioral>) with generics.
	DestIP = "11000000101010000000000111111111"
	DestMAC = "111111111111111111111111111111111111111111111111"
	DestPort = "0101010100000000"
	SrcPort = "0101010100000001"

Analyzing hierarchy for entity <TEMAC2_locallink> in library <work> (architecture <top_level>).

Analyzing hierarchy for entity <v5_emac_v1_5_block> in library <work> (architecture <top_level>).

Analyzing hierarchy for entity <eth_fifo_8> in library <work> (architecture <rtl>) with generics.
	FULL_DUPLEX_ONLY = false

Analyzing hierarchy for entity <IPV4_PACKET_TRANSMITTER> in library <work> (architecture <behavioral>) with generics.
	DestIP = "11000000101010000000000101000000"
	DestMAC = "000000000000111000001100001100110011001110000100"
	DestPort = "0101010101010110"
	SrcPort = "0101010101010111"

Analyzing hierarchy for entity <IPv4_PACKET_RECEIVER> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <edge_detector> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <IPV4_PACKET_TRANSMITTER> in library <work> (architecture <behavioral>) with generics.
	DestIP = "11000000101010000000000111111111"
	DestMAC = "111111111111111111111111111111111111111111111111"
	DestPort = "0101010100000000"
	SrcPort = "0101010100000001"

Analyzing hierarchy for entity <TEMAC2_block> in library <work> (architecture <top_level>).

Analyzing hierarchy for entity <gmii_if> in library <work> (architecture <phy_if>).

Analyzing hierarchy for entity <v5_emac_v1_5> in library <work> (architecture <wrapper>).

Analyzing hierarchy for entity <tx_client_fifo_8> in library <work> (architecture <rtl>) with generics.
	FULL_DUPLEX_ONLY = false

Analyzing hierarchy for entity <rx_client_fifo_8> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <TARGET_EOF> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <REG_16B_WREN> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IPV4_LUT_INDEXER> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <OVERRIDE_LUT_CONTROL> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALLOW_ZERO_UDP_CHECKSUM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ENABLE_USER_DATA_TRANSMISSION> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IPV4WriteUDPHeader> in library <work> (architecture <Behavioral>) with generics.
	DestIP = "11000000101010000000000101000000"
	DestMAC = "000000000000111000001100001100110011001110000100"
	DestPort = "0101010101010110"
	SrcPort = "0101010101010111"

Analyzing hierarchy for entity <PACKET_RECEIVER_FSM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <REG_8b_wren> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <COUNTER_11B_EN_RECEIV> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IPV4WriteUDPHeader> in library <work> (architecture <Behavioral>) with generics.
	DestIP = "11000000101010000000000111111111"
	DestMAC = "111111111111111111111111111111111111111111111111"
	DestPort = "0101010100000000"
	SrcPort = "0101010100000001"

Analyzing hierarchy for entity <TEMAC2> in library <work> (architecture <wrapper>).

Analyzing hierarchy for entity <COUNTER_11B_EN_TRANS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <COUNTER_6B_LUT_FIFO_MODE> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <G1[0].diff_in> in unit <top>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <G1[0].diff_in> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <G1[0].diff_in> in unit <top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <G1[0].diff_in> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <G1[0].diff_in> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <G1[0].diff_in> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <G1[1].diff_in> in unit <top>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <G1[1].diff_in> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <G1[1].diff_in> in unit <top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <G1[1].diff_in> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <G1[1].diff_in> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <G1[1].diff_in> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <G2[0].diff_out> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <G2[0].diff_out> in unit <top>.
    Set user-defined property "SLEW =  FAST" for instance <G2[0].diff_out> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <G2[1].diff_out> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <G2[1].diff_out> in unit <top>.
    Set user-defined property "SLEW =  FAST" for instance <G2[1].diff_out> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <MCLK_DIFF_OUT1> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <MCLK_DIFF_OUT1> in unit <top>.
    Set user-defined property "SLEW =  SLOW" for instance <MCLK_DIFF_OUT1> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <MCLK_DIFF_OUT2> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <MCLK_DIFF_OUT2> in unit <top>.
    Set user-defined property "SLEW =  SLOW" for instance <MCLK_DIFF_OUT2> in unit <top>.
Entity <top> analyzed. Unit <top> generated.

Analyzing generic Entity <SwitchDebouncer> in library <work> (Architecture <Structural>).
	CLK_FREQ = 100000000
	NUM_SWITCHES = 4
Entity <SwitchDebouncer> analyzed. Unit <SwitchDebouncer> generated.

Analyzing Entity <CRU> in library <work> (Architecture <Behavioral>).
WARNING:Xst:2211 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/CRU/CRU.vhd" line 133: Instantiating black box module <OBUFDS>.
WARNING:Xst:2211 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/CRU/CRU.vhd" line 138: Instantiating black box module <ODDR>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <MCLK_ODDR_OUT> in unit <CRU>.
    Set user-defined property "INIT =  0" for instance <MCLK_ODDR_OUT> in unit <CRU>.
    Set user-defined property "SRTYPE =  SYNC" for instance <MCLK_ODDR_OUT> in unit <CRU>.
WARNING:Xst:2211 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/CRU/CRU.vhd" line 147: Instantiating black box module <IBUFG>.
Entity <CRU> analyzed. Unit <CRU> generated.

Analyzing Entity <PLL_core> in library <work> (Architecture <behavioral>).
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKFBOUT_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKFBOUT_MULT =  10" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKFBOUT_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKIN1_PERIOD =  10.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKIN2_PERIOD =  10.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT0_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT0_DIVIDE =  10" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT0_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT1_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT1_DIVIDE =  10" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT1_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT2_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT2_DIVIDE =  8" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT2_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT3_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT3_DIVIDE =  5" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT3_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT4_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT4_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT4_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT5_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT5_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT5_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLK_FEEDBACK =  CLKFBOUT" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "COMPENSATION =  SYSTEM_SYNCHRONOUS" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "DIVCLK_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "EN_REL =  FALSE" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "PLL_PMCD_MODE =  FALSE" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "REF_JITTER =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "RST_DEASSERT_CLK =  CLKIN1" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <PLL_ADV_INST> in unit <PLL_core>.
Entity <PLL_core> analyzed. Unit <PLL_core> generated.

Analyzing generic Entity <a2s> in library <work> (Architecture <rtl>).
	depth = 2
Entity <a2s> analyzed. Unit <a2s> generated.

Analyzing Entity <sync_trigger> in library <work> (Architecture <Behavioral>).
INFO:Xst:2679 - Register <trig_out_s_d<4>> in unit <sync_trigger> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <coincidence_array<2>> in unit <sync_trigger> has a constant value of 00 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <coincidence_array<3>> in unit <sync_trigger> has a constant value of 00 during circuit operation. The register is replaced by logic.
Entity <sync_trigger> analyzed. Unit <sync_trigger> generated.

Analyzing Entity <edge_detector> in library <work> (Architecture <behave>).
Entity <edge_detector> analyzed. Unit <edge_detector> generated.

Analyzing Entity <rand_trigger> in library <work> (Architecture <Behavioral>).
Entity <rand_trigger> analyzed. Unit <rand_trigger> generated.

Analyzing Entity <v5_emac_v1_5_example_design> in library <work> (Architecture <TOP_LEVEL>).
    Set user-defined property "ASYNC_REG =  true" for signal <ll_pre_reset_0_i>.
    Set property "buffer_type = none" for signal <gtx_clk_0_i>.
    Set property "syn_noprune = TRUE" for instance <dlyctrl0> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "DELAY_SRC =  I" for instance <gmii_rxc0_delay> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <gmii_rxc0_delay> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "IDELAY_TYPE =  FIXED" for instance <gmii_rxc0_delay> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <gmii_rxc0_delay> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <gmii_rxc0_delay> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <gmii_rxc0_delay> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "SIGNAL_PATTERN =  CLOCK" for instance <gmii_rxc0_delay> in unit <v5_emac_v1_5_example_design>.
WARNING:Xst:753 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.vhd" line 496: Unconnected output port 'RX_LL_FIFO_STATUS_0' of component 'v5_emac_v1_5_locallink'.
WARNING:Xst:2211 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.vhd" line 689: Instantiating black box module <fifo_generator_v4_4>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gtx_clk0_ibuf> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gtx_clk0_ibuf> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gtx_clk0_ibuf> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gtx_clk0_ibuf> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gtx_clk0_ibuf> in unit <v5_emac_v1_5_example_design>.
INFO:Xst:2679 - Register <idelayctrl_reset_0_r<0>> in unit <v5_emac_v1_5_example_design> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <transmit_data_length_i<15>> in unit <v5_emac_v1_5_example_design> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <transmit_data_length_i<14>> in unit <v5_emac_v1_5_example_design> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <transmit_data_length_i<13>> in unit <v5_emac_v1_5_example_design> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <transmit_data_length_i<12>> in unit <v5_emac_v1_5_example_design> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <transmit_data_length_i<11>> in unit <v5_emac_v1_5_example_design> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <transmit_data_length_i<10>> in unit <v5_emac_v1_5_example_design> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <transmit_data_length_i<9>> in unit <v5_emac_v1_5_example_design> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <v5_emac_v1_5_example_design> analyzed. Unit <v5_emac_v1_5_example_design> generated.

Analyzing Entity <v5_emac_v1_5_locallink> in library <work> (Architecture <top_level>).
    Set user-defined property "KEEP =  true" for signal <tx_data_0_i>.
    Set user-defined property "KEEP =  true" for signal <tx_data_valid_0_i>.
    Set user-defined property "KEEP =  true" for signal <tx_ack_0_i>.
    Set user-defined property "KEEP =  true" for signal <rx_data_0_i>.
    Set user-defined property "KEEP =  true" for signal <rx_data_valid_0_i>.
    Set user-defined property "ASYNC_REG =  true" for signal <tx_pre_reset_0_i>.
    Set user-defined property "ASYNC_REG =  true" for signal <rx_pre_reset_0_i>.
WARNING:Xst:753 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_locallink.vhd" line 404: Unconnected output port 'tx_fifo_status' of component 'eth_fifo_8'.
WARNING:Xst:753 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_locallink.vhd" line 404: Unconnected output port 'tx_overflow' of component 'eth_fifo_8'.
WARNING:Xst:753 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_locallink.vhd" line 404: Unconnected output port 'rx_overflow' of component 'eth_fifo_8'.
Entity <v5_emac_v1_5_locallink> analyzed. Unit <v5_emac_v1_5_locallink> generated.

Analyzing Entity <v5_emac_v1_5_block> in library <work> (Architecture <top_level>).
WARNING:Xst:753 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_block.vhd" line 375: Unconnected output port 'EMAC0CLIENTRXDVLDMSW' of component 'v5_emac_v1_5'.
Entity <v5_emac_v1_5_block> analyzed. Unit <v5_emac_v1_5_block> generated.

Analyzing Entity <gmii_if> in library <work> (Architecture <phy_if>).
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gmii_tx_clk_oddr> in unit <gmii_if>.
    Set user-defined property "INIT =  0" for instance <gmii_tx_clk_oddr> in unit <gmii_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gmii_tx_clk_oddr> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld0> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld0> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld1> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld1> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld2> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld2> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld3> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld3> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld4> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld4> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld5> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld5> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld6> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld6> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld7> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld7> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideldv> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideldv> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideler> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideler> in unit <gmii_if>.
Entity <gmii_if> analyzed. Unit <gmii_if> generated.

Analyzing Entity <v5_emac_v1_5> in library <work> (Architecture <wrapper>).
    Set user-defined property "EMAC0_1000BASEX_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_ADDRFILTER_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_BYTEPHY =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_CONFIGVEC_79 =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_DCRBASEADDR =  00" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_GTLOOPBACK =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_HOST_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_LINKTIMERVAL =  000" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_LTCHECK_DISABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_MDIO_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_PAUSEADDR =  FFEEDDCCBBAA" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_PHYINITAUTONEG_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_PHYISOLATE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_PHYLOOPBACKMSB =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_PHYPOWERDOWN =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_PHYRESET =  TRUE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RXRESET =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RX_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_SGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_SPEED_LSB =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_SPEED_MSB =  TRUE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TXIFGADJUST_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TXRESET =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TX_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_UNICASTADDR =  000000000000" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_UNIDIRECTION_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_USECLKEN =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_1000BASEX_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_ADDRFILTER_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_BYTEPHY =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_CONFIGVEC_79 =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_DCRBASEADDR =  00" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_GTLOOPBACK =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_HOST_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_LINKTIMERVAL =  000" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_LTCHECK_DISABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_MDIO_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_PAUSEADDR =  000000000000" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_PHYINITAUTONEG_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_PHYISOLATE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_PHYLOOPBACKMSB =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_PHYPOWERDOWN =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_PHYRESET =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RXRESET =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RX_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_SGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_SPEED_LSB =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_SPEED_MSB =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TXIFGADJUST_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TXRESET =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TX_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_UNICASTADDR =  000000000000" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_UNIDIRECTION_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_USECLKEN =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
Entity <v5_emac_v1_5> analyzed. Unit <v5_emac_v1_5> generated.

Analyzing generic Entity <eth_fifo_8> in library <work> (Architecture <rtl>).
	FULL_DUPLEX_ONLY = false
Entity <eth_fifo_8> analyzed. Unit <eth_fifo_8> generated.

Analyzing generic Entity <tx_client_fifo_8> in library <work> (Architecture <rtl>).
	FULL_DUPLEX_ONLY = false
    Set user-defined property "ASYNC_REG =  TRUE" for signal <frame_in_fifo_sync>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_tran_frame_tog>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_retran_frame_tog>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_txfer_tog>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_rd_addr>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_col_window_pipe>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_u> in unit <tx_client_fifo_8>.
Entity <tx_client_fifo_8> analyzed. Unit <tx_client_fifo_8> generated.

Analyzing Entity <rx_client_fifo_8> in library <work> (Architecture <rtl>).
    Set user-defined property "ASYNC_REG =  TRUE" for signal <rd_store_frame_tog>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_rd_addr_gray_sync>.
WARNING:Xst:819 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/client/fifo/rx_client_fifo_8.vhd" line 279: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rd_valid_pipe>
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_u> in unit <rx_client_fifo_8>.
Entity <rx_client_fifo_8> analyzed. Unit <rx_client_fifo_8> generated.

Analyzing generic Entity <UDP_IP_Core.1> in library <work> (Architecture <Behavioral>).
	DestIP = "11000000101010000000000101000000"
	DestMAC = "000000000000111000001100001100110011001110000100"
	DestPort = "0101010101010110"
	SrcPort = "0101010101010111"
Entity <UDP_IP_Core.1> analyzed. Unit <UDP_IP_Core.1> generated.

Analyzing generic Entity <IPV4_PACKET_TRANSMITTER.1> in library <work> (Architecture <behavioral>).
	DestIP = "11000000101010000000000101000000"
	DestMAC = "000000000000111000001100001100110011001110000100"
	DestPort = "0101010101010110"
	SrcPort = "0101010101010111"
WARNING:Xst:819 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4_PACKET_TRANSMITTER.vhd" line 296: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
WARNING:Xst:2211 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4_PACKET_TRANSMITTER.vhd" line 366: Instantiating black box module <dist_mem_64x8>.
Entity <IPV4_PACKET_TRANSMITTER.1> analyzed. Unit <IPV4_PACKET_TRANSMITTER.1> generated.

Analyzing Entity <TARGET_EOF> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/TARGET_EOF.vhd" line 66: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>, <count_end>
WARNING:Xst:2211 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/TARGET_EOF.vhd" line 89: Instantiating black box module <comp_11b_equal>.
Entity <TARGET_EOF> analyzed. Unit <TARGET_EOF> generated.

Analyzing Entity <COUNTER_11B_EN_TRANS> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/COUNTER_11B_EN_TRANS.vhd" line 41: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <COUNTER_11B_EN_TRANS> analyzed. Unit <COUNTER_11B_EN_TRANS> generated.

Analyzing Entity <REG_16B_WREN> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/REG_16B_WREN.vhd" line 42: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <REG_16B_WREN> analyzed. Unit <REG_16B_WREN> generated.

Analyzing Entity <IPV4_LUT_INDEXER> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4_LUT_INDEXER.vhd" line 71: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>, <count_end>
WARNING:Xst:2211 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4_LUT_INDEXER.vhd" line 86: Instantiating black box module <comp_6b_equal>.
Entity <IPV4_LUT_INDEXER> analyzed. Unit <IPV4_LUT_INDEXER> generated.

Analyzing Entity <COUNTER_6B_LUT_FIFO_MODE> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/COUNTER_6B_LUT_FIFO_MODE.vhd" line 42: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>, <funct_sel>
Entity <COUNTER_6B_LUT_FIFO_MODE> analyzed. Unit <COUNTER_6B_LUT_FIFO_MODE> generated.

Analyzing Entity <OVERRIDE_LUT_CONTROL> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/OVERRIDE_LUT_CONTROL.vhd" line 69: Instantiating black box module <comp_6b_equal>.
WARNING:Xst:2211 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/OVERRIDE_LUT_CONTROL.vhd" line 81: Instantiating black box module <comp_6b_equal>.
WARNING:Xst:2211 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/OVERRIDE_LUT_CONTROL.vhd" line 95: Instantiating black box module <comp_6b_equal>.
Entity <OVERRIDE_LUT_CONTROL> analyzed. Unit <OVERRIDE_LUT_CONTROL> generated.

Analyzing Entity <ALLOW_ZERO_UDP_CHECKSUM> in library <work> (Architecture <behavioral>).
Entity <ALLOW_ZERO_UDP_CHECKSUM> analyzed. Unit <ALLOW_ZERO_UDP_CHECKSUM> generated.

Analyzing Entity <ENABLE_USER_DATA_TRANSMISSION> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/ENABLE_USER_DATA_TRANSMISSION.vhd" line 44: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <ENABLE_USER_DATA_TRANSMISSION> analyzed. Unit <ENABLE_USER_DATA_TRANSMISSION> generated.

Analyzing generic Entity <IPV4WriteUDPHeader.1> in library <work> (Architecture <Behavioral>).
	DestIP = "11000000101010000000000101000000"
	DestMAC = "000000000000111000001100001100110011001110000100"
	DestPort = "0101010101010110"
	SrcPort = "0101010101010111"
WARNING:Xst:819 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" line 118: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <SrcMAC>, <SrcIP>
INFO:Xst:2679 - Register <setupNow_n> in unit <IPV4WriteUDPHeader.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <IPV4WriteUDPHeader.1> analyzed. Unit <IPV4WriteUDPHeader.1> generated.

Analyzing Entity <IPv4_PACKET_RECEIVER> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPv4_PACKET_RECEIVER.vhd" line 164: Instantiating black box module <comp_11b_equal>.
Entity <IPv4_PACKET_RECEIVER> analyzed. Unit <IPv4_PACKET_RECEIVER> generated.

Analyzing Entity <PACKET_RECEIVER_FSM> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/PACKET_RECEIVER_FSM.vhd" line 229: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <PACKET_RECEIVER_FSM> analyzed. Unit <PACKET_RECEIVER_FSM> generated.

Analyzing Entity <REG_8b_wren> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/REG_8b_wren.vhd" line 42: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <REG_8b_wren> analyzed. Unit <REG_8b_wren> generated.

Analyzing Entity <COUNTER_11B_EN_RECEIV> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/COUNTER_11B_EN_RECEIV.vhd" line 41: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <COUNTER_11B_EN_RECEIV> analyzed. Unit <COUNTER_11B_EN_RECEIV> generated.

Analyzing Entity <udp_rec> in library <work> (Architecture <behave>).
INFO:Xst:2679 - Register <mongo_teller> in unit <udp_rec> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <udp_rec> analyzed. Unit <udp_rec> generated.

Analyzing Entity <receiver_control> in library <work> (Architecture <behave>).
WARNING:Xst:2211 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_rec_kim/receiver_control.vhd" line 89: Instantiating black box module <fifo_generator_v8_1>.
Entity <receiver_control> analyzed. Unit <receiver_control> generated.

Analyzing Entity <rate_counter> in library <work> (Architecture <behave>).
INFO:Xst:1433 - Contents of array <counts> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <counts> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <counts> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <counts> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:2679 - Register <counts<30>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<29>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<28>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<27>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<26>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<25>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<24>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<23>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<22>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<21>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<20>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<19>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<18>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<17>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<16>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<15>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<14>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<13>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<12>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<11>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<10>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<9>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<8>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<7>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<6>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<5>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<4>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<3>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<2>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
Entity <rate_counter> analyzed. Unit <rate_counter> generated.

Analyzing Entity <TEMAC2_example_design> in library <work> (Architecture <TOP_LEVEL>).
    Set user-defined property "ASYNC_REG =  true" for signal <ll_pre_reset_1_i>.
    Set property "buffer_type = none" for signal <gtx_clk_1_i>.
WARNING:Xst:2211 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/top_sxt/temac2/example_TEMAC2_design/TEMAC2/example_design/TEMAC2_example_design.vhd" line 432: Instantiating black box module <cs_controller>.
WARNING:Xst:2211 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/top_sxt/temac2/example_TEMAC2_design/TEMAC2/example_design/TEMAC2_example_design.vhd" line 435: Instantiating black box module <ila_cs>.
WARNING:Xst:2211 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/top_sxt/temac2/example_TEMAC2_design/TEMAC2/example_design/TEMAC2_example_design.vhd" line 505: Instantiating black box module <fifo_generator_v4_4>.
    Set user-defined property "DELAY_SRC =  I" for instance <gmii_rxc1_delay> in unit <TEMAC2_example_design>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <gmii_rxc1_delay> in unit <TEMAC2_example_design>.
    Set user-defined property "IDELAY_TYPE =  FIXED" for instance <gmii_rxc1_delay> in unit <TEMAC2_example_design>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <gmii_rxc1_delay> in unit <TEMAC2_example_design>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <gmii_rxc1_delay> in unit <TEMAC2_example_design>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <gmii_rxc1_delay> in unit <TEMAC2_example_design>.
    Set user-defined property "SIGNAL_PATTERN =  CLOCK" for instance <gmii_rxc1_delay> in unit <TEMAC2_example_design>.
WARNING:Xst:753 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/top_sxt/temac2/example_TEMAC2_design/TEMAC2/example_design/TEMAC2_example_design.vhd" line 689: Unconnected output port 'RX_LL_FIFO_STATUS_1' of component 'TEMAC2_locallink'.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gtx_clk1_ibuf> in unit <TEMAC2_example_design>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gtx_clk1_ibuf> in unit <TEMAC2_example_design>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gtx_clk1_ibuf> in unit <TEMAC2_example_design>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gtx_clk1_ibuf> in unit <TEMAC2_example_design>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gtx_clk1_ibuf> in unit <TEMAC2_example_design>.
INFO:Xst:2679 - Register <idelayctrl_reset_1_r<0>> in unit <TEMAC2_example_design> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <transmit_data_length_i<15>> in unit <TEMAC2_example_design> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <transmit_data_length_i<14>> in unit <TEMAC2_example_design> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <transmit_data_length_i<13>> in unit <TEMAC2_example_design> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <transmit_data_length_i<12>> in unit <TEMAC2_example_design> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <transmit_data_length_i<11>> in unit <TEMAC2_example_design> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <transmit_data_length_i<10>> in unit <TEMAC2_example_design> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <transmit_data_length_i<9>> in unit <TEMAC2_example_design> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <TEMAC2_example_design> analyzed. Unit <TEMAC2_example_design> generated.

Analyzing Entity <async_trigger> in library <work> (Architecture <Behavioral>).
WARNING:Xst:2211 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/async_trigger/async_trigger.vhd" line 263: Instantiating black box module <fifo_generator_v8_1_8b>.
WARNING:Xst:2211 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/async_trigger/async_trigger.vhd" line 263: Instantiating black box module <fifo_generator_v8_1_8b>.
WARNING:Xst:2211 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/async_trigger/async_trigger.vhd" line 263: Instantiating black box module <fifo_generator_v8_1_8b>.
WARNING:Xst:2211 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/async_trigger/async_trigger.vhd" line 263: Instantiating black box module <fifo_generator_v8_1_8b>.
WARNING:Xst:2211 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/async_trigger/async_trigger.vhd" line 278: Instantiating black box module <fifo_generator_v8_1_32b>.
WARNING:Xst:2211 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/async_trigger/async_trigger.vhd" line 278: Instantiating black box module <fifo_generator_v8_1_32b>.
WARNING:Xst:2211 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/async_trigger/async_trigger.vhd" line 278: Instantiating black box module <fifo_generator_v8_1_32b>.
WARNING:Xst:2211 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/async_trigger/async_trigger.vhd" line 278: Instantiating black box module <fifo_generator_v8_1_32b>.
WARNING:Xst:2211 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/async_trigger/async_trigger.vhd" line 292: Instantiating black box module <trigger_time_fifo>.
INFO:Xst:1433 - Contents of array <data_out_8bit_array> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <data_out_8bit_array> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <data_out_8bit_array> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <data_out_8bit_array> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:2679 - Register <trigger_times_array_old<0>> in unit <async_trigger> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <trigger_times_array_old<1>> in unit <async_trigger> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <trigger_times_array_old<2>> in unit <async_trigger> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <trigger_times_array_old<3>> in unit <async_trigger> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
Entity <async_trigger> analyzed. Unit <async_trigger> generated.

Analyzing generic Entity <UDP_IP_Core.2> in library <work> (Architecture <Behavioral>).
	DestIP = "11000000101010000000000111111111"
	DestMAC = "111111111111111111111111111111111111111111111111"
	DestPort = "0101010100000000"
	SrcPort = "0101010100000001"
Entity <UDP_IP_Core.2> analyzed. Unit <UDP_IP_Core.2> generated.

Analyzing generic Entity <IPV4_PACKET_TRANSMITTER.2> in library <work> (Architecture <behavioral>).
	DestIP = "11000000101010000000000111111111"
	DestMAC = "111111111111111111111111111111111111111111111111"
	DestPort = "0101010100000000"
	SrcPort = "0101010100000001"
WARNING:Xst:819 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4_PACKET_TRANSMITTER.vhd" line 296: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
WARNING:Xst:2211 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4_PACKET_TRANSMITTER.vhd" line 366: Instantiating black box module <dist_mem_64x8>.
Entity <IPV4_PACKET_TRANSMITTER.2> analyzed. Unit <IPV4_PACKET_TRANSMITTER.2> generated.

Analyzing generic Entity <IPV4WriteUDPHeader.2> in library <work> (Architecture <Behavioral>).
	DestIP = "11000000101010000000000111111111"
	DestMAC = "111111111111111111111111111111111111111111111111"
	DestPort = "0101010100000000"
	SrcPort = "0101010100000001"
WARNING:Xst:819 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" line 118: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <SrcMAC>, <SrcIP>
INFO:Xst:2679 - Register <setupNow_n> in unit <IPV4WriteUDPHeader.2> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <IPV4WriteUDPHeader.2> analyzed. Unit <IPV4WriteUDPHeader.2> generated.

Analyzing Entity <TEMAC2_locallink> in library <work> (Architecture <top_level>).
    Set user-defined property "KEEP =  true" for signal <tx_data_1_i>.
    Set user-defined property "KEEP =  true" for signal <tx_data_valid_1_i>.
    Set user-defined property "KEEP =  true" for signal <tx_ack_1_i>.
    Set user-defined property "KEEP =  true" for signal <rx_data_1_i>.
    Set user-defined property "KEEP =  true" for signal <rx_data_valid_1_i>.
    Set user-defined property "ASYNC_REG =  true" for signal <tx_pre_reset_1_i>.
    Set user-defined property "ASYNC_REG =  true" for signal <rx_pre_reset_1_i>.
WARNING:Xst:753 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/top_sxt/temac2/example_TEMAC2_design/TEMAC2/example_design/TEMAC2_locallink.vhd" line 373: Unconnected output port 'tx_fifo_status' of component 'eth_fifo_8'.
WARNING:Xst:753 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/top_sxt/temac2/example_TEMAC2_design/TEMAC2/example_design/TEMAC2_locallink.vhd" line 373: Unconnected output port 'tx_overflow' of component 'eth_fifo_8'.
WARNING:Xst:753 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/top_sxt/temac2/example_TEMAC2_design/TEMAC2/example_design/TEMAC2_locallink.vhd" line 373: Unconnected output port 'rx_overflow' of component 'eth_fifo_8'.
Entity <TEMAC2_locallink> analyzed. Unit <TEMAC2_locallink> generated.

Analyzing Entity <TEMAC2_block> in library <work> (Architecture <top_level>).
WARNING:Xst:753 - "/home/kimei/VHDL/trigger/Trigger/HW/HDL/top_sxt/temac2/example_TEMAC2_design/TEMAC2/example_design/TEMAC2_block.vhd" line 353: Unconnected output port 'EMAC1CLIENTRXDVLDMSW' of component 'TEMAC2'.
Entity <TEMAC2_block> analyzed. Unit <TEMAC2_block> generated.

Analyzing Entity <TEMAC2> in library <work> (Architecture <wrapper>).
    Set user-defined property "EMAC0_1000BASEX_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_ADDRFILTER_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_BYTEPHY =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_CONFIGVEC_79 =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_DCRBASEADDR =  00" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_GTLOOPBACK =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_HOST_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_LINKTIMERVAL =  000" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_LTCHECK_DISABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_MDIO_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_PAUSEADDR =  000000000000" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_PHYINITAUTONEG_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_PHYISOLATE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_PHYLOOPBACKMSB =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_PHYPOWERDOWN =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_PHYRESET =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_RGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_RX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_RXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_RXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_RXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_RXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_RXRESET =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_RXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_RX_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_SGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_SPEED_LSB =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_SPEED_MSB =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_TX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_TXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_TXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_TXIFGADJUST_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_TXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_TXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_TXRESET =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_TXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_TX_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_UNICASTADDR =  000000000000" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_UNIDIRECTION_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC0_USECLKEN =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_1000BASEX_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_ADDRFILTER_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_BYTEPHY =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_CONFIGVEC_79 =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_DCRBASEADDR =  00" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_GTLOOPBACK =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_HOST_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_LINKTIMERVAL =  000" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_LTCHECK_DISABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_MDIO_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_PAUSEADDR =  FFEEDDCCBBAA" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_PHYINITAUTONEG_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_PHYISOLATE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_PHYLOOPBACKMSB =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_PHYPOWERDOWN =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_PHYRESET =  TRUE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_RGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_RX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_RXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_RXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_RXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_RXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_RXRESET =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_RXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_RX_ENABLE =  TRUE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_SGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_SPEED_LSB =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_SPEED_MSB =  TRUE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_TX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_TXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_TXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_TXIFGADJUST_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_TXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_TXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_TXRESET =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_TXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_TX_ENABLE =  TRUE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_UNICASTADDR =  000000000000" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_UNIDIRECTION_ENABLE =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
    Set user-defined property "EMAC1_USECLKEN =  FALSE" for instance <v5_emac> in unit <TEMAC2>.
Entity <TEMAC2> analyzed. Unit <TEMAC2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <SwitchDebouncer>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/switchDebouncer/SwitchDebouncer.vhdl".
    Found 4-bit register for signal <switchesOut>.
    Found 16-bit up counter for signal <counter>.
    Found 5-bit up counter for signal <counter0>.
    Found 5-bit up counter for signal <counter1>.
    Found 5-bit up counter for signal <counter2>.
    Found 5-bit up counter for signal <counter3>.
    Found 1-bit register for signal <sample>.
    Found 2-bit register for signal <sync>.
    Found 2-bit register for signal <sync0>.
    Found 2-bit register for signal <sync1>.
    Found 2-bit register for signal <sync2>.
    Summary:
	inferred   5 Counter(s).
	inferred  13 D-type flip-flop(s).
Unit <SwitchDebouncer> synthesized.


Synthesizing Unit <rand_trigger>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/random_trigger/rand_trigger.vhd".
    Found 2-bit register for signal <trigger_out>.
    Found 17-bit register for signal <counter>.
    Found 17-bit adder for signal <counter$addsub0000>.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <rand_trigger> synthesized.


Synthesizing Unit <a2s>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/Shared/a2s.vhd".
    Found 2-bit register for signal <d>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <a2s> synthesized.


Synthesizing Unit <edge_detector>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/Sync_Trigger/edge_detector.vhd".
    Found 3-bit register for signal <s>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <edge_detector> synthesized.


Synthesizing Unit <udp_rec>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_rec_kim/udp_rec.vhd".
WARNING:Xst:646 - Signal <valid_out_usr_data_buf> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sender_ip_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <port_number_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mongo_teller<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <header<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <data_out>.
    Found 8-bit register for signal <sender_ip>.
    Found 16-bit register for signal <port_number>.
    Found 1-bit register for signal <valid_data>.
    Found 8-bit adder for signal <dswitch_p1>.
    Found 104-bit register for signal <header<3:15>>.
    Found 8-bit comparator equal for signal <ip_correct$cmp_eq0003> created at line 50.
    Found 1-bit register for signal <ip_correct_hold>.
    Summary:
	inferred 138 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <udp_rec> synthesized.


Synthesizing Unit <REG_16B_WREN>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/REG_16B_WREN.vhd".
    Found 16-bit register for signal <output>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <REG_16B_WREN> synthesized.


Synthesizing Unit <ALLOW_ZERO_UDP_CHECKSUM>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/ALLOW_ZERO_UDP_CHECKSUM.vhd".
    Found 1-bit register for signal <output_to_datasel>.
    Found 1-bit register for signal <input_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <ALLOW_ZERO_UDP_CHECKSUM> synthesized.


Synthesizing Unit <ENABLE_USER_DATA_TRANSMISSION>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/ENABLE_USER_DATA_TRANSMISSION.vhd".
    Found 1-bit register for signal <usr_data_sel>.
    Found 1-bit register for signal <usr_data_sel_prev>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <ENABLE_USER_DATA_TRANSMISSION> synthesized.


Synthesizing Unit <IPV4WriteUDPHeader_1>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd".
WARNING:Xst:646 - Signal <summand> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sum> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addressChanged> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <addr_reg>.
    -----------------------------------------------------------------------
    | States             | 39                                             |
    | Transitions        | 40                                             |
    | Inputs             | 1                                              |
    | Outputs            | 39                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 32-bit latch for signal <Checksum32_n>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit adder for signal <Checksum32_n$addsub0000>.
    Found 32-bit register for signal <Checksum32_reg>.
    Found 16-bit register for signal <CheckSumTemplate_i>.
    Found 1-bit xor2 for signal <ChecksumTemplate_n_0$xor0000> created at line 187.
    Found 1-bit xor2 for signal <ChecksumTemplate_n_0$xor0001> created at line 203.
    Found 1-bit xor2 for signal <ChecksumTemplate_n_0$xor0002> created at line 226.
    Found 1-bit xor2 for signal <ChecksumTemplate_n_0$xor0003> created at line 244.
    Found 1-bit xor2 for signal <ChecksumTemplate_n_0$xor0004> created at line 268.
    Found 1-bit xor2 for signal <ChecksumTemplate_n_0$xor0005> created at line 283.
    Found 1-bit xor2 for signal <ChecksumTemplate_n_0$xor0006> created at line 296.
    Found 1-bit xor2 for signal <ChecksumTemplate_n_0$xor0007> created at line 309.
    Found 17-bit register for signal <ChecksumTemplate_reg>.
    Found 1-bit register for signal <setupNow_reg>.
    Found 32-bit adder for signal <SrcIP>.
    Found 48-bit adder for signal <SrcMAC>.
    Found 17-bit adder for signal <sum$add0000> created at line 184.
    Found 17-bit adder for signal <sum$add0001> created at line 200.
    Found 17-bit adder for signal <sum$add0002> created at line 223.
    Found 17-bit adder for signal <sum$add0003> created at line 241.
    Found 17-bit adder for signal <sum$add0004> created at line 265.
    Found 17-bit adder for signal <sum$add0005> created at line 280.
    Found 17-bit adder for signal <sum$add0006> created at line 293.
    Found 17-bit adder for signal <sum$add0007> created at line 306.
    Found 16-bit adder for signal <summand$add0000> created at line 318.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  66 D-type flip-flop(s).
	inferred  12 Adder/Subtractor(s).
Unit <IPV4WriteUDPHeader_1> synthesized.


Synthesizing Unit <COUNTER_11B_EN_TRANS>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/COUNTER_11B_EN_TRANS.vhd".
    Found 11-bit up counter for signal <value_O>.
    Summary:
	inferred   1 Counter(s).
Unit <COUNTER_11B_EN_TRANS> synthesized.


Synthesizing Unit <COUNTER_6B_LUT_FIFO_MODE>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/COUNTER_6B_LUT_FIFO_MODE.vhd".
    Found 6-bit up counter for signal <value_O>.
    Summary:
	inferred   1 Counter(s).
Unit <COUNTER_6B_LUT_FIFO_MODE> synthesized.


Synthesizing Unit <PACKET_RECEIVER_FSM>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/PACKET_RECEIVER_FSM.vhd".
    Found finite state machine <FSM_1> for signal <current_st>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | rst_state                                      |
    | Power Up State     | rst_state                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <PACKET_RECEIVER_FSM> synthesized.


Synthesizing Unit <REG_8b_wren>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/REG_8b_wren.vhd".
    Found 8-bit register for signal <output_val>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <REG_8b_wren> synthesized.


Synthesizing Unit <COUNTER_11B_EN_RECEIV>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/COUNTER_11B_EN_RECEIV.vhd".
    Found 11-bit up counter for signal <value_O>.
    Summary:
	inferred   1 Counter(s).
Unit <COUNTER_11B_EN_RECEIV> synthesized.


Synthesizing Unit <IPV4WriteUDPHeader_2>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd".
WARNING:Xst:646 - Signal <summand> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sum> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addressChanged> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_2> for signal <addr_reg>.
    -----------------------------------------------------------------------
    | States             | 39                                             |
    | Transitions        | 40                                             |
    | Inputs             | 1                                              |
    | Outputs            | 39                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 32-bit latch for signal <Checksum32_n>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit adder for signal <Checksum32_n$addsub0000>.
    Found 32-bit register for signal <Checksum32_reg>.
    Found 16-bit register for signal <CheckSumTemplate_i>.
    Found 1-bit xor2 for signal <ChecksumTemplate_n_0$xor0000> created at line 187.
    Found 1-bit xor2 for signal <ChecksumTemplate_n_0$xor0001> created at line 203.
    Found 1-bit xor2 for signal <ChecksumTemplate_n_0$xor0002> created at line 226.
    Found 1-bit xor2 for signal <ChecksumTemplate_n_0$xor0003> created at line 244.
    Found 1-bit xor2 for signal <ChecksumTemplate_n_0$xor0004> created at line 268.
    Found 1-bit xor2 for signal <ChecksumTemplate_n_0$xor0005> created at line 283.
    Found 1-bit xor2 for signal <ChecksumTemplate_n_0$xor0006> created at line 296.
    Found 1-bit xor2 for signal <ChecksumTemplate_n_0$xor0007> created at line 309.
    Found 17-bit register for signal <ChecksumTemplate_reg>.
    Found 1-bit register for signal <setupNow_reg>.
    Found 17-bit adder for signal <sum$add0000> created at line 184.
    Found 17-bit adder for signal <sum$add0001> created at line 200.
    Found 17-bit adder for signal <sum$add0002> created at line 223.
    Found 17-bit adder for signal <sum$add0003> created at line 241.
    Found 17-bit adder for signal <sum$add0004> created at line 265.
    Found 17-bit adder for signal <sum$add0005> created at line 280.
    Found 17-bit adder for signal <sum$add0007> created at line 306.
    Found 16-bit adder for signal <summand$add0000> created at line 318.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  66 D-type flip-flop(s).
	inferred   9 Adder/Subtractor(s).
Unit <IPV4WriteUDPHeader_2> synthesized.


Synthesizing Unit <sync_trigger>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/Sync_Trigger/Sync_trigger.vhd".
WARNING:Xst:646 - Signal <coincidence_array<2:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 31-bit comparator greater for signal <coincidence_and_trigger$cmp_gt0000> created at line 144.
    Found 1-bit register for signal <coincidence_hold>.
    Found 31-bit comparator greater for signal <coincidence_or_trigger$cmp_gt0000> created at line 145.
    Found 31-bit adder for signal <temp$addsub0000> created at line 49.
    Found 4-bit register for signal <trig_out_s_d<3:0>>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <sync_trigger> synthesized.


Synthesizing Unit <PLL_core>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/top_sxt/top_sxt/PLL_core.vhd".
Unit <PLL_core> synthesized.


Synthesizing Unit <receiver_control>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_rec_kim/receiver_control.vhd".
WARNING:Xst:646 - Signal <trigger_mask_s<23:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <module_mask_s<7:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <full_fifo> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_count> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State wait_for_falling_wr_en is never reached in FSM <state>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 28                                             |
    | Inputs             | 12                                             |
    | Outputs            | 14                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst_b                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <mrst_from_udp_b>.
    Found 8-bit register for signal <send_fifo_data_in>.
    Found 1-bit register for signal <send_fifo_we>.
    Found 1-bit register for signal <en_or_trigger>.
    Found 1-bit register for signal <en_random_trigger>.
    Found 8-bit register for signal <instruction>.
    Found 8-bit register for signal <instruction_buf>.
    Found 4-bit register for signal <mask_counter>.
    Found 4-bit adder for signal <mask_counter$addsub0000> created at line 190.
    Found 8-bit register for signal <module_mask_s>.
    Found 1-bit register for signal <rd_en_fifo>.
    Found 1-bit register for signal <rst_fifo>.
    Found 2-bit register for signal <trigger_mask_s<1:0>>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  44 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <receiver_control> synthesized.


Synthesizing Unit <rate_counter>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/rate_counter/rate_counter.vhd".
WARNING:Xst:647 - Input <coincidence<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst_b                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <din>.
    Found 1-bit register for signal <we>.
    Found 6-bit register for signal <count1>.
    Found 6-bit adder for signal <count1$addsub0000> created at line 174.
    Found 32-bit register for signal <counts<31>>.
    Found 64-bit register for signal <counts<1:0>>.
    Found 32-bit adder for signal <counts_0$addsub0000> created at line 121.
    Found 32-bit adder for signal <counts_1$addsub0000> created at line 121.
    Found 32-bit adder for signal <counts_31$addsub0000> created at line 121.
    Found 32-bit 32-to-1 multiplexer for signal <din$varindex0000> created at line 159.
    Found 1-bit register for signal <en_counter>.
    Found 1-bit register for signal <sek>.
    Found 32-bit up counter for signal <ucnt>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 113 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <rate_counter> synthesized.


Synthesizing Unit <gmii_if>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/physical/gmii_if.vhd".
    Found 8-bit register for signal <RXD_TO_MAC>.
    Found 8-bit register for signal <GMII_TXD>.
    Found 1-bit register for signal <RX_ER_TO_MAC>.
    Found 1-bit register for signal <RX_DV_TO_MAC>.
    Found 1-bit register for signal <GMII_TX_EN>.
    Found 1-bit register for signal <GMII_TX_ER>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <gmii_if> synthesized.


Synthesizing Unit <v5_emac_v1_5>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5.vhd".
WARNING:Xst:647 - Input <CLIENTEMAC0TXDVLDMSW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <gnd_v48_i<47:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <client_rx_data_0_i<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <v5_emac_v1_5> synthesized.


Synthesizing Unit <tx_client_fifo_8>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/client/fifo/tx_client_fifo_8.vhd".
    Found finite state machine <FSM_5> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 21                                             |
    | Inputs             | 5                                              |
    | Outputs            | 15                                             |
    | Clock              | rd_clk                    (rising_edge)        |
    | Clock enable       | rd_enable                 (positive)           |
    | Reset              | rd_sreset                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | wr_clk                    (rising_edge)        |
    | Reset              | wr_sreset                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_s                                         |
    | Power Up State     | wait_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <tx_data>.
    Found 1-bit register for signal <tx_data_valid>.
    Found 4-bit register for signal <wr_fifo_status>.
    Found 1-bit register for signal <frame_in_fifo>.
    Found 1-bit register for signal <frame_in_fifo_sync>.
    Found 4-bit up counter for signal <rd_16_count>.
    Found 12-bit register for signal <rd_addr>.
    Found 12-bit adder for signal <rd_addr$addsub0000> created at line 885.
    Found 12-bit register for signal <rd_addr_txfer>.
    Found 1-bit register for signal <rd_bram_u>.
    Found 1-bit register for signal <rd_bram_u_reg>.
    Found 1-bit register for signal <rd_col_window_expire>.
    Found 2-bit register for signal <rd_col_window_pipe>.
    Found 8-bit register for signal <rd_data_pipe>.
    Found 8-bit register for signal <rd_data_pipe_l>.
    Found 8-bit register for signal <rd_data_pipe_u>.
    Found 12-bit register for signal <rd_dec_addr>.
    Found 12-bit subtractor for signal <rd_dec_addr$sub0000> created at line 972.
    Found 1-bit register for signal <rd_drop_frame>.
    Found 1-bit register for signal <rd_enable_delay>.
    Found 1-bit register for signal <rd_enable_delay2>.
    Found 1-bit register for signal <rd_eof>.
    Found 1-bit register for signal <rd_eof_pipe>.
    Found 1-bit register for signal <rd_eof_reg>.
    Found 1-bit register for signal <rd_retran_frame_tog>.
    Found 1-bit register for signal <rd_retransmit>.
    Found 10-bit up counter for signal <rd_slot_timer>.
    Found 12-bit register for signal <rd_start_addr>.
    Found 12-bit subtractor for signal <rd_start_addr$sub0000> created at line 898.
    Found 1-bit register for signal <rd_tran_frame_tog>.
    Found 1-bit register for signal <rd_txfer_tog>.
    Found 1-bit register for signal <wr_accept_bram>.
    Found 2-bit register for signal <wr_accept_pipe>.
    Found 12-bit up counter for signal <wr_addr>.
    Found 12-bit register for signal <wr_addr_diff>.
    Found 12-bit subtractor for signal <wr_addr_diff$sub0000> created at line 1201.
    Found 1-bit register for signal <wr_col_window_expire>.
    Found 2-bit register for signal <wr_col_window_pipe>.
    Found 8-bit register for signal <wr_data_bram>.
    Found 16-bit register for signal <wr_data_pipe>.
    Found 1-bit register for signal <wr_eof_bram<0>>.
    Found 2-bit register for signal <wr_eof_pipe>.
    Found 1-bit register for signal <wr_eof_state_reg>.
    Found 1-bit register for signal <wr_fifo_full>.
    Found 1-bit register for signal <wr_frame_in_fifo>.
    Found 9-bit updown counter for signal <wr_frames>.
    Found 9-bit adder for signal <wr_frames$add0000> created at line 764.
    Found 1-bit register for signal <wr_ovflow_dst_rdy>.
    Found 12-bit register for signal <wr_rd_addr>.
    Found 1-bit register for signal <wr_retran_frame_delay>.
    Found 1-bit register for signal <wr_retran_frame_sync>.
    Found 1-bit register for signal <wr_retran_frame_tog>.
    Found 1-bit register for signal <wr_retransmit_frame>.
    Found 1-bit xor2 for signal <wr_retransmit_frame$xor0000> created at line 744.
    Found 2-bit register for signal <wr_sof_pipe>.
    Found 12-bit register for signal <wr_start_addr>.
    Found 12-bit adder for signal <wr_start_addr$add0000> created at line 833.
    Found 1-bit register for signal <wr_tran_frame_delay>.
    Found 1-bit register for signal <wr_tran_frame_sync>.
    Found 1-bit register for signal <wr_tran_frame_tog>.
    Found 1-bit register for signal <wr_transmit_frame>.
    Found 1-bit xor2 for signal <wr_transmit_frame$xor0000> created at line 681.
    Found 1-bit xor2 for signal <wr_txfer_en>.
    Found 1-bit register for signal <wr_txfer_tog>.
    Found 1-bit register for signal <wr_txfer_tog_delay>.
    Found 1-bit register for signal <wr_txfer_tog_sync>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   4 Counter(s).
	inferred 188 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
Unit <tx_client_fifo_8> synthesized.


Synthesizing Unit <rx_client_fifo_8>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/client/fifo/rx_client_fifo_8.vhd".
WARNING:Xst:646 - Signal <rd_valid_pipe<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_7> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 17                                             |
    | Clock              | rd_clk                    (rising_edge)        |
    | Reset              | rd_sreset                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_s                                         |
    | Power Up State     | wait_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | wr_clk                    (rising_edge)        |
    | Clock enable       | wr_enable                 (positive)           |
    | Reset              | wr_sreset                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <rd_data_out>.
    Found 1-bit register for signal <rd_src_rdy_n>.
    Found 1-bit register for signal <rd_sof_n>.
    Found 1-bit xor6 for signal <binary_1$xor0000> created at line 225.
    Found 1-bit xor2 for signal <binary_1$xor0001> created at line 225.
    Found 1-bit xor2 for signal <binary_1$xor0002> created at line 225.
    Found 1-bit xor2 for signal <binary_1$xor0003> created at line 225.
    Found 1-bit xor2 for signal <binary_1$xor0004> created at line 225.
    Found 1-bit register for signal <frame_in_fifo>.
    Found 12-bit updown accumulator for signal <rd_addr>.
    Found 12-bit register for signal <rd_addr_gray>.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0000> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0001> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0002> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0003> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0004> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0005> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0006> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0007> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0008> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0009> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0010> created at line 241.
    Found 1-bit register for signal <rd_bram_u>.
    Found 1-bit register for signal <rd_bram_u_reg>.
    Found 8-bit register for signal <rd_data_pipe>.
    Found 8-bit register for signal <rd_data_pipe_l>.
    Found 8-bit register for signal <rd_data_pipe_u>.
    Found 1-bit register for signal <rd_eof>.
    Found 1-bit register for signal <rd_eof_n_int>.
    Found 9-bit updown counter for signal <rd_frames>.
    Found 1-bit register for signal <rd_store_frame>.
    Found 1-bit xor2 for signal <rd_store_frame$xor0000> created at line 503.
    Found 1-bit register for signal <rd_store_frame_delay>.
    Found 1-bit register for signal <rd_store_frame_sync>.
    Found 1-bit register for signal <rd_store_frame_tog>.
    Found 3-bit register for signal <rd_valid_pipe>.
    Found 12-bit up counter for signal <wr_addr>.
    Found 12-bit register for signal <wr_addr_diff>.
    Found 12-bit subtractor for signal <wr_addr_diff$sub0000> created at line 828.
    Found 2-bit register for signal <wr_bf_pipe>.
    Found 8-bit register for signal <wr_data_bram>.
    Found 16-bit register for signal <wr_data_pipe>.
    Found 2-bit register for signal <wr_dv_pipe>.
    Found 1-bit register for signal <wr_eof_bram<0>>.
    Found 1-bit register for signal <wr_fifo_full>.
    Found 4-bit register for signal <wr_fifo_status>.
    Found 2-bit register for signal <wr_gf_pipe>.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0000> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0001> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0002> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0003> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0004> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0005> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0006> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0007> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0008> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0009> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0010> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0011> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0012> created at line 225.
    Found 12-bit register for signal <wr_rd_addr_gray>.
    Found 12-bit register for signal <wr_rd_addr_gray_sync>.
    Found 12-bit register for signal <wr_start_addr>.
    Found 1-bit register for signal <wr_store_frame_tog>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   1 Accumulator(s).
	inferred 143 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Xor(s).
Unit <rx_client_fifo_8> synthesized.


Synthesizing Unit <IPv4_PACKET_RECEIVER>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPv4_PACKET_RECEIVER.vhd".
WARNING:Xst:646 - Signal <MSbyte_reg_val_out<7:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit subtractor for signal <length_val_7_0$sub0000> created at line 172.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <IPv4_PACKET_RECEIVER> synthesized.


Synthesizing Unit <TARGET_EOF>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/TARGET_EOF.vhd".
WARNING:Xst:647 - Input <total_length_from_reg<15:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <last_byte> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <count_en_sig>.
    Found 1-bit register for signal <last_byte_reg_out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <TARGET_EOF> synthesized.


Synthesizing Unit <IPV4_LUT_INDEXER>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4_LUT_INDEXER.vhd".
    Found 1-bit register for signal <count_en_sig>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <IPV4_LUT_INDEXER> synthesized.


Synthesizing Unit <OVERRIDE_LUT_CONTROL>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/OVERRIDE_LUT_CONTROL.vhd".
    Found 1-bit register for signal <sel_length_LSBs>.
    Found 1-bit register for signal <sel_total_length_LSBs>.
    Found 1-bit register for signal <sel_header_checksum_LSBs>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <OVERRIDE_LUT_CONTROL> synthesized.


Synthesizing Unit <async_trigger>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/async_trigger/async_trigger.vhd".
WARNING:Xst:647 - Input <port_number> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <trigger_times_array_old> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <full_tt_fifo> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <full_8b_fifos> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <full_32b_fifos> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fifo_selector_uns<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <empty_8b_fifos> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_count_tt_fifo> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_trig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State wr_32b_fifo is never reached in FSM <state>.
INFO:Xst:1799 - State pull_old1 is never reached in FSM <atrig_state>.
INFO:Xst:1799 - State pull_old2 is never reached in FSM <atrig_state>.
INFO:Xst:1799 - State pull_old3 is never reached in FSM <atrig_state>.
INFO:Xst:1799 - State pull_old4 is never reached in FSM <atrig_state>.
INFO:Xst:1799 - State pull_trigger1 is never reached in FSM <atrig_state>.
INFO:Xst:1799 - State pull_trigger2 is never reached in FSM <atrig_state>.
INFO:Xst:1799 - State pull_trigger3 is never reached in FSM <atrig_state>.
    Found finite state machine <FSM_9> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst_b                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <atrig_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 96                                             |
    | Inputs             | 14                                             |
    | Outputs            | 2                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst_b                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <send_tt_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 9                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst_b                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <send_fifo_data_in>.
    Found 1-bit register for signal <send_fifo_we>.
    Found 32-bit comparator equal for signal <atrig_state$cmp_eq0000> created at line 476.
    Found 32-bit comparator equal for signal <atrig_state$cmp_eq0001> created at line 476.
    Found 32-bit comparator equal for signal <atrig_state$cmp_eq0002> created at line 476.
    Found 32-bit comparator equal for signal <atrig_state$cmp_eq0003> created at line 476.
    Found 5-bit register for signal <byte_counter>.
    Found 5-bit adder for signal <byte_counter$addsub0000> created at line 348.
    Found 32-bit subtractor for signal <comp_0_1$addsub0000> created at line 440.
    Found 32-bit adder for signal <comp_0_1$addsub0001> created at line 440.
    Found 32-bit comparator less for signal <comp_0_1$cmp_lt0000> created at line 440.
    Found 32-bit subtractor for signal <comp_0_2$addsub0000> created at line 441.
    Found 32-bit adder for signal <comp_0_2$addsub0001> created at line 441.
    Found 32-bit comparator less for signal <comp_0_2$cmp_lt0000> created at line 441.
    Found 32-bit subtractor for signal <comp_0_3$addsub0000> created at line 442.
    Found 32-bit adder for signal <comp_0_3$addsub0001> created at line 442.
    Found 32-bit comparator less for signal <comp_0_3$cmp_lt0000> created at line 442.
    Found 32-bit subtractor for signal <comp_1_2$addsub0000> created at line 443.
    Found 32-bit adder for signal <comp_1_2$addsub0001> created at line 443.
    Found 32-bit comparator less for signal <comp_1_2$cmp_lt0000> created at line 443.
    Found 32-bit subtractor for signal <comp_1_3$addsub0000> created at line 444.
    Found 32-bit adder for signal <comp_1_3$addsub0001> created at line 444.
    Found 32-bit comparator less for signal <comp_1_3$cmp_lt0000> created at line 444.
    Found 32-bit subtractor for signal <comp_2_3$addsub0000> created at line 445.
    Found 32-bit adder for signal <comp_2_3$addsub0001> created at line 445.
    Found 32-bit comparator less for signal <comp_2_3$cmp_lt0000> created at line 445.
    Found 1-bit register for signal <count_bit_buf>.
    Found 32-bit register for signal <din_32b_fifo>.
    Found 32-bit register for signal <din_tt_fifo_and>.
    Found 32-bit register for signal <din_tt_fifo_or>.
    Found 32-bit register for signal <din_tt_fifo_rand>.
    Found 32-bit adder for signal <din_tt_fifo_rand$addsub0000> created at line 426.
    Found 1-bit xor2 for signal <din_tt_fifo_rand$cmp_ne0000> created at line 424.
    Found 4-bit register for signal <fifo_selector>.
    Found 32-bit register for signal <late_running_counter>.
    Found 32-bit register for signal <late_running_counter_buf>.
    Found 32-bit up counter for signal <late_running_counter_us>.
    Found 8-bit register for signal <package_counter>.
    Found 8-bit adder for signal <package_counter$addsub0000> created at line 597.
    Found 4-bit register for signal <rd_en_32b_fifos>.
    Found 32-bit comparator equal for signal <rd_en_32b_fifos_0$cmp_eq0000> created at line 522.
    Found 32-bit comparator equal for signal <rd_en_32b_fifos_2$cmp_eq0000> created at line 504.
    Found 32-bit comparator equal for signal <rd_en_32b_fifos_2$cmp_eq0001> created at line 522.
    Found 32-bit comparator equal for signal <rd_en_32b_fifos_3$cmp_eq0000> created at line 504.
    Found 32-bit comparator equal for signal <rd_en_32b_fifos_3$cmp_eq0001> created at line 522.
    Found 32-bit comparator equal for signal <rd_en_32b_fifos_3$cmp_eq0002> created at line 531.
    Found 4-bit register for signal <rd_en_8b_fifos>.
    Found 1-bit register for signal <rd_en_tt_fifo>.
    Found 1-bit register for signal <rocs_reset>.
    Found 1-bit register for signal <rocs_reset_buf>.
    Found 1-bit register for signal <rst_8_bit_fifos>.
    Found 6-bit register for signal <send_tt_counter>.
    Found 6-bit adder for signal <send_tt_counter$addsub0000> created at line 625.
    Found 32-bit register for signal <trigger_time_tmp>.
    Found 32-bit register for signal <trigger_time_uns>.
    Found 7-bit register for signal <tt_counter>.
    Found 7-bit adder for signal <tt_counter$addsub0000> created at line 372.
    Found 32-bit register for signal <tt_to_send>.
    Found 4-bit register for signal <wr_en_32b_fifos>.
    Found 1-bit register for signal <wr_en_tt_fifo_and>.
    Found 1-bit register for signal <wr_en_tt_fifo_or>.
    Found 1-bit register for signal <wr_en_tt_fifo_rand>.
    Summary:
	inferred   3 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 347 D-type flip-flop(s).
	inferred  17 Adder/Subtractor(s).
	inferred  16 Comparator(s).
Unit <async_trigger> synthesized.


Synthesizing Unit <TEMAC2>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/top_sxt/temac2/example_TEMAC2_design/TEMAC2/example_design/TEMAC2.vhd".
WARNING:Xst:647 - Input <CLIENTEMAC1TXDVLDMSW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <gnd_v48_i<47:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <client_rx_data_1_i<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <TEMAC2> synthesized.


Synthesizing Unit <CRU>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/CRU/CRU.vhd".
INFO:Xst:1799 - State ud10 is never reached in FSM <state>.
INFO:Xst:1799 - State ud11 is never reached in FSM <state>.
INFO:Xst:1799 - State ud12 is never reached in FSM <state>.
INFO:Xst:1799 - State ud13 is never reached in FSM <state>.
INFO:Xst:1799 - State ud14 is never reached in FSM <state>.
INFO:Xst:1799 - State ud15 is never reached in FSM <state>.
INFO:Xst:1799 - State ud16 is never reached in FSM <state>.
    Found finite state machine <FSM_12> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | fpga_100m_clk_s           (rising_edge)        |
    | Reset              | fpga_cpu_reset            (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <enable_diff_out_b>.
    Found 1-bit register for signal <pll_reset>.
    Found 1-bit register for signal <reset_global_b>.
    Found 3-bit register for signal <rst_counter>.
    Found 3-bit adder for signal <rst_counter$addsub0000> created at line 262.
    Found 16-bit register for signal <wait_counter>.
    Found 16-bit adder for signal <wait_counter$share0000> created at line 200.
    Found 5-bit register for signal <wait_counter2>.
    Found 5-bit adder for signal <wait_counter2$addsub0000> created at line 257.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  27 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <CRU> synthesized.


Synthesizing Unit <v5_emac_v1_5_block>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_block.vhd".
Unit <v5_emac_v1_5_block> synthesized.


Synthesizing Unit <eth_fifo_8>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/client/fifo/eth_fifo_8.vhd".
Unit <eth_fifo_8> synthesized.


Synthesizing Unit <IPV4_PACKET_TRANSMITTER_1>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4_PACKET_TRANSMITTER.vhd".
WARNING:Xst:646 - Signal <transmit_data_input_bus_tmp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <header_checksum_base_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <LUTDataWrite> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <source_ready_previous_value> equivalent to <source_ready> has been removed
    Found 1-bit register for signal <source_ready>.
    Found 16-bit subtractor for signal <tmp_header_checksum>.
    Found 16-bit adder for signal <tmp_length>.
    Found 16-bit adder for signal <tmp_total_length>.
    Found 1-bit register for signal <transmit_start_enable_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <IPV4_PACKET_TRANSMITTER_1> synthesized.


Synthesizing Unit <IPV4_PACKET_TRANSMITTER_2>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/IPV4_PACKET_TRANSMITTER.vhd".
WARNING:Xst:646 - Signal <transmit_data_input_bus_tmp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <header_checksum_base_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <LUTDataWrite> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <source_ready_previous_value> equivalent to <source_ready> has been removed
    Found 1-bit register for signal <source_ready>.
    Found 16-bit subtractor for signal <tmp_header_checksum>.
    Found 16-bit adder for signal <tmp_length>.
    Found 16-bit adder for signal <tmp_total_length>.
    Found 1-bit register for signal <transmit_start_enable_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <IPV4_PACKET_TRANSMITTER_2> synthesized.


Synthesizing Unit <TEMAC2_block>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/top_sxt/temac2/example_TEMAC2_design/TEMAC2/example_design/TEMAC2_block.vhd".
WARNING:Xst:646 - Signal <tx_gmii_mii_clk_out_1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tx_client_clk_out_1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_client_clk_out_1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <TEMAC2_block> synthesized.


Synthesizing Unit <v5_emac_v1_5_locallink>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_locallink.vhd".
    Found 1-bit register for signal <rx_bad_frame_0_r>.
    Found 8-bit register for signal <rx_data_0_r>.
    Found 1-bit register for signal <rx_data_valid_0_r>.
    Found 1-bit register for signal <rx_good_frame_0_r>.
    Found 6-bit register for signal <rx_pre_reset_0_i>.
    Found 1-bit register for signal <rx_reset_0_i>.
    Found 6-bit register for signal <tx_pre_reset_0_i>.
    Found 1-bit register for signal <tx_reset_0_i>.
    Summary:
	inferred  25 D-type flip-flop(s).
Unit <v5_emac_v1_5_locallink> synthesized.


Synthesizing Unit <UDP_IP_Core_1>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/UDP_IP_Core.vhd".
Unit <UDP_IP_Core_1> synthesized.


Synthesizing Unit <UDP_IP_Core_2>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/UDP_mr/UDP_IP_Core.vhd".
Unit <UDP_IP_Core_2> synthesized.


Synthesizing Unit <TEMAC2_locallink>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/top_sxt/temac2/example_TEMAC2_design/TEMAC2/example_design/TEMAC2_locallink.vhd".
    Found 1-bit register for signal <rx_bad_frame_1_r>.
    Found 8-bit register for signal <rx_data_1_r>.
    Found 1-bit register for signal <rx_data_valid_1_r>.
    Found 1-bit register for signal <rx_good_frame_1_r>.
    Found 6-bit register for signal <rx_pre_reset_1_i>.
    Found 1-bit register for signal <rx_reset_1_i>.
    Found 6-bit register for signal <tx_pre_reset_1_i>.
    Found 1-bit register for signal <tx_reset_1_i>.
    Summary:
	inferred  25 D-type flip-flop(s).
Unit <TEMAC2_locallink> synthesized.


Synthesizing Unit <v5_emac_v1_5_example_design>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.vhd".
WARNING:Xst:647 - Input <rst_b_from_rocs_to_async_trigger> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk100> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <we_udp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <valid_out_usr_data_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <valid_out_usr_data_FF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <usr_data_trans_phase_on_FF> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <usr_data_output_bus_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <usr_data_output_bus_FF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <udp_valid_data_buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <udp_data_out_buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <udp_counter> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_clk_0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <transmit_start_enable_FF> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <transmit_data_output_bus_FF> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:646 - Signal <transmit_data_length_FF> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <transmit_data_input_bus_FF> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <start_of_frame_O_FF> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <source_ready_FF> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <sender_ip> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <send_fifo_we_async_trigger> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <send_fifo_data_in_async_trigger> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rx_sof_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_ll_src_rdy_n_0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rx_eof_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reset> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <refclk_ibufg_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <input_word> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <input_bus_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <input_bus_FF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <full_fifo> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <end_of_frame_O_FF> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <dout_fifo_udp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <counter> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <REFCLK> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State prep_first_byte is never reached in FSM <state>.
    Found finite state machine <FSM_13> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 12                                             |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | ll_clk_0_i                (rising_edge)        |
    | Reset              | ll_reset_0_i_b            (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <bytes_to_send>.
    Found 9-bit subtractor for signal <bytes_to_send$addsub0000> created at line 846.
    Found 8-bit register for signal <dout_fifo_tmp>.
    Found 12-bit register for signal <idelayctrl_reset_0_r<12:1>>.
    Found 6-bit register for signal <ll_pre_reset_0_i>.
    Found 1-bit register for signal <ll_reset_0_i>.
    Found 1-bit register for signal <rd_en_fifo>.
    Found 8-bit register for signal <transmit_data_input_bus_i>.
    Found 9-bit register for signal <transmit_data_length_i<8:0>>.
    Found 1-bit register for signal <transmit_start_enable_i>.
    Found 1-bit register for signal <where_to_send>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  56 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <v5_emac_v1_5_example_design> synthesized.


Synthesizing Unit <TEMAC2_example_design>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/top_sxt/temac2/example_TEMAC2_design/TEMAC2/example_design/TEMAC2_example_design.vhd".
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <we_udp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <we_rate_counter> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <valid_out_usr_data_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <valid_out_usr_data_FF> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <usr_data_output_bus_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <usr_data_output_bus_FF> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <udp_valid_data_buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <udp_data_out_buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <udp_counter> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <transmit_data_output_bus_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <send_fifo_we_rec_contr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <send_fifo_data_in_rec_contr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rx_sof_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_ll_src_rdy_n_1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rx_eof_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <refclk_ibufg_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mrst_from_udp_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <input_bus_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <input_bus_FF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <idelayctrl_reset_1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <full_fifo> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dout_fifo_udp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <din_rate_counter> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <cs_trig<127:28>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:653 - Signal <cs_trig<19>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <cs_trig<9>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <counter> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State prep_first_byte is never reached in FSM <state>.
    Found finite state machine <FSM_14> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 12                                             |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | ll_clk_1_i                (rising_edge)        |
    | Reset              | ll_reset_1_i_b            (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <bytes_to_send>.
    Found 9-bit subtractor for signal <bytes_to_send$addsub0000> created at line 821.
    Found 8-bit register for signal <dout_fifo_tmp>.
    Found 6-bit register for signal <ll_pre_reset_1_i>.
    Found 1-bit register for signal <ll_reset_1_i>.
    Found 1-bit register for signal <rd_en_fifo>.
    Found 8-bit register for signal <transmit_data_input_bus_i>.
    Found 9-bit register for signal <transmit_data_length_i<8:0>>.
    Found 1-bit register for signal <transmit_start_enable_i>.
    Found 1-bit register for signal <where_to_send>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  44 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <TEMAC2_example_design> synthesized.


Synthesizing Unit <top>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/top_sxt/top_sxt/top_sxt.vhd".
WARNING:Xst:647 - Input <DIP_SWITCH> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REFCLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REFCLK_100MHz> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <clk125> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <buttons_deb<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <buttons_deb<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <en_or_trigger_s>.
    Found 1-bit register for signal <en_or_trigger_s_buf>.
    Found 1-bit register for signal <en_rand_trig>.
    Found 1-bit register for signal <en_rand_trig_buf>.
    Found 2-bit register for signal <module_mask_s>.
    Found 2-bit register for signal <module_mask_s_buf>.
    Found 1-bit register for signal <mrst_from_udp_b>.
    Found 1-bit register for signal <mrst_from_udp_b_buf>.
    Found 2-bit register for signal <trigger_mask>.
    Found 2-bit register for signal <trigger_mask_buf>.
    Found 1-bit register for signal <trigled>.
    Found 1-bit register for signal <trigled1>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 94
 12-bit adder                                          : 4
 12-bit subtractor                                     : 8
 16-bit adder                                          : 10
 16-bit subtractor                                     : 3
 17-bit adder                                          : 24
 3-bit adder                                           : 1
 31-bit adder                                          : 1
 32-bit adder                                          : 18
 32-bit subtractor                                     : 6
 4-bit adder                                           : 1
 48-bit adder                                          : 2
 5-bit adder                                           : 2
 6-bit adder                                           : 3
 7-bit adder                                           : 1
 8-bit adder                                           : 3
 8-bit subtractor                                      : 3
 9-bit adder                                           : 2
 9-bit subtractor                                      : 2
# Counters                                             : 29
 10-bit up counter                                     : 2
 11-bit up counter                                     : 6
 12-bit up counter                                     : 4
 16-bit up counter                                     : 1
 32-bit up counter                                     : 3
 4-bit up counter                                      : 2
 5-bit up counter                                      : 4
 6-bit up counter                                      : 3
 9-bit updown counter                                  : 4
# Accumulators                                         : 2
 12-bit updown accumulator                             : 2
# Registers                                            : 554
 1-bit register                                        : 393
 12-bit register                                       : 24
 16-bit register                                       : 9
 17-bit register                                       : 4
 2-bit register                                        : 10
 3-bit register                                        : 3
 32-bit register                                       : 17
 4-bit register                                        : 4
 5-bit register                                        : 2
 6-bit register                                        : 3
 7-bit register                                        : 1
 8-bit register                                        : 82
 9-bit register                                        : 2
# Latches                                              : 54
 1-bit latch                                           : 51
 32-bit latch                                          : 3
# Comparators                                          : 20
 31-bit comparator greater                             : 2
 32-bit comparator equal                               : 10
 32-bit comparator less                                : 6
 8-bit comparator equal                                : 2
# Multiplexers                                         : 2
 32-bit 32-to-1 multiplexer                            : 2
# Xors                                                 : 91
 1-bit xor2                                            : 89
 1-bit xor6                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_14> for best encoding.
Optimizing FSM <Inst_TEMAC2_example_design/state/FSM> on signal <state[1:8]> with one-hot encoding.
-----------------------------
 State           | Encoding
-----------------------------
 init            | 00000001
 wait_for_wr_en  | 00000010
 prep_trans      | 00000100
 prep_trans2     | 00001000
 start_trans     | 00010000
 start_trans2    | 00100000
 prep_first_byte | unreached
 wait_for_udp    | 01000000
 send_data       | 10000000
-----------------------------
Analyzing FSM <FSM_13> for best encoding.
Optimizing FSM <EMAC_0/state/FSM> on signal <state[1:8]> with one-hot encoding.
-----------------------------
 State           | Encoding
-----------------------------
 init            | 00000001
 wait_for_wr_en  | 00000010
 prep_trans      | 00000100
 prep_trans2     | 00001000
 start_trans     | 00010000
 start_trans2    | 00100000
 prep_first_byte | unreached
 wait_for_udp    | 01000000
 send_data       | 10000000
-----------------------------
Analyzing FSM <FSM_12> for best encoding.
Optimizing FSM <Inst_CRU/state/FSM> on signal <state[1:9]> with one-hot encoding.
----------------------------
 State         | Encoding
----------------------------
 init          | 000000001
 reset_pll     | 000000010
 wait1         | 000000100
 det_clockloss | 001000000
 wait_clk_lock | 000001000
 en_output     | 000010000
 reset_rocs    | 000100000
 rst5          | 010000000
 wait2         | 100000000
 ud10          | unreached
 ud11          | unreached
 ud12          | unreached
 ud13          | unreached
 ud14          | unreached
 ud15          | unreached
 ud16          | unreached
----------------------------
Analyzing FSM <FSM_11> for best encoding.
Optimizing FSM <Inst_TEMAC2_example_design/inst_async_trigger/send_tt_state/FSM> on signal <send_tt_state[1:9]> with one-hot encoding.
------------------------
 State     | Encoding
------------------------
 init      | 000000001
 wait_tt   | 000000010
 send_pre0 | 000000100
 send_pre1 | 000001000
 send_pre2 | 000010000
 send0     | 000100000
 send1     | 001000000
 send2     | 010000000
 send3     | 100000000
------------------------
Analyzing FSM <FSM_10> for best encoding.
Optimizing FSM <Inst_TEMAC2_example_design/inst_async_trigger/atrig_state/FSM> on signal <atrig_state[1:2]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 init          | 00
 check_times   | 01
 pull_old0     | 10
 pull_old1     | unreached
 pull_old2     | unreached
 pull_old3     | unreached
 pull_old4     | unreached
 pull_trigger0 | 11
 pull_trigger1 | unreached
 pull_trigger2 | unreached
 pull_trigger3 | unreached
---------------------------
Analyzing FSM <FSM_9> for best encoding.
Optimizing FSM <Inst_TEMAC2_example_design/inst_async_trigger/state/FSM> on signal <state[1:3]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 init           | 000
 wait_for_wr_en | 001
 set_rd_enable  | 010
 set_rd_enable0 | 011
 collect_bytes  | 100
 wr_32b_fifo    | unreached
----------------------------
Analyzing FSM <FSM_8> for best encoding.
Optimizing FSM <EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state/FSM> on signal <wr_state[1:3]> with gray encoding.
Optimizing FSM <Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_state/FSM> on signal <wr_state[1:3]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle_s   | 000
 frame_s  | 001
 end_s    | 111
 gf_s     | 010
 bf_s     | 110
 ovflow_s | 011
----------------------
Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state/FSM> on signal <rd_state[1:8]> with one-hot encoding.
Optimizing FSM <Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_state/FSM> on signal <rd_state[1:8]> with one-hot encoding.
-------------------------
 State       | Encoding
-------------------------
 wait_s      | 00000001
 queue1_s    | 00000010
 queue2_s    | 00000100
 queue3_s    | 00001000
 queue_sof_s | 00010000
 sof_s       | 01000000
 data_s      | 00100000
 eof_s       | 10000000
-------------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state/FSM> on signal <wr_state[1:2]> with user encoding.
Optimizing FSM <Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_state/FSM> on signal <wr_state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 wait_s   | 00
 data_s   | 01
 eof_s    | 10
 ovflow_s | 11
----------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state/FSM> on signal <rd_state[1:9]> with one-hot encoding.
Optimizing FSM <Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state/FSM> on signal <rd_state[1:9]> with one-hot encoding.
---------------------------
 State        | Encoding
---------------------------
 idle_s       | 000000001
 queue1_s     | 000000100
 queue2_s     | 000001000
 queue3_s     | 000010000
 queue_ack_s  | 000100000
 wait_ack_s   | 001000000
 frame_s      | 010000000
 drop_s       | 100000000
 retransmit_s | 000000010
---------------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <EMAC_0/rate_counter_1/state/FSM> on signal <state[1:9]> with one-hot encoding.
Optimizing FSM <Inst_TEMAC2_example_design/rate_counter_1/state/FSM> on signal <state[1:9]> with one-hot encoding.
----------------------------------
 State               | Encoding
----------------------------------
 init                | 000000001
 count               | 000000010
 wait_for_fifo       | 000000100
 write_fifo_udp_sel  | 000001000
 write_fifo_udp_sel2 | 000010000
 write_fifo1         | 000100000
 write_fifo2         | 001000000
 write_fifo3         | 010000000
 write_fifo4         | 100000000
----------------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <EMAC_0/Inst_receiver_control/state/FSM> on signal <state[1:15]> with one-hot encoding.
-------------------------------------------
 State                  | Encoding
-------------------------------------------
 init                   | 000000000000001
 wait_for_package       | 000000000000010
 wait_for_falling_wr_en | unreached
 read_instruction       | 000000000000100
 set_mask               | 000000100000000
 set_mask2              | 000100000000000
 set_module_mask        | 000010000000000
 set_module_mask2       | 001000000000000
 send_header            | 000000000001000
 send_header2           | 000000000010000
 notify_reset           | 000000000100000
 r_t_on                 | 000000001000000
 and_trigger_on         | 000000010000000
 or_trigger_on          | 000001000000000
 reset_rocs             | 010000000000000
 reset_rocs2            | 100000000000000
-------------------------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <Inst_TEMAC2_example_design/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg/FSM> on signal <addr_reg[1:39]> with one-hot encoding.
---------------------------------------------------
 State  | Encoding
---------------------------------------------------
 000000 | 000000000000000000000000000000000000001
 000001 | 000000000000000000000000000000000000010
 000010 | 000000000000000000000000000000000000100
 000011 | 000000000000000000000000000000000001000
 000100 | 000000000000000000000000000000000010000
 000101 | 000000000000000000000000000000000100000
 000110 | 000000000000000000000000000000001000000
 000111 | 000000000000000000000000000000010000000
 001000 | 000000000000000000000000000000100000000
 001001 | 000000000000000000000000000001000000000
 001010 | 000000000000000000000000000010000000000
 001011 | 000000000000000000000000000100000000000
 001100 | 000000000000000000000000001000000000000
 001101 | 000000000000000000000000010000000000000
 001110 | 000000000000000000000000100000000000000
 001111 | 000000000000000000000001000000000000000
 010000 | 000000000000000000000010000000000000000
 010001 | 000000000000000000000100000000000000000
 010010 | 000000000000000000001000000000000000000
 010011 | 000000000000000000010000000000000000000
 010100 | 000000000000000000100000000000000000000
 010101 | 000000000000000001000000000000000000000
 010110 | 000000000000000010000000000000000000000
 010111 | 000000000000000100000000000000000000000
 011010 | 000000000000001000000000000000000000000
 011001 | 000000000000010000000000000000000000000
 011000 | 000000000000100000000000000000000000000
 011011 | 000000000001000000000000000000000000000
 011100 | 000000000010000000000000000000000000000
 011101 | 000000000100000000000000000000000000000
 011110 | 000000001000000000000000000000000000000
 011111 | 000000010000000000000000000000000000000
 100000 | 000000100000000000000000000000000000000
 100001 | 000001000000000000000000000000000000000
 100010 | 000010000000000000000000000000000000000
 100011 | 000100000000000000000000000000000000000
 100100 | 001000000000000000000000000000000000000
 100101 | 010000000000000000000000000000000000000
 100110 | 100000000000000000000000000000000000000
---------------------------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <EMAC_0/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/PACKET_RECEIVER_FSM_port_map/current_st/FSM> on signal <current_st[1:3]> with gray encoding.
Optimizing FSM <Inst_TEMAC2_example_design/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/PACKET_RECEIVER_FSM_port_map/current_st/FSM> on signal <current_st[1:3]> with gray encoding.
Optimizing FSM <Inst_TEMAC2_example_design/UDP_IP_Core_2/IPv4_PACKET_RECEIVER_port_map/PACKET_RECEIVER_FSM_port_map/current_st/FSM> on signal <current_st[1:3]> with gray encoding.
----------------------------------------------------
 State                                  | Encoding
----------------------------------------------------
 rst_state                              | 000
 idle_state                             | 001
 detect_n_store_usr_length_msbyte_state | 011
 store_usr_length_lsbyte_state          | 010
 checksum_gap_state                     | 110
 receive_usr_data_state                 | 111
----------------------------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg/FSM> on signal <addr_reg[1:39]> with one-hot encoding.
Optimizing FSM <Inst_TEMAC2_example_design/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg/FSM> on signal <addr_reg[1:39]> with one-hot encoding.
---------------------------------------------------
 State  | Encoding
---------------------------------------------------
 000000 | 000000000000000000000000000000000000001
 000001 | 000000000000000000000000000000000000010
 000010 | 000000000000000000000000000000000000100
 000011 | 000000000000000000000000000000000001000
 000100 | 000000000000000000000000000000000010000
 000101 | 000000000000000000000000000000000100000
 000110 | 000000000000000000000000000000001000000
 000111 | 000000000000000000000000000000010000000
 001000 | 000000000000000000000000000000100000000
 001001 | 000000000000000000000000000001000000000
 001010 | 000000000000000000000000000010000000000
 001011 | 000000000000000000000000000100000000000
 001100 | 000000000000000000000000001000000000000
 001101 | 000000000000000000000000010000000000000
 001110 | 000000000000000000000000100000000000000
 001111 | 000000000000000000000001000000000000000
 010000 | 000000000000000000000010000000000000000
 010001 | 000000000000000000000100000000000000000
 010010 | 000000000000000000001000000000000000000
 010011 | 000000000000000000010000000000000000000
 010100 | 000000000000000000100000000000000000000
 010101 | 000000000000000001000000000000000000000
 010110 | 000000000000000010000000000000000000000
 010111 | 000000000000000100000000000000000000000
 011010 | 000000000000001000000000000000000000000
 011001 | 000000000000010000000000000000000000000
 011000 | 000000000000100000000000000000000000000
 011011 | 000000000001000000000000000000000000000
 011100 | 000000000010000000000000000000000000000
 011101 | 000000000100000000000000000000000000000
 011110 | 000000001000000000000000000000000000000
 011111 | 000000010000000000000000000000000000000
 100000 | 000000100000000000000000000000000000000
 100001 | 000001000000000000000000000000000000000
 100010 | 000010000000000000000000000000000000000
 100011 | 000100000000000000000000000000000000000
 100100 | 001000000000000000000000000000000000000
 100101 | 010000000000000000000000000000000000000
 100110 | 100000000000000000000000000000000000000
---------------------------------------------------
Reading core <ipcore_dir/fifo_generator_v8_1.ngc>.
Reading core <../../UDP/UDP_mr/comp_6b_equal.ngc>.
Reading core <ipcore_dir/fifo_generator_v8_1_8b.ngc>.
Reading core <ipcore_dir/fifo_generator_v8_1_32b.ngc>.
Reading core <ipcore_dir/trigger_time_fifo.ngc>.
Reading core <../../UDP/UDP_mr/comp_11b_equal.ngc>.
Reading core <../../UDP/UDP_mr/dist_mem_64x8.ngc>.
Reading core <ipcore_dir/fifo_generator_v4_4.ngc>.
Reading core <../../top_10/top/ipcore_dir/cs_controller.ngc>.
Reading core <../../top_10/top/ipcore_dir/ila_cs.ngc>.
Loading core <fifo_generator_v8_1> for timing and area information for instance <udp_receive_fifo>.
Loading core <comp_6b_equal> for timing and area information for instance <TARGET_TOTAL_LENGTH_1>.
Loading core <comp_6b_equal> for timing and area information for instance <TARGET_HEADER_CHECKSUM_1>.
Loading core <comp_6b_equal> for timing and area information for instance <TARGET_LENGTH_1>.
Loading core <fifo_generator_v8_1_8b> for timing and area information for instance <generate_8b_fifos[0].module_1_8b_fifo>.
Loading core <fifo_generator_v8_1_8b> for timing and area information for instance <generate_8b_fifos[1].module_1_8b_fifo>.
Loading core <fifo_generator_v8_1_8b> for timing and area information for instance <generate_8b_fifos[2].module_1_8b_fifo>.
Loading core <fifo_generator_v8_1_8b> for timing and area information for instance <generate_8b_fifos[3].module_1_8b_fifo>.
Loading core <fifo_generator_v8_1_32b> for timing and area information for instance <generate_32b_fifos[0].module_1_32b_fifo>.
Loading core <fifo_generator_v8_1_32b> for timing and area information for instance <generate_32b_fifos[1].module_1_32b_fifo>.
Loading core <fifo_generator_v8_1_32b> for timing and area information for instance <generate_32b_fifos[2].module_1_32b_fifo>.
Loading core <fifo_generator_v8_1_32b> for timing and area information for instance <generate_32b_fifos[3].module_1_32b_fifo>.
Loading core <trigger_time_fifo> for timing and area information for instance <trigger_time_fifo_inst>.
Loading core <comp_11b_equal> for timing and area information for instance <Comp_11b_equal_port_map>.
Loading core <comp_11b_equal> for timing and area information for instance <COMP_TO_TARGET_LAST_BYTE>.
Loading core <comp_6b_equal> for timing and area information for instance <LUT_END_CHECK>.
Loading core <dist_mem_64x8> for timing and area information for instance <LUT_MEM>.
Loading core <dist_mem_64x8> for timing and area information for instance <LUT_MEM>.
Loading core <fifo_generator_v4_4> for timing and area information for instance <send_fifo>.
Loading core <cs_controller> for timing and area information for instance <cs_contr>.
Loading core <ila_cs> for timing and area information for instance <your_instance_name>.
Loading core <fifo_generator_v4_4> for timing and area information for instance <send_fifo>.
WARNING:Xst:1290 - Hierarchical block <rate_counter_1> is unconnected in block <Inst_TEMAC2_example_design>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <usr_data_sel_prev> in Unit <ENABLE_USER_DATA_READ_port_map> is equivalent to the following FF/Latch, which will be removed : <usr_data_sel> 
INFO:Xst:2261 - The FF/Latch <usr_data_sel_prev> in Unit <ENABLE_USER_DATA_TRANSMISSION_port_map> is equivalent to the following FF/Latch, which will be removed : <usr_data_sel> 
INFO:Xst:2261 - The FF/Latch <usr_data_sel_prev> in Unit <ENABLE_USER_DATA_READ_port_map> is equivalent to the following FF/Latch, which will be removed : <usr_data_sel> 
INFO:Xst:2261 - The FF/Latch <usr_data_sel_prev> in Unit <ENABLE_USER_DATA_TRANSMISSION_port_map> is equivalent to the following FF/Latch, which will be removed : <usr_data_sel> 
INFO:Xst:2261 - The FF/Latch <usr_data_sel_prev> in Unit <ENABLE_USER_DATA_READ_port_map> is equivalent to the following FF/Latch, which will be removed : <usr_data_sel> 
INFO:Xst:2261 - The FF/Latch <usr_data_sel_prev> in Unit <ENABLE_USER_DATA_TRANSMISSION_port_map> is equivalent to the following FF/Latch, which will be removed : <usr_data_sel> 
WARNING:Xst:1710 - FF/Latch <rd_enable_delay> (without init value) has a constant value of 1 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_15> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_14> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_13> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_12> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_11> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_10> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_9> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_15> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_14> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_13> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_12> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_11> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_10> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_9> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_15> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_14> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_13> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_12> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_11> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_10> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_9> (without init value) has a constant value of 0 in block <NUMBER_OR_DATA_IN_BYTES_REGISTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_enable_delay> (without init value) has a constant value of 1 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_enable_delay2> (without init value) has a constant value of 1 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_enable_delay2> (without init value) has a constant value of 1 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <trigger_out_1> of sequential type is unconnected in block <Inst_rand_trigger>.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <rd_valid_pipe_2> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <output_val_3> of sequential type is unconnected in block <MSbyte_REG>.
WARNING:Xst:2677 - Node <output_val_4> of sequential type is unconnected in block <MSbyte_REG>.
WARNING:Xst:2677 - Node <output_val_5> of sequential type is unconnected in block <MSbyte_REG>.
WARNING:Xst:2677 - Node <output_val_6> of sequential type is unconnected in block <MSbyte_REG>.
WARNING:Xst:2677 - Node <output_val_7> of sequential type is unconnected in block <MSbyte_REG>.
WARNING:Xst:2677 - Node <module_mask_s_2> of sequential type is unconnected in block <Inst_receiver_control>.
WARNING:Xst:2677 - Node <module_mask_s_3> of sequential type is unconnected in block <Inst_receiver_control>.
WARNING:Xst:2677 - Node <module_mask_s_4> of sequential type is unconnected in block <Inst_receiver_control>.
WARNING:Xst:2677 - Node <module_mask_s_5> of sequential type is unconnected in block <Inst_receiver_control>.
WARNING:Xst:2677 - Node <module_mask_s_6> of sequential type is unconnected in block <Inst_receiver_control>.
WARNING:Xst:2677 - Node <module_mask_s_7> of sequential type is unconnected in block <Inst_receiver_control>.
WARNING:Xst:2677 - Node <output_val_3> of sequential type is unconnected in block <MSbyte_REG>.
WARNING:Xst:2677 - Node <output_val_4> of sequential type is unconnected in block <MSbyte_REG>.
WARNING:Xst:2677 - Node <output_val_5> of sequential type is unconnected in block <MSbyte_REG>.
WARNING:Xst:2677 - Node <output_val_6> of sequential type is unconnected in block <MSbyte_REG>.
WARNING:Xst:2677 - Node <output_val_7> of sequential type is unconnected in block <MSbyte_REG>.
WARNING:Xst:2677 - Node <output_val_3> of sequential type is unconnected in block <MSbyte_REG>.
WARNING:Xst:2677 - Node <output_val_4> of sequential type is unconnected in block <MSbyte_REG>.
WARNING:Xst:2677 - Node <output_val_5> of sequential type is unconnected in block <MSbyte_REG>.
WARNING:Xst:2677 - Node <output_val_6> of sequential type is unconnected in block <MSbyte_REG>.
WARNING:Xst:2677 - Node <output_val_7> of sequential type is unconnected in block <MSbyte_REG>.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <rd_valid_pipe_2> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <rx_fifo_i>.

Synthesizing (advanced) Unit <tx_client_fifo_8>.
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal wr_rd_addr may hinder XST clustering optimizations.
Unit <tx_client_fifo_8> synthesized (advanced).
WARNING:Xst:2677 - Node <module_mask_s_2> of sequential type is unconnected in block <receiver_control>.
WARNING:Xst:2677 - Node <module_mask_s_3> of sequential type is unconnected in block <receiver_control>.
WARNING:Xst:2677 - Node <module_mask_s_4> of sequential type is unconnected in block <receiver_control>.
WARNING:Xst:2677 - Node <module_mask_s_5> of sequential type is unconnected in block <receiver_control>.
WARNING:Xst:2677 - Node <module_mask_s_6> of sequential type is unconnected in block <receiver_control>.
WARNING:Xst:2677 - Node <module_mask_s_7> of sequential type is unconnected in block <receiver_control>.
WARNING:Xst:2677 - Node <rd_valid_pipe_2> of sequential type is unconnected in block <rx_client_fifo_8>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 15
# Adders/Subtractors                                   : 94
 12-bit adder                                          : 4
 12-bit subtractor                                     : 8
 16-bit adder                                          : 10
 16-bit subtractor                                     : 3
 17-bit adder                                          : 24
 3-bit adder                                           : 1
 31-bit adder                                          : 1
 32-bit adder                                          : 18
 32-bit subtractor                                     : 6
 4-bit adder                                           : 1
 48-bit adder                                          : 2
 5-bit adder                                           : 2
 6-bit adder                                           : 3
 7-bit adder                                           : 1
 8-bit adder                                           : 3
 8-bit subtractor                                      : 3
 9-bit adder                                           : 2
 9-bit subtractor                                      : 2
# Counters                                             : 29
 10-bit up counter                                     : 2
 11-bit up counter                                     : 6
 12-bit up counter                                     : 4
 16-bit up counter                                     : 1
 32-bit up counter                                     : 3
 4-bit up counter                                      : 2
 5-bit up counter                                      : 4
 6-bit up counter                                      : 3
 9-bit updown counter                                  : 4
# Accumulators                                         : 2
 12-bit updown accumulator                             : 2
# Registers                                            : 2183
 Flip-Flops                                            : 2183
# Latches                                              : 54
 1-bit latch                                           : 51
 32-bit latch                                          : 3
# Comparators                                          : 20
 31-bit comparator greater                             : 2
 32-bit comparator equal                               : 10
 32-bit comparator less                                : 6
 8-bit comparator equal                                : 2
# Multiplexers                                         : 2
 32-bit 32-to-1 multiplexer                            : 2
# Xors                                                 : 91
 1-bit xor2                                            : 89
 1-bit xor6                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <usr_data_sel_prev> in Unit <ENABLE_USER_DATA_TRANSMISSION> is equivalent to the following FF/Latch, which will be removed : <usr_data_sel> 
INFO:Xst:2261 - The FF/Latch <NUMBER_OR_DATA_IN_BYTES_REGISTER/output_15> in Unit <IPV4_PACKET_TRANSMITTER_2> is equivalent to the following 6 FFs/Latches, which will be removed : <NUMBER_OR_DATA_IN_BYTES_REGISTER/output_14> <NUMBER_OR_DATA_IN_BYTES_REGISTER/output_13> <NUMBER_OR_DATA_IN_BYTES_REGISTER/output_12> <NUMBER_OR_DATA_IN_BYTES_REGISTER/output_11> <NUMBER_OR_DATA_IN_BYTES_REGISTER/output_10> <NUMBER_OR_DATA_IN_BYTES_REGISTER/output_9> 
INFO:Xst:2261 - The FF/Latch <trigger_out_0> in Unit <rand_trigger> is equivalent to the following FF/Latch, which will be removed : <trigger_out_1> 
WARNING:Xst:1710 - FF/Latch <NUMBER_OR_DATA_IN_BYTES_REGISTER/output_15> (without init value) has a constant value of 0 in block <IPV4_PACKET_TRANSMITTER_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/MSbyte_REG/output_val_7> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/MSbyte_REG/output_val_6> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/MSbyte_REG/output_val_5> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/MSbyte_REG/output_val_4> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/MSbyte_REG/output_val_3> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/MSbyte_REG/output_val_7> of sequential type is unconnected in block <TEMAC2_example_design>.
WARNING:Xst:2677 - Node <UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/MSbyte_REG/output_val_6> of sequential type is unconnected in block <TEMAC2_example_design>.
WARNING:Xst:2677 - Node <UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/MSbyte_REG/output_val_5> of sequential type is unconnected in block <TEMAC2_example_design>.
WARNING:Xst:2677 - Node <UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/MSbyte_REG/output_val_4> of sequential type is unconnected in block <TEMAC2_example_design>.
WARNING:Xst:2677 - Node <UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/MSbyte_REG/output_val_3> of sequential type is unconnected in block <TEMAC2_example_design>.
WARNING:Xst:2677 - Node <UDP_IP_Core_2/IPv4_PACKET_RECEIVER_port_map/MSbyte_REG/output_val_7> of sequential type is unconnected in block <TEMAC2_example_design>.
WARNING:Xst:2677 - Node <UDP_IP_Core_2/IPv4_PACKET_RECEIVER_port_map/MSbyte_REG/output_val_6> of sequential type is unconnected in block <TEMAC2_example_design>.
WARNING:Xst:2677 - Node <UDP_IP_Core_2/IPv4_PACKET_RECEIVER_port_map/MSbyte_REG/output_val_5> of sequential type is unconnected in block <TEMAC2_example_design>.
WARNING:Xst:2677 - Node <UDP_IP_Core_2/IPv4_PACKET_RECEIVER_port_map/MSbyte_REG/output_val_4> of sequential type is unconnected in block <TEMAC2_example_design>.
WARNING:Xst:2677 - Node <UDP_IP_Core_2/IPv4_PACKET_RECEIVER_port_map/MSbyte_REG/output_val_3> of sequential type is unconnected in block <TEMAC2_example_design>.
INFO:Xst:1901 - Instance ideld0 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld1 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld2 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld3 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld4 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld5 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld6 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld7 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideldv in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideler in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ramgen_l in unit tx_client_fifo_8 of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramgen_u in unit tx_client_fifo_8 of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramgen_l in unit rx_client_fifo_8 of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramgen_u in unit rx_client_fifo_8 of type RAMB16_S9_S9 has been replaced by RAMB16

Optimizing unit <top> ...

Optimizing unit <SwitchDebouncer> ...

Optimizing unit <rand_trigger> ...

Optimizing unit <udp_rec> ...

Optimizing unit <PACKET_RECEIVER_FSM> ...

Optimizing unit <receiver_control> ...

Optimizing unit <gmii_if> ...

Optimizing unit <tx_client_fifo_8> ...

Optimizing unit <rx_client_fifo_8> ...

Optimizing unit <async_trigger> ...

Optimizing unit <IPV4WriteUDPHeader_1> ...

Optimizing unit <IPV4WriteUDPHeader_2> ...

Optimizing unit <sync_trigger> ...

Optimizing unit <rate_counter> ...

Optimizing unit <CRU> ...

Optimizing unit <IPV4_PACKET_TRANSMITTER_1> ...

Optimizing unit <IPV4_PACKET_TRANSMITTER_2> ...

Optimizing unit <v5_emac_v1_5_locallink> ...

Optimizing unit <TEMAC2_locallink> ...

Optimizing unit <v5_emac_v1_5_example_design> ...

Optimizing unit <TEMAC2_example_design> ...
WARNING:Xst:1710 - FF/Latch <Inst_TEMAC2_example_design/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/NUMBER_OR_DATA_IN_BYTES_REGISTER/output_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_enable_delay> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/NUMBER_OR_DATA_IN_BYTES_REGISTER/output_15> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/NUMBER_OR_DATA_IN_BYTES_REGISTER/output_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/NUMBER_OR_DATA_IN_BYTES_REGISTER/output_13> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/NUMBER_OR_DATA_IN_BYTES_REGISTER/output_12> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/NUMBER_OR_DATA_IN_BYTES_REGISTER/output_11> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/NUMBER_OR_DATA_IN_BYTES_REGISTER/output_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/NUMBER_OR_DATA_IN_BYTES_REGISTER/output_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_TEMAC2_example_design/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/NUMBER_OR_DATA_IN_BYTES_REGISTER/output_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_enable_delay> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_TEMAC2_example_design/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/NUMBER_OR_DATA_IN_BYTES_REGISTER/output_15> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_TEMAC2_example_design/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/NUMBER_OR_DATA_IN_BYTES_REGISTER/output_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_TEMAC2_example_design/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/NUMBER_OR_DATA_IN_BYTES_REGISTER/output_13> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_TEMAC2_example_design/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/NUMBER_OR_DATA_IN_BYTES_REGISTER/output_12> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_TEMAC2_example_design/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/NUMBER_OR_DATA_IN_BYTES_REGISTER/output_11> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_enable_delay2> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_enable_delay2> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Inst_SwitchDebouncer/counter0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_SwitchDebouncer/counter0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_SwitchDebouncer/counter0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_SwitchDebouncer/counter0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_SwitchDebouncer/counter0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_SwitchDebouncer/counter3_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_SwitchDebouncer/counter3_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_SwitchDebouncer/counter3_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_SwitchDebouncer/counter3_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_SwitchDebouncer/counter3_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_SwitchDebouncer/switchesOut_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_SwitchDebouncer/switchesOut_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_SwitchDebouncer/sync2_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_SwitchDebouncer/sync2_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_SwitchDebouncer/sync_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_SwitchDebouncer/sync_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_status_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_status_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_status_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_status_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_fifo_status_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_fifo_status_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_fifo_status_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_fifo_status_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_0/receiver_unit/header_3_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_0/receiver_unit/header_3_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_0/receiver_unit/header_3_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_0/receiver_unit/header_3_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_0/receiver_unit/header_3_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_0/receiver_unit/header_3_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_0/receiver_unit/header_3_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_0/receiver_unit/header_3_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_0/receiver_unit/sender_ip_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_0/receiver_unit/sender_ip_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_0/receiver_unit/sender_ip_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_0/receiver_unit/sender_ip_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_0/receiver_unit/sender_ip_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_0/receiver_unit/sender_ip_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_0/receiver_unit/sender_ip_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_0/receiver_unit/sender_ip_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_fifo_status_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_fifo_status_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_fifo_status_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_fifo_status_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr_diff_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr_diff_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_fifo_status_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_src_rdy_n> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_fifo_status_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_fifo_status_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_fifo_status_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/sek> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_0_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_1_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/din_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/din_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/din_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/din_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/din_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/din_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/din_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/din_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/count1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/count1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/count1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/count1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/count1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/count1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/we> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/counts_31_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/en_counter> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/edge_detect_coincidence/s_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/edge_detect_coincidence/s_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/edge_detect_coincidence/s_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/G_edge_det[1].edge_detect_1/s_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/G_edge_det[1].edge_detect_1/s_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/G_edge_det[1].edge_detect_1/s_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/G_edge_det[0].edge_detect_1/s_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/G_edge_det[0].edge_detect_1/s_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/G_edge_det[0].edge_detect_1/s_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/ucnt_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/state_FSM_FFd3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/state_FSM_FFd4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/state_FSM_FFd6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/state_FSM_FFd7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/state_FSM_FFd8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/state_FSM_FFd9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/state_FSM_FFd2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/state_FSM_FFd5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/rate_counter_1/state_FSM_FFd1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/receiver_unit/port_number_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/receiver_unit/port_number_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/receiver_unit/port_number_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/receiver_unit/port_number_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/receiver_unit/port_number_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/receiver_unit/port_number_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/receiver_unit/port_number_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/receiver_unit/port_number_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/receiver_unit/port_number_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/receiver_unit/port_number_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/receiver_unit/port_number_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/receiver_unit/port_number_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/receiver_unit/port_number_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/receiver_unit/port_number_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/receiver_unit/port_number_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_TEMAC2_example_design/receiver_unit/port_number_15> of sequential type is unconnected in block <top>.

Mapping all equations...
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <EMAC_0/v5_emac_ll/tx_pre_reset_0_i_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <EMAC_0/ll_pre_reset_0_i_0> 
WARNING:Xst:638 - in unit top Conflict on KEEP property on signal EMAC_0/v5_emac_ll/tx_pre_reset_0_i<0> and EMAC_0/ll_pre_reset_0_i<0> EMAC_0/ll_pre_reset_0_i<0> signal will be lost.
INFO:Xst:2261 - The FF/Latch <Inst_TEMAC2_example_design/v5_emac_ll/tx_pre_reset_1_i_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <Inst_TEMAC2_example_design/ll_pre_reset_1_i_0> 
WARNING:Xst:638 - in unit top Conflict on KEEP property on signal Inst_TEMAC2_example_design/v5_emac_ll/tx_pre_reset_1_i<0> and Inst_TEMAC2_example_design/ll_pre_reset_1_i<0> Inst_TEMAC2_example_design/ll_pre_reset_1_i<0> signal will be lost.
INFO:Xst:2261 - The FF/Latch <Inst_TEMAC2_example_design/inst_async_trigger/send_tt_state_FSM_FFd9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <Inst_TEMAC2_example_design/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/setupNow_reg> <Inst_TEMAC2_example_design/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/setupNow_reg> 
INFO:Xst:2261 - The FF/Latch <Inst_TEMAC2_example_design/v5_emac_ll/tx_pre_reset_1_i_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <Inst_TEMAC2_example_design/ll_pre_reset_1_i_1> 
WARNING:Xst:638 - in unit top Conflict on KEEP property on signal Inst_TEMAC2_example_design/v5_emac_ll/tx_pre_reset_1_i<1> and Inst_TEMAC2_example_design/ll_pre_reset_1_i<1> Inst_TEMAC2_example_design/ll_pre_reset_1_i<1> signal will be lost.
INFO:Xst:2261 - The FF/Latch <EMAC_0/v5_emac_ll/tx_pre_reset_0_i_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <EMAC_0/ll_pre_reset_0_i_1> 
WARNING:Xst:638 - in unit top Conflict on KEEP property on signal EMAC_0/v5_emac_ll/tx_pre_reset_0_i<1> and EMAC_0/ll_pre_reset_0_i<1> EMAC_0/ll_pre_reset_0_i<1> signal will be lost.
INFO:Xst:2261 - The FF/Latch <Inst_TEMAC2_example_design/v5_emac_ll/tx_pre_reset_1_i_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <Inst_TEMAC2_example_design/ll_pre_reset_1_i_2> 
WARNING:Xst:638 - in unit top Conflict on KEEP property on signal Inst_TEMAC2_example_design/v5_emac_ll/tx_pre_reset_1_i<2> and Inst_TEMAC2_example_design/ll_pre_reset_1_i<2> Inst_TEMAC2_example_design/ll_pre_reset_1_i<2> signal will be lost.
INFO:Xst:2261 - The FF/Latch <EMAC_0/v5_emac_ll/tx_pre_reset_0_i_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <EMAC_0/ll_pre_reset_0_i_2> 
WARNING:Xst:638 - in unit top Conflict on KEEP property on signal EMAC_0/v5_emac_ll/tx_pre_reset_0_i<2> and EMAC_0/ll_pre_reset_0_i<2> EMAC_0/ll_pre_reset_0_i<2> signal will be lost.
INFO:Xst:2261 - The FF/Latch <EMAC_0/v5_emac_ll/tx_pre_reset_0_i_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <EMAC_0/ll_pre_reset_0_i_3> 
WARNING:Xst:638 - in unit top Conflict on KEEP property on signal EMAC_0/v5_emac_ll/tx_pre_reset_0_i<3> and EMAC_0/ll_pre_reset_0_i<3> EMAC_0/ll_pre_reset_0_i<3> signal will be lost.
INFO:Xst:2261 - The FF/Latch <Inst_TEMAC2_example_design/v5_emac_ll/tx_pre_reset_1_i_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <Inst_TEMAC2_example_design/ll_pre_reset_1_i_3> 
WARNING:Xst:638 - in unit top Conflict on KEEP property on signal Inst_TEMAC2_example_design/v5_emac_ll/tx_pre_reset_1_i<3> and Inst_TEMAC2_example_design/ll_pre_reset_1_i<3> Inst_TEMAC2_example_design/ll_pre_reset_1_i<3> signal will be lost.
INFO:Xst:2261 - The FF/Latch <Inst_TEMAC2_example_design/v5_emac_ll/tx_pre_reset_1_i_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <Inst_TEMAC2_example_design/ll_pre_reset_1_i_4> 
WARNING:Xst:638 - in unit top Conflict on KEEP property on signal Inst_TEMAC2_example_design/v5_emac_ll/tx_pre_reset_1_i<4> and Inst_TEMAC2_example_design/ll_pre_reset_1_i<4> Inst_TEMAC2_example_design/ll_pre_reset_1_i<4> signal will be lost.
INFO:Xst:2261 - The FF/Latch <EMAC_0/v5_emac_ll/tx_pre_reset_0_i_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <EMAC_0/ll_pre_reset_0_i_4> 
WARNING:Xst:638 - in unit top Conflict on KEEP property on signal EMAC_0/v5_emac_ll/tx_pre_reset_0_i<4> and EMAC_0/ll_pre_reset_0_i<4> EMAC_0/ll_pre_reset_0_i<4> signal will be lost.
INFO:Xst:2261 - The FF/Latch <Inst_TEMAC2_example_design/v5_emac_ll/tx_pre_reset_1_i_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <Inst_TEMAC2_example_design/ll_pre_reset_1_i_5> 
WARNING:Xst:638 - in unit top Conflict on KEEP property on signal Inst_TEMAC2_example_design/v5_emac_ll/tx_pre_reset_1_i<5> and Inst_TEMAC2_example_design/ll_pre_reset_1_i<5> Inst_TEMAC2_example_design/ll_pre_reset_1_i<5> signal will be lost.
INFO:Xst:2261 - The FF/Latch <EMAC_0/v5_emac_ll/tx_pre_reset_0_i_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <EMAC_0/ll_pre_reset_0_i_5> 
WARNING:Xst:638 - in unit top Conflict on KEEP property on signal EMAC_0/v5_emac_ll/tx_pre_reset_0_i<5> and EMAC_0/ll_pre_reset_0_i<5> EMAC_0/ll_pre_reset_0_i<5> signal will be lost.
INFO:Xst:2261 - The FF/Latch <Inst_TEMAC2_example_design/v5_emac_ll/tx_reset_1_i> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <Inst_TEMAC2_example_design/ll_reset_1_i> 
INFO:Xst:2261 - The FF/Latch <EMAC_0/v5_emac_ll/tx_reset_0_i> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <EMAC_0/ll_reset_0_i> 
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 22.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <EMAC_0/Inst_receiver_control/udp_receive_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <EMAC_0/Inst_receiver_control/udp_receive_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <EMAC_0/Inst_receiver_control/udp_receive_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <EMAC_0/Inst_receiver_control/udp_receive_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <EMAC_0/send_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <EMAC_0/send_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <EMAC_0/send_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <EMAC_0/send_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <Inst_TEMAC2_example_design/send_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <Inst_TEMAC2_example_design/send_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <Inst_TEMAC2_example_design/send_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <Inst_TEMAC2_example_design/send_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <EMAC_0/Inst_receiver_control/udp_receive_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <EMAC_0/Inst_receiver_control/udp_receive_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <EMAC_0/Inst_receiver_control/udp_receive_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <EMAC_0/Inst_receiver_control/udp_receive_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <EMAC_0/send_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <EMAC_0/send_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <EMAC_0/send_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <EMAC_0/send_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <Inst_TEMAC2_example_design/send_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <Inst_TEMAC2_example_design/send_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <Inst_TEMAC2_example_design/send_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <Inst_TEMAC2_example_design/send_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
FlipFlop Inst_CRU/fe_rst_sync/d_1 has been replicated 2 time(s) to handle iob=true attribute.
FlipFlop en_rand_trig has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop trigled has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <mrst_from_udp_b>.
	Found 3-bit shift register for signal <EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_7>.
	Found 3-bit shift register for signal <EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_6>.
	Found 3-bit shift register for signal <EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_5>.
	Found 3-bit shift register for signal <EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_4>.
	Found 3-bit shift register for signal <EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_3>.
	Found 3-bit shift register for signal <EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_2>.
	Found 3-bit shift register for signal <EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_1>.
	Found 3-bit shift register for signal <EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_0>.
	Found 2-bit shift register for signal <EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_gf_pipe_1>.
	Found 2-bit shift register for signal <EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_bf_pipe_1>.
	Found 2-bit shift register for signal <EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_valid_pipe_1>.
	Found 5-bit shift register for signal <EMAC_0/receiver_unit/header_11_0>.
	Found 5-bit shift register for signal <EMAC_0/receiver_unit/header_11_1>.
	Found 5-bit shift register for signal <EMAC_0/receiver_unit/header_11_2>.
	Found 5-bit shift register for signal <EMAC_0/receiver_unit/header_11_3>.
	Found 5-bit shift register for signal <EMAC_0/receiver_unit/header_11_4>.
	Found 5-bit shift register for signal <EMAC_0/receiver_unit/header_11_5>.
	Found 5-bit shift register for signal <EMAC_0/receiver_unit/header_11_6>.
	Found 5-bit shift register for signal <EMAC_0/receiver_unit/header_11_7>.
	Found 3-bit shift register for signal <Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_7>.
	Found 3-bit shift register for signal <Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_6>.
	Found 3-bit shift register for signal <Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_5>.
	Found 3-bit shift register for signal <Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_4>.
	Found 3-bit shift register for signal <Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_3>.
	Found 3-bit shift register for signal <Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_2>.
	Found 3-bit shift register for signal <Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_1>.
	Found 3-bit shift register for signal <Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_0>.
	Found 2-bit shift register for signal <Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_gf_pipe_1>.
	Found 2-bit shift register for signal <Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_bf_pipe_1>.
	Found 2-bit shift register for signal <Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/rd_valid_pipe_1>.
	Found 9-bit shift register for signal <Inst_TEMAC2_example_design/receiver_unit/header_7_0>.
	Found 9-bit shift register for signal <Inst_TEMAC2_example_design/receiver_unit/header_7_1>.
	Found 9-bit shift register for signal <Inst_TEMAC2_example_design/receiver_unit/header_7_2>.
	Found 9-bit shift register for signal <Inst_TEMAC2_example_design/receiver_unit/header_7_3>.
	Found 9-bit shift register for signal <Inst_TEMAC2_example_design/receiver_unit/header_7_4>.
	Found 9-bit shift register for signal <Inst_TEMAC2_example_design/receiver_unit/header_7_5>.
	Found 9-bit shift register for signal <Inst_TEMAC2_example_design/receiver_unit/header_7_6>.
	Found 9-bit shift register for signal <Inst_TEMAC2_example_design/receiver_unit/header_7_7>.
INFO:Xst:741 - HDL ADVISOR - A 12-bit shift register was found for signal <EMAC_0/idelayctrl_reset_0_r_12> and currently occupies 12 logic cells (6 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2307
 Flip-Flops                                            : 2307
# Shift Registers                                      : 39
 2-bit shift register                                  : 7
 3-bit shift register                                  : 16
 5-bit shift register                                  : 8
 9-bit shift register                                  : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 166

Cell Usage :
# BELS                             : 8536
#      GND                         : 49
#      INV                         : 186
#      LUT1                        : 1040
#      LUT2                        : 699
#      LUT3                        : 436
#      LUT4                        : 822
#      LUT5                        : 475
#      LUT6                        : 1038
#      MUXCY                       : 1847
#      MUXCY_L                     : 95
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 124
#      MUXF8                       : 2
#      VCC                         : 25
#      XORCY                       : 1695
# FlipFlops/Latches                : 4122
#      FD                          : 255
#      FDC                         : 775
#      FDCE                        : 797
#      FDE                         : 697
#      FDP                         : 333
#      FDPE                        : 212
#      FDR                         : 158
#      FDRE                        : 720
#      FDRS                        : 6
#      FDS                         : 14
#      FDSE                        : 4
#      LD                          : 96
#      LD_1                        : 51
#      LDC                         : 1
#      ODDR                        : 3
# RAMS                             : 80
#      RAM64X1S                    : 24
#      RAMB16                      : 9
#      RAMB18                      : 5
#      RAMB18SDP                   : 7
#      RAMB36_EXP                  : 35
# Shift Registers                  : 229
#      SRL16                       : 128
#      SRL16E                      : 1
#      SRLC16E                     : 53
#      SRLC32E                     : 47
# Clock Buffers                    : 16
#      BUFG                        : 15
#      BUFGP                       : 1
# IO Buffers                       : 147
#      IBUF                        : 79
#      IBUFDS                      : 2
#      IBUFG                       : 1
#      OBUF                        : 60
#      OBUFDS                      : 5
# Others                           : 29
#      BSCAN_VIRTEX5               : 1
#      IDELAYCTRL                  : 1
#      IODELAY                     : 22
#      PLL_ADV                     : 1
#      TEMAC                       : 2
#      TIMESPEC                    : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx50tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            4096  out of  28800    14%  
 Number of Slice LUTs:                 4949  out of  28800    17%  
    Number used as Logic:              4696  out of  28800    16%  
    Number used as Memory:              253  out of   7680     3%  
       Number used as RAM:               24
       Number used as SRL:              229

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6551
   Number with an unused Flip Flop:    2455  out of   6551    37%  
   Number with an unused LUT:          1602  out of   6551    24%  
   Number of fully used LUT-FF pairs:  2494  out of   6551    38%  
   Number of unique control sets:       373

IO Utilization: 
 Number of IOs:                         166
 Number of bonded IOBs:                 155  out of    480    32%  
    IOB Flip Flops/Latches:              26

Specific Feature Utilization:
 Number of Block RAM/FIFO:               47  out of     60    78%  
    Number using Block RAM only:         47
 Number of BUFG/BUFGCTRLs:               16  out of     32    50%  
 Number of PLL_ADVs:                      1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                                                                         | Clock buffer(FF name)                                                                                                           | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
Inst_CRU/Inst_PLL_ALL/CLKOUT1_BUF                                                                                                                                                                                                                                    | BUFG                                                                                                                            | 116   |
FPGA100M                                                                                                                                                                                                                                                             | IBUFG+BUFG                                                                                                                      | 36    |
Inst_CRU/Inst_PLL_ALL/CLKOUT0_BUF                                                                                                                                                                                                                                    | BUFG                                                                                                                            | 5     |
EMAC_0/rx_client_clk_0_o                                                                                                                                                                                                                                             | BUFG                                                                                                                            | 106   |
EMAC_0/tx_client_clk_0_o                                                                                                                                                                                                                                             | BUFG                                                                                                                            | 1035  |
EMAC_0/tx_phy_clk_0_o                                                                                                                                                                                                                                                | BUFG                                                                                                                            | 11    |
GMII_RX_CLK_0                                                                                                                                                                                                                                                        | IBUF+IODELAY+BUFG                                                                                                               | 10    |
EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUTwe1(EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or000046:O)                                                                                                  | BUFG(*)(EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_31)                          | 32    |
EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/ChecksumTemplate_n_16_and0000(EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/ChecksumTemplate_n_16_and0000_f7:O)                                        | NONE(*)(EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/ChecksumTemplate_n_16)                    | 17    |
Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUF                                                                                                                                                                                                                                    | BUFG                                                                                                                            | 12    |
GMII_RX_CLK_1                                                                                                                                                                                                                                                        | IBUF+IODELAY+BUFG                                                                                                               | 116   |
GTX_CLK_1                                                                                                                                                                                                                                                            | IBUF+BUFG                                                                                                                       | 2688  |
Inst_TEMAC2_example_design/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<6>1(Inst_TEMAC2_example_design/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<6>:O)    | BUFG(*)(Inst_TEMAC2_example_design/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_31)      | 32    |
Inst_TEMAC2_example_design/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/ChecksumTemplate_n_16_and0000(Inst_TEMAC2_example_design/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/ChecksumTemplate_n_16_and000079:O) | NONE(*)(Inst_TEMAC2_example_design/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/ChecksumTemplate_n_16)| 17    |
Inst_TEMAC2_example_design/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUTwe1(Inst_TEMAC2_example_design/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or000046:O)                                                          | BUFG(*)(Inst_TEMAC2_example_design/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_31)      | 32    |
Inst_TEMAC2_example_design/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/ChecksumTemplate_n_16_and0000(Inst_TEMAC2_example_design/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/ChecksumTemplate_n_16_and0000_f7:O)| NONE(*)(Inst_TEMAC2_example_design/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/ChecksumTemplate_n_16)| 17    |
Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                                                                                                                                           | BUFG                                                                                                                            | 159   |
Inst_TEMAC2_example_design/cs_contr/CONTROL0<13>(Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                                                                                                                                 | NONE(*)(Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                       | 1     |
Inst_TEMAC2_example_design/cs_contr/U0/iUPDATE_OUT                                                                                                                                                                                                                   | NONE(Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD)                                                                 | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 7 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                             | Buffer(FF name)                                                                                                                                                                                                                                                       | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Inst_TEMAC2_example_design/v5_emac_ll/tx_reset_1_i(Inst_TEMAC2_example_design/v5_emac_ll/tx_reset_1_i:Q)                                                                                                                                                                                                   | NONE(Inst_TEMAC2_example_design/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/ENABLE_USER_DATA_READ_port_map/usr_data_sel_prev)                                                                                                                                      | 489   |
EMAC_0/v5_emac_ll/tx_reset_0_i(EMAC_0/v5_emac_ll/tx_reset_0_i:Q)                                                                                                                                                                                                                                           | NONE(EMAC_0/Inst_receiver_control/en_or_trigger)                                                                                                                                                                                                                      | 317   |
EMAC_0/reset_i(sync_trigger_1/G3[0].edge_detect_1/rst_b_inv1_INV_0:O)                                                                                                                                                                                                                                      | NONE(EMAC_0/idelayctrl_reset_0_r_1)                                                                                                                                                                                                                                   | 177   |
Inst_TEMAC2_example_design/your_instance_name/N0(Inst_TEMAC2_example_design/your_instance_name/XST_GND:G)                                                                                                                                                                                                  | NONE(Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_POR)                                                                                                                                                                                       | 129   |
Inst_TEMAC2_example_design/cs_contr/CONTROL0<20>(Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE:O)                                                                                                                                                                       | NONE(Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_INPUT_REG_NE0.G_GAND_DLY[0].U_GAND_IREG)                                                      | 128   |
Inst_TEMAC2_example_design/your_instance_name/N1(Inst_TEMAC2_example_design/your_instance_name/XST_VCC:P)                                                                                                                                                                                                  | NONE(Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16)                                                                  | 60    |
EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                | NONE(EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0)                                                                                                                         | 37    |
BUTTONS<0>                                                                                                                                                                                                                                                                                                 | IBUF                                                                                                                                                                                                                                                                  | 35    |
Inst_TEMAC2_example_design/inst_async_trigger/rocs_reset_b_inv(Inst_TEMAC2_example_design/inst_async_trigger/rocs_reset_b_inv1:O)                                                                                                                                                                          | NONE(Inst_TEMAC2_example_design/inst_async_trigger/late_running_counter_us_0)                                                                                                                                                                                         | 32    |
EMAC_0/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(EMAC_0/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                          | NONE(EMAC_0/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0)                                                                                                                                                      | 31    |
Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_0)                                                                            | 31    |
Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_0)                                                                            | 31    |
Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_0)                                                                            | 31    |
Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_0)                                                                            | 31    |
Inst_TEMAC2_example_design/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(Inst_TEMAC2_example_design/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                  | NONE(Inst_TEMAC2_example_design/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0)                                                                                                                                  | 31    |
Inst_TEMAC2_example_design/inst_async_trigger/rocs_reset(Inst_TEMAC2_example_design/inst_async_trigger/rocs_reset:Q)                                                                                                                                                                                       | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                                                                                             | 30    |
Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/N0(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/XST_GND:G)                                                                                                                  | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 28    |
Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/N0(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/XST_GND:G)                                                                                                                  | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 28    |
Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/N0(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/XST_GND:G)                                                                                                                  | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 28    |
Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/N0(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/XST_GND:G)                                                                                                                  | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 28    |
Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                  | NONE(Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0)                                                                                                  | 28    |
Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                          | 26    |
Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                          | 26    |
Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                          | 26    |
Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                          | 26    |
Inst_TEMAC2_example_design/inst_async_trigger/rst_8_bit_fifos(Inst_TEMAC2_example_design/inst_async_trigger/rst_8_bit_fifos:Q)                                                                                                                                                                             | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                                                                                               | 24    |
Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)    | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_0)                                                                              | 21    |
Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)    | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_0)                                                                              | 21    |
Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)    | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_0)                                                                              | 21    |
Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)    | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_0)                                                                              | 21    |
EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                | NONE(EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                                                  | 20    |
EMAC_0/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(EMAC_0/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                          | NONE(EMAC_0/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                                                                               | 16    |
Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)    | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                            | 16    |
Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)    | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                            | 16    |
Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)    | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                            | 16    |
Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)    | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                            | 16    |
Inst_TEMAC2_example_design/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(Inst_TEMAC2_example_design/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                  | NONE(Inst_TEMAC2_example_design/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                                                           | 16    |
Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                  | NONE(Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                           | 14    |
EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/TARGET_EOF_port_map/rst_counter(EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/TARGET_EOF_port_map/count_en_sig_or00001:O)                                                                                                                    | NONE(EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/TARGET_EOF_port_map/COUNT_TRANFERED_BYTES/value_O_0)                                                                                                                                                       | 12    |
Inst_TEMAC2_example_design/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/TARGET_EOF_port_map/rst_counter(Inst_TEMAC2_example_design/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/TARGET_EOF_port_map/count_en_sig_or00001:O)                                                                            | NONE(Inst_TEMAC2_example_design/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/TARGET_EOF_port_map/COUNT_TRANFERED_BYTES/value_O_0)                                                                                                                                   | 12    |
Inst_TEMAC2_example_design/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/TARGET_EOF_port_map/rst_counter(Inst_TEMAC2_example_design/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/TARGET_EOF_port_map/count_en_sig_or00001:O)                                                                            | NONE(Inst_TEMAC2_example_design/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/TARGET_EOF_port_map/COUNT_TRANFERED_BYTES/value_O_0)                                                                                                                                   | 12    |
EMAC_0/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/rst_count(EMAC_0/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/PACKET_RECEIVER_FSM_port_map/rst_count1:O)                                                                                                                                                 | NONE(EMAC_0/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/COUNTER_11B_EN_port_map/value_O_0)                                                                                                                                                                            | 11    |
Inst_TEMAC2_example_design/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/rst_count(Inst_TEMAC2_example_design/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/PACKET_RECEIVER_FSM_port_map/rst_count1:O)                                                                                                         | NONE(Inst_TEMAC2_example_design/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/COUNTER_11B_EN_port_map/value_O_0)                                                                                                                                                        | 11    |
Inst_TEMAC2_example_design/UDP_IP_Core_2/IPv4_PACKET_RECEIVER_port_map/rst_count(Inst_TEMAC2_example_design/UDP_IP_Core_2/IPv4_PACKET_RECEIVER_port_map/PACKET_RECEIVER_FSM_port_map/rst_count1:O)                                                                                                         | NONE(Inst_TEMAC2_example_design/UDP_IP_Core_2/IPv4_PACKET_RECEIVER_port_map/COUNTER_11B_EN_port_map/value_O_0)                                                                                                                                                        | 11    |
Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/iSEL_n(Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/U_SEL_n:O)                                                                                                                                                                                  | NONE(Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET)                                                                                                                                                                                 | 10    |
EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/IPV4_LUT_INDEXER_port_map/rst_counter(EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/IPV4_LUT_INDEXER_port_map/count_en_sig_or00001:O)                                                                                                        | NONE(EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/IPV4_LUT_INDEXER_port_map/LUT_INDEXER_MODULE/value_O_0)                                                                                                                                                    | 7     |
Inst_TEMAC2_example_design/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/IPV4_LUT_INDEXER_port_map/rst_counter(Inst_TEMAC2_example_design/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/IPV4_LUT_INDEXER_port_map/count_en_sig_or00001:O)                                                                | NONE(Inst_TEMAC2_example_design/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/IPV4_LUT_INDEXER_port_map/LUT_INDEXER_MODULE/value_O_0)                                                                                                                                | 7     |
Inst_TEMAC2_example_design/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/IPV4_LUT_INDEXER_port_map/rst_counter(Inst_TEMAC2_example_design/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/IPV4_LUT_INDEXER_port_map/count_en_sig_or00001:O)                                                                | NONE(Inst_TEMAC2_example_design/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/IPV4_LUT_INDEXER_port_map/LUT_INDEXER_MODULE/value_O_0)                                                                                                                                | 7     |
EMAC_0/Inst_receiver_control/rst_fifo(EMAC_0/Inst_receiver_control/rst_fifo:Q)                                                                                                                                                                                                                             | NONE(EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                                                                                                                                     | 6     |
Inst_CRU/fe_rst_sync/arst_b_inv(Inst_CRU/fe_rst_sync/arst_b_inv1_INV_0:O)                                                                                                                                                                                                                                  | NONE(Inst_CRU/fe_rst_sync/d_0)                                                                                                                                                                                                                                        | 4     |
Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR(Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)                                                                                                                              | NONE(Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                                                                                                                                          | 4     |
Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR(Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)                                                                                                                            | NONE(Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                                                                                                                                         | 4     |
Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR(Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)                                                                                                                                    | NONE(Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                                                                                                                             | 4     |
EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                                                                  | NONE(EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                                                     | 2     |
EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                                                                             | NONE(EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                                                        | 2     |
EMAC_0/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(EMAC_0/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                            | NONE(EMAC_0/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                                                                                  | 2     |
EMAC_0/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(EMAC_0/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                                                                                                                                       | NONE(EMAC_0/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                                                                                     | 2     |
Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                             | 2     |
Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                | 2     |
Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                             | 2     |
Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                | 2     |
Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                             | 2     |
Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                | 2     |
Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                             | 2     |
Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                | 2     |
Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)      | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                               | 2     |
Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                 | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                  | 2     |
Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)      | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                               | 2     |
Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                 | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                  | 2     |
Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)      | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                               | 2     |
Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                 | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                  | 2     |
Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)      | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                               | 2     |
Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                 | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                  | 2     |
Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                    | NONE(Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                              | 2     |
Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                               | NONE(Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                                 | 2     |
Inst_TEMAC2_example_design/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(Inst_TEMAC2_example_design/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                    | NONE(Inst_TEMAC2_example_design/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                                                              | 2     |
Inst_TEMAC2_example_design/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(Inst_TEMAC2_example_design/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                                                                                               | NONE(Inst_TEMAC2_example_design/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                                                                 | 2     |
Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/iARM(Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD:Q)                                                                                                                                   | NONE(Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE)                                                                                                                                                                               | 2     |
EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                                                                  | NONE(EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                                                                                                                                     | 1     |
EMAC_0/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(EMAC_0/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                            | NONE(EMAC_0/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                                                                                                                                                                  | 1     |
Inst_TEMAC2_example_design/cs_contr/CONTROL0<13>(Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                                                                                                                                                                       | NONE(Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE)                                                                                                                                                                               | 1     |
Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iSEL_n(Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iSEL_n:O)                                                                                                                                                                                             | NONE(Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD)                                                                                                                                                                                                       | 1     |
Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                                                                                             | 1     |
Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                                                                                             | 1     |
Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                                                                                             | 1     |
Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                                                                                             | 1     |
Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)      | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[0].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                                                                                               | 1     |
Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)      | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[1].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                                                                                               | 1     |
Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)      | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[2].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                                                                                               | 1     |
Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)      | NONE(Inst_TEMAC2_example_design/inst_async_trigger/generate_8b_fifos[3].module_1_8b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                                                                                               | 1     |
Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                    | NONE(Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                                                                                                              | 1     |
Inst_TEMAC2_example_design/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(Inst_TEMAC2_example_design/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                    | NONE(Inst_TEMAC2_example_design/send_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                                                                                                                                              | 1     |
Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse(Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)                                                                                                                      | NONE(Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RISING)                                                                                                                                                                                   | 1     |
Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/iRESET<1>(Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                                                                                                                                              | NONE(Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                                                                                                                            | 1     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 9.989ns (Maximum Frequency: 100.115MHz)
   Minimum input arrival time before clock: 3.049ns
   Maximum output required time after clock: 4.164ns
   Maximum combinational path delay: 2.793ns

=========================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 nS HIGH 15 nS
  Clock period: 7.549ns (frequency: 132.468MHz)
  Total number of paths / destination ports: 3208 / 482
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  23.954ns
  Source:               Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF)
  Destination:          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      7.549ns (Levels of Logic = 8)
  Source Clock:         Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 30.000ns

  Data Path: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF) to Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_TDO_reg (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            34   0.471   1.197  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<0>)
     LUT6:I0->O            1   0.094   0.973  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_164 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_164)
     LUT6:I1->O            1   0.094   0.973  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_111 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_111)
     LUT6:I1->O            1   0.094   0.000  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_6 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_6)
     MUXF7:I1->O           1   0.254   0.480  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7)
     LUT3:I2->O            1   0.094   0.576  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<7>1 (U0/I_NO_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.094   0.576  U0/I_NO_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'Inst_TEMAC2_example_design/your_instance_name'
     begin scope: 'Inst_TEMAC2_example_design/cs_contr'
     LUT6:I4->O            1   0.094   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11 (U0/U_ICON/iTDO_next)
     FDE:D                    -0.018          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      7.549ns (2.774ns logic, 4.775ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 nS
  Clock period: 2.003ns (frequency: 499.251MHz)
  Total number of paths / destination ports: 18 / 18
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.997ns
  Source:               Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Data Path Delay:      2.003ns (Levels of Logic = 1)
  Source Clock:         Inst_TEMAC2_example_design/cs_contr/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 15.000ns

  Data Path: Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD (FF) to Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.471   0.347  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              8   0.238   0.374  U0/U_ICON/U_SYNC/U_iDATA_CMD_n (U0/U_ICON/U_SYNC/iDATA_CMD_n)
     FDR:R                     0.573          U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    ----------------------------------------
    Total                      2.003ns (1.282ns logic, 0.721ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 nS
  Clock period: 1.392ns (frequency: 718.391MHz)
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  13.626ns
  Source:               Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Data Path Delay:      1.392ns (Levels of Logic = 1)
  Source Clock:         Inst_TEMAC2_example_design/cs_contr/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/cs_contr/U0/iUPDATE_OUT rising at 15.000ns

  Data Path: Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD (FF) to Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.471   0.347  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.238   0.336  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                    -0.018          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.392ns (0.709ns logic, 0.683ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: TS_J_TO_D = FROM TIMEGRP "J_CLK" TO TIMEGRP "D_CLK" TIG;
  Clock period: 3.369ns (frequency: 296.824MHz)
  Total number of paths / destination ports: 450 / 243
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  3.351ns
  Source:               Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD (FF)
  Destination:          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Data Path Delay:      3.369ns (Levels of Logic = 32)
  Source Clock:         Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns
  Destination Clock:    GTX_CLK_1 rising at 0.000ns

  Data Path: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD (FF) to Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC16E:CLK->Q        1   1.889   0.336  U_SRLD (muxcy_sel<3>)
     MUXCY_L:S->LO         1   0.372   0.000  U_MUXD (GAND_O)
     end scope: 'I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE'
     begin scope: 'I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE'
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXA (muxcy_lo<0>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXB (muxcy_lo<1>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXC (muxcy_lo<2>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXD (GAND_O)
     end scope: 'I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE'
     begin scope: 'I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE'
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXA (muxcy_lo<0>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXB (muxcy_lo<1>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXC (muxcy_lo<2>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXD (GAND_O)
     end scope: 'I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE'
     begin scope: 'I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE'
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXA (muxcy_lo<0>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXB (muxcy_lo<1>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXC (muxcy_lo<2>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXD (GAND_O)
     end scope: 'I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE'
     begin scope: 'I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE'
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXA (muxcy_lo<0>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXB (muxcy_lo<1>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXC (muxcy_lo<2>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXD (GAND_O)
     end scope: 'I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE'
     begin scope: 'I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE'
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXA (muxcy_lo<0>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXB (muxcy_lo<1>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXC (muxcy_lo<2>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXD (GAND_O)
     end scope: 'I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE'
     begin scope: 'I_PARTIAL_SLICE.U_GAND_SRL_SLICE'
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXA (muxcy_lo<0>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXB (muxcy_lo<1>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXC (muxcy_lo<2>)
     MUXCY_L:CI->LO        1   0.026   0.000  U_MUXD (muxcy_lo<3>)
     MUXCY_L:CI->LO        1   0.148   0.000  I_IS_TERMINATION_SLICE_NE0.U_MUXF (muxcy_lo<4>)
     FDS:D                    -0.018          I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    ----------------------------------------
    Total                      3.369ns (3.033ns logic, 0.336ns route)
                                       (90.0% logic, 10.0% route)

=========================================================================
Timing constraint: TS_D_TO_J = FROM TIMEGRP "D_CLK" TO TIMEGRP "J_CLK" TIG;
  Clock period: 7.549ns (frequency: 132.468MHz)
  Total number of paths / destination ports: 763 / 612
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  7.531ns
  Source:               Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (RAM)
  Destination:          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      7.549ns (Levels of Logic = 8)
  Source Clock:         Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns

  Data Path: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (RAM) to Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_TDO_reg (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36_EXP:REGCLKAU->DOA15    1   2.180   0.973  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<106>)
     LUT6:I1->O            1   0.094   0.973  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_164 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_164)
     LUT6:I1->O            1   0.094   0.973  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_111 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_111)
     LUT6:I1->O            1   0.094   0.000  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_6 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_6)
     MUXF7:I1->O           1   0.254   0.480  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7)
     LUT3:I2->O            1   0.094   0.576  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<7>1 (U0/I_NO_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.094   0.576  U0/I_NO_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'Inst_TEMAC2_example_design/your_instance_name'
     begin scope: 'Inst_TEMAC2_example_design/cs_contr'
     LUT6:I4->O            1   0.094   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11 (U0/U_ICON/iTDO_next)
     FDE:D                    -0.018          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      7.549ns (2.998ns logic, 4.551ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================


Total REAL time to Xst completion: 70.00 secs
Total CPU time to Xst completion: 69.15 secs
 
--> 


Total memory usage is 558356 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  590 (   0 filtered)
Number of infos    :  237 (   0 filtered)

