0.6
2019.1
May 24 2019
15:06:07
C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/impl/timing/xsim/InstructionDecodeTB_time_impl.v,1601225591,verilog,,,,glbl;instruction_decoder;register_file;register_module;register_module_0;register_module_1;register_module_10;register_module_11;register_module_12;register_module_13;register_module_14;register_module_15;register_module_16;register_module_17;register_module_18;register_module_19;register_module_2;register_module_20;register_module_21;register_module_22;register_module_23;register_module_24;register_module_25;register_module_26;register_module_27;register_module_28;register_module_29;register_module_3;register_module_30;register_module_4;register_module_5;register_module_6;register_module_7;register_module_8;register_module_9,,,,,,,,
C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sim_1/new/InstructionDecodeTB.vhd,1601067336,vhdl,,,,instructiondecodetb,,,,,,,,
