Timing Analyzer report for M6502_VGA
Thu May 02 19:37:52 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Video_Clk'
 13. Slow 1200mV 85C Model Setup: 'CLK_50'
 14. Slow 1200mV 85C Model Hold: 'CLK_50'
 15. Slow 1200mV 85C Model Hold: 'Video_Clk'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'Video_Clk'
 24. Slow 1200mV 0C Model Setup: 'CLK_50'
 25. Slow 1200mV 0C Model Hold: 'CLK_50'
 26. Slow 1200mV 0C Model Hold: 'Video_Clk'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'Video_Clk'
 34. Fast 1200mV 0C Model Setup: 'CLK_50'
 35. Fast 1200mV 0C Model Hold: 'CLK_50'
 36. Fast 1200mV 0C Model Hold: 'Video_Clk'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; M6502_VGA                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.9%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets       ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; CLK_50     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_50 }    ;
; Video_Clk  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Video_Clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 124.56 MHz ; 124.56 MHz      ; Video_Clk  ;                                                ;
; 274.05 MHz ; 238.04 MHz      ; CLK_50     ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-----------+--------+----------------+
; Clock     ; Slack  ; End Point TNS  ;
+-----------+--------+----------------+
; Video_Clk ; -7.478 ; -103.195       ;
; CLK_50    ; -2.649 ; -43.494        ;
+-----------+--------+----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-----------+-------+----------------+
; Clock     ; Slack ; End Point TNS  ;
+-----------+-------+----------------+
; CLK_50    ; 0.729 ; 0.000          ;
; Video_Clk ; 0.761 ; 0.000          ;
+-----------+-------+----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-----------+--------+------------------------------+
; Clock     ; Slack  ; End Point TNS                ;
+-----------+--------+------------------------------+
; CLK_50    ; -3.201 ; -86.226                      ;
; Video_Clk ; -3.000 ; -37.201                      ;
+-----------+--------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Video_Clk'                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.478 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; 0.051      ; 8.510      ;
; -7.349 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; 0.052      ; 8.382      ;
; -7.329 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; 0.051      ; 8.361      ;
; -7.274 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; 0.051      ; 8.306      ;
; -7.145 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; 0.051      ; 8.177      ;
; -7.028 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.422      ; 8.451      ;
; -6.950 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; 0.052      ; 7.983      ;
; -6.919 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.407      ; 8.327      ;
; -6.860 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.422      ; 8.283      ;
; -6.760 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.422      ; 8.183      ;
; -6.704 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.407      ; 8.112      ;
; -6.620 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.407      ; 8.028      ;
; -4.721 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.626      ;
; -4.721 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.626      ;
; -4.721 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.626      ;
; -4.721 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.626      ;
; -4.721 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.626      ;
; -4.721 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.626      ;
; -4.721 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.626      ;
; -4.721 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.626      ;
; -4.721 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.626      ;
; -4.671 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.576      ;
; -4.671 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.576      ;
; -4.671 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.576      ;
; -4.671 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.576      ;
; -4.671 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.576      ;
; -4.671 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.576      ;
; -4.671 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.576      ;
; -4.671 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.576      ;
; -4.671 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.576      ;
; -4.542 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.447      ;
; -4.542 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.447      ;
; -4.542 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.447      ;
; -4.542 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.447      ;
; -4.542 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.447      ;
; -4.542 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.447      ;
; -4.542 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.447      ;
; -4.542 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.447      ;
; -4.542 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.447      ;
; -4.506 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.411      ;
; -4.506 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.411      ;
; -4.506 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.411      ;
; -4.506 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.411      ;
; -4.506 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.411      ;
; -4.506 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.411      ;
; -4.506 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.411      ;
; -4.506 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.411      ;
; -4.506 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.411      ;
; -4.449 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.368      ;
; -4.449 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.368      ;
; -4.449 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.368      ;
; -4.449 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.368      ;
; -4.449 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.368      ;
; -4.449 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.368      ;
; -4.449 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.368      ;
; -4.449 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.368      ;
; -4.449 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.368      ;
; -4.449 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.368      ;
; -4.399 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.318      ;
; -4.399 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.318      ;
; -4.399 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.318      ;
; -4.399 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.318      ;
; -4.399 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.318      ;
; -4.399 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.318      ;
; -4.399 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.318      ;
; -4.399 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.318      ;
; -4.399 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.318      ;
; -4.399 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.318      ;
; -4.367 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.272      ;
; -4.367 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.272      ;
; -4.367 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.272      ;
; -4.367 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.272      ;
; -4.367 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.272      ;
; -4.367 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.272      ;
; -4.367 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.272      ;
; -4.367 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.272      ;
; -4.367 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.272      ;
; -4.318 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.223      ;
; -4.318 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.223      ;
; -4.318 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.223      ;
; -4.318 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.223      ;
; -4.318 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.223      ;
; -4.318 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.223      ;
; -4.318 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.223      ;
; -4.318 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.223      ;
; -4.318 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.096     ; 5.223      ;
; -4.270 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.189      ;
; -4.270 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.189      ;
; -4.270 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.189      ;
; -4.270 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.189      ;
; -4.270 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.189      ;
; -4.270 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.189      ;
; -4.270 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.189      ;
; -4.270 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.189      ;
; -4.270 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.189      ;
; -4.270 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.189      ;
; -4.234 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.153      ;
; -4.234 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.153      ;
; -4.234 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.153      ;
; -4.234 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.082     ; 5.153      ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_50'                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.649 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[7]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[6]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.089     ; 3.476      ;
; -2.602 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[3]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[7]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[6]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[5]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[4]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.090     ; 3.428      ;
; -0.756 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.291      ; 2.075      ;
; -0.730 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.307      ; 2.065      ;
; -0.651 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.292      ; 1.971      ;
; -0.623 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.306      ; 1.957      ;
; -0.600 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.291      ; 1.919      ;
; -0.583 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.306      ; 1.917      ;
; -0.563 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.292      ; 1.883      ;
; -0.398 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.306      ; 1.732      ;
; -0.380 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.292      ; 1.700      ;
; -0.379 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.292      ; 1.699      ;
; -0.361 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.291      ; 1.680      ;
; -0.354 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.307      ; 1.689      ;
; -0.346 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.291      ; 1.665      ;
; -0.345 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.306      ; 1.679      ;
; -0.344 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.306      ; 1.678      ;
; -0.340 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.292      ; 1.660      ;
; -0.336 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.291      ; 1.655      ;
; -0.327 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.291      ; 1.646      ;
; -0.316 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.307      ; 1.651      ;
; -0.315 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.307      ; 1.650      ;
; -0.301 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.307      ; 1.636      ;
; -0.288 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.292      ; 1.608      ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_50'                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.729 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.483      ; 1.506      ;
; 0.741 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.497      ; 1.532      ;
; 0.742 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.497      ; 1.533      ;
; 0.750 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.482      ; 1.526      ;
; 0.772 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.483      ; 1.549      ;
; 0.774 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.497      ; 1.565      ;
; 0.781 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.482      ; 1.557      ;
; 0.784 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.482      ; 1.560      ;
; 0.794 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.496      ; 1.584      ;
; 0.800 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.496      ; 1.590      ;
; 0.804 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.482      ; 1.580      ;
; 0.804 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.497      ; 1.595      ;
; 0.842 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.483      ; 1.619      ;
; 0.843 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.483      ; 1.620      ;
; 0.862 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.496      ; 1.652      ;
; 0.959 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.483      ; 1.736      ;
; 0.980 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.496      ; 1.770      ;
; 0.991 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.482      ; 1.767      ;
; 1.008 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.496      ; 1.798      ;
; 1.058 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.483      ; 1.835      ;
; 1.117 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.497      ; 1.908      ;
; 1.141 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.482      ; 1.917      ;
; 3.089 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[3]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[7]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[6]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[5]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[4]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.001      ; 3.301      ;
; 3.137 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[7]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[6]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.350      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Video_Clk'                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.761 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.055      ;
; 0.763 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.059      ;
; 0.768 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.101      ; 1.081      ;
; 0.786 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.079      ;
; 0.786 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.079      ;
; 0.787 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.081      ;
; 0.819 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.113      ;
; 0.821 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.114      ;
; 0.832 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.126      ;
; 0.841 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.135      ;
; 0.963 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.256      ;
; 0.968 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.261      ;
; 0.974 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.268      ;
; 0.979 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.272      ;
; 1.054 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.088      ; 1.354      ;
; 1.099 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.590      ; 1.901      ;
; 1.116 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.411      ;
; 1.126 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.420      ;
; 1.126 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.420      ;
; 1.135 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.429      ;
; 1.141 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.434      ;
; 1.141 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.434      ;
; 1.148 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.442      ;
; 1.157 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.451      ;
; 1.179 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.473      ;
; 1.180 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.474      ;
; 1.182 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.475      ;
; 1.187 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.481      ;
; 1.188 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.482      ;
; 1.189 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.483      ;
; 1.191 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.484      ;
; 1.247 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.541      ;
; 1.248 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.542      ;
; 1.256 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.550      ;
; 1.257 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.551      ;
; 1.266 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.560      ;
; 1.272 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.565      ;
; 1.272 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.565      ;
; 1.276 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.569      ;
; 1.281 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.574      ;
; 1.288 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.582      ;
; 1.297 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.591      ;
; 1.307 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.088      ; 1.607      ;
; 1.317 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.610      ;
; 1.318 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.612      ;
; 1.319 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.613      ;
; 1.320 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.614      ;
; 1.322 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.615      ;
; 1.323 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.616      ;
; 1.327 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.621      ;
; 1.327 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.620      ;
; 1.328 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.622      ;
; 1.329 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.623      ;
; 1.329 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.623      ;
; 1.331 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.624      ;
; 1.333 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.626      ;
; 1.336 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.629      ;
; 1.345 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.604      ; 2.161      ;
; 1.387 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.681      ;
; 1.388 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.682      ;
; 1.396 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.690      ;
; 1.406 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.699      ;
; 1.412 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.705      ;
; 1.416 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.710      ;
; 1.421 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.714      ;
; 1.428 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.722      ;
; 1.457 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.750      ;
; 1.458 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.752      ;
; 1.459 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.753      ;
; 1.460 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.754      ;
; 1.462 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.755      ;
; 1.463 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.756      ;
; 1.467 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.761      ;
; 1.468 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.762      ;
; 1.469 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.763      ;
; 1.471 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.764      ;
; 1.527 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.821      ;
; 1.546 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.839      ;
; 1.552 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.845      ;
; 1.561 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.854      ;
; 1.598 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.892      ;
; 1.599 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.893      ;
; 1.600 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.894      ;
; 1.602 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.895      ;
; 1.606 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 0.000        ; -0.399     ; 1.419      ;
; 1.607 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.901      ;
; 1.608 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 1.902      ;
; 1.609 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.902      ;
; 1.615 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 0.000        ; -0.399     ; 1.428      ;
; 1.662 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.955      ;
; 1.691 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.984      ;
; 1.692 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.081      ; 1.985      ;
; 1.738 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 2.032      ;
; 1.739 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.082      ; 2.033      ;
; 1.746 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 0.000        ; -0.399     ; 1.559      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 131.94 MHz ; 131.94 MHz      ; Video_Clk  ;                                                ;
; 301.93 MHz ; 238.04 MHz      ; CLK_50     ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; Video_Clk ; -6.976 ; -96.398       ;
; CLK_50    ; -2.312 ; -38.089       ;
+-----------+--------+---------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; CLK_50    ; 0.672 ; 0.000         ;
; Video_Clk ; 0.706 ; 0.000         ;
+-----------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-----------+--------+-----------------------------+
; Clock     ; Slack  ; End Point TNS               ;
+-----------+--------+-----------------------------+
; CLK_50    ; -3.201 ; -86.226                     ;
; Video_Clk ; -3.000 ; -37.201                     ;
+-----------+--------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Video_Clk'                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.976 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; 0.075      ; 8.033      ;
; -6.835 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; 0.076      ; 7.893      ;
; -6.830 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; 0.075      ; 7.887      ;
; -6.792 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; 0.075      ; 7.849      ;
; -6.678 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; 0.075      ; 7.735      ;
; -6.579 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.403      ; 7.984      ;
; -6.499 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; 0.076      ; 7.557      ;
; -6.498 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.390      ; 7.890      ;
; -6.447 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.403      ; 7.852      ;
; -6.347 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.403      ; 7.752      ;
; -6.179 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.390      ; 7.571      ;
; -6.175 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.390      ; 7.567      ;
; -4.410 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.327      ;
; -4.410 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.327      ;
; -4.410 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.327      ;
; -4.410 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.327      ;
; -4.410 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.327      ;
; -4.410 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.327      ;
; -4.410 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.327      ;
; -4.410 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.327      ;
; -4.410 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.327      ;
; -4.356 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.273      ;
; -4.356 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.273      ;
; -4.356 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.273      ;
; -4.356 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.273      ;
; -4.356 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.273      ;
; -4.356 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.273      ;
; -4.356 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.273      ;
; -4.356 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.273      ;
; -4.356 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.273      ;
; -4.235 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.152      ;
; -4.235 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.152      ;
; -4.235 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.152      ;
; -4.235 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.152      ;
; -4.235 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.152      ;
; -4.235 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.152      ;
; -4.235 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.152      ;
; -4.235 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.152      ;
; -4.235 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.152      ;
; -4.205 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.122      ;
; -4.205 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.122      ;
; -4.205 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.122      ;
; -4.205 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.122      ;
; -4.205 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.122      ;
; -4.205 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.122      ;
; -4.205 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.122      ;
; -4.205 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.122      ;
; -4.205 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.122      ;
; -4.163 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 5.092      ;
; -4.163 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 5.092      ;
; -4.163 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 5.092      ;
; -4.163 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 5.092      ;
; -4.163 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 5.092      ;
; -4.163 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 5.092      ;
; -4.163 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 5.092      ;
; -4.163 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 5.092      ;
; -4.163 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 5.092      ;
; -4.163 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 5.092      ;
; -4.109 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 5.038      ;
; -4.109 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 5.038      ;
; -4.109 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 5.038      ;
; -4.109 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 5.038      ;
; -4.109 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 5.038      ;
; -4.109 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 5.038      ;
; -4.109 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 5.038      ;
; -4.109 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 5.038      ;
; -4.109 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 5.038      ;
; -4.109 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 5.038      ;
; -4.088 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.005      ;
; -4.088 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.005      ;
; -4.088 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.005      ;
; -4.088 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.005      ;
; -4.088 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.005      ;
; -4.088 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.005      ;
; -4.088 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.005      ;
; -4.088 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.005      ;
; -4.088 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 5.005      ;
; -4.038 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 4.955      ;
; -4.038 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 4.955      ;
; -4.038 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 4.955      ;
; -4.038 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 4.955      ;
; -4.038 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 4.955      ;
; -4.038 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 4.955      ;
; -4.038 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 4.955      ;
; -4.038 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 4.955      ;
; -4.038 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.085     ; 4.955      ;
; -3.988 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.917      ;
; -3.988 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.917      ;
; -3.988 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.917      ;
; -3.988 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.917      ;
; -3.988 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.917      ;
; -3.988 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.917      ;
; -3.988 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.917      ;
; -3.988 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.917      ;
; -3.988 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.917      ;
; -3.988 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.917      ;
; -3.958 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.887      ;
; -3.958 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.887      ;
; -3.958 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.887      ;
; -3.958 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.073     ; 4.887      ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_50'                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.312 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.079     ; 3.157      ;
; -2.312 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.079     ; 3.157      ;
; -2.312 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.079     ; 3.157      ;
; -2.312 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.079     ; 3.157      ;
; -2.312 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[7]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.079     ; 3.157      ;
; -2.312 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[6]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.079     ; 3.157      ;
; -2.312 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.079     ; 3.157      ;
; -2.312 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.079     ; 3.157      ;
; -2.275 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[3]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[7]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[6]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[5]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[4]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.080     ; 3.119      ;
; -0.708 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.257      ; 1.984      ;
; -0.685 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.271      ; 1.975      ;
; -0.601 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.258      ; 1.878      ;
; -0.593 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.270      ; 1.882      ;
; -0.552 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.257      ; 1.828      ;
; -0.546 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.270      ; 1.835      ;
; -0.522 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.258      ; 1.799      ;
; -0.366 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.270      ; 1.655      ;
; -0.338 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.258      ; 1.615      ;
; -0.335 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.258      ; 1.612      ;
; -0.326 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.257      ; 1.602      ;
; -0.323 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.271      ; 1.613      ;
; -0.313 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.257      ; 1.589      ;
; -0.313 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.270      ; 1.602      ;
; -0.307 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.257      ; 1.583      ;
; -0.307 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.270      ; 1.596      ;
; -0.305 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.258      ; 1.582      ;
; -0.290 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.257      ; 1.566      ;
; -0.284 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.271      ; 1.574      ;
; -0.278 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.271      ; 1.568      ;
; -0.275 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.271      ; 1.565      ;
; -0.259 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.258      ; 1.536      ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_50'                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.672 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.426      ; 1.368      ;
; 0.674 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.438      ; 1.382      ;
; 0.677 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.438      ; 1.385      ;
; 0.686 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.425      ; 1.381      ;
; 0.709 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.426      ; 1.405      ;
; 0.713 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.438      ; 1.421      ;
; 0.716 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.425      ; 1.411      ;
; 0.721 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.425      ; 1.416      ;
; 0.730 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.437      ; 1.437      ;
; 0.738 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.437      ; 1.445      ;
; 0.739 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.425      ; 1.434      ;
; 0.741 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.438      ; 1.449      ;
; 0.776 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.426      ; 1.472      ;
; 0.776 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.426      ; 1.472      ;
; 0.797 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.437      ; 1.504      ;
; 0.874 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.426      ; 1.570      ;
; 0.894 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.437      ; 1.601      ;
; 0.896 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.425      ; 1.591      ;
; 0.920 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.437      ; 1.627      ;
; 0.957 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.426      ; 1.653      ;
; 1.018 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.438      ; 1.726      ;
; 1.044 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.425      ; 1.739      ;
; 2.813 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[3]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[7]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[6]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[5]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[4]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.000      ; 3.003      ;
; 2.853 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[7]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[6]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.002      ; 3.045      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Video_Clk'                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.706 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 0.974      ;
; 0.708 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 0.977      ;
; 0.712 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 0.980      ;
; 0.716 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.092      ; 1.003      ;
; 0.728 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 0.995      ;
; 0.729 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 0.996      ;
; 0.730 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 0.998      ;
; 0.764 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.032      ;
; 0.765 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.032      ;
; 0.780 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.048      ;
; 0.789 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.057      ;
; 0.876 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.143      ;
; 0.884 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.151      ;
; 0.885 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.152      ;
; 0.892 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.160      ;
; 0.936 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.078      ; 1.209      ;
; 0.949 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.555      ; 1.699      ;
; 1.028 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.296      ;
; 1.030 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.298      ;
; 1.033 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.301      ;
; 1.046 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.314      ;
; 1.049 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.317      ;
; 1.050 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.317      ;
; 1.051 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.318      ;
; 1.064 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.332      ;
; 1.083 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.351      ;
; 1.084 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.351      ;
; 1.084 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.352      ;
; 1.098 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.366      ;
; 1.099 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.366      ;
; 1.099 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.367      ;
; 1.102 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.370      ;
; 1.121 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.389      ;
; 1.128 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.396      ;
; 1.129 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.396      ;
; 1.144 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.411      ;
; 1.144 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.411      ;
; 1.150 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.418      ;
; 1.152 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.420      ;
; 1.155 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.423      ;
; 1.171 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.439      ;
; 1.172 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.078      ; 1.445      ;
; 1.172 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.439      ;
; 1.180 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.447      ;
; 1.186 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.454      ;
; 1.188 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.455      ;
; 1.195 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.567      ; 1.957      ;
; 1.204 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.471      ;
; 1.205 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.473      ;
; 1.206 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.473      ;
; 1.206 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.474      ;
; 1.209 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.477      ;
; 1.220 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.488      ;
; 1.221 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.488      ;
; 1.221 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.489      ;
; 1.224 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.492      ;
; 1.233 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.500      ;
; 1.238 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.506      ;
; 1.243 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.511      ;
; 1.245 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.512      ;
; 1.250 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.518      ;
; 1.260 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.527      ;
; 1.266 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.533      ;
; 1.267 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.535      ;
; 1.272 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.540      ;
; 1.293 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.561      ;
; 1.294 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.561      ;
; 1.302 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.569      ;
; 1.327 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.595      ;
; 1.328 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.596      ;
; 1.328 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.595      ;
; 1.331 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.599      ;
; 1.342 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.610      ;
; 1.343 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.611      ;
; 1.343 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.610      ;
; 1.346 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.614      ;
; 1.355 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.622      ;
; 1.365 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.633      ;
; 1.382 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.649      ;
; 1.388 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.655      ;
; 1.416 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.683      ;
; 1.433 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.700      ;
; 1.449 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.717      ;
; 1.450 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.718      ;
; 1.450 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.717      ;
; 1.453 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.721      ;
; 1.465 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.733      ;
; 1.468 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.736      ;
; 1.483 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 0.000        ; -0.381     ; 1.297      ;
; 1.499 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 0.000        ; -0.381     ; 1.313      ;
; 1.510 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.777      ;
; 1.540 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.807      ;
; 1.555 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.822      ;
; 1.564 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.072      ; 1.831      ;
; 1.572 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.840      ;
; 1.575 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.073      ; 1.843      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; Video_Clk ; -3.017 ; -32.641       ;
; CLK_50    ; -0.341 ; -5.320        ;
+-----------+--------+---------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; CLK_50    ; 0.240 ; 0.000         ;
; Video_Clk ; 0.305 ; 0.000         ;
+-----------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-----------+--------+-----------------------------+
; Clock     ; Slack  ; End Point TNS               ;
+-----------+--------+-----------------------------+
; CLK_50    ; -3.000 ; -37.002                     ;
; Video_Clk ; -3.000 ; -33.012                     ;
+-----------+--------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Video_Clk'                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.017 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; -0.022     ; 3.962      ;
; -2.941 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; -0.022     ; 3.886      ;
; -2.936 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; -0.022     ; 3.881      ;
; -2.912 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; -0.021     ; 3.858      ;
; -2.692 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.160      ; 3.839      ;
; -2.641 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; -0.022     ; 3.586      ;
; -2.606 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; CLK_50       ; Video_Clk   ; 1.000        ; -0.021     ; 3.552      ;
; -2.595 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.153      ; 3.735      ;
; -2.588 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.160      ; 3.735      ;
; -2.541 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1]                               ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.160      ; 3.688      ;
; -2.444 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.153      ; 3.584      ;
; -2.439 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.153      ; 3.579      ;
; -1.537 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.481      ;
; -1.537 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.481      ;
; -1.537 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.481      ;
; -1.537 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.481      ;
; -1.537 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.481      ;
; -1.537 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.481      ;
; -1.537 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.481      ;
; -1.537 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.481      ;
; -1.537 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.481      ;
; -1.524 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.468      ;
; -1.524 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.468      ;
; -1.524 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.468      ;
; -1.524 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.468      ;
; -1.524 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.468      ;
; -1.524 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.468      ;
; -1.524 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.468      ;
; -1.524 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.468      ;
; -1.524 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.468      ;
; -1.458 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.402      ;
; -1.458 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.402      ;
; -1.458 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.402      ;
; -1.458 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.402      ;
; -1.458 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.402      ;
; -1.458 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.402      ;
; -1.458 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.402      ;
; -1.458 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.402      ;
; -1.458 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.402      ;
; -1.445 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.389      ;
; -1.445 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.389      ;
; -1.445 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.389      ;
; -1.445 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.389      ;
; -1.445 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.389      ;
; -1.445 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.389      ;
; -1.445 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.389      ;
; -1.445 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.389      ;
; -1.445 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.389      ;
; -1.410 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.354      ;
; -1.410 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.354      ;
; -1.410 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.354      ;
; -1.410 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.354      ;
; -1.410 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.354      ;
; -1.410 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.354      ;
; -1.410 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.354      ;
; -1.410 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.354      ;
; -1.410 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.354      ;
; -1.378 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.322      ;
; -1.378 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.322      ;
; -1.378 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.322      ;
; -1.378 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.322      ;
; -1.378 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.322      ;
; -1.378 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.322      ;
; -1.378 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.322      ;
; -1.378 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.322      ;
; -1.378 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.043     ; 2.322      ;
; -1.355 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.306      ;
; -1.355 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.306      ;
; -1.355 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.306      ;
; -1.355 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.306      ;
; -1.355 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.306      ;
; -1.355 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.306      ;
; -1.355 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.306      ;
; -1.355 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.306      ;
; -1.355 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.306      ;
; -1.355 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.306      ;
; -1.342 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.293      ;
; -1.342 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.293      ;
; -1.342 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.293      ;
; -1.342 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.293      ;
; -1.342 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.293      ;
; -1.342 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.293      ;
; -1.342 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.293      ;
; -1.342 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.293      ;
; -1.342 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.293      ;
; -1.342 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.293      ;
; -1.315 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.151      ; 2.453      ;
; -1.302 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Video_Clk    ; Video_Clk   ; 1.000        ; 0.151      ; 2.440      ;
; -1.276 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.227      ;
; -1.276 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.227      ;
; -1.276 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.227      ;
; -1.276 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.227      ;
; -1.276 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.227      ;
; -1.276 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.227      ;
; -1.276 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.227      ;
; -1.276 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.227      ;
; -1.276 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.227      ;
; -1.276 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.227      ;
; -1.263 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.214      ;
; -1.263 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]                                  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Video_Clk    ; Video_Clk   ; 1.000        ; -0.036     ; 2.214      ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_50'                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.341 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[7]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[6]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.048     ; 1.248      ;
; -0.324 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[3]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[7]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[6]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[5]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[4]                          ; CLK_50       ; CLK_50      ; 1.000        ; -0.047     ; 1.232      ;
; 0.148  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.132      ; 0.973      ;
; 0.164  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.140      ; 0.965      ;
; 0.213  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.133      ; 0.909      ;
; 0.232  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.139      ; 0.896      ;
; 0.244  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.139      ; 0.884      ;
; 0.258  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.133      ; 0.864      ;
; 0.270  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.132      ; 0.851      ;
; 0.283  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.139      ; 0.845      ;
; 0.295  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.133      ; 0.827      ;
; 0.295  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.133      ; 0.827      ;
; 0.331  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.139      ; 0.797      ;
; 0.336  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.132      ; 0.785      ;
; 0.338  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.140      ; 0.791      ;
; 0.346  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.139      ; 0.782      ;
; 0.349  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.132      ; 0.772      ;
; 0.351  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.132      ; 0.770      ;
; 0.357  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.140      ; 0.772      ;
; 0.371  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.133      ; 0.751      ;
; 0.389  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.133      ; 0.733      ;
; 0.390  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.132      ; 0.731      ;
; 0.391  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.140      ; 0.738      ;
; 0.398  ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 1.000        ; 0.140      ; 0.731      ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_50'                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.240 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.237      ; 0.621      ;
; 0.241 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.237      ; 0.622      ;
; 0.249 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.229      ; 0.622      ;
; 0.250 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.230      ; 0.624      ;
; 0.266 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.230      ; 0.640      ;
; 0.271 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.236      ; 0.651      ;
; 0.271 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.237      ; 0.652      ;
; 0.273 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.229      ; 0.646      ;
; 0.280 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.237      ; 0.661      ;
; 0.284 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.229      ; 0.657      ;
; 0.287 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.229      ; 0.660      ;
; 0.291 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.236      ; 0.671      ;
; 0.326 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.236      ; 0.706      ;
; 0.326 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.230      ; 0.700      ;
; 0.327 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.230      ; 0.701      ;
; 0.352 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.229      ; 0.725      ;
; 0.371 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.230      ; 0.745      ;
; 0.377 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.236      ; 0.757      ;
; 0.387 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.236      ; 0.767      ;
; 0.395 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.230      ; 0.769      ;
; 0.433 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8]                                                        ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.237      ; 0.814      ;
; 0.446 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]                                                           ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; Video_Clk    ; CLK_50      ; 0.000        ; 0.229      ; 0.819      ;
; 1.049 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[3]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[7]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[6]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[5]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~porta_we_reg       ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[4]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.012      ; 1.151      ;
; 1.068 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[7]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[6]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a4~portb_address_reg0 ; DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4]                          ; CLK_50       ; CLK_50      ; 0.000        ; 0.011      ; 1.169      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Video_Clk'                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.305 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.428      ;
; 0.310 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.044      ; 0.438      ;
; 0.317 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.438      ;
; 0.337 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.457      ;
; 0.337 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.457      ;
; 0.346 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.466      ;
; 0.348 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.468      ;
; 0.374 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.494      ;
; 0.375 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.495      ;
; 0.378 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.498      ;
; 0.380 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.500      ;
; 0.423 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.044      ; 0.551      ;
; 0.454 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.575      ;
; 0.460 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.233      ; 0.777      ;
; 0.465 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.586      ;
; 0.468 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.588      ;
; 0.476 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.596      ;
; 0.479 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.599      ;
; 0.493 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.613      ;
; 0.495 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.615      ;
; 0.495 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.615      ;
; 0.495 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.615      ;
; 0.495 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.615      ;
; 0.498 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.618      ;
; 0.498 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.618      ;
; 0.498 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.618      ;
; 0.517 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.638      ;
; 0.520 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.641      ;
; 0.523 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.044      ; 0.652      ;
; 0.527 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.647      ;
; 0.529 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.649      ;
; 0.529 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.649      ;
; 0.531 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.653      ;
; 0.536 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.656      ;
; 0.538 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.658      ;
; 0.542 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.662      ;
; 0.545 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.665      ;
; 0.558 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.678      ;
; 0.561 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.681      ;
; 0.561 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.681      ;
; 0.561 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.681      ;
; 0.561 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.681      ;
; 0.564 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.684      ;
; 0.564 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.684      ;
; 0.564 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.684      ;
; 0.583 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.703      ;
; 0.584 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.704      ;
; 0.586 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.706      ;
; 0.586 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.706      ;
; 0.589 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.709      ;
; 0.590 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.710      ;
; 0.595 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.715      ;
; 0.598 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.718      ;
; 0.599 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|video            ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.240      ; 0.923      ;
; 0.599 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.719      ;
; 0.608 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[4]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.728      ;
; 0.624 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.744      ;
; 0.627 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.747      ;
; 0.627 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.747      ;
; 0.627 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.747      ;
; 0.627 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[5]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.747      ;
; 0.630 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.750      ;
; 0.630 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.750      ;
; 0.630 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[6]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.750      ;
; 0.649 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[3]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.769      ;
; 0.651 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.771      ;
; 0.652 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[5] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.772      ;
; 0.654 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[6] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.774      ;
; 0.659 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; Video_Clk    ; Video_Clk   ; 0.000        ; -0.158     ; 0.585      ;
; 0.661 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.781      ;
; 0.662 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; Video_Clk    ; Video_Clk   ; 0.000        ; -0.158     ; 0.588      ;
; 0.664 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[1] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.784      ;
; 0.669 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.789      ;
; 0.690 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.810      ;
; 0.693 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[1]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.813      ;
; 0.693 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[2]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[9]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.813      ;
; 0.693 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[2] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[9] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.813      ;
; 0.693 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[7]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.813      ;
; 0.696 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[0]    ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|horizCount[8]    ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.816      ;
; 0.697 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|n_vSync          ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.044      ; 0.825      ;
; 0.717 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[7] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.837      ;
; 0.720 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[4] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[8] ; Video_Clk    ; Video_Clk   ; 0.000        ; 0.036      ; 0.840      ;
; 0.725 ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[0] ; UK101TextDisplay_svga_800x600:UK101_SVGA_64x32|vertLineCount[3] ; Video_Clk    ; Video_Clk   ; 0.000        ; -0.158     ; 0.651      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -7.478   ; 0.240 ; N/A      ; N/A     ; -3.201              ;
;  CLK_50          ; -2.649   ; 0.240 ; N/A      ; N/A     ; -3.201              ;
;  Video_Clk       ; -7.478   ; 0.305 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -146.689 ; 0.0   ; 0.0      ; 0.0     ; -123.427            ;
;  CLK_50          ; -43.494  ; 0.000 ; N/A      ; N/A     ; -86.226             ;
;  Video_Clk       ; -103.195 ; 0.000 ; N/A      ; N/A     ; -37.201             ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; dataOut[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dataOut[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dataOut[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dataOut[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dataOut[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dataOut[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dataOut[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dataOut[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[8]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[9]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[10]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[11]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[12]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[13]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[14]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[15]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[16]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[17]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; n_reset                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; n_dispRamCS             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; n_memWR                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK_50                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuDataOut[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuAddress[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuAddress[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuAddress[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuAddress[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuAddress[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuAddress[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuAddress[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuAddress[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuAddress[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuAddress[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuAddress[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuDataOut[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuDataOut[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuDataOut[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuDataOut[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuDataOut[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuDataOut[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cpuDataOut[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Video_Clk               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dataOut[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dataOut[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dataOut[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; dataOut[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dataOut[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; dataOut[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dataOut[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dataOut[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; VoutVect[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VoutVect[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; VoutVect[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VoutVect[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; VoutVect[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[16]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VoutVect[17]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dataOut[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dataOut[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dataOut[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; dataOut[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dataOut[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; dataOut[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dataOut[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dataOut[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; VoutVect[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; VoutVect[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; VoutVect[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; VoutVect[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; VoutVect[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[16]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[17]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dataOut[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dataOut[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dataOut[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; dataOut[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dataOut[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; dataOut[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dataOut[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dataOut[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VoutVect[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; VoutVect[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VoutVect[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; VoutVect[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; VoutVect[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VoutVect[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; VoutVect[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[16]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VoutVect[17]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; CLK_50     ; CLK_50    ; 16       ; 0        ; 0        ; 0        ;
; Video_Clk  ; CLK_50    ; 22       ; 0        ; 0        ; 0        ;
; CLK_50     ; Video_Clk ; 1146     ; 0        ; 0        ; 0        ;
; Video_Clk  ; Video_Clk ; 1683     ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; CLK_50     ; CLK_50    ; 16       ; 0        ; 0        ; 0        ;
; Video_Clk  ; CLK_50    ; 22       ; 0        ; 0        ; 0        ;
; CLK_50     ; Video_Clk ; 1146     ; 0        ; 0        ; 0        ;
; Video_Clk  ; Video_Clk ; 1683     ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 21    ; 21   ;
; Unconstrained Input Port Paths  ; 34    ; 34   ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 21    ; 21   ;
+---------------------------------+-------+------+


+--------------------------------------------+
; Clock Status Summary                       ;
+-----------+-----------+------+-------------+
; Target    ; Clock     ; Type ; Status      ;
+-----------+-----------+------+-------------+
; CLK_50    ; CLK_50    ; Base ; Constrained ;
; Video_Clk ; Video_Clk ; Base ; Constrained ;
+-----------+-----------+------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; cpuAddress[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_dispRamCS    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_memWR        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; VoutVect[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; cpuAddress[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuAddress[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpuDataOut[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_dispRamCS    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_memWR        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; VoutVect[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataOut[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu May 02 19:37:47 2019
Info: Command: quartus_sta M6502_VGA -c M6502_VGA
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'M6502_VGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_50 CLK_50
    Info (332105): create_clock -period 1.000 -name Video_Clk Video_Clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.478
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.478            -103.195 Video_Clk 
    Info (332119):    -2.649             -43.494 CLK_50 
Info (332146): Worst-case hold slack is 0.729
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.729               0.000 CLK_50 
    Info (332119):     0.761               0.000 Video_Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -86.226 CLK_50 
    Info (332119):    -3.000             -37.201 Video_Clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.976
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.976             -96.398 Video_Clk 
    Info (332119):    -2.312             -38.089 CLK_50 
Info (332146): Worst-case hold slack is 0.672
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.672               0.000 CLK_50 
    Info (332119):     0.706               0.000 Video_Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -86.226 CLK_50 
    Info (332119):    -3.000             -37.201 Video_Clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.017
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.017             -32.641 Video_Clk 
    Info (332119):    -0.341              -5.320 CLK_50 
Info (332146): Worst-case hold slack is 0.240
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.240               0.000 CLK_50 
    Info (332119):     0.305               0.000 Video_Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -37.002 CLK_50 
    Info (332119):    -3.000             -33.012 Video_Clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 606 megabytes
    Info: Processing ended: Thu May 02 19:37:52 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


