# CPU_Project
A SystemVerilog-based verification environment for the ZhenCPU, including FSM, ALU, register, memory testing, waveform analysis, and functional coverage.

##  Overview
ZhenCPU is a simplified CPU designed for instruction-level execution and hardware verification learning.  
This repository contains:

- RTL source code (SystemVerilog)
- Self-checking testbenches
- Waveform analysis
- Functional coverage reports
- Instruction program testing

##  CPU Modules
- **ALU** â€“ arithmetic & logic operations  
- **MUX Units**  
- **Register File**  
- **Controller** â€“ FSM-based instruction control  
- **Memory** â€“ 8-bit data, 5-bit address  
- **Program Counter**

##  Verification Features
âœ” Module-level testbenches  
âœ” CPU integration testing  
âœ” Directed + randomized stimulus  
âœ” Waveform tracing (VCD/FSDB)  
âœ” Functional coverage (FSM, opcodes, ALU paths)  
âœ” Simulation logs for debugging  

## ğŸ“ Project Structure
  src/ # RTL modules
  tb/ # Testbenches
  programs/ # Instruction tests
  waves/ # Waveform screenshots
  coverage/ # Coverage reports


  
