<stg><name>get_result</name>


<trans_list>

<trans id="85" from="1" to="2">
<condition id="34">
<or_exp><and_exp><literal name="p_Repl2_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="1" to="4">
<condition id="33">
<or_exp><and_exp><literal name="p_Repl2_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="2" to="3">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="3" to="7">
<condition id="38">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="3" to="9">
<condition id="37">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="4" to="5">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="5" to="6">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="6" to="7">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="7" to="8">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="8" to="8">
<condition id="46">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="8" to="9">
<condition id="47">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="9" to="9">
<condition id="51">
<or_exp><and_exp><literal name="p_Repl2_4" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
:0  %CompleteRegister_m_c_1 = call i72 @_ssdm_op_Read.ap_auto.i72(i72 %CompleteRegister_m_cr_V_read)

]]></Node>
<StgValue><ssdm name="CompleteRegister_m_c_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="128" op_0_bw="72">
<![CDATA[
:1  %CompleteRegister_m_c = sext i72 %CompleteRegister_m_c_1 to i128

]]></Node>
<StgValue><ssdm name="CompleteRegister_m_c"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="1" op_0_bw="1" op_1_bw="72" op_2_bw="32">
<![CDATA[
:2  %p_Repl2_4 = call i1 @_ssdm_op_BitSelect.i1.i72.i32(i72 %CompleteRegister_m_c_1, i32 71)

]]></Node>
<StgValue><ssdm name="p_Repl2_4"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %p_Repl2_4, label %._crit_edge.0_ifconv, label %.preheader704.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="p_Repl2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.0_ifconv:0  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i72.i32.i32(i72 %CompleteRegister_m_c_1, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="p_Repl2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="8">
<![CDATA[
.preheader704.0_ifconv:1  %p_Result_1 = sext i8 %tmp_7 to i64

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>CTLZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="p_Repl2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.preheader704.0_ifconv:2  %tmp_10 = call i64 @llvm.ctlz.i64(i64 %p_Result_1, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="p_Repl2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader704.0_ifconv:3  %tmp_11 = icmp eq i8 %tmp_7, 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="p_Repl2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="72">
<![CDATA[
.preheader704.0_ifconv:4  %p_Result_2 = trunc i72 %CompleteRegister_m_c_1 to i64

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>CTLZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="p_Repl2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.preheader704.0_ifconv:5  %tmp_2 = call i64 @llvm.ctlz.i64(i64 %p_Result_2, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="p_Repl2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="64">
<![CDATA[
.preheader704.0_ifconv:6  %tmp_14 = trunc i64 %tmp_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="p_Repl2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="64">
<![CDATA[
.preheader704.0_ifconv:7  %tmp_15 = trunc i64 %tmp_10 to i8

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="p_Repl2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
._crit_edge.0_ifconv:0  %flipped_V = xor i72 %CompleteRegister_m_c_1, -1

]]></Node>
<StgValue><ssdm name="flipped_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="p_Repl2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0_ifconv:1  %tmp = call i8 @_ssdm_op_PartSelect.i8.i72.i32.i32(i72 %flipped_V, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="p_Repl2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="72">
<![CDATA[
._crit_edge.0_ifconv:5  %p_Result_s_7 = trunc i72 %flipped_V to i64

]]></Node>
<StgValue><ssdm name="p_Result_s_7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader704.0_ifconv:8  %tmp_13 = add i8 %tmp_14, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader704.0_ifconv:9  %leading_signs_V_1 = select i1 %tmp_11, i8 %tmp_13, i8 %tmp_15

]]></Node>
<StgValue><ssdm name="leading_signs_V_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader704.0_ifconv:10  %tmp_4 = icmp eq i8 %leading_signs_V_1, -128

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader704.0_ifconv:11  br i1 %tmp_4, label %4, label %_ZN11ap_int_baseILi128ELb1ELb0EE17countLeadingZerosEv.exit._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.0_ifconv:2  %p_Result_s = sext i8 %tmp to i64

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>CTLZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
._crit_edge.0_ifconv:3  %tmp_1 = call i64 @llvm.ctlz.i64(i64 %p_Result_s, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0_ifconv:4  %tmp_3 = icmp eq i8 %tmp, 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>CTLZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
._crit_edge.0_ifconv:6  %tmp_s = call i64 @llvm.ctlz.i64(i64 %p_Result_s_7, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.0_ifconv:7  %tmp_8 = trunc i64 %tmp_s to i8

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.0_ifconv:8  %tmp_9 = trunc i64 %tmp_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="35" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0_ifconv:9  %tmp_5 = add i8 %tmp_8, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.0_ifconv:10  %leading_signs_V = select i1 %tmp_3, i8 %tmp_5, i8 %tmp_9

]]></Node>
<StgValue><ssdm name="leading_signs_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="37" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0_ifconv:11  br label %_ZN11ap_int_baseILi128ELb1ELb0EE17countLeadingZerosEv.exit._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="38" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
_ZN11ap_int_baseILi128ELb1ELb0EE17countLeadingZerosEv.exit._crit_edge:0  %p_s = phi i8 [ %leading_signs_V, %._crit_edge.0_ifconv ], [ %leading_signs_V_1, %.preheader704.0_ifconv ]

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="39" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="8">
<![CDATA[
_ZN11ap_int_baseILi128ELb1ELb0EE17countLeadingZerosEv.exit._crit_edge:1  %tmp_16 = trunc i8 %p_s to i5

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="40" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN11ap_int_baseILi128ELb1ELb0EE17countLeadingZerosEv.exit._crit_edge:2  %tmp_6 = sub i5 0, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="41" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN11ap_int_baseILi128ELb1ELb0EE17countLeadingZerosEv.exit._crit_edge:3  %exponent_V = xor i5 %tmp_6, -16

]]></Node>
<StgValue><ssdm name="exponent_V"/></StgValue>
</operation>

<operation id="42" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="8">
<![CDATA[
_ZN11ap_int_baseILi128ELb1ELb0EE17countLeadingZerosEv.exit._crit_edge:4  %rhs_V_cast = zext i8 %p_s to i9

]]></Node>
<StgValue><ssdm name="rhs_V_cast"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN11ap_int_baseILi128ELb1ELb0EE17countLeadingZerosEv.exit._crit_edge:5  %addconv = sub i9 126, %rhs_V_cast

]]></Node>
<StgValue><ssdm name="addconv"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
_ZN11ap_int_baseILi128ELb1ELb0EE17countLeadingZerosEv.exit._crit_edge:6  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="45" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %p_Val2_2 = phi i10 [ 0, %_ZN11ap_int_baseILi128ELb1ELb0EE17countLeadingZerosEv.exit._crit_edge ], [ %mantissa_V, %_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="46" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %i_op_assign = phi i4 [ 0, %_ZN11ap_int_baseILi128ELb1ELb0EE17countLeadingZerosEv.exit._crit_edge ], [ %i, %_ifconv ]

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="47" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="4">
<![CDATA[
:2  %i_op_assign_cast3 = zext i4 %i_op_assign to i9

]]></Node>
<StgValue><ssdm name="i_op_assign_cast3"/></StgValue>
</operation>

<operation id="48" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %exitcond1 = icmp eq i4 %i_op_assign, -6

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="49" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %i = add i4 %i_op_assign, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond1, label %2, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:1  %r_V = sub i9 %addconv, %i_op_assign_cast3

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:2  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:3  %rev = xor i1 %tmp_17, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:4  %bvh_d_index = sub i4 -7, %i_op_assign

]]></Node>
<StgValue><ssdm name="bvh_d_index"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:5  %index_assign_cast = zext i4 %bvh_d_index to i32

]]></Node>
<StgValue><ssdm name="index_assign_cast"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:6  %index_assign_1_cast = sext i9 %r_V to i32

]]></Node>
<StgValue><ssdm name="index_assign_1_cast"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
_ifconv:7  %p_Repl2_1 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %index_assign_1_cast)

]]></Node>
<StgValue><ssdm name="p_Repl2_1"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:8  %tmp_18 = and i1 %p_Repl2_1, %rev

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="1">
<![CDATA[
_ifconv:9  %tmp_18_cast = zext i1 %tmp_18 to i64

]]></Node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="32" op_3_bw="64">
<![CDATA[
_ifconv:10  %mantissa_V = call i10 @_ssdm_op_BitSet.i10.i10.i32.i64(i10 %p_Val2_2, i32 %index_assign_cast, i64 %tmp_18_cast)

]]></Node>
<StgValue><ssdm name="mantissa_V"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:11  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %p_Repl2_4, label %.preheader.preheader, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="p_Repl2_4" val="1"/>
<literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="66" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="p_Repl2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:0  %p_Val2_1 = phi i10 [ %p_Result_3, %3 ], [ %p_Val2_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="p_Repl2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:1  %bvh_d_index_2 = phi i4 [ %i_1, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="bvh_d_index_2"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="p_Repl2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="4">
<![CDATA[
.preheader:2  %index_assign_2_cast1 = zext i4 %bvh_d_index_2 to i32

]]></Node>
<StgValue><ssdm name="index_assign_2_cast1"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="p_Repl2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %exitcond = icmp eq i4 %bvh_d_index_2, -6

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="p_Repl2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="p_Repl2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:5  %i_1 = add i4 %bvh_d_index_2, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="p_Repl2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %exitcond, label %.loopexit.loopexit, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="p_Repl2_4" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="p_Repl2_4" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
:1  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_Val2_1, i32 %index_assign_2_cast1)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="p_Repl2_4" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %tmp_12 = xor i1 %tmp_21, true

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="p_Repl2_4" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="1">
<![CDATA[
:3  %p_Repl2_2 = zext i1 %tmp_12 to i64

]]></Node>
<StgValue><ssdm name="p_Repl2_2"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="p_Repl2_4" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="32" op_3_bw="64">
<![CDATA[
:4  %p_Result_3 = call i10 @_ssdm_op_BitSet.i10.i10.i32.i64(i10 %p_Val2_1, i32 %index_assign_2_cast1, i64 %p_Repl2_2)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="p_Repl2_4" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="p_Repl2_4" val="1"/>
<literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="p_Repl2_4" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp><and_exp><literal name="p_Repl2_4" val="1"/>
<literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.loopexit:0  %p_Repl2_s = phi i10 [ %p_Val2_2, %2 ], [ %p_Val2_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="p_Repl2_4" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp><and_exp><literal name="p_Repl2_4" val="1"/>
<literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="5" op_3_bw="10">
<![CDATA[
.loopexit:1  %p_Result_4 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i5.i10(i1 %p_Repl2_4, i5 %exponent_V, i10 %p_Repl2_s)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="p_Repl2_4" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp><and_exp><literal name="p_Repl2_4" val="1"/>
<literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:2  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="p_Repl2_4" val="0"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %agg_result_V = phi i16 [ %p_Result_4, %.loopexit ], [ 0, %.preheader704.0_ifconv ]

]]></Node>
<StgValue><ssdm name="agg_result_V"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="p_Repl2_4" val="0"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="16">
<![CDATA[
:1  ret i16 %agg_result_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="100" name="CompleteRegister_m_cr_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="CompleteRegister_m_cr_V_read"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="102" from="_ssdm_op_Read.ap_auto.i72" to="CompleteRegister_m_c_1" fromId="101" toId="10">
</dataflow>
<dataflow id="103" from="CompleteRegister_m_cr_V_read" to="CompleteRegister_m_c_1" fromId="100" toId="10">
</dataflow>
<dataflow id="104" from="CompleteRegister_m_c_1" to="CompleteRegister_m_c" fromId="10" toId="11">
</dataflow>
<dataflow id="106" from="_ssdm_op_BitSelect.i1.i72.i32" to="p_Repl2_4" fromId="105" toId="12">
</dataflow>
<dataflow id="107" from="CompleteRegister_m_c_1" to="p_Repl2_4" fromId="10" toId="12">
</dataflow>
<dataflow id="109" from="StgValue_108" to="p_Repl2_4" fromId="108" toId="12">
</dataflow>
<dataflow id="110" from="p_Repl2_4" to="StgValue_13" fromId="12" toId="13">
</dataflow>
<dataflow id="112" from="_ssdm_op_PartSelect.i8.i72.i32.i32" to="tmp_7" fromId="111" toId="14">
</dataflow>
<dataflow id="113" from="CompleteRegister_m_c_1" to="tmp_7" fromId="10" toId="14">
</dataflow>
<dataflow id="115" from="StgValue_114" to="tmp_7" fromId="114" toId="14">
</dataflow>
<dataflow id="116" from="StgValue_108" to="tmp_7" fromId="108" toId="14">
</dataflow>
<dataflow id="117" from="tmp_7" to="p_Result_1" fromId="14" toId="15">
</dataflow>
<dataflow id="119" from="llvm.ctlz.i64" to="tmp_10" fromId="118" toId="16">
</dataflow>
<dataflow id="120" from="p_Result_1" to="tmp_10" fromId="15" toId="16">
</dataflow>
<dataflow id="122" from="StgValue_121" to="tmp_10" fromId="121" toId="16">
</dataflow>
<dataflow id="123" from="tmp_7" to="tmp_11" fromId="14" toId="17">
</dataflow>
<dataflow id="125" from="StgValue_124" to="tmp_11" fromId="124" toId="17">
</dataflow>
<dataflow id="126" from="CompleteRegister_m_c_1" to="p_Result_2" fromId="10" toId="18">
</dataflow>
<dataflow id="127" from="llvm.ctlz.i64" to="tmp_2" fromId="118" toId="19">
</dataflow>
<dataflow id="128" from="p_Result_2" to="tmp_2" fromId="18" toId="19">
</dataflow>
<dataflow id="129" from="StgValue_121" to="tmp_2" fromId="121" toId="19">
</dataflow>
<dataflow id="130" from="tmp_2" to="tmp_14" fromId="19" toId="20">
</dataflow>
<dataflow id="131" from="tmp_10" to="tmp_15" fromId="16" toId="21">
</dataflow>
<dataflow id="132" from="CompleteRegister_m_c_1" to="flipped_V" fromId="10" toId="22">
</dataflow>
<dataflow id="134" from="StgValue_133" to="flipped_V" fromId="133" toId="22">
</dataflow>
<dataflow id="135" from="_ssdm_op_PartSelect.i8.i72.i32.i32" to="tmp" fromId="111" toId="23">
</dataflow>
<dataflow id="136" from="flipped_V" to="tmp" fromId="22" toId="23">
</dataflow>
<dataflow id="137" from="StgValue_114" to="tmp" fromId="114" toId="23">
</dataflow>
<dataflow id="138" from="StgValue_108" to="tmp" fromId="108" toId="23">
</dataflow>
<dataflow id="139" from="flipped_V" to="p_Result_s_7" fromId="22" toId="24">
</dataflow>
<dataflow id="140" from="tmp_14" to="tmp_13" fromId="20" toId="25">
</dataflow>
<dataflow id="141" from="tmp_15" to="tmp_13" fromId="21" toId="25">
</dataflow>
<dataflow id="142" from="tmp_11" to="leading_signs_V_1" fromId="17" toId="26">
</dataflow>
<dataflow id="143" from="tmp_13" to="leading_signs_V_1" fromId="25" toId="26">
</dataflow>
<dataflow id="144" from="tmp_15" to="leading_signs_V_1" fromId="21" toId="26">
</dataflow>
<dataflow id="145" from="leading_signs_V_1" to="tmp_4" fromId="26" toId="27">
</dataflow>
<dataflow id="147" from="StgValue_146" to="tmp_4" fromId="146" toId="27">
</dataflow>
<dataflow id="148" from="tmp_4" to="StgValue_28" fromId="27" toId="28">
</dataflow>
<dataflow id="149" from="tmp" to="p_Result_s" fromId="23" toId="29">
</dataflow>
<dataflow id="150" from="llvm.ctlz.i64" to="tmp_1" fromId="118" toId="30">
</dataflow>
<dataflow id="151" from="p_Result_s" to="tmp_1" fromId="29" toId="30">
</dataflow>
<dataflow id="152" from="StgValue_121" to="tmp_1" fromId="121" toId="30">
</dataflow>
<dataflow id="153" from="tmp" to="tmp_3" fromId="23" toId="31">
</dataflow>
<dataflow id="154" from="StgValue_124" to="tmp_3" fromId="124" toId="31">
</dataflow>
<dataflow id="155" from="llvm.ctlz.i64" to="tmp_s" fromId="118" toId="32">
</dataflow>
<dataflow id="156" from="p_Result_s_7" to="tmp_s" fromId="24" toId="32">
</dataflow>
<dataflow id="157" from="StgValue_121" to="tmp_s" fromId="121" toId="32">
</dataflow>
<dataflow id="158" from="tmp_s" to="tmp_8" fromId="32" toId="33">
</dataflow>
<dataflow id="159" from="tmp_1" to="tmp_9" fromId="30" toId="34">
</dataflow>
<dataflow id="160" from="tmp_8" to="tmp_5" fromId="33" toId="35">
</dataflow>
<dataflow id="161" from="tmp_9" to="tmp_5" fromId="34" toId="35">
</dataflow>
<dataflow id="162" from="tmp_3" to="leading_signs_V" fromId="31" toId="36">
</dataflow>
<dataflow id="163" from="tmp_5" to="leading_signs_V" fromId="35" toId="36">
</dataflow>
<dataflow id="164" from="tmp_9" to="leading_signs_V" fromId="34" toId="36">
</dataflow>
<dataflow id="165" from="leading_signs_V" to="p_s" fromId="36" toId="38">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="166" from="StgValue_37" to="p_s" fromId="37" toId="38">
</dataflow>
<dataflow id="167" from="leading_signs_V_1" to="p_s" fromId="26" toId="38">
<condition id="66">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="168" from="StgValue_28" to="p_s" fromId="28" toId="38">
</dataflow>
<dataflow id="169" from="p_s" to="tmp_16" fromId="38" toId="39">
</dataflow>
<dataflow id="171" from="StgValue_170" to="tmp_6" fromId="170" toId="40">
</dataflow>
<dataflow id="172" from="tmp_16" to="tmp_6" fromId="39" toId="40">
</dataflow>
<dataflow id="173" from="tmp_6" to="exponent_V" fromId="40" toId="41">
</dataflow>
<dataflow id="175" from="StgValue_174" to="exponent_V" fromId="174" toId="41">
</dataflow>
<dataflow id="176" from="p_s" to="rhs_V_cast" fromId="38" toId="42">
</dataflow>
<dataflow id="178" from="StgValue_177" to="addconv" fromId="177" toId="43">
</dataflow>
<dataflow id="179" from="rhs_V_cast" to="addconv" fromId="42" toId="43">
</dataflow>
<dataflow id="181" from="StgValue_180" to="p_Val2_2" fromId="180" toId="45">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="182" from="StgValue_44" to="p_Val2_2" fromId="44" toId="45">
</dataflow>
<dataflow id="183" from="mantissa_V" to="p_Val2_2" fromId="62" toId="45">
<BackEdge/>
<condition id="68">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="184" from="StgValue_63" to="p_Val2_2" fromId="63" toId="45">
<BackEdge/>
</dataflow>
<dataflow id="186" from="StgValue_185" to="i_op_assign" fromId="185" toId="46">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="187" from="StgValue_44" to="i_op_assign" fromId="44" toId="46">
</dataflow>
<dataflow id="188" from="i" to="i_op_assign" fromId="50" toId="46">
<BackEdge/>
<condition id="70">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="189" from="StgValue_63" to="i_op_assign" fromId="63" toId="46">
<BackEdge/>
</dataflow>
<dataflow id="190" from="i_op_assign" to="i_op_assign_cast3" fromId="46" toId="47">
</dataflow>
<dataflow id="191" from="i_op_assign" to="exitcond1" fromId="46" toId="48">
</dataflow>
<dataflow id="193" from="StgValue_192" to="exitcond1" fromId="192" toId="48">
</dataflow>
<dataflow id="195" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="194" toId="49">
</dataflow>
<dataflow id="197" from="StgValue_196" to="empty" fromId="196" toId="49">
</dataflow>
<dataflow id="198" from="StgValue_196" to="empty" fromId="196" toId="49">
</dataflow>
<dataflow id="199" from="StgValue_196" to="empty" fromId="196" toId="49">
</dataflow>
<dataflow id="200" from="i_op_assign" to="i" fromId="46" toId="50">
</dataflow>
<dataflow id="202" from="StgValue_201" to="i" fromId="201" toId="50">
</dataflow>
<dataflow id="203" from="exitcond1" to="StgValue_51" fromId="48" toId="51">
</dataflow>
<dataflow id="205" from="_ssdm_op_SpecLoopName" to="StgValue_52" fromId="204" toId="52">
</dataflow>
<dataflow id="207" from="p_str5" to="StgValue_52" fromId="206" toId="52">
</dataflow>
<dataflow id="208" from="addconv" to="r_V" fromId="43" toId="53">
</dataflow>
<dataflow id="209" from="i_op_assign_cast3" to="r_V" fromId="47" toId="53">
</dataflow>
<dataflow id="211" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp_17" fromId="210" toId="54">
</dataflow>
<dataflow id="212" from="r_V" to="tmp_17" fromId="53" toId="54">
</dataflow>
<dataflow id="214" from="StgValue_213" to="tmp_17" fromId="213" toId="54">
</dataflow>
<dataflow id="215" from="tmp_17" to="rev" fromId="54" toId="55">
</dataflow>
<dataflow id="216" from="StgValue_121" to="rev" fromId="121" toId="55">
</dataflow>
<dataflow id="218" from="StgValue_217" to="bvh_d_index" fromId="217" toId="56">
</dataflow>
<dataflow id="219" from="i_op_assign" to="bvh_d_index" fromId="46" toId="56">
</dataflow>
<dataflow id="220" from="bvh_d_index" to="index_assign_cast" fromId="56" toId="57">
</dataflow>
<dataflow id="221" from="r_V" to="index_assign_1_cast" fromId="53" toId="58">
</dataflow>
<dataflow id="223" from="_ssdm_op_BitSelect.i1.i128.i32" to="p_Repl2_1" fromId="222" toId="59">
</dataflow>
<dataflow id="224" from="CompleteRegister_m_c" to="p_Repl2_1" fromId="11" toId="59">
</dataflow>
<dataflow id="225" from="index_assign_1_cast" to="p_Repl2_1" fromId="58" toId="59">
</dataflow>
<dataflow id="226" from="p_Repl2_1" to="tmp_18" fromId="59" toId="60">
</dataflow>
<dataflow id="227" from="rev" to="tmp_18" fromId="55" toId="60">
</dataflow>
<dataflow id="228" from="tmp_18" to="tmp_18_cast" fromId="60" toId="61">
</dataflow>
<dataflow id="230" from="_ssdm_op_BitSet.i10.i10.i32.i64" to="mantissa_V" fromId="229" toId="62">
</dataflow>
<dataflow id="231" from="p_Val2_2" to="mantissa_V" fromId="45" toId="62">
</dataflow>
<dataflow id="232" from="index_assign_cast" to="mantissa_V" fromId="57" toId="62">
</dataflow>
<dataflow id="233" from="tmp_18_cast" to="mantissa_V" fromId="61" toId="62">
</dataflow>
<dataflow id="234" from="p_Repl2_4" to="StgValue_64" fromId="12" toId="64">
</dataflow>
<dataflow id="235" from="p_Result_3" to="p_Val2_1" fromId="77" toId="66">
<BackEdge/>
<condition id="71">
<or_exp><and_exp><literal name="p_Repl2_4" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="236" from="StgValue_78" to="p_Val2_1" fromId="78" toId="66">
<BackEdge/>
</dataflow>
<dataflow id="237" from="p_Val2_2" to="p_Val2_1" fromId="45" toId="66">
<condition id="72">
<or_exp><and_exp><literal name="p_Repl2_4" val="1"/>
<literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="238" from="StgValue_65" to="p_Val2_1" fromId="65" toId="66">
</dataflow>
<dataflow id="239" from="i_1" to="bvh_d_index_2" fromId="71" toId="67">
<BackEdge/>
<condition id="73">
<or_exp><and_exp><literal name="p_Repl2_4" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="240" from="StgValue_78" to="bvh_d_index_2" fromId="78" toId="67">
<BackEdge/>
</dataflow>
<dataflow id="241" from="StgValue_185" to="bvh_d_index_2" fromId="185" toId="67">
<condition id="74">
<or_exp><and_exp><literal name="p_Repl2_4" val="1"/>
<literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="242" from="StgValue_65" to="bvh_d_index_2" fromId="65" toId="67">
</dataflow>
<dataflow id="243" from="bvh_d_index_2" to="index_assign_2_cast1" fromId="67" toId="68">
</dataflow>
<dataflow id="244" from="bvh_d_index_2" to="exitcond" fromId="67" toId="69">
</dataflow>
<dataflow id="245" from="StgValue_192" to="exitcond" fromId="192" toId="69">
</dataflow>
<dataflow id="246" from="_ssdm_op_SpecLoopTripCount" to="empty_8" fromId="194" toId="70">
</dataflow>
<dataflow id="247" from="StgValue_196" to="empty_8" fromId="196" toId="70">
</dataflow>
<dataflow id="248" from="StgValue_196" to="empty_8" fromId="196" toId="70">
</dataflow>
<dataflow id="249" from="StgValue_196" to="empty_8" fromId="196" toId="70">
</dataflow>
<dataflow id="250" from="bvh_d_index_2" to="i_1" fromId="67" toId="71">
</dataflow>
<dataflow id="251" from="StgValue_201" to="i_1" fromId="201" toId="71">
</dataflow>
<dataflow id="252" from="exitcond" to="StgValue_72" fromId="69" toId="72">
</dataflow>
<dataflow id="253" from="_ssdm_op_SpecLoopName" to="StgValue_73" fromId="204" toId="73">
</dataflow>
<dataflow id="255" from="p_str6" to="StgValue_73" fromId="254" toId="73">
</dataflow>
<dataflow id="257" from="_ssdm_op_BitSelect.i1.i10.i32" to="tmp_21" fromId="256" toId="74">
</dataflow>
<dataflow id="258" from="p_Val2_1" to="tmp_21" fromId="66" toId="74">
</dataflow>
<dataflow id="259" from="index_assign_2_cast1" to="tmp_21" fromId="68" toId="74">
</dataflow>
<dataflow id="260" from="tmp_21" to="tmp_12" fromId="74" toId="75">
</dataflow>
<dataflow id="261" from="StgValue_121" to="tmp_12" fromId="121" toId="75">
</dataflow>
<dataflow id="262" from="tmp_12" to="p_Repl2_2" fromId="75" toId="76">
</dataflow>
<dataflow id="263" from="_ssdm_op_BitSet.i10.i10.i32.i64" to="p_Result_3" fromId="229" toId="77">
</dataflow>
<dataflow id="264" from="p_Val2_1" to="p_Result_3" fromId="66" toId="77">
</dataflow>
<dataflow id="265" from="index_assign_2_cast1" to="p_Result_3" fromId="68" toId="77">
</dataflow>
<dataflow id="266" from="p_Repl2_2" to="p_Result_3" fromId="76" toId="77">
</dataflow>
<dataflow id="267" from="p_Val2_2" to="p_Repl2_s" fromId="45" toId="80">
<condition id="75">
<or_exp><and_exp><literal name="p_Repl2_4" val="0"/>
<literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="268" from="StgValue_64" to="p_Repl2_s" fromId="64" toId="80">
</dataflow>
<dataflow id="269" from="p_Val2_1" to="p_Repl2_s" fromId="66" toId="80">
<condition id="76">
<or_exp><and_exp><literal name="p_Repl2_4" val="1"/>
<literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="270" from="StgValue_79" to="p_Repl2_s" fromId="79" toId="80">
</dataflow>
<dataflow id="272" from="_ssdm_op_BitConcatenate.i16.i1.i5.i10" to="p_Result_4" fromId="271" toId="81">
</dataflow>
<dataflow id="273" from="p_Repl2_4" to="p_Result_4" fromId="12" toId="81">
</dataflow>
<dataflow id="274" from="exponent_V" to="p_Result_4" fromId="41" toId="81">
</dataflow>
<dataflow id="275" from="p_Repl2_s" to="p_Result_4" fromId="80" toId="81">
</dataflow>
<dataflow id="276" from="p_Result_4" to="agg_result_V" fromId="81" toId="83">
<condition id="77">
<or_exp><and_exp><literal name="p_Repl2_4" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp><and_exp><literal name="p_Repl2_4" val="1"/>
<literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="277" from="StgValue_82" to="agg_result_V" fromId="82" toId="83">
</dataflow>
<dataflow id="279" from="StgValue_278" to="agg_result_V" fromId="278" toId="83">
<condition id="78">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="280" from="StgValue_28" to="agg_result_V" fromId="28" toId="83">
</dataflow>
<dataflow id="281" from="agg_result_V" to="StgValue_84" fromId="83" toId="84">
</dataflow>
<dataflow id="282" from="p_Repl2_4" to="StgValue_1" fromId="12" toId="1">
</dataflow>
<dataflow id="283" from="tmp_11" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="284" from="tmp_3" to="StgValue_5" fromId="31" toId="5">
</dataflow>
<dataflow id="285" from="exitcond1" to="StgValue_8" fromId="48" toId="8">
</dataflow>
<dataflow id="286" from="p_Repl2_4" to="StgValue_8" fromId="12" toId="8">
</dataflow>
<dataflow id="287" from="p_Repl2_4" to="StgValue_9" fromId="12" toId="9">
</dataflow>
<dataflow id="288" from="exitcond" to="StgValue_9" fromId="69" toId="9">
</dataflow>
<dataflow id="289" from="tmp_4" to="StgValue_9" fromId="27" toId="9">
</dataflow>
<dataflow id="290" from="tmp_4" to="StgValue_3" fromId="27" toId="3">
</dataflow>
</dataflows>


</stg>
