
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//Radii_32000M.champsim.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000000 cycles: 3334328 heartbeat IPC: 2.9991 cumulative IPC: 2.9991 (Simulation time: 0 hr 1 min 1 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6780112 heartbeat IPC: 2.9021 cumulative IPC: 2.9498 (Simulation time: 0 hr 2 min 4 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 10254263 heartbeat IPC: 2.8784 cumulative IPC: 2.92561 (Simulation time: 0 hr 3 min 12 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 13807971 heartbeat IPC: 2.81396 cumulative IPC: 2.89688 (Simulation time: 0 hr 4 min 36 sec) 

Warmup complete CPU 0 instructions: 40000002 cycles: 13807971 (Simulation time: 0 hr 4 min 36 sec) 

Heartbeat CPU 0 instructions: 50000000 cycles: 40286748 heartbeat IPC: 0.377661 cumulative IPC: 0.377661 (Simulation time: 0 hr 6 min 26 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 66076765 heartbeat IPC: 0.387747 cumulative IPC: 0.382638 (Simulation time: 0 hr 8 min 4 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 92850605 heartbeat IPC: 0.373499 cumulative IPC: 0.379542 (Simulation time: 0 hr 9 min 47 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 121494206 heartbeat IPC: 0.349118 cumulative IPC: 0.37145 (Simulation time: 0 hr 11 min 32 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 152081454 heartbeat IPC: 0.326934 cumulative IPC: 0.361602 (Simulation time: 0 hr 13 min 12 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 181072790 heartbeat IPC: 0.344931 cumulative IPC: 0.358713 (Simulation time: 0 hr 14 min 54 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 209951246 heartbeat IPC: 0.346279 cumulative IPC: 0.356882 (Simulation time: 0 hr 16 min 28 sec) 
Heartbeat CPU 0 instructions: 120000001 cycles: 240928421 heartbeat IPC: 0.322818 cumulative IPC: 0.352236 (Simulation time: 0 hr 17 min 37 sec) 
Heartbeat CPU 0 instructions: 130000004 cycles: 273158196 heartbeat IPC: 0.310272 cumulative IPC: 0.347021 (Simulation time: 0 hr 18 min 24 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 303847940 heartbeat IPC: 0.325842 cumulative IPC: 0.34478 (Simulation time: 0 hr 19 min 6 sec) 
Finished CPU 0 instructions: 100000000 cycles: 290039977 cumulative IPC: 0.34478 (Simulation time: 0 hr 19 min 6 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.34478 instructions: 100000000 cycles: 290039977
cpu0_DTLB TOTAL     ACCESS:   30462580  HIT:   25780761  MISS:    4681819
cpu0_DTLB LOAD      ACCESS:   26843553  HIT:   22203903  MISS:    4639650
cpu0_DTLB RFO       ACCESS:    3619027  HIT:    3576858  MISS:      42169
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.0586 cycles
cpu0_DTLB MSHR FULL EVENTS: 38310 MSHR MERGE EVENTS: 257916
cpu0_ITLB TOTAL     ACCESS:   10809416  HIT:   10809416  MISS:          0
cpu0_ITLB LOAD      ACCESS:   10809416  HIT:   10809416  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:    4681819  HIT:    4574771  MISS:     107048
cpu0_STLB LOAD      ACCESS:    4639650  HIT:    4534331  MISS:     105319
cpu0_STLB RFO       ACCESS:      42169  HIT:      40440  MISS:       1729
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 42.7299 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   28759301  HIT:   22337341  MISS:    6421960
cpu0_L1D LOAD      ACCESS:   25035897  HIT:   18639942  MISS:    6395955
cpu0_L1D RFO       ACCESS:    3618908  HIT:    3606904  MISS:      12004
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     104496  HIT:      90495  MISS:      14001
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 47.0088 cycles
cpu0_L1D MSHR FULL EVENTS: 16476 MSHR MERGE EVENTS: 1285737
cpu0_L2C TOTAL     ACCESS:    6568957  HIT:    3544988  MISS:    3023962
cpu0_L2C LOAD      ACCESS:    6395955  HIT:    3384145  MISS:    3011810
cpu0_L2C RFO       ACCESS:      12004  HIT:         10  MISS:      11994
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     146997  HIT:     146990  MISS:          7
cpu0_L2C TRANSLATION ACCESS:      14001  HIT:      13843  MISS:        158
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 77.1507 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    6047921  HIT:    1892261  MISS:    1131701
LLC LOAD      ACCESS:    3011800  HIT:    1892097  MISS:    1119703
LLC RFO       ACCESS:      11994  HIT:          0  MISS:      11994
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    3023969  HIT:         10  MISS:    3023959
LLC TRANSLATION ACCESS:        158  HIT:        154  MISS:          4
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 151.034 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     170164  ROW_BUFFER_MISS:     961537
 DBUS AVG_CONGESTED_CYCLE:    3.67639
 WQ ROW_BUFFER_HIT:      43479  ROW_BUFFER_MISS:      87298  FULL:          0


CPU 0 Branch Prediction Accuracy: 82.2162% MPKI: 45.9691 Average ROB Occupancy at Mispredict: 25.8968
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 45.9691
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

