m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/19.1
vmajority
Z0 !s110 1704912003
!i10b 1
!s100 gOX13@aKaNBLBFK3EXbf02
IZjKgkOd6]1Uz@5<DiEC9D3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/tw0420/Documents/lab1/test/tb_majority
w1704909440
8C:/Users/tw0420/Documents/lab1/synthesis/majority/majority.v
FC:/Users/tw0420/Documents/lab1/synthesis/majority/majority.v
L0 6
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1704912003.000000
!s107 C:/Users/tw0420/Documents/lab1/synthesis/majority/majority.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tw0420/Documents/lab1/synthesis/majority/majority.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vtb_majority
R0
!i10b 1
!s100 P5T_oeKOWJGZQaJC?F]f60
I[UURX_Zzh_A=R]^C95TM<1
R1
R2
w1704911507
8C:/Users/tw0420/Documents/lab1/test/tb_majority/tb_majority.v
FC:/Users/tw0420/Documents/lab1/test/tb_majority/tb_majority.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/tw0420/Documents/lab1/test/tb_majority/tb_majority.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tw0420/Documents/lab1/test/tb_majority/tb_majority.v|
!i113 1
R5
R6
