--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed May 28 15:17:29 2014

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     Section5_Top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_2]
            9 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.213ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \FSM_1/state_FSM_i7  (from \counter_1/clk_o_13 +)
   Destination:    FD1S3AY    D              \FSM_1/state_FSM_i1  (to \counter_1/clk_o_13 +)

   Delay:                   4.627ns  (30.9% logic, 69.1% route), 3 logic levels.

 Constraint Details:

      4.627ns data_path \FSM_1/state_FSM_i7 to \FSM_1/state_FSM_i1 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.213ns

 Path Details: \FSM_1/state_FSM_i7 to \FSM_1/state_FSM_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \FSM_1/state_FSM_i7 (from \counter_1/clk_o_13)
Route         3   e 1.315                                  \FSM_1/n27
LUT4        ---     0.493              A to Z              \FSM_1/reduce_or_21_i1_2_lut_rep_1
Route         1   e 0.941                                  \FSM_1/n242
LUT4        ---     0.493              C to Z              \FSM_1/i90_3_lut_4_lut
Route         1   e 0.941                                  \FSM_1/n126
                  --------
                    4.627  (30.9% logic, 69.1% route), 3 logic levels.


Passed:  The following path meets requirements by 0.213ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \FSM_1/state_FSM_i4  (from \counter_1/clk_o_13 +)
   Destination:    FD1S3AY    D              \FSM_1/state_FSM_i1  (to \counter_1/clk_o_13 +)

   Delay:                   4.627ns  (30.9% logic, 69.1% route), 3 logic levels.

 Constraint Details:

      4.627ns data_path \FSM_1/state_FSM_i4 to \FSM_1/state_FSM_i1 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.213ns

 Path Details: \FSM_1/state_FSM_i4 to \FSM_1/state_FSM_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \FSM_1/state_FSM_i4 (from \counter_1/clk_o_13)
Route         3   e 1.315                                  \FSM_1/n30
LUT4        ---     0.493              B to Z              \FSM_1/reduce_or_21_i1_2_lut_rep_1
Route         1   e 0.941                                  \FSM_1/n242
LUT4        ---     0.493              C to Z              \FSM_1/i90_3_lut_4_lut
Route         1   e 0.941                                  \FSM_1/n126
                  --------
                    4.627  (30.9% logic, 69.1% route), 3 logic levels.


Passed:  The following path meets requirements by 1.500ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AY    CK             \FSM_1/state_FSM_i1  (from \counter_1/clk_o_13 +)
   Destination:    FD1S3AX    D              \FSM_1/state_FSM_i5  (to \counter_1/clk_o_13 +)

   Delay:                   3.340ns  (28.1% logic, 71.9% route), 2 logic levels.

 Constraint Details:

      3.340ns data_path \FSM_1/state_FSM_i1 to \FSM_1/state_FSM_i5 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.500ns

 Path Details: \FSM_1/state_FSM_i1 to \FSM_1/state_FSM_i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \FSM_1/state_FSM_i1 (from \counter_1/clk_o_13)
Route         5   e 1.462                                  \FSM_1/n33
LUT4        ---     0.493              B to Z              \FSM_1/i27_2_lut
Route         1   e 0.941                                  \FSM_1/n44
                  --------
                    3.340  (28.1% logic, 71.9% route), 2 logic levels.

Report: 4.787 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk]                     |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_2]                   |     5.000 ns|     4.787 ns|     3  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  9 paths, 12 nets, and 20 connections (15.6% coverage)


Peak memory: 61890560 bytes, TRCE: 1228800 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
