<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2020.1 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xczu28dr_0" gui_info="dashboard1=hw_ila_1[xczu28dr_0/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xczu28dr_0/hw_ila_1/Waveform=ILA_WAVE_1;xczu28dr_0/hw_ila_1/Settings=ILA_SETTINGS_1;xczu28dr_0/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xczu28dr_0/hw_ila_1/Status=ILA_STATUS_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xczu28dr_0" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value=""/>
      <Properties Property="PROBES.FILE" value=""/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/top_level_block_design_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="top_level_block_design_i/system_ila_0/inst/ila_lib" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="top_level_block_design_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="top_level_block_design_i/system_ila_0/inst/SLOT_0_GPIO_tri_o_1[7]"/>
        <net name="top_level_block_design_i/system_ila_0/inst/SLOT_0_GPIO_tri_o_1[6]"/>
        <net name="top_level_block_design_i/system_ila_0/inst/SLOT_0_GPIO_tri_o_1[5]"/>
        <net name="top_level_block_design_i/system_ila_0/inst/SLOT_0_GPIO_tri_o_1[4]"/>
        <net name="top_level_block_design_i/system_ila_0/inst/SLOT_0_GPIO_tri_o_1[3]"/>
        <net name="top_level_block_design_i/system_ila_0/inst/SLOT_0_GPIO_tri_o_1[2]"/>
        <net name="top_level_block_design_i/system_ila_0/inst/SLOT_0_GPIO_tri_o_1[1]"/>
        <net name="top_level_block_design_i/system_ila_0/inst/SLOT_0_GPIO_tri_o_1[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[7:0]"/>
        <Option Id="NAME.CUSTOM" value="fifo_generator_0_dout"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="top_level_block_design_i/system_ila_0/inst/probe0_1[7]"/>
        <net name="top_level_block_design_i/system_ila_0/inst/probe0_1[6]"/>
        <net name="top_level_block_design_i/system_ila_0/inst/probe0_1[5]"/>
        <net name="top_level_block_design_i/system_ila_0/inst/probe0_1[4]"/>
        <net name="top_level_block_design_i/system_ila_0/inst/probe0_1[3]"/>
        <net name="top_level_block_design_i/system_ila_0/inst/probe0_1[2]"/>
        <net name="top_level_block_design_i/system_ila_0/inst/probe0_1[1]"/>
        <net name="top_level_block_design_i/system_ila_0/inst/probe0_1[0]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
