
WT1.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e5cc  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a78  0800e6e0  0800e6e0  0000f6e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f158  0800f158  00011210  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f158  0800f158  00010158  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f160  0800f160  00011210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f160  0800f160  00010160  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f164  0800f164  00010164  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000210  20000000  0800f168  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005a4  20000210  0800f378  00011210  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200007b4  0800f378  000117b4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00011210  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b431  00000000  00000000  00011239  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004c38  00000000  00000000  0002c66a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b48  00000000  00000000  000312a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001545  00000000  00000000  00032df0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cf13  00000000  00000000  00034335  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002252f  00000000  00000000  00051248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a35f  00000000  00000000  00073777  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010dad6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000084ac  00000000  00000000  0010db1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  00115fc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000210 	.word	0x20000210
 800012c:	00000000 	.word	0x00000000
 8000130:	0800e6c4 	.word	0x0800e6c4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000214 	.word	0x20000214
 800014c:	0800e6c4 	.word	0x0800e6c4

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	@ 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_frsub>:
 8000a9c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000aa0:	e002      	b.n	8000aa8 <__addsf3>
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_fsub>:
 8000aa4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000aa8 <__addsf3>:
 8000aa8:	0042      	lsls	r2, r0, #1
 8000aaa:	bf1f      	itttt	ne
 8000aac:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ab0:	ea92 0f03 	teqne	r2, r3
 8000ab4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ab8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000abc:	d06a      	beq.n	8000b94 <__addsf3+0xec>
 8000abe:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ac2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ac6:	bfc1      	itttt	gt
 8000ac8:	18d2      	addgt	r2, r2, r3
 8000aca:	4041      	eorgt	r1, r0
 8000acc:	4048      	eorgt	r0, r1
 8000ace:	4041      	eorgt	r1, r0
 8000ad0:	bfb8      	it	lt
 8000ad2:	425b      	neglt	r3, r3
 8000ad4:	2b19      	cmp	r3, #25
 8000ad6:	bf88      	it	hi
 8000ad8:	4770      	bxhi	lr
 8000ada:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ade:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ae2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ae6:	bf18      	it	ne
 8000ae8:	4240      	negne	r0, r0
 8000aea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aee:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000af2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000af6:	bf18      	it	ne
 8000af8:	4249      	negne	r1, r1
 8000afa:	ea92 0f03 	teq	r2, r3
 8000afe:	d03f      	beq.n	8000b80 <__addsf3+0xd8>
 8000b00:	f1a2 0201 	sub.w	r2, r2, #1
 8000b04:	fa41 fc03 	asr.w	ip, r1, r3
 8000b08:	eb10 000c 	adds.w	r0, r0, ip
 8000b0c:	f1c3 0320 	rsb	r3, r3, #32
 8000b10:	fa01 f103 	lsl.w	r1, r1, r3
 8000b14:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b18:	d502      	bpl.n	8000b20 <__addsf3+0x78>
 8000b1a:	4249      	negs	r1, r1
 8000b1c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b20:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b24:	d313      	bcc.n	8000b4e <__addsf3+0xa6>
 8000b26:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b2a:	d306      	bcc.n	8000b3a <__addsf3+0x92>
 8000b2c:	0840      	lsrs	r0, r0, #1
 8000b2e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b32:	f102 0201 	add.w	r2, r2, #1
 8000b36:	2afe      	cmp	r2, #254	@ 0xfe
 8000b38:	d251      	bcs.n	8000bde <__addsf3+0x136>
 8000b3a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b42:	bf08      	it	eq
 8000b44:	f020 0001 	biceq.w	r0, r0, #1
 8000b48:	ea40 0003 	orr.w	r0, r0, r3
 8000b4c:	4770      	bx	lr
 8000b4e:	0049      	lsls	r1, r1, #1
 8000b50:	eb40 0000 	adc.w	r0, r0, r0
 8000b54:	3a01      	subs	r2, #1
 8000b56:	bf28      	it	cs
 8000b58:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b5c:	d2ed      	bcs.n	8000b3a <__addsf3+0x92>
 8000b5e:	fab0 fc80 	clz	ip, r0
 8000b62:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b66:	ebb2 020c 	subs.w	r2, r2, ip
 8000b6a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b6e:	bfaa      	itet	ge
 8000b70:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b74:	4252      	neglt	r2, r2
 8000b76:	4318      	orrge	r0, r3
 8000b78:	bfbc      	itt	lt
 8000b7a:	40d0      	lsrlt	r0, r2
 8000b7c:	4318      	orrlt	r0, r3
 8000b7e:	4770      	bx	lr
 8000b80:	f092 0f00 	teq	r2, #0
 8000b84:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b88:	bf06      	itte	eq
 8000b8a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b8e:	3201      	addeq	r2, #1
 8000b90:	3b01      	subne	r3, #1
 8000b92:	e7b5      	b.n	8000b00 <__addsf3+0x58>
 8000b94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b9c:	bf18      	it	ne
 8000b9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ba2:	d021      	beq.n	8000be8 <__addsf3+0x140>
 8000ba4:	ea92 0f03 	teq	r2, r3
 8000ba8:	d004      	beq.n	8000bb4 <__addsf3+0x10c>
 8000baa:	f092 0f00 	teq	r2, #0
 8000bae:	bf08      	it	eq
 8000bb0:	4608      	moveq	r0, r1
 8000bb2:	4770      	bx	lr
 8000bb4:	ea90 0f01 	teq	r0, r1
 8000bb8:	bf1c      	itt	ne
 8000bba:	2000      	movne	r0, #0
 8000bbc:	4770      	bxne	lr
 8000bbe:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bc2:	d104      	bne.n	8000bce <__addsf3+0x126>
 8000bc4:	0040      	lsls	r0, r0, #1
 8000bc6:	bf28      	it	cs
 8000bc8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bcc:	4770      	bx	lr
 8000bce:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bd2:	bf3c      	itt	cc
 8000bd4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bd8:	4770      	bxcc	lr
 8000bda:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bde:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000be2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000be6:	4770      	bx	lr
 8000be8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bec:	bf16      	itet	ne
 8000bee:	4608      	movne	r0, r1
 8000bf0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bf4:	4601      	movne	r1, r0
 8000bf6:	0242      	lsls	r2, r0, #9
 8000bf8:	bf06      	itte	eq
 8000bfa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bfe:	ea90 0f01 	teqeq	r0, r1
 8000c02:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_ui2f>:
 8000c08:	f04f 0300 	mov.w	r3, #0
 8000c0c:	e004      	b.n	8000c18 <__aeabi_i2f+0x8>
 8000c0e:	bf00      	nop

08000c10 <__aeabi_i2f>:
 8000c10:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c14:	bf48      	it	mi
 8000c16:	4240      	negmi	r0, r0
 8000c18:	ea5f 0c00 	movs.w	ip, r0
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c24:	4601      	mov	r1, r0
 8000c26:	f04f 0000 	mov.w	r0, #0
 8000c2a:	e01c      	b.n	8000c66 <__aeabi_l2f+0x2a>

08000c2c <__aeabi_ul2f>:
 8000c2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c30:	bf08      	it	eq
 8000c32:	4770      	bxeq	lr
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e00a      	b.n	8000c50 <__aeabi_l2f+0x14>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_l2f>:
 8000c3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c40:	bf08      	it	eq
 8000c42:	4770      	bxeq	lr
 8000c44:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c48:	d502      	bpl.n	8000c50 <__aeabi_l2f+0x14>
 8000c4a:	4240      	negs	r0, r0
 8000c4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c50:	ea5f 0c01 	movs.w	ip, r1
 8000c54:	bf02      	ittt	eq
 8000c56:	4684      	moveq	ip, r0
 8000c58:	4601      	moveq	r1, r0
 8000c5a:	2000      	moveq	r0, #0
 8000c5c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c60:	bf08      	it	eq
 8000c62:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c66:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c6a:	fabc f28c 	clz	r2, ip
 8000c6e:	3a08      	subs	r2, #8
 8000c70:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c74:	db10      	blt.n	8000c98 <__aeabi_l2f+0x5c>
 8000c76:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c80:	f1c2 0220 	rsb	r2, r2, #32
 8000c84:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c88:	fa20 f202 	lsr.w	r2, r0, r2
 8000c8c:	eb43 0002 	adc.w	r0, r3, r2
 8000c90:	bf08      	it	eq
 8000c92:	f020 0001 	biceq.w	r0, r0, #1
 8000c96:	4770      	bx	lr
 8000c98:	f102 0220 	add.w	r2, r2, #32
 8000c9c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca0:	f1c2 0220 	rsb	r2, r2, #32
 8000ca4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ca8:	fa21 f202 	lsr.w	r2, r1, r2
 8000cac:	eb43 0002 	adc.w	r0, r3, r2
 8000cb0:	bf08      	it	eq
 8000cb2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_fmul>:
 8000cb8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000cbc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cc0:	bf1e      	ittt	ne
 8000cc2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cc6:	ea92 0f0c 	teqne	r2, ip
 8000cca:	ea93 0f0c 	teqne	r3, ip
 8000cce:	d06f      	beq.n	8000db0 <__aeabi_fmul+0xf8>
 8000cd0:	441a      	add	r2, r3
 8000cd2:	ea80 0c01 	eor.w	ip, r0, r1
 8000cd6:	0240      	lsls	r0, r0, #9
 8000cd8:	bf18      	it	ne
 8000cda:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cde:	d01e      	beq.n	8000d1e <__aeabi_fmul+0x66>
 8000ce0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000ce4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000ce8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cec:	fba0 3101 	umull	r3, r1, r0, r1
 8000cf0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000cf4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000cf8:	bf3e      	ittt	cc
 8000cfa:	0049      	lslcc	r1, r1, #1
 8000cfc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d00:	005b      	lslcc	r3, r3, #1
 8000d02:	ea40 0001 	orr.w	r0, r0, r1
 8000d06:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d0a:	2afd      	cmp	r2, #253	@ 0xfd
 8000d0c:	d81d      	bhi.n	8000d4a <__aeabi_fmul+0x92>
 8000d0e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d12:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d16:	bf08      	it	eq
 8000d18:	f020 0001 	biceq.w	r0, r0, #1
 8000d1c:	4770      	bx	lr
 8000d1e:	f090 0f00 	teq	r0, #0
 8000d22:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d26:	bf08      	it	eq
 8000d28:	0249      	lsleq	r1, r1, #9
 8000d2a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d2e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d32:	3a7f      	subs	r2, #127	@ 0x7f
 8000d34:	bfc2      	ittt	gt
 8000d36:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d3a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d3e:	4770      	bxgt	lr
 8000d40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d44:	f04f 0300 	mov.w	r3, #0
 8000d48:	3a01      	subs	r2, #1
 8000d4a:	dc5d      	bgt.n	8000e08 <__aeabi_fmul+0x150>
 8000d4c:	f112 0f19 	cmn.w	r2, #25
 8000d50:	bfdc      	itt	le
 8000d52:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d56:	4770      	bxle	lr
 8000d58:	f1c2 0200 	rsb	r2, r2, #0
 8000d5c:	0041      	lsls	r1, r0, #1
 8000d5e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d62:	f1c2 0220 	rsb	r2, r2, #32
 8000d66:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d6a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d6e:	f140 0000 	adc.w	r0, r0, #0
 8000d72:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d76:	bf08      	it	eq
 8000d78:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7c:	4770      	bx	lr
 8000d7e:	f092 0f00 	teq	r2, #0
 8000d82:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d86:	bf02      	ittt	eq
 8000d88:	0040      	lsleq	r0, r0, #1
 8000d8a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d8e:	3a01      	subeq	r2, #1
 8000d90:	d0f9      	beq.n	8000d86 <__aeabi_fmul+0xce>
 8000d92:	ea40 000c 	orr.w	r0, r0, ip
 8000d96:	f093 0f00 	teq	r3, #0
 8000d9a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d9e:	bf02      	ittt	eq
 8000da0:	0049      	lsleq	r1, r1, #1
 8000da2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000da6:	3b01      	subeq	r3, #1
 8000da8:	d0f9      	beq.n	8000d9e <__aeabi_fmul+0xe6>
 8000daa:	ea41 010c 	orr.w	r1, r1, ip
 8000dae:	e78f      	b.n	8000cd0 <__aeabi_fmul+0x18>
 8000db0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000db4:	ea92 0f0c 	teq	r2, ip
 8000db8:	bf18      	it	ne
 8000dba:	ea93 0f0c 	teqne	r3, ip
 8000dbe:	d00a      	beq.n	8000dd6 <__aeabi_fmul+0x11e>
 8000dc0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000dc4:	bf18      	it	ne
 8000dc6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000dca:	d1d8      	bne.n	8000d7e <__aeabi_fmul+0xc6>
 8000dcc:	ea80 0001 	eor.w	r0, r0, r1
 8000dd0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dd4:	4770      	bx	lr
 8000dd6:	f090 0f00 	teq	r0, #0
 8000dda:	bf17      	itett	ne
 8000ddc:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000de0:	4608      	moveq	r0, r1
 8000de2:	f091 0f00 	teqne	r1, #0
 8000de6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dea:	d014      	beq.n	8000e16 <__aeabi_fmul+0x15e>
 8000dec:	ea92 0f0c 	teq	r2, ip
 8000df0:	d101      	bne.n	8000df6 <__aeabi_fmul+0x13e>
 8000df2:	0242      	lsls	r2, r0, #9
 8000df4:	d10f      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000df6:	ea93 0f0c 	teq	r3, ip
 8000dfa:	d103      	bne.n	8000e04 <__aeabi_fmul+0x14c>
 8000dfc:	024b      	lsls	r3, r1, #9
 8000dfe:	bf18      	it	ne
 8000e00:	4608      	movne	r0, r1
 8000e02:	d108      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000e04:	ea80 0001 	eor.w	r0, r0, r1
 8000e08:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e0c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e10:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e14:	4770      	bx	lr
 8000e16:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e1a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e1e:	4770      	bx	lr

08000e20 <__aeabi_fdiv>:
 8000e20:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e24:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e28:	bf1e      	ittt	ne
 8000e2a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e2e:	ea92 0f0c 	teqne	r2, ip
 8000e32:	ea93 0f0c 	teqne	r3, ip
 8000e36:	d069      	beq.n	8000f0c <__aeabi_fdiv+0xec>
 8000e38:	eba2 0203 	sub.w	r2, r2, r3
 8000e3c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e40:	0249      	lsls	r1, r1, #9
 8000e42:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e46:	d037      	beq.n	8000eb8 <__aeabi_fdiv+0x98>
 8000e48:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e4c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e50:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e54:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e58:	428b      	cmp	r3, r1
 8000e5a:	bf38      	it	cc
 8000e5c:	005b      	lslcc	r3, r3, #1
 8000e5e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e62:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e66:	428b      	cmp	r3, r1
 8000e68:	bf24      	itt	cs
 8000e6a:	1a5b      	subcs	r3, r3, r1
 8000e6c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e70:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e74:	bf24      	itt	cs
 8000e76:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e7a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e7e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e82:	bf24      	itt	cs
 8000e84:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e8c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e90:	bf24      	itt	cs
 8000e92:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e96:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e9a:	011b      	lsls	r3, r3, #4
 8000e9c:	bf18      	it	ne
 8000e9e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ea2:	d1e0      	bne.n	8000e66 <__aeabi_fdiv+0x46>
 8000ea4:	2afd      	cmp	r2, #253	@ 0xfd
 8000ea6:	f63f af50 	bhi.w	8000d4a <__aeabi_fmul+0x92>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eb0:	bf08      	it	eq
 8000eb2:	f020 0001 	biceq.w	r0, r0, #1
 8000eb6:	4770      	bx	lr
 8000eb8:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ebc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ec0:	327f      	adds	r2, #127	@ 0x7f
 8000ec2:	bfc2      	ittt	gt
 8000ec4:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ec8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ecc:	4770      	bxgt	lr
 8000ece:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ed2:	f04f 0300 	mov.w	r3, #0
 8000ed6:	3a01      	subs	r2, #1
 8000ed8:	e737      	b.n	8000d4a <__aeabi_fmul+0x92>
 8000eda:	f092 0f00 	teq	r2, #0
 8000ede:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ee2:	bf02      	ittt	eq
 8000ee4:	0040      	lsleq	r0, r0, #1
 8000ee6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000eea:	3a01      	subeq	r2, #1
 8000eec:	d0f9      	beq.n	8000ee2 <__aeabi_fdiv+0xc2>
 8000eee:	ea40 000c 	orr.w	r0, r0, ip
 8000ef2:	f093 0f00 	teq	r3, #0
 8000ef6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000efa:	bf02      	ittt	eq
 8000efc:	0049      	lsleq	r1, r1, #1
 8000efe:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f02:	3b01      	subeq	r3, #1
 8000f04:	d0f9      	beq.n	8000efa <__aeabi_fdiv+0xda>
 8000f06:	ea41 010c 	orr.w	r1, r1, ip
 8000f0a:	e795      	b.n	8000e38 <__aeabi_fdiv+0x18>
 8000f0c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f10:	ea92 0f0c 	teq	r2, ip
 8000f14:	d108      	bne.n	8000f28 <__aeabi_fdiv+0x108>
 8000f16:	0242      	lsls	r2, r0, #9
 8000f18:	f47f af7d 	bne.w	8000e16 <__aeabi_fmul+0x15e>
 8000f1c:	ea93 0f0c 	teq	r3, ip
 8000f20:	f47f af70 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f24:	4608      	mov	r0, r1
 8000f26:	e776      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f28:	ea93 0f0c 	teq	r3, ip
 8000f2c:	d104      	bne.n	8000f38 <__aeabi_fdiv+0x118>
 8000f2e:	024b      	lsls	r3, r1, #9
 8000f30:	f43f af4c 	beq.w	8000dcc <__aeabi_fmul+0x114>
 8000f34:	4608      	mov	r0, r1
 8000f36:	e76e      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f38:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f3c:	bf18      	it	ne
 8000f3e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f42:	d1ca      	bne.n	8000eda <__aeabi_fdiv+0xba>
 8000f44:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f48:	f47f af5c 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f4c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f50:	f47f af3c 	bne.w	8000dcc <__aeabi_fmul+0x114>
 8000f54:	e75f      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f56:	bf00      	nop

08000f58 <__gesf2>:
 8000f58:	f04f 3cff 	mov.w	ip, #4294967295
 8000f5c:	e006      	b.n	8000f6c <__cmpsf2+0x4>
 8000f5e:	bf00      	nop

08000f60 <__lesf2>:
 8000f60:	f04f 0c01 	mov.w	ip, #1
 8000f64:	e002      	b.n	8000f6c <__cmpsf2+0x4>
 8000f66:	bf00      	nop

08000f68 <__cmpsf2>:
 8000f68:	f04f 0c01 	mov.w	ip, #1
 8000f6c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f70:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f7c:	bf18      	it	ne
 8000f7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f82:	d011      	beq.n	8000fa8 <__cmpsf2+0x40>
 8000f84:	b001      	add	sp, #4
 8000f86:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f8a:	bf18      	it	ne
 8000f8c:	ea90 0f01 	teqne	r0, r1
 8000f90:	bf58      	it	pl
 8000f92:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f96:	bf88      	it	hi
 8000f98:	17c8      	asrhi	r0, r1, #31
 8000f9a:	bf38      	it	cc
 8000f9c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fa0:	bf18      	it	ne
 8000fa2:	f040 0001 	orrne.w	r0, r0, #1
 8000fa6:	4770      	bx	lr
 8000fa8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fac:	d102      	bne.n	8000fb4 <__cmpsf2+0x4c>
 8000fae:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fb2:	d105      	bne.n	8000fc0 <__cmpsf2+0x58>
 8000fb4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fb8:	d1e4      	bne.n	8000f84 <__cmpsf2+0x1c>
 8000fba:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fbe:	d0e1      	beq.n	8000f84 <__cmpsf2+0x1c>
 8000fc0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop

08000fc8 <__aeabi_cfrcmple>:
 8000fc8:	4684      	mov	ip, r0
 8000fca:	4608      	mov	r0, r1
 8000fcc:	4661      	mov	r1, ip
 8000fce:	e7ff      	b.n	8000fd0 <__aeabi_cfcmpeq>

08000fd0 <__aeabi_cfcmpeq>:
 8000fd0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fd2:	f7ff ffc9 	bl	8000f68 <__cmpsf2>
 8000fd6:	2800      	cmp	r0, #0
 8000fd8:	bf48      	it	mi
 8000fda:	f110 0f00 	cmnmi.w	r0, #0
 8000fde:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fe0 <__aeabi_fcmpeq>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff fff4 	bl	8000fd0 <__aeabi_cfcmpeq>
 8000fe8:	bf0c      	ite	eq
 8000fea:	2001      	moveq	r0, #1
 8000fec:	2000      	movne	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmplt>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffea 	bl	8000fd0 <__aeabi_cfcmpeq>
 8000ffc:	bf34      	ite	cc
 8000ffe:	2001      	movcc	r0, #1
 8001000:	2000      	movcs	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmple>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffe0 	bl	8000fd0 <__aeabi_cfcmpeq>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpge>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffd2 	bl	8000fc8 <__aeabi_cfrcmple>
 8001024:	bf94      	ite	ls
 8001026:	2001      	movls	r0, #1
 8001028:	2000      	movhi	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <__aeabi_fcmpgt>:
 8001030:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001034:	f7ff ffc8 	bl	8000fc8 <__aeabi_cfrcmple>
 8001038:	bf34      	ite	cc
 800103a:	2001      	movcc	r0, #1
 800103c:	2000      	movcs	r0, #0
 800103e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001042:	bf00      	nop

08001044 <__aeabi_f2uiz>:
 8001044:	0042      	lsls	r2, r0, #1
 8001046:	d20e      	bcs.n	8001066 <__aeabi_f2uiz+0x22>
 8001048:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800104c:	d30b      	bcc.n	8001066 <__aeabi_f2uiz+0x22>
 800104e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001052:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001056:	d409      	bmi.n	800106c <__aeabi_f2uiz+0x28>
 8001058:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800105c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001060:	fa23 f002 	lsr.w	r0, r3, r2
 8001064:	4770      	bx	lr
 8001066:	f04f 0000 	mov.w	r0, #0
 800106a:	4770      	bx	lr
 800106c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001070:	d101      	bne.n	8001076 <__aeabi_f2uiz+0x32>
 8001072:	0242      	lsls	r2, r0, #9
 8001074:	d102      	bne.n	800107c <__aeabi_f2uiz+0x38>
 8001076:	f04f 30ff 	mov.w	r0, #4294967295
 800107a:	4770      	bx	lr
 800107c:	f04f 0000 	mov.w	r0, #0
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop

08001084 <__aeabi_uldivmod>:
 8001084:	b953      	cbnz	r3, 800109c <__aeabi_uldivmod+0x18>
 8001086:	b94a      	cbnz	r2, 800109c <__aeabi_uldivmod+0x18>
 8001088:	2900      	cmp	r1, #0
 800108a:	bf08      	it	eq
 800108c:	2800      	cmpeq	r0, #0
 800108e:	bf1c      	itt	ne
 8001090:	f04f 31ff 	movne.w	r1, #4294967295
 8001094:	f04f 30ff 	movne.w	r0, #4294967295
 8001098:	f000 b98c 	b.w	80013b4 <__aeabi_idiv0>
 800109c:	f1ad 0c08 	sub.w	ip, sp, #8
 80010a0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80010a4:	f000 f806 	bl	80010b4 <__udivmoddi4>
 80010a8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80010ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80010b0:	b004      	add	sp, #16
 80010b2:	4770      	bx	lr

080010b4 <__udivmoddi4>:
 80010b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80010b8:	9d08      	ldr	r5, [sp, #32]
 80010ba:	468e      	mov	lr, r1
 80010bc:	4604      	mov	r4, r0
 80010be:	4688      	mov	r8, r1
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d14a      	bne.n	800115a <__udivmoddi4+0xa6>
 80010c4:	428a      	cmp	r2, r1
 80010c6:	4617      	mov	r7, r2
 80010c8:	d962      	bls.n	8001190 <__udivmoddi4+0xdc>
 80010ca:	fab2 f682 	clz	r6, r2
 80010ce:	b14e      	cbz	r6, 80010e4 <__udivmoddi4+0x30>
 80010d0:	f1c6 0320 	rsb	r3, r6, #32
 80010d4:	fa01 f806 	lsl.w	r8, r1, r6
 80010d8:	fa20 f303 	lsr.w	r3, r0, r3
 80010dc:	40b7      	lsls	r7, r6
 80010de:	ea43 0808 	orr.w	r8, r3, r8
 80010e2:	40b4      	lsls	r4, r6
 80010e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80010e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80010ec:	fa1f fc87 	uxth.w	ip, r7
 80010f0:	fb0e 8811 	mls	r8, lr, r1, r8
 80010f4:	fb01 f20c 	mul.w	r2, r1, ip
 80010f8:	0c23      	lsrs	r3, r4, #16
 80010fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80010fe:	429a      	cmp	r2, r3
 8001100:	d909      	bls.n	8001116 <__udivmoddi4+0x62>
 8001102:	18fb      	adds	r3, r7, r3
 8001104:	f101 30ff 	add.w	r0, r1, #4294967295
 8001108:	f080 80eb 	bcs.w	80012e2 <__udivmoddi4+0x22e>
 800110c:	429a      	cmp	r2, r3
 800110e:	f240 80e8 	bls.w	80012e2 <__udivmoddi4+0x22e>
 8001112:	3902      	subs	r1, #2
 8001114:	443b      	add	r3, r7
 8001116:	1a9a      	subs	r2, r3, r2
 8001118:	fbb2 f0fe 	udiv	r0, r2, lr
 800111c:	fb0e 2210 	mls	r2, lr, r0, r2
 8001120:	fb00 fc0c 	mul.w	ip, r0, ip
 8001124:	b2a3      	uxth	r3, r4
 8001126:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800112a:	459c      	cmp	ip, r3
 800112c:	d909      	bls.n	8001142 <__udivmoddi4+0x8e>
 800112e:	18fb      	adds	r3, r7, r3
 8001130:	f100 32ff 	add.w	r2, r0, #4294967295
 8001134:	f080 80d7 	bcs.w	80012e6 <__udivmoddi4+0x232>
 8001138:	459c      	cmp	ip, r3
 800113a:	f240 80d4 	bls.w	80012e6 <__udivmoddi4+0x232>
 800113e:	443b      	add	r3, r7
 8001140:	3802      	subs	r0, #2
 8001142:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001146:	2100      	movs	r1, #0
 8001148:	eba3 030c 	sub.w	r3, r3, ip
 800114c:	b11d      	cbz	r5, 8001156 <__udivmoddi4+0xa2>
 800114e:	2200      	movs	r2, #0
 8001150:	40f3      	lsrs	r3, r6
 8001152:	e9c5 3200 	strd	r3, r2, [r5]
 8001156:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800115a:	428b      	cmp	r3, r1
 800115c:	d905      	bls.n	800116a <__udivmoddi4+0xb6>
 800115e:	b10d      	cbz	r5, 8001164 <__udivmoddi4+0xb0>
 8001160:	e9c5 0100 	strd	r0, r1, [r5]
 8001164:	2100      	movs	r1, #0
 8001166:	4608      	mov	r0, r1
 8001168:	e7f5      	b.n	8001156 <__udivmoddi4+0xa2>
 800116a:	fab3 f183 	clz	r1, r3
 800116e:	2900      	cmp	r1, #0
 8001170:	d146      	bne.n	8001200 <__udivmoddi4+0x14c>
 8001172:	4573      	cmp	r3, lr
 8001174:	d302      	bcc.n	800117c <__udivmoddi4+0xc8>
 8001176:	4282      	cmp	r2, r0
 8001178:	f200 8108 	bhi.w	800138c <__udivmoddi4+0x2d8>
 800117c:	1a84      	subs	r4, r0, r2
 800117e:	eb6e 0203 	sbc.w	r2, lr, r3
 8001182:	2001      	movs	r0, #1
 8001184:	4690      	mov	r8, r2
 8001186:	2d00      	cmp	r5, #0
 8001188:	d0e5      	beq.n	8001156 <__udivmoddi4+0xa2>
 800118a:	e9c5 4800 	strd	r4, r8, [r5]
 800118e:	e7e2      	b.n	8001156 <__udivmoddi4+0xa2>
 8001190:	2a00      	cmp	r2, #0
 8001192:	f000 8091 	beq.w	80012b8 <__udivmoddi4+0x204>
 8001196:	fab2 f682 	clz	r6, r2
 800119a:	2e00      	cmp	r6, #0
 800119c:	f040 80a5 	bne.w	80012ea <__udivmoddi4+0x236>
 80011a0:	1a8a      	subs	r2, r1, r2
 80011a2:	2101      	movs	r1, #1
 80011a4:	0c03      	lsrs	r3, r0, #16
 80011a6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80011aa:	b280      	uxth	r0, r0
 80011ac:	b2bc      	uxth	r4, r7
 80011ae:	fbb2 fcfe 	udiv	ip, r2, lr
 80011b2:	fb0e 221c 	mls	r2, lr, ip, r2
 80011b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80011ba:	fb04 f20c 	mul.w	r2, r4, ip
 80011be:	429a      	cmp	r2, r3
 80011c0:	d907      	bls.n	80011d2 <__udivmoddi4+0x11e>
 80011c2:	18fb      	adds	r3, r7, r3
 80011c4:	f10c 38ff 	add.w	r8, ip, #4294967295
 80011c8:	d202      	bcs.n	80011d0 <__udivmoddi4+0x11c>
 80011ca:	429a      	cmp	r2, r3
 80011cc:	f200 80e3 	bhi.w	8001396 <__udivmoddi4+0x2e2>
 80011d0:	46c4      	mov	ip, r8
 80011d2:	1a9b      	subs	r3, r3, r2
 80011d4:	fbb3 f2fe 	udiv	r2, r3, lr
 80011d8:	fb0e 3312 	mls	r3, lr, r2, r3
 80011dc:	fb02 f404 	mul.w	r4, r2, r4
 80011e0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80011e4:	429c      	cmp	r4, r3
 80011e6:	d907      	bls.n	80011f8 <__udivmoddi4+0x144>
 80011e8:	18fb      	adds	r3, r7, r3
 80011ea:	f102 30ff 	add.w	r0, r2, #4294967295
 80011ee:	d202      	bcs.n	80011f6 <__udivmoddi4+0x142>
 80011f0:	429c      	cmp	r4, r3
 80011f2:	f200 80cd 	bhi.w	8001390 <__udivmoddi4+0x2dc>
 80011f6:	4602      	mov	r2, r0
 80011f8:	1b1b      	subs	r3, r3, r4
 80011fa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80011fe:	e7a5      	b.n	800114c <__udivmoddi4+0x98>
 8001200:	f1c1 0620 	rsb	r6, r1, #32
 8001204:	408b      	lsls	r3, r1
 8001206:	fa22 f706 	lsr.w	r7, r2, r6
 800120a:	431f      	orrs	r7, r3
 800120c:	fa2e fa06 	lsr.w	sl, lr, r6
 8001210:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8001214:	fbba f8f9 	udiv	r8, sl, r9
 8001218:	fa0e fe01 	lsl.w	lr, lr, r1
 800121c:	fa20 f306 	lsr.w	r3, r0, r6
 8001220:	fb09 aa18 	mls	sl, r9, r8, sl
 8001224:	fa1f fc87 	uxth.w	ip, r7
 8001228:	ea43 030e 	orr.w	r3, r3, lr
 800122c:	fa00 fe01 	lsl.w	lr, r0, r1
 8001230:	fb08 f00c 	mul.w	r0, r8, ip
 8001234:	0c1c      	lsrs	r4, r3, #16
 8001236:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800123a:	42a0      	cmp	r0, r4
 800123c:	fa02 f201 	lsl.w	r2, r2, r1
 8001240:	d90a      	bls.n	8001258 <__udivmoddi4+0x1a4>
 8001242:	193c      	adds	r4, r7, r4
 8001244:	f108 3aff 	add.w	sl, r8, #4294967295
 8001248:	f080 809e 	bcs.w	8001388 <__udivmoddi4+0x2d4>
 800124c:	42a0      	cmp	r0, r4
 800124e:	f240 809b 	bls.w	8001388 <__udivmoddi4+0x2d4>
 8001252:	f1a8 0802 	sub.w	r8, r8, #2
 8001256:	443c      	add	r4, r7
 8001258:	1a24      	subs	r4, r4, r0
 800125a:	b298      	uxth	r0, r3
 800125c:	fbb4 f3f9 	udiv	r3, r4, r9
 8001260:	fb09 4413 	mls	r4, r9, r3, r4
 8001264:	fb03 fc0c 	mul.w	ip, r3, ip
 8001268:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 800126c:	45a4      	cmp	ip, r4
 800126e:	d909      	bls.n	8001284 <__udivmoddi4+0x1d0>
 8001270:	193c      	adds	r4, r7, r4
 8001272:	f103 30ff 	add.w	r0, r3, #4294967295
 8001276:	f080 8085 	bcs.w	8001384 <__udivmoddi4+0x2d0>
 800127a:	45a4      	cmp	ip, r4
 800127c:	f240 8082 	bls.w	8001384 <__udivmoddi4+0x2d0>
 8001280:	3b02      	subs	r3, #2
 8001282:	443c      	add	r4, r7
 8001284:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001288:	eba4 040c 	sub.w	r4, r4, ip
 800128c:	fba0 8c02 	umull	r8, ip, r0, r2
 8001290:	4564      	cmp	r4, ip
 8001292:	4643      	mov	r3, r8
 8001294:	46e1      	mov	r9, ip
 8001296:	d364      	bcc.n	8001362 <__udivmoddi4+0x2ae>
 8001298:	d061      	beq.n	800135e <__udivmoddi4+0x2aa>
 800129a:	b15d      	cbz	r5, 80012b4 <__udivmoddi4+0x200>
 800129c:	ebbe 0203 	subs.w	r2, lr, r3
 80012a0:	eb64 0409 	sbc.w	r4, r4, r9
 80012a4:	fa04 f606 	lsl.w	r6, r4, r6
 80012a8:	fa22 f301 	lsr.w	r3, r2, r1
 80012ac:	431e      	orrs	r6, r3
 80012ae:	40cc      	lsrs	r4, r1
 80012b0:	e9c5 6400 	strd	r6, r4, [r5]
 80012b4:	2100      	movs	r1, #0
 80012b6:	e74e      	b.n	8001156 <__udivmoddi4+0xa2>
 80012b8:	fbb1 fcf2 	udiv	ip, r1, r2
 80012bc:	0c01      	lsrs	r1, r0, #16
 80012be:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80012c2:	b280      	uxth	r0, r0
 80012c4:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80012c8:	463b      	mov	r3, r7
 80012ca:	fbb1 f1f7 	udiv	r1, r1, r7
 80012ce:	4638      	mov	r0, r7
 80012d0:	463c      	mov	r4, r7
 80012d2:	46b8      	mov	r8, r7
 80012d4:	46be      	mov	lr, r7
 80012d6:	2620      	movs	r6, #32
 80012d8:	eba2 0208 	sub.w	r2, r2, r8
 80012dc:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80012e0:	e765      	b.n	80011ae <__udivmoddi4+0xfa>
 80012e2:	4601      	mov	r1, r0
 80012e4:	e717      	b.n	8001116 <__udivmoddi4+0x62>
 80012e6:	4610      	mov	r0, r2
 80012e8:	e72b      	b.n	8001142 <__udivmoddi4+0x8e>
 80012ea:	f1c6 0120 	rsb	r1, r6, #32
 80012ee:	fa2e fc01 	lsr.w	ip, lr, r1
 80012f2:	40b7      	lsls	r7, r6
 80012f4:	fa0e fe06 	lsl.w	lr, lr, r6
 80012f8:	fa20 f101 	lsr.w	r1, r0, r1
 80012fc:	ea41 010e 	orr.w	r1, r1, lr
 8001300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001304:	fbbc f8fe 	udiv	r8, ip, lr
 8001308:	b2bc      	uxth	r4, r7
 800130a:	fb0e cc18 	mls	ip, lr, r8, ip
 800130e:	fb08 f904 	mul.w	r9, r8, r4
 8001312:	0c0a      	lsrs	r2, r1, #16
 8001314:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8001318:	40b0      	lsls	r0, r6
 800131a:	4591      	cmp	r9, r2
 800131c:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8001320:	b280      	uxth	r0, r0
 8001322:	d93e      	bls.n	80013a2 <__udivmoddi4+0x2ee>
 8001324:	18ba      	adds	r2, r7, r2
 8001326:	f108 3cff 	add.w	ip, r8, #4294967295
 800132a:	d201      	bcs.n	8001330 <__udivmoddi4+0x27c>
 800132c:	4591      	cmp	r9, r2
 800132e:	d81f      	bhi.n	8001370 <__udivmoddi4+0x2bc>
 8001330:	eba2 0209 	sub.w	r2, r2, r9
 8001334:	fbb2 f9fe 	udiv	r9, r2, lr
 8001338:	fb09 f804 	mul.w	r8, r9, r4
 800133c:	fb0e 2a19 	mls	sl, lr, r9, r2
 8001340:	b28a      	uxth	r2, r1
 8001342:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8001346:	4542      	cmp	r2, r8
 8001348:	d229      	bcs.n	800139e <__udivmoddi4+0x2ea>
 800134a:	18ba      	adds	r2, r7, r2
 800134c:	f109 31ff 	add.w	r1, r9, #4294967295
 8001350:	d2c2      	bcs.n	80012d8 <__udivmoddi4+0x224>
 8001352:	4542      	cmp	r2, r8
 8001354:	d2c0      	bcs.n	80012d8 <__udivmoddi4+0x224>
 8001356:	f1a9 0102 	sub.w	r1, r9, #2
 800135a:	443a      	add	r2, r7
 800135c:	e7bc      	b.n	80012d8 <__udivmoddi4+0x224>
 800135e:	45c6      	cmp	lr, r8
 8001360:	d29b      	bcs.n	800129a <__udivmoddi4+0x1e6>
 8001362:	ebb8 0302 	subs.w	r3, r8, r2
 8001366:	eb6c 0c07 	sbc.w	ip, ip, r7
 800136a:	3801      	subs	r0, #1
 800136c:	46e1      	mov	r9, ip
 800136e:	e794      	b.n	800129a <__udivmoddi4+0x1e6>
 8001370:	eba7 0909 	sub.w	r9, r7, r9
 8001374:	444a      	add	r2, r9
 8001376:	fbb2 f9fe 	udiv	r9, r2, lr
 800137a:	f1a8 0c02 	sub.w	ip, r8, #2
 800137e:	fb09 f804 	mul.w	r8, r9, r4
 8001382:	e7db      	b.n	800133c <__udivmoddi4+0x288>
 8001384:	4603      	mov	r3, r0
 8001386:	e77d      	b.n	8001284 <__udivmoddi4+0x1d0>
 8001388:	46d0      	mov	r8, sl
 800138a:	e765      	b.n	8001258 <__udivmoddi4+0x1a4>
 800138c:	4608      	mov	r0, r1
 800138e:	e6fa      	b.n	8001186 <__udivmoddi4+0xd2>
 8001390:	443b      	add	r3, r7
 8001392:	3a02      	subs	r2, #2
 8001394:	e730      	b.n	80011f8 <__udivmoddi4+0x144>
 8001396:	f1ac 0c02 	sub.w	ip, ip, #2
 800139a:	443b      	add	r3, r7
 800139c:	e719      	b.n	80011d2 <__udivmoddi4+0x11e>
 800139e:	4649      	mov	r1, r9
 80013a0:	e79a      	b.n	80012d8 <__udivmoddi4+0x224>
 80013a2:	eba2 0209 	sub.w	r2, r2, r9
 80013a6:	fbb2 f9fe 	udiv	r9, r2, lr
 80013aa:	46c4      	mov	ip, r8
 80013ac:	fb09 f804 	mul.w	r8, r9, r4
 80013b0:	e7c4      	b.n	800133c <__udivmoddi4+0x288>
 80013b2:	bf00      	nop

080013b4 <__aeabi_idiv0>:
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop

080013b8 <ReadAverageVoltage>:

/* ---------------------------------------------------------------
 * Helper: read average ADC voltage for a given channel
 * --------------------------------------------------------------- */
static float ReadAverageVoltage(uint32_t channel, uint8_t samples)
{
 80013b8:	b590      	push	{r4, r7, lr}
 80013ba:	b089      	sub	sp, #36	@ 0x24
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	460b      	mov	r3, r1
 80013c2:	70fb      	strb	r3, [r7, #3]
    ADC_ChannelConfTypeDef sConfig = {0};
 80013c4:	f107 0308 	add.w	r3, r7, #8
 80013c8:	2200      	movs	r2, #0
 80013ca:	601a      	str	r2, [r3, #0]
 80013cc:	605a      	str	r2, [r3, #4]
 80013ce:	609a      	str	r2, [r3, #8]
    sConfig.Channel = channel;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	60bb      	str	r3, [r7, #8]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 80013d4:	2301      	movs	r3, #1
 80013d6:	60fb      	str	r3, [r7, #12]
    sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 80013d8:	2304      	movs	r3, #4
 80013da:	613b      	str	r3, [r7, #16]
    HAL_ADC_ConfigChannel(hAdc, &sConfig);
 80013dc:	4b25      	ldr	r3, [pc, #148]	@ (8001474 <ReadAverageVoltage+0xbc>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f107 0208 	add.w	r2, r7, #8
 80013e4:	4611      	mov	r1, r2
 80013e6:	4618      	mov	r0, r3
 80013e8:	f004 fe76 	bl	80060d8 <HAL_ADC_ConfigChannel>

    uint32_t sum = 0;
 80013ec:	2300      	movs	r3, #0
 80013ee:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < samples; i++) {
 80013f0:	2300      	movs	r3, #0
 80013f2:	76fb      	strb	r3, [r7, #27]
 80013f4:	e01c      	b.n	8001430 <ReadAverageVoltage+0x78>
        HAL_ADC_Start(hAdc);
 80013f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001474 <ReadAverageVoltage+0xbc>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4618      	mov	r0, r3
 80013fc:	f004 fbb8 	bl	8005b70 <HAL_ADC_Start>
        HAL_ADC_PollForConversion(hAdc, HAL_MAX_DELAY);
 8001400:	4b1c      	ldr	r3, [pc, #112]	@ (8001474 <ReadAverageVoltage+0xbc>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f04f 31ff 	mov.w	r1, #4294967295
 8001408:	4618      	mov	r0, r3
 800140a:	f004 fc8b 	bl	8005d24 <HAL_ADC_PollForConversion>
        sum += HAL_ADC_GetValue(hAdc);
 800140e:	4b19      	ldr	r3, [pc, #100]	@ (8001474 <ReadAverageVoltage+0xbc>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4618      	mov	r0, r3
 8001414:	f004 fd8c 	bl	8005f30 <HAL_ADC_GetValue>
 8001418:	4602      	mov	r2, r0
 800141a:	69fb      	ldr	r3, [r7, #28]
 800141c:	4413      	add	r3, r2
 800141e:	61fb      	str	r3, [r7, #28]
        HAL_ADC_Stop(hAdc);
 8001420:	4b14      	ldr	r3, [pc, #80]	@ (8001474 <ReadAverageVoltage+0xbc>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4618      	mov	r0, r3
 8001426:	f004 fc51 	bl	8005ccc <HAL_ADC_Stop>
    for (uint8_t i = 0; i < samples; i++) {
 800142a:	7efb      	ldrb	r3, [r7, #27]
 800142c:	3301      	adds	r3, #1
 800142e:	76fb      	strb	r3, [r7, #27]
 8001430:	7efa      	ldrb	r2, [r7, #27]
 8001432:	78fb      	ldrb	r3, [r7, #3]
 8001434:	429a      	cmp	r2, r3
 8001436:	d3de      	bcc.n	80013f6 <ReadAverageVoltage+0x3e>
    }

    float avg = (float)sum / samples;
 8001438:	69f8      	ldr	r0, [r7, #28]
 800143a:	f7ff fbe5 	bl	8000c08 <__aeabi_ui2f>
 800143e:	4604      	mov	r4, r0
 8001440:	78fb      	ldrb	r3, [r7, #3]
 8001442:	4618      	mov	r0, r3
 8001444:	f7ff fbe4 	bl	8000c10 <__aeabi_i2f>
 8001448:	4603      	mov	r3, r0
 800144a:	4619      	mov	r1, r3
 800144c:	4620      	mov	r0, r4
 800144e:	f7ff fce7 	bl	8000e20 <__aeabi_fdiv>
 8001452:	4603      	mov	r3, r0
 8001454:	617b      	str	r3, [r7, #20]
    return (avg * ACS712_VREF_ADC) / ACS712_ADC_RESOLUTION;  // in Volts
 8001456:	4908      	ldr	r1, [pc, #32]	@ (8001478 <ReadAverageVoltage+0xc0>)
 8001458:	6978      	ldr	r0, [r7, #20]
 800145a:	f7ff fc2d 	bl	8000cb8 <__aeabi_fmul>
 800145e:	4603      	mov	r3, r0
 8001460:	4906      	ldr	r1, [pc, #24]	@ (800147c <ReadAverageVoltage+0xc4>)
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff fcdc 	bl	8000e20 <__aeabi_fdiv>
 8001468:	4603      	mov	r3, r0
}
 800146a:	4618      	mov	r0, r3
 800146c:	3724      	adds	r7, #36	@ 0x24
 800146e:	46bd      	mov	sp, r7
 8001470:	bd90      	pop	{r4, r7, pc}
 8001472:	bf00      	nop
 8001474:	20000234 	.word	0x20000234
 8001478:	40533333 	.word	0x40533333
 800147c:	457ff000 	.word	0x457ff000

08001480 <ACS712_Init>:

/* ---------------------------------------------------------------
 * Init + zero-offset calibration
 * --------------------------------------------------------------- */
void ACS712_Init(ADC_HandleTypeDef *hadc)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
    hAdc = hadc;
 8001488:	4a06      	ldr	r2, [pc, #24]	@ (80014a4 <ACS712_Init+0x24>)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	6013      	str	r3, [r2, #0]
    HAL_Delay(500);   // let voltage settle (~0.5 s)
 800148e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001492:	f004 fa71 	bl	8005978 <HAL_Delay>
    ACS712_CalibrateZero();
 8001496:	f000 f807 	bl	80014a8 <ACS712_CalibrateZero>
}
 800149a:	bf00      	nop
 800149c:	3708      	adds	r7, #8
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	20000234 	.word	0x20000234

080014a8 <ACS712_CalibrateZero>:

/* ---------------------------------------------------------------
 * Calibrate sensor at 0 A (no load)
 * --------------------------------------------------------------- */
void ACS712_CalibrateZero(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
    const uint16_t samples = 500;
 80014ae:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80014b2:	803b      	strh	r3, [r7, #0]
    float sum = 0;
 80014b4:	f04f 0300 	mov.w	r3, #0
 80014b8:	607b      	str	r3, [r7, #4]
    for (uint16_t i = 0; i < samples; i++) {
 80014ba:	2300      	movs	r3, #0
 80014bc:	807b      	strh	r3, [r7, #2]
 80014be:	e00d      	b.n	80014dc <ACS712_CalibrateZero+0x34>
        sum += ReadAverageVoltage(ACS712_ADC_CHANNEL, 1);
 80014c0:	2101      	movs	r1, #1
 80014c2:	2007      	movs	r0, #7
 80014c4:	f7ff ff78 	bl	80013b8 <ReadAverageVoltage>
 80014c8:	4603      	mov	r3, r0
 80014ca:	4619      	mov	r1, r3
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f7ff faeb 	bl	8000aa8 <__addsf3>
 80014d2:	4603      	mov	r3, r0
 80014d4:	607b      	str	r3, [r7, #4]
    for (uint16_t i = 0; i < samples; i++) {
 80014d6:	887b      	ldrh	r3, [r7, #2]
 80014d8:	3301      	adds	r3, #1
 80014da:	807b      	strh	r3, [r7, #2]
 80014dc:	887a      	ldrh	r2, [r7, #2]
 80014de:	883b      	ldrh	r3, [r7, #0]
 80014e0:	429a      	cmp	r2, r3
 80014e2:	d3ed      	bcc.n	80014c0 <ACS712_CalibrateZero+0x18>
    }
    zeroOffset = sum / samples;   // midpoint voltage ( 2.5 V typical)
 80014e4:	883b      	ldrh	r3, [r7, #0]
 80014e6:	4618      	mov	r0, r3
 80014e8:	f7ff fb92 	bl	8000c10 <__aeabi_i2f>
 80014ec:	4603      	mov	r3, r0
 80014ee:	4619      	mov	r1, r3
 80014f0:	6878      	ldr	r0, [r7, #4]
 80014f2:	f7ff fc95 	bl	8000e20 <__aeabi_fdiv>
 80014f6:	4603      	mov	r3, r0
 80014f8:	461a      	mov	r2, r3
 80014fa:	4b03      	ldr	r3, [pc, #12]	@ (8001508 <ACS712_CalibrateZero+0x60>)
 80014fc:	601a      	str	r2, [r3, #0]
}
 80014fe:	bf00      	nop
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	20000238 	.word	0x20000238

0800150c <ACS712_ReadCurrent>:
//    g_currentA = lastCurrent;
//    return lastCurrent;
//}

float ACS712_ReadCurrent(void)
{
 800150c:	b590      	push	{r4, r7, lr}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
    float voltage = ReadAverageVoltage(ACS712_ADC_CHANNEL, ACS712_NUM_SAMPLES);
 8001512:	210a      	movs	r1, #10
 8001514:	2007      	movs	r0, #7
 8001516:	f7ff ff4f 	bl	80013b8 <ReadAverageVoltage>
 800151a:	6038      	str	r0, [r7, #0]
    float current = (voltage - zeroOffset) / ACS712_SENSITIVITY_RAW;
 800151c:	4b1c      	ldr	r3, [pc, #112]	@ (8001590 <ACS712_ReadCurrent+0x84>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4619      	mov	r1, r3
 8001522:	6838      	ldr	r0, [r7, #0]
 8001524:	f7ff fabe 	bl	8000aa4 <__aeabi_fsub>
 8001528:	4603      	mov	r3, r0
 800152a:	491a      	ldr	r1, [pc, #104]	@ (8001594 <ACS712_ReadCurrent+0x88>)
 800152c:	4618      	mov	r0, r3
 800152e:	f7ff fc77 	bl	8000e20 <__aeabi_fdiv>
 8001532:	4603      	mov	r3, r0
 8001534:	607b      	str	r3, [r7, #4]

    // Dead-zone filter
    if (fabsf(current) < ACS712_NOISE_DEADZONE)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800153c:	4916      	ldr	r1, [pc, #88]	@ (8001598 <ACS712_ReadCurrent+0x8c>)
 800153e:	4618      	mov	r0, r3
 8001540:	f7ff fd58 	bl	8000ff4 <__aeabi_fcmplt>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d002      	beq.n	8001550 <ACS712_ReadCurrent+0x44>
        current = 0.0f;
 800154a:	f04f 0300 	mov.w	r3, #0
 800154e:	607b      	str	r3, [r7, #4]

    // Low-pass filter
    lastCurrent = (1.0f - ACS712_FILTER_ALPHA) * lastCurrent +
 8001550:	4b12      	ldr	r3, [pc, #72]	@ (800159c <ACS712_ReadCurrent+0x90>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4912      	ldr	r1, [pc, #72]	@ (80015a0 <ACS712_ReadCurrent+0x94>)
 8001556:	4618      	mov	r0, r3
 8001558:	f7ff fbae 	bl	8000cb8 <__aeabi_fmul>
 800155c:	4603      	mov	r3, r0
 800155e:	461c      	mov	r4, r3
                  ACS712_FILTER_ALPHA * current;
 8001560:	4910      	ldr	r1, [pc, #64]	@ (80015a4 <ACS712_ReadCurrent+0x98>)
 8001562:	6878      	ldr	r0, [r7, #4]
 8001564:	f7ff fba8 	bl	8000cb8 <__aeabi_fmul>
 8001568:	4603      	mov	r3, r0
    lastCurrent = (1.0f - ACS712_FILTER_ALPHA) * lastCurrent +
 800156a:	4619      	mov	r1, r3
 800156c:	4620      	mov	r0, r4
 800156e:	f7ff fa9b 	bl	8000aa8 <__addsf3>
 8001572:	4603      	mov	r3, r0
 8001574:	461a      	mov	r2, r3
 8001576:	4b09      	ldr	r3, [pc, #36]	@ (800159c <ACS712_ReadCurrent+0x90>)
 8001578:	601a      	str	r2, [r3, #0]

    g_currentA = lastCurrent;    //  store globally for external access
 800157a:	4b08      	ldr	r3, [pc, #32]	@ (800159c <ACS712_ReadCurrent+0x90>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4a0a      	ldr	r2, [pc, #40]	@ (80015a8 <ACS712_ReadCurrent+0x9c>)
 8001580:	6013      	str	r3, [r2, #0]
    return lastCurrent;
 8001582:	4b06      	ldr	r3, [pc, #24]	@ (800159c <ACS712_ReadCurrent+0x90>)
 8001584:	681b      	ldr	r3, [r3, #0]
}
 8001586:	4618      	mov	r0, r3
 8001588:	370c      	adds	r7, #12
 800158a:	46bd      	mov	sp, r7
 800158c:	bd90      	pop	{r4, r7, pc}
 800158e:	bf00      	nop
 8001590:	20000238 	.word	0x20000238
 8001594:	3d872b02 	.word	0x3d872b02
 8001598:	3cf5c28f 	.word	0x3cf5c28f
 800159c:	2000023c 	.word	0x2000023c
 80015a0:	3f333333 	.word	0x3f333333
 80015a4:	3e99999a 	.word	0x3e99999a
 80015a8:	2000022c 	.word	0x2000022c

080015ac <Voltage_ReadInput>:

/* ---------------------------------------------------------------
 * Read input voltage (from divider) in Volts
 * --------------------------------------------------------------- */
float Voltage_ReadInput(void)
{
 80015ac:	b590      	push	{r4, r7, lr}
 80015ae:	b083      	sub	sp, #12
 80015b0:	af00      	add	r7, sp, #0
    float vAdc = ReadAverageVoltage(VOLTAGE_ADC_CHANNEL, 5);   // read scaled ADC voltage
 80015b2:	2105      	movs	r1, #5
 80015b4:	2006      	movs	r0, #6
 80015b6:	f7ff feff 	bl	80013b8 <ReadAverageVoltage>
 80015ba:	6078      	str	r0, [r7, #4]
    float vInput = vAdc / VOLT_DIVIDER_RATIO;                  // undo divider (R2/(R1+R2))
 80015bc:	4912      	ldr	r1, [pc, #72]	@ (8001608 <Voltage_ReadInput+0x5c>)
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f7ff fc2e 	bl	8000e20 <__aeabi_fdiv>
 80015c4:	4603      	mov	r3, r0
 80015c6:	603b      	str	r3, [r7, #0]

    // Optional low-pass filter for stability
    lastVoltage = (1.0f - ACS712_FILTER_ALPHA) * lastVoltage +
 80015c8:	4b10      	ldr	r3, [pc, #64]	@ (800160c <Voltage_ReadInput+0x60>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4910      	ldr	r1, [pc, #64]	@ (8001610 <Voltage_ReadInput+0x64>)
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7ff fb72 	bl	8000cb8 <__aeabi_fmul>
 80015d4:	4603      	mov	r3, r0
 80015d6:	461c      	mov	r4, r3
                  ACS712_FILTER_ALPHA * vInput;
 80015d8:	490e      	ldr	r1, [pc, #56]	@ (8001614 <Voltage_ReadInput+0x68>)
 80015da:	6838      	ldr	r0, [r7, #0]
 80015dc:	f7ff fb6c 	bl	8000cb8 <__aeabi_fmul>
 80015e0:	4603      	mov	r3, r0
    lastVoltage = (1.0f - ACS712_FILTER_ALPHA) * lastVoltage +
 80015e2:	4619      	mov	r1, r3
 80015e4:	4620      	mov	r0, r4
 80015e6:	f7ff fa5f 	bl	8000aa8 <__addsf3>
 80015ea:	4603      	mov	r3, r0
 80015ec:	461a      	mov	r2, r3
 80015ee:	4b07      	ldr	r3, [pc, #28]	@ (800160c <Voltage_ReadInput+0x60>)
 80015f0:	601a      	str	r2, [r3, #0]

    g_voltageV = lastVoltage;
 80015f2:	4b06      	ldr	r3, [pc, #24]	@ (800160c <Voltage_ReadInput+0x60>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4a08      	ldr	r2, [pc, #32]	@ (8001618 <Voltage_ReadInput+0x6c>)
 80015f8:	6013      	str	r3, [r2, #0]
    return lastVoltage;
 80015fa:	4b04      	ldr	r3, [pc, #16]	@ (800160c <Voltage_ReadInput+0x60>)
 80015fc:	681b      	ldr	r3, [r3, #0]
}
 80015fe:	4618      	mov	r0, r3
 8001600:	370c      	adds	r7, #12
 8001602:	46bd      	mov	sp, r7
 8001604:	bd90      	pop	{r4, r7, pc}
 8001606:	bf00      	nop
 8001608:	3f58f2fb 	.word	0x3f58f2fb
 800160c:	20000240 	.word	0x20000240
 8001610:	3f333333 	.word	0x3f333333
 8001614:	3e99999a 	.word	0x3e99999a
 8001618:	20000230 	.word	0x20000230

0800161c <ACS712_Update>:

/* ---------------------------------------------------------------
 * Combined update (for periodic tasks)
 * --------------------------------------------------------------- */
void ACS712_Update(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
    g_currentA = ACS712_ReadCurrent();
 8001620:	f7ff ff74 	bl	800150c <ACS712_ReadCurrent>
 8001624:	4603      	mov	r3, r0
 8001626:	4a04      	ldr	r2, [pc, #16]	@ (8001638 <ACS712_Update+0x1c>)
 8001628:	6013      	str	r3, [r2, #0]
    g_voltageV = Voltage_ReadInput();
 800162a:	f7ff ffbf 	bl	80015ac <Voltage_ReadInput>
 800162e:	4603      	mov	r3, r0
 8001630:	4a02      	ldr	r2, [pc, #8]	@ (800163c <ACS712_Update+0x20>)
 8001632:	6013      	str	r3, [r2, #0]
}
 8001634:	bf00      	nop
 8001636:	bd80      	pop	{r7, pc}
 8001638:	2000022c 	.word	0x2000022c
 800163c:	20000230 	.word	0x20000230

08001640 <readChannelVoltage>:

static char dataPacketTx[16];

/* --- helper: sample one channel --- */
static float readChannelVoltage(ADC_HandleTypeDef *hadc, uint32_t channel)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b088      	sub	sp, #32
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
 8001648:	6039      	str	r1, [r7, #0]
    ADC_ChannelConfTypeDef sConfig = {0};
 800164a:	f107 030c 	add.w	r3, r7, #12
 800164e:	2200      	movs	r2, #0
 8001650:	601a      	str	r2, [r3, #0]
 8001652:	605a      	str	r2, [r3, #4]
 8001654:	609a      	str	r2, [r3, #8]
    sConfig.Channel = channel;
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	60fb      	str	r3, [r7, #12]
    sConfig.Rank = 1;
 800165a:	2301      	movs	r3, #1
 800165c:	613b      	str	r3, [r7, #16]
    sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 800165e:	2306      	movs	r3, #6
 8001660:	617b      	str	r3, [r7, #20]

    if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 8001662:	f107 030c 	add.w	r3, r7, #12
 8001666:	4619      	mov	r1, r3
 8001668:	6878      	ldr	r0, [r7, #4]
 800166a:	f004 fd35 	bl	80060d8 <HAL_ADC_ConfigChannel>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d002      	beq.n	800167a <readChannelVoltage+0x3a>
        return 0.0f;
 8001674:	f04f 0300 	mov.w	r3, #0
 8001678:	e029      	b.n	80016ce <readChannelVoltage+0x8e>
    if (HAL_ADC_Start(hadc) != HAL_OK)
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	f004 fa78 	bl	8005b70 <HAL_ADC_Start>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d002      	beq.n	800168c <readChannelVoltage+0x4c>
        return 0.0f;
 8001686:	f04f 0300 	mov.w	r3, #0
 800168a:	e020      	b.n	80016ce <readChannelVoltage+0x8e>

    float v = 0.0f;
 800168c:	f04f 0300 	mov.w	r3, #0
 8001690:	61fb      	str	r3, [r7, #28]
    if (HAL_ADC_PollForConversion(hadc, 10) == HAL_OK) {
 8001692:	210a      	movs	r1, #10
 8001694:	6878      	ldr	r0, [r7, #4]
 8001696:	f004 fb45 	bl	8005d24 <HAL_ADC_PollForConversion>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d112      	bne.n	80016c6 <readChannelVoltage+0x86>
        uint32_t raw = HAL_ADC_GetValue(hadc);
 80016a0:	6878      	ldr	r0, [r7, #4]
 80016a2:	f004 fc45 	bl	8005f30 <HAL_ADC_GetValue>
 80016a6:	61b8      	str	r0, [r7, #24]
        v = (raw * VREF) / ADC_RES;
 80016a8:	69b8      	ldr	r0, [r7, #24]
 80016aa:	f7ff faad 	bl	8000c08 <__aeabi_ui2f>
 80016ae:	4603      	mov	r3, r0
 80016b0:	4909      	ldr	r1, [pc, #36]	@ (80016d8 <readChannelVoltage+0x98>)
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7ff fb00 	bl	8000cb8 <__aeabi_fmul>
 80016b8:	4603      	mov	r3, r0
 80016ba:	4908      	ldr	r1, [pc, #32]	@ (80016dc <readChannelVoltage+0x9c>)
 80016bc:	4618      	mov	r0, r3
 80016be:	f7ff fbaf 	bl	8000e20 <__aeabi_fdiv>
 80016c2:	4603      	mov	r3, r0
 80016c4:	61fb      	str	r3, [r7, #28]
    }
    HAL_ADC_Stop(hadc);
 80016c6:	6878      	ldr	r0, [r7, #4]
 80016c8:	f004 fb00 	bl	8005ccc <HAL_ADC_Stop>
    return v;
 80016cc:	69fb      	ldr	r3, [r7, #28]
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3720      	adds	r7, #32
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	40533333 	.word	0x40533333
 80016dc:	457ff000 	.word	0x457ff000

080016e0 <ADC_Init>:
    return sum / samples;
}

/* --- Public API --- */
void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
    if (HAL_ADCEx_Calibration_Start(hadc) != HAL_OK) {
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f004 fe89 	bl	8006400 <HAL_ADCEx_Calibration_Start>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d001      	beq.n	80016f8 <ADC_Init+0x18>
        Error_Handler();
 80016f4:	f001 f9b8 	bl	8002a68 <Error_Handler>
    }
}
 80016f8:	bf00      	nop
 80016fa:	3708      	adds	r7, #8
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}

08001700 <ADC_ReadAllChannels>:

void ADC_ReadAllChannels(ADC_HandleTypeDef* hadc, ADC_Data* data)
{
 8001700:	b5b0      	push	{r4, r5, r7, lr}
 8001702:	b08c      	sub	sp, #48	@ 0x30
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	6039      	str	r1, [r7, #0]
    bool changed = false;
 800170a:	2300      	movs	r3, #0
 800170c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    char loraPacket[32];
    loraPacket[0] = '\0';
 8001710:	2300      	movs	r3, #0
 8001712:	723b      	strb	r3, [r7, #8]

    for (uint8_t i = 0; i < ADC_CHANNEL_COUNT; i++)
 8001714:	2300      	movs	r3, #0
 8001716:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800171a:	e1c4      	b.n	8001aa6 <ADC_ReadAllChannels+0x3a6>
    {
        float v = readChannelVoltage(hadc, adcChannels[i]);
 800171c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001720:	4aa7      	ldr	r2, [pc, #668]	@ (80019c0 <ADC_ReadAllChannels+0x2c0>)
 8001722:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001726:	4619      	mov	r1, r3
 8001728:	6878      	ldr	r0, [r7, #4]
 800172a:	f7ff ff89 	bl	8001640 <readChannelVoltage>
 800172e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* =====================================================
           CHANNEL 0  DRY RUN SENSOR ONLY
           DO NOT USE FOR WATER LEVEL OR THRESHOLD LOGIC
           ===================================================== */
        if (i == 0)
 8001730:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001734:	2b00      	cmp	r3, #0
 8001736:	d141      	bne.n	80017bc <ADC_ReadAllChannels+0xbc>
        {
            // Keep filtering so ModelHandle_CheckDryRun() works
            if (s_filtered[0] == 0.0f)
 8001738:	4ba2      	ldr	r3, [pc, #648]	@ (80019c4 <ADC_ReadAllChannels+0x2c4>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f04f 0100 	mov.w	r1, #0
 8001740:	4618      	mov	r0, r3
 8001742:	f7ff fc4d 	bl	8000fe0 <__aeabi_fcmpeq>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d003      	beq.n	8001754 <ADC_ReadAllChannels+0x54>
                s_filtered[0] = v;
 800174c:	4a9d      	ldr	r2, [pc, #628]	@ (80019c4 <ADC_ReadAllChannels+0x2c4>)
 800174e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001750:	6013      	str	r3, [r2, #0]
 8001752:	e014      	b.n	800177e <ADC_ReadAllChannels+0x7e>
            else
                s_filtered[0] = EMA_ALPHA * v + (1 - EMA_ALPHA) * s_filtered[0];
 8001754:	499c      	ldr	r1, [pc, #624]	@ (80019c8 <ADC_ReadAllChannels+0x2c8>)
 8001756:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001758:	f7ff faae 	bl	8000cb8 <__aeabi_fmul>
 800175c:	4603      	mov	r3, r0
 800175e:	461c      	mov	r4, r3
 8001760:	4b98      	ldr	r3, [pc, #608]	@ (80019c4 <ADC_ReadAllChannels+0x2c4>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4999      	ldr	r1, [pc, #612]	@ (80019cc <ADC_ReadAllChannels+0x2cc>)
 8001766:	4618      	mov	r0, r3
 8001768:	f7ff faa6 	bl	8000cb8 <__aeabi_fmul>
 800176c:	4603      	mov	r3, r0
 800176e:	4619      	mov	r1, r3
 8001770:	4620      	mov	r0, r4
 8001772:	f7ff f999 	bl	8000aa8 <__addsf3>
 8001776:	4603      	mov	r3, r0
 8001778:	461a      	mov	r2, r3
 800177a:	4b92      	ldr	r3, [pc, #584]	@ (80019c4 <ADC_ReadAllChannels+0x2c4>)
 800177c:	601a      	str	r2, [r3, #0]

            v = s_filtered[0];
 800177e:	4b91      	ldr	r3, [pc, #580]	@ (80019c4 <ADC_ReadAllChannels+0x2c4>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	62bb      	str	r3, [r7, #40]	@ 0x28

            data->voltages[0]   = v;
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001788:	60da      	str	r2, [r3, #12]
            data->rawValues[0]  = (uint16_t)((v * ADC_RES) / VREF);
 800178a:	4991      	ldr	r1, [pc, #580]	@ (80019d0 <ADC_ReadAllChannels+0x2d0>)
 800178c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800178e:	f7ff fa93 	bl	8000cb8 <__aeabi_fmul>
 8001792:	4603      	mov	r3, r0
 8001794:	498f      	ldr	r1, [pc, #572]	@ (80019d4 <ADC_ReadAllChannels+0x2d4>)
 8001796:	4618      	mov	r0, r3
 8001798:	f7ff fb42 	bl	8000e20 <__aeabi_fdiv>
 800179c:	4603      	mov	r3, r0
 800179e:	4618      	mov	r0, r3
 80017a0:	f7ff fc50 	bl	8001044 <__aeabi_f2uiz>
 80017a4:	4603      	mov	r3, r0
 80017a6:	b29a      	uxth	r2, r3
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	801a      	strh	r2, [r3, #0]
            data->maxReached[0] = false;
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	2200      	movs	r2, #0
 80017b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            g_adcVoltages[0]    = v;
 80017b4:	4a88      	ldr	r2, [pc, #544]	@ (80019d8 <ADC_ReadAllChannels+0x2d8>)
 80017b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017b8:	6013      	str	r3, [r2, #0]

            continue; //  IMPORTANT: skip water-level logic
 80017ba:	e16f      	b.n	8001a9c <ADC_ReadAllChannels+0x39c>
        }

        /* =====================================================
           CHANNELS 15  WATER LEVEL PROCESSING
           ===================================================== */
        if (s_filtered[i] == 0.0f)
 80017bc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017c0:	4a80      	ldr	r2, [pc, #512]	@ (80019c4 <ADC_ReadAllChannels+0x2c4>)
 80017c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017c6:	f04f 0100 	mov.w	r1, #0
 80017ca:	4618      	mov	r0, r3
 80017cc:	f7ff fc08 	bl	8000fe0 <__aeabi_fcmpeq>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d006      	beq.n	80017e4 <ADC_ReadAllChannels+0xe4>
            s_filtered[i] = v;
 80017d6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017da:	497a      	ldr	r1, [pc, #488]	@ (80019c4 <ADC_ReadAllChannels+0x2c4>)
 80017dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80017de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80017e2:	e01a      	b.n	800181a <ADC_ReadAllChannels+0x11a>
        else
            s_filtered[i] = EMA_ALPHA * v + (1 - EMA_ALPHA) * s_filtered[i];
 80017e4:	4978      	ldr	r1, [pc, #480]	@ (80019c8 <ADC_ReadAllChannels+0x2c8>)
 80017e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80017e8:	f7ff fa66 	bl	8000cb8 <__aeabi_fmul>
 80017ec:	4603      	mov	r3, r0
 80017ee:	461d      	mov	r5, r3
 80017f0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017f4:	4a73      	ldr	r2, [pc, #460]	@ (80019c4 <ADC_ReadAllChannels+0x2c4>)
 80017f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017fa:	4974      	ldr	r1, [pc, #464]	@ (80019cc <ADC_ReadAllChannels+0x2cc>)
 80017fc:	4618      	mov	r0, r3
 80017fe:	f7ff fa5b 	bl	8000cb8 <__aeabi_fmul>
 8001802:	4603      	mov	r3, r0
 8001804:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 8001808:	4619      	mov	r1, r3
 800180a:	4628      	mov	r0, r5
 800180c:	f7ff f94c 	bl	8000aa8 <__addsf3>
 8001810:	4603      	mov	r3, r0
 8001812:	461a      	mov	r2, r3
 8001814:	4b6b      	ldr	r3, [pc, #428]	@ (80019c4 <ADC_ReadAllChannels+0x2c4>)
 8001816:	f843 2024 	str.w	r2, [r3, r4, lsl #2]

        v = s_filtered[i];
 800181a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800181e:	4a69      	ldr	r2, [pc, #420]	@ (80019c4 <ADC_ReadAllChannels+0x2c4>)
 8001820:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001824:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (v < GROUND_THRESHOLD)
 8001826:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800182a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800182c:	f7ff fbe2 	bl	8000ff4 <__aeabi_fcmplt>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d002      	beq.n	800183c <ADC_ReadAllChannels+0x13c>
            v = 0.0f;
 8001836:	f04f 0300 	mov.w	r3, #0
 800183a:	62bb      	str	r3, [r7, #40]	@ 0x28

        data->voltages[i]   = v;
 800183c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001840:	683a      	ldr	r2, [r7, #0]
 8001842:	3302      	adds	r3, #2
 8001844:	009b      	lsls	r3, r3, #2
 8001846:	4413      	add	r3, r2
 8001848:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800184a:	605a      	str	r2, [r3, #4]
        data->rawValues[i]  = (uint16_t)((v * ADC_RES) / VREF);
 800184c:	4960      	ldr	r1, [pc, #384]	@ (80019d0 <ADC_ReadAllChannels+0x2d0>)
 800184e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001850:	f7ff fa32 	bl	8000cb8 <__aeabi_fmul>
 8001854:	4603      	mov	r3, r0
 8001856:	495f      	ldr	r1, [pc, #380]	@ (80019d4 <ADC_ReadAllChannels+0x2d4>)
 8001858:	4618      	mov	r0, r3
 800185a:	f7ff fae1 	bl	8000e20 <__aeabi_fdiv>
 800185e:	4603      	mov	r3, r0
 8001860:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 8001864:	4618      	mov	r0, r3
 8001866:	f7ff fbed 	bl	8001044 <__aeabi_f2uiz>
 800186a:	4603      	mov	r3, r0
 800186c:	b29a      	uxth	r2, r3
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
        data->maxReached[i] = (v >= 3.2f);
 8001874:	2301      	movs	r3, #1
 8001876:	461c      	mov	r4, r3
 8001878:	4958      	ldr	r1, [pc, #352]	@ (80019dc <ADC_ReadAllChannels+0x2dc>)
 800187a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800187c:	f7ff fbce 	bl	800101c <__aeabi_fcmpge>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d101      	bne.n	800188a <ADC_ReadAllChannels+0x18a>
 8001886:	2300      	movs	r3, #0
 8001888:	461c      	mov	r4, r3
 800188a:	b2e2      	uxtb	r2, r4
 800188c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001890:	4611      	mov	r1, r2
 8001892:	683a      	ldr	r2, [r7, #0]
 8001894:	4413      	add	r3, r2
 8001896:	460a      	mov	r2, r1
 8001898:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        g_adcVoltages[i]    = v;
 800189c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80018a0:	494d      	ldr	r1, [pc, #308]	@ (80019d8 <ADC_ReadAllChannels+0x2d8>)
 80018a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80018a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        // Detect meaningful change (used for LoRa)
        if (fabsf(v - s_prev_volt[i]) > PRINT_DELTA) {
 80018a8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80018ac:	4a4c      	ldr	r2, [pc, #304]	@ (80019e0 <ADC_ReadAllChannels+0x2e0>)
 80018ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018b2:	4619      	mov	r1, r3
 80018b4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80018b6:	f7ff f8f5 	bl	8000aa4 <__aeabi_fsub>
 80018ba:	4603      	mov	r3, r0
 80018bc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80018c0:	4948      	ldr	r1, [pc, #288]	@ (80019e4 <ADC_ReadAllChannels+0x2e4>)
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7ff fbb4 	bl	8001030 <__aeabi_fcmpgt>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d008      	beq.n	80018e0 <ADC_ReadAllChannels+0x1e0>
            changed = true;
 80018ce:	2301      	movs	r3, #1
 80018d0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            s_prev_volt[i] = v;
 80018d4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80018d8:	4941      	ldr	r1, [pc, #260]	@ (80019e0 <ADC_ReadAllChannels+0x2e0>)
 80018da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80018dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        }

        // -------------------------
        // Water level threshold logic
        // -------------------------
        if (!s_level_flags[i] && v >= THR)
 80018e0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80018e4:	4a40      	ldr	r2, [pc, #256]	@ (80019e8 <ADC_ReadAllChannels+0x2e8>)
 80018e6:	5cd3      	ldrb	r3, [r2, r3]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	f040 808f 	bne.w	8001a0c <ADC_ReadAllChannels+0x30c>
 80018ee:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80018f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80018f4:	f7ff fb92 	bl	800101c <__aeabi_fcmpge>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	f000 8086 	beq.w	8001a0c <ADC_ReadAllChannels+0x30c>
        {
            s_level_flags[i] = 1;
 8001900:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001904:	4a38      	ldr	r2, [pc, #224]	@ (80019e8 <ADC_ReadAllChannels+0x2e8>)
 8001906:	2101      	movs	r1, #1
 8001908:	54d1      	strb	r1, [r2, r3]

            switch (i) {
 800190a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800190e:	3b01      	subs	r3, #1
 8001910:	2b04      	cmp	r3, #4
 8001912:	d82b      	bhi.n	800196c <ADC_ReadAllChannels+0x26c>
 8001914:	a201      	add	r2, pc, #4	@ (adr r2, 800191c <ADC_ReadAllChannels+0x21c>)
 8001916:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800191a:	bf00      	nop
 800191c:	08001931 	.word	0x08001931
 8001920:	0800193d 	.word	0x0800193d
 8001924:	08001949 	.word	0x08001949
 8001928:	08001955 	.word	0x08001955
 800192c:	08001961 	.word	0x08001961
                case 1: snprintf(dataPacketTx, sizeof(dataPacketTx), "@30W#"); break;
 8001930:	4a2e      	ldr	r2, [pc, #184]	@ (80019ec <ADC_ReadAllChannels+0x2ec>)
 8001932:	2110      	movs	r1, #16
 8001934:	482e      	ldr	r0, [pc, #184]	@ (80019f0 <ADC_ReadAllChannels+0x2f0>)
 8001936:	f00a fd3f 	bl	800c3b8 <sniprintf>
 800193a:	e01b      	b.n	8001974 <ADC_ReadAllChannels+0x274>
                case 2: snprintf(dataPacketTx, sizeof(dataPacketTx), "@70W#"); break;
 800193c:	4a2d      	ldr	r2, [pc, #180]	@ (80019f4 <ADC_ReadAllChannels+0x2f4>)
 800193e:	2110      	movs	r1, #16
 8001940:	482b      	ldr	r0, [pc, #172]	@ (80019f0 <ADC_ReadAllChannels+0x2f0>)
 8001942:	f00a fd39 	bl	800c3b8 <sniprintf>
 8001946:	e015      	b.n	8001974 <ADC_ReadAllChannels+0x274>
                case 3: snprintf(dataPacketTx, sizeof(dataPacketTx), "@1:W#");  break;
 8001948:	4a2b      	ldr	r2, [pc, #172]	@ (80019f8 <ADC_ReadAllChannels+0x2f8>)
 800194a:	2110      	movs	r1, #16
 800194c:	4828      	ldr	r0, [pc, #160]	@ (80019f0 <ADC_ReadAllChannels+0x2f0>)
 800194e:	f00a fd33 	bl	800c3b8 <sniprintf>
 8001952:	e00f      	b.n	8001974 <ADC_ReadAllChannels+0x274>
                case 4: snprintf(dataPacketTx, sizeof(dataPacketTx), "@DRY#"); break;
 8001954:	4a29      	ldr	r2, [pc, #164]	@ (80019fc <ADC_ReadAllChannels+0x2fc>)
 8001956:	2110      	movs	r1, #16
 8001958:	4825      	ldr	r0, [pc, #148]	@ (80019f0 <ADC_ReadAllChannels+0x2f0>)
 800195a:	f00a fd2d 	bl	800c3b8 <sniprintf>
 800195e:	e009      	b.n	8001974 <ADC_ReadAllChannels+0x274>
                case 5: snprintf(dataPacketTx, sizeof(dataPacketTx), "@FULL#"); break;
 8001960:	4a27      	ldr	r2, [pc, #156]	@ (8001a00 <ADC_ReadAllChannels+0x300>)
 8001962:	2110      	movs	r1, #16
 8001964:	4822      	ldr	r0, [pc, #136]	@ (80019f0 <ADC_ReadAllChannels+0x2f0>)
 8001966:	f00a fd27 	bl	800c3b8 <sniprintf>
 800196a:	e003      	b.n	8001974 <ADC_ReadAllChannels+0x274>
                default: dataPacketTx[0] = '\0'; break;
 800196c:	4b20      	ldr	r3, [pc, #128]	@ (80019f0 <ADC_ReadAllChannels+0x2f0>)
 800196e:	2200      	movs	r2, #0
 8001970:	701a      	strb	r2, [r3, #0]
 8001972:	bf00      	nop
            }

            s_low_counts[i] = 0;
 8001974:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001978:	4a22      	ldr	r2, [pc, #136]	@ (8001a04 <ADC_ReadAllChannels+0x304>)
 800197a:	2100      	movs	r1, #0
 800197c:	54d1      	strb	r1, [r2, r3]

            if (dataPacketTx[0]) {
 800197e:	4b1c      	ldr	r3, [pc, #112]	@ (80019f0 <ADC_ReadAllChannels+0x2f0>)
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d054      	beq.n	8001a30 <ADC_ReadAllChannels+0x330>
                strncat(loraPacket, dataPacketTx, sizeof(loraPacket)-strlen(loraPacket)-1);
 8001986:	f107 0308 	add.w	r3, r7, #8
 800198a:	4618      	mov	r0, r3
 800198c:	f7fe fbea 	bl	8000164 <strlen>
 8001990:	4603      	mov	r3, r0
 8001992:	f1c3 021f 	rsb	r2, r3, #31
 8001996:	f107 0308 	add.w	r3, r7, #8
 800199a:	4915      	ldr	r1, [pc, #84]	@ (80019f0 <ADC_ReadAllChannels+0x2f0>)
 800199c:	4618      	mov	r0, r3
 800199e:	f00a fe48 	bl	800c632 <strncat>
                strncat(loraPacket, ";", sizeof(loraPacket)-strlen(loraPacket)-1);
 80019a2:	f107 0308 	add.w	r3, r7, #8
 80019a6:	4618      	mov	r0, r3
 80019a8:	f7fe fbdc 	bl	8000164 <strlen>
 80019ac:	4603      	mov	r3, r0
 80019ae:	f1c3 021f 	rsb	r2, r3, #31
 80019b2:	f107 0308 	add.w	r3, r7, #8
 80019b6:	4914      	ldr	r1, [pc, #80]	@ (8001a08 <ADC_ReadAllChannels+0x308>)
 80019b8:	4618      	mov	r0, r3
 80019ba:	f00a fe3a 	bl	800c632 <strncat>
            if (dataPacketTx[0]) {
 80019be:	e037      	b.n	8001a30 <ADC_ReadAllChannels+0x330>
 80019c0:	0800ed60 	.word	0x0800ed60
 80019c4:	2000025c 	.word	0x2000025c
 80019c8:	3e99999a 	.word	0x3e99999a
 80019cc:	3f333333 	.word	0x3f333333
 80019d0:	457ff000 	.word	0x457ff000
 80019d4:	40533333 	.word	0x40533333
 80019d8:	20000244 	.word	0x20000244
 80019dc:	404ccccd 	.word	0x404ccccd
 80019e0:	20000284 	.word	0x20000284
 80019e4:	3d4ccccd 	.word	0x3d4ccccd
 80019e8:	20000274 	.word	0x20000274
 80019ec:	0800e6e0 	.word	0x0800e6e0
 80019f0:	2000029c 	.word	0x2000029c
 80019f4:	0800e6e8 	.word	0x0800e6e8
 80019f8:	0800e6f0 	.word	0x0800e6f0
 80019fc:	0800e6f8 	.word	0x0800e6f8
 8001a00:	0800e700 	.word	0x0800e700
 8001a04:	2000027c 	.word	0x2000027c
 8001a08:	0800e708 	.word	0x0800e708
            }
        }
        else if (s_level_flags[i] && v < (THR - HYST_DELTA))
 8001a0c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001a10:	4a33      	ldr	r2, [pc, #204]	@ (8001ae0 <ADC_ReadAllChannels+0x3e0>)
 8001a12:	5cd3      	ldrb	r3, [r2, r3]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d00b      	beq.n	8001a30 <ADC_ReadAllChannels+0x330>
 8001a18:	4932      	ldr	r1, [pc, #200]	@ (8001ae4 <ADC_ReadAllChannels+0x3e4>)
 8001a1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001a1c:	f7ff faea 	bl	8000ff4 <__aeabi_fcmplt>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d004      	beq.n	8001a30 <ADC_ReadAllChannels+0x330>
        {
            s_level_flags[i] = 0;
 8001a26:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001a2a:	4a2d      	ldr	r2, [pc, #180]	@ (8001ae0 <ADC_ReadAllChannels+0x3e0>)
 8001a2c:	2100      	movs	r1, #0
 8001a2e:	54d1      	strb	r1, [r2, r3]
        }

        // Debounce for DRY LOW signal (water-level only)
        if (v < DRY_VOLTAGE_THRESHOLD) {
 8001a30:	492d      	ldr	r1, [pc, #180]	@ (8001ae8 <ADC_ReadAllChannels+0x3e8>)
 8001a32:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001a34:	f7ff fade 	bl	8000ff4 <__aeabi_fcmplt>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d00e      	beq.n	8001a5c <ADC_ReadAllChannels+0x35c>
            if (s_low_counts[i] < 0xFF) s_low_counts[i]++;
 8001a3e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001a42:	4a2a      	ldr	r2, [pc, #168]	@ (8001aec <ADC_ReadAllChannels+0x3ec>)
 8001a44:	5cd3      	ldrb	r3, [r2, r3]
 8001a46:	2bff      	cmp	r3, #255	@ 0xff
 8001a48:	d00d      	beq.n	8001a66 <ADC_ReadAllChannels+0x366>
 8001a4a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001a4e:	4a27      	ldr	r2, [pc, #156]	@ (8001aec <ADC_ReadAllChannels+0x3ec>)
 8001a50:	5cd2      	ldrb	r2, [r2, r3]
 8001a52:	3201      	adds	r2, #1
 8001a54:	b2d1      	uxtb	r1, r2
 8001a56:	4a25      	ldr	r2, [pc, #148]	@ (8001aec <ADC_ReadAllChannels+0x3ec>)
 8001a58:	54d1      	strb	r1, [r2, r3]
 8001a5a:	e004      	b.n	8001a66 <ADC_ReadAllChannels+0x366>
        } else {
            s_low_counts[i] = 0;
 8001a5c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001a60:	4a22      	ldr	r2, [pc, #136]	@ (8001aec <ADC_ReadAllChannels+0x3ec>)
 8001a62:	2100      	movs	r1, #0
 8001a64:	54d1      	strb	r1, [r2, r3]
        }

        if (!manualOverride) {
 8001a66:	4b22      	ldr	r3, [pc, #136]	@ (8001af0 <ADC_ReadAllChannels+0x3f0>)
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	f083 0301 	eor.w	r3, r3, #1
 8001a70:	b2db      	uxtb	r3, r3
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d012      	beq.n	8001a9c <ADC_ReadAllChannels+0x39c>
            if (motorStatus == 1 && s_low_counts[i] >= DRY_COUNT_THRESHOLD) {
 8001a76:	4b1f      	ldr	r3, [pc, #124]	@ (8001af4 <ADC_ReadAllChannels+0x3f4>)
 8001a78:	781b      	ldrb	r3, [r3, #0]
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d10d      	bne.n	8001a9c <ADC_ReadAllChannels+0x39c>
 8001a80:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001a84:	4a19      	ldr	r2, [pc, #100]	@ (8001aec <ADC_ReadAllChannels+0x3ec>)
 8001a86:	5cd3      	ldrb	r3, [r2, r3]
 8001a88:	2b02      	cmp	r3, #2
 8001a8a:	d907      	bls.n	8001a9c <ADC_ReadAllChannels+0x39c>
                motorStatus = 0;
 8001a8c:	4b19      	ldr	r3, [pc, #100]	@ (8001af4 <ADC_ReadAllChannels+0x3f4>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	701a      	strb	r2, [r3, #0]
                memset(s_low_counts, 0, sizeof(s_low_counts));
 8001a92:	2206      	movs	r2, #6
 8001a94:	2100      	movs	r1, #0
 8001a96:	4815      	ldr	r0, [pc, #84]	@ (8001aec <ADC_ReadAllChannels+0x3ec>)
 8001a98:	f00a fdb6 	bl	800c608 <memset>
    for (uint8_t i = 0; i < ADC_CHANNEL_COUNT; i++)
 8001a9c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001aa0:	3301      	adds	r3, #1
 8001aa2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001aa6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001aaa:	2b05      	cmp	r3, #5
 8001aac:	f67f ae36 	bls.w	800171c <ADC_ReadAllChannels+0x1c>
            }
        }
    }

    if (changed && loraPacket[0] != '\0') {
 8001ab0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d00e      	beq.n	8001ad6 <ADC_ReadAllChannels+0x3d6>
 8001ab8:	7a3b      	ldrb	r3, [r7, #8]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d00b      	beq.n	8001ad6 <ADC_ReadAllChannels+0x3d6>
        LoRa_SendPacket((uint8_t*)loraPacket, strlen(loraPacket));
 8001abe:	f107 0308 	add.w	r3, r7, #8
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f7fe fb4e 	bl	8000164 <strlen>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	f107 0308 	add.w	r3, r7, #8
 8001ace:	4611      	mov	r1, r2
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f000 fbaa 	bl	800222a <LoRa_SendPacket>
    }
}
 8001ad6:	bf00      	nop
 8001ad8:	3730      	adds	r7, #48	@ 0x30
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bdb0      	pop	{r4, r5, r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	20000274 	.word	0x20000274
 8001ae4:	3f666666 	.word	0x3f666666
 8001ae8:	3d4ccccd 	.word	0x3d4ccccd
 8001aec:	2000027c 	.word	0x2000027c
 8001af0:	200004f1 	.word	0x200004f1
 8001af4:	200004ef 	.word	0x200004ef

08001af8 <map_nibble_ctrl>:
   Build a PCF8574 byte from a 4-bit data nibble and RS/EN flags according to LCD_PINMAP.
*/

static inline uint8_t map_nibble_ctrl(uint8_t nibble /*D7..D4 or D4..D7 per map*/,
                                      uint8_t rs, uint8_t en, uint8_t bl_on)
{
 8001af8:	b490      	push	{r4, r7}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	4604      	mov	r4, r0
 8001b00:	4608      	mov	r0, r1
 8001b02:	4611      	mov	r1, r2
 8001b04:	461a      	mov	r2, r3
 8001b06:	4623      	mov	r3, r4
 8001b08:	71fb      	strb	r3, [r7, #7]
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	71bb      	strb	r3, [r7, #6]
 8001b0e:	460b      	mov	r3, r1
 8001b10:	717b      	strb	r3, [r7, #5]
 8001b12:	4613      	mov	r3, r2
 8001b14:	713b      	strb	r3, [r7, #4]
#if (LCD_PINMAP == LCD_PINMAP_A)
    /* Map A: D7..D4 -> P7..P4, EN=P2, RW=P1(0), RS=P0, BL=P3
       Byte: [D7 D6 D5 D4 BL EN RW RS] */
    uint8_t b = 0;
 8001b16:	2300      	movs	r3, #0
 8001b18:	73fb      	strb	r3, [r7, #15]
    b |= (nibble & 0xF0);           // D7..D4 already in high nibble
 8001b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b1e:	f023 030f 	bic.w	r3, r3, #15
 8001b22:	b25a      	sxtb	r2, r3
 8001b24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	b25b      	sxtb	r3, r3
 8001b2c:	73fb      	strb	r3, [r7, #15]
    b |= (bl_on ? 0x08 : 0x00);     // BL=P3
 8001b2e:	793b      	ldrb	r3, [r7, #4]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <map_nibble_ctrl+0x40>
 8001b34:	2208      	movs	r2, #8
 8001b36:	e000      	b.n	8001b3a <map_nibble_ctrl+0x42>
 8001b38:	2200      	movs	r2, #0
 8001b3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	b25b      	sxtb	r3, r3
 8001b42:	73fb      	strb	r3, [r7, #15]
    b |= (en ? 0x04 : 0x00);        // EN=P2
 8001b44:	797b      	ldrb	r3, [r7, #5]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <map_nibble_ctrl+0x56>
 8001b4a:	2204      	movs	r2, #4
 8001b4c:	e000      	b.n	8001b50 <map_nibble_ctrl+0x58>
 8001b4e:	2200      	movs	r2, #0
 8001b50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b54:	4313      	orrs	r3, r2
 8001b56:	b25b      	sxtb	r3, r3
 8001b58:	73fb      	strb	r3, [r7, #15]
    b |= 0x00;                      // RW=P1 forced 0 (write)
    b |= (rs ? 0x01 : 0x00);        // RS=P0
 8001b5a:	79bb      	ldrb	r3, [r7, #6]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	bf14      	ite	ne
 8001b60:	2301      	movne	r3, #1
 8001b62:	2300      	moveq	r3, #0
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	b25a      	sxtb	r2, r3
 8001b68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	b25b      	sxtb	r3, r3
 8001b70:	73fb      	strb	r3, [r7, #15]
    return b;
 8001b72:	7bfb      	ldrb	r3, [r7, #15]
    b |= (bl_on ? 0x80 : 0x00);           // BL=P7
    return b;
#else
# error "Unsupported LCD_PINMAP selection"
#endif
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	3710      	adds	r7, #16
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bc90      	pop	{r4, r7}
 8001b7c:	4770      	bx	lr
	...

08001b80 <expander_write>:

static void expander_write(uint8_t data)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b084      	sub	sp, #16
 8001b84:	af02      	add	r7, sp, #8
 8001b86:	4603      	mov	r3, r0
 8001b88:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Master_Transmit(&hi2c2, SLAVE_ADDRESS_LCD, &data, 1, 100);
 8001b8a:	1dfa      	adds	r2, r7, #7
 8001b8c:	2364      	movs	r3, #100	@ 0x64
 8001b8e:	9300      	str	r3, [sp, #0]
 8001b90:	2301      	movs	r3, #1
 8001b92:	214e      	movs	r1, #78	@ 0x4e
 8001b94:	4803      	ldr	r0, [pc, #12]	@ (8001ba4 <expander_write+0x24>)
 8001b96:	f005 f9a3 	bl	8006ee0 <HAL_I2C_Master_Transmit>
}
 8001b9a:	bf00      	nop
 8001b9c:	3708      	adds	r7, #8
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	20000328 	.word	0x20000328

08001ba8 <pulse_enable>:

static void pulse_enable(uint8_t data)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	4603      	mov	r3, r0
 8001bb0:	71fb      	strb	r3, [r7, #7]
#if (LCD_PINMAP == LCD_PINMAP_A)
    expander_write(data | 0x04);  // EN=1
 8001bb2:	79fb      	ldrb	r3, [r7, #7]
 8001bb4:	f043 0304 	orr.w	r3, r3, #4
 8001bb8:	b2db      	uxtb	r3, r3
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f7ff ffe0 	bl	8001b80 <expander_write>
    HAL_Delay(1);
 8001bc0:	2001      	movs	r0, #1
 8001bc2:	f003 fed9 	bl	8005978 <HAL_Delay>
    expander_write(data & ~0x04); // EN=0
 8001bc6:	79fb      	ldrb	r3, [r7, #7]
 8001bc8:	f023 0304 	bic.w	r3, r3, #4
 8001bcc:	b2db      	uxtb	r3, r3
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7ff ffd6 	bl	8001b80 <expander_write>
#elif (LCD_PINMAP == LCD_PINMAP_B)
    expander_write(data | 0x10);  // EN=1
    HAL_Delay(1);
    expander_write(data & ~0x10); // EN=0
#endif
    HAL_Delay(1);
 8001bd4:	2001      	movs	r0, #1
 8001bd6:	f003 fecf 	bl	8005978 <HAL_Delay>
}
 8001bda:	bf00      	nop
 8001bdc:	3708      	adds	r7, #8
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}

08001be2 <write4bits>:

static void write4bits(uint8_t nibble /*D7..D4 in high nibble*/, uint8_t rs, uint8_t bl_on)
{
 8001be2:	b580      	push	{r7, lr}
 8001be4:	b084      	sub	sp, #16
 8001be6:	af00      	add	r7, sp, #0
 8001be8:	4603      	mov	r3, r0
 8001bea:	71fb      	strb	r3, [r7, #7]
 8001bec:	460b      	mov	r3, r1
 8001bee:	71bb      	strb	r3, [r7, #6]
 8001bf0:	4613      	mov	r3, r2
 8001bf2:	717b      	strb	r3, [r7, #5]
    uint8_t x = map_nibble_ctrl(nibble, rs, 1 /*en edge*/, bl_on);
 8001bf4:	797b      	ldrb	r3, [r7, #5]
 8001bf6:	79b9      	ldrb	r1, [r7, #6]
 8001bf8:	79f8      	ldrb	r0, [r7, #7]
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	f7ff ff7c 	bl	8001af8 <map_nibble_ctrl>
 8001c00:	4603      	mov	r3, r0
 8001c02:	73fb      	strb	r3, [r7, #15]
    expander_write(x);
 8001c04:	7bfb      	ldrb	r3, [r7, #15]
 8001c06:	4618      	mov	r0, r3
 8001c08:	f7ff ffba 	bl	8001b80 <expander_write>
    pulse_enable(x);
 8001c0c:	7bfb      	ldrb	r3, [r7, #15]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f7ff ffca 	bl	8001ba8 <pulse_enable>
}
 8001c14:	bf00      	nop
 8001c16:	3710      	adds	r7, #16
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}

08001c1c <lcd_backlight_on>:

/* -------- Public API -------- */

void lcd_backlight_on(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
#if (LCD_PINMAP == LCD_PINMAP_A)
    uint8_t b = 0x08; // BL=1, others 0
 8001c22:	2308      	movs	r3, #8
 8001c24:	71fb      	strb	r3, [r7, #7]
#elif (LCD_PINMAP == LCD_PINMAP_B)
    uint8_t b = 0x80; // BL=1, others 0
#endif
    expander_write(b);
 8001c26:	79fb      	ldrb	r3, [r7, #7]
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f7ff ffa9 	bl	8001b80 <expander_write>
}
 8001c2e:	bf00      	nop
 8001c30:	3708      	adds	r7, #8
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}

08001c36 <lcd_send_cmd>:
    uint8_t b = 0x00;
    expander_write(b);
}

void lcd_send_cmd(uint8_t cmd)
{
 8001c36:	b580      	push	{r7, lr}
 8001c38:	b082      	sub	sp, #8
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	71fb      	strb	r3, [r7, #7]
    /* high then low nibble, RS=0 */
    write4bits(cmd & 0xF0, 0, 1);
 8001c40:	79fb      	ldrb	r3, [r7, #7]
 8001c42:	f023 030f 	bic.w	r3, r3, #15
 8001c46:	b2db      	uxtb	r3, r3
 8001c48:	2201      	movs	r2, #1
 8001c4a:	2100      	movs	r1, #0
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7ff ffc8 	bl	8001be2 <write4bits>
    write4bits((cmd << 4) & 0xF0, 0, 1);
 8001c52:	79fb      	ldrb	r3, [r7, #7]
 8001c54:	011b      	lsls	r3, r3, #4
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	2201      	movs	r2, #1
 8001c5a:	2100      	movs	r1, #0
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f7ff ffc0 	bl	8001be2 <write4bits>
}
 8001c62:	bf00      	nop
 8001c64:	3708      	adds	r7, #8
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}

08001c6a <lcd_send_data>:

void lcd_send_data(uint8_t data)
{
 8001c6a:	b580      	push	{r7, lr}
 8001c6c:	b082      	sub	sp, #8
 8001c6e:	af00      	add	r7, sp, #0
 8001c70:	4603      	mov	r3, r0
 8001c72:	71fb      	strb	r3, [r7, #7]
    /* high then low nibble, RS=1 */
    write4bits(data & 0xF0, 1, 1);
 8001c74:	79fb      	ldrb	r3, [r7, #7]
 8001c76:	f023 030f 	bic.w	r3, r3, #15
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	2101      	movs	r1, #1
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7ff ffae 	bl	8001be2 <write4bits>
    write4bits((data << 4) & 0xF0, 1, 1);
 8001c86:	79fb      	ldrb	r3, [r7, #7]
 8001c88:	011b      	lsls	r3, r3, #4
 8001c8a:	b2db      	uxtb	r3, r3
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	2101      	movs	r1, #1
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7ff ffa6 	bl	8001be2 <write4bits>
}
 8001c96:	bf00      	nop
 8001c98:	3708      	adds	r7, #8
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <lcd_clear>:

void lcd_clear(void)
{
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	af00      	add	r7, sp, #0
    lcd_send_cmd(0x01);
 8001ca2:	2001      	movs	r0, #1
 8001ca4:	f7ff ffc7 	bl	8001c36 <lcd_send_cmd>
    HAL_Delay(2);
 8001ca8:	2002      	movs	r0, #2
 8001caa:	f003 fe65 	bl	8005978 <HAL_Delay>
    lcd_send_cmd(0x80);
 8001cae:	2080      	movs	r0, #128	@ 0x80
 8001cb0:	f7ff ffc1 	bl	8001c36 <lcd_send_cmd>
}
 8001cb4:	bf00      	nop
 8001cb6:	bd80      	pop	{r7, pc}

08001cb8 <lcd_put_cur>:

void lcd_put_cur(uint8_t row, uint8_t col)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	460a      	mov	r2, r1
 8001cc2:	71fb      	strb	r3, [r7, #7]
 8001cc4:	4613      	mov	r3, r2
 8001cc6:	71bb      	strb	r3, [r7, #6]
    static const uint8_t row_offsets[] = {0x00, 0x40};
    if (row > 1) row = 1;
 8001cc8:	79fb      	ldrb	r3, [r7, #7]
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d901      	bls.n	8001cd2 <lcd_put_cur+0x1a>
 8001cce:	2301      	movs	r3, #1
 8001cd0:	71fb      	strb	r3, [r7, #7]
    lcd_send_cmd(0x80 | (row_offsets[row] + col));
 8001cd2:	79fb      	ldrb	r3, [r7, #7]
 8001cd4:	4a08      	ldr	r2, [pc, #32]	@ (8001cf8 <lcd_put_cur+0x40>)
 8001cd6:	5cd2      	ldrb	r2, [r2, r3]
 8001cd8:	79bb      	ldrb	r3, [r7, #6]
 8001cda:	4413      	add	r3, r2
 8001cdc:	b2db      	uxtb	r3, r3
 8001cde:	b25b      	sxtb	r3, r3
 8001ce0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001ce4:	b25b      	sxtb	r3, r3
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7ff ffa4 	bl	8001c36 <lcd_send_cmd>
}
 8001cee:	bf00      	nop
 8001cf0:	3708      	adds	r7, #8
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	0800ed78 	.word	0x0800ed78

08001cfc <lcd_send_string>:

void lcd_send_string(char *str)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
    while (*str) lcd_send_data((uint8_t)*str++);
 8001d04:	e006      	b.n	8001d14 <lcd_send_string+0x18>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	1c5a      	adds	r2, r3, #1
 8001d0a:	607a      	str	r2, [r7, #4]
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f7ff ffab 	bl	8001c6a <lcd_send_data>
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	781b      	ldrb	r3, [r3, #0]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d1f4      	bne.n	8001d06 <lcd_send_string+0xa>
}
 8001d1c:	bf00      	nop
 8001d1e:	bf00      	nop
 8001d20:	3708      	adds	r7, #8
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}

08001d26 <lcd_init>:

void lcd_init(void)
{
 8001d26:	b580      	push	{r7, lr}
 8001d28:	af00      	add	r7, sp, #0
    HAL_Delay(50);
 8001d2a:	2032      	movs	r0, #50	@ 0x32
 8001d2c:	f003 fe24 	bl	8005978 <HAL_Delay>
    lcd_backlight_on();
 8001d30:	f7ff ff74 	bl	8001c1c <lcd_backlight_on>

    /* Force 8-bit mode (send only high-nibble pattern) */
    write4bits(0x30, 0, 1); HAL_Delay(5);
 8001d34:	2201      	movs	r2, #1
 8001d36:	2100      	movs	r1, #0
 8001d38:	2030      	movs	r0, #48	@ 0x30
 8001d3a:	f7ff ff52 	bl	8001be2 <write4bits>
 8001d3e:	2005      	movs	r0, #5
 8001d40:	f003 fe1a 	bl	8005978 <HAL_Delay>
    write4bits(0x30, 0, 1); HAL_Delay(1);
 8001d44:	2201      	movs	r2, #1
 8001d46:	2100      	movs	r1, #0
 8001d48:	2030      	movs	r0, #48	@ 0x30
 8001d4a:	f7ff ff4a 	bl	8001be2 <write4bits>
 8001d4e:	2001      	movs	r0, #1
 8001d50:	f003 fe12 	bl	8005978 <HAL_Delay>
    write4bits(0x30, 0, 1); HAL_Delay(1);
 8001d54:	2201      	movs	r2, #1
 8001d56:	2100      	movs	r1, #0
 8001d58:	2030      	movs	r0, #48	@ 0x30
 8001d5a:	f7ff ff42 	bl	8001be2 <write4bits>
 8001d5e:	2001      	movs	r0, #1
 8001d60:	f003 fe0a 	bl	8005978 <HAL_Delay>

    /* Switch to 4-bit mode */
    write4bits(0x20, 0, 1); HAL_Delay(1);
 8001d64:	2201      	movs	r2, #1
 8001d66:	2100      	movs	r1, #0
 8001d68:	2020      	movs	r0, #32
 8001d6a:	f7ff ff3a 	bl	8001be2 <write4bits>
 8001d6e:	2001      	movs	r0, #1
 8001d70:	f003 fe02 	bl	8005978 <HAL_Delay>

    /* Function set: 4-bit, 2 lines, 5x8 */
    lcd_send_cmd(0x28); HAL_Delay(1);
 8001d74:	2028      	movs	r0, #40	@ 0x28
 8001d76:	f7ff ff5e 	bl	8001c36 <lcd_send_cmd>
 8001d7a:	2001      	movs	r0, #1
 8001d7c:	f003 fdfc 	bl	8005978 <HAL_Delay>
    /* Display off */
    lcd_send_cmd(0x08); HAL_Delay(1);
 8001d80:	2008      	movs	r0, #8
 8001d82:	f7ff ff58 	bl	8001c36 <lcd_send_cmd>
 8001d86:	2001      	movs	r0, #1
 8001d88:	f003 fdf6 	bl	8005978 <HAL_Delay>
    /* Clear */
    lcd_clear();        HAL_Delay(2);
 8001d8c:	f7ff ff87 	bl	8001c9e <lcd_clear>
 8001d90:	2002      	movs	r0, #2
 8001d92:	f003 fdf1 	bl	8005978 <HAL_Delay>
    /* Entry mode: increment, no shift */
    lcd_send_cmd(0x06); HAL_Delay(1);
 8001d96:	2006      	movs	r0, #6
 8001d98:	f7ff ff4d 	bl	8001c36 <lcd_send_cmd>
 8001d9c:	2001      	movs	r0, #1
 8001d9e:	f003 fdeb 	bl	8005978 <HAL_Delay>
    /* Display on, cursor off, blink off */
    lcd_send_cmd(0x0C); HAL_Delay(1);
 8001da2:	200c      	movs	r0, #12
 8001da4:	f7ff ff47 	bl	8001c36 <lcd_send_cmd>
 8001da8:	2001      	movs	r0, #1
 8001daa:	f003 fde5 	bl	8005978 <HAL_Delay>
}
 8001dae:	bf00      	nop
 8001db0:	bd80      	pop	{r7, pc}

08001db2 <now_ms>:

static LedIntent s_intent[LED_COLOR_COUNT];
static uint8_t   s_activeBlink[LED_COLOR_COUNT];
static uint32_t  s_nextToggleAt[LED_COLOR_COUNT];

static inline uint32_t now_ms(void) { return HAL_GetTick(); }
 8001db2:	b580      	push	{r7, lr}
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	f003 fdd5 	bl	8005964 <HAL_GetTick>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	bd80      	pop	{r7, pc}

08001dc0 <led_write>:

static void led_write(LedColor c, GPIO_PinState st) {
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	460a      	mov	r2, r1
 8001dca:	71fb      	strb	r3, [r7, #7]
 8001dcc:	4613      	mov	r3, r2
 8001dce:	71bb      	strb	r3, [r7, #6]
    HAL_GPIO_WritePin(LED_PORTS[c], LED_PINS[c], st);
 8001dd0:	79fb      	ldrb	r3, [r7, #7]
 8001dd2:	4a07      	ldr	r2, [pc, #28]	@ (8001df0 <led_write+0x30>)
 8001dd4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001dd8:	79fb      	ldrb	r3, [r7, #7]
 8001dda:	4a06      	ldr	r2, [pc, #24]	@ (8001df4 <led_write+0x34>)
 8001ddc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001de0:	79ba      	ldrb	r2, [r7, #6]
 8001de2:	4619      	mov	r1, r3
 8001de4:	f004 ff1f 	bl	8006c26 <HAL_GPIO_WritePin>
}
 8001de8:	bf00      	nop
 8001dea:	3708      	adds	r7, #8
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	20000000 	.word	0x20000000
 8001df4:	20000010 	.word	0x20000010

08001df8 <led_on>:
static void led_on(LedColor c)  { led_write(c, GPIO_PIN_SET); }
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	4603      	mov	r3, r0
 8001e00:	71fb      	strb	r3, [r7, #7]
 8001e02:	79fb      	ldrb	r3, [r7, #7]
 8001e04:	2101      	movs	r1, #1
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7ff ffda 	bl	8001dc0 <led_write>
 8001e0c:	bf00      	nop
 8001e0e:	3708      	adds	r7, #8
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}

08001e14 <led_off>:
static void led_off(LedColor c) { led_write(c, GPIO_PIN_RESET); }
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	71fb      	strb	r3, [r7, #7]
 8001e1e:	79fb      	ldrb	r3, [r7, #7]
 8001e20:	2100      	movs	r1, #0
 8001e22:	4618      	mov	r0, r3
 8001e24:	f7ff ffcc 	bl	8001dc0 <led_write>
 8001e28:	bf00      	nop
 8001e2a:	3708      	adds	r7, #8
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}

08001e30 <LED_Init>:

void LED_Init(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
    memset(s_intent, 0, sizeof(s_intent));
 8001e36:	2210      	movs	r2, #16
 8001e38:	2100      	movs	r1, #0
 8001e3a:	4815      	ldr	r0, [pc, #84]	@ (8001e90 <LED_Init+0x60>)
 8001e3c:	f00a fbe4 	bl	800c608 <memset>
    memset(s_activeBlink, 0, sizeof(s_activeBlink));
 8001e40:	2204      	movs	r2, #4
 8001e42:	2100      	movs	r1, #0
 8001e44:	4813      	ldr	r0, [pc, #76]	@ (8001e94 <LED_Init+0x64>)
 8001e46:	f00a fbdf 	bl	800c608 <memset>
    memset(s_nextToggleAt, 0, sizeof(s_nextToggleAt));
 8001e4a:	2210      	movs	r2, #16
 8001e4c:	2100      	movs	r1, #0
 8001e4e:	4812      	ldr	r0, [pc, #72]	@ (8001e98 <LED_Init+0x68>)
 8001e50:	f00a fbda 	bl	800c608 <memset>

    for (int i = 0; i < LED_COLOR_COUNT; ++i) {
 8001e54:	2300      	movs	r3, #0
 8001e56:	607b      	str	r3, [r7, #4]
 8001e58:	e012      	b.n	8001e80 <LED_Init+0x50>
        led_off((LedColor)i);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f7ff ffd8 	bl	8001e14 <led_off>
        s_intent[i].mode = LED_MODE_OFF;
 8001e64:	4a0a      	ldr	r2, [pc, #40]	@ (8001e90 <LED_Init+0x60>)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2100      	movs	r1, #0
 8001e6a:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
        s_intent[i].period_ms = 0;
 8001e6e:	4a08      	ldr	r2, [pc, #32]	@ (8001e90 <LED_Init+0x60>)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	009b      	lsls	r3, r3, #2
 8001e74:	4413      	add	r3, r2
 8001e76:	2200      	movs	r2, #0
 8001e78:	805a      	strh	r2, [r3, #2]
    for (int i = 0; i < LED_COLOR_COUNT; ++i) {
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	607b      	str	r3, [r7, #4]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2b03      	cmp	r3, #3
 8001e84:	dde9      	ble.n	8001e5a <LED_Init+0x2a>
    }
}
 8001e86:	bf00      	nop
 8001e88:	bf00      	nop
 8001e8a:	3708      	adds	r7, #8
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	200002ac 	.word	0x200002ac
 8001e94:	200002bc 	.word	0x200002bc
 8001e98:	200002c0 	.word	0x200002c0

08001e9c <LED_Task>:

/* call this every loop (or from a 1020ms tick) */
void LED_Task(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0
    uint32_t t = now_ms();
 8001ea2:	f7ff ff86 	bl	8001db2 <now_ms>
 8001ea6:	6038      	str	r0, [r7, #0]

    for (int i = 0; i < LED_COLOR_COUNT; ++i) {
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	607b      	str	r3, [r7, #4]
 8001eac:	e064      	b.n	8001f78 <LED_Task+0xdc>
        switch (s_intent[i].mode) {
 8001eae:	4a36      	ldr	r2, [pc, #216]	@ (8001f88 <LED_Task+0xec>)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d002      	beq.n	8001ec0 <LED_Task+0x24>
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	d00b      	beq.n	8001ed6 <LED_Task+0x3a>
 8001ebe:	e015      	b.n	8001eec <LED_Task+0x50>
        case LED_MODE_OFF:
            s_activeBlink[i] = 0;
 8001ec0:	4a32      	ldr	r2, [pc, #200]	@ (8001f8c <LED_Task+0xf0>)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4413      	add	r3, r2
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	701a      	strb	r2, [r3, #0]
            led_off((LedColor)i);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f7ff ffa0 	bl	8001e14 <led_off>
            break;
 8001ed4:	e04d      	b.n	8001f72 <LED_Task+0xd6>

        case LED_MODE_STEADY:
            s_activeBlink[i] = 1;
 8001ed6:	4a2d      	ldr	r2, [pc, #180]	@ (8001f8c <LED_Task+0xf0>)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	4413      	add	r3, r2
 8001edc:	2201      	movs	r2, #1
 8001ede:	701a      	strb	r2, [r3, #0]
            led_on((LedColor)i);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	b2db      	uxtb	r3, r3
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f7ff ff87 	bl	8001df8 <led_on>
            break;
 8001eea:	e042      	b.n	8001f72 <LED_Task+0xd6>

        case LED_MODE_BLINK:
        default:
            if (s_intent[i].period_ms == 0) s_intent[i].period_ms = 500;
 8001eec:	4a26      	ldr	r2, [pc, #152]	@ (8001f88 <LED_Task+0xec>)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	009b      	lsls	r3, r3, #2
 8001ef2:	4413      	add	r3, r2
 8001ef4:	885b      	ldrh	r3, [r3, #2]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d106      	bne.n	8001f08 <LED_Task+0x6c>
 8001efa:	4a23      	ldr	r2, [pc, #140]	@ (8001f88 <LED_Task+0xec>)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	009b      	lsls	r3, r3, #2
 8001f00:	4413      	add	r3, r2
 8001f02:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001f06:	805a      	strh	r2, [r3, #2]
            if ((int32_t)(s_nextToggleAt[i] - t) <= 0) {
 8001f08:	4a21      	ldr	r2, [pc, #132]	@ (8001f90 <LED_Task+0xf4>)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	1ad3      	subs	r3, r2, r3
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	dc2b      	bgt.n	8001f70 <LED_Task+0xd4>
                s_activeBlink[i] = !s_activeBlink[i];
 8001f18:	4a1c      	ldr	r2, [pc, #112]	@ (8001f8c <LED_Task+0xf0>)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	4413      	add	r3, r2
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	bf0c      	ite	eq
 8001f24:	2301      	moveq	r3, #1
 8001f26:	2300      	movne	r3, #0
 8001f28:	b2db      	uxtb	r3, r3
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	4a17      	ldr	r2, [pc, #92]	@ (8001f8c <LED_Task+0xf0>)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4413      	add	r3, r2
 8001f32:	460a      	mov	r2, r1
 8001f34:	701a      	strb	r2, [r3, #0]
                if (s_activeBlink[i]) led_on((LedColor)i);
 8001f36:	4a15      	ldr	r2, [pc, #84]	@ (8001f8c <LED_Task+0xf0>)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	4413      	add	r3, r2
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d005      	beq.n	8001f4e <LED_Task+0xb2>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7ff ff56 	bl	8001df8 <led_on>
 8001f4c:	e004      	b.n	8001f58 <LED_Task+0xbc>
                else                  led_off((LedColor)i);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	b2db      	uxtb	r3, r3
 8001f52:	4618      	mov	r0, r3
 8001f54:	f7ff ff5e 	bl	8001e14 <led_off>
                s_nextToggleAt[i] = t + s_intent[i].period_ms;
 8001f58:	4a0b      	ldr	r2, [pc, #44]	@ (8001f88 <LED_Task+0xec>)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	009b      	lsls	r3, r3, #2
 8001f5e:	4413      	add	r3, r2
 8001f60:	885b      	ldrh	r3, [r3, #2]
 8001f62:	461a      	mov	r2, r3
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	441a      	add	r2, r3
 8001f68:	4909      	ldr	r1, [pc, #36]	@ (8001f90 <LED_Task+0xf4>)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            }
            break;
 8001f70:	bf00      	nop
    for (int i = 0; i < LED_COLOR_COUNT; ++i) {
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	3301      	adds	r3, #1
 8001f76:	607b      	str	r3, [r7, #4]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2b03      	cmp	r3, #3
 8001f7c:	dd97      	ble.n	8001eae <LED_Task+0x12>
        }
    }
}
 8001f7e:	bf00      	nop
 8001f80:	bf00      	nop
 8001f82:	3708      	adds	r7, #8
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	200002ac 	.word	0x200002ac
 8001f8c:	200002bc 	.word	0x200002bc
 8001f90:	200002c0 	.word	0x200002c0

08001f94 <LoRa_WriteReg>:


//uint8_t rxBuffer[256]; // Buffer for received data

/* --- low-level SPI helpers --- */
void LoRa_WriteReg(uint8_t addr, uint8_t data) {
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b084      	sub	sp, #16
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	460a      	mov	r2, r1
 8001f9e:	71fb      	strb	r3, [r7, #7]
 8001fa0:	4613      	mov	r3, r2
 8001fa2:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2] = { (uint8_t)(addr | 0x80), data };
 8001fa4:	79fb      	ldrb	r3, [r7, #7]
 8001fa6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	733b      	strb	r3, [r7, #12]
 8001fae:	79bb      	ldrb	r3, [r7, #6]
 8001fb0:	737b      	strb	r3, [r7, #13]
    NSS_LOW();
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001fb8:	480a      	ldr	r0, [pc, #40]	@ (8001fe4 <LoRa_WriteReg+0x50>)
 8001fba:	f004 fe34 	bl	8006c26 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, buf, 2, HAL_MAX_DELAY);
 8001fbe:	f107 010c 	add.w	r1, r7, #12
 8001fc2:	f04f 33ff 	mov.w	r3, #4294967295
 8001fc6:	2202      	movs	r2, #2
 8001fc8:	4807      	ldr	r0, [pc, #28]	@ (8001fe8 <LoRa_WriteReg+0x54>)
 8001fca:	f007 fda3 	bl	8009b14 <HAL_SPI_Transmit>
    NSS_HIGH();
 8001fce:	2201      	movs	r2, #1
 8001fd0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001fd4:	4803      	ldr	r0, [pc, #12]	@ (8001fe4 <LoRa_WriteReg+0x50>)
 8001fd6:	f004 fe26 	bl	8006c26 <HAL_GPIO_WritePin>
}
 8001fda:	bf00      	nop
 8001fdc:	3710      	adds	r7, #16
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	40010800 	.word	0x40010800
 8001fe8:	20000390 	.word	0x20000390

08001fec <LoRa_ReadReg>:

uint8_t LoRa_ReadReg(uint8_t addr) {
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b084      	sub	sp, #16
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	71fb      	strb	r3, [r7, #7]
    uint8_t tx = addr & 0x7F;
 8001ff6:	79fb      	ldrb	r3, [r7, #7]
 8001ff8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	73fb      	strb	r3, [r7, #15]
    uint8_t rx = 0;
 8002000:	2300      	movs	r3, #0
 8002002:	73bb      	strb	r3, [r7, #14]
    NSS_LOW();
 8002004:	2200      	movs	r2, #0
 8002006:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800200a:	480f      	ldr	r0, [pc, #60]	@ (8002048 <LoRa_ReadReg+0x5c>)
 800200c:	f004 fe0b 	bl	8006c26 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &tx, 1, HAL_MAX_DELAY);
 8002010:	f107 010f 	add.w	r1, r7, #15
 8002014:	f04f 33ff 	mov.w	r3, #4294967295
 8002018:	2201      	movs	r2, #1
 800201a:	480c      	ldr	r0, [pc, #48]	@ (800204c <LoRa_ReadReg+0x60>)
 800201c:	f007 fd7a 	bl	8009b14 <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, &rx, 1, HAL_MAX_DELAY);
 8002020:	f107 010e 	add.w	r1, r7, #14
 8002024:	f04f 33ff 	mov.w	r3, #4294967295
 8002028:	2201      	movs	r2, #1
 800202a:	4808      	ldr	r0, [pc, #32]	@ (800204c <LoRa_ReadReg+0x60>)
 800202c:	f007 feb6 	bl	8009d9c <HAL_SPI_Receive>
    NSS_HIGH();
 8002030:	2201      	movs	r2, #1
 8002032:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002036:	4804      	ldr	r0, [pc, #16]	@ (8002048 <LoRa_ReadReg+0x5c>)
 8002038:	f004 fdf5 	bl	8006c26 <HAL_GPIO_WritePin>
    return rx;
 800203c:	7bbb      	ldrb	r3, [r7, #14]
}
 800203e:	4618      	mov	r0, r3
 8002040:	3710      	adds	r7, #16
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	40010800 	.word	0x40010800
 800204c:	20000390 	.word	0x20000390

08002050 <LoRa_WriteBuffer>:

void LoRa_WriteBuffer(uint8_t addr, const uint8_t *buffer, uint8_t size) {
 8002050:	b580      	push	{r7, lr}
 8002052:	b084      	sub	sp, #16
 8002054:	af00      	add	r7, sp, #0
 8002056:	4603      	mov	r3, r0
 8002058:	6039      	str	r1, [r7, #0]
 800205a:	71fb      	strb	r3, [r7, #7]
 800205c:	4613      	mov	r3, r2
 800205e:	71bb      	strb	r3, [r7, #6]
    uint8_t a = addr | 0x80;
 8002060:	79fb      	ldrb	r3, [r7, #7]
 8002062:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002066:	b2db      	uxtb	r3, r3
 8002068:	73fb      	strb	r3, [r7, #15]
    NSS_LOW();
 800206a:	2200      	movs	r2, #0
 800206c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002070:	480e      	ldr	r0, [pc, #56]	@ (80020ac <LoRa_WriteBuffer+0x5c>)
 8002072:	f004 fdd8 	bl	8006c26 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &a, 1, HAL_MAX_DELAY);
 8002076:	f107 010f 	add.w	r1, r7, #15
 800207a:	f04f 33ff 	mov.w	r3, #4294967295
 800207e:	2201      	movs	r2, #1
 8002080:	480b      	ldr	r0, [pc, #44]	@ (80020b0 <LoRa_WriteBuffer+0x60>)
 8002082:	f007 fd47 	bl	8009b14 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, (uint8_t*)buffer, size, HAL_MAX_DELAY);
 8002086:	79bb      	ldrb	r3, [r7, #6]
 8002088:	b29a      	uxth	r2, r3
 800208a:	f04f 33ff 	mov.w	r3, #4294967295
 800208e:	6839      	ldr	r1, [r7, #0]
 8002090:	4807      	ldr	r0, [pc, #28]	@ (80020b0 <LoRa_WriteBuffer+0x60>)
 8002092:	f007 fd3f 	bl	8009b14 <HAL_SPI_Transmit>
    NSS_HIGH();
 8002096:	2201      	movs	r2, #1
 8002098:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800209c:	4803      	ldr	r0, [pc, #12]	@ (80020ac <LoRa_WriteBuffer+0x5c>)
 800209e:	f004 fdc2 	bl	8006c26 <HAL_GPIO_WritePin>
}
 80020a2:	bf00      	nop
 80020a4:	3710      	adds	r7, #16
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	40010800 	.word	0x40010800
 80020b0:	20000390 	.word	0x20000390

080020b4 <LoRa_Reset>:
    HAL_SPI_Receive(&hspi1, buffer, size, HAL_MAX_DELAY);
    NSS_HIGH();
}

/* --- reset --- */
void LoRa_Reset(void) {
 80020b4:	b580      	push	{r7, lr}
 80020b6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LORA_RESET_PORT, LORA_RESET_PIN, GPIO_PIN_RESET);
 80020b8:	2200      	movs	r2, #0
 80020ba:	2140      	movs	r1, #64	@ 0x40
 80020bc:	4807      	ldr	r0, [pc, #28]	@ (80020dc <LoRa_Reset+0x28>)
 80020be:	f004 fdb2 	bl	8006c26 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 80020c2:	2002      	movs	r0, #2
 80020c4:	f003 fc58 	bl	8005978 <HAL_Delay>
    HAL_GPIO_WritePin(LORA_RESET_PORT, LORA_RESET_PIN, GPIO_PIN_SET);
 80020c8:	2201      	movs	r2, #1
 80020ca:	2140      	movs	r1, #64	@ 0x40
 80020cc:	4803      	ldr	r0, [pc, #12]	@ (80020dc <LoRa_Reset+0x28>)
 80020ce:	f004 fdaa 	bl	8006c26 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80020d2:	200a      	movs	r0, #10
 80020d4:	f003 fc50 	bl	8005978 <HAL_Delay>
}
 80020d8:	bf00      	nop
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	40010c00 	.word	0x40010c00

080020e0 <LoRa_SetFrequency>:

/* --- set frequency (Hz) --- */
void LoRa_SetFrequency(uint32_t freqHz) {
 80020e0:	b5b0      	push	{r4, r5, r7, lr}
 80020e2:	b084      	sub	sp, #16
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
    /* FRF = freq * 2^19 / 32e6 */
    uint64_t frf = ((uint64_t)freqHz << 19) / 32000000ULL;
 80020e8:	6879      	ldr	r1, [r7, #4]
 80020ea:	2000      	movs	r0, #0
 80020ec:	460a      	mov	r2, r1
 80020ee:	4603      	mov	r3, r0
 80020f0:	0b55      	lsrs	r5, r2, #13
 80020f2:	04d4      	lsls	r4, r2, #19
 80020f4:	4a18      	ldr	r2, [pc, #96]	@ (8002158 <LoRa_SetFrequency+0x78>)
 80020f6:	f04f 0300 	mov.w	r3, #0
 80020fa:	4620      	mov	r0, r4
 80020fc:	4629      	mov	r1, r5
 80020fe:	f7fe ffc1 	bl	8001084 <__aeabi_uldivmod>
 8002102:	4602      	mov	r2, r0
 8002104:	460b      	mov	r3, r1
 8002106:	e9c7 2302 	strd	r2, r3, [r7, #8]
    LoRa_WriteReg(0x06, (uint8_t)(frf >> 16));
 800210a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800210e:	f04f 0200 	mov.w	r2, #0
 8002112:	f04f 0300 	mov.w	r3, #0
 8002116:	0c02      	lsrs	r2, r0, #16
 8002118:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800211c:	0c0b      	lsrs	r3, r1, #16
 800211e:	b2d3      	uxtb	r3, r2
 8002120:	4619      	mov	r1, r3
 8002122:	2006      	movs	r0, #6
 8002124:	f7ff ff36 	bl	8001f94 <LoRa_WriteReg>
    LoRa_WriteReg(0x07, (uint8_t)(frf >> 8));
 8002128:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800212c:	f04f 0200 	mov.w	r2, #0
 8002130:	f04f 0300 	mov.w	r3, #0
 8002134:	0a02      	lsrs	r2, r0, #8
 8002136:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800213a:	0a0b      	lsrs	r3, r1, #8
 800213c:	b2d3      	uxtb	r3, r2
 800213e:	4619      	mov	r1, r3
 8002140:	2007      	movs	r0, #7
 8002142:	f7ff ff27 	bl	8001f94 <LoRa_WriteReg>
    LoRa_WriteReg(0x08, (uint8_t)(frf >> 0));
 8002146:	7a3b      	ldrb	r3, [r7, #8]
 8002148:	4619      	mov	r1, r3
 800214a:	2008      	movs	r0, #8
 800214c:	f7ff ff22 	bl	8001f94 <LoRa_WriteReg>
}
 8002150:	bf00      	nop
 8002152:	3710      	adds	r7, #16
 8002154:	46bd      	mov	sp, r7
 8002156:	bdb0      	pop	{r4, r5, r7, pc}
 8002158:	01e84800 	.word	0x01e84800

0800215c <LoRa_Init>:

/* --- init with settings that match Arduino LoRa defaults --- */
void LoRa_Init(void) {
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0
    LoRa_Reset();
 8002160:	f7ff ffa8 	bl	80020b4 <LoRa_Reset>

    /* Sleep, then LoRa sleep mode */
    LoRa_WriteReg(0x01, 0x00);
 8002164:	2100      	movs	r1, #0
 8002166:	2001      	movs	r0, #1
 8002168:	f7ff ff14 	bl	8001f94 <LoRa_WriteReg>
    HAL_Delay(5);
 800216c:	2005      	movs	r0, #5
 800216e:	f003 fc03 	bl	8005978 <HAL_Delay>
    LoRa_WriteReg(0x01, 0x80);
 8002172:	2180      	movs	r1, #128	@ 0x80
 8002174:	2001      	movs	r0, #1
 8002176:	f7ff ff0d 	bl	8001f94 <LoRa_WriteReg>
    HAL_Delay(5);
 800217a:	2005      	movs	r0, #5
 800217c:	f003 fbfc 	bl	8005978 <HAL_Delay>

    /* Frequency (433 MHz) */
    LoRa_SetFrequency(LORA_FREQUENCY);
 8002180:	4818      	ldr	r0, [pc, #96]	@ (80021e4 <LoRa_Init+0x88>)
 8002182:	f7ff ffad 	bl	80020e0 <LoRa_SetFrequency>

    /* PA config: PA_BOOST, max power (common for SX1278 Ra-02) */
    LoRa_WriteReg(0x09, 0x8F); // PA_BOOST, max power
 8002186:	218f      	movs	r1, #143	@ 0x8f
 8002188:	2009      	movs	r0, #9
 800218a:	f7ff ff03 	bl	8001f94 <LoRa_WriteReg>

    /* Enable high-power PA if module supports it (optional) */
    LoRa_WriteReg(0x4D, 0x87); // RegPaDac (only on SX1276/78 family)
 800218e:	2187      	movs	r1, #135	@ 0x87
 8002190:	204d      	movs	r0, #77	@ 0x4d
 8002192:	f7ff feff 	bl	8001f94 <LoRa_WriteReg>

    /* LNA */
    LoRa_WriteReg(0x0C, 0x23);
 8002196:	2123      	movs	r1, #35	@ 0x23
 8002198:	200c      	movs	r0, #12
 800219a:	f7ff fefb 	bl	8001f94 <LoRa_WriteReg>
    /* Modem config:
       RegModemConfig1 = 0x72 -> BW=125kHz, CR=4/5, Explicit header
       RegModemConfig2 = 0x74 -> SF7, CRC ON (Arduino default)
       RegModemConfig3 = 0x04 -> LowDataRateOptimize off, AGC Auto On
    */
    LoRa_WriteReg(0x1D, 0x72);
 800219e:	2172      	movs	r1, #114	@ 0x72
 80021a0:	201d      	movs	r0, #29
 80021a2:	f7ff fef7 	bl	8001f94 <LoRa_WriteReg>
    LoRa_WriteReg(0x1E, 0x74);
 80021a6:	2174      	movs	r1, #116	@ 0x74
 80021a8:	201e      	movs	r0, #30
 80021aa:	f7ff fef3 	bl	8001f94 <LoRa_WriteReg>
    LoRa_WriteReg(0x26, 0x04);
 80021ae:	2104      	movs	r1, #4
 80021b0:	2026      	movs	r0, #38	@ 0x26
 80021b2:	f7ff feef 	bl	8001f94 <LoRa_WriteReg>

    /* Preamble = 8 */
    LoRa_WriteReg(0x20, 0x00);
 80021b6:	2100      	movs	r1, #0
 80021b8:	2020      	movs	r0, #32
 80021ba:	f7ff feeb 	bl	8001f94 <LoRa_WriteReg>
    LoRa_WriteReg(0x21, 0x08);
 80021be:	2108      	movs	r1, #8
 80021c0:	2021      	movs	r0, #33	@ 0x21
 80021c2:	f7ff fee7 	bl	8001f94 <LoRa_WriteReg>

    /* SyncWord = 0x22 (matches LoRa.setSyncWord(0x22) on Arduino) */
    LoRa_WriteReg(0x39, 0x22);
 80021c6:	2122      	movs	r1, #34	@ 0x22
 80021c8:	2039      	movs	r0, #57	@ 0x39
 80021ca:	f7ff fee3 	bl	8001f94 <LoRa_WriteReg>

    /* Map DIO0 = RxDone/TxDone as normal (we'll poll IRQs) */
    LoRa_WriteReg(0x40, 0x00);
 80021ce:	2100      	movs	r1, #0
 80021d0:	2040      	movs	r0, #64	@ 0x40
 80021d2:	f7ff fedf 	bl	8001f94 <LoRa_WriteReg>

    /* Clear IRQs */
    LoRa_WriteReg(0x12, 0xFF);
 80021d6:	21ff      	movs	r1, #255	@ 0xff
 80021d8:	2012      	movs	r0, #18
 80021da:	f7ff fedb 	bl	8001f94 <LoRa_WriteReg>
}
 80021de:	bf00      	nop
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	19cf0e40 	.word	0x19cf0e40

080021e8 <LoRa_SetStandby>:

/**
  * @brief Sets the LoRa module to Standby mode.
  */
void LoRa_SetStandby(void) {
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0
    LoRa_WriteReg(0x01, 0x81); // Standby mode
 80021ec:	2181      	movs	r1, #129	@ 0x81
 80021ee:	2001      	movs	r0, #1
 80021f0:	f7ff fed0 	bl	8001f94 <LoRa_WriteReg>
    HAL_Delay(2);
 80021f4:	2002      	movs	r0, #2
 80021f6:	f003 fbbf 	bl	8005978 <HAL_Delay>
}
 80021fa:	bf00      	nop
 80021fc:	bd80      	pop	{r7, pc}

080021fe <LoRa_SetRxContinuous>:

/**
  * @brief Sets the LoRa module to Continuous Receive mode.
  */
void LoRa_SetRxContinuous(void) {
 80021fe:	b580      	push	{r7, lr}
 8002200:	af00      	add	r7, sp, #0
    LoRa_WriteReg(0x01, 0x85); // Continuous RX mode
 8002202:	2185      	movs	r1, #133	@ 0x85
 8002204:	2001      	movs	r0, #1
 8002206:	f7ff fec5 	bl	8001f94 <LoRa_WriteReg>
    HAL_Delay(2);
 800220a:	2002      	movs	r0, #2
 800220c:	f003 fbb4 	bl	8005978 <HAL_Delay>
}
 8002210:	bf00      	nop
 8002212:	bd80      	pop	{r7, pc}

08002214 <LoRa_SetTx>:

/**
  * @brief Sets the LoRa module to Transmit mode.
  */
void LoRa_SetTx(void) {
 8002214:	b580      	push	{r7, lr}
 8002216:	af00      	add	r7, sp, #0
    LoRa_WriteReg(0x01, 0x83); // TX mode
 8002218:	2183      	movs	r1, #131	@ 0x83
 800221a:	2001      	movs	r0, #1
 800221c:	f7ff feba 	bl	8001f94 <LoRa_WriteReg>
    HAL_Delay(2);
 8002220:	2002      	movs	r0, #2
 8002222:	f003 fba9 	bl	8005978 <HAL_Delay>
}
 8002226:	bf00      	nop
 8002228:	bd80      	pop	{r7, pc}

0800222a <LoRa_SendPacket>:

/* --- send packet, poll TxDone, return to RX --- */
void LoRa_SendPacket(const uint8_t *buffer, uint8_t size) {
 800222a:	b580      	push	{r7, lr}
 800222c:	b084      	sub	sp, #16
 800222e:	af00      	add	r7, sp, #0
 8002230:	6078      	str	r0, [r7, #4]
 8002232:	460b      	mov	r3, r1
 8002234:	70fb      	strb	r3, [r7, #3]
    LoRa_SetStandby(); // Go to Standby before TX
 8002236:	f7ff ffd7 	bl	80021e8 <LoRa_SetStandby>

    /* Reset FIFO pointers */
    LoRa_WriteReg(0x0E, 0x00);
 800223a:	2100      	movs	r1, #0
 800223c:	200e      	movs	r0, #14
 800223e:	f7ff fea9 	bl	8001f94 <LoRa_WriteReg>
    LoRa_WriteReg(0x0D, 0x00);
 8002242:	2100      	movs	r1, #0
 8002244:	200d      	movs	r0, #13
 8002246:	f7ff fea5 	bl	8001f94 <LoRa_WriteReg>

    /* Write payload */
    LoRa_WriteBuffer(0x00, buffer, size);
 800224a:	78fb      	ldrb	r3, [r7, #3]
 800224c:	461a      	mov	r2, r3
 800224e:	6879      	ldr	r1, [r7, #4]
 8002250:	2000      	movs	r0, #0
 8002252:	f7ff fefd 	bl	8002050 <LoRa_WriteBuffer>
    LoRa_WriteReg(0x22, size);
 8002256:	78fb      	ldrb	r3, [r7, #3]
 8002258:	4619      	mov	r1, r3
 800225a:	2022      	movs	r0, #34	@ 0x22
 800225c:	f7ff fe9a 	bl	8001f94 <LoRa_WriteReg>

    /* Clear IRQs */
    LoRa_WriteReg(0x12, 0xFF);
 8002260:	21ff      	movs	r1, #255	@ 0xff
 8002262:	2012      	movs	r0, #18
 8002264:	f7ff fe96 	bl	8001f94 <LoRa_WriteReg>

    LoRa_SetTx(); // Enter TX
 8002268:	f7ff ffd4 	bl	8002214 <LoRa_SetTx>

    /* Wait for TxDone */
    uint32_t t0 = HAL_GetTick();
 800226c:	f003 fb7a 	bl	8005964 <HAL_GetTick>
 8002270:	60f8      	str	r0, [r7, #12]
    while ((LoRa_ReadReg(0x12) & 0x08) == 0) {
 8002272:	e00a      	b.n	800228a <LoRa_SendPacket+0x60>
        if ((HAL_GetTick() - t0) > LORA_TIMEOUT) break; // timeout
 8002274:	f003 fb76 	bl	8005964 <HAL_GetTick>
 8002278:	4602      	mov	r2, r0
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	1ad3      	subs	r3, r2, r3
 800227e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002282:	d80b      	bhi.n	800229c <LoRa_SendPacket+0x72>
        HAL_Delay(1);
 8002284:	2001      	movs	r0, #1
 8002286:	f003 fb77 	bl	8005978 <HAL_Delay>
    while ((LoRa_ReadReg(0x12) & 0x08) == 0) {
 800228a:	2012      	movs	r0, #18
 800228c:	f7ff feae 	bl	8001fec <LoRa_ReadReg>
 8002290:	4603      	mov	r3, r0
 8002292:	f003 0308 	and.w	r3, r3, #8
 8002296:	2b00      	cmp	r3, #0
 8002298:	d0ec      	beq.n	8002274 <LoRa_SendPacket+0x4a>
 800229a:	e000      	b.n	800229e <LoRa_SendPacket+0x74>
        if ((HAL_GetTick() - t0) > LORA_TIMEOUT) break; // timeout
 800229c:	bf00      	nop
    }

    /* Clear TxDone (if set) */
    LoRa_WriteReg(0x12, 0x08);
 800229e:	2108      	movs	r1, #8
 80022a0:	2012      	movs	r0, #18
 80022a2:	f7ff fe77 	bl	8001f94 <LoRa_WriteReg>

    LoRa_SetRxContinuous(); // Back to RX after TX
 80022a6:	f7ff ffaa 	bl	80021fe <LoRa_SetRxContinuous>
}
 80022aa:	bf00      	nop
 80022ac:	3710      	adds	r7, #16
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
	...

080022b4 <Debug_Print>:
static void MX_USART1_UART_Init(void);
static void MX_I2C2_Init(void);
static void MX_TIM3_Init(void);
/* USER CODE BEGIN PFP */

void Debug_Print(char *msg) {
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
    UART_TransmitString(&huart1, msg);
 80022bc:	6879      	ldr	r1, [r7, #4]
 80022be:	4803      	ldr	r0, [pc, #12]	@ (80022cc <Debug_Print+0x18>)
 80022c0:	f002 fde2 	bl	8004e88 <UART_TransmitString>
}
 80022c4:	bf00      	nop
 80022c6:	3708      	adds	r7, #8
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	20000430 	.word	0x20000430

080022d0 <HAL_ADC_ConvCpltCallback>:
	  lcd_send_string(line2);
}


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80022d0:	b590      	push	{r4, r7, lr}
 80022d2:	b085      	sub	sp, #20
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a1f      	ldr	r2, [pc, #124]	@ (800235c <HAL_ADC_ConvCpltCallback+0x8c>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d138      	bne.n	8002354 <HAL_ADC_ConvCpltCallback+0x84>
    {
        for (int i = 0; i < ADC_CHANNEL_COUNT; i++)
 80022e2:	2300      	movs	r3, #0
 80022e4:	60fb      	str	r3, [r7, #12]
 80022e6:	e02e      	b.n	8002346 <HAL_ADC_ConvCpltCallback+0x76>
        {
            float v = (adcBuffer[i] * ACS712_VREF_ADC) / ACS712_ADC_RESOLUTION;
 80022e8:	4a1d      	ldr	r2, [pc, #116]	@ (8002360 <HAL_ADC_ConvCpltCallback+0x90>)
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80022f0:	4618      	mov	r0, r3
 80022f2:	f7fe fc8d 	bl	8000c10 <__aeabi_i2f>
 80022f6:	4603      	mov	r3, r0
 80022f8:	491a      	ldr	r1, [pc, #104]	@ (8002364 <HAL_ADC_ConvCpltCallback+0x94>)
 80022fa:	4618      	mov	r0, r3
 80022fc:	f7fe fcdc 	bl	8000cb8 <__aeabi_fmul>
 8002300:	4603      	mov	r3, r0
 8002302:	4919      	ldr	r1, [pc, #100]	@ (8002368 <HAL_ADC_ConvCpltCallback+0x98>)
 8002304:	4618      	mov	r0, r3
 8002306:	f7fe fd8b 	bl	8000e20 <__aeabi_fdiv>
 800230a:	4603      	mov	r3, r0
 800230c:	60bb      	str	r3, [r7, #8]
            g_adcAvg[i] = 0.9f * g_adcAvg[i] + 0.1f * v;
 800230e:	4a17      	ldr	r2, [pc, #92]	@ (800236c <HAL_ADC_ConvCpltCallback+0x9c>)
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002316:	4916      	ldr	r1, [pc, #88]	@ (8002370 <HAL_ADC_ConvCpltCallback+0xa0>)
 8002318:	4618      	mov	r0, r3
 800231a:	f7fe fccd 	bl	8000cb8 <__aeabi_fmul>
 800231e:	4603      	mov	r3, r0
 8002320:	461c      	mov	r4, r3
 8002322:	4914      	ldr	r1, [pc, #80]	@ (8002374 <HAL_ADC_ConvCpltCallback+0xa4>)
 8002324:	68b8      	ldr	r0, [r7, #8]
 8002326:	f7fe fcc7 	bl	8000cb8 <__aeabi_fmul>
 800232a:	4603      	mov	r3, r0
 800232c:	4619      	mov	r1, r3
 800232e:	4620      	mov	r0, r4
 8002330:	f7fe fbba 	bl	8000aa8 <__addsf3>
 8002334:	4603      	mov	r3, r0
 8002336:	4619      	mov	r1, r3
 8002338:	4a0c      	ldr	r2, [pc, #48]	@ (800236c <HAL_ADC_ConvCpltCallback+0x9c>)
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (int i = 0; i < ADC_CHANNEL_COUNT; i++)
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	3301      	adds	r3, #1
 8002344:	60fb      	str	r3, [r7, #12]
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	2b05      	cmp	r3, #5
 800234a:	ddcd      	ble.n	80022e8 <HAL_ADC_ConvCpltCallback+0x18>
        }

        // CH7 is last (index 6 if ranks = 05 + 7)
        g_vADC_ACS = g_adcAvg[6];
 800234c:	4b07      	ldr	r3, [pc, #28]	@ (800236c <HAL_ADC_ConvCpltCallback+0x9c>)
 800234e:	699b      	ldr	r3, [r3, #24]
 8002350:	4a09      	ldr	r2, [pc, #36]	@ (8002378 <HAL_ADC_ConvCpltCallback+0xa8>)
 8002352:	6013      	str	r3, [r2, #0]
    }
}
 8002354:	bf00      	nop
 8002356:	3714      	adds	r7, #20
 8002358:	46bd      	mov	sp, r7
 800235a:	bd90      	pop	{r4, r7, pc}
 800235c:	40012400 	.word	0x40012400
 8002360:	200002d0 	.word	0x200002d0
 8002364:	40533333 	.word	0x40533333
 8002368:	457ff000 	.word	0x457ff000
 800236c:	200002dc 	.word	0x200002dc
 8002370:	3f666666 	.word	0x3f666666
 8002374:	3dcccccd 	.word	0x3dcccccd
 8002378:	200002f4 	.word	0x200002f4

0800237c <main>:
/* USER CODE END 0 */

/**
  * @brief  The application entry point.
  */int main(void)
  {
 800237c:	b580      	push	{r7, lr}
 800237e:	b08e      	sub	sp, #56	@ 0x38
 8002380:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 1 */
    /* USER CODE END 1 */

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 8002382:	f003 fa97 	bl	80058b4 <HAL_Init>

    /* Configure the system clock */
    SystemClock_Config();
 8002386:	f000 f8b5 	bl	80024f4 <SystemClock_Config>

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 800238a:	f000 faef 	bl	800296c <MX_GPIO_Init>
    MX_ADC1_Init();
 800238e:	f000 f90d 	bl	80025ac <MX_ADC1_Init>
    MX_RTC_Init();
 8002392:	f000 f9d9 	bl	8002748 <MX_RTC_Init>
    MX_SPI1_Init();
 8002396:	f000 fa3b 	bl	8002810 <MX_SPI1_Init>
    MX_USART1_UART_Init();
 800239a:	f000 fabd 	bl	8002918 <MX_USART1_UART_Init>
    MX_I2C2_Init();
 800239e:	f000 f9a5 	bl	80026ec <MX_I2C2_Init>
    MX_TIM3_Init();
 80023a2:	f000 fa6b 	bl	800287c <MX_TIM3_Init>

    /* USER CODE BEGIN 2 */

    /* === Initialize application modules === */
    HAL_TIM_Base_Start(&htim3);
 80023a6:	484b      	ldr	r0, [pc, #300]	@ (80024d4 <main+0x158>)
 80023a8:	f008 f914 	bl	800a5d4 <HAL_TIM_Base_Start>
    RF_Init();
 80023ac:	f001 f890 	bl	80034d0 <RF_Init>
    lcd_init();
 80023b0:	f7ff fcb9 	bl	8001d26 <lcd_init>
    ADC_Init(&hadc1);
 80023b4:	4848      	ldr	r0, [pc, #288]	@ (80024d8 <main+0x15c>)
 80023b6:	f7ff f993 	bl	80016e0 <ADC_Init>
    LoRa_Init();
 80023ba:	f7ff fecf 	bl	800215c <LoRa_Init>
    Screen_Init();
 80023be:	f001 fa63 	bl	8003888 <Screen_Init>
    UART_Init();
 80023c2:	f002 fd37 	bl	8004e34 <UART_Init>
    Switches_Init();
 80023c6:	f002 fb99 	bl	8004afc <Switches_Init>
    Relay_Init();
 80023ca:	f001 f813 	bl	80033f4 <Relay_Init>
    LED_Init();
 80023ce:	f7ff fd2f 	bl	8001e30 <LED_Init>
    ACS712_Init(&hadc1);
 80023d2:	4841      	ldr	r0, [pc, #260]	@ (80024d8 <main+0x15c>)
 80023d4:	f7ff f854 	bl	8001480 <ACS712_Init>

    /* === RTC + EEPROM Initialization === */
    RTC_Init();
 80023d8:	f001 f94c 	bl	8003674 <RTC_Init>
    RTC_GetTimeDate();
 80023dc:	f001 f9aa 	bl	8003734 <RTC_GetTimeDate>
//    RTC_SetTimeDate(sec, min, hour, dow, dom, month, year);
    if (HAL_I2C_IsDeviceReady(&hi2c2, 0x57 << 1, 2, 100) == HAL_OK){
 80023e0:	2364      	movs	r3, #100	@ 0x64
 80023e2:	2202      	movs	r2, #2
 80023e4:	21ae      	movs	r1, #174	@ 0xae
 80023e6:	483d      	ldr	r0, [pc, #244]	@ (80024dc <main+0x160>)
 80023e8:	f005 f9e6 	bl	80077b8 <HAL_I2C_IsDeviceReady>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d106      	bne.n	8002400 <main+0x84>
        Debug_Print(" EEPROM ready at 0x57\r\n");
 80023f2:	483b      	ldr	r0, [pc, #236]	@ (80024e0 <main+0x164>)
 80023f4:	f7ff ff5e 	bl	80022b4 <Debug_Print>
        ak=1;
 80023f8:	4b3a      	ldr	r3, [pc, #232]	@ (80024e4 <main+0x168>)
 80023fa:	2201      	movs	r2, #1
 80023fc:	601a      	str	r2, [r3, #0]
 80023fe:	e005      	b.n	800240c <main+0x90>
    }
    else{
        Debug_Print(" EEPROM not found at 0x57\r\n");
 8002400:	4839      	ldr	r0, [pc, #228]	@ (80024e8 <main+0x16c>)
 8002402:	f7ff ff57 	bl	80022b4 <Debug_Print>
        ak=2;
 8002406:	4b37      	ldr	r3, [pc, #220]	@ (80024e4 <main+0x168>)
 8002408:	2202      	movs	r2, #2
 800240a:	601a      	str	r2, [r3, #0]
    }

    /* Try loading last mode from RTC EEPROM */
    RTC_PersistState st;
    if (RTC_LoadPersistentState(&st)) {
 800240c:	463b      	mov	r3, r7
 800240e:	4618      	mov	r0, r3
 8002410:	f001 f8dc 	bl	80035cc <RTC_LoadPersistentState>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d02c      	beq.n	8002474 <main+0xf8>
//        printf(" Loaded saved mode from RTC EEPROM (mode=%u)\r\n", st.mode);

        switch (st.mode) {
 800241a:	783b      	ldrb	r3, [r7, #0]
 800241c:	3b01      	subs	r3, #1
 800241e:	2b04      	cmp	r3, #4
 8002420:	d827      	bhi.n	8002472 <main+0xf6>
 8002422:	a201      	add	r2, pc, #4	@ (adr r2, 8002428 <main+0xac>)
 8002424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002428:	0800243d 	.word	0x0800243d
 800242c:	08002443 	.word	0x08002443
 8002430:	08002449 	.word	0x08002449
 8002434:	0800244f 	.word	0x0800244f
 8002438:	08002463 	.word	0x08002463
            case 1:   // Manual Mode
                ModelHandle_ToggleManual();
 800243c:	f000 fc00 	bl	8002c40 <ModelHandle_ToggleManual>
                break;
 8002440:	e018      	b.n	8002474 <main+0xf8>
            case 2:   // Semi-Auto
                ModelHandle_StartSemiAuto();
 8002442:	f000 ff33 	bl	80032ac <ModelHandle_StartSemiAuto>
                break;
 8002446:	e015      	b.n	8002474 <main+0xf8>
            case 3:   // Timer Mode
                ModelHandle_StartTimer();
 8002448:	f000 ff1a 	bl	8003280 <ModelHandle_StartTimer>
                break;
 800244c:	e012      	b.n	8002474 <main+0xf8>
            case 4:   // Countdown Mode
                ModelHandle_StartCountdown(st.countdownMin * 60);
 800244e:	897b      	ldrh	r3, [r7, #10]
 8002450:	461a      	mov	r2, r3
 8002452:	4613      	mov	r3, r2
 8002454:	011b      	lsls	r3, r3, #4
 8002456:	1a9b      	subs	r3, r3, r2
 8002458:	009b      	lsls	r3, r3, #2
 800245a:	4618      	mov	r0, r3
 800245c:	f000 fd58 	bl	8002f10 <ModelHandle_StartCountdown>
                break;
 8002460:	e008      	b.n	8002474 <main+0xf8>
            case 5:   // Twist Mode
                ModelHandle_StartTwist(st.twistOn, st.twistOff);
 8002462:	88fb      	ldrh	r3, [r7, #6]
 8002464:	461a      	mov	r2, r3
 8002466:	893b      	ldrh	r3, [r7, #8]
 8002468:	4619      	mov	r1, r3
 800246a:	4610      	mov	r0, r2
 800246c:	f000 fdb2 	bl	8002fd4 <ModelHandle_StartTwist>
                break;
 8002470:	e000      	b.n	8002474 <main+0xf8>
            default:
                // Idle state
                break;
 8002472:	bf00      	nop
    }

    /* Ensure safe reset of any transient states */
//    ModelHandle_ResetAll();

    uint8_t lastSecond = 255;
 8002474:	23ff      	movs	r3, #255	@ 0xff
 8002476:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    bool g_screenUpdatePending = false;
 800247a:	2300      	movs	r3, #0
 800247c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    uint32_t g_lastScreenUpdate = 0;
 8002480:	2300      	movs	r3, #0
 8002482:	633b      	str	r3, [r7, #48]	@ 0x30
    const uint32_t SCREEN_UPDATE_INTERVAL_MS = 1000;   // 1Hz LCD refresh
 8002484:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002488:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    while (1)
    {
        /* ---------- Periodic sensor updates ---------- */
        ACS712_Update();                          // Current sensor
 800248a:	f7ff f8c7 	bl	800161c <ACS712_Update>
//        RF_SendCode(1766904, 24);                 // Optional: RF control
        ADC_ReadAllChannels(&hadc1, &adcData);    // Read water-level sensors
 800248e:	4917      	ldr	r1, [pc, #92]	@ (80024ec <main+0x170>)
 8002490:	4811      	ldr	r0, [pc, #68]	@ (80024d8 <main+0x15c>)
 8002492:	f7ff f935 	bl	8001700 <ADC_ReadAllChannels>

        /* ---------- User Interface ---------- */
        Screen_HandleSwitches();
 8002496:	f001 fdc9 	bl	800402c <Screen_HandleSwitches>
        Screen_Update();
 800249a:	f001 ffb5 	bl	8004408 <Screen_Update>

        /* ---------- RTC periodic update ---------- */
        RTC_GetTimeDate();
 800249e:	f001 f949 	bl	8003734 <RTC_GetTimeDate>
        ModelHandle_TimerRecalculateNow();
 80024a2:	f000 fed3 	bl	800324c <ModelHandle_TimerRecalculateNow>


        /* ---------- UART Commands ---------- */
        if (UART_GetReceivedPacket(receivedUartPacket, sizeof(receivedUartPacket))) {
 80024a6:	2140      	movs	r1, #64	@ 0x40
 80024a8:	4811      	ldr	r0, [pc, #68]	@ (80024f0 <main+0x174>)
 80024aa:	f002 fda1 	bl	8004ff0 <UART_GetReceivedPacket>
 80024ae:	4603      	mov	r3, r0
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d005      	beq.n	80024c0 <main+0x144>
            UART_HandleCommand(receivedUartPacket);
 80024b4:	480e      	ldr	r0, [pc, #56]	@ (80024f0 <main+0x174>)
 80024b6:	f002 febd 	bl	8005234 <UART_HandleCommand>
            g_screenUpdatePending = true;
 80024ba:	2301      	movs	r3, #1
 80024bc:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
        }

        /* ---------- Core Processing ---------- */
        ModelHandle_Process();
 80024c0:	f000 ff10 	bl	80032e4 <ModelHandle_Process>
        LED_Task();
 80024c4:	f7ff fcea 	bl	8001e9c <LED_Task>
        ModelHandle_ProcessDryRun();
 80024c8:	f000 fc02 	bl	8002cd0 <ModelHandle_ProcessDryRun>
        HAL_Delay(10);   // ~50Hz main loop tick
 80024cc:	200a      	movs	r0, #10
 80024ce:	f003 fa53 	bl	8005978 <HAL_Delay>
    {
 80024d2:	e7da      	b.n	800248a <main+0x10e>
 80024d4:	200003e8 	.word	0x200003e8
 80024d8:	200002f8 	.word	0x200002f8
 80024dc:	20000328 	.word	0x20000328
 80024e0:	0800e724 	.word	0x0800e724
 80024e4:	200004e4 	.word	0x200004e4
 80024e8:	0800e740 	.word	0x0800e740
 80024ec:	20000478 	.word	0x20000478
 80024f0:	200004a4 	.word	0x200004a4

080024f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b094      	sub	sp, #80	@ 0x50
 80024f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80024fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80024fe:	2228      	movs	r2, #40	@ 0x28
 8002500:	2100      	movs	r1, #0
 8002502:	4618      	mov	r0, r3
 8002504:	f00a f880 	bl	800c608 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002508:	f107 0314 	add.w	r3, r7, #20
 800250c:	2200      	movs	r2, #0
 800250e:	601a      	str	r2, [r3, #0]
 8002510:	605a      	str	r2, [r3, #4]
 8002512:	609a      	str	r2, [r3, #8]
 8002514:	60da      	str	r2, [r3, #12]
 8002516:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002518:	1d3b      	adds	r3, r7, #4
 800251a:	2200      	movs	r2, #0
 800251c:	601a      	str	r2, [r3, #0]
 800251e:	605a      	str	r2, [r3, #4]
 8002520:	609a      	str	r2, [r3, #8]
 8002522:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8002524:	230a      	movs	r3, #10
 8002526:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002528:	2301      	movs	r3, #1
 800252a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800252c:	2310      	movs	r3, #16
 800252e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002530:	2301      	movs	r3, #1
 8002532:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002534:	2302      	movs	r3, #2
 8002536:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8002538:	2300      	movs	r3, #0
 800253a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800253c:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8002540:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002542:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002546:	4618      	mov	r0, r3
 8002548:	f005 fea6 	bl	8008298 <HAL_RCC_OscConfig>
 800254c:	4603      	mov	r3, r0
 800254e:	2b00      	cmp	r3, #0
 8002550:	d001      	beq.n	8002556 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8002552:	f000 fa89 	bl	8002a68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002556:	230f      	movs	r3, #15
 8002558:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800255a:	2302      	movs	r3, #2
 800255c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800255e:	2300      	movs	r3, #0
 8002560:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002562:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002566:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002568:	2300      	movs	r3, #0
 800256a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800256c:	f107 0314 	add.w	r3, r7, #20
 8002570:	2102      	movs	r1, #2
 8002572:	4618      	mov	r0, r3
 8002574:	f006 f912 	bl	800879c <HAL_RCC_ClockConfig>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800257e:	f000 fa73 	bl	8002a68 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 8002582:	2303      	movs	r3, #3
 8002584:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002586:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800258a:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800258c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002590:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002592:	1d3b      	adds	r3, r7, #4
 8002594:	4618      	mov	r0, r3
 8002596:	f006 fa8f 	bl	8008ab8 <HAL_RCCEx_PeriphCLKConfig>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d001      	beq.n	80025a4 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80025a0:	f000 fa62 	bl	8002a68 <Error_Handler>
  }
}
 80025a4:	bf00      	nop
 80025a6:	3750      	adds	r7, #80	@ 0x50
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}

080025ac <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b084      	sub	sp, #16
 80025b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80025b2:	1d3b      	adds	r3, r7, #4
 80025b4:	2200      	movs	r2, #0
 80025b6:	601a      	str	r2, [r3, #0]
 80025b8:	605a      	str	r2, [r3, #4]
 80025ba:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80025bc:	4b49      	ldr	r3, [pc, #292]	@ (80026e4 <MX_ADC1_Init+0x138>)
 80025be:	4a4a      	ldr	r2, [pc, #296]	@ (80026e8 <MX_ADC1_Init+0x13c>)
 80025c0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80025c2:	4b48      	ldr	r3, [pc, #288]	@ (80026e4 <MX_ADC1_Init+0x138>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80025c8:	4b46      	ldr	r3, [pc, #280]	@ (80026e4 <MX_ADC1_Init+0x138>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80025ce:	4b45      	ldr	r3, [pc, #276]	@ (80026e4 <MX_ADC1_Init+0x138>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80025d4:	4b43      	ldr	r3, [pc, #268]	@ (80026e4 <MX_ADC1_Init+0x138>)
 80025d6:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80025da:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80025dc:	4b41      	ldr	r3, [pc, #260]	@ (80026e4 <MX_ADC1_Init+0x138>)
 80025de:	2200      	movs	r2, #0
 80025e0:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 8;
 80025e2:	4b40      	ldr	r3, [pc, #256]	@ (80026e4 <MX_ADC1_Init+0x138>)
 80025e4:	2208      	movs	r2, #8
 80025e6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80025e8:	483e      	ldr	r0, [pc, #248]	@ (80026e4 <MX_ADC1_Init+0x138>)
 80025ea:	f003 f9e9 	bl	80059c0 <HAL_ADC_Init>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d001      	beq.n	80025f8 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80025f4:	f000 fa38 	bl	8002a68 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80025f8:	2300      	movs	r3, #0
 80025fa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80025fc:	2301      	movs	r3, #1
 80025fe:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002600:	2300      	movs	r3, #0
 8002602:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002604:	1d3b      	adds	r3, r7, #4
 8002606:	4619      	mov	r1, r3
 8002608:	4836      	ldr	r0, [pc, #216]	@ (80026e4 <MX_ADC1_Init+0x138>)
 800260a:	f003 fd65 	bl	80060d8 <HAL_ADC_ConfigChannel>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d001      	beq.n	8002618 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8002614:	f000 fa28 	bl	8002a68 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002618:	2301      	movs	r3, #1
 800261a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800261c:	2302      	movs	r3, #2
 800261e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002620:	1d3b      	adds	r3, r7, #4
 8002622:	4619      	mov	r1, r3
 8002624:	482f      	ldr	r0, [pc, #188]	@ (80026e4 <MX_ADC1_Init+0x138>)
 8002626:	f003 fd57 	bl	80060d8 <HAL_ADC_ConfigChannel>
 800262a:	4603      	mov	r3, r0
 800262c:	2b00      	cmp	r3, #0
 800262e:	d001      	beq.n	8002634 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 8002630:	f000 fa1a 	bl	8002a68 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002634:	2302      	movs	r3, #2
 8002636:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002638:	2303      	movs	r3, #3
 800263a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800263c:	1d3b      	adds	r3, r7, #4
 800263e:	4619      	mov	r1, r3
 8002640:	4828      	ldr	r0, [pc, #160]	@ (80026e4 <MX_ADC1_Init+0x138>)
 8002642:	f003 fd49 	bl	80060d8 <HAL_ADC_ConfigChannel>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d001      	beq.n	8002650 <MX_ADC1_Init+0xa4>
  {
    Error_Handler();
 800264c:	f000 fa0c 	bl	8002a68 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002650:	2303      	movs	r3, #3
 8002652:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8002654:	2304      	movs	r3, #4
 8002656:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002658:	1d3b      	adds	r3, r7, #4
 800265a:	4619      	mov	r1, r3
 800265c:	4821      	ldr	r0, [pc, #132]	@ (80026e4 <MX_ADC1_Init+0x138>)
 800265e:	f003 fd3b 	bl	80060d8 <HAL_ADC_ConfigChannel>
 8002662:	4603      	mov	r3, r0
 8002664:	2b00      	cmp	r3, #0
 8002666:	d001      	beq.n	800266c <MX_ADC1_Init+0xc0>
  {
    Error_Handler();
 8002668:	f000 f9fe 	bl	8002a68 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800266c:	2304      	movs	r3, #4
 800266e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8002670:	2305      	movs	r3, #5
 8002672:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002674:	1d3b      	adds	r3, r7, #4
 8002676:	4619      	mov	r1, r3
 8002678:	481a      	ldr	r0, [pc, #104]	@ (80026e4 <MX_ADC1_Init+0x138>)
 800267a:	f003 fd2d 	bl	80060d8 <HAL_ADC_ConfigChannel>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d001      	beq.n	8002688 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 8002684:	f000 f9f0 	bl	8002a68 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8002688:	2305      	movs	r3, #5
 800268a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800268c:	2306      	movs	r3, #6
 800268e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002690:	1d3b      	adds	r3, r7, #4
 8002692:	4619      	mov	r1, r3
 8002694:	4813      	ldr	r0, [pc, #76]	@ (80026e4 <MX_ADC1_Init+0x138>)
 8002696:	f003 fd1f 	bl	80060d8 <HAL_ADC_ConfigChannel>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d001      	beq.n	80026a4 <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 80026a0:	f000 f9e2 	bl	8002a68 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80026a4:	2307      	movs	r3, #7
 80026a6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80026a8:	2307      	movs	r3, #7
 80026aa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80026ac:	1d3b      	adds	r3, r7, #4
 80026ae:	4619      	mov	r1, r3
 80026b0:	480c      	ldr	r0, [pc, #48]	@ (80026e4 <MX_ADC1_Init+0x138>)
 80026b2:	f003 fd11 	bl	80060d8 <HAL_ADC_ConfigChannel>
 80026b6:	4603      	mov	r3, r0
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d001      	beq.n	80026c0 <MX_ADC1_Init+0x114>
  {
    Error_Handler();
 80026bc:	f000 f9d4 	bl	8002a68 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80026c0:	2306      	movs	r3, #6
 80026c2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 80026c4:	2308      	movs	r3, #8
 80026c6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80026c8:	1d3b      	adds	r3, r7, #4
 80026ca:	4619      	mov	r1, r3
 80026cc:	4805      	ldr	r0, [pc, #20]	@ (80026e4 <MX_ADC1_Init+0x138>)
 80026ce:	f003 fd03 	bl	80060d8 <HAL_ADC_ConfigChannel>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d001      	beq.n	80026dc <MX_ADC1_Init+0x130>
  {
    Error_Handler();
 80026d8:	f000 f9c6 	bl	8002a68 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80026dc:	bf00      	nop
 80026de:	3710      	adds	r7, #16
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	200002f8 	.word	0x200002f8
 80026e8:	40012400 	.word	0x40012400

080026ec <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80026f0:	4b12      	ldr	r3, [pc, #72]	@ (800273c <MX_I2C2_Init+0x50>)
 80026f2:	4a13      	ldr	r2, [pc, #76]	@ (8002740 <MX_I2C2_Init+0x54>)
 80026f4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80026f6:	4b11      	ldr	r3, [pc, #68]	@ (800273c <MX_I2C2_Init+0x50>)
 80026f8:	4a12      	ldr	r2, [pc, #72]	@ (8002744 <MX_I2C2_Init+0x58>)
 80026fa:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80026fc:	4b0f      	ldr	r3, [pc, #60]	@ (800273c <MX_I2C2_Init+0x50>)
 80026fe:	2200      	movs	r2, #0
 8002700:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002702:	4b0e      	ldr	r3, [pc, #56]	@ (800273c <MX_I2C2_Init+0x50>)
 8002704:	2200      	movs	r2, #0
 8002706:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002708:	4b0c      	ldr	r3, [pc, #48]	@ (800273c <MX_I2C2_Init+0x50>)
 800270a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800270e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002710:	4b0a      	ldr	r3, [pc, #40]	@ (800273c <MX_I2C2_Init+0x50>)
 8002712:	2200      	movs	r2, #0
 8002714:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002716:	4b09      	ldr	r3, [pc, #36]	@ (800273c <MX_I2C2_Init+0x50>)
 8002718:	2200      	movs	r2, #0
 800271a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800271c:	4b07      	ldr	r3, [pc, #28]	@ (800273c <MX_I2C2_Init+0x50>)
 800271e:	2200      	movs	r2, #0
 8002720:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002722:	4b06      	ldr	r3, [pc, #24]	@ (800273c <MX_I2C2_Init+0x50>)
 8002724:	2200      	movs	r2, #0
 8002726:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002728:	4804      	ldr	r0, [pc, #16]	@ (800273c <MX_I2C2_Init+0x50>)
 800272a:	f004 fa95 	bl	8006c58 <HAL_I2C_Init>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	d001      	beq.n	8002738 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002734:	f000 f998 	bl	8002a68 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002738:	bf00      	nop
 800273a:	bd80      	pop	{r7, pc}
 800273c:	20000328 	.word	0x20000328
 8002740:	40005800 	.word	0x40005800
 8002744:	000186a0 	.word	0x000186a0

08002748 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b084      	sub	sp, #16
 800274c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */
//
  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800274e:	f107 030c 	add.w	r3, r7, #12
 8002752:	2100      	movs	r1, #0
 8002754:	460a      	mov	r2, r1
 8002756:	801a      	strh	r2, [r3, #0]
 8002758:	460a      	mov	r2, r1
 800275a:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 800275c:	2300      	movs	r3, #0
 800275e:	60bb      	str	r3, [r7, #8]
  RTC_AlarmTypeDef sAlarm = {0};
 8002760:	463b      	mov	r3, r7
 8002762:	2200      	movs	r2, #0
 8002764:	601a      	str	r2, [r3, #0]
 8002766:	605a      	str	r2, [r3, #4]
//
  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002768:	4b27      	ldr	r3, [pc, #156]	@ (8002808 <MX_RTC_Init+0xc0>)
 800276a:	4a28      	ldr	r2, [pc, #160]	@ (800280c <MX_RTC_Init+0xc4>)
 800276c:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 800276e:	4b26      	ldr	r3, [pc, #152]	@ (8002808 <MX_RTC_Init+0xc0>)
 8002770:	f04f 32ff 	mov.w	r2, #4294967295
 8002774:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8002776:	4b24      	ldr	r3, [pc, #144]	@ (8002808 <MX_RTC_Init+0xc0>)
 8002778:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800277c:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800277e:	4822      	ldr	r0, [pc, #136]	@ (8002808 <MX_RTC_Init+0xc0>)
 8002780:	f006 fb06 	bl	8008d90 <HAL_RTC_Init>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d001      	beq.n	800278e <MX_RTC_Init+0x46>
  {
    Error_Handler();
 800278a:	f000 f96d 	bl	8002a68 <Error_Handler>
//
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x13;
 800278e:	2313      	movs	r3, #19
 8002790:	733b      	strb	r3, [r7, #12]
  sTime.Minutes = 0x0;
 8002792:	2300      	movs	r3, #0
 8002794:	737b      	strb	r3, [r7, #13]
  sTime.Seconds = 0x0;
 8002796:	2300      	movs	r3, #0
 8002798:	73bb      	strb	r3, [r7, #14]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800279a:	f107 030c 	add.w	r3, r7, #12
 800279e:	2201      	movs	r2, #1
 80027a0:	4619      	mov	r1, r3
 80027a2:	4819      	ldr	r0, [pc, #100]	@ (8002808 <MX_RTC_Init+0xc0>)
 80027a4:	f006 fb80 	bl	8008ea8 <HAL_RTC_SetTime>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d001      	beq.n	80027b2 <MX_RTC_Init+0x6a>
  {
    Error_Handler();
 80027ae:	f000 f95b 	bl	8002a68 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 80027b2:	2301      	movs	r3, #1
 80027b4:	723b      	strb	r3, [r7, #8]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 80027b6:	2301      	movs	r3, #1
 80027b8:	727b      	strb	r3, [r7, #9]
  DateToUpdate.Date = 0x1;
 80027ba:	2301      	movs	r3, #1
 80027bc:	72bb      	strb	r3, [r7, #10]
  DateToUpdate.Year = 0x0;
 80027be:	2300      	movs	r3, #0
 80027c0:	72fb      	strb	r3, [r7, #11]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 80027c2:	f107 0308 	add.w	r3, r7, #8
 80027c6:	2201      	movs	r2, #1
 80027c8:	4619      	mov	r1, r3
 80027ca:	480f      	ldr	r0, [pc, #60]	@ (8002808 <MX_RTC_Init+0xc0>)
 80027cc:	f006 fcdc 	bl	8009188 <HAL_RTC_SetDate>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d001      	beq.n	80027da <MX_RTC_Init+0x92>
  {
    Error_Handler();
 80027d6:	f000 f947 	bl	8002a68 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x13;
 80027da:	2313      	movs	r3, #19
 80027dc:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 80027de:	2300      	movs	r3, #0
 80027e0:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 80027e2:	2300      	movs	r3, #0
 80027e4:	70bb      	strb	r3, [r7, #2]
  sAlarm.Alarm = RTC_ALARM_A;
 80027e6:	2300      	movs	r3, #0
 80027e8:	607b      	str	r3, [r7, #4]
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80027ea:	463b      	mov	r3, r7
 80027ec:	2201      	movs	r2, #1
 80027ee:	4619      	mov	r1, r3
 80027f0:	4805      	ldr	r0, [pc, #20]	@ (8002808 <MX_RTC_Init+0xc0>)
 80027f2:	f006 fd7f 	bl	80092f4 <HAL_RTC_SetAlarm_IT>
 80027f6:	4603      	mov	r3, r0
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d001      	beq.n	8002800 <MX_RTC_Init+0xb8>
  {
    Error_Handler();
 80027fc:	f000 f934 	bl	8002a68 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
//
  /* USER CODE END RTC_Init 2 */

}
 8002800:	bf00      	nop
 8002802:	3710      	adds	r7, #16
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}
 8002808:	2000037c 	.word	0x2000037c
 800280c:	40002800 	.word	0x40002800

08002810 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002814:	4b17      	ldr	r3, [pc, #92]	@ (8002874 <MX_SPI1_Init+0x64>)
 8002816:	4a18      	ldr	r2, [pc, #96]	@ (8002878 <MX_SPI1_Init+0x68>)
 8002818:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800281a:	4b16      	ldr	r3, [pc, #88]	@ (8002874 <MX_SPI1_Init+0x64>)
 800281c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002820:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002822:	4b14      	ldr	r3, [pc, #80]	@ (8002874 <MX_SPI1_Init+0x64>)
 8002824:	2200      	movs	r2, #0
 8002826:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002828:	4b12      	ldr	r3, [pc, #72]	@ (8002874 <MX_SPI1_Init+0x64>)
 800282a:	2200      	movs	r2, #0
 800282c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800282e:	4b11      	ldr	r3, [pc, #68]	@ (8002874 <MX_SPI1_Init+0x64>)
 8002830:	2200      	movs	r2, #0
 8002832:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002834:	4b0f      	ldr	r3, [pc, #60]	@ (8002874 <MX_SPI1_Init+0x64>)
 8002836:	2200      	movs	r2, #0
 8002838:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800283a:	4b0e      	ldr	r3, [pc, #56]	@ (8002874 <MX_SPI1_Init+0x64>)
 800283c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002840:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002842:	4b0c      	ldr	r3, [pc, #48]	@ (8002874 <MX_SPI1_Init+0x64>)
 8002844:	2218      	movs	r2, #24
 8002846:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002848:	4b0a      	ldr	r3, [pc, #40]	@ (8002874 <MX_SPI1_Init+0x64>)
 800284a:	2200      	movs	r2, #0
 800284c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800284e:	4b09      	ldr	r3, [pc, #36]	@ (8002874 <MX_SPI1_Init+0x64>)
 8002850:	2200      	movs	r2, #0
 8002852:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002854:	4b07      	ldr	r3, [pc, #28]	@ (8002874 <MX_SPI1_Init+0x64>)
 8002856:	2200      	movs	r2, #0
 8002858:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800285a:	4b06      	ldr	r3, [pc, #24]	@ (8002874 <MX_SPI1_Init+0x64>)
 800285c:	220a      	movs	r2, #10
 800285e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002860:	4804      	ldr	r0, [pc, #16]	@ (8002874 <MX_SPI1_Init+0x64>)
 8002862:	f007 f8d3 	bl	8009a0c <HAL_SPI_Init>
 8002866:	4603      	mov	r3, r0
 8002868:	2b00      	cmp	r3, #0
 800286a:	d001      	beq.n	8002870 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800286c:	f000 f8fc 	bl	8002a68 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002870:	bf00      	nop
 8002872:	bd80      	pop	{r7, pc}
 8002874:	20000390 	.word	0x20000390
 8002878:	40013000 	.word	0x40013000

0800287c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b086      	sub	sp, #24
 8002880:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002882:	f107 0308 	add.w	r3, r7, #8
 8002886:	2200      	movs	r2, #0
 8002888:	601a      	str	r2, [r3, #0]
 800288a:	605a      	str	r2, [r3, #4]
 800288c:	609a      	str	r2, [r3, #8]
 800288e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002890:	463b      	mov	r3, r7
 8002892:	2200      	movs	r2, #0
 8002894:	601a      	str	r2, [r3, #0]
 8002896:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002898:	4b1d      	ldr	r3, [pc, #116]	@ (8002910 <MX_TIM3_Init+0x94>)
 800289a:	4a1e      	ldr	r2, [pc, #120]	@ (8002914 <MX_TIM3_Init+0x98>)
 800289c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800289e:	4b1c      	ldr	r3, [pc, #112]	@ (8002910 <MX_TIM3_Init+0x94>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028a4:	4b1a      	ldr	r3, [pc, #104]	@ (8002910 <MX_TIM3_Init+0x94>)
 80028a6:	2200      	movs	r2, #0
 80028a8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xffff;
 80028aa:	4b19      	ldr	r3, [pc, #100]	@ (8002910 <MX_TIM3_Init+0x94>)
 80028ac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80028b0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028b2:	4b17      	ldr	r3, [pc, #92]	@ (8002910 <MX_TIM3_Init+0x94>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028b8:	4b15      	ldr	r3, [pc, #84]	@ (8002910 <MX_TIM3_Init+0x94>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80028be:	4814      	ldr	r0, [pc, #80]	@ (8002910 <MX_TIM3_Init+0x94>)
 80028c0:	f007 fe39 	bl	800a536 <HAL_TIM_Base_Init>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d001      	beq.n	80028ce <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80028ca:	f000 f8cd 	bl	8002a68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80028d2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80028d4:	f107 0308 	add.w	r3, r7, #8
 80028d8:	4619      	mov	r1, r3
 80028da:	480d      	ldr	r0, [pc, #52]	@ (8002910 <MX_TIM3_Init+0x94>)
 80028dc:	f007 fec4 	bl	800a668 <HAL_TIM_ConfigClockSource>
 80028e0:	4603      	mov	r3, r0
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d001      	beq.n	80028ea <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80028e6:	f000 f8bf 	bl	8002a68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028ea:	2300      	movs	r3, #0
 80028ec:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028ee:	2300      	movs	r3, #0
 80028f0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80028f2:	463b      	mov	r3, r7
 80028f4:	4619      	mov	r1, r3
 80028f6:	4806      	ldr	r0, [pc, #24]	@ (8002910 <MX_TIM3_Init+0x94>)
 80028f8:	f008 f882 	bl	800aa00 <HAL_TIMEx_MasterConfigSynchronization>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d001      	beq.n	8002906 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002902:	f000 f8b1 	bl	8002a68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002906:	bf00      	nop
 8002908:	3718      	adds	r7, #24
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	200003e8 	.word	0x200003e8
 8002914:	40000400 	.word	0x40000400

08002918 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800291c:	4b11      	ldr	r3, [pc, #68]	@ (8002964 <MX_USART1_UART_Init+0x4c>)
 800291e:	4a12      	ldr	r2, [pc, #72]	@ (8002968 <MX_USART1_UART_Init+0x50>)
 8002920:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002922:	4b10      	ldr	r3, [pc, #64]	@ (8002964 <MX_USART1_UART_Init+0x4c>)
 8002924:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002928:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800292a:	4b0e      	ldr	r3, [pc, #56]	@ (8002964 <MX_USART1_UART_Init+0x4c>)
 800292c:	2200      	movs	r2, #0
 800292e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002930:	4b0c      	ldr	r3, [pc, #48]	@ (8002964 <MX_USART1_UART_Init+0x4c>)
 8002932:	2200      	movs	r2, #0
 8002934:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002936:	4b0b      	ldr	r3, [pc, #44]	@ (8002964 <MX_USART1_UART_Init+0x4c>)
 8002938:	2200      	movs	r2, #0
 800293a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800293c:	4b09      	ldr	r3, [pc, #36]	@ (8002964 <MX_USART1_UART_Init+0x4c>)
 800293e:	220c      	movs	r2, #12
 8002940:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002942:	4b08      	ldr	r3, [pc, #32]	@ (8002964 <MX_USART1_UART_Init+0x4c>)
 8002944:	2200      	movs	r2, #0
 8002946:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002948:	4b06      	ldr	r3, [pc, #24]	@ (8002964 <MX_USART1_UART_Init+0x4c>)
 800294a:	2200      	movs	r2, #0
 800294c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800294e:	4805      	ldr	r0, [pc, #20]	@ (8002964 <MX_USART1_UART_Init+0x4c>)
 8002950:	f008 f8b4 	bl	800aabc <HAL_UART_Init>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	d001      	beq.n	800295e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800295a:	f000 f885 	bl	8002a68 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800295e:	bf00      	nop
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	20000430 	.word	0x20000430
 8002968:	40013800 	.word	0x40013800

0800296c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b088      	sub	sp, #32
 8002970:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002972:	f107 0310 	add.w	r3, r7, #16
 8002976:	2200      	movs	r2, #0
 8002978:	601a      	str	r2, [r3, #0]
 800297a:	605a      	str	r2, [r3, #4]
 800297c:	609a      	str	r2, [r3, #8]
 800297e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002980:	4b35      	ldr	r3, [pc, #212]	@ (8002a58 <MX_GPIO_Init+0xec>)
 8002982:	699b      	ldr	r3, [r3, #24]
 8002984:	4a34      	ldr	r2, [pc, #208]	@ (8002a58 <MX_GPIO_Init+0xec>)
 8002986:	f043 0310 	orr.w	r3, r3, #16
 800298a:	6193      	str	r3, [r2, #24]
 800298c:	4b32      	ldr	r3, [pc, #200]	@ (8002a58 <MX_GPIO_Init+0xec>)
 800298e:	699b      	ldr	r3, [r3, #24]
 8002990:	f003 0310 	and.w	r3, r3, #16
 8002994:	60fb      	str	r3, [r7, #12]
 8002996:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002998:	4b2f      	ldr	r3, [pc, #188]	@ (8002a58 <MX_GPIO_Init+0xec>)
 800299a:	699b      	ldr	r3, [r3, #24]
 800299c:	4a2e      	ldr	r2, [pc, #184]	@ (8002a58 <MX_GPIO_Init+0xec>)
 800299e:	f043 0304 	orr.w	r3, r3, #4
 80029a2:	6193      	str	r3, [r2, #24]
 80029a4:	4b2c      	ldr	r3, [pc, #176]	@ (8002a58 <MX_GPIO_Init+0xec>)
 80029a6:	699b      	ldr	r3, [r3, #24]
 80029a8:	f003 0304 	and.w	r3, r3, #4
 80029ac:	60bb      	str	r3, [r7, #8]
 80029ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029b0:	4b29      	ldr	r3, [pc, #164]	@ (8002a58 <MX_GPIO_Init+0xec>)
 80029b2:	699b      	ldr	r3, [r3, #24]
 80029b4:	4a28      	ldr	r2, [pc, #160]	@ (8002a58 <MX_GPIO_Init+0xec>)
 80029b6:	f043 0308 	orr.w	r3, r3, #8
 80029ba:	6193      	str	r3, [r2, #24]
 80029bc:	4b26      	ldr	r3, [pc, #152]	@ (8002a58 <MX_GPIO_Init+0xec>)
 80029be:	699b      	ldr	r3, [r3, #24]
 80029c0:	f003 0308 	and.w	r3, r3, #8
 80029c4:	607b      	str	r3, [r7, #4]
 80029c6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Relay1_Pin|Relay2_Pin|Relay3_Pin|LORA_STATUS_Pin
 80029c8:	2200      	movs	r2, #0
 80029ca:	f240 3147 	movw	r1, #839	@ 0x347
 80029ce:	4823      	ldr	r0, [pc, #140]	@ (8002a5c <MX_GPIO_Init+0xf0>)
 80029d0:	f004 f929 	bl	8006c26 <HAL_GPIO_WritePin>
                          |LED4_Pin|LED5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED3_Pin|LORA_SELECT_Pin, GPIO_PIN_RESET);
 80029d4:	2200      	movs	r2, #0
 80029d6:	f44f 4119 	mov.w	r1, #39168	@ 0x9900
 80029da:	4821      	ldr	r0, [pc, #132]	@ (8002a60 <MX_GPIO_Init+0xf4>)
 80029dc:	f004 f923 	bl	8006c26 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Relay1_Pin Relay2_Pin Relay3_Pin LORA_STATUS_Pin
                           LED4_Pin LED5_Pin */
  GPIO_InitStruct.Pin = Relay1_Pin|Relay2_Pin|Relay3_Pin|LORA_STATUS_Pin
 80029e0:	f240 3347 	movw	r3, #839	@ 0x347
 80029e4:	613b      	str	r3, [r7, #16]
                          |LED4_Pin|LED5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029e6:	2301      	movs	r3, #1
 80029e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ea:	2300      	movs	r3, #0
 80029ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ee:	2302      	movs	r3, #2
 80029f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029f2:	f107 0310 	add.w	r3, r7, #16
 80029f6:	4619      	mov	r1, r3
 80029f8:	4818      	ldr	r0, [pc, #96]	@ (8002a5c <MX_GPIO_Init+0xf0>)
 80029fa:	f003 ff79 	bl	80068f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SWITCH1_Pin SWITCH2_Pin SWITCH3_Pin SWITCH4_Pin */
  GPIO_InitStruct.Pin = SWITCH1_Pin|SWITCH2_Pin|SWITCH3_Pin|SWITCH4_Pin;
 80029fe:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8002a02:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002a04:	4b17      	ldr	r3, [pc, #92]	@ (8002a64 <MX_GPIO_Init+0xf8>)
 8002a06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a0c:	f107 0310 	add.w	r3, r7, #16
 8002a10:	4619      	mov	r1, r3
 8002a12:	4812      	ldr	r0, [pc, #72]	@ (8002a5c <MX_GPIO_Init+0xf0>)
 8002a14:	f003 ff6c 	bl	80068f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LED2_Pin LED3_Pin LORA_SELECT_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|LORA_SELECT_Pin;
 8002a18:	f44f 4319 	mov.w	r3, #39168	@ 0x9900
 8002a1c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a22:	2300      	movs	r3, #0
 8002a24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a26:	2302      	movs	r3, #2
 8002a28:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a2a:	f107 0310 	add.w	r3, r7, #16
 8002a2e:	4619      	mov	r1, r3
 8002a30:	480b      	ldr	r0, [pc, #44]	@ (8002a60 <MX_GPIO_Init+0xf4>)
 8002a32:	f003 ff5d 	bl	80068f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RF_DATA_Pin */
  GPIO_InitStruct.Pin = RF_DATA_Pin;
 8002a36:	2380      	movs	r3, #128	@ 0x80
 8002a38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RF_DATA_GPIO_Port, &GPIO_InitStruct);
 8002a42:	f107 0310 	add.w	r3, r7, #16
 8002a46:	4619      	mov	r1, r3
 8002a48:	4804      	ldr	r0, [pc, #16]	@ (8002a5c <MX_GPIO_Init+0xf0>)
 8002a4a:	f003 ff51 	bl	80068f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002a4e:	bf00      	nop
 8002a50:	3720      	adds	r7, #32
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	40021000 	.word	0x40021000
 8002a5c:	40010c00 	.word	0x40010c00
 8002a60:	40010800 	.word	0x40010800
 8002a64:	10310000 	.word	0x10310000

08002a68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a6c:	b672      	cpsid	i
}
 8002a6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a70:	bf00      	nop
 8002a72:	e7fd      	b.n	8002a70 <Error_Handler+0x8>

08002a74 <now_ms>:

/* ============================================================
   UTILS
   ============================================================ */
static inline uint32_t now_ms(void)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	af00      	add	r7, sp, #0
    return HAL_GetTick();
 8002a78:	f002 ff74 	bl	8005964 <HAL_GetTick>
 8002a7c:	4603      	mov	r3, r0
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	bd80      	pop	{r7, pc}
	...

08002a84 <clear_all_modes>:

static inline void clear_all_modes(void)
{
 8002a84:	b480      	push	{r7}
 8002a86:	af00      	add	r7, sp, #0
    manualActive = false;
 8002a88:	4b0c      	ldr	r3, [pc, #48]	@ (8002abc <clear_all_modes+0x38>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	701a      	strb	r2, [r3, #0]
    semiAutoActive = false;
 8002a8e:	4b0c      	ldr	r3, [pc, #48]	@ (8002ac0 <clear_all_modes+0x3c>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	701a      	strb	r2, [r3, #0]
    countdownActive = false;
 8002a94:	4b0b      	ldr	r3, [pc, #44]	@ (8002ac4 <clear_all_modes+0x40>)
 8002a96:	2200      	movs	r2, #0
 8002a98:	701a      	strb	r2, [r3, #0]
    twistActive = false;
 8002a9a:	4b0b      	ldr	r3, [pc, #44]	@ (8002ac8 <clear_all_modes+0x44>)
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	701a      	strb	r2, [r3, #0]
    timerActive = false;
 8002aa0:	4b0a      	ldr	r3, [pc, #40]	@ (8002acc <clear_all_modes+0x48>)
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	701a      	strb	r2, [r3, #0]
    autoActive = false;
 8002aa6:	4b0a      	ldr	r3, [pc, #40]	@ (8002ad0 <clear_all_modes+0x4c>)
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	701a      	strb	r2, [r3, #0]
    manualOverride = false;
 8002aac:	4b09      	ldr	r3, [pc, #36]	@ (8002ad4 <clear_all_modes+0x50>)
 8002aae:	2200      	movs	r2, #0
 8002ab0:	701a      	strb	r2, [r3, #0]
}
 8002ab2:	bf00      	nop
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bc80      	pop	{r7}
 8002ab8:	4770      	bx	lr
 8002aba:	bf00      	nop
 8002abc:	200004e9 	.word	0x200004e9
 8002ac0:	200004ea 	.word	0x200004ea
 8002ac4:	200004eb 	.word	0x200004eb
 8002ac8:	200004ec 	.word	0x200004ec
 8002acc:	200004ed 	.word	0x200004ed
 8002ad0:	200004ee 	.word	0x200004ee
 8002ad4:	200004f1 	.word	0x200004f1

08002ad8 <motor_apply>:

/* ============================================================
   MOTOR CONTROL
   ============================================================ */
static inline void motor_apply(bool on)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b082      	sub	sp, #8
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	4603      	mov	r3, r0
 8002ae0:	71fb      	strb	r3, [r7, #7]
    Relay_Set(1, on);
 8002ae2:	79fb      	ldrb	r3, [r7, #7]
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	2001      	movs	r0, #1
 8002ae8:	f000 fcce 	bl	8003488 <Relay_Set>
    motorStatus = on ? 1 : 0;
 8002aec:	79fb      	ldrb	r3, [r7, #7]
 8002aee:	461a      	mov	r2, r3
 8002af0:	4b03      	ldr	r3, [pc, #12]	@ (8002b00 <motor_apply+0x28>)
 8002af2:	701a      	strb	r2, [r3, #0]

    UART_SendStatusPacket();
 8002af4:	f002 fae2 	bl	80050bc <UART_SendStatusPacket>
}
 8002af8:	bf00      	nop
 8002afa:	3708      	adds	r7, #8
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	200004ef 	.word	0x200004ef

08002b04 <start_motor>:

static inline void start_motor(void)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	af00      	add	r7, sp, #0
    motor_apply(true);
 8002b08:	2001      	movs	r0, #1
 8002b0a:	f7ff ffe5 	bl	8002ad8 <motor_apply>
}
 8002b0e:	bf00      	nop
 8002b10:	bd80      	pop	{r7, pc}

08002b12 <stop_motor>:

static inline void stop_motor(void)
{
 8002b12:	b580      	push	{r7, lr}
 8002b14:	af00      	add	r7, sp, #0
    motor_apply(false);
 8002b16:	2000      	movs	r0, #0
 8002b18:	f7ff ffde 	bl	8002ad8 <motor_apply>
}
 8002b1c:	bf00      	nop
 8002b1e:	bd80      	pop	{r7, pc}

08002b20 <Motor_GetStatus>:

bool Motor_GetStatus(void)
{
 8002b20:	b480      	push	{r7}
 8002b22:	af00      	add	r7, sp, #0
    return (motorStatus == 1);
 8002b24:	4b05      	ldr	r3, [pc, #20]	@ (8002b3c <Motor_GetStatus+0x1c>)
 8002b26:	781b      	ldrb	r3, [r3, #0]
 8002b28:	b2db      	uxtb	r3, r3
 8002b2a:	2b01      	cmp	r3, #1
 8002b2c:	bf0c      	ite	eq
 8002b2e:	2301      	moveq	r3, #1
 8002b30:	2300      	movne	r3, #0
 8002b32:	b2db      	uxtb	r3, r3
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bc80      	pop	{r7}
 8002b3a:	4770      	bx	lr
 8002b3c:	200004ef 	.word	0x200004ef

08002b40 <isTankFull>:

/* ============================================================
   TANK FULL DETECTION
   ============================================================ */
static inline bool isTankFull(void)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b084      	sub	sp, #16
 8002b44:	af00      	add	r7, sp, #0
    static uint32_t stableStart = 0;
    static bool lastState = false;

    /* --- CHECK ALL 5 LEVEL SENSORS (ADC1-ADC5) --- */
    bool allZero = true;
 8002b46:	2301      	movs	r3, #1
 8002b48:	73fb      	strb	r3, [r7, #15]
    for (int i = 1; i <= 5; i++)
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	60bb      	str	r3, [r7, #8]
 8002b4e:	e012      	b.n	8002b76 <isTankFull+0x36>
    {
        if (adcData.voltages[i] > 0.10f)   // any sensor touched water
 8002b50:	4a1c      	ldr	r2, [pc, #112]	@ (8002bc4 <isTankFull+0x84>)
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	3302      	adds	r3, #2
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	4413      	add	r3, r2
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	491a      	ldr	r1, [pc, #104]	@ (8002bc8 <isTankFull+0x88>)
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f7fe fa66 	bl	8001030 <__aeabi_fcmpgt>
 8002b64:	4603      	mov	r3, r0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d002      	beq.n	8002b70 <isTankFull+0x30>
        {
            allZero = false;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	73fb      	strb	r3, [r7, #15]
            break;
 8002b6e:	e005      	b.n	8002b7c <isTankFull+0x3c>
    for (int i = 1; i <= 5; i++)
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	3301      	adds	r3, #1
 8002b74:	60bb      	str	r3, [r7, #8]
 8002b76:	68bb      	ldr	r3, [r7, #8]
 8002b78:	2b05      	cmp	r3, #5
 8002b7a:	dde9      	ble.n	8002b50 <isTankFull+0x10>
        }
    }

    uint32_t now = HAL_GetTick();
 8002b7c:	f002 fef2 	bl	8005964 <HAL_GetTick>
 8002b80:	6078      	str	r0, [r7, #4]

    if (allZero)
 8002b82:	7bfb      	ldrb	r3, [r7, #15]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d015      	beq.n	8002bb4 <isTankFull+0x74>
    {
        if (!lastState)
 8002b88:	4b10      	ldr	r3, [pc, #64]	@ (8002bcc <isTankFull+0x8c>)
 8002b8a:	781b      	ldrb	r3, [r3, #0]
 8002b8c:	f083 0301 	eor.w	r3, r3, #1
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d005      	beq.n	8002ba2 <isTankFull+0x62>
        {
            stableStart = now;    // start 1-second stability timer
 8002b96:	4a0e      	ldr	r2, [pc, #56]	@ (8002bd0 <isTankFull+0x90>)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6013      	str	r3, [r2, #0]
            lastState = true;
 8002b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8002bcc <isTankFull+0x8c>)
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	701a      	strb	r2, [r3, #0]
        }

        if (now - stableStart >= 1000)
 8002ba2:	4b0b      	ldr	r3, [pc, #44]	@ (8002bd0 <isTankFull+0x90>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	687a      	ldr	r2, [r7, #4]
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002bae:	d304      	bcc.n	8002bba <isTankFull+0x7a>
            return true;          //  Tank FULL confirmed
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	e003      	b.n	8002bbc <isTankFull+0x7c>
    }
    else
    {
        lastState = false;
 8002bb4:	4b05      	ldr	r3, [pc, #20]	@ (8002bcc <isTankFull+0x8c>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	701a      	strb	r2, [r3, #0]
    }

    return false;
 8002bba:	2300      	movs	r3, #0
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	3710      	adds	r7, #16
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	20000478 	.word	0x20000478
 8002bc8:	3dcccccd 	.word	0x3dcccccd
 8002bcc:	20000532 	.word	0x20000532
 8002bd0:	20000534 	.word	0x20000534

08002bd4 <ModelHandle_CheckDryRun>:

/* ============================================================
   DRY RUN CHECK (TRUE=Water / FALSE=Dry)
   ============================================================ */
void ModelHandle_CheckDryRun(void)
{
 8002bd4:	b590      	push	{r4, r7, lr}
 8002bd6:	b083      	sub	sp, #12
 8002bd8:	af00      	add	r7, sp, #0
    if (manualActive || semiAutoActive || countdownActive)
 8002bda:	4b13      	ldr	r3, [pc, #76]	@ (8002c28 <ModelHandle_CheckDryRun+0x54>)
 8002bdc:	781b      	ldrb	r3, [r3, #0]
 8002bde:	b2db      	uxtb	r3, r3
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d109      	bne.n	8002bf8 <ModelHandle_CheckDryRun+0x24>
 8002be4:	4b11      	ldr	r3, [pc, #68]	@ (8002c2c <ModelHandle_CheckDryRun+0x58>)
 8002be6:	781b      	ldrb	r3, [r3, #0]
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d104      	bne.n	8002bf8 <ModelHandle_CheckDryRun+0x24>
 8002bee:	4b10      	ldr	r3, [pc, #64]	@ (8002c30 <ModelHandle_CheckDryRun+0x5c>)
 8002bf0:	781b      	ldrb	r3, [r3, #0]
 8002bf2:	b2db      	uxtb	r3, r3
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d003      	beq.n	8002c00 <ModelHandle_CheckDryRun+0x2c>
    {
        senseDryRun = true; // ignore dry in these
 8002bf8:	4b0e      	ldr	r3, [pc, #56]	@ (8002c34 <ModelHandle_CheckDryRun+0x60>)
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	701a      	strb	r2, [r3, #0]
        return;
 8002bfe:	e010      	b.n	8002c22 <ModelHandle_CheckDryRun+0x4e>
    }

    float v = adcData.voltages[0];
 8002c00:	4b0d      	ldr	r3, [pc, #52]	@ (8002c38 <ModelHandle_CheckDryRun+0x64>)
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	607b      	str	r3, [r7, #4]
    senseDryRun = (v <= 0.01f); // water=1 / dry=0
 8002c06:	2301      	movs	r3, #1
 8002c08:	461c      	mov	r4, r3
 8002c0a:	490c      	ldr	r1, [pc, #48]	@ (8002c3c <ModelHandle_CheckDryRun+0x68>)
 8002c0c:	6878      	ldr	r0, [r7, #4]
 8002c0e:	f7fe f9fb 	bl	8001008 <__aeabi_fcmple>
 8002c12:	4603      	mov	r3, r0
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d101      	bne.n	8002c1c <ModelHandle_CheckDryRun+0x48>
 8002c18:	2300      	movs	r3, #0
 8002c1a:	461c      	mov	r4, r3
 8002c1c:	b2e2      	uxtb	r2, r4
 8002c1e:	4b05      	ldr	r3, [pc, #20]	@ (8002c34 <ModelHandle_CheckDryRun+0x60>)
 8002c20:	701a      	strb	r2, [r3, #0]
}
 8002c22:	370c      	adds	r7, #12
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd90      	pop	{r4, r7, pc}
 8002c28:	200004e9 	.word	0x200004e9
 8002c2c:	200004ea 	.word	0x200004ea
 8002c30:	200004eb 	.word	0x200004eb
 8002c34:	200004f0 	.word	0x200004f0
 8002c38:	20000478 	.word	0x20000478
 8002c3c:	3c23d70a 	.word	0x3c23d70a

08002c40 <ModelHandle_ToggleManual>:
void ModelHandle_ToggleManual(void)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	af00      	add	r7, sp, #0
    if (manualActive)
 8002c44:	4b0b      	ldr	r3, [pc, #44]	@ (8002c74 <ModelHandle_ToggleManual+0x34>)
 8002c46:	781b      	ldrb	r3, [r3, #0]
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d005      	beq.n	8002c5a <ModelHandle_ToggleManual+0x1a>
    {
        manualActive = false;
 8002c4e:	4b09      	ldr	r3, [pc, #36]	@ (8002c74 <ModelHandle_ToggleManual+0x34>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	701a      	strb	r2, [r3, #0]
        stop_motor();
 8002c54:	f7ff ff5d 	bl	8002b12 <stop_motor>
        clear_all_modes();
        manualActive = true;
        manualOverride = true;
        start_motor();
    }
}
 8002c58:	e009      	b.n	8002c6e <ModelHandle_ToggleManual+0x2e>
        clear_all_modes();
 8002c5a:	f7ff ff13 	bl	8002a84 <clear_all_modes>
        manualActive = true;
 8002c5e:	4b05      	ldr	r3, [pc, #20]	@ (8002c74 <ModelHandle_ToggleManual+0x34>)
 8002c60:	2201      	movs	r2, #1
 8002c62:	701a      	strb	r2, [r3, #0]
        manualOverride = true;
 8002c64:	4b04      	ldr	r3, [pc, #16]	@ (8002c78 <ModelHandle_ToggleManual+0x38>)
 8002c66:	2201      	movs	r2, #1
 8002c68:	701a      	strb	r2, [r3, #0]
        start_motor();
 8002c6a:	f7ff ff4b 	bl	8002b04 <start_motor>
}
 8002c6e:	bf00      	nop
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	200004e9 	.word	0x200004e9
 8002c78:	200004f1 	.word	0x200004f1

08002c7c <ModelHandle_StopAllModesAndMotor>:
void ModelHandle_StopAllModesAndMotor(void)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	af00      	add	r7, sp, #0
    manualActive    = false;
 8002c80:	4b0c      	ldr	r3, [pc, #48]	@ (8002cb4 <ModelHandle_StopAllModesAndMotor+0x38>)
 8002c82:	2200      	movs	r2, #0
 8002c84:	701a      	strb	r2, [r3, #0]
    semiAutoActive  = false;
 8002c86:	4b0c      	ldr	r3, [pc, #48]	@ (8002cb8 <ModelHandle_StopAllModesAndMotor+0x3c>)
 8002c88:	2200      	movs	r2, #0
 8002c8a:	701a      	strb	r2, [r3, #0]
    countdownActive = false;
 8002c8c:	4b0b      	ldr	r3, [pc, #44]	@ (8002cbc <ModelHandle_StopAllModesAndMotor+0x40>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	701a      	strb	r2, [r3, #0]
    twistActive     = false;
 8002c92:	4b0b      	ldr	r3, [pc, #44]	@ (8002cc0 <ModelHandle_StopAllModesAndMotor+0x44>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	701a      	strb	r2, [r3, #0]
    timerActive     = false;
 8002c98:	4b0a      	ldr	r3, [pc, #40]	@ (8002cc4 <ModelHandle_StopAllModesAndMotor+0x48>)
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	701a      	strb	r2, [r3, #0]
    autoActive      = false;
 8002c9e:	4b0a      	ldr	r3, [pc, #40]	@ (8002cc8 <ModelHandle_StopAllModesAndMotor+0x4c>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	701a      	strb	r2, [r3, #0]
    manualOverride  = false;
 8002ca4:	4b09      	ldr	r3, [pc, #36]	@ (8002ccc <ModelHandle_StopAllModesAndMotor+0x50>)
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	701a      	strb	r2, [r3, #0]

    stop_motor();
 8002caa:	f7ff ff32 	bl	8002b12 <stop_motor>
}
 8002cae:	bf00      	nop
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	200004e9 	.word	0x200004e9
 8002cb8:	200004ea 	.word	0x200004ea
 8002cbc:	200004eb 	.word	0x200004eb
 8002cc0:	200004ec 	.word	0x200004ec
 8002cc4:	200004ed 	.word	0x200004ed
 8002cc8:	200004ee 	.word	0x200004ee
 8002ccc:	200004f1 	.word	0x200004f1

08002cd0 <ModelHandle_ProcessDryRun>:
void ModelHandle_ProcessDryRun(void)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	af00      	add	r7, sp, #0
    ModelHandle_SoftDryRunHandler();
 8002cd4:	f000 f838 	bl	8002d48 <ModelHandle_SoftDryRunHandler>
}
 8002cd8:	bf00      	nop
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <isAnyModeActive>:
#define DRY_PROBE_ON_MS   5000UL
#define DRY_PROBE_OFF_MS  10000UL
#define DRY_CONFIRM_MS     1500UL

static inline bool isAnyModeActive(void)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	af00      	add	r7, sp, #0
    return (manualActive || semiAutoActive || countdownActive ||
 8002ce0:	4b13      	ldr	r3, [pc, #76]	@ (8002d30 <isAnyModeActive+0x54>)
 8002ce2:	781b      	ldrb	r3, [r3, #0]
 8002ce4:	b2db      	uxtb	r3, r3
            twistActive || timerActive || autoActive);
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d118      	bne.n	8002d1c <isAnyModeActive+0x40>
    return (manualActive || semiAutoActive || countdownActive ||
 8002cea:	4b12      	ldr	r3, [pc, #72]	@ (8002d34 <isAnyModeActive+0x58>)
 8002cec:	781b      	ldrb	r3, [r3, #0]
 8002cee:	b2db      	uxtb	r3, r3
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d113      	bne.n	8002d1c <isAnyModeActive+0x40>
 8002cf4:	4b10      	ldr	r3, [pc, #64]	@ (8002d38 <isAnyModeActive+0x5c>)
 8002cf6:	781b      	ldrb	r3, [r3, #0]
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d10e      	bne.n	8002d1c <isAnyModeActive+0x40>
 8002cfe:	4b0f      	ldr	r3, [pc, #60]	@ (8002d3c <isAnyModeActive+0x60>)
 8002d00:	781b      	ldrb	r3, [r3, #0]
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d109      	bne.n	8002d1c <isAnyModeActive+0x40>
            twistActive || timerActive || autoActive);
 8002d08:	4b0d      	ldr	r3, [pc, #52]	@ (8002d40 <isAnyModeActive+0x64>)
 8002d0a:	781b      	ldrb	r3, [r3, #0]
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d104      	bne.n	8002d1c <isAnyModeActive+0x40>
 8002d12:	4b0c      	ldr	r3, [pc, #48]	@ (8002d44 <isAnyModeActive+0x68>)
 8002d14:	781b      	ldrb	r3, [r3, #0]
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d001      	beq.n	8002d20 <isAnyModeActive+0x44>
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e000      	b.n	8002d22 <isAnyModeActive+0x46>
 8002d20:	2300      	movs	r3, #0
 8002d22:	f003 0301 	and.w	r3, r3, #1
 8002d26:	b2db      	uxtb	r3, r3
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bc80      	pop	{r7}
 8002d2e:	4770      	bx	lr
 8002d30:	200004e9 	.word	0x200004e9
 8002d34:	200004ea 	.word	0x200004ea
 8002d38:	200004eb 	.word	0x200004eb
 8002d3c:	200004ec 	.word	0x200004ec
 8002d40:	200004ed 	.word	0x200004ed
 8002d44:	200004ee 	.word	0x200004ee

08002d48 <ModelHandle_SoftDryRunHandler>:

void ModelHandle_SoftDryRunHandler(void)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b082      	sub	sp, #8
 8002d4c:	af00      	add	r7, sp, #0
    uint32_t now = now_ms();
 8002d4e:	f7ff fe91 	bl	8002a74 <now_ms>
 8002d52:	6078      	str	r0, [r7, #4]
    ModelHandle_CheckDryRun();
 8002d54:	f7ff ff3e 	bl	8002bd4 <ModelHandle_CheckDryRun>

    if (!isAnyModeActive())
 8002d58:	f7ff ffc0 	bl	8002cdc <isAnyModeActive>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	f083 0301 	eor.w	r3, r3, #1
 8002d62:	b2db      	uxtb	r3, r3
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d008      	beq.n	8002d7a <ModelHandle_SoftDryRunHandler+0x32>
    {
        stop_motor();
 8002d68:	f7ff fed3 	bl	8002b12 <stop_motor>
        dryState = DRY_IDLE;
 8002d6c:	4b58      	ldr	r3, [pc, #352]	@ (8002ed0 <ModelHandle_SoftDryRunHandler+0x188>)
 8002d6e:	2200      	movs	r2, #0
 8002d70:	701a      	strb	r2, [r3, #0]
        dryConfirming = false;
 8002d72:	4b58      	ldr	r3, [pc, #352]	@ (8002ed4 <ModelHandle_SoftDryRunHandler+0x18c>)
 8002d74:	2200      	movs	r2, #0
 8002d76:	701a      	strb	r2, [r3, #0]
        return;
 8002d78:	e0a7      	b.n	8002eca <ModelHandle_SoftDryRunHandler+0x182>
    }

    switch (dryState)
 8002d7a:	4b55      	ldr	r3, [pc, #340]	@ (8002ed0 <ModelHandle_SoftDryRunHandler+0x188>)
 8002d7c:	781b      	ldrb	r3, [r3, #0]
 8002d7e:	2b02      	cmp	r3, #2
 8002d80:	d056      	beq.n	8002e30 <ModelHandle_SoftDryRunHandler+0xe8>
 8002d82:	2b02      	cmp	r3, #2
 8002d84:	f300 80a1 	bgt.w	8002eca <ModelHandle_SoftDryRunHandler+0x182>
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d002      	beq.n	8002d92 <ModelHandle_SoftDryRunHandler+0x4a>
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d01d      	beq.n	8002dcc <ModelHandle_SoftDryRunHandler+0x84>
 8002d90:	e09b      	b.n	8002eca <ModelHandle_SoftDryRunHandler+0x182>
    {
        case DRY_IDLE:
            if (senseDryRun)
 8002d92:	4b51      	ldr	r3, [pc, #324]	@ (8002ed8 <ModelHandle_SoftDryRunHandler+0x190>)
 8002d94:	781b      	ldrb	r3, [r3, #0]
 8002d96:	b2db      	uxtb	r3, r3
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d005      	beq.n	8002da8 <ModelHandle_SoftDryRunHandler+0x60>
            {
                start_motor();
 8002d9c:	f7ff feb2 	bl	8002b04 <start_motor>
                dryState = DRY_NORMAL;
 8002da0:	4b4b      	ldr	r3, [pc, #300]	@ (8002ed0 <ModelHandle_SoftDryRunHandler+0x188>)
 8002da2:	2202      	movs	r2, #2
 8002da4:	701a      	strb	r2, [r3, #0]
                break;
 8002da6:	e090      	b.n	8002eca <ModelHandle_SoftDryRunHandler+0x182>
            }

            if (now >= dryDeadline)
 8002da8:	4b4c      	ldr	r3, [pc, #304]	@ (8002edc <ModelHandle_SoftDryRunHandler+0x194>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	687a      	ldr	r2, [r7, #4]
 8002dae:	429a      	cmp	r2, r3
 8002db0:	f0c0 8086 	bcc.w	8002ec0 <ModelHandle_SoftDryRunHandler+0x178>
            {
                start_motor();
 8002db4:	f7ff fea6 	bl	8002b04 <start_motor>
                dryState = DRY_PROBE;
 8002db8:	4b45      	ldr	r3, [pc, #276]	@ (8002ed0 <ModelHandle_SoftDryRunHandler+0x188>)
 8002dba:	2201      	movs	r2, #1
 8002dbc:	701a      	strb	r2, [r3, #0]
                dryDeadline = now + DRY_PROBE_ON_MS;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8002dc4:	3308      	adds	r3, #8
 8002dc6:	4a45      	ldr	r2, [pc, #276]	@ (8002edc <ModelHandle_SoftDryRunHandler+0x194>)
 8002dc8:	6013      	str	r3, [r2, #0]
            }
            break;
 8002dca:	e079      	b.n	8002ec0 <ModelHandle_SoftDryRunHandler+0x178>

        case DRY_PROBE:
            if (senseDryRun)
 8002dcc:	4b42      	ldr	r3, [pc, #264]	@ (8002ed8 <ModelHandle_SoftDryRunHandler+0x190>)
 8002dce:	781b      	ldrb	r3, [r3, #0]
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d003      	beq.n	8002dde <ModelHandle_SoftDryRunHandler+0x96>
            {
                dryState = DRY_NORMAL;
 8002dd6:	4b3e      	ldr	r3, [pc, #248]	@ (8002ed0 <ModelHandle_SoftDryRunHandler+0x188>)
 8002dd8:	2202      	movs	r2, #2
 8002dda:	701a      	strb	r2, [r3, #0]
                break;
 8002ddc:	e075      	b.n	8002eca <ModelHandle_SoftDryRunHandler+0x182>
            }

            if (now >= dryDeadline)
 8002dde:	4b3f      	ldr	r3, [pc, #252]	@ (8002edc <ModelHandle_SoftDryRunHandler+0x194>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	687a      	ldr	r2, [r7, #4]
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d36d      	bcc.n	8002ec4 <ModelHandle_SoftDryRunHandler+0x17c>
            {
                if (!manualActive && !semiAutoActive && !autoActive)
 8002de8:	4b3d      	ldr	r3, [pc, #244]	@ (8002ee0 <ModelHandle_SoftDryRunHandler+0x198>)
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	b2db      	uxtb	r3, r3
 8002dee:	f083 0301 	eor.w	r3, r3, #1
 8002df2:	b2db      	uxtb	r3, r3
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d011      	beq.n	8002e1c <ModelHandle_SoftDryRunHandler+0xd4>
 8002df8:	4b3a      	ldr	r3, [pc, #232]	@ (8002ee4 <ModelHandle_SoftDryRunHandler+0x19c>)
 8002dfa:	781b      	ldrb	r3, [r3, #0]
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	f083 0301 	eor.w	r3, r3, #1
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d009      	beq.n	8002e1c <ModelHandle_SoftDryRunHandler+0xd4>
 8002e08:	4b37      	ldr	r3, [pc, #220]	@ (8002ee8 <ModelHandle_SoftDryRunHandler+0x1a0>)
 8002e0a:	781b      	ldrb	r3, [r3, #0]
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	f083 0301 	eor.w	r3, r3, #1
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d001      	beq.n	8002e1c <ModelHandle_SoftDryRunHandler+0xd4>
                    stop_motor();
 8002e18:	f7ff fe7b 	bl	8002b12 <stop_motor>

                dryState = DRY_IDLE;
 8002e1c:	4b2c      	ldr	r3, [pc, #176]	@ (8002ed0 <ModelHandle_SoftDryRunHandler+0x188>)
 8002e1e:	2200      	movs	r2, #0
 8002e20:	701a      	strb	r2, [r3, #0]
                dryDeadline = now + DRY_PROBE_OFF_MS;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8002e28:	3310      	adds	r3, #16
 8002e2a:	4a2c      	ldr	r2, [pc, #176]	@ (8002edc <ModelHandle_SoftDryRunHandler+0x194>)
 8002e2c:	6013      	str	r3, [r2, #0]
            }
            break;
 8002e2e:	e049      	b.n	8002ec4 <ModelHandle_SoftDryRunHandler+0x17c>

        case DRY_NORMAL:
            if (!senseDryRun)
 8002e30:	4b29      	ldr	r3, [pc, #164]	@ (8002ed8 <ModelHandle_SoftDryRunHandler+0x190>)
 8002e32:	781b      	ldrb	r3, [r3, #0]
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	f083 0301 	eor.w	r3, r3, #1
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d03b      	beq.n	8002eb8 <ModelHandle_SoftDryRunHandler+0x170>
            {
                if (!dryConfirming)
 8002e40:	4b24      	ldr	r3, [pc, #144]	@ (8002ed4 <ModelHandle_SoftDryRunHandler+0x18c>)
 8002e42:	781b      	ldrb	r3, [r3, #0]
 8002e44:	f083 0301 	eor.w	r3, r3, #1
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d005      	beq.n	8002e5a <ModelHandle_SoftDryRunHandler+0x112>
                {
                    dryConfirming = true;
 8002e4e:	4b21      	ldr	r3, [pc, #132]	@ (8002ed4 <ModelHandle_SoftDryRunHandler+0x18c>)
 8002e50:	2201      	movs	r2, #1
 8002e52:	701a      	strb	r2, [r3, #0]
                    dryConfirmStart = now;
 8002e54:	4a25      	ldr	r2, [pc, #148]	@ (8002eec <ModelHandle_SoftDryRunHandler+0x1a4>)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6013      	str	r3, [r2, #0]
                }

                if ((now - dryConfirmStart) >= DRY_CONFIRM_MS)
 8002e5a:	4b24      	ldr	r3, [pc, #144]	@ (8002eec <ModelHandle_SoftDryRunHandler+0x1a4>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	1ad3      	subs	r3, r2, r3
 8002e62:	f240 52db 	movw	r2, #1499	@ 0x5db
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d92e      	bls.n	8002ec8 <ModelHandle_SoftDryRunHandler+0x180>
                {
                    if (!manualActive && !semiAutoActive && !autoActive)
 8002e6a:	4b1d      	ldr	r3, [pc, #116]	@ (8002ee0 <ModelHandle_SoftDryRunHandler+0x198>)
 8002e6c:	781b      	ldrb	r3, [r3, #0]
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	f083 0301 	eor.w	r3, r3, #1
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d011      	beq.n	8002e9e <ModelHandle_SoftDryRunHandler+0x156>
 8002e7a:	4b1a      	ldr	r3, [pc, #104]	@ (8002ee4 <ModelHandle_SoftDryRunHandler+0x19c>)
 8002e7c:	781b      	ldrb	r3, [r3, #0]
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	f083 0301 	eor.w	r3, r3, #1
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d009      	beq.n	8002e9e <ModelHandle_SoftDryRunHandler+0x156>
 8002e8a:	4b17      	ldr	r3, [pc, #92]	@ (8002ee8 <ModelHandle_SoftDryRunHandler+0x1a0>)
 8002e8c:	781b      	ldrb	r3, [r3, #0]
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	f083 0301 	eor.w	r3, r3, #1
 8002e94:	b2db      	uxtb	r3, r3
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d001      	beq.n	8002e9e <ModelHandle_SoftDryRunHandler+0x156>
                        stop_motor();
 8002e9a:	f7ff fe3a 	bl	8002b12 <stop_motor>

                    dryState = DRY_IDLE;
 8002e9e:	4b0c      	ldr	r3, [pc, #48]	@ (8002ed0 <ModelHandle_SoftDryRunHandler+0x188>)
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	701a      	strb	r2, [r3, #0]
                    dryDeadline = now + DRY_PROBE_OFF_MS;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8002eaa:	3310      	adds	r3, #16
 8002eac:	4a0b      	ldr	r2, [pc, #44]	@ (8002edc <ModelHandle_SoftDryRunHandler+0x194>)
 8002eae:	6013      	str	r3, [r2, #0]
                    dryConfirming = false;
 8002eb0:	4b08      	ldr	r3, [pc, #32]	@ (8002ed4 <ModelHandle_SoftDryRunHandler+0x18c>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	701a      	strb	r2, [r3, #0]
                }
            }
            else dryConfirming = false;
            break;
 8002eb6:	e007      	b.n	8002ec8 <ModelHandle_SoftDryRunHandler+0x180>
            else dryConfirming = false;
 8002eb8:	4b06      	ldr	r3, [pc, #24]	@ (8002ed4 <ModelHandle_SoftDryRunHandler+0x18c>)
 8002eba:	2200      	movs	r2, #0
 8002ebc:	701a      	strb	r2, [r3, #0]
            break;
 8002ebe:	e003      	b.n	8002ec8 <ModelHandle_SoftDryRunHandler+0x180>
            break;
 8002ec0:	bf00      	nop
 8002ec2:	e002      	b.n	8002eca <ModelHandle_SoftDryRunHandler+0x182>
            break;
 8002ec4:	bf00      	nop
 8002ec6:	e000      	b.n	8002eca <ModelHandle_SoftDryRunHandler+0x182>
            break;
 8002ec8:	bf00      	nop
    }
}
 8002eca:	3708      	adds	r7, #8
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	200004f2 	.word	0x200004f2
 8002ed4:	200004f3 	.word	0x200004f3
 8002ed8:	200004f0 	.word	0x200004f0
 8002edc:	200004f4 	.word	0x200004f4
 8002ee0:	200004e9 	.word	0x200004e9
 8002ee4:	200004ea 	.word	0x200004ea
 8002ee8:	200004ee 	.word	0x200004ee
 8002eec:	200004f8 	.word	0x200004f8

08002ef0 <ModelHandle_StopCountdown>:

static uint32_t cd_deadline = 0;

/* STOP Countdown */
void ModelHandle_StopCountdown(void)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	af00      	add	r7, sp, #0
    countdownActive = false;
 8002ef4:	4b04      	ldr	r3, [pc, #16]	@ (8002f08 <ModelHandle_StopCountdown+0x18>)
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	701a      	strb	r2, [r3, #0]
    countdownDuration = 0;
 8002efa:	4b04      	ldr	r3, [pc, #16]	@ (8002f0c <ModelHandle_StopCountdown+0x1c>)
 8002efc:	2200      	movs	r2, #0
 8002efe:	601a      	str	r2, [r3, #0]
    stop_motor();
 8002f00:	f7ff fe07 	bl	8002b12 <stop_motor>
}
 8002f04:	bf00      	nop
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	200004eb 	.word	0x200004eb
 8002f0c:	200004fc 	.word	0x200004fc

08002f10 <ModelHandle_StartCountdown>:

/* START Countdown */
void ModelHandle_StartCountdown(uint32_t seconds)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b082      	sub	sp, #8
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
    clear_all_modes();
 8002f18:	f7ff fdb4 	bl	8002a84 <clear_all_modes>

    if (seconds == 0) {
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d106      	bne.n	8002f30 <ModelHandle_StartCountdown+0x20>
        countdownActive = false;
 8002f22:	4b0e      	ldr	r3, [pc, #56]	@ (8002f5c <ModelHandle_StartCountdown+0x4c>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	701a      	strb	r2, [r3, #0]
        countdownDuration = 0;
 8002f28:	4b0d      	ldr	r3, [pc, #52]	@ (8002f60 <ModelHandle_StartCountdown+0x50>)
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	601a      	str	r2, [r3, #0]
        return;
 8002f2e:	e012      	b.n	8002f56 <ModelHandle_StartCountdown+0x46>
    }

    countdownActive = true;
 8002f30:	4b0a      	ldr	r3, [pc, #40]	@ (8002f5c <ModelHandle_StartCountdown+0x4c>)
 8002f32:	2201      	movs	r2, #1
 8002f34:	701a      	strb	r2, [r3, #0]
    countdownDuration = seconds;
 8002f36:	4a0a      	ldr	r2, [pc, #40]	@ (8002f60 <ModelHandle_StartCountdown+0x50>)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6013      	str	r3, [r2, #0]
    cd_deadline = now_ms() + seconds * 1000UL;
 8002f3c:	f7ff fd9a 	bl	8002a74 <now_ms>
 8002f40:	4602      	mov	r2, r0
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002f48:	fb01 f303 	mul.w	r3, r1, r3
 8002f4c:	4413      	add	r3, r2
 8002f4e:	4a05      	ldr	r2, [pc, #20]	@ (8002f64 <ModelHandle_StartCountdown+0x54>)
 8002f50:	6013      	str	r3, [r2, #0]

    start_motor();
 8002f52:	f7ff fdd7 	bl	8002b04 <start_motor>
}
 8002f56:	3708      	adds	r7, #8
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	200004eb 	.word	0x200004eb
 8002f60:	200004fc 	.word	0x200004fc
 8002f64:	20000500 	.word	0x20000500

08002f68 <countdown_tick>:

/* TICK  MUST BE CALLED EVERY LOOP */
static void countdown_tick(void)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b082      	sub	sp, #8
 8002f6c:	af00      	add	r7, sp, #0
    if (!countdownActive)
 8002f6e:	4b15      	ldr	r3, [pc, #84]	@ (8002fc4 <countdown_tick+0x5c>)
 8002f70:	781b      	ldrb	r3, [r3, #0]
 8002f72:	b2db      	uxtb	r3, r3
 8002f74:	f083 0301 	eor.w	r3, r3, #1
 8002f78:	b2db      	uxtb	r3, r3
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d11e      	bne.n	8002fbc <countdown_tick+0x54>
        return;

    uint32_t now = now_ms();
 8002f7e:	f7ff fd79 	bl	8002a74 <now_ms>
 8002f82:	6078      	str	r0, [r7, #4]

    if (isTankFull()) {
 8002f84:	f7ff fddc 	bl	8002b40 <isTankFull>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d002      	beq.n	8002f94 <countdown_tick+0x2c>
        ModelHandle_StopCountdown();
 8002f8e:	f7ff ffaf 	bl	8002ef0 <ModelHandle_StopCountdown>
        return;
 8002f92:	e014      	b.n	8002fbe <countdown_tick+0x56>
    }

    if (now < cd_deadline) {
 8002f94:	4b0c      	ldr	r3, [pc, #48]	@ (8002fc8 <countdown_tick+0x60>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	687a      	ldr	r2, [r7, #4]
 8002f9a:	429a      	cmp	r2, r3
 8002f9c:	d20a      	bcs.n	8002fb4 <countdown_tick+0x4c>
        countdownDuration = (cd_deadline - now) / 1000UL;
 8002f9e:	4b0a      	ldr	r3, [pc, #40]	@ (8002fc8 <countdown_tick+0x60>)
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	1ad3      	subs	r3, r2, r3
 8002fa6:	4a09      	ldr	r2, [pc, #36]	@ (8002fcc <countdown_tick+0x64>)
 8002fa8:	fba2 2303 	umull	r2, r3, r2, r3
 8002fac:	099b      	lsrs	r3, r3, #6
 8002fae:	4a08      	ldr	r2, [pc, #32]	@ (8002fd0 <countdown_tick+0x68>)
 8002fb0:	6013      	str	r3, [r2, #0]
 8002fb2:	e004      	b.n	8002fbe <countdown_tick+0x56>
    } else {
        countdownDuration = 0;
 8002fb4:	4b06      	ldr	r3, [pc, #24]	@ (8002fd0 <countdown_tick+0x68>)
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	601a      	str	r2, [r3, #0]
 8002fba:	e000      	b.n	8002fbe <countdown_tick+0x56>
        return;
 8002fbc:	bf00      	nop
        // stays at 0 until user presses SW4 to stop
    }
}
 8002fbe:	3708      	adds	r7, #8
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}
 8002fc4:	200004eb 	.word	0x200004eb
 8002fc8:	20000500 	.word	0x20000500
 8002fcc:	10624dd3 	.word	0x10624dd3
 8002fd0:	200004fc 	.word	0x200004fc

08002fd4 <ModelHandle_StartTwist>:
static uint32_t twist_deadline = 0;

void ModelHandle_StartTwist(uint16_t on_s, uint16_t off_s,
                            uint8_t onH, uint8_t onM,
                            uint8_t offH, uint8_t offM)
{
 8002fd4:	b590      	push	{r4, r7, lr}
 8002fd6:	b083      	sub	sp, #12
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	4604      	mov	r4, r0
 8002fdc:	4608      	mov	r0, r1
 8002fde:	4611      	mov	r1, r2
 8002fe0:	461a      	mov	r2, r3
 8002fe2:	4623      	mov	r3, r4
 8002fe4:	80fb      	strh	r3, [r7, #6]
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	80bb      	strh	r3, [r7, #4]
 8002fea:	460b      	mov	r3, r1
 8002fec:	70fb      	strb	r3, [r7, #3]
 8002fee:	4613      	mov	r3, r2
 8002ff0:	70bb      	strb	r3, [r7, #2]
    clear_all_modes();
 8002ff2:	f7ff fd47 	bl	8002a84 <clear_all_modes>

    if (on_s == 0)  on_s = 1;
 8002ff6:	88fb      	ldrh	r3, [r7, #6]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d101      	bne.n	8003000 <ModelHandle_StartTwist+0x2c>
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	80fb      	strh	r3, [r7, #6]
    if (off_s == 0) off_s = 1;
 8003000:	88bb      	ldrh	r3, [r7, #4]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d101      	bne.n	800300a <ModelHandle_StartTwist+0x36>
 8003006:	2301      	movs	r3, #1
 8003008:	80bb      	strh	r3, [r7, #4]

    twistSettings.onDurationSeconds = on_s;
 800300a:	4a16      	ldr	r2, [pc, #88]	@ (8003064 <ModelHandle_StartTwist+0x90>)
 800300c:	88fb      	ldrh	r3, [r7, #6]
 800300e:	8013      	strh	r3, [r2, #0]
    twistSettings.offDurationSeconds = off_s;
 8003010:	4a14      	ldr	r2, [pc, #80]	@ (8003064 <ModelHandle_StartTwist+0x90>)
 8003012:	88bb      	ldrh	r3, [r7, #4]
 8003014:	8053      	strh	r3, [r2, #2]
    twistSettings.onHour   = onH;
 8003016:	4a13      	ldr	r2, [pc, #76]	@ (8003064 <ModelHandle_StartTwist+0x90>)
 8003018:	78fb      	ldrb	r3, [r7, #3]
 800301a:	7113      	strb	r3, [r2, #4]
    twistSettings.onMinute = onM;
 800301c:	4a11      	ldr	r2, [pc, #68]	@ (8003064 <ModelHandle_StartTwist+0x90>)
 800301e:	78bb      	ldrb	r3, [r7, #2]
 8003020:	7153      	strb	r3, [r2, #5]
    twistSettings.offHour  = offH;
 8003022:	4a10      	ldr	r2, [pc, #64]	@ (8003064 <ModelHandle_StartTwist+0x90>)
 8003024:	7e3b      	ldrb	r3, [r7, #24]
 8003026:	7193      	strb	r3, [r2, #6]
    twistSettings.offMinute= offM;
 8003028:	4a0e      	ldr	r2, [pc, #56]	@ (8003064 <ModelHandle_StartTwist+0x90>)
 800302a:	7f3b      	ldrb	r3, [r7, #28]
 800302c:	71d3      	strb	r3, [r2, #7]

    twistSettings.twistArmed = true;
 800302e:	4b0d      	ldr	r3, [pc, #52]	@ (8003064 <ModelHandle_StartTwist+0x90>)
 8003030:	2201      	movs	r2, #1
 8003032:	725a      	strb	r2, [r3, #9]
    twistActive = false;
 8003034:	4b0c      	ldr	r3, [pc, #48]	@ (8003068 <ModelHandle_StartTwist+0x94>)
 8003036:	2200      	movs	r2, #0
 8003038:	701a      	strb	r2, [r3, #0]

    twist_on_phase = true;
 800303a:	4b0c      	ldr	r3, [pc, #48]	@ (800306c <ModelHandle_StartTwist+0x98>)
 800303c:	2201      	movs	r2, #1
 800303e:	701a      	strb	r2, [r3, #0]
    twist_deadline = now_ms() + (on_s * 1000UL);
 8003040:	f7ff fd18 	bl	8002a74 <now_ms>
 8003044:	4602      	mov	r2, r0
 8003046:	88fb      	ldrh	r3, [r7, #6]
 8003048:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800304c:	fb01 f303 	mul.w	r3, r1, r3
 8003050:	4413      	add	r3, r2
 8003052:	4a07      	ldr	r2, [pc, #28]	@ (8003070 <ModelHandle_StartTwist+0x9c>)
 8003054:	6013      	str	r3, [r2, #0]

    start_motor();
 8003056:	f7ff fd55 	bl	8002b04 <start_motor>
}
 800305a:	bf00      	nop
 800305c:	370c      	adds	r7, #12
 800305e:	46bd      	mov	sp, r7
 8003060:	bd90      	pop	{r4, r7, pc}
 8003062:	bf00      	nop
 8003064:	20000504 	.word	0x20000504
 8003068:	200004ec 	.word	0x200004ec
 800306c:	2000050e 	.word	0x2000050e
 8003070:	20000510 	.word	0x20000510

08003074 <ModelHandle_StopTwist>:

void ModelHandle_StopTwist(void)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	af00      	add	r7, sp, #0
    twistActive = false;
 8003078:	4b04      	ldr	r3, [pc, #16]	@ (800308c <ModelHandle_StopTwist+0x18>)
 800307a:	2200      	movs	r2, #0
 800307c:	701a      	strb	r2, [r3, #0]
    twistSettings.twistActive = false;
 800307e:	4b04      	ldr	r3, [pc, #16]	@ (8003090 <ModelHandle_StopTwist+0x1c>)
 8003080:	2200      	movs	r2, #0
 8003082:	721a      	strb	r2, [r3, #8]
    stop_motor();
 8003084:	f7ff fd45 	bl	8002b12 <stop_motor>
}
 8003088:	bf00      	nop
 800308a:	bd80      	pop	{r7, pc}
 800308c:	200004ec 	.word	0x200004ec
 8003090:	20000504 	.word	0x20000504

08003094 <twist_tick>:
        stop_motor();
    }
}

static void twist_tick(void)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b082      	sub	sp, #8
 8003098:	af00      	add	r7, sp, #0
    if (!twistActive) return;
 800309a:	4b25      	ldr	r3, [pc, #148]	@ (8003130 <twist_tick+0x9c>)
 800309c:	781b      	ldrb	r3, [r3, #0]
 800309e:	b2db      	uxtb	r3, r3
 80030a0:	f083 0301 	eor.w	r3, r3, #1
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d13e      	bne.n	8003128 <twist_tick+0x94>
    if (isTankFull())
 80030aa:	f7ff fd49 	bl	8002b40 <isTankFull>
 80030ae:	4603      	mov	r3, r0
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d002      	beq.n	80030ba <twist_tick+0x26>
    {
        ModelHandle_StopTwist();
 80030b4:	f7ff ffde 	bl	8003074 <ModelHandle_StopTwist>
        return;
 80030b8:	e037      	b.n	800312a <twist_tick+0x96>
    }

    uint32_t now = now_ms();
 80030ba:	f7ff fcdb 	bl	8002a74 <now_ms>
 80030be:	6078      	str	r0, [r7, #4]

    if (now >= twist_deadline)
 80030c0:	4b1c      	ldr	r3, [pc, #112]	@ (8003134 <twist_tick+0xa0>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	429a      	cmp	r2, r3
 80030c8:	d324      	bcc.n	8003114 <twist_tick+0x80>
    {
        if (twist_on_phase)
 80030ca:	4b1b      	ldr	r3, [pc, #108]	@ (8003138 <twist_tick+0xa4>)
 80030cc:	781b      	ldrb	r3, [r3, #0]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d010      	beq.n	80030f4 <twist_tick+0x60>
        {
            twist_on_phase = false;
 80030d2:	4b19      	ldr	r3, [pc, #100]	@ (8003138 <twist_tick+0xa4>)
 80030d4:	2200      	movs	r2, #0
 80030d6:	701a      	strb	r2, [r3, #0]
            stop_motor();
 80030d8:	f7ff fd1b 	bl	8002b12 <stop_motor>
            twist_deadline = now + twistSettings.offDurationSeconds * 1000UL;
 80030dc:	4b17      	ldr	r3, [pc, #92]	@ (800313c <twist_tick+0xa8>)
 80030de:	885b      	ldrh	r3, [r3, #2]
 80030e0:	461a      	mov	r2, r3
 80030e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80030e6:	fb03 f202 	mul.w	r2, r3, r2
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	4413      	add	r3, r2
 80030ee:	4a11      	ldr	r2, [pc, #68]	@ (8003134 <twist_tick+0xa0>)
 80030f0:	6013      	str	r3, [r2, #0]
 80030f2:	e00f      	b.n	8003114 <twist_tick+0x80>
        }
        else
        {
            twist_on_phase = true;
 80030f4:	4b10      	ldr	r3, [pc, #64]	@ (8003138 <twist_tick+0xa4>)
 80030f6:	2201      	movs	r2, #1
 80030f8:	701a      	strb	r2, [r3, #0]
            start_motor();
 80030fa:	f7ff fd03 	bl	8002b04 <start_motor>
            twist_deadline = now + twistSettings.onDurationSeconds * 1000UL;
 80030fe:	4b0f      	ldr	r3, [pc, #60]	@ (800313c <twist_tick+0xa8>)
 8003100:	881b      	ldrh	r3, [r3, #0]
 8003102:	461a      	mov	r2, r3
 8003104:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003108:	fb03 f202 	mul.w	r2, r3, r2
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	4413      	add	r3, r2
 8003110:	4a08      	ldr	r2, [pc, #32]	@ (8003134 <twist_tick+0xa0>)
 8003112:	6013      	str	r3, [r2, #0]
        }
    }

    if (twist_on_phase)
 8003114:	4b08      	ldr	r3, [pc, #32]	@ (8003138 <twist_tick+0xa4>)
 8003116:	781b      	ldrb	r3, [r3, #0]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d002      	beq.n	8003122 <twist_tick+0x8e>
        start_motor();
 800311c:	f7ff fcf2 	bl	8002b04 <start_motor>
 8003120:	e003      	b.n	800312a <twist_tick+0x96>
    else
        stop_motor();
 8003122:	f7ff fcf6 	bl	8002b12 <stop_motor>
 8003126:	e000      	b.n	800312a <twist_tick+0x96>
    if (!twistActive) return;
 8003128:	bf00      	nop
}
 800312a:	3708      	adds	r7, #8
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}
 8003130:	200004ec 	.word	0x200004ec
 8003134:	20000510 	.word	0x20000510
 8003138:	2000050e 	.word	0x2000050e
 800313c:	20000504 	.word	0x20000504

08003140 <timer_any_slot_should_run>:
   ============================================================ */

TimerSlot timerSlots[5];

static bool timer_any_slot_should_run(void)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b084      	sub	sp, #16
 8003144:	af00      	add	r7, sp, #0
    RTC_GetTimeDate();
 8003146:	f000 faf5 	bl	8003734 <RTC_GetTimeDate>
    uint32_t nowS = time.hour * 3600UL + time.minutes * 60UL;
 800314a:	4b3e      	ldr	r3, [pc, #248]	@ (8003244 <timer_any_slot_should_run+0x104>)
 800314c:	789b      	ldrb	r3, [r3, #2]
 800314e:	461a      	mov	r2, r3
 8003150:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8003154:	fb03 f202 	mul.w	r2, r3, r2
 8003158:	4b3a      	ldr	r3, [pc, #232]	@ (8003244 <timer_any_slot_should_run+0x104>)
 800315a:	785b      	ldrb	r3, [r3, #1]
 800315c:	4619      	mov	r1, r3
 800315e:	460b      	mov	r3, r1
 8003160:	011b      	lsls	r3, r3, #4
 8003162:	1a5b      	subs	r3, r3, r1
 8003164:	009b      	lsls	r3, r3, #2
 8003166:	4413      	add	r3, r2
 8003168:	60bb      	str	r3, [r7, #8]

    for (int i = 0; i < 5; i++)
 800316a:	2300      	movs	r3, #0
 800316c:	60fb      	str	r3, [r7, #12]
 800316e:	e061      	b.n	8003234 <timer_any_slot_should_run+0xf4>
    {
        if (!timerSlots[i].enabled) continue;
 8003170:	4935      	ldr	r1, [pc, #212]	@ (8003248 <timer_any_slot_should_run+0x108>)
 8003172:	68fa      	ldr	r2, [r7, #12]
 8003174:	4613      	mov	r3, r2
 8003176:	005b      	lsls	r3, r3, #1
 8003178:	4413      	add	r3, r2
 800317a:	005b      	lsls	r3, r3, #1
 800317c:	440b      	add	r3, r1
 800317e:	781b      	ldrb	r3, [r3, #0]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d053      	beq.n	800322c <timer_any_slot_should_run+0xec>

        uint32_t onS  = timerSlots[i].onHour  * 3600UL +
 8003184:	4930      	ldr	r1, [pc, #192]	@ (8003248 <timer_any_slot_should_run+0x108>)
 8003186:	68fa      	ldr	r2, [r7, #12]
 8003188:	4613      	mov	r3, r2
 800318a:	005b      	lsls	r3, r3, #1
 800318c:	4413      	add	r3, r2
 800318e:	005b      	lsls	r3, r3, #1
 8003190:	440b      	add	r3, r1
 8003192:	3301      	adds	r3, #1
 8003194:	781b      	ldrb	r3, [r3, #0]
 8003196:	461a      	mov	r2, r3
 8003198:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800319c:	fb03 f102 	mul.w	r1, r3, r2
                        timerSlots[i].onMinute * 60UL;
 80031a0:	4829      	ldr	r0, [pc, #164]	@ (8003248 <timer_any_slot_should_run+0x108>)
 80031a2:	68fa      	ldr	r2, [r7, #12]
 80031a4:	4613      	mov	r3, r2
 80031a6:	005b      	lsls	r3, r3, #1
 80031a8:	4413      	add	r3, r2
 80031aa:	005b      	lsls	r3, r3, #1
 80031ac:	4403      	add	r3, r0
 80031ae:	3302      	adds	r3, #2
 80031b0:	781b      	ldrb	r3, [r3, #0]
 80031b2:	461a      	mov	r2, r3
 80031b4:	4613      	mov	r3, r2
 80031b6:	011b      	lsls	r3, r3, #4
 80031b8:	1a9b      	subs	r3, r3, r2
 80031ba:	009b      	lsls	r3, r3, #2
        uint32_t onS  = timerSlots[i].onHour  * 3600UL +
 80031bc:	440b      	add	r3, r1
 80031be:	607b      	str	r3, [r7, #4]

        uint32_t offS = timerSlots[i].offHour * 3600UL +
 80031c0:	4921      	ldr	r1, [pc, #132]	@ (8003248 <timer_any_slot_should_run+0x108>)
 80031c2:	68fa      	ldr	r2, [r7, #12]
 80031c4:	4613      	mov	r3, r2
 80031c6:	005b      	lsls	r3, r3, #1
 80031c8:	4413      	add	r3, r2
 80031ca:	005b      	lsls	r3, r3, #1
 80031cc:	440b      	add	r3, r1
 80031ce:	3303      	adds	r3, #3
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	461a      	mov	r2, r3
 80031d4:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 80031d8:	fb03 f102 	mul.w	r1, r3, r2
                        timerSlots[i].offMinute * 60UL;
 80031dc:	481a      	ldr	r0, [pc, #104]	@ (8003248 <timer_any_slot_should_run+0x108>)
 80031de:	68fa      	ldr	r2, [r7, #12]
 80031e0:	4613      	mov	r3, r2
 80031e2:	005b      	lsls	r3, r3, #1
 80031e4:	4413      	add	r3, r2
 80031e6:	005b      	lsls	r3, r3, #1
 80031e8:	4403      	add	r3, r0
 80031ea:	3304      	adds	r3, #4
 80031ec:	781b      	ldrb	r3, [r3, #0]
 80031ee:	461a      	mov	r2, r3
 80031f0:	4613      	mov	r3, r2
 80031f2:	011b      	lsls	r3, r3, #4
 80031f4:	1a9b      	subs	r3, r3, r2
 80031f6:	009b      	lsls	r3, r3, #2
        uint32_t offS = timerSlots[i].offHour * 3600UL +
 80031f8:	440b      	add	r3, r1
 80031fa:	603b      	str	r3, [r7, #0]

        if (onS < offS)
 80031fc:	687a      	ldr	r2, [r7, #4]
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	429a      	cmp	r2, r3
 8003202:	d209      	bcs.n	8003218 <timer_any_slot_should_run+0xd8>
        {
            if (nowS >= onS && nowS < offS) return true;
 8003204:	68ba      	ldr	r2, [r7, #8]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	429a      	cmp	r2, r3
 800320a:	d310      	bcc.n	800322e <timer_any_slot_should_run+0xee>
 800320c:	68ba      	ldr	r2, [r7, #8]
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	429a      	cmp	r2, r3
 8003212:	d20c      	bcs.n	800322e <timer_any_slot_should_run+0xee>
 8003214:	2301      	movs	r3, #1
 8003216:	e011      	b.n	800323c <timer_any_slot_should_run+0xfc>
        }
        else
        {
            if (nowS >= onS || nowS < offS) return true;
 8003218:	68ba      	ldr	r2, [r7, #8]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	429a      	cmp	r2, r3
 800321e:	d203      	bcs.n	8003228 <timer_any_slot_should_run+0xe8>
 8003220:	68ba      	ldr	r2, [r7, #8]
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	429a      	cmp	r2, r3
 8003226:	d202      	bcs.n	800322e <timer_any_slot_should_run+0xee>
 8003228:	2301      	movs	r3, #1
 800322a:	e007      	b.n	800323c <timer_any_slot_should_run+0xfc>
        if (!timerSlots[i].enabled) continue;
 800322c:	bf00      	nop
    for (int i = 0; i < 5; i++)
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	3301      	adds	r3, #1
 8003232:	60fb      	str	r3, [r7, #12]
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	2b04      	cmp	r3, #4
 8003238:	dd9a      	ble.n	8003170 <timer_any_slot_should_run+0x30>
        }
    }
    return false;
 800323a:	2300      	movs	r3, #0
}
 800323c:	4618      	mov	r0, r3
 800323e:	3710      	adds	r7, #16
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}
 8003244:	20000538 	.word	0x20000538
 8003248:	20000514 	.word	0x20000514

0800324c <ModelHandle_TimerRecalculateNow>:

void ModelHandle_TimerRecalculateNow(void)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	af00      	add	r7, sp, #0
    if (!timerActive) return;
 8003250:	4b0a      	ldr	r3, [pc, #40]	@ (800327c <ModelHandle_TimerRecalculateNow+0x30>)
 8003252:	781b      	ldrb	r3, [r3, #0]
 8003254:	b2db      	uxtb	r3, r3
 8003256:	f083 0301 	eor.w	r3, r3, #1
 800325a:	b2db      	uxtb	r3, r3
 800325c:	2b00      	cmp	r3, #0
 800325e:	d10a      	bne.n	8003276 <ModelHandle_TimerRecalculateNow+0x2a>

    if (timer_any_slot_should_run())
 8003260:	f7ff ff6e 	bl	8003140 <timer_any_slot_should_run>
 8003264:	4603      	mov	r3, r0
 8003266:	2b00      	cmp	r3, #0
 8003268:	d002      	beq.n	8003270 <ModelHandle_TimerRecalculateNow+0x24>
        start_motor();
 800326a:	f7ff fc4b 	bl	8002b04 <start_motor>
 800326e:	e003      	b.n	8003278 <ModelHandle_TimerRecalculateNow+0x2c>
    else
        stop_motor();
 8003270:	f7ff fc4f 	bl	8002b12 <stop_motor>
 8003274:	e000      	b.n	8003278 <ModelHandle_TimerRecalculateNow+0x2c>
    if (!timerActive) return;
 8003276:	bf00      	nop
}
 8003278:	bd80      	pop	{r7, pc}
 800327a:	bf00      	nop
 800327c:	200004ed 	.word	0x200004ed

08003280 <ModelHandle_StartTimer>:
void ModelHandle_StartTimer(void)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	af00      	add	r7, sp, #0
    clear_all_modes();
 8003284:	f7ff fbfe 	bl	8002a84 <clear_all_modes>
    timerActive = true;
 8003288:	4b07      	ldr	r3, [pc, #28]	@ (80032a8 <ModelHandle_StartTimer+0x28>)
 800328a:	2201      	movs	r2, #1
 800328c:	701a      	strb	r2, [r3, #0]

    if (timer_any_slot_should_run())
 800328e:	f7ff ff57 	bl	8003140 <timer_any_slot_should_run>
 8003292:	4603      	mov	r3, r0
 8003294:	2b00      	cmp	r3, #0
 8003296:	d002      	beq.n	800329e <ModelHandle_StartTimer+0x1e>
        start_motor();
 8003298:	f7ff fc34 	bl	8002b04 <start_motor>
    else
        stop_motor();
}
 800329c:	e001      	b.n	80032a2 <ModelHandle_StartTimer+0x22>
        stop_motor();
 800329e:	f7ff fc38 	bl	8002b12 <stop_motor>
}
 80032a2:	bf00      	nop
 80032a4:	bd80      	pop	{r7, pc}
 80032a6:	bf00      	nop
 80032a8:	200004ed 	.word	0x200004ed

080032ac <ModelHandle_StartSemiAuto>:
/* ============================================================
   SEMI-AUTO MODE
   ============================================================ */

void ModelHandle_StartSemiAuto(void)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	af00      	add	r7, sp, #0
    clear_all_modes();
 80032b0:	f7ff fbe8 	bl	8002a84 <clear_all_modes>
    semiAutoActive = true;
 80032b4:	4b07      	ldr	r3, [pc, #28]	@ (80032d4 <ModelHandle_StartSemiAuto+0x28>)
 80032b6:	2201      	movs	r2, #1
 80032b8:	701a      	strb	r2, [r3, #0]

    if (!isTankFull()) start_motor();
 80032ba:	f7ff fc41 	bl	8002b40 <isTankFull>
 80032be:	4603      	mov	r3, r0
 80032c0:	f083 0301 	eor.w	r3, r3, #1
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d001      	beq.n	80032ce <ModelHandle_StartSemiAuto+0x22>
 80032ca:	f7ff fc1b 	bl	8002b04 <start_motor>
}
 80032ce:	bf00      	nop
 80032d0:	bd80      	pop	{r7, pc}
 80032d2:	bf00      	nop
 80032d4:	200004ea 	.word	0x200004ea

080032d8 <ModelHandle_CountdownTick>:
        LED_SetIntent(LED_COLOR_PURPLE, LED_MODE_BLINK, 350);

    LED_ApplyIntents();
}
void ModelHandle_CountdownTick(void)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	af00      	add	r7, sp, #0
    countdown_tick();
 80032dc:	f7ff fe44 	bl	8002f68 <countdown_tick>
}
 80032e0:	bf00      	nop
 80032e2:	bd80      	pop	{r7, pc}

080032e4 <ModelHandle_Process>:

/* ============================================================
   MAIN PROCESS LOOP
   ============================================================ */
void ModelHandle_Process(void)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b082      	sub	sp, #8
 80032e8:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 80032ea:	f002 fb3b 	bl	8005964 <HAL_GetTick>
 80032ee:	6078      	str	r0, [r7, #4]
    extern void ModelHandle_CountdownTick(void);
    ModelHandle_CountdownTick();
 80032f0:	f7ff fff2 	bl	80032d8 <ModelHandle_CountdownTick>

    /* ============================================================
       AUTO MODE  FIXED LOGIC
       ============================================================ */
    if (autoActive)
 80032f4:	4b38      	ldr	r3, [pc, #224]	@ (80033d8 <ModelHandle_Process+0xf4>)
 80032f6:	781b      	ldrb	r3, [r3, #0]
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d01d      	beq.n	800333a <ModelHandle_Process+0x56>
    {
        /* ---- AUTO ignores dry-run ---- */
        senseDryRun = true;
 80032fe:	4b37      	ldr	r3, [pc, #220]	@ (80033dc <ModelHandle_Process+0xf8>)
 8003300:	2201      	movs	r2, #1
 8003302:	701a      	strb	r2, [r3, #0]

        /* ---- AUTO turns ON motor immediately when tank NOT full ---- */
        if (!isTankFull())
 8003304:	f7ff fc1c 	bl	8002b40 <isTankFull>
 8003308:	4603      	mov	r3, r0
 800330a:	f083 0301 	eor.w	r3, r3, #1
 800330e:	b2db      	uxtb	r3, r3
 8003310:	2b00      	cmp	r3, #0
 8003312:	d00a      	beq.n	800332a <ModelHandle_Process+0x46>
        {
            if (!Motor_GetStatus())
 8003314:	f7ff fc04 	bl	8002b20 <Motor_GetStatus>
 8003318:	4603      	mov	r3, r0
 800331a:	f083 0301 	eor.w	r3, r3, #1
 800331e:	b2db      	uxtb	r3, r3
 8003320:	2b00      	cmp	r3, #0
 8003322:	d050      	beq.n	80033c6 <ModelHandle_Process+0xe2>
            {
                start_motor();      // turn ON motor immediately
 8003324:	f7ff fbee 	bl	8002b04 <start_motor>
                stop_motor();
            }
        }

        /* No further processing is required */
        return;
 8003328:	e04d      	b.n	80033c6 <ModelHandle_Process+0xe2>
            if (Motor_GetStatus())
 800332a:	f7ff fbf9 	bl	8002b20 <Motor_GetStatus>
 800332e:	4603      	mov	r3, r0
 8003330:	2b00      	cmp	r3, #0
 8003332:	d048      	beq.n	80033c6 <ModelHandle_Process+0xe2>
                stop_motor();
 8003334:	f7ff fbed 	bl	8002b12 <stop_motor>
        return;
 8003338:	e045      	b.n	80033c6 <ModelHandle_Process+0xe2>
    }

    /* ============================================================
       SEMI-AUTO MODE
       ============================================================ */
    if (semiAutoActive)
 800333a:	4b29      	ldr	r3, [pc, #164]	@ (80033e0 <ModelHandle_Process+0xfc>)
 800333c:	781b      	ldrb	r3, [r3, #0]
 800333e:	b2db      	uxtb	r3, r3
 8003340:	2b00      	cmp	r3, #0
 8003342:	d01b      	beq.n	800337c <ModelHandle_Process+0x98>
    {
        /* Semi-auto also ignores dry-run */
        senseDryRun = true;
 8003344:	4b25      	ldr	r3, [pc, #148]	@ (80033dc <ModelHandle_Process+0xf8>)
 8003346:	2201      	movs	r2, #1
 8003348:	701a      	strb	r2, [r3, #0]

        if (!isTankFull())
 800334a:	f7ff fbf9 	bl	8002b40 <isTankFull>
 800334e:	4603      	mov	r3, r0
 8003350:	f083 0301 	eor.w	r3, r3, #1
 8003354:	b2db      	uxtb	r3, r3
 8003356:	2b00      	cmp	r3, #0
 8003358:	d00a      	beq.n	8003370 <ModelHandle_Process+0x8c>
        {
            if (!Motor_GetStatus())
 800335a:	f7ff fbe1 	bl	8002b20 <Motor_GetStatus>
 800335e:	4603      	mov	r3, r0
 8003360:	f083 0301 	eor.w	r3, r3, #1
 8003364:	b2db      	uxtb	r3, r3
 8003366:	2b00      	cmp	r3, #0
 8003368:	d02f      	beq.n	80033ca <ModelHandle_Process+0xe6>
            {
                start_motor();
 800336a:	f7ff fbcb 	bl	8002b04 <start_motor>
        {
            stop_motor();
            semiAutoActive = false;    // End semi-auto cycle after full tank
        }

        return;
 800336e:	e02c      	b.n	80033ca <ModelHandle_Process+0xe6>
            stop_motor();
 8003370:	f7ff fbcf 	bl	8002b12 <stop_motor>
            semiAutoActive = false;    // End semi-auto cycle after full tank
 8003374:	4b1a      	ldr	r3, [pc, #104]	@ (80033e0 <ModelHandle_Process+0xfc>)
 8003376:	2200      	movs	r2, #0
 8003378:	701a      	strb	r2, [r3, #0]
        return;
 800337a:	e026      	b.n	80033ca <ModelHandle_Process+0xe6>
    }

    /* ============================================================
       TIMER MODE
       ============================================================ */
    if (timerActive)
 800337c:	4b19      	ldr	r3, [pc, #100]	@ (80033e4 <ModelHandle_Process+0x100>)
 800337e:	781b      	ldrb	r3, [r3, #0]
 8003380:	b2db      	uxtb	r3, r3
 8003382:	2b00      	cmp	r3, #0
 8003384:	d007      	beq.n	8003396 <ModelHandle_Process+0xb2>
    {
        if (isTankFull())
 8003386:	f7ff fbdb 	bl	8002b40 <isTankFull>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d002      	beq.n	8003396 <ModelHandle_Process+0xb2>
        {
            stop_motor();
 8003390:	f7ff fbbf 	bl	8002b12 <stop_motor>
            return;
 8003394:	e01c      	b.n	80033d0 <ModelHandle_Process+0xec>
    }

    /* ============================================================
       COUNTDOWN MODE
       ============================================================ */
    if (countdownActive)
 8003396:	4b14      	ldr	r3, [pc, #80]	@ (80033e8 <ModelHandle_Process+0x104>)
 8003398:	781b      	ldrb	r3, [r3, #0]
 800339a:	b2db      	uxtb	r3, r3
 800339c:	2b00      	cmp	r3, #0
 800339e:	d002      	beq.n	80033a6 <ModelHandle_Process+0xc2>
    {
        countdown_tick();
 80033a0:	f7ff fde2 	bl	8002f68 <countdown_tick>
        return;
 80033a4:	e014      	b.n	80033d0 <ModelHandle_Process+0xec>
    }

    /* ============================================================
       TWIST MODE
       ============================================================ */
    if (twistActive)
 80033a6:	4b11      	ldr	r3, [pc, #68]	@ (80033ec <ModelHandle_Process+0x108>)
 80033a8:	781b      	ldrb	r3, [r3, #0]
 80033aa:	b2db      	uxtb	r3, r3
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d002      	beq.n	80033b6 <ModelHandle_Process+0xd2>
    {
        twist_tick();
 80033b0:	f7ff fe70 	bl	8003094 <twist_tick>
        return;
 80033b4:	e00c      	b.n	80033d0 <ModelHandle_Process+0xec>
    }

    /* ============================================================
       MANUAL MODE
       ============================================================ */
    if (manualActive)
 80033b6:	4b0e      	ldr	r3, [pc, #56]	@ (80033f0 <ModelHandle_Process+0x10c>)
 80033b8:	781b      	ldrb	r3, [r3, #0]
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d106      	bne.n	80033ce <ModelHandle_Process+0xea>
    }

    /* ============================================================
       IDLE  no active mode
       ============================================================ */
    stop_motor();
 80033c0:	f7ff fba7 	bl	8002b12 <stop_motor>
 80033c4:	e004      	b.n	80033d0 <ModelHandle_Process+0xec>
        return;
 80033c6:	bf00      	nop
 80033c8:	e002      	b.n	80033d0 <ModelHandle_Process+0xec>
        return;
 80033ca:	bf00      	nop
 80033cc:	e000      	b.n	80033d0 <ModelHandle_Process+0xec>
        return;
 80033ce:	bf00      	nop
}
 80033d0:	3708      	adds	r7, #8
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}
 80033d6:	bf00      	nop
 80033d8:	200004ee 	.word	0x200004ee
 80033dc:	200004f0 	.word	0x200004f0
 80033e0:	200004ea 	.word	0x200004ea
 80033e4:	200004ed 	.word	0x200004ed
 80033e8:	200004eb 	.word	0x200004eb
 80033ec:	200004ec 	.word	0x200004ec
 80033f0:	200004e9 	.word	0x200004e9

080033f4 <Relay_Init>:
    { Relay2_GPIO_Port, Relay2_Pin },
    { Relay3_GPIO_Port, Relay3_Pin }
};

void Relay_Init(void)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b086      	sub	sp, #24
 80033f8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033fa:	1d3b      	adds	r3, r7, #4
 80033fc:	2200      	movs	r2, #0
 80033fe:	601a      	str	r2, [r3, #0]
 8003400:	605a      	str	r2, [r3, #4]
 8003402:	609a      	str	r2, [r3, #8]
 8003404:	60da      	str	r2, [r3, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003406:	4b1e      	ldr	r3, [pc, #120]	@ (8003480 <Relay_Init+0x8c>)
 8003408:	699b      	ldr	r3, [r3, #24]
 800340a:	4a1d      	ldr	r2, [pc, #116]	@ (8003480 <Relay_Init+0x8c>)
 800340c:	f043 0308 	orr.w	r3, r3, #8
 8003410:	6193      	str	r3, [r2, #24]
 8003412:	4b1b      	ldr	r3, [pc, #108]	@ (8003480 <Relay_Init+0x8c>)
 8003414:	699b      	ldr	r3, [r3, #24]
 8003416:	f003 0308 	and.w	r3, r3, #8
 800341a:	603b      	str	r3, [r7, #0]
 800341c:	683b      	ldr	r3, [r7, #0]

    GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 800341e:	2301      	movs	r3, #1
 8003420:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8003422:	2300      	movs	r3, #0
 8003424:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003426:	2302      	movs	r3, #2
 8003428:	613b      	str	r3, [r7, #16]

    for (int i = 0; i < NUM_RELAYS; i++) {
 800342a:	2300      	movs	r3, #0
 800342c:	617b      	str	r3, [r7, #20]
 800342e:	e01e      	b.n	800346e <Relay_Init+0x7a>
        GPIO_InitStruct.Pin = relays[i].pin;
 8003430:	4a14      	ldr	r2, [pc, #80]	@ (8003484 <Relay_Init+0x90>)
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	00db      	lsls	r3, r3, #3
 8003436:	4413      	add	r3, r2
 8003438:	889b      	ldrh	r3, [r3, #4]
 800343a:	607b      	str	r3, [r7, #4]
        HAL_GPIO_Init(relays[i].port, &GPIO_InitStruct);
 800343c:	4a11      	ldr	r2, [pc, #68]	@ (8003484 <Relay_Init+0x90>)
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003444:	1d3a      	adds	r2, r7, #4
 8003446:	4611      	mov	r1, r2
 8003448:	4618      	mov	r0, r3
 800344a:	f003 fa51 	bl	80068f0 <HAL_GPIO_Init>
        // Ensure relays are off initially
        HAL_GPIO_WritePin(relays[i].port, relays[i].pin,
 800344e:	4a0d      	ldr	r2, [pc, #52]	@ (8003484 <Relay_Init+0x90>)
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8003456:	4a0b      	ldr	r2, [pc, #44]	@ (8003484 <Relay_Init+0x90>)
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	00db      	lsls	r3, r3, #3
 800345c:	4413      	add	r3, r2
 800345e:	889b      	ldrh	r3, [r3, #4]
 8003460:	2200      	movs	r2, #0
 8003462:	4619      	mov	r1, r3
 8003464:	f003 fbdf 	bl	8006c26 <HAL_GPIO_WritePin>
    for (int i = 0; i < NUM_RELAYS; i++) {
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	3301      	adds	r3, #1
 800346c:	617b      	str	r3, [r7, #20]
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	2b02      	cmp	r3, #2
 8003472:	dddd      	ble.n	8003430 <Relay_Init+0x3c>
                          (RELAY_ACTIVE_STATE == GPIO_PIN_SET) ? GPIO_PIN_RESET : GPIO_PIN_SET);
    }
}
 8003474:	bf00      	nop
 8003476:	bf00      	nop
 8003478:	3718      	adds	r7, #24
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
 800347e:	bf00      	nop
 8003480:	40021000 	.word	0x40021000
 8003484:	0800ed7c 	.word	0x0800ed7c

08003488 <Relay_Set>:

void Relay_Set(uint8_t relay_no, bool on)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b082      	sub	sp, #8
 800348c:	af00      	add	r7, sp, #0
 800348e:	4603      	mov	r3, r0
 8003490:	460a      	mov	r2, r1
 8003492:	71fb      	strb	r3, [r7, #7]
 8003494:	4613      	mov	r3, r2
 8003496:	71bb      	strb	r3, [r7, #6]
    if (relay_no == 0 || relay_no > NUM_RELAYS) return;
 8003498:	79fb      	ldrb	r3, [r7, #7]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d012      	beq.n	80034c4 <Relay_Set+0x3c>
 800349e:	79fb      	ldrb	r3, [r7, #7]
 80034a0:	2b03      	cmp	r3, #3
 80034a2:	d80f      	bhi.n	80034c4 <Relay_Set+0x3c>

    HAL_GPIO_WritePin(relays[relay_no - 1].port,
 80034a4:	79fb      	ldrb	r3, [r7, #7]
 80034a6:	3b01      	subs	r3, #1
 80034a8:	4a08      	ldr	r2, [pc, #32]	@ (80034cc <Relay_Set+0x44>)
 80034aa:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
                      relays[relay_no - 1].pin,
 80034ae:	79fb      	ldrb	r3, [r7, #7]
 80034b0:	3b01      	subs	r3, #1
 80034b2:	4a06      	ldr	r2, [pc, #24]	@ (80034cc <Relay_Set+0x44>)
 80034b4:	00db      	lsls	r3, r3, #3
 80034b6:	4413      	add	r3, r2
 80034b8:	889b      	ldrh	r3, [r3, #4]
    HAL_GPIO_WritePin(relays[relay_no - 1].port,
 80034ba:	79ba      	ldrb	r2, [r7, #6]
 80034bc:	4619      	mov	r1, r3
 80034be:	f003 fbb2 	bl	8006c26 <HAL_GPIO_WritePin>
 80034c2:	e000      	b.n	80034c6 <Relay_Set+0x3e>
    if (relay_no == 0 || relay_no > NUM_RELAYS) return;
 80034c4:	bf00      	nop
                      on ? RELAY_ACTIVE_STATE :
                           (RELAY_ACTIVE_STATE == GPIO_PIN_SET ? GPIO_PIN_RESET : GPIO_PIN_SET));
}
 80034c6:	3708      	adds	r7, #8
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}
 80034cc:	0800ed7c 	.word	0x0800ed7c

080034d0 <RF_Init>:
    __HAL_TIM_SET_COUNTER(&htim3, 0);
    while (__HAL_TIM_GET_COUNTER(&htim3) < us);
}

// --- init RF pin (set low) ---
void RF_Init(void) {
 80034d0:	b580      	push	{r7, lr}
 80034d2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RF_DATA_GPIO_Port, RF_DATA_Pin, GPIO_PIN_RESET);
 80034d4:	2200      	movs	r2, #0
 80034d6:	2180      	movs	r1, #128	@ 0x80
 80034d8:	4802      	ldr	r0, [pc, #8]	@ (80034e4 <RF_Init+0x14>)
 80034da:	f003 fba4 	bl	8006c26 <HAL_GPIO_WritePin>
}
 80034de:	bf00      	nop
 80034e0:	bd80      	pop	{r7, pc}
 80034e2:	bf00      	nop
 80034e4:	40010c00 	.word	0x40010c00

080034e8 <RTC_EEPROM_Read>:
    printf(" EEPROM write complete\r\n");
    return true;
}

bool RTC_EEPROM_Read(uint16_t memAddr, uint8_t *data, uint16_t len)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b086      	sub	sp, #24
 80034ec:	af04      	add	r7, sp, #16
 80034ee:	4603      	mov	r3, r0
 80034f0:	6039      	str	r1, [r7, #0]
 80034f2:	80fb      	strh	r3, [r7, #6]
 80034f4:	4613      	mov	r3, r2
 80034f6:	80bb      	strh	r3, [r7, #4]
    if (memAddr + len > RTC_EEPROM_TOTAL_SIZE) return false;
 80034f8:	88fa      	ldrh	r2, [r7, #6]
 80034fa:	88bb      	ldrh	r3, [r7, #4]
 80034fc:	4413      	add	r3, r2
 80034fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003502:	dd01      	ble.n	8003508 <RTC_EEPROM_Read+0x20>
 8003504:	2300      	movs	r3, #0
 8003506:	e017      	b.n	8003538 <RTC_EEPROM_Read+0x50>

    if (HAL_I2C_Mem_Read(&hi2c2, RTC_EEPROM_ADDR,
 8003508:	88fa      	ldrh	r2, [r7, #6]
 800350a:	f04f 33ff 	mov.w	r3, #4294967295
 800350e:	9302      	str	r3, [sp, #8]
 8003510:	88bb      	ldrh	r3, [r7, #4]
 8003512:	9301      	str	r3, [sp, #4]
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	9300      	str	r3, [sp, #0]
 8003518:	2301      	movs	r3, #1
 800351a:	21ae      	movs	r1, #174	@ 0xae
 800351c:	4808      	ldr	r0, [pc, #32]	@ (8003540 <RTC_EEPROM_Read+0x58>)
 800351e:	f003 fed7 	bl	80072d0 <HAL_I2C_Mem_Read>
 8003522:	4603      	mov	r3, r0
 8003524:	2b00      	cmp	r3, #0
 8003526:	d006      	beq.n	8003536 <RTC_EEPROM_Read+0x4e>
                         memAddr, I2C_MEMADD_SIZE_8BIT,
                         data, len, HAL_MAX_DELAY) != HAL_OK)
    {
        printf(" EEPROM read failed @0x%04X\r\n", memAddr);
 8003528:	88fb      	ldrh	r3, [r7, #6]
 800352a:	4619      	mov	r1, r3
 800352c:	4805      	ldr	r0, [pc, #20]	@ (8003544 <RTC_EEPROM_Read+0x5c>)
 800352e:	f008 fed3 	bl	800c2d8 <iprintf>
        return false;
 8003532:	2300      	movs	r3, #0
 8003534:	e000      	b.n	8003538 <RTC_EEPROM_Read+0x50>
    }

    return true;
 8003536:	2301      	movs	r3, #1
}
 8003538:	4618      	mov	r0, r3
 800353a:	3708      	adds	r7, #8
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}
 8003540:	20000328 	.word	0x20000328
 8003544:	0800e7a0 	.word	0x0800e7a0

08003548 <rtc_crc16>:
   CONTROLLER STATE SAVE / LOAD
   ===================================================== */

/* Simple CRC16 (X25) */
static uint16_t rtc_crc16(const uint8_t *data, uint16_t len)
{
 8003548:	b480      	push	{r7}
 800354a:	b085      	sub	sp, #20
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
 8003550:	460b      	mov	r3, r1
 8003552:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8003554:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003558:	81fb      	strh	r3, [r7, #14]
    for (uint16_t i = 0; i < len; i++) {
 800355a:	2300      	movs	r3, #0
 800355c:	81bb      	strh	r3, [r7, #12]
 800355e:	e02a      	b.n	80035b6 <rtc_crc16+0x6e>
        crc ^= (uint16_t)data[i] << 8;
 8003560:	89bb      	ldrh	r3, [r7, #12]
 8003562:	687a      	ldr	r2, [r7, #4]
 8003564:	4413      	add	r3, r2
 8003566:	781b      	ldrb	r3, [r3, #0]
 8003568:	b21b      	sxth	r3, r3
 800356a:	021b      	lsls	r3, r3, #8
 800356c:	b21a      	sxth	r2, r3
 800356e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003572:	4053      	eors	r3, r2
 8003574:	b21b      	sxth	r3, r3
 8003576:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++)
 8003578:	2300      	movs	r3, #0
 800357a:	72fb      	strb	r3, [r7, #11]
 800357c:	e015      	b.n	80035aa <rtc_crc16+0x62>
            crc = (crc & 0x8000) ? (crc << 1) ^ 0x1021 : (crc << 1);
 800357e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003582:	2b00      	cmp	r3, #0
 8003584:	da0a      	bge.n	800359c <rtc_crc16+0x54>
 8003586:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800358a:	005b      	lsls	r3, r3, #1
 800358c:	b21b      	sxth	r3, r3
 800358e:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 8003592:	f083 0301 	eor.w	r3, r3, #1
 8003596:	b21b      	sxth	r3, r3
 8003598:	b29b      	uxth	r3, r3
 800359a:	e002      	b.n	80035a2 <rtc_crc16+0x5a>
 800359c:	89fb      	ldrh	r3, [r7, #14]
 800359e:	005b      	lsls	r3, r3, #1
 80035a0:	b29b      	uxth	r3, r3
 80035a2:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++)
 80035a4:	7afb      	ldrb	r3, [r7, #11]
 80035a6:	3301      	adds	r3, #1
 80035a8:	72fb      	strb	r3, [r7, #11]
 80035aa:	7afb      	ldrb	r3, [r7, #11]
 80035ac:	2b07      	cmp	r3, #7
 80035ae:	d9e6      	bls.n	800357e <rtc_crc16+0x36>
    for (uint16_t i = 0; i < len; i++) {
 80035b0:	89bb      	ldrh	r3, [r7, #12]
 80035b2:	3301      	adds	r3, #1
 80035b4:	81bb      	strh	r3, [r7, #12]
 80035b6:	89ba      	ldrh	r2, [r7, #12]
 80035b8:	887b      	ldrh	r3, [r7, #2]
 80035ba:	429a      	cmp	r2, r3
 80035bc:	d3d0      	bcc.n	8003560 <rtc_crc16+0x18>
    }
    return crc;
 80035be:	89fb      	ldrh	r3, [r7, #14]
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	3714      	adds	r7, #20
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bc80      	pop	{r7}
 80035c8:	4770      	bx	lr
	...

080035cc <RTC_LoadPersistentState>:
    return true;
}

/* Read structure back from EEPROM */
bool RTC_LoadPersistentState(RTC_PersistState *s)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b084      	sub	sp, #16
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
    if (!RTC_EEPROM_Read(0x0100, (uint8_t *)s, sizeof(*s))) {
 80035d4:	222a      	movs	r2, #42	@ 0x2a
 80035d6:	6879      	ldr	r1, [r7, #4]
 80035d8:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80035dc:	f7ff ff84 	bl	80034e8 <RTC_EEPROM_Read>
 80035e0:	4603      	mov	r3, r0
 80035e2:	f083 0301 	eor.w	r3, r3, #1
 80035e6:	b2db      	uxtb	r3, r3
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d004      	beq.n	80035f6 <RTC_LoadPersistentState+0x2a>
        printf(" Failed to read persistent state\r\n");
 80035ec:	4812      	ldr	r0, [pc, #72]	@ (8003638 <RTC_LoadPersistentState+0x6c>)
 80035ee:	f008 fedb 	bl	800c3a8 <puts>
        return false;
 80035f2:	2300      	movs	r3, #0
 80035f4:	e01b      	b.n	800362e <RTC_LoadPersistentState+0x62>
    }

    uint16_t c = rtc_crc16((uint8_t *)s, sizeof(*s) - 2);
 80035f6:	2128      	movs	r1, #40	@ 0x28
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	f7ff ffa5 	bl	8003548 <rtc_crc16>
 80035fe:	4603      	mov	r3, r0
 8003600:	81fb      	strh	r3, [r7, #14]
    if (c != s->crc) {
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003606:	89fa      	ldrh	r2, [r7, #14]
 8003608:	429a      	cmp	r2, r3
 800360a:	d009      	beq.n	8003620 <RTC_LoadPersistentState+0x54>
        printf(" CRC mismatch in saved state (stored=%04X calc=%04X)\r\n", s->crc, c);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003610:	4619      	mov	r1, r3
 8003612:	89fb      	ldrh	r3, [r7, #14]
 8003614:	461a      	mov	r2, r3
 8003616:	4809      	ldr	r0, [pc, #36]	@ (800363c <RTC_LoadPersistentState+0x70>)
 8003618:	f008 fe5e 	bl	800c2d8 <iprintf>
        return false;
 800361c:	2300      	movs	r3, #0
 800361e:	e006      	b.n	800362e <RTC_LoadPersistentState+0x62>
    }

    printf(" Loaded persistent state (mode=%u)\r\n", s->mode);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	781b      	ldrb	r3, [r3, #0]
 8003624:	4619      	mov	r1, r3
 8003626:	4806      	ldr	r0, [pc, #24]	@ (8003640 <RTC_LoadPersistentState+0x74>)
 8003628:	f008 fe56 	bl	800c2d8 <iprintf>
    return true;
 800362c:	2301      	movs	r3, #1
}
 800362e:	4618      	mov	r0, r3
 8003630:	3710      	adds	r7, #16
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	0800e814 	.word	0x0800e814
 800363c:	0800e83c 	.word	0x0800e83c
 8003640:	0800e87c 	.word	0x0800e87c

08003644 <bcd2dec>:
/* Selected I2C address (HAL 8-bit) after probe */
static uint16_t s_rtc_addr = 0;

/* ---------- helpers ---------- */
static uint8_t dec2bcd(uint8_t v) { return (uint8_t)(((v / 10) << 4) | (v % 10)); }
static uint8_t bcd2dec(uint8_t v) { return (uint8_t)(((v >> 4) * 10) + (v & 0x0F)); }
 8003644:	b480      	push	{r7}
 8003646:	b083      	sub	sp, #12
 8003648:	af00      	add	r7, sp, #0
 800364a:	4603      	mov	r3, r0
 800364c:	71fb      	strb	r3, [r7, #7]
 800364e:	79fb      	ldrb	r3, [r7, #7]
 8003650:	091b      	lsrs	r3, r3, #4
 8003652:	b2db      	uxtb	r3, r3
 8003654:	461a      	mov	r2, r3
 8003656:	0092      	lsls	r2, r2, #2
 8003658:	4413      	add	r3, r2
 800365a:	005b      	lsls	r3, r3, #1
 800365c:	b2da      	uxtb	r2, r3
 800365e:	79fb      	ldrb	r3, [r7, #7]
 8003660:	f003 030f 	and.w	r3, r3, #15
 8003664:	b2db      	uxtb	r3, r3
 8003666:	4413      	add	r3, r2
 8003668:	b2db      	uxtb	r3, r3
 800366a:	4618      	mov	r0, r3
 800366c:	370c      	adds	r7, #12
 800366e:	46bd      	mov	sp, r7
 8003670:	bc80      	pop	{r7}
 8003672:	4770      	bx	lr

08003674 <RTC_Init>:
    return (w == 0) ? 7 : w;          /* 7=Sunday */
}

/* ---------- probe + init ---------- */
void RTC_Init(void)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b086      	sub	sp, #24
 8003678:	af04      	add	r7, sp, #16
    /* Probe 0x68 first, then 0x57 */
    if (HAL_I2C_IsDeviceReady(&hi2c2, DS3231_ADDR_68, 2, 50) == HAL_OK) {
 800367a:	2332      	movs	r3, #50	@ 0x32
 800367c:	2202      	movs	r2, #2
 800367e:	21d0      	movs	r1, #208	@ 0xd0
 8003680:	4827      	ldr	r0, [pc, #156]	@ (8003720 <RTC_Init+0xac>)
 8003682:	f004 f899 	bl	80077b8 <HAL_I2C_IsDeviceReady>
 8003686:	4603      	mov	r3, r0
 8003688:	2b00      	cmp	r3, #0
 800368a:	d106      	bne.n	800369a <RTC_Init+0x26>
        s_rtc_addr = DS3231_ADDR_68;
 800368c:	4b25      	ldr	r3, [pc, #148]	@ (8003724 <RTC_Init+0xb0>)
 800368e:	22d0      	movs	r2, #208	@ 0xd0
 8003690:	801a      	strh	r2, [r3, #0]
        printf(" DS3231 RTC detected at 0x68\r\n");
 8003692:	4825      	ldr	r0, [pc, #148]	@ (8003728 <RTC_Init+0xb4>)
 8003694:	f008 fe88 	bl	800c3a8 <puts>
 8003698:	e016      	b.n	80036c8 <RTC_Init+0x54>
    } else if (HAL_I2C_IsDeviceReady(&hi2c2, DS3231_ADDR_57, 2, 50) == HAL_OK) {
 800369a:	2332      	movs	r3, #50	@ 0x32
 800369c:	2202      	movs	r2, #2
 800369e:	21ae      	movs	r1, #174	@ 0xae
 80036a0:	481f      	ldr	r0, [pc, #124]	@ (8003720 <RTC_Init+0xac>)
 80036a2:	f004 f889 	bl	80077b8 <HAL_I2C_IsDeviceReady>
 80036a6:	4603      	mov	r3, r0
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d106      	bne.n	80036ba <RTC_Init+0x46>
        s_rtc_addr = DS3231_ADDR_57;
 80036ac:	4b1d      	ldr	r3, [pc, #116]	@ (8003724 <RTC_Init+0xb0>)
 80036ae:	22ae      	movs	r2, #174	@ 0xae
 80036b0:	801a      	strh	r2, [r3, #0]
        printf(" RTC EEPROM (0x57) detected\r\n");
 80036b2:	481e      	ldr	r0, [pc, #120]	@ (800372c <RTC_Init+0xb8>)
 80036b4:	f008 fe78 	bl	800c3a8 <puts>
 80036b8:	e006      	b.n	80036c8 <RTC_Init+0x54>
    } else {
        s_rtc_addr = 0;
 80036ba:	4b1a      	ldr	r3, [pc, #104]	@ (8003724 <RTC_Init+0xb0>)
 80036bc:	2200      	movs	r2, #0
 80036be:	801a      	strh	r2, [r3, #0]
        printf(" No RTC or EEPROM found on I2C2\r\n");
 80036c0:	481b      	ldr	r0, [pc, #108]	@ (8003730 <RTC_Init+0xbc>)
 80036c2:	f008 fe71 	bl	800c3a8 <puts>
 80036c6:	e027      	b.n	8003718 <RTC_Init+0xa4>
        return;
    }

    /* Clear CH (clock halt) bit if set (seconds @ reg 0x00, bit7) */
    uint8_t sec;
    if (HAL_I2C_Mem_Read(&hi2c2, s_rtc_addr, 0x00, 1, &sec, 1, HAL_MAX_DELAY) == HAL_OK) {
 80036c8:	4b16      	ldr	r3, [pc, #88]	@ (8003724 <RTC_Init+0xb0>)
 80036ca:	8819      	ldrh	r1, [r3, #0]
 80036cc:	f04f 33ff 	mov.w	r3, #4294967295
 80036d0:	9302      	str	r3, [sp, #8]
 80036d2:	2301      	movs	r3, #1
 80036d4:	9301      	str	r3, [sp, #4]
 80036d6:	1dfb      	adds	r3, r7, #7
 80036d8:	9300      	str	r3, [sp, #0]
 80036da:	2301      	movs	r3, #1
 80036dc:	2200      	movs	r2, #0
 80036de:	4810      	ldr	r0, [pc, #64]	@ (8003720 <RTC_Init+0xac>)
 80036e0:	f003 fdf6 	bl	80072d0 <HAL_I2C_Mem_Read>
 80036e4:	4603      	mov	r3, r0
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d116      	bne.n	8003718 <RTC_Init+0xa4>
        if (sec & 0x80u) {
 80036ea:	79fb      	ldrb	r3, [r7, #7]
 80036ec:	b25b      	sxtb	r3, r3
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	da12      	bge.n	8003718 <RTC_Init+0xa4>
            sec &= 0x7Fu;
 80036f2:	79fb      	ldrb	r3, [r7, #7]
 80036f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	71fb      	strb	r3, [r7, #7]
            (void)HAL_I2C_Mem_Write(&hi2c2, s_rtc_addr, 0x00, 1, &sec, 1, HAL_MAX_DELAY);
 80036fc:	4b09      	ldr	r3, [pc, #36]	@ (8003724 <RTC_Init+0xb0>)
 80036fe:	8819      	ldrh	r1, [r3, #0]
 8003700:	f04f 33ff 	mov.w	r3, #4294967295
 8003704:	9302      	str	r3, [sp, #8]
 8003706:	2301      	movs	r3, #1
 8003708:	9301      	str	r3, [sp, #4]
 800370a:	1dfb      	adds	r3, r7, #7
 800370c:	9300      	str	r3, [sp, #0]
 800370e:	2301      	movs	r3, #1
 8003710:	2200      	movs	r2, #0
 8003712:	4803      	ldr	r0, [pc, #12]	@ (8003720 <RTC_Init+0xac>)
 8003714:	f003 fce2 	bl	80070dc <HAL_I2C_Mem_Write>
        }
    }
}
 8003718:	3708      	adds	r7, #8
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
 800371e:	bf00      	nop
 8003720:	20000328 	.word	0x20000328
 8003724:	20000540 	.word	0x20000540
 8003728:	0800e8a8 	.word	0x0800e8a8
 800372c:	0800e8cc 	.word	0x0800e8cc
 8003730:	0800e8ec 	.word	0x0800e8ec

08003734 <RTC_GetTimeDate>:
    RTC_SetTimeDate(sec, min, hour, dow, dom, month, year);
}

/* ---------- read time/date ---------- */
void RTC_GetTimeDate(void)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b088      	sub	sp, #32
 8003738:	af04      	add	r7, sp, #16
    if (!s_rtc_addr) return;
 800373a:	4b4a      	ldr	r3, [pc, #296]	@ (8003864 <RTC_GetTimeDate+0x130>)
 800373c:	881b      	ldrh	r3, [r3, #0]
 800373e:	2b00      	cmp	r3, #0
 8003740:	f000 8089 	beq.w	8003856 <RTC_GetTimeDate+0x122>

    uint8_t r[7];
    if (HAL_I2C_Mem_Read(&hi2c2, s_rtc_addr, 0x00, 1, r, 7, HAL_MAX_DELAY) != HAL_OK)
 8003744:	4b47      	ldr	r3, [pc, #284]	@ (8003864 <RTC_GetTimeDate+0x130>)
 8003746:	8819      	ldrh	r1, [r3, #0]
 8003748:	f04f 33ff 	mov.w	r3, #4294967295
 800374c:	9302      	str	r3, [sp, #8]
 800374e:	2307      	movs	r3, #7
 8003750:	9301      	str	r3, [sp, #4]
 8003752:	1d3b      	adds	r3, r7, #4
 8003754:	9300      	str	r3, [sp, #0]
 8003756:	2301      	movs	r3, #1
 8003758:	2200      	movs	r2, #0
 800375a:	4843      	ldr	r0, [pc, #268]	@ (8003868 <RTC_GetTimeDate+0x134>)
 800375c:	f003 fdb8 	bl	80072d0 <HAL_I2C_Mem_Read>
 8003760:	4603      	mov	r3, r0
 8003762:	2b00      	cmp	r3, #0
 8003764:	d179      	bne.n	800385a <RTC_GetTimeDate+0x126>
        return;

    time.seconds = bcd2dec(r[0] & 0x7Fu);
 8003766:	793b      	ldrb	r3, [r7, #4]
 8003768:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800376c:	b2db      	uxtb	r3, r3
 800376e:	4618      	mov	r0, r3
 8003770:	f7ff ff68 	bl	8003644 <bcd2dec>
 8003774:	4603      	mov	r3, r0
 8003776:	461a      	mov	r2, r3
 8003778:	4b3c      	ldr	r3, [pc, #240]	@ (800386c <RTC_GetTimeDate+0x138>)
 800377a:	701a      	strb	r2, [r3, #0]
    time.minutes = bcd2dec(r[1] & 0x7Fu);
 800377c:	797b      	ldrb	r3, [r7, #5]
 800377e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003782:	b2db      	uxtb	r3, r3
 8003784:	4618      	mov	r0, r3
 8003786:	f7ff ff5d 	bl	8003644 <bcd2dec>
 800378a:	4603      	mov	r3, r0
 800378c:	461a      	mov	r2, r3
 800378e:	4b37      	ldr	r3, [pc, #220]	@ (800386c <RTC_GetTimeDate+0x138>)
 8003790:	705a      	strb	r2, [r3, #1]

    if (r[2] & 0x40u) {
 8003792:	79bb      	ldrb	r3, [r7, #6]
 8003794:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003798:	2b00      	cmp	r3, #0
 800379a:	d025      	beq.n	80037e8 <RTC_GetTimeDate+0xb4>
        uint8_t hr12 = bcd2dec(r[2] & 0x1Fu);
 800379c:	79bb      	ldrb	r3, [r7, #6]
 800379e:	f003 031f 	and.w	r3, r3, #31
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	4618      	mov	r0, r3
 80037a6:	f7ff ff4d 	bl	8003644 <bcd2dec>
 80037aa:	4603      	mov	r3, r0
 80037ac:	73fb      	strb	r3, [r7, #15]
        uint8_t pm   = (r[2] & 0x20u) ? 1u : 0u;
 80037ae:	79bb      	ldrb	r3, [r7, #6]
 80037b0:	095b      	lsrs	r3, r3, #5
 80037b2:	b2db      	uxtb	r3, r3
 80037b4:	f003 0301 	and.w	r3, r3, #1
 80037b8:	73bb      	strb	r3, [r7, #14]
        if (hr12 == 12)
 80037ba:	7bfb      	ldrb	r3, [r7, #15]
 80037bc:	2b0c      	cmp	r3, #12
 80037be:	d108      	bne.n	80037d2 <RTC_GetTimeDate+0x9e>
            time.hour = pm ? 12 : 0;
 80037c0:	7bbb      	ldrb	r3, [r7, #14]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d001      	beq.n	80037ca <RTC_GetTimeDate+0x96>
 80037c6:	220c      	movs	r2, #12
 80037c8:	e000      	b.n	80037cc <RTC_GetTimeDate+0x98>
 80037ca:	2200      	movs	r2, #0
 80037cc:	4b27      	ldr	r3, [pc, #156]	@ (800386c <RTC_GetTimeDate+0x138>)
 80037ce:	709a      	strb	r2, [r3, #2]
 80037d0:	e015      	b.n	80037fe <RTC_GetTimeDate+0xca>
        else
            time.hour = pm ? (hr12 + 12) : hr12;
 80037d2:	7bbb      	ldrb	r3, [r7, #14]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d003      	beq.n	80037e0 <RTC_GetTimeDate+0xac>
 80037d8:	7bfb      	ldrb	r3, [r7, #15]
 80037da:	330c      	adds	r3, #12
 80037dc:	b2db      	uxtb	r3, r3
 80037de:	e000      	b.n	80037e2 <RTC_GetTimeDate+0xae>
 80037e0:	7bfb      	ldrb	r3, [r7, #15]
 80037e2:	4a22      	ldr	r2, [pc, #136]	@ (800386c <RTC_GetTimeDate+0x138>)
 80037e4:	7093      	strb	r3, [r2, #2]
 80037e6:	e00a      	b.n	80037fe <RTC_GetTimeDate+0xca>
    } else {
        time.hour = bcd2dec(r[2] & 0x3Fu);
 80037e8:	79bb      	ldrb	r3, [r7, #6]
 80037ea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	4618      	mov	r0, r3
 80037f2:	f7ff ff27 	bl	8003644 <bcd2dec>
 80037f6:	4603      	mov	r3, r0
 80037f8:	461a      	mov	r2, r3
 80037fa:	4b1c      	ldr	r3, [pc, #112]	@ (800386c <RTC_GetTimeDate+0x138>)
 80037fc:	709a      	strb	r2, [r3, #2]
    }

    time.dayofweek  = bcd2dec(r[3] & 0x07u);
 80037fe:	79fb      	ldrb	r3, [r7, #7]
 8003800:	f003 0307 	and.w	r3, r3, #7
 8003804:	b2db      	uxtb	r3, r3
 8003806:	4618      	mov	r0, r3
 8003808:	f7ff ff1c 	bl	8003644 <bcd2dec>
 800380c:	4603      	mov	r3, r0
 800380e:	461a      	mov	r2, r3
 8003810:	4b16      	ldr	r3, [pc, #88]	@ (800386c <RTC_GetTimeDate+0x138>)
 8003812:	70da      	strb	r2, [r3, #3]
    time.dayofmonth = bcd2dec(r[4] & 0x3Fu);
 8003814:	7a3b      	ldrb	r3, [r7, #8]
 8003816:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800381a:	b2db      	uxtb	r3, r3
 800381c:	4618      	mov	r0, r3
 800381e:	f7ff ff11 	bl	8003644 <bcd2dec>
 8003822:	4603      	mov	r3, r0
 8003824:	461a      	mov	r2, r3
 8003826:	4b11      	ldr	r3, [pc, #68]	@ (800386c <RTC_GetTimeDate+0x138>)
 8003828:	711a      	strb	r2, [r3, #4]
    time.month      = bcd2dec(r[5] & 0x1Fu);
 800382a:	7a7b      	ldrb	r3, [r7, #9]
 800382c:	f003 031f 	and.w	r3, r3, #31
 8003830:	b2db      	uxtb	r3, r3
 8003832:	4618      	mov	r0, r3
 8003834:	f7ff ff06 	bl	8003644 <bcd2dec>
 8003838:	4603      	mov	r3, r0
 800383a:	461a      	mov	r2, r3
 800383c:	4b0b      	ldr	r3, [pc, #44]	@ (800386c <RTC_GetTimeDate+0x138>)
 800383e:	715a      	strb	r2, [r3, #5]
    time.year       = 2000u + bcd2dec(r[6]);
 8003840:	7abb      	ldrb	r3, [r7, #10]
 8003842:	4618      	mov	r0, r3
 8003844:	f7ff fefe 	bl	8003644 <bcd2dec>
 8003848:	4603      	mov	r3, r0
 800384a:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 800384e:	b29a      	uxth	r2, r3
 8003850:	4b06      	ldr	r3, [pc, #24]	@ (800386c <RTC_GetTimeDate+0x138>)
 8003852:	80da      	strh	r2, [r3, #6]
 8003854:	e002      	b.n	800385c <RTC_GetTimeDate+0x128>
    if (!s_rtc_addr) return;
 8003856:	bf00      	nop
 8003858:	e000      	b.n	800385c <RTC_GetTimeDate+0x128>
        return;
 800385a:	bf00      	nop
}
 800385c:	3710      	adds	r7, #16
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}
 8003862:	bf00      	nop
 8003864:	20000540 	.word	0x20000540
 8003868:	20000328 	.word	0x20000328
 800386c:	20000538 	.word	0x20000538

08003870 <refreshInactivityTimer>:

/* ================================================================
   HELPERS
   ================================================================ */

static inline void refreshInactivityTimer(void){
 8003870:	b580      	push	{r7, lr}
 8003872:	af00      	add	r7, sp, #0
    lastUserAction = HAL_GetTick();
 8003874:	f002 f876 	bl	8005964 <HAL_GetTick>
 8003878:	4603      	mov	r3, r0
 800387a:	4a02      	ldr	r2, [pc, #8]	@ (8003884 <refreshInactivityTimer+0x14>)
 800387c:	6013      	str	r3, [r2, #0]
}
 800387e:	bf00      	nop
 8003880:	bd80      	pop	{r7, pc}
 8003882:	bf00      	nop
 8003884:	2000054c 	.word	0x2000054c

08003888 <Screen_Init>:
/* ================================================================
   SCREEN INIT
   ================================================================ */

void Screen_Init(void)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b082      	sub	sp, #8
 800388c:	af00      	add	r7, sp, #0
    lcd_init();
 800388e:	f7fe fa4a 	bl	8001d26 <lcd_init>
    ui = UI_WELCOME;
 8003892:	4b1a      	ldr	r3, [pc, #104]	@ (80038fc <Screen_Init+0x74>)
 8003894:	2200      	movs	r2, #0
 8003896:	701a      	strb	r2, [r3, #0]
    lastLcdUpdateTime = HAL_GetTick();
 8003898:	f002 f864 	bl	8005964 <HAL_GetTick>
 800389c:	4603      	mov	r3, r0
 800389e:	4a18      	ldr	r2, [pc, #96]	@ (8003900 <Screen_Init+0x78>)
 80038a0:	6013      	str	r3, [r2, #0]
    screenNeedsRefresh = true;
 80038a2:	4b18      	ldr	r3, [pc, #96]	@ (8003904 <Screen_Init+0x7c>)
 80038a4:	2201      	movs	r2, #1
 80038a6:	701a      	strb	r2, [r3, #0]
    cursorVisible = true;
 80038a8:	4b17      	ldr	r3, [pc, #92]	@ (8003908 <Screen_Init+0x80>)
 80038aa:	2201      	movs	r2, #1
 80038ac:	701a      	strb	r2, [r3, #0]

    for (int i=0;i<4;i++){
 80038ae:	2300      	movs	r3, #0
 80038b0:	607b      	str	r3, [r7, #4]
 80038b2:	e00c      	b.n	80038ce <Screen_Init+0x46>
        sw_press_start[i] = 0;
 80038b4:	4a15      	ldr	r2, [pc, #84]	@ (800390c <Screen_Init+0x84>)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2100      	movs	r1, #0
 80038ba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        sw_long_issued[i] = false;
 80038be:	4a14      	ldr	r2, [pc, #80]	@ (8003910 <Screen_Init+0x88>)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	4413      	add	r3, r2
 80038c4:	2200      	movs	r2, #0
 80038c6:	701a      	strb	r2, [r3, #0]
    for (int i=0;i<4;i++){
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	3301      	adds	r3, #1
 80038cc:	607b      	str	r3, [r7, #4]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2b03      	cmp	r3, #3
 80038d2:	ddef      	ble.n	80038b4 <Screen_Init+0x2c>
    }

    lcd_clear();
 80038d4:	f7fe f9e3 	bl	8001c9e <lcd_clear>
    lcd_put_cur(0,0);
 80038d8:	2100      	movs	r1, #0
 80038da:	2000      	movs	r0, #0
 80038dc:	f7fe f9ec 	bl	8001cb8 <lcd_put_cur>
    lcd_send_string("   HELONIX");
 80038e0:	480c      	ldr	r0, [pc, #48]	@ (8003914 <Screen_Init+0x8c>)
 80038e2:	f7fe fa0b 	bl	8001cfc <lcd_send_string>
    lcd_put_cur(1,0);
 80038e6:	2100      	movs	r1, #0
 80038e8:	2001      	movs	r0, #1
 80038ea:	f7fe f9e5 	bl	8001cb8 <lcd_put_cur>
    lcd_send_string(" IntelligentSys");
 80038ee:	480a      	ldr	r0, [pc, #40]	@ (8003918 <Screen_Init+0x90>)
 80038f0:	f7fe fa04 	bl	8001cfc <lcd_send_string>
}
 80038f4:	bf00      	nop
 80038f6:	3708      	adds	r7, #8
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bd80      	pop	{r7, pc}
 80038fc:	20000542 	.word	0x20000542
 8003900:	20000548 	.word	0x20000548
 8003904:	20000543 	.word	0x20000543
 8003908:	20000019 	.word	0x20000019
 800390c:	20000550 	.word	0x20000550
 8003910:	20000560 	.word	0x20000560
 8003914:	0800e960 	.word	0x0800e960
 8003918:	0800e96c 	.word	0x0800e96c

0800391c <lcd_line>:

/* ================================================================
   LCD Output Formatting
   ================================================================ */

static inline void lcd_line(uint8_t row, const char* s){
 800391c:	b580      	push	{r7, lr}
 800391e:	b088      	sub	sp, #32
 8003920:	af00      	add	r7, sp, #0
 8003922:	4603      	mov	r3, r0
 8003924:	6039      	str	r1, [r7, #0]
 8003926:	71fb      	strb	r3, [r7, #7]
    char buf[17];
    snprintf(buf, sizeof(buf), "%-16.16s", s);
 8003928:	f107 000c 	add.w	r0, r7, #12
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	4a09      	ldr	r2, [pc, #36]	@ (8003954 <lcd_line+0x38>)
 8003930:	2111      	movs	r1, #17
 8003932:	f008 fd41 	bl	800c3b8 <sniprintf>
    lcd_put_cur(row, 0);
 8003936:	79fb      	ldrb	r3, [r7, #7]
 8003938:	2100      	movs	r1, #0
 800393a:	4618      	mov	r0, r3
 800393c:	f7fe f9bc 	bl	8001cb8 <lcd_put_cur>
    lcd_send_string(buf);
 8003940:	f107 030c 	add.w	r3, r7, #12
 8003944:	4618      	mov	r0, r3
 8003946:	f7fe f9d9 	bl	8001cfc <lcd_send_string>
}
 800394a:	bf00      	nop
 800394c:	3720      	adds	r7, #32
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	0800e97c 	.word	0x0800e97c

08003958 <lcd_line0>:

static inline void lcd_line0(const char* s){ lcd_line(0,s); }
 8003958:	b580      	push	{r7, lr}
 800395a:	b082      	sub	sp, #8
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
 8003960:	6879      	ldr	r1, [r7, #4]
 8003962:	2000      	movs	r0, #0
 8003964:	f7ff ffda 	bl	800391c <lcd_line>
 8003968:	bf00      	nop
 800396a:	3708      	adds	r7, #8
 800396c:	46bd      	mov	sp, r7
 800396e:	bd80      	pop	{r7, pc}

08003970 <lcd_line1>:
static inline void lcd_line1(const char* s){ lcd_line(1,s); }
 8003970:	b580      	push	{r7, lr}
 8003972:	b082      	sub	sp, #8
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
 8003978:	6879      	ldr	r1, [r7, #4]
 800397a:	2001      	movs	r0, #1
 800397c:	f7ff ffce 	bl	800391c <lcd_line>
 8003980:	bf00      	nop
 8003982:	3708      	adds	r7, #8
 8003984:	46bd      	mov	sp, r7
 8003986:	bd80      	pop	{r7, pc}

08003988 <lcd_val_next>:

static inline void lcd_val_next(uint16_t v){
 8003988:	b580      	push	{r7, lr}
 800398a:	b088      	sub	sp, #32
 800398c:	af00      	add	r7, sp, #0
 800398e:	4603      	mov	r3, r0
 8003990:	80fb      	strh	r3, [r7, #6]
    char buf[17];
    snprintf(buf,sizeof(buf),"val:%03u   Next>",v);
 8003992:	88fb      	ldrh	r3, [r7, #6]
 8003994:	f107 000c 	add.w	r0, r7, #12
 8003998:	4a06      	ldr	r2, [pc, #24]	@ (80039b4 <lcd_val_next+0x2c>)
 800399a:	2111      	movs	r1, #17
 800399c:	f008 fd0c 	bl	800c3b8 <sniprintf>
    lcd_line1(buf);
 80039a0:	f107 030c 	add.w	r3, r7, #12
 80039a4:	4618      	mov	r0, r3
 80039a6:	f7ff ffe3 	bl	8003970 <lcd_line1>
}
 80039aa:	bf00      	nop
 80039ac:	3720      	adds	r7, #32
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}
 80039b2:	bf00      	nop
 80039b4:	0800e988 	.word	0x0800e988

080039b8 <show_welcome>:

/* ================================================================
   SCREENS
   ================================================================ */

static void show_welcome(void){
 80039b8:	b580      	push	{r7, lr}
 80039ba:	af00      	add	r7, sp, #0
    lcd_clear();
 80039bc:	f7fe f96f 	bl	8001c9e <lcd_clear>
    lcd_line0("   HELONIX");
 80039c0:	4803      	ldr	r0, [pc, #12]	@ (80039d0 <show_welcome+0x18>)
 80039c2:	f7ff ffc9 	bl	8003958 <lcd_line0>
    lcd_line1(" IntelligentSys");
 80039c6:	4803      	ldr	r0, [pc, #12]	@ (80039d4 <show_welcome+0x1c>)
 80039c8:	f7ff ffd2 	bl	8003970 <lcd_line1>
}
 80039cc:	bf00      	nop
 80039ce:	bd80      	pop	{r7, pc}
 80039d0:	0800e960 	.word	0x0800e960
 80039d4:	0800e96c 	.word	0x0800e96c

080039d8 <show_dash>:

/* ---------------- DASHBOARD ---------------- */

static void show_dash(void){
 80039d8:	b580      	push	{r7, lr}
 80039da:	b092      	sub	sp, #72	@ 0x48
 80039dc:	af02      	add	r7, sp, #8
    char l0[17], l1[17];

    /* Motor */
    const char* motor = Motor_GetStatus() ? "ON " : "OFF";
 80039de:	f7ff f89f 	bl	8002b20 <Motor_GetStatus>
 80039e2:	4603      	mov	r3, r0
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d001      	beq.n	80039ec <show_dash+0x14>
 80039e8:	4b43      	ldr	r3, [pc, #268]	@ (8003af8 <show_dash+0x120>)
 80039ea:	e000      	b.n	80039ee <show_dash+0x16>
 80039ec:	4b43      	ldr	r3, [pc, #268]	@ (8003afc <show_dash+0x124>)
 80039ee:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Mode text with AUTO fix */
    const char* mode = "IDLE";
 80039f0:	4b43      	ldr	r3, [pc, #268]	@ (8003b00 <show_dash+0x128>)
 80039f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (manualActive)          mode = "MANUAL";
 80039f4:	4b43      	ldr	r3, [pc, #268]	@ (8003b04 <show_dash+0x12c>)
 80039f6:	781b      	ldrb	r3, [r3, #0]
 80039f8:	b2db      	uxtb	r3, r3
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d002      	beq.n	8003a04 <show_dash+0x2c>
 80039fe:	4b42      	ldr	r3, [pc, #264]	@ (8003b08 <show_dash+0x130>)
 8003a00:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003a02:	e026      	b.n	8003a52 <show_dash+0x7a>
    else if (semiAutoActive)   mode = "SEMI";
 8003a04:	4b41      	ldr	r3, [pc, #260]	@ (8003b0c <show_dash+0x134>)
 8003a06:	781b      	ldrb	r3, [r3, #0]
 8003a08:	b2db      	uxtb	r3, r3
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d002      	beq.n	8003a14 <show_dash+0x3c>
 8003a0e:	4b40      	ldr	r3, [pc, #256]	@ (8003b10 <show_dash+0x138>)
 8003a10:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003a12:	e01e      	b.n	8003a52 <show_dash+0x7a>
    else if (timerActive)      mode = "TIMER";
 8003a14:	4b3f      	ldr	r3, [pc, #252]	@ (8003b14 <show_dash+0x13c>)
 8003a16:	781b      	ldrb	r3, [r3, #0]
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d002      	beq.n	8003a24 <show_dash+0x4c>
 8003a1e:	4b3e      	ldr	r3, [pc, #248]	@ (8003b18 <show_dash+0x140>)
 8003a20:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003a22:	e016      	b.n	8003a52 <show_dash+0x7a>
    else if (countdownActive)  mode = "CD";
 8003a24:	4b3d      	ldr	r3, [pc, #244]	@ (8003b1c <show_dash+0x144>)
 8003a26:	781b      	ldrb	r3, [r3, #0]
 8003a28:	b2db      	uxtb	r3, r3
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d002      	beq.n	8003a34 <show_dash+0x5c>
 8003a2e:	4b3c      	ldr	r3, [pc, #240]	@ (8003b20 <show_dash+0x148>)
 8003a30:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003a32:	e00e      	b.n	8003a52 <show_dash+0x7a>
    else if (twistActive)      mode = "TWIST";
 8003a34:	4b3b      	ldr	r3, [pc, #236]	@ (8003b24 <show_dash+0x14c>)
 8003a36:	781b      	ldrb	r3, [r3, #0]
 8003a38:	b2db      	uxtb	r3, r3
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d002      	beq.n	8003a44 <show_dash+0x6c>
 8003a3e:	4b3a      	ldr	r3, [pc, #232]	@ (8003b28 <show_dash+0x150>)
 8003a40:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003a42:	e006      	b.n	8003a52 <show_dash+0x7a>
    else if (autoActive)       mode = "AUTO";   // FIXED
 8003a44:	4b39      	ldr	r3, [pc, #228]	@ (8003b2c <show_dash+0x154>)
 8003a46:	781b      	ldrb	r3, [r3, #0]
 8003a48:	b2db      	uxtb	r3, r3
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d001      	beq.n	8003a52 <show_dash+0x7a>
 8003a4e:	4b38      	ldr	r3, [pc, #224]	@ (8003b30 <show_dash+0x158>)
 8003a50:	63fb      	str	r3, [r7, #60]	@ 0x3c

    snprintf(l0,sizeof(l0),"M:%s %s",motor,mode);
 8003a52:	f107 0018 	add.w	r0, r7, #24
 8003a56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a58:	9300      	str	r3, [sp, #0]
 8003a5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a5c:	4a35      	ldr	r2, [pc, #212]	@ (8003b34 <show_dash+0x15c>)
 8003a5e:	2111      	movs	r1, #17
 8003a60:	f008 fcaa 	bl	800c3b8 <sniprintf>

    /* Water level */
    int submerged = 0;
 8003a64:	2300      	movs	r3, #0
 8003a66:	63bb      	str	r3, [r7, #56]	@ 0x38
    for (int i=1;i<=5;i++){
 8003a68:	2301      	movs	r3, #1
 8003a6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a6c:	e012      	b.n	8003a94 <show_dash+0xbc>
        if (adcData.voltages[i] < 0.1f)
 8003a6e:	4a32      	ldr	r2, [pc, #200]	@ (8003b38 <show_dash+0x160>)
 8003a70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a72:	3302      	adds	r3, #2
 8003a74:	009b      	lsls	r3, r3, #2
 8003a76:	4413      	add	r3, r2
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	4930      	ldr	r1, [pc, #192]	@ (8003b3c <show_dash+0x164>)
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f7fd fab9 	bl	8000ff4 <__aeabi_fcmplt>
 8003a82:	4603      	mov	r3, r0
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d002      	beq.n	8003a8e <show_dash+0xb6>
            submerged++;
 8003a88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a8a:	3301      	adds	r3, #1
 8003a8c:	63bb      	str	r3, [r7, #56]	@ 0x38
    for (int i=1;i<=5;i++){
 8003a8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a90:	3301      	adds	r3, #1
 8003a92:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a96:	2b05      	cmp	r3, #5
 8003a98:	dde9      	ble.n	8003a6e <show_dash+0x96>
    }

    const char* level =
        (submerged>=5)?"100%":
 8003a9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a9c:	2b04      	cmp	r3, #4
 8003a9e:	dc15      	bgt.n	8003acc <show_dash+0xf4>
 8003aa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003aa2:	2b04      	cmp	r3, #4
 8003aa4:	d010      	beq.n	8003ac8 <show_dash+0xf0>
 8003aa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003aa8:	2b03      	cmp	r3, #3
 8003aaa:	d00b      	beq.n	8003ac4 <show_dash+0xec>
 8003aac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003aae:	2b02      	cmp	r3, #2
 8003ab0:	d006      	beq.n	8003ac0 <show_dash+0xe8>
 8003ab2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	d101      	bne.n	8003abc <show_dash+0xe4>
 8003ab8:	4b21      	ldr	r3, [pc, #132]	@ (8003b40 <show_dash+0x168>)
 8003aba:	e008      	b.n	8003ace <show_dash+0xf6>
 8003abc:	4b21      	ldr	r3, [pc, #132]	@ (8003b44 <show_dash+0x16c>)
 8003abe:	e006      	b.n	8003ace <show_dash+0xf6>
 8003ac0:	4b21      	ldr	r3, [pc, #132]	@ (8003b48 <show_dash+0x170>)
 8003ac2:	e004      	b.n	8003ace <show_dash+0xf6>
 8003ac4:	4b21      	ldr	r3, [pc, #132]	@ (8003b4c <show_dash+0x174>)
 8003ac6:	e002      	b.n	8003ace <show_dash+0xf6>
 8003ac8:	4b21      	ldr	r3, [pc, #132]	@ (8003b50 <show_dash+0x178>)
 8003aca:	e000      	b.n	8003ace <show_dash+0xf6>
 8003acc:	4b21      	ldr	r3, [pc, #132]	@ (8003b54 <show_dash+0x17c>)
    const char* level =
 8003ace:	62fb      	str	r3, [r7, #44]	@ 0x2c
        (submerged==4)?"80%":
        (submerged==3)?"60%":
        (submerged==2)?"40%":
        (submerged==1)?"20%":"0%";

    snprintf(l1,sizeof(l1),"Water:%s",level);
 8003ad0:	1d38      	adds	r0, r7, #4
 8003ad2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ad4:	4a20      	ldr	r2, [pc, #128]	@ (8003b58 <show_dash+0x180>)
 8003ad6:	2111      	movs	r1, #17
 8003ad8:	f008 fc6e 	bl	800c3b8 <sniprintf>

    lcd_line0(l0);
 8003adc:	f107 0318 	add.w	r3, r7, #24
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f7ff ff39 	bl	8003958 <lcd_line0>
    lcd_line1(l1);
 8003ae6:	1d3b      	adds	r3, r7, #4
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f7ff ff41 	bl	8003970 <lcd_line1>
}
 8003aee:	bf00      	nop
 8003af0:	3740      	adds	r7, #64	@ 0x40
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}
 8003af6:	bf00      	nop
 8003af8:	0800e99c 	.word	0x0800e99c
 8003afc:	0800e9a0 	.word	0x0800e9a0
 8003b00:	0800e9a4 	.word	0x0800e9a4
 8003b04:	200004e9 	.word	0x200004e9
 8003b08:	0800e9ac 	.word	0x0800e9ac
 8003b0c:	200004ea 	.word	0x200004ea
 8003b10:	0800e9b4 	.word	0x0800e9b4
 8003b14:	200004ed 	.word	0x200004ed
 8003b18:	0800e9bc 	.word	0x0800e9bc
 8003b1c:	200004eb 	.word	0x200004eb
 8003b20:	0800e9c4 	.word	0x0800e9c4
 8003b24:	200004ec 	.word	0x200004ec
 8003b28:	0800e9c8 	.word	0x0800e9c8
 8003b2c:	200004ee 	.word	0x200004ee
 8003b30:	0800e9d0 	.word	0x0800e9d0
 8003b34:	0800e9d8 	.word	0x0800e9d8
 8003b38:	20000478 	.word	0x20000478
 8003b3c:	3dcccccd 	.word	0x3dcccccd
 8003b40:	0800e9e0 	.word	0x0800e9e0
 8003b44:	0800e9e4 	.word	0x0800e9e4
 8003b48:	0800e9e8 	.word	0x0800e9e8
 8003b4c:	0800e9ec 	.word	0x0800e9ec
 8003b50:	0800e9f0 	.word	0x0800e9f0
 8003b54:	0800e9f4 	.word	0x0800e9f4
 8003b58:	0800e9fc 	.word	0x0800e9fc

08003b5c <format_menu_line>:

/* ---------------- MENU ---------------- */

static void format_menu_line(char* buf,size_t size,int idx,bool sel){
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b086      	sub	sp, #24
 8003b60:	af02      	add	r7, sp, #8
 8003b62:	60f8      	str	r0, [r7, #12]
 8003b64:	60b9      	str	r1, [r7, #8]
 8003b66:	607a      	str	r2, [r7, #4]
 8003b68:	70fb      	strb	r3, [r7, #3]
    if (idx < 0 || idx >= MAIN_MENU_COUNT){
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	db02      	blt.n	8003b76 <format_menu_line+0x1a>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2b04      	cmp	r3, #4
 8003b74:	d905      	bls.n	8003b82 <format_menu_line+0x26>
        snprintf(buf,size,"                ");
 8003b76:	4a0d      	ldr	r2, [pc, #52]	@ (8003bac <format_menu_line+0x50>)
 8003b78:	68b9      	ldr	r1, [r7, #8]
 8003b7a:	68f8      	ldr	r0, [r7, #12]
 8003b7c:	f008 fc1c 	bl	800c3b8 <sniprintf>
        return;
 8003b80:	e010      	b.n	8003ba4 <format_menu_line+0x48>
    }
    snprintf(buf,size,"%c%-15.15s",sel?'>':' ',main_menu[idx]);
 8003b82:	78fb      	ldrb	r3, [r7, #3]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d001      	beq.n	8003b8c <format_menu_line+0x30>
 8003b88:	223e      	movs	r2, #62	@ 0x3e
 8003b8a:	e000      	b.n	8003b8e <format_menu_line+0x32>
 8003b8c:	2220      	movs	r2, #32
 8003b8e:	4908      	ldr	r1, [pc, #32]	@ (8003bb0 <format_menu_line+0x54>)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003b96:	9300      	str	r3, [sp, #0]
 8003b98:	4613      	mov	r3, r2
 8003b9a:	4a06      	ldr	r2, [pc, #24]	@ (8003bb4 <format_menu_line+0x58>)
 8003b9c:	68b9      	ldr	r1, [r7, #8]
 8003b9e:	68f8      	ldr	r0, [r7, #12]
 8003ba0:	f008 fc0a 	bl	800c3b8 <sniprintf>
}
 8003ba4:	3710      	adds	r7, #16
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}
 8003baa:	bf00      	nop
 8003bac:	0800ea08 	.word	0x0800ea08
 8003bb0:	0800ed94 	.word	0x0800ed94
 8003bb4:	0800ea1c 	.word	0x0800ea1c

08003bb8 <show_menu>:

static void show_menu(void){
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b08a      	sub	sp, #40	@ 0x28
 8003bbc:	af00      	add	r7, sp, #0
    char l0[17], l1[17];

    if (menu_idx < menu_view_top)
 8003bbe:	4b2a      	ldr	r3, [pc, #168]	@ (8003c68 <show_menu+0xb0>)
 8003bc0:	681a      	ldr	r2, [r3, #0]
 8003bc2:	4b2a      	ldr	r3, [pc, #168]	@ (8003c6c <show_menu+0xb4>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	429a      	cmp	r2, r3
 8003bc8:	da04      	bge.n	8003bd4 <show_menu+0x1c>
        menu_view_top = menu_idx;
 8003bca:	4b27      	ldr	r3, [pc, #156]	@ (8003c68 <show_menu+0xb0>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a27      	ldr	r2, [pc, #156]	@ (8003c6c <show_menu+0xb4>)
 8003bd0:	6013      	str	r3, [r2, #0]
 8003bd2:	e00b      	b.n	8003bec <show_menu+0x34>
    else if (menu_idx > menu_view_top+1)
 8003bd4:	4b25      	ldr	r3, [pc, #148]	@ (8003c6c <show_menu+0xb4>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	1c5a      	adds	r2, r3, #1
 8003bda:	4b23      	ldr	r3, [pc, #140]	@ (8003c68 <show_menu+0xb0>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	429a      	cmp	r2, r3
 8003be0:	da04      	bge.n	8003bec <show_menu+0x34>
        menu_view_top = menu_idx - 1;
 8003be2:	4b21      	ldr	r3, [pc, #132]	@ (8003c68 <show_menu+0xb0>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	3b01      	subs	r3, #1
 8003be8:	4a20      	ldr	r2, [pc, #128]	@ (8003c6c <show_menu+0xb4>)
 8003bea:	6013      	str	r3, [r2, #0]

    format_menu_line(l0,sizeof(l0),menu_view_top,
 8003bec:	4b1f      	ldr	r3, [pc, #124]	@ (8003c6c <show_menu+0xb4>)
 8003bee:	6819      	ldr	r1, [r3, #0]
                     cursorVisible && menu_idx==menu_view_top);
 8003bf0:	4b1f      	ldr	r3, [pc, #124]	@ (8003c70 <show_menu+0xb8>)
 8003bf2:	781b      	ldrb	r3, [r3, #0]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d007      	beq.n	8003c08 <show_menu+0x50>
 8003bf8:	4b1b      	ldr	r3, [pc, #108]	@ (8003c68 <show_menu+0xb0>)
 8003bfa:	681a      	ldr	r2, [r3, #0]
 8003bfc:	4b1b      	ldr	r3, [pc, #108]	@ (8003c6c <show_menu+0xb4>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	429a      	cmp	r2, r3
 8003c02:	d101      	bne.n	8003c08 <show_menu+0x50>
 8003c04:	2301      	movs	r3, #1
 8003c06:	e000      	b.n	8003c0a <show_menu+0x52>
 8003c08:	2300      	movs	r3, #0
    format_menu_line(l0,sizeof(l0),menu_view_top,
 8003c0a:	f003 0301 	and.w	r3, r3, #1
 8003c0e:	b2db      	uxtb	r3, r3
 8003c10:	f107 0014 	add.w	r0, r7, #20
 8003c14:	460a      	mov	r2, r1
 8003c16:	2111      	movs	r1, #17
 8003c18:	f7ff ffa0 	bl	8003b5c <format_menu_line>
    format_menu_line(l1,sizeof(l1),menu_view_top+1,
 8003c1c:	4b13      	ldr	r3, [pc, #76]	@ (8003c6c <show_menu+0xb4>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	1c59      	adds	r1, r3, #1
                     cursorVisible && menu_idx==menu_view_top+1);
 8003c22:	4b13      	ldr	r3, [pc, #76]	@ (8003c70 <show_menu+0xb8>)
 8003c24:	781b      	ldrb	r3, [r3, #0]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d008      	beq.n	8003c3c <show_menu+0x84>
 8003c2a:	4b10      	ldr	r3, [pc, #64]	@ (8003c6c <show_menu+0xb4>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	1c5a      	adds	r2, r3, #1
 8003c30:	4b0d      	ldr	r3, [pc, #52]	@ (8003c68 <show_menu+0xb0>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d101      	bne.n	8003c3c <show_menu+0x84>
 8003c38:	2301      	movs	r3, #1
 8003c3a:	e000      	b.n	8003c3e <show_menu+0x86>
 8003c3c:	2300      	movs	r3, #0
    format_menu_line(l1,sizeof(l1),menu_view_top+1,
 8003c3e:	f003 0301 	and.w	r3, r3, #1
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	4638      	mov	r0, r7
 8003c46:	460a      	mov	r2, r1
 8003c48:	2111      	movs	r1, #17
 8003c4a:	f7ff ff87 	bl	8003b5c <format_menu_line>

    lcd_line0(l0);
 8003c4e:	f107 0314 	add.w	r3, r7, #20
 8003c52:	4618      	mov	r0, r3
 8003c54:	f7ff fe80 	bl	8003958 <lcd_line0>
    lcd_line1(l1);
 8003c58:	463b      	mov	r3, r7
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f7ff fe88 	bl	8003970 <lcd_line1>
}
 8003c60:	bf00      	nop
 8003c62:	3728      	adds	r7, #40	@ 0x28
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}
 8003c68:	20000570 	.word	0x20000570
 8003c6c:	20000574 	.word	0x20000574
 8003c70:	20000019 	.word	0x20000019

08003c74 <show_manual>:

/* ---------------- MANUAL ---------------- */

static void show_manual(void){
 8003c74:	b580      	push	{r7, lr}
 8003c76:	af00      	add	r7, sp, #0
    lcd_line0("Manual Mode");
 8003c78:	4807      	ldr	r0, [pc, #28]	@ (8003c98 <show_manual+0x24>)
 8003c7a:	f7ff fe6d 	bl	8003958 <lcd_line0>
    lcd_line1(Motor_GetStatus() ? "val:STOP    Next>" :
 8003c7e:	f7fe ff4f 	bl	8002b20 <Motor_GetStatus>
 8003c82:	4603      	mov	r3, r0
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d001      	beq.n	8003c8c <show_manual+0x18>
 8003c88:	4b04      	ldr	r3, [pc, #16]	@ (8003c9c <show_manual+0x28>)
 8003c8a:	e000      	b.n	8003c8e <show_manual+0x1a>
 8003c8c:	4b04      	ldr	r3, [pc, #16]	@ (8003ca0 <show_manual+0x2c>)
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f7ff fe6e 	bl	8003970 <lcd_line1>
                                  "val:START   Next>");
}
 8003c94:	bf00      	nop
 8003c96:	bd80      	pop	{r7, pc}
 8003c98:	0800ea28 	.word	0x0800ea28
 8003c9c:	0800ea34 	.word	0x0800ea34
 8003ca0:	0800ea48 	.word	0x0800ea48

08003ca4 <show_auto_menu>:

/* ---------------- AUTO ---------------- */

static void show_auto_menu(void){
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	af00      	add	r7, sp, #0
    lcd_line0("Auto Settings");
 8003ca8:	4803      	ldr	r0, [pc, #12]	@ (8003cb8 <show_auto_menu+0x14>)
 8003caa:	f7ff fe55 	bl	8003958 <lcd_line0>
    lcd_line1(">Gap/Max/Retry");
 8003cae:	4803      	ldr	r0, [pc, #12]	@ (8003cbc <show_auto_menu+0x18>)
 8003cb0:	f7ff fe5e 	bl	8003970 <lcd_line1>
}
 8003cb4:	bf00      	nop
 8003cb6:	bd80      	pop	{r7, pc}
 8003cb8:	0800ea5c 	.word	0x0800ea5c
 8003cbc:	0800ea6c 	.word	0x0800ea6c

08003cc0 <show_auto_gap>:

static void show_auto_gap(void){
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	af00      	add	r7, sp, #0
    lcd_line0("DRY GAP (s)");
 8003cc4:	4804      	ldr	r0, [pc, #16]	@ (8003cd8 <show_auto_gap+0x18>)
 8003cc6:	f7ff fe47 	bl	8003958 <lcd_line0>
    lcd_val_next(edit_auto_gap_s);
 8003cca:	4b04      	ldr	r3, [pc, #16]	@ (8003cdc <show_auto_gap+0x1c>)
 8003ccc:	881b      	ldrh	r3, [r3, #0]
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f7ff fe5a 	bl	8003988 <lcd_val_next>
}
 8003cd4:	bf00      	nop
 8003cd6:	bd80      	pop	{r7, pc}
 8003cd8:	0800ea7c 	.word	0x0800ea7c
 8003cdc:	2000001e 	.word	0x2000001e

08003ce0 <show_auto_maxrun>:

static void show_auto_maxrun(void){
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	af00      	add	r7, sp, #0
    lcd_line0("MAX RUN (min)");
 8003ce4:	4804      	ldr	r0, [pc, #16]	@ (8003cf8 <show_auto_maxrun+0x18>)
 8003ce6:	f7ff fe37 	bl	8003958 <lcd_line0>
    lcd_val_next(edit_auto_maxrun_min);
 8003cea:	4b04      	ldr	r3, [pc, #16]	@ (8003cfc <show_auto_maxrun+0x1c>)
 8003cec:	881b      	ldrh	r3, [r3, #0]
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f7ff fe4a 	bl	8003988 <lcd_val_next>
}
 8003cf4:	bf00      	nop
 8003cf6:	bd80      	pop	{r7, pc}
 8003cf8:	0800ea88 	.word	0x0800ea88
 8003cfc:	20000020 	.word	0x20000020

08003d00 <show_auto_retry>:

static void show_auto_retry(void){
 8003d00:	b580      	push	{r7, lr}
 8003d02:	af00      	add	r7, sp, #0
    lcd_line0("RETRY COUNT");
 8003d04:	4804      	ldr	r0, [pc, #16]	@ (8003d18 <show_auto_retry+0x18>)
 8003d06:	f7ff fe27 	bl	8003958 <lcd_line0>
    lcd_val_next(edit_auto_retry);
 8003d0a:	4b04      	ldr	r3, [pc, #16]	@ (8003d1c <show_auto_retry+0x1c>)
 8003d0c:	881b      	ldrh	r3, [r3, #0]
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f7ff fe3a 	bl	8003988 <lcd_val_next>
}
 8003d14:	bf00      	nop
 8003d16:	bd80      	pop	{r7, pc}
 8003d18:	0800ea98 	.word	0x0800ea98
 8003d1c:	20000568 	.word	0x20000568

08003d20 <show_semi_auto>:

/* ---------------- SEMI AUTO ---------------- */

static void show_semi_auto(void){
 8003d20:	b580      	push	{r7, lr}
 8003d22:	af00      	add	r7, sp, #0
    lcd_line0("Semi-Auto");
 8003d24:	4807      	ldr	r0, [pc, #28]	@ (8003d44 <show_semi_auto+0x24>)
 8003d26:	f7ff fe17 	bl	8003958 <lcd_line0>
    lcd_line1(semiAutoActive ? "val:Disable Next>" :
 8003d2a:	4b07      	ldr	r3, [pc, #28]	@ (8003d48 <show_semi_auto+0x28>)
 8003d2c:	781b      	ldrb	r3, [r3, #0]
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d001      	beq.n	8003d38 <show_semi_auto+0x18>
 8003d34:	4b05      	ldr	r3, [pc, #20]	@ (8003d4c <show_semi_auto+0x2c>)
 8003d36:	e000      	b.n	8003d3a <show_semi_auto+0x1a>
 8003d38:	4b05      	ldr	r3, [pc, #20]	@ (8003d50 <show_semi_auto+0x30>)
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f7ff fe18 	bl	8003970 <lcd_line1>
                               "val:Enable  Next>");
}
 8003d40:	bf00      	nop
 8003d42:	bd80      	pop	{r7, pc}
 8003d44:	0800eaa4 	.word	0x0800eaa4
 8003d48:	200004ea 	.word	0x200004ea
 8003d4c:	0800eab0 	.word	0x0800eab0
 8003d50:	0800eac4 	.word	0x0800eac4

08003d54 <show_timer>:

/* ---------------- TIMER ---------------- */

static void show_timer(void){
 8003d54:	b5b0      	push	{r4, r5, r7, lr}
 8003d56:	b08a      	sub	sp, #40	@ 0x28
 8003d58:	af04      	add	r7, sp, #16
    char l0[17];
    TimerSlot* t = &timerSlots[currentSlot];
 8003d5a:	4b16      	ldr	r3, [pc, #88]	@ (8003db4 <show_timer+0x60>)
 8003d5c:	781b      	ldrb	r3, [r3, #0]
 8003d5e:	461a      	mov	r2, r3
 8003d60:	4613      	mov	r3, r2
 8003d62:	005b      	lsls	r3, r3, #1
 8003d64:	4413      	add	r3, r2
 8003d66:	005b      	lsls	r3, r3, #1
 8003d68:	4a13      	ldr	r2, [pc, #76]	@ (8003db8 <show_timer+0x64>)
 8003d6a:	4413      	add	r3, r2
 8003d6c:	617b      	str	r3, [r7, #20]
    snprintf(l0,sizeof(l0),"Slot %d %02d:%02d-%02d:%02d",
 8003d6e:	4b11      	ldr	r3, [pc, #68]	@ (8003db4 <show_timer+0x60>)
 8003d70:	781b      	ldrb	r3, [r3, #0]
 8003d72:	1c5a      	adds	r2, r3, #1
             currentSlot+1,
             t->onHour,t->onMinute,
 8003d74:	697b      	ldr	r3, [r7, #20]
 8003d76:	785b      	ldrb	r3, [r3, #1]
    snprintf(l0,sizeof(l0),"Slot %d %02d:%02d-%02d:%02d",
 8003d78:	4619      	mov	r1, r3
             t->onHour,t->onMinute,
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	789b      	ldrb	r3, [r3, #2]
    snprintf(l0,sizeof(l0),"Slot %d %02d:%02d-%02d:%02d",
 8003d7e:	461c      	mov	r4, r3
             t->offHour,t->offMinute);
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	78db      	ldrb	r3, [r3, #3]
    snprintf(l0,sizeof(l0),"Slot %d %02d:%02d-%02d:%02d",
 8003d84:	461d      	mov	r5, r3
             t->offHour,t->offMinute);
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	791b      	ldrb	r3, [r3, #4]
    snprintf(l0,sizeof(l0),"Slot %d %02d:%02d-%02d:%02d",
 8003d8a:	4638      	mov	r0, r7
 8003d8c:	9303      	str	r3, [sp, #12]
 8003d8e:	9502      	str	r5, [sp, #8]
 8003d90:	9401      	str	r4, [sp, #4]
 8003d92:	9100      	str	r1, [sp, #0]
 8003d94:	4613      	mov	r3, r2
 8003d96:	4a09      	ldr	r2, [pc, #36]	@ (8003dbc <show_timer+0x68>)
 8003d98:	2111      	movs	r1, #17
 8003d9a:	f008 fb0d 	bl	800c3b8 <sniprintf>
    lcd_line0(l0);
 8003d9e:	463b      	mov	r3, r7
 8003da0:	4618      	mov	r0, r3
 8003da2:	f7ff fdd9 	bl	8003958 <lcd_line0>
    lcd_line1("val:Edit   Next>");
 8003da6:	4806      	ldr	r0, [pc, #24]	@ (8003dc0 <show_timer+0x6c>)
 8003da8:	f7ff fde2 	bl	8003970 <lcd_line1>
}
 8003dac:	bf00      	nop
 8003dae:	3718      	adds	r7, #24
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bdb0      	pop	{r4, r5, r7, pc}
 8003db4:	2000056e 	.word	0x2000056e
 8003db8:	20000514 	.word	0x20000514
 8003dbc:	0800ead8 	.word	0x0800ead8
 8003dc0:	0800eaf4 	.word	0x0800eaf4

08003dc4 <show_countdown>:

/* ---------------- COUNTDOWN ---------------- */

static void show_countdown(void){
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b090      	sub	sp, #64	@ 0x40
 8003dc8:	af02      	add	r7, sp, #8
    char l0[17], l1[17];

    if (countdownActive){
 8003dca:	4b22      	ldr	r3, [pc, #136]	@ (8003e54 <show_countdown+0x90>)
 8003dcc:	781b      	ldrb	r3, [r3, #0]
 8003dce:	b2db      	uxtb	r3, r3
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d023      	beq.n	8003e1c <show_countdown+0x58>
        uint32_t sec = countdownDuration;
 8003dd4:	4b20      	ldr	r3, [pc, #128]	@ (8003e58 <show_countdown+0x94>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	637b      	str	r3, [r7, #52]	@ 0x34
        uint32_t min = sec/60;
 8003dda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ddc:	4a1f      	ldr	r2, [pc, #124]	@ (8003e5c <show_countdown+0x98>)
 8003dde:	fba2 2303 	umull	r2, r3, r2, r3
 8003de2:	095b      	lsrs	r3, r3, #5
 8003de4:	633b      	str	r3, [r7, #48]	@ 0x30
        uint32_t s   = sec%60;
 8003de6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003de8:	4b1c      	ldr	r3, [pc, #112]	@ (8003e5c <show_countdown+0x98>)
 8003dea:	fba3 1302 	umull	r1, r3, r3, r2
 8003dee:	0959      	lsrs	r1, r3, #5
 8003df0:	460b      	mov	r3, r1
 8003df2:	011b      	lsls	r3, r3, #4
 8003df4:	1a5b      	subs	r3, r3, r1
 8003df6:	009b      	lsls	r3, r3, #2
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        snprintf(l0,sizeof(l0),"CD %02u:%02u RUN",min,s);
 8003dfc:	f107 0018 	add.w	r0, r7, #24
 8003e00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e02:	9300      	str	r3, [sp, #0]
 8003e04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e06:	4a16      	ldr	r2, [pc, #88]	@ (8003e60 <show_countdown+0x9c>)
 8003e08:	2111      	movs	r1, #17
 8003e0a:	f008 fad5 	bl	800c3b8 <sniprintf>
        snprintf(l1,sizeof(l1),"Press to STOP");
 8003e0e:	1d3b      	adds	r3, r7, #4
 8003e10:	4a14      	ldr	r2, [pc, #80]	@ (8003e64 <show_countdown+0xa0>)
 8003e12:	2111      	movs	r1, #17
 8003e14:	4618      	mov	r0, r3
 8003e16:	f008 facf 	bl	800c3b8 <sniprintf>
 8003e1a:	e00d      	b.n	8003e38 <show_countdown+0x74>
    }
    else{
        snprintf(l0,sizeof(l0),"CD Set:%3u min",edit_countdown_min);
 8003e1c:	4b12      	ldr	r3, [pc, #72]	@ (8003e68 <show_countdown+0xa4>)
 8003e1e:	881b      	ldrh	r3, [r3, #0]
 8003e20:	f107 0018 	add.w	r0, r7, #24
 8003e24:	4a11      	ldr	r2, [pc, #68]	@ (8003e6c <show_countdown+0xa8>)
 8003e26:	2111      	movs	r1, #17
 8003e28:	f008 fac6 	bl	800c3b8 <sniprintf>
        snprintf(l1,sizeof(l1),"Press to START");
 8003e2c:	1d3b      	adds	r3, r7, #4
 8003e2e:	4a10      	ldr	r2, [pc, #64]	@ (8003e70 <show_countdown+0xac>)
 8003e30:	2111      	movs	r1, #17
 8003e32:	4618      	mov	r0, r3
 8003e34:	f008 fac0 	bl	800c3b8 <sniprintf>
    }
    lcd_line0(l0);
 8003e38:	f107 0318 	add.w	r3, r7, #24
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	f7ff fd8b 	bl	8003958 <lcd_line0>
    lcd_line1(l1);
 8003e42:	1d3b      	adds	r3, r7, #4
 8003e44:	4618      	mov	r0, r3
 8003e46:	f7ff fd93 	bl	8003970 <lcd_line1>
}
 8003e4a:	bf00      	nop
 8003e4c:	3738      	adds	r7, #56	@ 0x38
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}
 8003e52:	bf00      	nop
 8003e54:	200004eb 	.word	0x200004eb
 8003e58:	200004fc 	.word	0x200004fc
 8003e5c:	88888889 	.word	0x88888889
 8003e60:	0800eb08 	.word	0x0800eb08
 8003e64:	0800eb1c 	.word	0x0800eb1c
 8003e68:	2000056c 	.word	0x2000056c
 8003e6c:	0800eb2c 	.word	0x0800eb2c
 8003e70:	0800eb3c 	.word	0x0800eb3c

08003e74 <show_twist>:

/* ---------------- TWIST ---------------- */

static void show_twist(void){
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b088      	sub	sp, #32
 8003e78:	af02      	add	r7, sp, #8
    char l0[17];
    snprintf(l0,sizeof(l0),"Tw %02ds/%02ds",
             twistSettings.onDurationSeconds,
 8003e7a:	4b0f      	ldr	r3, [pc, #60]	@ (8003eb8 <show_twist+0x44>)
 8003e7c:	881b      	ldrh	r3, [r3, #0]
    snprintf(l0,sizeof(l0),"Tw %02ds/%02ds",
 8003e7e:	461a      	mov	r2, r3
             twistSettings.offDurationSeconds);
 8003e80:	4b0d      	ldr	r3, [pc, #52]	@ (8003eb8 <show_twist+0x44>)
 8003e82:	885b      	ldrh	r3, [r3, #2]
    snprintf(l0,sizeof(l0),"Tw %02ds/%02ds",
 8003e84:	1d38      	adds	r0, r7, #4
 8003e86:	9300      	str	r3, [sp, #0]
 8003e88:	4613      	mov	r3, r2
 8003e8a:	4a0c      	ldr	r2, [pc, #48]	@ (8003ebc <show_twist+0x48>)
 8003e8c:	2111      	movs	r1, #17
 8003e8e:	f008 fa93 	bl	800c3b8 <sniprintf>
    lcd_line0(l0);
 8003e92:	1d3b      	adds	r3, r7, #4
 8003e94:	4618      	mov	r0, r3
 8003e96:	f7ff fd5f 	bl	8003958 <lcd_line0>
    lcd_line1(twistActive ? "val:STOP   Next>" :
 8003e9a:	4b09      	ldr	r3, [pc, #36]	@ (8003ec0 <show_twist+0x4c>)
 8003e9c:	781b      	ldrb	r3, [r3, #0]
 8003e9e:	b2db      	uxtb	r3, r3
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d001      	beq.n	8003ea8 <show_twist+0x34>
 8003ea4:	4b07      	ldr	r3, [pc, #28]	@ (8003ec4 <show_twist+0x50>)
 8003ea6:	e000      	b.n	8003eaa <show_twist+0x36>
 8003ea8:	4b07      	ldr	r3, [pc, #28]	@ (8003ec8 <show_twist+0x54>)
 8003eaa:	4618      	mov	r0, r3
 8003eac:	f7ff fd60 	bl	8003970 <lcd_line1>
                            "val:START  Next>");
}
 8003eb0:	bf00      	nop
 8003eb2:	3718      	adds	r7, #24
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	20000504 	.word	0x20000504
 8003ebc:	0800eb4c 	.word	0x0800eb4c
 8003ec0:	200004ec 	.word	0x200004ec
 8003ec4:	0800eb5c 	.word	0x0800eb5c
 8003ec8:	0800eb70 	.word	0x0800eb70

08003ecc <show_timer_on_h>:
    ModelHandle_TimerRecalculateNow();
}

/* RENDER */

static void show_timer_on_h(void){
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	af00      	add	r7, sp, #0
    lcd_line0("TIMER ON HOUR");
 8003ed0:	4804      	ldr	r0, [pc, #16]	@ (8003ee4 <show_timer_on_h+0x18>)
 8003ed2:	f7ff fd41 	bl	8003958 <lcd_line0>
    lcd_val_next(edit_timer_on_h);
 8003ed6:	4b04      	ldr	r3, [pc, #16]	@ (8003ee8 <show_timer_on_h+0x1c>)
 8003ed8:	781b      	ldrb	r3, [r3, #0]
 8003eda:	4618      	mov	r0, r3
 8003edc:	f7ff fd54 	bl	8003988 <lcd_val_next>
}
 8003ee0:	bf00      	nop
 8003ee2:	bd80      	pop	{r7, pc}
 8003ee4:	0800eb84 	.word	0x0800eb84
 8003ee8:	2000001a 	.word	0x2000001a

08003eec <show_timer_on_m>:

static void show_timer_on_m(void){
 8003eec:	b580      	push	{r7, lr}
 8003eee:	af00      	add	r7, sp, #0
    lcd_line0("TIMER ON MIN");
 8003ef0:	4804      	ldr	r0, [pc, #16]	@ (8003f04 <show_timer_on_m+0x18>)
 8003ef2:	f7ff fd31 	bl	8003958 <lcd_line0>
    lcd_val_next(edit_timer_on_m);
 8003ef6:	4b04      	ldr	r3, [pc, #16]	@ (8003f08 <show_timer_on_m+0x1c>)
 8003ef8:	781b      	ldrb	r3, [r3, #0]
 8003efa:	4618      	mov	r0, r3
 8003efc:	f7ff fd44 	bl	8003988 <lcd_val_next>
}
 8003f00:	bf00      	nop
 8003f02:	bd80      	pop	{r7, pc}
 8003f04:	0800eb94 	.word	0x0800eb94
 8003f08:	2000001b 	.word	0x2000001b

08003f0c <show_timer_off_h>:

static void show_timer_off_h(void){
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	af00      	add	r7, sp, #0
    lcd_line0("TIMER OFF HOUR");
 8003f10:	4804      	ldr	r0, [pc, #16]	@ (8003f24 <show_timer_off_h+0x18>)
 8003f12:	f7ff fd21 	bl	8003958 <lcd_line0>
    lcd_val_next(edit_timer_off_h);
 8003f16:	4b04      	ldr	r3, [pc, #16]	@ (8003f28 <show_timer_off_h+0x1c>)
 8003f18:	781b      	ldrb	r3, [r3, #0]
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f7ff fd34 	bl	8003988 <lcd_val_next>
}
 8003f20:	bf00      	nop
 8003f22:	bd80      	pop	{r7, pc}
 8003f24:	0800eba4 	.word	0x0800eba4
 8003f28:	2000001c 	.word	0x2000001c

08003f2c <show_timer_off_m>:

static void show_timer_off_m(void){
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	af00      	add	r7, sp, #0
    lcd_line0("TIMER OFF MIN");
 8003f30:	4804      	ldr	r0, [pc, #16]	@ (8003f44 <show_timer_off_m+0x18>)
 8003f32:	f7ff fd11 	bl	8003958 <lcd_line0>
    lcd_val_next(edit_timer_off_m);
 8003f36:	4b04      	ldr	r3, [pc, #16]	@ (8003f48 <show_timer_off_m+0x1c>)
 8003f38:	781b      	ldrb	r3, [r3, #0]
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	f7ff fd24 	bl	8003988 <lcd_val_next>
}
 8003f40:	bf00      	nop
 8003f42:	bd80      	pop	{r7, pc}
 8003f44:	0800ebb4 	.word	0x0800ebb4
 8003f48:	2000001d 	.word	0x2000001d

08003f4c <show_twist_on_sec>:
    twistSettings.offMinute= edit_twist_off_mm;
}

/* RENDER */

static void show_twist_on_sec(void){
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	af00      	add	r7, sp, #0
    lcd_line0("TWIST ON SEC");
 8003f50:	4804      	ldr	r0, [pc, #16]	@ (8003f64 <show_twist_on_sec+0x18>)
 8003f52:	f7ff fd01 	bl	8003958 <lcd_line0>
    lcd_val_next(edit_twist_on_s);
 8003f56:	4b04      	ldr	r3, [pc, #16]	@ (8003f68 <show_twist_on_sec+0x1c>)
 8003f58:	881b      	ldrh	r3, [r3, #0]
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f7ff fd14 	bl	8003988 <lcd_val_next>
}
 8003f60:	bf00      	nop
 8003f62:	bd80      	pop	{r7, pc}
 8003f64:	0800ebc4 	.word	0x0800ebc4
 8003f68:	20000022 	.word	0x20000022

08003f6c <show_twist_off_sec>:

static void show_twist_off_sec(void){
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	af00      	add	r7, sp, #0
    lcd_line0("TWIST OFF SEC");
 8003f70:	4804      	ldr	r0, [pc, #16]	@ (8003f84 <show_twist_off_sec+0x18>)
 8003f72:	f7ff fcf1 	bl	8003958 <lcd_line0>
    lcd_val_next(edit_twist_off_s);
 8003f76:	4b04      	ldr	r3, [pc, #16]	@ (8003f88 <show_twist_off_sec+0x1c>)
 8003f78:	881b      	ldrh	r3, [r3, #0]
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f7ff fd04 	bl	8003988 <lcd_val_next>
}
 8003f80:	bf00      	nop
 8003f82:	bd80      	pop	{r7, pc}
 8003f84:	0800ebd4 	.word	0x0800ebd4
 8003f88:	20000024 	.word	0x20000024

08003f8c <show_twist_on_h>:

static void show_twist_on_h(void){
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	af00      	add	r7, sp, #0
    lcd_line0("TWIST ON HH");
 8003f90:	4804      	ldr	r0, [pc, #16]	@ (8003fa4 <show_twist_on_h+0x18>)
 8003f92:	f7ff fce1 	bl	8003958 <lcd_line0>
    lcd_val_next(edit_twist_on_hh);
 8003f96:	4b04      	ldr	r3, [pc, #16]	@ (8003fa8 <show_twist_on_h+0x1c>)
 8003f98:	781b      	ldrb	r3, [r3, #0]
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f7ff fcf4 	bl	8003988 <lcd_val_next>
}
 8003fa0:	bf00      	nop
 8003fa2:	bd80      	pop	{r7, pc}
 8003fa4:	0800ebe4 	.word	0x0800ebe4
 8003fa8:	20000026 	.word	0x20000026

08003fac <show_twist_on_m>:

static void show_twist_on_m(void){
 8003fac:	b580      	push	{r7, lr}
 8003fae:	af00      	add	r7, sp, #0
    lcd_line0("TWIST ON MM");
 8003fb0:	4804      	ldr	r0, [pc, #16]	@ (8003fc4 <show_twist_on_m+0x18>)
 8003fb2:	f7ff fcd1 	bl	8003958 <lcd_line0>
    lcd_val_next(edit_twist_on_mm);
 8003fb6:	4b04      	ldr	r3, [pc, #16]	@ (8003fc8 <show_twist_on_m+0x1c>)
 8003fb8:	781b      	ldrb	r3, [r3, #0]
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f7ff fce4 	bl	8003988 <lcd_val_next>
}
 8003fc0:	bf00      	nop
 8003fc2:	bd80      	pop	{r7, pc}
 8003fc4:	0800ebf0 	.word	0x0800ebf0
 8003fc8:	2000056a 	.word	0x2000056a

08003fcc <show_twist_off_h>:

static void show_twist_off_h(void){
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	af00      	add	r7, sp, #0
    lcd_line0("TWIST OFF HH");
 8003fd0:	4804      	ldr	r0, [pc, #16]	@ (8003fe4 <show_twist_off_h+0x18>)
 8003fd2:	f7ff fcc1 	bl	8003958 <lcd_line0>
    lcd_val_next(edit_twist_off_hh);
 8003fd6:	4b04      	ldr	r3, [pc, #16]	@ (8003fe8 <show_twist_off_h+0x1c>)
 8003fd8:	781b      	ldrb	r3, [r3, #0]
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f7ff fcd4 	bl	8003988 <lcd_val_next>
}
 8003fe0:	bf00      	nop
 8003fe2:	bd80      	pop	{r7, pc}
 8003fe4:	0800ebfc 	.word	0x0800ebfc
 8003fe8:	20000027 	.word	0x20000027

08003fec <show_twist_off_m>:

static void show_twist_off_m(void){
 8003fec:	b580      	push	{r7, lr}
 8003fee:	af00      	add	r7, sp, #0
    lcd_line0("TWIST OFF MM");
 8003ff0:	4804      	ldr	r0, [pc, #16]	@ (8004004 <show_twist_off_m+0x18>)
 8003ff2:	f7ff fcb1 	bl	8003958 <lcd_line0>
    lcd_val_next(edit_twist_off_mm);
 8003ff6:	4b04      	ldr	r3, [pc, #16]	@ (8004008 <show_twist_off_m+0x1c>)
 8003ff8:	781b      	ldrb	r3, [r3, #0]
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	f7ff fcc4 	bl	8003988 <lcd_val_next>
}
 8004000:	bf00      	nop
 8004002:	bd80      	pop	{r7, pc}
 8004004:	0800ec0c 	.word	0x0800ec0c
 8004008:	2000056b 	.word	0x2000056b

0800400c <show_countdown_edit_min>:

static void apply_countdown_settings(void){
    countdownDuration = (uint32_t)edit_countdown_min * 60u;
}

static void show_countdown_edit_min(void){
 800400c:	b580      	push	{r7, lr}
 800400e:	af00      	add	r7, sp, #0
    lcd_line0("SET MINUTES");
 8004010:	4804      	ldr	r0, [pc, #16]	@ (8004024 <show_countdown_edit_min+0x18>)
 8004012:	f7ff fca1 	bl	8003958 <lcd_line0>
    lcd_val_next(edit_countdown_min);
 8004016:	4b04      	ldr	r3, [pc, #16]	@ (8004028 <show_countdown_edit_min+0x1c>)
 8004018:	881b      	ldrh	r3, [r3, #0]
 800401a:	4618      	mov	r0, r3
 800401c:	f7ff fcb4 	bl	8003988 <lcd_val_next>
}
 8004020:	bf00      	nop
 8004022:	bd80      	pop	{r7, pc}
 8004024:	0800ec1c 	.word	0x0800ec1c
 8004028:	2000056c 	.word	0x2000056c

0800402c <Screen_HandleSwitches>:
 *    Long Press SW4   Increase Countdown minutes
 *    Works inside Dashboard + Countdown + Edit screen
 *    Does NOT affect Twist Mode logic
 ***************************************************************/
void Screen_HandleSwitches(void)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b082      	sub	sp, #8
 8004030:	af00      	add	r7, sp, #0
    UiButton b = BTN_NONE;
 8004032:	2300      	movs	r3, #0
 8004034:	71fb      	strb	r3, [r7, #7]

    /* Map switch events to UiButton */
    SwitchEvent e0 = Switch_GetEvent(0);
 8004036:	2000      	movs	r0, #0
 8004038:	f000 fdca 	bl	8004bd0 <Switch_GetEvent>
 800403c:	4603      	mov	r3, r0
 800403e:	71bb      	strb	r3, [r7, #6]
    SwitchEvent e1 = Switch_GetEvent(1);
 8004040:	2001      	movs	r0, #1
 8004042:	f000 fdc5 	bl	8004bd0 <Switch_GetEvent>
 8004046:	4603      	mov	r3, r0
 8004048:	717b      	strb	r3, [r7, #5]
    SwitchEvent e2 = Switch_GetEvent(2);
 800404a:	2002      	movs	r0, #2
 800404c:	f000 fdc0 	bl	8004bd0 <Switch_GetEvent>
 8004050:	4603      	mov	r3, r0
 8004052:	713b      	strb	r3, [r7, #4]
    SwitchEvent e3 = Switch_GetEvent(3);
 8004054:	2003      	movs	r0, #3
 8004056:	f000 fdbb 	bl	8004bd0 <Switch_GetEvent>
 800405a:	4603      	mov	r3, r0
 800405c:	70fb      	strb	r3, [r7, #3]

    if (e0 == SWITCH_EVT_SHORT)      b = BTN_RESET;
 800405e:	79bb      	ldrb	r3, [r7, #6]
 8004060:	2b01      	cmp	r3, #1
 8004062:	d102      	bne.n	800406a <Screen_HandleSwitches+0x3e>
 8004064:	2301      	movs	r3, #1
 8004066:	71fb      	strb	r3, [r7, #7]
 8004068:	e028      	b.n	80040bc <Screen_HandleSwitches+0x90>
    else if (e0 == SWITCH_EVT_LONG)  b = BTN_RESET_LONG;
 800406a:	79bb      	ldrb	r3, [r7, #6]
 800406c:	2b02      	cmp	r3, #2
 800406e:	d102      	bne.n	8004076 <Screen_HandleSwitches+0x4a>
 8004070:	2305      	movs	r3, #5
 8004072:	71fb      	strb	r3, [r7, #7]
 8004074:	e022      	b.n	80040bc <Screen_HandleSwitches+0x90>

    else if (e1 == SWITCH_EVT_SHORT)     b = BTN_SELECT;
 8004076:	797b      	ldrb	r3, [r7, #5]
 8004078:	2b01      	cmp	r3, #1
 800407a:	d102      	bne.n	8004082 <Screen_HandleSwitches+0x56>
 800407c:	2302      	movs	r3, #2
 800407e:	71fb      	strb	r3, [r7, #7]
 8004080:	e01c      	b.n	80040bc <Screen_HandleSwitches+0x90>
    else if (e1 == SWITCH_EVT_LONG)      b = BTN_SELECT_LONG;
 8004082:	797b      	ldrb	r3, [r7, #5]
 8004084:	2b02      	cmp	r3, #2
 8004086:	d102      	bne.n	800408e <Screen_HandleSwitches+0x62>
 8004088:	2306      	movs	r3, #6
 800408a:	71fb      	strb	r3, [r7, #7]
 800408c:	e016      	b.n	80040bc <Screen_HandleSwitches+0x90>

    else if (e2 == SWITCH_EVT_SHORT)     b = BTN_UP;
 800408e:	793b      	ldrb	r3, [r7, #4]
 8004090:	2b01      	cmp	r3, #1
 8004092:	d102      	bne.n	800409a <Screen_HandleSwitches+0x6e>
 8004094:	2303      	movs	r3, #3
 8004096:	71fb      	strb	r3, [r7, #7]
 8004098:	e010      	b.n	80040bc <Screen_HandleSwitches+0x90>
    else if (e2 == SWITCH_EVT_LONG)      b = BTN_UP_LONG;
 800409a:	793b      	ldrb	r3, [r7, #4]
 800409c:	2b02      	cmp	r3, #2
 800409e:	d102      	bne.n	80040a6 <Screen_HandleSwitches+0x7a>
 80040a0:	2307      	movs	r3, #7
 80040a2:	71fb      	strb	r3, [r7, #7]
 80040a4:	e00a      	b.n	80040bc <Screen_HandleSwitches+0x90>

    else if (e3 == SWITCH_EVT_SHORT)     b = BTN_DOWN;
 80040a6:	78fb      	ldrb	r3, [r7, #3]
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d102      	bne.n	80040b2 <Screen_HandleSwitches+0x86>
 80040ac:	2304      	movs	r3, #4
 80040ae:	71fb      	strb	r3, [r7, #7]
 80040b0:	e004      	b.n	80040bc <Screen_HandleSwitches+0x90>
    else if (e3 == SWITCH_EVT_LONG)      b = BTN_DOWN_LONG;
 80040b2:	78fb      	ldrb	r3, [r7, #3]
 80040b4:	2b02      	cmp	r3, #2
 80040b6:	d101      	bne.n	80040bc <Screen_HandleSwitches+0x90>
 80040b8:	2308      	movs	r3, #8
 80040ba:	71fb      	strb	r3, [r7, #7]

    if (b == BTN_NONE) return;
 80040bc:	79fb      	ldrb	r3, [r7, #7]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	f000 8189 	beq.w	80043d6 <Screen_HandleSwitches+0x3aa>

    refreshInactivityTimer();
 80040c4:	f7ff fbd4 	bl	8003870 <refreshInactivityTimer>

    /***************************************************************
     * ----------------- HANDLE BUTTON EVENTS ---------------------
     ***************************************************************/

    switch (b)
 80040c8:	79fb      	ldrb	r3, [r7, #7]
 80040ca:	3b01      	subs	r3, #1
 80040cc:	2b07      	cmp	r3, #7
 80040ce:	f200 818d 	bhi.w	80043ec <Screen_HandleSwitches+0x3c0>
 80040d2:	a201      	add	r2, pc, #4	@ (adr r2, 80040d8 <Screen_HandleSwitches+0xac>)
 80040d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040d8:	080040f9 	.word	0x080040f9
 80040dc:	08004163 	.word	0x08004163
 80040e0:	080041f3 	.word	0x080041f3
 80040e4:	0800429d 	.word	0x0800429d
 80040e8:	08004151 	.word	0x08004151
 80040ec:	080041df 	.word	0x080041df
 80040f0:	08004249 	.word	0x08004249
 80040f4:	08004361 	.word	0x08004361

    /* ============================================================
       SW1 (RED)  BACK / EXIT
       ============================================================ */
    case BTN_RESET:
        if (ui == UI_MENU ||
 80040f8:	4b92      	ldr	r3, [pc, #584]	@ (8004344 <Screen_HandleSwitches+0x318>)
 80040fa:	781b      	ldrb	r3, [r3, #0]
 80040fc:	2b02      	cmp	r3, #2
 80040fe:	d020      	beq.n	8004142 <Screen_HandleSwitches+0x116>
            ui == UI_TIMER ||
 8004100:	4b90      	ldr	r3, [pc, #576]	@ (8004344 <Screen_HandleSwitches+0x318>)
 8004102:	781b      	ldrb	r3, [r3, #0]
        if (ui == UI_MENU ||
 8004104:	2b05      	cmp	r3, #5
 8004106:	d01c      	beq.n	8004142 <Screen_HandleSwitches+0x116>
            ui == UI_TIMER_SLOT_SELECT ||
 8004108:	4b8e      	ldr	r3, [pc, #568]	@ (8004344 <Screen_HandleSwitches+0x318>)
 800410a:	781b      	ldrb	r3, [r3, #0]
            ui == UI_TIMER ||
 800410c:	2b06      	cmp	r3, #6
 800410e:	d018      	beq.n	8004142 <Screen_HandleSwitches+0x116>
            ui == UI_AUTO_MENU ||
 8004110:	4b8c      	ldr	r3, [pc, #560]	@ (8004344 <Screen_HandleSwitches+0x318>)
 8004112:	781b      	ldrb	r3, [r3, #0]
            ui == UI_TIMER_SLOT_SELECT ||
 8004114:	2b0c      	cmp	r3, #12
 8004116:	d014      	beq.n	8004142 <Screen_HandleSwitches+0x116>
            ui == UI_TWIST ||
 8004118:	4b8a      	ldr	r3, [pc, #552]	@ (8004344 <Screen_HandleSwitches+0x318>)
 800411a:	781b      	ldrb	r3, [r3, #0]
            ui == UI_AUTO_MENU ||
 800411c:	2b13      	cmp	r3, #19
 800411e:	d010      	beq.n	8004142 <Screen_HandleSwitches+0x116>
            ui == UI_SEMI_AUTO ||
 8004120:	4b88      	ldr	r3, [pc, #544]	@ (8004344 <Screen_HandleSwitches+0x318>)
 8004122:	781b      	ldrb	r3, [r3, #0]
            ui == UI_TWIST ||
 8004124:	2b04      	cmp	r3, #4
 8004126:	d00c      	beq.n	8004142 <Screen_HandleSwitches+0x116>
            ui == UI_MANUAL ||
 8004128:	4b86      	ldr	r3, [pc, #536]	@ (8004344 <Screen_HandleSwitches+0x318>)
 800412a:	781b      	ldrb	r3, [r3, #0]
            ui == UI_SEMI_AUTO ||
 800412c:	2b03      	cmp	r3, #3
 800412e:	d008      	beq.n	8004142 <Screen_HandleSwitches+0x116>
            ui == UI_COUNTDOWN ||
 8004130:	4b84      	ldr	r3, [pc, #528]	@ (8004344 <Screen_HandleSwitches+0x318>)
 8004132:	781b      	ldrb	r3, [r3, #0]
            ui == UI_MANUAL ||
 8004134:	2b10      	cmp	r3, #16
 8004136:	d004      	beq.n	8004142 <Screen_HandleSwitches+0x116>
            ui == UI_COUNTDOWN_EDIT_MIN)
 8004138:	4b82      	ldr	r3, [pc, #520]	@ (8004344 <Screen_HandleSwitches+0x318>)
 800413a:	781b      	ldrb	r3, [r3, #0]
            ui == UI_COUNTDOWN ||
 800413c:	2b11      	cmp	r3, #17
 800413e:	f040 814c 	bne.w	80043da <Screen_HandleSwitches+0x3ae>
        {
            ui = UI_DASH;
 8004142:	4b80      	ldr	r3, [pc, #512]	@ (8004344 <Screen_HandleSwitches+0x318>)
 8004144:	2201      	movs	r2, #1
 8004146:	701a      	strb	r2, [r3, #0]
            screenNeedsRefresh = true;
 8004148:	4b7f      	ldr	r3, [pc, #508]	@ (8004348 <Screen_HandleSwitches+0x31c>)
 800414a:	2201      	movs	r2, #1
 800414c:	701a      	strb	r2, [r3, #0]
        }
        break;
 800414e:	e144      	b.n	80043da <Screen_HandleSwitches+0x3ae>

    /* ============================================================
       SW1 LONG PRESS  MANUAL MODE TOGGLE
       ============================================================ */
    case BTN_RESET_LONG:
        ModelHandle_ToggleManual();
 8004150:	f7fe fd76 	bl	8002c40 <ModelHandle_ToggleManual>
        ui = UI_MANUAL;
 8004154:	4b7b      	ldr	r3, [pc, #492]	@ (8004344 <Screen_HandleSwitches+0x318>)
 8004156:	2203      	movs	r2, #3
 8004158:	701a      	strb	r2, [r3, #0]
        screenNeedsRefresh = true;
 800415a:	4b7b      	ldr	r3, [pc, #492]	@ (8004348 <Screen_HandleSwitches+0x31c>)
 800415c:	2201      	movs	r2, #1
 800415e:	701a      	strb	r2, [r3, #0]
        break;
 8004160:	e144      	b.n	80043ec <Screen_HandleSwitches+0x3c0>

    /* ============================================================
       SW2 SHORT (Yellow P)  SELECT / ENTER
       ============================================================ */
    case BTN_SELECT:
        if (ui == UI_DASH) {
 8004162:	4b78      	ldr	r3, [pc, #480]	@ (8004344 <Screen_HandleSwitches+0x318>)
 8004164:	781b      	ldrb	r3, [r3, #0]
 8004166:	2b01      	cmp	r3, #1
 8004168:	d109      	bne.n	800417e <Screen_HandleSwitches+0x152>
            ui = UI_MENU;
 800416a:	4b76      	ldr	r3, [pc, #472]	@ (8004344 <Screen_HandleSwitches+0x318>)
 800416c:	2202      	movs	r2, #2
 800416e:	701a      	strb	r2, [r3, #0]
            menu_idx = 0;
 8004170:	4b76      	ldr	r3, [pc, #472]	@ (800434c <Screen_HandleSwitches+0x320>)
 8004172:	2200      	movs	r2, #0
 8004174:	601a      	str	r2, [r3, #0]
            screenNeedsRefresh = true;
 8004176:	4b74      	ldr	r3, [pc, #464]	@ (8004348 <Screen_HandleSwitches+0x31c>)
 8004178:	2201      	movs	r2, #1
 800417a:	701a      	strb	r2, [r3, #0]
            else if (menu_idx == 2) ui = UI_TWIST;
            else if (menu_idx == 3) ui = UI_SEMI_AUTO;
            else if (menu_idx == 4) ui = UI_DASH;
            screenNeedsRefresh = true;
        }
        break;
 800417c:	e12f      	b.n	80043de <Screen_HandleSwitches+0x3b2>
        else if (ui == UI_MENU) {
 800417e:	4b71      	ldr	r3, [pc, #452]	@ (8004344 <Screen_HandleSwitches+0x318>)
 8004180:	781b      	ldrb	r3, [r3, #0]
 8004182:	2b02      	cmp	r3, #2
 8004184:	f040 812b 	bne.w	80043de <Screen_HandleSwitches+0x3b2>
            if (menu_idx == 0) ui = UI_TIMER;
 8004188:	4b70      	ldr	r3, [pc, #448]	@ (800434c <Screen_HandleSwitches+0x320>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d103      	bne.n	8004198 <Screen_HandleSwitches+0x16c>
 8004190:	4b6c      	ldr	r3, [pc, #432]	@ (8004344 <Screen_HandleSwitches+0x318>)
 8004192:	2205      	movs	r2, #5
 8004194:	701a      	strb	r2, [r3, #0]
 8004196:	e01e      	b.n	80041d6 <Screen_HandleSwitches+0x1aa>
            else if (menu_idx == 1) ui = UI_AUTO_MENU;
 8004198:	4b6c      	ldr	r3, [pc, #432]	@ (800434c <Screen_HandleSwitches+0x320>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	2b01      	cmp	r3, #1
 800419e:	d103      	bne.n	80041a8 <Screen_HandleSwitches+0x17c>
 80041a0:	4b68      	ldr	r3, [pc, #416]	@ (8004344 <Screen_HandleSwitches+0x318>)
 80041a2:	220c      	movs	r2, #12
 80041a4:	701a      	strb	r2, [r3, #0]
 80041a6:	e016      	b.n	80041d6 <Screen_HandleSwitches+0x1aa>
            else if (menu_idx == 2) ui = UI_TWIST;
 80041a8:	4b68      	ldr	r3, [pc, #416]	@ (800434c <Screen_HandleSwitches+0x320>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	2b02      	cmp	r3, #2
 80041ae:	d103      	bne.n	80041b8 <Screen_HandleSwitches+0x18c>
 80041b0:	4b64      	ldr	r3, [pc, #400]	@ (8004344 <Screen_HandleSwitches+0x318>)
 80041b2:	2213      	movs	r2, #19
 80041b4:	701a      	strb	r2, [r3, #0]
 80041b6:	e00e      	b.n	80041d6 <Screen_HandleSwitches+0x1aa>
            else if (menu_idx == 3) ui = UI_SEMI_AUTO;
 80041b8:	4b64      	ldr	r3, [pc, #400]	@ (800434c <Screen_HandleSwitches+0x320>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	2b03      	cmp	r3, #3
 80041be:	d103      	bne.n	80041c8 <Screen_HandleSwitches+0x19c>
 80041c0:	4b60      	ldr	r3, [pc, #384]	@ (8004344 <Screen_HandleSwitches+0x318>)
 80041c2:	2204      	movs	r2, #4
 80041c4:	701a      	strb	r2, [r3, #0]
 80041c6:	e006      	b.n	80041d6 <Screen_HandleSwitches+0x1aa>
            else if (menu_idx == 4) ui = UI_DASH;
 80041c8:	4b60      	ldr	r3, [pc, #384]	@ (800434c <Screen_HandleSwitches+0x320>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	2b04      	cmp	r3, #4
 80041ce:	d102      	bne.n	80041d6 <Screen_HandleSwitches+0x1aa>
 80041d0:	4b5c      	ldr	r3, [pc, #368]	@ (8004344 <Screen_HandleSwitches+0x318>)
 80041d2:	2201      	movs	r2, #1
 80041d4:	701a      	strb	r2, [r3, #0]
            screenNeedsRefresh = true;
 80041d6:	4b5c      	ldr	r3, [pc, #368]	@ (8004348 <Screen_HandleSwitches+0x31c>)
 80041d8:	2201      	movs	r2, #1
 80041da:	701a      	strb	r2, [r3, #0]
        break;
 80041dc:	e0ff      	b.n	80043de <Screen_HandleSwitches+0x3b2>

    /* ============================================================
       SW2 LONG PRESS  OPEN MAIN MENU
       ============================================================ */
    case BTN_SELECT_LONG:
        ui = UI_MENU;
 80041de:	4b59      	ldr	r3, [pc, #356]	@ (8004344 <Screen_HandleSwitches+0x318>)
 80041e0:	2202      	movs	r2, #2
 80041e2:	701a      	strb	r2, [r3, #0]
        menu_idx = 0;
 80041e4:	4b59      	ldr	r3, [pc, #356]	@ (800434c <Screen_HandleSwitches+0x320>)
 80041e6:	2200      	movs	r2, #0
 80041e8:	601a      	str	r2, [r3, #0]
        screenNeedsRefresh = true;
 80041ea:	4b57      	ldr	r3, [pc, #348]	@ (8004348 <Screen_HandleSwitches+0x31c>)
 80041ec:	2201      	movs	r2, #1
 80041ee:	701a      	strb	r2, [r3, #0]
        break;
 80041f0:	e0fc      	b.n	80043ec <Screen_HandleSwitches+0x3c0>

    /* ============================================================
       SW3 SHORT  NAVIGATE / INCREASE GENERAL VALUES
       ============================================================ */
    case BTN_UP:
        switch (ui)
 80041f2:	4b54      	ldr	r3, [pc, #336]	@ (8004344 <Screen_HandleSwitches+0x318>)
 80041f4:	781b      	ldrb	r3, [r3, #0]
 80041f6:	2b02      	cmp	r3, #2
 80041f8:	d002      	beq.n	8004200 <Screen_HandleSwitches+0x1d4>
 80041fa:	2b11      	cmp	r3, #17
 80041fc:	d00d      	beq.n	800421a <Screen_HandleSwitches+0x1ee>
                edit_countdown_min = (edit_countdown_min + 1) % 999;
                screenNeedsRefresh = true;
                break;

            default:
                break;
 80041fe:	e022      	b.n	8004246 <Screen_HandleSwitches+0x21a>
                if (menu_idx > 0) menu_idx--;
 8004200:	4b52      	ldr	r3, [pc, #328]	@ (800434c <Screen_HandleSwitches+0x320>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	2b00      	cmp	r3, #0
 8004206:	dd04      	ble.n	8004212 <Screen_HandleSwitches+0x1e6>
 8004208:	4b50      	ldr	r3, [pc, #320]	@ (800434c <Screen_HandleSwitches+0x320>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	3b01      	subs	r3, #1
 800420e:	4a4f      	ldr	r2, [pc, #316]	@ (800434c <Screen_HandleSwitches+0x320>)
 8004210:	6013      	str	r3, [r2, #0]
                screenNeedsRefresh = true;
 8004212:	4b4d      	ldr	r3, [pc, #308]	@ (8004348 <Screen_HandleSwitches+0x31c>)
 8004214:	2201      	movs	r2, #1
 8004216:	701a      	strb	r2, [r3, #0]
                break;
 8004218:	e015      	b.n	8004246 <Screen_HandleSwitches+0x21a>
                edit_countdown_min = (edit_countdown_min + 1) % 999;
 800421a:	4b4d      	ldr	r3, [pc, #308]	@ (8004350 <Screen_HandleSwitches+0x324>)
 800421c:	881b      	ldrh	r3, [r3, #0]
 800421e:	3301      	adds	r3, #1
 8004220:	4a4c      	ldr	r2, [pc, #304]	@ (8004354 <Screen_HandleSwitches+0x328>)
 8004222:	fb82 1203 	smull	r1, r2, r2, r3
 8004226:	441a      	add	r2, r3
 8004228:	1251      	asrs	r1, r2, #9
 800422a:	17da      	asrs	r2, r3, #31
 800422c:	1a8a      	subs	r2, r1, r2
 800422e:	f240 31e7 	movw	r1, #999	@ 0x3e7
 8004232:	fb01 f202 	mul.w	r2, r1, r2
 8004236:	1a9a      	subs	r2, r3, r2
 8004238:	b292      	uxth	r2, r2
 800423a:	4b45      	ldr	r3, [pc, #276]	@ (8004350 <Screen_HandleSwitches+0x324>)
 800423c:	801a      	strh	r2, [r3, #0]
                screenNeedsRefresh = true;
 800423e:	4b42      	ldr	r3, [pc, #264]	@ (8004348 <Screen_HandleSwitches+0x31c>)
 8004240:	2201      	movs	r2, #1
 8004242:	701a      	strb	r2, [r3, #0]
                break;
 8004244:	bf00      	nop
        }
        break;
 8004246:	e0d1      	b.n	80043ec <Screen_HandleSwitches+0x3c0>

    /* ============================================================
       SW3 LONG  CONTINUOUS INCREMENT
       ============================================================ */
    case BTN_UP_LONG:
        if (ui == UI_COUNTDOWN_EDIT_MIN) {
 8004248:	4b3e      	ldr	r3, [pc, #248]	@ (8004344 <Screen_HandleSwitches+0x318>)
 800424a:	781b      	ldrb	r3, [r3, #0]
 800424c:	2b11      	cmp	r3, #17
 800424e:	f040 80c8 	bne.w	80043e2 <Screen_HandleSwitches+0x3b6>
            if (HAL_GetTick() - last_repeat_time > COUNTDOWN_INC_MS) {
 8004252:	f001 fb87 	bl	8005964 <HAL_GetTick>
 8004256:	4602      	mov	r2, r0
 8004258:	4b3f      	ldr	r3, [pc, #252]	@ (8004358 <Screen_HandleSwitches+0x32c>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	1ad3      	subs	r3, r2, r3
 800425e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004262:	f240 80be 	bls.w	80043e2 <Screen_HandleSwitches+0x3b6>
                edit_countdown_min = (edit_countdown_min + 1) % 999;
 8004266:	4b3a      	ldr	r3, [pc, #232]	@ (8004350 <Screen_HandleSwitches+0x324>)
 8004268:	881b      	ldrh	r3, [r3, #0]
 800426a:	3301      	adds	r3, #1
 800426c:	4a39      	ldr	r2, [pc, #228]	@ (8004354 <Screen_HandleSwitches+0x328>)
 800426e:	fb82 1203 	smull	r1, r2, r2, r3
 8004272:	441a      	add	r2, r3
 8004274:	1251      	asrs	r1, r2, #9
 8004276:	17da      	asrs	r2, r3, #31
 8004278:	1a8a      	subs	r2, r1, r2
 800427a:	f240 31e7 	movw	r1, #999	@ 0x3e7
 800427e:	fb01 f202 	mul.w	r2, r1, r2
 8004282:	1a9a      	subs	r2, r3, r2
 8004284:	b292      	uxth	r2, r2
 8004286:	4b32      	ldr	r3, [pc, #200]	@ (8004350 <Screen_HandleSwitches+0x324>)
 8004288:	801a      	strh	r2, [r3, #0]
                last_repeat_time = HAL_GetTick();
 800428a:	f001 fb6b 	bl	8005964 <HAL_GetTick>
 800428e:	4603      	mov	r3, r0
 8004290:	4a31      	ldr	r2, [pc, #196]	@ (8004358 <Screen_HandleSwitches+0x32c>)
 8004292:	6013      	str	r3, [r2, #0]
                screenNeedsRefresh = true;
 8004294:	4b2c      	ldr	r3, [pc, #176]	@ (8004348 <Screen_HandleSwitches+0x31c>)
 8004296:	2201      	movs	r2, #1
 8004298:	701a      	strb	r2, [r3, #0]
            }
        }
        break;
 800429a:	e0a2      	b.n	80043e2 <Screen_HandleSwitches+0x3b6>
       SW4 SHORT (DOWN)  START / STOP COUNTDOWN MODE
       ============================================================ */
    case BTN_DOWN:

        /*********** From Dashboard  enter CD mode ***********/
        if (ui == UI_DASH) {
 800429c:	4b29      	ldr	r3, [pc, #164]	@ (8004344 <Screen_HandleSwitches+0x318>)
 800429e:	781b      	ldrb	r3, [r3, #0]
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d11b      	bne.n	80042dc <Screen_HandleSwitches+0x2b0>
            ui = UI_COUNTDOWN;
 80042a4:	4b27      	ldr	r3, [pc, #156]	@ (8004344 <Screen_HandleSwitches+0x318>)
 80042a6:	2210      	movs	r2, #16
 80042a8:	701a      	strb	r2, [r3, #0]

            if (!countdownActive)
 80042aa:	4b2c      	ldr	r3, [pc, #176]	@ (800435c <Screen_HandleSwitches+0x330>)
 80042ac:	781b      	ldrb	r3, [r3, #0]
 80042ae:	b2db      	uxtb	r3, r3
 80042b0:	f083 0301 	eor.w	r3, r3, #1
 80042b4:	b2db      	uxtb	r3, r3
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d00a      	beq.n	80042d0 <Screen_HandleSwitches+0x2a4>
                ModelHandle_StartCountdown(edit_countdown_min * 60);
 80042ba:	4b25      	ldr	r3, [pc, #148]	@ (8004350 <Screen_HandleSwitches+0x324>)
 80042bc:	881b      	ldrh	r3, [r3, #0]
 80042be:	461a      	mov	r2, r3
 80042c0:	4613      	mov	r3, r2
 80042c2:	011b      	lsls	r3, r3, #4
 80042c4:	1a9b      	subs	r3, r3, r2
 80042c6:	009b      	lsls	r3, r3, #2
 80042c8:	4618      	mov	r0, r3
 80042ca:	f7fe fe21 	bl	8002f10 <ModelHandle_StartCountdown>
 80042ce:	e001      	b.n	80042d4 <Screen_HandleSwitches+0x2a8>
            else
                ModelHandle_StopCountdown();
 80042d0:	f7fe fe0e 	bl	8002ef0 <ModelHandle_StopCountdown>

            screenNeedsRefresh = true;
 80042d4:	4b1c      	ldr	r3, [pc, #112]	@ (8004348 <Screen_HandleSwitches+0x31c>)
 80042d6:	2201      	movs	r2, #1
 80042d8:	701a      	strb	r2, [r3, #0]
            break;
 80042da:	e087      	b.n	80043ec <Screen_HandleSwitches+0x3c0>
        }

        /*********** Inside Countdown Screen ***********/
        if (ui == UI_COUNTDOWN) {
 80042dc:	4b19      	ldr	r3, [pc, #100]	@ (8004344 <Screen_HandleSwitches+0x318>)
 80042de:	781b      	ldrb	r3, [r3, #0]
 80042e0:	2b10      	cmp	r3, #16
 80042e2:	d115      	bne.n	8004310 <Screen_HandleSwitches+0x2e4>
            if (countdownActive)
 80042e4:	4b1d      	ldr	r3, [pc, #116]	@ (800435c <Screen_HandleSwitches+0x330>)
 80042e6:	781b      	ldrb	r3, [r3, #0]
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d002      	beq.n	80042f4 <Screen_HandleSwitches+0x2c8>
                ModelHandle_StopCountdown();
 80042ee:	f7fe fdff 	bl	8002ef0 <ModelHandle_StopCountdown>
 80042f2:	e009      	b.n	8004308 <Screen_HandleSwitches+0x2dc>
            else
                ModelHandle_StartCountdown(edit_countdown_min * 60);
 80042f4:	4b16      	ldr	r3, [pc, #88]	@ (8004350 <Screen_HandleSwitches+0x324>)
 80042f6:	881b      	ldrh	r3, [r3, #0]
 80042f8:	461a      	mov	r2, r3
 80042fa:	4613      	mov	r3, r2
 80042fc:	011b      	lsls	r3, r3, #4
 80042fe:	1a9b      	subs	r3, r3, r2
 8004300:	009b      	lsls	r3, r3, #2
 8004302:	4618      	mov	r0, r3
 8004304:	f7fe fe04 	bl	8002f10 <ModelHandle_StartCountdown>

            screenNeedsRefresh = true;
 8004308:	4b0f      	ldr	r3, [pc, #60]	@ (8004348 <Screen_HandleSwitches+0x31c>)
 800430a:	2201      	movs	r2, #1
 800430c:	701a      	strb	r2, [r3, #0]
            break;
 800430e:	e06d      	b.n	80043ec <Screen_HandleSwitches+0x3c0>
        }

        /*********** Inside Countdown Edit ***********/
        if (ui == UI_COUNTDOWN_EDIT_MIN) {
 8004310:	4b0c      	ldr	r3, [pc, #48]	@ (8004344 <Screen_HandleSwitches+0x318>)
 8004312:	781b      	ldrb	r3, [r3, #0]
 8004314:	2b11      	cmp	r3, #17
 8004316:	d166      	bne.n	80043e6 <Screen_HandleSwitches+0x3ba>
            edit_countdown_min = (edit_countdown_min + 1) % 999;
 8004318:	4b0d      	ldr	r3, [pc, #52]	@ (8004350 <Screen_HandleSwitches+0x324>)
 800431a:	881b      	ldrh	r3, [r3, #0]
 800431c:	3301      	adds	r3, #1
 800431e:	4a0d      	ldr	r2, [pc, #52]	@ (8004354 <Screen_HandleSwitches+0x328>)
 8004320:	fb82 1203 	smull	r1, r2, r2, r3
 8004324:	441a      	add	r2, r3
 8004326:	1251      	asrs	r1, r2, #9
 8004328:	17da      	asrs	r2, r3, #31
 800432a:	1a8a      	subs	r2, r1, r2
 800432c:	f240 31e7 	movw	r1, #999	@ 0x3e7
 8004330:	fb01 f202 	mul.w	r2, r1, r2
 8004334:	1a9a      	subs	r2, r3, r2
 8004336:	b292      	uxth	r2, r2
 8004338:	4b05      	ldr	r3, [pc, #20]	@ (8004350 <Screen_HandleSwitches+0x324>)
 800433a:	801a      	strh	r2, [r3, #0]
            screenNeedsRefresh = true;
 800433c:	4b02      	ldr	r3, [pc, #8]	@ (8004348 <Screen_HandleSwitches+0x31c>)
 800433e:	2201      	movs	r2, #1
 8004340:	701a      	strb	r2, [r3, #0]
        }

        break;
 8004342:	e050      	b.n	80043e6 <Screen_HandleSwitches+0x3ba>
 8004344:	20000542 	.word	0x20000542
 8004348:	20000543 	.word	0x20000543
 800434c:	20000570 	.word	0x20000570
 8004350:	2000056c 	.word	0x2000056c
 8004354:	83340521 	.word	0x83340521
 8004358:	20000564 	.word	0x20000564
 800435c:	200004eb 	.word	0x200004eb
        ENTER EDIT + CONTINUOUS INCREMENT
       ============================================================ */
    case BTN_DOWN_LONG:

        /*********** Enter Edit Mode from RUN or IDLE ***********/
        if (ui == UI_COUNTDOWN || ui == UI_DASH) {
 8004360:	4b24      	ldr	r3, [pc, #144]	@ (80043f4 <Screen_HandleSwitches+0x3c8>)
 8004362:	781b      	ldrb	r3, [r3, #0]
 8004364:	2b10      	cmp	r3, #16
 8004366:	d003      	beq.n	8004370 <Screen_HandleSwitches+0x344>
 8004368:	4b22      	ldr	r3, [pc, #136]	@ (80043f4 <Screen_HandleSwitches+0x3c8>)
 800436a:	781b      	ldrb	r3, [r3, #0]
 800436c:	2b01      	cmp	r3, #1
 800436e:	d10a      	bne.n	8004386 <Screen_HandleSwitches+0x35a>
            ui = UI_COUNTDOWN_EDIT_MIN;
 8004370:	4b20      	ldr	r3, [pc, #128]	@ (80043f4 <Screen_HandleSwitches+0x3c8>)
 8004372:	2211      	movs	r2, #17
 8004374:	701a      	strb	r2, [r3, #0]
            screenNeedsRefresh = true;
 8004376:	4b20      	ldr	r3, [pc, #128]	@ (80043f8 <Screen_HandleSwitches+0x3cc>)
 8004378:	2201      	movs	r2, #1
 800437a:	701a      	strb	r2, [r3, #0]
            last_repeat_time = HAL_GetTick();
 800437c:	f001 faf2 	bl	8005964 <HAL_GetTick>
 8004380:	4603      	mov	r3, r0
 8004382:	4a1e      	ldr	r2, [pc, #120]	@ (80043fc <Screen_HandleSwitches+0x3d0>)
 8004384:	6013      	str	r3, [r2, #0]
        }

        /*********** Continuous increment ***********/
        if (ui == UI_COUNTDOWN_EDIT_MIN) {
 8004386:	4b1b      	ldr	r3, [pc, #108]	@ (80043f4 <Screen_HandleSwitches+0x3c8>)
 8004388:	781b      	ldrb	r3, [r3, #0]
 800438a:	2b11      	cmp	r3, #17
 800438c:	d12d      	bne.n	80043ea <Screen_HandleSwitches+0x3be>
            if (HAL_GetTick() - last_repeat_time > COUNTDOWN_INC_MS) {
 800438e:	f001 fae9 	bl	8005964 <HAL_GetTick>
 8004392:	4602      	mov	r2, r0
 8004394:	4b19      	ldr	r3, [pc, #100]	@ (80043fc <Screen_HandleSwitches+0x3d0>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	1ad3      	subs	r3, r2, r3
 800439a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800439e:	d924      	bls.n	80043ea <Screen_HandleSwitches+0x3be>
                edit_countdown_min = (edit_countdown_min + 1) % 999;
 80043a0:	4b17      	ldr	r3, [pc, #92]	@ (8004400 <Screen_HandleSwitches+0x3d4>)
 80043a2:	881b      	ldrh	r3, [r3, #0]
 80043a4:	3301      	adds	r3, #1
 80043a6:	4a17      	ldr	r2, [pc, #92]	@ (8004404 <Screen_HandleSwitches+0x3d8>)
 80043a8:	fb82 1203 	smull	r1, r2, r2, r3
 80043ac:	441a      	add	r2, r3
 80043ae:	1251      	asrs	r1, r2, #9
 80043b0:	17da      	asrs	r2, r3, #31
 80043b2:	1a8a      	subs	r2, r1, r2
 80043b4:	f240 31e7 	movw	r1, #999	@ 0x3e7
 80043b8:	fb01 f202 	mul.w	r2, r1, r2
 80043bc:	1a9a      	subs	r2, r3, r2
 80043be:	b292      	uxth	r2, r2
 80043c0:	4b0f      	ldr	r3, [pc, #60]	@ (8004400 <Screen_HandleSwitches+0x3d4>)
 80043c2:	801a      	strh	r2, [r3, #0]
                last_repeat_time = HAL_GetTick();
 80043c4:	f001 face 	bl	8005964 <HAL_GetTick>
 80043c8:	4603      	mov	r3, r0
 80043ca:	4a0c      	ldr	r2, [pc, #48]	@ (80043fc <Screen_HandleSwitches+0x3d0>)
 80043cc:	6013      	str	r3, [r2, #0]
                screenNeedsRefresh = true;
 80043ce:	4b0a      	ldr	r3, [pc, #40]	@ (80043f8 <Screen_HandleSwitches+0x3cc>)
 80043d0:	2201      	movs	r2, #1
 80043d2:	701a      	strb	r2, [r3, #0]
            }
        }

        break;
 80043d4:	e009      	b.n	80043ea <Screen_HandleSwitches+0x3be>
    if (b == BTN_NONE) return;
 80043d6:	bf00      	nop
 80043d8:	e008      	b.n	80043ec <Screen_HandleSwitches+0x3c0>
        break;
 80043da:	bf00      	nop
 80043dc:	e006      	b.n	80043ec <Screen_HandleSwitches+0x3c0>
        break;
 80043de:	bf00      	nop
 80043e0:	e004      	b.n	80043ec <Screen_HandleSwitches+0x3c0>
        break;
 80043e2:	bf00      	nop
 80043e4:	e002      	b.n	80043ec <Screen_HandleSwitches+0x3c0>
        break;
 80043e6:	bf00      	nop
 80043e8:	e000      	b.n	80043ec <Screen_HandleSwitches+0x3c0>
        break;
 80043ea:	bf00      	nop
    }

}
 80043ec:	3708      	adds	r7, #8
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bd80      	pop	{r7, pc}
 80043f2:	bf00      	nop
 80043f4:	20000542 	.word	0x20000542
 80043f8:	20000543 	.word	0x20000543
 80043fc:	20000564 	.word	0x20000564
 8004400:	2000056c 	.word	0x2000056c
 8004404:	83340521 	.word	0x83340521

08004408 <Screen_Update>:
/* ================================================================
   LCD UPDATE ENGINE (REFRESH + BLINK + AUTO BACK)
   ================================================================ */

void Screen_Update(void)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b084      	sub	sp, #16
 800440c:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 800440e:	f001 faa9 	bl	8005964 <HAL_GetTick>
 8004412:	60b8      	str	r0, [r7, #8]

    /* Cursor blink modes */
    bool cursorBlinkActive = false;
 8004414:	2300      	movs	r3, #0
 8004416:	73fb      	strb	r3, [r7, #15]
    switch(ui)
 8004418:	4b92      	ldr	r3, [pc, #584]	@ (8004664 <Screen_Update+0x25c>)
 800441a:	781b      	ldrb	r3, [r3, #0]
 800441c:	2b19      	cmp	r3, #25
 800441e:	bf8c      	ite	hi
 8004420:	2201      	movhi	r2, #1
 8004422:	2200      	movls	r2, #0
 8004424:	b2d2      	uxtb	r2, r2
 8004426:	2a00      	cmp	r2, #0
 8004428:	d10e      	bne.n	8004448 <Screen_Update+0x40>
 800442a:	4a8f      	ldr	r2, [pc, #572]	@ (8004668 <Screen_Update+0x260>)
 800442c:	fa22 f303 	lsr.w	r3, r2, r3
 8004430:	f003 0301 	and.w	r3, r3, #1
 8004434:	2b00      	cmp	r3, #0
 8004436:	bf14      	ite	ne
 8004438:	2301      	movne	r3, #1
 800443a:	2300      	moveq	r3, #0
 800443c:	b2db      	uxtb	r3, r3
 800443e:	2b00      	cmp	r3, #0
 8004440:	d002      	beq.n	8004448 <Screen_Update+0x40>
        case UI_TWIST_EDIT_OFF_H:
        case UI_TWIST_EDIT_OFF_M:
        case UI_AUTO_EDIT_GAP:
        case UI_AUTO_EDIT_MAXRUN:
        case UI_AUTO_EDIT_RETRY:
            cursorBlinkActive = true;
 8004442:	2301      	movs	r3, #1
 8004444:	73fb      	strb	r3, [r7, #15]
            break;
 8004446:	e005      	b.n	8004454 <Screen_Update+0x4c>

        default:
            cursorBlinkActive = false;
 8004448:	2300      	movs	r3, #0
 800444a:	73fb      	strb	r3, [r7, #15]
            cursorVisible = true;
 800444c:	4b87      	ldr	r3, [pc, #540]	@ (800466c <Screen_Update+0x264>)
 800444e:	2201      	movs	r2, #1
 8004450:	701a      	strb	r2, [r3, #0]
            break;
 8004452:	bf00      	nop
    }

    /* Cursor blink */
    if (cursorBlinkActive && (now - lastCursorToggle >= CURSOR_BLINK_MS))
 8004454:	7bfb      	ldrb	r3, [r7, #15]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d01c      	beq.n	8004494 <Screen_Update+0x8c>
 800445a:	4b85      	ldr	r3, [pc, #532]	@ (8004670 <Screen_Update+0x268>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	68ba      	ldr	r2, [r7, #8]
 8004460:	1ad3      	subs	r3, r2, r3
 8004462:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8004466:	4293      	cmp	r3, r2
 8004468:	d314      	bcc.n	8004494 <Screen_Update+0x8c>
    {
        cursorVisible = !cursorVisible;
 800446a:	4b80      	ldr	r3, [pc, #512]	@ (800466c <Screen_Update+0x264>)
 800446c:	781b      	ldrb	r3, [r3, #0]
 800446e:	2b00      	cmp	r3, #0
 8004470:	bf14      	ite	ne
 8004472:	2301      	movne	r3, #1
 8004474:	2300      	moveq	r3, #0
 8004476:	b2db      	uxtb	r3, r3
 8004478:	f083 0301 	eor.w	r3, r3, #1
 800447c:	b2db      	uxtb	r3, r3
 800447e:	f003 0301 	and.w	r3, r3, #1
 8004482:	b2da      	uxtb	r2, r3
 8004484:	4b79      	ldr	r3, [pc, #484]	@ (800466c <Screen_Update+0x264>)
 8004486:	701a      	strb	r2, [r3, #0]
        lastCursorToggle = now;
 8004488:	4a79      	ldr	r2, [pc, #484]	@ (8004670 <Screen_Update+0x268>)
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	6013      	str	r3, [r2, #0]
        screenNeedsRefresh = true;
 800448e:	4b79      	ldr	r3, [pc, #484]	@ (8004674 <Screen_Update+0x26c>)
 8004490:	2201      	movs	r2, #1
 8004492:	701a      	strb	r2, [r3, #0]
    }

    /* Auto-transition from WELCOME */
    if (ui == UI_WELCOME && now - lastLcdUpdateTime >= WELCOME_MS)
 8004494:	4b73      	ldr	r3, [pc, #460]	@ (8004664 <Screen_Update+0x25c>)
 8004496:	781b      	ldrb	r3, [r3, #0]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d110      	bne.n	80044be <Screen_Update+0xb6>
 800449c:	4b76      	ldr	r3, [pc, #472]	@ (8004678 <Screen_Update+0x270>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	68ba      	ldr	r2, [r7, #8]
 80044a2:	1ad3      	subs	r3, r2, r3
 80044a4:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d308      	bcc.n	80044be <Screen_Update+0xb6>
    {
        ui = UI_DASH;
 80044ac:	4b6d      	ldr	r3, [pc, #436]	@ (8004664 <Screen_Update+0x25c>)
 80044ae:	2201      	movs	r2, #1
 80044b0:	701a      	strb	r2, [r3, #0]
        lastLcdUpdateTime = now;
 80044b2:	4a71      	ldr	r2, [pc, #452]	@ (8004678 <Screen_Update+0x270>)
 80044b4:	68bb      	ldr	r3, [r7, #8]
 80044b6:	6013      	str	r3, [r2, #0]
        screenNeedsRefresh = true;
 80044b8:	4b6e      	ldr	r3, [pc, #440]	@ (8004674 <Screen_Update+0x26c>)
 80044ba:	2201      	movs	r2, #1
 80044bc:	701a      	strb	r2, [r3, #0]
    }

    /* Auto-return to DASH after inactivity */
    if (ui != UI_WELCOME &&
 80044be:	4b69      	ldr	r3, [pc, #420]	@ (8004664 <Screen_Update+0x25c>)
 80044c0:	781b      	ldrb	r3, [r3, #0]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d011      	beq.n	80044ea <Screen_Update+0xe2>
        ui != UI_DASH &&
 80044c6:	4b67      	ldr	r3, [pc, #412]	@ (8004664 <Screen_Update+0x25c>)
 80044c8:	781b      	ldrb	r3, [r3, #0]
    if (ui != UI_WELCOME &&
 80044ca:	2b01      	cmp	r3, #1
 80044cc:	d00d      	beq.n	80044ea <Screen_Update+0xe2>
        now - lastUserAction >= AUTO_BACK_MS)
 80044ce:	4b6b      	ldr	r3, [pc, #428]	@ (800467c <Screen_Update+0x274>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	68ba      	ldr	r2, [r7, #8]
 80044d4:	1ad3      	subs	r3, r2, r3
 80044d6:	f64e 2260 	movw	r2, #60000	@ 0xea60
        ui != UI_DASH &&
 80044da:	4293      	cmp	r3, r2
 80044dc:	d305      	bcc.n	80044ea <Screen_Update+0xe2>
    {
        ui = UI_DASH;
 80044de:	4b61      	ldr	r3, [pc, #388]	@ (8004664 <Screen_Update+0x25c>)
 80044e0:	2201      	movs	r2, #1
 80044e2:	701a      	strb	r2, [r3, #0]
        screenNeedsRefresh = true;
 80044e4:	4b63      	ldr	r3, [pc, #396]	@ (8004674 <Screen_Update+0x26c>)
 80044e6:	2201      	movs	r2, #1
 80044e8:	701a      	strb	r2, [r3, #0]
    }

    /* Refresh DASH every second */
    if (ui == UI_DASH && (now - lastLcdUpdateTime >= 1000))
 80044ea:	4b5e      	ldr	r3, [pc, #376]	@ (8004664 <Screen_Update+0x25c>)
 80044ec:	781b      	ldrb	r3, [r3, #0]
 80044ee:	2b01      	cmp	r3, #1
 80044f0:	d10c      	bne.n	800450c <Screen_Update+0x104>
 80044f2:	4b61      	ldr	r3, [pc, #388]	@ (8004678 <Screen_Update+0x270>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	68ba      	ldr	r2, [r7, #8]
 80044f8:	1ad3      	subs	r3, r2, r3
 80044fa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80044fe:	d305      	bcc.n	800450c <Screen_Update+0x104>
    {
        lastLcdUpdateTime = now;
 8004500:	4a5d      	ldr	r2, [pc, #372]	@ (8004678 <Screen_Update+0x270>)
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	6013      	str	r3, [r2, #0]
        screenNeedsRefresh = true;
 8004506:	4b5b      	ldr	r3, [pc, #364]	@ (8004674 <Screen_Update+0x26c>)
 8004508:	2201      	movs	r2, #1
 800450a:	701a      	strb	r2, [r3, #0]
    }

    /* ============================================================
       DO THE DRAWING
       ============================================================ */
    if (screenNeedsRefresh || ui != last_ui)
 800450c:	4b59      	ldr	r3, [pc, #356]	@ (8004674 <Screen_Update+0x26c>)
 800450e:	781b      	ldrb	r3, [r3, #0]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d106      	bne.n	8004522 <Screen_Update+0x11a>
 8004514:	4b53      	ldr	r3, [pc, #332]	@ (8004664 <Screen_Update+0x25c>)
 8004516:	781a      	ldrb	r2, [r3, #0]
 8004518:	4b59      	ldr	r3, [pc, #356]	@ (8004680 <Screen_Update+0x278>)
 800451a:	781b      	ldrb	r3, [r3, #0]
 800451c:	429a      	cmp	r2, r3
 800451e:	f000 809d 	beq.w	800465c <Screen_Update+0x254>
    {
        bool fullRefresh = (ui != last_ui);
 8004522:	4b50      	ldr	r3, [pc, #320]	@ (8004664 <Screen_Update+0x25c>)
 8004524:	781a      	ldrb	r2, [r3, #0]
 8004526:	4b56      	ldr	r3, [pc, #344]	@ (8004680 <Screen_Update+0x278>)
 8004528:	781b      	ldrb	r3, [r3, #0]
 800452a:	429a      	cmp	r2, r3
 800452c:	bf14      	ite	ne
 800452e:	2301      	movne	r3, #1
 8004530:	2300      	moveq	r3, #0
 8004532:	71fb      	strb	r3, [r7, #7]
        last_ui = ui;
 8004534:	4b4b      	ldr	r3, [pc, #300]	@ (8004664 <Screen_Update+0x25c>)
 8004536:	781a      	ldrb	r2, [r3, #0]
 8004538:	4b51      	ldr	r3, [pc, #324]	@ (8004680 <Screen_Update+0x278>)
 800453a:	701a      	strb	r2, [r3, #0]
        screenNeedsRefresh = false;
 800453c:	4b4d      	ldr	r3, [pc, #308]	@ (8004674 <Screen_Update+0x26c>)
 800453e:	2200      	movs	r2, #0
 8004540:	701a      	strb	r2, [r3, #0]

        if (fullRefresh)
 8004542:	79fb      	ldrb	r3, [r7, #7]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d001      	beq.n	800454c <Screen_Update+0x144>
            lcd_clear();
 8004548:	f7fd fba9 	bl	8001c9e <lcd_clear>

        switch(ui)
 800454c:	4b45      	ldr	r3, [pc, #276]	@ (8004664 <Screen_Update+0x25c>)
 800454e:	781b      	ldrb	r3, [r3, #0]
 8004550:	2b19      	cmp	r3, #25
 8004552:	d87c      	bhi.n	800464e <Screen_Update+0x246>
 8004554:	a201      	add	r2, pc, #4	@ (adr r2, 800455c <Screen_Update+0x154>)
 8004556:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800455a:	bf00      	nop
 800455c:	080045c5 	.word	0x080045c5
 8004560:	080045cb 	.word	0x080045cb
 8004564:	080045d1 	.word	0x080045d1
 8004568:	080045d7 	.word	0x080045d7
 800456c:	080045dd 	.word	0x080045dd
 8004570:	080045e3 	.word	0x080045e3
 8004574:	0800464f 	.word	0x0800464f
 8004578:	080045e9 	.word	0x080045e9
 800457c:	080045ef 	.word	0x080045ef
 8004580:	080045f5 	.word	0x080045f5
 8004584:	080045fb 	.word	0x080045fb
 8004588:	0800464f 	.word	0x0800464f
 800458c:	08004601 	.word	0x08004601
 8004590:	08004607 	.word	0x08004607
 8004594:	0800460d 	.word	0x0800460d
 8004598:	08004613 	.word	0x08004613
 800459c:	08004619 	.word	0x08004619
 80045a0:	0800461f 	.word	0x0800461f
 80045a4:	0800464f 	.word	0x0800464f
 80045a8:	08004625 	.word	0x08004625
 80045ac:	0800462b 	.word	0x0800462b
 80045b0:	08004631 	.word	0x08004631
 80045b4:	08004637 	.word	0x08004637
 80045b8:	0800463d 	.word	0x0800463d
 80045bc:	08004643 	.word	0x08004643
 80045c0:	08004649 	.word	0x08004649
        {
            case UI_WELCOME:                show_welcome(); break;
 80045c4:	f7ff f9f8 	bl	80039b8 <show_welcome>
 80045c8:	e048      	b.n	800465c <Screen_Update+0x254>
            case UI_DASH:                   show_dash(); break;
 80045ca:	f7ff fa05 	bl	80039d8 <show_dash>
 80045ce:	e045      	b.n	800465c <Screen_Update+0x254>

            case UI_MENU:                   show_menu(); break;
 80045d0:	f7ff faf2 	bl	8003bb8 <show_menu>
 80045d4:	e042      	b.n	800465c <Screen_Update+0x254>

            case UI_MANUAL:                 show_manual(); break;
 80045d6:	f7ff fb4d 	bl	8003c74 <show_manual>
 80045da:	e03f      	b.n	800465c <Screen_Update+0x254>
            case UI_SEMI_AUTO:              show_semi_auto(); break;
 80045dc:	f7ff fba0 	bl	8003d20 <show_semi_auto>
 80045e0:	e03c      	b.n	800465c <Screen_Update+0x254>

            case UI_TIMER:                  show_timer(); break;
 80045e2:	f7ff fbb7 	bl	8003d54 <show_timer>
 80045e6:	e039      	b.n	800465c <Screen_Update+0x254>
            case UI_TIMER_EDIT_SLOT_ON_H:   show_timer_on_h(); break;
 80045e8:	f7ff fc70 	bl	8003ecc <show_timer_on_h>
 80045ec:	e036      	b.n	800465c <Screen_Update+0x254>
            case UI_TIMER_EDIT_SLOT_ON_M:   show_timer_on_m(); break;
 80045ee:	f7ff fc7d 	bl	8003eec <show_timer_on_m>
 80045f2:	e033      	b.n	800465c <Screen_Update+0x254>
            case UI_TIMER_EDIT_SLOT_OFF_H:  show_timer_off_h(); break;
 80045f4:	f7ff fc8a 	bl	8003f0c <show_timer_off_h>
 80045f8:	e030      	b.n	800465c <Screen_Update+0x254>
            case UI_TIMER_EDIT_SLOT_OFF_M:  show_timer_off_m(); break;
 80045fa:	f7ff fc97 	bl	8003f2c <show_timer_off_m>
 80045fe:	e02d      	b.n	800465c <Screen_Update+0x254>

            case UI_AUTO_MENU:              show_auto_menu(); break;
 8004600:	f7ff fb50 	bl	8003ca4 <show_auto_menu>
 8004604:	e02a      	b.n	800465c <Screen_Update+0x254>
            case UI_AUTO_EDIT_GAP:          show_auto_gap(); break;
 8004606:	f7ff fb5b 	bl	8003cc0 <show_auto_gap>
 800460a:	e027      	b.n	800465c <Screen_Update+0x254>
            case UI_AUTO_EDIT_MAXRUN:       show_auto_maxrun(); break;
 800460c:	f7ff fb68 	bl	8003ce0 <show_auto_maxrun>
 8004610:	e024      	b.n	800465c <Screen_Update+0x254>
            case UI_AUTO_EDIT_RETRY:        show_auto_retry(); break;
 8004612:	f7ff fb75 	bl	8003d00 <show_auto_retry>
 8004616:	e021      	b.n	800465c <Screen_Update+0x254>

            case UI_COUNTDOWN:              show_countdown(); break;
 8004618:	f7ff fbd4 	bl	8003dc4 <show_countdown>
 800461c:	e01e      	b.n	800465c <Screen_Update+0x254>
            case UI_COUNTDOWN_EDIT_MIN:     show_countdown_edit_min(); break;
 800461e:	f7ff fcf5 	bl	800400c <show_countdown_edit_min>
 8004622:	e01b      	b.n	800465c <Screen_Update+0x254>

            case UI_TWIST:                  show_twist(); break;
 8004624:	f7ff fc26 	bl	8003e74 <show_twist>
 8004628:	e018      	b.n	800465c <Screen_Update+0x254>
            case UI_TWIST_EDIT_ON:          show_twist_on_sec(); break;
 800462a:	f7ff fc8f 	bl	8003f4c <show_twist_on_sec>
 800462e:	e015      	b.n	800465c <Screen_Update+0x254>
            case UI_TWIST_EDIT_OFF:         show_twist_off_sec(); break;
 8004630:	f7ff fc9c 	bl	8003f6c <show_twist_off_sec>
 8004634:	e012      	b.n	800465c <Screen_Update+0x254>
            case UI_TWIST_EDIT_ON_H:        show_twist_on_h(); break;
 8004636:	f7ff fca9 	bl	8003f8c <show_twist_on_h>
 800463a:	e00f      	b.n	800465c <Screen_Update+0x254>
            case UI_TWIST_EDIT_ON_M:        show_twist_on_m(); break;
 800463c:	f7ff fcb6 	bl	8003fac <show_twist_on_m>
 8004640:	e00c      	b.n	800465c <Screen_Update+0x254>
            case UI_TWIST_EDIT_OFF_H:       show_twist_off_h(); break;
 8004642:	f7ff fcc3 	bl	8003fcc <show_twist_off_h>
 8004646:	e009      	b.n	800465c <Screen_Update+0x254>
            case UI_TWIST_EDIT_OFF_M:       show_twist_off_m(); break;
 8004648:	f7ff fcd0 	bl	8003fec <show_twist_off_m>
 800464c:	e006      	b.n	800465c <Screen_Update+0x254>

            default:
                lcd_line0("Not Impl");
 800464e:	480d      	ldr	r0, [pc, #52]	@ (8004684 <Screen_Update+0x27c>)
 8004650:	f7ff f982 	bl	8003958 <lcd_line0>
                lcd_line1(" ");
 8004654:	480c      	ldr	r0, [pc, #48]	@ (8004688 <Screen_Update+0x280>)
 8004656:	f7ff f98b 	bl	8003970 <lcd_line1>
                break;
 800465a:	bf00      	nop
        }
    }
}
 800465c:	bf00      	nop
 800465e:	3710      	adds	r7, #16
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}
 8004664:	20000542 	.word	0x20000542
 8004668:	03f2e784 	.word	0x03f2e784
 800466c:	20000019 	.word	0x20000019
 8004670:	20000544 	.word	0x20000544
 8004674:	20000543 	.word	0x20000543
 8004678:	20000548 	.word	0x20000548
 800467c:	2000054c 	.word	0x2000054c
 8004680:	20000018 	.word	0x20000018
 8004684:	0800ec28 	.word	0x0800ec28
 8004688:	0800ec34 	.word	0x0800ec34

0800468c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800468c:	b480      	push	{r7}
 800468e:	b085      	sub	sp, #20
 8004690:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004692:	4b15      	ldr	r3, [pc, #84]	@ (80046e8 <HAL_MspInit+0x5c>)
 8004694:	699b      	ldr	r3, [r3, #24]
 8004696:	4a14      	ldr	r2, [pc, #80]	@ (80046e8 <HAL_MspInit+0x5c>)
 8004698:	f043 0301 	orr.w	r3, r3, #1
 800469c:	6193      	str	r3, [r2, #24]
 800469e:	4b12      	ldr	r3, [pc, #72]	@ (80046e8 <HAL_MspInit+0x5c>)
 80046a0:	699b      	ldr	r3, [r3, #24]
 80046a2:	f003 0301 	and.w	r3, r3, #1
 80046a6:	60bb      	str	r3, [r7, #8]
 80046a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80046aa:	4b0f      	ldr	r3, [pc, #60]	@ (80046e8 <HAL_MspInit+0x5c>)
 80046ac:	69db      	ldr	r3, [r3, #28]
 80046ae:	4a0e      	ldr	r2, [pc, #56]	@ (80046e8 <HAL_MspInit+0x5c>)
 80046b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046b4:	61d3      	str	r3, [r2, #28]
 80046b6:	4b0c      	ldr	r3, [pc, #48]	@ (80046e8 <HAL_MspInit+0x5c>)
 80046b8:	69db      	ldr	r3, [r3, #28]
 80046ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046be:	607b      	str	r3, [r7, #4]
 80046c0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80046c2:	4b0a      	ldr	r3, [pc, #40]	@ (80046ec <HAL_MspInit+0x60>)
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	60fb      	str	r3, [r7, #12]
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80046ce:	60fb      	str	r3, [r7, #12]
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80046d6:	60fb      	str	r3, [r7, #12]
 80046d8:	4a04      	ldr	r2, [pc, #16]	@ (80046ec <HAL_MspInit+0x60>)
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80046de:	bf00      	nop
 80046e0:	3714      	adds	r7, #20
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bc80      	pop	{r7}
 80046e6:	4770      	bx	lr
 80046e8:	40021000 	.word	0x40021000
 80046ec:	40010000 	.word	0x40010000

080046f0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b088      	sub	sp, #32
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046f8:	f107 0310 	add.w	r3, r7, #16
 80046fc:	2200      	movs	r2, #0
 80046fe:	601a      	str	r2, [r3, #0]
 8004700:	605a      	str	r2, [r3, #4]
 8004702:	609a      	str	r2, [r3, #8]
 8004704:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a18      	ldr	r2, [pc, #96]	@ (800476c <HAL_ADC_MspInit+0x7c>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d129      	bne.n	8004764 <HAL_ADC_MspInit+0x74>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004710:	4b17      	ldr	r3, [pc, #92]	@ (8004770 <HAL_ADC_MspInit+0x80>)
 8004712:	699b      	ldr	r3, [r3, #24]
 8004714:	4a16      	ldr	r2, [pc, #88]	@ (8004770 <HAL_ADC_MspInit+0x80>)
 8004716:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800471a:	6193      	str	r3, [r2, #24]
 800471c:	4b14      	ldr	r3, [pc, #80]	@ (8004770 <HAL_ADC_MspInit+0x80>)
 800471e:	699b      	ldr	r3, [r3, #24]
 8004720:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004724:	60fb      	str	r3, [r7, #12]
 8004726:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004728:	4b11      	ldr	r3, [pc, #68]	@ (8004770 <HAL_ADC_MspInit+0x80>)
 800472a:	699b      	ldr	r3, [r3, #24]
 800472c:	4a10      	ldr	r2, [pc, #64]	@ (8004770 <HAL_ADC_MspInit+0x80>)
 800472e:	f043 0304 	orr.w	r3, r3, #4
 8004732:	6193      	str	r3, [r2, #24]
 8004734:	4b0e      	ldr	r3, [pc, #56]	@ (8004770 <HAL_ADC_MspInit+0x80>)
 8004736:	699b      	ldr	r3, [r3, #24]
 8004738:	f003 0304 	and.w	r3, r3, #4
 800473c:	60bb      	str	r3, [r7, #8]
 800473e:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8004740:	23ff      	movs	r3, #255	@ 0xff
 8004742:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004744:	2303      	movs	r3, #3
 8004746:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004748:	f107 0310 	add.w	r3, r7, #16
 800474c:	4619      	mov	r1, r3
 800474e:	4809      	ldr	r0, [pc, #36]	@ (8004774 <HAL_ADC_MspInit+0x84>)
 8004750:	f002 f8ce 	bl	80068f0 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8004754:	2200      	movs	r2, #0
 8004756:	2100      	movs	r1, #0
 8004758:	2012      	movs	r0, #18
 800475a:	f001 ffe0 	bl	800671e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800475e:	2012      	movs	r0, #18
 8004760:	f001 fff9 	bl	8006756 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8004764:	bf00      	nop
 8004766:	3720      	adds	r7, #32
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}
 800476c:	40012400 	.word	0x40012400
 8004770:	40021000 	.word	0x40021000
 8004774:	40010800 	.word	0x40010800

08004778 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b088      	sub	sp, #32
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004780:	f107 0310 	add.w	r3, r7, #16
 8004784:	2200      	movs	r2, #0
 8004786:	601a      	str	r2, [r3, #0]
 8004788:	605a      	str	r2, [r3, #4]
 800478a:	609a      	str	r2, [r3, #8]
 800478c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a16      	ldr	r2, [pc, #88]	@ (80047ec <HAL_I2C_MspInit+0x74>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d124      	bne.n	80047e2 <HAL_I2C_MspInit+0x6a>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004798:	4b15      	ldr	r3, [pc, #84]	@ (80047f0 <HAL_I2C_MspInit+0x78>)
 800479a:	699b      	ldr	r3, [r3, #24]
 800479c:	4a14      	ldr	r2, [pc, #80]	@ (80047f0 <HAL_I2C_MspInit+0x78>)
 800479e:	f043 0308 	orr.w	r3, r3, #8
 80047a2:	6193      	str	r3, [r2, #24]
 80047a4:	4b12      	ldr	r3, [pc, #72]	@ (80047f0 <HAL_I2C_MspInit+0x78>)
 80047a6:	699b      	ldr	r3, [r3, #24]
 80047a8:	f003 0308 	and.w	r3, r3, #8
 80047ac:	60fb      	str	r3, [r7, #12]
 80047ae:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80047b0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80047b4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80047b6:	2312      	movs	r3, #18
 80047b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80047ba:	2303      	movs	r3, #3
 80047bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047be:	f107 0310 	add.w	r3, r7, #16
 80047c2:	4619      	mov	r1, r3
 80047c4:	480b      	ldr	r0, [pc, #44]	@ (80047f4 <HAL_I2C_MspInit+0x7c>)
 80047c6:	f002 f893 	bl	80068f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80047ca:	4b09      	ldr	r3, [pc, #36]	@ (80047f0 <HAL_I2C_MspInit+0x78>)
 80047cc:	69db      	ldr	r3, [r3, #28]
 80047ce:	4a08      	ldr	r2, [pc, #32]	@ (80047f0 <HAL_I2C_MspInit+0x78>)
 80047d0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80047d4:	61d3      	str	r3, [r2, #28]
 80047d6:	4b06      	ldr	r3, [pc, #24]	@ (80047f0 <HAL_I2C_MspInit+0x78>)
 80047d8:	69db      	ldr	r3, [r3, #28]
 80047da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80047de:	60bb      	str	r3, [r7, #8]
 80047e0:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 80047e2:	bf00      	nop
 80047e4:	3720      	adds	r7, #32
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}
 80047ea:	bf00      	nop
 80047ec:	40005800 	.word	0x40005800
 80047f0:	40021000 	.word	0x40021000
 80047f4:	40010c00 	.word	0x40010c00

080047f8 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b084      	sub	sp, #16
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a0f      	ldr	r2, [pc, #60]	@ (8004844 <HAL_RTC_MspInit+0x4c>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d118      	bne.n	800483c <HAL_RTC_MspInit+0x44>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 800480a:	f003 fd39 	bl	8008280 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 800480e:	4b0e      	ldr	r3, [pc, #56]	@ (8004848 <HAL_RTC_MspInit+0x50>)
 8004810:	69db      	ldr	r3, [r3, #28]
 8004812:	4a0d      	ldr	r2, [pc, #52]	@ (8004848 <HAL_RTC_MspInit+0x50>)
 8004814:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004818:	61d3      	str	r3, [r2, #28]
 800481a:	4b0b      	ldr	r3, [pc, #44]	@ (8004848 <HAL_RTC_MspInit+0x50>)
 800481c:	69db      	ldr	r3, [r3, #28]
 800481e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004822:	60fb      	str	r3, [r7, #12]
 8004824:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004826:	4b09      	ldr	r3, [pc, #36]	@ (800484c <HAL_RTC_MspInit+0x54>)
 8004828:	2201      	movs	r2, #1
 800482a:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 800482c:	2200      	movs	r2, #0
 800482e:	2100      	movs	r1, #0
 8004830:	2029      	movs	r0, #41	@ 0x29
 8004832:	f001 ff74 	bl	800671e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8004836:	2029      	movs	r0, #41	@ 0x29
 8004838:	f001 ff8d 	bl	8006756 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800483c:	bf00      	nop
 800483e:	3710      	adds	r7, #16
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}
 8004844:	40002800 	.word	0x40002800
 8004848:	40021000 	.word	0x40021000
 800484c:	4242043c 	.word	0x4242043c

08004850 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b08a      	sub	sp, #40	@ 0x28
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004858:	f107 0314 	add.w	r3, r7, #20
 800485c:	2200      	movs	r2, #0
 800485e:	601a      	str	r2, [r3, #0]
 8004860:	605a      	str	r2, [r3, #4]
 8004862:	609a      	str	r2, [r3, #8]
 8004864:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a22      	ldr	r2, [pc, #136]	@ (80048f4 <HAL_SPI_MspInit+0xa4>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d13d      	bne.n	80048ec <HAL_SPI_MspInit+0x9c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004870:	4b21      	ldr	r3, [pc, #132]	@ (80048f8 <HAL_SPI_MspInit+0xa8>)
 8004872:	699b      	ldr	r3, [r3, #24]
 8004874:	4a20      	ldr	r2, [pc, #128]	@ (80048f8 <HAL_SPI_MspInit+0xa8>)
 8004876:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800487a:	6193      	str	r3, [r2, #24]
 800487c:	4b1e      	ldr	r3, [pc, #120]	@ (80048f8 <HAL_SPI_MspInit+0xa8>)
 800487e:	699b      	ldr	r3, [r3, #24]
 8004880:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004884:	613b      	str	r3, [r7, #16]
 8004886:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004888:	4b1b      	ldr	r3, [pc, #108]	@ (80048f8 <HAL_SPI_MspInit+0xa8>)
 800488a:	699b      	ldr	r3, [r3, #24]
 800488c:	4a1a      	ldr	r2, [pc, #104]	@ (80048f8 <HAL_SPI_MspInit+0xa8>)
 800488e:	f043 0308 	orr.w	r3, r3, #8
 8004892:	6193      	str	r3, [r2, #24]
 8004894:	4b18      	ldr	r3, [pc, #96]	@ (80048f8 <HAL_SPI_MspInit+0xa8>)
 8004896:	699b      	ldr	r3, [r3, #24]
 8004898:	f003 0308 	and.w	r3, r3, #8
 800489c:	60fb      	str	r3, [r7, #12]
 800489e:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 80048a0:	2328      	movs	r3, #40	@ 0x28
 80048a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048a4:	2302      	movs	r3, #2
 80048a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80048a8:	2303      	movs	r3, #3
 80048aa:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048ac:	f107 0314 	add.w	r3, r7, #20
 80048b0:	4619      	mov	r1, r3
 80048b2:	4812      	ldr	r0, [pc, #72]	@ (80048fc <HAL_SPI_MspInit+0xac>)
 80048b4:	f002 f81c 	bl	80068f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80048b8:	2310      	movs	r3, #16
 80048ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80048bc:	2300      	movs	r3, #0
 80048be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048c0:	2300      	movs	r3, #0
 80048c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048c4:	f107 0314 	add.w	r3, r7, #20
 80048c8:	4619      	mov	r1, r3
 80048ca:	480c      	ldr	r0, [pc, #48]	@ (80048fc <HAL_SPI_MspInit+0xac>)
 80048cc:	f002 f810 	bl	80068f0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 80048d0:	4b0b      	ldr	r3, [pc, #44]	@ (8004900 <HAL_SPI_MspInit+0xb0>)
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80048d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d8:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80048dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80048de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e0:	f043 0301 	orr.w	r3, r3, #1
 80048e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80048e6:	4a06      	ldr	r2, [pc, #24]	@ (8004900 <HAL_SPI_MspInit+0xb0>)
 80048e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ea:	6053      	str	r3, [r2, #4]

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80048ec:	bf00      	nop
 80048ee:	3728      	adds	r7, #40	@ 0x28
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bd80      	pop	{r7, pc}
 80048f4:	40013000 	.word	0x40013000
 80048f8:	40021000 	.word	0x40021000
 80048fc:	40010c00 	.word	0x40010c00
 8004900:	40010000 	.word	0x40010000

08004904 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004904:	b480      	push	{r7}
 8004906:	b085      	sub	sp, #20
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4a09      	ldr	r2, [pc, #36]	@ (8004938 <HAL_TIM_Base_MspInit+0x34>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d10b      	bne.n	800492e <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004916:	4b09      	ldr	r3, [pc, #36]	@ (800493c <HAL_TIM_Base_MspInit+0x38>)
 8004918:	69db      	ldr	r3, [r3, #28]
 800491a:	4a08      	ldr	r2, [pc, #32]	@ (800493c <HAL_TIM_Base_MspInit+0x38>)
 800491c:	f043 0302 	orr.w	r3, r3, #2
 8004920:	61d3      	str	r3, [r2, #28]
 8004922:	4b06      	ldr	r3, [pc, #24]	@ (800493c <HAL_TIM_Base_MspInit+0x38>)
 8004924:	69db      	ldr	r3, [r3, #28]
 8004926:	f003 0302 	and.w	r3, r3, #2
 800492a:	60fb      	str	r3, [r7, #12]
 800492c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 800492e:	bf00      	nop
 8004930:	3714      	adds	r7, #20
 8004932:	46bd      	mov	sp, r7
 8004934:	bc80      	pop	{r7}
 8004936:	4770      	bx	lr
 8004938:	40000400 	.word	0x40000400
 800493c:	40021000 	.word	0x40021000

08004940 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b088      	sub	sp, #32
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004948:	f107 0310 	add.w	r3, r7, #16
 800494c:	2200      	movs	r2, #0
 800494e:	601a      	str	r2, [r3, #0]
 8004950:	605a      	str	r2, [r3, #4]
 8004952:	609a      	str	r2, [r3, #8]
 8004954:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a20      	ldr	r2, [pc, #128]	@ (80049dc <HAL_UART_MspInit+0x9c>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d139      	bne.n	80049d4 <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004960:	4b1f      	ldr	r3, [pc, #124]	@ (80049e0 <HAL_UART_MspInit+0xa0>)
 8004962:	699b      	ldr	r3, [r3, #24]
 8004964:	4a1e      	ldr	r2, [pc, #120]	@ (80049e0 <HAL_UART_MspInit+0xa0>)
 8004966:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800496a:	6193      	str	r3, [r2, #24]
 800496c:	4b1c      	ldr	r3, [pc, #112]	@ (80049e0 <HAL_UART_MspInit+0xa0>)
 800496e:	699b      	ldr	r3, [r3, #24]
 8004970:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004974:	60fb      	str	r3, [r7, #12]
 8004976:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004978:	4b19      	ldr	r3, [pc, #100]	@ (80049e0 <HAL_UART_MspInit+0xa0>)
 800497a:	699b      	ldr	r3, [r3, #24]
 800497c:	4a18      	ldr	r2, [pc, #96]	@ (80049e0 <HAL_UART_MspInit+0xa0>)
 800497e:	f043 0304 	orr.w	r3, r3, #4
 8004982:	6193      	str	r3, [r2, #24]
 8004984:	4b16      	ldr	r3, [pc, #88]	@ (80049e0 <HAL_UART_MspInit+0xa0>)
 8004986:	699b      	ldr	r3, [r3, #24]
 8004988:	f003 0304 	and.w	r3, r3, #4
 800498c:	60bb      	str	r3, [r7, #8]
 800498e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004990:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004994:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004996:	2302      	movs	r3, #2
 8004998:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800499a:	2303      	movs	r3, #3
 800499c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800499e:	f107 0310 	add.w	r3, r7, #16
 80049a2:	4619      	mov	r1, r3
 80049a4:	480f      	ldr	r0, [pc, #60]	@ (80049e4 <HAL_UART_MspInit+0xa4>)
 80049a6:	f001 ffa3 	bl	80068f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80049aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80049ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80049b0:	2300      	movs	r3, #0
 80049b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049b4:	2300      	movs	r3, #0
 80049b6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049b8:	f107 0310 	add.w	r3, r7, #16
 80049bc:	4619      	mov	r1, r3
 80049be:	4809      	ldr	r0, [pc, #36]	@ (80049e4 <HAL_UART_MspInit+0xa4>)
 80049c0:	f001 ff96 	bl	80068f0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80049c4:	2200      	movs	r2, #0
 80049c6:	2100      	movs	r1, #0
 80049c8:	2025      	movs	r0, #37	@ 0x25
 80049ca:	f001 fea8 	bl	800671e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80049ce:	2025      	movs	r0, #37	@ 0x25
 80049d0:	f001 fec1 	bl	8006756 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80049d4:	bf00      	nop
 80049d6:	3720      	adds	r7, #32
 80049d8:	46bd      	mov	sp, r7
 80049da:	bd80      	pop	{r7, pc}
 80049dc:	40013800 	.word	0x40013800
 80049e0:	40021000 	.word	0x40021000
 80049e4:	40010800 	.word	0x40010800

080049e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80049e8:	b480      	push	{r7}
 80049ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80049ec:	bf00      	nop
 80049ee:	e7fd      	b.n	80049ec <NMI_Handler+0x4>

080049f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80049f0:	b480      	push	{r7}
 80049f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80049f4:	bf00      	nop
 80049f6:	e7fd      	b.n	80049f4 <HardFault_Handler+0x4>

080049f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80049f8:	b480      	push	{r7}
 80049fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80049fc:	bf00      	nop
 80049fe:	e7fd      	b.n	80049fc <MemManage_Handler+0x4>

08004a00 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004a00:	b480      	push	{r7}
 8004a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004a04:	bf00      	nop
 8004a06:	e7fd      	b.n	8004a04 <BusFault_Handler+0x4>

08004a08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004a0c:	bf00      	nop
 8004a0e:	e7fd      	b.n	8004a0c <UsageFault_Handler+0x4>

08004a10 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004a10:	b480      	push	{r7}
 8004a12:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004a14:	bf00      	nop
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bc80      	pop	{r7}
 8004a1a:	4770      	bx	lr

08004a1c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004a20:	bf00      	nop
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bc80      	pop	{r7}
 8004a26:	4770      	bx	lr

08004a28 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004a2c:	bf00      	nop
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bc80      	pop	{r7}
 8004a32:	4770      	bx	lr

08004a34 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004a38:	f000 ff82 	bl	8005940 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004a3c:	bf00      	nop
 8004a3e:	bd80      	pop	{r7, pc}

08004a40 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004a44:	4802      	ldr	r0, [pc, #8]	@ (8004a50 <ADC1_2_IRQHandler+0x10>)
 8004a46:	f001 fa7f 	bl	8005f48 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8004a4a:	bf00      	nop
 8004a4c:	bd80      	pop	{r7, pc}
 8004a4e:	bf00      	nop
 8004a50:	200002f8 	.word	0x200002f8

08004a54 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004a58:	4802      	ldr	r0, [pc, #8]	@ (8004a64 <USART1_IRQHandler+0x10>)
 8004a5a:	f006 f92f 	bl	800acbc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004a5e:	bf00      	nop
 8004a60:	bd80      	pop	{r7, pc}
 8004a62:	bf00      	nop
 8004a64:	20000430 	.word	0x20000430

08004a68 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8004a6c:	4802      	ldr	r0, [pc, #8]	@ (8004a78 <RTC_Alarm_IRQHandler+0x10>)
 8004a6e:	f004 fcf9 	bl	8009464 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8004a72:	bf00      	nop
 8004a74:	bd80      	pop	{r7, pc}
 8004a76:	bf00      	nop
 8004a78:	2000037c 	.word	0x2000037c

08004a7c <now_ms>:
static uint32_t      last_change[SWITCH_COUNT];
static GPIO_PinState last_raw[SWITCH_COUNT];
static uint32_t      press_start_ms[SWITCH_COUNT];
static bool          long_fired[SWITCH_COUNT];

static inline uint32_t now_ms(void) { return HAL_GetTick(); }
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	af00      	add	r7, sp, #0
 8004a80:	f000 ff70 	bl	8005964 <HAL_GetTick>
 8004a84:	4603      	mov	r3, r0
 8004a86:	4618      	mov	r0, r3
 8004a88:	bd80      	pop	{r7, pc}
	...

08004a8c <read_raw>:

/* --- Read GPIO for each switch --- */
static GPIO_PinState read_raw(uint8_t idx)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b082      	sub	sp, #8
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	4603      	mov	r3, r0
 8004a94:	71fb      	strb	r3, [r7, #7]
    switch (idx) {
 8004a96:	79fb      	ldrb	r3, [r7, #7]
 8004a98:	2b03      	cmp	r3, #3
 8004a9a:	d827      	bhi.n	8004aec <read_raw+0x60>
 8004a9c:	a201      	add	r2, pc, #4	@ (adr r2, 8004aa4 <read_raw+0x18>)
 8004a9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aa2:	bf00      	nop
 8004aa4:	08004ab5 	.word	0x08004ab5
 8004aa8:	08004ac3 	.word	0x08004ac3
 8004aac:	08004ad1 	.word	0x08004ad1
 8004ab0:	08004adf 	.word	0x08004adf
        case 0: return HAL_GPIO_ReadPin(SWITCH1_GPIO_Port, SWITCH1_Pin); // SW1 - RED
 8004ab4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004ab8:	480f      	ldr	r0, [pc, #60]	@ (8004af8 <read_raw+0x6c>)
 8004aba:	f002 f89d 	bl	8006bf8 <HAL_GPIO_ReadPin>
 8004abe:	4603      	mov	r3, r0
 8004ac0:	e015      	b.n	8004aee <read_raw+0x62>
        case 1: return HAL_GPIO_ReadPin(SWITCH2_GPIO_Port, SWITCH2_Pin); // SW2 - YELLOW P
 8004ac2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004ac6:	480c      	ldr	r0, [pc, #48]	@ (8004af8 <read_raw+0x6c>)
 8004ac8:	f002 f896 	bl	8006bf8 <HAL_GPIO_ReadPin>
 8004acc:	4603      	mov	r3, r0
 8004ace:	e00e      	b.n	8004aee <read_raw+0x62>
        case 2: return HAL_GPIO_ReadPin(SWITCH3_GPIO_Port, SWITCH3_Pin); // SW3 - UP
 8004ad0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004ad4:	4808      	ldr	r0, [pc, #32]	@ (8004af8 <read_raw+0x6c>)
 8004ad6:	f002 f88f 	bl	8006bf8 <HAL_GPIO_ReadPin>
 8004ada:	4603      	mov	r3, r0
 8004adc:	e007      	b.n	8004aee <read_raw+0x62>
        case 3: return HAL_GPIO_ReadPin(SWITCH4_GPIO_Port, SWITCH4_Pin); // SW4 - DOWN
 8004ade:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004ae2:	4805      	ldr	r0, [pc, #20]	@ (8004af8 <read_raw+0x6c>)
 8004ae4:	f002 f888 	bl	8006bf8 <HAL_GPIO_ReadPin>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	e000      	b.n	8004aee <read_raw+0x62>
        default: return GPIO_PIN_SET;
 8004aec:	2301      	movs	r3, #1
    }
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3708      	adds	r7, #8
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}
 8004af6:	bf00      	nop
 8004af8:	40010c00 	.word	0x40010c00

08004afc <Switches_Init>:

/* --- Initialize switch states --- */
void Switches_Init(void)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b082      	sub	sp, #8
 8004b00:	af00      	add	r7, sp, #0
    for (int i = 0; i < SWITCH_COUNT; ++i) {
 8004b02:	2300      	movs	r3, #0
 8004b04:	607b      	str	r3, [r7, #4]
 8004b06:	e01d      	b.n	8004b44 <Switches_Init+0x48>
        stable_state[i]   = GPIO_PIN_SET;
 8004b08:	4a12      	ldr	r2, [pc, #72]	@ (8004b54 <Switches_Init+0x58>)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	4413      	add	r3, r2
 8004b0e:	2201      	movs	r2, #1
 8004b10:	701a      	strb	r2, [r3, #0]
        last_raw[i]       = GPIO_PIN_SET;
 8004b12:	4a11      	ldr	r2, [pc, #68]	@ (8004b58 <Switches_Init+0x5c>)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	4413      	add	r3, r2
 8004b18:	2201      	movs	r2, #1
 8004b1a:	701a      	strb	r2, [r3, #0]
        last_change[i]    = now_ms();
 8004b1c:	f7ff ffae 	bl	8004a7c <now_ms>
 8004b20:	4602      	mov	r2, r0
 8004b22:	490e      	ldr	r1, [pc, #56]	@ (8004b5c <Switches_Init+0x60>)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        press_start_ms[i] = 0;
 8004b2a:	4a0d      	ldr	r2, [pc, #52]	@ (8004b60 <Switches_Init+0x64>)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2100      	movs	r1, #0
 8004b30:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        long_fired[i]     = false;
 8004b34:	4a0b      	ldr	r2, [pc, #44]	@ (8004b64 <Switches_Init+0x68>)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	4413      	add	r3, r2
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < SWITCH_COUNT; ++i) {
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	3301      	adds	r3, #1
 8004b42:	607b      	str	r3, [r7, #4]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2b03      	cmp	r3, #3
 8004b48:	ddde      	ble.n	8004b08 <Switches_Init+0xc>
    }
}
 8004b4a:	bf00      	nop
 8004b4c:	bf00      	nop
 8004b4e:	3708      	adds	r7, #8
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}
 8004b54:	20000578 	.word	0x20000578
 8004b58:	2000058c 	.word	0x2000058c
 8004b5c:	2000057c 	.word	0x2000057c
 8004b60:	20000590 	.word	0x20000590
 8004b64:	200005a0 	.word	0x200005a0

08004b68 <update_state>:
    s_longPressMs = ms;
}

/* --- Debounce handler --- */
static void update_state(uint8_t idx)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b084      	sub	sp, #16
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	4603      	mov	r3, r0
 8004b70:	71fb      	strb	r3, [r7, #7]
    GPIO_PinState raw = read_raw(idx);
 8004b72:	79fb      	ldrb	r3, [r7, #7]
 8004b74:	4618      	mov	r0, r3
 8004b76:	f7ff ff89 	bl	8004a8c <read_raw>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	73fb      	strb	r3, [r7, #15]
    uint32_t t = now_ms();
 8004b7e:	f7ff ff7d 	bl	8004a7c <now_ms>
 8004b82:	60b8      	str	r0, [r7, #8]

    if (raw != last_raw[idx]) {
 8004b84:	79fb      	ldrb	r3, [r7, #7]
 8004b86:	4a0f      	ldr	r2, [pc, #60]	@ (8004bc4 <update_state+0x5c>)
 8004b88:	5cd3      	ldrb	r3, [r2, r3]
 8004b8a:	7bfa      	ldrb	r2, [r7, #15]
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	d008      	beq.n	8004ba2 <update_state+0x3a>
        last_raw[idx] = raw;
 8004b90:	79fb      	ldrb	r3, [r7, #7]
 8004b92:	490c      	ldr	r1, [pc, #48]	@ (8004bc4 <update_state+0x5c>)
 8004b94:	7bfa      	ldrb	r2, [r7, #15]
 8004b96:	54ca      	strb	r2, [r1, r3]
        last_change[idx] = t;
 8004b98:	79fb      	ldrb	r3, [r7, #7]
 8004b9a:	490b      	ldr	r1, [pc, #44]	@ (8004bc8 <update_state+0x60>)
 8004b9c:	68ba      	ldr	r2, [r7, #8]
 8004b9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }

    if ((t - last_change[idx]) >= DEBOUNCE_MS)
 8004ba2:	79fb      	ldrb	r3, [r7, #7]
 8004ba4:	4a08      	ldr	r2, [pc, #32]	@ (8004bc8 <update_state+0x60>)
 8004ba6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004baa:	68ba      	ldr	r2, [r7, #8]
 8004bac:	1ad3      	subs	r3, r2, r3
 8004bae:	2b18      	cmp	r3, #24
 8004bb0:	d903      	bls.n	8004bba <update_state+0x52>
        stable_state[idx] = raw;
 8004bb2:	79fb      	ldrb	r3, [r7, #7]
 8004bb4:	4905      	ldr	r1, [pc, #20]	@ (8004bcc <update_state+0x64>)
 8004bb6:	7bfa      	ldrb	r2, [r7, #15]
 8004bb8:	54ca      	strb	r2, [r1, r3]
}
 8004bba:	bf00      	nop
 8004bbc:	3710      	adds	r7, #16
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bd80      	pop	{r7, pc}
 8004bc2:	bf00      	nop
 8004bc4:	2000058c 	.word	0x2000058c
 8004bc8:	2000057c 	.word	0x2000057c
 8004bcc:	20000578 	.word	0x20000578

08004bd0 <Switch_GetEvent>:
    return (stable_state[idx] == GPIO_PIN_RESET);
}

/* --- One-shot SHORT/LONG event generator --- */
SwitchEvent Switch_GetEvent(uint8_t idx)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b084      	sub	sp, #16
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	71fb      	strb	r3, [r7, #7]
    if (idx >= SWITCH_COUNT) return SWITCH_EVT_NONE;
 8004bda:	79fb      	ldrb	r3, [r7, #7]
 8004bdc:	2b03      	cmp	r3, #3
 8004bde:	d901      	bls.n	8004be4 <Switch_GetEvent+0x14>
 8004be0:	2300      	movs	r3, #0
 8004be2:	e053      	b.n	8004c8c <Switch_GetEvent+0xbc>

    update_state(idx);
 8004be4:	79fb      	ldrb	r3, [r7, #7]
 8004be6:	4618      	mov	r0, r3
 8004be8:	f7ff ffbe 	bl	8004b68 <update_state>
    uint32_t t = now_ms();
 8004bec:	f7ff ff46 	bl	8004a7c <now_ms>
 8004bf0:	60f8      	str	r0, [r7, #12]
    bool held = (stable_state[idx] == GPIO_PIN_RESET);
 8004bf2:	79fb      	ldrb	r3, [r7, #7]
 8004bf4:	4a27      	ldr	r2, [pc, #156]	@ (8004c94 <Switch_GetEvent+0xc4>)
 8004bf6:	5cd3      	ldrb	r3, [r2, r3]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	bf0c      	ite	eq
 8004bfc:	2301      	moveq	r3, #1
 8004bfe:	2300      	movne	r3, #0
 8004c00:	72fb      	strb	r3, [r7, #11]

    if (held)
 8004c02:	7afb      	ldrb	r3, [r7, #11]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d028      	beq.n	8004c5a <Switch_GetEvent+0x8a>
    {
        if (press_start_ms[idx] == 0) {
 8004c08:	79fb      	ldrb	r3, [r7, #7]
 8004c0a:	4a23      	ldr	r2, [pc, #140]	@ (8004c98 <Switch_GetEvent+0xc8>)
 8004c0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d108      	bne.n	8004c26 <Switch_GetEvent+0x56>
            press_start_ms[idx] = t;
 8004c14:	79fb      	ldrb	r3, [r7, #7]
 8004c16:	4920      	ldr	r1, [pc, #128]	@ (8004c98 <Switch_GetEvent+0xc8>)
 8004c18:	68fa      	ldr	r2, [r7, #12]
 8004c1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            long_fired[idx] = false;
 8004c1e:	79fb      	ldrb	r3, [r7, #7]
 8004c20:	4a1e      	ldr	r2, [pc, #120]	@ (8004c9c <Switch_GetEvent+0xcc>)
 8004c22:	2100      	movs	r1, #0
 8004c24:	54d1      	strb	r1, [r2, r3]
        }

        if (!long_fired[idx] && (t - press_start_ms[idx] >= s_longPressMs)) {
 8004c26:	79fb      	ldrb	r3, [r7, #7]
 8004c28:	4a1c      	ldr	r2, [pc, #112]	@ (8004c9c <Switch_GetEvent+0xcc>)
 8004c2a:	5cd3      	ldrb	r3, [r2, r3]
 8004c2c:	f083 0301 	eor.w	r3, r3, #1
 8004c30:	b2db      	uxtb	r3, r3
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d00f      	beq.n	8004c56 <Switch_GetEvent+0x86>
 8004c36:	79fb      	ldrb	r3, [r7, #7]
 8004c38:	4a17      	ldr	r2, [pc, #92]	@ (8004c98 <Switch_GetEvent+0xc8>)
 8004c3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c3e:	68fa      	ldr	r2, [r7, #12]
 8004c40:	1ad3      	subs	r3, r2, r3
 8004c42:	4a17      	ldr	r2, [pc, #92]	@ (8004ca0 <Switch_GetEvent+0xd0>)
 8004c44:	8812      	ldrh	r2, [r2, #0]
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d305      	bcc.n	8004c56 <Switch_GetEvent+0x86>
            long_fired[idx] = true;
 8004c4a:	79fb      	ldrb	r3, [r7, #7]
 8004c4c:	4a13      	ldr	r2, [pc, #76]	@ (8004c9c <Switch_GetEvent+0xcc>)
 8004c4e:	2101      	movs	r1, #1
 8004c50:	54d1      	strb	r1, [r2, r3]
            return SWITCH_EVT_LONG;
 8004c52:	2302      	movs	r3, #2
 8004c54:	e01a      	b.n	8004c8c <Switch_GetEvent+0xbc>
        }

        return SWITCH_EVT_NONE;
 8004c56:	2300      	movs	r3, #0
 8004c58:	e018      	b.n	8004c8c <Switch_GetEvent+0xbc>
    }
    else
    {
        if (press_start_ms[idx] != 0)
 8004c5a:	79fb      	ldrb	r3, [r7, #7]
 8004c5c:	4a0e      	ldr	r2, [pc, #56]	@ (8004c98 <Switch_GetEvent+0xc8>)
 8004c5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d011      	beq.n	8004c8a <Switch_GetEvent+0xba>
        {
            bool wasLong = long_fired[idx];
 8004c66:	79fb      	ldrb	r3, [r7, #7]
 8004c68:	4a0c      	ldr	r2, [pc, #48]	@ (8004c9c <Switch_GetEvent+0xcc>)
 8004c6a:	5cd3      	ldrb	r3, [r2, r3]
 8004c6c:	72bb      	strb	r3, [r7, #10]
            press_start_ms[idx] = 0;
 8004c6e:	79fb      	ldrb	r3, [r7, #7]
 8004c70:	4a09      	ldr	r2, [pc, #36]	@ (8004c98 <Switch_GetEvent+0xc8>)
 8004c72:	2100      	movs	r1, #0
 8004c74:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            long_fired[idx] = false;
 8004c78:	79fb      	ldrb	r3, [r7, #7]
 8004c7a:	4a08      	ldr	r2, [pc, #32]	@ (8004c9c <Switch_GetEvent+0xcc>)
 8004c7c:	2100      	movs	r1, #0
 8004c7e:	54d1      	strb	r1, [r2, r3]

            return wasLong ? SWITCH_EVT_NONE : SWITCH_EVT_SHORT;
 8004c80:	7abb      	ldrb	r3, [r7, #10]
 8004c82:	f083 0301 	eor.w	r3, r3, #1
 8004c86:	b2db      	uxtb	r3, r3
 8004c88:	e000      	b.n	8004c8c <Switch_GetEvent+0xbc>
        }
    }

    return SWITCH_EVT_NONE;
 8004c8a:	2300      	movs	r3, #0
}
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	3710      	adds	r7, #16
 8004c90:	46bd      	mov	sp, r7
 8004c92:	bd80      	pop	{r7, pc}
 8004c94:	20000578 	.word	0x20000578
 8004c98:	20000590 	.word	0x20000590
 8004c9c:	200005a0 	.word	0x200005a0
 8004ca0:	20000028 	.word	0x20000028

08004ca4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	af00      	add	r7, sp, #0
  return 1;
 8004ca8:	2301      	movs	r3, #1
}
 8004caa:	4618      	mov	r0, r3
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bc80      	pop	{r7}
 8004cb0:	4770      	bx	lr

08004cb2 <_kill>:

int _kill(int pid, int sig)
{
 8004cb2:	b580      	push	{r7, lr}
 8004cb4:	b082      	sub	sp, #8
 8004cb6:	af00      	add	r7, sp, #0
 8004cb8:	6078      	str	r0, [r7, #4]
 8004cba:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004cbc:	f007 fd2a 	bl	800c714 <__errno>
 8004cc0:	4603      	mov	r3, r0
 8004cc2:	2216      	movs	r2, #22
 8004cc4:	601a      	str	r2, [r3, #0]
  return -1;
 8004cc6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	3708      	adds	r7, #8
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bd80      	pop	{r7, pc}

08004cd2 <_exit>:

void _exit (int status)
{
 8004cd2:	b580      	push	{r7, lr}
 8004cd4:	b082      	sub	sp, #8
 8004cd6:	af00      	add	r7, sp, #0
 8004cd8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004cda:	f04f 31ff 	mov.w	r1, #4294967295
 8004cde:	6878      	ldr	r0, [r7, #4]
 8004ce0:	f7ff ffe7 	bl	8004cb2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004ce4:	bf00      	nop
 8004ce6:	e7fd      	b.n	8004ce4 <_exit+0x12>

08004ce8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b086      	sub	sp, #24
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	60f8      	str	r0, [r7, #12]
 8004cf0:	60b9      	str	r1, [r7, #8]
 8004cf2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	617b      	str	r3, [r7, #20]
 8004cf8:	e00a      	b.n	8004d10 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004cfa:	f3af 8000 	nop.w
 8004cfe:	4601      	mov	r1, r0
 8004d00:	68bb      	ldr	r3, [r7, #8]
 8004d02:	1c5a      	adds	r2, r3, #1
 8004d04:	60ba      	str	r2, [r7, #8]
 8004d06:	b2ca      	uxtb	r2, r1
 8004d08:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	3301      	adds	r3, #1
 8004d0e:	617b      	str	r3, [r7, #20]
 8004d10:	697a      	ldr	r2, [r7, #20]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	429a      	cmp	r2, r3
 8004d16:	dbf0      	blt.n	8004cfa <_read+0x12>
  }

  return len;
 8004d18:	687b      	ldr	r3, [r7, #4]
}
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	3718      	adds	r7, #24
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bd80      	pop	{r7, pc}

08004d22 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004d22:	b580      	push	{r7, lr}
 8004d24:	b086      	sub	sp, #24
 8004d26:	af00      	add	r7, sp, #0
 8004d28:	60f8      	str	r0, [r7, #12]
 8004d2a:	60b9      	str	r1, [r7, #8]
 8004d2c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d2e:	2300      	movs	r3, #0
 8004d30:	617b      	str	r3, [r7, #20]
 8004d32:	e009      	b.n	8004d48 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004d34:	68bb      	ldr	r3, [r7, #8]
 8004d36:	1c5a      	adds	r2, r3, #1
 8004d38:	60ba      	str	r2, [r7, #8]
 8004d3a:	781b      	ldrb	r3, [r3, #0]
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	3301      	adds	r3, #1
 8004d46:	617b      	str	r3, [r7, #20]
 8004d48:	697a      	ldr	r2, [r7, #20]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	429a      	cmp	r2, r3
 8004d4e:	dbf1      	blt.n	8004d34 <_write+0x12>
  }
  return len;
 8004d50:	687b      	ldr	r3, [r7, #4]
}
 8004d52:	4618      	mov	r0, r3
 8004d54:	3718      	adds	r7, #24
 8004d56:	46bd      	mov	sp, r7
 8004d58:	bd80      	pop	{r7, pc}

08004d5a <_close>:

int _close(int file)
{
 8004d5a:	b480      	push	{r7}
 8004d5c:	b083      	sub	sp, #12
 8004d5e:	af00      	add	r7, sp, #0
 8004d60:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004d62:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d66:	4618      	mov	r0, r3
 8004d68:	370c      	adds	r7, #12
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bc80      	pop	{r7}
 8004d6e:	4770      	bx	lr

08004d70 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004d70:	b480      	push	{r7}
 8004d72:	b083      	sub	sp, #12
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
 8004d78:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004d80:	605a      	str	r2, [r3, #4]
  return 0;
 8004d82:	2300      	movs	r3, #0
}
 8004d84:	4618      	mov	r0, r3
 8004d86:	370c      	adds	r7, #12
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bc80      	pop	{r7}
 8004d8c:	4770      	bx	lr

08004d8e <_isatty>:

int _isatty(int file)
{
 8004d8e:	b480      	push	{r7}
 8004d90:	b083      	sub	sp, #12
 8004d92:	af00      	add	r7, sp, #0
 8004d94:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004d96:	2301      	movs	r3, #1
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	370c      	adds	r7, #12
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bc80      	pop	{r7}
 8004da0:	4770      	bx	lr

08004da2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004da2:	b480      	push	{r7}
 8004da4:	b085      	sub	sp, #20
 8004da6:	af00      	add	r7, sp, #0
 8004da8:	60f8      	str	r0, [r7, #12]
 8004daa:	60b9      	str	r1, [r7, #8]
 8004dac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004dae:	2300      	movs	r3, #0
}
 8004db0:	4618      	mov	r0, r3
 8004db2:	3714      	adds	r7, #20
 8004db4:	46bd      	mov	sp, r7
 8004db6:	bc80      	pop	{r7}
 8004db8:	4770      	bx	lr
	...

08004dbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b086      	sub	sp, #24
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004dc4:	4a14      	ldr	r2, [pc, #80]	@ (8004e18 <_sbrk+0x5c>)
 8004dc6:	4b15      	ldr	r3, [pc, #84]	@ (8004e1c <_sbrk+0x60>)
 8004dc8:	1ad3      	subs	r3, r2, r3
 8004dca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004dcc:	697b      	ldr	r3, [r7, #20]
 8004dce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004dd0:	4b13      	ldr	r3, [pc, #76]	@ (8004e20 <_sbrk+0x64>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d102      	bne.n	8004dde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004dd8:	4b11      	ldr	r3, [pc, #68]	@ (8004e20 <_sbrk+0x64>)
 8004dda:	4a12      	ldr	r2, [pc, #72]	@ (8004e24 <_sbrk+0x68>)
 8004ddc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004dde:	4b10      	ldr	r3, [pc, #64]	@ (8004e20 <_sbrk+0x64>)
 8004de0:	681a      	ldr	r2, [r3, #0]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	4413      	add	r3, r2
 8004de6:	693a      	ldr	r2, [r7, #16]
 8004de8:	429a      	cmp	r2, r3
 8004dea:	d207      	bcs.n	8004dfc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004dec:	f007 fc92 	bl	800c714 <__errno>
 8004df0:	4603      	mov	r3, r0
 8004df2:	220c      	movs	r2, #12
 8004df4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004df6:	f04f 33ff 	mov.w	r3, #4294967295
 8004dfa:	e009      	b.n	8004e10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004dfc:	4b08      	ldr	r3, [pc, #32]	@ (8004e20 <_sbrk+0x64>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004e02:	4b07      	ldr	r3, [pc, #28]	@ (8004e20 <_sbrk+0x64>)
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	4413      	add	r3, r2
 8004e0a:	4a05      	ldr	r2, [pc, #20]	@ (8004e20 <_sbrk+0x64>)
 8004e0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
}
 8004e10:	4618      	mov	r0, r3
 8004e12:	3718      	adds	r7, #24
 8004e14:	46bd      	mov	sp, r7
 8004e16:	bd80      	pop	{r7, pc}
 8004e18:	20005000 	.word	0x20005000
 8004e1c:	00000400 	.word	0x00000400
 8004e20:	200005a4 	.word	0x200005a4
 8004e24:	200007b8 	.word	0x200007b8

08004e28 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004e2c:	bf00      	nop
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bc80      	pop	{r7}
 8004e32:	4770      	bx	lr

08004e34 <UART_Init>:
static uint16_t rxIndex = 0;
static volatile bool packetReady = false;
static volatile bool inPacket = false;

void UART_Init(void)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	af00      	add	r7, sp, #0
    memset(rxBuffer, 0, sizeof(rxBuffer));
 8004e38:	2240      	movs	r2, #64	@ 0x40
 8004e3a:	2100      	movs	r1, #0
 8004e3c:	480b      	ldr	r0, [pc, #44]	@ (8004e6c <UART_Init+0x38>)
 8004e3e:	f007 fbe3 	bl	800c608 <memset>
    memset(rxReadyBuffer, 0, sizeof(rxReadyBuffer));
 8004e42:	2240      	movs	r2, #64	@ 0x40
 8004e44:	2100      	movs	r1, #0
 8004e46:	480a      	ldr	r0, [pc, #40]	@ (8004e70 <UART_Init+0x3c>)
 8004e48:	f007 fbde 	bl	800c608 <memset>
    rxIndex = 0;
 8004e4c:	4b09      	ldr	r3, [pc, #36]	@ (8004e74 <UART_Init+0x40>)
 8004e4e:	2200      	movs	r2, #0
 8004e50:	801a      	strh	r2, [r3, #0]
    packetReady = false;
 8004e52:	4b09      	ldr	r3, [pc, #36]	@ (8004e78 <UART_Init+0x44>)
 8004e54:	2200      	movs	r2, #0
 8004e56:	701a      	strb	r2, [r3, #0]
    inPacket = false;
 8004e58:	4b08      	ldr	r3, [pc, #32]	@ (8004e7c <UART_Init+0x48>)
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	701a      	strb	r2, [r3, #0]
    HAL_UART_Receive_IT(&huart1, &rxByte, 1);
 8004e5e:	2201      	movs	r2, #1
 8004e60:	4907      	ldr	r1, [pc, #28]	@ (8004e80 <UART_Init+0x4c>)
 8004e62:	4808      	ldr	r0, [pc, #32]	@ (8004e84 <UART_Init+0x50>)
 8004e64:	f005 ff05 	bl	800ac72 <HAL_UART_Receive_IT>
}
 8004e68:	bf00      	nop
 8004e6a:	bd80      	pop	{r7, pc}
 8004e6c:	200005ac 	.word	0x200005ac
 8004e70:	200005ec 	.word	0x200005ec
 8004e74:	2000062c 	.word	0x2000062c
 8004e78:	2000062e 	.word	0x2000062e
 8004e7c:	2000062f 	.word	0x2000062f
 8004e80:	200005a8 	.word	0x200005a8
 8004e84:	20000430 	.word	0x20000430

08004e88 <UART_TransmitString>:

void UART_TransmitString(UART_HandleTypeDef *huart, const char *s)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b082      	sub	sp, #8
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
 8004e90:	6039      	str	r1, [r7, #0]
    if (s && *s)
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d00d      	beq.n	8004eb4 <UART_TransmitString+0x2c>
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	781b      	ldrb	r3, [r3, #0]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d009      	beq.n	8004eb4 <UART_TransmitString+0x2c>
        HAL_UART_Transmit(huart, (uint8_t*)s, strlen(s), 100);
 8004ea0:	6838      	ldr	r0, [r7, #0]
 8004ea2:	f7fb f95f 	bl	8000164 <strlen>
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	b29a      	uxth	r2, r3
 8004eaa:	2364      	movs	r3, #100	@ 0x64
 8004eac:	6839      	ldr	r1, [r7, #0]
 8004eae:	6878      	ldr	r0, [r7, #4]
 8004eb0:	f005 fe54 	bl	800ab5c <HAL_UART_Transmit>
}
 8004eb4:	bf00      	nop
 8004eb6:	3708      	adds	r7, #8
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bd80      	pop	{r7, pc}

08004ebc <UART_TransmitPacket>:

void UART_TransmitPacket(const char *payload)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b084      	sub	sp, #16
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
    static char out[48];  // small, static TX buffer
    if (!payload || !*payload) return;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d013      	beq.n	8004ef2 <UART_TransmitPacket+0x36>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	781b      	ldrb	r3, [r3, #0]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d00f      	beq.n	8004ef2 <UART_TransmitPacket+0x36>

    size_t len = snprintf(out, sizeof(out), "@%s#", payload);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	4a09      	ldr	r2, [pc, #36]	@ (8004efc <UART_TransmitPacket+0x40>)
 8004ed6:	2130      	movs	r1, #48	@ 0x30
 8004ed8:	4809      	ldr	r0, [pc, #36]	@ (8004f00 <UART_TransmitPacket+0x44>)
 8004eda:	f007 fa6d 	bl	800c3b8 <sniprintf>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	60fb      	str	r3, [r7, #12]
    HAL_UART_Transmit(&huart1, (uint8_t*)out, len, 100);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	b29a      	uxth	r2, r3
 8004ee6:	2364      	movs	r3, #100	@ 0x64
 8004ee8:	4905      	ldr	r1, [pc, #20]	@ (8004f00 <UART_TransmitPacket+0x44>)
 8004eea:	4806      	ldr	r0, [pc, #24]	@ (8004f04 <UART_TransmitPacket+0x48>)
 8004eec:	f005 fe36 	bl	800ab5c <HAL_UART_Transmit>
 8004ef0:	e000      	b.n	8004ef4 <UART_TransmitPacket+0x38>
    if (!payload || !*payload) return;
 8004ef2:	bf00      	nop
}
 8004ef4:	3710      	adds	r7, #16
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}
 8004efa:	bf00      	nop
 8004efc:	0800ec38 	.word	0x0800ec38
 8004f00:	20000630 	.word	0x20000630
 8004f04:	20000430 	.word	0x20000430

08004f08 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b084      	sub	sp, #16
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
    if (huart->Instance != USART1) return;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4a2e      	ldr	r2, [pc, #184]	@ (8004fd0 <HAL_UART_RxCpltCallback+0xc8>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d156      	bne.n	8004fc8 <HAL_UART_RxCpltCallback+0xc0>

    uint8_t b = rxByte;
 8004f1a:	4b2e      	ldr	r3, [pc, #184]	@ (8004fd4 <HAL_UART_RxCpltCallback+0xcc>)
 8004f1c:	781b      	ldrb	r3, [r3, #0]
 8004f1e:	73fb      	strb	r3, [r7, #15]

    if (!packetReady)
 8004f20:	4b2d      	ldr	r3, [pc, #180]	@ (8004fd8 <HAL_UART_RxCpltCallback+0xd0>)
 8004f22:	781b      	ldrb	r3, [r3, #0]
 8004f24:	b2db      	uxtb	r3, r3
 8004f26:	f083 0301 	eor.w	r3, r3, #1
 8004f2a:	b2db      	uxtb	r3, r3
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d045      	beq.n	8004fbc <HAL_UART_RxCpltCallback+0xb4>
    {
        if (b == UART_START_MARKER) {
 8004f30:	7bfb      	ldrb	r3, [r7, #15]
 8004f32:	2b40      	cmp	r3, #64	@ 0x40
 8004f34:	d106      	bne.n	8004f44 <HAL_UART_RxCpltCallback+0x3c>
            inPacket = true;
 8004f36:	4b29      	ldr	r3, [pc, #164]	@ (8004fdc <HAL_UART_RxCpltCallback+0xd4>)
 8004f38:	2201      	movs	r2, #1
 8004f3a:	701a      	strb	r2, [r3, #0]
            rxIndex = 0;
 8004f3c:	4b28      	ldr	r3, [pc, #160]	@ (8004fe0 <HAL_UART_RxCpltCallback+0xd8>)
 8004f3e:	2200      	movs	r2, #0
 8004f40:	801a      	strh	r2, [r3, #0]
 8004f42:	e03b      	b.n	8004fbc <HAL_UART_RxCpltCallback+0xb4>
        }
        else if (inPacket && b == UART_END_MARKER) {
 8004f44:	4b25      	ldr	r3, [pc, #148]	@ (8004fdc <HAL_UART_RxCpltCallback+0xd4>)
 8004f46:	781b      	ldrb	r3, [r3, #0]
 8004f48:	b2db      	uxtb	r3, r3
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d017      	beq.n	8004f7e <HAL_UART_RxCpltCallback+0x76>
 8004f4e:	7bfb      	ldrb	r3, [r7, #15]
 8004f50:	2b23      	cmp	r3, #35	@ 0x23
 8004f52:	d114      	bne.n	8004f7e <HAL_UART_RxCpltCallback+0x76>
            rxBuffer[rxIndex] = '\0';
 8004f54:	4b22      	ldr	r3, [pc, #136]	@ (8004fe0 <HAL_UART_RxCpltCallback+0xd8>)
 8004f56:	881b      	ldrh	r3, [r3, #0]
 8004f58:	461a      	mov	r2, r3
 8004f5a:	4b22      	ldr	r3, [pc, #136]	@ (8004fe4 <HAL_UART_RxCpltCallback+0xdc>)
 8004f5c:	2100      	movs	r1, #0
 8004f5e:	5499      	strb	r1, [r3, r2]
            strncpy(rxReadyBuffer, rxBuffer, sizeof(rxReadyBuffer) - 1);
 8004f60:	223f      	movs	r2, #63	@ 0x3f
 8004f62:	4920      	ldr	r1, [pc, #128]	@ (8004fe4 <HAL_UART_RxCpltCallback+0xdc>)
 8004f64:	4820      	ldr	r0, [pc, #128]	@ (8004fe8 <HAL_UART_RxCpltCallback+0xe0>)
 8004f66:	f007 fb77 	bl	800c658 <strncpy>
            packetReady = true;
 8004f6a:	4b1b      	ldr	r3, [pc, #108]	@ (8004fd8 <HAL_UART_RxCpltCallback+0xd0>)
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	701a      	strb	r2, [r3, #0]
            inPacket = false;
 8004f70:	4b1a      	ldr	r3, [pc, #104]	@ (8004fdc <HAL_UART_RxCpltCallback+0xd4>)
 8004f72:	2200      	movs	r2, #0
 8004f74:	701a      	strb	r2, [r3, #0]
            rxIndex = 0;
 8004f76:	4b1a      	ldr	r3, [pc, #104]	@ (8004fe0 <HAL_UART_RxCpltCallback+0xd8>)
 8004f78:	2200      	movs	r2, #0
 8004f7a:	801a      	strh	r2, [r3, #0]
 8004f7c:	e01e      	b.n	8004fbc <HAL_UART_RxCpltCallback+0xb4>
        }
        else if (inPacket && rxIndex < (sizeof(rxBuffer) - 2)) {
 8004f7e:	4b17      	ldr	r3, [pc, #92]	@ (8004fdc <HAL_UART_RxCpltCallback+0xd4>)
 8004f80:	781b      	ldrb	r3, [r3, #0]
 8004f82:	b2db      	uxtb	r3, r3
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d00e      	beq.n	8004fa6 <HAL_UART_RxCpltCallback+0x9e>
 8004f88:	4b15      	ldr	r3, [pc, #84]	@ (8004fe0 <HAL_UART_RxCpltCallback+0xd8>)
 8004f8a:	881b      	ldrh	r3, [r3, #0]
 8004f8c:	2b3d      	cmp	r3, #61	@ 0x3d
 8004f8e:	d80a      	bhi.n	8004fa6 <HAL_UART_RxCpltCallback+0x9e>
            rxBuffer[rxIndex++] = b;
 8004f90:	4b13      	ldr	r3, [pc, #76]	@ (8004fe0 <HAL_UART_RxCpltCallback+0xd8>)
 8004f92:	881b      	ldrh	r3, [r3, #0]
 8004f94:	1c5a      	adds	r2, r3, #1
 8004f96:	b291      	uxth	r1, r2
 8004f98:	4a11      	ldr	r2, [pc, #68]	@ (8004fe0 <HAL_UART_RxCpltCallback+0xd8>)
 8004f9a:	8011      	strh	r1, [r2, #0]
 8004f9c:	4619      	mov	r1, r3
 8004f9e:	4a11      	ldr	r2, [pc, #68]	@ (8004fe4 <HAL_UART_RxCpltCallback+0xdc>)
 8004fa0:	7bfb      	ldrb	r3, [r7, #15]
 8004fa2:	5453      	strb	r3, [r2, r1]
 8004fa4:	e00a      	b.n	8004fbc <HAL_UART_RxCpltCallback+0xb4>
        }
        else if (inPacket) {
 8004fa6:	4b0d      	ldr	r3, [pc, #52]	@ (8004fdc <HAL_UART_RxCpltCallback+0xd4>)
 8004fa8:	781b      	ldrb	r3, [r3, #0]
 8004faa:	b2db      	uxtb	r3, r3
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d005      	beq.n	8004fbc <HAL_UART_RxCpltCallback+0xb4>
            // overflow  reset
            inPacket = false;
 8004fb0:	4b0a      	ldr	r3, [pc, #40]	@ (8004fdc <HAL_UART_RxCpltCallback+0xd4>)
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	701a      	strb	r2, [r3, #0]
            rxIndex = 0;
 8004fb6:	4b0a      	ldr	r3, [pc, #40]	@ (8004fe0 <HAL_UART_RxCpltCallback+0xd8>)
 8004fb8:	2200      	movs	r2, #0
 8004fba:	801a      	strh	r2, [r3, #0]
        }
    }

    HAL_UART_Receive_IT(&huart1, &rxByte, 1);
 8004fbc:	2201      	movs	r2, #1
 8004fbe:	4905      	ldr	r1, [pc, #20]	@ (8004fd4 <HAL_UART_RxCpltCallback+0xcc>)
 8004fc0:	480a      	ldr	r0, [pc, #40]	@ (8004fec <HAL_UART_RxCpltCallback+0xe4>)
 8004fc2:	f005 fe56 	bl	800ac72 <HAL_UART_Receive_IT>
 8004fc6:	e000      	b.n	8004fca <HAL_UART_RxCpltCallback+0xc2>
    if (huart->Instance != USART1) return;
 8004fc8:	bf00      	nop
}
 8004fca:	3710      	adds	r7, #16
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}
 8004fd0:	40013800 	.word	0x40013800
 8004fd4:	200005a8 	.word	0x200005a8
 8004fd8:	2000062e 	.word	0x2000062e
 8004fdc:	2000062f 	.word	0x2000062f
 8004fe0:	2000062c 	.word	0x2000062c
 8004fe4:	200005ac 	.word	0x200005ac
 8004fe8:	200005ec 	.word	0x200005ec
 8004fec:	20000430 	.word	0x20000430

08004ff0 <UART_GetReceivedPacket>:

bool UART_GetReceivedPacket(char *buffer, size_t buffer_size)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b082      	sub	sp, #8
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
 8004ff8:	6039      	str	r1, [r7, #0]
    if (!packetReady) return false;
 8004ffa:	4b11      	ldr	r3, [pc, #68]	@ (8005040 <UART_GetReceivedPacket+0x50>)
 8004ffc:	781b      	ldrb	r3, [r3, #0]
 8004ffe:	b2db      	uxtb	r3, r3
 8005000:	f083 0301 	eor.w	r3, r3, #1
 8005004:	b2db      	uxtb	r3, r3
 8005006:	2b00      	cmp	r3, #0
 8005008:	d001      	beq.n	800500e <UART_GetReceivedPacket+0x1e>
 800500a:	2300      	movs	r3, #0
 800500c:	e014      	b.n	8005038 <UART_GetReceivedPacket+0x48>
  __ASM volatile ("cpsid i" : : : "memory");
 800500e:	b672      	cpsid	i
}
 8005010:	bf00      	nop
    __disable_irq();
    strncpy(buffer, rxReadyBuffer, buffer_size - 1);
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	3b01      	subs	r3, #1
 8005016:	461a      	mov	r2, r3
 8005018:	490a      	ldr	r1, [pc, #40]	@ (8005044 <UART_GetReceivedPacket+0x54>)
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	f007 fb1c 	bl	800c658 <strncpy>
    buffer[buffer_size - 1] = '\0';
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	3b01      	subs	r3, #1
 8005024:	687a      	ldr	r2, [r7, #4]
 8005026:	4413      	add	r3, r2
 8005028:	2200      	movs	r2, #0
 800502a:	701a      	strb	r2, [r3, #0]
    packetReady = false;
 800502c:	4b04      	ldr	r3, [pc, #16]	@ (8005040 <UART_GetReceivedPacket+0x50>)
 800502e:	2200      	movs	r2, #0
 8005030:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005032:	b662      	cpsie	i
}
 8005034:	bf00      	nop
    __enable_irq();
    return true;
 8005036:	2301      	movs	r3, #1
}
 8005038:	4618      	mov	r0, r3
 800503a:	3708      	adds	r7, #8
 800503c:	46bd      	mov	sp, r7
 800503e:	bd80      	pop	{r7, pc}
 8005040:	2000062e 	.word	0x2000062e
 8005044:	200005ec 	.word	0x200005ec

08005048 <ack>:
#include <string.h>

extern bool g_screenUpdatePending;
extern TimerSlot timerSlots[5];

static inline void ack(const char *msg) { UART_TransmitPacket(msg); }
 8005048:	b580      	push	{r7, lr}
 800504a:	b082      	sub	sp, #8
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
 8005050:	6878      	ldr	r0, [r7, #4]
 8005052:	f7ff ff33 	bl	8004ebc <UART_TransmitPacket>
 8005056:	bf00      	nop
 8005058:	3708      	adds	r7, #8
 800505a:	46bd      	mov	sp, r7
 800505c:	bd80      	pop	{r7, pc}

0800505e <err>:
static inline void err(const char *msg) { UART_TransmitPacket(msg); }
 800505e:	b580      	push	{r7, lr}
 8005060:	b082      	sub	sp, #8
 8005062:	af00      	add	r7, sp, #0
 8005064:	6078      	str	r0, [r7, #4]
 8005066:	6878      	ldr	r0, [r7, #4]
 8005068:	f7ff ff28 	bl	8004ebc <UART_TransmitPacket>
 800506c:	bf00      	nop
 800506e:	3708      	adds	r7, #8
 8005070:	46bd      	mov	sp, r7
 8005072:	bd80      	pop	{r7, pc}

08005074 <next_token>:
} StatusSnapshot;

static StatusSnapshot lastSent = {255, 255, "INIT"};

/* Simple ':'-based tokenizer (no strtok) */
static char* next_token(char** ctx) {
 8005074:	b580      	push	{r7, lr}
 8005076:	b084      	sub	sp, #16
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
    char* s = *ctx;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	60fb      	str	r3, [r7, #12]
    if (!s) return NULL;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d101      	bne.n	800508c <next_token+0x18>
 8005088:	2300      	movs	r3, #0
 800508a:	e013      	b.n	80050b4 <next_token+0x40>
    char* colon = strchr(s, ':');
 800508c:	213a      	movs	r1, #58	@ 0x3a
 800508e:	68f8      	ldr	r0, [r7, #12]
 8005090:	f007 fac2 	bl	800c618 <strchr>
 8005094:	60b8      	str	r0, [r7, #8]
    if (colon) { *colon = '\0'; *ctx = colon + 1; }
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d007      	beq.n	80050ac <next_token+0x38>
 800509c:	68bb      	ldr	r3, [r7, #8]
 800509e:	2200      	movs	r2, #0
 80050a0:	701a      	strb	r2, [r3, #0]
 80050a2:	68bb      	ldr	r3, [r7, #8]
 80050a4:	1c5a      	adds	r2, r3, #1
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	601a      	str	r2, [r3, #0]
 80050aa:	e002      	b.n	80050b2 <next_token+0x3e>
    else { *ctx = NULL; }
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2200      	movs	r2, #0
 80050b0:	601a      	str	r2, [r3, #0]
    return s;
 80050b2:	68fb      	ldr	r3, [r7, #12]
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	3710      	adds	r7, #16
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}

080050bc <UART_SendStatusPacket>:

/* =========================
   STATUS PACKET
   ========================= */
void UART_SendStatusPacket(void)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b09a      	sub	sp, #104	@ 0x68
 80050c0:	af02      	add	r7, sp, #8
    extern volatile bool semiAutoActive;
    extern volatile bool timerActive;
    extern volatile bool countdownActive;
    extern volatile bool twistActive;

    int submerged = 0;
 80050c2:	2300      	movs	r3, #0
 80050c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    for (int i = 0; i < 5; i++) {
 80050c6:	2300      	movs	r3, #0
 80050c8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80050ca:	e012      	b.n	80050f2 <UART_SendStatusPacket+0x36>
        if (adcData.voltages[i] < 0.1f) submerged++;
 80050cc:	4a46      	ldr	r2, [pc, #280]	@ (80051e8 <UART_SendStatusPacket+0x12c>)
 80050ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80050d0:	3302      	adds	r3, #2
 80050d2:	009b      	lsls	r3, r3, #2
 80050d4:	4413      	add	r3, r2
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	4944      	ldr	r1, [pc, #272]	@ (80051ec <UART_SendStatusPacket+0x130>)
 80050da:	4618      	mov	r0, r3
 80050dc:	f7fb ff8a 	bl	8000ff4 <__aeabi_fcmplt>
 80050e0:	4603      	mov	r3, r0
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d002      	beq.n	80050ec <UART_SendStatusPacket+0x30>
 80050e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80050e8:	3301      	adds	r3, #1
 80050ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
    for (int i = 0; i < 5; i++) {
 80050ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80050ee:	3301      	adds	r3, #1
 80050f0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80050f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80050f4:	2b04      	cmp	r3, #4
 80050f6:	dde9      	ble.n	80050cc <UART_SendStatusPacket+0x10>
    }

    const char *mode = "IDLE";
 80050f8:	4b3d      	ldr	r3, [pc, #244]	@ (80051f0 <UART_SendStatusPacket+0x134>)
 80050fa:	657b      	str	r3, [r7, #84]	@ 0x54
    if (manualActive)         mode = "MANUAL";
 80050fc:	4b3d      	ldr	r3, [pc, #244]	@ (80051f4 <UART_SendStatusPacket+0x138>)
 80050fe:	781b      	ldrb	r3, [r3, #0]
 8005100:	b2db      	uxtb	r3, r3
 8005102:	2b00      	cmp	r3, #0
 8005104:	d002      	beq.n	800510c <UART_SendStatusPacket+0x50>
 8005106:	4b3c      	ldr	r3, [pc, #240]	@ (80051f8 <UART_SendStatusPacket+0x13c>)
 8005108:	657b      	str	r3, [r7, #84]	@ 0x54
 800510a:	e01e      	b.n	800514a <UART_SendStatusPacket+0x8e>
    else if (semiAutoActive)  mode = "SEMIAUTO";
 800510c:	4b3b      	ldr	r3, [pc, #236]	@ (80051fc <UART_SendStatusPacket+0x140>)
 800510e:	781b      	ldrb	r3, [r3, #0]
 8005110:	b2db      	uxtb	r3, r3
 8005112:	2b00      	cmp	r3, #0
 8005114:	d002      	beq.n	800511c <UART_SendStatusPacket+0x60>
 8005116:	4b3a      	ldr	r3, [pc, #232]	@ (8005200 <UART_SendStatusPacket+0x144>)
 8005118:	657b      	str	r3, [r7, #84]	@ 0x54
 800511a:	e016      	b.n	800514a <UART_SendStatusPacket+0x8e>
    else if (timerActive)     mode = "TIMER";
 800511c:	4b39      	ldr	r3, [pc, #228]	@ (8005204 <UART_SendStatusPacket+0x148>)
 800511e:	781b      	ldrb	r3, [r3, #0]
 8005120:	b2db      	uxtb	r3, r3
 8005122:	2b00      	cmp	r3, #0
 8005124:	d002      	beq.n	800512c <UART_SendStatusPacket+0x70>
 8005126:	4b38      	ldr	r3, [pc, #224]	@ (8005208 <UART_SendStatusPacket+0x14c>)
 8005128:	657b      	str	r3, [r7, #84]	@ 0x54
 800512a:	e00e      	b.n	800514a <UART_SendStatusPacket+0x8e>
    else if (countdownActive) mode = "COUNTDOWN";
 800512c:	4b37      	ldr	r3, [pc, #220]	@ (800520c <UART_SendStatusPacket+0x150>)
 800512e:	781b      	ldrb	r3, [r3, #0]
 8005130:	b2db      	uxtb	r3, r3
 8005132:	2b00      	cmp	r3, #0
 8005134:	d002      	beq.n	800513c <UART_SendStatusPacket+0x80>
 8005136:	4b36      	ldr	r3, [pc, #216]	@ (8005210 <UART_SendStatusPacket+0x154>)
 8005138:	657b      	str	r3, [r7, #84]	@ 0x54
 800513a:	e006      	b.n	800514a <UART_SendStatusPacket+0x8e>
    else if (twistActive)     mode = "TWIST";
 800513c:	4b35      	ldr	r3, [pc, #212]	@ (8005214 <UART_SendStatusPacket+0x158>)
 800513e:	781b      	ldrb	r3, [r3, #0]
 8005140:	b2db      	uxtb	r3, r3
 8005142:	2b00      	cmp	r3, #0
 8005144:	d001      	beq.n	800514a <UART_SendStatusPacket+0x8e>
 8005146:	4b34      	ldr	r3, [pc, #208]	@ (8005218 <UART_SendStatusPacket+0x15c>)
 8005148:	657b      	str	r3, [r7, #84]	@ 0x54

    bool changed =
        (lastSent.level != submerged) ||
 800514a:	4b34      	ldr	r3, [pc, #208]	@ (800521c <UART_SendStatusPacket+0x160>)
 800514c:	781b      	ldrb	r3, [r3, #0]
 800514e:	461a      	mov	r2, r3
        (lastSent.motorStatus != motorStatus) ||
 8005150:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005152:	4293      	cmp	r3, r2
 8005154:	d10d      	bne.n	8005172 <UART_SendStatusPacket+0xb6>
 8005156:	4b31      	ldr	r3, [pc, #196]	@ (800521c <UART_SendStatusPacket+0x160>)
 8005158:	785a      	ldrb	r2, [r3, #1]
 800515a:	4b31      	ldr	r3, [pc, #196]	@ (8005220 <UART_SendStatusPacket+0x164>)
 800515c:	781b      	ldrb	r3, [r3, #0]
 800515e:	b2db      	uxtb	r3, r3
        (lastSent.level != submerged) ||
 8005160:	429a      	cmp	r2, r3
 8005162:	d106      	bne.n	8005172 <UART_SendStatusPacket+0xb6>
        (strcmp(lastSent.mode, mode) != 0);
 8005164:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005166:	482f      	ldr	r0, [pc, #188]	@ (8005224 <UART_SendStatusPacket+0x168>)
 8005168:	f7fa fff2 	bl	8000150 <strcmp>
 800516c:	4603      	mov	r3, r0
        (lastSent.motorStatus != motorStatus) ||
 800516e:	2b00      	cmp	r3, #0
 8005170:	d001      	beq.n	8005176 <UART_SendStatusPacket+0xba>
 8005172:	2301      	movs	r3, #1
 8005174:	e000      	b.n	8005178 <UART_SendStatusPacket+0xbc>
 8005176:	2300      	movs	r3, #0
    bool changed =
 8005178:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800517c:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8005180:	f003 0301 	and.w	r3, r3, #1
 8005184:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

    if (!changed) return;
 8005188:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800518c:	f083 0301 	eor.w	r3, r3, #1
 8005190:	b2db      	uxtb	r3, r3
 8005192:	2b00      	cmp	r3, #0
 8005194:	d124      	bne.n	80051e0 <UART_SendStatusPacket+0x124>

    lastSent.level = submerged;
 8005196:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005198:	b2da      	uxtb	r2, r3
 800519a:	4b20      	ldr	r3, [pc, #128]	@ (800521c <UART_SendStatusPacket+0x160>)
 800519c:	701a      	strb	r2, [r3, #0]
    lastSent.motorStatus = motorStatus;
 800519e:	4b20      	ldr	r3, [pc, #128]	@ (8005220 <UART_SendStatusPacket+0x164>)
 80051a0:	781b      	ldrb	r3, [r3, #0]
 80051a2:	b2da      	uxtb	r2, r3
 80051a4:	4b1d      	ldr	r3, [pc, #116]	@ (800521c <UART_SendStatusPacket+0x160>)
 80051a6:	705a      	strb	r2, [r3, #1]
    strncpy(lastSent.mode, mode, sizeof(lastSent.mode) - 1);
 80051a8:	220b      	movs	r2, #11
 80051aa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80051ac:	481d      	ldr	r0, [pc, #116]	@ (8005224 <UART_SendStatusPacket+0x168>)
 80051ae:	f007 fa53 	bl	800c658 <strncpy>

    char buf[80];
    snprintf(buf, sizeof(buf),
             "STATUS:MOTOR:%s:LEVEL:%d:MODE:%s",
             motorStatus ? "ON" : "OFF",
 80051b2:	4b1b      	ldr	r3, [pc, #108]	@ (8005220 <UART_SendStatusPacket+0x164>)
 80051b4:	781b      	ldrb	r3, [r3, #0]
 80051b6:	b2db      	uxtb	r3, r3
    snprintf(buf, sizeof(buf),
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d001      	beq.n	80051c0 <UART_SendStatusPacket+0x104>
 80051bc:	4a1a      	ldr	r2, [pc, #104]	@ (8005228 <UART_SendStatusPacket+0x16c>)
 80051be:	e000      	b.n	80051c2 <UART_SendStatusPacket+0x106>
 80051c0:	4a1a      	ldr	r2, [pc, #104]	@ (800522c <UART_SendStatusPacket+0x170>)
 80051c2:	4638      	mov	r0, r7
 80051c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051c6:	9301      	str	r3, [sp, #4]
 80051c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80051ca:	9300      	str	r3, [sp, #0]
 80051cc:	4613      	mov	r3, r2
 80051ce:	4a18      	ldr	r2, [pc, #96]	@ (8005230 <UART_SendStatusPacket+0x174>)
 80051d0:	2150      	movs	r1, #80	@ 0x50
 80051d2:	f007 f8f1 	bl	800c3b8 <sniprintf>
             submerged, mode);

    UART_TransmitPacket(buf);
 80051d6:	463b      	mov	r3, r7
 80051d8:	4618      	mov	r0, r3
 80051da:	f7ff fe6f 	bl	8004ebc <UART_TransmitPacket>
 80051de:	e000      	b.n	80051e2 <UART_SendStatusPacket+0x126>
    if (!changed) return;
 80051e0:	bf00      	nop
}
 80051e2:	3760      	adds	r7, #96	@ 0x60
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}
 80051e8:	20000478 	.word	0x20000478
 80051ec:	3dcccccd 	.word	0x3dcccccd
 80051f0:	0800ec40 	.word	0x0800ec40
 80051f4:	200004e9 	.word	0x200004e9
 80051f8:	0800ec48 	.word	0x0800ec48
 80051fc:	200004ea 	.word	0x200004ea
 8005200:	0800ec50 	.word	0x0800ec50
 8005204:	200004ed 	.word	0x200004ed
 8005208:	0800ec5c 	.word	0x0800ec5c
 800520c:	200004eb 	.word	0x200004eb
 8005210:	0800ec64 	.word	0x0800ec64
 8005214:	200004ec 	.word	0x200004ec
 8005218:	0800ec70 	.word	0x0800ec70
 800521c:	20000030 	.word	0x20000030
 8005220:	200004ef 	.word	0x200004ef
 8005224:	20000032 	.word	0x20000032
 8005228:	0800ec78 	.word	0x0800ec78
 800522c:	0800ec7c 	.word	0x0800ec7c
 8005230:	0800ec80 	.word	0x0800ec80

08005234 <UART_HandleCommand>:

/* =========================
   COMMAND HANDLER
   ========================= */
void UART_HandleCommand(const char *pkt)
{
 8005234:	b5b0      	push	{r4, r5, r7, lr}
 8005236:	b0aa      	sub	sp, #168	@ 0xa8
 8005238:	af02      	add	r7, sp, #8
 800523a:	6078      	str	r0, [r7, #4]
    if (!pkt || !*pkt) return;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2b00      	cmp	r3, #0
 8005240:	f000 82e5 	beq.w	800580e <UART_HandleCommand+0x5da>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	781b      	ldrb	r3, [r3, #0]
 8005248:	2b00      	cmp	r3, #0
 800524a:	f000 82e0 	beq.w	800580e <UART_HandleCommand+0x5da>

    char buf[UART_RX_BUFFER_SIZE];
    strncpy(buf, pkt, sizeof(buf) - 1);
 800524e:	f107 030c 	add.w	r3, r7, #12
 8005252:	223f      	movs	r2, #63	@ 0x3f
 8005254:	6879      	ldr	r1, [r7, #4]
 8005256:	4618      	mov	r0, r3
 8005258:	f007 f9fe 	bl	800c658 <strncpy>
    buf[sizeof(buf) - 1] = '\0';
 800525c:	2300      	movs	r3, #0
 800525e:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

    /* remove wrappers like '@' and '#' */
    if (buf[0] == '@') memmove(buf, buf + 1, strlen(buf));
 8005262:	7b3b      	ldrb	r3, [r7, #12]
 8005264:	2b40      	cmp	r3, #64	@ 0x40
 8005266:	d10e      	bne.n	8005286 <UART_HandleCommand+0x52>
 8005268:	f107 040c 	add.w	r4, r7, #12
 800526c:	3401      	adds	r4, #1
 800526e:	f107 030c 	add.w	r3, r7, #12
 8005272:	4618      	mov	r0, r3
 8005274:	f7fa ff76 	bl	8000164 <strlen>
 8005278:	4602      	mov	r2, r0
 800527a:	f107 030c 	add.w	r3, r7, #12
 800527e:	4621      	mov	r1, r4
 8005280:	4618      	mov	r0, r3
 8005282:	f007 f9a7 	bl	800c5d4 <memmove>
    char *end = strchr(buf, '#');
 8005286:	f107 030c 	add.w	r3, r7, #12
 800528a:	2123      	movs	r1, #35	@ 0x23
 800528c:	4618      	mov	r0, r3
 800528e:	f007 f9c3 	bl	800c618 <strchr>
 8005292:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
    if (end) *end = '\0';
 8005296:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800529a:	2b00      	cmp	r3, #0
 800529c:	d003      	beq.n	80052a6 <UART_HandleCommand+0x72>
 800529e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80052a2:	2200      	movs	r2, #0
 80052a4:	701a      	strb	r2, [r3, #0]

    char *ctx = buf;
 80052a6:	f107 030c 	add.w	r3, r7, #12
 80052aa:	60bb      	str	r3, [r7, #8]
    char *cmd = next_token(&ctx);
 80052ac:	f107 0308 	add.w	r3, r7, #8
 80052b0:	4618      	mov	r0, r3
 80052b2:	f7ff fedf 	bl	8005074 <next_token>
 80052b6:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
    if (!cmd) return;
 80052ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80052be:	2b00      	cmp	r3, #0
 80052c0:	f000 82a7 	beq.w	8005812 <UART_HandleCommand+0x5de>

    /* ---- BASIC ---- */
    if (!strcmp(cmd, "PING")) { ack("PONG"); return; }
 80052c4:	49a3      	ldr	r1, [pc, #652]	@ (8005554 <UART_HandleCommand+0x320>)
 80052c6:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80052ca:	f7fa ff41 	bl	8000150 <strcmp>
 80052ce:	4603      	mov	r3, r0
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d103      	bne.n	80052dc <UART_HandleCommand+0xa8>
 80052d4:	48a0      	ldr	r0, [pc, #640]	@ (8005558 <UART_HandleCommand+0x324>)
 80052d6:	f7ff feb7 	bl	8005048 <ack>
 80052da:	e29f      	b.n	800581c <UART_HandleCommand+0x5e8>

    /* ---- MANUAL ---- */
    else if (!strcmp(cmd, "MANUAL")) {
 80052dc:	499f      	ldr	r1, [pc, #636]	@ (800555c <UART_HandleCommand+0x328>)
 80052de:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80052e2:	f7fa ff35 	bl	8000150 <strcmp>
 80052e6:	4603      	mov	r3, r0
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d128      	bne.n	800533e <UART_HandleCommand+0x10a>
        char *state = next_token(&ctx);
 80052ec:	f107 0308 	add.w	r3, r7, #8
 80052f0:	4618      	mov	r0, r3
 80052f2:	f7ff febf 	bl	8005074 <next_token>
 80052f6:	64f8      	str	r0, [r7, #76]	@ 0x4c
        if (!state) { err("PARAM"); return; }
 80052f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d103      	bne.n	8005306 <UART_HandleCommand+0xd2>
 80052fe:	4898      	ldr	r0, [pc, #608]	@ (8005560 <UART_HandleCommand+0x32c>)
 8005300:	f7ff fead 	bl	800505e <err>
 8005304:	e28a      	b.n	800581c <UART_HandleCommand+0x5e8>
        if (!strcmp(state, "ON"))  ModelHandle_ToggleManual();
 8005306:	4997      	ldr	r1, [pc, #604]	@ (8005564 <UART_HandleCommand+0x330>)
 8005308:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800530a:	f7fa ff21 	bl	8000150 <strcmp>
 800530e:	4603      	mov	r3, r0
 8005310:	2b00      	cmp	r3, #0
 8005312:	d102      	bne.n	800531a <UART_HandleCommand+0xe6>
 8005314:	f7fd fc94 	bl	8002c40 <ModelHandle_ToggleManual>
 8005318:	e00d      	b.n	8005336 <UART_HandleCommand+0x102>
        else if (!strcmp(state, "OFF")) ModelHandle_StopAllModesAndMotor();
 800531a:	4993      	ldr	r1, [pc, #588]	@ (8005568 <UART_HandleCommand+0x334>)
 800531c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800531e:	f7fa ff17 	bl	8000150 <strcmp>
 8005322:	4603      	mov	r3, r0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d102      	bne.n	800532e <UART_HandleCommand+0xfa>
 8005328:	f7fd fca8 	bl	8002c7c <ModelHandle_StopAllModesAndMotor>
 800532c:	e003      	b.n	8005336 <UART_HandleCommand+0x102>
        else { err("FORMAT"); return; }
 800532e:	488f      	ldr	r0, [pc, #572]	@ (800556c <UART_HandleCommand+0x338>)
 8005330:	f7ff fe95 	bl	800505e <err>
 8005334:	e272      	b.n	800581c <UART_HandleCommand+0x5e8>
        ack("MANUAL_OK");
 8005336:	488e      	ldr	r0, [pc, #568]	@ (8005570 <UART_HandleCommand+0x33c>)
 8005338:	f7ff fe86 	bl	8005048 <ack>
 800533c:	e263      	b.n	8005806 <UART_HandleCommand+0x5d2>
    }

    /* ---- TWIST ---- */
    else if (!strcmp(cmd, "TWIST"))
 800533e:	498d      	ldr	r1, [pc, #564]	@ (8005574 <UART_HandleCommand+0x340>)
 8005340:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8005344:	f7fa ff04 	bl	8000150 <strcmp>
 8005348:	4603      	mov	r3, r0
 800534a:	2b00      	cmp	r3, #0
 800534c:	f040 808b 	bne.w	8005466 <UART_HandleCommand+0x232>
    {
        char *sub = next_token(&ctx);
 8005350:	f107 0308 	add.w	r3, r7, #8
 8005354:	4618      	mov	r0, r3
 8005356:	f7ff fe8d 	bl	8005074 <next_token>
 800535a:	65b8      	str	r0, [r7, #88]	@ 0x58

        if (sub && !strcmp(sub, "SET"))
 800535c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800535e:	2b00      	cmp	r3, #0
 8005360:	d06d      	beq.n	800543e <UART_HandleCommand+0x20a>
 8005362:	4985      	ldr	r1, [pc, #532]	@ (8005578 <UART_HandleCommand+0x344>)
 8005364:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005366:	f7fa fef3 	bl	8000150 <strcmp>
 800536a:	4603      	mov	r3, r0
 800536c:	2b00      	cmp	r3, #0
 800536e:	d166      	bne.n	800543e <UART_HandleCommand+0x20a>
        {
            uint16_t onDur  = atoi(next_token(&ctx));
 8005370:	f107 0308 	add.w	r3, r7, #8
 8005374:	4618      	mov	r0, r3
 8005376:	f7ff fe7d 	bl	8005074 <next_token>
 800537a:	4603      	mov	r3, r0
 800537c:	4618      	mov	r0, r3
 800537e:	f006 fa07 	bl	800b790 <atoi>
 8005382:	4603      	mov	r3, r0
 8005384:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
            uint16_t offDur = atoi(next_token(&ctx));
 8005388:	f107 0308 	add.w	r3, r7, #8
 800538c:	4618      	mov	r0, r3
 800538e:	f7ff fe71 	bl	8005074 <next_token>
 8005392:	4603      	mov	r3, r0
 8005394:	4618      	mov	r0, r3
 8005396:	f006 f9fb 	bl	800b790 <atoi>
 800539a:	4603      	mov	r3, r0
 800539c:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54

            uint8_t onH  = atoi(next_token(&ctx));
 80053a0:	f107 0308 	add.w	r3, r7, #8
 80053a4:	4618      	mov	r0, r3
 80053a6:	f7ff fe65 	bl	8005074 <next_token>
 80053aa:	4603      	mov	r3, r0
 80053ac:	4618      	mov	r0, r3
 80053ae:	f006 f9ef 	bl	800b790 <atoi>
 80053b2:	4603      	mov	r3, r0
 80053b4:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
            uint8_t onM  = atoi(next_token(&ctx));
 80053b8:	f107 0308 	add.w	r3, r7, #8
 80053bc:	4618      	mov	r0, r3
 80053be:	f7ff fe59 	bl	8005074 <next_token>
 80053c2:	4603      	mov	r3, r0
 80053c4:	4618      	mov	r0, r3
 80053c6:	f006 f9e3 	bl	800b790 <atoi>
 80053ca:	4603      	mov	r3, r0
 80053cc:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
            uint8_t offH = atoi(next_token(&ctx));
 80053d0:	f107 0308 	add.w	r3, r7, #8
 80053d4:	4618      	mov	r0, r3
 80053d6:	f7ff fe4d 	bl	8005074 <next_token>
 80053da:	4603      	mov	r3, r0
 80053dc:	4618      	mov	r0, r3
 80053de:	f006 f9d7 	bl	800b790 <atoi>
 80053e2:	4603      	mov	r3, r0
 80053e4:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
            uint8_t offM = atoi(next_token(&ctx));
 80053e8:	f107 0308 	add.w	r3, r7, #8
 80053ec:	4618      	mov	r0, r3
 80053ee:	f7ff fe41 	bl	8005074 <next_token>
 80053f2:	4603      	mov	r3, r0
 80053f4:	4618      	mov	r0, r3
 80053f6:	f006 f9cb 	bl	800b790 <atoi>
 80053fa:	4603      	mov	r3, r0
 80053fc:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50

            // Ignore days (skip tokens until NULL)
            while (next_token(&ctx) != NULL);
 8005400:	bf00      	nop
 8005402:	f107 0308 	add.w	r3, r7, #8
 8005406:	4618      	mov	r0, r3
 8005408:	f7ff fe34 	bl	8005074 <next_token>
 800540c:	4603      	mov	r3, r0
 800540e:	2b00      	cmp	r3, #0
 8005410:	d1f7      	bne.n	8005402 <UART_HandleCommand+0x1ce>

            ModelHandle_StartTwist(onDur, offDur, onH, onM, offH, offM);
 8005412:	f8b7 0056 	ldrh.w	r0, [r7, #86]	@ 0x56
 8005416:	f8b7 1054 	ldrh.w	r1, [r7, #84]	@ 0x54
 800541a:	f897 4053 	ldrb.w	r4, [r7, #83]	@ 0x53
 800541e:	f897 5052 	ldrb.w	r5, [r7, #82]	@ 0x52
 8005422:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8005426:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 800542a:	9201      	str	r2, [sp, #4]
 800542c:	9300      	str	r3, [sp, #0]
 800542e:	462b      	mov	r3, r5
 8005430:	4622      	mov	r2, r4
 8005432:	f7fd fdcf 	bl	8002fd4 <ModelHandle_StartTwist>
            ack("TWIST_OK");
 8005436:	4851      	ldr	r0, [pc, #324]	@ (800557c <UART_HandleCommand+0x348>)
 8005438:	f7ff fe06 	bl	8005048 <ack>
        {
 800543c:	e1e3      	b.n	8005806 <UART_HandleCommand+0x5d2>
        }
        else if (sub && !strcmp(sub, "STOP"))
 800543e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005440:	2b00      	cmp	r3, #0
 8005442:	d00c      	beq.n	800545e <UART_HandleCommand+0x22a>
 8005444:	494e      	ldr	r1, [pc, #312]	@ (8005580 <UART_HandleCommand+0x34c>)
 8005446:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005448:	f7fa fe82 	bl	8000150 <strcmp>
 800544c:	4603      	mov	r3, r0
 800544e:	2b00      	cmp	r3, #0
 8005450:	d105      	bne.n	800545e <UART_HandleCommand+0x22a>
        {
            ModelHandle_StopTwist();
 8005452:	f7fd fe0f 	bl	8003074 <ModelHandle_StopTwist>
            ack("TWIST_STOP");
 8005456:	484b      	ldr	r0, [pc, #300]	@ (8005584 <UART_HandleCommand+0x350>)
 8005458:	f7ff fdf6 	bl	8005048 <ack>
        {
 800545c:	e1d3      	b.n	8005806 <UART_HandleCommand+0x5d2>
        }
        else
        {
            err("FORMAT");
 800545e:	4843      	ldr	r0, [pc, #268]	@ (800556c <UART_HandleCommand+0x338>)
 8005460:	f7ff fdfd 	bl	800505e <err>
 8005464:	e1cf      	b.n	8005806 <UART_HandleCommand+0x5d2>
        }
    }

    /* ---- TIMER (multi-slot support) ---- */
    else if (!strcmp(cmd, "TIMER")) {
 8005466:	4948      	ldr	r1, [pc, #288]	@ (8005588 <UART_HandleCommand+0x354>)
 8005468:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800546c:	f7fa fe70 	bl	8000150 <strcmp>
 8005470:	4603      	mov	r3, r0
 8005472:	2b00      	cmp	r3, #0
 8005474:	f040 811f 	bne.w	80056b6 <UART_HandleCommand+0x482>
        char *sub = next_token(&ctx);
 8005478:	f107 0308 	add.w	r3, r7, #8
 800547c:	4618      	mov	r0, r3
 800547e:	f7ff fdf9 	bl	8005074 <next_token>
 8005482:	67f8      	str	r0, [r7, #124]	@ 0x7c
        if (sub && !strcmp(sub, "SET")) {
 8005484:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005486:	2b00      	cmp	r3, #0
 8005488:	f000 80ea 	beq.w	8005660 <UART_HandleCommand+0x42c>
 800548c:	493a      	ldr	r1, [pc, #232]	@ (8005578 <UART_HandleCommand+0x344>)
 800548e:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8005490:	f7fa fe5e 	bl	8000150 <strcmp>
 8005494:	4603      	mov	r3, r0
 8005496:	2b00      	cmp	r3, #0
 8005498:	f040 80e2 	bne.w	8005660 <UART_HandleCommand+0x42c>
            uint8_t slotIndex = 0;
 800549c:	2300      	movs	r3, #0
 800549e:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
            bool ok = true;
 80054a2:	2301      	movs	r3, #1
 80054a4:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e

            // Loop through multiple timer packets in the input buffer
            while (slotIndex < 5) {
 80054a8:	e0b3      	b.n	8005612 <UART_HandleCommand+0x3de>
                char *h1s = next_token(&ctx);
 80054aa:	f107 0308 	add.w	r3, r7, #8
 80054ae:	4618      	mov	r0, r3
 80054b0:	f7ff fde0 	bl	8005074 <next_token>
 80054b4:	67b8      	str	r0, [r7, #120]	@ 0x78
                char *m1s = next_token(&ctx);
 80054b6:	f107 0308 	add.w	r3, r7, #8
 80054ba:	4618      	mov	r0, r3
 80054bc:	f7ff fdda 	bl	8005074 <next_token>
 80054c0:	6778      	str	r0, [r7, #116]	@ 0x74
                char *h2s = next_token(&ctx);
 80054c2:	f107 0308 	add.w	r3, r7, #8
 80054c6:	4618      	mov	r0, r3
 80054c8:	f7ff fdd4 	bl	8005074 <next_token>
 80054cc:	6738      	str	r0, [r7, #112]	@ 0x70
                char *m2s = next_token(&ctx);
 80054ce:	f107 0308 	add.w	r3, r7, #8
 80054d2:	4618      	mov	r0, r3
 80054d4:	f7ff fdce 	bl	8005074 <next_token>
 80054d8:	66f8      	str	r0, [r7, #108]	@ 0x6c

                if (!h1s || !m1s || !h2s || !m2s)
 80054da:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80054dc:	2b00      	cmp	r3, #0
 80054de:	f000 80ad 	beq.w	800563c <UART_HandleCommand+0x408>
 80054e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	f000 80a9 	beq.w	800563c <UART_HandleCommand+0x408>
 80054ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	f000 80a5 	beq.w	800563c <UART_HandleCommand+0x408>
 80054f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	f000 80a1 	beq.w	800563c <UART_HandleCommand+0x408>
                    break; // no more slots

                int h1 = atoi(h1s);
 80054fa:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 80054fc:	f006 f948 	bl	800b790 <atoi>
 8005500:	66b8      	str	r0, [r7, #104]	@ 0x68
                int m1 = atoi(m1s);
 8005502:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8005504:	f006 f944 	bl	800b790 <atoi>
 8005508:	6678      	str	r0, [r7, #100]	@ 0x64
                int h2 = atoi(h2s);
 800550a:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 800550c:	f006 f940 	bl	800b790 <atoi>
 8005510:	6638      	str	r0, [r7, #96]	@ 0x60
                int m2 = atoi(m2s);
 8005512:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005514:	f006 f93c 	bl	800b790 <atoi>
 8005518:	65f8      	str	r0, [r7, #92]	@ 0x5c

                if (h1 < 0 || h1 > 23 || h2 < 0 || h2 > 23 ||
 800551a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800551c:	2b00      	cmp	r3, #0
 800551e:	db14      	blt.n	800554a <UART_HandleCommand+0x316>
 8005520:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005522:	2b17      	cmp	r3, #23
 8005524:	dc11      	bgt.n	800554a <UART_HandleCommand+0x316>
 8005526:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005528:	2b00      	cmp	r3, #0
 800552a:	db0e      	blt.n	800554a <UART_HandleCommand+0x316>
 800552c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800552e:	2b17      	cmp	r3, #23
 8005530:	dc0b      	bgt.n	800554a <UART_HandleCommand+0x316>
 8005532:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005534:	2b00      	cmp	r3, #0
 8005536:	db08      	blt.n	800554a <UART_HandleCommand+0x316>
                    m1 < 0 || m1 > 59 || m2 < 0 || m2 > 59)
 8005538:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800553a:	2b3b      	cmp	r3, #59	@ 0x3b
 800553c:	dc05      	bgt.n	800554a <UART_HandleCommand+0x316>
 800553e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005540:	2b00      	cmp	r3, #0
 8005542:	db02      	blt.n	800554a <UART_HandleCommand+0x316>
 8005544:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005546:	2b3b      	cmp	r3, #59	@ 0x3b
 8005548:	dd20      	ble.n	800558c <UART_HandleCommand+0x358>
                {
                    ok = false;
 800554a:	2300      	movs	r3, #0
 800554c:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e
                    break;
 8005550:	e064      	b.n	800561c <UART_HandleCommand+0x3e8>
 8005552:	bf00      	nop
 8005554:	0800eca4 	.word	0x0800eca4
 8005558:	0800ecac 	.word	0x0800ecac
 800555c:	0800ec48 	.word	0x0800ec48
 8005560:	0800ecb4 	.word	0x0800ecb4
 8005564:	0800ec78 	.word	0x0800ec78
 8005568:	0800ec7c 	.word	0x0800ec7c
 800556c:	0800ecbc 	.word	0x0800ecbc
 8005570:	0800ecc4 	.word	0x0800ecc4
 8005574:	0800ec70 	.word	0x0800ec70
 8005578:	0800ecd0 	.word	0x0800ecd0
 800557c:	0800ecd4 	.word	0x0800ecd4
 8005580:	0800ece0 	.word	0x0800ece0
 8005584:	0800ece8 	.word	0x0800ece8
 8005588:	0800ec5c 	.word	0x0800ec5c
                }

                timerSlots[slotIndex].enabled = true;
 800558c:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 8005590:	49a4      	ldr	r1, [pc, #656]	@ (8005824 <UART_HandleCommand+0x5f0>)
 8005592:	4613      	mov	r3, r2
 8005594:	005b      	lsls	r3, r3, #1
 8005596:	4413      	add	r3, r2
 8005598:	005b      	lsls	r3, r3, #1
 800559a:	440b      	add	r3, r1
 800559c:	2201      	movs	r2, #1
 800559e:	701a      	strb	r2, [r3, #0]
                timerSlots[slotIndex].onHour  = h1;
 80055a0:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 80055a4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80055a6:	b2d8      	uxtb	r0, r3
 80055a8:	499e      	ldr	r1, [pc, #632]	@ (8005824 <UART_HandleCommand+0x5f0>)
 80055aa:	4613      	mov	r3, r2
 80055ac:	005b      	lsls	r3, r3, #1
 80055ae:	4413      	add	r3, r2
 80055b0:	005b      	lsls	r3, r3, #1
 80055b2:	440b      	add	r3, r1
 80055b4:	3301      	adds	r3, #1
 80055b6:	4602      	mov	r2, r0
 80055b8:	701a      	strb	r2, [r3, #0]
                timerSlots[slotIndex].onMinute = m1;
 80055ba:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 80055be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80055c0:	b2d8      	uxtb	r0, r3
 80055c2:	4998      	ldr	r1, [pc, #608]	@ (8005824 <UART_HandleCommand+0x5f0>)
 80055c4:	4613      	mov	r3, r2
 80055c6:	005b      	lsls	r3, r3, #1
 80055c8:	4413      	add	r3, r2
 80055ca:	005b      	lsls	r3, r3, #1
 80055cc:	440b      	add	r3, r1
 80055ce:	3302      	adds	r3, #2
 80055d0:	4602      	mov	r2, r0
 80055d2:	701a      	strb	r2, [r3, #0]
                timerSlots[slotIndex].offHour  = h2;
 80055d4:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 80055d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80055da:	b2d8      	uxtb	r0, r3
 80055dc:	4991      	ldr	r1, [pc, #580]	@ (8005824 <UART_HandleCommand+0x5f0>)
 80055de:	4613      	mov	r3, r2
 80055e0:	005b      	lsls	r3, r3, #1
 80055e2:	4413      	add	r3, r2
 80055e4:	005b      	lsls	r3, r3, #1
 80055e6:	440b      	add	r3, r1
 80055e8:	3303      	adds	r3, #3
 80055ea:	4602      	mov	r2, r0
 80055ec:	701a      	strb	r2, [r3, #0]
                timerSlots[slotIndex].offMinute = m2;
 80055ee:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 80055f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80055f4:	b2d8      	uxtb	r0, r3
 80055f6:	498b      	ldr	r1, [pc, #556]	@ (8005824 <UART_HandleCommand+0x5f0>)
 80055f8:	4613      	mov	r3, r2
 80055fa:	005b      	lsls	r3, r3, #1
 80055fc:	4413      	add	r3, r2
 80055fe:	005b      	lsls	r3, r3, #1
 8005600:	440b      	add	r3, r1
 8005602:	3304      	adds	r3, #4
 8005604:	4602      	mov	r2, r0
 8005606:	701a      	strb	r2, [r3, #0]
                slotIndex++;
 8005608:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800560c:	3301      	adds	r3, #1
 800560e:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
            while (slotIndex < 5) {
 8005612:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8005616:	2b04      	cmp	r3, #4
 8005618:	f67f af47 	bls.w	80054aa <UART_HandleCommand+0x276>
            }

            // Disable remaining slots
            for (; slotIndex < 5; slotIndex++) {
 800561c:	e00e      	b.n	800563c <UART_HandleCommand+0x408>
                timerSlots[slotIndex].enabled = false;
 800561e:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 8005622:	4980      	ldr	r1, [pc, #512]	@ (8005824 <UART_HandleCommand+0x5f0>)
 8005624:	4613      	mov	r3, r2
 8005626:	005b      	lsls	r3, r3, #1
 8005628:	4413      	add	r3, r2
 800562a:	005b      	lsls	r3, r3, #1
 800562c:	440b      	add	r3, r1
 800562e:	2200      	movs	r2, #0
 8005630:	701a      	strb	r2, [r3, #0]
            for (; slotIndex < 5; slotIndex++) {
 8005632:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8005636:	3301      	adds	r3, #1
 8005638:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 800563c:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8005640:	2b04      	cmp	r3, #4
 8005642:	d9ec      	bls.n	800561e <UART_HandleCommand+0x3ea>
            }

            if (ok){
 8005644:	f897 309e 	ldrb.w	r3, [r7, #158]	@ 0x9e
 8005648:	2b00      	cmp	r3, #0
 800564a:	d005      	beq.n	8005658 <UART_HandleCommand+0x424>
            	ack("TIMER_OK");
 800564c:	4876      	ldr	r0, [pc, #472]	@ (8005828 <UART_HandleCommand+0x5f4>)
 800564e:	f7ff fcfb 	bl	8005048 <ack>
            	ModelHandle_StartTimer();
 8005652:	f7fd fe15 	bl	8003280 <ModelHandle_StartTimer>
        if (sub && !strcmp(sub, "SET")) {
 8005656:	e0d6      	b.n	8005806 <UART_HandleCommand+0x5d2>
            }


            else
                err("TIMER_FORMAT");
 8005658:	4874      	ldr	r0, [pc, #464]	@ (800582c <UART_HandleCommand+0x5f8>)
 800565a:	f7ff fd00 	bl	800505e <err>
        if (sub && !strcmp(sub, "SET")) {
 800565e:	e0d2      	b.n	8005806 <UART_HandleCommand+0x5d2>
        }

        else if (sub && !strcmp(sub, "STOP")) {
 8005660:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005662:	2b00      	cmp	r3, #0
 8005664:	d023      	beq.n	80056ae <UART_HandleCommand+0x47a>
 8005666:	4972      	ldr	r1, [pc, #456]	@ (8005830 <UART_HandleCommand+0x5fc>)
 8005668:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800566a:	f7fa fd71 	bl	8000150 <strcmp>
 800566e:	4603      	mov	r3, r0
 8005670:	2b00      	cmp	r3, #0
 8005672:	d11c      	bne.n	80056ae <UART_HandleCommand+0x47a>
            for (int i=0; i<5; i++)
 8005674:	2300      	movs	r3, #0
 8005676:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800567a:	e00e      	b.n	800569a <UART_HandleCommand+0x466>
                timerSlots[i].enabled = false;
 800567c:	4969      	ldr	r1, [pc, #420]	@ (8005824 <UART_HandleCommand+0x5f0>)
 800567e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8005682:	4613      	mov	r3, r2
 8005684:	005b      	lsls	r3, r3, #1
 8005686:	4413      	add	r3, r2
 8005688:	005b      	lsls	r3, r3, #1
 800568a:	440b      	add	r3, r1
 800568c:	2200      	movs	r2, #0
 800568e:	701a      	strb	r2, [r3, #0]
            for (int i=0; i<5; i++)
 8005690:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005694:	3301      	adds	r3, #1
 8005696:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800569a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800569e:	2b04      	cmp	r3, #4
 80056a0:	ddec      	ble.n	800567c <UART_HandleCommand+0x448>
            ModelHandle_StopAllModesAndMotor();
 80056a2:	f7fd faeb 	bl	8002c7c <ModelHandle_StopAllModesAndMotor>
            ack("TIMER_STOP");
 80056a6:	4863      	ldr	r0, [pc, #396]	@ (8005834 <UART_HandleCommand+0x600>)
 80056a8:	f7ff fcce 	bl	8005048 <ack>
 80056ac:	e0ab      	b.n	8005806 <UART_HandleCommand+0x5d2>
        }

        else err("FORMAT");
 80056ae:	4862      	ldr	r0, [pc, #392]	@ (8005838 <UART_HandleCommand+0x604>)
 80056b0:	f7ff fcd5 	bl	800505e <err>
 80056b4:	e0a7      	b.n	8005806 <UART_HandleCommand+0x5d2>
    }


    /* ---- SEMIAUTO ---- */
    else if (!strcmp(cmd, "SEMIAUTO")) {
 80056b6:	4961      	ldr	r1, [pc, #388]	@ (800583c <UART_HandleCommand+0x608>)
 80056b8:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80056bc:	f7fa fd48 	bl	8000150 <strcmp>
 80056c0:	4603      	mov	r3, r0
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d131      	bne.n	800572a <UART_HandleCommand+0x4f6>
        char *sub = next_token(&ctx);
 80056c6:	f107 0308 	add.w	r3, r7, #8
 80056ca:	4618      	mov	r0, r3
 80056cc:	f7ff fcd2 	bl	8005074 <next_token>
 80056d0:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
        if (sub && !strcmp(sub, "ON")) {
 80056d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d00d      	beq.n	80056f8 <UART_HandleCommand+0x4c4>
 80056dc:	4958      	ldr	r1, [pc, #352]	@ (8005840 <UART_HandleCommand+0x60c>)
 80056de:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80056e2:	f7fa fd35 	bl	8000150 <strcmp>
 80056e6:	4603      	mov	r3, r0
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d105      	bne.n	80056f8 <UART_HandleCommand+0x4c4>
            ModelHandle_StartSemiAuto();
 80056ec:	f7fd fdde 	bl	80032ac <ModelHandle_StartSemiAuto>
            ack("SEMIAUTO_ON");
 80056f0:	4854      	ldr	r0, [pc, #336]	@ (8005844 <UART_HandleCommand+0x610>)
 80056f2:	f7ff fca9 	bl	8005048 <ack>
 80056f6:	e014      	b.n	8005722 <UART_HandleCommand+0x4ee>
        }
        else if (sub && !strcmp(sub, "OFF")) {
 80056f8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d00d      	beq.n	800571c <UART_HandleCommand+0x4e8>
 8005700:	4951      	ldr	r1, [pc, #324]	@ (8005848 <UART_HandleCommand+0x614>)
 8005702:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8005706:	f7fa fd23 	bl	8000150 <strcmp>
 800570a:	4603      	mov	r3, r0
 800570c:	2b00      	cmp	r3, #0
 800570e:	d105      	bne.n	800571c <UART_HandleCommand+0x4e8>
            ModelHandle_StopAllModesAndMotor();
 8005710:	f7fd fab4 	bl	8002c7c <ModelHandle_StopAllModesAndMotor>
            ack("SEMIAUTO_OFF");
 8005714:	484d      	ldr	r0, [pc, #308]	@ (800584c <UART_HandleCommand+0x618>)
 8005716:	f7ff fc97 	bl	8005048 <ack>
 800571a:	e002      	b.n	8005722 <UART_HandleCommand+0x4ee>
        }
        else err("FORMAT");
 800571c:	4846      	ldr	r0, [pc, #280]	@ (8005838 <UART_HandleCommand+0x604>)
 800571e:	f7ff fc9e 	bl	800505e <err>
        g_screenUpdatePending = true;
 8005722:	4b4b      	ldr	r3, [pc, #300]	@ (8005850 <UART_HandleCommand+0x61c>)
 8005724:	2201      	movs	r2, #1
 8005726:	701a      	strb	r2, [r3, #0]
        return;
 8005728:	e078      	b.n	800581c <UART_HandleCommand+0x5e8>
    }

    /* ---- COUNTDOWN ---- */
    else if (!strcmp(cmd, "COUNTDOWN")) {
 800572a:	494a      	ldr	r1, [pc, #296]	@ (8005854 <UART_HandleCommand+0x620>)
 800572c:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8005730:	f7fa fd0e 	bl	8000150 <strcmp>
 8005734:	4603      	mov	r3, r0
 8005736:	2b00      	cmp	r3, #0
 8005738:	d149      	bne.n	80057ce <UART_HandleCommand+0x59a>
        char *sub = next_token(&ctx);
 800573a:	f107 0308 	add.w	r3, r7, #8
 800573e:	4618      	mov	r0, r3
 8005740:	f7ff fc98 	bl	8005074 <next_token>
 8005744:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
        if (sub && !strcmp(sub, "ON")) {
 8005748:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800574c:	2b00      	cmp	r3, #0
 800574e:	d028      	beq.n	80057a2 <UART_HandleCommand+0x56e>
 8005750:	493b      	ldr	r1, [pc, #236]	@ (8005840 <UART_HandleCommand+0x60c>)
 8005752:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 8005756:	f7fa fcfb 	bl	8000150 <strcmp>
 800575a:	4603      	mov	r3, r0
 800575c:	2b00      	cmp	r3, #0
 800575e:	d120      	bne.n	80057a2 <UART_HandleCommand+0x56e>
            uint16_t min = atoi(next_token(&ctx));
 8005760:	f107 0308 	add.w	r3, r7, #8
 8005764:	4618      	mov	r0, r3
 8005766:	f7ff fc85 	bl	8005074 <next_token>
 800576a:	4603      	mov	r3, r0
 800576c:	4618      	mov	r0, r3
 800576e:	f006 f80f 	bl	800b790 <atoi>
 8005772:	4603      	mov	r3, r0
 8005774:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96
            if (!min) min = 1;
 8005778:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800577c:	2b00      	cmp	r3, #0
 800577e:	d102      	bne.n	8005786 <UART_HandleCommand+0x552>
 8005780:	2301      	movs	r3, #1
 8005782:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96
            ModelHandle_StartCountdown(min * 60, 1);
 8005786:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 800578a:	4613      	mov	r3, r2
 800578c:	011b      	lsls	r3, r3, #4
 800578e:	1a9b      	subs	r3, r3, r2
 8005790:	009b      	lsls	r3, r3, #2
 8005792:	2101      	movs	r1, #1
 8005794:	4618      	mov	r0, r3
 8005796:	f7fd fbbb 	bl	8002f10 <ModelHandle_StartCountdown>
            ack("COUNTDOWN_ON");
 800579a:	482f      	ldr	r0, [pc, #188]	@ (8005858 <UART_HandleCommand+0x624>)
 800579c:	f7ff fc54 	bl	8005048 <ack>
        if (sub && !strcmp(sub, "ON")) {
 80057a0:	e031      	b.n	8005806 <UART_HandleCommand+0x5d2>
        } else if (sub && !strcmp(sub, "OFF")) {
 80057a2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d00d      	beq.n	80057c6 <UART_HandleCommand+0x592>
 80057aa:	4927      	ldr	r1, [pc, #156]	@ (8005848 <UART_HandleCommand+0x614>)
 80057ac:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 80057b0:	f7fa fcce 	bl	8000150 <strcmp>
 80057b4:	4603      	mov	r3, r0
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d105      	bne.n	80057c6 <UART_HandleCommand+0x592>
            ModelHandle_StopCountdown();
 80057ba:	f7fd fb99 	bl	8002ef0 <ModelHandle_StopCountdown>
            ack("COUNTDOWN_OFF");
 80057be:	4827      	ldr	r0, [pc, #156]	@ (800585c <UART_HandleCommand+0x628>)
 80057c0:	f7ff fc42 	bl	8005048 <ack>
        } else if (sub && !strcmp(sub, "OFF")) {
 80057c4:	e01f      	b.n	8005806 <UART_HandleCommand+0x5d2>
        } else err("FORMAT");
 80057c6:	481c      	ldr	r0, [pc, #112]	@ (8005838 <UART_HandleCommand+0x604>)
 80057c8:	f7ff fc49 	bl	800505e <err>
 80057cc:	e01b      	b.n	8005806 <UART_HandleCommand+0x5d2>
    }

    /* ---- STATUS ---- */
    else if (!strcmp(cmd, "STATUS")) {
 80057ce:	4924      	ldr	r1, [pc, #144]	@ (8005860 <UART_HandleCommand+0x62c>)
 80057d0:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80057d4:	f7fa fcbc 	bl	8000150 <strcmp>
 80057d8:	4603      	mov	r3, r0
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d11b      	bne.n	8005816 <UART_HandleCommand+0x5e2>
        static uint32_t lastReply = 0;
        uint32_t now = HAL_GetTick();
 80057de:	f000 f8c1 	bl	8005964 <HAL_GetTick>
 80057e2:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
        if (now - lastReply >= 5000) {   // reply only once every 5 s
 80057e6:	4b1f      	ldr	r3, [pc, #124]	@ (8005864 <UART_HandleCommand+0x630>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80057ee:	1ad3      	subs	r3, r2, r3
 80057f0:	f241 3287 	movw	r2, #4999	@ 0x1387
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d910      	bls.n	800581a <UART_HandleCommand+0x5e6>
            UART_SendStatusPacket();
 80057f8:	f7ff fc60 	bl	80050bc <UART_SendStatusPacket>
            lastReply = now;
 80057fc:	4a19      	ldr	r2, [pc, #100]	@ (8005864 <UART_HandleCommand+0x630>)
 80057fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005802:	6013      	str	r3, [r2, #0]
        }
        return;
 8005804:	e009      	b.n	800581a <UART_HandleCommand+0x5e6>
    else {
//        err("UNKNOWN");
        return;
    }

    g_screenUpdatePending = true;
 8005806:	4b12      	ldr	r3, [pc, #72]	@ (8005850 <UART_HandleCommand+0x61c>)
 8005808:	2201      	movs	r2, #1
 800580a:	701a      	strb	r2, [r3, #0]
 800580c:	e006      	b.n	800581c <UART_HandleCommand+0x5e8>
    if (!pkt || !*pkt) return;
 800580e:	bf00      	nop
 8005810:	e004      	b.n	800581c <UART_HandleCommand+0x5e8>
    if (!cmd) return;
 8005812:	bf00      	nop
 8005814:	e002      	b.n	800581c <UART_HandleCommand+0x5e8>
        return;
 8005816:	bf00      	nop
 8005818:	e000      	b.n	800581c <UART_HandleCommand+0x5e8>
        return;
 800581a:	bf00      	nop
}
 800581c:	37a0      	adds	r7, #160	@ 0xa0
 800581e:	46bd      	mov	sp, r7
 8005820:	bdb0      	pop	{r4, r5, r7, pc}
 8005822:	bf00      	nop
 8005824:	20000514 	.word	0x20000514
 8005828:	0800ecf4 	.word	0x0800ecf4
 800582c:	0800ed00 	.word	0x0800ed00
 8005830:	0800ece0 	.word	0x0800ece0
 8005834:	0800ed10 	.word	0x0800ed10
 8005838:	0800ecbc 	.word	0x0800ecbc
 800583c:	0800ec50 	.word	0x0800ec50
 8005840:	0800ec78 	.word	0x0800ec78
 8005844:	0800ed1c 	.word	0x0800ed1c
 8005848:	0800ec7c 	.word	0x0800ec7c
 800584c:	0800ed28 	.word	0x0800ed28
 8005850:	200004e8 	.word	0x200004e8
 8005854:	0800ec64 	.word	0x0800ec64
 8005858:	0800ed38 	.word	0x0800ed38
 800585c:	0800ed48 	.word	0x0800ed48
 8005860:	0800ed58 	.word	0x0800ed58
 8005864:	20000660 	.word	0x20000660

08005868 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005868:	f7ff fade 	bl	8004e28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800586c:	480b      	ldr	r0, [pc, #44]	@ (800589c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800586e:	490c      	ldr	r1, [pc, #48]	@ (80058a0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8005870:	4a0c      	ldr	r2, [pc, #48]	@ (80058a4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8005872:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005874:	e002      	b.n	800587c <LoopCopyDataInit>

08005876 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005876:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005878:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800587a:	3304      	adds	r3, #4

0800587c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800587c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800587e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005880:	d3f9      	bcc.n	8005876 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005882:	4a09      	ldr	r2, [pc, #36]	@ (80058a8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8005884:	4c09      	ldr	r4, [pc, #36]	@ (80058ac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8005886:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005888:	e001      	b.n	800588e <LoopFillZerobss>

0800588a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800588a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800588c:	3204      	adds	r2, #4

0800588e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800588e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005890:	d3fb      	bcc.n	800588a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005892:	f006 ff45 	bl	800c720 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005896:	f7fc fd71 	bl	800237c <main>
  bx lr
 800589a:	4770      	bx	lr
  ldr r0, =_sdata
 800589c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80058a0:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 80058a4:	0800f168 	.word	0x0800f168
  ldr r2, =_sbss
 80058a8:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 80058ac:	200007b4 	.word	0x200007b4

080058b0 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80058b0:	e7fe      	b.n	80058b0 <CAN1_RX1_IRQHandler>
	...

080058b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80058b8:	4b08      	ldr	r3, [pc, #32]	@ (80058dc <HAL_Init+0x28>)
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	4a07      	ldr	r2, [pc, #28]	@ (80058dc <HAL_Init+0x28>)
 80058be:	f043 0310 	orr.w	r3, r3, #16
 80058c2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80058c4:	2003      	movs	r0, #3
 80058c6:	f000 ff1f 	bl	8006708 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80058ca:	2000      	movs	r0, #0
 80058cc:	f000 f808 	bl	80058e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80058d0:	f7fe fedc 	bl	800468c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80058d4:	2300      	movs	r3, #0
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	bd80      	pop	{r7, pc}
 80058da:	bf00      	nop
 80058dc:	40022000 	.word	0x40022000

080058e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b082      	sub	sp, #8
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80058e8:	4b12      	ldr	r3, [pc, #72]	@ (8005934 <HAL_InitTick+0x54>)
 80058ea:	681a      	ldr	r2, [r3, #0]
 80058ec:	4b12      	ldr	r3, [pc, #72]	@ (8005938 <HAL_InitTick+0x58>)
 80058ee:	781b      	ldrb	r3, [r3, #0]
 80058f0:	4619      	mov	r1, r3
 80058f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80058f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80058fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80058fe:	4618      	mov	r0, r3
 8005900:	f000 ff37 	bl	8006772 <HAL_SYSTICK_Config>
 8005904:	4603      	mov	r3, r0
 8005906:	2b00      	cmp	r3, #0
 8005908:	d001      	beq.n	800590e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	e00e      	b.n	800592c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2b0f      	cmp	r3, #15
 8005912:	d80a      	bhi.n	800592a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005914:	2200      	movs	r2, #0
 8005916:	6879      	ldr	r1, [r7, #4]
 8005918:	f04f 30ff 	mov.w	r0, #4294967295
 800591c:	f000 feff 	bl	800671e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005920:	4a06      	ldr	r2, [pc, #24]	@ (800593c <HAL_InitTick+0x5c>)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005926:	2300      	movs	r3, #0
 8005928:	e000      	b.n	800592c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800592a:	2301      	movs	r3, #1
}
 800592c:	4618      	mov	r0, r3
 800592e:	3708      	adds	r7, #8
 8005930:	46bd      	mov	sp, r7
 8005932:	bd80      	pop	{r7, pc}
 8005934:	2000002c 	.word	0x2000002c
 8005938:	20000044 	.word	0x20000044
 800593c:	20000040 	.word	0x20000040

08005940 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005940:	b480      	push	{r7}
 8005942:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005944:	4b05      	ldr	r3, [pc, #20]	@ (800595c <HAL_IncTick+0x1c>)
 8005946:	781b      	ldrb	r3, [r3, #0]
 8005948:	461a      	mov	r2, r3
 800594a:	4b05      	ldr	r3, [pc, #20]	@ (8005960 <HAL_IncTick+0x20>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4413      	add	r3, r2
 8005950:	4a03      	ldr	r2, [pc, #12]	@ (8005960 <HAL_IncTick+0x20>)
 8005952:	6013      	str	r3, [r2, #0]
}
 8005954:	bf00      	nop
 8005956:	46bd      	mov	sp, r7
 8005958:	bc80      	pop	{r7}
 800595a:	4770      	bx	lr
 800595c:	20000044 	.word	0x20000044
 8005960:	20000664 	.word	0x20000664

08005964 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005964:	b480      	push	{r7}
 8005966:	af00      	add	r7, sp, #0
  return uwTick;
 8005968:	4b02      	ldr	r3, [pc, #8]	@ (8005974 <HAL_GetTick+0x10>)
 800596a:	681b      	ldr	r3, [r3, #0]
}
 800596c:	4618      	mov	r0, r3
 800596e:	46bd      	mov	sp, r7
 8005970:	bc80      	pop	{r7}
 8005972:	4770      	bx	lr
 8005974:	20000664 	.word	0x20000664

08005978 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b084      	sub	sp, #16
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005980:	f7ff fff0 	bl	8005964 <HAL_GetTick>
 8005984:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005990:	d005      	beq.n	800599e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005992:	4b0a      	ldr	r3, [pc, #40]	@ (80059bc <HAL_Delay+0x44>)
 8005994:	781b      	ldrb	r3, [r3, #0]
 8005996:	461a      	mov	r2, r3
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	4413      	add	r3, r2
 800599c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800599e:	bf00      	nop
 80059a0:	f7ff ffe0 	bl	8005964 <HAL_GetTick>
 80059a4:	4602      	mov	r2, r0
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	1ad3      	subs	r3, r2, r3
 80059aa:	68fa      	ldr	r2, [r7, #12]
 80059ac:	429a      	cmp	r2, r3
 80059ae:	d8f7      	bhi.n	80059a0 <HAL_Delay+0x28>
  {
  }
}
 80059b0:	bf00      	nop
 80059b2:	bf00      	nop
 80059b4:	3710      	adds	r7, #16
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd80      	pop	{r7, pc}
 80059ba:	bf00      	nop
 80059bc:	20000044 	.word	0x20000044

080059c0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b086      	sub	sp, #24
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80059c8:	2300      	movs	r3, #0
 80059ca:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80059cc:	2300      	movs	r3, #0
 80059ce:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80059d0:	2300      	movs	r3, #0
 80059d2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80059d4:	2300      	movs	r3, #0
 80059d6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d101      	bne.n	80059e2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80059de:	2301      	movs	r3, #1
 80059e0:	e0be      	b.n	8005b60 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	689b      	ldr	r3, [r3, #8]
 80059e6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d109      	bne.n	8005a04 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2200      	movs	r2, #0
 80059f4:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2200      	movs	r2, #0
 80059fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80059fe:	6878      	ldr	r0, [r7, #4]
 8005a00:	f7fe fe76 	bl	80046f0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8005a04:	6878      	ldr	r0, [r7, #4]
 8005a06:	f000 fcb9 	bl	800637c <ADC_ConversionStop_Disable>
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a12:	f003 0310 	and.w	r3, r3, #16
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	f040 8099 	bne.w	8005b4e <HAL_ADC_Init+0x18e>
 8005a1c:	7dfb      	ldrb	r3, [r7, #23]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	f040 8095 	bne.w	8005b4e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a28:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005a2c:	f023 0302 	bic.w	r3, r3, #2
 8005a30:	f043 0202 	orr.w	r2, r3, #2
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8005a40:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	7b1b      	ldrb	r3, [r3, #12]
 8005a46:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8005a48:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8005a4a:	68ba      	ldr	r2, [r7, #8]
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	689b      	ldr	r3, [r3, #8]
 8005a54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a58:	d003      	beq.n	8005a62 <HAL_ADC_Init+0xa2>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	689b      	ldr	r3, [r3, #8]
 8005a5e:	2b01      	cmp	r3, #1
 8005a60:	d102      	bne.n	8005a68 <HAL_ADC_Init+0xa8>
 8005a62:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005a66:	e000      	b.n	8005a6a <HAL_ADC_Init+0xaa>
 8005a68:	2300      	movs	r3, #0
 8005a6a:	693a      	ldr	r2, [r7, #16]
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	7d1b      	ldrb	r3, [r3, #20]
 8005a74:	2b01      	cmp	r3, #1
 8005a76:	d119      	bne.n	8005aac <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	7b1b      	ldrb	r3, [r3, #12]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d109      	bne.n	8005a94 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	699b      	ldr	r3, [r3, #24]
 8005a84:	3b01      	subs	r3, #1
 8005a86:	035a      	lsls	r2, r3, #13
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	4313      	orrs	r3, r2
 8005a8c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005a90:	613b      	str	r3, [r7, #16]
 8005a92:	e00b      	b.n	8005aac <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a98:	f043 0220 	orr.w	r2, r3, #32
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aa4:	f043 0201 	orr.w	r2, r3, #1
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	693a      	ldr	r2, [r7, #16]
 8005abc:	430a      	orrs	r2, r1
 8005abe:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	689a      	ldr	r2, [r3, #8]
 8005ac6:	4b28      	ldr	r3, [pc, #160]	@ (8005b68 <HAL_ADC_Init+0x1a8>)
 8005ac8:	4013      	ands	r3, r2
 8005aca:	687a      	ldr	r2, [r7, #4]
 8005acc:	6812      	ldr	r2, [r2, #0]
 8005ace:	68b9      	ldr	r1, [r7, #8]
 8005ad0:	430b      	orrs	r3, r1
 8005ad2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	689b      	ldr	r3, [r3, #8]
 8005ad8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005adc:	d003      	beq.n	8005ae6 <HAL_ADC_Init+0x126>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	2b01      	cmp	r3, #1
 8005ae4:	d104      	bne.n	8005af0 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	691b      	ldr	r3, [r3, #16]
 8005aea:	3b01      	subs	r3, #1
 8005aec:	051b      	lsls	r3, r3, #20
 8005aee:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005af6:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	68fa      	ldr	r2, [r7, #12]
 8005b00:	430a      	orrs	r2, r1
 8005b02:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	689a      	ldr	r2, [r3, #8]
 8005b0a:	4b18      	ldr	r3, [pc, #96]	@ (8005b6c <HAL_ADC_Init+0x1ac>)
 8005b0c:	4013      	ands	r3, r2
 8005b0e:	68ba      	ldr	r2, [r7, #8]
 8005b10:	429a      	cmp	r2, r3
 8005b12:	d10b      	bne.n	8005b2c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2200      	movs	r2, #0
 8005b18:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b1e:	f023 0303 	bic.w	r3, r3, #3
 8005b22:	f043 0201 	orr.w	r2, r3, #1
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005b2a:	e018      	b.n	8005b5e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b30:	f023 0312 	bic.w	r3, r3, #18
 8005b34:	f043 0210 	orr.w	r2, r3, #16
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b40:	f043 0201 	orr.w	r2, r3, #1
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8005b48:	2301      	movs	r3, #1
 8005b4a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005b4c:	e007      	b.n	8005b5e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b52:	f043 0210 	orr.w	r2, r3, #16
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8005b5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b60:	4618      	mov	r0, r3
 8005b62:	3718      	adds	r7, #24
 8005b64:	46bd      	mov	sp, r7
 8005b66:	bd80      	pop	{r7, pc}
 8005b68:	ffe1f7fd 	.word	0xffe1f7fd
 8005b6c:	ff1f0efe 	.word	0xff1f0efe

08005b70 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b084      	sub	sp, #16
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005b78:	2300      	movs	r3, #0
 8005b7a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005b82:	2b01      	cmp	r3, #1
 8005b84:	d101      	bne.n	8005b8a <HAL_ADC_Start+0x1a>
 8005b86:	2302      	movs	r3, #2
 8005b88:	e098      	b.n	8005cbc <HAL_ADC_Start+0x14c>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2201      	movs	r2, #1
 8005b8e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f000 fb98 	bl	80062c8 <ADC_Enable>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8005b9c:	7bfb      	ldrb	r3, [r7, #15]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	f040 8087 	bne.w	8005cb2 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ba8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005bac:	f023 0301 	bic.w	r3, r3, #1
 8005bb0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	4a41      	ldr	r2, [pc, #260]	@ (8005cc4 <HAL_ADC_Start+0x154>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d105      	bne.n	8005bce <HAL_ADC_Start+0x5e>
 8005bc2:	4b41      	ldr	r3, [pc, #260]	@ (8005cc8 <HAL_ADC_Start+0x158>)
 8005bc4:	685b      	ldr	r3, [r3, #4]
 8005bc6:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d115      	bne.n	8005bfa <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bd2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d026      	beq.n	8005c36 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bec:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005bf0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005bf8:	e01d      	b.n	8005c36 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bfe:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4a2f      	ldr	r2, [pc, #188]	@ (8005cc8 <HAL_ADC_Start+0x158>)
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d004      	beq.n	8005c1a <HAL_ADC_Start+0xaa>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4a2b      	ldr	r2, [pc, #172]	@ (8005cc4 <HAL_ADC_Start+0x154>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d10d      	bne.n	8005c36 <HAL_ADC_Start+0xc6>
 8005c1a:	4b2b      	ldr	r3, [pc, #172]	@ (8005cc8 <HAL_ADC_Start+0x158>)
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d007      	beq.n	8005c36 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c2a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005c2e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c3a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d006      	beq.n	8005c50 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c46:	f023 0206 	bic.w	r2, r3, #6
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8005c4e:	e002      	b.n	8005c56 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2200      	movs	r2, #0
 8005c54:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f06f 0202 	mvn.w	r2, #2
 8005c66:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	689b      	ldr	r3, [r3, #8]
 8005c6e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8005c72:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8005c76:	d113      	bne.n	8005ca0 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8005c7c:	4a11      	ldr	r2, [pc, #68]	@ (8005cc4 <HAL_ADC_Start+0x154>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d105      	bne.n	8005c8e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8005c82:	4b11      	ldr	r3, [pc, #68]	@ (8005cc8 <HAL_ADC_Start+0x158>)
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d108      	bne.n	8005ca0 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	689a      	ldr	r2, [r3, #8]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8005c9c:	609a      	str	r2, [r3, #8]
 8005c9e:	e00c      	b.n	8005cba <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	689a      	ldr	r2, [r3, #8]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005cae:	609a      	str	r2, [r3, #8]
 8005cb0:	e003      	b.n	8005cba <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8005cba:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	3710      	adds	r7, #16
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}
 8005cc4:	40012800 	.word	0x40012800
 8005cc8:	40012400 	.word	0x40012400

08005ccc <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b084      	sub	sp, #16
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005cde:	2b01      	cmp	r3, #1
 8005ce0:	d101      	bne.n	8005ce6 <HAL_ADC_Stop+0x1a>
 8005ce2:	2302      	movs	r3, #2
 8005ce4:	e01a      	b.n	8005d1c <HAL_ADC_Stop+0x50>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2201      	movs	r2, #1
 8005cea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8005cee:	6878      	ldr	r0, [r7, #4]
 8005cf0:	f000 fb44 	bl	800637c <ADC_ConversionStop_Disable>
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005cf8:	7bfb      	ldrb	r3, [r7, #15]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d109      	bne.n	8005d12 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d02:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005d06:	f023 0301 	bic.w	r3, r3, #1
 8005d0a:	f043 0201 	orr.w	r2, r3, #1
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2200      	movs	r2, #0
 8005d16:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8005d1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	3710      	adds	r7, #16
 8005d20:	46bd      	mov	sp, r7
 8005d22:	bd80      	pop	{r7, pc}

08005d24 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8005d24:	b590      	push	{r4, r7, lr}
 8005d26:	b087      	sub	sp, #28
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
 8005d2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005d2e:	2300      	movs	r3, #0
 8005d30:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8005d32:	2300      	movs	r3, #0
 8005d34:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8005d36:	2300      	movs	r3, #0
 8005d38:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8005d3a:	f7ff fe13 	bl	8005964 <HAL_GetTick>
 8005d3e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	689b      	ldr	r3, [r3, #8]
 8005d46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d00b      	beq.n	8005d66 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d52:	f043 0220 	orr.w	r2, r3, #32
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8005d62:	2301      	movs	r3, #1
 8005d64:	e0d3      	b.n	8005f0e <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d131      	bne.n	8005dd8 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d7a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d12a      	bne.n	8005dd8 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8005d82:	e021      	b.n	8005dc8 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d8a:	d01d      	beq.n	8005dc8 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d007      	beq.n	8005da2 <HAL_ADC_PollForConversion+0x7e>
 8005d92:	f7ff fde7 	bl	8005964 <HAL_GetTick>
 8005d96:	4602      	mov	r2, r0
 8005d98:	697b      	ldr	r3, [r7, #20]
 8005d9a:	1ad3      	subs	r3, r2, r3
 8005d9c:	683a      	ldr	r2, [r7, #0]
 8005d9e:	429a      	cmp	r2, r3
 8005da0:	d212      	bcs.n	8005dc8 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f003 0302 	and.w	r3, r3, #2
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d10b      	bne.n	8005dc8 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005db4:	f043 0204 	orr.w	r2, r3, #4
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8005dc4:	2303      	movs	r3, #3
 8005dc6:	e0a2      	b.n	8005f0e <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f003 0302 	and.w	r3, r3, #2
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d0d6      	beq.n	8005d84 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8005dd6:	e070      	b.n	8005eba <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8005dd8:	4b4f      	ldr	r3, [pc, #316]	@ (8005f18 <HAL_ADC_PollForConversion+0x1f4>)
 8005dda:	681c      	ldr	r4, [r3, #0]
 8005ddc:	2002      	movs	r0, #2
 8005dde:	f002 ff21 	bl	8008c24 <HAL_RCCEx_GetPeriphCLKFreq>
 8005de2:	4603      	mov	r3, r0
 8005de4:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	6919      	ldr	r1, [r3, #16]
 8005dee:	4b4b      	ldr	r3, [pc, #300]	@ (8005f1c <HAL_ADC_PollForConversion+0x1f8>)
 8005df0:	400b      	ands	r3, r1
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d118      	bne.n	8005e28 <HAL_ADC_PollForConversion+0x104>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	68d9      	ldr	r1, [r3, #12]
 8005dfc:	4b48      	ldr	r3, [pc, #288]	@ (8005f20 <HAL_ADC_PollForConversion+0x1fc>)
 8005dfe:	400b      	ands	r3, r1
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d111      	bne.n	8005e28 <HAL_ADC_PollForConversion+0x104>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	6919      	ldr	r1, [r3, #16]
 8005e0a:	4b46      	ldr	r3, [pc, #280]	@ (8005f24 <HAL_ADC_PollForConversion+0x200>)
 8005e0c:	400b      	ands	r3, r1
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d108      	bne.n	8005e24 <HAL_ADC_PollForConversion+0x100>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	68d9      	ldr	r1, [r3, #12]
 8005e18:	4b43      	ldr	r3, [pc, #268]	@ (8005f28 <HAL_ADC_PollForConversion+0x204>)
 8005e1a:	400b      	ands	r3, r1
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d101      	bne.n	8005e24 <HAL_ADC_PollForConversion+0x100>
 8005e20:	2314      	movs	r3, #20
 8005e22:	e020      	b.n	8005e66 <HAL_ADC_PollForConversion+0x142>
 8005e24:	2329      	movs	r3, #41	@ 0x29
 8005e26:	e01e      	b.n	8005e66 <HAL_ADC_PollForConversion+0x142>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	6919      	ldr	r1, [r3, #16]
 8005e2e:	4b3d      	ldr	r3, [pc, #244]	@ (8005f24 <HAL_ADC_PollForConversion+0x200>)
 8005e30:	400b      	ands	r3, r1
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d106      	bne.n	8005e44 <HAL_ADC_PollForConversion+0x120>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	68d9      	ldr	r1, [r3, #12]
 8005e3c:	4b3a      	ldr	r3, [pc, #232]	@ (8005f28 <HAL_ADC_PollForConversion+0x204>)
 8005e3e:	400b      	ands	r3, r1
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d00d      	beq.n	8005e60 <HAL_ADC_PollForConversion+0x13c>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	6919      	ldr	r1, [r3, #16]
 8005e4a:	4b38      	ldr	r3, [pc, #224]	@ (8005f2c <HAL_ADC_PollForConversion+0x208>)
 8005e4c:	400b      	ands	r3, r1
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d108      	bne.n	8005e64 <HAL_ADC_PollForConversion+0x140>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	68d9      	ldr	r1, [r3, #12]
 8005e58:	4b34      	ldr	r3, [pc, #208]	@ (8005f2c <HAL_ADC_PollForConversion+0x208>)
 8005e5a:	400b      	ands	r3, r1
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d101      	bne.n	8005e64 <HAL_ADC_PollForConversion+0x140>
 8005e60:	2354      	movs	r3, #84	@ 0x54
 8005e62:	e000      	b.n	8005e66 <HAL_ADC_PollForConversion+0x142>
 8005e64:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8005e66:	fb02 f303 	mul.w	r3, r2, r3
 8005e6a:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8005e6c:	e021      	b.n	8005eb2 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e74:	d01a      	beq.n	8005eac <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d007      	beq.n	8005e8c <HAL_ADC_PollForConversion+0x168>
 8005e7c:	f7ff fd72 	bl	8005964 <HAL_GetTick>
 8005e80:	4602      	mov	r2, r0
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	1ad3      	subs	r3, r2, r3
 8005e86:	683a      	ldr	r2, [r7, #0]
 8005e88:	429a      	cmp	r2, r3
 8005e8a:	d20f      	bcs.n	8005eac <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	693a      	ldr	r2, [r7, #16]
 8005e90:	429a      	cmp	r2, r3
 8005e92:	d90b      	bls.n	8005eac <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e98:	f043 0204 	orr.w	r2, r3, #4
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8005ea8:	2303      	movs	r3, #3
 8005eaa:	e030      	b.n	8005f0e <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	3301      	adds	r3, #1
 8005eb0:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	693a      	ldr	r2, [r7, #16]
 8005eb6:	429a      	cmp	r2, r3
 8005eb8:	d8d9      	bhi.n	8005e6e <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f06f 0212 	mvn.w	r2, #18
 8005ec2:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ec8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	689b      	ldr	r3, [r3, #8]
 8005ed6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8005eda:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8005ede:	d115      	bne.n	8005f0c <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d111      	bne.n	8005f0c <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005eec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ef8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d105      	bne.n	8005f0c <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f04:	f043 0201 	orr.w	r2, r3, #1
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8005f0c:	2300      	movs	r3, #0
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	371c      	adds	r7, #28
 8005f12:	46bd      	mov	sp, r7
 8005f14:	bd90      	pop	{r4, r7, pc}
 8005f16:	bf00      	nop
 8005f18:	2000002c 	.word	0x2000002c
 8005f1c:	24924924 	.word	0x24924924
 8005f20:	00924924 	.word	0x00924924
 8005f24:	12492492 	.word	0x12492492
 8005f28:	00492492 	.word	0x00492492
 8005f2c:	00249249 	.word	0x00249249

08005f30 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8005f30:	b480      	push	{r7}
 8005f32:	b083      	sub	sp, #12
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8005f3e:	4618      	mov	r0, r3
 8005f40:	370c      	adds	r7, #12
 8005f42:	46bd      	mov	sp, r7
 8005f44:	bc80      	pop	{r7}
 8005f46:	4770      	bx	lr

08005f48 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b084      	sub	sp, #16
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8005f60:	68bb      	ldr	r3, [r7, #8]
 8005f62:	f003 0320 	and.w	r3, r3, #32
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d03e      	beq.n	8005fe8 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	f003 0302 	and.w	r3, r3, #2
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d039      	beq.n	8005fe8 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f78:	f003 0310 	and.w	r3, r3, #16
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d105      	bne.n	8005f8c <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f84:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8005f96:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8005f9a:	d11d      	bne.n	8005fd8 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d119      	bne.n	8005fd8 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	685a      	ldr	r2, [r3, #4]
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f022 0220 	bic.w	r2, r2, #32
 8005fb2:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fb8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fc4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d105      	bne.n	8005fd8 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fd0:	f043 0201 	orr.w	r2, r3, #1
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8005fd8:	6878      	ldr	r0, [r7, #4]
 8005fda:	f7fc f979 	bl	80022d0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f06f 0212 	mvn.w	r2, #18
 8005fe6:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d04d      	beq.n	800608e <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	f003 0304 	and.w	r3, r3, #4
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d048      	beq.n	800608e <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006000:	f003 0310 	and.w	r3, r3, #16
 8006004:	2b00      	cmp	r3, #0
 8006006:	d105      	bne.n	8006014 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800600c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	689b      	ldr	r3, [r3, #8]
 800601a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800601e:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8006022:	d012      	beq.n	800604a <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	685b      	ldr	r3, [r3, #4]
 800602a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800602e:	2b00      	cmp	r3, #0
 8006030:	d125      	bne.n	800607e <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	689b      	ldr	r3, [r3, #8]
 8006038:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800603c:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8006040:	d11d      	bne.n	800607e <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8006046:	2b00      	cmp	r3, #0
 8006048:	d119      	bne.n	800607e <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	685a      	ldr	r2, [r3, #4]
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006058:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800605e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800606a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800606e:	2b00      	cmp	r3, #0
 8006070:	d105      	bne.n	800607e <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006076:	f043 0201 	orr.w	r2, r3, #1
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800607e:	6878      	ldr	r0, [r7, #4]
 8006080:	f000 fa6c 	bl	800655c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f06f 020c 	mvn.w	r2, #12
 800608c:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 800608e:	68bb      	ldr	r3, [r7, #8]
 8006090:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006094:	2b00      	cmp	r3, #0
 8006096:	d012      	beq.n	80060be <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	f003 0301 	and.w	r3, r3, #1
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d00d      	beq.n	80060be <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060a6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	f000 f809 	bl	80060c6 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f06f 0201 	mvn.w	r2, #1
 80060bc:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80060be:	bf00      	nop
 80060c0:	3710      	adds	r7, #16
 80060c2:	46bd      	mov	sp, r7
 80060c4:	bd80      	pop	{r7, pc}

080060c6 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80060c6:	b480      	push	{r7}
 80060c8:	b083      	sub	sp, #12
 80060ca:	af00      	add	r7, sp, #0
 80060cc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80060ce:	bf00      	nop
 80060d0:	370c      	adds	r7, #12
 80060d2:	46bd      	mov	sp, r7
 80060d4:	bc80      	pop	{r7}
 80060d6:	4770      	bx	lr

080060d8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80060d8:	b480      	push	{r7}
 80060da:	b085      	sub	sp, #20
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
 80060e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80060e2:	2300      	movs	r3, #0
 80060e4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80060e6:	2300      	movs	r3, #0
 80060e8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80060f0:	2b01      	cmp	r3, #1
 80060f2:	d101      	bne.n	80060f8 <HAL_ADC_ConfigChannel+0x20>
 80060f4:	2302      	movs	r3, #2
 80060f6:	e0dc      	b.n	80062b2 <HAL_ADC_ConfigChannel+0x1da>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2201      	movs	r2, #1
 80060fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	2b06      	cmp	r3, #6
 8006106:	d81c      	bhi.n	8006142 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	685a      	ldr	r2, [r3, #4]
 8006112:	4613      	mov	r3, r2
 8006114:	009b      	lsls	r3, r3, #2
 8006116:	4413      	add	r3, r2
 8006118:	3b05      	subs	r3, #5
 800611a:	221f      	movs	r2, #31
 800611c:	fa02 f303 	lsl.w	r3, r2, r3
 8006120:	43db      	mvns	r3, r3
 8006122:	4019      	ands	r1, r3
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	6818      	ldr	r0, [r3, #0]
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	685a      	ldr	r2, [r3, #4]
 800612c:	4613      	mov	r3, r2
 800612e:	009b      	lsls	r3, r3, #2
 8006130:	4413      	add	r3, r2
 8006132:	3b05      	subs	r3, #5
 8006134:	fa00 f203 	lsl.w	r2, r0, r3
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	430a      	orrs	r2, r1
 800613e:	635a      	str	r2, [r3, #52]	@ 0x34
 8006140:	e03c      	b.n	80061bc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	685b      	ldr	r3, [r3, #4]
 8006146:	2b0c      	cmp	r3, #12
 8006148:	d81c      	bhi.n	8006184 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	685a      	ldr	r2, [r3, #4]
 8006154:	4613      	mov	r3, r2
 8006156:	009b      	lsls	r3, r3, #2
 8006158:	4413      	add	r3, r2
 800615a:	3b23      	subs	r3, #35	@ 0x23
 800615c:	221f      	movs	r2, #31
 800615e:	fa02 f303 	lsl.w	r3, r2, r3
 8006162:	43db      	mvns	r3, r3
 8006164:	4019      	ands	r1, r3
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	6818      	ldr	r0, [r3, #0]
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	685a      	ldr	r2, [r3, #4]
 800616e:	4613      	mov	r3, r2
 8006170:	009b      	lsls	r3, r3, #2
 8006172:	4413      	add	r3, r2
 8006174:	3b23      	subs	r3, #35	@ 0x23
 8006176:	fa00 f203 	lsl.w	r2, r0, r3
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	430a      	orrs	r2, r1
 8006180:	631a      	str	r2, [r3, #48]	@ 0x30
 8006182:	e01b      	b.n	80061bc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	685a      	ldr	r2, [r3, #4]
 800618e:	4613      	mov	r3, r2
 8006190:	009b      	lsls	r3, r3, #2
 8006192:	4413      	add	r3, r2
 8006194:	3b41      	subs	r3, #65	@ 0x41
 8006196:	221f      	movs	r2, #31
 8006198:	fa02 f303 	lsl.w	r3, r2, r3
 800619c:	43db      	mvns	r3, r3
 800619e:	4019      	ands	r1, r3
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	6818      	ldr	r0, [r3, #0]
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	685a      	ldr	r2, [r3, #4]
 80061a8:	4613      	mov	r3, r2
 80061aa:	009b      	lsls	r3, r3, #2
 80061ac:	4413      	add	r3, r2
 80061ae:	3b41      	subs	r3, #65	@ 0x41
 80061b0:	fa00 f203 	lsl.w	r2, r0, r3
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	430a      	orrs	r2, r1
 80061ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	2b09      	cmp	r3, #9
 80061c2:	d91c      	bls.n	80061fe <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	68d9      	ldr	r1, [r3, #12]
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	681a      	ldr	r2, [r3, #0]
 80061ce:	4613      	mov	r3, r2
 80061d0:	005b      	lsls	r3, r3, #1
 80061d2:	4413      	add	r3, r2
 80061d4:	3b1e      	subs	r3, #30
 80061d6:	2207      	movs	r2, #7
 80061d8:	fa02 f303 	lsl.w	r3, r2, r3
 80061dc:	43db      	mvns	r3, r3
 80061de:	4019      	ands	r1, r3
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	6898      	ldr	r0, [r3, #8]
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	681a      	ldr	r2, [r3, #0]
 80061e8:	4613      	mov	r3, r2
 80061ea:	005b      	lsls	r3, r3, #1
 80061ec:	4413      	add	r3, r2
 80061ee:	3b1e      	subs	r3, #30
 80061f0:	fa00 f203 	lsl.w	r2, r0, r3
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	430a      	orrs	r2, r1
 80061fa:	60da      	str	r2, [r3, #12]
 80061fc:	e019      	b.n	8006232 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	6919      	ldr	r1, [r3, #16]
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	681a      	ldr	r2, [r3, #0]
 8006208:	4613      	mov	r3, r2
 800620a:	005b      	lsls	r3, r3, #1
 800620c:	4413      	add	r3, r2
 800620e:	2207      	movs	r2, #7
 8006210:	fa02 f303 	lsl.w	r3, r2, r3
 8006214:	43db      	mvns	r3, r3
 8006216:	4019      	ands	r1, r3
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	6898      	ldr	r0, [r3, #8]
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	681a      	ldr	r2, [r3, #0]
 8006220:	4613      	mov	r3, r2
 8006222:	005b      	lsls	r3, r3, #1
 8006224:	4413      	add	r3, r2
 8006226:	fa00 f203 	lsl.w	r2, r0, r3
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	430a      	orrs	r2, r1
 8006230:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	2b10      	cmp	r3, #16
 8006238:	d003      	beq.n	8006242 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800623e:	2b11      	cmp	r3, #17
 8006240:	d132      	bne.n	80062a8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	4a1d      	ldr	r2, [pc, #116]	@ (80062bc <HAL_ADC_ConfigChannel+0x1e4>)
 8006248:	4293      	cmp	r3, r2
 800624a:	d125      	bne.n	8006298 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	689b      	ldr	r3, [r3, #8]
 8006252:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006256:	2b00      	cmp	r3, #0
 8006258:	d126      	bne.n	80062a8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	689a      	ldr	r2, [r3, #8]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8006268:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	2b10      	cmp	r3, #16
 8006270:	d11a      	bne.n	80062a8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006272:	4b13      	ldr	r3, [pc, #76]	@ (80062c0 <HAL_ADC_ConfigChannel+0x1e8>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4a13      	ldr	r2, [pc, #76]	@ (80062c4 <HAL_ADC_ConfigChannel+0x1ec>)
 8006278:	fba2 2303 	umull	r2, r3, r2, r3
 800627c:	0c9a      	lsrs	r2, r3, #18
 800627e:	4613      	mov	r3, r2
 8006280:	009b      	lsls	r3, r3, #2
 8006282:	4413      	add	r3, r2
 8006284:	005b      	lsls	r3, r3, #1
 8006286:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8006288:	e002      	b.n	8006290 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	3b01      	subs	r3, #1
 800628e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8006290:	68bb      	ldr	r3, [r7, #8]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d1f9      	bne.n	800628a <HAL_ADC_ConfigChannel+0x1b2>
 8006296:	e007      	b.n	80062a8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800629c:	f043 0220 	orr.w	r2, r3, #32
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80062a4:	2301      	movs	r3, #1
 80062a6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2200      	movs	r2, #0
 80062ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80062b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3714      	adds	r7, #20
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bc80      	pop	{r7}
 80062ba:	4770      	bx	lr
 80062bc:	40012400 	.word	0x40012400
 80062c0:	2000002c 	.word	0x2000002c
 80062c4:	431bde83 	.word	0x431bde83

080062c8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b084      	sub	sp, #16
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80062d0:	2300      	movs	r3, #0
 80062d2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80062d4:	2300      	movs	r3, #0
 80062d6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	689b      	ldr	r3, [r3, #8]
 80062de:	f003 0301 	and.w	r3, r3, #1
 80062e2:	2b01      	cmp	r3, #1
 80062e4:	d040      	beq.n	8006368 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	689a      	ldr	r2, [r3, #8]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f042 0201 	orr.w	r2, r2, #1
 80062f4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80062f6:	4b1f      	ldr	r3, [pc, #124]	@ (8006374 <ADC_Enable+0xac>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	4a1f      	ldr	r2, [pc, #124]	@ (8006378 <ADC_Enable+0xb0>)
 80062fc:	fba2 2303 	umull	r2, r3, r2, r3
 8006300:	0c9b      	lsrs	r3, r3, #18
 8006302:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8006304:	e002      	b.n	800630c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	3b01      	subs	r3, #1
 800630a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d1f9      	bne.n	8006306 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006312:	f7ff fb27 	bl	8005964 <HAL_GetTick>
 8006316:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8006318:	e01f      	b.n	800635a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800631a:	f7ff fb23 	bl	8005964 <HAL_GetTick>
 800631e:	4602      	mov	r2, r0
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	1ad3      	subs	r3, r2, r3
 8006324:	2b02      	cmp	r3, #2
 8006326:	d918      	bls.n	800635a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	689b      	ldr	r3, [r3, #8]
 800632e:	f003 0301 	and.w	r3, r3, #1
 8006332:	2b01      	cmp	r3, #1
 8006334:	d011      	beq.n	800635a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800633a:	f043 0210 	orr.w	r2, r3, #16
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006346:	f043 0201 	orr.w	r2, r3, #1
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2200      	movs	r2, #0
 8006352:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8006356:	2301      	movs	r3, #1
 8006358:	e007      	b.n	800636a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	689b      	ldr	r3, [r3, #8]
 8006360:	f003 0301 	and.w	r3, r3, #1
 8006364:	2b01      	cmp	r3, #1
 8006366:	d1d8      	bne.n	800631a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8006368:	2300      	movs	r3, #0
}
 800636a:	4618      	mov	r0, r3
 800636c:	3710      	adds	r7, #16
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}
 8006372:	bf00      	nop
 8006374:	2000002c 	.word	0x2000002c
 8006378:	431bde83 	.word	0x431bde83

0800637c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b084      	sub	sp, #16
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006384:	2300      	movs	r3, #0
 8006386:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	689b      	ldr	r3, [r3, #8]
 800638e:	f003 0301 	and.w	r3, r3, #1
 8006392:	2b01      	cmp	r3, #1
 8006394:	d12e      	bne.n	80063f4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	689a      	ldr	r2, [r3, #8]
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f022 0201 	bic.w	r2, r2, #1
 80063a4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80063a6:	f7ff fadd 	bl	8005964 <HAL_GetTick>
 80063aa:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80063ac:	e01b      	b.n	80063e6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80063ae:	f7ff fad9 	bl	8005964 <HAL_GetTick>
 80063b2:	4602      	mov	r2, r0
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	1ad3      	subs	r3, r2, r3
 80063b8:	2b02      	cmp	r3, #2
 80063ba:	d914      	bls.n	80063e6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	f003 0301 	and.w	r3, r3, #1
 80063c6:	2b01      	cmp	r3, #1
 80063c8:	d10d      	bne.n	80063e6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063ce:	f043 0210 	orr.w	r2, r3, #16
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063da:	f043 0201 	orr.w	r2, r3, #1
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80063e2:	2301      	movs	r3, #1
 80063e4:	e007      	b.n	80063f6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	689b      	ldr	r3, [r3, #8]
 80063ec:	f003 0301 	and.w	r3, r3, #1
 80063f0:	2b01      	cmp	r3, #1
 80063f2:	d0dc      	beq.n	80063ae <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80063f4:	2300      	movs	r3, #0
}
 80063f6:	4618      	mov	r0, r3
 80063f8:	3710      	adds	r7, #16
 80063fa:	46bd      	mov	sp, r7
 80063fc:	bd80      	pop	{r7, pc}
	...

08006400 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8006400:	b590      	push	{r4, r7, lr}
 8006402:	b087      	sub	sp, #28
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006408:	2300      	movs	r3, #0
 800640a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 800640c:	2300      	movs	r3, #0
 800640e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006416:	2b01      	cmp	r3, #1
 8006418:	d101      	bne.n	800641e <HAL_ADCEx_Calibration_Start+0x1e>
 800641a:	2302      	movs	r3, #2
 800641c:	e097      	b.n	800654e <HAL_ADCEx_Calibration_Start+0x14e>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2201      	movs	r2, #1
 8006422:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8006426:	6878      	ldr	r0, [r7, #4]
 8006428:	f7ff ffa8 	bl	800637c <ADC_ConversionStop_Disable>
 800642c:	4603      	mov	r3, r0
 800642e:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8006430:	6878      	ldr	r0, [r7, #4]
 8006432:	f7ff ff49 	bl	80062c8 <ADC_Enable>
 8006436:	4603      	mov	r3, r0
 8006438:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 800643a:	7dfb      	ldrb	r3, [r7, #23]
 800643c:	2b00      	cmp	r3, #0
 800643e:	f040 8081 	bne.w	8006544 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006446:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800644a:	f023 0302 	bic.w	r3, r3, #2
 800644e:	f043 0202 	orr.w	r2, r3, #2
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8006456:	4b40      	ldr	r3, [pc, #256]	@ (8006558 <HAL_ADCEx_Calibration_Start+0x158>)
 8006458:	681c      	ldr	r4, [r3, #0]
 800645a:	2002      	movs	r0, #2
 800645c:	f002 fbe2 	bl	8008c24 <HAL_RCCEx_GetPeriphCLKFreq>
 8006460:	4603      	mov	r3, r0
 8006462:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8006466:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8006468:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 800646a:	e002      	b.n	8006472 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	3b01      	subs	r3, #1
 8006470:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d1f9      	bne.n	800646c <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	689a      	ldr	r2, [r3, #8]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f042 0208 	orr.w	r2, r2, #8
 8006486:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8006488:	f7ff fa6c 	bl	8005964 <HAL_GetTick>
 800648c:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800648e:	e01b      	b.n	80064c8 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8006490:	f7ff fa68 	bl	8005964 <HAL_GetTick>
 8006494:	4602      	mov	r2, r0
 8006496:	693b      	ldr	r3, [r7, #16]
 8006498:	1ad3      	subs	r3, r2, r3
 800649a:	2b0a      	cmp	r3, #10
 800649c:	d914      	bls.n	80064c8 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	689b      	ldr	r3, [r3, #8]
 80064a4:	f003 0308 	and.w	r3, r3, #8
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d00d      	beq.n	80064c8 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064b0:	f023 0312 	bic.w	r3, r3, #18
 80064b4:	f043 0210 	orr.w	r2, r3, #16
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2200      	movs	r2, #0
 80064c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80064c4:	2301      	movs	r3, #1
 80064c6:	e042      	b.n	800654e <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	689b      	ldr	r3, [r3, #8]
 80064ce:	f003 0308 	and.w	r3, r3, #8
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d1dc      	bne.n	8006490 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	689a      	ldr	r2, [r3, #8]
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f042 0204 	orr.w	r2, r2, #4
 80064e4:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80064e6:	f7ff fa3d 	bl	8005964 <HAL_GetTick>
 80064ea:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80064ec:	e01b      	b.n	8006526 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80064ee:	f7ff fa39 	bl	8005964 <HAL_GetTick>
 80064f2:	4602      	mov	r2, r0
 80064f4:	693b      	ldr	r3, [r7, #16]
 80064f6:	1ad3      	subs	r3, r2, r3
 80064f8:	2b0a      	cmp	r3, #10
 80064fa:	d914      	bls.n	8006526 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	689b      	ldr	r3, [r3, #8]
 8006502:	f003 0304 	and.w	r3, r3, #4
 8006506:	2b00      	cmp	r3, #0
 8006508:	d00d      	beq.n	8006526 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800650e:	f023 0312 	bic.w	r3, r3, #18
 8006512:	f043 0210 	orr.w	r2, r3, #16
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2200      	movs	r2, #0
 800651e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8006522:	2301      	movs	r3, #1
 8006524:	e013      	b.n	800654e <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	689b      	ldr	r3, [r3, #8]
 800652c:	f003 0304 	and.w	r3, r3, #4
 8006530:	2b00      	cmp	r3, #0
 8006532:	d1dc      	bne.n	80064ee <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006538:	f023 0303 	bic.w	r3, r3, #3
 800653c:	f043 0201 	orr.w	r2, r3, #1
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2200      	movs	r2, #0
 8006548:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800654c:	7dfb      	ldrb	r3, [r7, #23]
}
 800654e:	4618      	mov	r0, r3
 8006550:	371c      	adds	r7, #28
 8006552:	46bd      	mov	sp, r7
 8006554:	bd90      	pop	{r4, r7, pc}
 8006556:	bf00      	nop
 8006558:	2000002c 	.word	0x2000002c

0800655c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800655c:	b480      	push	{r7}
 800655e:	b083      	sub	sp, #12
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8006564:	bf00      	nop
 8006566:	370c      	adds	r7, #12
 8006568:	46bd      	mov	sp, r7
 800656a:	bc80      	pop	{r7}
 800656c:	4770      	bx	lr
	...

08006570 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006570:	b480      	push	{r7}
 8006572:	b085      	sub	sp, #20
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	f003 0307 	and.w	r3, r3, #7
 800657e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006580:	4b0c      	ldr	r3, [pc, #48]	@ (80065b4 <__NVIC_SetPriorityGrouping+0x44>)
 8006582:	68db      	ldr	r3, [r3, #12]
 8006584:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006586:	68ba      	ldr	r2, [r7, #8]
 8006588:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800658c:	4013      	ands	r3, r2
 800658e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006594:	68bb      	ldr	r3, [r7, #8]
 8006596:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006598:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800659c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80065a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80065a2:	4a04      	ldr	r2, [pc, #16]	@ (80065b4 <__NVIC_SetPriorityGrouping+0x44>)
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	60d3      	str	r3, [r2, #12]
}
 80065a8:	bf00      	nop
 80065aa:	3714      	adds	r7, #20
 80065ac:	46bd      	mov	sp, r7
 80065ae:	bc80      	pop	{r7}
 80065b0:	4770      	bx	lr
 80065b2:	bf00      	nop
 80065b4:	e000ed00 	.word	0xe000ed00

080065b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80065b8:	b480      	push	{r7}
 80065ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80065bc:	4b04      	ldr	r3, [pc, #16]	@ (80065d0 <__NVIC_GetPriorityGrouping+0x18>)
 80065be:	68db      	ldr	r3, [r3, #12]
 80065c0:	0a1b      	lsrs	r3, r3, #8
 80065c2:	f003 0307 	and.w	r3, r3, #7
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bc80      	pop	{r7}
 80065cc:	4770      	bx	lr
 80065ce:	bf00      	nop
 80065d0:	e000ed00 	.word	0xe000ed00

080065d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b083      	sub	sp, #12
 80065d8:	af00      	add	r7, sp, #0
 80065da:	4603      	mov	r3, r0
 80065dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80065de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	db0b      	blt.n	80065fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80065e6:	79fb      	ldrb	r3, [r7, #7]
 80065e8:	f003 021f 	and.w	r2, r3, #31
 80065ec:	4906      	ldr	r1, [pc, #24]	@ (8006608 <__NVIC_EnableIRQ+0x34>)
 80065ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065f2:	095b      	lsrs	r3, r3, #5
 80065f4:	2001      	movs	r0, #1
 80065f6:	fa00 f202 	lsl.w	r2, r0, r2
 80065fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80065fe:	bf00      	nop
 8006600:	370c      	adds	r7, #12
 8006602:	46bd      	mov	sp, r7
 8006604:	bc80      	pop	{r7}
 8006606:	4770      	bx	lr
 8006608:	e000e100 	.word	0xe000e100

0800660c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800660c:	b480      	push	{r7}
 800660e:	b083      	sub	sp, #12
 8006610:	af00      	add	r7, sp, #0
 8006612:	4603      	mov	r3, r0
 8006614:	6039      	str	r1, [r7, #0]
 8006616:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006618:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800661c:	2b00      	cmp	r3, #0
 800661e:	db0a      	blt.n	8006636 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	b2da      	uxtb	r2, r3
 8006624:	490c      	ldr	r1, [pc, #48]	@ (8006658 <__NVIC_SetPriority+0x4c>)
 8006626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800662a:	0112      	lsls	r2, r2, #4
 800662c:	b2d2      	uxtb	r2, r2
 800662e:	440b      	add	r3, r1
 8006630:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006634:	e00a      	b.n	800664c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	b2da      	uxtb	r2, r3
 800663a:	4908      	ldr	r1, [pc, #32]	@ (800665c <__NVIC_SetPriority+0x50>)
 800663c:	79fb      	ldrb	r3, [r7, #7]
 800663e:	f003 030f 	and.w	r3, r3, #15
 8006642:	3b04      	subs	r3, #4
 8006644:	0112      	lsls	r2, r2, #4
 8006646:	b2d2      	uxtb	r2, r2
 8006648:	440b      	add	r3, r1
 800664a:	761a      	strb	r2, [r3, #24]
}
 800664c:	bf00      	nop
 800664e:	370c      	adds	r7, #12
 8006650:	46bd      	mov	sp, r7
 8006652:	bc80      	pop	{r7}
 8006654:	4770      	bx	lr
 8006656:	bf00      	nop
 8006658:	e000e100 	.word	0xe000e100
 800665c:	e000ed00 	.word	0xe000ed00

08006660 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006660:	b480      	push	{r7}
 8006662:	b089      	sub	sp, #36	@ 0x24
 8006664:	af00      	add	r7, sp, #0
 8006666:	60f8      	str	r0, [r7, #12]
 8006668:	60b9      	str	r1, [r7, #8]
 800666a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	f003 0307 	and.w	r3, r3, #7
 8006672:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006674:	69fb      	ldr	r3, [r7, #28]
 8006676:	f1c3 0307 	rsb	r3, r3, #7
 800667a:	2b04      	cmp	r3, #4
 800667c:	bf28      	it	cs
 800667e:	2304      	movcs	r3, #4
 8006680:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006682:	69fb      	ldr	r3, [r7, #28]
 8006684:	3304      	adds	r3, #4
 8006686:	2b06      	cmp	r3, #6
 8006688:	d902      	bls.n	8006690 <NVIC_EncodePriority+0x30>
 800668a:	69fb      	ldr	r3, [r7, #28]
 800668c:	3b03      	subs	r3, #3
 800668e:	e000      	b.n	8006692 <NVIC_EncodePriority+0x32>
 8006690:	2300      	movs	r3, #0
 8006692:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006694:	f04f 32ff 	mov.w	r2, #4294967295
 8006698:	69bb      	ldr	r3, [r7, #24]
 800669a:	fa02 f303 	lsl.w	r3, r2, r3
 800669e:	43da      	mvns	r2, r3
 80066a0:	68bb      	ldr	r3, [r7, #8]
 80066a2:	401a      	ands	r2, r3
 80066a4:	697b      	ldr	r3, [r7, #20]
 80066a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80066a8:	f04f 31ff 	mov.w	r1, #4294967295
 80066ac:	697b      	ldr	r3, [r7, #20]
 80066ae:	fa01 f303 	lsl.w	r3, r1, r3
 80066b2:	43d9      	mvns	r1, r3
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80066b8:	4313      	orrs	r3, r2
         );
}
 80066ba:	4618      	mov	r0, r3
 80066bc:	3724      	adds	r7, #36	@ 0x24
 80066be:	46bd      	mov	sp, r7
 80066c0:	bc80      	pop	{r7}
 80066c2:	4770      	bx	lr

080066c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b082      	sub	sp, #8
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	3b01      	subs	r3, #1
 80066d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80066d4:	d301      	bcc.n	80066da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80066d6:	2301      	movs	r3, #1
 80066d8:	e00f      	b.n	80066fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80066da:	4a0a      	ldr	r2, [pc, #40]	@ (8006704 <SysTick_Config+0x40>)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	3b01      	subs	r3, #1
 80066e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80066e2:	210f      	movs	r1, #15
 80066e4:	f04f 30ff 	mov.w	r0, #4294967295
 80066e8:	f7ff ff90 	bl	800660c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80066ec:	4b05      	ldr	r3, [pc, #20]	@ (8006704 <SysTick_Config+0x40>)
 80066ee:	2200      	movs	r2, #0
 80066f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80066f2:	4b04      	ldr	r3, [pc, #16]	@ (8006704 <SysTick_Config+0x40>)
 80066f4:	2207      	movs	r2, #7
 80066f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80066f8:	2300      	movs	r3, #0
}
 80066fa:	4618      	mov	r0, r3
 80066fc:	3708      	adds	r7, #8
 80066fe:	46bd      	mov	sp, r7
 8006700:	bd80      	pop	{r7, pc}
 8006702:	bf00      	nop
 8006704:	e000e010 	.word	0xe000e010

08006708 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b082      	sub	sp, #8
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006710:	6878      	ldr	r0, [r7, #4]
 8006712:	f7ff ff2d 	bl	8006570 <__NVIC_SetPriorityGrouping>
}
 8006716:	bf00      	nop
 8006718:	3708      	adds	r7, #8
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}

0800671e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800671e:	b580      	push	{r7, lr}
 8006720:	b086      	sub	sp, #24
 8006722:	af00      	add	r7, sp, #0
 8006724:	4603      	mov	r3, r0
 8006726:	60b9      	str	r1, [r7, #8]
 8006728:	607a      	str	r2, [r7, #4]
 800672a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800672c:	2300      	movs	r3, #0
 800672e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006730:	f7ff ff42 	bl	80065b8 <__NVIC_GetPriorityGrouping>
 8006734:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006736:	687a      	ldr	r2, [r7, #4]
 8006738:	68b9      	ldr	r1, [r7, #8]
 800673a:	6978      	ldr	r0, [r7, #20]
 800673c:	f7ff ff90 	bl	8006660 <NVIC_EncodePriority>
 8006740:	4602      	mov	r2, r0
 8006742:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006746:	4611      	mov	r1, r2
 8006748:	4618      	mov	r0, r3
 800674a:	f7ff ff5f 	bl	800660c <__NVIC_SetPriority>
}
 800674e:	bf00      	nop
 8006750:	3718      	adds	r7, #24
 8006752:	46bd      	mov	sp, r7
 8006754:	bd80      	pop	{r7, pc}

08006756 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006756:	b580      	push	{r7, lr}
 8006758:	b082      	sub	sp, #8
 800675a:	af00      	add	r7, sp, #0
 800675c:	4603      	mov	r3, r0
 800675e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006764:	4618      	mov	r0, r3
 8006766:	f7ff ff35 	bl	80065d4 <__NVIC_EnableIRQ>
}
 800676a:	bf00      	nop
 800676c:	3708      	adds	r7, #8
 800676e:	46bd      	mov	sp, r7
 8006770:	bd80      	pop	{r7, pc}

08006772 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006772:	b580      	push	{r7, lr}
 8006774:	b082      	sub	sp, #8
 8006776:	af00      	add	r7, sp, #0
 8006778:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800677a:	6878      	ldr	r0, [r7, #4]
 800677c:	f7ff ffa2 	bl	80066c4 <SysTick_Config>
 8006780:	4603      	mov	r3, r0
}
 8006782:	4618      	mov	r0, r3
 8006784:	3708      	adds	r7, #8
 8006786:	46bd      	mov	sp, r7
 8006788:	bd80      	pop	{r7, pc}

0800678a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800678a:	b480      	push	{r7}
 800678c:	b085      	sub	sp, #20
 800678e:	af00      	add	r7, sp, #0
 8006790:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006792:	2300      	movs	r3, #0
 8006794:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800679c:	b2db      	uxtb	r3, r3
 800679e:	2b02      	cmp	r3, #2
 80067a0:	d008      	beq.n	80067b4 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2204      	movs	r2, #4
 80067a6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2200      	movs	r2, #0
 80067ac:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80067b0:	2301      	movs	r3, #1
 80067b2:	e020      	b.n	80067f6 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	681a      	ldr	r2, [r3, #0]
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f022 020e 	bic.w	r2, r2, #14
 80067c2:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	681a      	ldr	r2, [r3, #0]
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f022 0201 	bic.w	r2, r2, #1
 80067d2:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067dc:	2101      	movs	r1, #1
 80067de:	fa01 f202 	lsl.w	r2, r1, r2
 80067e2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2201      	movs	r2, #1
 80067e8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2200      	movs	r2, #0
 80067f0:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80067f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80067f6:	4618      	mov	r0, r3
 80067f8:	3714      	adds	r7, #20
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bc80      	pop	{r7}
 80067fe:	4770      	bx	lr

08006800 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8006800:	b580      	push	{r7, lr}
 8006802:	b084      	sub	sp, #16
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006808:	2300      	movs	r3, #0
 800680a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006812:	b2db      	uxtb	r3, r3
 8006814:	2b02      	cmp	r3, #2
 8006816:	d005      	beq.n	8006824 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2204      	movs	r2, #4
 800681c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800681e:	2301      	movs	r3, #1
 8006820:	73fb      	strb	r3, [r7, #15]
 8006822:	e051      	b.n	80068c8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	681a      	ldr	r2, [r3, #0]
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f022 020e 	bic.w	r2, r2, #14
 8006832:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	681a      	ldr	r2, [r3, #0]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f022 0201 	bic.w	r2, r2, #1
 8006842:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a22      	ldr	r2, [pc, #136]	@ (80068d4 <HAL_DMA_Abort_IT+0xd4>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d029      	beq.n	80068a2 <HAL_DMA_Abort_IT+0xa2>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4a21      	ldr	r2, [pc, #132]	@ (80068d8 <HAL_DMA_Abort_IT+0xd8>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d022      	beq.n	800689e <HAL_DMA_Abort_IT+0x9e>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a1f      	ldr	r2, [pc, #124]	@ (80068dc <HAL_DMA_Abort_IT+0xdc>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d01a      	beq.n	8006898 <HAL_DMA_Abort_IT+0x98>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	4a1e      	ldr	r2, [pc, #120]	@ (80068e0 <HAL_DMA_Abort_IT+0xe0>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d012      	beq.n	8006892 <HAL_DMA_Abort_IT+0x92>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4a1c      	ldr	r2, [pc, #112]	@ (80068e4 <HAL_DMA_Abort_IT+0xe4>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d00a      	beq.n	800688c <HAL_DMA_Abort_IT+0x8c>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4a1b      	ldr	r2, [pc, #108]	@ (80068e8 <HAL_DMA_Abort_IT+0xe8>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d102      	bne.n	8006886 <HAL_DMA_Abort_IT+0x86>
 8006880:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8006884:	e00e      	b.n	80068a4 <HAL_DMA_Abort_IT+0xa4>
 8006886:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800688a:	e00b      	b.n	80068a4 <HAL_DMA_Abort_IT+0xa4>
 800688c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006890:	e008      	b.n	80068a4 <HAL_DMA_Abort_IT+0xa4>
 8006892:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006896:	e005      	b.n	80068a4 <HAL_DMA_Abort_IT+0xa4>
 8006898:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800689c:	e002      	b.n	80068a4 <HAL_DMA_Abort_IT+0xa4>
 800689e:	2310      	movs	r3, #16
 80068a0:	e000      	b.n	80068a4 <HAL_DMA_Abort_IT+0xa4>
 80068a2:	2301      	movs	r3, #1
 80068a4:	4a11      	ldr	r2, [pc, #68]	@ (80068ec <HAL_DMA_Abort_IT+0xec>)
 80068a6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2201      	movs	r2, #1
 80068ac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2200      	movs	r2, #0
 80068b4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d003      	beq.n	80068c8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068c4:	6878      	ldr	r0, [r7, #4]
 80068c6:	4798      	blx	r3
    } 
  }
  return status;
 80068c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80068ca:	4618      	mov	r0, r3
 80068cc:	3710      	adds	r7, #16
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bd80      	pop	{r7, pc}
 80068d2:	bf00      	nop
 80068d4:	40020008 	.word	0x40020008
 80068d8:	4002001c 	.word	0x4002001c
 80068dc:	40020030 	.word	0x40020030
 80068e0:	40020044 	.word	0x40020044
 80068e4:	40020058 	.word	0x40020058
 80068e8:	4002006c 	.word	0x4002006c
 80068ec:	40020000 	.word	0x40020000

080068f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b08b      	sub	sp, #44	@ 0x2c
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
 80068f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80068fa:	2300      	movs	r3, #0
 80068fc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80068fe:	2300      	movs	r3, #0
 8006900:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006902:	e169      	b.n	8006bd8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8006904:	2201      	movs	r2, #1
 8006906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006908:	fa02 f303 	lsl.w	r3, r2, r3
 800690c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	69fa      	ldr	r2, [r7, #28]
 8006914:	4013      	ands	r3, r2
 8006916:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8006918:	69ba      	ldr	r2, [r7, #24]
 800691a:	69fb      	ldr	r3, [r7, #28]
 800691c:	429a      	cmp	r2, r3
 800691e:	f040 8158 	bne.w	8006bd2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	685b      	ldr	r3, [r3, #4]
 8006926:	4a9a      	ldr	r2, [pc, #616]	@ (8006b90 <HAL_GPIO_Init+0x2a0>)
 8006928:	4293      	cmp	r3, r2
 800692a:	d05e      	beq.n	80069ea <HAL_GPIO_Init+0xfa>
 800692c:	4a98      	ldr	r2, [pc, #608]	@ (8006b90 <HAL_GPIO_Init+0x2a0>)
 800692e:	4293      	cmp	r3, r2
 8006930:	d875      	bhi.n	8006a1e <HAL_GPIO_Init+0x12e>
 8006932:	4a98      	ldr	r2, [pc, #608]	@ (8006b94 <HAL_GPIO_Init+0x2a4>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d058      	beq.n	80069ea <HAL_GPIO_Init+0xfa>
 8006938:	4a96      	ldr	r2, [pc, #600]	@ (8006b94 <HAL_GPIO_Init+0x2a4>)
 800693a:	4293      	cmp	r3, r2
 800693c:	d86f      	bhi.n	8006a1e <HAL_GPIO_Init+0x12e>
 800693e:	4a96      	ldr	r2, [pc, #600]	@ (8006b98 <HAL_GPIO_Init+0x2a8>)
 8006940:	4293      	cmp	r3, r2
 8006942:	d052      	beq.n	80069ea <HAL_GPIO_Init+0xfa>
 8006944:	4a94      	ldr	r2, [pc, #592]	@ (8006b98 <HAL_GPIO_Init+0x2a8>)
 8006946:	4293      	cmp	r3, r2
 8006948:	d869      	bhi.n	8006a1e <HAL_GPIO_Init+0x12e>
 800694a:	4a94      	ldr	r2, [pc, #592]	@ (8006b9c <HAL_GPIO_Init+0x2ac>)
 800694c:	4293      	cmp	r3, r2
 800694e:	d04c      	beq.n	80069ea <HAL_GPIO_Init+0xfa>
 8006950:	4a92      	ldr	r2, [pc, #584]	@ (8006b9c <HAL_GPIO_Init+0x2ac>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d863      	bhi.n	8006a1e <HAL_GPIO_Init+0x12e>
 8006956:	4a92      	ldr	r2, [pc, #584]	@ (8006ba0 <HAL_GPIO_Init+0x2b0>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d046      	beq.n	80069ea <HAL_GPIO_Init+0xfa>
 800695c:	4a90      	ldr	r2, [pc, #576]	@ (8006ba0 <HAL_GPIO_Init+0x2b0>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d85d      	bhi.n	8006a1e <HAL_GPIO_Init+0x12e>
 8006962:	2b12      	cmp	r3, #18
 8006964:	d82a      	bhi.n	80069bc <HAL_GPIO_Init+0xcc>
 8006966:	2b12      	cmp	r3, #18
 8006968:	d859      	bhi.n	8006a1e <HAL_GPIO_Init+0x12e>
 800696a:	a201      	add	r2, pc, #4	@ (adr r2, 8006970 <HAL_GPIO_Init+0x80>)
 800696c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006970:	080069eb 	.word	0x080069eb
 8006974:	080069c5 	.word	0x080069c5
 8006978:	080069d7 	.word	0x080069d7
 800697c:	08006a19 	.word	0x08006a19
 8006980:	08006a1f 	.word	0x08006a1f
 8006984:	08006a1f 	.word	0x08006a1f
 8006988:	08006a1f 	.word	0x08006a1f
 800698c:	08006a1f 	.word	0x08006a1f
 8006990:	08006a1f 	.word	0x08006a1f
 8006994:	08006a1f 	.word	0x08006a1f
 8006998:	08006a1f 	.word	0x08006a1f
 800699c:	08006a1f 	.word	0x08006a1f
 80069a0:	08006a1f 	.word	0x08006a1f
 80069a4:	08006a1f 	.word	0x08006a1f
 80069a8:	08006a1f 	.word	0x08006a1f
 80069ac:	08006a1f 	.word	0x08006a1f
 80069b0:	08006a1f 	.word	0x08006a1f
 80069b4:	080069cd 	.word	0x080069cd
 80069b8:	080069e1 	.word	0x080069e1
 80069bc:	4a79      	ldr	r2, [pc, #484]	@ (8006ba4 <HAL_GPIO_Init+0x2b4>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d013      	beq.n	80069ea <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80069c2:	e02c      	b.n	8006a1e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	68db      	ldr	r3, [r3, #12]
 80069c8:	623b      	str	r3, [r7, #32]
          break;
 80069ca:	e029      	b.n	8006a20 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	68db      	ldr	r3, [r3, #12]
 80069d0:	3304      	adds	r3, #4
 80069d2:	623b      	str	r3, [r7, #32]
          break;
 80069d4:	e024      	b.n	8006a20 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	68db      	ldr	r3, [r3, #12]
 80069da:	3308      	adds	r3, #8
 80069dc:	623b      	str	r3, [r7, #32]
          break;
 80069de:	e01f      	b.n	8006a20 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	68db      	ldr	r3, [r3, #12]
 80069e4:	330c      	adds	r3, #12
 80069e6:	623b      	str	r3, [r7, #32]
          break;
 80069e8:	e01a      	b.n	8006a20 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	689b      	ldr	r3, [r3, #8]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d102      	bne.n	80069f8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80069f2:	2304      	movs	r3, #4
 80069f4:	623b      	str	r3, [r7, #32]
          break;
 80069f6:	e013      	b.n	8006a20 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	689b      	ldr	r3, [r3, #8]
 80069fc:	2b01      	cmp	r3, #1
 80069fe:	d105      	bne.n	8006a0c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006a00:	2308      	movs	r3, #8
 8006a02:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	69fa      	ldr	r2, [r7, #28]
 8006a08:	611a      	str	r2, [r3, #16]
          break;
 8006a0a:	e009      	b.n	8006a20 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006a0c:	2308      	movs	r3, #8
 8006a0e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	69fa      	ldr	r2, [r7, #28]
 8006a14:	615a      	str	r2, [r3, #20]
          break;
 8006a16:	e003      	b.n	8006a20 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8006a18:	2300      	movs	r3, #0
 8006a1a:	623b      	str	r3, [r7, #32]
          break;
 8006a1c:	e000      	b.n	8006a20 <HAL_GPIO_Init+0x130>
          break;
 8006a1e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006a20:	69bb      	ldr	r3, [r7, #24]
 8006a22:	2bff      	cmp	r3, #255	@ 0xff
 8006a24:	d801      	bhi.n	8006a2a <HAL_GPIO_Init+0x13a>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	e001      	b.n	8006a2e <HAL_GPIO_Init+0x13e>
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	3304      	adds	r3, #4
 8006a2e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006a30:	69bb      	ldr	r3, [r7, #24]
 8006a32:	2bff      	cmp	r3, #255	@ 0xff
 8006a34:	d802      	bhi.n	8006a3c <HAL_GPIO_Init+0x14c>
 8006a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a38:	009b      	lsls	r3, r3, #2
 8006a3a:	e002      	b.n	8006a42 <HAL_GPIO_Init+0x152>
 8006a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a3e:	3b08      	subs	r3, #8
 8006a40:	009b      	lsls	r3, r3, #2
 8006a42:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8006a44:	697b      	ldr	r3, [r7, #20]
 8006a46:	681a      	ldr	r2, [r3, #0]
 8006a48:	210f      	movs	r1, #15
 8006a4a:	693b      	ldr	r3, [r7, #16]
 8006a4c:	fa01 f303 	lsl.w	r3, r1, r3
 8006a50:	43db      	mvns	r3, r3
 8006a52:	401a      	ands	r2, r3
 8006a54:	6a39      	ldr	r1, [r7, #32]
 8006a56:	693b      	ldr	r3, [r7, #16]
 8006a58:	fa01 f303 	lsl.w	r3, r1, r3
 8006a5c:	431a      	orrs	r2, r3
 8006a5e:	697b      	ldr	r3, [r7, #20]
 8006a60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	685b      	ldr	r3, [r3, #4]
 8006a66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	f000 80b1 	beq.w	8006bd2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8006a70:	4b4d      	ldr	r3, [pc, #308]	@ (8006ba8 <HAL_GPIO_Init+0x2b8>)
 8006a72:	699b      	ldr	r3, [r3, #24]
 8006a74:	4a4c      	ldr	r2, [pc, #304]	@ (8006ba8 <HAL_GPIO_Init+0x2b8>)
 8006a76:	f043 0301 	orr.w	r3, r3, #1
 8006a7a:	6193      	str	r3, [r2, #24]
 8006a7c:	4b4a      	ldr	r3, [pc, #296]	@ (8006ba8 <HAL_GPIO_Init+0x2b8>)
 8006a7e:	699b      	ldr	r3, [r3, #24]
 8006a80:	f003 0301 	and.w	r3, r3, #1
 8006a84:	60bb      	str	r3, [r7, #8]
 8006a86:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8006a88:	4a48      	ldr	r2, [pc, #288]	@ (8006bac <HAL_GPIO_Init+0x2bc>)
 8006a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a8c:	089b      	lsrs	r3, r3, #2
 8006a8e:	3302      	adds	r3, #2
 8006a90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a94:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8006a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a98:	f003 0303 	and.w	r3, r3, #3
 8006a9c:	009b      	lsls	r3, r3, #2
 8006a9e:	220f      	movs	r2, #15
 8006aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8006aa4:	43db      	mvns	r3, r3
 8006aa6:	68fa      	ldr	r2, [r7, #12]
 8006aa8:	4013      	ands	r3, r2
 8006aaa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	4a40      	ldr	r2, [pc, #256]	@ (8006bb0 <HAL_GPIO_Init+0x2c0>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d013      	beq.n	8006adc <HAL_GPIO_Init+0x1ec>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	4a3f      	ldr	r2, [pc, #252]	@ (8006bb4 <HAL_GPIO_Init+0x2c4>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d00d      	beq.n	8006ad8 <HAL_GPIO_Init+0x1e8>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	4a3e      	ldr	r2, [pc, #248]	@ (8006bb8 <HAL_GPIO_Init+0x2c8>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d007      	beq.n	8006ad4 <HAL_GPIO_Init+0x1e4>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	4a3d      	ldr	r2, [pc, #244]	@ (8006bbc <HAL_GPIO_Init+0x2cc>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d101      	bne.n	8006ad0 <HAL_GPIO_Init+0x1e0>
 8006acc:	2303      	movs	r3, #3
 8006ace:	e006      	b.n	8006ade <HAL_GPIO_Init+0x1ee>
 8006ad0:	2304      	movs	r3, #4
 8006ad2:	e004      	b.n	8006ade <HAL_GPIO_Init+0x1ee>
 8006ad4:	2302      	movs	r3, #2
 8006ad6:	e002      	b.n	8006ade <HAL_GPIO_Init+0x1ee>
 8006ad8:	2301      	movs	r3, #1
 8006ada:	e000      	b.n	8006ade <HAL_GPIO_Init+0x1ee>
 8006adc:	2300      	movs	r3, #0
 8006ade:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ae0:	f002 0203 	and.w	r2, r2, #3
 8006ae4:	0092      	lsls	r2, r2, #2
 8006ae6:	4093      	lsls	r3, r2
 8006ae8:	68fa      	ldr	r2, [r7, #12]
 8006aea:	4313      	orrs	r3, r2
 8006aec:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8006aee:	492f      	ldr	r1, [pc, #188]	@ (8006bac <HAL_GPIO_Init+0x2bc>)
 8006af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006af2:	089b      	lsrs	r3, r3, #2
 8006af4:	3302      	adds	r3, #2
 8006af6:	68fa      	ldr	r2, [r7, #12]
 8006af8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	685b      	ldr	r3, [r3, #4]
 8006b00:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d006      	beq.n	8006b16 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8006b08:	4b2d      	ldr	r3, [pc, #180]	@ (8006bc0 <HAL_GPIO_Init+0x2d0>)
 8006b0a:	689a      	ldr	r2, [r3, #8]
 8006b0c:	492c      	ldr	r1, [pc, #176]	@ (8006bc0 <HAL_GPIO_Init+0x2d0>)
 8006b0e:	69bb      	ldr	r3, [r7, #24]
 8006b10:	4313      	orrs	r3, r2
 8006b12:	608b      	str	r3, [r1, #8]
 8006b14:	e006      	b.n	8006b24 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8006b16:	4b2a      	ldr	r3, [pc, #168]	@ (8006bc0 <HAL_GPIO_Init+0x2d0>)
 8006b18:	689a      	ldr	r2, [r3, #8]
 8006b1a:	69bb      	ldr	r3, [r7, #24]
 8006b1c:	43db      	mvns	r3, r3
 8006b1e:	4928      	ldr	r1, [pc, #160]	@ (8006bc0 <HAL_GPIO_Init+0x2d0>)
 8006b20:	4013      	ands	r3, r2
 8006b22:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	685b      	ldr	r3, [r3, #4]
 8006b28:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d006      	beq.n	8006b3e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8006b30:	4b23      	ldr	r3, [pc, #140]	@ (8006bc0 <HAL_GPIO_Init+0x2d0>)
 8006b32:	68da      	ldr	r2, [r3, #12]
 8006b34:	4922      	ldr	r1, [pc, #136]	@ (8006bc0 <HAL_GPIO_Init+0x2d0>)
 8006b36:	69bb      	ldr	r3, [r7, #24]
 8006b38:	4313      	orrs	r3, r2
 8006b3a:	60cb      	str	r3, [r1, #12]
 8006b3c:	e006      	b.n	8006b4c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8006b3e:	4b20      	ldr	r3, [pc, #128]	@ (8006bc0 <HAL_GPIO_Init+0x2d0>)
 8006b40:	68da      	ldr	r2, [r3, #12]
 8006b42:	69bb      	ldr	r3, [r7, #24]
 8006b44:	43db      	mvns	r3, r3
 8006b46:	491e      	ldr	r1, [pc, #120]	@ (8006bc0 <HAL_GPIO_Init+0x2d0>)
 8006b48:	4013      	ands	r3, r2
 8006b4a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	685b      	ldr	r3, [r3, #4]
 8006b50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d006      	beq.n	8006b66 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8006b58:	4b19      	ldr	r3, [pc, #100]	@ (8006bc0 <HAL_GPIO_Init+0x2d0>)
 8006b5a:	685a      	ldr	r2, [r3, #4]
 8006b5c:	4918      	ldr	r1, [pc, #96]	@ (8006bc0 <HAL_GPIO_Init+0x2d0>)
 8006b5e:	69bb      	ldr	r3, [r7, #24]
 8006b60:	4313      	orrs	r3, r2
 8006b62:	604b      	str	r3, [r1, #4]
 8006b64:	e006      	b.n	8006b74 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8006b66:	4b16      	ldr	r3, [pc, #88]	@ (8006bc0 <HAL_GPIO_Init+0x2d0>)
 8006b68:	685a      	ldr	r2, [r3, #4]
 8006b6a:	69bb      	ldr	r3, [r7, #24]
 8006b6c:	43db      	mvns	r3, r3
 8006b6e:	4914      	ldr	r1, [pc, #80]	@ (8006bc0 <HAL_GPIO_Init+0x2d0>)
 8006b70:	4013      	ands	r3, r2
 8006b72:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	685b      	ldr	r3, [r3, #4]
 8006b78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d021      	beq.n	8006bc4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006b80:	4b0f      	ldr	r3, [pc, #60]	@ (8006bc0 <HAL_GPIO_Init+0x2d0>)
 8006b82:	681a      	ldr	r2, [r3, #0]
 8006b84:	490e      	ldr	r1, [pc, #56]	@ (8006bc0 <HAL_GPIO_Init+0x2d0>)
 8006b86:	69bb      	ldr	r3, [r7, #24]
 8006b88:	4313      	orrs	r3, r2
 8006b8a:	600b      	str	r3, [r1, #0]
 8006b8c:	e021      	b.n	8006bd2 <HAL_GPIO_Init+0x2e2>
 8006b8e:	bf00      	nop
 8006b90:	10320000 	.word	0x10320000
 8006b94:	10310000 	.word	0x10310000
 8006b98:	10220000 	.word	0x10220000
 8006b9c:	10210000 	.word	0x10210000
 8006ba0:	10120000 	.word	0x10120000
 8006ba4:	10110000 	.word	0x10110000
 8006ba8:	40021000 	.word	0x40021000
 8006bac:	40010000 	.word	0x40010000
 8006bb0:	40010800 	.word	0x40010800
 8006bb4:	40010c00 	.word	0x40010c00
 8006bb8:	40011000 	.word	0x40011000
 8006bbc:	40011400 	.word	0x40011400
 8006bc0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8006bc4:	4b0b      	ldr	r3, [pc, #44]	@ (8006bf4 <HAL_GPIO_Init+0x304>)
 8006bc6:	681a      	ldr	r2, [r3, #0]
 8006bc8:	69bb      	ldr	r3, [r7, #24]
 8006bca:	43db      	mvns	r3, r3
 8006bcc:	4909      	ldr	r1, [pc, #36]	@ (8006bf4 <HAL_GPIO_Init+0x304>)
 8006bce:	4013      	ands	r3, r2
 8006bd0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8006bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bd4:	3301      	adds	r3, #1
 8006bd6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	681a      	ldr	r2, [r3, #0]
 8006bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bde:	fa22 f303 	lsr.w	r3, r2, r3
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	f47f ae8e 	bne.w	8006904 <HAL_GPIO_Init+0x14>
  }
}
 8006be8:	bf00      	nop
 8006bea:	bf00      	nop
 8006bec:	372c      	adds	r7, #44	@ 0x2c
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bc80      	pop	{r7}
 8006bf2:	4770      	bx	lr
 8006bf4:	40010400 	.word	0x40010400

08006bf8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	b085      	sub	sp, #20
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
 8006c00:	460b      	mov	r3, r1
 8006c02:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	689a      	ldr	r2, [r3, #8]
 8006c08:	887b      	ldrh	r3, [r7, #2]
 8006c0a:	4013      	ands	r3, r2
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d002      	beq.n	8006c16 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006c10:	2301      	movs	r3, #1
 8006c12:	73fb      	strb	r3, [r7, #15]
 8006c14:	e001      	b.n	8006c1a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006c16:	2300      	movs	r3, #0
 8006c18:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006c1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	3714      	adds	r7, #20
 8006c20:	46bd      	mov	sp, r7
 8006c22:	bc80      	pop	{r7}
 8006c24:	4770      	bx	lr

08006c26 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006c26:	b480      	push	{r7}
 8006c28:	b083      	sub	sp, #12
 8006c2a:	af00      	add	r7, sp, #0
 8006c2c:	6078      	str	r0, [r7, #4]
 8006c2e:	460b      	mov	r3, r1
 8006c30:	807b      	strh	r3, [r7, #2]
 8006c32:	4613      	mov	r3, r2
 8006c34:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006c36:	787b      	ldrb	r3, [r7, #1]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d003      	beq.n	8006c44 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006c3c:	887a      	ldrh	r2, [r7, #2]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8006c42:	e003      	b.n	8006c4c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8006c44:	887b      	ldrh	r3, [r7, #2]
 8006c46:	041a      	lsls	r2, r3, #16
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	611a      	str	r2, [r3, #16]
}
 8006c4c:	bf00      	nop
 8006c4e:	370c      	adds	r7, #12
 8006c50:	46bd      	mov	sp, r7
 8006c52:	bc80      	pop	{r7}
 8006c54:	4770      	bx	lr
	...

08006c58 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b084      	sub	sp, #16
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d101      	bne.n	8006c6a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006c66:	2301      	movs	r3, #1
 8006c68:	e12b      	b.n	8006ec2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c70:	b2db      	uxtb	r3, r3
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d106      	bne.n	8006c84 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2200      	movs	r2, #0
 8006c7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006c7e:	6878      	ldr	r0, [r7, #4]
 8006c80:	f7fd fd7a 	bl	8004778 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2224      	movs	r2, #36	@ 0x24
 8006c88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	681a      	ldr	r2, [r3, #0]
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f022 0201 	bic.w	r2, r2, #1
 8006c9a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	681a      	ldr	r2, [r3, #0]
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006caa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	681a      	ldr	r2, [r3, #0]
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006cba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006cbc:	f001 feb6 	bl	8008a2c <HAL_RCC_GetPCLK1Freq>
 8006cc0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	685b      	ldr	r3, [r3, #4]
 8006cc6:	4a81      	ldr	r2, [pc, #516]	@ (8006ecc <HAL_I2C_Init+0x274>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d807      	bhi.n	8006cdc <HAL_I2C_Init+0x84>
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	4a80      	ldr	r2, [pc, #512]	@ (8006ed0 <HAL_I2C_Init+0x278>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	bf94      	ite	ls
 8006cd4:	2301      	movls	r3, #1
 8006cd6:	2300      	movhi	r3, #0
 8006cd8:	b2db      	uxtb	r3, r3
 8006cda:	e006      	b.n	8006cea <HAL_I2C_Init+0x92>
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	4a7d      	ldr	r2, [pc, #500]	@ (8006ed4 <HAL_I2C_Init+0x27c>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	bf94      	ite	ls
 8006ce4:	2301      	movls	r3, #1
 8006ce6:	2300      	movhi	r3, #0
 8006ce8:	b2db      	uxtb	r3, r3
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d001      	beq.n	8006cf2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006cee:	2301      	movs	r3, #1
 8006cf0:	e0e7      	b.n	8006ec2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	4a78      	ldr	r2, [pc, #480]	@ (8006ed8 <HAL_I2C_Init+0x280>)
 8006cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8006cfa:	0c9b      	lsrs	r3, r3, #18
 8006cfc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	685b      	ldr	r3, [r3, #4]
 8006d04:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	68ba      	ldr	r2, [r7, #8]
 8006d0e:	430a      	orrs	r2, r1
 8006d10:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	6a1b      	ldr	r3, [r3, #32]
 8006d18:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	685b      	ldr	r3, [r3, #4]
 8006d20:	4a6a      	ldr	r2, [pc, #424]	@ (8006ecc <HAL_I2C_Init+0x274>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d802      	bhi.n	8006d2c <HAL_I2C_Init+0xd4>
 8006d26:	68bb      	ldr	r3, [r7, #8]
 8006d28:	3301      	adds	r3, #1
 8006d2a:	e009      	b.n	8006d40 <HAL_I2C_Init+0xe8>
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8006d32:	fb02 f303 	mul.w	r3, r2, r3
 8006d36:	4a69      	ldr	r2, [pc, #420]	@ (8006edc <HAL_I2C_Init+0x284>)
 8006d38:	fba2 2303 	umull	r2, r3, r2, r3
 8006d3c:	099b      	lsrs	r3, r3, #6
 8006d3e:	3301      	adds	r3, #1
 8006d40:	687a      	ldr	r2, [r7, #4]
 8006d42:	6812      	ldr	r2, [r2, #0]
 8006d44:	430b      	orrs	r3, r1
 8006d46:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	69db      	ldr	r3, [r3, #28]
 8006d4e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8006d52:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	685b      	ldr	r3, [r3, #4]
 8006d5a:	495c      	ldr	r1, [pc, #368]	@ (8006ecc <HAL_I2C_Init+0x274>)
 8006d5c:	428b      	cmp	r3, r1
 8006d5e:	d819      	bhi.n	8006d94 <HAL_I2C_Init+0x13c>
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	1e59      	subs	r1, r3, #1
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	685b      	ldr	r3, [r3, #4]
 8006d68:	005b      	lsls	r3, r3, #1
 8006d6a:	fbb1 f3f3 	udiv	r3, r1, r3
 8006d6e:	1c59      	adds	r1, r3, #1
 8006d70:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8006d74:	400b      	ands	r3, r1
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d00a      	beq.n	8006d90 <HAL_I2C_Init+0x138>
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	1e59      	subs	r1, r3, #1
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	685b      	ldr	r3, [r3, #4]
 8006d82:	005b      	lsls	r3, r3, #1
 8006d84:	fbb1 f3f3 	udiv	r3, r1, r3
 8006d88:	3301      	adds	r3, #1
 8006d8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d8e:	e051      	b.n	8006e34 <HAL_I2C_Init+0x1dc>
 8006d90:	2304      	movs	r3, #4
 8006d92:	e04f      	b.n	8006e34 <HAL_I2C_Init+0x1dc>
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	689b      	ldr	r3, [r3, #8]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d111      	bne.n	8006dc0 <HAL_I2C_Init+0x168>
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	1e58      	subs	r0, r3, #1
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	6859      	ldr	r1, [r3, #4]
 8006da4:	460b      	mov	r3, r1
 8006da6:	005b      	lsls	r3, r3, #1
 8006da8:	440b      	add	r3, r1
 8006daa:	fbb0 f3f3 	udiv	r3, r0, r3
 8006dae:	3301      	adds	r3, #1
 8006db0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	bf0c      	ite	eq
 8006db8:	2301      	moveq	r3, #1
 8006dba:	2300      	movne	r3, #0
 8006dbc:	b2db      	uxtb	r3, r3
 8006dbe:	e012      	b.n	8006de6 <HAL_I2C_Init+0x18e>
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	1e58      	subs	r0, r3, #1
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6859      	ldr	r1, [r3, #4]
 8006dc8:	460b      	mov	r3, r1
 8006dca:	009b      	lsls	r3, r3, #2
 8006dcc:	440b      	add	r3, r1
 8006dce:	0099      	lsls	r1, r3, #2
 8006dd0:	440b      	add	r3, r1
 8006dd2:	fbb0 f3f3 	udiv	r3, r0, r3
 8006dd6:	3301      	adds	r3, #1
 8006dd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	bf0c      	ite	eq
 8006de0:	2301      	moveq	r3, #1
 8006de2:	2300      	movne	r3, #0
 8006de4:	b2db      	uxtb	r3, r3
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d001      	beq.n	8006dee <HAL_I2C_Init+0x196>
 8006dea:	2301      	movs	r3, #1
 8006dec:	e022      	b.n	8006e34 <HAL_I2C_Init+0x1dc>
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	689b      	ldr	r3, [r3, #8]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d10e      	bne.n	8006e14 <HAL_I2C_Init+0x1bc>
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	1e58      	subs	r0, r3, #1
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6859      	ldr	r1, [r3, #4]
 8006dfe:	460b      	mov	r3, r1
 8006e00:	005b      	lsls	r3, r3, #1
 8006e02:	440b      	add	r3, r1
 8006e04:	fbb0 f3f3 	udiv	r3, r0, r3
 8006e08:	3301      	adds	r3, #1
 8006e0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e12:	e00f      	b.n	8006e34 <HAL_I2C_Init+0x1dc>
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	1e58      	subs	r0, r3, #1
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6859      	ldr	r1, [r3, #4]
 8006e1c:	460b      	mov	r3, r1
 8006e1e:	009b      	lsls	r3, r3, #2
 8006e20:	440b      	add	r3, r1
 8006e22:	0099      	lsls	r1, r3, #2
 8006e24:	440b      	add	r3, r1
 8006e26:	fbb0 f3f3 	udiv	r3, r0, r3
 8006e2a:	3301      	adds	r3, #1
 8006e2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e30:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006e34:	6879      	ldr	r1, [r7, #4]
 8006e36:	6809      	ldr	r1, [r1, #0]
 8006e38:	4313      	orrs	r3, r2
 8006e3a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	69da      	ldr	r2, [r3, #28]
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6a1b      	ldr	r3, [r3, #32]
 8006e4e:	431a      	orrs	r2, r3
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	430a      	orrs	r2, r1
 8006e56:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	689b      	ldr	r3, [r3, #8]
 8006e5e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8006e62:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006e66:	687a      	ldr	r2, [r7, #4]
 8006e68:	6911      	ldr	r1, [r2, #16]
 8006e6a:	687a      	ldr	r2, [r7, #4]
 8006e6c:	68d2      	ldr	r2, [r2, #12]
 8006e6e:	4311      	orrs	r1, r2
 8006e70:	687a      	ldr	r2, [r7, #4]
 8006e72:	6812      	ldr	r2, [r2, #0]
 8006e74:	430b      	orrs	r3, r1
 8006e76:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	68db      	ldr	r3, [r3, #12]
 8006e7e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	695a      	ldr	r2, [r3, #20]
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	699b      	ldr	r3, [r3, #24]
 8006e8a:	431a      	orrs	r2, r3
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	430a      	orrs	r2, r1
 8006e92:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	681a      	ldr	r2, [r3, #0]
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f042 0201 	orr.w	r2, r2, #1
 8006ea2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2220      	movs	r2, #32
 8006eae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2200      	movs	r2, #0
 8006ebc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006ec0:	2300      	movs	r3, #0
}
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	3710      	adds	r7, #16
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bd80      	pop	{r7, pc}
 8006eca:	bf00      	nop
 8006ecc:	000186a0 	.word	0x000186a0
 8006ed0:	001e847f 	.word	0x001e847f
 8006ed4:	003d08ff 	.word	0x003d08ff
 8006ed8:	431bde83 	.word	0x431bde83
 8006edc:	10624dd3 	.word	0x10624dd3

08006ee0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ee0:	b580      	push	{r7, lr}
 8006ee2:	b088      	sub	sp, #32
 8006ee4:	af02      	add	r7, sp, #8
 8006ee6:	60f8      	str	r0, [r7, #12]
 8006ee8:	607a      	str	r2, [r7, #4]
 8006eea:	461a      	mov	r2, r3
 8006eec:	460b      	mov	r3, r1
 8006eee:	817b      	strh	r3, [r7, #10]
 8006ef0:	4613      	mov	r3, r2
 8006ef2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006ef4:	f7fe fd36 	bl	8005964 <HAL_GetTick>
 8006ef8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f00:	b2db      	uxtb	r3, r3
 8006f02:	2b20      	cmp	r3, #32
 8006f04:	f040 80e0 	bne.w	80070c8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006f08:	697b      	ldr	r3, [r7, #20]
 8006f0a:	9300      	str	r3, [sp, #0]
 8006f0c:	2319      	movs	r3, #25
 8006f0e:	2201      	movs	r2, #1
 8006f10:	4970      	ldr	r1, [pc, #448]	@ (80070d4 <HAL_I2C_Master_Transmit+0x1f4>)
 8006f12:	68f8      	ldr	r0, [r7, #12]
 8006f14:	f000 ff7e 	bl	8007e14 <I2C_WaitOnFlagUntilTimeout>
 8006f18:	4603      	mov	r3, r0
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d001      	beq.n	8006f22 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8006f1e:	2302      	movs	r3, #2
 8006f20:	e0d3      	b.n	80070ca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006f28:	2b01      	cmp	r3, #1
 8006f2a:	d101      	bne.n	8006f30 <HAL_I2C_Master_Transmit+0x50>
 8006f2c:	2302      	movs	r3, #2
 8006f2e:	e0cc      	b.n	80070ca <HAL_I2C_Master_Transmit+0x1ea>
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2201      	movs	r2, #1
 8006f34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f003 0301 	and.w	r3, r3, #1
 8006f42:	2b01      	cmp	r3, #1
 8006f44:	d007      	beq.n	8006f56 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	681a      	ldr	r2, [r3, #0]
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f042 0201 	orr.w	r2, r2, #1
 8006f54:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	681a      	ldr	r2, [r3, #0]
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006f64:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	2221      	movs	r2, #33	@ 0x21
 8006f6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	2210      	movs	r2, #16
 8006f72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	2200      	movs	r2, #0
 8006f7a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	687a      	ldr	r2, [r7, #4]
 8006f80:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	893a      	ldrh	r2, [r7, #8]
 8006f86:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f8c:	b29a      	uxth	r2, r3
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	4a50      	ldr	r2, [pc, #320]	@ (80070d8 <HAL_I2C_Master_Transmit+0x1f8>)
 8006f96:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006f98:	8979      	ldrh	r1, [r7, #10]
 8006f9a:	697b      	ldr	r3, [r7, #20]
 8006f9c:	6a3a      	ldr	r2, [r7, #32]
 8006f9e:	68f8      	ldr	r0, [r7, #12]
 8006fa0:	f000 fd38 	bl	8007a14 <I2C_MasterRequestWrite>
 8006fa4:	4603      	mov	r3, r0
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d001      	beq.n	8006fae <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8006faa:	2301      	movs	r3, #1
 8006fac:	e08d      	b.n	80070ca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006fae:	2300      	movs	r3, #0
 8006fb0:	613b      	str	r3, [r7, #16]
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	695b      	ldr	r3, [r3, #20]
 8006fb8:	613b      	str	r3, [r7, #16]
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	699b      	ldr	r3, [r3, #24]
 8006fc0:	613b      	str	r3, [r7, #16]
 8006fc2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8006fc4:	e066      	b.n	8007094 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006fc6:	697a      	ldr	r2, [r7, #20]
 8006fc8:	6a39      	ldr	r1, [r7, #32]
 8006fca:	68f8      	ldr	r0, [r7, #12]
 8006fcc:	f001 f83c 	bl	8008048 <I2C_WaitOnTXEFlagUntilTimeout>
 8006fd0:	4603      	mov	r3, r0
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d00d      	beq.n	8006ff2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fda:	2b04      	cmp	r3, #4
 8006fdc:	d107      	bne.n	8006fee <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	681a      	ldr	r2, [r3, #0]
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006fec:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e06b      	b.n	80070ca <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ff6:	781a      	ldrb	r2, [r3, #0]
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007002:	1c5a      	adds	r2, r3, #1
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800700c:	b29b      	uxth	r3, r3
 800700e:	3b01      	subs	r3, #1
 8007010:	b29a      	uxth	r2, r3
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800701a:	3b01      	subs	r3, #1
 800701c:	b29a      	uxth	r2, r3
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	695b      	ldr	r3, [r3, #20]
 8007028:	f003 0304 	and.w	r3, r3, #4
 800702c:	2b04      	cmp	r3, #4
 800702e:	d11b      	bne.n	8007068 <HAL_I2C_Master_Transmit+0x188>
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007034:	2b00      	cmp	r3, #0
 8007036:	d017      	beq.n	8007068 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800703c:	781a      	ldrb	r2, [r3, #0]
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007048:	1c5a      	adds	r2, r3, #1
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007052:	b29b      	uxth	r3, r3
 8007054:	3b01      	subs	r3, #1
 8007056:	b29a      	uxth	r2, r3
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007060:	3b01      	subs	r3, #1
 8007062:	b29a      	uxth	r2, r3
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007068:	697a      	ldr	r2, [r7, #20]
 800706a:	6a39      	ldr	r1, [r7, #32]
 800706c:	68f8      	ldr	r0, [r7, #12]
 800706e:	f001 f833 	bl	80080d8 <I2C_WaitOnBTFFlagUntilTimeout>
 8007072:	4603      	mov	r3, r0
 8007074:	2b00      	cmp	r3, #0
 8007076:	d00d      	beq.n	8007094 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800707c:	2b04      	cmp	r3, #4
 800707e:	d107      	bne.n	8007090 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	681a      	ldr	r2, [r3, #0]
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800708e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007090:	2301      	movs	r3, #1
 8007092:	e01a      	b.n	80070ca <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007098:	2b00      	cmp	r3, #0
 800709a:	d194      	bne.n	8006fc6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	681a      	ldr	r2, [r3, #0]
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80070aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	2220      	movs	r2, #32
 80070b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	2200      	movs	r2, #0
 80070b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	2200      	movs	r2, #0
 80070c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80070c4:	2300      	movs	r3, #0
 80070c6:	e000      	b.n	80070ca <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80070c8:	2302      	movs	r3, #2
  }
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3718      	adds	r7, #24
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}
 80070d2:	bf00      	nop
 80070d4:	00100002 	.word	0x00100002
 80070d8:	ffff0000 	.word	0xffff0000

080070dc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b088      	sub	sp, #32
 80070e0:	af02      	add	r7, sp, #8
 80070e2:	60f8      	str	r0, [r7, #12]
 80070e4:	4608      	mov	r0, r1
 80070e6:	4611      	mov	r1, r2
 80070e8:	461a      	mov	r2, r3
 80070ea:	4603      	mov	r3, r0
 80070ec:	817b      	strh	r3, [r7, #10]
 80070ee:	460b      	mov	r3, r1
 80070f0:	813b      	strh	r3, [r7, #8]
 80070f2:	4613      	mov	r3, r2
 80070f4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80070f6:	f7fe fc35 	bl	8005964 <HAL_GetTick>
 80070fa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007102:	b2db      	uxtb	r3, r3
 8007104:	2b20      	cmp	r3, #32
 8007106:	f040 80d9 	bne.w	80072bc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800710a:	697b      	ldr	r3, [r7, #20]
 800710c:	9300      	str	r3, [sp, #0]
 800710e:	2319      	movs	r3, #25
 8007110:	2201      	movs	r2, #1
 8007112:	496d      	ldr	r1, [pc, #436]	@ (80072c8 <HAL_I2C_Mem_Write+0x1ec>)
 8007114:	68f8      	ldr	r0, [r7, #12]
 8007116:	f000 fe7d 	bl	8007e14 <I2C_WaitOnFlagUntilTimeout>
 800711a:	4603      	mov	r3, r0
 800711c:	2b00      	cmp	r3, #0
 800711e:	d001      	beq.n	8007124 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007120:	2302      	movs	r3, #2
 8007122:	e0cc      	b.n	80072be <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800712a:	2b01      	cmp	r3, #1
 800712c:	d101      	bne.n	8007132 <HAL_I2C_Mem_Write+0x56>
 800712e:	2302      	movs	r3, #2
 8007130:	e0c5      	b.n	80072be <HAL_I2C_Mem_Write+0x1e2>
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	2201      	movs	r2, #1
 8007136:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f003 0301 	and.w	r3, r3, #1
 8007144:	2b01      	cmp	r3, #1
 8007146:	d007      	beq.n	8007158 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	681a      	ldr	r2, [r3, #0]
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f042 0201 	orr.w	r2, r2, #1
 8007156:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	681a      	ldr	r2, [r3, #0]
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007166:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	2221      	movs	r2, #33	@ 0x21
 800716c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	2240      	movs	r2, #64	@ 0x40
 8007174:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	2200      	movs	r2, #0
 800717c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	6a3a      	ldr	r2, [r7, #32]
 8007182:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007188:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800718e:	b29a      	uxth	r2, r3
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	4a4d      	ldr	r2, [pc, #308]	@ (80072cc <HAL_I2C_Mem_Write+0x1f0>)
 8007198:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800719a:	88f8      	ldrh	r0, [r7, #6]
 800719c:	893a      	ldrh	r2, [r7, #8]
 800719e:	8979      	ldrh	r1, [r7, #10]
 80071a0:	697b      	ldr	r3, [r7, #20]
 80071a2:	9301      	str	r3, [sp, #4]
 80071a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071a6:	9300      	str	r3, [sp, #0]
 80071a8:	4603      	mov	r3, r0
 80071aa:	68f8      	ldr	r0, [r7, #12]
 80071ac:	f000 fcb4 	bl	8007b18 <I2C_RequestMemoryWrite>
 80071b0:	4603      	mov	r3, r0
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d052      	beq.n	800725c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80071b6:	2301      	movs	r3, #1
 80071b8:	e081      	b.n	80072be <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80071ba:	697a      	ldr	r2, [r7, #20]
 80071bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80071be:	68f8      	ldr	r0, [r7, #12]
 80071c0:	f000 ff42 	bl	8008048 <I2C_WaitOnTXEFlagUntilTimeout>
 80071c4:	4603      	mov	r3, r0
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d00d      	beq.n	80071e6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071ce:	2b04      	cmp	r3, #4
 80071d0:	d107      	bne.n	80071e2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	681a      	ldr	r2, [r3, #0]
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80071e0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80071e2:	2301      	movs	r3, #1
 80071e4:	e06b      	b.n	80072be <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071ea:	781a      	ldrb	r2, [r3, #0]
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071f6:	1c5a      	adds	r2, r3, #1
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007200:	3b01      	subs	r3, #1
 8007202:	b29a      	uxth	r2, r3
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800720c:	b29b      	uxth	r3, r3
 800720e:	3b01      	subs	r3, #1
 8007210:	b29a      	uxth	r2, r3
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	695b      	ldr	r3, [r3, #20]
 800721c:	f003 0304 	and.w	r3, r3, #4
 8007220:	2b04      	cmp	r3, #4
 8007222:	d11b      	bne.n	800725c <HAL_I2C_Mem_Write+0x180>
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007228:	2b00      	cmp	r3, #0
 800722a:	d017      	beq.n	800725c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007230:	781a      	ldrb	r2, [r3, #0]
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800723c:	1c5a      	adds	r2, r3, #1
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007246:	3b01      	subs	r3, #1
 8007248:	b29a      	uxth	r2, r3
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007252:	b29b      	uxth	r3, r3
 8007254:	3b01      	subs	r3, #1
 8007256:	b29a      	uxth	r2, r3
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007260:	2b00      	cmp	r3, #0
 8007262:	d1aa      	bne.n	80071ba <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007264:	697a      	ldr	r2, [r7, #20]
 8007266:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007268:	68f8      	ldr	r0, [r7, #12]
 800726a:	f000 ff35 	bl	80080d8 <I2C_WaitOnBTFFlagUntilTimeout>
 800726e:	4603      	mov	r3, r0
 8007270:	2b00      	cmp	r3, #0
 8007272:	d00d      	beq.n	8007290 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007278:	2b04      	cmp	r3, #4
 800727a:	d107      	bne.n	800728c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	681a      	ldr	r2, [r3, #0]
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800728a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800728c:	2301      	movs	r3, #1
 800728e:	e016      	b.n	80072be <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	681a      	ldr	r2, [r3, #0]
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800729e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	2220      	movs	r2, #32
 80072a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	2200      	movs	r2, #0
 80072ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	2200      	movs	r2, #0
 80072b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80072b8:	2300      	movs	r3, #0
 80072ba:	e000      	b.n	80072be <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80072bc:	2302      	movs	r3, #2
  }
}
 80072be:	4618      	mov	r0, r3
 80072c0:	3718      	adds	r7, #24
 80072c2:	46bd      	mov	sp, r7
 80072c4:	bd80      	pop	{r7, pc}
 80072c6:	bf00      	nop
 80072c8:	00100002 	.word	0x00100002
 80072cc:	ffff0000 	.word	0xffff0000

080072d0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b08c      	sub	sp, #48	@ 0x30
 80072d4:	af02      	add	r7, sp, #8
 80072d6:	60f8      	str	r0, [r7, #12]
 80072d8:	4608      	mov	r0, r1
 80072da:	4611      	mov	r1, r2
 80072dc:	461a      	mov	r2, r3
 80072de:	4603      	mov	r3, r0
 80072e0:	817b      	strh	r3, [r7, #10]
 80072e2:	460b      	mov	r3, r1
 80072e4:	813b      	strh	r3, [r7, #8]
 80072e6:	4613      	mov	r3, r2
 80072e8:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80072ea:	2300      	movs	r3, #0
 80072ec:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80072ee:	f7fe fb39 	bl	8005964 <HAL_GetTick>
 80072f2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80072fa:	b2db      	uxtb	r3, r3
 80072fc:	2b20      	cmp	r3, #32
 80072fe:	f040 8250 	bne.w	80077a2 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007304:	9300      	str	r3, [sp, #0]
 8007306:	2319      	movs	r3, #25
 8007308:	2201      	movs	r2, #1
 800730a:	4982      	ldr	r1, [pc, #520]	@ (8007514 <HAL_I2C_Mem_Read+0x244>)
 800730c:	68f8      	ldr	r0, [r7, #12]
 800730e:	f000 fd81 	bl	8007e14 <I2C_WaitOnFlagUntilTimeout>
 8007312:	4603      	mov	r3, r0
 8007314:	2b00      	cmp	r3, #0
 8007316:	d001      	beq.n	800731c <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8007318:	2302      	movs	r3, #2
 800731a:	e243      	b.n	80077a4 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007322:	2b01      	cmp	r3, #1
 8007324:	d101      	bne.n	800732a <HAL_I2C_Mem_Read+0x5a>
 8007326:	2302      	movs	r3, #2
 8007328:	e23c      	b.n	80077a4 <HAL_I2C_Mem_Read+0x4d4>
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	2201      	movs	r2, #1
 800732e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f003 0301 	and.w	r3, r3, #1
 800733c:	2b01      	cmp	r3, #1
 800733e:	d007      	beq.n	8007350 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	681a      	ldr	r2, [r3, #0]
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f042 0201 	orr.w	r2, r2, #1
 800734e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	681a      	ldr	r2, [r3, #0]
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800735e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	2222      	movs	r2, #34	@ 0x22
 8007364:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	2240      	movs	r2, #64	@ 0x40
 800736c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	2200      	movs	r2, #0
 8007374:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800737a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8007380:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007386:	b29a      	uxth	r2, r3
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	4a62      	ldr	r2, [pc, #392]	@ (8007518 <HAL_I2C_Mem_Read+0x248>)
 8007390:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007392:	88f8      	ldrh	r0, [r7, #6]
 8007394:	893a      	ldrh	r2, [r7, #8]
 8007396:	8979      	ldrh	r1, [r7, #10]
 8007398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800739a:	9301      	str	r3, [sp, #4]
 800739c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800739e:	9300      	str	r3, [sp, #0]
 80073a0:	4603      	mov	r3, r0
 80073a2:	68f8      	ldr	r0, [r7, #12]
 80073a4:	f000 fc4e 	bl	8007c44 <I2C_RequestMemoryRead>
 80073a8:	4603      	mov	r3, r0
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d001      	beq.n	80073b2 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80073ae:	2301      	movs	r3, #1
 80073b0:	e1f8      	b.n	80077a4 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d113      	bne.n	80073e2 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80073ba:	2300      	movs	r3, #0
 80073bc:	61fb      	str	r3, [r7, #28]
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	695b      	ldr	r3, [r3, #20]
 80073c4:	61fb      	str	r3, [r7, #28]
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	699b      	ldr	r3, [r3, #24]
 80073cc:	61fb      	str	r3, [r7, #28]
 80073ce:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	681a      	ldr	r2, [r3, #0]
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80073de:	601a      	str	r2, [r3, #0]
 80073e0:	e1cc      	b.n	800777c <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80073e6:	2b01      	cmp	r3, #1
 80073e8:	d11e      	bne.n	8007428 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	681a      	ldr	r2, [r3, #0]
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80073f8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80073fa:	b672      	cpsid	i
}
 80073fc:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80073fe:	2300      	movs	r3, #0
 8007400:	61bb      	str	r3, [r7, #24]
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	695b      	ldr	r3, [r3, #20]
 8007408:	61bb      	str	r3, [r7, #24]
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	699b      	ldr	r3, [r3, #24]
 8007410:	61bb      	str	r3, [r7, #24]
 8007412:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	681a      	ldr	r2, [r3, #0]
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007422:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8007424:	b662      	cpsie	i
}
 8007426:	e035      	b.n	8007494 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800742c:	2b02      	cmp	r3, #2
 800742e:	d11e      	bne.n	800746e <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	681a      	ldr	r2, [r3, #0]
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800743e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007440:	b672      	cpsid	i
}
 8007442:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007444:	2300      	movs	r3, #0
 8007446:	617b      	str	r3, [r7, #20]
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	695b      	ldr	r3, [r3, #20]
 800744e:	617b      	str	r3, [r7, #20]
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	699b      	ldr	r3, [r3, #24]
 8007456:	617b      	str	r3, [r7, #20]
 8007458:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	681a      	ldr	r2, [r3, #0]
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007468:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800746a:	b662      	cpsie	i
}
 800746c:	e012      	b.n	8007494 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	681a      	ldr	r2, [r3, #0]
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800747c:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800747e:	2300      	movs	r3, #0
 8007480:	613b      	str	r3, [r7, #16]
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	695b      	ldr	r3, [r3, #20]
 8007488:	613b      	str	r3, [r7, #16]
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	699b      	ldr	r3, [r3, #24]
 8007490:	613b      	str	r3, [r7, #16]
 8007492:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8007494:	e172      	b.n	800777c <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800749a:	2b03      	cmp	r3, #3
 800749c:	f200 811f 	bhi.w	80076de <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80074a4:	2b01      	cmp	r3, #1
 80074a6:	d123      	bne.n	80074f0 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80074a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074aa:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80074ac:	68f8      	ldr	r0, [r7, #12]
 80074ae:	f000 fe5b 	bl	8008168 <I2C_WaitOnRXNEFlagUntilTimeout>
 80074b2:	4603      	mov	r3, r0
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d001      	beq.n	80074bc <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80074b8:	2301      	movs	r3, #1
 80074ba:	e173      	b.n	80077a4 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	691a      	ldr	r2, [r3, #16]
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074c6:	b2d2      	uxtb	r2, r2
 80074c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074ce:	1c5a      	adds	r2, r3, #1
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80074d8:	3b01      	subs	r3, #1
 80074da:	b29a      	uxth	r2, r3
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074e4:	b29b      	uxth	r3, r3
 80074e6:	3b01      	subs	r3, #1
 80074e8:	b29a      	uxth	r2, r3
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80074ee:	e145      	b.n	800777c <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80074f4:	2b02      	cmp	r3, #2
 80074f6:	d152      	bne.n	800759e <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80074f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074fa:	9300      	str	r3, [sp, #0]
 80074fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074fe:	2200      	movs	r2, #0
 8007500:	4906      	ldr	r1, [pc, #24]	@ (800751c <HAL_I2C_Mem_Read+0x24c>)
 8007502:	68f8      	ldr	r0, [r7, #12]
 8007504:	f000 fc86 	bl	8007e14 <I2C_WaitOnFlagUntilTimeout>
 8007508:	4603      	mov	r3, r0
 800750a:	2b00      	cmp	r3, #0
 800750c:	d008      	beq.n	8007520 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800750e:	2301      	movs	r3, #1
 8007510:	e148      	b.n	80077a4 <HAL_I2C_Mem_Read+0x4d4>
 8007512:	bf00      	nop
 8007514:	00100002 	.word	0x00100002
 8007518:	ffff0000 	.word	0xffff0000
 800751c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8007520:	b672      	cpsid	i
}
 8007522:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	681a      	ldr	r2, [r3, #0]
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007532:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	691a      	ldr	r2, [r3, #16]
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800753e:	b2d2      	uxtb	r2, r2
 8007540:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007546:	1c5a      	adds	r2, r3, #1
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007550:	3b01      	subs	r3, #1
 8007552:	b29a      	uxth	r2, r3
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800755c:	b29b      	uxth	r3, r3
 800755e:	3b01      	subs	r3, #1
 8007560:	b29a      	uxth	r2, r3
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8007566:	b662      	cpsie	i
}
 8007568:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	691a      	ldr	r2, [r3, #16]
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007574:	b2d2      	uxtb	r2, r2
 8007576:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800757c:	1c5a      	adds	r2, r3, #1
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007586:	3b01      	subs	r3, #1
 8007588:	b29a      	uxth	r2, r3
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007592:	b29b      	uxth	r3, r3
 8007594:	3b01      	subs	r3, #1
 8007596:	b29a      	uxth	r2, r3
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800759c:	e0ee      	b.n	800777c <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800759e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075a0:	9300      	str	r3, [sp, #0]
 80075a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075a4:	2200      	movs	r2, #0
 80075a6:	4981      	ldr	r1, [pc, #516]	@ (80077ac <HAL_I2C_Mem_Read+0x4dc>)
 80075a8:	68f8      	ldr	r0, [r7, #12]
 80075aa:	f000 fc33 	bl	8007e14 <I2C_WaitOnFlagUntilTimeout>
 80075ae:	4603      	mov	r3, r0
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d001      	beq.n	80075b8 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80075b4:	2301      	movs	r3, #1
 80075b6:	e0f5      	b.n	80077a4 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	681a      	ldr	r2, [r3, #0]
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80075c6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80075c8:	b672      	cpsid	i
}
 80075ca:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	691a      	ldr	r2, [r3, #16]
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075d6:	b2d2      	uxtb	r2, r2
 80075d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075de:	1c5a      	adds	r2, r3, #1
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075e8:	3b01      	subs	r3, #1
 80075ea:	b29a      	uxth	r2, r3
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075f4:	b29b      	uxth	r3, r3
 80075f6:	3b01      	subs	r3, #1
 80075f8:	b29a      	uxth	r2, r3
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80075fe:	4b6c      	ldr	r3, [pc, #432]	@ (80077b0 <HAL_I2C_Mem_Read+0x4e0>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	08db      	lsrs	r3, r3, #3
 8007604:	4a6b      	ldr	r2, [pc, #428]	@ (80077b4 <HAL_I2C_Mem_Read+0x4e4>)
 8007606:	fba2 2303 	umull	r2, r3, r2, r3
 800760a:	0a1a      	lsrs	r2, r3, #8
 800760c:	4613      	mov	r3, r2
 800760e:	009b      	lsls	r3, r3, #2
 8007610:	4413      	add	r3, r2
 8007612:	00da      	lsls	r2, r3, #3
 8007614:	1ad3      	subs	r3, r2, r3
 8007616:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8007618:	6a3b      	ldr	r3, [r7, #32]
 800761a:	3b01      	subs	r3, #1
 800761c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800761e:	6a3b      	ldr	r3, [r7, #32]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d118      	bne.n	8007656 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	2200      	movs	r2, #0
 8007628:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	2220      	movs	r2, #32
 800762e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	2200      	movs	r2, #0
 8007636:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800763e:	f043 0220 	orr.w	r2, r3, #32
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8007646:	b662      	cpsie	i
}
 8007648:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	2200      	movs	r2, #0
 800764e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8007652:	2301      	movs	r3, #1
 8007654:	e0a6      	b.n	80077a4 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	695b      	ldr	r3, [r3, #20]
 800765c:	f003 0304 	and.w	r3, r3, #4
 8007660:	2b04      	cmp	r3, #4
 8007662:	d1d9      	bne.n	8007618 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	681a      	ldr	r2, [r3, #0]
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007672:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	691a      	ldr	r2, [r3, #16]
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800767e:	b2d2      	uxtb	r2, r2
 8007680:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007686:	1c5a      	adds	r2, r3, #1
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007690:	3b01      	subs	r3, #1
 8007692:	b29a      	uxth	r2, r3
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800769c:	b29b      	uxth	r3, r3
 800769e:	3b01      	subs	r3, #1
 80076a0:	b29a      	uxth	r2, r3
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80076a6:	b662      	cpsie	i
}
 80076a8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	691a      	ldr	r2, [r3, #16]
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076b4:	b2d2      	uxtb	r2, r2
 80076b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076bc:	1c5a      	adds	r2, r3, #1
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80076c6:	3b01      	subs	r3, #1
 80076c8:	b29a      	uxth	r2, r3
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076d2:	b29b      	uxth	r3, r3
 80076d4:	3b01      	subs	r3, #1
 80076d6:	b29a      	uxth	r2, r3
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80076dc:	e04e      	b.n	800777c <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80076de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076e0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80076e2:	68f8      	ldr	r0, [r7, #12]
 80076e4:	f000 fd40 	bl	8008168 <I2C_WaitOnRXNEFlagUntilTimeout>
 80076e8:	4603      	mov	r3, r0
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d001      	beq.n	80076f2 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80076ee:	2301      	movs	r3, #1
 80076f0:	e058      	b.n	80077a4 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	691a      	ldr	r2, [r3, #16]
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076fc:	b2d2      	uxtb	r2, r2
 80076fe:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007704:	1c5a      	adds	r2, r3, #1
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800770e:	3b01      	subs	r3, #1
 8007710:	b29a      	uxth	r2, r3
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800771a:	b29b      	uxth	r3, r3
 800771c:	3b01      	subs	r3, #1
 800771e:	b29a      	uxth	r2, r3
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	695b      	ldr	r3, [r3, #20]
 800772a:	f003 0304 	and.w	r3, r3, #4
 800772e:	2b04      	cmp	r3, #4
 8007730:	d124      	bne.n	800777c <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007736:	2b03      	cmp	r3, #3
 8007738:	d107      	bne.n	800774a <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	681a      	ldr	r2, [r3, #0]
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007748:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	691a      	ldr	r2, [r3, #16]
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007754:	b2d2      	uxtb	r2, r2
 8007756:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800775c:	1c5a      	adds	r2, r3, #1
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007766:	3b01      	subs	r3, #1
 8007768:	b29a      	uxth	r2, r3
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007772:	b29b      	uxth	r3, r3
 8007774:	3b01      	subs	r3, #1
 8007776:	b29a      	uxth	r2, r3
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007780:	2b00      	cmp	r3, #0
 8007782:	f47f ae88 	bne.w	8007496 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	2220      	movs	r2, #32
 800778a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	2200      	movs	r2, #0
 8007792:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	2200      	movs	r2, #0
 800779a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800779e:	2300      	movs	r3, #0
 80077a0:	e000      	b.n	80077a4 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 80077a2:	2302      	movs	r3, #2
  }
}
 80077a4:	4618      	mov	r0, r3
 80077a6:	3728      	adds	r7, #40	@ 0x28
 80077a8:	46bd      	mov	sp, r7
 80077aa:	bd80      	pop	{r7, pc}
 80077ac:	00010004 	.word	0x00010004
 80077b0:	2000002c 	.word	0x2000002c
 80077b4:	14f8b589 	.word	0x14f8b589

080077b8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b08a      	sub	sp, #40	@ 0x28
 80077bc:	af02      	add	r7, sp, #8
 80077be:	60f8      	str	r0, [r7, #12]
 80077c0:	607a      	str	r2, [r7, #4]
 80077c2:	603b      	str	r3, [r7, #0]
 80077c4:	460b      	mov	r3, r1
 80077c6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80077c8:	f7fe f8cc 	bl	8005964 <HAL_GetTick>
 80077cc:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80077ce:	2300      	movs	r3, #0
 80077d0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80077d8:	b2db      	uxtb	r3, r3
 80077da:	2b20      	cmp	r3, #32
 80077dc:	f040 8111 	bne.w	8007a02 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80077e0:	69fb      	ldr	r3, [r7, #28]
 80077e2:	9300      	str	r3, [sp, #0]
 80077e4:	2319      	movs	r3, #25
 80077e6:	2201      	movs	r2, #1
 80077e8:	4988      	ldr	r1, [pc, #544]	@ (8007a0c <HAL_I2C_IsDeviceReady+0x254>)
 80077ea:	68f8      	ldr	r0, [r7, #12]
 80077ec:	f000 fb12 	bl	8007e14 <I2C_WaitOnFlagUntilTimeout>
 80077f0:	4603      	mov	r3, r0
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d001      	beq.n	80077fa <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80077f6:	2302      	movs	r3, #2
 80077f8:	e104      	b.n	8007a04 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007800:	2b01      	cmp	r3, #1
 8007802:	d101      	bne.n	8007808 <HAL_I2C_IsDeviceReady+0x50>
 8007804:	2302      	movs	r3, #2
 8007806:	e0fd      	b.n	8007a04 <HAL_I2C_IsDeviceReady+0x24c>
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	2201      	movs	r2, #1
 800780c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f003 0301 	and.w	r3, r3, #1
 800781a:	2b01      	cmp	r3, #1
 800781c:	d007      	beq.n	800782e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	681a      	ldr	r2, [r3, #0]
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f042 0201 	orr.w	r2, r2, #1
 800782c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	681a      	ldr	r2, [r3, #0]
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800783c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	2224      	movs	r2, #36	@ 0x24
 8007842:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	2200      	movs	r2, #0
 800784a:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	4a70      	ldr	r2, [pc, #448]	@ (8007a10 <HAL_I2C_IsDeviceReady+0x258>)
 8007850:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	681a      	ldr	r2, [r3, #0]
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007860:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8007862:	69fb      	ldr	r3, [r7, #28]
 8007864:	9300      	str	r3, [sp, #0]
 8007866:	683b      	ldr	r3, [r7, #0]
 8007868:	2200      	movs	r2, #0
 800786a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800786e:	68f8      	ldr	r0, [r7, #12]
 8007870:	f000 fad0 	bl	8007e14 <I2C_WaitOnFlagUntilTimeout>
 8007874:	4603      	mov	r3, r0
 8007876:	2b00      	cmp	r3, #0
 8007878:	d00d      	beq.n	8007896 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007884:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007888:	d103      	bne.n	8007892 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007890:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8007892:	2303      	movs	r3, #3
 8007894:	e0b6      	b.n	8007a04 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007896:	897b      	ldrh	r3, [r7, #10]
 8007898:	b2db      	uxtb	r3, r3
 800789a:	461a      	mov	r2, r3
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80078a4:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80078a6:	f7fe f85d 	bl	8005964 <HAL_GetTick>
 80078aa:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	695b      	ldr	r3, [r3, #20]
 80078b2:	f003 0302 	and.w	r3, r3, #2
 80078b6:	2b02      	cmp	r3, #2
 80078b8:	bf0c      	ite	eq
 80078ba:	2301      	moveq	r3, #1
 80078bc:	2300      	movne	r3, #0
 80078be:	b2db      	uxtb	r3, r3
 80078c0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	695b      	ldr	r3, [r3, #20]
 80078c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078d0:	bf0c      	ite	eq
 80078d2:	2301      	moveq	r3, #1
 80078d4:	2300      	movne	r3, #0
 80078d6:	b2db      	uxtb	r3, r3
 80078d8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80078da:	e025      	b.n	8007928 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80078dc:	f7fe f842 	bl	8005964 <HAL_GetTick>
 80078e0:	4602      	mov	r2, r0
 80078e2:	69fb      	ldr	r3, [r7, #28]
 80078e4:	1ad3      	subs	r3, r2, r3
 80078e6:	683a      	ldr	r2, [r7, #0]
 80078e8:	429a      	cmp	r2, r3
 80078ea:	d302      	bcc.n	80078f2 <HAL_I2C_IsDeviceReady+0x13a>
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d103      	bne.n	80078fa <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	22a0      	movs	r2, #160	@ 0xa0
 80078f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	695b      	ldr	r3, [r3, #20]
 8007900:	f003 0302 	and.w	r3, r3, #2
 8007904:	2b02      	cmp	r3, #2
 8007906:	bf0c      	ite	eq
 8007908:	2301      	moveq	r3, #1
 800790a:	2300      	movne	r3, #0
 800790c:	b2db      	uxtb	r3, r3
 800790e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	695b      	ldr	r3, [r3, #20]
 8007916:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800791a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800791e:	bf0c      	ite	eq
 8007920:	2301      	moveq	r3, #1
 8007922:	2300      	movne	r3, #0
 8007924:	b2db      	uxtb	r3, r3
 8007926:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800792e:	b2db      	uxtb	r3, r3
 8007930:	2ba0      	cmp	r3, #160	@ 0xa0
 8007932:	d005      	beq.n	8007940 <HAL_I2C_IsDeviceReady+0x188>
 8007934:	7dfb      	ldrb	r3, [r7, #23]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d102      	bne.n	8007940 <HAL_I2C_IsDeviceReady+0x188>
 800793a:	7dbb      	ldrb	r3, [r7, #22]
 800793c:	2b00      	cmp	r3, #0
 800793e:	d0cd      	beq.n	80078dc <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	2220      	movs	r2, #32
 8007944:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	695b      	ldr	r3, [r3, #20]
 800794e:	f003 0302 	and.w	r3, r3, #2
 8007952:	2b02      	cmp	r3, #2
 8007954:	d129      	bne.n	80079aa <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	681a      	ldr	r2, [r3, #0]
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007964:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007966:	2300      	movs	r3, #0
 8007968:	613b      	str	r3, [r7, #16]
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	695b      	ldr	r3, [r3, #20]
 8007970:	613b      	str	r3, [r7, #16]
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	699b      	ldr	r3, [r3, #24]
 8007978:	613b      	str	r3, [r7, #16]
 800797a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800797c:	69fb      	ldr	r3, [r7, #28]
 800797e:	9300      	str	r3, [sp, #0]
 8007980:	2319      	movs	r3, #25
 8007982:	2201      	movs	r2, #1
 8007984:	4921      	ldr	r1, [pc, #132]	@ (8007a0c <HAL_I2C_IsDeviceReady+0x254>)
 8007986:	68f8      	ldr	r0, [r7, #12]
 8007988:	f000 fa44 	bl	8007e14 <I2C_WaitOnFlagUntilTimeout>
 800798c:	4603      	mov	r3, r0
 800798e:	2b00      	cmp	r3, #0
 8007990:	d001      	beq.n	8007996 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8007992:	2301      	movs	r3, #1
 8007994:	e036      	b.n	8007a04 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	2220      	movs	r2, #32
 800799a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	2200      	movs	r2, #0
 80079a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80079a6:	2300      	movs	r3, #0
 80079a8:	e02c      	b.n	8007a04 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	681a      	ldr	r2, [r3, #0]
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80079b8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80079c2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80079c4:	69fb      	ldr	r3, [r7, #28]
 80079c6:	9300      	str	r3, [sp, #0]
 80079c8:	2319      	movs	r3, #25
 80079ca:	2201      	movs	r2, #1
 80079cc:	490f      	ldr	r1, [pc, #60]	@ (8007a0c <HAL_I2C_IsDeviceReady+0x254>)
 80079ce:	68f8      	ldr	r0, [r7, #12]
 80079d0:	f000 fa20 	bl	8007e14 <I2C_WaitOnFlagUntilTimeout>
 80079d4:	4603      	mov	r3, r0
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d001      	beq.n	80079de <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80079da:	2301      	movs	r3, #1
 80079dc:	e012      	b.n	8007a04 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80079de:	69bb      	ldr	r3, [r7, #24]
 80079e0:	3301      	adds	r3, #1
 80079e2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80079e4:	69ba      	ldr	r2, [r7, #24]
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	429a      	cmp	r2, r3
 80079ea:	f4ff af32 	bcc.w	8007852 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	2220      	movs	r2, #32
 80079f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	2200      	movs	r2, #0
 80079fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80079fe:	2301      	movs	r3, #1
 8007a00:	e000      	b.n	8007a04 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8007a02:	2302      	movs	r3, #2
  }
}
 8007a04:	4618      	mov	r0, r3
 8007a06:	3720      	adds	r7, #32
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	bd80      	pop	{r7, pc}
 8007a0c:	00100002 	.word	0x00100002
 8007a10:	ffff0000 	.word	0xffff0000

08007a14 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007a14:	b580      	push	{r7, lr}
 8007a16:	b088      	sub	sp, #32
 8007a18:	af02      	add	r7, sp, #8
 8007a1a:	60f8      	str	r0, [r7, #12]
 8007a1c:	607a      	str	r2, [r7, #4]
 8007a1e:	603b      	str	r3, [r7, #0]
 8007a20:	460b      	mov	r3, r1
 8007a22:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a28:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007a2a:	697b      	ldr	r3, [r7, #20]
 8007a2c:	2b08      	cmp	r3, #8
 8007a2e:	d006      	beq.n	8007a3e <I2C_MasterRequestWrite+0x2a>
 8007a30:	697b      	ldr	r3, [r7, #20]
 8007a32:	2b01      	cmp	r3, #1
 8007a34:	d003      	beq.n	8007a3e <I2C_MasterRequestWrite+0x2a>
 8007a36:	697b      	ldr	r3, [r7, #20]
 8007a38:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007a3c:	d108      	bne.n	8007a50 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	681a      	ldr	r2, [r3, #0]
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007a4c:	601a      	str	r2, [r3, #0]
 8007a4e:	e00b      	b.n	8007a68 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a54:	2b12      	cmp	r3, #18
 8007a56:	d107      	bne.n	8007a68 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	681a      	ldr	r2, [r3, #0]
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007a66:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	9300      	str	r3, [sp, #0]
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2200      	movs	r2, #0
 8007a70:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007a74:	68f8      	ldr	r0, [r7, #12]
 8007a76:	f000 f9cd 	bl	8007e14 <I2C_WaitOnFlagUntilTimeout>
 8007a7a:	4603      	mov	r3, r0
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d00d      	beq.n	8007a9c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a8e:	d103      	bne.n	8007a98 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007a96:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007a98:	2303      	movs	r3, #3
 8007a9a:	e035      	b.n	8007b08 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	691b      	ldr	r3, [r3, #16]
 8007aa0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007aa4:	d108      	bne.n	8007ab8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007aa6:	897b      	ldrh	r3, [r7, #10]
 8007aa8:	b2db      	uxtb	r3, r3
 8007aaa:	461a      	mov	r2, r3
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007ab4:	611a      	str	r2, [r3, #16]
 8007ab6:	e01b      	b.n	8007af0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007ab8:	897b      	ldrh	r3, [r7, #10]
 8007aba:	11db      	asrs	r3, r3, #7
 8007abc:	b2db      	uxtb	r3, r3
 8007abe:	f003 0306 	and.w	r3, r3, #6
 8007ac2:	b2db      	uxtb	r3, r3
 8007ac4:	f063 030f 	orn	r3, r3, #15
 8007ac8:	b2da      	uxtb	r2, r3
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	687a      	ldr	r2, [r7, #4]
 8007ad4:	490e      	ldr	r1, [pc, #56]	@ (8007b10 <I2C_MasterRequestWrite+0xfc>)
 8007ad6:	68f8      	ldr	r0, [r7, #12]
 8007ad8:	f000 fa16 	bl	8007f08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007adc:	4603      	mov	r3, r0
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d001      	beq.n	8007ae6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	e010      	b.n	8007b08 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007ae6:	897b      	ldrh	r3, [r7, #10]
 8007ae8:	b2da      	uxtb	r2, r3
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	687a      	ldr	r2, [r7, #4]
 8007af4:	4907      	ldr	r1, [pc, #28]	@ (8007b14 <I2C_MasterRequestWrite+0x100>)
 8007af6:	68f8      	ldr	r0, [r7, #12]
 8007af8:	f000 fa06 	bl	8007f08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007afc:	4603      	mov	r3, r0
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d001      	beq.n	8007b06 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8007b02:	2301      	movs	r3, #1
 8007b04:	e000      	b.n	8007b08 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8007b06:	2300      	movs	r3, #0
}
 8007b08:	4618      	mov	r0, r3
 8007b0a:	3718      	adds	r7, #24
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	bd80      	pop	{r7, pc}
 8007b10:	00010008 	.word	0x00010008
 8007b14:	00010002 	.word	0x00010002

08007b18 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b088      	sub	sp, #32
 8007b1c:	af02      	add	r7, sp, #8
 8007b1e:	60f8      	str	r0, [r7, #12]
 8007b20:	4608      	mov	r0, r1
 8007b22:	4611      	mov	r1, r2
 8007b24:	461a      	mov	r2, r3
 8007b26:	4603      	mov	r3, r0
 8007b28:	817b      	strh	r3, [r7, #10]
 8007b2a:	460b      	mov	r3, r1
 8007b2c:	813b      	strh	r3, [r7, #8]
 8007b2e:	4613      	mov	r3, r2
 8007b30:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	681a      	ldr	r2, [r3, #0]
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007b40:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b44:	9300      	str	r3, [sp, #0]
 8007b46:	6a3b      	ldr	r3, [r7, #32]
 8007b48:	2200      	movs	r2, #0
 8007b4a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007b4e:	68f8      	ldr	r0, [r7, #12]
 8007b50:	f000 f960 	bl	8007e14 <I2C_WaitOnFlagUntilTimeout>
 8007b54:	4603      	mov	r3, r0
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d00d      	beq.n	8007b76 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b68:	d103      	bne.n	8007b72 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007b70:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007b72:	2303      	movs	r3, #3
 8007b74:	e05f      	b.n	8007c36 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007b76:	897b      	ldrh	r3, [r7, #10]
 8007b78:	b2db      	uxtb	r3, r3
 8007b7a:	461a      	mov	r2, r3
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007b84:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b88:	6a3a      	ldr	r2, [r7, #32]
 8007b8a:	492d      	ldr	r1, [pc, #180]	@ (8007c40 <I2C_RequestMemoryWrite+0x128>)
 8007b8c:	68f8      	ldr	r0, [r7, #12]
 8007b8e:	f000 f9bb 	bl	8007f08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007b92:	4603      	mov	r3, r0
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d001      	beq.n	8007b9c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007b98:	2301      	movs	r3, #1
 8007b9a:	e04c      	b.n	8007c36 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	617b      	str	r3, [r7, #20]
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	695b      	ldr	r3, [r3, #20]
 8007ba6:	617b      	str	r3, [r7, #20]
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	699b      	ldr	r3, [r3, #24]
 8007bae:	617b      	str	r3, [r7, #20]
 8007bb0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007bb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007bb4:	6a39      	ldr	r1, [r7, #32]
 8007bb6:	68f8      	ldr	r0, [r7, #12]
 8007bb8:	f000 fa46 	bl	8008048 <I2C_WaitOnTXEFlagUntilTimeout>
 8007bbc:	4603      	mov	r3, r0
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d00d      	beq.n	8007bde <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bc6:	2b04      	cmp	r3, #4
 8007bc8:	d107      	bne.n	8007bda <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	681a      	ldr	r2, [r3, #0]
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007bd8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007bda:	2301      	movs	r3, #1
 8007bdc:	e02b      	b.n	8007c36 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007bde:	88fb      	ldrh	r3, [r7, #6]
 8007be0:	2b01      	cmp	r3, #1
 8007be2:	d105      	bne.n	8007bf0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007be4:	893b      	ldrh	r3, [r7, #8]
 8007be6:	b2da      	uxtb	r2, r3
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	611a      	str	r2, [r3, #16]
 8007bee:	e021      	b.n	8007c34 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007bf0:	893b      	ldrh	r3, [r7, #8]
 8007bf2:	0a1b      	lsrs	r3, r3, #8
 8007bf4:	b29b      	uxth	r3, r3
 8007bf6:	b2da      	uxtb	r2, r3
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007bfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c00:	6a39      	ldr	r1, [r7, #32]
 8007c02:	68f8      	ldr	r0, [r7, #12]
 8007c04:	f000 fa20 	bl	8008048 <I2C_WaitOnTXEFlagUntilTimeout>
 8007c08:	4603      	mov	r3, r0
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d00d      	beq.n	8007c2a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c12:	2b04      	cmp	r3, #4
 8007c14:	d107      	bne.n	8007c26 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	681a      	ldr	r2, [r3, #0]
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007c24:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007c26:	2301      	movs	r3, #1
 8007c28:	e005      	b.n	8007c36 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007c2a:	893b      	ldrh	r3, [r7, #8]
 8007c2c:	b2da      	uxtb	r2, r3
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007c34:	2300      	movs	r3, #0
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	3718      	adds	r7, #24
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bd80      	pop	{r7, pc}
 8007c3e:	bf00      	nop
 8007c40:	00010002 	.word	0x00010002

08007c44 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	b088      	sub	sp, #32
 8007c48:	af02      	add	r7, sp, #8
 8007c4a:	60f8      	str	r0, [r7, #12]
 8007c4c:	4608      	mov	r0, r1
 8007c4e:	4611      	mov	r1, r2
 8007c50:	461a      	mov	r2, r3
 8007c52:	4603      	mov	r3, r0
 8007c54:	817b      	strh	r3, [r7, #10]
 8007c56:	460b      	mov	r3, r1
 8007c58:	813b      	strh	r3, [r7, #8]
 8007c5a:	4613      	mov	r3, r2
 8007c5c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	681a      	ldr	r2, [r3, #0]
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007c6c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	681a      	ldr	r2, [r3, #0]
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007c7c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c80:	9300      	str	r3, [sp, #0]
 8007c82:	6a3b      	ldr	r3, [r7, #32]
 8007c84:	2200      	movs	r2, #0
 8007c86:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007c8a:	68f8      	ldr	r0, [r7, #12]
 8007c8c:	f000 f8c2 	bl	8007e14 <I2C_WaitOnFlagUntilTimeout>
 8007c90:	4603      	mov	r3, r0
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d00d      	beq.n	8007cb2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ca0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007ca4:	d103      	bne.n	8007cae <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007cac:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007cae:	2303      	movs	r3, #3
 8007cb0:	e0aa      	b.n	8007e08 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007cb2:	897b      	ldrh	r3, [r7, #10]
 8007cb4:	b2db      	uxtb	r3, r3
 8007cb6:	461a      	mov	r2, r3
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007cc0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cc4:	6a3a      	ldr	r2, [r7, #32]
 8007cc6:	4952      	ldr	r1, [pc, #328]	@ (8007e10 <I2C_RequestMemoryRead+0x1cc>)
 8007cc8:	68f8      	ldr	r0, [r7, #12]
 8007cca:	f000 f91d 	bl	8007f08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007cce:	4603      	mov	r3, r0
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d001      	beq.n	8007cd8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007cd4:	2301      	movs	r3, #1
 8007cd6:	e097      	b.n	8007e08 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007cd8:	2300      	movs	r3, #0
 8007cda:	617b      	str	r3, [r7, #20]
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	695b      	ldr	r3, [r3, #20]
 8007ce2:	617b      	str	r3, [r7, #20]
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	699b      	ldr	r3, [r3, #24]
 8007cea:	617b      	str	r3, [r7, #20]
 8007cec:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007cee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007cf0:	6a39      	ldr	r1, [r7, #32]
 8007cf2:	68f8      	ldr	r0, [r7, #12]
 8007cf4:	f000 f9a8 	bl	8008048 <I2C_WaitOnTXEFlagUntilTimeout>
 8007cf8:	4603      	mov	r3, r0
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d00d      	beq.n	8007d1a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d02:	2b04      	cmp	r3, #4
 8007d04:	d107      	bne.n	8007d16 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	681a      	ldr	r2, [r3, #0]
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007d14:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007d16:	2301      	movs	r3, #1
 8007d18:	e076      	b.n	8007e08 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007d1a:	88fb      	ldrh	r3, [r7, #6]
 8007d1c:	2b01      	cmp	r3, #1
 8007d1e:	d105      	bne.n	8007d2c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007d20:	893b      	ldrh	r3, [r7, #8]
 8007d22:	b2da      	uxtb	r2, r3
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	611a      	str	r2, [r3, #16]
 8007d2a:	e021      	b.n	8007d70 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007d2c:	893b      	ldrh	r3, [r7, #8]
 8007d2e:	0a1b      	lsrs	r3, r3, #8
 8007d30:	b29b      	uxth	r3, r3
 8007d32:	b2da      	uxtb	r2, r3
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007d3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d3c:	6a39      	ldr	r1, [r7, #32]
 8007d3e:	68f8      	ldr	r0, [r7, #12]
 8007d40:	f000 f982 	bl	8008048 <I2C_WaitOnTXEFlagUntilTimeout>
 8007d44:	4603      	mov	r3, r0
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d00d      	beq.n	8007d66 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d4e:	2b04      	cmp	r3, #4
 8007d50:	d107      	bne.n	8007d62 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	681a      	ldr	r2, [r3, #0]
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007d60:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007d62:	2301      	movs	r3, #1
 8007d64:	e050      	b.n	8007e08 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007d66:	893b      	ldrh	r3, [r7, #8]
 8007d68:	b2da      	uxtb	r2, r3
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007d70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d72:	6a39      	ldr	r1, [r7, #32]
 8007d74:	68f8      	ldr	r0, [r7, #12]
 8007d76:	f000 f967 	bl	8008048 <I2C_WaitOnTXEFlagUntilTimeout>
 8007d7a:	4603      	mov	r3, r0
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d00d      	beq.n	8007d9c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d84:	2b04      	cmp	r3, #4
 8007d86:	d107      	bne.n	8007d98 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	681a      	ldr	r2, [r3, #0]
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007d96:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007d98:	2301      	movs	r3, #1
 8007d9a:	e035      	b.n	8007e08 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	681a      	ldr	r2, [r3, #0]
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007daa:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dae:	9300      	str	r3, [sp, #0]
 8007db0:	6a3b      	ldr	r3, [r7, #32]
 8007db2:	2200      	movs	r2, #0
 8007db4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007db8:	68f8      	ldr	r0, [r7, #12]
 8007dba:	f000 f82b 	bl	8007e14 <I2C_WaitOnFlagUntilTimeout>
 8007dbe:	4603      	mov	r3, r0
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d00d      	beq.n	8007de0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007dce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007dd2:	d103      	bne.n	8007ddc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007dda:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007ddc:	2303      	movs	r3, #3
 8007dde:	e013      	b.n	8007e08 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007de0:	897b      	ldrh	r3, [r7, #10]
 8007de2:	b2db      	uxtb	r3, r3
 8007de4:	f043 0301 	orr.w	r3, r3, #1
 8007de8:	b2da      	uxtb	r2, r3
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007df2:	6a3a      	ldr	r2, [r7, #32]
 8007df4:	4906      	ldr	r1, [pc, #24]	@ (8007e10 <I2C_RequestMemoryRead+0x1cc>)
 8007df6:	68f8      	ldr	r0, [r7, #12]
 8007df8:	f000 f886 	bl	8007f08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007dfc:	4603      	mov	r3, r0
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d001      	beq.n	8007e06 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007e02:	2301      	movs	r3, #1
 8007e04:	e000      	b.n	8007e08 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007e06:	2300      	movs	r3, #0
}
 8007e08:	4618      	mov	r0, r3
 8007e0a:	3718      	adds	r7, #24
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bd80      	pop	{r7, pc}
 8007e10:	00010002 	.word	0x00010002

08007e14 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b084      	sub	sp, #16
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	60f8      	str	r0, [r7, #12]
 8007e1c:	60b9      	str	r1, [r7, #8]
 8007e1e:	603b      	str	r3, [r7, #0]
 8007e20:	4613      	mov	r3, r2
 8007e22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007e24:	e048      	b.n	8007eb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e2c:	d044      	beq.n	8007eb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e2e:	f7fd fd99 	bl	8005964 <HAL_GetTick>
 8007e32:	4602      	mov	r2, r0
 8007e34:	69bb      	ldr	r3, [r7, #24]
 8007e36:	1ad3      	subs	r3, r2, r3
 8007e38:	683a      	ldr	r2, [r7, #0]
 8007e3a:	429a      	cmp	r2, r3
 8007e3c:	d302      	bcc.n	8007e44 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d139      	bne.n	8007eb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007e44:	68bb      	ldr	r3, [r7, #8]
 8007e46:	0c1b      	lsrs	r3, r3, #16
 8007e48:	b2db      	uxtb	r3, r3
 8007e4a:	2b01      	cmp	r3, #1
 8007e4c:	d10d      	bne.n	8007e6a <I2C_WaitOnFlagUntilTimeout+0x56>
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	695b      	ldr	r3, [r3, #20]
 8007e54:	43da      	mvns	r2, r3
 8007e56:	68bb      	ldr	r3, [r7, #8]
 8007e58:	4013      	ands	r3, r2
 8007e5a:	b29b      	uxth	r3, r3
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	bf0c      	ite	eq
 8007e60:	2301      	moveq	r3, #1
 8007e62:	2300      	movne	r3, #0
 8007e64:	b2db      	uxtb	r3, r3
 8007e66:	461a      	mov	r2, r3
 8007e68:	e00c      	b.n	8007e84 <I2C_WaitOnFlagUntilTimeout+0x70>
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	699b      	ldr	r3, [r3, #24]
 8007e70:	43da      	mvns	r2, r3
 8007e72:	68bb      	ldr	r3, [r7, #8]
 8007e74:	4013      	ands	r3, r2
 8007e76:	b29b      	uxth	r3, r3
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	bf0c      	ite	eq
 8007e7c:	2301      	moveq	r3, #1
 8007e7e:	2300      	movne	r3, #0
 8007e80:	b2db      	uxtb	r3, r3
 8007e82:	461a      	mov	r2, r3
 8007e84:	79fb      	ldrb	r3, [r7, #7]
 8007e86:	429a      	cmp	r2, r3
 8007e88:	d116      	bne.n	8007eb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	2220      	movs	r2, #32
 8007e94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ea4:	f043 0220 	orr.w	r2, r3, #32
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007eb4:	2301      	movs	r3, #1
 8007eb6:	e023      	b.n	8007f00 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007eb8:	68bb      	ldr	r3, [r7, #8]
 8007eba:	0c1b      	lsrs	r3, r3, #16
 8007ebc:	b2db      	uxtb	r3, r3
 8007ebe:	2b01      	cmp	r3, #1
 8007ec0:	d10d      	bne.n	8007ede <I2C_WaitOnFlagUntilTimeout+0xca>
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	695b      	ldr	r3, [r3, #20]
 8007ec8:	43da      	mvns	r2, r3
 8007eca:	68bb      	ldr	r3, [r7, #8]
 8007ecc:	4013      	ands	r3, r2
 8007ece:	b29b      	uxth	r3, r3
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	bf0c      	ite	eq
 8007ed4:	2301      	moveq	r3, #1
 8007ed6:	2300      	movne	r3, #0
 8007ed8:	b2db      	uxtb	r3, r3
 8007eda:	461a      	mov	r2, r3
 8007edc:	e00c      	b.n	8007ef8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	699b      	ldr	r3, [r3, #24]
 8007ee4:	43da      	mvns	r2, r3
 8007ee6:	68bb      	ldr	r3, [r7, #8]
 8007ee8:	4013      	ands	r3, r2
 8007eea:	b29b      	uxth	r3, r3
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	bf0c      	ite	eq
 8007ef0:	2301      	moveq	r3, #1
 8007ef2:	2300      	movne	r3, #0
 8007ef4:	b2db      	uxtb	r3, r3
 8007ef6:	461a      	mov	r2, r3
 8007ef8:	79fb      	ldrb	r3, [r7, #7]
 8007efa:	429a      	cmp	r2, r3
 8007efc:	d093      	beq.n	8007e26 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007efe:	2300      	movs	r3, #0
}
 8007f00:	4618      	mov	r0, r3
 8007f02:	3710      	adds	r7, #16
 8007f04:	46bd      	mov	sp, r7
 8007f06:	bd80      	pop	{r7, pc}

08007f08 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b084      	sub	sp, #16
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	60f8      	str	r0, [r7, #12]
 8007f10:	60b9      	str	r1, [r7, #8]
 8007f12:	607a      	str	r2, [r7, #4]
 8007f14:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007f16:	e071      	b.n	8007ffc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	695b      	ldr	r3, [r3, #20]
 8007f1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007f22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f26:	d123      	bne.n	8007f70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	681a      	ldr	r2, [r3, #0]
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007f36:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007f40:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	2200      	movs	r2, #0
 8007f46:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	2220      	movs	r2, #32
 8007f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	2200      	movs	r2, #0
 8007f54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f5c:	f043 0204 	orr.w	r2, r3, #4
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	2200      	movs	r2, #0
 8007f68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007f6c:	2301      	movs	r3, #1
 8007f6e:	e067      	b.n	8008040 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f76:	d041      	beq.n	8007ffc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f78:	f7fd fcf4 	bl	8005964 <HAL_GetTick>
 8007f7c:	4602      	mov	r2, r0
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	1ad3      	subs	r3, r2, r3
 8007f82:	687a      	ldr	r2, [r7, #4]
 8007f84:	429a      	cmp	r2, r3
 8007f86:	d302      	bcc.n	8007f8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d136      	bne.n	8007ffc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8007f8e:	68bb      	ldr	r3, [r7, #8]
 8007f90:	0c1b      	lsrs	r3, r3, #16
 8007f92:	b2db      	uxtb	r3, r3
 8007f94:	2b01      	cmp	r3, #1
 8007f96:	d10c      	bne.n	8007fb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	695b      	ldr	r3, [r3, #20]
 8007f9e:	43da      	mvns	r2, r3
 8007fa0:	68bb      	ldr	r3, [r7, #8]
 8007fa2:	4013      	ands	r3, r2
 8007fa4:	b29b      	uxth	r3, r3
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	bf14      	ite	ne
 8007faa:	2301      	movne	r3, #1
 8007fac:	2300      	moveq	r3, #0
 8007fae:	b2db      	uxtb	r3, r3
 8007fb0:	e00b      	b.n	8007fca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	699b      	ldr	r3, [r3, #24]
 8007fb8:	43da      	mvns	r2, r3
 8007fba:	68bb      	ldr	r3, [r7, #8]
 8007fbc:	4013      	ands	r3, r2
 8007fbe:	b29b      	uxth	r3, r3
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	bf14      	ite	ne
 8007fc4:	2301      	movne	r3, #1
 8007fc6:	2300      	moveq	r3, #0
 8007fc8:	b2db      	uxtb	r3, r3
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d016      	beq.n	8007ffc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	2220      	movs	r2, #32
 8007fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	2200      	movs	r2, #0
 8007fe0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fe8:	f043 0220 	orr.w	r2, r3, #32
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	e021      	b.n	8008040 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007ffc:	68bb      	ldr	r3, [r7, #8]
 8007ffe:	0c1b      	lsrs	r3, r3, #16
 8008000:	b2db      	uxtb	r3, r3
 8008002:	2b01      	cmp	r3, #1
 8008004:	d10c      	bne.n	8008020 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	695b      	ldr	r3, [r3, #20]
 800800c:	43da      	mvns	r2, r3
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	4013      	ands	r3, r2
 8008012:	b29b      	uxth	r3, r3
 8008014:	2b00      	cmp	r3, #0
 8008016:	bf14      	ite	ne
 8008018:	2301      	movne	r3, #1
 800801a:	2300      	moveq	r3, #0
 800801c:	b2db      	uxtb	r3, r3
 800801e:	e00b      	b.n	8008038 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	699b      	ldr	r3, [r3, #24]
 8008026:	43da      	mvns	r2, r3
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	4013      	ands	r3, r2
 800802c:	b29b      	uxth	r3, r3
 800802e:	2b00      	cmp	r3, #0
 8008030:	bf14      	ite	ne
 8008032:	2301      	movne	r3, #1
 8008034:	2300      	moveq	r3, #0
 8008036:	b2db      	uxtb	r3, r3
 8008038:	2b00      	cmp	r3, #0
 800803a:	f47f af6d 	bne.w	8007f18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800803e:	2300      	movs	r3, #0
}
 8008040:	4618      	mov	r0, r3
 8008042:	3710      	adds	r7, #16
 8008044:	46bd      	mov	sp, r7
 8008046:	bd80      	pop	{r7, pc}

08008048 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b084      	sub	sp, #16
 800804c:	af00      	add	r7, sp, #0
 800804e:	60f8      	str	r0, [r7, #12]
 8008050:	60b9      	str	r1, [r7, #8]
 8008052:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008054:	e034      	b.n	80080c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008056:	68f8      	ldr	r0, [r7, #12]
 8008058:	f000 f8e3 	bl	8008222 <I2C_IsAcknowledgeFailed>
 800805c:	4603      	mov	r3, r0
 800805e:	2b00      	cmp	r3, #0
 8008060:	d001      	beq.n	8008066 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008062:	2301      	movs	r3, #1
 8008064:	e034      	b.n	80080d0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008066:	68bb      	ldr	r3, [r7, #8]
 8008068:	f1b3 3fff 	cmp.w	r3, #4294967295
 800806c:	d028      	beq.n	80080c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800806e:	f7fd fc79 	bl	8005964 <HAL_GetTick>
 8008072:	4602      	mov	r2, r0
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	1ad3      	subs	r3, r2, r3
 8008078:	68ba      	ldr	r2, [r7, #8]
 800807a:	429a      	cmp	r2, r3
 800807c:	d302      	bcc.n	8008084 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800807e:	68bb      	ldr	r3, [r7, #8]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d11d      	bne.n	80080c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	695b      	ldr	r3, [r3, #20]
 800808a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800808e:	2b80      	cmp	r3, #128	@ 0x80
 8008090:	d016      	beq.n	80080c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	2200      	movs	r2, #0
 8008096:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	2220      	movs	r2, #32
 800809c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	2200      	movs	r2, #0
 80080a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080ac:	f043 0220 	orr.w	r2, r3, #32
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	2200      	movs	r2, #0
 80080b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80080bc:	2301      	movs	r3, #1
 80080be:	e007      	b.n	80080d0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	695b      	ldr	r3, [r3, #20]
 80080c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080ca:	2b80      	cmp	r3, #128	@ 0x80
 80080cc:	d1c3      	bne.n	8008056 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80080ce:	2300      	movs	r3, #0
}
 80080d0:	4618      	mov	r0, r3
 80080d2:	3710      	adds	r7, #16
 80080d4:	46bd      	mov	sp, r7
 80080d6:	bd80      	pop	{r7, pc}

080080d8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b084      	sub	sp, #16
 80080dc:	af00      	add	r7, sp, #0
 80080de:	60f8      	str	r0, [r7, #12]
 80080e0:	60b9      	str	r1, [r7, #8]
 80080e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80080e4:	e034      	b.n	8008150 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80080e6:	68f8      	ldr	r0, [r7, #12]
 80080e8:	f000 f89b 	bl	8008222 <I2C_IsAcknowledgeFailed>
 80080ec:	4603      	mov	r3, r0
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d001      	beq.n	80080f6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80080f2:	2301      	movs	r3, #1
 80080f4:	e034      	b.n	8008160 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80080f6:	68bb      	ldr	r3, [r7, #8]
 80080f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080fc:	d028      	beq.n	8008150 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80080fe:	f7fd fc31 	bl	8005964 <HAL_GetTick>
 8008102:	4602      	mov	r2, r0
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	1ad3      	subs	r3, r2, r3
 8008108:	68ba      	ldr	r2, [r7, #8]
 800810a:	429a      	cmp	r2, r3
 800810c:	d302      	bcc.n	8008114 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800810e:	68bb      	ldr	r3, [r7, #8]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d11d      	bne.n	8008150 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	695b      	ldr	r3, [r3, #20]
 800811a:	f003 0304 	and.w	r3, r3, #4
 800811e:	2b04      	cmp	r3, #4
 8008120:	d016      	beq.n	8008150 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	2200      	movs	r2, #0
 8008126:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	2220      	movs	r2, #32
 800812c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	2200      	movs	r2, #0
 8008134:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800813c:	f043 0220 	orr.w	r2, r3, #32
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	2200      	movs	r2, #0
 8008148:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800814c:	2301      	movs	r3, #1
 800814e:	e007      	b.n	8008160 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	695b      	ldr	r3, [r3, #20]
 8008156:	f003 0304 	and.w	r3, r3, #4
 800815a:	2b04      	cmp	r3, #4
 800815c:	d1c3      	bne.n	80080e6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800815e:	2300      	movs	r3, #0
}
 8008160:	4618      	mov	r0, r3
 8008162:	3710      	adds	r7, #16
 8008164:	46bd      	mov	sp, r7
 8008166:	bd80      	pop	{r7, pc}

08008168 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008168:	b580      	push	{r7, lr}
 800816a:	b084      	sub	sp, #16
 800816c:	af00      	add	r7, sp, #0
 800816e:	60f8      	str	r0, [r7, #12]
 8008170:	60b9      	str	r1, [r7, #8]
 8008172:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008174:	e049      	b.n	800820a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	695b      	ldr	r3, [r3, #20]
 800817c:	f003 0310 	and.w	r3, r3, #16
 8008180:	2b10      	cmp	r3, #16
 8008182:	d119      	bne.n	80081b8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	f06f 0210 	mvn.w	r2, #16
 800818c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	2200      	movs	r2, #0
 8008192:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	2220      	movs	r2, #32
 8008198:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	2200      	movs	r2, #0
 80081a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	2200      	movs	r2, #0
 80081b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80081b4:	2301      	movs	r3, #1
 80081b6:	e030      	b.n	800821a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80081b8:	f7fd fbd4 	bl	8005964 <HAL_GetTick>
 80081bc:	4602      	mov	r2, r0
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	1ad3      	subs	r3, r2, r3
 80081c2:	68ba      	ldr	r2, [r7, #8]
 80081c4:	429a      	cmp	r2, r3
 80081c6:	d302      	bcc.n	80081ce <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d11d      	bne.n	800820a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	695b      	ldr	r3, [r3, #20]
 80081d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081d8:	2b40      	cmp	r3, #64	@ 0x40
 80081da:	d016      	beq.n	800820a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	2200      	movs	r2, #0
 80081e0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	2220      	movs	r2, #32
 80081e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	2200      	movs	r2, #0
 80081ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081f6:	f043 0220 	orr.w	r2, r3, #32
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	2200      	movs	r2, #0
 8008202:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8008206:	2301      	movs	r3, #1
 8008208:	e007      	b.n	800821a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	695b      	ldr	r3, [r3, #20]
 8008210:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008214:	2b40      	cmp	r3, #64	@ 0x40
 8008216:	d1ae      	bne.n	8008176 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008218:	2300      	movs	r3, #0
}
 800821a:	4618      	mov	r0, r3
 800821c:	3710      	adds	r7, #16
 800821e:	46bd      	mov	sp, r7
 8008220:	bd80      	pop	{r7, pc}

08008222 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008222:	b480      	push	{r7}
 8008224:	b083      	sub	sp, #12
 8008226:	af00      	add	r7, sp, #0
 8008228:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	695b      	ldr	r3, [r3, #20]
 8008230:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008234:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008238:	d11b      	bne.n	8008272 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008242:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	2200      	movs	r2, #0
 8008248:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	2220      	movs	r2, #32
 800824e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	2200      	movs	r2, #0
 8008256:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800825e:	f043 0204 	orr.w	r2, r3, #4
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2200      	movs	r2, #0
 800826a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800826e:	2301      	movs	r3, #1
 8008270:	e000      	b.n	8008274 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008272:	2300      	movs	r3, #0
}
 8008274:	4618      	mov	r0, r3
 8008276:	370c      	adds	r7, #12
 8008278:	46bd      	mov	sp, r7
 800827a:	bc80      	pop	{r7}
 800827c:	4770      	bx	lr
	...

08008280 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8008280:	b480      	push	{r7}
 8008282:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8008284:	4b03      	ldr	r3, [pc, #12]	@ (8008294 <HAL_PWR_EnableBkUpAccess+0x14>)
 8008286:	2201      	movs	r2, #1
 8008288:	601a      	str	r2, [r3, #0]
}
 800828a:	bf00      	nop
 800828c:	46bd      	mov	sp, r7
 800828e:	bc80      	pop	{r7}
 8008290:	4770      	bx	lr
 8008292:	bf00      	nop
 8008294:	420e0020 	.word	0x420e0020

08008298 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008298:	b580      	push	{r7, lr}
 800829a:	b086      	sub	sp, #24
 800829c:	af00      	add	r7, sp, #0
 800829e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d101      	bne.n	80082aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80082a6:	2301      	movs	r3, #1
 80082a8:	e272      	b.n	8008790 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	f003 0301 	and.w	r3, r3, #1
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	f000 8087 	beq.w	80083c6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80082b8:	4b92      	ldr	r3, [pc, #584]	@ (8008504 <HAL_RCC_OscConfig+0x26c>)
 80082ba:	685b      	ldr	r3, [r3, #4]
 80082bc:	f003 030c 	and.w	r3, r3, #12
 80082c0:	2b04      	cmp	r3, #4
 80082c2:	d00c      	beq.n	80082de <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80082c4:	4b8f      	ldr	r3, [pc, #572]	@ (8008504 <HAL_RCC_OscConfig+0x26c>)
 80082c6:	685b      	ldr	r3, [r3, #4]
 80082c8:	f003 030c 	and.w	r3, r3, #12
 80082cc:	2b08      	cmp	r3, #8
 80082ce:	d112      	bne.n	80082f6 <HAL_RCC_OscConfig+0x5e>
 80082d0:	4b8c      	ldr	r3, [pc, #560]	@ (8008504 <HAL_RCC_OscConfig+0x26c>)
 80082d2:	685b      	ldr	r3, [r3, #4]
 80082d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80082d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80082dc:	d10b      	bne.n	80082f6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80082de:	4b89      	ldr	r3, [pc, #548]	@ (8008504 <HAL_RCC_OscConfig+0x26c>)
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d06c      	beq.n	80083c4 <HAL_RCC_OscConfig+0x12c>
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	685b      	ldr	r3, [r3, #4]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d168      	bne.n	80083c4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80082f2:	2301      	movs	r3, #1
 80082f4:	e24c      	b.n	8008790 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	685b      	ldr	r3, [r3, #4]
 80082fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80082fe:	d106      	bne.n	800830e <HAL_RCC_OscConfig+0x76>
 8008300:	4b80      	ldr	r3, [pc, #512]	@ (8008504 <HAL_RCC_OscConfig+0x26c>)
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	4a7f      	ldr	r2, [pc, #508]	@ (8008504 <HAL_RCC_OscConfig+0x26c>)
 8008306:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800830a:	6013      	str	r3, [r2, #0]
 800830c:	e02e      	b.n	800836c <HAL_RCC_OscConfig+0xd4>
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	685b      	ldr	r3, [r3, #4]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d10c      	bne.n	8008330 <HAL_RCC_OscConfig+0x98>
 8008316:	4b7b      	ldr	r3, [pc, #492]	@ (8008504 <HAL_RCC_OscConfig+0x26c>)
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	4a7a      	ldr	r2, [pc, #488]	@ (8008504 <HAL_RCC_OscConfig+0x26c>)
 800831c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008320:	6013      	str	r3, [r2, #0]
 8008322:	4b78      	ldr	r3, [pc, #480]	@ (8008504 <HAL_RCC_OscConfig+0x26c>)
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	4a77      	ldr	r2, [pc, #476]	@ (8008504 <HAL_RCC_OscConfig+0x26c>)
 8008328:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800832c:	6013      	str	r3, [r2, #0]
 800832e:	e01d      	b.n	800836c <HAL_RCC_OscConfig+0xd4>
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	685b      	ldr	r3, [r3, #4]
 8008334:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008338:	d10c      	bne.n	8008354 <HAL_RCC_OscConfig+0xbc>
 800833a:	4b72      	ldr	r3, [pc, #456]	@ (8008504 <HAL_RCC_OscConfig+0x26c>)
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	4a71      	ldr	r2, [pc, #452]	@ (8008504 <HAL_RCC_OscConfig+0x26c>)
 8008340:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008344:	6013      	str	r3, [r2, #0]
 8008346:	4b6f      	ldr	r3, [pc, #444]	@ (8008504 <HAL_RCC_OscConfig+0x26c>)
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	4a6e      	ldr	r2, [pc, #440]	@ (8008504 <HAL_RCC_OscConfig+0x26c>)
 800834c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008350:	6013      	str	r3, [r2, #0]
 8008352:	e00b      	b.n	800836c <HAL_RCC_OscConfig+0xd4>
 8008354:	4b6b      	ldr	r3, [pc, #428]	@ (8008504 <HAL_RCC_OscConfig+0x26c>)
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	4a6a      	ldr	r2, [pc, #424]	@ (8008504 <HAL_RCC_OscConfig+0x26c>)
 800835a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800835e:	6013      	str	r3, [r2, #0]
 8008360:	4b68      	ldr	r3, [pc, #416]	@ (8008504 <HAL_RCC_OscConfig+0x26c>)
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	4a67      	ldr	r2, [pc, #412]	@ (8008504 <HAL_RCC_OscConfig+0x26c>)
 8008366:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800836a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	685b      	ldr	r3, [r3, #4]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d013      	beq.n	800839c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008374:	f7fd faf6 	bl	8005964 <HAL_GetTick>
 8008378:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800837a:	e008      	b.n	800838e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800837c:	f7fd faf2 	bl	8005964 <HAL_GetTick>
 8008380:	4602      	mov	r2, r0
 8008382:	693b      	ldr	r3, [r7, #16]
 8008384:	1ad3      	subs	r3, r2, r3
 8008386:	2b64      	cmp	r3, #100	@ 0x64
 8008388:	d901      	bls.n	800838e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800838a:	2303      	movs	r3, #3
 800838c:	e200      	b.n	8008790 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800838e:	4b5d      	ldr	r3, [pc, #372]	@ (8008504 <HAL_RCC_OscConfig+0x26c>)
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008396:	2b00      	cmp	r3, #0
 8008398:	d0f0      	beq.n	800837c <HAL_RCC_OscConfig+0xe4>
 800839a:	e014      	b.n	80083c6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800839c:	f7fd fae2 	bl	8005964 <HAL_GetTick>
 80083a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80083a2:	e008      	b.n	80083b6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80083a4:	f7fd fade 	bl	8005964 <HAL_GetTick>
 80083a8:	4602      	mov	r2, r0
 80083aa:	693b      	ldr	r3, [r7, #16]
 80083ac:	1ad3      	subs	r3, r2, r3
 80083ae:	2b64      	cmp	r3, #100	@ 0x64
 80083b0:	d901      	bls.n	80083b6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80083b2:	2303      	movs	r3, #3
 80083b4:	e1ec      	b.n	8008790 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80083b6:	4b53      	ldr	r3, [pc, #332]	@ (8008504 <HAL_RCC_OscConfig+0x26c>)
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d1f0      	bne.n	80083a4 <HAL_RCC_OscConfig+0x10c>
 80083c2:	e000      	b.n	80083c6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80083c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f003 0302 	and.w	r3, r3, #2
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d063      	beq.n	800849a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80083d2:	4b4c      	ldr	r3, [pc, #304]	@ (8008504 <HAL_RCC_OscConfig+0x26c>)
 80083d4:	685b      	ldr	r3, [r3, #4]
 80083d6:	f003 030c 	and.w	r3, r3, #12
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d00b      	beq.n	80083f6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80083de:	4b49      	ldr	r3, [pc, #292]	@ (8008504 <HAL_RCC_OscConfig+0x26c>)
 80083e0:	685b      	ldr	r3, [r3, #4]
 80083e2:	f003 030c 	and.w	r3, r3, #12
 80083e6:	2b08      	cmp	r3, #8
 80083e8:	d11c      	bne.n	8008424 <HAL_RCC_OscConfig+0x18c>
 80083ea:	4b46      	ldr	r3, [pc, #280]	@ (8008504 <HAL_RCC_OscConfig+0x26c>)
 80083ec:	685b      	ldr	r3, [r3, #4]
 80083ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d116      	bne.n	8008424 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80083f6:	4b43      	ldr	r3, [pc, #268]	@ (8008504 <HAL_RCC_OscConfig+0x26c>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f003 0302 	and.w	r3, r3, #2
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d005      	beq.n	800840e <HAL_RCC_OscConfig+0x176>
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	691b      	ldr	r3, [r3, #16]
 8008406:	2b01      	cmp	r3, #1
 8008408:	d001      	beq.n	800840e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800840a:	2301      	movs	r3, #1
 800840c:	e1c0      	b.n	8008790 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800840e:	4b3d      	ldr	r3, [pc, #244]	@ (8008504 <HAL_RCC_OscConfig+0x26c>)
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	695b      	ldr	r3, [r3, #20]
 800841a:	00db      	lsls	r3, r3, #3
 800841c:	4939      	ldr	r1, [pc, #228]	@ (8008504 <HAL_RCC_OscConfig+0x26c>)
 800841e:	4313      	orrs	r3, r2
 8008420:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008422:	e03a      	b.n	800849a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	691b      	ldr	r3, [r3, #16]
 8008428:	2b00      	cmp	r3, #0
 800842a:	d020      	beq.n	800846e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800842c:	4b36      	ldr	r3, [pc, #216]	@ (8008508 <HAL_RCC_OscConfig+0x270>)
 800842e:	2201      	movs	r2, #1
 8008430:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008432:	f7fd fa97 	bl	8005964 <HAL_GetTick>
 8008436:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008438:	e008      	b.n	800844c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800843a:	f7fd fa93 	bl	8005964 <HAL_GetTick>
 800843e:	4602      	mov	r2, r0
 8008440:	693b      	ldr	r3, [r7, #16]
 8008442:	1ad3      	subs	r3, r2, r3
 8008444:	2b02      	cmp	r3, #2
 8008446:	d901      	bls.n	800844c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8008448:	2303      	movs	r3, #3
 800844a:	e1a1      	b.n	8008790 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800844c:	4b2d      	ldr	r3, [pc, #180]	@ (8008504 <HAL_RCC_OscConfig+0x26c>)
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f003 0302 	and.w	r3, r3, #2
 8008454:	2b00      	cmp	r3, #0
 8008456:	d0f0      	beq.n	800843a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008458:	4b2a      	ldr	r3, [pc, #168]	@ (8008504 <HAL_RCC_OscConfig+0x26c>)
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	695b      	ldr	r3, [r3, #20]
 8008464:	00db      	lsls	r3, r3, #3
 8008466:	4927      	ldr	r1, [pc, #156]	@ (8008504 <HAL_RCC_OscConfig+0x26c>)
 8008468:	4313      	orrs	r3, r2
 800846a:	600b      	str	r3, [r1, #0]
 800846c:	e015      	b.n	800849a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800846e:	4b26      	ldr	r3, [pc, #152]	@ (8008508 <HAL_RCC_OscConfig+0x270>)
 8008470:	2200      	movs	r2, #0
 8008472:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008474:	f7fd fa76 	bl	8005964 <HAL_GetTick>
 8008478:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800847a:	e008      	b.n	800848e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800847c:	f7fd fa72 	bl	8005964 <HAL_GetTick>
 8008480:	4602      	mov	r2, r0
 8008482:	693b      	ldr	r3, [r7, #16]
 8008484:	1ad3      	subs	r3, r2, r3
 8008486:	2b02      	cmp	r3, #2
 8008488:	d901      	bls.n	800848e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800848a:	2303      	movs	r3, #3
 800848c:	e180      	b.n	8008790 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800848e:	4b1d      	ldr	r3, [pc, #116]	@ (8008504 <HAL_RCC_OscConfig+0x26c>)
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	f003 0302 	and.w	r3, r3, #2
 8008496:	2b00      	cmp	r3, #0
 8008498:	d1f0      	bne.n	800847c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f003 0308 	and.w	r3, r3, #8
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d03a      	beq.n	800851c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	699b      	ldr	r3, [r3, #24]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d019      	beq.n	80084e2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80084ae:	4b17      	ldr	r3, [pc, #92]	@ (800850c <HAL_RCC_OscConfig+0x274>)
 80084b0:	2201      	movs	r2, #1
 80084b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80084b4:	f7fd fa56 	bl	8005964 <HAL_GetTick>
 80084b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80084ba:	e008      	b.n	80084ce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80084bc:	f7fd fa52 	bl	8005964 <HAL_GetTick>
 80084c0:	4602      	mov	r2, r0
 80084c2:	693b      	ldr	r3, [r7, #16]
 80084c4:	1ad3      	subs	r3, r2, r3
 80084c6:	2b02      	cmp	r3, #2
 80084c8:	d901      	bls.n	80084ce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80084ca:	2303      	movs	r3, #3
 80084cc:	e160      	b.n	8008790 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80084ce:	4b0d      	ldr	r3, [pc, #52]	@ (8008504 <HAL_RCC_OscConfig+0x26c>)
 80084d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084d2:	f003 0302 	and.w	r3, r3, #2
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d0f0      	beq.n	80084bc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80084da:	2001      	movs	r0, #1
 80084dc:	f000 face 	bl	8008a7c <RCC_Delay>
 80084e0:	e01c      	b.n	800851c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80084e2:	4b0a      	ldr	r3, [pc, #40]	@ (800850c <HAL_RCC_OscConfig+0x274>)
 80084e4:	2200      	movs	r2, #0
 80084e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80084e8:	f7fd fa3c 	bl	8005964 <HAL_GetTick>
 80084ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80084ee:	e00f      	b.n	8008510 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80084f0:	f7fd fa38 	bl	8005964 <HAL_GetTick>
 80084f4:	4602      	mov	r2, r0
 80084f6:	693b      	ldr	r3, [r7, #16]
 80084f8:	1ad3      	subs	r3, r2, r3
 80084fa:	2b02      	cmp	r3, #2
 80084fc:	d908      	bls.n	8008510 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80084fe:	2303      	movs	r3, #3
 8008500:	e146      	b.n	8008790 <HAL_RCC_OscConfig+0x4f8>
 8008502:	bf00      	nop
 8008504:	40021000 	.word	0x40021000
 8008508:	42420000 	.word	0x42420000
 800850c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008510:	4b92      	ldr	r3, [pc, #584]	@ (800875c <HAL_RCC_OscConfig+0x4c4>)
 8008512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008514:	f003 0302 	and.w	r3, r3, #2
 8008518:	2b00      	cmp	r3, #0
 800851a:	d1e9      	bne.n	80084f0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	f003 0304 	and.w	r3, r3, #4
 8008524:	2b00      	cmp	r3, #0
 8008526:	f000 80a6 	beq.w	8008676 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800852a:	2300      	movs	r3, #0
 800852c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800852e:	4b8b      	ldr	r3, [pc, #556]	@ (800875c <HAL_RCC_OscConfig+0x4c4>)
 8008530:	69db      	ldr	r3, [r3, #28]
 8008532:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008536:	2b00      	cmp	r3, #0
 8008538:	d10d      	bne.n	8008556 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800853a:	4b88      	ldr	r3, [pc, #544]	@ (800875c <HAL_RCC_OscConfig+0x4c4>)
 800853c:	69db      	ldr	r3, [r3, #28]
 800853e:	4a87      	ldr	r2, [pc, #540]	@ (800875c <HAL_RCC_OscConfig+0x4c4>)
 8008540:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008544:	61d3      	str	r3, [r2, #28]
 8008546:	4b85      	ldr	r3, [pc, #532]	@ (800875c <HAL_RCC_OscConfig+0x4c4>)
 8008548:	69db      	ldr	r3, [r3, #28]
 800854a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800854e:	60bb      	str	r3, [r7, #8]
 8008550:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008552:	2301      	movs	r3, #1
 8008554:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008556:	4b82      	ldr	r3, [pc, #520]	@ (8008760 <HAL_RCC_OscConfig+0x4c8>)
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800855e:	2b00      	cmp	r3, #0
 8008560:	d118      	bne.n	8008594 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008562:	4b7f      	ldr	r3, [pc, #508]	@ (8008760 <HAL_RCC_OscConfig+0x4c8>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	4a7e      	ldr	r2, [pc, #504]	@ (8008760 <HAL_RCC_OscConfig+0x4c8>)
 8008568:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800856c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800856e:	f7fd f9f9 	bl	8005964 <HAL_GetTick>
 8008572:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008574:	e008      	b.n	8008588 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008576:	f7fd f9f5 	bl	8005964 <HAL_GetTick>
 800857a:	4602      	mov	r2, r0
 800857c:	693b      	ldr	r3, [r7, #16]
 800857e:	1ad3      	subs	r3, r2, r3
 8008580:	2b64      	cmp	r3, #100	@ 0x64
 8008582:	d901      	bls.n	8008588 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8008584:	2303      	movs	r3, #3
 8008586:	e103      	b.n	8008790 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008588:	4b75      	ldr	r3, [pc, #468]	@ (8008760 <HAL_RCC_OscConfig+0x4c8>)
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008590:	2b00      	cmp	r3, #0
 8008592:	d0f0      	beq.n	8008576 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	68db      	ldr	r3, [r3, #12]
 8008598:	2b01      	cmp	r3, #1
 800859a:	d106      	bne.n	80085aa <HAL_RCC_OscConfig+0x312>
 800859c:	4b6f      	ldr	r3, [pc, #444]	@ (800875c <HAL_RCC_OscConfig+0x4c4>)
 800859e:	6a1b      	ldr	r3, [r3, #32]
 80085a0:	4a6e      	ldr	r2, [pc, #440]	@ (800875c <HAL_RCC_OscConfig+0x4c4>)
 80085a2:	f043 0301 	orr.w	r3, r3, #1
 80085a6:	6213      	str	r3, [r2, #32]
 80085a8:	e02d      	b.n	8008606 <HAL_RCC_OscConfig+0x36e>
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	68db      	ldr	r3, [r3, #12]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d10c      	bne.n	80085cc <HAL_RCC_OscConfig+0x334>
 80085b2:	4b6a      	ldr	r3, [pc, #424]	@ (800875c <HAL_RCC_OscConfig+0x4c4>)
 80085b4:	6a1b      	ldr	r3, [r3, #32]
 80085b6:	4a69      	ldr	r2, [pc, #420]	@ (800875c <HAL_RCC_OscConfig+0x4c4>)
 80085b8:	f023 0301 	bic.w	r3, r3, #1
 80085bc:	6213      	str	r3, [r2, #32]
 80085be:	4b67      	ldr	r3, [pc, #412]	@ (800875c <HAL_RCC_OscConfig+0x4c4>)
 80085c0:	6a1b      	ldr	r3, [r3, #32]
 80085c2:	4a66      	ldr	r2, [pc, #408]	@ (800875c <HAL_RCC_OscConfig+0x4c4>)
 80085c4:	f023 0304 	bic.w	r3, r3, #4
 80085c8:	6213      	str	r3, [r2, #32]
 80085ca:	e01c      	b.n	8008606 <HAL_RCC_OscConfig+0x36e>
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	68db      	ldr	r3, [r3, #12]
 80085d0:	2b05      	cmp	r3, #5
 80085d2:	d10c      	bne.n	80085ee <HAL_RCC_OscConfig+0x356>
 80085d4:	4b61      	ldr	r3, [pc, #388]	@ (800875c <HAL_RCC_OscConfig+0x4c4>)
 80085d6:	6a1b      	ldr	r3, [r3, #32]
 80085d8:	4a60      	ldr	r2, [pc, #384]	@ (800875c <HAL_RCC_OscConfig+0x4c4>)
 80085da:	f043 0304 	orr.w	r3, r3, #4
 80085de:	6213      	str	r3, [r2, #32]
 80085e0:	4b5e      	ldr	r3, [pc, #376]	@ (800875c <HAL_RCC_OscConfig+0x4c4>)
 80085e2:	6a1b      	ldr	r3, [r3, #32]
 80085e4:	4a5d      	ldr	r2, [pc, #372]	@ (800875c <HAL_RCC_OscConfig+0x4c4>)
 80085e6:	f043 0301 	orr.w	r3, r3, #1
 80085ea:	6213      	str	r3, [r2, #32]
 80085ec:	e00b      	b.n	8008606 <HAL_RCC_OscConfig+0x36e>
 80085ee:	4b5b      	ldr	r3, [pc, #364]	@ (800875c <HAL_RCC_OscConfig+0x4c4>)
 80085f0:	6a1b      	ldr	r3, [r3, #32]
 80085f2:	4a5a      	ldr	r2, [pc, #360]	@ (800875c <HAL_RCC_OscConfig+0x4c4>)
 80085f4:	f023 0301 	bic.w	r3, r3, #1
 80085f8:	6213      	str	r3, [r2, #32]
 80085fa:	4b58      	ldr	r3, [pc, #352]	@ (800875c <HAL_RCC_OscConfig+0x4c4>)
 80085fc:	6a1b      	ldr	r3, [r3, #32]
 80085fe:	4a57      	ldr	r2, [pc, #348]	@ (800875c <HAL_RCC_OscConfig+0x4c4>)
 8008600:	f023 0304 	bic.w	r3, r3, #4
 8008604:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	68db      	ldr	r3, [r3, #12]
 800860a:	2b00      	cmp	r3, #0
 800860c:	d015      	beq.n	800863a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800860e:	f7fd f9a9 	bl	8005964 <HAL_GetTick>
 8008612:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008614:	e00a      	b.n	800862c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008616:	f7fd f9a5 	bl	8005964 <HAL_GetTick>
 800861a:	4602      	mov	r2, r0
 800861c:	693b      	ldr	r3, [r7, #16]
 800861e:	1ad3      	subs	r3, r2, r3
 8008620:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008624:	4293      	cmp	r3, r2
 8008626:	d901      	bls.n	800862c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8008628:	2303      	movs	r3, #3
 800862a:	e0b1      	b.n	8008790 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800862c:	4b4b      	ldr	r3, [pc, #300]	@ (800875c <HAL_RCC_OscConfig+0x4c4>)
 800862e:	6a1b      	ldr	r3, [r3, #32]
 8008630:	f003 0302 	and.w	r3, r3, #2
 8008634:	2b00      	cmp	r3, #0
 8008636:	d0ee      	beq.n	8008616 <HAL_RCC_OscConfig+0x37e>
 8008638:	e014      	b.n	8008664 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800863a:	f7fd f993 	bl	8005964 <HAL_GetTick>
 800863e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008640:	e00a      	b.n	8008658 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008642:	f7fd f98f 	bl	8005964 <HAL_GetTick>
 8008646:	4602      	mov	r2, r0
 8008648:	693b      	ldr	r3, [r7, #16]
 800864a:	1ad3      	subs	r3, r2, r3
 800864c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008650:	4293      	cmp	r3, r2
 8008652:	d901      	bls.n	8008658 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8008654:	2303      	movs	r3, #3
 8008656:	e09b      	b.n	8008790 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008658:	4b40      	ldr	r3, [pc, #256]	@ (800875c <HAL_RCC_OscConfig+0x4c4>)
 800865a:	6a1b      	ldr	r3, [r3, #32]
 800865c:	f003 0302 	and.w	r3, r3, #2
 8008660:	2b00      	cmp	r3, #0
 8008662:	d1ee      	bne.n	8008642 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8008664:	7dfb      	ldrb	r3, [r7, #23]
 8008666:	2b01      	cmp	r3, #1
 8008668:	d105      	bne.n	8008676 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800866a:	4b3c      	ldr	r3, [pc, #240]	@ (800875c <HAL_RCC_OscConfig+0x4c4>)
 800866c:	69db      	ldr	r3, [r3, #28]
 800866e:	4a3b      	ldr	r2, [pc, #236]	@ (800875c <HAL_RCC_OscConfig+0x4c4>)
 8008670:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008674:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	69db      	ldr	r3, [r3, #28]
 800867a:	2b00      	cmp	r3, #0
 800867c:	f000 8087 	beq.w	800878e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008680:	4b36      	ldr	r3, [pc, #216]	@ (800875c <HAL_RCC_OscConfig+0x4c4>)
 8008682:	685b      	ldr	r3, [r3, #4]
 8008684:	f003 030c 	and.w	r3, r3, #12
 8008688:	2b08      	cmp	r3, #8
 800868a:	d061      	beq.n	8008750 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	69db      	ldr	r3, [r3, #28]
 8008690:	2b02      	cmp	r3, #2
 8008692:	d146      	bne.n	8008722 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008694:	4b33      	ldr	r3, [pc, #204]	@ (8008764 <HAL_RCC_OscConfig+0x4cc>)
 8008696:	2200      	movs	r2, #0
 8008698:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800869a:	f7fd f963 	bl	8005964 <HAL_GetTick>
 800869e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80086a0:	e008      	b.n	80086b4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80086a2:	f7fd f95f 	bl	8005964 <HAL_GetTick>
 80086a6:	4602      	mov	r2, r0
 80086a8:	693b      	ldr	r3, [r7, #16]
 80086aa:	1ad3      	subs	r3, r2, r3
 80086ac:	2b02      	cmp	r3, #2
 80086ae:	d901      	bls.n	80086b4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80086b0:	2303      	movs	r3, #3
 80086b2:	e06d      	b.n	8008790 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80086b4:	4b29      	ldr	r3, [pc, #164]	@ (800875c <HAL_RCC_OscConfig+0x4c4>)
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d1f0      	bne.n	80086a2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	6a1b      	ldr	r3, [r3, #32]
 80086c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80086c8:	d108      	bne.n	80086dc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80086ca:	4b24      	ldr	r3, [pc, #144]	@ (800875c <HAL_RCC_OscConfig+0x4c4>)
 80086cc:	685b      	ldr	r3, [r3, #4]
 80086ce:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	689b      	ldr	r3, [r3, #8]
 80086d6:	4921      	ldr	r1, [pc, #132]	@ (800875c <HAL_RCC_OscConfig+0x4c4>)
 80086d8:	4313      	orrs	r3, r2
 80086da:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80086dc:	4b1f      	ldr	r3, [pc, #124]	@ (800875c <HAL_RCC_OscConfig+0x4c4>)
 80086de:	685b      	ldr	r3, [r3, #4]
 80086e0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	6a19      	ldr	r1, [r3, #32]
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086ec:	430b      	orrs	r3, r1
 80086ee:	491b      	ldr	r1, [pc, #108]	@ (800875c <HAL_RCC_OscConfig+0x4c4>)
 80086f0:	4313      	orrs	r3, r2
 80086f2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80086f4:	4b1b      	ldr	r3, [pc, #108]	@ (8008764 <HAL_RCC_OscConfig+0x4cc>)
 80086f6:	2201      	movs	r2, #1
 80086f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80086fa:	f7fd f933 	bl	8005964 <HAL_GetTick>
 80086fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008700:	e008      	b.n	8008714 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008702:	f7fd f92f 	bl	8005964 <HAL_GetTick>
 8008706:	4602      	mov	r2, r0
 8008708:	693b      	ldr	r3, [r7, #16]
 800870a:	1ad3      	subs	r3, r2, r3
 800870c:	2b02      	cmp	r3, #2
 800870e:	d901      	bls.n	8008714 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8008710:	2303      	movs	r3, #3
 8008712:	e03d      	b.n	8008790 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008714:	4b11      	ldr	r3, [pc, #68]	@ (800875c <HAL_RCC_OscConfig+0x4c4>)
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800871c:	2b00      	cmp	r3, #0
 800871e:	d0f0      	beq.n	8008702 <HAL_RCC_OscConfig+0x46a>
 8008720:	e035      	b.n	800878e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008722:	4b10      	ldr	r3, [pc, #64]	@ (8008764 <HAL_RCC_OscConfig+0x4cc>)
 8008724:	2200      	movs	r2, #0
 8008726:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008728:	f7fd f91c 	bl	8005964 <HAL_GetTick>
 800872c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800872e:	e008      	b.n	8008742 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008730:	f7fd f918 	bl	8005964 <HAL_GetTick>
 8008734:	4602      	mov	r2, r0
 8008736:	693b      	ldr	r3, [r7, #16]
 8008738:	1ad3      	subs	r3, r2, r3
 800873a:	2b02      	cmp	r3, #2
 800873c:	d901      	bls.n	8008742 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800873e:	2303      	movs	r3, #3
 8008740:	e026      	b.n	8008790 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008742:	4b06      	ldr	r3, [pc, #24]	@ (800875c <HAL_RCC_OscConfig+0x4c4>)
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800874a:	2b00      	cmp	r3, #0
 800874c:	d1f0      	bne.n	8008730 <HAL_RCC_OscConfig+0x498>
 800874e:	e01e      	b.n	800878e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	69db      	ldr	r3, [r3, #28]
 8008754:	2b01      	cmp	r3, #1
 8008756:	d107      	bne.n	8008768 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8008758:	2301      	movs	r3, #1
 800875a:	e019      	b.n	8008790 <HAL_RCC_OscConfig+0x4f8>
 800875c:	40021000 	.word	0x40021000
 8008760:	40007000 	.word	0x40007000
 8008764:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8008768:	4b0b      	ldr	r3, [pc, #44]	@ (8008798 <HAL_RCC_OscConfig+0x500>)
 800876a:	685b      	ldr	r3, [r3, #4]
 800876c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	6a1b      	ldr	r3, [r3, #32]
 8008778:	429a      	cmp	r2, r3
 800877a:	d106      	bne.n	800878a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008786:	429a      	cmp	r2, r3
 8008788:	d001      	beq.n	800878e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800878a:	2301      	movs	r3, #1
 800878c:	e000      	b.n	8008790 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800878e:	2300      	movs	r3, #0
}
 8008790:	4618      	mov	r0, r3
 8008792:	3718      	adds	r7, #24
 8008794:	46bd      	mov	sp, r7
 8008796:	bd80      	pop	{r7, pc}
 8008798:	40021000 	.word	0x40021000

0800879c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b084      	sub	sp, #16
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
 80087a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d101      	bne.n	80087b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80087ac:	2301      	movs	r3, #1
 80087ae:	e0d0      	b.n	8008952 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80087b0:	4b6a      	ldr	r3, [pc, #424]	@ (800895c <HAL_RCC_ClockConfig+0x1c0>)
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f003 0307 	and.w	r3, r3, #7
 80087b8:	683a      	ldr	r2, [r7, #0]
 80087ba:	429a      	cmp	r2, r3
 80087bc:	d910      	bls.n	80087e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80087be:	4b67      	ldr	r3, [pc, #412]	@ (800895c <HAL_RCC_ClockConfig+0x1c0>)
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	f023 0207 	bic.w	r2, r3, #7
 80087c6:	4965      	ldr	r1, [pc, #404]	@ (800895c <HAL_RCC_ClockConfig+0x1c0>)
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	4313      	orrs	r3, r2
 80087cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80087ce:	4b63      	ldr	r3, [pc, #396]	@ (800895c <HAL_RCC_ClockConfig+0x1c0>)
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	f003 0307 	and.w	r3, r3, #7
 80087d6:	683a      	ldr	r2, [r7, #0]
 80087d8:	429a      	cmp	r2, r3
 80087da:	d001      	beq.n	80087e0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80087dc:	2301      	movs	r3, #1
 80087de:	e0b8      	b.n	8008952 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	f003 0302 	and.w	r3, r3, #2
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d020      	beq.n	800882e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	f003 0304 	and.w	r3, r3, #4
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d005      	beq.n	8008804 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80087f8:	4b59      	ldr	r3, [pc, #356]	@ (8008960 <HAL_RCC_ClockConfig+0x1c4>)
 80087fa:	685b      	ldr	r3, [r3, #4]
 80087fc:	4a58      	ldr	r2, [pc, #352]	@ (8008960 <HAL_RCC_ClockConfig+0x1c4>)
 80087fe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008802:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	f003 0308 	and.w	r3, r3, #8
 800880c:	2b00      	cmp	r3, #0
 800880e:	d005      	beq.n	800881c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008810:	4b53      	ldr	r3, [pc, #332]	@ (8008960 <HAL_RCC_ClockConfig+0x1c4>)
 8008812:	685b      	ldr	r3, [r3, #4]
 8008814:	4a52      	ldr	r2, [pc, #328]	@ (8008960 <HAL_RCC_ClockConfig+0x1c4>)
 8008816:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800881a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800881c:	4b50      	ldr	r3, [pc, #320]	@ (8008960 <HAL_RCC_ClockConfig+0x1c4>)
 800881e:	685b      	ldr	r3, [r3, #4]
 8008820:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	689b      	ldr	r3, [r3, #8]
 8008828:	494d      	ldr	r1, [pc, #308]	@ (8008960 <HAL_RCC_ClockConfig+0x1c4>)
 800882a:	4313      	orrs	r3, r2
 800882c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	f003 0301 	and.w	r3, r3, #1
 8008836:	2b00      	cmp	r3, #0
 8008838:	d040      	beq.n	80088bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	685b      	ldr	r3, [r3, #4]
 800883e:	2b01      	cmp	r3, #1
 8008840:	d107      	bne.n	8008852 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008842:	4b47      	ldr	r3, [pc, #284]	@ (8008960 <HAL_RCC_ClockConfig+0x1c4>)
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800884a:	2b00      	cmp	r3, #0
 800884c:	d115      	bne.n	800887a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800884e:	2301      	movs	r3, #1
 8008850:	e07f      	b.n	8008952 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	685b      	ldr	r3, [r3, #4]
 8008856:	2b02      	cmp	r3, #2
 8008858:	d107      	bne.n	800886a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800885a:	4b41      	ldr	r3, [pc, #260]	@ (8008960 <HAL_RCC_ClockConfig+0x1c4>)
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008862:	2b00      	cmp	r3, #0
 8008864:	d109      	bne.n	800887a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008866:	2301      	movs	r3, #1
 8008868:	e073      	b.n	8008952 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800886a:	4b3d      	ldr	r3, [pc, #244]	@ (8008960 <HAL_RCC_ClockConfig+0x1c4>)
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	f003 0302 	and.w	r3, r3, #2
 8008872:	2b00      	cmp	r3, #0
 8008874:	d101      	bne.n	800887a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008876:	2301      	movs	r3, #1
 8008878:	e06b      	b.n	8008952 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800887a:	4b39      	ldr	r3, [pc, #228]	@ (8008960 <HAL_RCC_ClockConfig+0x1c4>)
 800887c:	685b      	ldr	r3, [r3, #4]
 800887e:	f023 0203 	bic.w	r2, r3, #3
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	685b      	ldr	r3, [r3, #4]
 8008886:	4936      	ldr	r1, [pc, #216]	@ (8008960 <HAL_RCC_ClockConfig+0x1c4>)
 8008888:	4313      	orrs	r3, r2
 800888a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800888c:	f7fd f86a 	bl	8005964 <HAL_GetTick>
 8008890:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008892:	e00a      	b.n	80088aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008894:	f7fd f866 	bl	8005964 <HAL_GetTick>
 8008898:	4602      	mov	r2, r0
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	1ad3      	subs	r3, r2, r3
 800889e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80088a2:	4293      	cmp	r3, r2
 80088a4:	d901      	bls.n	80088aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80088a6:	2303      	movs	r3, #3
 80088a8:	e053      	b.n	8008952 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80088aa:	4b2d      	ldr	r3, [pc, #180]	@ (8008960 <HAL_RCC_ClockConfig+0x1c4>)
 80088ac:	685b      	ldr	r3, [r3, #4]
 80088ae:	f003 020c 	and.w	r2, r3, #12
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	685b      	ldr	r3, [r3, #4]
 80088b6:	009b      	lsls	r3, r3, #2
 80088b8:	429a      	cmp	r2, r3
 80088ba:	d1eb      	bne.n	8008894 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80088bc:	4b27      	ldr	r3, [pc, #156]	@ (800895c <HAL_RCC_ClockConfig+0x1c0>)
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	f003 0307 	and.w	r3, r3, #7
 80088c4:	683a      	ldr	r2, [r7, #0]
 80088c6:	429a      	cmp	r2, r3
 80088c8:	d210      	bcs.n	80088ec <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80088ca:	4b24      	ldr	r3, [pc, #144]	@ (800895c <HAL_RCC_ClockConfig+0x1c0>)
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	f023 0207 	bic.w	r2, r3, #7
 80088d2:	4922      	ldr	r1, [pc, #136]	@ (800895c <HAL_RCC_ClockConfig+0x1c0>)
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	4313      	orrs	r3, r2
 80088d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80088da:	4b20      	ldr	r3, [pc, #128]	@ (800895c <HAL_RCC_ClockConfig+0x1c0>)
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	f003 0307 	and.w	r3, r3, #7
 80088e2:	683a      	ldr	r2, [r7, #0]
 80088e4:	429a      	cmp	r2, r3
 80088e6:	d001      	beq.n	80088ec <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80088e8:	2301      	movs	r3, #1
 80088ea:	e032      	b.n	8008952 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	f003 0304 	and.w	r3, r3, #4
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d008      	beq.n	800890a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80088f8:	4b19      	ldr	r3, [pc, #100]	@ (8008960 <HAL_RCC_ClockConfig+0x1c4>)
 80088fa:	685b      	ldr	r3, [r3, #4]
 80088fc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	68db      	ldr	r3, [r3, #12]
 8008904:	4916      	ldr	r1, [pc, #88]	@ (8008960 <HAL_RCC_ClockConfig+0x1c4>)
 8008906:	4313      	orrs	r3, r2
 8008908:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f003 0308 	and.w	r3, r3, #8
 8008912:	2b00      	cmp	r3, #0
 8008914:	d009      	beq.n	800892a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8008916:	4b12      	ldr	r3, [pc, #72]	@ (8008960 <HAL_RCC_ClockConfig+0x1c4>)
 8008918:	685b      	ldr	r3, [r3, #4]
 800891a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	691b      	ldr	r3, [r3, #16]
 8008922:	00db      	lsls	r3, r3, #3
 8008924:	490e      	ldr	r1, [pc, #56]	@ (8008960 <HAL_RCC_ClockConfig+0x1c4>)
 8008926:	4313      	orrs	r3, r2
 8008928:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800892a:	f000 f821 	bl	8008970 <HAL_RCC_GetSysClockFreq>
 800892e:	4602      	mov	r2, r0
 8008930:	4b0b      	ldr	r3, [pc, #44]	@ (8008960 <HAL_RCC_ClockConfig+0x1c4>)
 8008932:	685b      	ldr	r3, [r3, #4]
 8008934:	091b      	lsrs	r3, r3, #4
 8008936:	f003 030f 	and.w	r3, r3, #15
 800893a:	490a      	ldr	r1, [pc, #40]	@ (8008964 <HAL_RCC_ClockConfig+0x1c8>)
 800893c:	5ccb      	ldrb	r3, [r1, r3]
 800893e:	fa22 f303 	lsr.w	r3, r2, r3
 8008942:	4a09      	ldr	r2, [pc, #36]	@ (8008968 <HAL_RCC_ClockConfig+0x1cc>)
 8008944:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8008946:	4b09      	ldr	r3, [pc, #36]	@ (800896c <HAL_RCC_ClockConfig+0x1d0>)
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	4618      	mov	r0, r3
 800894c:	f7fc ffc8 	bl	80058e0 <HAL_InitTick>

  return HAL_OK;
 8008950:	2300      	movs	r3, #0
}
 8008952:	4618      	mov	r0, r3
 8008954:	3710      	adds	r7, #16
 8008956:	46bd      	mov	sp, r7
 8008958:	bd80      	pop	{r7, pc}
 800895a:	bf00      	nop
 800895c:	40022000 	.word	0x40022000
 8008960:	40021000 	.word	0x40021000
 8008964:	0800eda8 	.word	0x0800eda8
 8008968:	2000002c 	.word	0x2000002c
 800896c:	20000040 	.word	0x20000040

08008970 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008970:	b480      	push	{r7}
 8008972:	b087      	sub	sp, #28
 8008974:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8008976:	2300      	movs	r3, #0
 8008978:	60fb      	str	r3, [r7, #12]
 800897a:	2300      	movs	r3, #0
 800897c:	60bb      	str	r3, [r7, #8]
 800897e:	2300      	movs	r3, #0
 8008980:	617b      	str	r3, [r7, #20]
 8008982:	2300      	movs	r3, #0
 8008984:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8008986:	2300      	movs	r3, #0
 8008988:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800898a:	4b1e      	ldr	r3, [pc, #120]	@ (8008a04 <HAL_RCC_GetSysClockFreq+0x94>)
 800898c:	685b      	ldr	r3, [r3, #4]
 800898e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	f003 030c 	and.w	r3, r3, #12
 8008996:	2b04      	cmp	r3, #4
 8008998:	d002      	beq.n	80089a0 <HAL_RCC_GetSysClockFreq+0x30>
 800899a:	2b08      	cmp	r3, #8
 800899c:	d003      	beq.n	80089a6 <HAL_RCC_GetSysClockFreq+0x36>
 800899e:	e027      	b.n	80089f0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80089a0:	4b19      	ldr	r3, [pc, #100]	@ (8008a08 <HAL_RCC_GetSysClockFreq+0x98>)
 80089a2:	613b      	str	r3, [r7, #16]
      break;
 80089a4:	e027      	b.n	80089f6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	0c9b      	lsrs	r3, r3, #18
 80089aa:	f003 030f 	and.w	r3, r3, #15
 80089ae:	4a17      	ldr	r2, [pc, #92]	@ (8008a0c <HAL_RCC_GetSysClockFreq+0x9c>)
 80089b0:	5cd3      	ldrb	r3, [r2, r3]
 80089b2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d010      	beq.n	80089e0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80089be:	4b11      	ldr	r3, [pc, #68]	@ (8008a04 <HAL_RCC_GetSysClockFreq+0x94>)
 80089c0:	685b      	ldr	r3, [r3, #4]
 80089c2:	0c5b      	lsrs	r3, r3, #17
 80089c4:	f003 0301 	and.w	r3, r3, #1
 80089c8:	4a11      	ldr	r2, [pc, #68]	@ (8008a10 <HAL_RCC_GetSysClockFreq+0xa0>)
 80089ca:	5cd3      	ldrb	r3, [r2, r3]
 80089cc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	4a0d      	ldr	r2, [pc, #52]	@ (8008a08 <HAL_RCC_GetSysClockFreq+0x98>)
 80089d2:	fb03 f202 	mul.w	r2, r3, r2
 80089d6:	68bb      	ldr	r3, [r7, #8]
 80089d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80089dc:	617b      	str	r3, [r7, #20]
 80089de:	e004      	b.n	80089ea <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	4a0c      	ldr	r2, [pc, #48]	@ (8008a14 <HAL_RCC_GetSysClockFreq+0xa4>)
 80089e4:	fb02 f303 	mul.w	r3, r2, r3
 80089e8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80089ea:	697b      	ldr	r3, [r7, #20]
 80089ec:	613b      	str	r3, [r7, #16]
      break;
 80089ee:	e002      	b.n	80089f6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80089f0:	4b05      	ldr	r3, [pc, #20]	@ (8008a08 <HAL_RCC_GetSysClockFreq+0x98>)
 80089f2:	613b      	str	r3, [r7, #16]
      break;
 80089f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80089f6:	693b      	ldr	r3, [r7, #16]
}
 80089f8:	4618      	mov	r0, r3
 80089fa:	371c      	adds	r7, #28
 80089fc:	46bd      	mov	sp, r7
 80089fe:	bc80      	pop	{r7}
 8008a00:	4770      	bx	lr
 8008a02:	bf00      	nop
 8008a04:	40021000 	.word	0x40021000
 8008a08:	007a1200 	.word	0x007a1200
 8008a0c:	0800edc0 	.word	0x0800edc0
 8008a10:	0800edd0 	.word	0x0800edd0
 8008a14:	003d0900 	.word	0x003d0900

08008a18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008a18:	b480      	push	{r7}
 8008a1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008a1c:	4b02      	ldr	r3, [pc, #8]	@ (8008a28 <HAL_RCC_GetHCLKFreq+0x10>)
 8008a1e:	681b      	ldr	r3, [r3, #0]
}
 8008a20:	4618      	mov	r0, r3
 8008a22:	46bd      	mov	sp, r7
 8008a24:	bc80      	pop	{r7}
 8008a26:	4770      	bx	lr
 8008a28:	2000002c 	.word	0x2000002c

08008a2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008a30:	f7ff fff2 	bl	8008a18 <HAL_RCC_GetHCLKFreq>
 8008a34:	4602      	mov	r2, r0
 8008a36:	4b05      	ldr	r3, [pc, #20]	@ (8008a4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8008a38:	685b      	ldr	r3, [r3, #4]
 8008a3a:	0a1b      	lsrs	r3, r3, #8
 8008a3c:	f003 0307 	and.w	r3, r3, #7
 8008a40:	4903      	ldr	r1, [pc, #12]	@ (8008a50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008a42:	5ccb      	ldrb	r3, [r1, r3]
 8008a44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008a48:	4618      	mov	r0, r3
 8008a4a:	bd80      	pop	{r7, pc}
 8008a4c:	40021000 	.word	0x40021000
 8008a50:	0800edb8 	.word	0x0800edb8

08008a54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008a54:	b580      	push	{r7, lr}
 8008a56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008a58:	f7ff ffde 	bl	8008a18 <HAL_RCC_GetHCLKFreq>
 8008a5c:	4602      	mov	r2, r0
 8008a5e:	4b05      	ldr	r3, [pc, #20]	@ (8008a74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008a60:	685b      	ldr	r3, [r3, #4]
 8008a62:	0adb      	lsrs	r3, r3, #11
 8008a64:	f003 0307 	and.w	r3, r3, #7
 8008a68:	4903      	ldr	r1, [pc, #12]	@ (8008a78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008a6a:	5ccb      	ldrb	r3, [r1, r3]
 8008a6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008a70:	4618      	mov	r0, r3
 8008a72:	bd80      	pop	{r7, pc}
 8008a74:	40021000 	.word	0x40021000
 8008a78:	0800edb8 	.word	0x0800edb8

08008a7c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8008a7c:	b480      	push	{r7}
 8008a7e:	b085      	sub	sp, #20
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8008a84:	4b0a      	ldr	r3, [pc, #40]	@ (8008ab0 <RCC_Delay+0x34>)
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	4a0a      	ldr	r2, [pc, #40]	@ (8008ab4 <RCC_Delay+0x38>)
 8008a8a:	fba2 2303 	umull	r2, r3, r2, r3
 8008a8e:	0a5b      	lsrs	r3, r3, #9
 8008a90:	687a      	ldr	r2, [r7, #4]
 8008a92:	fb02 f303 	mul.w	r3, r2, r3
 8008a96:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8008a98:	bf00      	nop
  }
  while (Delay --);
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	1e5a      	subs	r2, r3, #1
 8008a9e:	60fa      	str	r2, [r7, #12]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d1f9      	bne.n	8008a98 <RCC_Delay+0x1c>
}
 8008aa4:	bf00      	nop
 8008aa6:	bf00      	nop
 8008aa8:	3714      	adds	r7, #20
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	bc80      	pop	{r7}
 8008aae:	4770      	bx	lr
 8008ab0:	2000002c 	.word	0x2000002c
 8008ab4:	10624dd3 	.word	0x10624dd3

08008ab8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b086      	sub	sp, #24
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	613b      	str	r3, [r7, #16]
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	f003 0301 	and.w	r3, r3, #1
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d07d      	beq.n	8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008ad8:	4b4f      	ldr	r3, [pc, #316]	@ (8008c18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008ada:	69db      	ldr	r3, [r3, #28]
 8008adc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d10d      	bne.n	8008b00 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008ae4:	4b4c      	ldr	r3, [pc, #304]	@ (8008c18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008ae6:	69db      	ldr	r3, [r3, #28]
 8008ae8:	4a4b      	ldr	r2, [pc, #300]	@ (8008c18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008aea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008aee:	61d3      	str	r3, [r2, #28]
 8008af0:	4b49      	ldr	r3, [pc, #292]	@ (8008c18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008af2:	69db      	ldr	r3, [r3, #28]
 8008af4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008af8:	60bb      	str	r3, [r7, #8]
 8008afa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008afc:	2301      	movs	r3, #1
 8008afe:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008b00:	4b46      	ldr	r3, [pc, #280]	@ (8008c1c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d118      	bne.n	8008b3e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008b0c:	4b43      	ldr	r3, [pc, #268]	@ (8008c1c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	4a42      	ldr	r2, [pc, #264]	@ (8008c1c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008b12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008b16:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008b18:	f7fc ff24 	bl	8005964 <HAL_GetTick>
 8008b1c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008b1e:	e008      	b.n	8008b32 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008b20:	f7fc ff20 	bl	8005964 <HAL_GetTick>
 8008b24:	4602      	mov	r2, r0
 8008b26:	693b      	ldr	r3, [r7, #16]
 8008b28:	1ad3      	subs	r3, r2, r3
 8008b2a:	2b64      	cmp	r3, #100	@ 0x64
 8008b2c:	d901      	bls.n	8008b32 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8008b2e:	2303      	movs	r3, #3
 8008b30:	e06d      	b.n	8008c0e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008b32:	4b3a      	ldr	r3, [pc, #232]	@ (8008c1c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d0f0      	beq.n	8008b20 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008b3e:	4b36      	ldr	r3, [pc, #216]	@ (8008c18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008b40:	6a1b      	ldr	r3, [r3, #32]
 8008b42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008b46:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d02e      	beq.n	8008bac <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	685b      	ldr	r3, [r3, #4]
 8008b52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008b56:	68fa      	ldr	r2, [r7, #12]
 8008b58:	429a      	cmp	r2, r3
 8008b5a:	d027      	beq.n	8008bac <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008b5c:	4b2e      	ldr	r3, [pc, #184]	@ (8008c18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008b5e:	6a1b      	ldr	r3, [r3, #32]
 8008b60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b64:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008b66:	4b2e      	ldr	r3, [pc, #184]	@ (8008c20 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8008b68:	2201      	movs	r2, #1
 8008b6a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008b6c:	4b2c      	ldr	r3, [pc, #176]	@ (8008c20 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8008b6e:	2200      	movs	r2, #0
 8008b70:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8008b72:	4a29      	ldr	r2, [pc, #164]	@ (8008c18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	f003 0301 	and.w	r3, r3, #1
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d014      	beq.n	8008bac <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008b82:	f7fc feef 	bl	8005964 <HAL_GetTick>
 8008b86:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008b88:	e00a      	b.n	8008ba0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b8a:	f7fc feeb 	bl	8005964 <HAL_GetTick>
 8008b8e:	4602      	mov	r2, r0
 8008b90:	693b      	ldr	r3, [r7, #16]
 8008b92:	1ad3      	subs	r3, r2, r3
 8008b94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008b98:	4293      	cmp	r3, r2
 8008b9a:	d901      	bls.n	8008ba0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8008b9c:	2303      	movs	r3, #3
 8008b9e:	e036      	b.n	8008c0e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008ba0:	4b1d      	ldr	r3, [pc, #116]	@ (8008c18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008ba2:	6a1b      	ldr	r3, [r3, #32]
 8008ba4:	f003 0302 	and.w	r3, r3, #2
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d0ee      	beq.n	8008b8a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008bac:	4b1a      	ldr	r3, [pc, #104]	@ (8008c18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008bae:	6a1b      	ldr	r3, [r3, #32]
 8008bb0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	685b      	ldr	r3, [r3, #4]
 8008bb8:	4917      	ldr	r1, [pc, #92]	@ (8008c18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008bba:	4313      	orrs	r3, r2
 8008bbc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8008bbe:	7dfb      	ldrb	r3, [r7, #23]
 8008bc0:	2b01      	cmp	r3, #1
 8008bc2:	d105      	bne.n	8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008bc4:	4b14      	ldr	r3, [pc, #80]	@ (8008c18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008bc6:	69db      	ldr	r3, [r3, #28]
 8008bc8:	4a13      	ldr	r2, [pc, #76]	@ (8008c18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008bca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008bce:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	f003 0302 	and.w	r3, r3, #2
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d008      	beq.n	8008bee <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008bdc:	4b0e      	ldr	r3, [pc, #56]	@ (8008c18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008bde:	685b      	ldr	r3, [r3, #4]
 8008be0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	689b      	ldr	r3, [r3, #8]
 8008be8:	490b      	ldr	r1, [pc, #44]	@ (8008c18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008bea:	4313      	orrs	r3, r2
 8008bec:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	f003 0310 	and.w	r3, r3, #16
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d008      	beq.n	8008c0c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008bfa:	4b07      	ldr	r3, [pc, #28]	@ (8008c18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008bfc:	685b      	ldr	r3, [r3, #4]
 8008bfe:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	68db      	ldr	r3, [r3, #12]
 8008c06:	4904      	ldr	r1, [pc, #16]	@ (8008c18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008c08:	4313      	orrs	r3, r2
 8008c0a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8008c0c:	2300      	movs	r3, #0
}
 8008c0e:	4618      	mov	r0, r3
 8008c10:	3718      	adds	r7, #24
 8008c12:	46bd      	mov	sp, r7
 8008c14:	bd80      	pop	{r7, pc}
 8008c16:	bf00      	nop
 8008c18:	40021000 	.word	0x40021000
 8008c1c:	40007000 	.word	0x40007000
 8008c20:	42420440 	.word	0x42420440

08008c24 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008c24:	b580      	push	{r7, lr}
 8008c26:	b088      	sub	sp, #32
 8008c28:	af00      	add	r7, sp, #0
 8008c2a:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8008c2c:	2300      	movs	r3, #0
 8008c2e:	617b      	str	r3, [r7, #20]
 8008c30:	2300      	movs	r3, #0
 8008c32:	61fb      	str	r3, [r7, #28]
 8008c34:	2300      	movs	r3, #0
 8008c36:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8008c38:	2300      	movs	r3, #0
 8008c3a:	60fb      	str	r3, [r7, #12]
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	2b10      	cmp	r3, #16
 8008c44:	d00a      	beq.n	8008c5c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	2b10      	cmp	r3, #16
 8008c4a:	f200 808a 	bhi.w	8008d62 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	2b01      	cmp	r3, #1
 8008c52:	d045      	beq.n	8008ce0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	2b02      	cmp	r3, #2
 8008c58:	d075      	beq.n	8008d46 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8008c5a:	e082      	b.n	8008d62 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8008c5c:	4b46      	ldr	r3, [pc, #280]	@ (8008d78 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8008c5e:	685b      	ldr	r3, [r3, #4]
 8008c60:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8008c62:	4b45      	ldr	r3, [pc, #276]	@ (8008d78 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d07b      	beq.n	8008d66 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	0c9b      	lsrs	r3, r3, #18
 8008c72:	f003 030f 	and.w	r3, r3, #15
 8008c76:	4a41      	ldr	r2, [pc, #260]	@ (8008d7c <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8008c78:	5cd3      	ldrb	r3, [r2, r3]
 8008c7a:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d015      	beq.n	8008cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8008c86:	4b3c      	ldr	r3, [pc, #240]	@ (8008d78 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8008c88:	685b      	ldr	r3, [r3, #4]
 8008c8a:	0c5b      	lsrs	r3, r3, #17
 8008c8c:	f003 0301 	and.w	r3, r3, #1
 8008c90:	4a3b      	ldr	r2, [pc, #236]	@ (8008d80 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8008c92:	5cd3      	ldrb	r3, [r2, r3]
 8008c94:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d00d      	beq.n	8008cbc <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8008ca0:	4a38      	ldr	r2, [pc, #224]	@ (8008d84 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8008ca2:	697b      	ldr	r3, [r7, #20]
 8008ca4:	fbb2 f2f3 	udiv	r2, r2, r3
 8008ca8:	693b      	ldr	r3, [r7, #16]
 8008caa:	fb02 f303 	mul.w	r3, r2, r3
 8008cae:	61fb      	str	r3, [r7, #28]
 8008cb0:	e004      	b.n	8008cbc <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8008cb2:	693b      	ldr	r3, [r7, #16]
 8008cb4:	4a34      	ldr	r2, [pc, #208]	@ (8008d88 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8008cb6:	fb02 f303 	mul.w	r3, r2, r3
 8008cba:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8008cbc:	4b2e      	ldr	r3, [pc, #184]	@ (8008d78 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8008cbe:	685b      	ldr	r3, [r3, #4]
 8008cc0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008cc4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008cc8:	d102      	bne.n	8008cd0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8008cca:	69fb      	ldr	r3, [r7, #28]
 8008ccc:	61bb      	str	r3, [r7, #24]
      break;
 8008cce:	e04a      	b.n	8008d66 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8008cd0:	69fb      	ldr	r3, [r7, #28]
 8008cd2:	005b      	lsls	r3, r3, #1
 8008cd4:	4a2d      	ldr	r2, [pc, #180]	@ (8008d8c <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8008cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8008cda:	085b      	lsrs	r3, r3, #1
 8008cdc:	61bb      	str	r3, [r7, #24]
      break;
 8008cde:	e042      	b.n	8008d66 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8008ce0:	4b25      	ldr	r3, [pc, #148]	@ (8008d78 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8008ce2:	6a1b      	ldr	r3, [r3, #32]
 8008ce4:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008cec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008cf0:	d108      	bne.n	8008d04 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	f003 0302 	and.w	r3, r3, #2
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d003      	beq.n	8008d04 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8008cfc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008d00:	61bb      	str	r3, [r7, #24]
 8008d02:	e01f      	b.n	8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008d0a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d0e:	d109      	bne.n	8008d24 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8008d10:	4b19      	ldr	r3, [pc, #100]	@ (8008d78 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8008d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d14:	f003 0302 	and.w	r3, r3, #2
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d003      	beq.n	8008d24 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8008d1c:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8008d20:	61bb      	str	r3, [r7, #24]
 8008d22:	e00f      	b.n	8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008d2a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008d2e:	d11c      	bne.n	8008d6a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8008d30:	4b11      	ldr	r3, [pc, #68]	@ (8008d78 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d016      	beq.n	8008d6a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8008d3c:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8008d40:	61bb      	str	r3, [r7, #24]
      break;
 8008d42:	e012      	b.n	8008d6a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8008d44:	e011      	b.n	8008d6a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8008d46:	f7ff fe85 	bl	8008a54 <HAL_RCC_GetPCLK2Freq>
 8008d4a:	4602      	mov	r2, r0
 8008d4c:	4b0a      	ldr	r3, [pc, #40]	@ (8008d78 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8008d4e:	685b      	ldr	r3, [r3, #4]
 8008d50:	0b9b      	lsrs	r3, r3, #14
 8008d52:	f003 0303 	and.w	r3, r3, #3
 8008d56:	3301      	adds	r3, #1
 8008d58:	005b      	lsls	r3, r3, #1
 8008d5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d5e:	61bb      	str	r3, [r7, #24]
      break;
 8008d60:	e004      	b.n	8008d6c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8008d62:	bf00      	nop
 8008d64:	e002      	b.n	8008d6c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8008d66:	bf00      	nop
 8008d68:	e000      	b.n	8008d6c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8008d6a:	bf00      	nop
    }
  }
  return (frequency);
 8008d6c:	69bb      	ldr	r3, [r7, #24]
}
 8008d6e:	4618      	mov	r0, r3
 8008d70:	3720      	adds	r7, #32
 8008d72:	46bd      	mov	sp, r7
 8008d74:	bd80      	pop	{r7, pc}
 8008d76:	bf00      	nop
 8008d78:	40021000 	.word	0x40021000
 8008d7c:	0800edd4 	.word	0x0800edd4
 8008d80:	0800ede4 	.word	0x0800ede4
 8008d84:	007a1200 	.word	0x007a1200
 8008d88:	003d0900 	.word	0x003d0900
 8008d8c:	aaaaaaab 	.word	0xaaaaaaab

08008d90 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008d90:	b580      	push	{r7, lr}
 8008d92:	b084      	sub	sp, #16
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8008d98:	2300      	movs	r3, #0
 8008d9a:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d101      	bne.n	8008da6 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8008da2:	2301      	movs	r3, #1
 8008da4:	e07a      	b.n	8008e9c <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	7c5b      	ldrb	r3, [r3, #17]
 8008daa:	b2db      	uxtb	r3, r3
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d105      	bne.n	8008dbc <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2200      	movs	r2, #0
 8008db4:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8008db6:	6878      	ldr	r0, [r7, #4]
 8008db8:	f7fb fd1e 	bl	80047f8 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	2202      	movs	r2, #2
 8008dc0:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008dc2:	6878      	ldr	r0, [r7, #4]
 8008dc4:	f000 fb81 	bl	80094ca <HAL_RTC_WaitForSynchro>
 8008dc8:	4603      	mov	r3, r0
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d004      	beq.n	8008dd8 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	2204      	movs	r2, #4
 8008dd2:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8008dd4:	2301      	movs	r3, #1
 8008dd6:	e061      	b.n	8008e9c <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8008dd8:	6878      	ldr	r0, [r7, #4]
 8008dda:	f000 fc3a 	bl	8009652 <RTC_EnterInitMode>
 8008dde:	4603      	mov	r3, r0
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d004      	beq.n	8008dee <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2204      	movs	r2, #4
 8008de8:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8008dea:	2301      	movs	r3, #1
 8008dec:	e056      	b.n	8008e9c <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	685a      	ldr	r2, [r3, #4]
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	f022 0207 	bic.w	r2, r2, #7
 8008dfc:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	689b      	ldr	r3, [r3, #8]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d005      	beq.n	8008e12 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8008e06:	4b27      	ldr	r3, [pc, #156]	@ (8008ea4 <HAL_RTC_Init+0x114>)
 8008e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e0a:	4a26      	ldr	r2, [pc, #152]	@ (8008ea4 <HAL_RTC_Init+0x114>)
 8008e0c:	f023 0301 	bic.w	r3, r3, #1
 8008e10:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8008e12:	4b24      	ldr	r3, [pc, #144]	@ (8008ea4 <HAL_RTC_Init+0x114>)
 8008e14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e16:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	689b      	ldr	r3, [r3, #8]
 8008e1e:	4921      	ldr	r1, [pc, #132]	@ (8008ea4 <HAL_RTC_Init+0x114>)
 8008e20:	4313      	orrs	r3, r2
 8008e22:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	685b      	ldr	r3, [r3, #4]
 8008e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e2c:	d003      	beq.n	8008e36 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	685b      	ldr	r3, [r3, #4]
 8008e32:	60fb      	str	r3, [r7, #12]
 8008e34:	e00e      	b.n	8008e54 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8008e36:	2001      	movs	r0, #1
 8008e38:	f7ff fef4 	bl	8008c24 <HAL_RCCEx_GetPeriphCLKFreq>
 8008e3c:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d104      	bne.n	8008e4e <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	2204      	movs	r2, #4
 8008e48:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8008e4a:	2301      	movs	r3, #1
 8008e4c:	e026      	b.n	8008e9c <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	3b01      	subs	r3, #1
 8008e52:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	0c1a      	lsrs	r2, r3, #16
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	f002 020f 	and.w	r2, r2, #15
 8008e60:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	68fa      	ldr	r2, [r7, #12]
 8008e68:	b292      	uxth	r2, r2
 8008e6a:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8008e6c:	6878      	ldr	r0, [r7, #4]
 8008e6e:	f000 fc18 	bl	80096a2 <RTC_ExitInitMode>
 8008e72:	4603      	mov	r3, r0
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d004      	beq.n	8008e82 <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2204      	movs	r2, #4
 8008e7c:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8008e7e:	2301      	movs	r3, #1
 8008e80:	e00c      	b.n	8008e9c <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	2200      	movs	r2, #0
 8008e86:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2201      	movs	r2, #1
 8008e8c:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	2201      	movs	r2, #1
 8008e92:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2201      	movs	r2, #1
 8008e98:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8008e9a:	2300      	movs	r3, #0
  }
}
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	3710      	adds	r7, #16
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	bd80      	pop	{r7, pc}
 8008ea4:	40006c00 	.word	0x40006c00

08008ea8 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008ea8:	b590      	push	{r4, r7, lr}
 8008eaa:	b087      	sub	sp, #28
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	60f8      	str	r0, [r7, #12]
 8008eb0:	60b9      	str	r1, [r7, #8]
 8008eb2:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	617b      	str	r3, [r7, #20]
 8008eb8:	2300      	movs	r3, #0
 8008eba:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d002      	beq.n	8008ec8 <HAL_RTC_SetTime+0x20>
 8008ec2:	68bb      	ldr	r3, [r7, #8]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d101      	bne.n	8008ecc <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8008ec8:	2301      	movs	r3, #1
 8008eca:	e080      	b.n	8008fce <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	7c1b      	ldrb	r3, [r3, #16]
 8008ed0:	2b01      	cmp	r3, #1
 8008ed2:	d101      	bne.n	8008ed8 <HAL_RTC_SetTime+0x30>
 8008ed4:	2302      	movs	r3, #2
 8008ed6:	e07a      	b.n	8008fce <HAL_RTC_SetTime+0x126>
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	2201      	movs	r2, #1
 8008edc:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	2202      	movs	r2, #2
 8008ee2:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d113      	bne.n	8008f12 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8008eea:	68bb      	ldr	r3, [r7, #8]
 8008eec:	781b      	ldrb	r3, [r3, #0]
 8008eee:	461a      	mov	r2, r3
 8008ef0:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8008ef4:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8008ef8:	68bb      	ldr	r3, [r7, #8]
 8008efa:	785b      	ldrb	r3, [r3, #1]
 8008efc:	4619      	mov	r1, r3
 8008efe:	460b      	mov	r3, r1
 8008f00:	011b      	lsls	r3, r3, #4
 8008f02:	1a5b      	subs	r3, r3, r1
 8008f04:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8008f06:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8008f08:	68ba      	ldr	r2, [r7, #8]
 8008f0a:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8008f0c:	4413      	add	r3, r2
 8008f0e:	617b      	str	r3, [r7, #20]
 8008f10:	e01e      	b.n	8008f50 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8008f12:	68bb      	ldr	r3, [r7, #8]
 8008f14:	781b      	ldrb	r3, [r3, #0]
 8008f16:	4618      	mov	r0, r3
 8008f18:	f000 fc08 	bl	800972c <RTC_Bcd2ToByte>
 8008f1c:	4603      	mov	r3, r0
 8008f1e:	461a      	mov	r2, r3
 8008f20:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8008f24:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8008f28:	68bb      	ldr	r3, [r7, #8]
 8008f2a:	785b      	ldrb	r3, [r3, #1]
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	f000 fbfd 	bl	800972c <RTC_Bcd2ToByte>
 8008f32:	4603      	mov	r3, r0
 8008f34:	461a      	mov	r2, r3
 8008f36:	4613      	mov	r3, r2
 8008f38:	011b      	lsls	r3, r3, #4
 8008f3a:	1a9b      	subs	r3, r3, r2
 8008f3c:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8008f3e:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8008f40:	68bb      	ldr	r3, [r7, #8]
 8008f42:	789b      	ldrb	r3, [r3, #2]
 8008f44:	4618      	mov	r0, r3
 8008f46:	f000 fbf1 	bl	800972c <RTC_Bcd2ToByte>
 8008f4a:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8008f4c:	4423      	add	r3, r4
 8008f4e:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8008f50:	6979      	ldr	r1, [r7, #20]
 8008f52:	68f8      	ldr	r0, [r7, #12]
 8008f54:	f000 fb16 	bl	8009584 <RTC_WriteTimeCounter>
 8008f58:	4603      	mov	r3, r0
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d007      	beq.n	8008f6e <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	2204      	movs	r2, #4
 8008f62:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	2200      	movs	r2, #0
 8008f68:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8008f6a:	2301      	movs	r3, #1
 8008f6c:	e02f      	b.n	8008fce <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	685a      	ldr	r2, [r3, #4]
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	f022 0205 	bic.w	r2, r2, #5
 8008f7c:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8008f7e:	68f8      	ldr	r0, [r7, #12]
 8008f80:	f000 fb27 	bl	80095d2 <RTC_ReadAlarmCounter>
 8008f84:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8008f86:	693b      	ldr	r3, [r7, #16]
 8008f88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f8c:	d018      	beq.n	8008fc0 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8008f8e:	693a      	ldr	r2, [r7, #16]
 8008f90:	697b      	ldr	r3, [r7, #20]
 8008f92:	429a      	cmp	r2, r3
 8008f94:	d214      	bcs.n	8008fc0 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8008f96:	693b      	ldr	r3, [r7, #16]
 8008f98:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8008f9c:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8008fa0:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8008fa2:	6939      	ldr	r1, [r7, #16]
 8008fa4:	68f8      	ldr	r0, [r7, #12]
 8008fa6:	f000 fb2d 	bl	8009604 <RTC_WriteAlarmCounter>
 8008faa:	4603      	mov	r3, r0
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d007      	beq.n	8008fc0 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	2204      	movs	r2, #4
 8008fb4:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	2200      	movs	r2, #0
 8008fba:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8008fbc:	2301      	movs	r3, #1
 8008fbe:	e006      	b.n	8008fce <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	2201      	movs	r2, #1
 8008fc4:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	2200      	movs	r2, #0
 8008fca:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8008fcc:	2300      	movs	r3, #0
  }
}
 8008fce:	4618      	mov	r0, r3
 8008fd0:	371c      	adds	r7, #28
 8008fd2:	46bd      	mov	sp, r7
 8008fd4:	bd90      	pop	{r4, r7, pc}
	...

08008fd8 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b088      	sub	sp, #32
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	60f8      	str	r0, [r7, #12]
 8008fe0:	60b9      	str	r1, [r7, #8]
 8008fe2:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	61bb      	str	r3, [r7, #24]
 8008fe8:	2300      	movs	r3, #0
 8008fea:	61fb      	str	r3, [r7, #28]
 8008fec:	2300      	movs	r3, #0
 8008fee:	617b      	str	r3, [r7, #20]
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d002      	beq.n	8009000 <HAL_RTC_GetTime+0x28>
 8008ffa:	68bb      	ldr	r3, [r7, #8]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d101      	bne.n	8009004 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8009000:	2301      	movs	r3, #1
 8009002:	e0b5      	b.n	8009170 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	685b      	ldr	r3, [r3, #4]
 800900a:	f003 0304 	and.w	r3, r3, #4
 800900e:	2b00      	cmp	r3, #0
 8009010:	d001      	beq.n	8009016 <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8009012:	2301      	movs	r3, #1
 8009014:	e0ac      	b.n	8009170 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8009016:	68f8      	ldr	r0, [r7, #12]
 8009018:	f000 fa84 	bl	8009524 <RTC_ReadTimeCounter>
 800901c:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 800901e:	69bb      	ldr	r3, [r7, #24]
 8009020:	4a55      	ldr	r2, [pc, #340]	@ (8009178 <HAL_RTC_GetTime+0x1a0>)
 8009022:	fba2 2303 	umull	r2, r3, r2, r3
 8009026:	0adb      	lsrs	r3, r3, #11
 8009028:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 800902a:	69ba      	ldr	r2, [r7, #24]
 800902c:	4b52      	ldr	r3, [pc, #328]	@ (8009178 <HAL_RTC_GetTime+0x1a0>)
 800902e:	fba3 1302 	umull	r1, r3, r3, r2
 8009032:	0adb      	lsrs	r3, r3, #11
 8009034:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8009038:	fb01 f303 	mul.w	r3, r1, r3
 800903c:	1ad3      	subs	r3, r2, r3
 800903e:	4a4f      	ldr	r2, [pc, #316]	@ (800917c <HAL_RTC_GetTime+0x1a4>)
 8009040:	fba2 2303 	umull	r2, r3, r2, r3
 8009044:	095b      	lsrs	r3, r3, #5
 8009046:	b2da      	uxtb	r2, r3
 8009048:	68bb      	ldr	r3, [r7, #8]
 800904a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 800904c:	69bb      	ldr	r3, [r7, #24]
 800904e:	4a4a      	ldr	r2, [pc, #296]	@ (8009178 <HAL_RTC_GetTime+0x1a0>)
 8009050:	fba2 1203 	umull	r1, r2, r2, r3
 8009054:	0ad2      	lsrs	r2, r2, #11
 8009056:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800905a:	fb01 f202 	mul.w	r2, r1, r2
 800905e:	1a9a      	subs	r2, r3, r2
 8009060:	4b46      	ldr	r3, [pc, #280]	@ (800917c <HAL_RTC_GetTime+0x1a4>)
 8009062:	fba3 1302 	umull	r1, r3, r3, r2
 8009066:	0959      	lsrs	r1, r3, #5
 8009068:	460b      	mov	r3, r1
 800906a:	011b      	lsls	r3, r3, #4
 800906c:	1a5b      	subs	r3, r3, r1
 800906e:	009b      	lsls	r3, r3, #2
 8009070:	1ad1      	subs	r1, r2, r3
 8009072:	b2ca      	uxtb	r2, r1
 8009074:	68bb      	ldr	r3, [r7, #8]
 8009076:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8009078:	693b      	ldr	r3, [r7, #16]
 800907a:	2b17      	cmp	r3, #23
 800907c:	d955      	bls.n	800912a <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 800907e:	693b      	ldr	r3, [r7, #16]
 8009080:	4a3f      	ldr	r2, [pc, #252]	@ (8009180 <HAL_RTC_GetTime+0x1a8>)
 8009082:	fba2 2303 	umull	r2, r3, r2, r3
 8009086:	091b      	lsrs	r3, r3, #4
 8009088:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 800908a:	6939      	ldr	r1, [r7, #16]
 800908c:	4b3c      	ldr	r3, [pc, #240]	@ (8009180 <HAL_RTC_GetTime+0x1a8>)
 800908e:	fba3 2301 	umull	r2, r3, r3, r1
 8009092:	091a      	lsrs	r2, r3, #4
 8009094:	4613      	mov	r3, r2
 8009096:	005b      	lsls	r3, r3, #1
 8009098:	4413      	add	r3, r2
 800909a:	00db      	lsls	r3, r3, #3
 800909c:	1aca      	subs	r2, r1, r3
 800909e:	b2d2      	uxtb	r2, r2
 80090a0:	68bb      	ldr	r3, [r7, #8]
 80090a2:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80090a4:	68f8      	ldr	r0, [r7, #12]
 80090a6:	f000 fa94 	bl	80095d2 <RTC_ReadAlarmCounter>
 80090aa:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 80090ac:	69fb      	ldr	r3, [r7, #28]
 80090ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090b2:	d008      	beq.n	80090c6 <HAL_RTC_GetTime+0xee>
 80090b4:	69fa      	ldr	r2, [r7, #28]
 80090b6:	69bb      	ldr	r3, [r7, #24]
 80090b8:	429a      	cmp	r2, r3
 80090ba:	d904      	bls.n	80090c6 <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 80090bc:	69fa      	ldr	r2, [r7, #28]
 80090be:	69bb      	ldr	r3, [r7, #24]
 80090c0:	1ad3      	subs	r3, r2, r3
 80090c2:	61fb      	str	r3, [r7, #28]
 80090c4:	e002      	b.n	80090cc <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 80090c6:	f04f 33ff 	mov.w	r3, #4294967295
 80090ca:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 80090cc:	697b      	ldr	r3, [r7, #20]
 80090ce:	4a2d      	ldr	r2, [pc, #180]	@ (8009184 <HAL_RTC_GetTime+0x1ac>)
 80090d0:	fb02 f303 	mul.w	r3, r2, r3
 80090d4:	69ba      	ldr	r2, [r7, #24]
 80090d6:	1ad3      	subs	r3, r2, r3
 80090d8:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80090da:	69b9      	ldr	r1, [r7, #24]
 80090dc:	68f8      	ldr	r0, [r7, #12]
 80090de:	f000 fa51 	bl	8009584 <RTC_WriteTimeCounter>
 80090e2:	4603      	mov	r3, r0
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d001      	beq.n	80090ec <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 80090e8:	2301      	movs	r3, #1
 80090ea:	e041      	b.n	8009170 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80090ec:	69fb      	ldr	r3, [r7, #28]
 80090ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090f2:	d00c      	beq.n	800910e <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 80090f4:	69fa      	ldr	r2, [r7, #28]
 80090f6:	69bb      	ldr	r3, [r7, #24]
 80090f8:	4413      	add	r3, r2
 80090fa:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80090fc:	69f9      	ldr	r1, [r7, #28]
 80090fe:	68f8      	ldr	r0, [r7, #12]
 8009100:	f000 fa80 	bl	8009604 <RTC_WriteAlarmCounter>
 8009104:	4603      	mov	r3, r0
 8009106:	2b00      	cmp	r3, #0
 8009108:	d00a      	beq.n	8009120 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 800910a:	2301      	movs	r3, #1
 800910c:	e030      	b.n	8009170 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800910e:	69f9      	ldr	r1, [r7, #28]
 8009110:	68f8      	ldr	r0, [r7, #12]
 8009112:	f000 fa77 	bl	8009604 <RTC_WriteAlarmCounter>
 8009116:	4603      	mov	r3, r0
 8009118:	2b00      	cmp	r3, #0
 800911a:	d001      	beq.n	8009120 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 800911c:	2301      	movs	r3, #1
 800911e:	e027      	b.n	8009170 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8009120:	6979      	ldr	r1, [r7, #20]
 8009122:	68f8      	ldr	r0, [r7, #12]
 8009124:	f000 fb1f 	bl	8009766 <RTC_DateUpdate>
 8009128:	e003      	b.n	8009132 <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 800912a:	693b      	ldr	r3, [r7, #16]
 800912c:	b2da      	uxtb	r2, r3
 800912e:	68bb      	ldr	r3, [r7, #8]
 8009130:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d01a      	beq.n	800916e <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8009138:	68bb      	ldr	r3, [r7, #8]
 800913a:	781b      	ldrb	r3, [r3, #0]
 800913c:	4618      	mov	r0, r3
 800913e:	f000 fad8 	bl	80096f2 <RTC_ByteToBcd2>
 8009142:	4603      	mov	r3, r0
 8009144:	461a      	mov	r2, r3
 8009146:	68bb      	ldr	r3, [r7, #8]
 8009148:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 800914a:	68bb      	ldr	r3, [r7, #8]
 800914c:	785b      	ldrb	r3, [r3, #1]
 800914e:	4618      	mov	r0, r3
 8009150:	f000 facf 	bl	80096f2 <RTC_ByteToBcd2>
 8009154:	4603      	mov	r3, r0
 8009156:	461a      	mov	r2, r3
 8009158:	68bb      	ldr	r3, [r7, #8]
 800915a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 800915c:	68bb      	ldr	r3, [r7, #8]
 800915e:	789b      	ldrb	r3, [r3, #2]
 8009160:	4618      	mov	r0, r3
 8009162:	f000 fac6 	bl	80096f2 <RTC_ByteToBcd2>
 8009166:	4603      	mov	r3, r0
 8009168:	461a      	mov	r2, r3
 800916a:	68bb      	ldr	r3, [r7, #8]
 800916c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800916e:	2300      	movs	r3, #0
}
 8009170:	4618      	mov	r0, r3
 8009172:	3720      	adds	r7, #32
 8009174:	46bd      	mov	sp, r7
 8009176:	bd80      	pop	{r7, pc}
 8009178:	91a2b3c5 	.word	0x91a2b3c5
 800917c:	88888889 	.word	0x88888889
 8009180:	aaaaaaab 	.word	0xaaaaaaab
 8009184:	00015180 	.word	0x00015180

08009188 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8009188:	b580      	push	{r7, lr}
 800918a:	b088      	sub	sp, #32
 800918c:	af00      	add	r7, sp, #0
 800918e:	60f8      	str	r0, [r7, #12]
 8009190:	60b9      	str	r1, [r7, #8]
 8009192:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8009194:	2300      	movs	r3, #0
 8009196:	61fb      	str	r3, [r7, #28]
 8009198:	2300      	movs	r3, #0
 800919a:	61bb      	str	r3, [r7, #24]
 800919c:	2300      	movs	r3, #0
 800919e:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d002      	beq.n	80091ac <HAL_RTC_SetDate+0x24>
 80091a6:	68bb      	ldr	r3, [r7, #8]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d101      	bne.n	80091b0 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 80091ac:	2301      	movs	r3, #1
 80091ae:	e097      	b.n	80092e0 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	7c1b      	ldrb	r3, [r3, #16]
 80091b4:	2b01      	cmp	r3, #1
 80091b6:	d101      	bne.n	80091bc <HAL_RTC_SetDate+0x34>
 80091b8:	2302      	movs	r3, #2
 80091ba:	e091      	b.n	80092e0 <HAL_RTC_SetDate+0x158>
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	2201      	movs	r2, #1
 80091c0:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	2202      	movs	r2, #2
 80091c6:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d10c      	bne.n	80091e8 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 80091ce:	68bb      	ldr	r3, [r7, #8]
 80091d0:	78da      	ldrb	r2, [r3, #3]
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 80091d6:	68bb      	ldr	r3, [r7, #8]
 80091d8:	785a      	ldrb	r2, [r3, #1]
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 80091de:	68bb      	ldr	r3, [r7, #8]
 80091e0:	789a      	ldrb	r2, [r3, #2]
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	739a      	strb	r2, [r3, #14]
 80091e6:	e01a      	b.n	800921e <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	78db      	ldrb	r3, [r3, #3]
 80091ec:	4618      	mov	r0, r3
 80091ee:	f000 fa9d 	bl	800972c <RTC_Bcd2ToByte>
 80091f2:	4603      	mov	r3, r0
 80091f4:	461a      	mov	r2, r3
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 80091fa:	68bb      	ldr	r3, [r7, #8]
 80091fc:	785b      	ldrb	r3, [r3, #1]
 80091fe:	4618      	mov	r0, r3
 8009200:	f000 fa94 	bl	800972c <RTC_Bcd2ToByte>
 8009204:	4603      	mov	r3, r0
 8009206:	461a      	mov	r2, r3
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 800920c:	68bb      	ldr	r3, [r7, #8]
 800920e:	789b      	ldrb	r3, [r3, #2]
 8009210:	4618      	mov	r0, r3
 8009212:	f000 fa8b 	bl	800972c <RTC_Bcd2ToByte>
 8009216:	4603      	mov	r3, r0
 8009218:	461a      	mov	r2, r3
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	7bdb      	ldrb	r3, [r3, #15]
 8009222:	4618      	mov	r0, r3
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	7b59      	ldrb	r1, [r3, #13]
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	7b9b      	ldrb	r3, [r3, #14]
 800922c:	461a      	mov	r2, r3
 800922e:	f000 fb75 	bl	800991c <RTC_WeekDayNum>
 8009232:	4603      	mov	r3, r0
 8009234:	461a      	mov	r2, r3
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	7b1a      	ldrb	r2, [r3, #12]
 800923e:	68bb      	ldr	r3, [r7, #8]
 8009240:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8009242:	68f8      	ldr	r0, [r7, #12]
 8009244:	f000 f96e 	bl	8009524 <RTC_ReadTimeCounter>
 8009248:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 800924a:	69fb      	ldr	r3, [r7, #28]
 800924c:	4a26      	ldr	r2, [pc, #152]	@ (80092e8 <HAL_RTC_SetDate+0x160>)
 800924e:	fba2 2303 	umull	r2, r3, r2, r3
 8009252:	0adb      	lsrs	r3, r3, #11
 8009254:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8009256:	697b      	ldr	r3, [r7, #20]
 8009258:	2b18      	cmp	r3, #24
 800925a:	d93a      	bls.n	80092d2 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 800925c:	697b      	ldr	r3, [r7, #20]
 800925e:	4a23      	ldr	r2, [pc, #140]	@ (80092ec <HAL_RTC_SetDate+0x164>)
 8009260:	fba2 2303 	umull	r2, r3, r2, r3
 8009264:	091b      	lsrs	r3, r3, #4
 8009266:	4a22      	ldr	r2, [pc, #136]	@ (80092f0 <HAL_RTC_SetDate+0x168>)
 8009268:	fb02 f303 	mul.w	r3, r2, r3
 800926c:	69fa      	ldr	r2, [r7, #28]
 800926e:	1ad3      	subs	r3, r2, r3
 8009270:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8009272:	69f9      	ldr	r1, [r7, #28]
 8009274:	68f8      	ldr	r0, [r7, #12]
 8009276:	f000 f985 	bl	8009584 <RTC_WriteTimeCounter>
 800927a:	4603      	mov	r3, r0
 800927c:	2b00      	cmp	r3, #0
 800927e:	d007      	beq.n	8009290 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	2204      	movs	r2, #4
 8009284:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	2200      	movs	r2, #0
 800928a:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 800928c:	2301      	movs	r3, #1
 800928e:	e027      	b.n	80092e0 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8009290:	68f8      	ldr	r0, [r7, #12]
 8009292:	f000 f99e 	bl	80095d2 <RTC_ReadAlarmCounter>
 8009296:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8009298:	69bb      	ldr	r3, [r7, #24]
 800929a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800929e:	d018      	beq.n	80092d2 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 80092a0:	69ba      	ldr	r2, [r7, #24]
 80092a2:	69fb      	ldr	r3, [r7, #28]
 80092a4:	429a      	cmp	r2, r3
 80092a6:	d214      	bcs.n	80092d2 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80092a8:	69bb      	ldr	r3, [r7, #24]
 80092aa:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 80092ae:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80092b2:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80092b4:	69b9      	ldr	r1, [r7, #24]
 80092b6:	68f8      	ldr	r0, [r7, #12]
 80092b8:	f000 f9a4 	bl	8009604 <RTC_WriteAlarmCounter>
 80092bc:	4603      	mov	r3, r0
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d007      	beq.n	80092d2 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	2204      	movs	r2, #4
 80092c6:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	2200      	movs	r2, #0
 80092cc:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 80092ce:	2301      	movs	r3, #1
 80092d0:	e006      	b.n	80092e0 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	2201      	movs	r2, #1
 80092d6:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	2200      	movs	r2, #0
 80092dc:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80092de:	2300      	movs	r3, #0
}
 80092e0:	4618      	mov	r0, r3
 80092e2:	3720      	adds	r7, #32
 80092e4:	46bd      	mov	sp, r7
 80092e6:	bd80      	pop	{r7, pc}
 80092e8:	91a2b3c5 	.word	0x91a2b3c5
 80092ec:	aaaaaaab 	.word	0xaaaaaaab
 80092f0:	00015180 	.word	0x00015180

080092f4 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80092f4:	b590      	push	{r4, r7, lr}
 80092f6:	b089      	sub	sp, #36	@ 0x24
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	60f8      	str	r0, [r7, #12]
 80092fc:	60b9      	str	r1, [r7, #8]
 80092fe:	607a      	str	r2, [r7, #4]
  uint32_t counter_alarm = 0U, counter_time;
 8009300:	2300      	movs	r3, #0
 8009302:	61fb      	str	r3, [r7, #28]
  RTC_TimeTypeDef stime = {0U};
 8009304:	f107 0314 	add.w	r3, r7, #20
 8009308:	2100      	movs	r1, #0
 800930a:	460a      	mov	r2, r1
 800930c:	801a      	strh	r2, [r3, #0]
 800930e:	460a      	mov	r2, r1
 8009310:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sAlarm == NULL))
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	2b00      	cmp	r3, #0
 8009316:	d002      	beq.n	800931e <HAL_RTC_SetAlarm_IT+0x2a>
 8009318:	68bb      	ldr	r3, [r7, #8]
 800931a:	2b00      	cmp	r3, #0
 800931c:	d101      	bne.n	8009322 <HAL_RTC_SetAlarm_IT+0x2e>
  {
    return HAL_ERROR;
 800931e:	2301      	movs	r3, #1
 8009320:	e099      	b.n	8009456 <HAL_RTC_SetAlarm_IT+0x162>
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(sAlarm->Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	7c1b      	ldrb	r3, [r3, #16]
 8009326:	2b01      	cmp	r3, #1
 8009328:	d101      	bne.n	800932e <HAL_RTC_SetAlarm_IT+0x3a>
 800932a:	2302      	movs	r3, #2
 800932c:	e093      	b.n	8009456 <HAL_RTC_SetAlarm_IT+0x162>
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	2201      	movs	r2, #1
 8009332:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	2202      	movs	r2, #2
 8009338:	745a      	strb	r2, [r3, #17]

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 800933a:	f107 0314 	add.w	r3, r7, #20
 800933e:	2200      	movs	r2, #0
 8009340:	4619      	mov	r1, r3
 8009342:	68f8      	ldr	r0, [r7, #12]
 8009344:	f7ff fe48 	bl	8008fd8 <HAL_RTC_GetTime>
 8009348:	4603      	mov	r3, r0
 800934a:	2b00      	cmp	r3, #0
 800934c:	d001      	beq.n	8009352 <HAL_RTC_SetAlarm_IT+0x5e>
  {
    return HAL_ERROR;
 800934e:	2301      	movs	r3, #1
 8009350:	e081      	b.n	8009456 <HAL_RTC_SetAlarm_IT+0x162>
  }

  /* Convert time in seconds */
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8009352:	7d3b      	ldrb	r3, [r7, #20]
 8009354:	461a      	mov	r2, r3
 8009356:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800935a:	fb03 f202 	mul.w	r2, r3, r2
                            ((uint32_t)stime.Minutes * 60U) + \
 800935e:	7d7b      	ldrb	r3, [r7, #21]
 8009360:	4619      	mov	r1, r3
 8009362:	460b      	mov	r3, r1
 8009364:	011b      	lsls	r3, r3, #4
 8009366:	1a5b      	subs	r3, r3, r1
 8009368:	009b      	lsls	r3, r3, #2
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 800936a:	4413      	add	r3, r2
                            ((uint32_t)stime.Seconds));
 800936c:	7dba      	ldrb	r2, [r7, #22]
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 800936e:	4413      	add	r3, r2
 8009370:	61bb      	str	r3, [r7, #24]

  if (Format == RTC_FORMAT_BIN)
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d113      	bne.n	80093a0 <HAL_RTC_SetAlarm_IT+0xac>
  {
    assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
    assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
    assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8009378:	68bb      	ldr	r3, [r7, #8]
 800937a:	781b      	ldrb	r3, [r3, #0]
 800937c:	461a      	mov	r2, r3
 800937e:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8009382:	fb03 f202 	mul.w	r2, r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Minutes * 60U) + \
 8009386:	68bb      	ldr	r3, [r7, #8]
 8009388:	785b      	ldrb	r3, [r3, #1]
 800938a:	4619      	mov	r1, r3
 800938c:	460b      	mov	r3, r1
 800938e:	011b      	lsls	r3, r3, #4
 8009390:	1a5b      	subs	r3, r3, r1
 8009392:	009b      	lsls	r3, r3, #2
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8009394:	4413      	add	r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Seconds));
 8009396:	68ba      	ldr	r2, [r7, #8]
 8009398:	7892      	ldrb	r2, [r2, #2]
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 800939a:	4413      	add	r3, r2
 800939c:	61fb      	str	r3, [r7, #28]
 800939e:	e01e      	b.n	80093de <HAL_RTC_SetAlarm_IT+0xea>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));

    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 80093a0:	68bb      	ldr	r3, [r7, #8]
 80093a2:	781b      	ldrb	r3, [r3, #0]
 80093a4:	4618      	mov	r0, r3
 80093a6:	f000 f9c1 	bl	800972c <RTC_Bcd2ToByte>
 80093aa:	4603      	mov	r3, r0
 80093ac:	461a      	mov	r2, r3
 80093ae:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 80093b2:	fb03 f402 	mul.w	r4, r3, r2
                     ((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)) * 60U) + \
 80093b6:	68bb      	ldr	r3, [r7, #8]
 80093b8:	785b      	ldrb	r3, [r3, #1]
 80093ba:	4618      	mov	r0, r3
 80093bc:	f000 f9b6 	bl	800972c <RTC_Bcd2ToByte>
 80093c0:	4603      	mov	r3, r0
 80093c2:	461a      	mov	r2, r3
 80093c4:	4613      	mov	r3, r2
 80093c6:	011b      	lsls	r3, r3, #4
 80093c8:	1a9b      	subs	r3, r3, r2
 80093ca:	009b      	lsls	r3, r3, #2
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 80093cc:	441c      	add	r4, r3
                     ((uint32_t)RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
 80093ce:	68bb      	ldr	r3, [r7, #8]
 80093d0:	789b      	ldrb	r3, [r3, #2]
 80093d2:	4618      	mov	r0, r3
 80093d4:	f000 f9aa 	bl	800972c <RTC_Bcd2ToByte>
 80093d8:	4603      	mov	r3, r0
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 80093da:	4423      	add	r3, r4
 80093dc:	61fb      	str	r3, [r7, #28]
  }

  /* Check that requested alarm should expire in the same day (otherwise add 1 day) */
  if (counter_alarm < counter_time)
 80093de:	69fa      	ldr	r2, [r7, #28]
 80093e0:	69bb      	ldr	r3, [r7, #24]
 80093e2:	429a      	cmp	r2, r3
 80093e4:	d205      	bcs.n	80093f2 <HAL_RTC_SetAlarm_IT+0xfe>
  {
    /* Add 1 day to alarm counter*/
    counter_alarm += (uint32_t)(24U * 3600U);
 80093e6:	69fb      	ldr	r3, [r7, #28]
 80093e8:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 80093ec:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80093f0:	61fb      	str	r3, [r7, #28]
  }

  /* Write alarm counter in RTC registers */
  if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80093f2:	69f9      	ldr	r1, [r7, #28]
 80093f4:	68f8      	ldr	r0, [r7, #12]
 80093f6:	f000 f905 	bl	8009604 <RTC_WriteAlarmCounter>
 80093fa:	4603      	mov	r3, r0
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d007      	beq.n	8009410 <HAL_RTC_SetAlarm_IT+0x11c>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	2204      	movs	r2, #4
 8009404:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	2200      	movs	r2, #0
 800940a:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 800940c:	2301      	movs	r3, #1
 800940e:	e022      	b.n	8009456 <HAL_RTC_SetAlarm_IT+0x162>
  }
  else
  {
    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	685a      	ldr	r2, [r3, #4]
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	f022 0202 	bic.w	r2, r2, #2
 800941e:	605a      	str	r2, [r3, #4]

    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	681a      	ldr	r2, [r3, #0]
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	f042 0202 	orr.w	r2, r2, #2
 800942e:	601a      	str	r2, [r3, #0]

    /* RTC Alarm Interrupt Configuration: EXTI configuration */
    __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8009430:	4b0b      	ldr	r3, [pc, #44]	@ (8009460 <HAL_RTC_SetAlarm_IT+0x16c>)
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	4a0a      	ldr	r2, [pc, #40]	@ (8009460 <HAL_RTC_SetAlarm_IT+0x16c>)
 8009436:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800943a:	6013      	str	r3, [r2, #0]

    __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 800943c:	4b08      	ldr	r3, [pc, #32]	@ (8009460 <HAL_RTC_SetAlarm_IT+0x16c>)
 800943e:	689b      	ldr	r3, [r3, #8]
 8009440:	4a07      	ldr	r2, [pc, #28]	@ (8009460 <HAL_RTC_SetAlarm_IT+0x16c>)
 8009442:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009446:	6093      	str	r3, [r2, #8]

    hrtc->State = HAL_RTC_STATE_READY;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	2201      	movs	r2, #1
 800944c:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	2200      	movs	r2, #0
 8009452:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8009454:	2300      	movs	r3, #0
  }
}
 8009456:	4618      	mov	r0, r3
 8009458:	3724      	adds	r7, #36	@ 0x24
 800945a:	46bd      	mov	sp, r7
 800945c:	bd90      	pop	{r4, r7, pc}
 800945e:	bf00      	nop
 8009460:	40010400 	.word	0x40010400

08009464 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b082      	sub	sp, #8
 8009468:	af00      	add	r7, sp, #0
 800946a:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	f003 0302 	and.w	r3, r3, #2
 8009476:	2b00      	cmp	r3, #0
 8009478:	d011      	beq.n	800949e <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	685b      	ldr	r3, [r3, #4]
 8009480:	f003 0302 	and.w	r3, r3, #2
 8009484:	2b00      	cmp	r3, #0
 8009486:	d00a      	beq.n	800949e <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8009488:	6878      	ldr	r0, [r7, #4]
 800948a:	f000 f815 	bl	80094b8 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	685a      	ldr	r2, [r3, #4]
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	f022 0202 	bic.w	r2, r2, #2
 800949c:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800949e:	4b05      	ldr	r3, [pc, #20]	@ (80094b4 <HAL_RTC_AlarmIRQHandler+0x50>)
 80094a0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80094a4:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	2201      	movs	r2, #1
 80094aa:	745a      	strb	r2, [r3, #17]
}
 80094ac:	bf00      	nop
 80094ae:	3708      	adds	r7, #8
 80094b0:	46bd      	mov	sp, r7
 80094b2:	bd80      	pop	{r7, pc}
 80094b4:	40010400 	.word	0x40010400

080094b8 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 80094b8:	b480      	push	{r7}
 80094ba:	b083      	sub	sp, #12
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 80094c0:	bf00      	nop
 80094c2:	370c      	adds	r7, #12
 80094c4:	46bd      	mov	sp, r7
 80094c6:	bc80      	pop	{r7}
 80094c8:	4770      	bx	lr

080094ca <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80094ca:	b580      	push	{r7, lr}
 80094cc:	b084      	sub	sp, #16
 80094ce:	af00      	add	r7, sp, #0
 80094d0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80094d2:	2300      	movs	r3, #0
 80094d4:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d101      	bne.n	80094e0 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 80094dc:	2301      	movs	r3, #1
 80094de:	e01d      	b.n	800951c <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	685a      	ldr	r2, [r3, #4]
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	f022 0208 	bic.w	r2, r2, #8
 80094ee:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80094f0:	f7fc fa38 	bl	8005964 <HAL_GetTick>
 80094f4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80094f6:	e009      	b.n	800950c <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80094f8:	f7fc fa34 	bl	8005964 <HAL_GetTick>
 80094fc:	4602      	mov	r2, r0
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	1ad3      	subs	r3, r2, r3
 8009502:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009506:	d901      	bls.n	800950c <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8009508:	2303      	movs	r3, #3
 800950a:	e007      	b.n	800951c <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	685b      	ldr	r3, [r3, #4]
 8009512:	f003 0308 	and.w	r3, r3, #8
 8009516:	2b00      	cmp	r3, #0
 8009518:	d0ee      	beq.n	80094f8 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 800951a:	2300      	movs	r3, #0
}
 800951c:	4618      	mov	r0, r3
 800951e:	3710      	adds	r7, #16
 8009520:	46bd      	mov	sp, r7
 8009522:	bd80      	pop	{r7, pc}

08009524 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8009524:	b480      	push	{r7}
 8009526:	b087      	sub	sp, #28
 8009528:	af00      	add	r7, sp, #0
 800952a:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 800952c:	2300      	movs	r3, #0
 800952e:	827b      	strh	r3, [r7, #18]
 8009530:	2300      	movs	r3, #0
 8009532:	823b      	strh	r3, [r7, #16]
 8009534:	2300      	movs	r3, #0
 8009536:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8009538:	2300      	movs	r3, #0
 800953a:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	699b      	ldr	r3, [r3, #24]
 8009542:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	69db      	ldr	r3, [r3, #28]
 800954a:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	699b      	ldr	r3, [r3, #24]
 8009552:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8009554:	8a7a      	ldrh	r2, [r7, #18]
 8009556:	8a3b      	ldrh	r3, [r7, #16]
 8009558:	429a      	cmp	r2, r3
 800955a:	d008      	beq.n	800956e <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 800955c:	8a3b      	ldrh	r3, [r7, #16]
 800955e:	041a      	lsls	r2, r3, #16
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	69db      	ldr	r3, [r3, #28]
 8009566:	b29b      	uxth	r3, r3
 8009568:	4313      	orrs	r3, r2
 800956a:	617b      	str	r3, [r7, #20]
 800956c:	e004      	b.n	8009578 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 800956e:	8a7b      	ldrh	r3, [r7, #18]
 8009570:	041a      	lsls	r2, r3, #16
 8009572:	89fb      	ldrh	r3, [r7, #14]
 8009574:	4313      	orrs	r3, r2
 8009576:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8009578:	697b      	ldr	r3, [r7, #20]
}
 800957a:	4618      	mov	r0, r3
 800957c:	371c      	adds	r7, #28
 800957e:	46bd      	mov	sp, r7
 8009580:	bc80      	pop	{r7}
 8009582:	4770      	bx	lr

08009584 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8009584:	b580      	push	{r7, lr}
 8009586:	b084      	sub	sp, #16
 8009588:	af00      	add	r7, sp, #0
 800958a:	6078      	str	r0, [r7, #4]
 800958c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800958e:	2300      	movs	r3, #0
 8009590:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8009592:	6878      	ldr	r0, [r7, #4]
 8009594:	f000 f85d 	bl	8009652 <RTC_EnterInitMode>
 8009598:	4603      	mov	r3, r0
 800959a:	2b00      	cmp	r3, #0
 800959c:	d002      	beq.n	80095a4 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 800959e:	2301      	movs	r3, #1
 80095a0:	73fb      	strb	r3, [r7, #15]
 80095a2:	e011      	b.n	80095c8 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	683a      	ldr	r2, [r7, #0]
 80095aa:	0c12      	lsrs	r2, r2, #16
 80095ac:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	683a      	ldr	r2, [r7, #0]
 80095b4:	b292      	uxth	r2, r2
 80095b6:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80095b8:	6878      	ldr	r0, [r7, #4]
 80095ba:	f000 f872 	bl	80096a2 <RTC_ExitInitMode>
 80095be:	4603      	mov	r3, r0
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d001      	beq.n	80095c8 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 80095c4:	2301      	movs	r3, #1
 80095c6:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80095c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80095ca:	4618      	mov	r0, r3
 80095cc:	3710      	adds	r7, #16
 80095ce:	46bd      	mov	sp, r7
 80095d0:	bd80      	pop	{r7, pc}

080095d2 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 80095d2:	b480      	push	{r7}
 80095d4:	b085      	sub	sp, #20
 80095d6:	af00      	add	r7, sp, #0
 80095d8:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 80095da:	2300      	movs	r3, #0
 80095dc:	81fb      	strh	r3, [r7, #14]
 80095de:	2300      	movs	r3, #0
 80095e0:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	6a1b      	ldr	r3, [r3, #32]
 80095e8:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095f0:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 80095f2:	89fb      	ldrh	r3, [r7, #14]
 80095f4:	041a      	lsls	r2, r3, #16
 80095f6:	89bb      	ldrh	r3, [r7, #12]
 80095f8:	4313      	orrs	r3, r2
}
 80095fa:	4618      	mov	r0, r3
 80095fc:	3714      	adds	r7, #20
 80095fe:	46bd      	mov	sp, r7
 8009600:	bc80      	pop	{r7}
 8009602:	4770      	bx	lr

08009604 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8009604:	b580      	push	{r7, lr}
 8009606:	b084      	sub	sp, #16
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
 800960c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800960e:	2300      	movs	r3, #0
 8009610:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8009612:	6878      	ldr	r0, [r7, #4]
 8009614:	f000 f81d 	bl	8009652 <RTC_EnterInitMode>
 8009618:	4603      	mov	r3, r0
 800961a:	2b00      	cmp	r3, #0
 800961c:	d002      	beq.n	8009624 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 800961e:	2301      	movs	r3, #1
 8009620:	73fb      	strb	r3, [r7, #15]
 8009622:	e011      	b.n	8009648 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	683a      	ldr	r2, [r7, #0]
 800962a:	0c12      	lsrs	r2, r2, #16
 800962c:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	683a      	ldr	r2, [r7, #0]
 8009634:	b292      	uxth	r2, r2
 8009636:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8009638:	6878      	ldr	r0, [r7, #4]
 800963a:	f000 f832 	bl	80096a2 <RTC_ExitInitMode>
 800963e:	4603      	mov	r3, r0
 8009640:	2b00      	cmp	r3, #0
 8009642:	d001      	beq.n	8009648 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8009644:	2301      	movs	r3, #1
 8009646:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8009648:	7bfb      	ldrb	r3, [r7, #15]
}
 800964a:	4618      	mov	r0, r3
 800964c:	3710      	adds	r7, #16
 800964e:	46bd      	mov	sp, r7
 8009650:	bd80      	pop	{r7, pc}

08009652 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8009652:	b580      	push	{r7, lr}
 8009654:	b084      	sub	sp, #16
 8009656:	af00      	add	r7, sp, #0
 8009658:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800965a:	2300      	movs	r3, #0
 800965c:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 800965e:	f7fc f981 	bl	8005964 <HAL_GetTick>
 8009662:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8009664:	e009      	b.n	800967a <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8009666:	f7fc f97d 	bl	8005964 <HAL_GetTick>
 800966a:	4602      	mov	r2, r0
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	1ad3      	subs	r3, r2, r3
 8009670:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009674:	d901      	bls.n	800967a <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8009676:	2303      	movs	r3, #3
 8009678:	e00f      	b.n	800969a <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	685b      	ldr	r3, [r3, #4]
 8009680:	f003 0320 	and.w	r3, r3, #32
 8009684:	2b00      	cmp	r3, #0
 8009686:	d0ee      	beq.n	8009666 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	685a      	ldr	r2, [r3, #4]
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	f042 0210 	orr.w	r2, r2, #16
 8009696:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8009698:	2300      	movs	r3, #0
}
 800969a:	4618      	mov	r0, r3
 800969c:	3710      	adds	r7, #16
 800969e:	46bd      	mov	sp, r7
 80096a0:	bd80      	pop	{r7, pc}

080096a2 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80096a2:	b580      	push	{r7, lr}
 80096a4:	b084      	sub	sp, #16
 80096a6:	af00      	add	r7, sp, #0
 80096a8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80096aa:	2300      	movs	r3, #0
 80096ac:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	685a      	ldr	r2, [r3, #4]
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	f022 0210 	bic.w	r2, r2, #16
 80096bc:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80096be:	f7fc f951 	bl	8005964 <HAL_GetTick>
 80096c2:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80096c4:	e009      	b.n	80096da <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80096c6:	f7fc f94d 	bl	8005964 <HAL_GetTick>
 80096ca:	4602      	mov	r2, r0
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	1ad3      	subs	r3, r2, r3
 80096d0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80096d4:	d901      	bls.n	80096da <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 80096d6:	2303      	movs	r3, #3
 80096d8:	e007      	b.n	80096ea <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	685b      	ldr	r3, [r3, #4]
 80096e0:	f003 0320 	and.w	r3, r3, #32
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d0ee      	beq.n	80096c6 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 80096e8:	2300      	movs	r3, #0
}
 80096ea:	4618      	mov	r0, r3
 80096ec:	3710      	adds	r7, #16
 80096ee:	46bd      	mov	sp, r7
 80096f0:	bd80      	pop	{r7, pc}

080096f2 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80096f2:	b480      	push	{r7}
 80096f4:	b085      	sub	sp, #20
 80096f6:	af00      	add	r7, sp, #0
 80096f8:	4603      	mov	r3, r0
 80096fa:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80096fc:	2300      	movs	r3, #0
 80096fe:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8009700:	e005      	b.n	800970e <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	3301      	adds	r3, #1
 8009706:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8009708:	79fb      	ldrb	r3, [r7, #7]
 800970a:	3b0a      	subs	r3, #10
 800970c:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 800970e:	79fb      	ldrb	r3, [r7, #7]
 8009710:	2b09      	cmp	r3, #9
 8009712:	d8f6      	bhi.n	8009702 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	b2db      	uxtb	r3, r3
 8009718:	011b      	lsls	r3, r3, #4
 800971a:	b2da      	uxtb	r2, r3
 800971c:	79fb      	ldrb	r3, [r7, #7]
 800971e:	4313      	orrs	r3, r2
 8009720:	b2db      	uxtb	r3, r3
}
 8009722:	4618      	mov	r0, r3
 8009724:	3714      	adds	r7, #20
 8009726:	46bd      	mov	sp, r7
 8009728:	bc80      	pop	{r7}
 800972a:	4770      	bx	lr

0800972c <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800972c:	b480      	push	{r7}
 800972e:	b085      	sub	sp, #20
 8009730:	af00      	add	r7, sp, #0
 8009732:	4603      	mov	r3, r0
 8009734:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8009736:	2300      	movs	r3, #0
 8009738:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 800973a:	79fb      	ldrb	r3, [r7, #7]
 800973c:	091b      	lsrs	r3, r3, #4
 800973e:	b2db      	uxtb	r3, r3
 8009740:	461a      	mov	r2, r3
 8009742:	4613      	mov	r3, r2
 8009744:	009b      	lsls	r3, r3, #2
 8009746:	4413      	add	r3, r2
 8009748:	005b      	lsls	r3, r3, #1
 800974a:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800974c:	79fb      	ldrb	r3, [r7, #7]
 800974e:	f003 030f 	and.w	r3, r3, #15
 8009752:	b2da      	uxtb	r2, r3
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	b2db      	uxtb	r3, r3
 8009758:	4413      	add	r3, r2
 800975a:	b2db      	uxtb	r3, r3
}
 800975c:	4618      	mov	r0, r3
 800975e:	3714      	adds	r7, #20
 8009760:	46bd      	mov	sp, r7
 8009762:	bc80      	pop	{r7}
 8009764:	4770      	bx	lr

08009766 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8009766:	b580      	push	{r7, lr}
 8009768:	b086      	sub	sp, #24
 800976a:	af00      	add	r7, sp, #0
 800976c:	6078      	str	r0, [r7, #4]
 800976e:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8009770:	2300      	movs	r3, #0
 8009772:	617b      	str	r3, [r7, #20]
 8009774:	2300      	movs	r3, #0
 8009776:	613b      	str	r3, [r7, #16]
 8009778:	2300      	movs	r3, #0
 800977a:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 800977c:	2300      	movs	r3, #0
 800977e:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	7bdb      	ldrb	r3, [r3, #15]
 8009784:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	7b5b      	ldrb	r3, [r3, #13]
 800978a:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	7b9b      	ldrb	r3, [r3, #14]
 8009790:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8009792:	2300      	movs	r3, #0
 8009794:	60bb      	str	r3, [r7, #8]
 8009796:	e06f      	b.n	8009878 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8009798:	693b      	ldr	r3, [r7, #16]
 800979a:	2b01      	cmp	r3, #1
 800979c:	d011      	beq.n	80097c2 <RTC_DateUpdate+0x5c>
 800979e:	693b      	ldr	r3, [r7, #16]
 80097a0:	2b03      	cmp	r3, #3
 80097a2:	d00e      	beq.n	80097c2 <RTC_DateUpdate+0x5c>
 80097a4:	693b      	ldr	r3, [r7, #16]
 80097a6:	2b05      	cmp	r3, #5
 80097a8:	d00b      	beq.n	80097c2 <RTC_DateUpdate+0x5c>
 80097aa:	693b      	ldr	r3, [r7, #16]
 80097ac:	2b07      	cmp	r3, #7
 80097ae:	d008      	beq.n	80097c2 <RTC_DateUpdate+0x5c>
 80097b0:	693b      	ldr	r3, [r7, #16]
 80097b2:	2b08      	cmp	r3, #8
 80097b4:	d005      	beq.n	80097c2 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 80097b6:	693b      	ldr	r3, [r7, #16]
 80097b8:	2b0a      	cmp	r3, #10
 80097ba:	d002      	beq.n	80097c2 <RTC_DateUpdate+0x5c>
 80097bc:	693b      	ldr	r3, [r7, #16]
 80097be:	2b0c      	cmp	r3, #12
 80097c0:	d117      	bne.n	80097f2 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	2b1e      	cmp	r3, #30
 80097c6:	d803      	bhi.n	80097d0 <RTC_DateUpdate+0x6a>
      {
        day++;
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	3301      	adds	r3, #1
 80097cc:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80097ce:	e050      	b.n	8009872 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 80097d0:	693b      	ldr	r3, [r7, #16]
 80097d2:	2b0c      	cmp	r3, #12
 80097d4:	d005      	beq.n	80097e2 <RTC_DateUpdate+0x7c>
        {
          month++;
 80097d6:	693b      	ldr	r3, [r7, #16]
 80097d8:	3301      	adds	r3, #1
 80097da:	613b      	str	r3, [r7, #16]
          day = 1U;
 80097dc:	2301      	movs	r3, #1
 80097de:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80097e0:	e047      	b.n	8009872 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 80097e2:	2301      	movs	r3, #1
 80097e4:	613b      	str	r3, [r7, #16]
          day = 1U;
 80097e6:	2301      	movs	r3, #1
 80097e8:	60fb      	str	r3, [r7, #12]
          year++;
 80097ea:	697b      	ldr	r3, [r7, #20]
 80097ec:	3301      	adds	r3, #1
 80097ee:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 80097f0:	e03f      	b.n	8009872 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 80097f2:	693b      	ldr	r3, [r7, #16]
 80097f4:	2b04      	cmp	r3, #4
 80097f6:	d008      	beq.n	800980a <RTC_DateUpdate+0xa4>
 80097f8:	693b      	ldr	r3, [r7, #16]
 80097fa:	2b06      	cmp	r3, #6
 80097fc:	d005      	beq.n	800980a <RTC_DateUpdate+0xa4>
 80097fe:	693b      	ldr	r3, [r7, #16]
 8009800:	2b09      	cmp	r3, #9
 8009802:	d002      	beq.n	800980a <RTC_DateUpdate+0xa4>
 8009804:	693b      	ldr	r3, [r7, #16]
 8009806:	2b0b      	cmp	r3, #11
 8009808:	d10c      	bne.n	8009824 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	2b1d      	cmp	r3, #29
 800980e:	d803      	bhi.n	8009818 <RTC_DateUpdate+0xb2>
      {
        day++;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	3301      	adds	r3, #1
 8009814:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8009816:	e02c      	b.n	8009872 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8009818:	693b      	ldr	r3, [r7, #16]
 800981a:	3301      	adds	r3, #1
 800981c:	613b      	str	r3, [r7, #16]
        day = 1U;
 800981e:	2301      	movs	r3, #1
 8009820:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8009822:	e026      	b.n	8009872 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 8009824:	693b      	ldr	r3, [r7, #16]
 8009826:	2b02      	cmp	r3, #2
 8009828:	d123      	bne.n	8009872 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	2b1b      	cmp	r3, #27
 800982e:	d803      	bhi.n	8009838 <RTC_DateUpdate+0xd2>
      {
        day++;
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	3301      	adds	r3, #1
 8009834:	60fb      	str	r3, [r7, #12]
 8009836:	e01c      	b.n	8009872 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	2b1c      	cmp	r3, #28
 800983c:	d111      	bne.n	8009862 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 800983e:	697b      	ldr	r3, [r7, #20]
 8009840:	b29b      	uxth	r3, r3
 8009842:	4618      	mov	r0, r3
 8009844:	f000 f838 	bl	80098b8 <RTC_IsLeapYear>
 8009848:	4603      	mov	r3, r0
 800984a:	2b00      	cmp	r3, #0
 800984c:	d003      	beq.n	8009856 <RTC_DateUpdate+0xf0>
        {
          day++;
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	3301      	adds	r3, #1
 8009852:	60fb      	str	r3, [r7, #12]
 8009854:	e00d      	b.n	8009872 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8009856:	693b      	ldr	r3, [r7, #16]
 8009858:	3301      	adds	r3, #1
 800985a:	613b      	str	r3, [r7, #16]
          day = 1U;
 800985c:	2301      	movs	r3, #1
 800985e:	60fb      	str	r3, [r7, #12]
 8009860:	e007      	b.n	8009872 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	2b1d      	cmp	r3, #29
 8009866:	d104      	bne.n	8009872 <RTC_DateUpdate+0x10c>
      {
        month++;
 8009868:	693b      	ldr	r3, [r7, #16]
 800986a:	3301      	adds	r3, #1
 800986c:	613b      	str	r3, [r7, #16]
        day = 1U;
 800986e:	2301      	movs	r3, #1
 8009870:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8009872:	68bb      	ldr	r3, [r7, #8]
 8009874:	3301      	adds	r3, #1
 8009876:	60bb      	str	r3, [r7, #8]
 8009878:	68ba      	ldr	r2, [r7, #8]
 800987a:	683b      	ldr	r3, [r7, #0]
 800987c:	429a      	cmp	r2, r3
 800987e:	d38b      	bcc.n	8009798 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8009880:	697b      	ldr	r3, [r7, #20]
 8009882:	b2da      	uxtb	r2, r3
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8009888:	693b      	ldr	r3, [r7, #16]
 800988a:	b2da      	uxtb	r2, r3
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	b2da      	uxtb	r2, r3
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8009898:	693b      	ldr	r3, [r7, #16]
 800989a:	b2db      	uxtb	r3, r3
 800989c:	68fa      	ldr	r2, [r7, #12]
 800989e:	b2d2      	uxtb	r2, r2
 80098a0:	4619      	mov	r1, r3
 80098a2:	6978      	ldr	r0, [r7, #20]
 80098a4:	f000 f83a 	bl	800991c <RTC_WeekDayNum>
 80098a8:	4603      	mov	r3, r0
 80098aa:	461a      	mov	r2, r3
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	731a      	strb	r2, [r3, #12]
}
 80098b0:	bf00      	nop
 80098b2:	3718      	adds	r7, #24
 80098b4:	46bd      	mov	sp, r7
 80098b6:	bd80      	pop	{r7, pc}

080098b8 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 80098b8:	b480      	push	{r7}
 80098ba:	b083      	sub	sp, #12
 80098bc:	af00      	add	r7, sp, #0
 80098be:	4603      	mov	r3, r0
 80098c0:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 80098c2:	88fb      	ldrh	r3, [r7, #6]
 80098c4:	f003 0303 	and.w	r3, r3, #3
 80098c8:	b29b      	uxth	r3, r3
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d001      	beq.n	80098d2 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 80098ce:	2300      	movs	r3, #0
 80098d0:	e01d      	b.n	800990e <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 80098d2:	88fb      	ldrh	r3, [r7, #6]
 80098d4:	4a10      	ldr	r2, [pc, #64]	@ (8009918 <RTC_IsLeapYear+0x60>)
 80098d6:	fba2 1203 	umull	r1, r2, r2, r3
 80098da:	0952      	lsrs	r2, r2, #5
 80098dc:	2164      	movs	r1, #100	@ 0x64
 80098de:	fb01 f202 	mul.w	r2, r1, r2
 80098e2:	1a9b      	subs	r3, r3, r2
 80098e4:	b29b      	uxth	r3, r3
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d001      	beq.n	80098ee <RTC_IsLeapYear+0x36>
  {
    return 1U;
 80098ea:	2301      	movs	r3, #1
 80098ec:	e00f      	b.n	800990e <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 80098ee:	88fb      	ldrh	r3, [r7, #6]
 80098f0:	4a09      	ldr	r2, [pc, #36]	@ (8009918 <RTC_IsLeapYear+0x60>)
 80098f2:	fba2 1203 	umull	r1, r2, r2, r3
 80098f6:	09d2      	lsrs	r2, r2, #7
 80098f8:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 80098fc:	fb01 f202 	mul.w	r2, r1, r2
 8009900:	1a9b      	subs	r3, r3, r2
 8009902:	b29b      	uxth	r3, r3
 8009904:	2b00      	cmp	r3, #0
 8009906:	d101      	bne.n	800990c <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8009908:	2301      	movs	r3, #1
 800990a:	e000      	b.n	800990e <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 800990c:	2300      	movs	r3, #0
  }
}
 800990e:	4618      	mov	r0, r3
 8009910:	370c      	adds	r7, #12
 8009912:	46bd      	mov	sp, r7
 8009914:	bc80      	pop	{r7}
 8009916:	4770      	bx	lr
 8009918:	51eb851f 	.word	0x51eb851f

0800991c <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 800991c:	b480      	push	{r7}
 800991e:	b085      	sub	sp, #20
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
 8009924:	460b      	mov	r3, r1
 8009926:	70fb      	strb	r3, [r7, #3]
 8009928:	4613      	mov	r3, r2
 800992a:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 800992c:	2300      	movs	r3, #0
 800992e:	60bb      	str	r3, [r7, #8]
 8009930:	2300      	movs	r3, #0
 8009932:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 800993a:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 800993c:	78fb      	ldrb	r3, [r7, #3]
 800993e:	2b02      	cmp	r3, #2
 8009940:	d82d      	bhi.n	800999e <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8009942:	78fa      	ldrb	r2, [r7, #3]
 8009944:	4613      	mov	r3, r2
 8009946:	005b      	lsls	r3, r3, #1
 8009948:	4413      	add	r3, r2
 800994a:	00db      	lsls	r3, r3, #3
 800994c:	1a9b      	subs	r3, r3, r2
 800994e:	4a2c      	ldr	r2, [pc, #176]	@ (8009a00 <RTC_WeekDayNum+0xe4>)
 8009950:	fba2 2303 	umull	r2, r3, r2, r3
 8009954:	085a      	lsrs	r2, r3, #1
 8009956:	78bb      	ldrb	r3, [r7, #2]
 8009958:	441a      	add	r2, r3
 800995a:	68bb      	ldr	r3, [r7, #8]
 800995c:	441a      	add	r2, r3
 800995e:	68bb      	ldr	r3, [r7, #8]
 8009960:	3b01      	subs	r3, #1
 8009962:	089b      	lsrs	r3, r3, #2
 8009964:	441a      	add	r2, r3
 8009966:	68bb      	ldr	r3, [r7, #8]
 8009968:	3b01      	subs	r3, #1
 800996a:	4926      	ldr	r1, [pc, #152]	@ (8009a04 <RTC_WeekDayNum+0xe8>)
 800996c:	fba1 1303 	umull	r1, r3, r1, r3
 8009970:	095b      	lsrs	r3, r3, #5
 8009972:	1ad2      	subs	r2, r2, r3
 8009974:	68bb      	ldr	r3, [r7, #8]
 8009976:	3b01      	subs	r3, #1
 8009978:	4922      	ldr	r1, [pc, #136]	@ (8009a04 <RTC_WeekDayNum+0xe8>)
 800997a:	fba1 1303 	umull	r1, r3, r1, r3
 800997e:	09db      	lsrs	r3, r3, #7
 8009980:	4413      	add	r3, r2
 8009982:	1d1a      	adds	r2, r3, #4
 8009984:	4b20      	ldr	r3, [pc, #128]	@ (8009a08 <RTC_WeekDayNum+0xec>)
 8009986:	fba3 1302 	umull	r1, r3, r3, r2
 800998a:	1ad1      	subs	r1, r2, r3
 800998c:	0849      	lsrs	r1, r1, #1
 800998e:	440b      	add	r3, r1
 8009990:	0899      	lsrs	r1, r3, #2
 8009992:	460b      	mov	r3, r1
 8009994:	00db      	lsls	r3, r3, #3
 8009996:	1a5b      	subs	r3, r3, r1
 8009998:	1ad3      	subs	r3, r2, r3
 800999a:	60fb      	str	r3, [r7, #12]
 800999c:	e029      	b.n	80099f2 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 800999e:	78fa      	ldrb	r2, [r7, #3]
 80099a0:	4613      	mov	r3, r2
 80099a2:	005b      	lsls	r3, r3, #1
 80099a4:	4413      	add	r3, r2
 80099a6:	00db      	lsls	r3, r3, #3
 80099a8:	1a9b      	subs	r3, r3, r2
 80099aa:	4a15      	ldr	r2, [pc, #84]	@ (8009a00 <RTC_WeekDayNum+0xe4>)
 80099ac:	fba2 2303 	umull	r2, r3, r2, r3
 80099b0:	085a      	lsrs	r2, r3, #1
 80099b2:	78bb      	ldrb	r3, [r7, #2]
 80099b4:	441a      	add	r2, r3
 80099b6:	68bb      	ldr	r3, [r7, #8]
 80099b8:	441a      	add	r2, r3
 80099ba:	68bb      	ldr	r3, [r7, #8]
 80099bc:	089b      	lsrs	r3, r3, #2
 80099be:	441a      	add	r2, r3
 80099c0:	68bb      	ldr	r3, [r7, #8]
 80099c2:	4910      	ldr	r1, [pc, #64]	@ (8009a04 <RTC_WeekDayNum+0xe8>)
 80099c4:	fba1 1303 	umull	r1, r3, r1, r3
 80099c8:	095b      	lsrs	r3, r3, #5
 80099ca:	1ad2      	subs	r2, r2, r3
 80099cc:	68bb      	ldr	r3, [r7, #8]
 80099ce:	490d      	ldr	r1, [pc, #52]	@ (8009a04 <RTC_WeekDayNum+0xe8>)
 80099d0:	fba1 1303 	umull	r1, r3, r1, r3
 80099d4:	09db      	lsrs	r3, r3, #7
 80099d6:	4413      	add	r3, r2
 80099d8:	1c9a      	adds	r2, r3, #2
 80099da:	4b0b      	ldr	r3, [pc, #44]	@ (8009a08 <RTC_WeekDayNum+0xec>)
 80099dc:	fba3 1302 	umull	r1, r3, r3, r2
 80099e0:	1ad1      	subs	r1, r2, r3
 80099e2:	0849      	lsrs	r1, r1, #1
 80099e4:	440b      	add	r3, r1
 80099e6:	0899      	lsrs	r1, r3, #2
 80099e8:	460b      	mov	r3, r1
 80099ea:	00db      	lsls	r3, r3, #3
 80099ec:	1a5b      	subs	r3, r3, r1
 80099ee:	1ad3      	subs	r3, r2, r3
 80099f0:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	b2db      	uxtb	r3, r3
}
 80099f6:	4618      	mov	r0, r3
 80099f8:	3714      	adds	r7, #20
 80099fa:	46bd      	mov	sp, r7
 80099fc:	bc80      	pop	{r7}
 80099fe:	4770      	bx	lr
 8009a00:	38e38e39 	.word	0x38e38e39
 8009a04:	51eb851f 	.word	0x51eb851f
 8009a08:	24924925 	.word	0x24924925

08009a0c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009a0c:	b580      	push	{r7, lr}
 8009a0e:	b082      	sub	sp, #8
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d101      	bne.n	8009a1e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009a1a:	2301      	movs	r3, #1
 8009a1c:	e076      	b.n	8009b0c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d108      	bne.n	8009a38 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	685b      	ldr	r3, [r3, #4]
 8009a2a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009a2e:	d009      	beq.n	8009a44 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	2200      	movs	r2, #0
 8009a34:	61da      	str	r2, [r3, #28]
 8009a36:	e005      	b.n	8009a44 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	2200      	movs	r2, #0
 8009a42:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	2200      	movs	r2, #0
 8009a48:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009a50:	b2db      	uxtb	r3, r3
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d106      	bne.n	8009a64 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	2200      	movs	r2, #0
 8009a5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009a5e:	6878      	ldr	r0, [r7, #4]
 8009a60:	f7fa fef6 	bl	8004850 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	2202      	movs	r2, #2
 8009a68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	681a      	ldr	r2, [r3, #0]
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009a7a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	685b      	ldr	r3, [r3, #4]
 8009a80:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	689b      	ldr	r3, [r3, #8]
 8009a88:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8009a8c:	431a      	orrs	r2, r3
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	68db      	ldr	r3, [r3, #12]
 8009a92:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009a96:	431a      	orrs	r2, r3
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	691b      	ldr	r3, [r3, #16]
 8009a9c:	f003 0302 	and.w	r3, r3, #2
 8009aa0:	431a      	orrs	r2, r3
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	695b      	ldr	r3, [r3, #20]
 8009aa6:	f003 0301 	and.w	r3, r3, #1
 8009aaa:	431a      	orrs	r2, r3
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	699b      	ldr	r3, [r3, #24]
 8009ab0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009ab4:	431a      	orrs	r2, r3
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	69db      	ldr	r3, [r3, #28]
 8009aba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009abe:	431a      	orrs	r2, r3
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	6a1b      	ldr	r3, [r3, #32]
 8009ac4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ac8:	ea42 0103 	orr.w	r1, r2, r3
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ad0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	430a      	orrs	r2, r1
 8009ada:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	699b      	ldr	r3, [r3, #24]
 8009ae0:	0c1a      	lsrs	r2, r3, #16
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	f002 0204 	and.w	r2, r2, #4
 8009aea:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	69da      	ldr	r2, [r3, #28]
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009afa:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	2200      	movs	r2, #0
 8009b00:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	2201      	movs	r2, #1
 8009b06:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8009b0a:	2300      	movs	r3, #0
}
 8009b0c:	4618      	mov	r0, r3
 8009b0e:	3708      	adds	r7, #8
 8009b10:	46bd      	mov	sp, r7
 8009b12:	bd80      	pop	{r7, pc}

08009b14 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009b14:	b580      	push	{r7, lr}
 8009b16:	b088      	sub	sp, #32
 8009b18:	af00      	add	r7, sp, #0
 8009b1a:	60f8      	str	r0, [r7, #12]
 8009b1c:	60b9      	str	r1, [r7, #8]
 8009b1e:	603b      	str	r3, [r7, #0]
 8009b20:	4613      	mov	r3, r2
 8009b22:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009b24:	f7fb ff1e 	bl	8005964 <HAL_GetTick>
 8009b28:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8009b2a:	88fb      	ldrh	r3, [r7, #6]
 8009b2c:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009b34:	b2db      	uxtb	r3, r3
 8009b36:	2b01      	cmp	r3, #1
 8009b38:	d001      	beq.n	8009b3e <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8009b3a:	2302      	movs	r3, #2
 8009b3c:	e12a      	b.n	8009d94 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8009b3e:	68bb      	ldr	r3, [r7, #8]
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d002      	beq.n	8009b4a <HAL_SPI_Transmit+0x36>
 8009b44:	88fb      	ldrh	r3, [r7, #6]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d101      	bne.n	8009b4e <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8009b4a:	2301      	movs	r3, #1
 8009b4c:	e122      	b.n	8009d94 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009b54:	2b01      	cmp	r3, #1
 8009b56:	d101      	bne.n	8009b5c <HAL_SPI_Transmit+0x48>
 8009b58:	2302      	movs	r3, #2
 8009b5a:	e11b      	b.n	8009d94 <HAL_SPI_Transmit+0x280>
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	2201      	movs	r2, #1
 8009b60:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	2203      	movs	r2, #3
 8009b68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	2200      	movs	r2, #0
 8009b70:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	68ba      	ldr	r2, [r7, #8]
 8009b76:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	88fa      	ldrh	r2, [r7, #6]
 8009b7c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	88fa      	ldrh	r2, [r7, #6]
 8009b82:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	2200      	movs	r2, #0
 8009b88:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	2200      	movs	r2, #0
 8009b8e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	2200      	movs	r2, #0
 8009b94:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	2200      	movs	r2, #0
 8009b9a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	2200      	movs	r2, #0
 8009ba0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	689b      	ldr	r3, [r3, #8]
 8009ba6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009baa:	d10f      	bne.n	8009bcc <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	681a      	ldr	r2, [r3, #0]
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009bba:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	681a      	ldr	r2, [r3, #0]
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009bca:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009bd6:	2b40      	cmp	r3, #64	@ 0x40
 8009bd8:	d007      	beq.n	8009bea <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	681a      	ldr	r2, [r3, #0]
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009be8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	68db      	ldr	r3, [r3, #12]
 8009bee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009bf2:	d152      	bne.n	8009c9a <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	685b      	ldr	r3, [r3, #4]
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d002      	beq.n	8009c02 <HAL_SPI_Transmit+0xee>
 8009bfc:	8b7b      	ldrh	r3, [r7, #26]
 8009bfe:	2b01      	cmp	r3, #1
 8009c00:	d145      	bne.n	8009c8e <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c06:	881a      	ldrh	r2, [r3, #0]
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c12:	1c9a      	adds	r2, r3, #2
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009c1c:	b29b      	uxth	r3, r3
 8009c1e:	3b01      	subs	r3, #1
 8009c20:	b29a      	uxth	r2, r3
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009c26:	e032      	b.n	8009c8e <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	689b      	ldr	r3, [r3, #8]
 8009c2e:	f003 0302 	and.w	r3, r3, #2
 8009c32:	2b02      	cmp	r3, #2
 8009c34:	d112      	bne.n	8009c5c <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c3a:	881a      	ldrh	r2, [r3, #0]
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c46:	1c9a      	adds	r2, r3, #2
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009c50:	b29b      	uxth	r3, r3
 8009c52:	3b01      	subs	r3, #1
 8009c54:	b29a      	uxth	r2, r3
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	86da      	strh	r2, [r3, #54]	@ 0x36
 8009c5a:	e018      	b.n	8009c8e <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009c5c:	f7fb fe82 	bl	8005964 <HAL_GetTick>
 8009c60:	4602      	mov	r2, r0
 8009c62:	69fb      	ldr	r3, [r7, #28]
 8009c64:	1ad3      	subs	r3, r2, r3
 8009c66:	683a      	ldr	r2, [r7, #0]
 8009c68:	429a      	cmp	r2, r3
 8009c6a:	d803      	bhi.n	8009c74 <HAL_SPI_Transmit+0x160>
 8009c6c:	683b      	ldr	r3, [r7, #0]
 8009c6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c72:	d102      	bne.n	8009c7a <HAL_SPI_Transmit+0x166>
 8009c74:	683b      	ldr	r3, [r7, #0]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d109      	bne.n	8009c8e <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	2201      	movs	r2, #1
 8009c7e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	2200      	movs	r2, #0
 8009c86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009c8a:	2303      	movs	r3, #3
 8009c8c:	e082      	b.n	8009d94 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009c92:	b29b      	uxth	r3, r3
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d1c7      	bne.n	8009c28 <HAL_SPI_Transmit+0x114>
 8009c98:	e053      	b.n	8009d42 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	685b      	ldr	r3, [r3, #4]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d002      	beq.n	8009ca8 <HAL_SPI_Transmit+0x194>
 8009ca2:	8b7b      	ldrh	r3, [r7, #26]
 8009ca4:	2b01      	cmp	r3, #1
 8009ca6:	d147      	bne.n	8009d38 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	330c      	adds	r3, #12
 8009cb2:	7812      	ldrb	r2, [r2, #0]
 8009cb4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009cba:	1c5a      	adds	r2, r3, #1
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009cc4:	b29b      	uxth	r3, r3
 8009cc6:	3b01      	subs	r3, #1
 8009cc8:	b29a      	uxth	r2, r3
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009cce:	e033      	b.n	8009d38 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	689b      	ldr	r3, [r3, #8]
 8009cd6:	f003 0302 	and.w	r3, r3, #2
 8009cda:	2b02      	cmp	r3, #2
 8009cdc:	d113      	bne.n	8009d06 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	330c      	adds	r3, #12
 8009ce8:	7812      	ldrb	r2, [r2, #0]
 8009cea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009cf0:	1c5a      	adds	r2, r3, #1
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009cfa:	b29b      	uxth	r3, r3
 8009cfc:	3b01      	subs	r3, #1
 8009cfe:	b29a      	uxth	r2, r3
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	86da      	strh	r2, [r3, #54]	@ 0x36
 8009d04:	e018      	b.n	8009d38 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009d06:	f7fb fe2d 	bl	8005964 <HAL_GetTick>
 8009d0a:	4602      	mov	r2, r0
 8009d0c:	69fb      	ldr	r3, [r7, #28]
 8009d0e:	1ad3      	subs	r3, r2, r3
 8009d10:	683a      	ldr	r2, [r7, #0]
 8009d12:	429a      	cmp	r2, r3
 8009d14:	d803      	bhi.n	8009d1e <HAL_SPI_Transmit+0x20a>
 8009d16:	683b      	ldr	r3, [r7, #0]
 8009d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d1c:	d102      	bne.n	8009d24 <HAL_SPI_Transmit+0x210>
 8009d1e:	683b      	ldr	r3, [r7, #0]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d109      	bne.n	8009d38 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	2201      	movs	r2, #1
 8009d28:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	2200      	movs	r2, #0
 8009d30:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009d34:	2303      	movs	r3, #3
 8009d36:	e02d      	b.n	8009d94 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009d3c:	b29b      	uxth	r3, r3
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d1c6      	bne.n	8009cd0 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009d42:	69fa      	ldr	r2, [r7, #28]
 8009d44:	6839      	ldr	r1, [r7, #0]
 8009d46:	68f8      	ldr	r0, [r7, #12]
 8009d48:	f000 fbc4 	bl	800a4d4 <SPI_EndRxTxTransaction>
 8009d4c:	4603      	mov	r3, r0
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d002      	beq.n	8009d58 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	2220      	movs	r2, #32
 8009d56:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	689b      	ldr	r3, [r3, #8]
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d10a      	bne.n	8009d76 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009d60:	2300      	movs	r3, #0
 8009d62:	617b      	str	r3, [r7, #20]
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	68db      	ldr	r3, [r3, #12]
 8009d6a:	617b      	str	r3, [r7, #20]
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	689b      	ldr	r3, [r3, #8]
 8009d72:	617b      	str	r3, [r7, #20]
 8009d74:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	2201      	movs	r2, #1
 8009d7a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	2200      	movs	r2, #0
 8009d82:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d001      	beq.n	8009d92 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8009d8e:	2301      	movs	r3, #1
 8009d90:	e000      	b.n	8009d94 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8009d92:	2300      	movs	r3, #0
  }
}
 8009d94:	4618      	mov	r0, r3
 8009d96:	3720      	adds	r7, #32
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	bd80      	pop	{r7, pc}

08009d9c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009d9c:	b580      	push	{r7, lr}
 8009d9e:	b088      	sub	sp, #32
 8009da0:	af02      	add	r7, sp, #8
 8009da2:	60f8      	str	r0, [r7, #12]
 8009da4:	60b9      	str	r1, [r7, #8]
 8009da6:	603b      	str	r3, [r7, #0]
 8009da8:	4613      	mov	r3, r2
 8009daa:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009db2:	b2db      	uxtb	r3, r3
 8009db4:	2b01      	cmp	r3, #1
 8009db6:	d001      	beq.n	8009dbc <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8009db8:	2302      	movs	r3, #2
 8009dba:	e104      	b.n	8009fc6 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	685b      	ldr	r3, [r3, #4]
 8009dc0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009dc4:	d112      	bne.n	8009dec <HAL_SPI_Receive+0x50>
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	689b      	ldr	r3, [r3, #8]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d10e      	bne.n	8009dec <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	2204      	movs	r2, #4
 8009dd2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8009dd6:	88fa      	ldrh	r2, [r7, #6]
 8009dd8:	683b      	ldr	r3, [r7, #0]
 8009dda:	9300      	str	r3, [sp, #0]
 8009ddc:	4613      	mov	r3, r2
 8009dde:	68ba      	ldr	r2, [r7, #8]
 8009de0:	68b9      	ldr	r1, [r7, #8]
 8009de2:	68f8      	ldr	r0, [r7, #12]
 8009de4:	f000 f8f3 	bl	8009fce <HAL_SPI_TransmitReceive>
 8009de8:	4603      	mov	r3, r0
 8009dea:	e0ec      	b.n	8009fc6 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009dec:	f7fb fdba 	bl	8005964 <HAL_GetTick>
 8009df0:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8009df2:	68bb      	ldr	r3, [r7, #8]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d002      	beq.n	8009dfe <HAL_SPI_Receive+0x62>
 8009df8:	88fb      	ldrh	r3, [r7, #6]
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d101      	bne.n	8009e02 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8009dfe:	2301      	movs	r3, #1
 8009e00:	e0e1      	b.n	8009fc6 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009e08:	2b01      	cmp	r3, #1
 8009e0a:	d101      	bne.n	8009e10 <HAL_SPI_Receive+0x74>
 8009e0c:	2302      	movs	r3, #2
 8009e0e:	e0da      	b.n	8009fc6 <HAL_SPI_Receive+0x22a>
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	2201      	movs	r2, #1
 8009e14:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	2204      	movs	r2, #4
 8009e1c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	2200      	movs	r2, #0
 8009e24:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	68ba      	ldr	r2, [r7, #8]
 8009e2a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	88fa      	ldrh	r2, [r7, #6]
 8009e30:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	88fa      	ldrh	r2, [r7, #6]
 8009e36:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	2200      	movs	r2, #0
 8009e3c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	2200      	movs	r2, #0
 8009e42:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	2200      	movs	r2, #0
 8009e48:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	2200      	movs	r2, #0
 8009e4e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	2200      	movs	r2, #0
 8009e54:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	689b      	ldr	r3, [r3, #8]
 8009e5a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009e5e:	d10f      	bne.n	8009e80 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	681a      	ldr	r2, [r3, #0]
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009e6e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	681a      	ldr	r2, [r3, #0]
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009e7e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e8a:	2b40      	cmp	r3, #64	@ 0x40
 8009e8c:	d007      	beq.n	8009e9e <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	681a      	ldr	r2, [r3, #0]
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009e9c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	68db      	ldr	r3, [r3, #12]
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d170      	bne.n	8009f88 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8009ea6:	e035      	b.n	8009f14 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	689b      	ldr	r3, [r3, #8]
 8009eae:	f003 0301 	and.w	r3, r3, #1
 8009eb2:	2b01      	cmp	r3, #1
 8009eb4:	d115      	bne.n	8009ee2 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	f103 020c 	add.w	r2, r3, #12
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ec2:	7812      	ldrb	r2, [r2, #0]
 8009ec4:	b2d2      	uxtb	r2, r2
 8009ec6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ecc:	1c5a      	adds	r2, r3, #1
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009ed6:	b29b      	uxth	r3, r3
 8009ed8:	3b01      	subs	r3, #1
 8009eda:	b29a      	uxth	r2, r3
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009ee0:	e018      	b.n	8009f14 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009ee2:	f7fb fd3f 	bl	8005964 <HAL_GetTick>
 8009ee6:	4602      	mov	r2, r0
 8009ee8:	697b      	ldr	r3, [r7, #20]
 8009eea:	1ad3      	subs	r3, r2, r3
 8009eec:	683a      	ldr	r2, [r7, #0]
 8009eee:	429a      	cmp	r2, r3
 8009ef0:	d803      	bhi.n	8009efa <HAL_SPI_Receive+0x15e>
 8009ef2:	683b      	ldr	r3, [r7, #0]
 8009ef4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ef8:	d102      	bne.n	8009f00 <HAL_SPI_Receive+0x164>
 8009efa:	683b      	ldr	r3, [r7, #0]
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d109      	bne.n	8009f14 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	2201      	movs	r2, #1
 8009f04:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	2200      	movs	r2, #0
 8009f0c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009f10:	2303      	movs	r3, #3
 8009f12:	e058      	b.n	8009fc6 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009f18:	b29b      	uxth	r3, r3
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d1c4      	bne.n	8009ea8 <HAL_SPI_Receive+0x10c>
 8009f1e:	e038      	b.n	8009f92 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	689b      	ldr	r3, [r3, #8]
 8009f26:	f003 0301 	and.w	r3, r3, #1
 8009f2a:	2b01      	cmp	r3, #1
 8009f2c:	d113      	bne.n	8009f56 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	68da      	ldr	r2, [r3, #12]
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f38:	b292      	uxth	r2, r2
 8009f3a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f40:	1c9a      	adds	r2, r3, #2
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009f4a:	b29b      	uxth	r3, r3
 8009f4c:	3b01      	subs	r3, #1
 8009f4e:	b29a      	uxth	r2, r3
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009f54:	e018      	b.n	8009f88 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009f56:	f7fb fd05 	bl	8005964 <HAL_GetTick>
 8009f5a:	4602      	mov	r2, r0
 8009f5c:	697b      	ldr	r3, [r7, #20]
 8009f5e:	1ad3      	subs	r3, r2, r3
 8009f60:	683a      	ldr	r2, [r7, #0]
 8009f62:	429a      	cmp	r2, r3
 8009f64:	d803      	bhi.n	8009f6e <HAL_SPI_Receive+0x1d2>
 8009f66:	683b      	ldr	r3, [r7, #0]
 8009f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f6c:	d102      	bne.n	8009f74 <HAL_SPI_Receive+0x1d8>
 8009f6e:	683b      	ldr	r3, [r7, #0]
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d109      	bne.n	8009f88 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	2201      	movs	r2, #1
 8009f78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	2200      	movs	r2, #0
 8009f80:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009f84:	2303      	movs	r3, #3
 8009f86:	e01e      	b.n	8009fc6 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009f8c:	b29b      	uxth	r3, r3
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d1c6      	bne.n	8009f20 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009f92:	697a      	ldr	r2, [r7, #20]
 8009f94:	6839      	ldr	r1, [r7, #0]
 8009f96:	68f8      	ldr	r0, [r7, #12]
 8009f98:	f000 fa4a 	bl	800a430 <SPI_EndRxTransaction>
 8009f9c:	4603      	mov	r3, r0
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d002      	beq.n	8009fa8 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	2220      	movs	r2, #32
 8009fa6:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	2201      	movs	r2, #1
 8009fac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	2200      	movs	r2, #0
 8009fb4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d001      	beq.n	8009fc4 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8009fc0:	2301      	movs	r3, #1
 8009fc2:	e000      	b.n	8009fc6 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8009fc4:	2300      	movs	r3, #0
  }
}
 8009fc6:	4618      	mov	r0, r3
 8009fc8:	3718      	adds	r7, #24
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	bd80      	pop	{r7, pc}

08009fce <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009fce:	b580      	push	{r7, lr}
 8009fd0:	b08a      	sub	sp, #40	@ 0x28
 8009fd2:	af00      	add	r7, sp, #0
 8009fd4:	60f8      	str	r0, [r7, #12]
 8009fd6:	60b9      	str	r1, [r7, #8]
 8009fd8:	607a      	str	r2, [r7, #4]
 8009fda:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009fdc:	2301      	movs	r3, #1
 8009fde:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009fe0:	f7fb fcc0 	bl	8005964 <HAL_GetTick>
 8009fe4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009fec:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	685b      	ldr	r3, [r3, #4]
 8009ff2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8009ff4:	887b      	ldrh	r3, [r7, #2]
 8009ff6:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009ff8:	7ffb      	ldrb	r3, [r7, #31]
 8009ffa:	2b01      	cmp	r3, #1
 8009ffc:	d00c      	beq.n	800a018 <HAL_SPI_TransmitReceive+0x4a>
 8009ffe:	69bb      	ldr	r3, [r7, #24]
 800a000:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a004:	d106      	bne.n	800a014 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	689b      	ldr	r3, [r3, #8]
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d102      	bne.n	800a014 <HAL_SPI_TransmitReceive+0x46>
 800a00e:	7ffb      	ldrb	r3, [r7, #31]
 800a010:	2b04      	cmp	r3, #4
 800a012:	d001      	beq.n	800a018 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800a014:	2302      	movs	r3, #2
 800a016:	e17f      	b.n	800a318 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a018:	68bb      	ldr	r3, [r7, #8]
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d005      	beq.n	800a02a <HAL_SPI_TransmitReceive+0x5c>
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d002      	beq.n	800a02a <HAL_SPI_TransmitReceive+0x5c>
 800a024:	887b      	ldrh	r3, [r7, #2]
 800a026:	2b00      	cmp	r3, #0
 800a028:	d101      	bne.n	800a02e <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800a02a:	2301      	movs	r3, #1
 800a02c:	e174      	b.n	800a318 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800a034:	2b01      	cmp	r3, #1
 800a036:	d101      	bne.n	800a03c <HAL_SPI_TransmitReceive+0x6e>
 800a038:	2302      	movs	r3, #2
 800a03a:	e16d      	b.n	800a318 <HAL_SPI_TransmitReceive+0x34a>
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	2201      	movs	r2, #1
 800a040:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a04a:	b2db      	uxtb	r3, r3
 800a04c:	2b04      	cmp	r3, #4
 800a04e:	d003      	beq.n	800a058 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	2205      	movs	r2, #5
 800a054:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	2200      	movs	r2, #0
 800a05c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	687a      	ldr	r2, [r7, #4]
 800a062:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	887a      	ldrh	r2, [r7, #2]
 800a068:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	887a      	ldrh	r2, [r7, #2]
 800a06e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	68ba      	ldr	r2, [r7, #8]
 800a074:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	887a      	ldrh	r2, [r7, #2]
 800a07a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	887a      	ldrh	r2, [r7, #2]
 800a080:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	2200      	movs	r2, #0
 800a086:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	2200      	movs	r2, #0
 800a08c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a098:	2b40      	cmp	r3, #64	@ 0x40
 800a09a:	d007      	beq.n	800a0ac <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	681a      	ldr	r2, [r3, #0]
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a0aa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	68db      	ldr	r3, [r3, #12]
 800a0b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a0b4:	d17e      	bne.n	800a1b4 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	685b      	ldr	r3, [r3, #4]
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d002      	beq.n	800a0c4 <HAL_SPI_TransmitReceive+0xf6>
 800a0be:	8afb      	ldrh	r3, [r7, #22]
 800a0c0:	2b01      	cmp	r3, #1
 800a0c2:	d16c      	bne.n	800a19e <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a0c8:	881a      	ldrh	r2, [r3, #0]
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a0d4:	1c9a      	adds	r2, r3, #2
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a0de:	b29b      	uxth	r3, r3
 800a0e0:	3b01      	subs	r3, #1
 800a0e2:	b29a      	uxth	r2, r3
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a0e8:	e059      	b.n	800a19e <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	689b      	ldr	r3, [r3, #8]
 800a0f0:	f003 0302 	and.w	r3, r3, #2
 800a0f4:	2b02      	cmp	r3, #2
 800a0f6:	d11b      	bne.n	800a130 <HAL_SPI_TransmitReceive+0x162>
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a0fc:	b29b      	uxth	r3, r3
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d016      	beq.n	800a130 <HAL_SPI_TransmitReceive+0x162>
 800a102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a104:	2b01      	cmp	r3, #1
 800a106:	d113      	bne.n	800a130 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a10c:	881a      	ldrh	r2, [r3, #0]
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a118:	1c9a      	adds	r2, r3, #2
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a122:	b29b      	uxth	r3, r3
 800a124:	3b01      	subs	r3, #1
 800a126:	b29a      	uxth	r2, r3
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a12c:	2300      	movs	r3, #0
 800a12e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	689b      	ldr	r3, [r3, #8]
 800a136:	f003 0301 	and.w	r3, r3, #1
 800a13a:	2b01      	cmp	r3, #1
 800a13c:	d119      	bne.n	800a172 <HAL_SPI_TransmitReceive+0x1a4>
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a142:	b29b      	uxth	r3, r3
 800a144:	2b00      	cmp	r3, #0
 800a146:	d014      	beq.n	800a172 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	68da      	ldr	r2, [r3, #12]
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a152:	b292      	uxth	r2, r2
 800a154:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a15a:	1c9a      	adds	r2, r3, #2
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a164:	b29b      	uxth	r3, r3
 800a166:	3b01      	subs	r3, #1
 800a168:	b29a      	uxth	r2, r3
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a16e:	2301      	movs	r3, #1
 800a170:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a172:	f7fb fbf7 	bl	8005964 <HAL_GetTick>
 800a176:	4602      	mov	r2, r0
 800a178:	6a3b      	ldr	r3, [r7, #32]
 800a17a:	1ad3      	subs	r3, r2, r3
 800a17c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a17e:	429a      	cmp	r2, r3
 800a180:	d80d      	bhi.n	800a19e <HAL_SPI_TransmitReceive+0x1d0>
 800a182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a184:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a188:	d009      	beq.n	800a19e <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	2201      	movs	r2, #1
 800a18e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	2200      	movs	r2, #0
 800a196:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800a19a:	2303      	movs	r3, #3
 800a19c:	e0bc      	b.n	800a318 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a1a2:	b29b      	uxth	r3, r3
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d1a0      	bne.n	800a0ea <HAL_SPI_TransmitReceive+0x11c>
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a1ac:	b29b      	uxth	r3, r3
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d19b      	bne.n	800a0ea <HAL_SPI_TransmitReceive+0x11c>
 800a1b2:	e082      	b.n	800a2ba <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	685b      	ldr	r3, [r3, #4]
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d002      	beq.n	800a1c2 <HAL_SPI_TransmitReceive+0x1f4>
 800a1bc:	8afb      	ldrh	r3, [r7, #22]
 800a1be:	2b01      	cmp	r3, #1
 800a1c0:	d171      	bne.n	800a2a6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	330c      	adds	r3, #12
 800a1cc:	7812      	ldrb	r2, [r2, #0]
 800a1ce:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1d4:	1c5a      	adds	r2, r3, #1
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a1de:	b29b      	uxth	r3, r3
 800a1e0:	3b01      	subs	r3, #1
 800a1e2:	b29a      	uxth	r2, r3
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a1e8:	e05d      	b.n	800a2a6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	689b      	ldr	r3, [r3, #8]
 800a1f0:	f003 0302 	and.w	r3, r3, #2
 800a1f4:	2b02      	cmp	r3, #2
 800a1f6:	d11c      	bne.n	800a232 <HAL_SPI_TransmitReceive+0x264>
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a1fc:	b29b      	uxth	r3, r3
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d017      	beq.n	800a232 <HAL_SPI_TransmitReceive+0x264>
 800a202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a204:	2b01      	cmp	r3, #1
 800a206:	d114      	bne.n	800a232 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	330c      	adds	r3, #12
 800a212:	7812      	ldrb	r2, [r2, #0]
 800a214:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a21a:	1c5a      	adds	r2, r3, #1
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a224:	b29b      	uxth	r3, r3
 800a226:	3b01      	subs	r3, #1
 800a228:	b29a      	uxth	r2, r3
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a22e:	2300      	movs	r3, #0
 800a230:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	689b      	ldr	r3, [r3, #8]
 800a238:	f003 0301 	and.w	r3, r3, #1
 800a23c:	2b01      	cmp	r3, #1
 800a23e:	d119      	bne.n	800a274 <HAL_SPI_TransmitReceive+0x2a6>
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a244:	b29b      	uxth	r3, r3
 800a246:	2b00      	cmp	r3, #0
 800a248:	d014      	beq.n	800a274 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	68da      	ldr	r2, [r3, #12]
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a254:	b2d2      	uxtb	r2, r2
 800a256:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a25c:	1c5a      	adds	r2, r3, #1
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a266:	b29b      	uxth	r3, r3
 800a268:	3b01      	subs	r3, #1
 800a26a:	b29a      	uxth	r2, r3
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a270:	2301      	movs	r3, #1
 800a272:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a274:	f7fb fb76 	bl	8005964 <HAL_GetTick>
 800a278:	4602      	mov	r2, r0
 800a27a:	6a3b      	ldr	r3, [r7, #32]
 800a27c:	1ad3      	subs	r3, r2, r3
 800a27e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a280:	429a      	cmp	r2, r3
 800a282:	d803      	bhi.n	800a28c <HAL_SPI_TransmitReceive+0x2be>
 800a284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a28a:	d102      	bne.n	800a292 <HAL_SPI_TransmitReceive+0x2c4>
 800a28c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d109      	bne.n	800a2a6 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	2201      	movs	r2, #1
 800a296:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	2200      	movs	r2, #0
 800a29e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800a2a2:	2303      	movs	r3, #3
 800a2a4:	e038      	b.n	800a318 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a2aa:	b29b      	uxth	r3, r3
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d19c      	bne.n	800a1ea <HAL_SPI_TransmitReceive+0x21c>
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a2b4:	b29b      	uxth	r3, r3
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d197      	bne.n	800a1ea <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a2ba:	6a3a      	ldr	r2, [r7, #32]
 800a2bc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a2be:	68f8      	ldr	r0, [r7, #12]
 800a2c0:	f000 f908 	bl	800a4d4 <SPI_EndRxTxTransaction>
 800a2c4:	4603      	mov	r3, r0
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d008      	beq.n	800a2dc <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	2220      	movs	r2, #32
 800a2ce:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	2200      	movs	r2, #0
 800a2d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800a2d8:	2301      	movs	r3, #1
 800a2da:	e01d      	b.n	800a318 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	689b      	ldr	r3, [r3, #8]
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d10a      	bne.n	800a2fa <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a2e4:	2300      	movs	r3, #0
 800a2e6:	613b      	str	r3, [r7, #16]
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	68db      	ldr	r3, [r3, #12]
 800a2ee:	613b      	str	r3, [r7, #16]
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	689b      	ldr	r3, [r3, #8]
 800a2f6:	613b      	str	r3, [r7, #16]
 800a2f8:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	2201      	movs	r2, #1
 800a2fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	2200      	movs	r2, #0
 800a306:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d001      	beq.n	800a316 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800a312:	2301      	movs	r3, #1
 800a314:	e000      	b.n	800a318 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800a316:	2300      	movs	r3, #0
  }
}
 800a318:	4618      	mov	r0, r3
 800a31a:	3728      	adds	r7, #40	@ 0x28
 800a31c:	46bd      	mov	sp, r7
 800a31e:	bd80      	pop	{r7, pc}

0800a320 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a320:	b580      	push	{r7, lr}
 800a322:	b088      	sub	sp, #32
 800a324:	af00      	add	r7, sp, #0
 800a326:	60f8      	str	r0, [r7, #12]
 800a328:	60b9      	str	r1, [r7, #8]
 800a32a:	603b      	str	r3, [r7, #0]
 800a32c:	4613      	mov	r3, r2
 800a32e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a330:	f7fb fb18 	bl	8005964 <HAL_GetTick>
 800a334:	4602      	mov	r2, r0
 800a336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a338:	1a9b      	subs	r3, r3, r2
 800a33a:	683a      	ldr	r2, [r7, #0]
 800a33c:	4413      	add	r3, r2
 800a33e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a340:	f7fb fb10 	bl	8005964 <HAL_GetTick>
 800a344:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a346:	4b39      	ldr	r3, [pc, #228]	@ (800a42c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	015b      	lsls	r3, r3, #5
 800a34c:	0d1b      	lsrs	r3, r3, #20
 800a34e:	69fa      	ldr	r2, [r7, #28]
 800a350:	fb02 f303 	mul.w	r3, r2, r3
 800a354:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a356:	e054      	b.n	800a402 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a358:	683b      	ldr	r3, [r7, #0]
 800a35a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a35e:	d050      	beq.n	800a402 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a360:	f7fb fb00 	bl	8005964 <HAL_GetTick>
 800a364:	4602      	mov	r2, r0
 800a366:	69bb      	ldr	r3, [r7, #24]
 800a368:	1ad3      	subs	r3, r2, r3
 800a36a:	69fa      	ldr	r2, [r7, #28]
 800a36c:	429a      	cmp	r2, r3
 800a36e:	d902      	bls.n	800a376 <SPI_WaitFlagStateUntilTimeout+0x56>
 800a370:	69fb      	ldr	r3, [r7, #28]
 800a372:	2b00      	cmp	r3, #0
 800a374:	d13d      	bne.n	800a3f2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	685a      	ldr	r2, [r3, #4]
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a384:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	685b      	ldr	r3, [r3, #4]
 800a38a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a38e:	d111      	bne.n	800a3b4 <SPI_WaitFlagStateUntilTimeout+0x94>
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	689b      	ldr	r3, [r3, #8]
 800a394:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a398:	d004      	beq.n	800a3a4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	689b      	ldr	r3, [r3, #8]
 800a39e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a3a2:	d107      	bne.n	800a3b4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	681a      	ldr	r2, [r3, #0]
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a3b2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a3bc:	d10f      	bne.n	800a3de <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	681a      	ldr	r2, [r3, #0]
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a3cc:	601a      	str	r2, [r3, #0]
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	681a      	ldr	r2, [r3, #0]
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a3dc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	2201      	movs	r2, #1
 800a3e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	2200      	movs	r2, #0
 800a3ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800a3ee:	2303      	movs	r3, #3
 800a3f0:	e017      	b.n	800a422 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a3f2:	697b      	ldr	r3, [r7, #20]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d101      	bne.n	800a3fc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800a3f8:	2300      	movs	r3, #0
 800a3fa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a3fc:	697b      	ldr	r3, [r7, #20]
 800a3fe:	3b01      	subs	r3, #1
 800a400:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	689a      	ldr	r2, [r3, #8]
 800a408:	68bb      	ldr	r3, [r7, #8]
 800a40a:	4013      	ands	r3, r2
 800a40c:	68ba      	ldr	r2, [r7, #8]
 800a40e:	429a      	cmp	r2, r3
 800a410:	bf0c      	ite	eq
 800a412:	2301      	moveq	r3, #1
 800a414:	2300      	movne	r3, #0
 800a416:	b2db      	uxtb	r3, r3
 800a418:	461a      	mov	r2, r3
 800a41a:	79fb      	ldrb	r3, [r7, #7]
 800a41c:	429a      	cmp	r2, r3
 800a41e:	d19b      	bne.n	800a358 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a420:	2300      	movs	r3, #0
}
 800a422:	4618      	mov	r0, r3
 800a424:	3720      	adds	r7, #32
 800a426:	46bd      	mov	sp, r7
 800a428:	bd80      	pop	{r7, pc}
 800a42a:	bf00      	nop
 800a42c:	2000002c 	.word	0x2000002c

0800a430 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800a430:	b580      	push	{r7, lr}
 800a432:	b086      	sub	sp, #24
 800a434:	af02      	add	r7, sp, #8
 800a436:	60f8      	str	r0, [r7, #12]
 800a438:	60b9      	str	r1, [r7, #8]
 800a43a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	685b      	ldr	r3, [r3, #4]
 800a440:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a444:	d111      	bne.n	800a46a <SPI_EndRxTransaction+0x3a>
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	689b      	ldr	r3, [r3, #8]
 800a44a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a44e:	d004      	beq.n	800a45a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	689b      	ldr	r3, [r3, #8]
 800a454:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a458:	d107      	bne.n	800a46a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	681a      	ldr	r2, [r3, #0]
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a468:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	685b      	ldr	r3, [r3, #4]
 800a46e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a472:	d117      	bne.n	800a4a4 <SPI_EndRxTransaction+0x74>
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	689b      	ldr	r3, [r3, #8]
 800a478:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a47c:	d112      	bne.n	800a4a4 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	9300      	str	r3, [sp, #0]
 800a482:	68bb      	ldr	r3, [r7, #8]
 800a484:	2200      	movs	r2, #0
 800a486:	2101      	movs	r1, #1
 800a488:	68f8      	ldr	r0, [r7, #12]
 800a48a:	f7ff ff49 	bl	800a320 <SPI_WaitFlagStateUntilTimeout>
 800a48e:	4603      	mov	r3, r0
 800a490:	2b00      	cmp	r3, #0
 800a492:	d01a      	beq.n	800a4ca <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a498:	f043 0220 	orr.w	r2, r3, #32
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800a4a0:	2303      	movs	r3, #3
 800a4a2:	e013      	b.n	800a4cc <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	9300      	str	r3, [sp, #0]
 800a4a8:	68bb      	ldr	r3, [r7, #8]
 800a4aa:	2200      	movs	r2, #0
 800a4ac:	2180      	movs	r1, #128	@ 0x80
 800a4ae:	68f8      	ldr	r0, [r7, #12]
 800a4b0:	f7ff ff36 	bl	800a320 <SPI_WaitFlagStateUntilTimeout>
 800a4b4:	4603      	mov	r3, r0
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d007      	beq.n	800a4ca <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4be:	f043 0220 	orr.w	r2, r3, #32
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800a4c6:	2303      	movs	r3, #3
 800a4c8:	e000      	b.n	800a4cc <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800a4ca:	2300      	movs	r3, #0
}
 800a4cc:	4618      	mov	r0, r3
 800a4ce:	3710      	adds	r7, #16
 800a4d0:	46bd      	mov	sp, r7
 800a4d2:	bd80      	pop	{r7, pc}

0800a4d4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a4d4:	b580      	push	{r7, lr}
 800a4d6:	b086      	sub	sp, #24
 800a4d8:	af02      	add	r7, sp, #8
 800a4da:	60f8      	str	r0, [r7, #12]
 800a4dc:	60b9      	str	r1, [r7, #8]
 800a4de:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	9300      	str	r3, [sp, #0]
 800a4e4:	68bb      	ldr	r3, [r7, #8]
 800a4e6:	2201      	movs	r2, #1
 800a4e8:	2102      	movs	r1, #2
 800a4ea:	68f8      	ldr	r0, [r7, #12]
 800a4ec:	f7ff ff18 	bl	800a320 <SPI_WaitFlagStateUntilTimeout>
 800a4f0:	4603      	mov	r3, r0
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d007      	beq.n	800a506 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4fa:	f043 0220 	orr.w	r2, r3, #32
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800a502:	2303      	movs	r3, #3
 800a504:	e013      	b.n	800a52e <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	9300      	str	r3, [sp, #0]
 800a50a:	68bb      	ldr	r3, [r7, #8]
 800a50c:	2200      	movs	r2, #0
 800a50e:	2180      	movs	r1, #128	@ 0x80
 800a510:	68f8      	ldr	r0, [r7, #12]
 800a512:	f7ff ff05 	bl	800a320 <SPI_WaitFlagStateUntilTimeout>
 800a516:	4603      	mov	r3, r0
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d007      	beq.n	800a52c <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a520:	f043 0220 	orr.w	r2, r3, #32
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800a528:	2303      	movs	r3, #3
 800a52a:	e000      	b.n	800a52e <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 800a52c:	2300      	movs	r3, #0
}
 800a52e:	4618      	mov	r0, r3
 800a530:	3710      	adds	r7, #16
 800a532:	46bd      	mov	sp, r7
 800a534:	bd80      	pop	{r7, pc}

0800a536 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a536:	b580      	push	{r7, lr}
 800a538:	b082      	sub	sp, #8
 800a53a:	af00      	add	r7, sp, #0
 800a53c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	2b00      	cmp	r3, #0
 800a542:	d101      	bne.n	800a548 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a544:	2301      	movs	r3, #1
 800a546:	e041      	b.n	800a5cc <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a54e:	b2db      	uxtb	r3, r3
 800a550:	2b00      	cmp	r3, #0
 800a552:	d106      	bne.n	800a562 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	2200      	movs	r2, #0
 800a558:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a55c:	6878      	ldr	r0, [r7, #4]
 800a55e:	f7fa f9d1 	bl	8004904 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	2202      	movs	r2, #2
 800a566:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681a      	ldr	r2, [r3, #0]
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	3304      	adds	r3, #4
 800a572:	4619      	mov	r1, r3
 800a574:	4610      	mov	r0, r2
 800a576:	f000 f93f 	bl	800a7f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	2201      	movs	r2, #1
 800a57e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	2201      	movs	r2, #1
 800a586:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	2201      	movs	r2, #1
 800a58e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	2201      	movs	r2, #1
 800a596:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	2201      	movs	r2, #1
 800a59e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	2201      	movs	r2, #1
 800a5a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	2201      	movs	r2, #1
 800a5ae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	2201      	movs	r2, #1
 800a5b6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	2201      	movs	r2, #1
 800a5be:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	2201      	movs	r2, #1
 800a5c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a5ca:	2300      	movs	r3, #0
}
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	3708      	adds	r7, #8
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	bd80      	pop	{r7, pc}

0800a5d4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800a5d4:	b480      	push	{r7}
 800a5d6:	b085      	sub	sp, #20
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a5e2:	b2db      	uxtb	r3, r3
 800a5e4:	2b01      	cmp	r3, #1
 800a5e6:	d001      	beq.n	800a5ec <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800a5e8:	2301      	movs	r3, #1
 800a5ea:	e032      	b.n	800a652 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	2202      	movs	r2, #2
 800a5f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	4a18      	ldr	r2, [pc, #96]	@ (800a65c <HAL_TIM_Base_Start+0x88>)
 800a5fa:	4293      	cmp	r3, r2
 800a5fc:	d00e      	beq.n	800a61c <HAL_TIM_Base_Start+0x48>
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a606:	d009      	beq.n	800a61c <HAL_TIM_Base_Start+0x48>
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	4a14      	ldr	r2, [pc, #80]	@ (800a660 <HAL_TIM_Base_Start+0x8c>)
 800a60e:	4293      	cmp	r3, r2
 800a610:	d004      	beq.n	800a61c <HAL_TIM_Base_Start+0x48>
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	4a13      	ldr	r2, [pc, #76]	@ (800a664 <HAL_TIM_Base_Start+0x90>)
 800a618:	4293      	cmp	r3, r2
 800a61a:	d111      	bne.n	800a640 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	689b      	ldr	r3, [r3, #8]
 800a622:	f003 0307 	and.w	r3, r3, #7
 800a626:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	2b06      	cmp	r3, #6
 800a62c:	d010      	beq.n	800a650 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	681a      	ldr	r2, [r3, #0]
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	f042 0201 	orr.w	r2, r2, #1
 800a63c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a63e:	e007      	b.n	800a650 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	681a      	ldr	r2, [r3, #0]
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	f042 0201 	orr.w	r2, r2, #1
 800a64e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a650:	2300      	movs	r3, #0
}
 800a652:	4618      	mov	r0, r3
 800a654:	3714      	adds	r7, #20
 800a656:	46bd      	mov	sp, r7
 800a658:	bc80      	pop	{r7}
 800a65a:	4770      	bx	lr
 800a65c:	40012c00 	.word	0x40012c00
 800a660:	40000400 	.word	0x40000400
 800a664:	40000800 	.word	0x40000800

0800a668 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a668:	b580      	push	{r7, lr}
 800a66a:	b084      	sub	sp, #16
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	6078      	str	r0, [r7, #4]
 800a670:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a672:	2300      	movs	r3, #0
 800a674:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a67c:	2b01      	cmp	r3, #1
 800a67e:	d101      	bne.n	800a684 <HAL_TIM_ConfigClockSource+0x1c>
 800a680:	2302      	movs	r3, #2
 800a682:	e0b4      	b.n	800a7ee <HAL_TIM_ConfigClockSource+0x186>
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	2201      	movs	r2, #1
 800a688:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	2202      	movs	r2, #2
 800a690:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	689b      	ldr	r3, [r3, #8]
 800a69a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a69c:	68bb      	ldr	r3, [r7, #8]
 800a69e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800a6a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a6a4:	68bb      	ldr	r3, [r7, #8]
 800a6a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a6aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	68ba      	ldr	r2, [r7, #8]
 800a6b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a6b4:	683b      	ldr	r3, [r7, #0]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a6bc:	d03e      	beq.n	800a73c <HAL_TIM_ConfigClockSource+0xd4>
 800a6be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a6c2:	f200 8087 	bhi.w	800a7d4 <HAL_TIM_ConfigClockSource+0x16c>
 800a6c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a6ca:	f000 8086 	beq.w	800a7da <HAL_TIM_ConfigClockSource+0x172>
 800a6ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a6d2:	d87f      	bhi.n	800a7d4 <HAL_TIM_ConfigClockSource+0x16c>
 800a6d4:	2b70      	cmp	r3, #112	@ 0x70
 800a6d6:	d01a      	beq.n	800a70e <HAL_TIM_ConfigClockSource+0xa6>
 800a6d8:	2b70      	cmp	r3, #112	@ 0x70
 800a6da:	d87b      	bhi.n	800a7d4 <HAL_TIM_ConfigClockSource+0x16c>
 800a6dc:	2b60      	cmp	r3, #96	@ 0x60
 800a6de:	d050      	beq.n	800a782 <HAL_TIM_ConfigClockSource+0x11a>
 800a6e0:	2b60      	cmp	r3, #96	@ 0x60
 800a6e2:	d877      	bhi.n	800a7d4 <HAL_TIM_ConfigClockSource+0x16c>
 800a6e4:	2b50      	cmp	r3, #80	@ 0x50
 800a6e6:	d03c      	beq.n	800a762 <HAL_TIM_ConfigClockSource+0xfa>
 800a6e8:	2b50      	cmp	r3, #80	@ 0x50
 800a6ea:	d873      	bhi.n	800a7d4 <HAL_TIM_ConfigClockSource+0x16c>
 800a6ec:	2b40      	cmp	r3, #64	@ 0x40
 800a6ee:	d058      	beq.n	800a7a2 <HAL_TIM_ConfigClockSource+0x13a>
 800a6f0:	2b40      	cmp	r3, #64	@ 0x40
 800a6f2:	d86f      	bhi.n	800a7d4 <HAL_TIM_ConfigClockSource+0x16c>
 800a6f4:	2b30      	cmp	r3, #48	@ 0x30
 800a6f6:	d064      	beq.n	800a7c2 <HAL_TIM_ConfigClockSource+0x15a>
 800a6f8:	2b30      	cmp	r3, #48	@ 0x30
 800a6fa:	d86b      	bhi.n	800a7d4 <HAL_TIM_ConfigClockSource+0x16c>
 800a6fc:	2b20      	cmp	r3, #32
 800a6fe:	d060      	beq.n	800a7c2 <HAL_TIM_ConfigClockSource+0x15a>
 800a700:	2b20      	cmp	r3, #32
 800a702:	d867      	bhi.n	800a7d4 <HAL_TIM_ConfigClockSource+0x16c>
 800a704:	2b00      	cmp	r3, #0
 800a706:	d05c      	beq.n	800a7c2 <HAL_TIM_ConfigClockSource+0x15a>
 800a708:	2b10      	cmp	r3, #16
 800a70a:	d05a      	beq.n	800a7c2 <HAL_TIM_ConfigClockSource+0x15a>
 800a70c:	e062      	b.n	800a7d4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a712:	683b      	ldr	r3, [r7, #0]
 800a714:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a716:	683b      	ldr	r3, [r7, #0]
 800a718:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a71a:	683b      	ldr	r3, [r7, #0]
 800a71c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a71e:	f000 f950 	bl	800a9c2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	689b      	ldr	r3, [r3, #8]
 800a728:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a72a:	68bb      	ldr	r3, [r7, #8]
 800a72c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a730:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	68ba      	ldr	r2, [r7, #8]
 800a738:	609a      	str	r2, [r3, #8]
      break;
 800a73a:	e04f      	b.n	800a7dc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a740:	683b      	ldr	r3, [r7, #0]
 800a742:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a744:	683b      	ldr	r3, [r7, #0]
 800a746:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a748:	683b      	ldr	r3, [r7, #0]
 800a74a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a74c:	f000 f939 	bl	800a9c2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	689a      	ldr	r2, [r3, #8]
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a75e:	609a      	str	r2, [r3, #8]
      break;
 800a760:	e03c      	b.n	800a7dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a766:	683b      	ldr	r3, [r7, #0]
 800a768:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a76a:	683b      	ldr	r3, [r7, #0]
 800a76c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a76e:	461a      	mov	r2, r3
 800a770:	f000 f8b0 	bl	800a8d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	2150      	movs	r1, #80	@ 0x50
 800a77a:	4618      	mov	r0, r3
 800a77c:	f000 f907 	bl	800a98e <TIM_ITRx_SetConfig>
      break;
 800a780:	e02c      	b.n	800a7dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a786:	683b      	ldr	r3, [r7, #0]
 800a788:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a78a:	683b      	ldr	r3, [r7, #0]
 800a78c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a78e:	461a      	mov	r2, r3
 800a790:	f000 f8ce 	bl	800a930 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	2160      	movs	r1, #96	@ 0x60
 800a79a:	4618      	mov	r0, r3
 800a79c:	f000 f8f7 	bl	800a98e <TIM_ITRx_SetConfig>
      break;
 800a7a0:	e01c      	b.n	800a7dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a7a6:	683b      	ldr	r3, [r7, #0]
 800a7a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a7aa:	683b      	ldr	r3, [r7, #0]
 800a7ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a7ae:	461a      	mov	r2, r3
 800a7b0:	f000 f890 	bl	800a8d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	2140      	movs	r1, #64	@ 0x40
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	f000 f8e7 	bl	800a98e <TIM_ITRx_SetConfig>
      break;
 800a7c0:	e00c      	b.n	800a7dc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681a      	ldr	r2, [r3, #0]
 800a7c6:	683b      	ldr	r3, [r7, #0]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	4619      	mov	r1, r3
 800a7cc:	4610      	mov	r0, r2
 800a7ce:	f000 f8de 	bl	800a98e <TIM_ITRx_SetConfig>
      break;
 800a7d2:	e003      	b.n	800a7dc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a7d4:	2301      	movs	r3, #1
 800a7d6:	73fb      	strb	r3, [r7, #15]
      break;
 800a7d8:	e000      	b.n	800a7dc <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a7da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	2201      	movs	r2, #1
 800a7e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	2200      	movs	r2, #0
 800a7e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a7ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	3710      	adds	r7, #16
 800a7f2:	46bd      	mov	sp, r7
 800a7f4:	bd80      	pop	{r7, pc}
	...

0800a7f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a7f8:	b480      	push	{r7}
 800a7fa:	b085      	sub	sp, #20
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	6078      	str	r0, [r7, #4]
 800a800:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	4a2f      	ldr	r2, [pc, #188]	@ (800a8c8 <TIM_Base_SetConfig+0xd0>)
 800a80c:	4293      	cmp	r3, r2
 800a80e:	d00b      	beq.n	800a828 <TIM_Base_SetConfig+0x30>
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a816:	d007      	beq.n	800a828 <TIM_Base_SetConfig+0x30>
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	4a2c      	ldr	r2, [pc, #176]	@ (800a8cc <TIM_Base_SetConfig+0xd4>)
 800a81c:	4293      	cmp	r3, r2
 800a81e:	d003      	beq.n	800a828 <TIM_Base_SetConfig+0x30>
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	4a2b      	ldr	r2, [pc, #172]	@ (800a8d0 <TIM_Base_SetConfig+0xd8>)
 800a824:	4293      	cmp	r3, r2
 800a826:	d108      	bne.n	800a83a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a82e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a830:	683b      	ldr	r3, [r7, #0]
 800a832:	685b      	ldr	r3, [r3, #4]
 800a834:	68fa      	ldr	r2, [r7, #12]
 800a836:	4313      	orrs	r3, r2
 800a838:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	4a22      	ldr	r2, [pc, #136]	@ (800a8c8 <TIM_Base_SetConfig+0xd0>)
 800a83e:	4293      	cmp	r3, r2
 800a840:	d00b      	beq.n	800a85a <TIM_Base_SetConfig+0x62>
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a848:	d007      	beq.n	800a85a <TIM_Base_SetConfig+0x62>
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	4a1f      	ldr	r2, [pc, #124]	@ (800a8cc <TIM_Base_SetConfig+0xd4>)
 800a84e:	4293      	cmp	r3, r2
 800a850:	d003      	beq.n	800a85a <TIM_Base_SetConfig+0x62>
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	4a1e      	ldr	r2, [pc, #120]	@ (800a8d0 <TIM_Base_SetConfig+0xd8>)
 800a856:	4293      	cmp	r3, r2
 800a858:	d108      	bne.n	800a86c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a860:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a862:	683b      	ldr	r3, [r7, #0]
 800a864:	68db      	ldr	r3, [r3, #12]
 800a866:	68fa      	ldr	r2, [r7, #12]
 800a868:	4313      	orrs	r3, r2
 800a86a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a872:	683b      	ldr	r3, [r7, #0]
 800a874:	695b      	ldr	r3, [r3, #20]
 800a876:	4313      	orrs	r3, r2
 800a878:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	68fa      	ldr	r2, [r7, #12]
 800a87e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a880:	683b      	ldr	r3, [r7, #0]
 800a882:	689a      	ldr	r2, [r3, #8]
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a888:	683b      	ldr	r3, [r7, #0]
 800a88a:	681a      	ldr	r2, [r3, #0]
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	4a0d      	ldr	r2, [pc, #52]	@ (800a8c8 <TIM_Base_SetConfig+0xd0>)
 800a894:	4293      	cmp	r3, r2
 800a896:	d103      	bne.n	800a8a0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a898:	683b      	ldr	r3, [r7, #0]
 800a89a:	691a      	ldr	r2, [r3, #16]
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	2201      	movs	r2, #1
 800a8a4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	691b      	ldr	r3, [r3, #16]
 800a8aa:	f003 0301 	and.w	r3, r3, #1
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d005      	beq.n	800a8be <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	691b      	ldr	r3, [r3, #16]
 800a8b6:	f023 0201 	bic.w	r2, r3, #1
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	611a      	str	r2, [r3, #16]
  }
}
 800a8be:	bf00      	nop
 800a8c0:	3714      	adds	r7, #20
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	bc80      	pop	{r7}
 800a8c6:	4770      	bx	lr
 800a8c8:	40012c00 	.word	0x40012c00
 800a8cc:	40000400 	.word	0x40000400
 800a8d0:	40000800 	.word	0x40000800

0800a8d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a8d4:	b480      	push	{r7}
 800a8d6:	b087      	sub	sp, #28
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	60f8      	str	r0, [r7, #12]
 800a8dc:	60b9      	str	r1, [r7, #8]
 800a8de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	6a1b      	ldr	r3, [r3, #32]
 800a8e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	6a1b      	ldr	r3, [r3, #32]
 800a8ea:	f023 0201 	bic.w	r2, r3, #1
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	699b      	ldr	r3, [r3, #24]
 800a8f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a8f8:	693b      	ldr	r3, [r7, #16]
 800a8fa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a8fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	011b      	lsls	r3, r3, #4
 800a904:	693a      	ldr	r2, [r7, #16]
 800a906:	4313      	orrs	r3, r2
 800a908:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a90a:	697b      	ldr	r3, [r7, #20]
 800a90c:	f023 030a 	bic.w	r3, r3, #10
 800a910:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a912:	697a      	ldr	r2, [r7, #20]
 800a914:	68bb      	ldr	r3, [r7, #8]
 800a916:	4313      	orrs	r3, r2
 800a918:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	693a      	ldr	r2, [r7, #16]
 800a91e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	697a      	ldr	r2, [r7, #20]
 800a924:	621a      	str	r2, [r3, #32]
}
 800a926:	bf00      	nop
 800a928:	371c      	adds	r7, #28
 800a92a:	46bd      	mov	sp, r7
 800a92c:	bc80      	pop	{r7}
 800a92e:	4770      	bx	lr

0800a930 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a930:	b480      	push	{r7}
 800a932:	b087      	sub	sp, #28
 800a934:	af00      	add	r7, sp, #0
 800a936:	60f8      	str	r0, [r7, #12]
 800a938:	60b9      	str	r1, [r7, #8]
 800a93a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	6a1b      	ldr	r3, [r3, #32]
 800a940:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	6a1b      	ldr	r3, [r3, #32]
 800a946:	f023 0210 	bic.w	r2, r3, #16
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	699b      	ldr	r3, [r3, #24]
 800a952:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a954:	693b      	ldr	r3, [r7, #16]
 800a956:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a95a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	031b      	lsls	r3, r3, #12
 800a960:	693a      	ldr	r2, [r7, #16]
 800a962:	4313      	orrs	r3, r2
 800a964:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a966:	697b      	ldr	r3, [r7, #20]
 800a968:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a96c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a96e:	68bb      	ldr	r3, [r7, #8]
 800a970:	011b      	lsls	r3, r3, #4
 800a972:	697a      	ldr	r2, [r7, #20]
 800a974:	4313      	orrs	r3, r2
 800a976:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	693a      	ldr	r2, [r7, #16]
 800a97c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	697a      	ldr	r2, [r7, #20]
 800a982:	621a      	str	r2, [r3, #32]
}
 800a984:	bf00      	nop
 800a986:	371c      	adds	r7, #28
 800a988:	46bd      	mov	sp, r7
 800a98a:	bc80      	pop	{r7}
 800a98c:	4770      	bx	lr

0800a98e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a98e:	b480      	push	{r7}
 800a990:	b085      	sub	sp, #20
 800a992:	af00      	add	r7, sp, #0
 800a994:	6078      	str	r0, [r7, #4]
 800a996:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	689b      	ldr	r3, [r3, #8]
 800a99c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a9a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a9a6:	683a      	ldr	r2, [r7, #0]
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	4313      	orrs	r3, r2
 800a9ac:	f043 0307 	orr.w	r3, r3, #7
 800a9b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	68fa      	ldr	r2, [r7, #12]
 800a9b6:	609a      	str	r2, [r3, #8]
}
 800a9b8:	bf00      	nop
 800a9ba:	3714      	adds	r7, #20
 800a9bc:	46bd      	mov	sp, r7
 800a9be:	bc80      	pop	{r7}
 800a9c0:	4770      	bx	lr

0800a9c2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a9c2:	b480      	push	{r7}
 800a9c4:	b087      	sub	sp, #28
 800a9c6:	af00      	add	r7, sp, #0
 800a9c8:	60f8      	str	r0, [r7, #12]
 800a9ca:	60b9      	str	r1, [r7, #8]
 800a9cc:	607a      	str	r2, [r7, #4]
 800a9ce:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	689b      	ldr	r3, [r3, #8]
 800a9d4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a9d6:	697b      	ldr	r3, [r7, #20]
 800a9d8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a9dc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a9de:	683b      	ldr	r3, [r7, #0]
 800a9e0:	021a      	lsls	r2, r3, #8
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	431a      	orrs	r2, r3
 800a9e6:	68bb      	ldr	r3, [r7, #8]
 800a9e8:	4313      	orrs	r3, r2
 800a9ea:	697a      	ldr	r2, [r7, #20]
 800a9ec:	4313      	orrs	r3, r2
 800a9ee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	697a      	ldr	r2, [r7, #20]
 800a9f4:	609a      	str	r2, [r3, #8]
}
 800a9f6:	bf00      	nop
 800a9f8:	371c      	adds	r7, #28
 800a9fa:	46bd      	mov	sp, r7
 800a9fc:	bc80      	pop	{r7}
 800a9fe:	4770      	bx	lr

0800aa00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800aa00:	b480      	push	{r7}
 800aa02:	b085      	sub	sp, #20
 800aa04:	af00      	add	r7, sp, #0
 800aa06:	6078      	str	r0, [r7, #4]
 800aa08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800aa10:	2b01      	cmp	r3, #1
 800aa12:	d101      	bne.n	800aa18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800aa14:	2302      	movs	r3, #2
 800aa16:	e046      	b.n	800aaa6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	2201      	movs	r2, #1
 800aa1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	2202      	movs	r2, #2
 800aa24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	685b      	ldr	r3, [r3, #4]
 800aa2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	689b      	ldr	r3, [r3, #8]
 800aa36:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa3e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800aa40:	683b      	ldr	r3, [r7, #0]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	68fa      	ldr	r2, [r7, #12]
 800aa46:	4313      	orrs	r3, r2
 800aa48:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	68fa      	ldr	r2, [r7, #12]
 800aa50:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	4a16      	ldr	r2, [pc, #88]	@ (800aab0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800aa58:	4293      	cmp	r3, r2
 800aa5a:	d00e      	beq.n	800aa7a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aa64:	d009      	beq.n	800aa7a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	4a12      	ldr	r2, [pc, #72]	@ (800aab4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800aa6c:	4293      	cmp	r3, r2
 800aa6e:	d004      	beq.n	800aa7a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	4a10      	ldr	r2, [pc, #64]	@ (800aab8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800aa76:	4293      	cmp	r3, r2
 800aa78:	d10c      	bne.n	800aa94 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800aa7a:	68bb      	ldr	r3, [r7, #8]
 800aa7c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800aa80:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800aa82:	683b      	ldr	r3, [r7, #0]
 800aa84:	685b      	ldr	r3, [r3, #4]
 800aa86:	68ba      	ldr	r2, [r7, #8]
 800aa88:	4313      	orrs	r3, r2
 800aa8a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	68ba      	ldr	r2, [r7, #8]
 800aa92:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	2201      	movs	r2, #1
 800aa98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	2200      	movs	r2, #0
 800aaa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800aaa4:	2300      	movs	r3, #0
}
 800aaa6:	4618      	mov	r0, r3
 800aaa8:	3714      	adds	r7, #20
 800aaaa:	46bd      	mov	sp, r7
 800aaac:	bc80      	pop	{r7}
 800aaae:	4770      	bx	lr
 800aab0:	40012c00 	.word	0x40012c00
 800aab4:	40000400 	.word	0x40000400
 800aab8:	40000800 	.word	0x40000800

0800aabc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800aabc:	b580      	push	{r7, lr}
 800aabe:	b082      	sub	sp, #8
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d101      	bne.n	800aace <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800aaca:	2301      	movs	r3, #1
 800aacc:	e042      	b.n	800ab54 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aad4:	b2db      	uxtb	r3, r3
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d106      	bne.n	800aae8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	2200      	movs	r2, #0
 800aade:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800aae2:	6878      	ldr	r0, [r7, #4]
 800aae4:	f7f9 ff2c 	bl	8004940 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	2224      	movs	r2, #36	@ 0x24
 800aaec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	68da      	ldr	r2, [r3, #12]
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800aafe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800ab00:	6878      	ldr	r0, [r7, #4]
 800ab02:	f000 fdb7 	bl	800b674 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	691a      	ldr	r2, [r3, #16]
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ab14:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	695a      	ldr	r2, [r3, #20]
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ab24:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	68da      	ldr	r2, [r3, #12]
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ab34:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	2200      	movs	r2, #0
 800ab3a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	2220      	movs	r2, #32
 800ab40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	2220      	movs	r2, #32
 800ab48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	2200      	movs	r2, #0
 800ab50:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800ab52:	2300      	movs	r3, #0
}
 800ab54:	4618      	mov	r0, r3
 800ab56:	3708      	adds	r7, #8
 800ab58:	46bd      	mov	sp, r7
 800ab5a:	bd80      	pop	{r7, pc}

0800ab5c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ab5c:	b580      	push	{r7, lr}
 800ab5e:	b08a      	sub	sp, #40	@ 0x28
 800ab60:	af02      	add	r7, sp, #8
 800ab62:	60f8      	str	r0, [r7, #12]
 800ab64:	60b9      	str	r1, [r7, #8]
 800ab66:	603b      	str	r3, [r7, #0]
 800ab68:	4613      	mov	r3, r2
 800ab6a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ab76:	b2db      	uxtb	r3, r3
 800ab78:	2b20      	cmp	r3, #32
 800ab7a:	d175      	bne.n	800ac68 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800ab7c:	68bb      	ldr	r3, [r7, #8]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d002      	beq.n	800ab88 <HAL_UART_Transmit+0x2c>
 800ab82:	88fb      	ldrh	r3, [r7, #6]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d101      	bne.n	800ab8c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800ab88:	2301      	movs	r3, #1
 800ab8a:	e06e      	b.n	800ac6a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	2200      	movs	r2, #0
 800ab90:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	2221      	movs	r2, #33	@ 0x21
 800ab96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ab9a:	f7fa fee3 	bl	8005964 <HAL_GetTick>
 800ab9e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	88fa      	ldrh	r2, [r7, #6]
 800aba4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	88fa      	ldrh	r2, [r7, #6]
 800abaa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	689b      	ldr	r3, [r3, #8]
 800abb0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800abb4:	d108      	bne.n	800abc8 <HAL_UART_Transmit+0x6c>
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	691b      	ldr	r3, [r3, #16]
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d104      	bne.n	800abc8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800abbe:	2300      	movs	r3, #0
 800abc0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800abc2:	68bb      	ldr	r3, [r7, #8]
 800abc4:	61bb      	str	r3, [r7, #24]
 800abc6:	e003      	b.n	800abd0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800abc8:	68bb      	ldr	r3, [r7, #8]
 800abca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800abcc:	2300      	movs	r3, #0
 800abce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800abd0:	e02e      	b.n	800ac30 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800abd2:	683b      	ldr	r3, [r7, #0]
 800abd4:	9300      	str	r3, [sp, #0]
 800abd6:	697b      	ldr	r3, [r7, #20]
 800abd8:	2200      	movs	r2, #0
 800abda:	2180      	movs	r1, #128	@ 0x80
 800abdc:	68f8      	ldr	r0, [r7, #12]
 800abde:	f000 fb1c 	bl	800b21a <UART_WaitOnFlagUntilTimeout>
 800abe2:	4603      	mov	r3, r0
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d005      	beq.n	800abf4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	2220      	movs	r2, #32
 800abec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800abf0:	2303      	movs	r3, #3
 800abf2:	e03a      	b.n	800ac6a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800abf4:	69fb      	ldr	r3, [r7, #28]
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d10b      	bne.n	800ac12 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800abfa:	69bb      	ldr	r3, [r7, #24]
 800abfc:	881b      	ldrh	r3, [r3, #0]
 800abfe:	461a      	mov	r2, r3
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ac08:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800ac0a:	69bb      	ldr	r3, [r7, #24]
 800ac0c:	3302      	adds	r3, #2
 800ac0e:	61bb      	str	r3, [r7, #24]
 800ac10:	e007      	b.n	800ac22 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800ac12:	69fb      	ldr	r3, [r7, #28]
 800ac14:	781a      	ldrb	r2, [r3, #0]
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800ac1c:	69fb      	ldr	r3, [r7, #28]
 800ac1e:	3301      	adds	r3, #1
 800ac20:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800ac26:	b29b      	uxth	r3, r3
 800ac28:	3b01      	subs	r3, #1
 800ac2a:	b29a      	uxth	r2, r3
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800ac34:	b29b      	uxth	r3, r3
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d1cb      	bne.n	800abd2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	9300      	str	r3, [sp, #0]
 800ac3e:	697b      	ldr	r3, [r7, #20]
 800ac40:	2200      	movs	r2, #0
 800ac42:	2140      	movs	r1, #64	@ 0x40
 800ac44:	68f8      	ldr	r0, [r7, #12]
 800ac46:	f000 fae8 	bl	800b21a <UART_WaitOnFlagUntilTimeout>
 800ac4a:	4603      	mov	r3, r0
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d005      	beq.n	800ac5c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	2220      	movs	r2, #32
 800ac54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800ac58:	2303      	movs	r3, #3
 800ac5a:	e006      	b.n	800ac6a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	2220      	movs	r2, #32
 800ac60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800ac64:	2300      	movs	r3, #0
 800ac66:	e000      	b.n	800ac6a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800ac68:	2302      	movs	r3, #2
  }
}
 800ac6a:	4618      	mov	r0, r3
 800ac6c:	3720      	adds	r7, #32
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	bd80      	pop	{r7, pc}

0800ac72 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ac72:	b580      	push	{r7, lr}
 800ac74:	b084      	sub	sp, #16
 800ac76:	af00      	add	r7, sp, #0
 800ac78:	60f8      	str	r0, [r7, #12]
 800ac7a:	60b9      	str	r1, [r7, #8]
 800ac7c:	4613      	mov	r3, r2
 800ac7e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ac86:	b2db      	uxtb	r3, r3
 800ac88:	2b20      	cmp	r3, #32
 800ac8a:	d112      	bne.n	800acb2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800ac8c:	68bb      	ldr	r3, [r7, #8]
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d002      	beq.n	800ac98 <HAL_UART_Receive_IT+0x26>
 800ac92:	88fb      	ldrh	r3, [r7, #6]
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d101      	bne.n	800ac9c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800ac98:	2301      	movs	r3, #1
 800ac9a:	e00b      	b.n	800acb4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	2200      	movs	r2, #0
 800aca0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800aca2:	88fb      	ldrh	r3, [r7, #6]
 800aca4:	461a      	mov	r2, r3
 800aca6:	68b9      	ldr	r1, [r7, #8]
 800aca8:	68f8      	ldr	r0, [r7, #12]
 800acaa:	f000 fb0f 	bl	800b2cc <UART_Start_Receive_IT>
 800acae:	4603      	mov	r3, r0
 800acb0:	e000      	b.n	800acb4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800acb2:	2302      	movs	r3, #2
  }
}
 800acb4:	4618      	mov	r0, r3
 800acb6:	3710      	adds	r7, #16
 800acb8:	46bd      	mov	sp, r7
 800acba:	bd80      	pop	{r7, pc}

0800acbc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800acbc:	b580      	push	{r7, lr}
 800acbe:	b0ba      	sub	sp, #232	@ 0xe8
 800acc0:	af00      	add	r7, sp, #0
 800acc2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	68db      	ldr	r3, [r3, #12]
 800acd4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	695b      	ldr	r3, [r3, #20]
 800acde:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800ace2:	2300      	movs	r3, #0
 800ace4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800ace8:	2300      	movs	r3, #0
 800acea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800acee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800acf2:	f003 030f 	and.w	r3, r3, #15
 800acf6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800acfa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d10f      	bne.n	800ad22 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ad02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad06:	f003 0320 	and.w	r3, r3, #32
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d009      	beq.n	800ad22 <HAL_UART_IRQHandler+0x66>
 800ad0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad12:	f003 0320 	and.w	r3, r3, #32
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d003      	beq.n	800ad22 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800ad1a:	6878      	ldr	r0, [r7, #4]
 800ad1c:	f000 fbec 	bl	800b4f8 <UART_Receive_IT>
      return;
 800ad20:	e25b      	b.n	800b1da <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800ad22:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	f000 80de 	beq.w	800aee8 <HAL_UART_IRQHandler+0x22c>
 800ad2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ad30:	f003 0301 	and.w	r3, r3, #1
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d106      	bne.n	800ad46 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800ad38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad3c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	f000 80d1 	beq.w	800aee8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800ad46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad4a:	f003 0301 	and.w	r3, r3, #1
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d00b      	beq.n	800ad6a <HAL_UART_IRQHandler+0xae>
 800ad52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d005      	beq.n	800ad6a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad62:	f043 0201 	orr.w	r2, r3, #1
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ad6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad6e:	f003 0304 	and.w	r3, r3, #4
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d00b      	beq.n	800ad8e <HAL_UART_IRQHandler+0xd2>
 800ad76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ad7a:	f003 0301 	and.w	r3, r3, #1
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d005      	beq.n	800ad8e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad86:	f043 0202 	orr.w	r2, r3, #2
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ad8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad92:	f003 0302 	and.w	r3, r3, #2
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d00b      	beq.n	800adb2 <HAL_UART_IRQHandler+0xf6>
 800ad9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ad9e:	f003 0301 	and.w	r3, r3, #1
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d005      	beq.n	800adb2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800adaa:	f043 0204 	orr.w	r2, r3, #4
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800adb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800adb6:	f003 0308 	and.w	r3, r3, #8
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d011      	beq.n	800ade2 <HAL_UART_IRQHandler+0x126>
 800adbe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800adc2:	f003 0320 	and.w	r3, r3, #32
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d105      	bne.n	800add6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800adca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800adce:	f003 0301 	and.w	r3, r3, #1
 800add2:	2b00      	cmp	r3, #0
 800add4:	d005      	beq.n	800ade2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800adda:	f043 0208 	orr.w	r2, r3, #8
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	f000 81f2 	beq.w	800b1d0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800adec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800adf0:	f003 0320 	and.w	r3, r3, #32
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d008      	beq.n	800ae0a <HAL_UART_IRQHandler+0x14e>
 800adf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800adfc:	f003 0320 	and.w	r3, r3, #32
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d002      	beq.n	800ae0a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800ae04:	6878      	ldr	r0, [r7, #4]
 800ae06:	f000 fb77 	bl	800b4f8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	695b      	ldr	r3, [r3, #20]
 800ae10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	bf14      	ite	ne
 800ae18:	2301      	movne	r3, #1
 800ae1a:	2300      	moveq	r3, #0
 800ae1c:	b2db      	uxtb	r3, r3
 800ae1e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae26:	f003 0308 	and.w	r3, r3, #8
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d103      	bne.n	800ae36 <HAL_UART_IRQHandler+0x17a>
 800ae2e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d04f      	beq.n	800aed6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ae36:	6878      	ldr	r0, [r7, #4]
 800ae38:	f000 fa81 	bl	800b33e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	695b      	ldr	r3, [r3, #20]
 800ae42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d041      	beq.n	800aece <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	3314      	adds	r3, #20
 800ae50:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae54:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ae58:	e853 3f00 	ldrex	r3, [r3]
 800ae5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800ae60:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ae64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ae68:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	3314      	adds	r3, #20
 800ae72:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800ae76:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800ae7a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae7e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800ae82:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800ae86:	e841 2300 	strex	r3, r2, [r1]
 800ae8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800ae8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d1d9      	bne.n	800ae4a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d013      	beq.n	800aec6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aea2:	4a7e      	ldr	r2, [pc, #504]	@ (800b09c <HAL_UART_IRQHandler+0x3e0>)
 800aea4:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aeaa:	4618      	mov	r0, r3
 800aeac:	f7fb fca8 	bl	8006800 <HAL_DMA_Abort_IT>
 800aeb0:	4603      	mov	r3, r0
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d016      	beq.n	800aee4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aeba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aebc:	687a      	ldr	r2, [r7, #4]
 800aebe:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800aec0:	4610      	mov	r0, r2
 800aec2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aec4:	e00e      	b.n	800aee4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800aec6:	6878      	ldr	r0, [r7, #4]
 800aec8:	f000 f993 	bl	800b1f2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aecc:	e00a      	b.n	800aee4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800aece:	6878      	ldr	r0, [r7, #4]
 800aed0:	f000 f98f 	bl	800b1f2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aed4:	e006      	b.n	800aee4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800aed6:	6878      	ldr	r0, [r7, #4]
 800aed8:	f000 f98b 	bl	800b1f2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	2200      	movs	r2, #0
 800aee0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800aee2:	e175      	b.n	800b1d0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aee4:	bf00      	nop
    return;
 800aee6:	e173      	b.n	800b1d0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aeec:	2b01      	cmp	r3, #1
 800aeee:	f040 814f 	bne.w	800b190 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800aef2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aef6:	f003 0310 	and.w	r3, r3, #16
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	f000 8148 	beq.w	800b190 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800af00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800af04:	f003 0310 	and.w	r3, r3, #16
 800af08:	2b00      	cmp	r3, #0
 800af0a:	f000 8141 	beq.w	800b190 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800af0e:	2300      	movs	r3, #0
 800af10:	60bb      	str	r3, [r7, #8]
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	60bb      	str	r3, [r7, #8]
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	685b      	ldr	r3, [r3, #4]
 800af20:	60bb      	str	r3, [r7, #8]
 800af22:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	695b      	ldr	r3, [r3, #20]
 800af2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af2e:	2b00      	cmp	r3, #0
 800af30:	f000 80b6 	beq.w	800b0a0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	685b      	ldr	r3, [r3, #4]
 800af3c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800af40:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800af44:	2b00      	cmp	r3, #0
 800af46:	f000 8145 	beq.w	800b1d4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800af4e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800af52:	429a      	cmp	r2, r3
 800af54:	f080 813e 	bcs.w	800b1d4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800af5e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af64:	699b      	ldr	r3, [r3, #24]
 800af66:	2b20      	cmp	r3, #32
 800af68:	f000 8088 	beq.w	800b07c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	330c      	adds	r3, #12
 800af72:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af76:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800af7a:	e853 3f00 	ldrex	r3, [r3]
 800af7e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800af82:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800af86:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800af8a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	330c      	adds	r3, #12
 800af94:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800af98:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800af9c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afa0:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800afa4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800afa8:	e841 2300 	strex	r3, r2, [r1]
 800afac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800afb0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d1d9      	bne.n	800af6c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	3314      	adds	r3, #20
 800afbe:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afc0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800afc2:	e853 3f00 	ldrex	r3, [r3]
 800afc6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800afc8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800afca:	f023 0301 	bic.w	r3, r3, #1
 800afce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	3314      	adds	r3, #20
 800afd8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800afdc:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800afe0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afe2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800afe4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800afe8:	e841 2300 	strex	r3, r2, [r1]
 800afec:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800afee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d1e1      	bne.n	800afb8 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	3314      	adds	r3, #20
 800affa:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800affc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800affe:	e853 3f00 	ldrex	r3, [r3]
 800b002:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b004:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b006:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b00a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	3314      	adds	r3, #20
 800b014:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b018:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b01a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b01c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b01e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b020:	e841 2300 	strex	r3, r2, [r1]
 800b024:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b026:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d1e3      	bne.n	800aff4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	2220      	movs	r2, #32
 800b030:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	2200      	movs	r2, #0
 800b038:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	330c      	adds	r3, #12
 800b040:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b042:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b044:	e853 3f00 	ldrex	r3, [r3]
 800b048:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b04a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b04c:	f023 0310 	bic.w	r3, r3, #16
 800b050:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	330c      	adds	r3, #12
 800b05a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800b05e:	65ba      	str	r2, [r7, #88]	@ 0x58
 800b060:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b062:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b064:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b066:	e841 2300 	strex	r3, r2, [r1]
 800b06a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b06c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d1e3      	bne.n	800b03a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b076:	4618      	mov	r0, r3
 800b078:	f7fb fb87 	bl	800678a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	2202      	movs	r2, #2
 800b080:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b08a:	b29b      	uxth	r3, r3
 800b08c:	1ad3      	subs	r3, r2, r3
 800b08e:	b29b      	uxth	r3, r3
 800b090:	4619      	mov	r1, r3
 800b092:	6878      	ldr	r0, [r7, #4]
 800b094:	f000 f8b6 	bl	800b204 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b098:	e09c      	b.n	800b1d4 <HAL_UART_IRQHandler+0x518>
 800b09a:	bf00      	nop
 800b09c:	0800b403 	.word	0x0800b403
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b0a8:	b29b      	uxth	r3, r3
 800b0aa:	1ad3      	subs	r3, r2, r3
 800b0ac:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b0b4:	b29b      	uxth	r3, r3
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	f000 808e 	beq.w	800b1d8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800b0bc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	f000 8089 	beq.w	800b1d8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	330c      	adds	r3, #12
 800b0cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0d0:	e853 3f00 	ldrex	r3, [r3]
 800b0d4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b0d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b0dc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	330c      	adds	r3, #12
 800b0e6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800b0ea:	647a      	str	r2, [r7, #68]	@ 0x44
 800b0ec:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0ee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b0f0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b0f2:	e841 2300 	strex	r3, r2, [r1]
 800b0f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b0f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d1e3      	bne.n	800b0c6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	3314      	adds	r3, #20
 800b104:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b108:	e853 3f00 	ldrex	r3, [r3]
 800b10c:	623b      	str	r3, [r7, #32]
   return(result);
 800b10e:	6a3b      	ldr	r3, [r7, #32]
 800b110:	f023 0301 	bic.w	r3, r3, #1
 800b114:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	3314      	adds	r3, #20
 800b11e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b122:	633a      	str	r2, [r7, #48]	@ 0x30
 800b124:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b126:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b128:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b12a:	e841 2300 	strex	r3, r2, [r1]
 800b12e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b132:	2b00      	cmp	r3, #0
 800b134:	d1e3      	bne.n	800b0fe <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	2220      	movs	r2, #32
 800b13a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	2200      	movs	r2, #0
 800b142:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	330c      	adds	r3, #12
 800b14a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b14c:	693b      	ldr	r3, [r7, #16]
 800b14e:	e853 3f00 	ldrex	r3, [r3]
 800b152:	60fb      	str	r3, [r7, #12]
   return(result);
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	f023 0310 	bic.w	r3, r3, #16
 800b15a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	330c      	adds	r3, #12
 800b164:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800b168:	61fa      	str	r2, [r7, #28]
 800b16a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b16c:	69b9      	ldr	r1, [r7, #24]
 800b16e:	69fa      	ldr	r2, [r7, #28]
 800b170:	e841 2300 	strex	r3, r2, [r1]
 800b174:	617b      	str	r3, [r7, #20]
   return(result);
 800b176:	697b      	ldr	r3, [r7, #20]
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d1e3      	bne.n	800b144 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	2202      	movs	r2, #2
 800b180:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b182:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b186:	4619      	mov	r1, r3
 800b188:	6878      	ldr	r0, [r7, #4]
 800b18a:	f000 f83b 	bl	800b204 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b18e:	e023      	b.n	800b1d8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b190:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b194:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d009      	beq.n	800b1b0 <HAL_UART_IRQHandler+0x4f4>
 800b19c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b1a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d003      	beq.n	800b1b0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800b1a8:	6878      	ldr	r0, [r7, #4]
 800b1aa:	f000 f93e 	bl	800b42a <UART_Transmit_IT>
    return;
 800b1ae:	e014      	b.n	800b1da <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b1b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b1b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d00e      	beq.n	800b1da <HAL_UART_IRQHandler+0x51e>
 800b1bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b1c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d008      	beq.n	800b1da <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800b1c8:	6878      	ldr	r0, [r7, #4]
 800b1ca:	f000 f97d 	bl	800b4c8 <UART_EndTransmit_IT>
    return;
 800b1ce:	e004      	b.n	800b1da <HAL_UART_IRQHandler+0x51e>
    return;
 800b1d0:	bf00      	nop
 800b1d2:	e002      	b.n	800b1da <HAL_UART_IRQHandler+0x51e>
      return;
 800b1d4:	bf00      	nop
 800b1d6:	e000      	b.n	800b1da <HAL_UART_IRQHandler+0x51e>
      return;
 800b1d8:	bf00      	nop
  }
}
 800b1da:	37e8      	adds	r7, #232	@ 0xe8
 800b1dc:	46bd      	mov	sp, r7
 800b1de:	bd80      	pop	{r7, pc}

0800b1e0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b1e0:	b480      	push	{r7}
 800b1e2:	b083      	sub	sp, #12
 800b1e4:	af00      	add	r7, sp, #0
 800b1e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b1e8:	bf00      	nop
 800b1ea:	370c      	adds	r7, #12
 800b1ec:	46bd      	mov	sp, r7
 800b1ee:	bc80      	pop	{r7}
 800b1f0:	4770      	bx	lr

0800b1f2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b1f2:	b480      	push	{r7}
 800b1f4:	b083      	sub	sp, #12
 800b1f6:	af00      	add	r7, sp, #0
 800b1f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b1fa:	bf00      	nop
 800b1fc:	370c      	adds	r7, #12
 800b1fe:	46bd      	mov	sp, r7
 800b200:	bc80      	pop	{r7}
 800b202:	4770      	bx	lr

0800b204 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b204:	b480      	push	{r7}
 800b206:	b083      	sub	sp, #12
 800b208:	af00      	add	r7, sp, #0
 800b20a:	6078      	str	r0, [r7, #4]
 800b20c:	460b      	mov	r3, r1
 800b20e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b210:	bf00      	nop
 800b212:	370c      	adds	r7, #12
 800b214:	46bd      	mov	sp, r7
 800b216:	bc80      	pop	{r7}
 800b218:	4770      	bx	lr

0800b21a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800b21a:	b580      	push	{r7, lr}
 800b21c:	b086      	sub	sp, #24
 800b21e:	af00      	add	r7, sp, #0
 800b220:	60f8      	str	r0, [r7, #12]
 800b222:	60b9      	str	r1, [r7, #8]
 800b224:	603b      	str	r3, [r7, #0]
 800b226:	4613      	mov	r3, r2
 800b228:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b22a:	e03b      	b.n	800b2a4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b22c:	6a3b      	ldr	r3, [r7, #32]
 800b22e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b232:	d037      	beq.n	800b2a4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b234:	f7fa fb96 	bl	8005964 <HAL_GetTick>
 800b238:	4602      	mov	r2, r0
 800b23a:	683b      	ldr	r3, [r7, #0]
 800b23c:	1ad3      	subs	r3, r2, r3
 800b23e:	6a3a      	ldr	r2, [r7, #32]
 800b240:	429a      	cmp	r2, r3
 800b242:	d302      	bcc.n	800b24a <UART_WaitOnFlagUntilTimeout+0x30>
 800b244:	6a3b      	ldr	r3, [r7, #32]
 800b246:	2b00      	cmp	r3, #0
 800b248:	d101      	bne.n	800b24e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b24a:	2303      	movs	r3, #3
 800b24c:	e03a      	b.n	800b2c4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	68db      	ldr	r3, [r3, #12]
 800b254:	f003 0304 	and.w	r3, r3, #4
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d023      	beq.n	800b2a4 <UART_WaitOnFlagUntilTimeout+0x8a>
 800b25c:	68bb      	ldr	r3, [r7, #8]
 800b25e:	2b80      	cmp	r3, #128	@ 0x80
 800b260:	d020      	beq.n	800b2a4 <UART_WaitOnFlagUntilTimeout+0x8a>
 800b262:	68bb      	ldr	r3, [r7, #8]
 800b264:	2b40      	cmp	r3, #64	@ 0x40
 800b266:	d01d      	beq.n	800b2a4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	f003 0308 	and.w	r3, r3, #8
 800b272:	2b08      	cmp	r3, #8
 800b274:	d116      	bne.n	800b2a4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800b276:	2300      	movs	r3, #0
 800b278:	617b      	str	r3, [r7, #20]
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	617b      	str	r3, [r7, #20]
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	685b      	ldr	r3, [r3, #4]
 800b288:	617b      	str	r3, [r7, #20]
 800b28a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b28c:	68f8      	ldr	r0, [r7, #12]
 800b28e:	f000 f856 	bl	800b33e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	2208      	movs	r2, #8
 800b296:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	2200      	movs	r2, #0
 800b29c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800b2a0:	2301      	movs	r3, #1
 800b2a2:	e00f      	b.n	800b2c4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	681a      	ldr	r2, [r3, #0]
 800b2aa:	68bb      	ldr	r3, [r7, #8]
 800b2ac:	4013      	ands	r3, r2
 800b2ae:	68ba      	ldr	r2, [r7, #8]
 800b2b0:	429a      	cmp	r2, r3
 800b2b2:	bf0c      	ite	eq
 800b2b4:	2301      	moveq	r3, #1
 800b2b6:	2300      	movne	r3, #0
 800b2b8:	b2db      	uxtb	r3, r3
 800b2ba:	461a      	mov	r2, r3
 800b2bc:	79fb      	ldrb	r3, [r7, #7]
 800b2be:	429a      	cmp	r2, r3
 800b2c0:	d0b4      	beq.n	800b22c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b2c2:	2300      	movs	r3, #0
}
 800b2c4:	4618      	mov	r0, r3
 800b2c6:	3718      	adds	r7, #24
 800b2c8:	46bd      	mov	sp, r7
 800b2ca:	bd80      	pop	{r7, pc}

0800b2cc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b2cc:	b480      	push	{r7}
 800b2ce:	b085      	sub	sp, #20
 800b2d0:	af00      	add	r7, sp, #0
 800b2d2:	60f8      	str	r0, [r7, #12]
 800b2d4:	60b9      	str	r1, [r7, #8]
 800b2d6:	4613      	mov	r3, r2
 800b2d8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	68ba      	ldr	r2, [r7, #8]
 800b2de:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	88fa      	ldrh	r2, [r7, #6]
 800b2e4:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	88fa      	ldrh	r2, [r7, #6]
 800b2ea:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	2200      	movs	r2, #0
 800b2f0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	2222      	movs	r2, #34	@ 0x22
 800b2f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	691b      	ldr	r3, [r3, #16]
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d007      	beq.n	800b312 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	68da      	ldr	r2, [r3, #12]
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b310:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	695a      	ldr	r2, [r3, #20]
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	f042 0201 	orr.w	r2, r2, #1
 800b320:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	68da      	ldr	r2, [r3, #12]
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	f042 0220 	orr.w	r2, r2, #32
 800b330:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b332:	2300      	movs	r3, #0
}
 800b334:	4618      	mov	r0, r3
 800b336:	3714      	adds	r7, #20
 800b338:	46bd      	mov	sp, r7
 800b33a:	bc80      	pop	{r7}
 800b33c:	4770      	bx	lr

0800b33e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b33e:	b480      	push	{r7}
 800b340:	b095      	sub	sp, #84	@ 0x54
 800b342:	af00      	add	r7, sp, #0
 800b344:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	330c      	adds	r3, #12
 800b34c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b34e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b350:	e853 3f00 	ldrex	r3, [r3]
 800b354:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b358:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b35c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	330c      	adds	r3, #12
 800b364:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b366:	643a      	str	r2, [r7, #64]	@ 0x40
 800b368:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b36a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b36c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b36e:	e841 2300 	strex	r3, r2, [r1]
 800b372:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b376:	2b00      	cmp	r3, #0
 800b378:	d1e5      	bne.n	800b346 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	3314      	adds	r3, #20
 800b380:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b382:	6a3b      	ldr	r3, [r7, #32]
 800b384:	e853 3f00 	ldrex	r3, [r3]
 800b388:	61fb      	str	r3, [r7, #28]
   return(result);
 800b38a:	69fb      	ldr	r3, [r7, #28]
 800b38c:	f023 0301 	bic.w	r3, r3, #1
 800b390:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	3314      	adds	r3, #20
 800b398:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b39a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b39c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b39e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b3a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b3a2:	e841 2300 	strex	r3, r2, [r1]
 800b3a6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b3a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d1e5      	bne.n	800b37a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3b2:	2b01      	cmp	r3, #1
 800b3b4:	d119      	bne.n	800b3ea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	330c      	adds	r3, #12
 800b3bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	e853 3f00 	ldrex	r3, [r3]
 800b3c4:	60bb      	str	r3, [r7, #8]
   return(result);
 800b3c6:	68bb      	ldr	r3, [r7, #8]
 800b3c8:	f023 0310 	bic.w	r3, r3, #16
 800b3cc:	647b      	str	r3, [r7, #68]	@ 0x44
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	330c      	adds	r3, #12
 800b3d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b3d6:	61ba      	str	r2, [r7, #24]
 800b3d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3da:	6979      	ldr	r1, [r7, #20]
 800b3dc:	69ba      	ldr	r2, [r7, #24]
 800b3de:	e841 2300 	strex	r3, r2, [r1]
 800b3e2:	613b      	str	r3, [r7, #16]
   return(result);
 800b3e4:	693b      	ldr	r3, [r7, #16]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d1e5      	bne.n	800b3b6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	2220      	movs	r2, #32
 800b3ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	2200      	movs	r2, #0
 800b3f6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800b3f8:	bf00      	nop
 800b3fa:	3754      	adds	r7, #84	@ 0x54
 800b3fc:	46bd      	mov	sp, r7
 800b3fe:	bc80      	pop	{r7}
 800b400:	4770      	bx	lr

0800b402 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b402:	b580      	push	{r7, lr}
 800b404:	b084      	sub	sp, #16
 800b406:	af00      	add	r7, sp, #0
 800b408:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b40e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	2200      	movs	r2, #0
 800b414:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	2200      	movs	r2, #0
 800b41a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b41c:	68f8      	ldr	r0, [r7, #12]
 800b41e:	f7ff fee8 	bl	800b1f2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b422:	bf00      	nop
 800b424:	3710      	adds	r7, #16
 800b426:	46bd      	mov	sp, r7
 800b428:	bd80      	pop	{r7, pc}

0800b42a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b42a:	b480      	push	{r7}
 800b42c:	b085      	sub	sp, #20
 800b42e:	af00      	add	r7, sp, #0
 800b430:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b438:	b2db      	uxtb	r3, r3
 800b43a:	2b21      	cmp	r3, #33	@ 0x21
 800b43c:	d13e      	bne.n	800b4bc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	689b      	ldr	r3, [r3, #8]
 800b442:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b446:	d114      	bne.n	800b472 <UART_Transmit_IT+0x48>
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	691b      	ldr	r3, [r3, #16]
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d110      	bne.n	800b472 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	6a1b      	ldr	r3, [r3, #32]
 800b454:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	881b      	ldrh	r3, [r3, #0]
 800b45a:	461a      	mov	r2, r3
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b464:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	6a1b      	ldr	r3, [r3, #32]
 800b46a:	1c9a      	adds	r2, r3, #2
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	621a      	str	r2, [r3, #32]
 800b470:	e008      	b.n	800b484 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	6a1b      	ldr	r3, [r3, #32]
 800b476:	1c59      	adds	r1, r3, #1
 800b478:	687a      	ldr	r2, [r7, #4]
 800b47a:	6211      	str	r1, [r2, #32]
 800b47c:	781a      	ldrb	r2, [r3, #0]
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800b488:	b29b      	uxth	r3, r3
 800b48a:	3b01      	subs	r3, #1
 800b48c:	b29b      	uxth	r3, r3
 800b48e:	687a      	ldr	r2, [r7, #4]
 800b490:	4619      	mov	r1, r3
 800b492:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800b494:	2b00      	cmp	r3, #0
 800b496:	d10f      	bne.n	800b4b8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	68da      	ldr	r2, [r3, #12]
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b4a6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	68da      	ldr	r2, [r3, #12]
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b4b6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b4b8:	2300      	movs	r3, #0
 800b4ba:	e000      	b.n	800b4be <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b4bc:	2302      	movs	r3, #2
  }
}
 800b4be:	4618      	mov	r0, r3
 800b4c0:	3714      	adds	r7, #20
 800b4c2:	46bd      	mov	sp, r7
 800b4c4:	bc80      	pop	{r7}
 800b4c6:	4770      	bx	lr

0800b4c8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b4c8:	b580      	push	{r7, lr}
 800b4ca:	b082      	sub	sp, #8
 800b4cc:	af00      	add	r7, sp, #0
 800b4ce:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	68da      	ldr	r2, [r3, #12]
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b4de:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	2220      	movs	r2, #32
 800b4e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b4e8:	6878      	ldr	r0, [r7, #4]
 800b4ea:	f7ff fe79 	bl	800b1e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b4ee:	2300      	movs	r3, #0
}
 800b4f0:	4618      	mov	r0, r3
 800b4f2:	3708      	adds	r7, #8
 800b4f4:	46bd      	mov	sp, r7
 800b4f6:	bd80      	pop	{r7, pc}

0800b4f8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b4f8:	b580      	push	{r7, lr}
 800b4fa:	b08c      	sub	sp, #48	@ 0x30
 800b4fc:	af00      	add	r7, sp, #0
 800b4fe:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b506:	b2db      	uxtb	r3, r3
 800b508:	2b22      	cmp	r3, #34	@ 0x22
 800b50a:	f040 80ae 	bne.w	800b66a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	689b      	ldr	r3, [r3, #8]
 800b512:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b516:	d117      	bne.n	800b548 <UART_Receive_IT+0x50>
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	691b      	ldr	r3, [r3, #16]
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d113      	bne.n	800b548 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800b520:	2300      	movs	r3, #0
 800b522:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b528:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	685b      	ldr	r3, [r3, #4]
 800b530:	b29b      	uxth	r3, r3
 800b532:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b536:	b29a      	uxth	r2, r3
 800b538:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b53a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b540:	1c9a      	adds	r2, r3, #2
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	629a      	str	r2, [r3, #40]	@ 0x28
 800b546:	e026      	b.n	800b596 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b54c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800b54e:	2300      	movs	r3, #0
 800b550:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	689b      	ldr	r3, [r3, #8]
 800b556:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b55a:	d007      	beq.n	800b56c <UART_Receive_IT+0x74>
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	689b      	ldr	r3, [r3, #8]
 800b560:	2b00      	cmp	r3, #0
 800b562:	d10a      	bne.n	800b57a <UART_Receive_IT+0x82>
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	691b      	ldr	r3, [r3, #16]
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d106      	bne.n	800b57a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	685b      	ldr	r3, [r3, #4]
 800b572:	b2da      	uxtb	r2, r3
 800b574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b576:	701a      	strb	r2, [r3, #0]
 800b578:	e008      	b.n	800b58c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	685b      	ldr	r3, [r3, #4]
 800b580:	b2db      	uxtb	r3, r3
 800b582:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b586:	b2da      	uxtb	r2, r3
 800b588:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b58a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b590:	1c5a      	adds	r2, r3, #1
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b59a:	b29b      	uxth	r3, r3
 800b59c:	3b01      	subs	r3, #1
 800b59e:	b29b      	uxth	r3, r3
 800b5a0:	687a      	ldr	r2, [r7, #4]
 800b5a2:	4619      	mov	r1, r3
 800b5a4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d15d      	bne.n	800b666 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	68da      	ldr	r2, [r3, #12]
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	f022 0220 	bic.w	r2, r2, #32
 800b5b8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	68da      	ldr	r2, [r3, #12]
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b5c8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	695a      	ldr	r2, [r3, #20]
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	f022 0201 	bic.w	r2, r2, #1
 800b5d8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	2220      	movs	r2, #32
 800b5de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	2200      	movs	r2, #0
 800b5e6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5ec:	2b01      	cmp	r3, #1
 800b5ee:	d135      	bne.n	800b65c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	2200      	movs	r2, #0
 800b5f4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	330c      	adds	r3, #12
 800b5fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5fe:	697b      	ldr	r3, [r7, #20]
 800b600:	e853 3f00 	ldrex	r3, [r3]
 800b604:	613b      	str	r3, [r7, #16]
   return(result);
 800b606:	693b      	ldr	r3, [r7, #16]
 800b608:	f023 0310 	bic.w	r3, r3, #16
 800b60c:	627b      	str	r3, [r7, #36]	@ 0x24
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	330c      	adds	r3, #12
 800b614:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b616:	623a      	str	r2, [r7, #32]
 800b618:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b61a:	69f9      	ldr	r1, [r7, #28]
 800b61c:	6a3a      	ldr	r2, [r7, #32]
 800b61e:	e841 2300 	strex	r3, r2, [r1]
 800b622:	61bb      	str	r3, [r7, #24]
   return(result);
 800b624:	69bb      	ldr	r3, [r7, #24]
 800b626:	2b00      	cmp	r3, #0
 800b628:	d1e5      	bne.n	800b5f6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	f003 0310 	and.w	r3, r3, #16
 800b634:	2b10      	cmp	r3, #16
 800b636:	d10a      	bne.n	800b64e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b638:	2300      	movs	r3, #0
 800b63a:	60fb      	str	r3, [r7, #12]
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	60fb      	str	r3, [r7, #12]
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	685b      	ldr	r3, [r3, #4]
 800b64a:	60fb      	str	r3, [r7, #12]
 800b64c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b652:	4619      	mov	r1, r3
 800b654:	6878      	ldr	r0, [r7, #4]
 800b656:	f7ff fdd5 	bl	800b204 <HAL_UARTEx_RxEventCallback>
 800b65a:	e002      	b.n	800b662 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800b65c:	6878      	ldr	r0, [r7, #4]
 800b65e:	f7f9 fc53 	bl	8004f08 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800b662:	2300      	movs	r3, #0
 800b664:	e002      	b.n	800b66c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800b666:	2300      	movs	r3, #0
 800b668:	e000      	b.n	800b66c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800b66a:	2302      	movs	r3, #2
  }
}
 800b66c:	4618      	mov	r0, r3
 800b66e:	3730      	adds	r7, #48	@ 0x30
 800b670:	46bd      	mov	sp, r7
 800b672:	bd80      	pop	{r7, pc}

0800b674 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b674:	b580      	push	{r7, lr}
 800b676:	b084      	sub	sp, #16
 800b678:	af00      	add	r7, sp, #0
 800b67a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	691b      	ldr	r3, [r3, #16]
 800b682:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	68da      	ldr	r2, [r3, #12]
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	430a      	orrs	r2, r1
 800b690:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	689a      	ldr	r2, [r3, #8]
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	691b      	ldr	r3, [r3, #16]
 800b69a:	431a      	orrs	r2, r3
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	695b      	ldr	r3, [r3, #20]
 800b6a0:	4313      	orrs	r3, r2
 800b6a2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	68db      	ldr	r3, [r3, #12]
 800b6aa:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800b6ae:	f023 030c 	bic.w	r3, r3, #12
 800b6b2:	687a      	ldr	r2, [r7, #4]
 800b6b4:	6812      	ldr	r2, [r2, #0]
 800b6b6:	68b9      	ldr	r1, [r7, #8]
 800b6b8:	430b      	orrs	r3, r1
 800b6ba:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	695b      	ldr	r3, [r3, #20]
 800b6c2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	699a      	ldr	r2, [r3, #24]
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	430a      	orrs	r2, r1
 800b6d0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	4a2c      	ldr	r2, [pc, #176]	@ (800b788 <UART_SetConfig+0x114>)
 800b6d8:	4293      	cmp	r3, r2
 800b6da:	d103      	bne.n	800b6e4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800b6dc:	f7fd f9ba 	bl	8008a54 <HAL_RCC_GetPCLK2Freq>
 800b6e0:	60f8      	str	r0, [r7, #12]
 800b6e2:	e002      	b.n	800b6ea <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800b6e4:	f7fd f9a2 	bl	8008a2c <HAL_RCC_GetPCLK1Freq>
 800b6e8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b6ea:	68fa      	ldr	r2, [r7, #12]
 800b6ec:	4613      	mov	r3, r2
 800b6ee:	009b      	lsls	r3, r3, #2
 800b6f0:	4413      	add	r3, r2
 800b6f2:	009a      	lsls	r2, r3, #2
 800b6f4:	441a      	add	r2, r3
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	685b      	ldr	r3, [r3, #4]
 800b6fa:	009b      	lsls	r3, r3, #2
 800b6fc:	fbb2 f3f3 	udiv	r3, r2, r3
 800b700:	4a22      	ldr	r2, [pc, #136]	@ (800b78c <UART_SetConfig+0x118>)
 800b702:	fba2 2303 	umull	r2, r3, r2, r3
 800b706:	095b      	lsrs	r3, r3, #5
 800b708:	0119      	lsls	r1, r3, #4
 800b70a:	68fa      	ldr	r2, [r7, #12]
 800b70c:	4613      	mov	r3, r2
 800b70e:	009b      	lsls	r3, r3, #2
 800b710:	4413      	add	r3, r2
 800b712:	009a      	lsls	r2, r3, #2
 800b714:	441a      	add	r2, r3
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	685b      	ldr	r3, [r3, #4]
 800b71a:	009b      	lsls	r3, r3, #2
 800b71c:	fbb2 f2f3 	udiv	r2, r2, r3
 800b720:	4b1a      	ldr	r3, [pc, #104]	@ (800b78c <UART_SetConfig+0x118>)
 800b722:	fba3 0302 	umull	r0, r3, r3, r2
 800b726:	095b      	lsrs	r3, r3, #5
 800b728:	2064      	movs	r0, #100	@ 0x64
 800b72a:	fb00 f303 	mul.w	r3, r0, r3
 800b72e:	1ad3      	subs	r3, r2, r3
 800b730:	011b      	lsls	r3, r3, #4
 800b732:	3332      	adds	r3, #50	@ 0x32
 800b734:	4a15      	ldr	r2, [pc, #84]	@ (800b78c <UART_SetConfig+0x118>)
 800b736:	fba2 2303 	umull	r2, r3, r2, r3
 800b73a:	095b      	lsrs	r3, r3, #5
 800b73c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b740:	4419      	add	r1, r3
 800b742:	68fa      	ldr	r2, [r7, #12]
 800b744:	4613      	mov	r3, r2
 800b746:	009b      	lsls	r3, r3, #2
 800b748:	4413      	add	r3, r2
 800b74a:	009a      	lsls	r2, r3, #2
 800b74c:	441a      	add	r2, r3
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	685b      	ldr	r3, [r3, #4]
 800b752:	009b      	lsls	r3, r3, #2
 800b754:	fbb2 f2f3 	udiv	r2, r2, r3
 800b758:	4b0c      	ldr	r3, [pc, #48]	@ (800b78c <UART_SetConfig+0x118>)
 800b75a:	fba3 0302 	umull	r0, r3, r3, r2
 800b75e:	095b      	lsrs	r3, r3, #5
 800b760:	2064      	movs	r0, #100	@ 0x64
 800b762:	fb00 f303 	mul.w	r3, r0, r3
 800b766:	1ad3      	subs	r3, r2, r3
 800b768:	011b      	lsls	r3, r3, #4
 800b76a:	3332      	adds	r3, #50	@ 0x32
 800b76c:	4a07      	ldr	r2, [pc, #28]	@ (800b78c <UART_SetConfig+0x118>)
 800b76e:	fba2 2303 	umull	r2, r3, r2, r3
 800b772:	095b      	lsrs	r3, r3, #5
 800b774:	f003 020f 	and.w	r2, r3, #15
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	440a      	add	r2, r1
 800b77e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800b780:	bf00      	nop
 800b782:	3710      	adds	r7, #16
 800b784:	46bd      	mov	sp, r7
 800b786:	bd80      	pop	{r7, pc}
 800b788:	40013800 	.word	0x40013800
 800b78c:	51eb851f 	.word	0x51eb851f

0800b790 <atoi>:
 800b790:	220a      	movs	r2, #10
 800b792:	2100      	movs	r1, #0
 800b794:	f000 b87a 	b.w	800b88c <strtol>

0800b798 <_strtol_l.isra.0>:
 800b798:	2b24      	cmp	r3, #36	@ 0x24
 800b79a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b79e:	4686      	mov	lr, r0
 800b7a0:	4690      	mov	r8, r2
 800b7a2:	d801      	bhi.n	800b7a8 <_strtol_l.isra.0+0x10>
 800b7a4:	2b01      	cmp	r3, #1
 800b7a6:	d106      	bne.n	800b7b6 <_strtol_l.isra.0+0x1e>
 800b7a8:	f000 ffb4 	bl	800c714 <__errno>
 800b7ac:	2316      	movs	r3, #22
 800b7ae:	6003      	str	r3, [r0, #0]
 800b7b0:	2000      	movs	r0, #0
 800b7b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7b6:	460d      	mov	r5, r1
 800b7b8:	4833      	ldr	r0, [pc, #204]	@ (800b888 <_strtol_l.isra.0+0xf0>)
 800b7ba:	462a      	mov	r2, r5
 800b7bc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b7c0:	5d06      	ldrb	r6, [r0, r4]
 800b7c2:	f016 0608 	ands.w	r6, r6, #8
 800b7c6:	d1f8      	bne.n	800b7ba <_strtol_l.isra.0+0x22>
 800b7c8:	2c2d      	cmp	r4, #45	@ 0x2d
 800b7ca:	d110      	bne.n	800b7ee <_strtol_l.isra.0+0x56>
 800b7cc:	2601      	movs	r6, #1
 800b7ce:	782c      	ldrb	r4, [r5, #0]
 800b7d0:	1c95      	adds	r5, r2, #2
 800b7d2:	f033 0210 	bics.w	r2, r3, #16
 800b7d6:	d115      	bne.n	800b804 <_strtol_l.isra.0+0x6c>
 800b7d8:	2c30      	cmp	r4, #48	@ 0x30
 800b7da:	d10d      	bne.n	800b7f8 <_strtol_l.isra.0+0x60>
 800b7dc:	782a      	ldrb	r2, [r5, #0]
 800b7de:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b7e2:	2a58      	cmp	r2, #88	@ 0x58
 800b7e4:	d108      	bne.n	800b7f8 <_strtol_l.isra.0+0x60>
 800b7e6:	786c      	ldrb	r4, [r5, #1]
 800b7e8:	3502      	adds	r5, #2
 800b7ea:	2310      	movs	r3, #16
 800b7ec:	e00a      	b.n	800b804 <_strtol_l.isra.0+0x6c>
 800b7ee:	2c2b      	cmp	r4, #43	@ 0x2b
 800b7f0:	bf04      	itt	eq
 800b7f2:	782c      	ldrbeq	r4, [r5, #0]
 800b7f4:	1c95      	addeq	r5, r2, #2
 800b7f6:	e7ec      	b.n	800b7d2 <_strtol_l.isra.0+0x3a>
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d1f6      	bne.n	800b7ea <_strtol_l.isra.0+0x52>
 800b7fc:	2c30      	cmp	r4, #48	@ 0x30
 800b7fe:	bf14      	ite	ne
 800b800:	230a      	movne	r3, #10
 800b802:	2308      	moveq	r3, #8
 800b804:	2200      	movs	r2, #0
 800b806:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b80a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b80e:	fbbc f9f3 	udiv	r9, ip, r3
 800b812:	4610      	mov	r0, r2
 800b814:	fb03 ca19 	mls	sl, r3, r9, ip
 800b818:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b81c:	2f09      	cmp	r7, #9
 800b81e:	d80f      	bhi.n	800b840 <_strtol_l.isra.0+0xa8>
 800b820:	463c      	mov	r4, r7
 800b822:	42a3      	cmp	r3, r4
 800b824:	dd1b      	ble.n	800b85e <_strtol_l.isra.0+0xc6>
 800b826:	1c57      	adds	r7, r2, #1
 800b828:	d007      	beq.n	800b83a <_strtol_l.isra.0+0xa2>
 800b82a:	4581      	cmp	r9, r0
 800b82c:	d314      	bcc.n	800b858 <_strtol_l.isra.0+0xc0>
 800b82e:	d101      	bne.n	800b834 <_strtol_l.isra.0+0x9c>
 800b830:	45a2      	cmp	sl, r4
 800b832:	db11      	blt.n	800b858 <_strtol_l.isra.0+0xc0>
 800b834:	2201      	movs	r2, #1
 800b836:	fb00 4003 	mla	r0, r0, r3, r4
 800b83a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b83e:	e7eb      	b.n	800b818 <_strtol_l.isra.0+0x80>
 800b840:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b844:	2f19      	cmp	r7, #25
 800b846:	d801      	bhi.n	800b84c <_strtol_l.isra.0+0xb4>
 800b848:	3c37      	subs	r4, #55	@ 0x37
 800b84a:	e7ea      	b.n	800b822 <_strtol_l.isra.0+0x8a>
 800b84c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b850:	2f19      	cmp	r7, #25
 800b852:	d804      	bhi.n	800b85e <_strtol_l.isra.0+0xc6>
 800b854:	3c57      	subs	r4, #87	@ 0x57
 800b856:	e7e4      	b.n	800b822 <_strtol_l.isra.0+0x8a>
 800b858:	f04f 32ff 	mov.w	r2, #4294967295
 800b85c:	e7ed      	b.n	800b83a <_strtol_l.isra.0+0xa2>
 800b85e:	1c53      	adds	r3, r2, #1
 800b860:	d108      	bne.n	800b874 <_strtol_l.isra.0+0xdc>
 800b862:	2322      	movs	r3, #34	@ 0x22
 800b864:	4660      	mov	r0, ip
 800b866:	f8ce 3000 	str.w	r3, [lr]
 800b86a:	f1b8 0f00 	cmp.w	r8, #0
 800b86e:	d0a0      	beq.n	800b7b2 <_strtol_l.isra.0+0x1a>
 800b870:	1e69      	subs	r1, r5, #1
 800b872:	e006      	b.n	800b882 <_strtol_l.isra.0+0xea>
 800b874:	b106      	cbz	r6, 800b878 <_strtol_l.isra.0+0xe0>
 800b876:	4240      	negs	r0, r0
 800b878:	f1b8 0f00 	cmp.w	r8, #0
 800b87c:	d099      	beq.n	800b7b2 <_strtol_l.isra.0+0x1a>
 800b87e:	2a00      	cmp	r2, #0
 800b880:	d1f6      	bne.n	800b870 <_strtol_l.isra.0+0xd8>
 800b882:	f8c8 1000 	str.w	r1, [r8]
 800b886:	e794      	b.n	800b7b2 <_strtol_l.isra.0+0x1a>
 800b888:	0800ede7 	.word	0x0800ede7

0800b88c <strtol>:
 800b88c:	4613      	mov	r3, r2
 800b88e:	460a      	mov	r2, r1
 800b890:	4601      	mov	r1, r0
 800b892:	4802      	ldr	r0, [pc, #8]	@ (800b89c <strtol+0x10>)
 800b894:	6800      	ldr	r0, [r0, #0]
 800b896:	f7ff bf7f 	b.w	800b798 <_strtol_l.isra.0>
 800b89a:	bf00      	nop
 800b89c:	20000054 	.word	0x20000054

0800b8a0 <__cvt>:
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8a6:	461d      	mov	r5, r3
 800b8a8:	bfbb      	ittet	lt
 800b8aa:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800b8ae:	461d      	movlt	r5, r3
 800b8b0:	2300      	movge	r3, #0
 800b8b2:	232d      	movlt	r3, #45	@ 0x2d
 800b8b4:	b088      	sub	sp, #32
 800b8b6:	4614      	mov	r4, r2
 800b8b8:	bfb8      	it	lt
 800b8ba:	4614      	movlt	r4, r2
 800b8bc:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b8be:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800b8c0:	7013      	strb	r3, [r2, #0]
 800b8c2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b8c4:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800b8c8:	f023 0820 	bic.w	r8, r3, #32
 800b8cc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b8d0:	d005      	beq.n	800b8de <__cvt+0x3e>
 800b8d2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b8d6:	d100      	bne.n	800b8da <__cvt+0x3a>
 800b8d8:	3601      	adds	r6, #1
 800b8da:	2302      	movs	r3, #2
 800b8dc:	e000      	b.n	800b8e0 <__cvt+0x40>
 800b8de:	2303      	movs	r3, #3
 800b8e0:	aa07      	add	r2, sp, #28
 800b8e2:	9204      	str	r2, [sp, #16]
 800b8e4:	aa06      	add	r2, sp, #24
 800b8e6:	e9cd a202 	strd	sl, r2, [sp, #8]
 800b8ea:	e9cd 3600 	strd	r3, r6, [sp]
 800b8ee:	4622      	mov	r2, r4
 800b8f0:	462b      	mov	r3, r5
 800b8f2:	f000 ffe1 	bl	800c8b8 <_dtoa_r>
 800b8f6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b8fa:	4607      	mov	r7, r0
 800b8fc:	d119      	bne.n	800b932 <__cvt+0x92>
 800b8fe:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b900:	07db      	lsls	r3, r3, #31
 800b902:	d50e      	bpl.n	800b922 <__cvt+0x82>
 800b904:	eb00 0906 	add.w	r9, r0, r6
 800b908:	2200      	movs	r2, #0
 800b90a:	2300      	movs	r3, #0
 800b90c:	4620      	mov	r0, r4
 800b90e:	4629      	mov	r1, r5
 800b910:	f7f5 f854 	bl	80009bc <__aeabi_dcmpeq>
 800b914:	b108      	cbz	r0, 800b91a <__cvt+0x7a>
 800b916:	f8cd 901c 	str.w	r9, [sp, #28]
 800b91a:	2230      	movs	r2, #48	@ 0x30
 800b91c:	9b07      	ldr	r3, [sp, #28]
 800b91e:	454b      	cmp	r3, r9
 800b920:	d31e      	bcc.n	800b960 <__cvt+0xc0>
 800b922:	4638      	mov	r0, r7
 800b924:	9b07      	ldr	r3, [sp, #28]
 800b926:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800b928:	1bdb      	subs	r3, r3, r7
 800b92a:	6013      	str	r3, [r2, #0]
 800b92c:	b008      	add	sp, #32
 800b92e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b932:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b936:	eb00 0906 	add.w	r9, r0, r6
 800b93a:	d1e5      	bne.n	800b908 <__cvt+0x68>
 800b93c:	7803      	ldrb	r3, [r0, #0]
 800b93e:	2b30      	cmp	r3, #48	@ 0x30
 800b940:	d10a      	bne.n	800b958 <__cvt+0xb8>
 800b942:	2200      	movs	r2, #0
 800b944:	2300      	movs	r3, #0
 800b946:	4620      	mov	r0, r4
 800b948:	4629      	mov	r1, r5
 800b94a:	f7f5 f837 	bl	80009bc <__aeabi_dcmpeq>
 800b94e:	b918      	cbnz	r0, 800b958 <__cvt+0xb8>
 800b950:	f1c6 0601 	rsb	r6, r6, #1
 800b954:	f8ca 6000 	str.w	r6, [sl]
 800b958:	f8da 3000 	ldr.w	r3, [sl]
 800b95c:	4499      	add	r9, r3
 800b95e:	e7d3      	b.n	800b908 <__cvt+0x68>
 800b960:	1c59      	adds	r1, r3, #1
 800b962:	9107      	str	r1, [sp, #28]
 800b964:	701a      	strb	r2, [r3, #0]
 800b966:	e7d9      	b.n	800b91c <__cvt+0x7c>

0800b968 <__exponent>:
 800b968:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b96a:	2900      	cmp	r1, #0
 800b96c:	bfb6      	itet	lt
 800b96e:	232d      	movlt	r3, #45	@ 0x2d
 800b970:	232b      	movge	r3, #43	@ 0x2b
 800b972:	4249      	neglt	r1, r1
 800b974:	2909      	cmp	r1, #9
 800b976:	7002      	strb	r2, [r0, #0]
 800b978:	7043      	strb	r3, [r0, #1]
 800b97a:	dd29      	ble.n	800b9d0 <__exponent+0x68>
 800b97c:	f10d 0307 	add.w	r3, sp, #7
 800b980:	461d      	mov	r5, r3
 800b982:	270a      	movs	r7, #10
 800b984:	fbb1 f6f7 	udiv	r6, r1, r7
 800b988:	461a      	mov	r2, r3
 800b98a:	fb07 1416 	mls	r4, r7, r6, r1
 800b98e:	3430      	adds	r4, #48	@ 0x30
 800b990:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b994:	460c      	mov	r4, r1
 800b996:	2c63      	cmp	r4, #99	@ 0x63
 800b998:	4631      	mov	r1, r6
 800b99a:	f103 33ff 	add.w	r3, r3, #4294967295
 800b99e:	dcf1      	bgt.n	800b984 <__exponent+0x1c>
 800b9a0:	3130      	adds	r1, #48	@ 0x30
 800b9a2:	1e94      	subs	r4, r2, #2
 800b9a4:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b9a8:	4623      	mov	r3, r4
 800b9aa:	1c41      	adds	r1, r0, #1
 800b9ac:	42ab      	cmp	r3, r5
 800b9ae:	d30a      	bcc.n	800b9c6 <__exponent+0x5e>
 800b9b0:	f10d 0309 	add.w	r3, sp, #9
 800b9b4:	1a9b      	subs	r3, r3, r2
 800b9b6:	42ac      	cmp	r4, r5
 800b9b8:	bf88      	it	hi
 800b9ba:	2300      	movhi	r3, #0
 800b9bc:	3302      	adds	r3, #2
 800b9be:	4403      	add	r3, r0
 800b9c0:	1a18      	subs	r0, r3, r0
 800b9c2:	b003      	add	sp, #12
 800b9c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b9c6:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b9ca:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b9ce:	e7ed      	b.n	800b9ac <__exponent+0x44>
 800b9d0:	2330      	movs	r3, #48	@ 0x30
 800b9d2:	3130      	adds	r1, #48	@ 0x30
 800b9d4:	7083      	strb	r3, [r0, #2]
 800b9d6:	70c1      	strb	r1, [r0, #3]
 800b9d8:	1d03      	adds	r3, r0, #4
 800b9da:	e7f1      	b.n	800b9c0 <__exponent+0x58>

0800b9dc <_printf_float>:
 800b9dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9e0:	b091      	sub	sp, #68	@ 0x44
 800b9e2:	460c      	mov	r4, r1
 800b9e4:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800b9e8:	4616      	mov	r6, r2
 800b9ea:	461f      	mov	r7, r3
 800b9ec:	4605      	mov	r5, r0
 800b9ee:	f000 fe47 	bl	800c680 <_localeconv_r>
 800b9f2:	6803      	ldr	r3, [r0, #0]
 800b9f4:	4618      	mov	r0, r3
 800b9f6:	9308      	str	r3, [sp, #32]
 800b9f8:	f7f4 fbb4 	bl	8000164 <strlen>
 800b9fc:	2300      	movs	r3, #0
 800b9fe:	930e      	str	r3, [sp, #56]	@ 0x38
 800ba00:	f8d8 3000 	ldr.w	r3, [r8]
 800ba04:	9009      	str	r0, [sp, #36]	@ 0x24
 800ba06:	3307      	adds	r3, #7
 800ba08:	f023 0307 	bic.w	r3, r3, #7
 800ba0c:	f103 0208 	add.w	r2, r3, #8
 800ba10:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ba14:	f8d4 b000 	ldr.w	fp, [r4]
 800ba18:	f8c8 2000 	str.w	r2, [r8]
 800ba1c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ba20:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ba24:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ba26:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800ba2a:	f04f 32ff 	mov.w	r2, #4294967295
 800ba2e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ba32:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ba36:	4b9c      	ldr	r3, [pc, #624]	@ (800bca8 <_printf_float+0x2cc>)
 800ba38:	f7f4 fff2 	bl	8000a20 <__aeabi_dcmpun>
 800ba3c:	bb70      	cbnz	r0, 800ba9c <_printf_float+0xc0>
 800ba3e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ba42:	f04f 32ff 	mov.w	r2, #4294967295
 800ba46:	4b98      	ldr	r3, [pc, #608]	@ (800bca8 <_printf_float+0x2cc>)
 800ba48:	f7f4 ffcc 	bl	80009e4 <__aeabi_dcmple>
 800ba4c:	bb30      	cbnz	r0, 800ba9c <_printf_float+0xc0>
 800ba4e:	2200      	movs	r2, #0
 800ba50:	2300      	movs	r3, #0
 800ba52:	4640      	mov	r0, r8
 800ba54:	4649      	mov	r1, r9
 800ba56:	f7f4 ffbb 	bl	80009d0 <__aeabi_dcmplt>
 800ba5a:	b110      	cbz	r0, 800ba62 <_printf_float+0x86>
 800ba5c:	232d      	movs	r3, #45	@ 0x2d
 800ba5e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ba62:	4a92      	ldr	r2, [pc, #584]	@ (800bcac <_printf_float+0x2d0>)
 800ba64:	4b92      	ldr	r3, [pc, #584]	@ (800bcb0 <_printf_float+0x2d4>)
 800ba66:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ba6a:	bf8c      	ite	hi
 800ba6c:	4690      	movhi	r8, r2
 800ba6e:	4698      	movls	r8, r3
 800ba70:	2303      	movs	r3, #3
 800ba72:	f04f 0900 	mov.w	r9, #0
 800ba76:	6123      	str	r3, [r4, #16]
 800ba78:	f02b 0304 	bic.w	r3, fp, #4
 800ba7c:	6023      	str	r3, [r4, #0]
 800ba7e:	4633      	mov	r3, r6
 800ba80:	4621      	mov	r1, r4
 800ba82:	4628      	mov	r0, r5
 800ba84:	9700      	str	r7, [sp, #0]
 800ba86:	aa0f      	add	r2, sp, #60	@ 0x3c
 800ba88:	f000 f9d4 	bl	800be34 <_printf_common>
 800ba8c:	3001      	adds	r0, #1
 800ba8e:	f040 8090 	bne.w	800bbb2 <_printf_float+0x1d6>
 800ba92:	f04f 30ff 	mov.w	r0, #4294967295
 800ba96:	b011      	add	sp, #68	@ 0x44
 800ba98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba9c:	4642      	mov	r2, r8
 800ba9e:	464b      	mov	r3, r9
 800baa0:	4640      	mov	r0, r8
 800baa2:	4649      	mov	r1, r9
 800baa4:	f7f4 ffbc 	bl	8000a20 <__aeabi_dcmpun>
 800baa8:	b148      	cbz	r0, 800babe <_printf_float+0xe2>
 800baaa:	464b      	mov	r3, r9
 800baac:	2b00      	cmp	r3, #0
 800baae:	bfb8      	it	lt
 800bab0:	232d      	movlt	r3, #45	@ 0x2d
 800bab2:	4a80      	ldr	r2, [pc, #512]	@ (800bcb4 <_printf_float+0x2d8>)
 800bab4:	bfb8      	it	lt
 800bab6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800baba:	4b7f      	ldr	r3, [pc, #508]	@ (800bcb8 <_printf_float+0x2dc>)
 800babc:	e7d3      	b.n	800ba66 <_printf_float+0x8a>
 800babe:	6863      	ldr	r3, [r4, #4]
 800bac0:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800bac4:	1c5a      	adds	r2, r3, #1
 800bac6:	d13f      	bne.n	800bb48 <_printf_float+0x16c>
 800bac8:	2306      	movs	r3, #6
 800baca:	6063      	str	r3, [r4, #4]
 800bacc:	2200      	movs	r2, #0
 800bace:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800bad2:	6023      	str	r3, [r4, #0]
 800bad4:	9206      	str	r2, [sp, #24]
 800bad6:	aa0e      	add	r2, sp, #56	@ 0x38
 800bad8:	e9cd a204 	strd	sl, r2, [sp, #16]
 800badc:	aa0d      	add	r2, sp, #52	@ 0x34
 800bade:	9203      	str	r2, [sp, #12]
 800bae0:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800bae4:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800bae8:	6863      	ldr	r3, [r4, #4]
 800baea:	4642      	mov	r2, r8
 800baec:	9300      	str	r3, [sp, #0]
 800baee:	4628      	mov	r0, r5
 800baf0:	464b      	mov	r3, r9
 800baf2:	910a      	str	r1, [sp, #40]	@ 0x28
 800baf4:	f7ff fed4 	bl	800b8a0 <__cvt>
 800baf8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bafa:	4680      	mov	r8, r0
 800bafc:	2947      	cmp	r1, #71	@ 0x47
 800bafe:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800bb00:	d128      	bne.n	800bb54 <_printf_float+0x178>
 800bb02:	1cc8      	adds	r0, r1, #3
 800bb04:	db02      	blt.n	800bb0c <_printf_float+0x130>
 800bb06:	6863      	ldr	r3, [r4, #4]
 800bb08:	4299      	cmp	r1, r3
 800bb0a:	dd40      	ble.n	800bb8e <_printf_float+0x1b2>
 800bb0c:	f1aa 0a02 	sub.w	sl, sl, #2
 800bb10:	fa5f fa8a 	uxtb.w	sl, sl
 800bb14:	4652      	mov	r2, sl
 800bb16:	3901      	subs	r1, #1
 800bb18:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800bb1c:	910d      	str	r1, [sp, #52]	@ 0x34
 800bb1e:	f7ff ff23 	bl	800b968 <__exponent>
 800bb22:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bb24:	4681      	mov	r9, r0
 800bb26:	1813      	adds	r3, r2, r0
 800bb28:	2a01      	cmp	r2, #1
 800bb2a:	6123      	str	r3, [r4, #16]
 800bb2c:	dc02      	bgt.n	800bb34 <_printf_float+0x158>
 800bb2e:	6822      	ldr	r2, [r4, #0]
 800bb30:	07d2      	lsls	r2, r2, #31
 800bb32:	d501      	bpl.n	800bb38 <_printf_float+0x15c>
 800bb34:	3301      	adds	r3, #1
 800bb36:	6123      	str	r3, [r4, #16]
 800bb38:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d09e      	beq.n	800ba7e <_printf_float+0xa2>
 800bb40:	232d      	movs	r3, #45	@ 0x2d
 800bb42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bb46:	e79a      	b.n	800ba7e <_printf_float+0xa2>
 800bb48:	2947      	cmp	r1, #71	@ 0x47
 800bb4a:	d1bf      	bne.n	800bacc <_printf_float+0xf0>
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d1bd      	bne.n	800bacc <_printf_float+0xf0>
 800bb50:	2301      	movs	r3, #1
 800bb52:	e7ba      	b.n	800baca <_printf_float+0xee>
 800bb54:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bb58:	d9dc      	bls.n	800bb14 <_printf_float+0x138>
 800bb5a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800bb5e:	d118      	bne.n	800bb92 <_printf_float+0x1b6>
 800bb60:	2900      	cmp	r1, #0
 800bb62:	6863      	ldr	r3, [r4, #4]
 800bb64:	dd0b      	ble.n	800bb7e <_printf_float+0x1a2>
 800bb66:	6121      	str	r1, [r4, #16]
 800bb68:	b913      	cbnz	r3, 800bb70 <_printf_float+0x194>
 800bb6a:	6822      	ldr	r2, [r4, #0]
 800bb6c:	07d0      	lsls	r0, r2, #31
 800bb6e:	d502      	bpl.n	800bb76 <_printf_float+0x19a>
 800bb70:	3301      	adds	r3, #1
 800bb72:	440b      	add	r3, r1
 800bb74:	6123      	str	r3, [r4, #16]
 800bb76:	f04f 0900 	mov.w	r9, #0
 800bb7a:	65a1      	str	r1, [r4, #88]	@ 0x58
 800bb7c:	e7dc      	b.n	800bb38 <_printf_float+0x15c>
 800bb7e:	b913      	cbnz	r3, 800bb86 <_printf_float+0x1aa>
 800bb80:	6822      	ldr	r2, [r4, #0]
 800bb82:	07d2      	lsls	r2, r2, #31
 800bb84:	d501      	bpl.n	800bb8a <_printf_float+0x1ae>
 800bb86:	3302      	adds	r3, #2
 800bb88:	e7f4      	b.n	800bb74 <_printf_float+0x198>
 800bb8a:	2301      	movs	r3, #1
 800bb8c:	e7f2      	b.n	800bb74 <_printf_float+0x198>
 800bb8e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800bb92:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bb94:	4299      	cmp	r1, r3
 800bb96:	db05      	blt.n	800bba4 <_printf_float+0x1c8>
 800bb98:	6823      	ldr	r3, [r4, #0]
 800bb9a:	6121      	str	r1, [r4, #16]
 800bb9c:	07d8      	lsls	r0, r3, #31
 800bb9e:	d5ea      	bpl.n	800bb76 <_printf_float+0x19a>
 800bba0:	1c4b      	adds	r3, r1, #1
 800bba2:	e7e7      	b.n	800bb74 <_printf_float+0x198>
 800bba4:	2900      	cmp	r1, #0
 800bba6:	bfcc      	ite	gt
 800bba8:	2201      	movgt	r2, #1
 800bbaa:	f1c1 0202 	rsble	r2, r1, #2
 800bbae:	4413      	add	r3, r2
 800bbb0:	e7e0      	b.n	800bb74 <_printf_float+0x198>
 800bbb2:	6823      	ldr	r3, [r4, #0]
 800bbb4:	055a      	lsls	r2, r3, #21
 800bbb6:	d407      	bmi.n	800bbc8 <_printf_float+0x1ec>
 800bbb8:	6923      	ldr	r3, [r4, #16]
 800bbba:	4642      	mov	r2, r8
 800bbbc:	4631      	mov	r1, r6
 800bbbe:	4628      	mov	r0, r5
 800bbc0:	47b8      	blx	r7
 800bbc2:	3001      	adds	r0, #1
 800bbc4:	d12b      	bne.n	800bc1e <_printf_float+0x242>
 800bbc6:	e764      	b.n	800ba92 <_printf_float+0xb6>
 800bbc8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bbcc:	f240 80dc 	bls.w	800bd88 <_printf_float+0x3ac>
 800bbd0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bbd4:	2200      	movs	r2, #0
 800bbd6:	2300      	movs	r3, #0
 800bbd8:	f7f4 fef0 	bl	80009bc <__aeabi_dcmpeq>
 800bbdc:	2800      	cmp	r0, #0
 800bbde:	d033      	beq.n	800bc48 <_printf_float+0x26c>
 800bbe0:	2301      	movs	r3, #1
 800bbe2:	4631      	mov	r1, r6
 800bbe4:	4628      	mov	r0, r5
 800bbe6:	4a35      	ldr	r2, [pc, #212]	@ (800bcbc <_printf_float+0x2e0>)
 800bbe8:	47b8      	blx	r7
 800bbea:	3001      	adds	r0, #1
 800bbec:	f43f af51 	beq.w	800ba92 <_printf_float+0xb6>
 800bbf0:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800bbf4:	4543      	cmp	r3, r8
 800bbf6:	db02      	blt.n	800bbfe <_printf_float+0x222>
 800bbf8:	6823      	ldr	r3, [r4, #0]
 800bbfa:	07d8      	lsls	r0, r3, #31
 800bbfc:	d50f      	bpl.n	800bc1e <_printf_float+0x242>
 800bbfe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bc02:	4631      	mov	r1, r6
 800bc04:	4628      	mov	r0, r5
 800bc06:	47b8      	blx	r7
 800bc08:	3001      	adds	r0, #1
 800bc0a:	f43f af42 	beq.w	800ba92 <_printf_float+0xb6>
 800bc0e:	f04f 0900 	mov.w	r9, #0
 800bc12:	f108 38ff 	add.w	r8, r8, #4294967295
 800bc16:	f104 0a1a 	add.w	sl, r4, #26
 800bc1a:	45c8      	cmp	r8, r9
 800bc1c:	dc09      	bgt.n	800bc32 <_printf_float+0x256>
 800bc1e:	6823      	ldr	r3, [r4, #0]
 800bc20:	079b      	lsls	r3, r3, #30
 800bc22:	f100 8102 	bmi.w	800be2a <_printf_float+0x44e>
 800bc26:	68e0      	ldr	r0, [r4, #12]
 800bc28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bc2a:	4298      	cmp	r0, r3
 800bc2c:	bfb8      	it	lt
 800bc2e:	4618      	movlt	r0, r3
 800bc30:	e731      	b.n	800ba96 <_printf_float+0xba>
 800bc32:	2301      	movs	r3, #1
 800bc34:	4652      	mov	r2, sl
 800bc36:	4631      	mov	r1, r6
 800bc38:	4628      	mov	r0, r5
 800bc3a:	47b8      	blx	r7
 800bc3c:	3001      	adds	r0, #1
 800bc3e:	f43f af28 	beq.w	800ba92 <_printf_float+0xb6>
 800bc42:	f109 0901 	add.w	r9, r9, #1
 800bc46:	e7e8      	b.n	800bc1a <_printf_float+0x23e>
 800bc48:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	dc38      	bgt.n	800bcc0 <_printf_float+0x2e4>
 800bc4e:	2301      	movs	r3, #1
 800bc50:	4631      	mov	r1, r6
 800bc52:	4628      	mov	r0, r5
 800bc54:	4a19      	ldr	r2, [pc, #100]	@ (800bcbc <_printf_float+0x2e0>)
 800bc56:	47b8      	blx	r7
 800bc58:	3001      	adds	r0, #1
 800bc5a:	f43f af1a 	beq.w	800ba92 <_printf_float+0xb6>
 800bc5e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800bc62:	ea59 0303 	orrs.w	r3, r9, r3
 800bc66:	d102      	bne.n	800bc6e <_printf_float+0x292>
 800bc68:	6823      	ldr	r3, [r4, #0]
 800bc6a:	07d9      	lsls	r1, r3, #31
 800bc6c:	d5d7      	bpl.n	800bc1e <_printf_float+0x242>
 800bc6e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bc72:	4631      	mov	r1, r6
 800bc74:	4628      	mov	r0, r5
 800bc76:	47b8      	blx	r7
 800bc78:	3001      	adds	r0, #1
 800bc7a:	f43f af0a 	beq.w	800ba92 <_printf_float+0xb6>
 800bc7e:	f04f 0a00 	mov.w	sl, #0
 800bc82:	f104 0b1a 	add.w	fp, r4, #26
 800bc86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bc88:	425b      	negs	r3, r3
 800bc8a:	4553      	cmp	r3, sl
 800bc8c:	dc01      	bgt.n	800bc92 <_printf_float+0x2b6>
 800bc8e:	464b      	mov	r3, r9
 800bc90:	e793      	b.n	800bbba <_printf_float+0x1de>
 800bc92:	2301      	movs	r3, #1
 800bc94:	465a      	mov	r2, fp
 800bc96:	4631      	mov	r1, r6
 800bc98:	4628      	mov	r0, r5
 800bc9a:	47b8      	blx	r7
 800bc9c:	3001      	adds	r0, #1
 800bc9e:	f43f aef8 	beq.w	800ba92 <_printf_float+0xb6>
 800bca2:	f10a 0a01 	add.w	sl, sl, #1
 800bca6:	e7ee      	b.n	800bc86 <_printf_float+0x2aa>
 800bca8:	7fefffff 	.word	0x7fefffff
 800bcac:	0800eeeb 	.word	0x0800eeeb
 800bcb0:	0800eee7 	.word	0x0800eee7
 800bcb4:	0800eef3 	.word	0x0800eef3
 800bcb8:	0800eeef 	.word	0x0800eeef
 800bcbc:	0800eef7 	.word	0x0800eef7
 800bcc0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bcc2:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800bcc6:	4553      	cmp	r3, sl
 800bcc8:	bfa8      	it	ge
 800bcca:	4653      	movge	r3, sl
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	4699      	mov	r9, r3
 800bcd0:	dc36      	bgt.n	800bd40 <_printf_float+0x364>
 800bcd2:	f04f 0b00 	mov.w	fp, #0
 800bcd6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bcda:	f104 021a 	add.w	r2, r4, #26
 800bcde:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bce0:	930a      	str	r3, [sp, #40]	@ 0x28
 800bce2:	eba3 0309 	sub.w	r3, r3, r9
 800bce6:	455b      	cmp	r3, fp
 800bce8:	dc31      	bgt.n	800bd4e <_printf_float+0x372>
 800bcea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bcec:	459a      	cmp	sl, r3
 800bcee:	dc3a      	bgt.n	800bd66 <_printf_float+0x38a>
 800bcf0:	6823      	ldr	r3, [r4, #0]
 800bcf2:	07da      	lsls	r2, r3, #31
 800bcf4:	d437      	bmi.n	800bd66 <_printf_float+0x38a>
 800bcf6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bcf8:	ebaa 0903 	sub.w	r9, sl, r3
 800bcfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bcfe:	ebaa 0303 	sub.w	r3, sl, r3
 800bd02:	4599      	cmp	r9, r3
 800bd04:	bfa8      	it	ge
 800bd06:	4699      	movge	r9, r3
 800bd08:	f1b9 0f00 	cmp.w	r9, #0
 800bd0c:	dc33      	bgt.n	800bd76 <_printf_float+0x39a>
 800bd0e:	f04f 0800 	mov.w	r8, #0
 800bd12:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bd16:	f104 0b1a 	add.w	fp, r4, #26
 800bd1a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bd1c:	ebaa 0303 	sub.w	r3, sl, r3
 800bd20:	eba3 0309 	sub.w	r3, r3, r9
 800bd24:	4543      	cmp	r3, r8
 800bd26:	f77f af7a 	ble.w	800bc1e <_printf_float+0x242>
 800bd2a:	2301      	movs	r3, #1
 800bd2c:	465a      	mov	r2, fp
 800bd2e:	4631      	mov	r1, r6
 800bd30:	4628      	mov	r0, r5
 800bd32:	47b8      	blx	r7
 800bd34:	3001      	adds	r0, #1
 800bd36:	f43f aeac 	beq.w	800ba92 <_printf_float+0xb6>
 800bd3a:	f108 0801 	add.w	r8, r8, #1
 800bd3e:	e7ec      	b.n	800bd1a <_printf_float+0x33e>
 800bd40:	4642      	mov	r2, r8
 800bd42:	4631      	mov	r1, r6
 800bd44:	4628      	mov	r0, r5
 800bd46:	47b8      	blx	r7
 800bd48:	3001      	adds	r0, #1
 800bd4a:	d1c2      	bne.n	800bcd2 <_printf_float+0x2f6>
 800bd4c:	e6a1      	b.n	800ba92 <_printf_float+0xb6>
 800bd4e:	2301      	movs	r3, #1
 800bd50:	4631      	mov	r1, r6
 800bd52:	4628      	mov	r0, r5
 800bd54:	920a      	str	r2, [sp, #40]	@ 0x28
 800bd56:	47b8      	blx	r7
 800bd58:	3001      	adds	r0, #1
 800bd5a:	f43f ae9a 	beq.w	800ba92 <_printf_float+0xb6>
 800bd5e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bd60:	f10b 0b01 	add.w	fp, fp, #1
 800bd64:	e7bb      	b.n	800bcde <_printf_float+0x302>
 800bd66:	4631      	mov	r1, r6
 800bd68:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bd6c:	4628      	mov	r0, r5
 800bd6e:	47b8      	blx	r7
 800bd70:	3001      	adds	r0, #1
 800bd72:	d1c0      	bne.n	800bcf6 <_printf_float+0x31a>
 800bd74:	e68d      	b.n	800ba92 <_printf_float+0xb6>
 800bd76:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bd78:	464b      	mov	r3, r9
 800bd7a:	4631      	mov	r1, r6
 800bd7c:	4628      	mov	r0, r5
 800bd7e:	4442      	add	r2, r8
 800bd80:	47b8      	blx	r7
 800bd82:	3001      	adds	r0, #1
 800bd84:	d1c3      	bne.n	800bd0e <_printf_float+0x332>
 800bd86:	e684      	b.n	800ba92 <_printf_float+0xb6>
 800bd88:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800bd8c:	f1ba 0f01 	cmp.w	sl, #1
 800bd90:	dc01      	bgt.n	800bd96 <_printf_float+0x3ba>
 800bd92:	07db      	lsls	r3, r3, #31
 800bd94:	d536      	bpl.n	800be04 <_printf_float+0x428>
 800bd96:	2301      	movs	r3, #1
 800bd98:	4642      	mov	r2, r8
 800bd9a:	4631      	mov	r1, r6
 800bd9c:	4628      	mov	r0, r5
 800bd9e:	47b8      	blx	r7
 800bda0:	3001      	adds	r0, #1
 800bda2:	f43f ae76 	beq.w	800ba92 <_printf_float+0xb6>
 800bda6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bdaa:	4631      	mov	r1, r6
 800bdac:	4628      	mov	r0, r5
 800bdae:	47b8      	blx	r7
 800bdb0:	3001      	adds	r0, #1
 800bdb2:	f43f ae6e 	beq.w	800ba92 <_printf_float+0xb6>
 800bdb6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bdba:	2200      	movs	r2, #0
 800bdbc:	2300      	movs	r3, #0
 800bdbe:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bdc2:	f7f4 fdfb 	bl	80009bc <__aeabi_dcmpeq>
 800bdc6:	b9c0      	cbnz	r0, 800bdfa <_printf_float+0x41e>
 800bdc8:	4653      	mov	r3, sl
 800bdca:	f108 0201 	add.w	r2, r8, #1
 800bdce:	4631      	mov	r1, r6
 800bdd0:	4628      	mov	r0, r5
 800bdd2:	47b8      	blx	r7
 800bdd4:	3001      	adds	r0, #1
 800bdd6:	d10c      	bne.n	800bdf2 <_printf_float+0x416>
 800bdd8:	e65b      	b.n	800ba92 <_printf_float+0xb6>
 800bdda:	2301      	movs	r3, #1
 800bddc:	465a      	mov	r2, fp
 800bdde:	4631      	mov	r1, r6
 800bde0:	4628      	mov	r0, r5
 800bde2:	47b8      	blx	r7
 800bde4:	3001      	adds	r0, #1
 800bde6:	f43f ae54 	beq.w	800ba92 <_printf_float+0xb6>
 800bdea:	f108 0801 	add.w	r8, r8, #1
 800bdee:	45d0      	cmp	r8, sl
 800bdf0:	dbf3      	blt.n	800bdda <_printf_float+0x3fe>
 800bdf2:	464b      	mov	r3, r9
 800bdf4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bdf8:	e6e0      	b.n	800bbbc <_printf_float+0x1e0>
 800bdfa:	f04f 0800 	mov.w	r8, #0
 800bdfe:	f104 0b1a 	add.w	fp, r4, #26
 800be02:	e7f4      	b.n	800bdee <_printf_float+0x412>
 800be04:	2301      	movs	r3, #1
 800be06:	4642      	mov	r2, r8
 800be08:	e7e1      	b.n	800bdce <_printf_float+0x3f2>
 800be0a:	2301      	movs	r3, #1
 800be0c:	464a      	mov	r2, r9
 800be0e:	4631      	mov	r1, r6
 800be10:	4628      	mov	r0, r5
 800be12:	47b8      	blx	r7
 800be14:	3001      	adds	r0, #1
 800be16:	f43f ae3c 	beq.w	800ba92 <_printf_float+0xb6>
 800be1a:	f108 0801 	add.w	r8, r8, #1
 800be1e:	68e3      	ldr	r3, [r4, #12]
 800be20:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800be22:	1a5b      	subs	r3, r3, r1
 800be24:	4543      	cmp	r3, r8
 800be26:	dcf0      	bgt.n	800be0a <_printf_float+0x42e>
 800be28:	e6fd      	b.n	800bc26 <_printf_float+0x24a>
 800be2a:	f04f 0800 	mov.w	r8, #0
 800be2e:	f104 0919 	add.w	r9, r4, #25
 800be32:	e7f4      	b.n	800be1e <_printf_float+0x442>

0800be34 <_printf_common>:
 800be34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be38:	4616      	mov	r6, r2
 800be3a:	4698      	mov	r8, r3
 800be3c:	688a      	ldr	r2, [r1, #8]
 800be3e:	690b      	ldr	r3, [r1, #16]
 800be40:	4607      	mov	r7, r0
 800be42:	4293      	cmp	r3, r2
 800be44:	bfb8      	it	lt
 800be46:	4613      	movlt	r3, r2
 800be48:	6033      	str	r3, [r6, #0]
 800be4a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800be4e:	460c      	mov	r4, r1
 800be50:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800be54:	b10a      	cbz	r2, 800be5a <_printf_common+0x26>
 800be56:	3301      	adds	r3, #1
 800be58:	6033      	str	r3, [r6, #0]
 800be5a:	6823      	ldr	r3, [r4, #0]
 800be5c:	0699      	lsls	r1, r3, #26
 800be5e:	bf42      	ittt	mi
 800be60:	6833      	ldrmi	r3, [r6, #0]
 800be62:	3302      	addmi	r3, #2
 800be64:	6033      	strmi	r3, [r6, #0]
 800be66:	6825      	ldr	r5, [r4, #0]
 800be68:	f015 0506 	ands.w	r5, r5, #6
 800be6c:	d106      	bne.n	800be7c <_printf_common+0x48>
 800be6e:	f104 0a19 	add.w	sl, r4, #25
 800be72:	68e3      	ldr	r3, [r4, #12]
 800be74:	6832      	ldr	r2, [r6, #0]
 800be76:	1a9b      	subs	r3, r3, r2
 800be78:	42ab      	cmp	r3, r5
 800be7a:	dc2b      	bgt.n	800bed4 <_printf_common+0xa0>
 800be7c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800be80:	6822      	ldr	r2, [r4, #0]
 800be82:	3b00      	subs	r3, #0
 800be84:	bf18      	it	ne
 800be86:	2301      	movne	r3, #1
 800be88:	0692      	lsls	r2, r2, #26
 800be8a:	d430      	bmi.n	800beee <_printf_common+0xba>
 800be8c:	4641      	mov	r1, r8
 800be8e:	4638      	mov	r0, r7
 800be90:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800be94:	47c8      	blx	r9
 800be96:	3001      	adds	r0, #1
 800be98:	d023      	beq.n	800bee2 <_printf_common+0xae>
 800be9a:	6823      	ldr	r3, [r4, #0]
 800be9c:	6922      	ldr	r2, [r4, #16]
 800be9e:	f003 0306 	and.w	r3, r3, #6
 800bea2:	2b04      	cmp	r3, #4
 800bea4:	bf14      	ite	ne
 800bea6:	2500      	movne	r5, #0
 800bea8:	6833      	ldreq	r3, [r6, #0]
 800beaa:	f04f 0600 	mov.w	r6, #0
 800beae:	bf08      	it	eq
 800beb0:	68e5      	ldreq	r5, [r4, #12]
 800beb2:	f104 041a 	add.w	r4, r4, #26
 800beb6:	bf08      	it	eq
 800beb8:	1aed      	subeq	r5, r5, r3
 800beba:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800bebe:	bf08      	it	eq
 800bec0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bec4:	4293      	cmp	r3, r2
 800bec6:	bfc4      	itt	gt
 800bec8:	1a9b      	subgt	r3, r3, r2
 800beca:	18ed      	addgt	r5, r5, r3
 800becc:	42b5      	cmp	r5, r6
 800bece:	d11a      	bne.n	800bf06 <_printf_common+0xd2>
 800bed0:	2000      	movs	r0, #0
 800bed2:	e008      	b.n	800bee6 <_printf_common+0xb2>
 800bed4:	2301      	movs	r3, #1
 800bed6:	4652      	mov	r2, sl
 800bed8:	4641      	mov	r1, r8
 800beda:	4638      	mov	r0, r7
 800bedc:	47c8      	blx	r9
 800bede:	3001      	adds	r0, #1
 800bee0:	d103      	bne.n	800beea <_printf_common+0xb6>
 800bee2:	f04f 30ff 	mov.w	r0, #4294967295
 800bee6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800beea:	3501      	adds	r5, #1
 800beec:	e7c1      	b.n	800be72 <_printf_common+0x3e>
 800beee:	2030      	movs	r0, #48	@ 0x30
 800bef0:	18e1      	adds	r1, r4, r3
 800bef2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bef6:	1c5a      	adds	r2, r3, #1
 800bef8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800befc:	4422      	add	r2, r4
 800befe:	3302      	adds	r3, #2
 800bf00:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bf04:	e7c2      	b.n	800be8c <_printf_common+0x58>
 800bf06:	2301      	movs	r3, #1
 800bf08:	4622      	mov	r2, r4
 800bf0a:	4641      	mov	r1, r8
 800bf0c:	4638      	mov	r0, r7
 800bf0e:	47c8      	blx	r9
 800bf10:	3001      	adds	r0, #1
 800bf12:	d0e6      	beq.n	800bee2 <_printf_common+0xae>
 800bf14:	3601      	adds	r6, #1
 800bf16:	e7d9      	b.n	800becc <_printf_common+0x98>

0800bf18 <_printf_i>:
 800bf18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bf1c:	7e0f      	ldrb	r7, [r1, #24]
 800bf1e:	4691      	mov	r9, r2
 800bf20:	2f78      	cmp	r7, #120	@ 0x78
 800bf22:	4680      	mov	r8, r0
 800bf24:	460c      	mov	r4, r1
 800bf26:	469a      	mov	sl, r3
 800bf28:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bf2a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bf2e:	d807      	bhi.n	800bf40 <_printf_i+0x28>
 800bf30:	2f62      	cmp	r7, #98	@ 0x62
 800bf32:	d80a      	bhi.n	800bf4a <_printf_i+0x32>
 800bf34:	2f00      	cmp	r7, #0
 800bf36:	f000 80d1 	beq.w	800c0dc <_printf_i+0x1c4>
 800bf3a:	2f58      	cmp	r7, #88	@ 0x58
 800bf3c:	f000 80b8 	beq.w	800c0b0 <_printf_i+0x198>
 800bf40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bf44:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bf48:	e03a      	b.n	800bfc0 <_printf_i+0xa8>
 800bf4a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bf4e:	2b15      	cmp	r3, #21
 800bf50:	d8f6      	bhi.n	800bf40 <_printf_i+0x28>
 800bf52:	a101      	add	r1, pc, #4	@ (adr r1, 800bf58 <_printf_i+0x40>)
 800bf54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bf58:	0800bfb1 	.word	0x0800bfb1
 800bf5c:	0800bfc5 	.word	0x0800bfc5
 800bf60:	0800bf41 	.word	0x0800bf41
 800bf64:	0800bf41 	.word	0x0800bf41
 800bf68:	0800bf41 	.word	0x0800bf41
 800bf6c:	0800bf41 	.word	0x0800bf41
 800bf70:	0800bfc5 	.word	0x0800bfc5
 800bf74:	0800bf41 	.word	0x0800bf41
 800bf78:	0800bf41 	.word	0x0800bf41
 800bf7c:	0800bf41 	.word	0x0800bf41
 800bf80:	0800bf41 	.word	0x0800bf41
 800bf84:	0800c0c3 	.word	0x0800c0c3
 800bf88:	0800bfef 	.word	0x0800bfef
 800bf8c:	0800c07d 	.word	0x0800c07d
 800bf90:	0800bf41 	.word	0x0800bf41
 800bf94:	0800bf41 	.word	0x0800bf41
 800bf98:	0800c0e5 	.word	0x0800c0e5
 800bf9c:	0800bf41 	.word	0x0800bf41
 800bfa0:	0800bfef 	.word	0x0800bfef
 800bfa4:	0800bf41 	.word	0x0800bf41
 800bfa8:	0800bf41 	.word	0x0800bf41
 800bfac:	0800c085 	.word	0x0800c085
 800bfb0:	6833      	ldr	r3, [r6, #0]
 800bfb2:	1d1a      	adds	r2, r3, #4
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	6032      	str	r2, [r6, #0]
 800bfb8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bfbc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bfc0:	2301      	movs	r3, #1
 800bfc2:	e09c      	b.n	800c0fe <_printf_i+0x1e6>
 800bfc4:	6833      	ldr	r3, [r6, #0]
 800bfc6:	6820      	ldr	r0, [r4, #0]
 800bfc8:	1d19      	adds	r1, r3, #4
 800bfca:	6031      	str	r1, [r6, #0]
 800bfcc:	0606      	lsls	r6, r0, #24
 800bfce:	d501      	bpl.n	800bfd4 <_printf_i+0xbc>
 800bfd0:	681d      	ldr	r5, [r3, #0]
 800bfd2:	e003      	b.n	800bfdc <_printf_i+0xc4>
 800bfd4:	0645      	lsls	r5, r0, #25
 800bfd6:	d5fb      	bpl.n	800bfd0 <_printf_i+0xb8>
 800bfd8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bfdc:	2d00      	cmp	r5, #0
 800bfde:	da03      	bge.n	800bfe8 <_printf_i+0xd0>
 800bfe0:	232d      	movs	r3, #45	@ 0x2d
 800bfe2:	426d      	negs	r5, r5
 800bfe4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bfe8:	230a      	movs	r3, #10
 800bfea:	4858      	ldr	r0, [pc, #352]	@ (800c14c <_printf_i+0x234>)
 800bfec:	e011      	b.n	800c012 <_printf_i+0xfa>
 800bfee:	6821      	ldr	r1, [r4, #0]
 800bff0:	6833      	ldr	r3, [r6, #0]
 800bff2:	0608      	lsls	r0, r1, #24
 800bff4:	f853 5b04 	ldr.w	r5, [r3], #4
 800bff8:	d402      	bmi.n	800c000 <_printf_i+0xe8>
 800bffa:	0649      	lsls	r1, r1, #25
 800bffc:	bf48      	it	mi
 800bffe:	b2ad      	uxthmi	r5, r5
 800c000:	2f6f      	cmp	r7, #111	@ 0x6f
 800c002:	6033      	str	r3, [r6, #0]
 800c004:	bf14      	ite	ne
 800c006:	230a      	movne	r3, #10
 800c008:	2308      	moveq	r3, #8
 800c00a:	4850      	ldr	r0, [pc, #320]	@ (800c14c <_printf_i+0x234>)
 800c00c:	2100      	movs	r1, #0
 800c00e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c012:	6866      	ldr	r6, [r4, #4]
 800c014:	2e00      	cmp	r6, #0
 800c016:	60a6      	str	r6, [r4, #8]
 800c018:	db05      	blt.n	800c026 <_printf_i+0x10e>
 800c01a:	6821      	ldr	r1, [r4, #0]
 800c01c:	432e      	orrs	r6, r5
 800c01e:	f021 0104 	bic.w	r1, r1, #4
 800c022:	6021      	str	r1, [r4, #0]
 800c024:	d04b      	beq.n	800c0be <_printf_i+0x1a6>
 800c026:	4616      	mov	r6, r2
 800c028:	fbb5 f1f3 	udiv	r1, r5, r3
 800c02c:	fb03 5711 	mls	r7, r3, r1, r5
 800c030:	5dc7      	ldrb	r7, [r0, r7]
 800c032:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c036:	462f      	mov	r7, r5
 800c038:	42bb      	cmp	r3, r7
 800c03a:	460d      	mov	r5, r1
 800c03c:	d9f4      	bls.n	800c028 <_printf_i+0x110>
 800c03e:	2b08      	cmp	r3, #8
 800c040:	d10b      	bne.n	800c05a <_printf_i+0x142>
 800c042:	6823      	ldr	r3, [r4, #0]
 800c044:	07df      	lsls	r7, r3, #31
 800c046:	d508      	bpl.n	800c05a <_printf_i+0x142>
 800c048:	6923      	ldr	r3, [r4, #16]
 800c04a:	6861      	ldr	r1, [r4, #4]
 800c04c:	4299      	cmp	r1, r3
 800c04e:	bfde      	ittt	le
 800c050:	2330      	movle	r3, #48	@ 0x30
 800c052:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c056:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c05a:	1b92      	subs	r2, r2, r6
 800c05c:	6122      	str	r2, [r4, #16]
 800c05e:	464b      	mov	r3, r9
 800c060:	4621      	mov	r1, r4
 800c062:	4640      	mov	r0, r8
 800c064:	f8cd a000 	str.w	sl, [sp]
 800c068:	aa03      	add	r2, sp, #12
 800c06a:	f7ff fee3 	bl	800be34 <_printf_common>
 800c06e:	3001      	adds	r0, #1
 800c070:	d14a      	bne.n	800c108 <_printf_i+0x1f0>
 800c072:	f04f 30ff 	mov.w	r0, #4294967295
 800c076:	b004      	add	sp, #16
 800c078:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c07c:	6823      	ldr	r3, [r4, #0]
 800c07e:	f043 0320 	orr.w	r3, r3, #32
 800c082:	6023      	str	r3, [r4, #0]
 800c084:	2778      	movs	r7, #120	@ 0x78
 800c086:	4832      	ldr	r0, [pc, #200]	@ (800c150 <_printf_i+0x238>)
 800c088:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c08c:	6823      	ldr	r3, [r4, #0]
 800c08e:	6831      	ldr	r1, [r6, #0]
 800c090:	061f      	lsls	r7, r3, #24
 800c092:	f851 5b04 	ldr.w	r5, [r1], #4
 800c096:	d402      	bmi.n	800c09e <_printf_i+0x186>
 800c098:	065f      	lsls	r7, r3, #25
 800c09a:	bf48      	it	mi
 800c09c:	b2ad      	uxthmi	r5, r5
 800c09e:	6031      	str	r1, [r6, #0]
 800c0a0:	07d9      	lsls	r1, r3, #31
 800c0a2:	bf44      	itt	mi
 800c0a4:	f043 0320 	orrmi.w	r3, r3, #32
 800c0a8:	6023      	strmi	r3, [r4, #0]
 800c0aa:	b11d      	cbz	r5, 800c0b4 <_printf_i+0x19c>
 800c0ac:	2310      	movs	r3, #16
 800c0ae:	e7ad      	b.n	800c00c <_printf_i+0xf4>
 800c0b0:	4826      	ldr	r0, [pc, #152]	@ (800c14c <_printf_i+0x234>)
 800c0b2:	e7e9      	b.n	800c088 <_printf_i+0x170>
 800c0b4:	6823      	ldr	r3, [r4, #0]
 800c0b6:	f023 0320 	bic.w	r3, r3, #32
 800c0ba:	6023      	str	r3, [r4, #0]
 800c0bc:	e7f6      	b.n	800c0ac <_printf_i+0x194>
 800c0be:	4616      	mov	r6, r2
 800c0c0:	e7bd      	b.n	800c03e <_printf_i+0x126>
 800c0c2:	6833      	ldr	r3, [r6, #0]
 800c0c4:	6825      	ldr	r5, [r4, #0]
 800c0c6:	1d18      	adds	r0, r3, #4
 800c0c8:	6961      	ldr	r1, [r4, #20]
 800c0ca:	6030      	str	r0, [r6, #0]
 800c0cc:	062e      	lsls	r6, r5, #24
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	d501      	bpl.n	800c0d6 <_printf_i+0x1be>
 800c0d2:	6019      	str	r1, [r3, #0]
 800c0d4:	e002      	b.n	800c0dc <_printf_i+0x1c4>
 800c0d6:	0668      	lsls	r0, r5, #25
 800c0d8:	d5fb      	bpl.n	800c0d2 <_printf_i+0x1ba>
 800c0da:	8019      	strh	r1, [r3, #0]
 800c0dc:	2300      	movs	r3, #0
 800c0de:	4616      	mov	r6, r2
 800c0e0:	6123      	str	r3, [r4, #16]
 800c0e2:	e7bc      	b.n	800c05e <_printf_i+0x146>
 800c0e4:	6833      	ldr	r3, [r6, #0]
 800c0e6:	2100      	movs	r1, #0
 800c0e8:	1d1a      	adds	r2, r3, #4
 800c0ea:	6032      	str	r2, [r6, #0]
 800c0ec:	681e      	ldr	r6, [r3, #0]
 800c0ee:	6862      	ldr	r2, [r4, #4]
 800c0f0:	4630      	mov	r0, r6
 800c0f2:	f000 fb3c 	bl	800c76e <memchr>
 800c0f6:	b108      	cbz	r0, 800c0fc <_printf_i+0x1e4>
 800c0f8:	1b80      	subs	r0, r0, r6
 800c0fa:	6060      	str	r0, [r4, #4]
 800c0fc:	6863      	ldr	r3, [r4, #4]
 800c0fe:	6123      	str	r3, [r4, #16]
 800c100:	2300      	movs	r3, #0
 800c102:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c106:	e7aa      	b.n	800c05e <_printf_i+0x146>
 800c108:	4632      	mov	r2, r6
 800c10a:	4649      	mov	r1, r9
 800c10c:	4640      	mov	r0, r8
 800c10e:	6923      	ldr	r3, [r4, #16]
 800c110:	47d0      	blx	sl
 800c112:	3001      	adds	r0, #1
 800c114:	d0ad      	beq.n	800c072 <_printf_i+0x15a>
 800c116:	6823      	ldr	r3, [r4, #0]
 800c118:	079b      	lsls	r3, r3, #30
 800c11a:	d413      	bmi.n	800c144 <_printf_i+0x22c>
 800c11c:	68e0      	ldr	r0, [r4, #12]
 800c11e:	9b03      	ldr	r3, [sp, #12]
 800c120:	4298      	cmp	r0, r3
 800c122:	bfb8      	it	lt
 800c124:	4618      	movlt	r0, r3
 800c126:	e7a6      	b.n	800c076 <_printf_i+0x15e>
 800c128:	2301      	movs	r3, #1
 800c12a:	4632      	mov	r2, r6
 800c12c:	4649      	mov	r1, r9
 800c12e:	4640      	mov	r0, r8
 800c130:	47d0      	blx	sl
 800c132:	3001      	adds	r0, #1
 800c134:	d09d      	beq.n	800c072 <_printf_i+0x15a>
 800c136:	3501      	adds	r5, #1
 800c138:	68e3      	ldr	r3, [r4, #12]
 800c13a:	9903      	ldr	r1, [sp, #12]
 800c13c:	1a5b      	subs	r3, r3, r1
 800c13e:	42ab      	cmp	r3, r5
 800c140:	dcf2      	bgt.n	800c128 <_printf_i+0x210>
 800c142:	e7eb      	b.n	800c11c <_printf_i+0x204>
 800c144:	2500      	movs	r5, #0
 800c146:	f104 0619 	add.w	r6, r4, #25
 800c14a:	e7f5      	b.n	800c138 <_printf_i+0x220>
 800c14c:	0800eef9 	.word	0x0800eef9
 800c150:	0800ef0a 	.word	0x0800ef0a

0800c154 <std>:
 800c154:	2300      	movs	r3, #0
 800c156:	b510      	push	{r4, lr}
 800c158:	4604      	mov	r4, r0
 800c15a:	e9c0 3300 	strd	r3, r3, [r0]
 800c15e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c162:	6083      	str	r3, [r0, #8]
 800c164:	8181      	strh	r1, [r0, #12]
 800c166:	6643      	str	r3, [r0, #100]	@ 0x64
 800c168:	81c2      	strh	r2, [r0, #14]
 800c16a:	6183      	str	r3, [r0, #24]
 800c16c:	4619      	mov	r1, r3
 800c16e:	2208      	movs	r2, #8
 800c170:	305c      	adds	r0, #92	@ 0x5c
 800c172:	f000 fa49 	bl	800c608 <memset>
 800c176:	4b0d      	ldr	r3, [pc, #52]	@ (800c1ac <std+0x58>)
 800c178:	6224      	str	r4, [r4, #32]
 800c17a:	6263      	str	r3, [r4, #36]	@ 0x24
 800c17c:	4b0c      	ldr	r3, [pc, #48]	@ (800c1b0 <std+0x5c>)
 800c17e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c180:	4b0c      	ldr	r3, [pc, #48]	@ (800c1b4 <std+0x60>)
 800c182:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c184:	4b0c      	ldr	r3, [pc, #48]	@ (800c1b8 <std+0x64>)
 800c186:	6323      	str	r3, [r4, #48]	@ 0x30
 800c188:	4b0c      	ldr	r3, [pc, #48]	@ (800c1bc <std+0x68>)
 800c18a:	429c      	cmp	r4, r3
 800c18c:	d006      	beq.n	800c19c <std+0x48>
 800c18e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c192:	4294      	cmp	r4, r2
 800c194:	d002      	beq.n	800c19c <std+0x48>
 800c196:	33d0      	adds	r3, #208	@ 0xd0
 800c198:	429c      	cmp	r4, r3
 800c19a:	d105      	bne.n	800c1a8 <std+0x54>
 800c19c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c1a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c1a4:	f000 bae0 	b.w	800c768 <__retarget_lock_init_recursive>
 800c1a8:	bd10      	pop	{r4, pc}
 800c1aa:	bf00      	nop
 800c1ac:	0800c425 	.word	0x0800c425
 800c1b0:	0800c447 	.word	0x0800c447
 800c1b4:	0800c47f 	.word	0x0800c47f
 800c1b8:	0800c4a3 	.word	0x0800c4a3
 800c1bc:	20000668 	.word	0x20000668

0800c1c0 <stdio_exit_handler>:
 800c1c0:	4a02      	ldr	r2, [pc, #8]	@ (800c1cc <stdio_exit_handler+0xc>)
 800c1c2:	4903      	ldr	r1, [pc, #12]	@ (800c1d0 <stdio_exit_handler+0x10>)
 800c1c4:	4803      	ldr	r0, [pc, #12]	@ (800c1d4 <stdio_exit_handler+0x14>)
 800c1c6:	f000 b869 	b.w	800c29c <_fwalk_sglue>
 800c1ca:	bf00      	nop
 800c1cc:	20000048 	.word	0x20000048
 800c1d0:	0800e381 	.word	0x0800e381
 800c1d4:	20000058 	.word	0x20000058

0800c1d8 <cleanup_stdio>:
 800c1d8:	6841      	ldr	r1, [r0, #4]
 800c1da:	4b0c      	ldr	r3, [pc, #48]	@ (800c20c <cleanup_stdio+0x34>)
 800c1dc:	b510      	push	{r4, lr}
 800c1de:	4299      	cmp	r1, r3
 800c1e0:	4604      	mov	r4, r0
 800c1e2:	d001      	beq.n	800c1e8 <cleanup_stdio+0x10>
 800c1e4:	f002 f8cc 	bl	800e380 <_fflush_r>
 800c1e8:	68a1      	ldr	r1, [r4, #8]
 800c1ea:	4b09      	ldr	r3, [pc, #36]	@ (800c210 <cleanup_stdio+0x38>)
 800c1ec:	4299      	cmp	r1, r3
 800c1ee:	d002      	beq.n	800c1f6 <cleanup_stdio+0x1e>
 800c1f0:	4620      	mov	r0, r4
 800c1f2:	f002 f8c5 	bl	800e380 <_fflush_r>
 800c1f6:	68e1      	ldr	r1, [r4, #12]
 800c1f8:	4b06      	ldr	r3, [pc, #24]	@ (800c214 <cleanup_stdio+0x3c>)
 800c1fa:	4299      	cmp	r1, r3
 800c1fc:	d004      	beq.n	800c208 <cleanup_stdio+0x30>
 800c1fe:	4620      	mov	r0, r4
 800c200:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c204:	f002 b8bc 	b.w	800e380 <_fflush_r>
 800c208:	bd10      	pop	{r4, pc}
 800c20a:	bf00      	nop
 800c20c:	20000668 	.word	0x20000668
 800c210:	200006d0 	.word	0x200006d0
 800c214:	20000738 	.word	0x20000738

0800c218 <global_stdio_init.part.0>:
 800c218:	b510      	push	{r4, lr}
 800c21a:	4b0b      	ldr	r3, [pc, #44]	@ (800c248 <global_stdio_init.part.0+0x30>)
 800c21c:	4c0b      	ldr	r4, [pc, #44]	@ (800c24c <global_stdio_init.part.0+0x34>)
 800c21e:	4a0c      	ldr	r2, [pc, #48]	@ (800c250 <global_stdio_init.part.0+0x38>)
 800c220:	4620      	mov	r0, r4
 800c222:	601a      	str	r2, [r3, #0]
 800c224:	2104      	movs	r1, #4
 800c226:	2200      	movs	r2, #0
 800c228:	f7ff ff94 	bl	800c154 <std>
 800c22c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c230:	2201      	movs	r2, #1
 800c232:	2109      	movs	r1, #9
 800c234:	f7ff ff8e 	bl	800c154 <std>
 800c238:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c23c:	2202      	movs	r2, #2
 800c23e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c242:	2112      	movs	r1, #18
 800c244:	f7ff bf86 	b.w	800c154 <std>
 800c248:	200007a0 	.word	0x200007a0
 800c24c:	20000668 	.word	0x20000668
 800c250:	0800c1c1 	.word	0x0800c1c1

0800c254 <__sfp_lock_acquire>:
 800c254:	4801      	ldr	r0, [pc, #4]	@ (800c25c <__sfp_lock_acquire+0x8>)
 800c256:	f000 ba88 	b.w	800c76a <__retarget_lock_acquire_recursive>
 800c25a:	bf00      	nop
 800c25c:	200007a9 	.word	0x200007a9

0800c260 <__sfp_lock_release>:
 800c260:	4801      	ldr	r0, [pc, #4]	@ (800c268 <__sfp_lock_release+0x8>)
 800c262:	f000 ba83 	b.w	800c76c <__retarget_lock_release_recursive>
 800c266:	bf00      	nop
 800c268:	200007a9 	.word	0x200007a9

0800c26c <__sinit>:
 800c26c:	b510      	push	{r4, lr}
 800c26e:	4604      	mov	r4, r0
 800c270:	f7ff fff0 	bl	800c254 <__sfp_lock_acquire>
 800c274:	6a23      	ldr	r3, [r4, #32]
 800c276:	b11b      	cbz	r3, 800c280 <__sinit+0x14>
 800c278:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c27c:	f7ff bff0 	b.w	800c260 <__sfp_lock_release>
 800c280:	4b04      	ldr	r3, [pc, #16]	@ (800c294 <__sinit+0x28>)
 800c282:	6223      	str	r3, [r4, #32]
 800c284:	4b04      	ldr	r3, [pc, #16]	@ (800c298 <__sinit+0x2c>)
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d1f5      	bne.n	800c278 <__sinit+0xc>
 800c28c:	f7ff ffc4 	bl	800c218 <global_stdio_init.part.0>
 800c290:	e7f2      	b.n	800c278 <__sinit+0xc>
 800c292:	bf00      	nop
 800c294:	0800c1d9 	.word	0x0800c1d9
 800c298:	200007a0 	.word	0x200007a0

0800c29c <_fwalk_sglue>:
 800c29c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c2a0:	4607      	mov	r7, r0
 800c2a2:	4688      	mov	r8, r1
 800c2a4:	4614      	mov	r4, r2
 800c2a6:	2600      	movs	r6, #0
 800c2a8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c2ac:	f1b9 0901 	subs.w	r9, r9, #1
 800c2b0:	d505      	bpl.n	800c2be <_fwalk_sglue+0x22>
 800c2b2:	6824      	ldr	r4, [r4, #0]
 800c2b4:	2c00      	cmp	r4, #0
 800c2b6:	d1f7      	bne.n	800c2a8 <_fwalk_sglue+0xc>
 800c2b8:	4630      	mov	r0, r6
 800c2ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c2be:	89ab      	ldrh	r3, [r5, #12]
 800c2c0:	2b01      	cmp	r3, #1
 800c2c2:	d907      	bls.n	800c2d4 <_fwalk_sglue+0x38>
 800c2c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c2c8:	3301      	adds	r3, #1
 800c2ca:	d003      	beq.n	800c2d4 <_fwalk_sglue+0x38>
 800c2cc:	4629      	mov	r1, r5
 800c2ce:	4638      	mov	r0, r7
 800c2d0:	47c0      	blx	r8
 800c2d2:	4306      	orrs	r6, r0
 800c2d4:	3568      	adds	r5, #104	@ 0x68
 800c2d6:	e7e9      	b.n	800c2ac <_fwalk_sglue+0x10>

0800c2d8 <iprintf>:
 800c2d8:	b40f      	push	{r0, r1, r2, r3}
 800c2da:	b507      	push	{r0, r1, r2, lr}
 800c2dc:	4906      	ldr	r1, [pc, #24]	@ (800c2f8 <iprintf+0x20>)
 800c2de:	ab04      	add	r3, sp, #16
 800c2e0:	6808      	ldr	r0, [r1, #0]
 800c2e2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c2e6:	6881      	ldr	r1, [r0, #8]
 800c2e8:	9301      	str	r3, [sp, #4]
 800c2ea:	f001 feb1 	bl	800e050 <_vfiprintf_r>
 800c2ee:	b003      	add	sp, #12
 800c2f0:	f85d eb04 	ldr.w	lr, [sp], #4
 800c2f4:	b004      	add	sp, #16
 800c2f6:	4770      	bx	lr
 800c2f8:	20000054 	.word	0x20000054

0800c2fc <_puts_r>:
 800c2fc:	6a03      	ldr	r3, [r0, #32]
 800c2fe:	b570      	push	{r4, r5, r6, lr}
 800c300:	4605      	mov	r5, r0
 800c302:	460e      	mov	r6, r1
 800c304:	6884      	ldr	r4, [r0, #8]
 800c306:	b90b      	cbnz	r3, 800c30c <_puts_r+0x10>
 800c308:	f7ff ffb0 	bl	800c26c <__sinit>
 800c30c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c30e:	07db      	lsls	r3, r3, #31
 800c310:	d405      	bmi.n	800c31e <_puts_r+0x22>
 800c312:	89a3      	ldrh	r3, [r4, #12]
 800c314:	0598      	lsls	r0, r3, #22
 800c316:	d402      	bmi.n	800c31e <_puts_r+0x22>
 800c318:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c31a:	f000 fa26 	bl	800c76a <__retarget_lock_acquire_recursive>
 800c31e:	89a3      	ldrh	r3, [r4, #12]
 800c320:	0719      	lsls	r1, r3, #28
 800c322:	d502      	bpl.n	800c32a <_puts_r+0x2e>
 800c324:	6923      	ldr	r3, [r4, #16]
 800c326:	2b00      	cmp	r3, #0
 800c328:	d135      	bne.n	800c396 <_puts_r+0x9a>
 800c32a:	4621      	mov	r1, r4
 800c32c:	4628      	mov	r0, r5
 800c32e:	f000 f8fb 	bl	800c528 <__swsetup_r>
 800c332:	b380      	cbz	r0, 800c396 <_puts_r+0x9a>
 800c334:	f04f 35ff 	mov.w	r5, #4294967295
 800c338:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c33a:	07da      	lsls	r2, r3, #31
 800c33c:	d405      	bmi.n	800c34a <_puts_r+0x4e>
 800c33e:	89a3      	ldrh	r3, [r4, #12]
 800c340:	059b      	lsls	r3, r3, #22
 800c342:	d402      	bmi.n	800c34a <_puts_r+0x4e>
 800c344:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c346:	f000 fa11 	bl	800c76c <__retarget_lock_release_recursive>
 800c34a:	4628      	mov	r0, r5
 800c34c:	bd70      	pop	{r4, r5, r6, pc}
 800c34e:	2b00      	cmp	r3, #0
 800c350:	da04      	bge.n	800c35c <_puts_r+0x60>
 800c352:	69a2      	ldr	r2, [r4, #24]
 800c354:	429a      	cmp	r2, r3
 800c356:	dc17      	bgt.n	800c388 <_puts_r+0x8c>
 800c358:	290a      	cmp	r1, #10
 800c35a:	d015      	beq.n	800c388 <_puts_r+0x8c>
 800c35c:	6823      	ldr	r3, [r4, #0]
 800c35e:	1c5a      	adds	r2, r3, #1
 800c360:	6022      	str	r2, [r4, #0]
 800c362:	7019      	strb	r1, [r3, #0]
 800c364:	68a3      	ldr	r3, [r4, #8]
 800c366:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c36a:	3b01      	subs	r3, #1
 800c36c:	60a3      	str	r3, [r4, #8]
 800c36e:	2900      	cmp	r1, #0
 800c370:	d1ed      	bne.n	800c34e <_puts_r+0x52>
 800c372:	2b00      	cmp	r3, #0
 800c374:	da11      	bge.n	800c39a <_puts_r+0x9e>
 800c376:	4622      	mov	r2, r4
 800c378:	210a      	movs	r1, #10
 800c37a:	4628      	mov	r0, r5
 800c37c:	f000 f895 	bl	800c4aa <__swbuf_r>
 800c380:	3001      	adds	r0, #1
 800c382:	d0d7      	beq.n	800c334 <_puts_r+0x38>
 800c384:	250a      	movs	r5, #10
 800c386:	e7d7      	b.n	800c338 <_puts_r+0x3c>
 800c388:	4622      	mov	r2, r4
 800c38a:	4628      	mov	r0, r5
 800c38c:	f000 f88d 	bl	800c4aa <__swbuf_r>
 800c390:	3001      	adds	r0, #1
 800c392:	d1e7      	bne.n	800c364 <_puts_r+0x68>
 800c394:	e7ce      	b.n	800c334 <_puts_r+0x38>
 800c396:	3e01      	subs	r6, #1
 800c398:	e7e4      	b.n	800c364 <_puts_r+0x68>
 800c39a:	6823      	ldr	r3, [r4, #0]
 800c39c:	1c5a      	adds	r2, r3, #1
 800c39e:	6022      	str	r2, [r4, #0]
 800c3a0:	220a      	movs	r2, #10
 800c3a2:	701a      	strb	r2, [r3, #0]
 800c3a4:	e7ee      	b.n	800c384 <_puts_r+0x88>
	...

0800c3a8 <puts>:
 800c3a8:	4b02      	ldr	r3, [pc, #8]	@ (800c3b4 <puts+0xc>)
 800c3aa:	4601      	mov	r1, r0
 800c3ac:	6818      	ldr	r0, [r3, #0]
 800c3ae:	f7ff bfa5 	b.w	800c2fc <_puts_r>
 800c3b2:	bf00      	nop
 800c3b4:	20000054 	.word	0x20000054

0800c3b8 <sniprintf>:
 800c3b8:	b40c      	push	{r2, r3}
 800c3ba:	b530      	push	{r4, r5, lr}
 800c3bc:	4b18      	ldr	r3, [pc, #96]	@ (800c420 <sniprintf+0x68>)
 800c3be:	1e0c      	subs	r4, r1, #0
 800c3c0:	681d      	ldr	r5, [r3, #0]
 800c3c2:	b09d      	sub	sp, #116	@ 0x74
 800c3c4:	da08      	bge.n	800c3d8 <sniprintf+0x20>
 800c3c6:	238b      	movs	r3, #139	@ 0x8b
 800c3c8:	f04f 30ff 	mov.w	r0, #4294967295
 800c3cc:	602b      	str	r3, [r5, #0]
 800c3ce:	b01d      	add	sp, #116	@ 0x74
 800c3d0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c3d4:	b002      	add	sp, #8
 800c3d6:	4770      	bx	lr
 800c3d8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800c3dc:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c3e0:	f04f 0300 	mov.w	r3, #0
 800c3e4:	931b      	str	r3, [sp, #108]	@ 0x6c
 800c3e6:	bf0c      	ite	eq
 800c3e8:	4623      	moveq	r3, r4
 800c3ea:	f104 33ff 	addne.w	r3, r4, #4294967295
 800c3ee:	9304      	str	r3, [sp, #16]
 800c3f0:	9307      	str	r3, [sp, #28]
 800c3f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c3f6:	9002      	str	r0, [sp, #8]
 800c3f8:	9006      	str	r0, [sp, #24]
 800c3fa:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c3fe:	4628      	mov	r0, r5
 800c400:	ab21      	add	r3, sp, #132	@ 0x84
 800c402:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c404:	a902      	add	r1, sp, #8
 800c406:	9301      	str	r3, [sp, #4]
 800c408:	f001 fcfe 	bl	800de08 <_svfiprintf_r>
 800c40c:	1c43      	adds	r3, r0, #1
 800c40e:	bfbc      	itt	lt
 800c410:	238b      	movlt	r3, #139	@ 0x8b
 800c412:	602b      	strlt	r3, [r5, #0]
 800c414:	2c00      	cmp	r4, #0
 800c416:	d0da      	beq.n	800c3ce <sniprintf+0x16>
 800c418:	2200      	movs	r2, #0
 800c41a:	9b02      	ldr	r3, [sp, #8]
 800c41c:	701a      	strb	r2, [r3, #0]
 800c41e:	e7d6      	b.n	800c3ce <sniprintf+0x16>
 800c420:	20000054 	.word	0x20000054

0800c424 <__sread>:
 800c424:	b510      	push	{r4, lr}
 800c426:	460c      	mov	r4, r1
 800c428:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c42c:	f000 f94e 	bl	800c6cc <_read_r>
 800c430:	2800      	cmp	r0, #0
 800c432:	bfab      	itete	ge
 800c434:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c436:	89a3      	ldrhlt	r3, [r4, #12]
 800c438:	181b      	addge	r3, r3, r0
 800c43a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c43e:	bfac      	ite	ge
 800c440:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c442:	81a3      	strhlt	r3, [r4, #12]
 800c444:	bd10      	pop	{r4, pc}

0800c446 <__swrite>:
 800c446:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c44a:	461f      	mov	r7, r3
 800c44c:	898b      	ldrh	r3, [r1, #12]
 800c44e:	4605      	mov	r5, r0
 800c450:	05db      	lsls	r3, r3, #23
 800c452:	460c      	mov	r4, r1
 800c454:	4616      	mov	r6, r2
 800c456:	d505      	bpl.n	800c464 <__swrite+0x1e>
 800c458:	2302      	movs	r3, #2
 800c45a:	2200      	movs	r2, #0
 800c45c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c460:	f000 f922 	bl	800c6a8 <_lseek_r>
 800c464:	89a3      	ldrh	r3, [r4, #12]
 800c466:	4632      	mov	r2, r6
 800c468:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c46c:	81a3      	strh	r3, [r4, #12]
 800c46e:	4628      	mov	r0, r5
 800c470:	463b      	mov	r3, r7
 800c472:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c476:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c47a:	f000 b939 	b.w	800c6f0 <_write_r>

0800c47e <__sseek>:
 800c47e:	b510      	push	{r4, lr}
 800c480:	460c      	mov	r4, r1
 800c482:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c486:	f000 f90f 	bl	800c6a8 <_lseek_r>
 800c48a:	1c43      	adds	r3, r0, #1
 800c48c:	89a3      	ldrh	r3, [r4, #12]
 800c48e:	bf15      	itete	ne
 800c490:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c492:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c496:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c49a:	81a3      	strheq	r3, [r4, #12]
 800c49c:	bf18      	it	ne
 800c49e:	81a3      	strhne	r3, [r4, #12]
 800c4a0:	bd10      	pop	{r4, pc}

0800c4a2 <__sclose>:
 800c4a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c4a6:	f000 b8ef 	b.w	800c688 <_close_r>

0800c4aa <__swbuf_r>:
 800c4aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4ac:	460e      	mov	r6, r1
 800c4ae:	4614      	mov	r4, r2
 800c4b0:	4605      	mov	r5, r0
 800c4b2:	b118      	cbz	r0, 800c4bc <__swbuf_r+0x12>
 800c4b4:	6a03      	ldr	r3, [r0, #32]
 800c4b6:	b90b      	cbnz	r3, 800c4bc <__swbuf_r+0x12>
 800c4b8:	f7ff fed8 	bl	800c26c <__sinit>
 800c4bc:	69a3      	ldr	r3, [r4, #24]
 800c4be:	60a3      	str	r3, [r4, #8]
 800c4c0:	89a3      	ldrh	r3, [r4, #12]
 800c4c2:	071a      	lsls	r2, r3, #28
 800c4c4:	d501      	bpl.n	800c4ca <__swbuf_r+0x20>
 800c4c6:	6923      	ldr	r3, [r4, #16]
 800c4c8:	b943      	cbnz	r3, 800c4dc <__swbuf_r+0x32>
 800c4ca:	4621      	mov	r1, r4
 800c4cc:	4628      	mov	r0, r5
 800c4ce:	f000 f82b 	bl	800c528 <__swsetup_r>
 800c4d2:	b118      	cbz	r0, 800c4dc <__swbuf_r+0x32>
 800c4d4:	f04f 37ff 	mov.w	r7, #4294967295
 800c4d8:	4638      	mov	r0, r7
 800c4da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c4dc:	6823      	ldr	r3, [r4, #0]
 800c4de:	6922      	ldr	r2, [r4, #16]
 800c4e0:	b2f6      	uxtb	r6, r6
 800c4e2:	1a98      	subs	r0, r3, r2
 800c4e4:	6963      	ldr	r3, [r4, #20]
 800c4e6:	4637      	mov	r7, r6
 800c4e8:	4283      	cmp	r3, r0
 800c4ea:	dc05      	bgt.n	800c4f8 <__swbuf_r+0x4e>
 800c4ec:	4621      	mov	r1, r4
 800c4ee:	4628      	mov	r0, r5
 800c4f0:	f001 ff46 	bl	800e380 <_fflush_r>
 800c4f4:	2800      	cmp	r0, #0
 800c4f6:	d1ed      	bne.n	800c4d4 <__swbuf_r+0x2a>
 800c4f8:	68a3      	ldr	r3, [r4, #8]
 800c4fa:	3b01      	subs	r3, #1
 800c4fc:	60a3      	str	r3, [r4, #8]
 800c4fe:	6823      	ldr	r3, [r4, #0]
 800c500:	1c5a      	adds	r2, r3, #1
 800c502:	6022      	str	r2, [r4, #0]
 800c504:	701e      	strb	r6, [r3, #0]
 800c506:	6962      	ldr	r2, [r4, #20]
 800c508:	1c43      	adds	r3, r0, #1
 800c50a:	429a      	cmp	r2, r3
 800c50c:	d004      	beq.n	800c518 <__swbuf_r+0x6e>
 800c50e:	89a3      	ldrh	r3, [r4, #12]
 800c510:	07db      	lsls	r3, r3, #31
 800c512:	d5e1      	bpl.n	800c4d8 <__swbuf_r+0x2e>
 800c514:	2e0a      	cmp	r6, #10
 800c516:	d1df      	bne.n	800c4d8 <__swbuf_r+0x2e>
 800c518:	4621      	mov	r1, r4
 800c51a:	4628      	mov	r0, r5
 800c51c:	f001 ff30 	bl	800e380 <_fflush_r>
 800c520:	2800      	cmp	r0, #0
 800c522:	d0d9      	beq.n	800c4d8 <__swbuf_r+0x2e>
 800c524:	e7d6      	b.n	800c4d4 <__swbuf_r+0x2a>
	...

0800c528 <__swsetup_r>:
 800c528:	b538      	push	{r3, r4, r5, lr}
 800c52a:	4b29      	ldr	r3, [pc, #164]	@ (800c5d0 <__swsetup_r+0xa8>)
 800c52c:	4605      	mov	r5, r0
 800c52e:	6818      	ldr	r0, [r3, #0]
 800c530:	460c      	mov	r4, r1
 800c532:	b118      	cbz	r0, 800c53c <__swsetup_r+0x14>
 800c534:	6a03      	ldr	r3, [r0, #32]
 800c536:	b90b      	cbnz	r3, 800c53c <__swsetup_r+0x14>
 800c538:	f7ff fe98 	bl	800c26c <__sinit>
 800c53c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c540:	0719      	lsls	r1, r3, #28
 800c542:	d422      	bmi.n	800c58a <__swsetup_r+0x62>
 800c544:	06da      	lsls	r2, r3, #27
 800c546:	d407      	bmi.n	800c558 <__swsetup_r+0x30>
 800c548:	2209      	movs	r2, #9
 800c54a:	602a      	str	r2, [r5, #0]
 800c54c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c550:	f04f 30ff 	mov.w	r0, #4294967295
 800c554:	81a3      	strh	r3, [r4, #12]
 800c556:	e033      	b.n	800c5c0 <__swsetup_r+0x98>
 800c558:	0758      	lsls	r0, r3, #29
 800c55a:	d512      	bpl.n	800c582 <__swsetup_r+0x5a>
 800c55c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c55e:	b141      	cbz	r1, 800c572 <__swsetup_r+0x4a>
 800c560:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c564:	4299      	cmp	r1, r3
 800c566:	d002      	beq.n	800c56e <__swsetup_r+0x46>
 800c568:	4628      	mov	r0, r5
 800c56a:	f000 ff79 	bl	800d460 <_free_r>
 800c56e:	2300      	movs	r3, #0
 800c570:	6363      	str	r3, [r4, #52]	@ 0x34
 800c572:	89a3      	ldrh	r3, [r4, #12]
 800c574:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c578:	81a3      	strh	r3, [r4, #12]
 800c57a:	2300      	movs	r3, #0
 800c57c:	6063      	str	r3, [r4, #4]
 800c57e:	6923      	ldr	r3, [r4, #16]
 800c580:	6023      	str	r3, [r4, #0]
 800c582:	89a3      	ldrh	r3, [r4, #12]
 800c584:	f043 0308 	orr.w	r3, r3, #8
 800c588:	81a3      	strh	r3, [r4, #12]
 800c58a:	6923      	ldr	r3, [r4, #16]
 800c58c:	b94b      	cbnz	r3, 800c5a2 <__swsetup_r+0x7a>
 800c58e:	89a3      	ldrh	r3, [r4, #12]
 800c590:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c594:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c598:	d003      	beq.n	800c5a2 <__swsetup_r+0x7a>
 800c59a:	4621      	mov	r1, r4
 800c59c:	4628      	mov	r0, r5
 800c59e:	f001 ff3c 	bl	800e41a <__smakebuf_r>
 800c5a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5a6:	f013 0201 	ands.w	r2, r3, #1
 800c5aa:	d00a      	beq.n	800c5c2 <__swsetup_r+0x9a>
 800c5ac:	2200      	movs	r2, #0
 800c5ae:	60a2      	str	r2, [r4, #8]
 800c5b0:	6962      	ldr	r2, [r4, #20]
 800c5b2:	4252      	negs	r2, r2
 800c5b4:	61a2      	str	r2, [r4, #24]
 800c5b6:	6922      	ldr	r2, [r4, #16]
 800c5b8:	b942      	cbnz	r2, 800c5cc <__swsetup_r+0xa4>
 800c5ba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c5be:	d1c5      	bne.n	800c54c <__swsetup_r+0x24>
 800c5c0:	bd38      	pop	{r3, r4, r5, pc}
 800c5c2:	0799      	lsls	r1, r3, #30
 800c5c4:	bf58      	it	pl
 800c5c6:	6962      	ldrpl	r2, [r4, #20]
 800c5c8:	60a2      	str	r2, [r4, #8]
 800c5ca:	e7f4      	b.n	800c5b6 <__swsetup_r+0x8e>
 800c5cc:	2000      	movs	r0, #0
 800c5ce:	e7f7      	b.n	800c5c0 <__swsetup_r+0x98>
 800c5d0:	20000054 	.word	0x20000054

0800c5d4 <memmove>:
 800c5d4:	4288      	cmp	r0, r1
 800c5d6:	b510      	push	{r4, lr}
 800c5d8:	eb01 0402 	add.w	r4, r1, r2
 800c5dc:	d902      	bls.n	800c5e4 <memmove+0x10>
 800c5de:	4284      	cmp	r4, r0
 800c5e0:	4623      	mov	r3, r4
 800c5e2:	d807      	bhi.n	800c5f4 <memmove+0x20>
 800c5e4:	1e43      	subs	r3, r0, #1
 800c5e6:	42a1      	cmp	r1, r4
 800c5e8:	d008      	beq.n	800c5fc <memmove+0x28>
 800c5ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c5ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c5f2:	e7f8      	b.n	800c5e6 <memmove+0x12>
 800c5f4:	4601      	mov	r1, r0
 800c5f6:	4402      	add	r2, r0
 800c5f8:	428a      	cmp	r2, r1
 800c5fa:	d100      	bne.n	800c5fe <memmove+0x2a>
 800c5fc:	bd10      	pop	{r4, pc}
 800c5fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c602:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c606:	e7f7      	b.n	800c5f8 <memmove+0x24>

0800c608 <memset>:
 800c608:	4603      	mov	r3, r0
 800c60a:	4402      	add	r2, r0
 800c60c:	4293      	cmp	r3, r2
 800c60e:	d100      	bne.n	800c612 <memset+0xa>
 800c610:	4770      	bx	lr
 800c612:	f803 1b01 	strb.w	r1, [r3], #1
 800c616:	e7f9      	b.n	800c60c <memset+0x4>

0800c618 <strchr>:
 800c618:	4603      	mov	r3, r0
 800c61a:	b2c9      	uxtb	r1, r1
 800c61c:	4618      	mov	r0, r3
 800c61e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c622:	b112      	cbz	r2, 800c62a <strchr+0x12>
 800c624:	428a      	cmp	r2, r1
 800c626:	d1f9      	bne.n	800c61c <strchr+0x4>
 800c628:	4770      	bx	lr
 800c62a:	2900      	cmp	r1, #0
 800c62c:	bf18      	it	ne
 800c62e:	2000      	movne	r0, #0
 800c630:	4770      	bx	lr

0800c632 <strncat>:
 800c632:	b530      	push	{r4, r5, lr}
 800c634:	4604      	mov	r4, r0
 800c636:	7825      	ldrb	r5, [r4, #0]
 800c638:	4623      	mov	r3, r4
 800c63a:	3401      	adds	r4, #1
 800c63c:	2d00      	cmp	r5, #0
 800c63e:	d1fa      	bne.n	800c636 <strncat+0x4>
 800c640:	3a01      	subs	r2, #1
 800c642:	d304      	bcc.n	800c64e <strncat+0x1c>
 800c644:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c648:	f803 4b01 	strb.w	r4, [r3], #1
 800c64c:	b904      	cbnz	r4, 800c650 <strncat+0x1e>
 800c64e:	bd30      	pop	{r4, r5, pc}
 800c650:	2a00      	cmp	r2, #0
 800c652:	d1f5      	bne.n	800c640 <strncat+0xe>
 800c654:	701a      	strb	r2, [r3, #0]
 800c656:	e7f3      	b.n	800c640 <strncat+0xe>

0800c658 <strncpy>:
 800c658:	4603      	mov	r3, r0
 800c65a:	b510      	push	{r4, lr}
 800c65c:	3901      	subs	r1, #1
 800c65e:	b132      	cbz	r2, 800c66e <strncpy+0x16>
 800c660:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c664:	3a01      	subs	r2, #1
 800c666:	f803 4b01 	strb.w	r4, [r3], #1
 800c66a:	2c00      	cmp	r4, #0
 800c66c:	d1f7      	bne.n	800c65e <strncpy+0x6>
 800c66e:	2100      	movs	r1, #0
 800c670:	441a      	add	r2, r3
 800c672:	4293      	cmp	r3, r2
 800c674:	d100      	bne.n	800c678 <strncpy+0x20>
 800c676:	bd10      	pop	{r4, pc}
 800c678:	f803 1b01 	strb.w	r1, [r3], #1
 800c67c:	e7f9      	b.n	800c672 <strncpy+0x1a>
	...

0800c680 <_localeconv_r>:
 800c680:	4800      	ldr	r0, [pc, #0]	@ (800c684 <_localeconv_r+0x4>)
 800c682:	4770      	bx	lr
 800c684:	20000194 	.word	0x20000194

0800c688 <_close_r>:
 800c688:	b538      	push	{r3, r4, r5, lr}
 800c68a:	2300      	movs	r3, #0
 800c68c:	4d05      	ldr	r5, [pc, #20]	@ (800c6a4 <_close_r+0x1c>)
 800c68e:	4604      	mov	r4, r0
 800c690:	4608      	mov	r0, r1
 800c692:	602b      	str	r3, [r5, #0]
 800c694:	f7f8 fb61 	bl	8004d5a <_close>
 800c698:	1c43      	adds	r3, r0, #1
 800c69a:	d102      	bne.n	800c6a2 <_close_r+0x1a>
 800c69c:	682b      	ldr	r3, [r5, #0]
 800c69e:	b103      	cbz	r3, 800c6a2 <_close_r+0x1a>
 800c6a0:	6023      	str	r3, [r4, #0]
 800c6a2:	bd38      	pop	{r3, r4, r5, pc}
 800c6a4:	200007a4 	.word	0x200007a4

0800c6a8 <_lseek_r>:
 800c6a8:	b538      	push	{r3, r4, r5, lr}
 800c6aa:	4604      	mov	r4, r0
 800c6ac:	4608      	mov	r0, r1
 800c6ae:	4611      	mov	r1, r2
 800c6b0:	2200      	movs	r2, #0
 800c6b2:	4d05      	ldr	r5, [pc, #20]	@ (800c6c8 <_lseek_r+0x20>)
 800c6b4:	602a      	str	r2, [r5, #0]
 800c6b6:	461a      	mov	r2, r3
 800c6b8:	f7f8 fb73 	bl	8004da2 <_lseek>
 800c6bc:	1c43      	adds	r3, r0, #1
 800c6be:	d102      	bne.n	800c6c6 <_lseek_r+0x1e>
 800c6c0:	682b      	ldr	r3, [r5, #0]
 800c6c2:	b103      	cbz	r3, 800c6c6 <_lseek_r+0x1e>
 800c6c4:	6023      	str	r3, [r4, #0]
 800c6c6:	bd38      	pop	{r3, r4, r5, pc}
 800c6c8:	200007a4 	.word	0x200007a4

0800c6cc <_read_r>:
 800c6cc:	b538      	push	{r3, r4, r5, lr}
 800c6ce:	4604      	mov	r4, r0
 800c6d0:	4608      	mov	r0, r1
 800c6d2:	4611      	mov	r1, r2
 800c6d4:	2200      	movs	r2, #0
 800c6d6:	4d05      	ldr	r5, [pc, #20]	@ (800c6ec <_read_r+0x20>)
 800c6d8:	602a      	str	r2, [r5, #0]
 800c6da:	461a      	mov	r2, r3
 800c6dc:	f7f8 fb04 	bl	8004ce8 <_read>
 800c6e0:	1c43      	adds	r3, r0, #1
 800c6e2:	d102      	bne.n	800c6ea <_read_r+0x1e>
 800c6e4:	682b      	ldr	r3, [r5, #0]
 800c6e6:	b103      	cbz	r3, 800c6ea <_read_r+0x1e>
 800c6e8:	6023      	str	r3, [r4, #0]
 800c6ea:	bd38      	pop	{r3, r4, r5, pc}
 800c6ec:	200007a4 	.word	0x200007a4

0800c6f0 <_write_r>:
 800c6f0:	b538      	push	{r3, r4, r5, lr}
 800c6f2:	4604      	mov	r4, r0
 800c6f4:	4608      	mov	r0, r1
 800c6f6:	4611      	mov	r1, r2
 800c6f8:	2200      	movs	r2, #0
 800c6fa:	4d05      	ldr	r5, [pc, #20]	@ (800c710 <_write_r+0x20>)
 800c6fc:	602a      	str	r2, [r5, #0]
 800c6fe:	461a      	mov	r2, r3
 800c700:	f7f8 fb0f 	bl	8004d22 <_write>
 800c704:	1c43      	adds	r3, r0, #1
 800c706:	d102      	bne.n	800c70e <_write_r+0x1e>
 800c708:	682b      	ldr	r3, [r5, #0]
 800c70a:	b103      	cbz	r3, 800c70e <_write_r+0x1e>
 800c70c:	6023      	str	r3, [r4, #0]
 800c70e:	bd38      	pop	{r3, r4, r5, pc}
 800c710:	200007a4 	.word	0x200007a4

0800c714 <__errno>:
 800c714:	4b01      	ldr	r3, [pc, #4]	@ (800c71c <__errno+0x8>)
 800c716:	6818      	ldr	r0, [r3, #0]
 800c718:	4770      	bx	lr
 800c71a:	bf00      	nop
 800c71c:	20000054 	.word	0x20000054

0800c720 <__libc_init_array>:
 800c720:	b570      	push	{r4, r5, r6, lr}
 800c722:	2600      	movs	r6, #0
 800c724:	4d0c      	ldr	r5, [pc, #48]	@ (800c758 <__libc_init_array+0x38>)
 800c726:	4c0d      	ldr	r4, [pc, #52]	@ (800c75c <__libc_init_array+0x3c>)
 800c728:	1b64      	subs	r4, r4, r5
 800c72a:	10a4      	asrs	r4, r4, #2
 800c72c:	42a6      	cmp	r6, r4
 800c72e:	d109      	bne.n	800c744 <__libc_init_array+0x24>
 800c730:	f001 ffc8 	bl	800e6c4 <_init>
 800c734:	2600      	movs	r6, #0
 800c736:	4d0a      	ldr	r5, [pc, #40]	@ (800c760 <__libc_init_array+0x40>)
 800c738:	4c0a      	ldr	r4, [pc, #40]	@ (800c764 <__libc_init_array+0x44>)
 800c73a:	1b64      	subs	r4, r4, r5
 800c73c:	10a4      	asrs	r4, r4, #2
 800c73e:	42a6      	cmp	r6, r4
 800c740:	d105      	bne.n	800c74e <__libc_init_array+0x2e>
 800c742:	bd70      	pop	{r4, r5, r6, pc}
 800c744:	f855 3b04 	ldr.w	r3, [r5], #4
 800c748:	4798      	blx	r3
 800c74a:	3601      	adds	r6, #1
 800c74c:	e7ee      	b.n	800c72c <__libc_init_array+0xc>
 800c74e:	f855 3b04 	ldr.w	r3, [r5], #4
 800c752:	4798      	blx	r3
 800c754:	3601      	adds	r6, #1
 800c756:	e7f2      	b.n	800c73e <__libc_init_array+0x1e>
 800c758:	0800f160 	.word	0x0800f160
 800c75c:	0800f160 	.word	0x0800f160
 800c760:	0800f160 	.word	0x0800f160
 800c764:	0800f164 	.word	0x0800f164

0800c768 <__retarget_lock_init_recursive>:
 800c768:	4770      	bx	lr

0800c76a <__retarget_lock_acquire_recursive>:
 800c76a:	4770      	bx	lr

0800c76c <__retarget_lock_release_recursive>:
 800c76c:	4770      	bx	lr

0800c76e <memchr>:
 800c76e:	4603      	mov	r3, r0
 800c770:	b510      	push	{r4, lr}
 800c772:	b2c9      	uxtb	r1, r1
 800c774:	4402      	add	r2, r0
 800c776:	4293      	cmp	r3, r2
 800c778:	4618      	mov	r0, r3
 800c77a:	d101      	bne.n	800c780 <memchr+0x12>
 800c77c:	2000      	movs	r0, #0
 800c77e:	e003      	b.n	800c788 <memchr+0x1a>
 800c780:	7804      	ldrb	r4, [r0, #0]
 800c782:	3301      	adds	r3, #1
 800c784:	428c      	cmp	r4, r1
 800c786:	d1f6      	bne.n	800c776 <memchr+0x8>
 800c788:	bd10      	pop	{r4, pc}

0800c78a <memcpy>:
 800c78a:	440a      	add	r2, r1
 800c78c:	4291      	cmp	r1, r2
 800c78e:	f100 33ff 	add.w	r3, r0, #4294967295
 800c792:	d100      	bne.n	800c796 <memcpy+0xc>
 800c794:	4770      	bx	lr
 800c796:	b510      	push	{r4, lr}
 800c798:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c79c:	4291      	cmp	r1, r2
 800c79e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c7a2:	d1f9      	bne.n	800c798 <memcpy+0xe>
 800c7a4:	bd10      	pop	{r4, pc}

0800c7a6 <quorem>:
 800c7a6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7aa:	6903      	ldr	r3, [r0, #16]
 800c7ac:	690c      	ldr	r4, [r1, #16]
 800c7ae:	4607      	mov	r7, r0
 800c7b0:	42a3      	cmp	r3, r4
 800c7b2:	db7e      	blt.n	800c8b2 <quorem+0x10c>
 800c7b4:	3c01      	subs	r4, #1
 800c7b6:	00a3      	lsls	r3, r4, #2
 800c7b8:	f100 0514 	add.w	r5, r0, #20
 800c7bc:	f101 0814 	add.w	r8, r1, #20
 800c7c0:	9300      	str	r3, [sp, #0]
 800c7c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c7c6:	9301      	str	r3, [sp, #4]
 800c7c8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c7cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c7d0:	3301      	adds	r3, #1
 800c7d2:	429a      	cmp	r2, r3
 800c7d4:	fbb2 f6f3 	udiv	r6, r2, r3
 800c7d8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c7dc:	d32e      	bcc.n	800c83c <quorem+0x96>
 800c7de:	f04f 0a00 	mov.w	sl, #0
 800c7e2:	46c4      	mov	ip, r8
 800c7e4:	46ae      	mov	lr, r5
 800c7e6:	46d3      	mov	fp, sl
 800c7e8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c7ec:	b298      	uxth	r0, r3
 800c7ee:	fb06 a000 	mla	r0, r6, r0, sl
 800c7f2:	0c1b      	lsrs	r3, r3, #16
 800c7f4:	0c02      	lsrs	r2, r0, #16
 800c7f6:	fb06 2303 	mla	r3, r6, r3, r2
 800c7fa:	f8de 2000 	ldr.w	r2, [lr]
 800c7fe:	b280      	uxth	r0, r0
 800c800:	b292      	uxth	r2, r2
 800c802:	1a12      	subs	r2, r2, r0
 800c804:	445a      	add	r2, fp
 800c806:	f8de 0000 	ldr.w	r0, [lr]
 800c80a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c80e:	b29b      	uxth	r3, r3
 800c810:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c814:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c818:	b292      	uxth	r2, r2
 800c81a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c81e:	45e1      	cmp	r9, ip
 800c820:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c824:	f84e 2b04 	str.w	r2, [lr], #4
 800c828:	d2de      	bcs.n	800c7e8 <quorem+0x42>
 800c82a:	9b00      	ldr	r3, [sp, #0]
 800c82c:	58eb      	ldr	r3, [r5, r3]
 800c82e:	b92b      	cbnz	r3, 800c83c <quorem+0x96>
 800c830:	9b01      	ldr	r3, [sp, #4]
 800c832:	3b04      	subs	r3, #4
 800c834:	429d      	cmp	r5, r3
 800c836:	461a      	mov	r2, r3
 800c838:	d32f      	bcc.n	800c89a <quorem+0xf4>
 800c83a:	613c      	str	r4, [r7, #16]
 800c83c:	4638      	mov	r0, r7
 800c83e:	f001 f97f 	bl	800db40 <__mcmp>
 800c842:	2800      	cmp	r0, #0
 800c844:	db25      	blt.n	800c892 <quorem+0xec>
 800c846:	4629      	mov	r1, r5
 800c848:	2000      	movs	r0, #0
 800c84a:	f858 2b04 	ldr.w	r2, [r8], #4
 800c84e:	f8d1 c000 	ldr.w	ip, [r1]
 800c852:	fa1f fe82 	uxth.w	lr, r2
 800c856:	fa1f f38c 	uxth.w	r3, ip
 800c85a:	eba3 030e 	sub.w	r3, r3, lr
 800c85e:	4403      	add	r3, r0
 800c860:	0c12      	lsrs	r2, r2, #16
 800c862:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c866:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c86a:	b29b      	uxth	r3, r3
 800c86c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c870:	45c1      	cmp	r9, r8
 800c872:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c876:	f841 3b04 	str.w	r3, [r1], #4
 800c87a:	d2e6      	bcs.n	800c84a <quorem+0xa4>
 800c87c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c880:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c884:	b922      	cbnz	r2, 800c890 <quorem+0xea>
 800c886:	3b04      	subs	r3, #4
 800c888:	429d      	cmp	r5, r3
 800c88a:	461a      	mov	r2, r3
 800c88c:	d30b      	bcc.n	800c8a6 <quorem+0x100>
 800c88e:	613c      	str	r4, [r7, #16]
 800c890:	3601      	adds	r6, #1
 800c892:	4630      	mov	r0, r6
 800c894:	b003      	add	sp, #12
 800c896:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c89a:	6812      	ldr	r2, [r2, #0]
 800c89c:	3b04      	subs	r3, #4
 800c89e:	2a00      	cmp	r2, #0
 800c8a0:	d1cb      	bne.n	800c83a <quorem+0x94>
 800c8a2:	3c01      	subs	r4, #1
 800c8a4:	e7c6      	b.n	800c834 <quorem+0x8e>
 800c8a6:	6812      	ldr	r2, [r2, #0]
 800c8a8:	3b04      	subs	r3, #4
 800c8aa:	2a00      	cmp	r2, #0
 800c8ac:	d1ef      	bne.n	800c88e <quorem+0xe8>
 800c8ae:	3c01      	subs	r4, #1
 800c8b0:	e7ea      	b.n	800c888 <quorem+0xe2>
 800c8b2:	2000      	movs	r0, #0
 800c8b4:	e7ee      	b.n	800c894 <quorem+0xee>
	...

0800c8b8 <_dtoa_r>:
 800c8b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8bc:	4614      	mov	r4, r2
 800c8be:	461d      	mov	r5, r3
 800c8c0:	69c7      	ldr	r7, [r0, #28]
 800c8c2:	b097      	sub	sp, #92	@ 0x5c
 800c8c4:	4681      	mov	r9, r0
 800c8c6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800c8ca:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800c8cc:	b97f      	cbnz	r7, 800c8ee <_dtoa_r+0x36>
 800c8ce:	2010      	movs	r0, #16
 800c8d0:	f000 fe0e 	bl	800d4f0 <malloc>
 800c8d4:	4602      	mov	r2, r0
 800c8d6:	f8c9 001c 	str.w	r0, [r9, #28]
 800c8da:	b920      	cbnz	r0, 800c8e6 <_dtoa_r+0x2e>
 800c8dc:	21ef      	movs	r1, #239	@ 0xef
 800c8de:	4bac      	ldr	r3, [pc, #688]	@ (800cb90 <_dtoa_r+0x2d8>)
 800c8e0:	48ac      	ldr	r0, [pc, #688]	@ (800cb94 <_dtoa_r+0x2dc>)
 800c8e2:	f001 fe09 	bl	800e4f8 <__assert_func>
 800c8e6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c8ea:	6007      	str	r7, [r0, #0]
 800c8ec:	60c7      	str	r7, [r0, #12]
 800c8ee:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c8f2:	6819      	ldr	r1, [r3, #0]
 800c8f4:	b159      	cbz	r1, 800c90e <_dtoa_r+0x56>
 800c8f6:	685a      	ldr	r2, [r3, #4]
 800c8f8:	2301      	movs	r3, #1
 800c8fa:	4093      	lsls	r3, r2
 800c8fc:	604a      	str	r2, [r1, #4]
 800c8fe:	608b      	str	r3, [r1, #8]
 800c900:	4648      	mov	r0, r9
 800c902:	f000 feeb 	bl	800d6dc <_Bfree>
 800c906:	2200      	movs	r2, #0
 800c908:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c90c:	601a      	str	r2, [r3, #0]
 800c90e:	1e2b      	subs	r3, r5, #0
 800c910:	bfaf      	iteee	ge
 800c912:	2300      	movge	r3, #0
 800c914:	2201      	movlt	r2, #1
 800c916:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c91a:	9307      	strlt	r3, [sp, #28]
 800c91c:	bfa8      	it	ge
 800c91e:	6033      	strge	r3, [r6, #0]
 800c920:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800c924:	4b9c      	ldr	r3, [pc, #624]	@ (800cb98 <_dtoa_r+0x2e0>)
 800c926:	bfb8      	it	lt
 800c928:	6032      	strlt	r2, [r6, #0]
 800c92a:	ea33 0308 	bics.w	r3, r3, r8
 800c92e:	d112      	bne.n	800c956 <_dtoa_r+0x9e>
 800c930:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c934:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c936:	6013      	str	r3, [r2, #0]
 800c938:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800c93c:	4323      	orrs	r3, r4
 800c93e:	f000 855e 	beq.w	800d3fe <_dtoa_r+0xb46>
 800c942:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c944:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800cb9c <_dtoa_r+0x2e4>
 800c948:	2b00      	cmp	r3, #0
 800c94a:	f000 8560 	beq.w	800d40e <_dtoa_r+0xb56>
 800c94e:	f10a 0303 	add.w	r3, sl, #3
 800c952:	f000 bd5a 	b.w	800d40a <_dtoa_r+0xb52>
 800c956:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c95a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800c95e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c962:	2200      	movs	r2, #0
 800c964:	2300      	movs	r3, #0
 800c966:	f7f4 f829 	bl	80009bc <__aeabi_dcmpeq>
 800c96a:	4607      	mov	r7, r0
 800c96c:	b158      	cbz	r0, 800c986 <_dtoa_r+0xce>
 800c96e:	2301      	movs	r3, #1
 800c970:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c972:	6013      	str	r3, [r2, #0]
 800c974:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c976:	b113      	cbz	r3, 800c97e <_dtoa_r+0xc6>
 800c978:	4b89      	ldr	r3, [pc, #548]	@ (800cba0 <_dtoa_r+0x2e8>)
 800c97a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c97c:	6013      	str	r3, [r2, #0]
 800c97e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800cba4 <_dtoa_r+0x2ec>
 800c982:	f000 bd44 	b.w	800d40e <_dtoa_r+0xb56>
 800c986:	ab14      	add	r3, sp, #80	@ 0x50
 800c988:	9301      	str	r3, [sp, #4]
 800c98a:	ab15      	add	r3, sp, #84	@ 0x54
 800c98c:	9300      	str	r3, [sp, #0]
 800c98e:	4648      	mov	r0, r9
 800c990:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c994:	f001 f984 	bl	800dca0 <__d2b>
 800c998:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800c99c:	9003      	str	r0, [sp, #12]
 800c99e:	2e00      	cmp	r6, #0
 800c9a0:	d078      	beq.n	800ca94 <_dtoa_r+0x1dc>
 800c9a2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c9a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c9a8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c9ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c9b0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c9b4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c9b8:	9712      	str	r7, [sp, #72]	@ 0x48
 800c9ba:	4619      	mov	r1, r3
 800c9bc:	2200      	movs	r2, #0
 800c9be:	4b7a      	ldr	r3, [pc, #488]	@ (800cba8 <_dtoa_r+0x2f0>)
 800c9c0:	f7f3 fbdc 	bl	800017c <__aeabi_dsub>
 800c9c4:	a36c      	add	r3, pc, #432	@ (adr r3, 800cb78 <_dtoa_r+0x2c0>)
 800c9c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9ca:	f7f3 fd8f 	bl	80004ec <__aeabi_dmul>
 800c9ce:	a36c      	add	r3, pc, #432	@ (adr r3, 800cb80 <_dtoa_r+0x2c8>)
 800c9d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9d4:	f7f3 fbd4 	bl	8000180 <__adddf3>
 800c9d8:	4604      	mov	r4, r0
 800c9da:	4630      	mov	r0, r6
 800c9dc:	460d      	mov	r5, r1
 800c9de:	f7f3 fd1b 	bl	8000418 <__aeabi_i2d>
 800c9e2:	a369      	add	r3, pc, #420	@ (adr r3, 800cb88 <_dtoa_r+0x2d0>)
 800c9e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9e8:	f7f3 fd80 	bl	80004ec <__aeabi_dmul>
 800c9ec:	4602      	mov	r2, r0
 800c9ee:	460b      	mov	r3, r1
 800c9f0:	4620      	mov	r0, r4
 800c9f2:	4629      	mov	r1, r5
 800c9f4:	f7f3 fbc4 	bl	8000180 <__adddf3>
 800c9f8:	4604      	mov	r4, r0
 800c9fa:	460d      	mov	r5, r1
 800c9fc:	f7f4 f826 	bl	8000a4c <__aeabi_d2iz>
 800ca00:	2200      	movs	r2, #0
 800ca02:	4607      	mov	r7, r0
 800ca04:	2300      	movs	r3, #0
 800ca06:	4620      	mov	r0, r4
 800ca08:	4629      	mov	r1, r5
 800ca0a:	f7f3 ffe1 	bl	80009d0 <__aeabi_dcmplt>
 800ca0e:	b140      	cbz	r0, 800ca22 <_dtoa_r+0x16a>
 800ca10:	4638      	mov	r0, r7
 800ca12:	f7f3 fd01 	bl	8000418 <__aeabi_i2d>
 800ca16:	4622      	mov	r2, r4
 800ca18:	462b      	mov	r3, r5
 800ca1a:	f7f3 ffcf 	bl	80009bc <__aeabi_dcmpeq>
 800ca1e:	b900      	cbnz	r0, 800ca22 <_dtoa_r+0x16a>
 800ca20:	3f01      	subs	r7, #1
 800ca22:	2f16      	cmp	r7, #22
 800ca24:	d854      	bhi.n	800cad0 <_dtoa_r+0x218>
 800ca26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ca2a:	4b60      	ldr	r3, [pc, #384]	@ (800cbac <_dtoa_r+0x2f4>)
 800ca2c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ca30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca34:	f7f3 ffcc 	bl	80009d0 <__aeabi_dcmplt>
 800ca38:	2800      	cmp	r0, #0
 800ca3a:	d04b      	beq.n	800cad4 <_dtoa_r+0x21c>
 800ca3c:	2300      	movs	r3, #0
 800ca3e:	3f01      	subs	r7, #1
 800ca40:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ca42:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ca44:	1b9b      	subs	r3, r3, r6
 800ca46:	1e5a      	subs	r2, r3, #1
 800ca48:	bf49      	itett	mi
 800ca4a:	f1c3 0301 	rsbmi	r3, r3, #1
 800ca4e:	2300      	movpl	r3, #0
 800ca50:	9304      	strmi	r3, [sp, #16]
 800ca52:	2300      	movmi	r3, #0
 800ca54:	9209      	str	r2, [sp, #36]	@ 0x24
 800ca56:	bf54      	ite	pl
 800ca58:	9304      	strpl	r3, [sp, #16]
 800ca5a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800ca5c:	2f00      	cmp	r7, #0
 800ca5e:	db3b      	blt.n	800cad8 <_dtoa_r+0x220>
 800ca60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca62:	970e      	str	r7, [sp, #56]	@ 0x38
 800ca64:	443b      	add	r3, r7
 800ca66:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca68:	2300      	movs	r3, #0
 800ca6a:	930a      	str	r3, [sp, #40]	@ 0x28
 800ca6c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ca6e:	2b09      	cmp	r3, #9
 800ca70:	d865      	bhi.n	800cb3e <_dtoa_r+0x286>
 800ca72:	2b05      	cmp	r3, #5
 800ca74:	bfc4      	itt	gt
 800ca76:	3b04      	subgt	r3, #4
 800ca78:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800ca7a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ca7c:	bfc8      	it	gt
 800ca7e:	2400      	movgt	r4, #0
 800ca80:	f1a3 0302 	sub.w	r3, r3, #2
 800ca84:	bfd8      	it	le
 800ca86:	2401      	movle	r4, #1
 800ca88:	2b03      	cmp	r3, #3
 800ca8a:	d864      	bhi.n	800cb56 <_dtoa_r+0x29e>
 800ca8c:	e8df f003 	tbb	[pc, r3]
 800ca90:	2c385553 	.word	0x2c385553
 800ca94:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ca98:	441e      	add	r6, r3
 800ca9a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ca9e:	2b20      	cmp	r3, #32
 800caa0:	bfc1      	itttt	gt
 800caa2:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800caa6:	fa08 f803 	lslgt.w	r8, r8, r3
 800caaa:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800caae:	fa24 f303 	lsrgt.w	r3, r4, r3
 800cab2:	bfd6      	itet	le
 800cab4:	f1c3 0320 	rsble	r3, r3, #32
 800cab8:	ea48 0003 	orrgt.w	r0, r8, r3
 800cabc:	fa04 f003 	lslle.w	r0, r4, r3
 800cac0:	f7f3 fc9a 	bl	80003f8 <__aeabi_ui2d>
 800cac4:	2201      	movs	r2, #1
 800cac6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800caca:	3e01      	subs	r6, #1
 800cacc:	9212      	str	r2, [sp, #72]	@ 0x48
 800cace:	e774      	b.n	800c9ba <_dtoa_r+0x102>
 800cad0:	2301      	movs	r3, #1
 800cad2:	e7b5      	b.n	800ca40 <_dtoa_r+0x188>
 800cad4:	900f      	str	r0, [sp, #60]	@ 0x3c
 800cad6:	e7b4      	b.n	800ca42 <_dtoa_r+0x18a>
 800cad8:	9b04      	ldr	r3, [sp, #16]
 800cada:	1bdb      	subs	r3, r3, r7
 800cadc:	9304      	str	r3, [sp, #16]
 800cade:	427b      	negs	r3, r7
 800cae0:	930a      	str	r3, [sp, #40]	@ 0x28
 800cae2:	2300      	movs	r3, #0
 800cae4:	930e      	str	r3, [sp, #56]	@ 0x38
 800cae6:	e7c1      	b.n	800ca6c <_dtoa_r+0x1b4>
 800cae8:	2301      	movs	r3, #1
 800caea:	930b      	str	r3, [sp, #44]	@ 0x2c
 800caec:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800caee:	eb07 0b03 	add.w	fp, r7, r3
 800caf2:	f10b 0301 	add.w	r3, fp, #1
 800caf6:	2b01      	cmp	r3, #1
 800caf8:	9308      	str	r3, [sp, #32]
 800cafa:	bfb8      	it	lt
 800cafc:	2301      	movlt	r3, #1
 800cafe:	e006      	b.n	800cb0e <_dtoa_r+0x256>
 800cb00:	2301      	movs	r3, #1
 800cb02:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cb04:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	dd28      	ble.n	800cb5c <_dtoa_r+0x2a4>
 800cb0a:	469b      	mov	fp, r3
 800cb0c:	9308      	str	r3, [sp, #32]
 800cb0e:	2100      	movs	r1, #0
 800cb10:	2204      	movs	r2, #4
 800cb12:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800cb16:	f102 0514 	add.w	r5, r2, #20
 800cb1a:	429d      	cmp	r5, r3
 800cb1c:	d926      	bls.n	800cb6c <_dtoa_r+0x2b4>
 800cb1e:	6041      	str	r1, [r0, #4]
 800cb20:	4648      	mov	r0, r9
 800cb22:	f000 fd9b 	bl	800d65c <_Balloc>
 800cb26:	4682      	mov	sl, r0
 800cb28:	2800      	cmp	r0, #0
 800cb2a:	d143      	bne.n	800cbb4 <_dtoa_r+0x2fc>
 800cb2c:	4602      	mov	r2, r0
 800cb2e:	f240 11af 	movw	r1, #431	@ 0x1af
 800cb32:	4b1f      	ldr	r3, [pc, #124]	@ (800cbb0 <_dtoa_r+0x2f8>)
 800cb34:	e6d4      	b.n	800c8e0 <_dtoa_r+0x28>
 800cb36:	2300      	movs	r3, #0
 800cb38:	e7e3      	b.n	800cb02 <_dtoa_r+0x24a>
 800cb3a:	2300      	movs	r3, #0
 800cb3c:	e7d5      	b.n	800caea <_dtoa_r+0x232>
 800cb3e:	2401      	movs	r4, #1
 800cb40:	2300      	movs	r3, #0
 800cb42:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cb44:	9320      	str	r3, [sp, #128]	@ 0x80
 800cb46:	f04f 3bff 	mov.w	fp, #4294967295
 800cb4a:	2200      	movs	r2, #0
 800cb4c:	2312      	movs	r3, #18
 800cb4e:	f8cd b020 	str.w	fp, [sp, #32]
 800cb52:	9221      	str	r2, [sp, #132]	@ 0x84
 800cb54:	e7db      	b.n	800cb0e <_dtoa_r+0x256>
 800cb56:	2301      	movs	r3, #1
 800cb58:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cb5a:	e7f4      	b.n	800cb46 <_dtoa_r+0x28e>
 800cb5c:	f04f 0b01 	mov.w	fp, #1
 800cb60:	465b      	mov	r3, fp
 800cb62:	f8cd b020 	str.w	fp, [sp, #32]
 800cb66:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800cb6a:	e7d0      	b.n	800cb0e <_dtoa_r+0x256>
 800cb6c:	3101      	adds	r1, #1
 800cb6e:	0052      	lsls	r2, r2, #1
 800cb70:	e7d1      	b.n	800cb16 <_dtoa_r+0x25e>
 800cb72:	bf00      	nop
 800cb74:	f3af 8000 	nop.w
 800cb78:	636f4361 	.word	0x636f4361
 800cb7c:	3fd287a7 	.word	0x3fd287a7
 800cb80:	8b60c8b3 	.word	0x8b60c8b3
 800cb84:	3fc68a28 	.word	0x3fc68a28
 800cb88:	509f79fb 	.word	0x509f79fb
 800cb8c:	3fd34413 	.word	0x3fd34413
 800cb90:	0800ef28 	.word	0x0800ef28
 800cb94:	0800ef3f 	.word	0x0800ef3f
 800cb98:	7ff00000 	.word	0x7ff00000
 800cb9c:	0800ef24 	.word	0x0800ef24
 800cba0:	0800eef8 	.word	0x0800eef8
 800cba4:	0800eef7 	.word	0x0800eef7
 800cba8:	3ff80000 	.word	0x3ff80000
 800cbac:	0800f090 	.word	0x0800f090
 800cbb0:	0800ef97 	.word	0x0800ef97
 800cbb4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cbb8:	6018      	str	r0, [r3, #0]
 800cbba:	9b08      	ldr	r3, [sp, #32]
 800cbbc:	2b0e      	cmp	r3, #14
 800cbbe:	f200 80a1 	bhi.w	800cd04 <_dtoa_r+0x44c>
 800cbc2:	2c00      	cmp	r4, #0
 800cbc4:	f000 809e 	beq.w	800cd04 <_dtoa_r+0x44c>
 800cbc8:	2f00      	cmp	r7, #0
 800cbca:	dd33      	ble.n	800cc34 <_dtoa_r+0x37c>
 800cbcc:	4b9c      	ldr	r3, [pc, #624]	@ (800ce40 <_dtoa_r+0x588>)
 800cbce:	f007 020f 	and.w	r2, r7, #15
 800cbd2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cbd6:	05f8      	lsls	r0, r7, #23
 800cbd8:	e9d3 3400 	ldrd	r3, r4, [r3]
 800cbdc:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800cbe0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800cbe4:	d516      	bpl.n	800cc14 <_dtoa_r+0x35c>
 800cbe6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cbea:	4b96      	ldr	r3, [pc, #600]	@ (800ce44 <_dtoa_r+0x58c>)
 800cbec:	2603      	movs	r6, #3
 800cbee:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cbf2:	f7f3 fda5 	bl	8000740 <__aeabi_ddiv>
 800cbf6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cbfa:	f004 040f 	and.w	r4, r4, #15
 800cbfe:	4d91      	ldr	r5, [pc, #580]	@ (800ce44 <_dtoa_r+0x58c>)
 800cc00:	b954      	cbnz	r4, 800cc18 <_dtoa_r+0x360>
 800cc02:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cc06:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cc0a:	f7f3 fd99 	bl	8000740 <__aeabi_ddiv>
 800cc0e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cc12:	e028      	b.n	800cc66 <_dtoa_r+0x3ae>
 800cc14:	2602      	movs	r6, #2
 800cc16:	e7f2      	b.n	800cbfe <_dtoa_r+0x346>
 800cc18:	07e1      	lsls	r1, r4, #31
 800cc1a:	d508      	bpl.n	800cc2e <_dtoa_r+0x376>
 800cc1c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800cc20:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cc24:	f7f3 fc62 	bl	80004ec <__aeabi_dmul>
 800cc28:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cc2c:	3601      	adds	r6, #1
 800cc2e:	1064      	asrs	r4, r4, #1
 800cc30:	3508      	adds	r5, #8
 800cc32:	e7e5      	b.n	800cc00 <_dtoa_r+0x348>
 800cc34:	f000 80af 	beq.w	800cd96 <_dtoa_r+0x4de>
 800cc38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cc3c:	427c      	negs	r4, r7
 800cc3e:	4b80      	ldr	r3, [pc, #512]	@ (800ce40 <_dtoa_r+0x588>)
 800cc40:	f004 020f 	and.w	r2, r4, #15
 800cc44:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cc48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc4c:	f7f3 fc4e 	bl	80004ec <__aeabi_dmul>
 800cc50:	2602      	movs	r6, #2
 800cc52:	2300      	movs	r3, #0
 800cc54:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cc58:	4d7a      	ldr	r5, [pc, #488]	@ (800ce44 <_dtoa_r+0x58c>)
 800cc5a:	1124      	asrs	r4, r4, #4
 800cc5c:	2c00      	cmp	r4, #0
 800cc5e:	f040 808f 	bne.w	800cd80 <_dtoa_r+0x4c8>
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	d1d3      	bne.n	800cc0e <_dtoa_r+0x356>
 800cc66:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800cc6a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	f000 8094 	beq.w	800cd9a <_dtoa_r+0x4e2>
 800cc72:	2200      	movs	r2, #0
 800cc74:	4620      	mov	r0, r4
 800cc76:	4629      	mov	r1, r5
 800cc78:	4b73      	ldr	r3, [pc, #460]	@ (800ce48 <_dtoa_r+0x590>)
 800cc7a:	f7f3 fea9 	bl	80009d0 <__aeabi_dcmplt>
 800cc7e:	2800      	cmp	r0, #0
 800cc80:	f000 808b 	beq.w	800cd9a <_dtoa_r+0x4e2>
 800cc84:	9b08      	ldr	r3, [sp, #32]
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	f000 8087 	beq.w	800cd9a <_dtoa_r+0x4e2>
 800cc8c:	f1bb 0f00 	cmp.w	fp, #0
 800cc90:	dd34      	ble.n	800ccfc <_dtoa_r+0x444>
 800cc92:	4620      	mov	r0, r4
 800cc94:	2200      	movs	r2, #0
 800cc96:	4629      	mov	r1, r5
 800cc98:	4b6c      	ldr	r3, [pc, #432]	@ (800ce4c <_dtoa_r+0x594>)
 800cc9a:	f7f3 fc27 	bl	80004ec <__aeabi_dmul>
 800cc9e:	465c      	mov	r4, fp
 800cca0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cca4:	f107 38ff 	add.w	r8, r7, #4294967295
 800cca8:	3601      	adds	r6, #1
 800ccaa:	4630      	mov	r0, r6
 800ccac:	f7f3 fbb4 	bl	8000418 <__aeabi_i2d>
 800ccb0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ccb4:	f7f3 fc1a 	bl	80004ec <__aeabi_dmul>
 800ccb8:	2200      	movs	r2, #0
 800ccba:	4b65      	ldr	r3, [pc, #404]	@ (800ce50 <_dtoa_r+0x598>)
 800ccbc:	f7f3 fa60 	bl	8000180 <__adddf3>
 800ccc0:	4605      	mov	r5, r0
 800ccc2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ccc6:	2c00      	cmp	r4, #0
 800ccc8:	d16a      	bne.n	800cda0 <_dtoa_r+0x4e8>
 800ccca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ccce:	2200      	movs	r2, #0
 800ccd0:	4b60      	ldr	r3, [pc, #384]	@ (800ce54 <_dtoa_r+0x59c>)
 800ccd2:	f7f3 fa53 	bl	800017c <__aeabi_dsub>
 800ccd6:	4602      	mov	r2, r0
 800ccd8:	460b      	mov	r3, r1
 800ccda:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ccde:	462a      	mov	r2, r5
 800cce0:	4633      	mov	r3, r6
 800cce2:	f7f3 fe93 	bl	8000a0c <__aeabi_dcmpgt>
 800cce6:	2800      	cmp	r0, #0
 800cce8:	f040 8298 	bne.w	800d21c <_dtoa_r+0x964>
 800ccec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ccf0:	462a      	mov	r2, r5
 800ccf2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ccf6:	f7f3 fe6b 	bl	80009d0 <__aeabi_dcmplt>
 800ccfa:	bb38      	cbnz	r0, 800cd4c <_dtoa_r+0x494>
 800ccfc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800cd00:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800cd04:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	f2c0 8157 	blt.w	800cfba <_dtoa_r+0x702>
 800cd0c:	2f0e      	cmp	r7, #14
 800cd0e:	f300 8154 	bgt.w	800cfba <_dtoa_r+0x702>
 800cd12:	4b4b      	ldr	r3, [pc, #300]	@ (800ce40 <_dtoa_r+0x588>)
 800cd14:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cd18:	e9d3 3400 	ldrd	r3, r4, [r3]
 800cd1c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800cd20:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	f280 80e5 	bge.w	800cef2 <_dtoa_r+0x63a>
 800cd28:	9b08      	ldr	r3, [sp, #32]
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	f300 80e1 	bgt.w	800cef2 <_dtoa_r+0x63a>
 800cd30:	d10c      	bne.n	800cd4c <_dtoa_r+0x494>
 800cd32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cd36:	2200      	movs	r2, #0
 800cd38:	4b46      	ldr	r3, [pc, #280]	@ (800ce54 <_dtoa_r+0x59c>)
 800cd3a:	f7f3 fbd7 	bl	80004ec <__aeabi_dmul>
 800cd3e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cd42:	f7f3 fe59 	bl	80009f8 <__aeabi_dcmpge>
 800cd46:	2800      	cmp	r0, #0
 800cd48:	f000 8266 	beq.w	800d218 <_dtoa_r+0x960>
 800cd4c:	2400      	movs	r4, #0
 800cd4e:	4625      	mov	r5, r4
 800cd50:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cd52:	4656      	mov	r6, sl
 800cd54:	ea6f 0803 	mvn.w	r8, r3
 800cd58:	2700      	movs	r7, #0
 800cd5a:	4621      	mov	r1, r4
 800cd5c:	4648      	mov	r0, r9
 800cd5e:	f000 fcbd 	bl	800d6dc <_Bfree>
 800cd62:	2d00      	cmp	r5, #0
 800cd64:	f000 80bd 	beq.w	800cee2 <_dtoa_r+0x62a>
 800cd68:	b12f      	cbz	r7, 800cd76 <_dtoa_r+0x4be>
 800cd6a:	42af      	cmp	r7, r5
 800cd6c:	d003      	beq.n	800cd76 <_dtoa_r+0x4be>
 800cd6e:	4639      	mov	r1, r7
 800cd70:	4648      	mov	r0, r9
 800cd72:	f000 fcb3 	bl	800d6dc <_Bfree>
 800cd76:	4629      	mov	r1, r5
 800cd78:	4648      	mov	r0, r9
 800cd7a:	f000 fcaf 	bl	800d6dc <_Bfree>
 800cd7e:	e0b0      	b.n	800cee2 <_dtoa_r+0x62a>
 800cd80:	07e2      	lsls	r2, r4, #31
 800cd82:	d505      	bpl.n	800cd90 <_dtoa_r+0x4d8>
 800cd84:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cd88:	f7f3 fbb0 	bl	80004ec <__aeabi_dmul>
 800cd8c:	2301      	movs	r3, #1
 800cd8e:	3601      	adds	r6, #1
 800cd90:	1064      	asrs	r4, r4, #1
 800cd92:	3508      	adds	r5, #8
 800cd94:	e762      	b.n	800cc5c <_dtoa_r+0x3a4>
 800cd96:	2602      	movs	r6, #2
 800cd98:	e765      	b.n	800cc66 <_dtoa_r+0x3ae>
 800cd9a:	46b8      	mov	r8, r7
 800cd9c:	9c08      	ldr	r4, [sp, #32]
 800cd9e:	e784      	b.n	800ccaa <_dtoa_r+0x3f2>
 800cda0:	4b27      	ldr	r3, [pc, #156]	@ (800ce40 <_dtoa_r+0x588>)
 800cda2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cda4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cda8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cdac:	4454      	add	r4, sl
 800cdae:	2900      	cmp	r1, #0
 800cdb0:	d054      	beq.n	800ce5c <_dtoa_r+0x5a4>
 800cdb2:	2000      	movs	r0, #0
 800cdb4:	4928      	ldr	r1, [pc, #160]	@ (800ce58 <_dtoa_r+0x5a0>)
 800cdb6:	f7f3 fcc3 	bl	8000740 <__aeabi_ddiv>
 800cdba:	4633      	mov	r3, r6
 800cdbc:	462a      	mov	r2, r5
 800cdbe:	f7f3 f9dd 	bl	800017c <__aeabi_dsub>
 800cdc2:	4656      	mov	r6, sl
 800cdc4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cdc8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cdcc:	f7f3 fe3e 	bl	8000a4c <__aeabi_d2iz>
 800cdd0:	4605      	mov	r5, r0
 800cdd2:	f7f3 fb21 	bl	8000418 <__aeabi_i2d>
 800cdd6:	4602      	mov	r2, r0
 800cdd8:	460b      	mov	r3, r1
 800cdda:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cdde:	f7f3 f9cd 	bl	800017c <__aeabi_dsub>
 800cde2:	4602      	mov	r2, r0
 800cde4:	460b      	mov	r3, r1
 800cde6:	3530      	adds	r5, #48	@ 0x30
 800cde8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cdec:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cdf0:	f806 5b01 	strb.w	r5, [r6], #1
 800cdf4:	f7f3 fdec 	bl	80009d0 <__aeabi_dcmplt>
 800cdf8:	2800      	cmp	r0, #0
 800cdfa:	d172      	bne.n	800cee2 <_dtoa_r+0x62a>
 800cdfc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ce00:	2000      	movs	r0, #0
 800ce02:	4911      	ldr	r1, [pc, #68]	@ (800ce48 <_dtoa_r+0x590>)
 800ce04:	f7f3 f9ba 	bl	800017c <__aeabi_dsub>
 800ce08:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ce0c:	f7f3 fde0 	bl	80009d0 <__aeabi_dcmplt>
 800ce10:	2800      	cmp	r0, #0
 800ce12:	f040 80b4 	bne.w	800cf7e <_dtoa_r+0x6c6>
 800ce16:	42a6      	cmp	r6, r4
 800ce18:	f43f af70 	beq.w	800ccfc <_dtoa_r+0x444>
 800ce1c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ce20:	2200      	movs	r2, #0
 800ce22:	4b0a      	ldr	r3, [pc, #40]	@ (800ce4c <_dtoa_r+0x594>)
 800ce24:	f7f3 fb62 	bl	80004ec <__aeabi_dmul>
 800ce28:	2200      	movs	r2, #0
 800ce2a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ce2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ce32:	4b06      	ldr	r3, [pc, #24]	@ (800ce4c <_dtoa_r+0x594>)
 800ce34:	f7f3 fb5a 	bl	80004ec <__aeabi_dmul>
 800ce38:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ce3c:	e7c4      	b.n	800cdc8 <_dtoa_r+0x510>
 800ce3e:	bf00      	nop
 800ce40:	0800f090 	.word	0x0800f090
 800ce44:	0800f068 	.word	0x0800f068
 800ce48:	3ff00000 	.word	0x3ff00000
 800ce4c:	40240000 	.word	0x40240000
 800ce50:	401c0000 	.word	0x401c0000
 800ce54:	40140000 	.word	0x40140000
 800ce58:	3fe00000 	.word	0x3fe00000
 800ce5c:	4631      	mov	r1, r6
 800ce5e:	4628      	mov	r0, r5
 800ce60:	f7f3 fb44 	bl	80004ec <__aeabi_dmul>
 800ce64:	4656      	mov	r6, sl
 800ce66:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ce6a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ce6c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ce70:	f7f3 fdec 	bl	8000a4c <__aeabi_d2iz>
 800ce74:	4605      	mov	r5, r0
 800ce76:	f7f3 facf 	bl	8000418 <__aeabi_i2d>
 800ce7a:	4602      	mov	r2, r0
 800ce7c:	460b      	mov	r3, r1
 800ce7e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ce82:	f7f3 f97b 	bl	800017c <__aeabi_dsub>
 800ce86:	4602      	mov	r2, r0
 800ce88:	460b      	mov	r3, r1
 800ce8a:	3530      	adds	r5, #48	@ 0x30
 800ce8c:	f806 5b01 	strb.w	r5, [r6], #1
 800ce90:	42a6      	cmp	r6, r4
 800ce92:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ce96:	f04f 0200 	mov.w	r2, #0
 800ce9a:	d124      	bne.n	800cee6 <_dtoa_r+0x62e>
 800ce9c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800cea0:	4bae      	ldr	r3, [pc, #696]	@ (800d15c <_dtoa_r+0x8a4>)
 800cea2:	f7f3 f96d 	bl	8000180 <__adddf3>
 800cea6:	4602      	mov	r2, r0
 800cea8:	460b      	mov	r3, r1
 800ceaa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ceae:	f7f3 fdad 	bl	8000a0c <__aeabi_dcmpgt>
 800ceb2:	2800      	cmp	r0, #0
 800ceb4:	d163      	bne.n	800cf7e <_dtoa_r+0x6c6>
 800ceb6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ceba:	2000      	movs	r0, #0
 800cebc:	49a7      	ldr	r1, [pc, #668]	@ (800d15c <_dtoa_r+0x8a4>)
 800cebe:	f7f3 f95d 	bl	800017c <__aeabi_dsub>
 800cec2:	4602      	mov	r2, r0
 800cec4:	460b      	mov	r3, r1
 800cec6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ceca:	f7f3 fd81 	bl	80009d0 <__aeabi_dcmplt>
 800cece:	2800      	cmp	r0, #0
 800ced0:	f43f af14 	beq.w	800ccfc <_dtoa_r+0x444>
 800ced4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800ced6:	1e73      	subs	r3, r6, #1
 800ced8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ceda:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cede:	2b30      	cmp	r3, #48	@ 0x30
 800cee0:	d0f8      	beq.n	800ced4 <_dtoa_r+0x61c>
 800cee2:	4647      	mov	r7, r8
 800cee4:	e03b      	b.n	800cf5e <_dtoa_r+0x6a6>
 800cee6:	4b9e      	ldr	r3, [pc, #632]	@ (800d160 <_dtoa_r+0x8a8>)
 800cee8:	f7f3 fb00 	bl	80004ec <__aeabi_dmul>
 800ceec:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cef0:	e7bc      	b.n	800ce6c <_dtoa_r+0x5b4>
 800cef2:	4656      	mov	r6, sl
 800cef4:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800cef8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cefc:	4620      	mov	r0, r4
 800cefe:	4629      	mov	r1, r5
 800cf00:	f7f3 fc1e 	bl	8000740 <__aeabi_ddiv>
 800cf04:	f7f3 fda2 	bl	8000a4c <__aeabi_d2iz>
 800cf08:	4680      	mov	r8, r0
 800cf0a:	f7f3 fa85 	bl	8000418 <__aeabi_i2d>
 800cf0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cf12:	f7f3 faeb 	bl	80004ec <__aeabi_dmul>
 800cf16:	4602      	mov	r2, r0
 800cf18:	460b      	mov	r3, r1
 800cf1a:	4620      	mov	r0, r4
 800cf1c:	4629      	mov	r1, r5
 800cf1e:	f7f3 f92d 	bl	800017c <__aeabi_dsub>
 800cf22:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800cf26:	9d08      	ldr	r5, [sp, #32]
 800cf28:	f806 4b01 	strb.w	r4, [r6], #1
 800cf2c:	eba6 040a 	sub.w	r4, r6, sl
 800cf30:	42a5      	cmp	r5, r4
 800cf32:	4602      	mov	r2, r0
 800cf34:	460b      	mov	r3, r1
 800cf36:	d133      	bne.n	800cfa0 <_dtoa_r+0x6e8>
 800cf38:	f7f3 f922 	bl	8000180 <__adddf3>
 800cf3c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cf40:	4604      	mov	r4, r0
 800cf42:	460d      	mov	r5, r1
 800cf44:	f7f3 fd62 	bl	8000a0c <__aeabi_dcmpgt>
 800cf48:	b9c0      	cbnz	r0, 800cf7c <_dtoa_r+0x6c4>
 800cf4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cf4e:	4620      	mov	r0, r4
 800cf50:	4629      	mov	r1, r5
 800cf52:	f7f3 fd33 	bl	80009bc <__aeabi_dcmpeq>
 800cf56:	b110      	cbz	r0, 800cf5e <_dtoa_r+0x6a6>
 800cf58:	f018 0f01 	tst.w	r8, #1
 800cf5c:	d10e      	bne.n	800cf7c <_dtoa_r+0x6c4>
 800cf5e:	4648      	mov	r0, r9
 800cf60:	9903      	ldr	r1, [sp, #12]
 800cf62:	f000 fbbb 	bl	800d6dc <_Bfree>
 800cf66:	2300      	movs	r3, #0
 800cf68:	7033      	strb	r3, [r6, #0]
 800cf6a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800cf6c:	3701      	adds	r7, #1
 800cf6e:	601f      	str	r7, [r3, #0]
 800cf70:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	f000 824b 	beq.w	800d40e <_dtoa_r+0xb56>
 800cf78:	601e      	str	r6, [r3, #0]
 800cf7a:	e248      	b.n	800d40e <_dtoa_r+0xb56>
 800cf7c:	46b8      	mov	r8, r7
 800cf7e:	4633      	mov	r3, r6
 800cf80:	461e      	mov	r6, r3
 800cf82:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cf86:	2a39      	cmp	r2, #57	@ 0x39
 800cf88:	d106      	bne.n	800cf98 <_dtoa_r+0x6e0>
 800cf8a:	459a      	cmp	sl, r3
 800cf8c:	d1f8      	bne.n	800cf80 <_dtoa_r+0x6c8>
 800cf8e:	2230      	movs	r2, #48	@ 0x30
 800cf90:	f108 0801 	add.w	r8, r8, #1
 800cf94:	f88a 2000 	strb.w	r2, [sl]
 800cf98:	781a      	ldrb	r2, [r3, #0]
 800cf9a:	3201      	adds	r2, #1
 800cf9c:	701a      	strb	r2, [r3, #0]
 800cf9e:	e7a0      	b.n	800cee2 <_dtoa_r+0x62a>
 800cfa0:	2200      	movs	r2, #0
 800cfa2:	4b6f      	ldr	r3, [pc, #444]	@ (800d160 <_dtoa_r+0x8a8>)
 800cfa4:	f7f3 faa2 	bl	80004ec <__aeabi_dmul>
 800cfa8:	2200      	movs	r2, #0
 800cfaa:	2300      	movs	r3, #0
 800cfac:	4604      	mov	r4, r0
 800cfae:	460d      	mov	r5, r1
 800cfb0:	f7f3 fd04 	bl	80009bc <__aeabi_dcmpeq>
 800cfb4:	2800      	cmp	r0, #0
 800cfb6:	d09f      	beq.n	800cef8 <_dtoa_r+0x640>
 800cfb8:	e7d1      	b.n	800cf5e <_dtoa_r+0x6a6>
 800cfba:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800cfbc:	2a00      	cmp	r2, #0
 800cfbe:	f000 80ea 	beq.w	800d196 <_dtoa_r+0x8de>
 800cfc2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800cfc4:	2a01      	cmp	r2, #1
 800cfc6:	f300 80cd 	bgt.w	800d164 <_dtoa_r+0x8ac>
 800cfca:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800cfcc:	2a00      	cmp	r2, #0
 800cfce:	f000 80c1 	beq.w	800d154 <_dtoa_r+0x89c>
 800cfd2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800cfd6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800cfd8:	9e04      	ldr	r6, [sp, #16]
 800cfda:	9a04      	ldr	r2, [sp, #16]
 800cfdc:	2101      	movs	r1, #1
 800cfde:	441a      	add	r2, r3
 800cfe0:	9204      	str	r2, [sp, #16]
 800cfe2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cfe4:	4648      	mov	r0, r9
 800cfe6:	441a      	add	r2, r3
 800cfe8:	9209      	str	r2, [sp, #36]	@ 0x24
 800cfea:	f000 fc2b 	bl	800d844 <__i2b>
 800cfee:	4605      	mov	r5, r0
 800cff0:	b166      	cbz	r6, 800d00c <_dtoa_r+0x754>
 800cff2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	dd09      	ble.n	800d00c <_dtoa_r+0x754>
 800cff8:	42b3      	cmp	r3, r6
 800cffa:	bfa8      	it	ge
 800cffc:	4633      	movge	r3, r6
 800cffe:	9a04      	ldr	r2, [sp, #16]
 800d000:	1af6      	subs	r6, r6, r3
 800d002:	1ad2      	subs	r2, r2, r3
 800d004:	9204      	str	r2, [sp, #16]
 800d006:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d008:	1ad3      	subs	r3, r2, r3
 800d00a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d00c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d00e:	b30b      	cbz	r3, 800d054 <_dtoa_r+0x79c>
 800d010:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d012:	2b00      	cmp	r3, #0
 800d014:	f000 80c6 	beq.w	800d1a4 <_dtoa_r+0x8ec>
 800d018:	2c00      	cmp	r4, #0
 800d01a:	f000 80c0 	beq.w	800d19e <_dtoa_r+0x8e6>
 800d01e:	4629      	mov	r1, r5
 800d020:	4622      	mov	r2, r4
 800d022:	4648      	mov	r0, r9
 800d024:	f000 fcc6 	bl	800d9b4 <__pow5mult>
 800d028:	9a03      	ldr	r2, [sp, #12]
 800d02a:	4601      	mov	r1, r0
 800d02c:	4605      	mov	r5, r0
 800d02e:	4648      	mov	r0, r9
 800d030:	f000 fc1e 	bl	800d870 <__multiply>
 800d034:	9903      	ldr	r1, [sp, #12]
 800d036:	4680      	mov	r8, r0
 800d038:	4648      	mov	r0, r9
 800d03a:	f000 fb4f 	bl	800d6dc <_Bfree>
 800d03e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d040:	1b1b      	subs	r3, r3, r4
 800d042:	930a      	str	r3, [sp, #40]	@ 0x28
 800d044:	f000 80b1 	beq.w	800d1aa <_dtoa_r+0x8f2>
 800d048:	4641      	mov	r1, r8
 800d04a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d04c:	4648      	mov	r0, r9
 800d04e:	f000 fcb1 	bl	800d9b4 <__pow5mult>
 800d052:	9003      	str	r0, [sp, #12]
 800d054:	2101      	movs	r1, #1
 800d056:	4648      	mov	r0, r9
 800d058:	f000 fbf4 	bl	800d844 <__i2b>
 800d05c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d05e:	4604      	mov	r4, r0
 800d060:	2b00      	cmp	r3, #0
 800d062:	f000 81d8 	beq.w	800d416 <_dtoa_r+0xb5e>
 800d066:	461a      	mov	r2, r3
 800d068:	4601      	mov	r1, r0
 800d06a:	4648      	mov	r0, r9
 800d06c:	f000 fca2 	bl	800d9b4 <__pow5mult>
 800d070:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d072:	4604      	mov	r4, r0
 800d074:	2b01      	cmp	r3, #1
 800d076:	f300 809f 	bgt.w	800d1b8 <_dtoa_r+0x900>
 800d07a:	9b06      	ldr	r3, [sp, #24]
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	f040 8097 	bne.w	800d1b0 <_dtoa_r+0x8f8>
 800d082:	9b07      	ldr	r3, [sp, #28]
 800d084:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d088:	2b00      	cmp	r3, #0
 800d08a:	f040 8093 	bne.w	800d1b4 <_dtoa_r+0x8fc>
 800d08e:	9b07      	ldr	r3, [sp, #28]
 800d090:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d094:	0d1b      	lsrs	r3, r3, #20
 800d096:	051b      	lsls	r3, r3, #20
 800d098:	b133      	cbz	r3, 800d0a8 <_dtoa_r+0x7f0>
 800d09a:	9b04      	ldr	r3, [sp, #16]
 800d09c:	3301      	adds	r3, #1
 800d09e:	9304      	str	r3, [sp, #16]
 800d0a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0a2:	3301      	adds	r3, #1
 800d0a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d0a6:	2301      	movs	r3, #1
 800d0a8:	930a      	str	r3, [sp, #40]	@ 0x28
 800d0aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	f000 81b8 	beq.w	800d422 <_dtoa_r+0xb6a>
 800d0b2:	6923      	ldr	r3, [r4, #16]
 800d0b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d0b8:	6918      	ldr	r0, [r3, #16]
 800d0ba:	f000 fb77 	bl	800d7ac <__hi0bits>
 800d0be:	f1c0 0020 	rsb	r0, r0, #32
 800d0c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0c4:	4418      	add	r0, r3
 800d0c6:	f010 001f 	ands.w	r0, r0, #31
 800d0ca:	f000 8082 	beq.w	800d1d2 <_dtoa_r+0x91a>
 800d0ce:	f1c0 0320 	rsb	r3, r0, #32
 800d0d2:	2b04      	cmp	r3, #4
 800d0d4:	dd73      	ble.n	800d1be <_dtoa_r+0x906>
 800d0d6:	9b04      	ldr	r3, [sp, #16]
 800d0d8:	f1c0 001c 	rsb	r0, r0, #28
 800d0dc:	4403      	add	r3, r0
 800d0de:	9304      	str	r3, [sp, #16]
 800d0e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0e2:	4406      	add	r6, r0
 800d0e4:	4403      	add	r3, r0
 800d0e6:	9309      	str	r3, [sp, #36]	@ 0x24
 800d0e8:	9b04      	ldr	r3, [sp, #16]
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	dd05      	ble.n	800d0fa <_dtoa_r+0x842>
 800d0ee:	461a      	mov	r2, r3
 800d0f0:	4648      	mov	r0, r9
 800d0f2:	9903      	ldr	r1, [sp, #12]
 800d0f4:	f000 fcb8 	bl	800da68 <__lshift>
 800d0f8:	9003      	str	r0, [sp, #12]
 800d0fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	dd05      	ble.n	800d10c <_dtoa_r+0x854>
 800d100:	4621      	mov	r1, r4
 800d102:	461a      	mov	r2, r3
 800d104:	4648      	mov	r0, r9
 800d106:	f000 fcaf 	bl	800da68 <__lshift>
 800d10a:	4604      	mov	r4, r0
 800d10c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d10e:	2b00      	cmp	r3, #0
 800d110:	d061      	beq.n	800d1d6 <_dtoa_r+0x91e>
 800d112:	4621      	mov	r1, r4
 800d114:	9803      	ldr	r0, [sp, #12]
 800d116:	f000 fd13 	bl	800db40 <__mcmp>
 800d11a:	2800      	cmp	r0, #0
 800d11c:	da5b      	bge.n	800d1d6 <_dtoa_r+0x91e>
 800d11e:	2300      	movs	r3, #0
 800d120:	220a      	movs	r2, #10
 800d122:	4648      	mov	r0, r9
 800d124:	9903      	ldr	r1, [sp, #12]
 800d126:	f000 fafb 	bl	800d720 <__multadd>
 800d12a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d12c:	f107 38ff 	add.w	r8, r7, #4294967295
 800d130:	9003      	str	r0, [sp, #12]
 800d132:	2b00      	cmp	r3, #0
 800d134:	f000 8177 	beq.w	800d426 <_dtoa_r+0xb6e>
 800d138:	4629      	mov	r1, r5
 800d13a:	2300      	movs	r3, #0
 800d13c:	220a      	movs	r2, #10
 800d13e:	4648      	mov	r0, r9
 800d140:	f000 faee 	bl	800d720 <__multadd>
 800d144:	f1bb 0f00 	cmp.w	fp, #0
 800d148:	4605      	mov	r5, r0
 800d14a:	dc6f      	bgt.n	800d22c <_dtoa_r+0x974>
 800d14c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d14e:	2b02      	cmp	r3, #2
 800d150:	dc49      	bgt.n	800d1e6 <_dtoa_r+0x92e>
 800d152:	e06b      	b.n	800d22c <_dtoa_r+0x974>
 800d154:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d156:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d15a:	e73c      	b.n	800cfd6 <_dtoa_r+0x71e>
 800d15c:	3fe00000 	.word	0x3fe00000
 800d160:	40240000 	.word	0x40240000
 800d164:	9b08      	ldr	r3, [sp, #32]
 800d166:	1e5c      	subs	r4, r3, #1
 800d168:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d16a:	42a3      	cmp	r3, r4
 800d16c:	db09      	blt.n	800d182 <_dtoa_r+0x8ca>
 800d16e:	1b1c      	subs	r4, r3, r4
 800d170:	9b08      	ldr	r3, [sp, #32]
 800d172:	2b00      	cmp	r3, #0
 800d174:	f6bf af30 	bge.w	800cfd8 <_dtoa_r+0x720>
 800d178:	9b04      	ldr	r3, [sp, #16]
 800d17a:	9a08      	ldr	r2, [sp, #32]
 800d17c:	1a9e      	subs	r6, r3, r2
 800d17e:	2300      	movs	r3, #0
 800d180:	e72b      	b.n	800cfda <_dtoa_r+0x722>
 800d182:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d184:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d186:	1ae3      	subs	r3, r4, r3
 800d188:	441a      	add	r2, r3
 800d18a:	940a      	str	r4, [sp, #40]	@ 0x28
 800d18c:	9e04      	ldr	r6, [sp, #16]
 800d18e:	2400      	movs	r4, #0
 800d190:	9b08      	ldr	r3, [sp, #32]
 800d192:	920e      	str	r2, [sp, #56]	@ 0x38
 800d194:	e721      	b.n	800cfda <_dtoa_r+0x722>
 800d196:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d198:	9e04      	ldr	r6, [sp, #16]
 800d19a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800d19c:	e728      	b.n	800cff0 <_dtoa_r+0x738>
 800d19e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800d1a2:	e751      	b.n	800d048 <_dtoa_r+0x790>
 800d1a4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d1a6:	9903      	ldr	r1, [sp, #12]
 800d1a8:	e750      	b.n	800d04c <_dtoa_r+0x794>
 800d1aa:	f8cd 800c 	str.w	r8, [sp, #12]
 800d1ae:	e751      	b.n	800d054 <_dtoa_r+0x79c>
 800d1b0:	2300      	movs	r3, #0
 800d1b2:	e779      	b.n	800d0a8 <_dtoa_r+0x7f0>
 800d1b4:	9b06      	ldr	r3, [sp, #24]
 800d1b6:	e777      	b.n	800d0a8 <_dtoa_r+0x7f0>
 800d1b8:	2300      	movs	r3, #0
 800d1ba:	930a      	str	r3, [sp, #40]	@ 0x28
 800d1bc:	e779      	b.n	800d0b2 <_dtoa_r+0x7fa>
 800d1be:	d093      	beq.n	800d0e8 <_dtoa_r+0x830>
 800d1c0:	9a04      	ldr	r2, [sp, #16]
 800d1c2:	331c      	adds	r3, #28
 800d1c4:	441a      	add	r2, r3
 800d1c6:	9204      	str	r2, [sp, #16]
 800d1c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d1ca:	441e      	add	r6, r3
 800d1cc:	441a      	add	r2, r3
 800d1ce:	9209      	str	r2, [sp, #36]	@ 0x24
 800d1d0:	e78a      	b.n	800d0e8 <_dtoa_r+0x830>
 800d1d2:	4603      	mov	r3, r0
 800d1d4:	e7f4      	b.n	800d1c0 <_dtoa_r+0x908>
 800d1d6:	9b08      	ldr	r3, [sp, #32]
 800d1d8:	46b8      	mov	r8, r7
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	dc20      	bgt.n	800d220 <_dtoa_r+0x968>
 800d1de:	469b      	mov	fp, r3
 800d1e0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d1e2:	2b02      	cmp	r3, #2
 800d1e4:	dd1e      	ble.n	800d224 <_dtoa_r+0x96c>
 800d1e6:	f1bb 0f00 	cmp.w	fp, #0
 800d1ea:	f47f adb1 	bne.w	800cd50 <_dtoa_r+0x498>
 800d1ee:	4621      	mov	r1, r4
 800d1f0:	465b      	mov	r3, fp
 800d1f2:	2205      	movs	r2, #5
 800d1f4:	4648      	mov	r0, r9
 800d1f6:	f000 fa93 	bl	800d720 <__multadd>
 800d1fa:	4601      	mov	r1, r0
 800d1fc:	4604      	mov	r4, r0
 800d1fe:	9803      	ldr	r0, [sp, #12]
 800d200:	f000 fc9e 	bl	800db40 <__mcmp>
 800d204:	2800      	cmp	r0, #0
 800d206:	f77f ada3 	ble.w	800cd50 <_dtoa_r+0x498>
 800d20a:	4656      	mov	r6, sl
 800d20c:	2331      	movs	r3, #49	@ 0x31
 800d20e:	f108 0801 	add.w	r8, r8, #1
 800d212:	f806 3b01 	strb.w	r3, [r6], #1
 800d216:	e59f      	b.n	800cd58 <_dtoa_r+0x4a0>
 800d218:	46b8      	mov	r8, r7
 800d21a:	9c08      	ldr	r4, [sp, #32]
 800d21c:	4625      	mov	r5, r4
 800d21e:	e7f4      	b.n	800d20a <_dtoa_r+0x952>
 800d220:	f8dd b020 	ldr.w	fp, [sp, #32]
 800d224:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d226:	2b00      	cmp	r3, #0
 800d228:	f000 8101 	beq.w	800d42e <_dtoa_r+0xb76>
 800d22c:	2e00      	cmp	r6, #0
 800d22e:	dd05      	ble.n	800d23c <_dtoa_r+0x984>
 800d230:	4629      	mov	r1, r5
 800d232:	4632      	mov	r2, r6
 800d234:	4648      	mov	r0, r9
 800d236:	f000 fc17 	bl	800da68 <__lshift>
 800d23a:	4605      	mov	r5, r0
 800d23c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d05c      	beq.n	800d2fc <_dtoa_r+0xa44>
 800d242:	4648      	mov	r0, r9
 800d244:	6869      	ldr	r1, [r5, #4]
 800d246:	f000 fa09 	bl	800d65c <_Balloc>
 800d24a:	4606      	mov	r6, r0
 800d24c:	b928      	cbnz	r0, 800d25a <_dtoa_r+0x9a2>
 800d24e:	4602      	mov	r2, r0
 800d250:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d254:	4b80      	ldr	r3, [pc, #512]	@ (800d458 <_dtoa_r+0xba0>)
 800d256:	f7ff bb43 	b.w	800c8e0 <_dtoa_r+0x28>
 800d25a:	692a      	ldr	r2, [r5, #16]
 800d25c:	f105 010c 	add.w	r1, r5, #12
 800d260:	3202      	adds	r2, #2
 800d262:	0092      	lsls	r2, r2, #2
 800d264:	300c      	adds	r0, #12
 800d266:	f7ff fa90 	bl	800c78a <memcpy>
 800d26a:	2201      	movs	r2, #1
 800d26c:	4631      	mov	r1, r6
 800d26e:	4648      	mov	r0, r9
 800d270:	f000 fbfa 	bl	800da68 <__lshift>
 800d274:	462f      	mov	r7, r5
 800d276:	4605      	mov	r5, r0
 800d278:	f10a 0301 	add.w	r3, sl, #1
 800d27c:	9304      	str	r3, [sp, #16]
 800d27e:	eb0a 030b 	add.w	r3, sl, fp
 800d282:	930a      	str	r3, [sp, #40]	@ 0x28
 800d284:	9b06      	ldr	r3, [sp, #24]
 800d286:	f003 0301 	and.w	r3, r3, #1
 800d28a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d28c:	9b04      	ldr	r3, [sp, #16]
 800d28e:	4621      	mov	r1, r4
 800d290:	9803      	ldr	r0, [sp, #12]
 800d292:	f103 3bff 	add.w	fp, r3, #4294967295
 800d296:	f7ff fa86 	bl	800c7a6 <quorem>
 800d29a:	4603      	mov	r3, r0
 800d29c:	4639      	mov	r1, r7
 800d29e:	3330      	adds	r3, #48	@ 0x30
 800d2a0:	9006      	str	r0, [sp, #24]
 800d2a2:	9803      	ldr	r0, [sp, #12]
 800d2a4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d2a6:	f000 fc4b 	bl	800db40 <__mcmp>
 800d2aa:	462a      	mov	r2, r5
 800d2ac:	9008      	str	r0, [sp, #32]
 800d2ae:	4621      	mov	r1, r4
 800d2b0:	4648      	mov	r0, r9
 800d2b2:	f000 fc61 	bl	800db78 <__mdiff>
 800d2b6:	68c2      	ldr	r2, [r0, #12]
 800d2b8:	4606      	mov	r6, r0
 800d2ba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d2bc:	bb02      	cbnz	r2, 800d300 <_dtoa_r+0xa48>
 800d2be:	4601      	mov	r1, r0
 800d2c0:	9803      	ldr	r0, [sp, #12]
 800d2c2:	f000 fc3d 	bl	800db40 <__mcmp>
 800d2c6:	4602      	mov	r2, r0
 800d2c8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d2ca:	4631      	mov	r1, r6
 800d2cc:	4648      	mov	r0, r9
 800d2ce:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800d2d2:	f000 fa03 	bl	800d6dc <_Bfree>
 800d2d6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d2d8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d2da:	9e04      	ldr	r6, [sp, #16]
 800d2dc:	ea42 0103 	orr.w	r1, r2, r3
 800d2e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d2e2:	4319      	orrs	r1, r3
 800d2e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d2e6:	d10d      	bne.n	800d304 <_dtoa_r+0xa4c>
 800d2e8:	2b39      	cmp	r3, #57	@ 0x39
 800d2ea:	d027      	beq.n	800d33c <_dtoa_r+0xa84>
 800d2ec:	9a08      	ldr	r2, [sp, #32]
 800d2ee:	2a00      	cmp	r2, #0
 800d2f0:	dd01      	ble.n	800d2f6 <_dtoa_r+0xa3e>
 800d2f2:	9b06      	ldr	r3, [sp, #24]
 800d2f4:	3331      	adds	r3, #49	@ 0x31
 800d2f6:	f88b 3000 	strb.w	r3, [fp]
 800d2fa:	e52e      	b.n	800cd5a <_dtoa_r+0x4a2>
 800d2fc:	4628      	mov	r0, r5
 800d2fe:	e7b9      	b.n	800d274 <_dtoa_r+0x9bc>
 800d300:	2201      	movs	r2, #1
 800d302:	e7e2      	b.n	800d2ca <_dtoa_r+0xa12>
 800d304:	9908      	ldr	r1, [sp, #32]
 800d306:	2900      	cmp	r1, #0
 800d308:	db04      	blt.n	800d314 <_dtoa_r+0xa5c>
 800d30a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800d30c:	4301      	orrs	r1, r0
 800d30e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d310:	4301      	orrs	r1, r0
 800d312:	d120      	bne.n	800d356 <_dtoa_r+0xa9e>
 800d314:	2a00      	cmp	r2, #0
 800d316:	ddee      	ble.n	800d2f6 <_dtoa_r+0xa3e>
 800d318:	2201      	movs	r2, #1
 800d31a:	9903      	ldr	r1, [sp, #12]
 800d31c:	4648      	mov	r0, r9
 800d31e:	9304      	str	r3, [sp, #16]
 800d320:	f000 fba2 	bl	800da68 <__lshift>
 800d324:	4621      	mov	r1, r4
 800d326:	9003      	str	r0, [sp, #12]
 800d328:	f000 fc0a 	bl	800db40 <__mcmp>
 800d32c:	2800      	cmp	r0, #0
 800d32e:	9b04      	ldr	r3, [sp, #16]
 800d330:	dc02      	bgt.n	800d338 <_dtoa_r+0xa80>
 800d332:	d1e0      	bne.n	800d2f6 <_dtoa_r+0xa3e>
 800d334:	07da      	lsls	r2, r3, #31
 800d336:	d5de      	bpl.n	800d2f6 <_dtoa_r+0xa3e>
 800d338:	2b39      	cmp	r3, #57	@ 0x39
 800d33a:	d1da      	bne.n	800d2f2 <_dtoa_r+0xa3a>
 800d33c:	2339      	movs	r3, #57	@ 0x39
 800d33e:	f88b 3000 	strb.w	r3, [fp]
 800d342:	4633      	mov	r3, r6
 800d344:	461e      	mov	r6, r3
 800d346:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d34a:	3b01      	subs	r3, #1
 800d34c:	2a39      	cmp	r2, #57	@ 0x39
 800d34e:	d04e      	beq.n	800d3ee <_dtoa_r+0xb36>
 800d350:	3201      	adds	r2, #1
 800d352:	701a      	strb	r2, [r3, #0]
 800d354:	e501      	b.n	800cd5a <_dtoa_r+0x4a2>
 800d356:	2a00      	cmp	r2, #0
 800d358:	dd03      	ble.n	800d362 <_dtoa_r+0xaaa>
 800d35a:	2b39      	cmp	r3, #57	@ 0x39
 800d35c:	d0ee      	beq.n	800d33c <_dtoa_r+0xa84>
 800d35e:	3301      	adds	r3, #1
 800d360:	e7c9      	b.n	800d2f6 <_dtoa_r+0xa3e>
 800d362:	9a04      	ldr	r2, [sp, #16]
 800d364:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d366:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d36a:	428a      	cmp	r2, r1
 800d36c:	d028      	beq.n	800d3c0 <_dtoa_r+0xb08>
 800d36e:	2300      	movs	r3, #0
 800d370:	220a      	movs	r2, #10
 800d372:	9903      	ldr	r1, [sp, #12]
 800d374:	4648      	mov	r0, r9
 800d376:	f000 f9d3 	bl	800d720 <__multadd>
 800d37a:	42af      	cmp	r7, r5
 800d37c:	9003      	str	r0, [sp, #12]
 800d37e:	f04f 0300 	mov.w	r3, #0
 800d382:	f04f 020a 	mov.w	r2, #10
 800d386:	4639      	mov	r1, r7
 800d388:	4648      	mov	r0, r9
 800d38a:	d107      	bne.n	800d39c <_dtoa_r+0xae4>
 800d38c:	f000 f9c8 	bl	800d720 <__multadd>
 800d390:	4607      	mov	r7, r0
 800d392:	4605      	mov	r5, r0
 800d394:	9b04      	ldr	r3, [sp, #16]
 800d396:	3301      	adds	r3, #1
 800d398:	9304      	str	r3, [sp, #16]
 800d39a:	e777      	b.n	800d28c <_dtoa_r+0x9d4>
 800d39c:	f000 f9c0 	bl	800d720 <__multadd>
 800d3a0:	4629      	mov	r1, r5
 800d3a2:	4607      	mov	r7, r0
 800d3a4:	2300      	movs	r3, #0
 800d3a6:	220a      	movs	r2, #10
 800d3a8:	4648      	mov	r0, r9
 800d3aa:	f000 f9b9 	bl	800d720 <__multadd>
 800d3ae:	4605      	mov	r5, r0
 800d3b0:	e7f0      	b.n	800d394 <_dtoa_r+0xadc>
 800d3b2:	f1bb 0f00 	cmp.w	fp, #0
 800d3b6:	bfcc      	ite	gt
 800d3b8:	465e      	movgt	r6, fp
 800d3ba:	2601      	movle	r6, #1
 800d3bc:	2700      	movs	r7, #0
 800d3be:	4456      	add	r6, sl
 800d3c0:	2201      	movs	r2, #1
 800d3c2:	9903      	ldr	r1, [sp, #12]
 800d3c4:	4648      	mov	r0, r9
 800d3c6:	9304      	str	r3, [sp, #16]
 800d3c8:	f000 fb4e 	bl	800da68 <__lshift>
 800d3cc:	4621      	mov	r1, r4
 800d3ce:	9003      	str	r0, [sp, #12]
 800d3d0:	f000 fbb6 	bl	800db40 <__mcmp>
 800d3d4:	2800      	cmp	r0, #0
 800d3d6:	dcb4      	bgt.n	800d342 <_dtoa_r+0xa8a>
 800d3d8:	d102      	bne.n	800d3e0 <_dtoa_r+0xb28>
 800d3da:	9b04      	ldr	r3, [sp, #16]
 800d3dc:	07db      	lsls	r3, r3, #31
 800d3de:	d4b0      	bmi.n	800d342 <_dtoa_r+0xa8a>
 800d3e0:	4633      	mov	r3, r6
 800d3e2:	461e      	mov	r6, r3
 800d3e4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d3e8:	2a30      	cmp	r2, #48	@ 0x30
 800d3ea:	d0fa      	beq.n	800d3e2 <_dtoa_r+0xb2a>
 800d3ec:	e4b5      	b.n	800cd5a <_dtoa_r+0x4a2>
 800d3ee:	459a      	cmp	sl, r3
 800d3f0:	d1a8      	bne.n	800d344 <_dtoa_r+0xa8c>
 800d3f2:	2331      	movs	r3, #49	@ 0x31
 800d3f4:	f108 0801 	add.w	r8, r8, #1
 800d3f8:	f88a 3000 	strb.w	r3, [sl]
 800d3fc:	e4ad      	b.n	800cd5a <_dtoa_r+0x4a2>
 800d3fe:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800d400:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800d45c <_dtoa_r+0xba4>
 800d404:	b11b      	cbz	r3, 800d40e <_dtoa_r+0xb56>
 800d406:	f10a 0308 	add.w	r3, sl, #8
 800d40a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800d40c:	6013      	str	r3, [r2, #0]
 800d40e:	4650      	mov	r0, sl
 800d410:	b017      	add	sp, #92	@ 0x5c
 800d412:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d416:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d418:	2b01      	cmp	r3, #1
 800d41a:	f77f ae2e 	ble.w	800d07a <_dtoa_r+0x7c2>
 800d41e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d420:	930a      	str	r3, [sp, #40]	@ 0x28
 800d422:	2001      	movs	r0, #1
 800d424:	e64d      	b.n	800d0c2 <_dtoa_r+0x80a>
 800d426:	f1bb 0f00 	cmp.w	fp, #0
 800d42a:	f77f aed9 	ble.w	800d1e0 <_dtoa_r+0x928>
 800d42e:	4656      	mov	r6, sl
 800d430:	4621      	mov	r1, r4
 800d432:	9803      	ldr	r0, [sp, #12]
 800d434:	f7ff f9b7 	bl	800c7a6 <quorem>
 800d438:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d43c:	f806 3b01 	strb.w	r3, [r6], #1
 800d440:	eba6 020a 	sub.w	r2, r6, sl
 800d444:	4593      	cmp	fp, r2
 800d446:	ddb4      	ble.n	800d3b2 <_dtoa_r+0xafa>
 800d448:	2300      	movs	r3, #0
 800d44a:	220a      	movs	r2, #10
 800d44c:	4648      	mov	r0, r9
 800d44e:	9903      	ldr	r1, [sp, #12]
 800d450:	f000 f966 	bl	800d720 <__multadd>
 800d454:	9003      	str	r0, [sp, #12]
 800d456:	e7eb      	b.n	800d430 <_dtoa_r+0xb78>
 800d458:	0800ef97 	.word	0x0800ef97
 800d45c:	0800ef1b 	.word	0x0800ef1b

0800d460 <_free_r>:
 800d460:	b538      	push	{r3, r4, r5, lr}
 800d462:	4605      	mov	r5, r0
 800d464:	2900      	cmp	r1, #0
 800d466:	d040      	beq.n	800d4ea <_free_r+0x8a>
 800d468:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d46c:	1f0c      	subs	r4, r1, #4
 800d46e:	2b00      	cmp	r3, #0
 800d470:	bfb8      	it	lt
 800d472:	18e4      	addlt	r4, r4, r3
 800d474:	f000 f8e6 	bl	800d644 <__malloc_lock>
 800d478:	4a1c      	ldr	r2, [pc, #112]	@ (800d4ec <_free_r+0x8c>)
 800d47a:	6813      	ldr	r3, [r2, #0]
 800d47c:	b933      	cbnz	r3, 800d48c <_free_r+0x2c>
 800d47e:	6063      	str	r3, [r4, #4]
 800d480:	6014      	str	r4, [r2, #0]
 800d482:	4628      	mov	r0, r5
 800d484:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d488:	f000 b8e2 	b.w	800d650 <__malloc_unlock>
 800d48c:	42a3      	cmp	r3, r4
 800d48e:	d908      	bls.n	800d4a2 <_free_r+0x42>
 800d490:	6820      	ldr	r0, [r4, #0]
 800d492:	1821      	adds	r1, r4, r0
 800d494:	428b      	cmp	r3, r1
 800d496:	bf01      	itttt	eq
 800d498:	6819      	ldreq	r1, [r3, #0]
 800d49a:	685b      	ldreq	r3, [r3, #4]
 800d49c:	1809      	addeq	r1, r1, r0
 800d49e:	6021      	streq	r1, [r4, #0]
 800d4a0:	e7ed      	b.n	800d47e <_free_r+0x1e>
 800d4a2:	461a      	mov	r2, r3
 800d4a4:	685b      	ldr	r3, [r3, #4]
 800d4a6:	b10b      	cbz	r3, 800d4ac <_free_r+0x4c>
 800d4a8:	42a3      	cmp	r3, r4
 800d4aa:	d9fa      	bls.n	800d4a2 <_free_r+0x42>
 800d4ac:	6811      	ldr	r1, [r2, #0]
 800d4ae:	1850      	adds	r0, r2, r1
 800d4b0:	42a0      	cmp	r0, r4
 800d4b2:	d10b      	bne.n	800d4cc <_free_r+0x6c>
 800d4b4:	6820      	ldr	r0, [r4, #0]
 800d4b6:	4401      	add	r1, r0
 800d4b8:	1850      	adds	r0, r2, r1
 800d4ba:	4283      	cmp	r3, r0
 800d4bc:	6011      	str	r1, [r2, #0]
 800d4be:	d1e0      	bne.n	800d482 <_free_r+0x22>
 800d4c0:	6818      	ldr	r0, [r3, #0]
 800d4c2:	685b      	ldr	r3, [r3, #4]
 800d4c4:	4408      	add	r0, r1
 800d4c6:	6010      	str	r0, [r2, #0]
 800d4c8:	6053      	str	r3, [r2, #4]
 800d4ca:	e7da      	b.n	800d482 <_free_r+0x22>
 800d4cc:	d902      	bls.n	800d4d4 <_free_r+0x74>
 800d4ce:	230c      	movs	r3, #12
 800d4d0:	602b      	str	r3, [r5, #0]
 800d4d2:	e7d6      	b.n	800d482 <_free_r+0x22>
 800d4d4:	6820      	ldr	r0, [r4, #0]
 800d4d6:	1821      	adds	r1, r4, r0
 800d4d8:	428b      	cmp	r3, r1
 800d4da:	bf01      	itttt	eq
 800d4dc:	6819      	ldreq	r1, [r3, #0]
 800d4de:	685b      	ldreq	r3, [r3, #4]
 800d4e0:	1809      	addeq	r1, r1, r0
 800d4e2:	6021      	streq	r1, [r4, #0]
 800d4e4:	6063      	str	r3, [r4, #4]
 800d4e6:	6054      	str	r4, [r2, #4]
 800d4e8:	e7cb      	b.n	800d482 <_free_r+0x22>
 800d4ea:	bd38      	pop	{r3, r4, r5, pc}
 800d4ec:	200007b0 	.word	0x200007b0

0800d4f0 <malloc>:
 800d4f0:	4b02      	ldr	r3, [pc, #8]	@ (800d4fc <malloc+0xc>)
 800d4f2:	4601      	mov	r1, r0
 800d4f4:	6818      	ldr	r0, [r3, #0]
 800d4f6:	f000 b825 	b.w	800d544 <_malloc_r>
 800d4fa:	bf00      	nop
 800d4fc:	20000054 	.word	0x20000054

0800d500 <sbrk_aligned>:
 800d500:	b570      	push	{r4, r5, r6, lr}
 800d502:	4e0f      	ldr	r6, [pc, #60]	@ (800d540 <sbrk_aligned+0x40>)
 800d504:	460c      	mov	r4, r1
 800d506:	6831      	ldr	r1, [r6, #0]
 800d508:	4605      	mov	r5, r0
 800d50a:	b911      	cbnz	r1, 800d512 <sbrk_aligned+0x12>
 800d50c:	f000 ffe4 	bl	800e4d8 <_sbrk_r>
 800d510:	6030      	str	r0, [r6, #0]
 800d512:	4621      	mov	r1, r4
 800d514:	4628      	mov	r0, r5
 800d516:	f000 ffdf 	bl	800e4d8 <_sbrk_r>
 800d51a:	1c43      	adds	r3, r0, #1
 800d51c:	d103      	bne.n	800d526 <sbrk_aligned+0x26>
 800d51e:	f04f 34ff 	mov.w	r4, #4294967295
 800d522:	4620      	mov	r0, r4
 800d524:	bd70      	pop	{r4, r5, r6, pc}
 800d526:	1cc4      	adds	r4, r0, #3
 800d528:	f024 0403 	bic.w	r4, r4, #3
 800d52c:	42a0      	cmp	r0, r4
 800d52e:	d0f8      	beq.n	800d522 <sbrk_aligned+0x22>
 800d530:	1a21      	subs	r1, r4, r0
 800d532:	4628      	mov	r0, r5
 800d534:	f000 ffd0 	bl	800e4d8 <_sbrk_r>
 800d538:	3001      	adds	r0, #1
 800d53a:	d1f2      	bne.n	800d522 <sbrk_aligned+0x22>
 800d53c:	e7ef      	b.n	800d51e <sbrk_aligned+0x1e>
 800d53e:	bf00      	nop
 800d540:	200007ac 	.word	0x200007ac

0800d544 <_malloc_r>:
 800d544:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d548:	1ccd      	adds	r5, r1, #3
 800d54a:	f025 0503 	bic.w	r5, r5, #3
 800d54e:	3508      	adds	r5, #8
 800d550:	2d0c      	cmp	r5, #12
 800d552:	bf38      	it	cc
 800d554:	250c      	movcc	r5, #12
 800d556:	2d00      	cmp	r5, #0
 800d558:	4606      	mov	r6, r0
 800d55a:	db01      	blt.n	800d560 <_malloc_r+0x1c>
 800d55c:	42a9      	cmp	r1, r5
 800d55e:	d904      	bls.n	800d56a <_malloc_r+0x26>
 800d560:	230c      	movs	r3, #12
 800d562:	6033      	str	r3, [r6, #0]
 800d564:	2000      	movs	r0, #0
 800d566:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d56a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d640 <_malloc_r+0xfc>
 800d56e:	f000 f869 	bl	800d644 <__malloc_lock>
 800d572:	f8d8 3000 	ldr.w	r3, [r8]
 800d576:	461c      	mov	r4, r3
 800d578:	bb44      	cbnz	r4, 800d5cc <_malloc_r+0x88>
 800d57a:	4629      	mov	r1, r5
 800d57c:	4630      	mov	r0, r6
 800d57e:	f7ff ffbf 	bl	800d500 <sbrk_aligned>
 800d582:	1c43      	adds	r3, r0, #1
 800d584:	4604      	mov	r4, r0
 800d586:	d158      	bne.n	800d63a <_malloc_r+0xf6>
 800d588:	f8d8 4000 	ldr.w	r4, [r8]
 800d58c:	4627      	mov	r7, r4
 800d58e:	2f00      	cmp	r7, #0
 800d590:	d143      	bne.n	800d61a <_malloc_r+0xd6>
 800d592:	2c00      	cmp	r4, #0
 800d594:	d04b      	beq.n	800d62e <_malloc_r+0xea>
 800d596:	6823      	ldr	r3, [r4, #0]
 800d598:	4639      	mov	r1, r7
 800d59a:	4630      	mov	r0, r6
 800d59c:	eb04 0903 	add.w	r9, r4, r3
 800d5a0:	f000 ff9a 	bl	800e4d8 <_sbrk_r>
 800d5a4:	4581      	cmp	r9, r0
 800d5a6:	d142      	bne.n	800d62e <_malloc_r+0xea>
 800d5a8:	6821      	ldr	r1, [r4, #0]
 800d5aa:	4630      	mov	r0, r6
 800d5ac:	1a6d      	subs	r5, r5, r1
 800d5ae:	4629      	mov	r1, r5
 800d5b0:	f7ff ffa6 	bl	800d500 <sbrk_aligned>
 800d5b4:	3001      	adds	r0, #1
 800d5b6:	d03a      	beq.n	800d62e <_malloc_r+0xea>
 800d5b8:	6823      	ldr	r3, [r4, #0]
 800d5ba:	442b      	add	r3, r5
 800d5bc:	6023      	str	r3, [r4, #0]
 800d5be:	f8d8 3000 	ldr.w	r3, [r8]
 800d5c2:	685a      	ldr	r2, [r3, #4]
 800d5c4:	bb62      	cbnz	r2, 800d620 <_malloc_r+0xdc>
 800d5c6:	f8c8 7000 	str.w	r7, [r8]
 800d5ca:	e00f      	b.n	800d5ec <_malloc_r+0xa8>
 800d5cc:	6822      	ldr	r2, [r4, #0]
 800d5ce:	1b52      	subs	r2, r2, r5
 800d5d0:	d420      	bmi.n	800d614 <_malloc_r+0xd0>
 800d5d2:	2a0b      	cmp	r2, #11
 800d5d4:	d917      	bls.n	800d606 <_malloc_r+0xc2>
 800d5d6:	1961      	adds	r1, r4, r5
 800d5d8:	42a3      	cmp	r3, r4
 800d5da:	6025      	str	r5, [r4, #0]
 800d5dc:	bf18      	it	ne
 800d5de:	6059      	strne	r1, [r3, #4]
 800d5e0:	6863      	ldr	r3, [r4, #4]
 800d5e2:	bf08      	it	eq
 800d5e4:	f8c8 1000 	streq.w	r1, [r8]
 800d5e8:	5162      	str	r2, [r4, r5]
 800d5ea:	604b      	str	r3, [r1, #4]
 800d5ec:	4630      	mov	r0, r6
 800d5ee:	f000 f82f 	bl	800d650 <__malloc_unlock>
 800d5f2:	f104 000b 	add.w	r0, r4, #11
 800d5f6:	1d23      	adds	r3, r4, #4
 800d5f8:	f020 0007 	bic.w	r0, r0, #7
 800d5fc:	1ac2      	subs	r2, r0, r3
 800d5fe:	bf1c      	itt	ne
 800d600:	1a1b      	subne	r3, r3, r0
 800d602:	50a3      	strne	r3, [r4, r2]
 800d604:	e7af      	b.n	800d566 <_malloc_r+0x22>
 800d606:	6862      	ldr	r2, [r4, #4]
 800d608:	42a3      	cmp	r3, r4
 800d60a:	bf0c      	ite	eq
 800d60c:	f8c8 2000 	streq.w	r2, [r8]
 800d610:	605a      	strne	r2, [r3, #4]
 800d612:	e7eb      	b.n	800d5ec <_malloc_r+0xa8>
 800d614:	4623      	mov	r3, r4
 800d616:	6864      	ldr	r4, [r4, #4]
 800d618:	e7ae      	b.n	800d578 <_malloc_r+0x34>
 800d61a:	463c      	mov	r4, r7
 800d61c:	687f      	ldr	r7, [r7, #4]
 800d61e:	e7b6      	b.n	800d58e <_malloc_r+0x4a>
 800d620:	461a      	mov	r2, r3
 800d622:	685b      	ldr	r3, [r3, #4]
 800d624:	42a3      	cmp	r3, r4
 800d626:	d1fb      	bne.n	800d620 <_malloc_r+0xdc>
 800d628:	2300      	movs	r3, #0
 800d62a:	6053      	str	r3, [r2, #4]
 800d62c:	e7de      	b.n	800d5ec <_malloc_r+0xa8>
 800d62e:	230c      	movs	r3, #12
 800d630:	4630      	mov	r0, r6
 800d632:	6033      	str	r3, [r6, #0]
 800d634:	f000 f80c 	bl	800d650 <__malloc_unlock>
 800d638:	e794      	b.n	800d564 <_malloc_r+0x20>
 800d63a:	6005      	str	r5, [r0, #0]
 800d63c:	e7d6      	b.n	800d5ec <_malloc_r+0xa8>
 800d63e:	bf00      	nop
 800d640:	200007b0 	.word	0x200007b0

0800d644 <__malloc_lock>:
 800d644:	4801      	ldr	r0, [pc, #4]	@ (800d64c <__malloc_lock+0x8>)
 800d646:	f7ff b890 	b.w	800c76a <__retarget_lock_acquire_recursive>
 800d64a:	bf00      	nop
 800d64c:	200007a8 	.word	0x200007a8

0800d650 <__malloc_unlock>:
 800d650:	4801      	ldr	r0, [pc, #4]	@ (800d658 <__malloc_unlock+0x8>)
 800d652:	f7ff b88b 	b.w	800c76c <__retarget_lock_release_recursive>
 800d656:	bf00      	nop
 800d658:	200007a8 	.word	0x200007a8

0800d65c <_Balloc>:
 800d65c:	b570      	push	{r4, r5, r6, lr}
 800d65e:	69c6      	ldr	r6, [r0, #28]
 800d660:	4604      	mov	r4, r0
 800d662:	460d      	mov	r5, r1
 800d664:	b976      	cbnz	r6, 800d684 <_Balloc+0x28>
 800d666:	2010      	movs	r0, #16
 800d668:	f7ff ff42 	bl	800d4f0 <malloc>
 800d66c:	4602      	mov	r2, r0
 800d66e:	61e0      	str	r0, [r4, #28]
 800d670:	b920      	cbnz	r0, 800d67c <_Balloc+0x20>
 800d672:	216b      	movs	r1, #107	@ 0x6b
 800d674:	4b17      	ldr	r3, [pc, #92]	@ (800d6d4 <_Balloc+0x78>)
 800d676:	4818      	ldr	r0, [pc, #96]	@ (800d6d8 <_Balloc+0x7c>)
 800d678:	f000 ff3e 	bl	800e4f8 <__assert_func>
 800d67c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d680:	6006      	str	r6, [r0, #0]
 800d682:	60c6      	str	r6, [r0, #12]
 800d684:	69e6      	ldr	r6, [r4, #28]
 800d686:	68f3      	ldr	r3, [r6, #12]
 800d688:	b183      	cbz	r3, 800d6ac <_Balloc+0x50>
 800d68a:	69e3      	ldr	r3, [r4, #28]
 800d68c:	68db      	ldr	r3, [r3, #12]
 800d68e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d692:	b9b8      	cbnz	r0, 800d6c4 <_Balloc+0x68>
 800d694:	2101      	movs	r1, #1
 800d696:	fa01 f605 	lsl.w	r6, r1, r5
 800d69a:	1d72      	adds	r2, r6, #5
 800d69c:	4620      	mov	r0, r4
 800d69e:	0092      	lsls	r2, r2, #2
 800d6a0:	f000 ff48 	bl	800e534 <_calloc_r>
 800d6a4:	b160      	cbz	r0, 800d6c0 <_Balloc+0x64>
 800d6a6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d6aa:	e00e      	b.n	800d6ca <_Balloc+0x6e>
 800d6ac:	2221      	movs	r2, #33	@ 0x21
 800d6ae:	2104      	movs	r1, #4
 800d6b0:	4620      	mov	r0, r4
 800d6b2:	f000 ff3f 	bl	800e534 <_calloc_r>
 800d6b6:	69e3      	ldr	r3, [r4, #28]
 800d6b8:	60f0      	str	r0, [r6, #12]
 800d6ba:	68db      	ldr	r3, [r3, #12]
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d1e4      	bne.n	800d68a <_Balloc+0x2e>
 800d6c0:	2000      	movs	r0, #0
 800d6c2:	bd70      	pop	{r4, r5, r6, pc}
 800d6c4:	6802      	ldr	r2, [r0, #0]
 800d6c6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d6ca:	2300      	movs	r3, #0
 800d6cc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d6d0:	e7f7      	b.n	800d6c2 <_Balloc+0x66>
 800d6d2:	bf00      	nop
 800d6d4:	0800ef28 	.word	0x0800ef28
 800d6d8:	0800efa8 	.word	0x0800efa8

0800d6dc <_Bfree>:
 800d6dc:	b570      	push	{r4, r5, r6, lr}
 800d6de:	69c6      	ldr	r6, [r0, #28]
 800d6e0:	4605      	mov	r5, r0
 800d6e2:	460c      	mov	r4, r1
 800d6e4:	b976      	cbnz	r6, 800d704 <_Bfree+0x28>
 800d6e6:	2010      	movs	r0, #16
 800d6e8:	f7ff ff02 	bl	800d4f0 <malloc>
 800d6ec:	4602      	mov	r2, r0
 800d6ee:	61e8      	str	r0, [r5, #28]
 800d6f0:	b920      	cbnz	r0, 800d6fc <_Bfree+0x20>
 800d6f2:	218f      	movs	r1, #143	@ 0x8f
 800d6f4:	4b08      	ldr	r3, [pc, #32]	@ (800d718 <_Bfree+0x3c>)
 800d6f6:	4809      	ldr	r0, [pc, #36]	@ (800d71c <_Bfree+0x40>)
 800d6f8:	f000 fefe 	bl	800e4f8 <__assert_func>
 800d6fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d700:	6006      	str	r6, [r0, #0]
 800d702:	60c6      	str	r6, [r0, #12]
 800d704:	b13c      	cbz	r4, 800d716 <_Bfree+0x3a>
 800d706:	69eb      	ldr	r3, [r5, #28]
 800d708:	6862      	ldr	r2, [r4, #4]
 800d70a:	68db      	ldr	r3, [r3, #12]
 800d70c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d710:	6021      	str	r1, [r4, #0]
 800d712:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d716:	bd70      	pop	{r4, r5, r6, pc}
 800d718:	0800ef28 	.word	0x0800ef28
 800d71c:	0800efa8 	.word	0x0800efa8

0800d720 <__multadd>:
 800d720:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d724:	4607      	mov	r7, r0
 800d726:	460c      	mov	r4, r1
 800d728:	461e      	mov	r6, r3
 800d72a:	2000      	movs	r0, #0
 800d72c:	690d      	ldr	r5, [r1, #16]
 800d72e:	f101 0c14 	add.w	ip, r1, #20
 800d732:	f8dc 3000 	ldr.w	r3, [ip]
 800d736:	3001      	adds	r0, #1
 800d738:	b299      	uxth	r1, r3
 800d73a:	fb02 6101 	mla	r1, r2, r1, r6
 800d73e:	0c1e      	lsrs	r6, r3, #16
 800d740:	0c0b      	lsrs	r3, r1, #16
 800d742:	fb02 3306 	mla	r3, r2, r6, r3
 800d746:	b289      	uxth	r1, r1
 800d748:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d74c:	4285      	cmp	r5, r0
 800d74e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d752:	f84c 1b04 	str.w	r1, [ip], #4
 800d756:	dcec      	bgt.n	800d732 <__multadd+0x12>
 800d758:	b30e      	cbz	r6, 800d79e <__multadd+0x7e>
 800d75a:	68a3      	ldr	r3, [r4, #8]
 800d75c:	42ab      	cmp	r3, r5
 800d75e:	dc19      	bgt.n	800d794 <__multadd+0x74>
 800d760:	6861      	ldr	r1, [r4, #4]
 800d762:	4638      	mov	r0, r7
 800d764:	3101      	adds	r1, #1
 800d766:	f7ff ff79 	bl	800d65c <_Balloc>
 800d76a:	4680      	mov	r8, r0
 800d76c:	b928      	cbnz	r0, 800d77a <__multadd+0x5a>
 800d76e:	4602      	mov	r2, r0
 800d770:	21ba      	movs	r1, #186	@ 0xba
 800d772:	4b0c      	ldr	r3, [pc, #48]	@ (800d7a4 <__multadd+0x84>)
 800d774:	480c      	ldr	r0, [pc, #48]	@ (800d7a8 <__multadd+0x88>)
 800d776:	f000 febf 	bl	800e4f8 <__assert_func>
 800d77a:	6922      	ldr	r2, [r4, #16]
 800d77c:	f104 010c 	add.w	r1, r4, #12
 800d780:	3202      	adds	r2, #2
 800d782:	0092      	lsls	r2, r2, #2
 800d784:	300c      	adds	r0, #12
 800d786:	f7ff f800 	bl	800c78a <memcpy>
 800d78a:	4621      	mov	r1, r4
 800d78c:	4638      	mov	r0, r7
 800d78e:	f7ff ffa5 	bl	800d6dc <_Bfree>
 800d792:	4644      	mov	r4, r8
 800d794:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d798:	3501      	adds	r5, #1
 800d79a:	615e      	str	r6, [r3, #20]
 800d79c:	6125      	str	r5, [r4, #16]
 800d79e:	4620      	mov	r0, r4
 800d7a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d7a4:	0800ef97 	.word	0x0800ef97
 800d7a8:	0800efa8 	.word	0x0800efa8

0800d7ac <__hi0bits>:
 800d7ac:	4603      	mov	r3, r0
 800d7ae:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d7b2:	bf3a      	itte	cc
 800d7b4:	0403      	lslcc	r3, r0, #16
 800d7b6:	2010      	movcc	r0, #16
 800d7b8:	2000      	movcs	r0, #0
 800d7ba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d7be:	bf3c      	itt	cc
 800d7c0:	021b      	lslcc	r3, r3, #8
 800d7c2:	3008      	addcc	r0, #8
 800d7c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d7c8:	bf3c      	itt	cc
 800d7ca:	011b      	lslcc	r3, r3, #4
 800d7cc:	3004      	addcc	r0, #4
 800d7ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d7d2:	bf3c      	itt	cc
 800d7d4:	009b      	lslcc	r3, r3, #2
 800d7d6:	3002      	addcc	r0, #2
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	db05      	blt.n	800d7e8 <__hi0bits+0x3c>
 800d7dc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d7e0:	f100 0001 	add.w	r0, r0, #1
 800d7e4:	bf08      	it	eq
 800d7e6:	2020      	moveq	r0, #32
 800d7e8:	4770      	bx	lr

0800d7ea <__lo0bits>:
 800d7ea:	6803      	ldr	r3, [r0, #0]
 800d7ec:	4602      	mov	r2, r0
 800d7ee:	f013 0007 	ands.w	r0, r3, #7
 800d7f2:	d00b      	beq.n	800d80c <__lo0bits+0x22>
 800d7f4:	07d9      	lsls	r1, r3, #31
 800d7f6:	d421      	bmi.n	800d83c <__lo0bits+0x52>
 800d7f8:	0798      	lsls	r0, r3, #30
 800d7fa:	bf49      	itett	mi
 800d7fc:	085b      	lsrmi	r3, r3, #1
 800d7fe:	089b      	lsrpl	r3, r3, #2
 800d800:	2001      	movmi	r0, #1
 800d802:	6013      	strmi	r3, [r2, #0]
 800d804:	bf5c      	itt	pl
 800d806:	2002      	movpl	r0, #2
 800d808:	6013      	strpl	r3, [r2, #0]
 800d80a:	4770      	bx	lr
 800d80c:	b299      	uxth	r1, r3
 800d80e:	b909      	cbnz	r1, 800d814 <__lo0bits+0x2a>
 800d810:	2010      	movs	r0, #16
 800d812:	0c1b      	lsrs	r3, r3, #16
 800d814:	b2d9      	uxtb	r1, r3
 800d816:	b909      	cbnz	r1, 800d81c <__lo0bits+0x32>
 800d818:	3008      	adds	r0, #8
 800d81a:	0a1b      	lsrs	r3, r3, #8
 800d81c:	0719      	lsls	r1, r3, #28
 800d81e:	bf04      	itt	eq
 800d820:	091b      	lsreq	r3, r3, #4
 800d822:	3004      	addeq	r0, #4
 800d824:	0799      	lsls	r1, r3, #30
 800d826:	bf04      	itt	eq
 800d828:	089b      	lsreq	r3, r3, #2
 800d82a:	3002      	addeq	r0, #2
 800d82c:	07d9      	lsls	r1, r3, #31
 800d82e:	d403      	bmi.n	800d838 <__lo0bits+0x4e>
 800d830:	085b      	lsrs	r3, r3, #1
 800d832:	f100 0001 	add.w	r0, r0, #1
 800d836:	d003      	beq.n	800d840 <__lo0bits+0x56>
 800d838:	6013      	str	r3, [r2, #0]
 800d83a:	4770      	bx	lr
 800d83c:	2000      	movs	r0, #0
 800d83e:	4770      	bx	lr
 800d840:	2020      	movs	r0, #32
 800d842:	4770      	bx	lr

0800d844 <__i2b>:
 800d844:	b510      	push	{r4, lr}
 800d846:	460c      	mov	r4, r1
 800d848:	2101      	movs	r1, #1
 800d84a:	f7ff ff07 	bl	800d65c <_Balloc>
 800d84e:	4602      	mov	r2, r0
 800d850:	b928      	cbnz	r0, 800d85e <__i2b+0x1a>
 800d852:	f240 1145 	movw	r1, #325	@ 0x145
 800d856:	4b04      	ldr	r3, [pc, #16]	@ (800d868 <__i2b+0x24>)
 800d858:	4804      	ldr	r0, [pc, #16]	@ (800d86c <__i2b+0x28>)
 800d85a:	f000 fe4d 	bl	800e4f8 <__assert_func>
 800d85e:	2301      	movs	r3, #1
 800d860:	6144      	str	r4, [r0, #20]
 800d862:	6103      	str	r3, [r0, #16]
 800d864:	bd10      	pop	{r4, pc}
 800d866:	bf00      	nop
 800d868:	0800ef97 	.word	0x0800ef97
 800d86c:	0800efa8 	.word	0x0800efa8

0800d870 <__multiply>:
 800d870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d874:	4617      	mov	r7, r2
 800d876:	690a      	ldr	r2, [r1, #16]
 800d878:	693b      	ldr	r3, [r7, #16]
 800d87a:	4689      	mov	r9, r1
 800d87c:	429a      	cmp	r2, r3
 800d87e:	bfa2      	ittt	ge
 800d880:	463b      	movge	r3, r7
 800d882:	460f      	movge	r7, r1
 800d884:	4699      	movge	r9, r3
 800d886:	693d      	ldr	r5, [r7, #16]
 800d888:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d88c:	68bb      	ldr	r3, [r7, #8]
 800d88e:	6879      	ldr	r1, [r7, #4]
 800d890:	eb05 060a 	add.w	r6, r5, sl
 800d894:	42b3      	cmp	r3, r6
 800d896:	b085      	sub	sp, #20
 800d898:	bfb8      	it	lt
 800d89a:	3101      	addlt	r1, #1
 800d89c:	f7ff fede 	bl	800d65c <_Balloc>
 800d8a0:	b930      	cbnz	r0, 800d8b0 <__multiply+0x40>
 800d8a2:	4602      	mov	r2, r0
 800d8a4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d8a8:	4b40      	ldr	r3, [pc, #256]	@ (800d9ac <__multiply+0x13c>)
 800d8aa:	4841      	ldr	r0, [pc, #260]	@ (800d9b0 <__multiply+0x140>)
 800d8ac:	f000 fe24 	bl	800e4f8 <__assert_func>
 800d8b0:	f100 0414 	add.w	r4, r0, #20
 800d8b4:	4623      	mov	r3, r4
 800d8b6:	2200      	movs	r2, #0
 800d8b8:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d8bc:	4573      	cmp	r3, lr
 800d8be:	d320      	bcc.n	800d902 <__multiply+0x92>
 800d8c0:	f107 0814 	add.w	r8, r7, #20
 800d8c4:	f109 0114 	add.w	r1, r9, #20
 800d8c8:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d8cc:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d8d0:	9302      	str	r3, [sp, #8]
 800d8d2:	1beb      	subs	r3, r5, r7
 800d8d4:	3b15      	subs	r3, #21
 800d8d6:	f023 0303 	bic.w	r3, r3, #3
 800d8da:	3304      	adds	r3, #4
 800d8dc:	3715      	adds	r7, #21
 800d8de:	42bd      	cmp	r5, r7
 800d8e0:	bf38      	it	cc
 800d8e2:	2304      	movcc	r3, #4
 800d8e4:	9301      	str	r3, [sp, #4]
 800d8e6:	9b02      	ldr	r3, [sp, #8]
 800d8e8:	9103      	str	r1, [sp, #12]
 800d8ea:	428b      	cmp	r3, r1
 800d8ec:	d80c      	bhi.n	800d908 <__multiply+0x98>
 800d8ee:	2e00      	cmp	r6, #0
 800d8f0:	dd03      	ble.n	800d8fa <__multiply+0x8a>
 800d8f2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d055      	beq.n	800d9a6 <__multiply+0x136>
 800d8fa:	6106      	str	r6, [r0, #16]
 800d8fc:	b005      	add	sp, #20
 800d8fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d902:	f843 2b04 	str.w	r2, [r3], #4
 800d906:	e7d9      	b.n	800d8bc <__multiply+0x4c>
 800d908:	f8b1 a000 	ldrh.w	sl, [r1]
 800d90c:	f1ba 0f00 	cmp.w	sl, #0
 800d910:	d01f      	beq.n	800d952 <__multiply+0xe2>
 800d912:	46c4      	mov	ip, r8
 800d914:	46a1      	mov	r9, r4
 800d916:	2700      	movs	r7, #0
 800d918:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d91c:	f8d9 3000 	ldr.w	r3, [r9]
 800d920:	fa1f fb82 	uxth.w	fp, r2
 800d924:	b29b      	uxth	r3, r3
 800d926:	fb0a 330b 	mla	r3, sl, fp, r3
 800d92a:	443b      	add	r3, r7
 800d92c:	f8d9 7000 	ldr.w	r7, [r9]
 800d930:	0c12      	lsrs	r2, r2, #16
 800d932:	0c3f      	lsrs	r7, r7, #16
 800d934:	fb0a 7202 	mla	r2, sl, r2, r7
 800d938:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d93c:	b29b      	uxth	r3, r3
 800d93e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d942:	4565      	cmp	r5, ip
 800d944:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d948:	f849 3b04 	str.w	r3, [r9], #4
 800d94c:	d8e4      	bhi.n	800d918 <__multiply+0xa8>
 800d94e:	9b01      	ldr	r3, [sp, #4]
 800d950:	50e7      	str	r7, [r4, r3]
 800d952:	9b03      	ldr	r3, [sp, #12]
 800d954:	3104      	adds	r1, #4
 800d956:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d95a:	f1b9 0f00 	cmp.w	r9, #0
 800d95e:	d020      	beq.n	800d9a2 <__multiply+0x132>
 800d960:	4647      	mov	r7, r8
 800d962:	46a4      	mov	ip, r4
 800d964:	f04f 0a00 	mov.w	sl, #0
 800d968:	6823      	ldr	r3, [r4, #0]
 800d96a:	f8b7 b000 	ldrh.w	fp, [r7]
 800d96e:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d972:	b29b      	uxth	r3, r3
 800d974:	fb09 220b 	mla	r2, r9, fp, r2
 800d978:	4452      	add	r2, sl
 800d97a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d97e:	f84c 3b04 	str.w	r3, [ip], #4
 800d982:	f857 3b04 	ldr.w	r3, [r7], #4
 800d986:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d98a:	f8bc 3000 	ldrh.w	r3, [ip]
 800d98e:	42bd      	cmp	r5, r7
 800d990:	fb09 330a 	mla	r3, r9, sl, r3
 800d994:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d998:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d99c:	d8e5      	bhi.n	800d96a <__multiply+0xfa>
 800d99e:	9a01      	ldr	r2, [sp, #4]
 800d9a0:	50a3      	str	r3, [r4, r2]
 800d9a2:	3404      	adds	r4, #4
 800d9a4:	e79f      	b.n	800d8e6 <__multiply+0x76>
 800d9a6:	3e01      	subs	r6, #1
 800d9a8:	e7a1      	b.n	800d8ee <__multiply+0x7e>
 800d9aa:	bf00      	nop
 800d9ac:	0800ef97 	.word	0x0800ef97
 800d9b0:	0800efa8 	.word	0x0800efa8

0800d9b4 <__pow5mult>:
 800d9b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d9b8:	4615      	mov	r5, r2
 800d9ba:	f012 0203 	ands.w	r2, r2, #3
 800d9be:	4607      	mov	r7, r0
 800d9c0:	460e      	mov	r6, r1
 800d9c2:	d007      	beq.n	800d9d4 <__pow5mult+0x20>
 800d9c4:	4c25      	ldr	r4, [pc, #148]	@ (800da5c <__pow5mult+0xa8>)
 800d9c6:	3a01      	subs	r2, #1
 800d9c8:	2300      	movs	r3, #0
 800d9ca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d9ce:	f7ff fea7 	bl	800d720 <__multadd>
 800d9d2:	4606      	mov	r6, r0
 800d9d4:	10ad      	asrs	r5, r5, #2
 800d9d6:	d03d      	beq.n	800da54 <__pow5mult+0xa0>
 800d9d8:	69fc      	ldr	r4, [r7, #28]
 800d9da:	b97c      	cbnz	r4, 800d9fc <__pow5mult+0x48>
 800d9dc:	2010      	movs	r0, #16
 800d9de:	f7ff fd87 	bl	800d4f0 <malloc>
 800d9e2:	4602      	mov	r2, r0
 800d9e4:	61f8      	str	r0, [r7, #28]
 800d9e6:	b928      	cbnz	r0, 800d9f4 <__pow5mult+0x40>
 800d9e8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d9ec:	4b1c      	ldr	r3, [pc, #112]	@ (800da60 <__pow5mult+0xac>)
 800d9ee:	481d      	ldr	r0, [pc, #116]	@ (800da64 <__pow5mult+0xb0>)
 800d9f0:	f000 fd82 	bl	800e4f8 <__assert_func>
 800d9f4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d9f8:	6004      	str	r4, [r0, #0]
 800d9fa:	60c4      	str	r4, [r0, #12]
 800d9fc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800da00:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800da04:	b94c      	cbnz	r4, 800da1a <__pow5mult+0x66>
 800da06:	f240 2171 	movw	r1, #625	@ 0x271
 800da0a:	4638      	mov	r0, r7
 800da0c:	f7ff ff1a 	bl	800d844 <__i2b>
 800da10:	2300      	movs	r3, #0
 800da12:	4604      	mov	r4, r0
 800da14:	f8c8 0008 	str.w	r0, [r8, #8]
 800da18:	6003      	str	r3, [r0, #0]
 800da1a:	f04f 0900 	mov.w	r9, #0
 800da1e:	07eb      	lsls	r3, r5, #31
 800da20:	d50a      	bpl.n	800da38 <__pow5mult+0x84>
 800da22:	4631      	mov	r1, r6
 800da24:	4622      	mov	r2, r4
 800da26:	4638      	mov	r0, r7
 800da28:	f7ff ff22 	bl	800d870 <__multiply>
 800da2c:	4680      	mov	r8, r0
 800da2e:	4631      	mov	r1, r6
 800da30:	4638      	mov	r0, r7
 800da32:	f7ff fe53 	bl	800d6dc <_Bfree>
 800da36:	4646      	mov	r6, r8
 800da38:	106d      	asrs	r5, r5, #1
 800da3a:	d00b      	beq.n	800da54 <__pow5mult+0xa0>
 800da3c:	6820      	ldr	r0, [r4, #0]
 800da3e:	b938      	cbnz	r0, 800da50 <__pow5mult+0x9c>
 800da40:	4622      	mov	r2, r4
 800da42:	4621      	mov	r1, r4
 800da44:	4638      	mov	r0, r7
 800da46:	f7ff ff13 	bl	800d870 <__multiply>
 800da4a:	6020      	str	r0, [r4, #0]
 800da4c:	f8c0 9000 	str.w	r9, [r0]
 800da50:	4604      	mov	r4, r0
 800da52:	e7e4      	b.n	800da1e <__pow5mult+0x6a>
 800da54:	4630      	mov	r0, r6
 800da56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800da5a:	bf00      	nop
 800da5c:	0800f058 	.word	0x0800f058
 800da60:	0800ef28 	.word	0x0800ef28
 800da64:	0800efa8 	.word	0x0800efa8

0800da68 <__lshift>:
 800da68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800da6c:	460c      	mov	r4, r1
 800da6e:	4607      	mov	r7, r0
 800da70:	4691      	mov	r9, r2
 800da72:	6923      	ldr	r3, [r4, #16]
 800da74:	6849      	ldr	r1, [r1, #4]
 800da76:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800da7a:	68a3      	ldr	r3, [r4, #8]
 800da7c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800da80:	f108 0601 	add.w	r6, r8, #1
 800da84:	42b3      	cmp	r3, r6
 800da86:	db0b      	blt.n	800daa0 <__lshift+0x38>
 800da88:	4638      	mov	r0, r7
 800da8a:	f7ff fde7 	bl	800d65c <_Balloc>
 800da8e:	4605      	mov	r5, r0
 800da90:	b948      	cbnz	r0, 800daa6 <__lshift+0x3e>
 800da92:	4602      	mov	r2, r0
 800da94:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800da98:	4b27      	ldr	r3, [pc, #156]	@ (800db38 <__lshift+0xd0>)
 800da9a:	4828      	ldr	r0, [pc, #160]	@ (800db3c <__lshift+0xd4>)
 800da9c:	f000 fd2c 	bl	800e4f8 <__assert_func>
 800daa0:	3101      	adds	r1, #1
 800daa2:	005b      	lsls	r3, r3, #1
 800daa4:	e7ee      	b.n	800da84 <__lshift+0x1c>
 800daa6:	2300      	movs	r3, #0
 800daa8:	f100 0114 	add.w	r1, r0, #20
 800daac:	f100 0210 	add.w	r2, r0, #16
 800dab0:	4618      	mov	r0, r3
 800dab2:	4553      	cmp	r3, sl
 800dab4:	db33      	blt.n	800db1e <__lshift+0xb6>
 800dab6:	6920      	ldr	r0, [r4, #16]
 800dab8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800dabc:	f104 0314 	add.w	r3, r4, #20
 800dac0:	f019 091f 	ands.w	r9, r9, #31
 800dac4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800dac8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800dacc:	d02b      	beq.n	800db26 <__lshift+0xbe>
 800dace:	468a      	mov	sl, r1
 800dad0:	2200      	movs	r2, #0
 800dad2:	f1c9 0e20 	rsb	lr, r9, #32
 800dad6:	6818      	ldr	r0, [r3, #0]
 800dad8:	fa00 f009 	lsl.w	r0, r0, r9
 800dadc:	4310      	orrs	r0, r2
 800dade:	f84a 0b04 	str.w	r0, [sl], #4
 800dae2:	f853 2b04 	ldr.w	r2, [r3], #4
 800dae6:	459c      	cmp	ip, r3
 800dae8:	fa22 f20e 	lsr.w	r2, r2, lr
 800daec:	d8f3      	bhi.n	800dad6 <__lshift+0x6e>
 800daee:	ebac 0304 	sub.w	r3, ip, r4
 800daf2:	3b15      	subs	r3, #21
 800daf4:	f023 0303 	bic.w	r3, r3, #3
 800daf8:	3304      	adds	r3, #4
 800dafa:	f104 0015 	add.w	r0, r4, #21
 800dafe:	4560      	cmp	r0, ip
 800db00:	bf88      	it	hi
 800db02:	2304      	movhi	r3, #4
 800db04:	50ca      	str	r2, [r1, r3]
 800db06:	b10a      	cbz	r2, 800db0c <__lshift+0xa4>
 800db08:	f108 0602 	add.w	r6, r8, #2
 800db0c:	3e01      	subs	r6, #1
 800db0e:	4638      	mov	r0, r7
 800db10:	4621      	mov	r1, r4
 800db12:	612e      	str	r6, [r5, #16]
 800db14:	f7ff fde2 	bl	800d6dc <_Bfree>
 800db18:	4628      	mov	r0, r5
 800db1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db1e:	f842 0f04 	str.w	r0, [r2, #4]!
 800db22:	3301      	adds	r3, #1
 800db24:	e7c5      	b.n	800dab2 <__lshift+0x4a>
 800db26:	3904      	subs	r1, #4
 800db28:	f853 2b04 	ldr.w	r2, [r3], #4
 800db2c:	459c      	cmp	ip, r3
 800db2e:	f841 2f04 	str.w	r2, [r1, #4]!
 800db32:	d8f9      	bhi.n	800db28 <__lshift+0xc0>
 800db34:	e7ea      	b.n	800db0c <__lshift+0xa4>
 800db36:	bf00      	nop
 800db38:	0800ef97 	.word	0x0800ef97
 800db3c:	0800efa8 	.word	0x0800efa8

0800db40 <__mcmp>:
 800db40:	4603      	mov	r3, r0
 800db42:	690a      	ldr	r2, [r1, #16]
 800db44:	6900      	ldr	r0, [r0, #16]
 800db46:	b530      	push	{r4, r5, lr}
 800db48:	1a80      	subs	r0, r0, r2
 800db4a:	d10e      	bne.n	800db6a <__mcmp+0x2a>
 800db4c:	3314      	adds	r3, #20
 800db4e:	3114      	adds	r1, #20
 800db50:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800db54:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800db58:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800db5c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800db60:	4295      	cmp	r5, r2
 800db62:	d003      	beq.n	800db6c <__mcmp+0x2c>
 800db64:	d205      	bcs.n	800db72 <__mcmp+0x32>
 800db66:	f04f 30ff 	mov.w	r0, #4294967295
 800db6a:	bd30      	pop	{r4, r5, pc}
 800db6c:	42a3      	cmp	r3, r4
 800db6e:	d3f3      	bcc.n	800db58 <__mcmp+0x18>
 800db70:	e7fb      	b.n	800db6a <__mcmp+0x2a>
 800db72:	2001      	movs	r0, #1
 800db74:	e7f9      	b.n	800db6a <__mcmp+0x2a>
	...

0800db78 <__mdiff>:
 800db78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db7c:	4689      	mov	r9, r1
 800db7e:	4606      	mov	r6, r0
 800db80:	4611      	mov	r1, r2
 800db82:	4648      	mov	r0, r9
 800db84:	4614      	mov	r4, r2
 800db86:	f7ff ffdb 	bl	800db40 <__mcmp>
 800db8a:	1e05      	subs	r5, r0, #0
 800db8c:	d112      	bne.n	800dbb4 <__mdiff+0x3c>
 800db8e:	4629      	mov	r1, r5
 800db90:	4630      	mov	r0, r6
 800db92:	f7ff fd63 	bl	800d65c <_Balloc>
 800db96:	4602      	mov	r2, r0
 800db98:	b928      	cbnz	r0, 800dba6 <__mdiff+0x2e>
 800db9a:	f240 2137 	movw	r1, #567	@ 0x237
 800db9e:	4b3e      	ldr	r3, [pc, #248]	@ (800dc98 <__mdiff+0x120>)
 800dba0:	483e      	ldr	r0, [pc, #248]	@ (800dc9c <__mdiff+0x124>)
 800dba2:	f000 fca9 	bl	800e4f8 <__assert_func>
 800dba6:	2301      	movs	r3, #1
 800dba8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800dbac:	4610      	mov	r0, r2
 800dbae:	b003      	add	sp, #12
 800dbb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dbb4:	bfbc      	itt	lt
 800dbb6:	464b      	movlt	r3, r9
 800dbb8:	46a1      	movlt	r9, r4
 800dbba:	4630      	mov	r0, r6
 800dbbc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800dbc0:	bfba      	itte	lt
 800dbc2:	461c      	movlt	r4, r3
 800dbc4:	2501      	movlt	r5, #1
 800dbc6:	2500      	movge	r5, #0
 800dbc8:	f7ff fd48 	bl	800d65c <_Balloc>
 800dbcc:	4602      	mov	r2, r0
 800dbce:	b918      	cbnz	r0, 800dbd8 <__mdiff+0x60>
 800dbd0:	f240 2145 	movw	r1, #581	@ 0x245
 800dbd4:	4b30      	ldr	r3, [pc, #192]	@ (800dc98 <__mdiff+0x120>)
 800dbd6:	e7e3      	b.n	800dba0 <__mdiff+0x28>
 800dbd8:	f100 0b14 	add.w	fp, r0, #20
 800dbdc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800dbe0:	f109 0310 	add.w	r3, r9, #16
 800dbe4:	60c5      	str	r5, [r0, #12]
 800dbe6:	f04f 0c00 	mov.w	ip, #0
 800dbea:	f109 0514 	add.w	r5, r9, #20
 800dbee:	46d9      	mov	r9, fp
 800dbf0:	6926      	ldr	r6, [r4, #16]
 800dbf2:	f104 0e14 	add.w	lr, r4, #20
 800dbf6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800dbfa:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800dbfe:	9301      	str	r3, [sp, #4]
 800dc00:	9b01      	ldr	r3, [sp, #4]
 800dc02:	f85e 0b04 	ldr.w	r0, [lr], #4
 800dc06:	f853 af04 	ldr.w	sl, [r3, #4]!
 800dc0a:	b281      	uxth	r1, r0
 800dc0c:	9301      	str	r3, [sp, #4]
 800dc0e:	fa1f f38a 	uxth.w	r3, sl
 800dc12:	1a5b      	subs	r3, r3, r1
 800dc14:	0c00      	lsrs	r0, r0, #16
 800dc16:	4463      	add	r3, ip
 800dc18:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800dc1c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800dc20:	b29b      	uxth	r3, r3
 800dc22:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800dc26:	4576      	cmp	r6, lr
 800dc28:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dc2c:	f849 3b04 	str.w	r3, [r9], #4
 800dc30:	d8e6      	bhi.n	800dc00 <__mdiff+0x88>
 800dc32:	1b33      	subs	r3, r6, r4
 800dc34:	3b15      	subs	r3, #21
 800dc36:	f023 0303 	bic.w	r3, r3, #3
 800dc3a:	3415      	adds	r4, #21
 800dc3c:	3304      	adds	r3, #4
 800dc3e:	42a6      	cmp	r6, r4
 800dc40:	bf38      	it	cc
 800dc42:	2304      	movcc	r3, #4
 800dc44:	441d      	add	r5, r3
 800dc46:	445b      	add	r3, fp
 800dc48:	461e      	mov	r6, r3
 800dc4a:	462c      	mov	r4, r5
 800dc4c:	4544      	cmp	r4, r8
 800dc4e:	d30e      	bcc.n	800dc6e <__mdiff+0xf6>
 800dc50:	f108 0103 	add.w	r1, r8, #3
 800dc54:	1b49      	subs	r1, r1, r5
 800dc56:	f021 0103 	bic.w	r1, r1, #3
 800dc5a:	3d03      	subs	r5, #3
 800dc5c:	45a8      	cmp	r8, r5
 800dc5e:	bf38      	it	cc
 800dc60:	2100      	movcc	r1, #0
 800dc62:	440b      	add	r3, r1
 800dc64:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dc68:	b199      	cbz	r1, 800dc92 <__mdiff+0x11a>
 800dc6a:	6117      	str	r7, [r2, #16]
 800dc6c:	e79e      	b.n	800dbac <__mdiff+0x34>
 800dc6e:	46e6      	mov	lr, ip
 800dc70:	f854 1b04 	ldr.w	r1, [r4], #4
 800dc74:	fa1f fc81 	uxth.w	ip, r1
 800dc78:	44f4      	add	ip, lr
 800dc7a:	0c08      	lsrs	r0, r1, #16
 800dc7c:	4471      	add	r1, lr
 800dc7e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800dc82:	b289      	uxth	r1, r1
 800dc84:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800dc88:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dc8c:	f846 1b04 	str.w	r1, [r6], #4
 800dc90:	e7dc      	b.n	800dc4c <__mdiff+0xd4>
 800dc92:	3f01      	subs	r7, #1
 800dc94:	e7e6      	b.n	800dc64 <__mdiff+0xec>
 800dc96:	bf00      	nop
 800dc98:	0800ef97 	.word	0x0800ef97
 800dc9c:	0800efa8 	.word	0x0800efa8

0800dca0 <__d2b>:
 800dca0:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800dca4:	2101      	movs	r1, #1
 800dca6:	4690      	mov	r8, r2
 800dca8:	4699      	mov	r9, r3
 800dcaa:	9e08      	ldr	r6, [sp, #32]
 800dcac:	f7ff fcd6 	bl	800d65c <_Balloc>
 800dcb0:	4604      	mov	r4, r0
 800dcb2:	b930      	cbnz	r0, 800dcc2 <__d2b+0x22>
 800dcb4:	4602      	mov	r2, r0
 800dcb6:	f240 310f 	movw	r1, #783	@ 0x30f
 800dcba:	4b23      	ldr	r3, [pc, #140]	@ (800dd48 <__d2b+0xa8>)
 800dcbc:	4823      	ldr	r0, [pc, #140]	@ (800dd4c <__d2b+0xac>)
 800dcbe:	f000 fc1b 	bl	800e4f8 <__assert_func>
 800dcc2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800dcc6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800dcca:	b10d      	cbz	r5, 800dcd0 <__d2b+0x30>
 800dccc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dcd0:	9301      	str	r3, [sp, #4]
 800dcd2:	f1b8 0300 	subs.w	r3, r8, #0
 800dcd6:	d024      	beq.n	800dd22 <__d2b+0x82>
 800dcd8:	4668      	mov	r0, sp
 800dcda:	9300      	str	r3, [sp, #0]
 800dcdc:	f7ff fd85 	bl	800d7ea <__lo0bits>
 800dce0:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dce4:	b1d8      	cbz	r0, 800dd1e <__d2b+0x7e>
 800dce6:	f1c0 0320 	rsb	r3, r0, #32
 800dcea:	fa02 f303 	lsl.w	r3, r2, r3
 800dcee:	430b      	orrs	r3, r1
 800dcf0:	40c2      	lsrs	r2, r0
 800dcf2:	6163      	str	r3, [r4, #20]
 800dcf4:	9201      	str	r2, [sp, #4]
 800dcf6:	9b01      	ldr	r3, [sp, #4]
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	bf0c      	ite	eq
 800dcfc:	2201      	moveq	r2, #1
 800dcfe:	2202      	movne	r2, #2
 800dd00:	61a3      	str	r3, [r4, #24]
 800dd02:	6122      	str	r2, [r4, #16]
 800dd04:	b1ad      	cbz	r5, 800dd32 <__d2b+0x92>
 800dd06:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800dd0a:	4405      	add	r5, r0
 800dd0c:	6035      	str	r5, [r6, #0]
 800dd0e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800dd12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd14:	6018      	str	r0, [r3, #0]
 800dd16:	4620      	mov	r0, r4
 800dd18:	b002      	add	sp, #8
 800dd1a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800dd1e:	6161      	str	r1, [r4, #20]
 800dd20:	e7e9      	b.n	800dcf6 <__d2b+0x56>
 800dd22:	a801      	add	r0, sp, #4
 800dd24:	f7ff fd61 	bl	800d7ea <__lo0bits>
 800dd28:	9b01      	ldr	r3, [sp, #4]
 800dd2a:	2201      	movs	r2, #1
 800dd2c:	6163      	str	r3, [r4, #20]
 800dd2e:	3020      	adds	r0, #32
 800dd30:	e7e7      	b.n	800dd02 <__d2b+0x62>
 800dd32:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800dd36:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800dd3a:	6030      	str	r0, [r6, #0]
 800dd3c:	6918      	ldr	r0, [r3, #16]
 800dd3e:	f7ff fd35 	bl	800d7ac <__hi0bits>
 800dd42:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800dd46:	e7e4      	b.n	800dd12 <__d2b+0x72>
 800dd48:	0800ef97 	.word	0x0800ef97
 800dd4c:	0800efa8 	.word	0x0800efa8

0800dd50 <__ssputs_r>:
 800dd50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dd54:	461f      	mov	r7, r3
 800dd56:	688e      	ldr	r6, [r1, #8]
 800dd58:	4682      	mov	sl, r0
 800dd5a:	42be      	cmp	r6, r7
 800dd5c:	460c      	mov	r4, r1
 800dd5e:	4690      	mov	r8, r2
 800dd60:	680b      	ldr	r3, [r1, #0]
 800dd62:	d82d      	bhi.n	800ddc0 <__ssputs_r+0x70>
 800dd64:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dd68:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800dd6c:	d026      	beq.n	800ddbc <__ssputs_r+0x6c>
 800dd6e:	6965      	ldr	r5, [r4, #20]
 800dd70:	6909      	ldr	r1, [r1, #16]
 800dd72:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dd76:	eba3 0901 	sub.w	r9, r3, r1
 800dd7a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dd7e:	1c7b      	adds	r3, r7, #1
 800dd80:	444b      	add	r3, r9
 800dd82:	106d      	asrs	r5, r5, #1
 800dd84:	429d      	cmp	r5, r3
 800dd86:	bf38      	it	cc
 800dd88:	461d      	movcc	r5, r3
 800dd8a:	0553      	lsls	r3, r2, #21
 800dd8c:	d527      	bpl.n	800ddde <__ssputs_r+0x8e>
 800dd8e:	4629      	mov	r1, r5
 800dd90:	f7ff fbd8 	bl	800d544 <_malloc_r>
 800dd94:	4606      	mov	r6, r0
 800dd96:	b360      	cbz	r0, 800ddf2 <__ssputs_r+0xa2>
 800dd98:	464a      	mov	r2, r9
 800dd9a:	6921      	ldr	r1, [r4, #16]
 800dd9c:	f7fe fcf5 	bl	800c78a <memcpy>
 800dda0:	89a3      	ldrh	r3, [r4, #12]
 800dda2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800dda6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ddaa:	81a3      	strh	r3, [r4, #12]
 800ddac:	6126      	str	r6, [r4, #16]
 800ddae:	444e      	add	r6, r9
 800ddb0:	6026      	str	r6, [r4, #0]
 800ddb2:	463e      	mov	r6, r7
 800ddb4:	6165      	str	r5, [r4, #20]
 800ddb6:	eba5 0509 	sub.w	r5, r5, r9
 800ddba:	60a5      	str	r5, [r4, #8]
 800ddbc:	42be      	cmp	r6, r7
 800ddbe:	d900      	bls.n	800ddc2 <__ssputs_r+0x72>
 800ddc0:	463e      	mov	r6, r7
 800ddc2:	4632      	mov	r2, r6
 800ddc4:	4641      	mov	r1, r8
 800ddc6:	6820      	ldr	r0, [r4, #0]
 800ddc8:	f7fe fc04 	bl	800c5d4 <memmove>
 800ddcc:	2000      	movs	r0, #0
 800ddce:	68a3      	ldr	r3, [r4, #8]
 800ddd0:	1b9b      	subs	r3, r3, r6
 800ddd2:	60a3      	str	r3, [r4, #8]
 800ddd4:	6823      	ldr	r3, [r4, #0]
 800ddd6:	4433      	add	r3, r6
 800ddd8:	6023      	str	r3, [r4, #0]
 800ddda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ddde:	462a      	mov	r2, r5
 800dde0:	f000 fbce 	bl	800e580 <_realloc_r>
 800dde4:	4606      	mov	r6, r0
 800dde6:	2800      	cmp	r0, #0
 800dde8:	d1e0      	bne.n	800ddac <__ssputs_r+0x5c>
 800ddea:	4650      	mov	r0, sl
 800ddec:	6921      	ldr	r1, [r4, #16]
 800ddee:	f7ff fb37 	bl	800d460 <_free_r>
 800ddf2:	230c      	movs	r3, #12
 800ddf4:	f8ca 3000 	str.w	r3, [sl]
 800ddf8:	89a3      	ldrh	r3, [r4, #12]
 800ddfa:	f04f 30ff 	mov.w	r0, #4294967295
 800ddfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800de02:	81a3      	strh	r3, [r4, #12]
 800de04:	e7e9      	b.n	800ddda <__ssputs_r+0x8a>
	...

0800de08 <_svfiprintf_r>:
 800de08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de0c:	4698      	mov	r8, r3
 800de0e:	898b      	ldrh	r3, [r1, #12]
 800de10:	4607      	mov	r7, r0
 800de12:	061b      	lsls	r3, r3, #24
 800de14:	460d      	mov	r5, r1
 800de16:	4614      	mov	r4, r2
 800de18:	b09d      	sub	sp, #116	@ 0x74
 800de1a:	d510      	bpl.n	800de3e <_svfiprintf_r+0x36>
 800de1c:	690b      	ldr	r3, [r1, #16]
 800de1e:	b973      	cbnz	r3, 800de3e <_svfiprintf_r+0x36>
 800de20:	2140      	movs	r1, #64	@ 0x40
 800de22:	f7ff fb8f 	bl	800d544 <_malloc_r>
 800de26:	6028      	str	r0, [r5, #0]
 800de28:	6128      	str	r0, [r5, #16]
 800de2a:	b930      	cbnz	r0, 800de3a <_svfiprintf_r+0x32>
 800de2c:	230c      	movs	r3, #12
 800de2e:	603b      	str	r3, [r7, #0]
 800de30:	f04f 30ff 	mov.w	r0, #4294967295
 800de34:	b01d      	add	sp, #116	@ 0x74
 800de36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de3a:	2340      	movs	r3, #64	@ 0x40
 800de3c:	616b      	str	r3, [r5, #20]
 800de3e:	2300      	movs	r3, #0
 800de40:	9309      	str	r3, [sp, #36]	@ 0x24
 800de42:	2320      	movs	r3, #32
 800de44:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800de48:	2330      	movs	r3, #48	@ 0x30
 800de4a:	f04f 0901 	mov.w	r9, #1
 800de4e:	f8cd 800c 	str.w	r8, [sp, #12]
 800de52:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800dfec <_svfiprintf_r+0x1e4>
 800de56:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800de5a:	4623      	mov	r3, r4
 800de5c:	469a      	mov	sl, r3
 800de5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800de62:	b10a      	cbz	r2, 800de68 <_svfiprintf_r+0x60>
 800de64:	2a25      	cmp	r2, #37	@ 0x25
 800de66:	d1f9      	bne.n	800de5c <_svfiprintf_r+0x54>
 800de68:	ebba 0b04 	subs.w	fp, sl, r4
 800de6c:	d00b      	beq.n	800de86 <_svfiprintf_r+0x7e>
 800de6e:	465b      	mov	r3, fp
 800de70:	4622      	mov	r2, r4
 800de72:	4629      	mov	r1, r5
 800de74:	4638      	mov	r0, r7
 800de76:	f7ff ff6b 	bl	800dd50 <__ssputs_r>
 800de7a:	3001      	adds	r0, #1
 800de7c:	f000 80a7 	beq.w	800dfce <_svfiprintf_r+0x1c6>
 800de80:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800de82:	445a      	add	r2, fp
 800de84:	9209      	str	r2, [sp, #36]	@ 0x24
 800de86:	f89a 3000 	ldrb.w	r3, [sl]
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	f000 809f 	beq.w	800dfce <_svfiprintf_r+0x1c6>
 800de90:	2300      	movs	r3, #0
 800de92:	f04f 32ff 	mov.w	r2, #4294967295
 800de96:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800de9a:	f10a 0a01 	add.w	sl, sl, #1
 800de9e:	9304      	str	r3, [sp, #16]
 800dea0:	9307      	str	r3, [sp, #28]
 800dea2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dea6:	931a      	str	r3, [sp, #104]	@ 0x68
 800dea8:	4654      	mov	r4, sl
 800deaa:	2205      	movs	r2, #5
 800deac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800deb0:	484e      	ldr	r0, [pc, #312]	@ (800dfec <_svfiprintf_r+0x1e4>)
 800deb2:	f7fe fc5c 	bl	800c76e <memchr>
 800deb6:	9a04      	ldr	r2, [sp, #16]
 800deb8:	b9d8      	cbnz	r0, 800def2 <_svfiprintf_r+0xea>
 800deba:	06d0      	lsls	r0, r2, #27
 800debc:	bf44      	itt	mi
 800debe:	2320      	movmi	r3, #32
 800dec0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dec4:	0711      	lsls	r1, r2, #28
 800dec6:	bf44      	itt	mi
 800dec8:	232b      	movmi	r3, #43	@ 0x2b
 800deca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dece:	f89a 3000 	ldrb.w	r3, [sl]
 800ded2:	2b2a      	cmp	r3, #42	@ 0x2a
 800ded4:	d015      	beq.n	800df02 <_svfiprintf_r+0xfa>
 800ded6:	4654      	mov	r4, sl
 800ded8:	2000      	movs	r0, #0
 800deda:	f04f 0c0a 	mov.w	ip, #10
 800dede:	9a07      	ldr	r2, [sp, #28]
 800dee0:	4621      	mov	r1, r4
 800dee2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dee6:	3b30      	subs	r3, #48	@ 0x30
 800dee8:	2b09      	cmp	r3, #9
 800deea:	d94b      	bls.n	800df84 <_svfiprintf_r+0x17c>
 800deec:	b1b0      	cbz	r0, 800df1c <_svfiprintf_r+0x114>
 800deee:	9207      	str	r2, [sp, #28]
 800def0:	e014      	b.n	800df1c <_svfiprintf_r+0x114>
 800def2:	eba0 0308 	sub.w	r3, r0, r8
 800def6:	fa09 f303 	lsl.w	r3, r9, r3
 800defa:	4313      	orrs	r3, r2
 800defc:	46a2      	mov	sl, r4
 800defe:	9304      	str	r3, [sp, #16]
 800df00:	e7d2      	b.n	800dea8 <_svfiprintf_r+0xa0>
 800df02:	9b03      	ldr	r3, [sp, #12]
 800df04:	1d19      	adds	r1, r3, #4
 800df06:	681b      	ldr	r3, [r3, #0]
 800df08:	9103      	str	r1, [sp, #12]
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	bfbb      	ittet	lt
 800df0e:	425b      	neglt	r3, r3
 800df10:	f042 0202 	orrlt.w	r2, r2, #2
 800df14:	9307      	strge	r3, [sp, #28]
 800df16:	9307      	strlt	r3, [sp, #28]
 800df18:	bfb8      	it	lt
 800df1a:	9204      	strlt	r2, [sp, #16]
 800df1c:	7823      	ldrb	r3, [r4, #0]
 800df1e:	2b2e      	cmp	r3, #46	@ 0x2e
 800df20:	d10a      	bne.n	800df38 <_svfiprintf_r+0x130>
 800df22:	7863      	ldrb	r3, [r4, #1]
 800df24:	2b2a      	cmp	r3, #42	@ 0x2a
 800df26:	d132      	bne.n	800df8e <_svfiprintf_r+0x186>
 800df28:	9b03      	ldr	r3, [sp, #12]
 800df2a:	3402      	adds	r4, #2
 800df2c:	1d1a      	adds	r2, r3, #4
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	9203      	str	r2, [sp, #12]
 800df32:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800df36:	9305      	str	r3, [sp, #20]
 800df38:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800dff0 <_svfiprintf_r+0x1e8>
 800df3c:	2203      	movs	r2, #3
 800df3e:	4650      	mov	r0, sl
 800df40:	7821      	ldrb	r1, [r4, #0]
 800df42:	f7fe fc14 	bl	800c76e <memchr>
 800df46:	b138      	cbz	r0, 800df58 <_svfiprintf_r+0x150>
 800df48:	2240      	movs	r2, #64	@ 0x40
 800df4a:	9b04      	ldr	r3, [sp, #16]
 800df4c:	eba0 000a 	sub.w	r0, r0, sl
 800df50:	4082      	lsls	r2, r0
 800df52:	4313      	orrs	r3, r2
 800df54:	3401      	adds	r4, #1
 800df56:	9304      	str	r3, [sp, #16]
 800df58:	f814 1b01 	ldrb.w	r1, [r4], #1
 800df5c:	2206      	movs	r2, #6
 800df5e:	4825      	ldr	r0, [pc, #148]	@ (800dff4 <_svfiprintf_r+0x1ec>)
 800df60:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800df64:	f7fe fc03 	bl	800c76e <memchr>
 800df68:	2800      	cmp	r0, #0
 800df6a:	d036      	beq.n	800dfda <_svfiprintf_r+0x1d2>
 800df6c:	4b22      	ldr	r3, [pc, #136]	@ (800dff8 <_svfiprintf_r+0x1f0>)
 800df6e:	bb1b      	cbnz	r3, 800dfb8 <_svfiprintf_r+0x1b0>
 800df70:	9b03      	ldr	r3, [sp, #12]
 800df72:	3307      	adds	r3, #7
 800df74:	f023 0307 	bic.w	r3, r3, #7
 800df78:	3308      	adds	r3, #8
 800df7a:	9303      	str	r3, [sp, #12]
 800df7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df7e:	4433      	add	r3, r6
 800df80:	9309      	str	r3, [sp, #36]	@ 0x24
 800df82:	e76a      	b.n	800de5a <_svfiprintf_r+0x52>
 800df84:	460c      	mov	r4, r1
 800df86:	2001      	movs	r0, #1
 800df88:	fb0c 3202 	mla	r2, ip, r2, r3
 800df8c:	e7a8      	b.n	800dee0 <_svfiprintf_r+0xd8>
 800df8e:	2300      	movs	r3, #0
 800df90:	f04f 0c0a 	mov.w	ip, #10
 800df94:	4619      	mov	r1, r3
 800df96:	3401      	adds	r4, #1
 800df98:	9305      	str	r3, [sp, #20]
 800df9a:	4620      	mov	r0, r4
 800df9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dfa0:	3a30      	subs	r2, #48	@ 0x30
 800dfa2:	2a09      	cmp	r2, #9
 800dfa4:	d903      	bls.n	800dfae <_svfiprintf_r+0x1a6>
 800dfa6:	2b00      	cmp	r3, #0
 800dfa8:	d0c6      	beq.n	800df38 <_svfiprintf_r+0x130>
 800dfaa:	9105      	str	r1, [sp, #20]
 800dfac:	e7c4      	b.n	800df38 <_svfiprintf_r+0x130>
 800dfae:	4604      	mov	r4, r0
 800dfb0:	2301      	movs	r3, #1
 800dfb2:	fb0c 2101 	mla	r1, ip, r1, r2
 800dfb6:	e7f0      	b.n	800df9a <_svfiprintf_r+0x192>
 800dfb8:	ab03      	add	r3, sp, #12
 800dfba:	9300      	str	r3, [sp, #0]
 800dfbc:	462a      	mov	r2, r5
 800dfbe:	4638      	mov	r0, r7
 800dfc0:	4b0e      	ldr	r3, [pc, #56]	@ (800dffc <_svfiprintf_r+0x1f4>)
 800dfc2:	a904      	add	r1, sp, #16
 800dfc4:	f7fd fd0a 	bl	800b9dc <_printf_float>
 800dfc8:	1c42      	adds	r2, r0, #1
 800dfca:	4606      	mov	r6, r0
 800dfcc:	d1d6      	bne.n	800df7c <_svfiprintf_r+0x174>
 800dfce:	89ab      	ldrh	r3, [r5, #12]
 800dfd0:	065b      	lsls	r3, r3, #25
 800dfd2:	f53f af2d 	bmi.w	800de30 <_svfiprintf_r+0x28>
 800dfd6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dfd8:	e72c      	b.n	800de34 <_svfiprintf_r+0x2c>
 800dfda:	ab03      	add	r3, sp, #12
 800dfdc:	9300      	str	r3, [sp, #0]
 800dfde:	462a      	mov	r2, r5
 800dfe0:	4638      	mov	r0, r7
 800dfe2:	4b06      	ldr	r3, [pc, #24]	@ (800dffc <_svfiprintf_r+0x1f4>)
 800dfe4:	a904      	add	r1, sp, #16
 800dfe6:	f7fd ff97 	bl	800bf18 <_printf_i>
 800dfea:	e7ed      	b.n	800dfc8 <_svfiprintf_r+0x1c0>
 800dfec:	0800f001 	.word	0x0800f001
 800dff0:	0800f007 	.word	0x0800f007
 800dff4:	0800f00b 	.word	0x0800f00b
 800dff8:	0800b9dd 	.word	0x0800b9dd
 800dffc:	0800dd51 	.word	0x0800dd51

0800e000 <__sfputc_r>:
 800e000:	6893      	ldr	r3, [r2, #8]
 800e002:	b410      	push	{r4}
 800e004:	3b01      	subs	r3, #1
 800e006:	2b00      	cmp	r3, #0
 800e008:	6093      	str	r3, [r2, #8]
 800e00a:	da07      	bge.n	800e01c <__sfputc_r+0x1c>
 800e00c:	6994      	ldr	r4, [r2, #24]
 800e00e:	42a3      	cmp	r3, r4
 800e010:	db01      	blt.n	800e016 <__sfputc_r+0x16>
 800e012:	290a      	cmp	r1, #10
 800e014:	d102      	bne.n	800e01c <__sfputc_r+0x1c>
 800e016:	bc10      	pop	{r4}
 800e018:	f7fe ba47 	b.w	800c4aa <__swbuf_r>
 800e01c:	6813      	ldr	r3, [r2, #0]
 800e01e:	1c58      	adds	r0, r3, #1
 800e020:	6010      	str	r0, [r2, #0]
 800e022:	7019      	strb	r1, [r3, #0]
 800e024:	4608      	mov	r0, r1
 800e026:	bc10      	pop	{r4}
 800e028:	4770      	bx	lr

0800e02a <__sfputs_r>:
 800e02a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e02c:	4606      	mov	r6, r0
 800e02e:	460f      	mov	r7, r1
 800e030:	4614      	mov	r4, r2
 800e032:	18d5      	adds	r5, r2, r3
 800e034:	42ac      	cmp	r4, r5
 800e036:	d101      	bne.n	800e03c <__sfputs_r+0x12>
 800e038:	2000      	movs	r0, #0
 800e03a:	e007      	b.n	800e04c <__sfputs_r+0x22>
 800e03c:	463a      	mov	r2, r7
 800e03e:	4630      	mov	r0, r6
 800e040:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e044:	f7ff ffdc 	bl	800e000 <__sfputc_r>
 800e048:	1c43      	adds	r3, r0, #1
 800e04a:	d1f3      	bne.n	800e034 <__sfputs_r+0xa>
 800e04c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e050 <_vfiprintf_r>:
 800e050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e054:	460d      	mov	r5, r1
 800e056:	4614      	mov	r4, r2
 800e058:	4698      	mov	r8, r3
 800e05a:	4606      	mov	r6, r0
 800e05c:	b09d      	sub	sp, #116	@ 0x74
 800e05e:	b118      	cbz	r0, 800e068 <_vfiprintf_r+0x18>
 800e060:	6a03      	ldr	r3, [r0, #32]
 800e062:	b90b      	cbnz	r3, 800e068 <_vfiprintf_r+0x18>
 800e064:	f7fe f902 	bl	800c26c <__sinit>
 800e068:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e06a:	07d9      	lsls	r1, r3, #31
 800e06c:	d405      	bmi.n	800e07a <_vfiprintf_r+0x2a>
 800e06e:	89ab      	ldrh	r3, [r5, #12]
 800e070:	059a      	lsls	r2, r3, #22
 800e072:	d402      	bmi.n	800e07a <_vfiprintf_r+0x2a>
 800e074:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e076:	f7fe fb78 	bl	800c76a <__retarget_lock_acquire_recursive>
 800e07a:	89ab      	ldrh	r3, [r5, #12]
 800e07c:	071b      	lsls	r3, r3, #28
 800e07e:	d501      	bpl.n	800e084 <_vfiprintf_r+0x34>
 800e080:	692b      	ldr	r3, [r5, #16]
 800e082:	b99b      	cbnz	r3, 800e0ac <_vfiprintf_r+0x5c>
 800e084:	4629      	mov	r1, r5
 800e086:	4630      	mov	r0, r6
 800e088:	f7fe fa4e 	bl	800c528 <__swsetup_r>
 800e08c:	b170      	cbz	r0, 800e0ac <_vfiprintf_r+0x5c>
 800e08e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e090:	07dc      	lsls	r4, r3, #31
 800e092:	d504      	bpl.n	800e09e <_vfiprintf_r+0x4e>
 800e094:	f04f 30ff 	mov.w	r0, #4294967295
 800e098:	b01d      	add	sp, #116	@ 0x74
 800e09a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e09e:	89ab      	ldrh	r3, [r5, #12]
 800e0a0:	0598      	lsls	r0, r3, #22
 800e0a2:	d4f7      	bmi.n	800e094 <_vfiprintf_r+0x44>
 800e0a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e0a6:	f7fe fb61 	bl	800c76c <__retarget_lock_release_recursive>
 800e0aa:	e7f3      	b.n	800e094 <_vfiprintf_r+0x44>
 800e0ac:	2300      	movs	r3, #0
 800e0ae:	9309      	str	r3, [sp, #36]	@ 0x24
 800e0b0:	2320      	movs	r3, #32
 800e0b2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e0b6:	2330      	movs	r3, #48	@ 0x30
 800e0b8:	f04f 0901 	mov.w	r9, #1
 800e0bc:	f8cd 800c 	str.w	r8, [sp, #12]
 800e0c0:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800e26c <_vfiprintf_r+0x21c>
 800e0c4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e0c8:	4623      	mov	r3, r4
 800e0ca:	469a      	mov	sl, r3
 800e0cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e0d0:	b10a      	cbz	r2, 800e0d6 <_vfiprintf_r+0x86>
 800e0d2:	2a25      	cmp	r2, #37	@ 0x25
 800e0d4:	d1f9      	bne.n	800e0ca <_vfiprintf_r+0x7a>
 800e0d6:	ebba 0b04 	subs.w	fp, sl, r4
 800e0da:	d00b      	beq.n	800e0f4 <_vfiprintf_r+0xa4>
 800e0dc:	465b      	mov	r3, fp
 800e0de:	4622      	mov	r2, r4
 800e0e0:	4629      	mov	r1, r5
 800e0e2:	4630      	mov	r0, r6
 800e0e4:	f7ff ffa1 	bl	800e02a <__sfputs_r>
 800e0e8:	3001      	adds	r0, #1
 800e0ea:	f000 80a7 	beq.w	800e23c <_vfiprintf_r+0x1ec>
 800e0ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e0f0:	445a      	add	r2, fp
 800e0f2:	9209      	str	r2, [sp, #36]	@ 0x24
 800e0f4:	f89a 3000 	ldrb.w	r3, [sl]
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	f000 809f 	beq.w	800e23c <_vfiprintf_r+0x1ec>
 800e0fe:	2300      	movs	r3, #0
 800e100:	f04f 32ff 	mov.w	r2, #4294967295
 800e104:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e108:	f10a 0a01 	add.w	sl, sl, #1
 800e10c:	9304      	str	r3, [sp, #16]
 800e10e:	9307      	str	r3, [sp, #28]
 800e110:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e114:	931a      	str	r3, [sp, #104]	@ 0x68
 800e116:	4654      	mov	r4, sl
 800e118:	2205      	movs	r2, #5
 800e11a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e11e:	4853      	ldr	r0, [pc, #332]	@ (800e26c <_vfiprintf_r+0x21c>)
 800e120:	f7fe fb25 	bl	800c76e <memchr>
 800e124:	9a04      	ldr	r2, [sp, #16]
 800e126:	b9d8      	cbnz	r0, 800e160 <_vfiprintf_r+0x110>
 800e128:	06d1      	lsls	r1, r2, #27
 800e12a:	bf44      	itt	mi
 800e12c:	2320      	movmi	r3, #32
 800e12e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e132:	0713      	lsls	r3, r2, #28
 800e134:	bf44      	itt	mi
 800e136:	232b      	movmi	r3, #43	@ 0x2b
 800e138:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e13c:	f89a 3000 	ldrb.w	r3, [sl]
 800e140:	2b2a      	cmp	r3, #42	@ 0x2a
 800e142:	d015      	beq.n	800e170 <_vfiprintf_r+0x120>
 800e144:	4654      	mov	r4, sl
 800e146:	2000      	movs	r0, #0
 800e148:	f04f 0c0a 	mov.w	ip, #10
 800e14c:	9a07      	ldr	r2, [sp, #28]
 800e14e:	4621      	mov	r1, r4
 800e150:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e154:	3b30      	subs	r3, #48	@ 0x30
 800e156:	2b09      	cmp	r3, #9
 800e158:	d94b      	bls.n	800e1f2 <_vfiprintf_r+0x1a2>
 800e15a:	b1b0      	cbz	r0, 800e18a <_vfiprintf_r+0x13a>
 800e15c:	9207      	str	r2, [sp, #28]
 800e15e:	e014      	b.n	800e18a <_vfiprintf_r+0x13a>
 800e160:	eba0 0308 	sub.w	r3, r0, r8
 800e164:	fa09 f303 	lsl.w	r3, r9, r3
 800e168:	4313      	orrs	r3, r2
 800e16a:	46a2      	mov	sl, r4
 800e16c:	9304      	str	r3, [sp, #16]
 800e16e:	e7d2      	b.n	800e116 <_vfiprintf_r+0xc6>
 800e170:	9b03      	ldr	r3, [sp, #12]
 800e172:	1d19      	adds	r1, r3, #4
 800e174:	681b      	ldr	r3, [r3, #0]
 800e176:	9103      	str	r1, [sp, #12]
 800e178:	2b00      	cmp	r3, #0
 800e17a:	bfbb      	ittet	lt
 800e17c:	425b      	neglt	r3, r3
 800e17e:	f042 0202 	orrlt.w	r2, r2, #2
 800e182:	9307      	strge	r3, [sp, #28]
 800e184:	9307      	strlt	r3, [sp, #28]
 800e186:	bfb8      	it	lt
 800e188:	9204      	strlt	r2, [sp, #16]
 800e18a:	7823      	ldrb	r3, [r4, #0]
 800e18c:	2b2e      	cmp	r3, #46	@ 0x2e
 800e18e:	d10a      	bne.n	800e1a6 <_vfiprintf_r+0x156>
 800e190:	7863      	ldrb	r3, [r4, #1]
 800e192:	2b2a      	cmp	r3, #42	@ 0x2a
 800e194:	d132      	bne.n	800e1fc <_vfiprintf_r+0x1ac>
 800e196:	9b03      	ldr	r3, [sp, #12]
 800e198:	3402      	adds	r4, #2
 800e19a:	1d1a      	adds	r2, r3, #4
 800e19c:	681b      	ldr	r3, [r3, #0]
 800e19e:	9203      	str	r2, [sp, #12]
 800e1a0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e1a4:	9305      	str	r3, [sp, #20]
 800e1a6:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800e270 <_vfiprintf_r+0x220>
 800e1aa:	2203      	movs	r2, #3
 800e1ac:	4650      	mov	r0, sl
 800e1ae:	7821      	ldrb	r1, [r4, #0]
 800e1b0:	f7fe fadd 	bl	800c76e <memchr>
 800e1b4:	b138      	cbz	r0, 800e1c6 <_vfiprintf_r+0x176>
 800e1b6:	2240      	movs	r2, #64	@ 0x40
 800e1b8:	9b04      	ldr	r3, [sp, #16]
 800e1ba:	eba0 000a 	sub.w	r0, r0, sl
 800e1be:	4082      	lsls	r2, r0
 800e1c0:	4313      	orrs	r3, r2
 800e1c2:	3401      	adds	r4, #1
 800e1c4:	9304      	str	r3, [sp, #16]
 800e1c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e1ca:	2206      	movs	r2, #6
 800e1cc:	4829      	ldr	r0, [pc, #164]	@ (800e274 <_vfiprintf_r+0x224>)
 800e1ce:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e1d2:	f7fe facc 	bl	800c76e <memchr>
 800e1d6:	2800      	cmp	r0, #0
 800e1d8:	d03f      	beq.n	800e25a <_vfiprintf_r+0x20a>
 800e1da:	4b27      	ldr	r3, [pc, #156]	@ (800e278 <_vfiprintf_r+0x228>)
 800e1dc:	bb1b      	cbnz	r3, 800e226 <_vfiprintf_r+0x1d6>
 800e1de:	9b03      	ldr	r3, [sp, #12]
 800e1e0:	3307      	adds	r3, #7
 800e1e2:	f023 0307 	bic.w	r3, r3, #7
 800e1e6:	3308      	adds	r3, #8
 800e1e8:	9303      	str	r3, [sp, #12]
 800e1ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e1ec:	443b      	add	r3, r7
 800e1ee:	9309      	str	r3, [sp, #36]	@ 0x24
 800e1f0:	e76a      	b.n	800e0c8 <_vfiprintf_r+0x78>
 800e1f2:	460c      	mov	r4, r1
 800e1f4:	2001      	movs	r0, #1
 800e1f6:	fb0c 3202 	mla	r2, ip, r2, r3
 800e1fa:	e7a8      	b.n	800e14e <_vfiprintf_r+0xfe>
 800e1fc:	2300      	movs	r3, #0
 800e1fe:	f04f 0c0a 	mov.w	ip, #10
 800e202:	4619      	mov	r1, r3
 800e204:	3401      	adds	r4, #1
 800e206:	9305      	str	r3, [sp, #20]
 800e208:	4620      	mov	r0, r4
 800e20a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e20e:	3a30      	subs	r2, #48	@ 0x30
 800e210:	2a09      	cmp	r2, #9
 800e212:	d903      	bls.n	800e21c <_vfiprintf_r+0x1cc>
 800e214:	2b00      	cmp	r3, #0
 800e216:	d0c6      	beq.n	800e1a6 <_vfiprintf_r+0x156>
 800e218:	9105      	str	r1, [sp, #20]
 800e21a:	e7c4      	b.n	800e1a6 <_vfiprintf_r+0x156>
 800e21c:	4604      	mov	r4, r0
 800e21e:	2301      	movs	r3, #1
 800e220:	fb0c 2101 	mla	r1, ip, r1, r2
 800e224:	e7f0      	b.n	800e208 <_vfiprintf_r+0x1b8>
 800e226:	ab03      	add	r3, sp, #12
 800e228:	9300      	str	r3, [sp, #0]
 800e22a:	462a      	mov	r2, r5
 800e22c:	4630      	mov	r0, r6
 800e22e:	4b13      	ldr	r3, [pc, #76]	@ (800e27c <_vfiprintf_r+0x22c>)
 800e230:	a904      	add	r1, sp, #16
 800e232:	f7fd fbd3 	bl	800b9dc <_printf_float>
 800e236:	4607      	mov	r7, r0
 800e238:	1c78      	adds	r0, r7, #1
 800e23a:	d1d6      	bne.n	800e1ea <_vfiprintf_r+0x19a>
 800e23c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e23e:	07d9      	lsls	r1, r3, #31
 800e240:	d405      	bmi.n	800e24e <_vfiprintf_r+0x1fe>
 800e242:	89ab      	ldrh	r3, [r5, #12]
 800e244:	059a      	lsls	r2, r3, #22
 800e246:	d402      	bmi.n	800e24e <_vfiprintf_r+0x1fe>
 800e248:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e24a:	f7fe fa8f 	bl	800c76c <__retarget_lock_release_recursive>
 800e24e:	89ab      	ldrh	r3, [r5, #12]
 800e250:	065b      	lsls	r3, r3, #25
 800e252:	f53f af1f 	bmi.w	800e094 <_vfiprintf_r+0x44>
 800e256:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e258:	e71e      	b.n	800e098 <_vfiprintf_r+0x48>
 800e25a:	ab03      	add	r3, sp, #12
 800e25c:	9300      	str	r3, [sp, #0]
 800e25e:	462a      	mov	r2, r5
 800e260:	4630      	mov	r0, r6
 800e262:	4b06      	ldr	r3, [pc, #24]	@ (800e27c <_vfiprintf_r+0x22c>)
 800e264:	a904      	add	r1, sp, #16
 800e266:	f7fd fe57 	bl	800bf18 <_printf_i>
 800e26a:	e7e4      	b.n	800e236 <_vfiprintf_r+0x1e6>
 800e26c:	0800f001 	.word	0x0800f001
 800e270:	0800f007 	.word	0x0800f007
 800e274:	0800f00b 	.word	0x0800f00b
 800e278:	0800b9dd 	.word	0x0800b9dd
 800e27c:	0800e02b 	.word	0x0800e02b

0800e280 <__sflush_r>:
 800e280:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e286:	0716      	lsls	r6, r2, #28
 800e288:	4605      	mov	r5, r0
 800e28a:	460c      	mov	r4, r1
 800e28c:	d454      	bmi.n	800e338 <__sflush_r+0xb8>
 800e28e:	684b      	ldr	r3, [r1, #4]
 800e290:	2b00      	cmp	r3, #0
 800e292:	dc02      	bgt.n	800e29a <__sflush_r+0x1a>
 800e294:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e296:	2b00      	cmp	r3, #0
 800e298:	dd48      	ble.n	800e32c <__sflush_r+0xac>
 800e29a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e29c:	2e00      	cmp	r6, #0
 800e29e:	d045      	beq.n	800e32c <__sflush_r+0xac>
 800e2a0:	2300      	movs	r3, #0
 800e2a2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e2a6:	682f      	ldr	r7, [r5, #0]
 800e2a8:	6a21      	ldr	r1, [r4, #32]
 800e2aa:	602b      	str	r3, [r5, #0]
 800e2ac:	d030      	beq.n	800e310 <__sflush_r+0x90>
 800e2ae:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e2b0:	89a3      	ldrh	r3, [r4, #12]
 800e2b2:	0759      	lsls	r1, r3, #29
 800e2b4:	d505      	bpl.n	800e2c2 <__sflush_r+0x42>
 800e2b6:	6863      	ldr	r3, [r4, #4]
 800e2b8:	1ad2      	subs	r2, r2, r3
 800e2ba:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e2bc:	b10b      	cbz	r3, 800e2c2 <__sflush_r+0x42>
 800e2be:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e2c0:	1ad2      	subs	r2, r2, r3
 800e2c2:	2300      	movs	r3, #0
 800e2c4:	4628      	mov	r0, r5
 800e2c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e2c8:	6a21      	ldr	r1, [r4, #32]
 800e2ca:	47b0      	blx	r6
 800e2cc:	1c43      	adds	r3, r0, #1
 800e2ce:	89a3      	ldrh	r3, [r4, #12]
 800e2d0:	d106      	bne.n	800e2e0 <__sflush_r+0x60>
 800e2d2:	6829      	ldr	r1, [r5, #0]
 800e2d4:	291d      	cmp	r1, #29
 800e2d6:	d82b      	bhi.n	800e330 <__sflush_r+0xb0>
 800e2d8:	4a28      	ldr	r2, [pc, #160]	@ (800e37c <__sflush_r+0xfc>)
 800e2da:	40ca      	lsrs	r2, r1
 800e2dc:	07d6      	lsls	r6, r2, #31
 800e2de:	d527      	bpl.n	800e330 <__sflush_r+0xb0>
 800e2e0:	2200      	movs	r2, #0
 800e2e2:	6062      	str	r2, [r4, #4]
 800e2e4:	6922      	ldr	r2, [r4, #16]
 800e2e6:	04d9      	lsls	r1, r3, #19
 800e2e8:	6022      	str	r2, [r4, #0]
 800e2ea:	d504      	bpl.n	800e2f6 <__sflush_r+0x76>
 800e2ec:	1c42      	adds	r2, r0, #1
 800e2ee:	d101      	bne.n	800e2f4 <__sflush_r+0x74>
 800e2f0:	682b      	ldr	r3, [r5, #0]
 800e2f2:	b903      	cbnz	r3, 800e2f6 <__sflush_r+0x76>
 800e2f4:	6560      	str	r0, [r4, #84]	@ 0x54
 800e2f6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e2f8:	602f      	str	r7, [r5, #0]
 800e2fa:	b1b9      	cbz	r1, 800e32c <__sflush_r+0xac>
 800e2fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e300:	4299      	cmp	r1, r3
 800e302:	d002      	beq.n	800e30a <__sflush_r+0x8a>
 800e304:	4628      	mov	r0, r5
 800e306:	f7ff f8ab 	bl	800d460 <_free_r>
 800e30a:	2300      	movs	r3, #0
 800e30c:	6363      	str	r3, [r4, #52]	@ 0x34
 800e30e:	e00d      	b.n	800e32c <__sflush_r+0xac>
 800e310:	2301      	movs	r3, #1
 800e312:	4628      	mov	r0, r5
 800e314:	47b0      	blx	r6
 800e316:	4602      	mov	r2, r0
 800e318:	1c50      	adds	r0, r2, #1
 800e31a:	d1c9      	bne.n	800e2b0 <__sflush_r+0x30>
 800e31c:	682b      	ldr	r3, [r5, #0]
 800e31e:	2b00      	cmp	r3, #0
 800e320:	d0c6      	beq.n	800e2b0 <__sflush_r+0x30>
 800e322:	2b1d      	cmp	r3, #29
 800e324:	d001      	beq.n	800e32a <__sflush_r+0xaa>
 800e326:	2b16      	cmp	r3, #22
 800e328:	d11d      	bne.n	800e366 <__sflush_r+0xe6>
 800e32a:	602f      	str	r7, [r5, #0]
 800e32c:	2000      	movs	r0, #0
 800e32e:	e021      	b.n	800e374 <__sflush_r+0xf4>
 800e330:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e334:	b21b      	sxth	r3, r3
 800e336:	e01a      	b.n	800e36e <__sflush_r+0xee>
 800e338:	690f      	ldr	r7, [r1, #16]
 800e33a:	2f00      	cmp	r7, #0
 800e33c:	d0f6      	beq.n	800e32c <__sflush_r+0xac>
 800e33e:	0793      	lsls	r3, r2, #30
 800e340:	bf18      	it	ne
 800e342:	2300      	movne	r3, #0
 800e344:	680e      	ldr	r6, [r1, #0]
 800e346:	bf08      	it	eq
 800e348:	694b      	ldreq	r3, [r1, #20]
 800e34a:	1bf6      	subs	r6, r6, r7
 800e34c:	600f      	str	r7, [r1, #0]
 800e34e:	608b      	str	r3, [r1, #8]
 800e350:	2e00      	cmp	r6, #0
 800e352:	ddeb      	ble.n	800e32c <__sflush_r+0xac>
 800e354:	4633      	mov	r3, r6
 800e356:	463a      	mov	r2, r7
 800e358:	4628      	mov	r0, r5
 800e35a:	6a21      	ldr	r1, [r4, #32]
 800e35c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800e360:	47e0      	blx	ip
 800e362:	2800      	cmp	r0, #0
 800e364:	dc07      	bgt.n	800e376 <__sflush_r+0xf6>
 800e366:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e36a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e36e:	f04f 30ff 	mov.w	r0, #4294967295
 800e372:	81a3      	strh	r3, [r4, #12]
 800e374:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e376:	4407      	add	r7, r0
 800e378:	1a36      	subs	r6, r6, r0
 800e37a:	e7e9      	b.n	800e350 <__sflush_r+0xd0>
 800e37c:	20400001 	.word	0x20400001

0800e380 <_fflush_r>:
 800e380:	b538      	push	{r3, r4, r5, lr}
 800e382:	690b      	ldr	r3, [r1, #16]
 800e384:	4605      	mov	r5, r0
 800e386:	460c      	mov	r4, r1
 800e388:	b913      	cbnz	r3, 800e390 <_fflush_r+0x10>
 800e38a:	2500      	movs	r5, #0
 800e38c:	4628      	mov	r0, r5
 800e38e:	bd38      	pop	{r3, r4, r5, pc}
 800e390:	b118      	cbz	r0, 800e39a <_fflush_r+0x1a>
 800e392:	6a03      	ldr	r3, [r0, #32]
 800e394:	b90b      	cbnz	r3, 800e39a <_fflush_r+0x1a>
 800e396:	f7fd ff69 	bl	800c26c <__sinit>
 800e39a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e39e:	2b00      	cmp	r3, #0
 800e3a0:	d0f3      	beq.n	800e38a <_fflush_r+0xa>
 800e3a2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e3a4:	07d0      	lsls	r0, r2, #31
 800e3a6:	d404      	bmi.n	800e3b2 <_fflush_r+0x32>
 800e3a8:	0599      	lsls	r1, r3, #22
 800e3aa:	d402      	bmi.n	800e3b2 <_fflush_r+0x32>
 800e3ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e3ae:	f7fe f9dc 	bl	800c76a <__retarget_lock_acquire_recursive>
 800e3b2:	4628      	mov	r0, r5
 800e3b4:	4621      	mov	r1, r4
 800e3b6:	f7ff ff63 	bl	800e280 <__sflush_r>
 800e3ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e3bc:	4605      	mov	r5, r0
 800e3be:	07da      	lsls	r2, r3, #31
 800e3c0:	d4e4      	bmi.n	800e38c <_fflush_r+0xc>
 800e3c2:	89a3      	ldrh	r3, [r4, #12]
 800e3c4:	059b      	lsls	r3, r3, #22
 800e3c6:	d4e1      	bmi.n	800e38c <_fflush_r+0xc>
 800e3c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e3ca:	f7fe f9cf 	bl	800c76c <__retarget_lock_release_recursive>
 800e3ce:	e7dd      	b.n	800e38c <_fflush_r+0xc>

0800e3d0 <__swhatbuf_r>:
 800e3d0:	b570      	push	{r4, r5, r6, lr}
 800e3d2:	460c      	mov	r4, r1
 800e3d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e3d8:	4615      	mov	r5, r2
 800e3da:	2900      	cmp	r1, #0
 800e3dc:	461e      	mov	r6, r3
 800e3de:	b096      	sub	sp, #88	@ 0x58
 800e3e0:	da0c      	bge.n	800e3fc <__swhatbuf_r+0x2c>
 800e3e2:	89a3      	ldrh	r3, [r4, #12]
 800e3e4:	2100      	movs	r1, #0
 800e3e6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e3ea:	bf14      	ite	ne
 800e3ec:	2340      	movne	r3, #64	@ 0x40
 800e3ee:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e3f2:	2000      	movs	r0, #0
 800e3f4:	6031      	str	r1, [r6, #0]
 800e3f6:	602b      	str	r3, [r5, #0]
 800e3f8:	b016      	add	sp, #88	@ 0x58
 800e3fa:	bd70      	pop	{r4, r5, r6, pc}
 800e3fc:	466a      	mov	r2, sp
 800e3fe:	f000 f849 	bl	800e494 <_fstat_r>
 800e402:	2800      	cmp	r0, #0
 800e404:	dbed      	blt.n	800e3e2 <__swhatbuf_r+0x12>
 800e406:	9901      	ldr	r1, [sp, #4]
 800e408:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e40c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e410:	4259      	negs	r1, r3
 800e412:	4159      	adcs	r1, r3
 800e414:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e418:	e7eb      	b.n	800e3f2 <__swhatbuf_r+0x22>

0800e41a <__smakebuf_r>:
 800e41a:	898b      	ldrh	r3, [r1, #12]
 800e41c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e41e:	079d      	lsls	r5, r3, #30
 800e420:	4606      	mov	r6, r0
 800e422:	460c      	mov	r4, r1
 800e424:	d507      	bpl.n	800e436 <__smakebuf_r+0x1c>
 800e426:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e42a:	6023      	str	r3, [r4, #0]
 800e42c:	6123      	str	r3, [r4, #16]
 800e42e:	2301      	movs	r3, #1
 800e430:	6163      	str	r3, [r4, #20]
 800e432:	b003      	add	sp, #12
 800e434:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e436:	466a      	mov	r2, sp
 800e438:	ab01      	add	r3, sp, #4
 800e43a:	f7ff ffc9 	bl	800e3d0 <__swhatbuf_r>
 800e43e:	9f00      	ldr	r7, [sp, #0]
 800e440:	4605      	mov	r5, r0
 800e442:	4639      	mov	r1, r7
 800e444:	4630      	mov	r0, r6
 800e446:	f7ff f87d 	bl	800d544 <_malloc_r>
 800e44a:	b948      	cbnz	r0, 800e460 <__smakebuf_r+0x46>
 800e44c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e450:	059a      	lsls	r2, r3, #22
 800e452:	d4ee      	bmi.n	800e432 <__smakebuf_r+0x18>
 800e454:	f023 0303 	bic.w	r3, r3, #3
 800e458:	f043 0302 	orr.w	r3, r3, #2
 800e45c:	81a3      	strh	r3, [r4, #12]
 800e45e:	e7e2      	b.n	800e426 <__smakebuf_r+0xc>
 800e460:	89a3      	ldrh	r3, [r4, #12]
 800e462:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e466:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e46a:	81a3      	strh	r3, [r4, #12]
 800e46c:	9b01      	ldr	r3, [sp, #4]
 800e46e:	6020      	str	r0, [r4, #0]
 800e470:	b15b      	cbz	r3, 800e48a <__smakebuf_r+0x70>
 800e472:	4630      	mov	r0, r6
 800e474:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e478:	f000 f81e 	bl	800e4b8 <_isatty_r>
 800e47c:	b128      	cbz	r0, 800e48a <__smakebuf_r+0x70>
 800e47e:	89a3      	ldrh	r3, [r4, #12]
 800e480:	f023 0303 	bic.w	r3, r3, #3
 800e484:	f043 0301 	orr.w	r3, r3, #1
 800e488:	81a3      	strh	r3, [r4, #12]
 800e48a:	89a3      	ldrh	r3, [r4, #12]
 800e48c:	431d      	orrs	r5, r3
 800e48e:	81a5      	strh	r5, [r4, #12]
 800e490:	e7cf      	b.n	800e432 <__smakebuf_r+0x18>
	...

0800e494 <_fstat_r>:
 800e494:	b538      	push	{r3, r4, r5, lr}
 800e496:	2300      	movs	r3, #0
 800e498:	4d06      	ldr	r5, [pc, #24]	@ (800e4b4 <_fstat_r+0x20>)
 800e49a:	4604      	mov	r4, r0
 800e49c:	4608      	mov	r0, r1
 800e49e:	4611      	mov	r1, r2
 800e4a0:	602b      	str	r3, [r5, #0]
 800e4a2:	f7f6 fc65 	bl	8004d70 <_fstat>
 800e4a6:	1c43      	adds	r3, r0, #1
 800e4a8:	d102      	bne.n	800e4b0 <_fstat_r+0x1c>
 800e4aa:	682b      	ldr	r3, [r5, #0]
 800e4ac:	b103      	cbz	r3, 800e4b0 <_fstat_r+0x1c>
 800e4ae:	6023      	str	r3, [r4, #0]
 800e4b0:	bd38      	pop	{r3, r4, r5, pc}
 800e4b2:	bf00      	nop
 800e4b4:	200007a4 	.word	0x200007a4

0800e4b8 <_isatty_r>:
 800e4b8:	b538      	push	{r3, r4, r5, lr}
 800e4ba:	2300      	movs	r3, #0
 800e4bc:	4d05      	ldr	r5, [pc, #20]	@ (800e4d4 <_isatty_r+0x1c>)
 800e4be:	4604      	mov	r4, r0
 800e4c0:	4608      	mov	r0, r1
 800e4c2:	602b      	str	r3, [r5, #0]
 800e4c4:	f7f6 fc63 	bl	8004d8e <_isatty>
 800e4c8:	1c43      	adds	r3, r0, #1
 800e4ca:	d102      	bne.n	800e4d2 <_isatty_r+0x1a>
 800e4cc:	682b      	ldr	r3, [r5, #0]
 800e4ce:	b103      	cbz	r3, 800e4d2 <_isatty_r+0x1a>
 800e4d0:	6023      	str	r3, [r4, #0]
 800e4d2:	bd38      	pop	{r3, r4, r5, pc}
 800e4d4:	200007a4 	.word	0x200007a4

0800e4d8 <_sbrk_r>:
 800e4d8:	b538      	push	{r3, r4, r5, lr}
 800e4da:	2300      	movs	r3, #0
 800e4dc:	4d05      	ldr	r5, [pc, #20]	@ (800e4f4 <_sbrk_r+0x1c>)
 800e4de:	4604      	mov	r4, r0
 800e4e0:	4608      	mov	r0, r1
 800e4e2:	602b      	str	r3, [r5, #0]
 800e4e4:	f7f6 fc6a 	bl	8004dbc <_sbrk>
 800e4e8:	1c43      	adds	r3, r0, #1
 800e4ea:	d102      	bne.n	800e4f2 <_sbrk_r+0x1a>
 800e4ec:	682b      	ldr	r3, [r5, #0]
 800e4ee:	b103      	cbz	r3, 800e4f2 <_sbrk_r+0x1a>
 800e4f0:	6023      	str	r3, [r4, #0]
 800e4f2:	bd38      	pop	{r3, r4, r5, pc}
 800e4f4:	200007a4 	.word	0x200007a4

0800e4f8 <__assert_func>:
 800e4f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e4fa:	4614      	mov	r4, r2
 800e4fc:	461a      	mov	r2, r3
 800e4fe:	4b09      	ldr	r3, [pc, #36]	@ (800e524 <__assert_func+0x2c>)
 800e500:	4605      	mov	r5, r0
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	68d8      	ldr	r0, [r3, #12]
 800e506:	b14c      	cbz	r4, 800e51c <__assert_func+0x24>
 800e508:	4b07      	ldr	r3, [pc, #28]	@ (800e528 <__assert_func+0x30>)
 800e50a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e50e:	9100      	str	r1, [sp, #0]
 800e510:	462b      	mov	r3, r5
 800e512:	4906      	ldr	r1, [pc, #24]	@ (800e52c <__assert_func+0x34>)
 800e514:	f000 f870 	bl	800e5f8 <fiprintf>
 800e518:	f000 f880 	bl	800e61c <abort>
 800e51c:	4b04      	ldr	r3, [pc, #16]	@ (800e530 <__assert_func+0x38>)
 800e51e:	461c      	mov	r4, r3
 800e520:	e7f3      	b.n	800e50a <__assert_func+0x12>
 800e522:	bf00      	nop
 800e524:	20000054 	.word	0x20000054
 800e528:	0800f01c 	.word	0x0800f01c
 800e52c:	0800f029 	.word	0x0800f029
 800e530:	0800f057 	.word	0x0800f057

0800e534 <_calloc_r>:
 800e534:	b570      	push	{r4, r5, r6, lr}
 800e536:	fba1 5402 	umull	r5, r4, r1, r2
 800e53a:	b934      	cbnz	r4, 800e54a <_calloc_r+0x16>
 800e53c:	4629      	mov	r1, r5
 800e53e:	f7ff f801 	bl	800d544 <_malloc_r>
 800e542:	4606      	mov	r6, r0
 800e544:	b928      	cbnz	r0, 800e552 <_calloc_r+0x1e>
 800e546:	4630      	mov	r0, r6
 800e548:	bd70      	pop	{r4, r5, r6, pc}
 800e54a:	220c      	movs	r2, #12
 800e54c:	2600      	movs	r6, #0
 800e54e:	6002      	str	r2, [r0, #0]
 800e550:	e7f9      	b.n	800e546 <_calloc_r+0x12>
 800e552:	462a      	mov	r2, r5
 800e554:	4621      	mov	r1, r4
 800e556:	f7fe f857 	bl	800c608 <memset>
 800e55a:	e7f4      	b.n	800e546 <_calloc_r+0x12>

0800e55c <__ascii_mbtowc>:
 800e55c:	b082      	sub	sp, #8
 800e55e:	b901      	cbnz	r1, 800e562 <__ascii_mbtowc+0x6>
 800e560:	a901      	add	r1, sp, #4
 800e562:	b142      	cbz	r2, 800e576 <__ascii_mbtowc+0x1a>
 800e564:	b14b      	cbz	r3, 800e57a <__ascii_mbtowc+0x1e>
 800e566:	7813      	ldrb	r3, [r2, #0]
 800e568:	600b      	str	r3, [r1, #0]
 800e56a:	7812      	ldrb	r2, [r2, #0]
 800e56c:	1e10      	subs	r0, r2, #0
 800e56e:	bf18      	it	ne
 800e570:	2001      	movne	r0, #1
 800e572:	b002      	add	sp, #8
 800e574:	4770      	bx	lr
 800e576:	4610      	mov	r0, r2
 800e578:	e7fb      	b.n	800e572 <__ascii_mbtowc+0x16>
 800e57a:	f06f 0001 	mvn.w	r0, #1
 800e57e:	e7f8      	b.n	800e572 <__ascii_mbtowc+0x16>

0800e580 <_realloc_r>:
 800e580:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e584:	4607      	mov	r7, r0
 800e586:	4614      	mov	r4, r2
 800e588:	460d      	mov	r5, r1
 800e58a:	b921      	cbnz	r1, 800e596 <_realloc_r+0x16>
 800e58c:	4611      	mov	r1, r2
 800e58e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e592:	f7fe bfd7 	b.w	800d544 <_malloc_r>
 800e596:	b92a      	cbnz	r2, 800e5a4 <_realloc_r+0x24>
 800e598:	f7fe ff62 	bl	800d460 <_free_r>
 800e59c:	4625      	mov	r5, r4
 800e59e:	4628      	mov	r0, r5
 800e5a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e5a4:	f000 f841 	bl	800e62a <_malloc_usable_size_r>
 800e5a8:	4284      	cmp	r4, r0
 800e5aa:	4606      	mov	r6, r0
 800e5ac:	d802      	bhi.n	800e5b4 <_realloc_r+0x34>
 800e5ae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e5b2:	d8f4      	bhi.n	800e59e <_realloc_r+0x1e>
 800e5b4:	4621      	mov	r1, r4
 800e5b6:	4638      	mov	r0, r7
 800e5b8:	f7fe ffc4 	bl	800d544 <_malloc_r>
 800e5bc:	4680      	mov	r8, r0
 800e5be:	b908      	cbnz	r0, 800e5c4 <_realloc_r+0x44>
 800e5c0:	4645      	mov	r5, r8
 800e5c2:	e7ec      	b.n	800e59e <_realloc_r+0x1e>
 800e5c4:	42b4      	cmp	r4, r6
 800e5c6:	4622      	mov	r2, r4
 800e5c8:	4629      	mov	r1, r5
 800e5ca:	bf28      	it	cs
 800e5cc:	4632      	movcs	r2, r6
 800e5ce:	f7fe f8dc 	bl	800c78a <memcpy>
 800e5d2:	4629      	mov	r1, r5
 800e5d4:	4638      	mov	r0, r7
 800e5d6:	f7fe ff43 	bl	800d460 <_free_r>
 800e5da:	e7f1      	b.n	800e5c0 <_realloc_r+0x40>

0800e5dc <__ascii_wctomb>:
 800e5dc:	4603      	mov	r3, r0
 800e5de:	4608      	mov	r0, r1
 800e5e0:	b141      	cbz	r1, 800e5f4 <__ascii_wctomb+0x18>
 800e5e2:	2aff      	cmp	r2, #255	@ 0xff
 800e5e4:	d904      	bls.n	800e5f0 <__ascii_wctomb+0x14>
 800e5e6:	228a      	movs	r2, #138	@ 0x8a
 800e5e8:	f04f 30ff 	mov.w	r0, #4294967295
 800e5ec:	601a      	str	r2, [r3, #0]
 800e5ee:	4770      	bx	lr
 800e5f0:	2001      	movs	r0, #1
 800e5f2:	700a      	strb	r2, [r1, #0]
 800e5f4:	4770      	bx	lr
	...

0800e5f8 <fiprintf>:
 800e5f8:	b40e      	push	{r1, r2, r3}
 800e5fa:	b503      	push	{r0, r1, lr}
 800e5fc:	4601      	mov	r1, r0
 800e5fe:	ab03      	add	r3, sp, #12
 800e600:	4805      	ldr	r0, [pc, #20]	@ (800e618 <fiprintf+0x20>)
 800e602:	f853 2b04 	ldr.w	r2, [r3], #4
 800e606:	6800      	ldr	r0, [r0, #0]
 800e608:	9301      	str	r3, [sp, #4]
 800e60a:	f7ff fd21 	bl	800e050 <_vfiprintf_r>
 800e60e:	b002      	add	sp, #8
 800e610:	f85d eb04 	ldr.w	lr, [sp], #4
 800e614:	b003      	add	sp, #12
 800e616:	4770      	bx	lr
 800e618:	20000054 	.word	0x20000054

0800e61c <abort>:
 800e61c:	2006      	movs	r0, #6
 800e61e:	b508      	push	{r3, lr}
 800e620:	f000 f834 	bl	800e68c <raise>
 800e624:	2001      	movs	r0, #1
 800e626:	f7f6 fb54 	bl	8004cd2 <_exit>

0800e62a <_malloc_usable_size_r>:
 800e62a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e62e:	1f18      	subs	r0, r3, #4
 800e630:	2b00      	cmp	r3, #0
 800e632:	bfbc      	itt	lt
 800e634:	580b      	ldrlt	r3, [r1, r0]
 800e636:	18c0      	addlt	r0, r0, r3
 800e638:	4770      	bx	lr

0800e63a <_raise_r>:
 800e63a:	291f      	cmp	r1, #31
 800e63c:	b538      	push	{r3, r4, r5, lr}
 800e63e:	4605      	mov	r5, r0
 800e640:	460c      	mov	r4, r1
 800e642:	d904      	bls.n	800e64e <_raise_r+0x14>
 800e644:	2316      	movs	r3, #22
 800e646:	6003      	str	r3, [r0, #0]
 800e648:	f04f 30ff 	mov.w	r0, #4294967295
 800e64c:	bd38      	pop	{r3, r4, r5, pc}
 800e64e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e650:	b112      	cbz	r2, 800e658 <_raise_r+0x1e>
 800e652:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e656:	b94b      	cbnz	r3, 800e66c <_raise_r+0x32>
 800e658:	4628      	mov	r0, r5
 800e65a:	f000 f831 	bl	800e6c0 <_getpid_r>
 800e65e:	4622      	mov	r2, r4
 800e660:	4601      	mov	r1, r0
 800e662:	4628      	mov	r0, r5
 800e664:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e668:	f000 b818 	b.w	800e69c <_kill_r>
 800e66c:	2b01      	cmp	r3, #1
 800e66e:	d00a      	beq.n	800e686 <_raise_r+0x4c>
 800e670:	1c59      	adds	r1, r3, #1
 800e672:	d103      	bne.n	800e67c <_raise_r+0x42>
 800e674:	2316      	movs	r3, #22
 800e676:	6003      	str	r3, [r0, #0]
 800e678:	2001      	movs	r0, #1
 800e67a:	e7e7      	b.n	800e64c <_raise_r+0x12>
 800e67c:	2100      	movs	r1, #0
 800e67e:	4620      	mov	r0, r4
 800e680:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e684:	4798      	blx	r3
 800e686:	2000      	movs	r0, #0
 800e688:	e7e0      	b.n	800e64c <_raise_r+0x12>
	...

0800e68c <raise>:
 800e68c:	4b02      	ldr	r3, [pc, #8]	@ (800e698 <raise+0xc>)
 800e68e:	4601      	mov	r1, r0
 800e690:	6818      	ldr	r0, [r3, #0]
 800e692:	f7ff bfd2 	b.w	800e63a <_raise_r>
 800e696:	bf00      	nop
 800e698:	20000054 	.word	0x20000054

0800e69c <_kill_r>:
 800e69c:	b538      	push	{r3, r4, r5, lr}
 800e69e:	2300      	movs	r3, #0
 800e6a0:	4d06      	ldr	r5, [pc, #24]	@ (800e6bc <_kill_r+0x20>)
 800e6a2:	4604      	mov	r4, r0
 800e6a4:	4608      	mov	r0, r1
 800e6a6:	4611      	mov	r1, r2
 800e6a8:	602b      	str	r3, [r5, #0]
 800e6aa:	f7f6 fb02 	bl	8004cb2 <_kill>
 800e6ae:	1c43      	adds	r3, r0, #1
 800e6b0:	d102      	bne.n	800e6b8 <_kill_r+0x1c>
 800e6b2:	682b      	ldr	r3, [r5, #0]
 800e6b4:	b103      	cbz	r3, 800e6b8 <_kill_r+0x1c>
 800e6b6:	6023      	str	r3, [r4, #0]
 800e6b8:	bd38      	pop	{r3, r4, r5, pc}
 800e6ba:	bf00      	nop
 800e6bc:	200007a4 	.word	0x200007a4

0800e6c0 <_getpid_r>:
 800e6c0:	f7f6 baf0 	b.w	8004ca4 <_getpid>

0800e6c4 <_init>:
 800e6c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6c6:	bf00      	nop
 800e6c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e6ca:	bc08      	pop	{r3}
 800e6cc:	469e      	mov	lr, r3
 800e6ce:	4770      	bx	lr

0800e6d0 <_fini>:
 800e6d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6d2:	bf00      	nop
 800e6d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e6d6:	bc08      	pop	{r3}
 800e6d8:	469e      	mov	lr, r3
 800e6da:	4770      	bx	lr
