// Seed: 3450070236
module module_0 (
    output wand id_0
    , id_24,
    output tri1 id_1,
    output wor id_2,
    output tri id_3,
    input tri0 id_4,
    output tri id_5,
    input tri id_6,
    input tri id_7,
    input tri0 id_8,
    input tri id_9,
    output wor id_10,
    output wand id_11,
    input supply1 id_12
    , id_25,
    input supply1 id_13,
    input tri0 id_14,
    input wire id_15,
    output wire id_16,
    output tri id_17,
    output wire id_18,
    output tri0 id_19,
    input supply0 id_20,
    input wire id_21,
    input wor id_22
);
  assign id_24['h0] = 1 * 1;
  assign id_17 = id_7 % 1 == id_12#(.id_15(1 - id_19++));
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    output wand id_2,
    output wire id_3,
    input tri0 id_4,
    output supply1 id_5,
    input supply0 id_6
);
  wire id_8;
  wire id_9;
  wire id_10;
  module_0(
      id_5,
      id_5,
      id_5,
      id_5,
      id_4,
      id_5,
      id_6,
      id_1,
      id_1,
      id_1,
      id_3,
      id_2,
      id_6,
      id_1,
      id_4,
      id_6,
      id_5,
      id_2,
      id_3,
      id_2,
      id_6,
      id_1,
      id_1
  );
endmodule
