var checkSummary = { "check" : [
{ "name":"clk_port_conn_complex" , "open_count":"4" , "resolved_count":"0" , "priority":1 , "severity":"Warning"},
{ "name":"multi_ports_in_single_line" , "open_count":"3" , "resolved_count":"0" , "priority":0 , "severity":"Info"},
{ "name":"re_entrant_output" , "open_count":"4" , "resolved_count":"0" , "priority":1 , "severity":"Info"} ]};
var moduleSummary = { "module" : [
{ "name":"dff" , "count":2 },
{ "name":"ripple_counter" , "count":9 } ]};
var fileSummary = { "file" : [
{ "name":"D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ff.v" , "count":2 },
{ "name":"D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/ripple.v" , "count":9 } ]};
var severitySummary = { "severity" : [
{ "name":"Warning" , "count":4 },
{ "name":"Info" , "count":7 } ]};
var categorySummary = { "category" : [
{ "name":"Clock" , "count":4 },
{ "name":"Connectivity" , "count":4 },
{ "name":"Rtl Design Style" , "count":3 } ]};
var aliasSummary = { "alias" : [
 ]};
