module wideexpr_00154(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s6;
  assign y1 = s2;
  assign y2 = (+((s4)<<<((!((s4)^(-(3'sb110))))-(({2{+(5'sb10110)}})<<<(+({4{s5}}))))))>>>($unsigned(s6));
  assign y3 = (4'sb0000)>=(+(((^({1{u2}}))>>>((ctrl[0]?(ctrl[3]?{((2'sb00)&(s0))>(5'sb11001)}:-((6'sb011101)<<(-(s3)))):~|((6'sb010001)>>>(($signed(u0))<<((u2)&(u2)))))))<<(s7)));
  assign y4 = (+({(ctrl[1]?(-(~|((s7)^($signed(s4)))))<<((ctrl[1]?{((ctrl[5]?s1:1'sb1))&(s2),((u1)&(s5))<<<(s1)}:(ctrl[4]?(ctrl[4]?(1'b1)>(s4):(u5)<<<(s4)):u2))):+($signed(s7)))}))^($signed((ctrl[0]?(-((((ctrl[3]?(4'b0101)+(s4):(6'sb111101)^~(3'sb010)))>>(u6))==(s0)))|(s6):$signed({((-((ctrl[1]?s0:4'sb0101)))>>>((ctrl[0]?(s2)<<(1'sb0):-(s4))))<<<(s0),{3{(-((4'b0111)-(u7)))>>>((3'sb011)^~(4'sb1011))}},2'sb11,$signed((ctrl[7]?((ctrl[7]?s2:6'sb010110))+($signed(6'sb001111)):$signed($signed(s4))))}))));
  assign y5 = (ctrl[1]?~&(s6):{s6,$signed(4'b1100)});
  assign y6 = s6;
  assign y7 = +(~^((ctrl[4]?(ctrl[7]?(ctrl[3]?((ctrl[1]?(4'sb0101)<<(6'sb111000):(2'sb11)>>>(3'sb000)))<<(($signed(u7))>((u3)^(s3))):+(~^({4{4'sb0011}}))):$signed(3'sb011)):(ctrl[0]?(ctrl[3]?s2:-($signed((4'sb0001)>>(u5)))):+((5'sb00111)<=(3'b001))))));
endmodule
