#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat May 11 22:40:09 2024
# Process ID: 1428405
# Current directory: /home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3
# Command line: vivado cdd_lab_3.xpr
# Log file: /home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/vivado.log
# Journal file: /home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/vivado.jou
#-----------------------------------------------------------
start_gui
open_project cdd_lab_3.xpr
update_compile_order -fileset sources_1
update_module_reference design_1_uart_top_0_0
open_bd_design {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/bd/design_1/design_1.bd}
launch_simulation
source uart_top_TB.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mp_adder_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source mp_adder_TB.tcl
add_bp {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/mp_adder.v} 196
run all
run all
run all
run all
run all
add_bp {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sim_1/new/mp_adder_TB.v} 66
run all
run all
remove_bps -file {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/mp_adder.v} -line 164
run all
remove_bps -file {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/mp_adder.v} -line 180
run all
remove_bps -file {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/mp_adder.v} -line 200
add_bp {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/mp_adder.v} 195
remove_bps -file {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/mp_adder.v} -line 196
remove_bps -file {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/mp_adder.v} -line 195
run all
remove_bps -file {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/mp_adder.v} -line 205
run all
remove_bps -file {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/mp_adder.v} -line 210
run all
remove_bps -file {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/mp_adder.v} -line 215
run all
add_bp {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sim_1/new/mp_adder_TB.v} 70
run all
relaunch_sim
relaunch_sim
run all
add_bp {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/mp_adder.v} 59
run all
restart
run all
relaunch_sim
relaunch_sim
run all
run all
relaunch_sim
run all
add_bp {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/mp_adder.v} 171
add_bp {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/mp_adder.v} 187
add_bp {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/mp_adder.v} 201
add_bp {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/mp_adder.v} 211
relaunch_sim
run all
run all
run 10 ns
run all
run all
run all
relaunch_sim
run all
run all
run all
run all
relaunch_sim
run all
run all
run all
relaunch_sim
run all
run all
run all
relaunch_sim
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
relaunch_sim
run all
run all
run all
run all
run all
run all
run all
run all
run 10 ns
run 10 ns
run 10 ns
run all
relaunch_sim
run all
run all
run all
run all
run all
run all
run all
run all
relaunch_sim
run all
run all
run all
run all
run all
run all
run all
run all
relaunch_sim
run all
run all
run all
run all
run all
run all
run all
add_bp {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/mp_adder.v} 225
run all
run 10 ns
relaunch_sim
run all
run all
run all
run all
run all
run all
add_bp {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/mp_adder.v} 172
remove_bps -file {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/mp_adder.v} -line 172
run all
run all
run all
relaunch_sim
run all
run all
run all
run all
run all
run all
run all
run all
run all
relaunch_sim
run all
run all
run all
relaunch_sim
run all
run all
run all
run all
run all
run all
run all
run all
run all
close_sim
close_sim
close [ open /home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/carry_lookahead_adder.v w ]
add_files /home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/carry_lookahead_adder.v
close [ open /home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/partial_full_adder.v w ]
add_files /home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/partial_full_adder.v
close [ open /home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/carry_select_adder_cla.v w ]
add_files /home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/carry_select_adder_cla.v
update_compile_order -fileset sources_1
update_module_reference design_1_uart_top_0_0
launch_simulation
source mp_adder_TB.tcl
update_compile_order -fileset sources_1
run 10 ns
run 10 ns
run 10 ns
run all
run all
run all
run all
run all
run all
run all
run all
run all
relaunch_sim
run all
run all
run all
run all
run all
run all
run all
run all
run all
relaunch_sim
run all
run all
run all
run all
run all
run all
run all
run all
run all
relaunch_sim
run all
run all
run all
run all
run all
run all
run all
run all
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
update_module_reference design_1_uart_top_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
reset_run design_1_uart_top_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
update_module_reference design_1_uart_top_0_0
update_module_reference design_1_uart_top_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
reset_run design_1_uart_top_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files /home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/carry_select_adder_cla.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/carry_lookahead_adder.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/partial_full_adder.v] -no_script -reset -force -quiet
remove_files  {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/carry_select_adder_cla.v /home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/carry_lookahead_adder.v /home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/partial_full_adder.v}
update_compile_order -fileset sources_1
reset_run synth_1
reset_run design_1_uart_top_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
