-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity bnn_sign_and_quantize is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read9 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read10 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read11 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read12 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read13 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read14 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read15 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read16 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read17 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read18 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read19 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read20 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read21 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read22 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read23 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read24 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read25 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read26 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read27 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read28 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read29 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read30 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read31 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read32 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read33 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read34 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read35 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read36 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read37 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read38 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read39 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read40 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read41 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read42 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read43 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read44 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read45 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read46 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read47 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read48 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read49 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read50 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read51 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read52 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read53 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read54 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read55 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read56 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read57 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read58 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read59 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read60 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read61 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read62 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read63 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read64 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read65 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read66 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read67 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read68 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read69 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read70 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read71 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read72 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read73 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read74 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read75 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read76 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read77 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read78 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read79 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read80 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read81 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read82 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read83 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read84 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read85 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read86 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read87 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read88 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read89 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read90 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read91 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read92 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read93 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read94 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read95 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read96 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read97 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read98 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read99 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read100 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read101 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read102 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read103 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read104 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read105 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read106 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read107 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read108 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read109 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read110 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read111 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read112 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read113 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read114 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read115 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read116 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read117 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read118 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read119 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read120 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read121 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read122 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read123 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read124 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read125 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read126 : IN STD_LOGIC_VECTOR (12 downto 0);
    p_read127 : IN STD_LOGIC_VECTOR (12 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of bnn_sign_and_quantize is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln71_fu_2118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal w1_load_reg_2744 : STD_LOGIC_VECTOR (1 downto 0);
    signal w1_load_reg_2744_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal w1_load_reg_2744_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal w1_load_reg_2744_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln79_fu_1176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_reg_2748 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_32_fu_1206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_32_reg_2753 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_33_fu_1236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_33_reg_2758 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_34_fu_1266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_34_reg_2763 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_35_fu_1296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_35_reg_2768 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_36_fu_1326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_36_reg_2773 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_37_fu_1356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_37_reg_2778 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_38_fu_1386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_38_reg_2783 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_39_fu_1416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_39_reg_2788 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_40_fu_1446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_40_reg_2793 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_41_fu_1476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_41_reg_2798 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_41_reg_2798_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_42_fu_1506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_42_reg_2803 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_42_reg_2803_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_43_fu_1536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_43_reg_2808 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_43_reg_2808_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_44_fu_1566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_44_reg_2813 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_44_reg_2813_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_45_fu_1596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_45_reg_2818 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_45_reg_2818_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_46_fu_1626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_46_reg_2823 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_46_reg_2823_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_47_fu_1656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_47_reg_2828 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_47_reg_2828_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_48_fu_1686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_48_reg_2833 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_48_reg_2833_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_49_fu_1716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_49_reg_2838 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_49_reg_2838_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_50_fu_1746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_50_reg_2843 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_50_reg_2843_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_51_fu_1776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_51_reg_2848 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_51_reg_2848_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_51_reg_2848_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_52_fu_1806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_52_reg_2853 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_52_reg_2853_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_52_reg_2853_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_53_fu_1836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_53_reg_2858 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_53_reg_2858_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_53_reg_2858_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_54_fu_1866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_54_reg_2863 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_54_reg_2863_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_54_reg_2863_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_55_fu_1896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_55_reg_2868 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_55_reg_2868_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_55_reg_2868_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_56_fu_1926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_56_reg_2873 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_56_reg_2873_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_56_reg_2873_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_57_fu_1956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_57_reg_2878 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_57_reg_2878_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_57_reg_2878_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_58_fu_1986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_58_reg_2883 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_58_reg_2883_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_58_reg_2883_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_59_fu_2016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_59_reg_2888 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_59_reg_2888_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_59_reg_2888_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_60_fu_2046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_60_reg_2893 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_60_reg_2893_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_60_reg_2893_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_61_fu_2076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_61_reg_2898 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_61_reg_2898_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_61_reg_2898_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_61_reg_2898_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_62_fu_2106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_62_reg_2903 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_62_reg_2903_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_62_reg_2903_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_62_reg_2903_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal outw_80_fu_2282_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_80_reg_2912 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_100_fu_2450_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_100_reg_2918 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_120_fu_2618_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_120_reg_2924 : STD_LOGIC_VECTOR (31 downto 0);
    signal w1_fu_356 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal w_fu_2112_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_w1_load : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal output_4_fu_360 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal outw_124_fu_2650_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_output_4_load : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal output_3_fu_364 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal output_2_fu_368 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal output_fu_372 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal tmp_i_fu_1152_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_i_fu_1152_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_i_36_fu_1182_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_i_36_fu_1182_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_1_i_fu_1212_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_1_i_fu_1212_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_2_i_fu_1242_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_2_i_fu_1242_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_3_i_fu_1272_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_3_i_fu_1272_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_4_i_fu_1302_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_4_i_fu_1302_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_5_i_fu_1332_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_5_i_fu_1332_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_6_i_fu_1362_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_6_i_fu_1362_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_7_i_fu_1392_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_7_i_fu_1392_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_8_i_fu_1422_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_8_i_fu_1422_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_9_i_fu_1452_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_9_i_fu_1452_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_10_i_fu_1482_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_10_i_fu_1482_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_11_i_fu_1512_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_11_i_fu_1512_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_12_i_fu_1542_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_12_i_fu_1542_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_13_i_fu_1572_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_13_i_fu_1572_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_14_i_fu_1602_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_14_i_fu_1602_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_15_i_fu_1632_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_15_i_fu_1632_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_16_i_fu_1662_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_16_i_fu_1662_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_17_i_fu_1692_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_17_i_fu_1692_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_18_i_fu_1722_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_18_i_fu_1722_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_19_i_fu_1752_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_19_i_fu_1752_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_20_i_fu_1782_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_20_i_fu_1782_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_21_i_fu_1812_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_21_i_fu_1812_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_22_i_fu_1842_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_22_i_fu_1842_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_23_i_fu_1872_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_23_i_fu_1872_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_24_i_fu_1902_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_24_i_fu_1902_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_25_i_fu_1932_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_25_i_fu_1932_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_26_i_fu_1962_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_26_i_fu_1962_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_27_i_fu_1992_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_27_i_fu_1992_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_28_i_fu_2022_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_28_i_fu_2022_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_i_fu_2052_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_i_fu_2052_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_30_i_fu_2082_p9 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_30_i_fu_2082_p11 : STD_LOGIC_VECTOR (12 downto 0);
    signal outw_fu_2129_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_63_fu_2136_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_64_fu_2146_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_65_fu_2153_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_66_fu_2163_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_67_fu_2170_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_68_fu_2180_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_69_fu_2187_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_70_fu_2197_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_71_fu_2204_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_72_fu_2214_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_73_fu_2221_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_74_fu_2231_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_75_fu_2238_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_76_fu_2248_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_77_fu_2255_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_78_fu_2265_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_79_fu_2272_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_81_fu_2289_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_82_fu_2298_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_83_fu_2304_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_84_fu_2314_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_85_fu_2321_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_86_fu_2331_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_87_fu_2338_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_88_fu_2348_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_89_fu_2355_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_90_fu_2365_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_91_fu_2372_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_92_fu_2382_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_93_fu_2389_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_94_fu_2399_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_95_fu_2406_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_96_fu_2416_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_97_fu_2423_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_98_fu_2433_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_99_fu_2440_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_101_fu_2457_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_102_fu_2466_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_103_fu_2472_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_104_fu_2482_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_105_fu_2489_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_106_fu_2499_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_107_fu_2506_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_108_fu_2516_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_109_fu_2523_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_110_fu_2533_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_111_fu_2540_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_112_fu_2550_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_113_fu_2557_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_114_fu_2567_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_115_fu_2574_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_116_fu_2584_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_117_fu_2591_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_118_fu_2601_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_119_fu_2608_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_121_fu_2625_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_122_fu_2634_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal outw_123_fu_2640_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_363 : BOOLEAN;
    signal tmp_i_fu_1152_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_i_fu_1152_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_i_fu_1152_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_i_fu_1152_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_i_36_fu_1182_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_i_36_fu_1182_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_i_36_fu_1182_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_i_36_fu_1182_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1_i_fu_1212_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1_i_fu_1212_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1_i_fu_1212_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1_i_fu_1212_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2_i_fu_1242_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2_i_fu_1242_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2_i_fu_1242_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2_i_fu_1242_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_i_fu_1272_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_i_fu_1272_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_i_fu_1272_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_i_fu_1272_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_4_i_fu_1302_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_4_i_fu_1302_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_4_i_fu_1302_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_4_i_fu_1302_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_5_i_fu_1332_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_5_i_fu_1332_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_5_i_fu_1332_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_5_i_fu_1332_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_6_i_fu_1362_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_6_i_fu_1362_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_6_i_fu_1362_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_6_i_fu_1362_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_i_fu_1392_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_i_fu_1392_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_i_fu_1392_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_i_fu_1392_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_8_i_fu_1422_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_8_i_fu_1422_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_8_i_fu_1422_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_8_i_fu_1422_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_i_fu_1452_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_i_fu_1452_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_i_fu_1452_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_i_fu_1452_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_10_i_fu_1482_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_10_i_fu_1482_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_10_i_fu_1482_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_10_i_fu_1482_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_11_i_fu_1512_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_11_i_fu_1512_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_11_i_fu_1512_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_11_i_fu_1512_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_12_i_fu_1542_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_12_i_fu_1542_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_12_i_fu_1542_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_12_i_fu_1542_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_13_i_fu_1572_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_13_i_fu_1572_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_13_i_fu_1572_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_13_i_fu_1572_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_14_i_fu_1602_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_14_i_fu_1602_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_14_i_fu_1602_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_14_i_fu_1602_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_15_i_fu_1632_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_15_i_fu_1632_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_15_i_fu_1632_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_15_i_fu_1632_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_16_i_fu_1662_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_16_i_fu_1662_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_16_i_fu_1662_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_16_i_fu_1662_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_17_i_fu_1692_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_17_i_fu_1692_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_17_i_fu_1692_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_17_i_fu_1692_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_18_i_fu_1722_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_18_i_fu_1722_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_18_i_fu_1722_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_18_i_fu_1722_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_19_i_fu_1752_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_19_i_fu_1752_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_19_i_fu_1752_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_19_i_fu_1752_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_20_i_fu_1782_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_20_i_fu_1782_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_20_i_fu_1782_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_20_i_fu_1782_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_21_i_fu_1812_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_21_i_fu_1812_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_21_i_fu_1812_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_21_i_fu_1812_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_i_fu_1842_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_i_fu_1842_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_i_fu_1842_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_i_fu_1842_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_23_i_fu_1872_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_23_i_fu_1872_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_23_i_fu_1872_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_23_i_fu_1872_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_24_i_fu_1902_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_24_i_fu_1902_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_24_i_fu_1902_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_24_i_fu_1902_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_25_i_fu_1932_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_25_i_fu_1932_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_25_i_fu_1932_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_25_i_fu_1932_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_26_i_fu_1962_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_26_i_fu_1962_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_26_i_fu_1962_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_26_i_fu_1962_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_27_i_fu_1992_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_27_i_fu_1992_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_27_i_fu_1992_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_27_i_fu_1992_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_28_i_fu_2022_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_28_i_fu_2022_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_28_i_fu_2022_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_28_i_fu_2022_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_29_i_fu_2052_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_29_i_fu_2052_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_29_i_fu_2052_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_29_i_fu_2052_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_30_i_fu_2082_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_30_i_fu_2082_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_30_i_fu_2082_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_30_i_fu_2082_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component bnn_sparsemux_9_2_13_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (1 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        din3 : IN STD_LOGIC_VECTOR (12 downto 0);
        def : IN STD_LOGIC_VECTOR (12 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component bnn_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    sparsemux_9_2_13_1_1_U55 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read,
        din1 => p_read32,
        din2 => p_read64,
        din3 => p_read96,
        def => tmp_i_fu_1152_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_i_fu_1152_p11);

    sparsemux_9_2_13_1_1_U56 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read1,
        din1 => p_read33,
        din2 => p_read65,
        din3 => p_read97,
        def => tmp_i_36_fu_1182_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_i_36_fu_1182_p11);

    sparsemux_9_2_13_1_1_U57 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read2,
        din1 => p_read34,
        din2 => p_read66,
        din3 => p_read98,
        def => tmp_1_i_fu_1212_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_1_i_fu_1212_p11);

    sparsemux_9_2_13_1_1_U58 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read3,
        din1 => p_read35,
        din2 => p_read67,
        din3 => p_read99,
        def => tmp_2_i_fu_1242_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_2_i_fu_1242_p11);

    sparsemux_9_2_13_1_1_U59 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read4,
        din1 => p_read36,
        din2 => p_read68,
        din3 => p_read100,
        def => tmp_3_i_fu_1272_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_3_i_fu_1272_p11);

    sparsemux_9_2_13_1_1_U60 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read5,
        din1 => p_read37,
        din2 => p_read69,
        din3 => p_read101,
        def => tmp_4_i_fu_1302_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_4_i_fu_1302_p11);

    sparsemux_9_2_13_1_1_U61 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read6,
        din1 => p_read38,
        din2 => p_read70,
        din3 => p_read102,
        def => tmp_5_i_fu_1332_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_5_i_fu_1332_p11);

    sparsemux_9_2_13_1_1_U62 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read7,
        din1 => p_read39,
        din2 => p_read71,
        din3 => p_read103,
        def => tmp_6_i_fu_1362_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_6_i_fu_1362_p11);

    sparsemux_9_2_13_1_1_U63 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read8,
        din1 => p_read40,
        din2 => p_read72,
        din3 => p_read104,
        def => tmp_7_i_fu_1392_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_7_i_fu_1392_p11);

    sparsemux_9_2_13_1_1_U64 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read9,
        din1 => p_read41,
        din2 => p_read73,
        din3 => p_read105,
        def => tmp_8_i_fu_1422_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_8_i_fu_1422_p11);

    sparsemux_9_2_13_1_1_U65 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read10,
        din1 => p_read42,
        din2 => p_read74,
        din3 => p_read106,
        def => tmp_9_i_fu_1452_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_9_i_fu_1452_p11);

    sparsemux_9_2_13_1_1_U66 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read11,
        din1 => p_read43,
        din2 => p_read75,
        din3 => p_read107,
        def => tmp_10_i_fu_1482_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_10_i_fu_1482_p11);

    sparsemux_9_2_13_1_1_U67 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read12,
        din1 => p_read44,
        din2 => p_read76,
        din3 => p_read108,
        def => tmp_11_i_fu_1512_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_11_i_fu_1512_p11);

    sparsemux_9_2_13_1_1_U68 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read13,
        din1 => p_read45,
        din2 => p_read77,
        din3 => p_read109,
        def => tmp_12_i_fu_1542_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_12_i_fu_1542_p11);

    sparsemux_9_2_13_1_1_U69 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read14,
        din1 => p_read46,
        din2 => p_read78,
        din3 => p_read110,
        def => tmp_13_i_fu_1572_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_13_i_fu_1572_p11);

    sparsemux_9_2_13_1_1_U70 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read15,
        din1 => p_read47,
        din2 => p_read79,
        din3 => p_read111,
        def => tmp_14_i_fu_1602_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_14_i_fu_1602_p11);

    sparsemux_9_2_13_1_1_U71 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read16,
        din1 => p_read48,
        din2 => p_read80,
        din3 => p_read112,
        def => tmp_15_i_fu_1632_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_15_i_fu_1632_p11);

    sparsemux_9_2_13_1_1_U72 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read17,
        din1 => p_read49,
        din2 => p_read81,
        din3 => p_read113,
        def => tmp_16_i_fu_1662_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_16_i_fu_1662_p11);

    sparsemux_9_2_13_1_1_U73 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read18,
        din1 => p_read50,
        din2 => p_read82,
        din3 => p_read114,
        def => tmp_17_i_fu_1692_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_17_i_fu_1692_p11);

    sparsemux_9_2_13_1_1_U74 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read19,
        din1 => p_read51,
        din2 => p_read83,
        din3 => p_read115,
        def => tmp_18_i_fu_1722_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_18_i_fu_1722_p11);

    sparsemux_9_2_13_1_1_U75 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read20,
        din1 => p_read52,
        din2 => p_read84,
        din3 => p_read116,
        def => tmp_19_i_fu_1752_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_19_i_fu_1752_p11);

    sparsemux_9_2_13_1_1_U76 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read21,
        din1 => p_read53,
        din2 => p_read85,
        din3 => p_read117,
        def => tmp_20_i_fu_1782_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_20_i_fu_1782_p11);

    sparsemux_9_2_13_1_1_U77 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read22,
        din1 => p_read54,
        din2 => p_read86,
        din3 => p_read118,
        def => tmp_21_i_fu_1812_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_21_i_fu_1812_p11);

    sparsemux_9_2_13_1_1_U78 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read23,
        din1 => p_read55,
        din2 => p_read87,
        din3 => p_read119,
        def => tmp_22_i_fu_1842_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_22_i_fu_1842_p11);

    sparsemux_9_2_13_1_1_U79 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read24,
        din1 => p_read56,
        din2 => p_read88,
        din3 => p_read120,
        def => tmp_23_i_fu_1872_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_23_i_fu_1872_p11);

    sparsemux_9_2_13_1_1_U80 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read25,
        din1 => p_read57,
        din2 => p_read89,
        din3 => p_read121,
        def => tmp_24_i_fu_1902_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_24_i_fu_1902_p11);

    sparsemux_9_2_13_1_1_U81 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read26,
        din1 => p_read58,
        din2 => p_read90,
        din3 => p_read122,
        def => tmp_25_i_fu_1932_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_25_i_fu_1932_p11);

    sparsemux_9_2_13_1_1_U82 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read27,
        din1 => p_read59,
        din2 => p_read91,
        din3 => p_read123,
        def => tmp_26_i_fu_1962_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_26_i_fu_1962_p11);

    sparsemux_9_2_13_1_1_U83 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read28,
        din1 => p_read60,
        din2 => p_read92,
        din3 => p_read124,
        def => tmp_27_i_fu_1992_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_27_i_fu_1992_p11);

    sparsemux_9_2_13_1_1_U84 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read29,
        din1 => p_read61,
        din2 => p_read93,
        din3 => p_read125,
        def => tmp_28_i_fu_2022_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_28_i_fu_2022_p11);

    sparsemux_9_2_13_1_1_U85 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read30,
        din1 => p_read62,
        din2 => p_read94,
        din3 => p_read126,
        def => tmp_29_i_fu_2052_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_29_i_fu_2052_p11);

    sparsemux_9_2_13_1_1_U86 : component bnn_sparsemux_9_2_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 13,
        CASE1 => "01",
        din1_WIDTH => 13,
        CASE2 => "10",
        din2_WIDTH => 13,
        CASE3 => "11",
        din3_WIDTH => 13,
        def_WIDTH => 13,
        sel_WIDTH => 2,
        dout_WIDTH => 13)
    port map (
        din0 => p_read31,
        din1 => p_read63,
        din2 => p_read95,
        din3 => p_read127,
        def => tmp_30_i_fu_2082_p9,
        sel => ap_sig_allocacmp_w1_load,
        dout => tmp_30_i_fu_2082_p11);

    flow_control_loop_pipe_U : component bnn_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv32_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
                    ap_return_0_preg <= output_fu_372;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv32_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
                    ap_return_1_preg <= output_2_fu_368;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv32_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
                    ap_return_2_preg <= output_3_fu_364;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv32_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
                    ap_return_3_preg <= ap_sig_allocacmp_output_4_load;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter4_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_0))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_const_logic_0;
            elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
            end if; 
        end if;
    end process;

    w1_fu_356_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_363)) then
                w1_fu_356 <= w_fu_2112_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln79_32_reg_2753 <= icmp_ln79_32_fu_1206_p2;
                icmp_ln79_33_reg_2758 <= icmp_ln79_33_fu_1236_p2;
                icmp_ln79_34_reg_2763 <= icmp_ln79_34_fu_1266_p2;
                icmp_ln79_35_reg_2768 <= icmp_ln79_35_fu_1296_p2;
                icmp_ln79_36_reg_2773 <= icmp_ln79_36_fu_1326_p2;
                icmp_ln79_37_reg_2778 <= icmp_ln79_37_fu_1356_p2;
                icmp_ln79_38_reg_2783 <= icmp_ln79_38_fu_1386_p2;
                icmp_ln79_39_reg_2788 <= icmp_ln79_39_fu_1416_p2;
                icmp_ln79_40_reg_2793 <= icmp_ln79_40_fu_1446_p2;
                icmp_ln79_41_reg_2798 <= icmp_ln79_41_fu_1476_p2;
                icmp_ln79_41_reg_2798_pp0_iter1_reg <= icmp_ln79_41_reg_2798;
                icmp_ln79_42_reg_2803 <= icmp_ln79_42_fu_1506_p2;
                icmp_ln79_42_reg_2803_pp0_iter1_reg <= icmp_ln79_42_reg_2803;
                icmp_ln79_43_reg_2808 <= icmp_ln79_43_fu_1536_p2;
                icmp_ln79_43_reg_2808_pp0_iter1_reg <= icmp_ln79_43_reg_2808;
                icmp_ln79_44_reg_2813 <= icmp_ln79_44_fu_1566_p2;
                icmp_ln79_44_reg_2813_pp0_iter1_reg <= icmp_ln79_44_reg_2813;
                icmp_ln79_45_reg_2818 <= icmp_ln79_45_fu_1596_p2;
                icmp_ln79_45_reg_2818_pp0_iter1_reg <= icmp_ln79_45_reg_2818;
                icmp_ln79_46_reg_2823 <= icmp_ln79_46_fu_1626_p2;
                icmp_ln79_46_reg_2823_pp0_iter1_reg <= icmp_ln79_46_reg_2823;
                icmp_ln79_47_reg_2828 <= icmp_ln79_47_fu_1656_p2;
                icmp_ln79_47_reg_2828_pp0_iter1_reg <= icmp_ln79_47_reg_2828;
                icmp_ln79_48_reg_2833 <= icmp_ln79_48_fu_1686_p2;
                icmp_ln79_48_reg_2833_pp0_iter1_reg <= icmp_ln79_48_reg_2833;
                icmp_ln79_49_reg_2838 <= icmp_ln79_49_fu_1716_p2;
                icmp_ln79_49_reg_2838_pp0_iter1_reg <= icmp_ln79_49_reg_2838;
                icmp_ln79_50_reg_2843 <= icmp_ln79_50_fu_1746_p2;
                icmp_ln79_50_reg_2843_pp0_iter1_reg <= icmp_ln79_50_reg_2843;
                icmp_ln79_51_reg_2848 <= icmp_ln79_51_fu_1776_p2;
                icmp_ln79_51_reg_2848_pp0_iter1_reg <= icmp_ln79_51_reg_2848;
                icmp_ln79_52_reg_2853 <= icmp_ln79_52_fu_1806_p2;
                icmp_ln79_52_reg_2853_pp0_iter1_reg <= icmp_ln79_52_reg_2853;
                icmp_ln79_53_reg_2858 <= icmp_ln79_53_fu_1836_p2;
                icmp_ln79_53_reg_2858_pp0_iter1_reg <= icmp_ln79_53_reg_2858;
                icmp_ln79_54_reg_2863 <= icmp_ln79_54_fu_1866_p2;
                icmp_ln79_54_reg_2863_pp0_iter1_reg <= icmp_ln79_54_reg_2863;
                icmp_ln79_55_reg_2868 <= icmp_ln79_55_fu_1896_p2;
                icmp_ln79_55_reg_2868_pp0_iter1_reg <= icmp_ln79_55_reg_2868;
                icmp_ln79_56_reg_2873 <= icmp_ln79_56_fu_1926_p2;
                icmp_ln79_56_reg_2873_pp0_iter1_reg <= icmp_ln79_56_reg_2873;
                icmp_ln79_57_reg_2878 <= icmp_ln79_57_fu_1956_p2;
                icmp_ln79_57_reg_2878_pp0_iter1_reg <= icmp_ln79_57_reg_2878;
                icmp_ln79_58_reg_2883 <= icmp_ln79_58_fu_1986_p2;
                icmp_ln79_58_reg_2883_pp0_iter1_reg <= icmp_ln79_58_reg_2883;
                icmp_ln79_59_reg_2888 <= icmp_ln79_59_fu_2016_p2;
                icmp_ln79_59_reg_2888_pp0_iter1_reg <= icmp_ln79_59_reg_2888;
                icmp_ln79_60_reg_2893 <= icmp_ln79_60_fu_2046_p2;
                icmp_ln79_60_reg_2893_pp0_iter1_reg <= icmp_ln79_60_reg_2893;
                icmp_ln79_61_reg_2898 <= icmp_ln79_61_fu_2076_p2;
                icmp_ln79_61_reg_2898_pp0_iter1_reg <= icmp_ln79_61_reg_2898;
                icmp_ln79_62_reg_2903 <= icmp_ln79_62_fu_2106_p2;
                icmp_ln79_62_reg_2903_pp0_iter1_reg <= icmp_ln79_62_reg_2903;
                icmp_ln79_reg_2748 <= icmp_ln79_fu_1176_p2;
                outw_80_reg_2912 <= outw_80_fu_2282_p3;
                w1_load_reg_2744 <= ap_sig_allocacmp_w1_load;
                w1_load_reg_2744_pp0_iter1_reg <= w1_load_reg_2744;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                icmp_ln79_51_reg_2848_pp0_iter2_reg <= icmp_ln79_51_reg_2848_pp0_iter1_reg;
                icmp_ln79_52_reg_2853_pp0_iter2_reg <= icmp_ln79_52_reg_2853_pp0_iter1_reg;
                icmp_ln79_53_reg_2858_pp0_iter2_reg <= icmp_ln79_53_reg_2858_pp0_iter1_reg;
                icmp_ln79_54_reg_2863_pp0_iter2_reg <= icmp_ln79_54_reg_2863_pp0_iter1_reg;
                icmp_ln79_55_reg_2868_pp0_iter2_reg <= icmp_ln79_55_reg_2868_pp0_iter1_reg;
                icmp_ln79_56_reg_2873_pp0_iter2_reg <= icmp_ln79_56_reg_2873_pp0_iter1_reg;
                icmp_ln79_57_reg_2878_pp0_iter2_reg <= icmp_ln79_57_reg_2878_pp0_iter1_reg;
                icmp_ln79_58_reg_2883_pp0_iter2_reg <= icmp_ln79_58_reg_2883_pp0_iter1_reg;
                icmp_ln79_59_reg_2888_pp0_iter2_reg <= icmp_ln79_59_reg_2888_pp0_iter1_reg;
                icmp_ln79_60_reg_2893_pp0_iter2_reg <= icmp_ln79_60_reg_2893_pp0_iter1_reg;
                icmp_ln79_61_reg_2898_pp0_iter2_reg <= icmp_ln79_61_reg_2898_pp0_iter1_reg;
                icmp_ln79_61_reg_2898_pp0_iter3_reg <= icmp_ln79_61_reg_2898_pp0_iter2_reg;
                icmp_ln79_62_reg_2903_pp0_iter2_reg <= icmp_ln79_62_reg_2903_pp0_iter1_reg;
                icmp_ln79_62_reg_2903_pp0_iter3_reg <= icmp_ln79_62_reg_2903_pp0_iter2_reg;
                outw_100_reg_2918 <= outw_100_fu_2450_p3;
                outw_120_reg_2924 <= outw_120_fu_2618_p3;
                w1_load_reg_2744_pp0_iter2_reg <= w1_load_reg_2744_pp0_iter1_reg;
                w1_load_reg_2744_pp0_iter3_reg <= w1_load_reg_2744_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (w1_load_reg_2744_pp0_iter3_reg = ap_const_lv2_1))) then
                output_2_fu_368 <= outw_124_fu_2650_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (w1_load_reg_2744_pp0_iter3_reg = ap_const_lv2_2))) then
                output_3_fu_364 <= outw_124_fu_2650_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (w1_load_reg_2744_pp0_iter3_reg = ap_const_lv2_3))) then
                output_4_fu_360 <= outw_124_fu_2650_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (w1_load_reg_2744_pp0_iter3_reg = ap_const_lv2_0))) then
                output_fu_372 <= outw_124_fu_2650_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_condition_363_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_363 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln71_fu_2118_p2, ap_start_int)
    begin
        if (((icmp_ln71_fu_2118_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_block_pp0_stage0_11001, ap_loop_exit_ready_pp0_iter4_reg, output_fu_372, ap_return_0_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
            ap_return_0 <= output_fu_372;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_block_pp0_stage0_11001, ap_loop_exit_ready_pp0_iter4_reg, output_2_fu_368, ap_return_1_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
            ap_return_1 <= output_2_fu_368;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_block_pp0_stage0_11001, ap_loop_exit_ready_pp0_iter4_reg, output_3_fu_364, ap_return_2_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
            ap_return_2 <= output_3_fu_364;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_block_pp0_stage0_11001, ap_sig_allocacmp_output_4_load, ap_loop_exit_ready_pp0_iter4_reg, ap_return_3_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
            ap_return_3 <= ap_sig_allocacmp_output_4_load;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;


    ap_sig_allocacmp_output_4_load_assign_proc : process(ap_enable_reg_pp0_iter4, w1_load_reg_2744_pp0_iter3_reg, ap_block_pp0_stage0, output_4_fu_360, outw_124_fu_2650_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (w1_load_reg_2744_pp0_iter3_reg = ap_const_lv2_3))) then 
            ap_sig_allocacmp_output_4_load <= outw_124_fu_2650_p3;
        else 
            ap_sig_allocacmp_output_4_load <= output_4_fu_360;
        end if; 
    end process;


    ap_sig_allocacmp_w1_load_assign_proc : process(ap_CS_fsm_pp0_stage0, w1_fu_356, ap_loop_init, ap_block_pp0_stage0, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_w1_load <= ap_const_lv2_0;
        else 
            ap_sig_allocacmp_w1_load <= w1_fu_356;
        end if; 
    end process;

    icmp_ln71_fu_2118_p2 <= "1" when (ap_sig_allocacmp_w1_load = ap_const_lv2_3) else "0";
    icmp_ln79_32_fu_1206_p2 <= "1" when (signed(tmp_i_36_fu_1182_p11) < signed(ap_const_lv13_1)) else "0";
    icmp_ln79_33_fu_1236_p2 <= "1" when (signed(tmp_1_i_fu_1212_p11) < signed(ap_const_lv13_1)) else "0";
    icmp_ln79_34_fu_1266_p2 <= "1" when (signed(tmp_2_i_fu_1242_p11) < signed(ap_const_lv13_1)) else "0";
    icmp_ln79_35_fu_1296_p2 <= "1" when (signed(tmp_3_i_fu_1272_p11) < signed(ap_const_lv13_1)) else "0";
    icmp_ln79_36_fu_1326_p2 <= "1" when (signed(tmp_4_i_fu_1302_p11) < signed(ap_const_lv13_1)) else "0";
    icmp_ln79_37_fu_1356_p2 <= "1" when (signed(tmp_5_i_fu_1332_p11) < signed(ap_const_lv13_1)) else "0";
    icmp_ln79_38_fu_1386_p2 <= "1" when (signed(tmp_6_i_fu_1362_p11) < signed(ap_const_lv13_1)) else "0";
    icmp_ln79_39_fu_1416_p2 <= "1" when (signed(tmp_7_i_fu_1392_p11) < signed(ap_const_lv13_1)) else "0";
    icmp_ln79_40_fu_1446_p2 <= "1" when (signed(tmp_8_i_fu_1422_p11) < signed(ap_const_lv13_1)) else "0";
    icmp_ln79_41_fu_1476_p2 <= "1" when (signed(tmp_9_i_fu_1452_p11) < signed(ap_const_lv13_1)) else "0";
    icmp_ln79_42_fu_1506_p2 <= "1" when (signed(tmp_10_i_fu_1482_p11) < signed(ap_const_lv13_1)) else "0";
    icmp_ln79_43_fu_1536_p2 <= "1" when (signed(tmp_11_i_fu_1512_p11) < signed(ap_const_lv13_1)) else "0";
    icmp_ln79_44_fu_1566_p2 <= "1" when (signed(tmp_12_i_fu_1542_p11) < signed(ap_const_lv13_1)) else "0";
    icmp_ln79_45_fu_1596_p2 <= "1" when (signed(tmp_13_i_fu_1572_p11) < signed(ap_const_lv13_1)) else "0";
    icmp_ln79_46_fu_1626_p2 <= "1" when (signed(tmp_14_i_fu_1602_p11) < signed(ap_const_lv13_1)) else "0";
    icmp_ln79_47_fu_1656_p2 <= "1" when (signed(tmp_15_i_fu_1632_p11) < signed(ap_const_lv13_1)) else "0";
    icmp_ln79_48_fu_1686_p2 <= "1" when (signed(tmp_16_i_fu_1662_p11) < signed(ap_const_lv13_1)) else "0";
    icmp_ln79_49_fu_1716_p2 <= "1" when (signed(tmp_17_i_fu_1692_p11) < signed(ap_const_lv13_1)) else "0";
    icmp_ln79_50_fu_1746_p2 <= "1" when (signed(tmp_18_i_fu_1722_p11) < signed(ap_const_lv13_1)) else "0";
    icmp_ln79_51_fu_1776_p2 <= "1" when (signed(tmp_19_i_fu_1752_p11) < signed(ap_const_lv13_1)) else "0";
    icmp_ln79_52_fu_1806_p2 <= "1" when (signed(tmp_20_i_fu_1782_p11) < signed(ap_const_lv13_1)) else "0";
    icmp_ln79_53_fu_1836_p2 <= "1" when (signed(tmp_21_i_fu_1812_p11) < signed(ap_const_lv13_1)) else "0";
    icmp_ln79_54_fu_1866_p2 <= "1" when (signed(tmp_22_i_fu_1842_p11) < signed(ap_const_lv13_1)) else "0";
    icmp_ln79_55_fu_1896_p2 <= "1" when (signed(tmp_23_i_fu_1872_p11) < signed(ap_const_lv13_1)) else "0";
    icmp_ln79_56_fu_1926_p2 <= "1" when (signed(tmp_24_i_fu_1902_p11) < signed(ap_const_lv13_1)) else "0";
    icmp_ln79_57_fu_1956_p2 <= "1" when (signed(tmp_25_i_fu_1932_p11) < signed(ap_const_lv13_1)) else "0";
    icmp_ln79_58_fu_1986_p2 <= "1" when (signed(tmp_26_i_fu_1962_p11) < signed(ap_const_lv13_1)) else "0";
    icmp_ln79_59_fu_2016_p2 <= "1" when (signed(tmp_27_i_fu_1992_p11) < signed(ap_const_lv13_1)) else "0";
    icmp_ln79_60_fu_2046_p2 <= "1" when (signed(tmp_28_i_fu_2022_p11) < signed(ap_const_lv13_1)) else "0";
    icmp_ln79_61_fu_2076_p2 <= "1" when (signed(tmp_29_i_fu_2052_p11) < signed(ap_const_lv13_1)) else "0";
    icmp_ln79_62_fu_2106_p2 <= "1" when (signed(tmp_30_i_fu_2082_p11) < signed(ap_const_lv13_1)) else "0";
    icmp_ln79_fu_1176_p2 <= "1" when (signed(tmp_i_fu_1152_p11) < signed(ap_const_lv13_1)) else "0";
    outw_100_fu_2450_p3 <= 
        outw_99_fu_2440_p4 when (icmp_ln79_50_reg_2843_pp0_iter1_reg(0) = '1') else 
        outw_98_fu_2433_p3;
    
    outw_101_fu_2457_p4_proc : process(outw_100_reg_2918)
    begin
        outw_101_fu_2457_p4 <= outw_100_reg_2918;
        outw_101_fu_2457_p4(11) <= ap_const_lv1_1(0);
    end process;

    outw_102_fu_2466_p3 <= 
        outw_101_fu_2457_p4 when (icmp_ln79_51_reg_2848_pp0_iter2_reg(0) = '1') else 
        outw_100_reg_2918;
    
    outw_103_fu_2472_p4_proc : process(outw_102_fu_2466_p3)
    begin
        outw_103_fu_2472_p4 <= outw_102_fu_2466_p3;
        outw_103_fu_2472_p4(10) <= ap_const_lv1_1(0);
    end process;

    outw_104_fu_2482_p3 <= 
        outw_103_fu_2472_p4 when (icmp_ln79_52_reg_2853_pp0_iter2_reg(0) = '1') else 
        outw_102_fu_2466_p3;
    
    outw_105_fu_2489_p4_proc : process(outw_104_fu_2482_p3)
    begin
        outw_105_fu_2489_p4 <= outw_104_fu_2482_p3;
        outw_105_fu_2489_p4(9) <= ap_const_lv1_1(0);
    end process;

    outw_106_fu_2499_p3 <= 
        outw_105_fu_2489_p4 when (icmp_ln79_53_reg_2858_pp0_iter2_reg(0) = '1') else 
        outw_104_fu_2482_p3;
    
    outw_107_fu_2506_p4_proc : process(outw_106_fu_2499_p3)
    begin
        outw_107_fu_2506_p4 <= outw_106_fu_2499_p3;
        outw_107_fu_2506_p4(8) <= ap_const_lv1_1(0);
    end process;

    outw_108_fu_2516_p3 <= 
        outw_107_fu_2506_p4 when (icmp_ln79_54_reg_2863_pp0_iter2_reg(0) = '1') else 
        outw_106_fu_2499_p3;
    
    outw_109_fu_2523_p4_proc : process(outw_108_fu_2516_p3)
    begin
        outw_109_fu_2523_p4 <= outw_108_fu_2516_p3;
        outw_109_fu_2523_p4(7) <= ap_const_lv1_1(0);
    end process;

    outw_110_fu_2533_p3 <= 
        outw_109_fu_2523_p4 when (icmp_ln79_55_reg_2868_pp0_iter2_reg(0) = '1') else 
        outw_108_fu_2516_p3;
    
    outw_111_fu_2540_p4_proc : process(outw_110_fu_2533_p3)
    begin
        outw_111_fu_2540_p4 <= outw_110_fu_2533_p3;
        outw_111_fu_2540_p4(6) <= ap_const_lv1_1(0);
    end process;

    outw_112_fu_2550_p3 <= 
        outw_111_fu_2540_p4 when (icmp_ln79_56_reg_2873_pp0_iter2_reg(0) = '1') else 
        outw_110_fu_2533_p3;
    
    outw_113_fu_2557_p4_proc : process(outw_112_fu_2550_p3)
    begin
        outw_113_fu_2557_p4 <= outw_112_fu_2550_p3;
        outw_113_fu_2557_p4(5) <= ap_const_lv1_1(0);
    end process;

    outw_114_fu_2567_p3 <= 
        outw_113_fu_2557_p4 when (icmp_ln79_57_reg_2878_pp0_iter2_reg(0) = '1') else 
        outw_112_fu_2550_p3;
    
    outw_115_fu_2574_p4_proc : process(outw_114_fu_2567_p3)
    begin
        outw_115_fu_2574_p4 <= outw_114_fu_2567_p3;
        outw_115_fu_2574_p4(4) <= ap_const_lv1_1(0);
    end process;

    outw_116_fu_2584_p3 <= 
        outw_115_fu_2574_p4 when (icmp_ln79_58_reg_2883_pp0_iter2_reg(0) = '1') else 
        outw_114_fu_2567_p3;
    
    outw_117_fu_2591_p4_proc : process(outw_116_fu_2584_p3)
    begin
        outw_117_fu_2591_p4 <= outw_116_fu_2584_p3;
        outw_117_fu_2591_p4(3) <= ap_const_lv1_1(0);
    end process;

    outw_118_fu_2601_p3 <= 
        outw_117_fu_2591_p4 when (icmp_ln79_59_reg_2888_pp0_iter2_reg(0) = '1') else 
        outw_116_fu_2584_p3;
    
    outw_119_fu_2608_p4_proc : process(outw_118_fu_2601_p3)
    begin
        outw_119_fu_2608_p4 <= outw_118_fu_2601_p3;
        outw_119_fu_2608_p4(2) <= ap_const_lv1_1(0);
    end process;

    outw_120_fu_2618_p3 <= 
        outw_119_fu_2608_p4 when (icmp_ln79_60_reg_2893_pp0_iter2_reg(0) = '1') else 
        outw_118_fu_2601_p3;
    
    outw_121_fu_2625_p4_proc : process(outw_120_reg_2924)
    begin
        outw_121_fu_2625_p4 <= outw_120_reg_2924;
        outw_121_fu_2625_p4(1) <= ap_const_lv1_1(0);
    end process;

    outw_122_fu_2634_p3 <= 
        outw_121_fu_2625_p4 when (icmp_ln79_61_reg_2898_pp0_iter3_reg(0) = '1') else 
        outw_120_reg_2924;
    
    outw_123_fu_2640_p4_proc : process(outw_122_fu_2634_p3)
    begin
        outw_123_fu_2640_p4 <= outw_122_fu_2634_p3;
        outw_123_fu_2640_p4(0) <= ap_const_lv1_1(0);
    end process;

    outw_124_fu_2650_p3 <= 
        outw_123_fu_2640_p4 when (icmp_ln79_62_reg_2903_pp0_iter3_reg(0) = '1') else 
        outw_122_fu_2634_p3;
    
    outw_63_fu_2136_p4_proc : process(outw_fu_2129_p3)
    begin
        outw_63_fu_2136_p4 <= outw_fu_2129_p3;
        outw_63_fu_2136_p4(30) <= ap_const_lv1_1(0);
    end process;

    outw_64_fu_2146_p3 <= 
        outw_63_fu_2136_p4 when (icmp_ln79_32_reg_2753(0) = '1') else 
        outw_fu_2129_p3;
    
    outw_65_fu_2153_p4_proc : process(outw_64_fu_2146_p3)
    begin
        outw_65_fu_2153_p4 <= outw_64_fu_2146_p3;
        outw_65_fu_2153_p4(29) <= ap_const_lv1_1(0);
    end process;

    outw_66_fu_2163_p3 <= 
        outw_65_fu_2153_p4 when (icmp_ln79_33_reg_2758(0) = '1') else 
        outw_64_fu_2146_p3;
    
    outw_67_fu_2170_p4_proc : process(outw_66_fu_2163_p3)
    begin
        outw_67_fu_2170_p4 <= outw_66_fu_2163_p3;
        outw_67_fu_2170_p4(28) <= ap_const_lv1_1(0);
    end process;

    outw_68_fu_2180_p3 <= 
        outw_67_fu_2170_p4 when (icmp_ln79_34_reg_2763(0) = '1') else 
        outw_66_fu_2163_p3;
    
    outw_69_fu_2187_p4_proc : process(outw_68_fu_2180_p3)
    begin
        outw_69_fu_2187_p4 <= outw_68_fu_2180_p3;
        outw_69_fu_2187_p4(27) <= ap_const_lv1_1(0);
    end process;

    outw_70_fu_2197_p3 <= 
        outw_69_fu_2187_p4 when (icmp_ln79_35_reg_2768(0) = '1') else 
        outw_68_fu_2180_p3;
    
    outw_71_fu_2204_p4_proc : process(outw_70_fu_2197_p3)
    begin
        outw_71_fu_2204_p4 <= outw_70_fu_2197_p3;
        outw_71_fu_2204_p4(26) <= ap_const_lv1_1(0);
    end process;

    outw_72_fu_2214_p3 <= 
        outw_71_fu_2204_p4 when (icmp_ln79_36_reg_2773(0) = '1') else 
        outw_70_fu_2197_p3;
    
    outw_73_fu_2221_p4_proc : process(outw_72_fu_2214_p3)
    begin
        outw_73_fu_2221_p4 <= outw_72_fu_2214_p3;
        outw_73_fu_2221_p4(25) <= ap_const_lv1_1(0);
    end process;

    outw_74_fu_2231_p3 <= 
        outw_73_fu_2221_p4 when (icmp_ln79_37_reg_2778(0) = '1') else 
        outw_72_fu_2214_p3;
    
    outw_75_fu_2238_p4_proc : process(outw_74_fu_2231_p3)
    begin
        outw_75_fu_2238_p4 <= outw_74_fu_2231_p3;
        outw_75_fu_2238_p4(24) <= ap_const_lv1_1(0);
    end process;

    outw_76_fu_2248_p3 <= 
        outw_75_fu_2238_p4 when (icmp_ln79_38_reg_2783(0) = '1') else 
        outw_74_fu_2231_p3;
    
    outw_77_fu_2255_p4_proc : process(outw_76_fu_2248_p3)
    begin
        outw_77_fu_2255_p4 <= outw_76_fu_2248_p3;
        outw_77_fu_2255_p4(23) <= ap_const_lv1_1(0);
    end process;

    outw_78_fu_2265_p3 <= 
        outw_77_fu_2255_p4 when (icmp_ln79_39_reg_2788(0) = '1') else 
        outw_76_fu_2248_p3;
    
    outw_79_fu_2272_p4_proc : process(outw_78_fu_2265_p3)
    begin
        outw_79_fu_2272_p4 <= outw_78_fu_2265_p3;
        outw_79_fu_2272_p4(22) <= ap_const_lv1_1(0);
    end process;

    outw_80_fu_2282_p3 <= 
        outw_79_fu_2272_p4 when (icmp_ln79_40_reg_2793(0) = '1') else 
        outw_78_fu_2265_p3;
    
    outw_81_fu_2289_p4_proc : process(outw_80_reg_2912)
    begin
        outw_81_fu_2289_p4 <= outw_80_reg_2912;
        outw_81_fu_2289_p4(21) <= ap_const_lv1_1(0);
    end process;

    outw_82_fu_2298_p3 <= 
        outw_81_fu_2289_p4 when (icmp_ln79_41_reg_2798_pp0_iter1_reg(0) = '1') else 
        outw_80_reg_2912;
    
    outw_83_fu_2304_p4_proc : process(outw_82_fu_2298_p3)
    begin
        outw_83_fu_2304_p4 <= outw_82_fu_2298_p3;
        outw_83_fu_2304_p4(20) <= ap_const_lv1_1(0);
    end process;

    outw_84_fu_2314_p3 <= 
        outw_83_fu_2304_p4 when (icmp_ln79_42_reg_2803_pp0_iter1_reg(0) = '1') else 
        outw_82_fu_2298_p3;
    
    outw_85_fu_2321_p4_proc : process(outw_84_fu_2314_p3)
    begin
        outw_85_fu_2321_p4 <= outw_84_fu_2314_p3;
        outw_85_fu_2321_p4(19) <= ap_const_lv1_1(0);
    end process;

    outw_86_fu_2331_p3 <= 
        outw_85_fu_2321_p4 when (icmp_ln79_43_reg_2808_pp0_iter1_reg(0) = '1') else 
        outw_84_fu_2314_p3;
    
    outw_87_fu_2338_p4_proc : process(outw_86_fu_2331_p3)
    begin
        outw_87_fu_2338_p4 <= outw_86_fu_2331_p3;
        outw_87_fu_2338_p4(18) <= ap_const_lv1_1(0);
    end process;

    outw_88_fu_2348_p3 <= 
        outw_87_fu_2338_p4 when (icmp_ln79_44_reg_2813_pp0_iter1_reg(0) = '1') else 
        outw_86_fu_2331_p3;
    
    outw_89_fu_2355_p4_proc : process(outw_88_fu_2348_p3)
    begin
        outw_89_fu_2355_p4 <= outw_88_fu_2348_p3;
        outw_89_fu_2355_p4(17) <= ap_const_lv1_1(0);
    end process;

    outw_90_fu_2365_p3 <= 
        outw_89_fu_2355_p4 when (icmp_ln79_45_reg_2818_pp0_iter1_reg(0) = '1') else 
        outw_88_fu_2348_p3;
    
    outw_91_fu_2372_p4_proc : process(outw_90_fu_2365_p3)
    begin
        outw_91_fu_2372_p4 <= outw_90_fu_2365_p3;
        outw_91_fu_2372_p4(16) <= ap_const_lv1_1(0);
    end process;

    outw_92_fu_2382_p3 <= 
        outw_91_fu_2372_p4 when (icmp_ln79_46_reg_2823_pp0_iter1_reg(0) = '1') else 
        outw_90_fu_2365_p3;
    
    outw_93_fu_2389_p4_proc : process(outw_92_fu_2382_p3)
    begin
        outw_93_fu_2389_p4 <= outw_92_fu_2382_p3;
        outw_93_fu_2389_p4(15) <= ap_const_lv1_1(0);
    end process;

    outw_94_fu_2399_p3 <= 
        outw_93_fu_2389_p4 when (icmp_ln79_47_reg_2828_pp0_iter1_reg(0) = '1') else 
        outw_92_fu_2382_p3;
    
    outw_95_fu_2406_p4_proc : process(outw_94_fu_2399_p3)
    begin
        outw_95_fu_2406_p4 <= outw_94_fu_2399_p3;
        outw_95_fu_2406_p4(14) <= ap_const_lv1_1(0);
    end process;

    outw_96_fu_2416_p3 <= 
        outw_95_fu_2406_p4 when (icmp_ln79_48_reg_2833_pp0_iter1_reg(0) = '1') else 
        outw_94_fu_2399_p3;
    
    outw_97_fu_2423_p4_proc : process(outw_96_fu_2416_p3)
    begin
        outw_97_fu_2423_p4 <= outw_96_fu_2416_p3;
        outw_97_fu_2423_p4(13) <= ap_const_lv1_1(0);
    end process;

    outw_98_fu_2433_p3 <= 
        outw_97_fu_2423_p4 when (icmp_ln79_49_reg_2838_pp0_iter1_reg(0) = '1') else 
        outw_96_fu_2416_p3;
    
    outw_99_fu_2440_p4_proc : process(outw_98_fu_2433_p3)
    begin
        outw_99_fu_2440_p4 <= outw_98_fu_2433_p3;
        outw_99_fu_2440_p4(12) <= ap_const_lv1_1(0);
    end process;

    outw_fu_2129_p3 <= 
        ap_const_lv32_80000000 when (icmp_ln79_reg_2748(0) = '1') else 
        ap_const_lv32_0;
    tmp_10_i_fu_1482_p9 <= "XXXXXXXXXXXXX";
    tmp_11_i_fu_1512_p9 <= "XXXXXXXXXXXXX";
    tmp_12_i_fu_1542_p9 <= "XXXXXXXXXXXXX";
    tmp_13_i_fu_1572_p9 <= "XXXXXXXXXXXXX";
    tmp_14_i_fu_1602_p9 <= "XXXXXXXXXXXXX";
    tmp_15_i_fu_1632_p9 <= "XXXXXXXXXXXXX";
    tmp_16_i_fu_1662_p9 <= "XXXXXXXXXXXXX";
    tmp_17_i_fu_1692_p9 <= "XXXXXXXXXXXXX";
    tmp_18_i_fu_1722_p9 <= "XXXXXXXXXXXXX";
    tmp_19_i_fu_1752_p9 <= "XXXXXXXXXXXXX";
    tmp_1_i_fu_1212_p9 <= "XXXXXXXXXXXXX";
    tmp_20_i_fu_1782_p9 <= "XXXXXXXXXXXXX";
    tmp_21_i_fu_1812_p9 <= "XXXXXXXXXXXXX";
    tmp_22_i_fu_1842_p9 <= "XXXXXXXXXXXXX";
    tmp_23_i_fu_1872_p9 <= "XXXXXXXXXXXXX";
    tmp_24_i_fu_1902_p9 <= "XXXXXXXXXXXXX";
    tmp_25_i_fu_1932_p9 <= "XXXXXXXXXXXXX";
    tmp_26_i_fu_1962_p9 <= "XXXXXXXXXXXXX";
    tmp_27_i_fu_1992_p9 <= "XXXXXXXXXXXXX";
    tmp_28_i_fu_2022_p9 <= "XXXXXXXXXXXXX";
    tmp_29_i_fu_2052_p9 <= "XXXXXXXXXXXXX";
    tmp_2_i_fu_1242_p9 <= "XXXXXXXXXXXXX";
    tmp_30_i_fu_2082_p9 <= "XXXXXXXXXXXXX";
    tmp_3_i_fu_1272_p9 <= "XXXXXXXXXXXXX";
    tmp_4_i_fu_1302_p9 <= "XXXXXXXXXXXXX";
    tmp_5_i_fu_1332_p9 <= "XXXXXXXXXXXXX";
    tmp_6_i_fu_1362_p9 <= "XXXXXXXXXXXXX";
    tmp_7_i_fu_1392_p9 <= "XXXXXXXXXXXXX";
    tmp_8_i_fu_1422_p9 <= "XXXXXXXXXXXXX";
    tmp_9_i_fu_1452_p9 <= "XXXXXXXXXXXXX";
    tmp_i_36_fu_1182_p9 <= "XXXXXXXXXXXXX";
    tmp_i_fu_1152_p9 <= "XXXXXXXXXXXXX";
    w_fu_2112_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_w1_load) + unsigned(ap_const_lv2_1));
end behav;
