0.6
2018.2
Jun 14 2018
20:07:38
/home/kanane/Bureau/4A/ProjetSI/project_1/project_1.sim/sim_1/impl/timing/xsim/Test_ALU_time_impl.v,1683792137,verilog,,,,ALU;glbl,,,,,,,,
/home/kanane/Bureau/4A/ProjetSI/project_1/project_1.srcs/sim_1/new/Test_ALU.vhd,1683791883,vhdl,,,,test_alu,,,,,,,,
