Warning (10268): Verilog HDL information at EECS3216_Lab5.sv(39): always construct contains both blocking and non-blocking assignments File: C:/Users/randy/Documents/School/EECS3216/Lab5/EECS3216_Lab5.sv Line: 39
