A Joint Optimization of Buffer and Splitter Insertion
Running Benchmarks:
['c432']

Parsed Circuit c432 has gate count 121
Solving Initial Levels with 4375 constraints
No Improvement Found in Iteration 2 at cost 832
Inserting Buffers
Network is Appropriately Balanced
Recovered Inserted Cost:832
Buffers = 759
Splitters = 73
Total Time: 0.4287726879119873 seconds 
Time in phase assignment 0.07328653335571289 
Time in tree construction 0.3348872661590576 


{1: 36, 5: 16.67, 6: 15.0, 7: 14.0, 4: 17.0, 3: 12.67, 8: 13.0, 11: 17.67, 12: 14.0, 14: 17.33, 15: 13.33, 16: 11.33, 10: 14.0, 13: 11.33, 17: 10.33, 20: 15.0, 21: 11.33, 25: 10.67, 19: 11.33, 24: 12.67, 26: 8.67, 23: 9.67, 22: 7.33, 27: 7.67, 29: 8.67, 30: 12.33, 33: 7.67, 31: 8.67, 35: 6.67, 37: 4.33, 38: 3.67, 36: 4.67, 34: 4.67, 39: 7, 2: 12.0, 9: 12.33, 18: 9.67, 32: 4.0, 28: 7.0}
Total Cells: 996
Max Depth: 39
Max Width: 17.67
Average Width per Depth: 11.32
Number of Primary Inputs: 36
Parameters
Phases:4
Maximum Phase Skips:0
Splitter Fanout Limit:4


Summary of Results
Benchmark | Total Buffer/Splitter Cost
c432  |  832
