[INF:CM0023] Creating log file ../../build/regression/PackageTypeParam/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<154> s<153> l<1:1> el<1:0>
n<> u<1> t<Package> p<69> s<2> l<1:1> el<1:8>
n<new_package> u<2> t<StringConst> p<69> s<66> l<1:9> el<1:20>
n<> u<3> t<Struct_keyword> p<4> l<2:9> el<2:15>
n<> u<4> t<Struct_union> p<61> c<3> s<5> l<2:9> el<2:15>
n<> u<5> t<Packed_keyword> p<61> s<22> l<2:16> el<2:22>
n<> u<6> t<IntVec_TypeLogic> p<17> s<16> l<3:5> el<3:10>
n<128> u<7> t<IntConst> p<8> l<3:12> el<3:15>
n<> u<8> t<Primary_literal> p<9> c<7> l<3:12> el<3:15>
n<> u<9> t<Constant_primary> p<10> c<8> l<3:12> el<3:15>
n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<3:12> el<3:15>
n<0> u<11> t<IntConst> p<12> l<3:16> el<3:17>
n<> u<12> t<Primary_literal> p<13> c<11> l<3:16> el<3:17>
n<> u<13> t<Constant_primary> p<14> c<12> l<3:16> el<3:17>
n<> u<14> t<Constant_expression> p<15> c<13> l<3:16> el<3:17>
n<> u<15> t<Constant_range> p<16> c<10> l<3:12> el<3:17>
n<> u<16> t<Packed_dimension> p<17> c<15> l<3:11> el<3:18>
n<> u<17> t<Data_type> p<18> c<6> l<3:5> el<3:18>
n<> u<18> t<Data_type_or_void> p<22> c<17> s<21> l<3:5> el<3:18>
n<a> u<19> t<StringConst> p<20> l<3:19> el<3:20>
n<> u<20> t<Variable_decl_assignment> p<21> c<19> l<3:19> el<3:20>
n<> u<21> t<List_of_variable_decl_assignments> p<22> c<20> l<3:19> el<3:20>
n<> u<22> t<Struct_union_member> p<61> c<18> s<39> l<3:5> el<3:21>
n<> u<23> t<IntVec_TypeLogic> p<34> s<33> l<4:5> el<4:10>
n<4> u<24> t<IntConst> p<25> l<4:12> el<4:13>
n<> u<25> t<Primary_literal> p<26> c<24> l<4:12> el<4:13>
n<> u<26> t<Constant_primary> p<27> c<25> l<4:12> el<4:13>
n<> u<27> t<Constant_expression> p<32> c<26> s<31> l<4:12> el<4:13>
n<0> u<28> t<IntConst> p<29> l<4:14> el<4:15>
n<> u<29> t<Primary_literal> p<30> c<28> l<4:14> el<4:15>
n<> u<30> t<Constant_primary> p<31> c<29> l<4:14> el<4:15>
n<> u<31> t<Constant_expression> p<32> c<30> l<4:14> el<4:15>
n<> u<32> t<Constant_range> p<33> c<27> l<4:12> el<4:15>
n<> u<33> t<Packed_dimension> p<34> c<32> l<4:11> el<4:16>
n<> u<34> t<Data_type> p<35> c<23> l<4:5> el<4:16>
n<> u<35> t<Data_type_or_void> p<39> c<34> s<38> l<4:5> el<4:16>
n<b> u<36> t<StringConst> p<37> l<4:19> el<4:20>
n<> u<37> t<Variable_decl_assignment> p<38> c<36> l<4:19> el<4:20>
n<> u<38> t<List_of_variable_decl_assignments> p<39> c<37> l<4:19> el<4:20>
n<> u<39> t<Struct_union_member> p<61> c<35> s<46> l<4:5> el<4:21>
n<> u<40> t<IntVec_TypeLogic> p<41> l<5:5> el<5:10>
n<> u<41> t<Data_type> p<42> c<40> l<5:5> el<5:10>
n<> u<42> t<Data_type_or_void> p<46> c<41> s<45> l<5:5> el<5:10>
n<c> u<43> t<StringConst> p<44> l<5:19> el<5:20>
n<> u<44> t<Variable_decl_assignment> p<45> c<43> l<5:19> el<5:20>
n<> u<45> t<List_of_variable_decl_assignments> p<46> c<44> l<5:19> el<5:20>
n<> u<46> t<Struct_union_member> p<61> c<42> s<53> l<5:5> el<5:21>
n<> u<47> t<IntVec_TypeLogic> p<48> l<6:5> el<6:10>
n<> u<48> t<Data_type> p<49> c<47> l<6:5> el<6:10>
n<> u<49> t<Data_type_or_void> p<53> c<48> s<52> l<6:5> el<6:10>
n<d> u<50> t<StringConst> p<51> l<6:19> el<6:20>
n<> u<51> t<Variable_decl_assignment> p<52> c<50> l<6:19> el<6:20>
n<> u<52> t<List_of_variable_decl_assignments> p<53> c<51> l<6:19> el<6:20>
n<> u<53> t<Struct_union_member> p<61> c<49> s<60> l<6:5> el<6:21>
n<> u<54> t<IntVec_TypeLogic> p<55> l<7:5> el<7:10>
n<> u<55> t<Data_type> p<56> c<54> l<7:5> el<7:10>
n<> u<56> t<Data_type_or_void> p<60> c<55> s<59> l<7:5> el<7:10>
n<e> u<57> t<StringConst> p<58> l<7:19> el<7:20>
n<> u<58> t<Variable_decl_assignment> p<59> c<57> l<7:19> el<7:20>
n<> u<59> t<List_of_variable_decl_assignments> p<60> c<58> l<7:19> el<7:20>
n<> u<60> t<Struct_union_member> p<61> c<56> l<7:5> el<7:21>
n<> u<61> t<Data_type> p<63> c<4> s<62> l<2:9> el<8:2>
n<zzz> u<62> t<StringConst> p<63> l<8:3> el<8:6>
n<> u<63> t<Type_declaration> p<64> c<61> l<2:1> el<8:7>
n<> u<64> t<Data_declaration> p<65> c<63> l<2:1> el<8:7>
n<> u<65> t<Package_or_generate_item_declaration> p<66> c<64> l<2:1> el<8:7>
n<> u<66> t<Package_item> p<69> c<65> s<68> l<2:1> el<8:7>
n<new_package> u<67> t<StringConst> p<69> l<9:14> el<9:25>
n<> u<68> t<Endpackage> p<69> s<67> l<9:1> el<9:11>
n<> u<69> t<Package_declaration> p<70> c<1> l<1:1> el<9:25>
n<> u<70> t<Description> p<153> c<69> s<73> l<1:1> el<9:25>
n<> u<71> t<Package_or_generate_item_declaration> p<72> l<9:25> el<9:26>
n<> u<72> t<Package_item> p<73> c<71> l<9:25> el<9:26>
n<> u<73> t<Description> p<153> c<72> s<152> l<9:25> el<9:26>
n<> u<74> t<Module_keyword> p<115> s<75> l<12:1> el<12:7>
n<module_a> u<75> t<StringConst> p<115> s<91> l<12:8> el<12:16>
n<TYPE_PARAMETER> u<76> t<StringConst> p<86> s<85> l<14:20> el<14:34>
n<new_package> u<77> t<StringConst> p<78> l<14:37> el<14:48>
n<> u<78> t<Package_scope> p<82> c<77> s<79> l<14:37> el<14:50>
n<zzz> u<79> t<StringConst> p<82> s<81> l<14:50> el<14:53>
n<> u<80> t<Constant_bit_select> p<81> l<15:5> el<14:58>
n<> u<81> t<Constant_select> p<82> c<80> l<15:5> el<14:58>
n<> u<82> t<Constant_primary> p<83> c<78> l<14:37> el<14:53>
n<> u<83> t<Constant_expression> p<84> c<82> l<14:37> el<14:53>
n<> u<84> t<Constant_mintypmax_expression> p<85> c<83> l<14:37> el<14:53>
n<> u<85> t<Constant_param_expression> p<86> c<84> l<14:37> el<14:53>
n<> u<86> t<Param_assignment> p<87> c<76> l<14:20> el<14:53>
n<> u<87> t<List_of_param_assignments> p<89> c<86> l<14:20> el<14:53>
n<> u<88> t<Type> p<89> s<87> l<14:15> el<14:19>
n<> u<89> t<Parameter_declaration> p<90> c<88> l<14:5> el<14:53>
n<> u<90> t<Parameter_port_declaration> p<91> c<89> l<14:5> el<14:53>
n<> u<91> t<Parameter_port_list> p<115> c<90> s<114> l<13:3> el<15:6>
n<> u<92> t<PortDir_Inp> p<97> s<96> l<17:4> el<17:9>
n<TYPE_PARAMETER> u<93> t<StringConst> p<94> l<17:10> el<17:24>
n<> u<94> t<Data_type> p<95> c<93> l<17:10> el<17:24>
n<> u<95> t<Data_type_or_implicit> p<96> c<94> l<17:10> el<17:24>
n<> u<96> t<Net_port_type> p<97> c<95> l<17:10> el<17:24>
n<> u<97> t<Net_port_header> p<99> c<92> s<98> l<17:4> el<17:24>
n<input_struct> u<98> t<StringConst> p<99> l<17:25> el<17:37>
n<> u<99> t<Ansi_port_declaration> p<114> c<97> s<107> l<17:4> el<17:37>
n<> u<100> t<PortDir_Out> p<105> s<104> l<18:4> el<18:10>
n<TYPE_PARAMETER> u<101> t<StringConst> p<102> l<18:11> el<18:25>
n<> u<102> t<Data_type> p<103> c<101> l<18:11> el<18:25>
n<> u<103> t<Data_type_or_implicit> p<104> c<102> l<18:11> el<18:25>
n<> u<104> t<Net_port_type> p<105> c<103> l<18:11> el<18:25>
n<> u<105> t<Net_port_header> p<107> c<100> s<106> l<18:4> el<18:25>
n<output_struct> u<106> t<StringConst> p<107> l<18:26> el<18:39>
n<> u<107> t<Ansi_port_declaration> p<114> c<105> s<113> l<18:4> el<18:39>
n<> u<108> t<PortDir_Inp> p<111> s<110> l<19:4> el<19:9>
n<> u<109> t<Data_type_or_implicit> p<110> l<19:10> el<19:10>
n<> u<110> t<Net_port_type> p<111> c<109> l<19:10> el<19:10>
n<> u<111> t<Net_port_header> p<113> c<108> s<112> l<19:4> el<19:9>
n<clk> u<112> t<StringConst> p<113> l<19:10> el<19:13>
n<> u<113> t<Ansi_port_declaration> p<114> c<111> l<19:4> el<19:13>
n<> u<114> t<List_of_port_declarations> p<115> c<99> l<16:3> el<21:5>
n<> u<115> t<Module_ansi_header> p<151> c<74> s<149> l<12:1> el<21:6>
n<> u<116> t<AlwaysKeywd_FF> p<146> s<145> l<23:3> el<23:12>
n<> u<117> t<Edge_Posedge> p<122> s<121> l<23:15> el<23:22>
n<clk> u<118> t<StringConst> p<119> l<23:23> el<23:26>
n<> u<119> t<Primary_literal> p<120> c<118> l<23:23> el<23:26>
n<> u<120> t<Primary> p<121> c<119> l<23:23> el<23:26>
n<> u<121> t<Expression> p<122> c<120> l<23:23> el<23:26>
n<> u<122> t<Event_expression> p<123> c<117> l<23:15> el<23:26>
n<> u<123> t<Event_control> p<124> c<122> l<23:13> el<23:27>
n<> u<124> t<Procedural_timing_control> p<143> c<123> s<142> l<23:13> el<23:27>
n<output_struct> u<125> t<StringConst> p<126> l<24:5> el<24:18>
n<> u<126> t<Ps_or_hierarchical_identifier> p<129> c<125> s<128> l<24:5> el<24:18>
n<> u<127> t<Bit_select> p<128> l<24:19> el<24:19>
n<> u<128> t<Select> p<129> c<127> l<24:19> el<24:19>
n<> u<129> t<Variable_lvalue> p<134> c<126> s<133> l<24:5> el<24:18>
n<input_struct> u<130> t<StringConst> p<131> l<24:22> el<24:34>
n<> u<131> t<Primary_literal> p<132> c<130> l<24:22> el<24:34>
n<> u<132> t<Primary> p<133> c<131> l<24:22> el<24:34>
n<> u<133> t<Expression> p<134> c<132> l<24:22> el<24:34>
n<> u<134> t<Nonblocking_assignment> p<135> c<129> l<24:5> el<24:34>
n<> u<135> t<Statement_item> p<136> c<134> l<24:5> el<24:35>
n<> u<136> t<Statement> p<137> c<135> l<24:5> el<24:35>
n<> u<137> t<Statement_or_null> p<139> c<136> s<138> l<24:5> el<24:35>
n<> u<138> t<End> p<139> l<25:3> el<25:6>
n<> u<139> t<Seq_block> p<140> c<137> l<23:28> el<25:6>
n<> u<140> t<Statement_item> p<141> c<139> l<23:28> el<25:6>
n<> u<141> t<Statement> p<142> c<140> l<23:28> el<25:6>
n<> u<142> t<Statement_or_null> p<143> c<141> l<23:28> el<25:6>
n<> u<143> t<Procedural_timing_control_statement> p<144> c<124> l<23:13> el<25:6>
n<> u<144> t<Statement_item> p<145> c<143> l<23:13> el<25:6>
n<> u<145> t<Statement> p<146> c<144> l<23:13> el<25:6>
n<> u<146> t<Always_construct> p<147> c<116> l<23:3> el<25:6>
n<> u<147> t<Module_common_item> p<148> c<146> l<23:3> el<25:6>
n<> u<148> t<Module_or_generate_item> p<149> c<147> l<23:3> el<25:6>
n<> u<149> t<Non_port_module_item> p<151> c<148> s<150> l<23:3> el<25:6>
n<module_a> u<150> t<StringConst> p<151> l<28:13> el<28:21>
n<> u<151> t<Module_declaration> p<152> c<115> l<12:1> el<28:21>
n<> u<152> t<Description> p<153> c<151> l<12:1> el<28:21>
n<> u<153> t<Source_text> p<154> c<70> l<1:1> el<28:21>
n<> u<154> t<Top_level_rule> l<1:1> el<29:1>
[WRN:PA0205] dut.sv:1: No timescale set for "new_package".

[WRN:PA0205] dut.sv:12: No timescale set for "module_a".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1: Compile package "new_package".

[INF:CP0303] dut.sv:12: Compile module "work@module_a".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:12: Top level module "work@module_a".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/PackageTypeParam/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/PackageTypeParam/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/PackageTypeParam/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@module_a)
|vpiElaborated:1
|vpiName:work@module_a
|uhdmallPackages:
\_package: new_package (new_package::) dut.sv:1:1: , endln:9:25, parent:work@module_a
  |vpiName:new_package
  |vpiFullName:new_package::
  |vpiTypedef:
  \_struct_typespec: (new_package::zzz), line:2:9, endln:2:15, parent:new_package::
    |vpiName:new_package::zzz
    |vpiInstance:
    \_package: new_package (new_package::) dut.sv:1:1: , endln:9:25, parent:work@module_a
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (a), line:3:19, endln:3:20, parent:new_package::zzz
      |vpiName:a
      |vpiTypespec:
      \_logic_typespec: , line:3:5, endln:3:10
        |vpiInstance:
        \_package: (new_package), file:
        |vpiRange:
        \_range: , line:3:12, endln:3:17, parent:new_package::zzz
          |vpiLeftRange:
          \_constant: , line:3:12, endln:3:15
            |vpiDecompile:128
            |vpiSize:64
            |UINT:128
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:3:16, endln:3:17
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:18
    |vpiTypespecMember:
    \_typespec_member: (b), line:4:19, endln:4:20, parent:new_package::zzz
      |vpiName:b
      |vpiTypespec:
      \_logic_typespec: , line:4:5, endln:4:10
        |vpiInstance:
        \_package: (new_package), file:
        |vpiRange:
        \_range: , line:4:12, endln:4:15, parent:new_package::zzz
          |vpiLeftRange:
          \_constant: , line:4:12, endln:4:13
            |vpiDecompile:4
            |vpiSize:64
            |UINT:4
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:4:14, endln:4:15
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:16
    |vpiTypespecMember:
    \_typespec_member: (c), line:5:19, endln:5:20, parent:new_package::zzz
      |vpiName:c
      |vpiTypespec:
      \_logic_typespec: , line:5:5, endln:5:10
        |vpiInstance:
        \_package: (new_package), file:
      |vpiRefFile:dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:10
    |vpiTypespecMember:
    \_typespec_member: (d), line:6:19, endln:6:20, parent:new_package::zzz
      |vpiName:d
      |vpiTypespec:
      \_logic_typespec: , line:6:5, endln:6:10
        |vpiInstance:
        \_package: (new_package), file:
      |vpiRefFile:dut.sv
      |vpiRefLineNo:6
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:6
      |vpiRefEndColumnNo:10
    |vpiTypespecMember:
    \_typespec_member: (e), line:7:19, endln:7:20, parent:new_package::zzz
      |vpiName:e
      |vpiTypespec:
      \_logic_typespec: , line:7:5, endln:7:10
        |vpiInstance:
        \_package: (new_package), file:
      |vpiRefFile:dut.sv
      |vpiRefLineNo:7
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:7
      |vpiRefEndColumnNo:10
  |vpiDefName:new_package
|uhdmtopPackages:
\_package: new_package (new_package::) dut.sv:1:1: , endln:9:25, parent:work@module_a
  |vpiName:new_package
  |vpiFullName:new_package::
  |vpiTypedef:
  \_struct_typespec: (new_package::zzz), line:2:9, endln:2:15, parent:new_package::
    |vpiName:new_package::zzz
    |vpiInstance:
    \_package: new_package (new_package::) dut.sv:1:1: , endln:9:25, parent:work@module_a
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (a), line:3:19, endln:3:20, parent:new_package::zzz
      |vpiName:a
      |vpiTypespec:
      \_logic_typespec: , line:3:5, endln:3:10
        |vpiInstance:
        \_package: new_package (new_package::) dut.sv:1:1: , endln:9:25, parent:work@module_a
        |vpiRange:
        \_range: , line:3:12, endln:3:17, parent:new_package::zzz
          |vpiLeftRange:
          \_constant: , line:3:12, endln:3:15
            |vpiDecompile:128
            |vpiSize:64
            |UINT:128
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:3:16, endln:3:17
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:18
    |vpiTypespecMember:
    \_typespec_member: (b), line:4:19, endln:4:20, parent:new_package::zzz
      |vpiName:b
      |vpiTypespec:
      \_logic_typespec: , line:4:5, endln:4:10
        |vpiInstance:
        \_package: new_package (new_package::) dut.sv:1:1: , endln:9:25, parent:work@module_a
        |vpiRange:
        \_range: , line:4:12, endln:4:15, parent:new_package::zzz
          |vpiLeftRange:
          \_constant: , line:4:12, endln:4:13
            |vpiDecompile:4
            |vpiSize:64
            |UINT:4
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:4:14, endln:4:15
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:16
    |vpiTypespecMember:
    \_typespec_member: (c), line:5:19, endln:5:20, parent:new_package::zzz
      |vpiName:c
      |vpiTypespec:
      \_logic_typespec: , line:5:5, endln:5:10
        |vpiInstance:
        \_package: new_package (new_package::) dut.sv:1:1: , endln:9:25, parent:work@module_a
      |vpiRefFile:dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:10
    |vpiTypespecMember:
    \_typespec_member: (d), line:6:19, endln:6:20, parent:new_package::zzz
      |vpiName:d
      |vpiTypespec:
      \_logic_typespec: , line:6:5, endln:6:10
        |vpiInstance:
        \_package: new_package (new_package::) dut.sv:1:1: , endln:9:25, parent:work@module_a
      |vpiRefFile:dut.sv
      |vpiRefLineNo:6
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:6
      |vpiRefEndColumnNo:10
    |vpiTypespecMember:
    \_typespec_member: (e), line:7:19, endln:7:20, parent:new_package::zzz
      |vpiName:e
      |vpiTypespec:
      \_logic_typespec: , line:7:5, endln:7:10
        |vpiInstance:
        \_package: new_package (new_package::) dut.sv:1:1: , endln:9:25, parent:work@module_a
      |vpiRefFile:dut.sv
      |vpiRefLineNo:7
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:7
      |vpiRefEndColumnNo:10
  |vpiDefName:new_package
  |vpiTop:1
|uhdmallModules:
\_module: work@module_a (work@module_a) dut.sv:12:1: , endln:28:21, parent:work@module_a
  |vpiFullName:work@module_a
  |vpiParameter:
  \_type_parameter: (work@module_a.TYPE_PARAMETER), line:14:20, endln:14:34, parent:work@module_a
    |vpiName:TYPE_PARAMETER
    |vpiFullName:work@module_a.TYPE_PARAMETER
    |vpiTypespec:
    \_struct_typespec: (new_package::zzz), line:2:9, endln:2:15, parent:new_package::
  |vpiDefName:work@module_a
  |vpiNet:
  \_logic_net: (work@module_a.input_struct), line:17:25, endln:17:37, parent:work@module_a
    |vpiName:input_struct
    |vpiFullName:work@module_a.input_struct
  |vpiNet:
  \_logic_net: (work@module_a.output_struct), line:18:26, endln:18:39, parent:work@module_a
    |vpiName:output_struct
    |vpiFullName:work@module_a.output_struct
  |vpiNet:
  \_logic_net: (work@module_a.clk), line:19:10, endln:19:13, parent:work@module_a
    |vpiName:clk
    |vpiFullName:work@module_a.clk
  |vpiPort:
  \_port: (input_struct), line:17:25, endln:17:37, parent:work@module_a
    |vpiName:input_struct
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@module_a.input_struct), line:17:25, endln:17:37, parent:work@module_a
  |vpiPort:
  \_port: (output_struct), line:18:26, endln:18:39, parent:work@module_a
    |vpiName:output_struct
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@module_a.output_struct), line:18:26, endln:18:39, parent:work@module_a
  |vpiPort:
  \_port: (clk), line:19:10, endln:19:13, parent:work@module_a
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@module_a.clk), line:19:10, endln:19:13, parent:work@module_a
  |vpiProcess:
  \_always: , line:23:3, endln:25:6, parent:work@module_a
    |vpiStmt:
    \_event_control: , line:23:13, endln:23:27
      |vpiCondition:
      \_operation: , line:23:15, endln:23:26
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@module_a.clk), line:23:23, endln:23:26
          |vpiName:clk
          |vpiFullName:work@module_a.clk
          |vpiActual:
          \_logic_net: (work@module_a.clk), line:19:10, endln:19:13, parent:work@module_a
            |vpiName:clk
            |vpiFullName:work@module_a.clk
      |vpiStmt:
      \_begin: (work@module_a), line:23:28, endln:25:6
        |vpiFullName:work@module_a
        |vpiStmt:
        \_assignment: , line:24:5, endln:24:34, parent:work@module_a
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@module_a.input_struct), line:24:22, endln:24:34, parent:work@module_a
            |vpiName:input_struct
            |vpiFullName:work@module_a.input_struct
            |vpiActual:
            \_struct_var: (work@module_a.input_struct), line:17:25, endln:17:37, parent:work@module_a
              |vpiTypespec:
              \_struct_typespec: (new_package::zzz), line:2:9, endln:2:15, parent:new_package::
              |vpiName:input_struct
              |vpiFullName:work@module_a.input_struct
              |vpiVisibility:1
          |vpiLhs:
          \_ref_obj: (work@module_a.output_struct), line:24:5, endln:24:18, parent:work@module_a
            |vpiName:output_struct
            |vpiFullName:work@module_a.output_struct
            |vpiActual:
            \_struct_var: (work@module_a.output_struct), line:18:26, endln:18:39, parent:work@module_a
              |vpiTypespec:
              \_struct_typespec: (new_package::zzz), line:2:9, endln:2:15, parent:new_package::
              |vpiName:output_struct
              |vpiFullName:work@module_a.output_struct
              |vpiVisibility:1
    |vpiAlwaysType:3
|uhdmtopModules:
\_module: work@module_a (work@module_a) dut.sv:12:1: , endln:28:21
  |vpiName:work@module_a
  |vpiVariables:
  \_struct_var: (work@module_a.input_struct), line:17:25, endln:17:37, parent:work@module_a
  |vpiVariables:
  \_struct_var: (work@module_a.output_struct), line:18:26, endln:18:39, parent:work@module_a
  |vpiParameter:
  \_type_parameter: (work@module_a.TYPE_PARAMETER), line:14:20, endln:14:34, parent:work@module_a
  |vpiDefName:work@module_a
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@module_a.clk), line:19:10, endln:19:13, parent:work@module_a
  |vpiTopModule:1
  |vpiPort:
  \_port: (input_struct), line:17:25, endln:17:37, parent:work@module_a
    |vpiName:input_struct
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@module_a.input_struct), line:17:25, endln:17:37, parent:input_struct
      |vpiName:input_struct
      |vpiFullName:work@module_a.input_struct
      |vpiActual:
      \_struct_var: (work@module_a.input_struct), line:17:25, endln:17:37, parent:work@module_a
    |vpiInstance:
    \_module: work@module_a (work@module_a) dut.sv:12:1: , endln:28:21
  |vpiPort:
  \_port: (output_struct), line:18:26, endln:18:39, parent:work@module_a
    |vpiName:output_struct
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@module_a.output_struct), line:18:26, endln:18:39, parent:output_struct
      |vpiName:output_struct
      |vpiFullName:work@module_a.output_struct
      |vpiActual:
      \_struct_var: (work@module_a.output_struct), line:18:26, endln:18:39, parent:work@module_a
    |vpiInstance:
    \_module: work@module_a (work@module_a) dut.sv:12:1: , endln:28:21
  |vpiPort:
  \_port: (clk), line:19:10, endln:19:13, parent:work@module_a
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@module_a.clk), line:19:10, endln:19:13, parent:clk
      |vpiName:clk
      |vpiFullName:work@module_a.clk
      |vpiActual:
      \_logic_net: (work@module_a.clk), line:19:10, endln:19:13, parent:work@module_a
    |vpiInstance:
    \_module: work@module_a (work@module_a) dut.sv:12:1: , endln:28:21
  |vpiProcess:
  \_always: , line:23:3, endln:25:6, parent:work@module_a
    |vpiStmt:
    \_event_control: , line:23:13, endln:23:27
      |vpiCondition:
      \_operation: , line:23:15, endln:23:26
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@module_a.clk), line:23:23, endln:23:26
          |vpiName:clk
          |vpiFullName:work@module_a.clk
          |vpiActual:
          \_logic_net: (work@module_a.clk), line:19:10, endln:19:13, parent:work@module_a
      |vpiStmt:
      \_begin: (work@module_a), line:23:28, endln:25:6
        |vpiFullName:work@module_a
        |vpiStmt:
        \_assignment: , line:24:5, endln:24:34, parent:work@module_a
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@module_a.input_struct), line:24:22, endln:24:34
            |vpiName:input_struct
            |vpiFullName:work@module_a.input_struct
            |vpiActual:
            \_struct_var: (work@module_a.input_struct), line:17:25, endln:17:37, parent:work@module_a
          |vpiLhs:
          \_ref_obj: (work@module_a.output_struct), line:24:5, endln:24:18
            |vpiName:output_struct
            |vpiFullName:work@module_a.output_struct
            |vpiActual:
            \_struct_var: (work@module_a.output_struct), line:18:26, endln:18:39, parent:work@module_a
    |vpiAlwaysType:3
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/PackageTypeParam/dut.sv | ${SURELOG_DIR}/build/regression/PackageTypeParam/roundtrip/dut_000.sv | 12 | 28 | 

