<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: libraries/libchip/include/same70/component/component_mcan.h Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_81818f1c1b01098ad6d8389f2aaf9f72.html">libraries</a>      </li>
      <li><a class="el" href="dir_33c8d9ef0c748cf5c50df7dbf441839e.html">libchip</a>      </li>
      <li><a class="el" href="dir_e8478b5db836196f374324cd3f52c720.html">include</a>      </li>
      <li><a class="el" href="dir_119d38153212911f4d833c021596233d.html">same70</a>      </li>
      <li><a class="el" href="dir_0383970294d34a9ba67ba74a0d26aa52.html">component</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>component_mcan.h</h1>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/*                       SAM Software Package License                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00005"></a>00005 <span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span>
<a name="l00006"></a>00006 <span class="comment">/*                                                                              */</span>
<a name="l00007"></a>00007 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                              */</span>
<a name="l00009"></a>00009 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00010"></a>00010 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00011"></a>00011 <span class="comment">/*                                                                              */</span>
<a name="l00012"></a>00012 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00013"></a>00013 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00014"></a>00014 <span class="comment">/*                                                                              */</span>
<a name="l00015"></a>00015 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00016"></a>00016 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00017"></a>00017 <span class="comment">/*                                                                              */</span>
<a name="l00018"></a>00018 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00019"></a>00019 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00020"></a>00020 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00021"></a>00021 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00022"></a>00022 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00023"></a>00023 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00024"></a>00024 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00025"></a>00025 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00026"></a>00026 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00027"></a>00027 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00028"></a>00028 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="preprocessor">#ifndef _SAME70_MCAN_COMPONENT_</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span><span class="preprocessor">#define _SAME70_MCAN_COMPONENT_</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span>
<a name="l00033"></a>00033 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00034"></a>00034 <span class="comment">/**  SOFTWARE API DEFINITION FOR Controller Area Network */</span>
<a name="l00035"></a>00035 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00036"></a>00036 <span class="comment">/** \addtogroup SAME70_MCAN Controller Area Network */</span><span class="comment"></span>
<a name="l00037"></a>00037 <span class="comment">/*@{*/</span>
<a name="l00038"></a>00038 
<a name="l00039"></a>00039 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="comment">/** \brief Mcan hardware registers */</span>
<a name="l00041"></a><a class="code" href="struct_mcan.html">00041</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00042"></a>00042   __I  uint32_t Reserved1[2];
<a name="l00043"></a><a class="code" href="struct_mcan.html#a76ff94fb4fd91b7416a9aed216f1dac4">00043</a>   __IO uint32_t MCAN_CUST;    <span class="comment">/**&lt; \brief (Mcan Offset: 0x08) Customer Register */</span>
<a name="l00044"></a><a class="code" href="struct_mcan.html#a759d99b9e60a72853e95e2a209802ace">00044</a>   __IO uint32_t MCAN_FBTP;    <span class="comment">/**&lt; \brief (Mcan Offset: 0x0C) Fast Bit Timing and Prescaler Register */</span>
<a name="l00045"></a><a class="code" href="struct_mcan.html#ab983f9187cdebf4848a0c158ae0db3de">00045</a>   __IO uint32_t MCAN_TEST;    <span class="comment">/**&lt; \brief (Mcan Offset: 0x10) Test Register */</span>
<a name="l00046"></a><a class="code" href="struct_mcan.html#a755d77fa581e283242ed6fac9506d7ae">00046</a>   __IO uint32_t MCAN_RWD;     <span class="comment">/**&lt; \brief (Mcan Offset: 0x14) RAM Watchdog Register */</span>
<a name="l00047"></a><a class="code" href="struct_mcan.html#ac56caf1c99c0eb50695882995a41915e">00047</a>   __IO uint32_t MCAN_CCCR;    <span class="comment">/**&lt; \brief (Mcan Offset: 0x18) CC Control Register */</span>
<a name="l00048"></a><a class="code" href="struct_mcan.html#aa8c7ac7b950c929e7888262a646ed214">00048</a>   __IO uint32_t MCAN_BTP;     <span class="comment">/**&lt; \brief (Mcan Offset: 0x1C) Bit Timing and Prescaler Register */</span>
<a name="l00049"></a><a class="code" href="struct_mcan.html#af79679f70d569f298b95a27617abb506">00049</a>   __IO uint32_t MCAN_TSCC;    <span class="comment">/**&lt; \brief (Mcan Offset: 0x20) Timestamp Counter Configuration Register */</span>
<a name="l00050"></a><a class="code" href="struct_mcan.html#aa56b44889dc925861bbb3d30ab073db0">00050</a>   __IO uint32_t MCAN_TSCV;    <span class="comment">/**&lt; \brief (Mcan Offset: 0x24) Timestamp Counter Value Register */</span>
<a name="l00051"></a><a class="code" href="struct_mcan.html#a5caaa33e4f25d39af7ab47b101d4f45c">00051</a>   __IO uint32_t MCAN_TOCC;    <span class="comment">/**&lt; \brief (Mcan Offset: 0x28) Timeout Counter Configuration Register */</span>
<a name="l00052"></a><a class="code" href="struct_mcan.html#a055c0102684acd7cd356fcc285bc000b">00052</a>   __IO uint32_t MCAN_TOCV;    <span class="comment">/**&lt; \brief (Mcan Offset: 0x2C) Timeout Counter Value Register */</span>
<a name="l00053"></a>00053   __I  uint32_t Reserved2[4];
<a name="l00054"></a><a class="code" href="struct_mcan.html#a4412882e3359de427209547daa698bce">00054</a>   __I  uint32_t MCAN_ECR;     <span class="comment">/**&lt; \brief (Mcan Offset: 0x40) Error Counter Register */</span>
<a name="l00055"></a><a class="code" href="struct_mcan.html#ab2c9a6a2337f1dee91970172832074af">00055</a>   __I  uint32_t MCAN_PSR;     <span class="comment">/**&lt; \brief (Mcan Offset: 0x44) Protocol Status Register */</span>
<a name="l00056"></a>00056   __I  uint32_t Reserved3[2];
<a name="l00057"></a><a class="code" href="struct_mcan.html#a9de6ff1b23c4701e40d014842314c0c5">00057</a>   __IO uint32_t MCAN_IR;      <span class="comment">/**&lt; \brief (Mcan Offset: 0x50) Interrupt Register */</span>
<a name="l00058"></a><a class="code" href="struct_mcan.html#a0a9c472a93e5cd5c9f237d9a94ef7f2e">00058</a>   __IO uint32_t MCAN_IE;      <span class="comment">/**&lt; \brief (Mcan Offset: 0x54) Interrupt Enable Register */</span>
<a name="l00059"></a><a class="code" href="struct_mcan.html#a2308731a54a1ea8e24de22d5e5f0d728">00059</a>   __IO uint32_t MCAN_ILS;     <span class="comment">/**&lt; \brief (Mcan Offset: 0x58) Interrupt Line Select Register */</span>
<a name="l00060"></a><a class="code" href="struct_mcan.html#a6335480bc089452f05f3d6fe66b80e0a">00060</a>   __IO uint32_t MCAN_ILE;     <span class="comment">/**&lt; \brief (Mcan Offset: 0x5C) Interrupt Line Enable Register */</span>
<a name="l00061"></a>00061   __I  uint32_t Reserved4[8];
<a name="l00062"></a><a class="code" href="struct_mcan.html#aad79e393b3efaf72d50e36ab74f23e48">00062</a>   __IO uint32_t MCAN_GFC;     <span class="comment">/**&lt; \brief (Mcan Offset: 0x80) Global Filter Configuration Register */</span>
<a name="l00063"></a><a class="code" href="struct_mcan.html#a32e36aedb4c5461ca369c4fdd1033109">00063</a>   __IO uint32_t MCAN_SIDFC;   <span class="comment">/**&lt; \brief (Mcan Offset: 0x84) Standard ID Filter Configuration Register */</span>
<a name="l00064"></a><a class="code" href="struct_mcan.html#ac2b66335790ea786a68039e1a503b1c9">00064</a>   __IO uint32_t MCAN_XIDFC;   <span class="comment">/**&lt; \brief (Mcan Offset: 0x88) Extended ID Filter Configuration Register */</span>
<a name="l00065"></a>00065   __I  uint32_t Reserved5[1];
<a name="l00066"></a><a class="code" href="struct_mcan.html#a6915c098e1a79a6fccdb873a1b0b17e5">00066</a>   __IO uint32_t MCAN_XIDAM;   <span class="comment">/**&lt; \brief (Mcan Offset: 0x90) Extended ID AND Mask Register */</span>
<a name="l00067"></a><a class="code" href="struct_mcan.html#aebdedb82eeb264100ba403d8a9d775dc">00067</a>   __I  uint32_t MCAN_HPMS;    <span class="comment">/**&lt; \brief (Mcan Offset: 0x94) High Priority Message Status Register */</span>
<a name="l00068"></a><a class="code" href="struct_mcan.html#add03a9f5d627e3f201666496c83af93f">00068</a>   __IO uint32_t MCAN_NDAT1;   <span class="comment">/**&lt; \brief (Mcan Offset: 0x98) New Data 1 Register */</span>
<a name="l00069"></a><a class="code" href="struct_mcan.html#af6fa81fd7c8ab89e4e6d9d79ac9be018">00069</a>   __IO uint32_t MCAN_NDAT2;   <span class="comment">/**&lt; \brief (Mcan Offset: 0x9C) New Data 2 Register */</span>
<a name="l00070"></a><a class="code" href="struct_mcan.html#a3a402afbdd7214583df6598cf75939a2">00070</a>   __IO uint32_t MCAN_RXF0C;   <span class="comment">/**&lt; \brief (Mcan Offset: 0xA0) Receive FIFO 0 Configuration Register */</span>
<a name="l00071"></a><a class="code" href="struct_mcan.html#aaf2cc249a2dca37ad5a2f8cccc328b93">00071</a>   __I  uint32_t MCAN_RXF0S;   <span class="comment">/**&lt; \brief (Mcan Offset: 0xA4) Receive FIFO 0 Status Register */</span>
<a name="l00072"></a><a class="code" href="struct_mcan.html#a2de8e989455d507b0d394861efa3d120">00072</a>   __IO uint32_t MCAN_RXF0A;   <span class="comment">/**&lt; \brief (Mcan Offset: 0xA8) Receive FIFO 0 Acknowledge Register */</span>
<a name="l00073"></a><a class="code" href="struct_mcan.html#a7be495ebe147ded61e71ffab067c2f3c">00073</a>   __IO uint32_t MCAN_RXBC;    <span class="comment">/**&lt; \brief (Mcan Offset: 0xAC) Receive Rx Buffer Configuration Register */</span>
<a name="l00074"></a><a class="code" href="struct_mcan.html#ac435d27ad1032489e93e49cdc657b832">00074</a>   __IO uint32_t MCAN_RXF1C;   <span class="comment">/**&lt; \brief (Mcan Offset: 0xB0) Receive FIFO 1 Configuration Register */</span>
<a name="l00075"></a><a class="code" href="struct_mcan.html#a4f22585b2b0425e7d6fafccd3748ef48">00075</a>   __I  uint32_t MCAN_RXF1S;   <span class="comment">/**&lt; \brief (Mcan Offset: 0xB4) Receive FIFO 1 Status Register */</span>
<a name="l00076"></a><a class="code" href="struct_mcan.html#a26a2dc733921b22e7c1b81ce157c5311">00076</a>   __IO uint32_t MCAN_RXF1A;   <span class="comment">/**&lt; \brief (Mcan Offset: 0xB8) Receive FIFO 1 Acknowledge Register */</span>
<a name="l00077"></a><a class="code" href="struct_mcan.html#a856fa1b75b4fb5464a30195921f790e7">00077</a>   __IO uint32_t MCAN_RXESC;   <span class="comment">/**&lt; \brief (Mcan Offset: 0xBC) Receive Buffer / FIFO Element Size Configuration Register */</span>
<a name="l00078"></a><a class="code" href="struct_mcan.html#a8de3ad1b62b3c8d56d85d4cce2eb666e">00078</a>   __IO uint32_t MCAN_TXBC;    <span class="comment">/**&lt; \brief (Mcan Offset: 0xC0) Transmit Buffer Configuration Register */</span>
<a name="l00079"></a><a class="code" href="struct_mcan.html#a2c2f5a1a4e80c7b6d9cba7b45e9657c7">00079</a>   __I  uint32_t MCAN_TXFQS;   <span class="comment">/**&lt; \brief (Mcan Offset: 0xC4) Transmit FIFO/Queue Status Register */</span>
<a name="l00080"></a><a class="code" href="struct_mcan.html#ab531e5793d5c4f7083f41c8e786d0393">00080</a>   __IO uint32_t MCAN_TXESC;   <span class="comment">/**&lt; \brief (Mcan Offset: 0xC8) Transmit Buffer Element Size Configuration Register */</span>
<a name="l00081"></a><a class="code" href="struct_mcan.html#a0d9bcf293a38d02f600568d01e0beeb3">00081</a>   __I  uint32_t MCAN_TXBRP;   <span class="comment">/**&lt; \brief (Mcan Offset: 0xCC) Transmit Buffer Request Pending Register */</span>
<a name="l00082"></a><a class="code" href="struct_mcan.html#abba0ea320d9236de309d29cad47b8cc6">00082</a>   __IO uint32_t MCAN_TXBAR;   <span class="comment">/**&lt; \brief (Mcan Offset: 0xD0) Transmit Buffer Add Request Register */</span>
<a name="l00083"></a><a class="code" href="struct_mcan.html#a06465098978dc990022a332519806a08">00083</a>   __IO uint32_t MCAN_TXBCR;   <span class="comment">/**&lt; \brief (Mcan Offset: 0xD4) Transmit Buffer Cancellation Request Register */</span>
<a name="l00084"></a><a class="code" href="struct_mcan.html#a0f8faa40665fd7fbd2914193cecc88e5">00084</a>   __I  uint32_t MCAN_TXBTO;   <span class="comment">/**&lt; \brief (Mcan Offset: 0xD8) Transmit Buffer Transmission Occurred Register */</span>
<a name="l00085"></a><a class="code" href="struct_mcan.html#aa43b39e2dca752502a6f7bc9eae9190f">00085</a>   __I  uint32_t MCAN_TXBCF;   <span class="comment">/**&lt; \brief (Mcan Offset: 0xDC) Transmit Buffer Cancellation Finished Register */</span>
<a name="l00086"></a><a class="code" href="struct_mcan.html#a0a3641163398b74a22516a3bd19bb085">00086</a>   __IO uint32_t MCAN_TXBTIE;  <span class="comment">/**&lt; \brief (Mcan Offset: 0xE0) Transmit Buffer Transmission Interrupt Enable Register */</span>
<a name="l00087"></a><a class="code" href="struct_mcan.html#a6960c238498346b677232d3a18add1a6">00087</a>   __IO uint32_t MCAN_TXBCIE;  <span class="comment">/**&lt; \brief (Mcan Offset: 0xE4) Transmit Buffer Cancellation Finished Interrupt Enable Register */</span>
<a name="l00088"></a>00088   __I  uint32_t Reserved6[2];
<a name="l00089"></a><a class="code" href="struct_mcan.html#a0f52d48de177c0f3e8c06497e8b3a568">00089</a>   __IO uint32_t MCAN_TXEFC;   <span class="comment">/**&lt; \brief (Mcan Offset: 0xF0) Transmit Event FIFO Configuration Register */</span>
<a name="l00090"></a><a class="code" href="struct_mcan.html#a4c880b0d7a88d8d8385597c533ed4650">00090</a>   __I  uint32_t MCAN_TXEFS;   <span class="comment">/**&lt; \brief (Mcan Offset: 0xF4) Transmit Event FIFO Status Register */</span>
<a name="l00091"></a><a class="code" href="struct_mcan.html#acbbe6e566676e3205330ef4abddcde45">00091</a>   __IO uint32_t MCAN_TXEFA;   <span class="comment">/**&lt; \brief (Mcan Offset: 0xF8) Transmit Event FIFO Acknowledge Register */</span>
<a name="l00092"></a>00092 } <a class="code" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a>;
<a name="l00093"></a>00093 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00094"></a>00094 <span class="comment">/* -------- MCAN_CUST : (MCAN Offset: 0x08) Customer Register -------- */</span>
<a name="l00095"></a>00095 <span class="preprocessor">#define MCAN_CUST_CSV_Pos 0</span>
<a name="l00096"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga06ab3cbe5adf56e5e3012b14f3226b8f">00096</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_CUST_CSV_Msk (0xffffffffu &lt;&lt; MCAN_CUST_CSV_Pos) </span><span class="comment">/**&lt; \brief (MCAN_CUST) Customer-specific Value */</span>
<a name="l00097"></a>00097 <span class="preprocessor">#define MCAN_CUST_CSV(value) ((MCAN_CUST_CSV_Msk &amp; ((value) &lt;&lt; MCAN_CUST_CSV_Pos)))</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="comment">/* -------- MCAN_FBTP : (MCAN Offset: 0x0C) Fast Bit Timing and Prescaler Register -------- */</span>
<a name="l00099"></a>00099 <span class="preprocessor">#define MCAN_FBTP_FSJW_Pos 0</span>
<a name="l00100"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga4aa47bcd4810bbec418c86ad7616babc">00100</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_FBTP_FSJW_Msk (0x3u &lt;&lt; MCAN_FBTP_FSJW_Pos) </span><span class="comment">/**&lt; \brief (MCAN_FBTP) Fast (Re) Synchronization Jump Width */</span>
<a name="l00101"></a>00101 <span class="preprocessor">#define MCAN_FBTP_FSJW(value) ((MCAN_FBTP_FSJW_Msk &amp; ((value) &lt;&lt; MCAN_FBTP_FSJW_Pos)))</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#define MCAN_FBTP_FTSEG2_Pos 4</span>
<a name="l00103"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gac49c58092eafe1e7d6b39abd48c31fe9">00103</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_FBTP_FTSEG2_Msk (0x7u &lt;&lt; MCAN_FBTP_FTSEG2_Pos) </span><span class="comment">/**&lt; \brief (MCAN_FBTP) Fast Time Segment After Sample Point */</span>
<a name="l00104"></a>00104 <span class="preprocessor">#define MCAN_FBTP_FTSEG2(value) ((MCAN_FBTP_FTSEG2_Msk &amp; ((value) &lt;&lt; MCAN_FBTP_FTSEG2_Pos)))</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">#define MCAN_FBTP_FTSEG1_Pos 8</span>
<a name="l00106"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga20fe7403cc5fefd16f81482d95f25d26">00106</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_FBTP_FTSEG1_Msk (0xfu &lt;&lt; MCAN_FBTP_FTSEG1_Pos) </span><span class="comment">/**&lt; \brief (MCAN_FBTP) Fast Time Segment Before Sample Point */</span>
<a name="l00107"></a>00107 <span class="preprocessor">#define MCAN_FBTP_FTSEG1(value) ((MCAN_FBTP_FTSEG1_Msk &amp; ((value) &lt;&lt; MCAN_FBTP_FTSEG1_Pos)))</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="preprocessor">#define MCAN_FBTP_FBRP_Pos 16</span>
<a name="l00109"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga850695b1a9604ea5e0be2c7c9b83ba23">00109</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_FBTP_FBRP_Msk (0x1fu &lt;&lt; MCAN_FBTP_FBRP_Pos) </span><span class="comment">/**&lt; \brief (MCAN_FBTP) Fast Baud Rate Prescaler */</span>
<a name="l00110"></a>00110 <span class="preprocessor">#define MCAN_FBTP_FBRP(value) ((MCAN_FBTP_FBRP_Msk &amp; ((value) &lt;&lt; MCAN_FBTP_FBRP_Pos)))</span>
<a name="l00111"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga6b5665a600fd911493f5502d476a3abc">00111</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_FBTP_TDC (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (MCAN_FBTP) Transceiver Delay Compensation */</span>
<a name="l00112"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga395076e0ac5ee2861a77807da1dbcca1">00112</a> <span class="preprocessor">#define   MCAN_FBTP_TDC_DISABLED (0x0u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (MCAN_FBTP) Transceiver Delay Compensation disabled. */</span>
<a name="l00113"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaa189460e16ae7f37380a5e7f1455a223">00113</a> <span class="preprocessor">#define   MCAN_FBTP_TDC_ENABLED (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (MCAN_FBTP) Transceiver Delay Compensation enabled. */</span>
<a name="l00114"></a>00114 <span class="preprocessor">#define MCAN_FBTP_TDCO_Pos 24</span>
<a name="l00115"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga83334d132ecdbd836439ec4ea1d63f99">00115</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_FBTP_TDCO_Msk (0x1fu &lt;&lt; MCAN_FBTP_TDCO_Pos) </span><span class="comment">/**&lt; \brief (MCAN_FBTP) Transceiver Delay Compensation Offset */</span>
<a name="l00116"></a>00116 <span class="preprocessor">#define MCAN_FBTP_TDCO(value) ((MCAN_FBTP_TDCO_Msk &amp; ((value) &lt;&lt; MCAN_FBTP_TDCO_Pos)))</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="comment">/* -------- MCAN_TEST : (MCAN Offset: 0x10) Test Register -------- */</span>
<a name="l00118"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga77405da2bc20a6af771b39e886367948">00118</a> <span class="preprocessor">#define MCAN_TEST_LBCK (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (MCAN_TEST) Loop Back Mode (read/write) */</span>
<a name="l00119"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga5ab0d2483ea509b113b3df1a22f730fc">00119</a> <span class="preprocessor">#define   MCAN_TEST_LBCK_DISABLED (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (MCAN_TEST) Reset value. Loop Back mode is disabled. */</span>
<a name="l00120"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae65b49517f2d9b494a75c03c69153c21">00120</a> <span class="preprocessor">#define   MCAN_TEST_LBCK_ENABLED (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (MCAN_TEST) Loop Back mode is enabled (see Section 1.5.1.9). */</span>
<a name="l00121"></a>00121 <span class="preprocessor">#define MCAN_TEST_TX_Pos 5</span>
<a name="l00122"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga477ca179082b2acbc9d5257429d1b1e2">00122</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_TEST_TX_Msk (0x3u &lt;&lt; MCAN_TEST_TX_Pos) </span><span class="comment">/**&lt; \brief (MCAN_TEST) Control of Transmit Pin (read/write) */</span>
<a name="l00123"></a>00123 <span class="preprocessor">#define MCAN_TEST_TX(value) ((MCAN_TEST_TX_Msk &amp; ((value) &lt;&lt; MCAN_TEST_TX_Pos)))</span>
<a name="l00124"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga83ede71429fcf85f18c460916b63852a">00124</a> <span class="preprocessor"></span><span class="preprocessor">#define   MCAN_TEST_TX_RESET (0x0u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (MCAN_TEST) Reset value, CANTX controlled by the CAN Core, updated at the end of the CAN bit time. */</span>
<a name="l00125"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga3098b4b52424239f73d302369a7df393">00125</a> <span class="preprocessor">#define   MCAN_TEST_TX_SAMPLE_POINT_MONITORING (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (MCAN_TEST) Sample Point can be monitored at pin CANTX. */</span>
<a name="l00126"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga1f0c1d8ba3ed5c83d4460f184efffae5">00126</a> <span class="preprocessor">#define   MCAN_TEST_TX_DOMINANT (0x2u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (MCAN_TEST) Dominant (&#39;0&#39;) level at pin CANTX. */</span>
<a name="l00127"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga767740aee34ad9b9ab44748b8a35f1bc">00127</a> <span class="preprocessor">#define   MCAN_TEST_TX_RECESSIVE (0x3u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (MCAN_TEST) Recessive (&#39;1&#39;) at pin CANTX. */</span>
<a name="l00128"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga392a451f0deb62981e36c302aa0a0a49">00128</a> <span class="preprocessor">#define MCAN_TEST_RX (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (MCAN_TEST) Receive Pin (read-only) */</span>
<a name="l00129"></a>00129 <span class="preprocessor">#define MCAN_TEST_TDCV_Pos 8</span>
<a name="l00130"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gad2804cc2a94896b3afeb65ad7a67278e">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_TEST_TDCV_Msk (0x3fu &lt;&lt; MCAN_TEST_TDCV_Pos) </span><span class="comment">/**&lt; \brief (MCAN_TEST) Transceiver Delay Compensation Value (read-only) */</span>
<a name="l00131"></a>00131 <span class="preprocessor">#define MCAN_TEST_TDCV(value) ((MCAN_TEST_TDCV_Msk &amp; ((value) &lt;&lt; MCAN_TEST_TDCV_Pos)))</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="comment">/* -------- MCAN_RWD : (MCAN Offset: 0x14) RAM Watchdog Register -------- */</span>
<a name="l00133"></a>00133 <span class="preprocessor">#define MCAN_RWD_WDC_Pos 0</span>
<a name="l00134"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga93fcc958bc3c793a45a2cf68687dd312">00134</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_RWD_WDC_Msk (0xffu &lt;&lt; MCAN_RWD_WDC_Pos) </span><span class="comment">/**&lt; \brief (MCAN_RWD) Watchdog Configuration (read/write) */</span>
<a name="l00135"></a>00135 <span class="preprocessor">#define MCAN_RWD_WDC(value) ((MCAN_RWD_WDC_Msk &amp; ((value) &lt;&lt; MCAN_RWD_WDC_Pos)))</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">#define MCAN_RWD_WDV_Pos 8</span>
<a name="l00137"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gad8dc32b4087ccb131dccc05ba1871cdc">00137</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_RWD_WDV_Msk (0xffu &lt;&lt; MCAN_RWD_WDV_Pos) </span><span class="comment">/**&lt; \brief (MCAN_RWD) Watchdog Value (read-only) */</span>
<a name="l00138"></a>00138 <span class="preprocessor">#define MCAN_RWD_WDV(value) ((MCAN_RWD_WDV_Msk &amp; ((value) &lt;&lt; MCAN_RWD_WDV_Pos)))</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="comment">/* -------- MCAN_CCCR : (MCAN Offset: 0x18) CC Control Register -------- */</span>
<a name="l00140"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga2d679ba6d4d15b01aae325f11eb9195c">00140</a> <span class="preprocessor">#define MCAN_CCCR_INIT (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) Initialization (read/write) */</span>
<a name="l00141"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga7ce474e5e7280616baeb266f7d2c509e">00141</a> <span class="preprocessor">#define   MCAN_CCCR_INIT_DISABLED (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) Normal operation. */</span>
<a name="l00142"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga63ed4bcfe6dc608c496bb749463784e9">00142</a> <span class="preprocessor">#define   MCAN_CCCR_INIT_ENABLED (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) Initialization is started. */</span>
<a name="l00143"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga388e2f8b2a58736e39b84c8a604f93a0">00143</a> <span class="preprocessor">#define MCAN_CCCR_CCE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) Configuration Change Enable (read/write, write protection) */</span>
<a name="l00144"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gade60314f6ce3432a6cf5831584690675">00144</a> <span class="preprocessor">#define   MCAN_CCCR_CCE_PROTECTED (0x0u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) The processor has no write access to the protected configuration registers. */</span>
<a name="l00145"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga2a4393b928b27d38aa1966275489a331">00145</a> <span class="preprocessor">#define   MCAN_CCCR_CCE_CONFIGURABLE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) The processor has write access to the protected configuration registers (while MCAN_CCCR.INIT = &#39;1&#39;). */</span>
<a name="l00146"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gac6d5578739aa067ab929e6bc181571ce">00146</a> <span class="preprocessor">#define MCAN_CCCR_ASM (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) Restricted Operation Mode (read/write, write protection against &#39;1&#39;) */</span>
<a name="l00147"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga671c5ae33efc5368cbeac6cb43dd25f7">00147</a> <span class="preprocessor">#define   MCAN_CCCR_ASM_NORMAL (0x0u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) Normal CAN operation. */</span>
<a name="l00148"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga99e7612da061b00a6faeb17333e66d5e">00148</a> <span class="preprocessor">#define   MCAN_CCCR_ASM_RESTRICTED (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) Restricted operation mode active. */</span>
<a name="l00149"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga0f61639467f54bbdf63030f0fa9225e3">00149</a> <span class="preprocessor">#define MCAN_CCCR_CSA (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) Clock Stop Acknowledge (read-only) */</span>
<a name="l00150"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga17ba3d17e076fed7de3017dba4c9c3e5">00150</a> <span class="preprocessor">#define MCAN_CCCR_CSR (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) Clock Stop Request (read/write) */</span>
<a name="l00151"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga1092f4e28b8c42009cb93b0ee1058f03">00151</a> <span class="preprocessor">#define   MCAN_CCCR_CSR_NO_CLOCK_STOP (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) No clock stop is requested. */</span>
<a name="l00152"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga9e1cbd145ee1f26f7cedd433de662af4">00152</a> <span class="preprocessor">#define   MCAN_CCCR_CSR_CLOCK_STOP (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) Clock stop requested. When clock stop is requested, first INIT and then CSA will be set after all pend-ing transfer requests have been completed and the CAN bus reached idle. */</span>
<a name="l00153"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaec6ca600990408fc9dad40f6656ea8d3">00153</a> <span class="preprocessor">#define MCAN_CCCR_MON (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) Bus Monitoring Mode (read/write, write protection against &#39;1&#39;) */</span>
<a name="l00154"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga69c46d7fbface6c5a52bad8bedfb0e65">00154</a> <span class="preprocessor">#define   MCAN_CCCR_MON_DISABLED (0x0u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) Bus Monitoring mode is disabled. */</span>
<a name="l00155"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga36a9b47ea505af619afa146112b4da3c">00155</a> <span class="preprocessor">#define   MCAN_CCCR_MON_ENABLED (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) Bus Monitoring mode is enabled. */</span>
<a name="l00156"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga3aced5516ff86e195ce6926f518d9e53">00156</a> <span class="preprocessor">#define MCAN_CCCR_DAR (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) Disable Automatic Retransmission (read/write, write protection) */</span>
<a name="l00157"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae1eb3d856ff903bdbbb8fb924b21d1b9">00157</a> <span class="preprocessor">#define   MCAN_CCCR_DAR_AUTO_RETX (0x0u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) Automatic retransmission of messages not transmitted successfully enabled. */</span>
<a name="l00158"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga6d5b5023117eeabb099c655c532d01af">00158</a> <span class="preprocessor">#define   MCAN_CCCR_DAR_NO_AUTO_RETX (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) Automatic retransmission disabled. */</span>
<a name="l00159"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga67951c94eec9d0fade4d5468caa63897">00159</a> <span class="preprocessor">#define MCAN_CCCR_TEST (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) Test Mode Enable (read/write, write protection against &#39;1&#39;) */</span>
<a name="l00160"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga39b644871c9b60e756955d614c844d87">00160</a> <span class="preprocessor">#define   MCAN_CCCR_TEST_DISABLED (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) Normal operation, MCAN_TEST register holds reset values. */</span>
<a name="l00161"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga49fd510567cc1b2312bd98e29587153f">00161</a> <span class="preprocessor">#define   MCAN_CCCR_TEST_ENABLED (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) Test mode, write access to MCAN_TEST register enabled. */</span>
<a name="l00162"></a>00162 <span class="preprocessor">#define MCAN_CCCR_CME_Pos 8</span>
<a name="l00163"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga101af3cbe56bc9cf8bad6cc04301f10d">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_CCCR_CME_Msk (0x3u &lt;&lt; MCAN_CCCR_CME_Pos) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) CAN Mode Enable (read/write, write protection) */</span>
<a name="l00164"></a>00164 <span class="preprocessor">#define MCAN_CCCR_CME(value) ((MCAN_CCCR_CME_Msk &amp; ((value) &lt;&lt; MCAN_CCCR_CME_Pos)))</span>
<a name="l00165"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gadac4c5f8dd13bf01ba7136e48eae97d0">00165</a> <span class="preprocessor"></span><span class="preprocessor">#define   MCAN_CCCR_CME_ISO11898_1 (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) CAN operation according to ISO11898-1 enabled */</span>
<a name="l00166"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gacaf295bcefa3292a8c073d38349305ae">00166</a> <span class="preprocessor">#define   MCAN_CCCR_CME_FD (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) CAN FD operation enabled */</span>
<a name="l00167"></a>00167 <span class="preprocessor">#define MCAN_CCCR_CMR_Pos 10</span>
<a name="l00168"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga4f1990ddca877eced483f7aa6eba8611">00168</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_CCCR_CMR_Msk (0x3u &lt;&lt; MCAN_CCCR_CMR_Pos) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) CAN Mode Request (read/write) */</span>
<a name="l00169"></a>00169 <span class="preprocessor">#define MCAN_CCCR_CMR(value) ((MCAN_CCCR_CMR_Msk &amp; ((value) &lt;&lt; MCAN_CCCR_CMR_Pos)))</span>
<a name="l00170"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gad1f5468a2fc76d398a658e796072d346">00170</a> <span class="preprocessor"></span><span class="preprocessor">#define   MCAN_CCCR_CMR_NO_CHANGE (0x0u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) No mode change */</span>
<a name="l00171"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga28057c9d6774e797e29167e55ab0e50f">00171</a> <span class="preprocessor">#define   MCAN_CCCR_CMR_FD (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) Request CAN FD operation */</span>
<a name="l00172"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga81e172de8451e1c44243d29ef77ca637">00172</a> <span class="preprocessor">#define   MCAN_CCCR_CMR_FD_BITRATE_SWITCH (0x2u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) Request CAN FD operation with bit rate switching */</span>
<a name="l00173"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gacef65a446f9590ee85daa1e80ce0dcec">00173</a> <span class="preprocessor">#define   MCAN_CCCR_CMR_ISO11898_1 (0x3u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) Request CAN operation according ISO11898-1 */</span>
<a name="l00174"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga9e4e6b9fd99e0b2c4b46c5e12a304914">00174</a> <span class="preprocessor">#define MCAN_CCCR_FDO (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) CAN FD Operation (read-only) */</span>
<a name="l00175"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga7c823bbc9240f6b1c8a18a5f67d0435e">00175</a> <span class="preprocessor">#define MCAN_CCCR_FDBS (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) CAN FD Bit Rate Switching (read-only) */</span>
<a name="l00176"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae35021131d308ead4585957ea2cc9399">00176</a> <span class="preprocessor">#define MCAN_CCCR_TXP (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (MCAN_CCCR) Transmit Pause (read/write, write protection) */</span>
<a name="l00177"></a>00177 <span class="comment">/* -------- MCAN_BTP : (MCAN Offset: 0x1C) Bit Timing and Prescaler Register -------- */</span>
<a name="l00178"></a>00178 <span class="preprocessor">#define MCAN_BTP_SJW_Pos 0</span>
<a name="l00179"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga4ed707d27332bc2a54972d0badb72fd1">00179</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_BTP_SJW_Msk (0xfu &lt;&lt; MCAN_BTP_SJW_Pos) </span><span class="comment">/**&lt; \brief (MCAN_BTP) (Re) Synchronization Jump Width */</span>
<a name="l00180"></a>00180 <span class="preprocessor">#define MCAN_BTP_SJW(value) ((MCAN_BTP_SJW_Msk &amp; ((value) &lt;&lt; MCAN_BTP_SJW_Pos)))</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">#define MCAN_BTP_TSEG2_Pos 4</span>
<a name="l00182"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga0b3c728ad5bc4a79dbe0ddc1b82b6a9d">00182</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_BTP_TSEG2_Msk (0xfu &lt;&lt; MCAN_BTP_TSEG2_Pos) </span><span class="comment">/**&lt; \brief (MCAN_BTP) Time Segment After Sample Point */</span>
<a name="l00183"></a>00183 <span class="preprocessor">#define MCAN_BTP_TSEG2(value) ((MCAN_BTP_TSEG2_Msk &amp; ((value) &lt;&lt; MCAN_BTP_TSEG2_Pos)))</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="preprocessor">#define MCAN_BTP_TSEG1_Pos 8</span>
<a name="l00185"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga2647d00daa027ca0096ca29db6a8d725">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_BTP_TSEG1_Msk (0x3fu &lt;&lt; MCAN_BTP_TSEG1_Pos) </span><span class="comment">/**&lt; \brief (MCAN_BTP) Time Segment Before Sample Point */</span>
<a name="l00186"></a>00186 <span class="preprocessor">#define MCAN_BTP_TSEG1(value) ((MCAN_BTP_TSEG1_Msk &amp; ((value) &lt;&lt; MCAN_BTP_TSEG1_Pos)))</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#define MCAN_BTP_BRP_Pos 16</span>
<a name="l00188"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga1b8b0e05f95e22a89ba6bd9169c9a0d5">00188</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_BTP_BRP_Msk (0x3ffu &lt;&lt; MCAN_BTP_BRP_Pos) </span><span class="comment">/**&lt; \brief (MCAN_BTP) Baud Rate Prescaler */</span>
<a name="l00189"></a>00189 <span class="preprocessor">#define MCAN_BTP_BRP(value) ((MCAN_BTP_BRP_Msk &amp; ((value) &lt;&lt; MCAN_BTP_BRP_Pos)))</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="comment">/* -------- MCAN_TSCC : (MCAN Offset: 0x20) Timestamp Counter Configuration Register -------- */</span>
<a name="l00191"></a>00191 <span class="preprocessor">#define MCAN_TSCC_TSS_Pos 0</span>
<a name="l00192"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga8f3857d7d27a4db03c37ee30994ed3b8">00192</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_TSCC_TSS_Msk (0x3u &lt;&lt; MCAN_TSCC_TSS_Pos) </span><span class="comment">/**&lt; \brief (MCAN_TSCC) Timestamp Select */</span>
<a name="l00193"></a>00193 <span class="preprocessor">#define MCAN_TSCC_TSS(value) ((MCAN_TSCC_TSS_Msk &amp; ((value) &lt;&lt; MCAN_TSCC_TSS_Pos)))</span>
<a name="l00194"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga0f7b7516bbe679c88c560da857fe49e0">00194</a> <span class="preprocessor"></span><span class="preprocessor">#define   MCAN_TSCC_TSS_ALWAYS_0 (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_TSCC) Timestamp counter value always 0x0000 */</span>
<a name="l00195"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaed19a6ec1f157cdb066a816136d411ac">00195</a> <span class="preprocessor">#define   MCAN_TSCC_TSS_TCP_INC (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_TSCC) Timestamp counter value incremented according to TCP */</span>
<a name="l00196"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga1f423b0d9cedd0cc30da307668034a66">00196</a> <span class="preprocessor">#define   MCAN_TSCC_TSS_EXT_TIMESTAMP (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_TSCC) External timestamp counter value used */</span>
<a name="l00197"></a>00197 <span class="preprocessor">#define MCAN_TSCC_TCP_Pos 16</span>
<a name="l00198"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gab8d6ad33d28a2ee709f6d81dd1ae449b">00198</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_TSCC_TCP_Msk (0xfu &lt;&lt; MCAN_TSCC_TCP_Pos) </span><span class="comment">/**&lt; \brief (MCAN_TSCC) Timestamp Counter Prescaler */</span>
<a name="l00199"></a>00199 <span class="preprocessor">#define MCAN_TSCC_TCP(value) ((MCAN_TSCC_TCP_Msk &amp; ((value) &lt;&lt; MCAN_TSCC_TCP_Pos)))</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="comment">/* -------- MCAN_TSCV : (MCAN Offset: 0x24) Timestamp Counter Value Register -------- */</span>
<a name="l00201"></a>00201 <span class="preprocessor">#define MCAN_TSCV_TSC_Pos 0</span>
<a name="l00202"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga206c1f185c7c9b614017c2f941f4e8a7">00202</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_TSCV_TSC_Msk (0xffffu &lt;&lt; MCAN_TSCV_TSC_Pos) </span><span class="comment">/**&lt; \brief (MCAN_TSCV) Timestamp Counter (cleared on write) */</span>
<a name="l00203"></a>00203 <span class="preprocessor">#define MCAN_TSCV_TSC(value) ((MCAN_TSCV_TSC_Msk &amp; ((value) &lt;&lt; MCAN_TSCV_TSC_Pos)))</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="comment">/* -------- MCAN_TOCC : (MCAN Offset: 0x28) Timeout Counter Configuration Register -------- */</span>
<a name="l00205"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga55dce49388fc19f30fc9488b3e1139d8">00205</a> <span class="preprocessor">#define MCAN_TOCC_ETOC (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_TOCC) Enable Timeout Counter */</span>
<a name="l00206"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga2e7c178e99a398ef439b1cdfbb548f80">00206</a> <span class="preprocessor">#define   MCAN_TOCC_ETOC_NO_TIMEOUT (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_TOCC) Timeout Counter disabled. */</span>
<a name="l00207"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga4020ea57a7f6deff4f4f358069eeef01">00207</a> <span class="preprocessor">#define   MCAN_TOCC_ETOC_TOS_CONTROLLED (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_TOCC) Timeout Counter enabled. */</span>
<a name="l00208"></a>00208 <span class="preprocessor">#define MCAN_TOCC_TOS_Pos 1</span>
<a name="l00209"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga41d673d6c9d24e8f12494359ebeaa22e">00209</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_TOCC_TOS_Msk (0x3u &lt;&lt; MCAN_TOCC_TOS_Pos) </span><span class="comment">/**&lt; \brief (MCAN_TOCC) Timeout Select */</span>
<a name="l00210"></a>00210 <span class="preprocessor">#define MCAN_TOCC_TOS(value) ((MCAN_TOCC_TOS_Msk &amp; ((value) &lt;&lt; MCAN_TOCC_TOS_Pos)))</span>
<a name="l00211"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga1c27ca83f8fd7dc06c2fc74a5944ead1">00211</a> <span class="preprocessor"></span><span class="preprocessor">#define   MCAN_TOCC_TOS_CONTINUOUS (0x0u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (MCAN_TOCC) Continuous operation */</span>
<a name="l00212"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga608fbab46a4f76585d9aab1af59c9ca9">00212</a> <span class="preprocessor">#define   MCAN_TOCC_TOS_TX_EV_TIMEOUT (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (MCAN_TOCC) Timeout controlled by Tx Event FIFO */</span>
<a name="l00213"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga8f8d78bf62c60aef1b66b89d578942f5">00213</a> <span class="preprocessor">#define   MCAN_TOCC_TOS_RX0_EV_TIMEOUT (0x2u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (MCAN_TOCC) Timeout controlled by Receive FIFO 0 */</span>
<a name="l00214"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga9c6c59f2ca37f1b880feb3628b656895">00214</a> <span class="preprocessor">#define   MCAN_TOCC_TOS_RX1_EV_TIMEOUT (0x3u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (MCAN_TOCC) Timeout controlled by Receive FIFO 1 */</span>
<a name="l00215"></a>00215 <span class="preprocessor">#define MCAN_TOCC_TOP_Pos 16</span>
<a name="l00216"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae5b467deea06161dad9c03db7838b3bb">00216</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_TOCC_TOP_Msk (0xffffu &lt;&lt; MCAN_TOCC_TOP_Pos) </span><span class="comment">/**&lt; \brief (MCAN_TOCC) Timeout Period */</span>
<a name="l00217"></a>00217 <span class="preprocessor">#define MCAN_TOCC_TOP(value) ((MCAN_TOCC_TOP_Msk &amp; ((value) &lt;&lt; MCAN_TOCC_TOP_Pos)))</span>
<a name="l00218"></a>00218 <span class="preprocessor"></span><span class="comment">/* -------- MCAN_TOCV : (MCAN Offset: 0x2C) Timeout Counter Value Register -------- */</span>
<a name="l00219"></a>00219 <span class="preprocessor">#define MCAN_TOCV_TOC_Pos 0</span>
<a name="l00220"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gad85d6aea1ff1f7f67073ce2494e37452">00220</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_TOCV_TOC_Msk (0xffffu &lt;&lt; MCAN_TOCV_TOC_Pos) </span><span class="comment">/**&lt; \brief (MCAN_TOCV) Timeout Counter (cleared on write) */</span>
<a name="l00221"></a>00221 <span class="preprocessor">#define MCAN_TOCV_TOC(value) ((MCAN_TOCV_TOC_Msk &amp; ((value) &lt;&lt; MCAN_TOCV_TOC_Pos)))</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="comment">/* -------- MCAN_ECR : (MCAN Offset: 0x40) Error Counter Register -------- */</span>
<a name="l00223"></a>00223 <span class="preprocessor">#define MCAN_ECR_TEC_Pos 0</span>
<a name="l00224"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga9f4a332c5158c62be7223aa07dc7d107">00224</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_ECR_TEC_Msk (0xffu &lt;&lt; MCAN_ECR_TEC_Pos) </span><span class="comment">/**&lt; \brief (MCAN_ECR) Transmit Error Counter */</span>
<a name="l00225"></a>00225 <span class="preprocessor">#define MCAN_ECR_REC_Pos 8</span>
<a name="l00226"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gad879edddc84f5813e80b170716cadc79">00226</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_ECR_REC_Msk (0x7fu &lt;&lt; MCAN_ECR_REC_Pos) </span><span class="comment">/**&lt; \brief (MCAN_ECR) Receive Error Counter */</span>
<a name="l00227"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gafc02132b36db5a896071fd0a7ba2b89c">00227</a> <span class="preprocessor">#define MCAN_ECR_RP (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (MCAN_ECR) Receive Error Passive */</span>
<a name="l00228"></a>00228 <span class="preprocessor">#define MCAN_ECR_CEL_Pos 16</span>
<a name="l00229"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga3c451715946bb69ac78d53442f03996e">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_ECR_CEL_Msk (0xffu &lt;&lt; MCAN_ECR_CEL_Pos) </span><span class="comment">/**&lt; \brief (MCAN_ECR) CAN Error Logging (cleared on read) */</span>
<a name="l00230"></a>00230 <span class="comment">/* -------- MCAN_PSR : (MCAN Offset: 0x44) Protocol Status Register -------- */</span>
<a name="l00231"></a>00231 <span class="preprocessor">#define MCAN_PSR_LEC_Pos 0</span>
<a name="l00232"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga7f316fbd021ba7c4cda00f5ac85b28d1">00232</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_PSR_LEC_Msk (0x7u &lt;&lt; MCAN_PSR_LEC_Pos) </span><span class="comment">/**&lt; \brief (MCAN_PSR) Last Error Code (set to 111 on read) */</span>
<a name="l00233"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga0b3958e9c008b0a3239832b7d16dc492">00233</a> <span class="preprocessor">#define   MCAN_PSR_LEC_NO_ERROR (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_PSR) No error occurred since LEC has been reset by successful reception or transmission. */</span>
<a name="l00234"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gac7babae866116e7ac939bd5efa3e92c1">00234</a> <span class="preprocessor">#define   MCAN_PSR_LEC_STUFF_ERROR (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_PSR) More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed. */</span>
<a name="l00235"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga550bbedda3c4a222985d9a35e429cbca">00235</a> <span class="preprocessor">#define   MCAN_PSR_LEC_FORM_ERROR (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_PSR) A fixed format part of a received frame has the wrong format. */</span>
<a name="l00236"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga345a98596f6c9065ea629bd18709a5a0">00236</a> <span class="preprocessor">#define   MCAN_PSR_LEC_ACK_ERROR (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_PSR) The message transmitted by the MCAN was not acknowledged by another node. */</span>
<a name="l00237"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga7f20553a3490fa3d0ef383e0886df754">00237</a> <span class="preprocessor">#define   MCAN_PSR_LEC_BIT1_ERROR (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_PSR) During the transmission of a message (with the exception of the arbitration field), the device wanted to send a recessive level (bit of logical value &#39;1&#39;), but the monitored bus value was dominant. */</span>
<a name="l00238"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gacfd447aedf3a1ae093e752d36eea60ab">00238</a> <span class="preprocessor">#define   MCAN_PSR_LEC_BIT0_ERROR (0x5u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_PSR) During the transmission of a message (or acknowledge bit, or active error flag, or overload flag), the device wanted to send a dominant level (data or identifier bit logical value &#39;0&#39;), but the monitored bus value was recessive. During Bus_Off recovery this status is set each time a sequence of 11 recessive bits has been monitored. This enables the processor to monitor the proceeding of the Bus_Off recovery sequence (indicating the bus is not stuck at dominant or continuously disturbed). */</span>
<a name="l00239"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gad5b12fc19edb796d257aa9830780eac1">00239</a> <span class="preprocessor">#define   MCAN_PSR_LEC_CRC_ERROR (0x6u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_PSR) The CRC check sum of a received message was incorrect. The CRC of an incoming message does not match with the CRC calculated from the received data. */</span>
<a name="l00240"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga889f4772e837e791251e88e478772bd2">00240</a> <span class="preprocessor">#define   MCAN_PSR_LEC_NO_CHANGE (0x7u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_PSR) Any read access to the Protocol Status Register re-initializes the LEC to &#39;7&#39;. When the LEC shows the value &#39;7&#39;, no CAN bus event was detected since the last processor read access to the Protocol Status Register. */</span>
<a name="l00241"></a>00241 <span class="preprocessor">#define MCAN_PSR_ACT_Pos 3</span>
<a name="l00242"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga214a0c0547be506e2b3ce5519d71b378">00242</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_PSR_ACT_Msk (0x3u &lt;&lt; MCAN_PSR_ACT_Pos) </span><span class="comment">/**&lt; \brief (MCAN_PSR) Activity */</span>
<a name="l00243"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gab9677f9eb22f983a57b1caf75aabd664">00243</a> <span class="preprocessor">#define   MCAN_PSR_ACT_SYNCHRONIZING (0x0u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (MCAN_PSR) Node is synchronizing on CAN communication */</span>
<a name="l00244"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga1dbde2ab28602d7d74077f3d742cf9d1">00244</a> <span class="preprocessor">#define   MCAN_PSR_ACT_IDLE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (MCAN_PSR) Node is neither receiver nor transmitter */</span>
<a name="l00245"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga04164add021af16aed40542f0d908d85">00245</a> <span class="preprocessor">#define   MCAN_PSR_ACT_RECEIVER (0x2u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (MCAN_PSR) Node is operating as receiver */</span>
<a name="l00246"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga380e7eb0fecbb1dbe5962191e5893ce1">00246</a> <span class="preprocessor">#define   MCAN_PSR_ACT_TRANSMITTER (0x3u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (MCAN_PSR) Node is operating as transmitter */</span>
<a name="l00247"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga7737127587e21fe094272c0ab0950101">00247</a> <span class="preprocessor">#define MCAN_PSR_EP (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (MCAN_PSR) Error Passive */</span>
<a name="l00248"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gac860bd585def573ed771d947bc902879">00248</a> <span class="preprocessor">#define MCAN_PSR_EW (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (MCAN_PSR) Warning Status */</span>
<a name="l00249"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae73bee2e3744e7eedad34a052df058df">00249</a> <span class="preprocessor">#define MCAN_PSR_BO (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (MCAN_PSR) Bus_Off Status */</span>
<a name="l00250"></a>00250 <span class="preprocessor">#define MCAN_PSR_FLEC_Pos 8</span>
<a name="l00251"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga5b300998186c910a7b320a0c8091362d">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_PSR_FLEC_Msk (0x7u &lt;&lt; MCAN_PSR_FLEC_Pos) </span><span class="comment">/**&lt; \brief (MCAN_PSR) Fast Last Error Code (set to 111 on read) */</span>
<a name="l00252"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gada9231f1e5462f4e4732c825d1a9d12d">00252</a> <span class="preprocessor">#define MCAN_PSR_RESI (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (MCAN_PSR) ESI Flag of Last Received CAN FD Message (cleared on read) */</span>
<a name="l00253"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga5ce4d68dbbb79b7824dcc3d8b0735b8b">00253</a> <span class="preprocessor">#define MCAN_PSR_RBRS (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (MCAN_PSR) BRS Flag of Last Received CAN FD Message (cleared on read) */</span>
<a name="l00254"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga892a7c2811a7b45337852e04addb9507">00254</a> <span class="preprocessor">#define MCAN_PSR_REDL (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (MCAN_PSR) Received a CAN FD Message (cleared on read) */</span>
<a name="l00255"></a>00255 <span class="comment">/* -------- MCAN_IR : (MCAN Offset: 0x50) Interrupt Register -------- */</span>
<a name="l00256"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gac4819162f350a6b524f4a8ee1289b279">00256</a> <span class="preprocessor">#define MCAN_IR_RF0N (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_IR) Receive FIFO 0 New Message */</span>
<a name="l00257"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae014fccf98a4d12dee54ff01ec902fdd">00257</a> <span class="preprocessor">#define MCAN_IR_RF0W (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (MCAN_IR) Receive FIFO 0 Watermark Reached */</span>
<a name="l00258"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga44f1311d0493df220a46beb576f30b8f">00258</a> <span class="preprocessor">#define MCAN_IR_RF0F (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (MCAN_IR) Receive FIFO 0 Full */</span>
<a name="l00259"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae764db6f724695066df806871647f144">00259</a> <span class="preprocessor">#define MCAN_IR_RF0L (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (MCAN_IR) Receive FIFO 0 Message Lost */</span>
<a name="l00260"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga9922ff338c779136761e64d0a5a09473">00260</a> <span class="preprocessor">#define MCAN_IR_RF1N (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (MCAN_IR) Receive FIFO 1 New Message */</span>
<a name="l00261"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gacefc65a4f21c0654033ad381c3e1a7e8">00261</a> <span class="preprocessor">#define MCAN_IR_RF1W (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (MCAN_IR) Receive FIFO 1 Watermark Reached */</span>
<a name="l00262"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gadc72250dd1be6299a69c6df46e1bd293">00262</a> <span class="preprocessor">#define MCAN_IR_RF1F (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (MCAN_IR) Receive FIFO 1 Full */</span>
<a name="l00263"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gafdb85b7b09ed00489b6d1f558c8c9479">00263</a> <span class="preprocessor">#define MCAN_IR_RF1L (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (MCAN_IR) Receive FIFO 1 Message Lost */</span>
<a name="l00264"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gad3b6ce7daf220524679d149b5c3233d6">00264</a> <span class="preprocessor">#define MCAN_IR_HPM (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (MCAN_IR) High Priority Message */</span>
<a name="l00265"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gadccaacdf029e217e61ce95f5b6a66d2e">00265</a> <span class="preprocessor">#define MCAN_IR_TC (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (MCAN_IR) Transmission Completed */</span>
<a name="l00266"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga4d1fa6e564a9b9cc67f9f7e080c702c3">00266</a> <span class="preprocessor">#define MCAN_IR_TCF (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (MCAN_IR) Transmission Cancellation Finished */</span>
<a name="l00267"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga153149299792e745c68067adc172060a">00267</a> <span class="preprocessor">#define MCAN_IR_TFE (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (MCAN_IR) Tx FIFO Empty */</span>
<a name="l00268"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga1201e330afe3bfdf6ea232832129be36">00268</a> <span class="preprocessor">#define MCAN_IR_TEFN (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (MCAN_IR) Tx Event FIFO New Entry */</span>
<a name="l00269"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga1f183cea0db180f2259725a8a42bdab2">00269</a> <span class="preprocessor">#define MCAN_IR_TEFW (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (MCAN_IR) Tx Event FIFO Watermark Reached */</span>
<a name="l00270"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga6f0507d76a8044b5cd23472f196fe0e3">00270</a> <span class="preprocessor">#define MCAN_IR_TEFF (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (MCAN_IR) Tx Event FIFO Full */</span>
<a name="l00271"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gabe48ec4aa72c7c6221063dda683f91ca">00271</a> <span class="preprocessor">#define MCAN_IR_TEFL (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (MCAN_IR) Tx Event FIFO Element Lost */</span>
<a name="l00272"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gac0744661a9c2ed44e6d9f4231c71eaa4">00272</a> <span class="preprocessor">#define MCAN_IR_TSW (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (MCAN_IR) Timestamp Wraparound */</span>
<a name="l00273"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga09ad2d1b505ca0f945593b3b747fb4ca">00273</a> <span class="preprocessor">#define MCAN_IR_MRAF (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (MCAN_IR) Message RAM Access Failure */</span>
<a name="l00274"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga8434950d8f1f0866e9ebf77a92583f85">00274</a> <span class="preprocessor">#define MCAN_IR_TOO (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (MCAN_IR) Timeout Occurred */</span>
<a name="l00275"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gac1e07bcc65783e6dc34dbf4d3f6134ce">00275</a> <span class="preprocessor">#define MCAN_IR_DRX (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (MCAN_IR) Message stored to Dedicated Receive Buffer */</span>
<a name="l00276"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga3fa13ff88ac98589f8fb82d9258ea7de">00276</a> <span class="preprocessor">#define MCAN_IR_ELO (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (MCAN_IR) Error Logging Overflow */</span>
<a name="l00277"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga39617e7a6c1beecc51ce5bc6475f7217">00277</a> <span class="preprocessor">#define MCAN_IR_EP (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (MCAN_IR) Error Passive */</span>
<a name="l00278"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae382aee28d99610c8b585d965a7758ed">00278</a> <span class="preprocessor">#define MCAN_IR_EW (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (MCAN_IR) Warning Status */</span>
<a name="l00279"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga4282a266cc0f193b378f6750e0e8fa4a">00279</a> <span class="preprocessor">#define MCAN_IR_BO (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (MCAN_IR) Bus_Off Status */</span>
<a name="l00280"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gacddac7de39f6a6950ae3c88a7cf10ed4">00280</a> <span class="preprocessor">#define MCAN_IR_WDI (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (MCAN_IR) Watchdog Interrupt */</span>
<a name="l00281"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaf094030b971b110bdbc9ad3a412caa08">00281</a> <span class="preprocessor">#define MCAN_IR_CRCE (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (MCAN_IR) CRC Error */</span>
<a name="l00282"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga9430656b360511ed86f8d3bd80a64e75">00282</a> <span class="preprocessor">#define MCAN_IR_BE (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (MCAN_IR) Bit Error */</span>
<a name="l00283"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga64633020fb048c6f0078ac8a5934739d">00283</a> <span class="preprocessor">#define MCAN_IR_ACKE (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (MCAN_IR) Acknowledge Error */</span>
<a name="l00284"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga9eebc9c684fa1cf2a0af6b90cd50d9a7">00284</a> <span class="preprocessor">#define MCAN_IR_FOE (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (MCAN_IR) Format Error */</span>
<a name="l00285"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga7e4341751fef768051c228834fe6e340">00285</a> <span class="preprocessor">#define MCAN_IR_STE (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (MCAN_IR) Stuff Error */</span>
<a name="l00286"></a>00286 <span class="comment">/* -------- MCAN_IE : (MCAN Offset: 0x54) Interrupt Enable Register -------- */</span>
<a name="l00287"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gafa847b4bba258c1db4e74f6c9e0b2709">00287</a> <span class="preprocessor">#define MCAN_IE_RF0NE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_IE) Receive FIFO 0 New Message Interrupt Enable */</span>
<a name="l00288"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga6996d2c5c2d429a0a1d249d68d76e549">00288</a> <span class="preprocessor">#define MCAN_IE_RF0WE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (MCAN_IE) Receive FIFO 0 Watermark Reached Interrupt Enable */</span>
<a name="l00289"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaf6589535babe8da440667f4a985bf532">00289</a> <span class="preprocessor">#define MCAN_IE_RF0FE (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (MCAN_IE) Receive FIFO 0 Full Interrupt Enable */</span>
<a name="l00290"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gabe4fd4dd72f05d7a0563d23de4466bf4">00290</a> <span class="preprocessor">#define MCAN_IE_RF0LE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (MCAN_IE) Receive FIFO 0 Message Lost Interrupt Enable */</span>
<a name="l00291"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga128e1078ae44d43fee9f447f2b99f869">00291</a> <span class="preprocessor">#define MCAN_IE_RF1NE (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (MCAN_IE) Receive FIFO 1 New Message Interrupt Enable */</span>
<a name="l00292"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga2a330b1fc902eb510196a046ee59b293">00292</a> <span class="preprocessor">#define MCAN_IE_RF1WE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (MCAN_IE) Receive FIFO 1 Watermark Reached Interrupt Enable */</span>
<a name="l00293"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga2ffb9516c3b68ac751bef7e91cbcf2f1">00293</a> <span class="preprocessor">#define MCAN_IE_RF1FE (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (MCAN_IE) Receive FIFO 1 Full Interrupt Enable */</span>
<a name="l00294"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga9677fc196338e0916ef21d3f850d893b">00294</a> <span class="preprocessor">#define MCAN_IE_RF1LE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (MCAN_IE) Receive FIFO 1 Message Lost Interrupt Enable */</span>
<a name="l00295"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gabf08bb232027e1c6f1a41856b9c64600">00295</a> <span class="preprocessor">#define MCAN_IE_HPME (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (MCAN_IE) High Priority Message Interrupt Enable */</span>
<a name="l00296"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga6cf09fc8f2016058b57dab728d6c521b">00296</a> <span class="preprocessor">#define MCAN_IE_TCE (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (MCAN_IE) Transmission Completed Interrupt Enable */</span>
<a name="l00297"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga937668201d4543271ee25dd8375e3dea">00297</a> <span class="preprocessor">#define MCAN_IE_TCFE (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (MCAN_IE) Transmission Cancellation Finished Interrupt Enable */</span>
<a name="l00298"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gad8c30e115e49b032b49f0baccae6d860">00298</a> <span class="preprocessor">#define MCAN_IE_TFEE (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (MCAN_IE) Tx FIFO Empty Interrupt Enable */</span>
<a name="l00299"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga4b9eef0d697a6aed4cca332be46702aa">00299</a> <span class="preprocessor">#define MCAN_IE_TEFNE (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (MCAN_IE) Tx Event FIFO New Entry Interrupt Enable */</span>
<a name="l00300"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga5121f78a2022216daff6bd973c7e09e5">00300</a> <span class="preprocessor">#define MCAN_IE_TEFWE (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (MCAN_IE) Tx Event FIFO Watermark Reached Interrupt Enable */</span>
<a name="l00301"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga192993fa1244bcfb8717d55db440943d">00301</a> <span class="preprocessor">#define MCAN_IE_TEFFE (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (MCAN_IE) Tx Event FIFO Full Interrupt Enable */</span>
<a name="l00302"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gac17cd252e27c0043311eb71af3a35154">00302</a> <span class="preprocessor">#define MCAN_IE_TEFLE (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (MCAN_IE) Tx Event FIFO Event Lost Interrupt Enable */</span>
<a name="l00303"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga3e16fcb2d6aa7839c147c13a97cdce97">00303</a> <span class="preprocessor">#define MCAN_IE_TSWE (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (MCAN_IE) Timestamp Wraparound Interrupt Enable */</span>
<a name="l00304"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaa2e97232159ed775d0a0b56fcbd59a6a">00304</a> <span class="preprocessor">#define MCAN_IE_MRAFE (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (MCAN_IE) Message RAM Access Failure Interrupt Enable */</span>
<a name="l00305"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga62a8d3f9d914a773aab9a332ef4acaa6">00305</a> <span class="preprocessor">#define MCAN_IE_TOOE (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (MCAN_IE) Timeout Occurred Interrupt Enable */</span>
<a name="l00306"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaa1839d9594b16657a1b2825d74209e16">00306</a> <span class="preprocessor">#define MCAN_IE_DRXE (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (MCAN_IE) Message stored to Dedicated Receive Buffer Interrupt Enable */</span>
<a name="l00307"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaa28a944c26cd95b601ac00484595385b">00307</a> <span class="preprocessor">#define MCAN_IE_ELOE (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (MCAN_IE) Error Logging Overflow Interrupt Enable */</span>
<a name="l00308"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gadc0fde62e8db5f49a6909e251fa37ded">00308</a> <span class="preprocessor">#define MCAN_IE_EPE (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (MCAN_IE) Error Passive Interrupt Enable */</span>
<a name="l00309"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaac4c84e4ac5afca631fa0cba59a8b751">00309</a> <span class="preprocessor">#define MCAN_IE_EWE (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (MCAN_IE) Warning Status Interrupt Enable */</span>
<a name="l00310"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga1bd88452eeeec0756c853de694f1cf48">00310</a> <span class="preprocessor">#define MCAN_IE_BOE (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (MCAN_IE) Bus_Off Status Interrupt Enable */</span>
<a name="l00311"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae27466326bb66d9071c0bedc7254cb21">00311</a> <span class="preprocessor">#define MCAN_IE_WDIE (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (MCAN_IE) Watchdog Interrupt Enable */</span>
<a name="l00312"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga808bdd43fac86550b4389ad0cd5f3cf4">00312</a> <span class="preprocessor">#define MCAN_IE_CRCEE (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (MCAN_IE) CRC Error Interrupt Enable */</span>
<a name="l00313"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaa131fdd4cadf2cd6134ca458ac309bd9">00313</a> <span class="preprocessor">#define MCAN_IE_BEE (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (MCAN_IE) Bit Error Interrupt Enable */</span>
<a name="l00314"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gacf79d8ed4fdf65678cba49483c6f5d93">00314</a> <span class="preprocessor">#define MCAN_IE_ACKEE (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (MCAN_IE) Acknowledge Error Interrupt Enable */</span>
<a name="l00315"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaa84028cb56e190b19b0493b5074e21e5">00315</a> <span class="preprocessor">#define MCAN_IE_FOEE (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (MCAN_IE) Format Error Interrupt Enable */</span>
<a name="l00316"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga56f1e0be33c9afcc03ac60711ce16741">00316</a> <span class="preprocessor">#define MCAN_IE_STEE (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (MCAN_IE) Stuff Error Interrupt Enable */</span>
<a name="l00317"></a>00317 <span class="comment">/* -------- MCAN_ILS : (MCAN Offset: 0x58) Interrupt Line Select Register -------- */</span>
<a name="l00318"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga2bb7f4ad1b587c671ec24bf610f848f2">00318</a> <span class="preprocessor">#define MCAN_ILS_RF0NL (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_ILS) Receive FIFO 0 New Message Interrupt Line */</span>
<a name="l00319"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga891e428b9950f583a56057a0f5e0f6b5">00319</a> <span class="preprocessor">#define MCAN_ILS_RF0WL (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (MCAN_ILS) Receive FIFO 0 Watermark Reached Interrupt Line */</span>
<a name="l00320"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga4775e2f020a416cce85d34b49cfceb5e">00320</a> <span class="preprocessor">#define MCAN_ILS_RF0FL (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (MCAN_ILS) Receive FIFO 0 Full Interrupt Line */</span>
<a name="l00321"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga3fd867a29363e15c432d7b6c12a57eac">00321</a> <span class="preprocessor">#define MCAN_ILS_RF0LL (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (MCAN_ILS) Receive FIFO 0 Message Lost Interrupt Line */</span>
<a name="l00322"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga3e906d7bb500002b3e311505ddfaf283">00322</a> <span class="preprocessor">#define MCAN_ILS_RF1NL (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (MCAN_ILS) Receive FIFO 1 New Message Interrupt Line */</span>
<a name="l00323"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gabcc622b1b392ffe700a4228106ad7ce8">00323</a> <span class="preprocessor">#define MCAN_ILS_RF1WL (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (MCAN_ILS) Receive FIFO 1 Watermark Reached Interrupt Line */</span>
<a name="l00324"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga53cd78808ccd392d7c51804164c5b509">00324</a> <span class="preprocessor">#define MCAN_ILS_RF1FL (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (MCAN_ILS) Receive FIFO 1 Full Interrupt Line */</span>
<a name="l00325"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga5893ed1d2dec463377fa3a67eec6ab5c">00325</a> <span class="preprocessor">#define MCAN_ILS_RF1LL (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (MCAN_ILS) Receive FIFO 1 Message Lost Interrupt Line */</span>
<a name="l00326"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga520e33a9a01bbf64ed2afb77f25bd60f">00326</a> <span class="preprocessor">#define MCAN_ILS_HPML (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (MCAN_ILS) High Priority Message Interrupt Line */</span>
<a name="l00327"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae8f943ebc14964d75de7156afb6a73fe">00327</a> <span class="preprocessor">#define MCAN_ILS_TCL (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (MCAN_ILS) Transmission Completed Interrupt Line */</span>
<a name="l00328"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaf90d2096a9a572dedf9feb43d6301421">00328</a> <span class="preprocessor">#define MCAN_ILS_TCFL (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (MCAN_ILS) Transmission Cancellation Finished Interrupt Line */</span>
<a name="l00329"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga9bc36faaaa2d9aaad72758e1f3d8dacb">00329</a> <span class="preprocessor">#define MCAN_ILS_TFEL (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (MCAN_ILS) Tx FIFO Empty Interrupt Line */</span>
<a name="l00330"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaad22bd3d4ba486c82ce8f0ebd55e56f0">00330</a> <span class="preprocessor">#define MCAN_ILS_TEFNL (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (MCAN_ILS) Tx Event FIFO New Entry Interrupt Line */</span>
<a name="l00331"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga5c2321f09f1fdc5f0b0f991e7d223fe6">00331</a> <span class="preprocessor">#define MCAN_ILS_TEFWL (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (MCAN_ILS) Tx Event FIFO Watermark Reached Interrupt Line */</span>
<a name="l00332"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga3ca668af84d4fa81730dd656173369a9">00332</a> <span class="preprocessor">#define MCAN_ILS_TEFFL (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (MCAN_ILS) Tx Event FIFO Full Interrupt Line */</span>
<a name="l00333"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga553ce8eb71efd95889adb29f672dc0e2">00333</a> <span class="preprocessor">#define MCAN_ILS_TEFLL (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (MCAN_ILS) Tx Event FIFO Event Lost Interrupt Line */</span>
<a name="l00334"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga526b5c77f17720e339d0506aad1464cf">00334</a> <span class="preprocessor">#define MCAN_ILS_TSWL (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (MCAN_ILS) Timestamp Wraparound Interrupt Line */</span>
<a name="l00335"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaecb4cdda7323e542873162438dc38e7e">00335</a> <span class="preprocessor">#define MCAN_ILS_MRAFL (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (MCAN_ILS) Message RAM Access Failure Interrupt Line */</span>
<a name="l00336"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga50afdf2a87b4027bacb8934e3f3a87e9">00336</a> <span class="preprocessor">#define MCAN_ILS_TOOL (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (MCAN_ILS) Timeout Occurred Interrupt Line */</span>
<a name="l00337"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga9f9b83f851b085275f5e017b41dd608e">00337</a> <span class="preprocessor">#define MCAN_ILS_DRXL (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (MCAN_ILS) Message stored to Dedicated Receive Buffer Interrupt Line */</span>
<a name="l00338"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga32ffb3abe45fb96c5f8c9a0c16c81655">00338</a> <span class="preprocessor">#define MCAN_ILS_ELOL (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (MCAN_ILS) Error Logging Overflow Interrupt Line */</span>
<a name="l00339"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga0be2dc33b6f95a9b9b7bef79dc2674d3">00339</a> <span class="preprocessor">#define MCAN_ILS_EPL (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (MCAN_ILS) Error Passive Interrupt Line */</span>
<a name="l00340"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga2243760d229d93db3e0c8aef722f6d1a">00340</a> <span class="preprocessor">#define MCAN_ILS_EWL (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (MCAN_ILS) Warning Status Interrupt Line */</span>
<a name="l00341"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gab3830dadf6338a76afa62e5ab292e841">00341</a> <span class="preprocessor">#define MCAN_ILS_BOL (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (MCAN_ILS) Bus_Off Status Interrupt Line */</span>
<a name="l00342"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga0fc832145f6978f9ab1d7dce7ced1f36">00342</a> <span class="preprocessor">#define MCAN_ILS_WDIL (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (MCAN_ILS) Watchdog Interrupt Line */</span>
<a name="l00343"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga68137e57af102a559d93d3410ee203f5">00343</a> <span class="preprocessor">#define MCAN_ILS_CRCEL (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (MCAN_ILS) CRC Error Interrupt Line */</span>
<a name="l00344"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga87781f95e0d9a5e03afe4e91386e3081">00344</a> <span class="preprocessor">#define MCAN_ILS_BEL (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (MCAN_ILS) Bit Error Interrupt Line */</span>
<a name="l00345"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gacbc1d7720db5dbf6b5d8d7e0f2c975e2">00345</a> <span class="preprocessor">#define MCAN_ILS_ACKEL (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (MCAN_ILS) Acknowledge Error Interrupt Line */</span>
<a name="l00346"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga2ea2130ed2bdb49025f5abcfd2cfa0f0">00346</a> <span class="preprocessor">#define MCAN_ILS_FOEL (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (MCAN_ILS) Format Error Interrupt Line */</span>
<a name="l00347"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga5734d837234608fcc26e446041609edf">00347</a> <span class="preprocessor">#define MCAN_ILS_STEL (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (MCAN_ILS) Stuff Error Interrupt Line */</span>
<a name="l00348"></a>00348 <span class="comment">/* -------- MCAN_ILE : (MCAN Offset: 0x5C) Interrupt Line Enable Register -------- */</span>
<a name="l00349"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga5195907fff902239550ce690f6e1093f">00349</a> <span class="preprocessor">#define MCAN_ILE_EINT0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_ILE) Enable Interrupt Line 0 */</span>
<a name="l00350"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaf5d06c668dd58d7e9e3ebd693c53ef66">00350</a> <span class="preprocessor">#define MCAN_ILE_EINT1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (MCAN_ILE) Enable Interrupt Line 1 */</span>
<a name="l00351"></a>00351 <span class="comment">/* -------- MCAN_GFC : (MCAN Offset: 0x80) Global Filter Configuration Register -------- */</span>
<a name="l00352"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gabc96dcb83999df220201e100e8c84c47">00352</a> <span class="preprocessor">#define MCAN_GFC_RRFE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_GFC) Reject Remote Frames Extended */</span>
<a name="l00353"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga54199806e08e93f7d178474e22b4e570">00353</a> <span class="preprocessor">#define   MCAN_GFC_RRFE_FILTER (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_GFC) Filter remote frames with 29-bit extended IDs. */</span>
<a name="l00354"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga65cb69597d99374a0f64c20cca12b1cf">00354</a> <span class="preprocessor">#define   MCAN_GFC_RRFE_REJECT (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_GFC) Reject all remote frames with 29-bit extended IDs. */</span>
<a name="l00355"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga121b6b86a5b881288ee5d9225bc06209">00355</a> <span class="preprocessor">#define MCAN_GFC_RRFS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (MCAN_GFC) Reject Remote Frames Standard */</span>
<a name="l00356"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga63ff8bdf6378fa161b5e31c20ea29aa1">00356</a> <span class="preprocessor">#define   MCAN_GFC_RRFS_FILTER (0x0u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (MCAN_GFC) Filter remote frames with 11-bit standard IDs. */</span>
<a name="l00357"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gac5f997ee8b26196347d65f79017d3c35">00357</a> <span class="preprocessor">#define   MCAN_GFC_RRFS_REJECT (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (MCAN_GFC) Reject all remote frames with 11-bit standard IDs. */</span>
<a name="l00358"></a>00358 <span class="preprocessor">#define MCAN_GFC_ANFE_Pos 2</span>
<a name="l00359"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaecfca3fbc83ce91d1c4bfe69bf669a47">00359</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_GFC_ANFE_Msk (0x3u &lt;&lt; MCAN_GFC_ANFE_Pos) </span><span class="comment">/**&lt; \brief (MCAN_GFC) Accept Non-matching Frames Extended */</span>
<a name="l00360"></a>00360 <span class="preprocessor">#define MCAN_GFC_ANFE(value) ((MCAN_GFC_ANFE_Msk &amp; ((value) &lt;&lt; MCAN_GFC_ANFE_Pos)))</span>
<a name="l00361"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gab95a6af22d1c094c6c31230bbc0e5102">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define   MCAN_GFC_ANFE_RX_FIFO_0 (0x0u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (MCAN_GFC) Message stored in Receive FIFO 0 */</span>
<a name="l00362"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga14fa270466065df4811e54997ffa8b07">00362</a> <span class="preprocessor">#define   MCAN_GFC_ANFE_RX_FIFO_1 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (MCAN_GFC) Message stored in Receive FIFO 1 */</span>
<a name="l00363"></a>00363 <span class="preprocessor">#define MCAN_GFC_ANFS_Pos 4</span>
<a name="l00364"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaeda55c2a0d35e6d7e7ee9b7f74090180">00364</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_GFC_ANFS_Msk (0x3u &lt;&lt; MCAN_GFC_ANFS_Pos) </span><span class="comment">/**&lt; \brief (MCAN_GFC) Accept Non-matching Frames Standard */</span>
<a name="l00365"></a>00365 <span class="preprocessor">#define MCAN_GFC_ANFS(value) ((MCAN_GFC_ANFS_Msk &amp; ((value) &lt;&lt; MCAN_GFC_ANFS_Pos)))</span>
<a name="l00366"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gafdea21fd7aeb4be26407aa1e77c68d7b">00366</a> <span class="preprocessor"></span><span class="preprocessor">#define   MCAN_GFC_ANFS_RX_FIFO_0 (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (MCAN_GFC) Message stored in Receive FIFO 0 */</span>
<a name="l00367"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaa8cbd93941516a7c1da33e5f5063f312">00367</a> <span class="preprocessor">#define   MCAN_GFC_ANFS_RX_FIFO_1 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (MCAN_GFC) Message stored in Receive FIFO 1 */</span>
<a name="l00368"></a>00368 <span class="comment">/* -------- MCAN_SIDFC : (MCAN Offset: 0x84) Standard ID Filter Configuration Register -------- */</span>
<a name="l00369"></a>00369 <span class="preprocessor">#define MCAN_SIDFC_FLSSA_Pos 2</span>
<a name="l00370"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga32274be4ecd43f1fc702770906fb00cb">00370</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_SIDFC_FLSSA_Msk (0x3fffu &lt;&lt; MCAN_SIDFC_FLSSA_Pos) </span><span class="comment">/**&lt; \brief (MCAN_SIDFC) Filter List Standard Start Address */</span>
<a name="l00371"></a>00371 <span class="preprocessor">#define MCAN_SIDFC_FLSSA(value) ((MCAN_SIDFC_FLSSA_Msk &amp; ((value) &lt;&lt; MCAN_SIDFC_FLSSA_Pos)))</span>
<a name="l00372"></a>00372 <span class="preprocessor"></span><span class="preprocessor">#define MCAN_SIDFC_LSS_Pos 16</span>
<a name="l00373"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga1e2bedadca91b09be2fcdbe51235b2d3">00373</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_SIDFC_LSS_Msk (0xffu &lt;&lt; MCAN_SIDFC_LSS_Pos) </span><span class="comment">/**&lt; \brief (MCAN_SIDFC) List Size Standard */</span>
<a name="l00374"></a>00374 <span class="preprocessor">#define MCAN_SIDFC_LSS(value) ((MCAN_SIDFC_LSS_Msk &amp; ((value) &lt;&lt; MCAN_SIDFC_LSS_Pos)))</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="comment">/* -------- MCAN_XIDFC : (MCAN Offset: 0x88) Extended ID Filter Configuration Register -------- */</span>
<a name="l00376"></a>00376 <span class="preprocessor">#define MCAN_XIDFC_FLESA_Pos 2</span>
<a name="l00377"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga7b250cd29a90d410d512fc8f4c687575">00377</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_XIDFC_FLESA_Msk (0x3fffu &lt;&lt; MCAN_XIDFC_FLESA_Pos) </span><span class="comment">/**&lt; \brief (MCAN_XIDFC) Filter List Extended Start Address */</span>
<a name="l00378"></a>00378 <span class="preprocessor">#define MCAN_XIDFC_FLESA(value) ((MCAN_XIDFC_FLESA_Msk &amp; ((value) &lt;&lt; MCAN_XIDFC_FLESA_Pos)))</span>
<a name="l00379"></a>00379 <span class="preprocessor"></span><span class="preprocessor">#define MCAN_XIDFC_LSE_Pos 16</span>
<a name="l00380"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae97ae0b9da3a0dd490be81db3eece809">00380</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_XIDFC_LSE_Msk (0x7fu &lt;&lt; MCAN_XIDFC_LSE_Pos) </span><span class="comment">/**&lt; \brief (MCAN_XIDFC) List Size Extended */</span>
<a name="l00381"></a>00381 <span class="preprocessor">#define MCAN_XIDFC_LSE(value) ((MCAN_XIDFC_LSE_Msk &amp; ((value) &lt;&lt; MCAN_XIDFC_LSE_Pos)))</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span><span class="comment">/* -------- MCAN_XIDAM : (MCAN Offset: 0x90) Extended ID AND Mask Register -------- */</span>
<a name="l00383"></a>00383 <span class="preprocessor">#define MCAN_XIDAM_EIDM_Pos 0</span>
<a name="l00384"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gafa77f6b4776e8c20016b1b1293f02176">00384</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_XIDAM_EIDM_Msk (0x1fffffffu &lt;&lt; MCAN_XIDAM_EIDM_Pos) </span><span class="comment">/**&lt; \brief (MCAN_XIDAM) Extended ID Mask */</span>
<a name="l00385"></a>00385 <span class="preprocessor">#define MCAN_XIDAM_EIDM(value) ((MCAN_XIDAM_EIDM_Msk &amp; ((value) &lt;&lt; MCAN_XIDAM_EIDM_Pos)))</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span><span class="comment">/* -------- MCAN_HPMS : (MCAN Offset: 0x94) High Priority Message Status Register -------- */</span>
<a name="l00387"></a>00387 <span class="preprocessor">#define MCAN_HPMS_BIDX_Pos 0</span>
<a name="l00388"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga01efa314ddc18c7c9e4d0b0fdeed5508">00388</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_HPMS_BIDX_Msk (0x3fu &lt;&lt; MCAN_HPMS_BIDX_Pos) </span><span class="comment">/**&lt; \brief (MCAN_HPMS) Buffer Index */</span>
<a name="l00389"></a>00389 <span class="preprocessor">#define MCAN_HPMS_MSI_Pos 6</span>
<a name="l00390"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga21ba73996601119744de6b8be7f349c0">00390</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_HPMS_MSI_Msk (0x3u &lt;&lt; MCAN_HPMS_MSI_Pos) </span><span class="comment">/**&lt; \brief (MCAN_HPMS) Message Storage Indicator */</span>
<a name="l00391"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga1417d340916704086d1692f4f774aa64">00391</a> <span class="preprocessor">#define   MCAN_HPMS_MSI_NO_FIFO_SEL (0x0u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (MCAN_HPMS) No FIFO selected. */</span>
<a name="l00392"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga5d4ad2d92dc983956caff684d6b8c785">00392</a> <span class="preprocessor">#define   MCAN_HPMS_MSI_LOST (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (MCAN_HPMS) FIFO message. */</span>
<a name="l00393"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gabd49338c1a366c1e6387e37d942dd817">00393</a> <span class="preprocessor">#define   MCAN_HPMS_MSI_FIFO_0 (0x2u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (MCAN_HPMS) Message stored in FIFO 0. */</span>
<a name="l00394"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga6f2b9b6c063a293b676d23ae4a4f2ecc">00394</a> <span class="preprocessor">#define   MCAN_HPMS_MSI_FIFO_1 (0x3u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (MCAN_HPMS) Message stored in FIFO 1. */</span>
<a name="l00395"></a>00395 <span class="preprocessor">#define MCAN_HPMS_FIDX_Pos 8</span>
<a name="l00396"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gac4cda0bf7ea519c36442c211d6b4edcb">00396</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_HPMS_FIDX_Msk (0x7fu &lt;&lt; MCAN_HPMS_FIDX_Pos) </span><span class="comment">/**&lt; \brief (MCAN_HPMS) Filter Index */</span>
<a name="l00397"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga949a7f4be2724a48cbd47a5aba3f0ec2">00397</a> <span class="preprocessor">#define MCAN_HPMS_FLST (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (MCAN_HPMS) Filter List */</span>
<a name="l00398"></a>00398 <span class="comment">/* -------- MCAN_NDAT1 : (MCAN Offset: 0x98) New Data 1 Register -------- */</span>
<a name="l00399"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga4f46c691b52d8e61734302438436b06a">00399</a> <span class="preprocessor">#define MCAN_NDAT1_ND0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00400"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaa83c7bb353d636988a68f3f5809e96fa">00400</a> <span class="preprocessor">#define MCAN_NDAT1_ND1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00401"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaebaa1cee4b534bff06778d4c847e50d3">00401</a> <span class="preprocessor">#define MCAN_NDAT1_ND2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00402"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gab712b46dc1fdc6f634782f3aa001b9ab">00402</a> <span class="preprocessor">#define MCAN_NDAT1_ND3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00403"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga3b9d96d794c579d95f36462f469d2339">00403</a> <span class="preprocessor">#define MCAN_NDAT1_ND4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00404"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga73d7da4f83ad1a65335fc27462d41521">00404</a> <span class="preprocessor">#define MCAN_NDAT1_ND5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00405"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga1e868644b41a62aa4c594c99e270c96b">00405</a> <span class="preprocessor">#define MCAN_NDAT1_ND6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00406"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga9598a03e061cd7391ea7b89431ddc38f">00406</a> <span class="preprocessor">#define MCAN_NDAT1_ND7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00407"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga96f3e8449fa0c338e6e7942ea6efe9a8">00407</a> <span class="preprocessor">#define MCAN_NDAT1_ND8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00408"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae51957994a5d787bc422ea1079674b01">00408</a> <span class="preprocessor">#define MCAN_NDAT1_ND9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00409"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga51a3a24ff6021c5e41ae49b15e8a088d">00409</a> <span class="preprocessor">#define MCAN_NDAT1_ND10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00410"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaab6abee78a20123eae06b13b5476caa9">00410</a> <span class="preprocessor">#define MCAN_NDAT1_ND11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00411"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga8c6f2a5e42849a2af3478525a36454aa">00411</a> <span class="preprocessor">#define MCAN_NDAT1_ND12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00412"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga6f01dad98a0daee59d3ed30b883aabdd">00412</a> <span class="preprocessor">#define MCAN_NDAT1_ND13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00413"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga9480703236daff72f525a07a4b477bf9">00413</a> <span class="preprocessor">#define MCAN_NDAT1_ND14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00414"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga542f9790bb3cf646a49028367c68c3a2">00414</a> <span class="preprocessor">#define MCAN_NDAT1_ND15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00415"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga22f1da0d47584205fdd6b39385d12422">00415</a> <span class="preprocessor">#define MCAN_NDAT1_ND16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00416"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga2bb124ada6a7ca09aec0064e7db92733">00416</a> <span class="preprocessor">#define MCAN_NDAT1_ND17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00417"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae6550ddc142cb819dc0e1e0fbcb39a3d">00417</a> <span class="preprocessor">#define MCAN_NDAT1_ND18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00418"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gad55ec946e9b4953d1c50e4c53ff73032">00418</a> <span class="preprocessor">#define MCAN_NDAT1_ND19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00419"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaa8f694e622b7ce8cc555a8f610d24716">00419</a> <span class="preprocessor">#define MCAN_NDAT1_ND20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00420"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gac399750111e2cc6937364631f84b2f33">00420</a> <span class="preprocessor">#define MCAN_NDAT1_ND21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00421"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga5bc7a4a898dc76a86577dd16c397fdfa">00421</a> <span class="preprocessor">#define MCAN_NDAT1_ND22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00422"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga08e4808a58e5dbd6e79f271de92adc89">00422</a> <span class="preprocessor">#define MCAN_NDAT1_ND23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00423"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga7b36ec061d191edb07ed4654872532cd">00423</a> <span class="preprocessor">#define MCAN_NDAT1_ND24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00424"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga3810a8438a52f07fa5e642818148b221">00424</a> <span class="preprocessor">#define MCAN_NDAT1_ND25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00425"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gab9832d637addae2b7cb05f6603895423">00425</a> <span class="preprocessor">#define MCAN_NDAT1_ND26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00426"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga6d3b77a9c34e7a093684b5e1761dc249">00426</a> <span class="preprocessor">#define MCAN_NDAT1_ND27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00427"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gac522bca15ee0cb4ba48a195b41565876">00427</a> <span class="preprocessor">#define MCAN_NDAT1_ND28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00428"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga1763dab81942114dce9b95950a3d3f45">00428</a> <span class="preprocessor">#define MCAN_NDAT1_ND29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00429"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga773a080e22a487ff07626017808ef3ab">00429</a> <span class="preprocessor">#define MCAN_NDAT1_ND30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00430"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gac8e67f627a70888dd7bca5b0ae50bbe1">00430</a> <span class="preprocessor">#define MCAN_NDAT1_ND31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (MCAN_NDAT1) New Data */</span>
<a name="l00431"></a>00431 <span class="comment">/* -------- MCAN_NDAT2 : (MCAN Offset: 0x9C) New Data 2 Register -------- */</span>
<a name="l00432"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gab1fcbd703fff5427c81565013aa9002d">00432</a> <span class="preprocessor">#define MCAN_NDAT2_ND32 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00433"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gacb4c23a64ecb65608a20c1c0b2211b91">00433</a> <span class="preprocessor">#define MCAN_NDAT2_ND33 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00434"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga838b26ccee48785507256ff3d8d90a95">00434</a> <span class="preprocessor">#define MCAN_NDAT2_ND34 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00435"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga1c5ac1ccd13a1fd446f439eebf5b8920">00435</a> <span class="preprocessor">#define MCAN_NDAT2_ND35 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00436"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gad0ec39dbce8251f9f0231c6fb64774ab">00436</a> <span class="preprocessor">#define MCAN_NDAT2_ND36 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00437"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga7c48dcd37e65dbf80870de7fea4066a6">00437</a> <span class="preprocessor">#define MCAN_NDAT2_ND37 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00438"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaed33b03f888b477b2dc7007e14fec536">00438</a> <span class="preprocessor">#define MCAN_NDAT2_ND38 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00439"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga9ce47b98b6484fe397280304b376ecb7">00439</a> <span class="preprocessor">#define MCAN_NDAT2_ND39 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00440"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gafa79ac90c0c867be61888c1a9ca6296b">00440</a> <span class="preprocessor">#define MCAN_NDAT2_ND40 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00441"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga19cd134ae4fe6409b845fc0d5ab23141">00441</a> <span class="preprocessor">#define MCAN_NDAT2_ND41 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00442"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gab68ca5587ce9dd487303b1bb994073fb">00442</a> <span class="preprocessor">#define MCAN_NDAT2_ND42 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00443"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae6c83397c6bed34ca5a7015391bdbde4">00443</a> <span class="preprocessor">#define MCAN_NDAT2_ND43 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00444"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gad2b3063d02fad825c38e697531fc4cd4">00444</a> <span class="preprocessor">#define MCAN_NDAT2_ND44 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00445"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae13c0e7d2ff60cf79f2a11e2f511c303">00445</a> <span class="preprocessor">#define MCAN_NDAT2_ND45 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00446"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga9e3c8266472b70c790073ad17f9bb62c">00446</a> <span class="preprocessor">#define MCAN_NDAT2_ND46 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00447"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaa0d2083012edd18144fe727156fa1937">00447</a> <span class="preprocessor">#define MCAN_NDAT2_ND47 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00448"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gad6fee0fbf3efb4e27a17931e190eec55">00448</a> <span class="preprocessor">#define MCAN_NDAT2_ND48 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00449"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gac0bdeebfabb534fe98d555a51b9e8554">00449</a> <span class="preprocessor">#define MCAN_NDAT2_ND49 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00450"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga0fc18dd8317d84a131896a1358a5abaa">00450</a> <span class="preprocessor">#define MCAN_NDAT2_ND50 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00451"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga2de372161f112748f92d3ee576fcab02">00451</a> <span class="preprocessor">#define MCAN_NDAT2_ND51 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00452"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga8dddec617649e578e878f9c5942e9ac9">00452</a> <span class="preprocessor">#define MCAN_NDAT2_ND52 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00453"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gad4c26b9fb92fa29871b334d5d9cc9668">00453</a> <span class="preprocessor">#define MCAN_NDAT2_ND53 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00454"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga9454eca60022615f52996e6d408ebe22">00454</a> <span class="preprocessor">#define MCAN_NDAT2_ND54 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00455"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga3258bd227dd7d072d0cde766656534c2">00455</a> <span class="preprocessor">#define MCAN_NDAT2_ND55 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00456"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga28bc1d75f8b7c4cebd081657b7fe5499">00456</a> <span class="preprocessor">#define MCAN_NDAT2_ND56 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00457"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaf7a786e7ed6e37241bfbde80d418d5f1">00457</a> <span class="preprocessor">#define MCAN_NDAT2_ND57 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00458"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaa4ddafce252001f260b5047484e7acbb">00458</a> <span class="preprocessor">#define MCAN_NDAT2_ND58 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00459"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gab9b3c37aedbab630c20e6de8e989a98a">00459</a> <span class="preprocessor">#define MCAN_NDAT2_ND59 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00460"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gadeb438bd38c0f9b50403fee768774f2f">00460</a> <span class="preprocessor">#define MCAN_NDAT2_ND60 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00461"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gabac76cb086169606603f5be49da97411">00461</a> <span class="preprocessor">#define MCAN_NDAT2_ND61 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00462"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga779143a5d8a8209677163e87b8fb0dcc">00462</a> <span class="preprocessor">#define MCAN_NDAT2_ND62 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00463"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaa1694e1c7b0cb07db2bc1979d6b73bd7">00463</a> <span class="preprocessor">#define MCAN_NDAT2_ND63 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (MCAN_NDAT2) New Data */</span>
<a name="l00464"></a>00464 <span class="comment">/* -------- MCAN_RXF0C : (MCAN Offset: 0xA0) Receive FIFO 0 Configuration Register -------- */</span>
<a name="l00465"></a>00465 <span class="preprocessor">#define MCAN_RXF0C_F0SA_Pos 2</span>
<a name="l00466"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga72d0d65e07264dd53cd05ad1ffa07031">00466</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF0C_F0SA_Msk (0x3fffu &lt;&lt; MCAN_RXF0C_F0SA_Pos) </span><span class="comment">/**&lt; \brief (MCAN_RXF0C) Receive FIFO 0 Start Address */</span>
<a name="l00467"></a>00467 <span class="preprocessor">#define MCAN_RXF0C_F0SA(value) ((MCAN_RXF0C_F0SA_Msk &amp; ((value) &lt;&lt; MCAN_RXF0C_F0SA_Pos)))</span>
<a name="l00468"></a>00468 <span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF0C_F0S_Pos 16</span>
<a name="l00469"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga26137d13d8f4ba1a43a44ef6e4b09a14">00469</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF0C_F0S_Msk (0x7fu &lt;&lt; MCAN_RXF0C_F0S_Pos) </span><span class="comment">/**&lt; \brief (MCAN_RXF0C) Receive FIFO 0 Start Address */</span>
<a name="l00470"></a>00470 <span class="preprocessor">#define MCAN_RXF0C_F0S(value) ((MCAN_RXF0C_F0S_Msk &amp; ((value) &lt;&lt; MCAN_RXF0C_F0S_Pos)))</span>
<a name="l00471"></a>00471 <span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF0C_F0WM_Pos 24</span>
<a name="l00472"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga02cd1c4c01586019d4e9bb59aa0b2dd8">00472</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF0C_F0WM_Msk (0x7fu &lt;&lt; MCAN_RXF0C_F0WM_Pos) </span><span class="comment">/**&lt; \brief (MCAN_RXF0C) Receive FIFO 0 Watermark */</span>
<a name="l00473"></a>00473 <span class="preprocessor">#define MCAN_RXF0C_F0WM(value) ((MCAN_RXF0C_F0WM_Msk &amp; ((value) &lt;&lt; MCAN_RXF0C_F0WM_Pos)))</span>
<a name="l00474"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga9a057dce6dd1d895ca556ec2bead5062">00474</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF0C_F0OM (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (MCAN_RXF0C) FIFO 0 Operation Mode */</span>
<a name="l00475"></a>00475 <span class="comment">/* -------- MCAN_RXF0S : (MCAN Offset: 0xA4) Receive FIFO 0 Status Register -------- */</span>
<a name="l00476"></a>00476 <span class="preprocessor">#define MCAN_RXF0S_F0FL_Pos 0</span>
<a name="l00477"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga25c5040c42190194438a0f5d5ea73611">00477</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF0S_F0FL_Msk (0x7fu &lt;&lt; MCAN_RXF0S_F0FL_Pos) </span><span class="comment">/**&lt; \brief (MCAN_RXF0S) Receive FIFO 0 Fill Level */</span>
<a name="l00478"></a>00478 <span class="preprocessor">#define MCAN_RXF0S_F0GI_Pos 8</span>
<a name="l00479"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gacaef75505974b530473c326dd8182a1d">00479</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF0S_F0GI_Msk (0x3fu &lt;&lt; MCAN_RXF0S_F0GI_Pos) </span><span class="comment">/**&lt; \brief (MCAN_RXF0S) Receive FIFO 0 Get Index */</span>
<a name="l00480"></a>00480 <span class="preprocessor">#define MCAN_RXF0S_F0PI_Pos 16</span>
<a name="l00481"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga20b7a6d41c808b0fc76914f141064734">00481</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF0S_F0PI_Msk (0x3fu &lt;&lt; MCAN_RXF0S_F0PI_Pos) </span><span class="comment">/**&lt; \brief (MCAN_RXF0S) Receive FIFO 0 Put Index */</span>
<a name="l00482"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga7ed636a3192bbe8435bd28b10a9fd626">00482</a> <span class="preprocessor">#define MCAN_RXF0S_F0F (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (MCAN_RXF0S) Receive FIFO 0 Fill Level */</span>
<a name="l00483"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga88f4260c7657450783fd388b9ccedf55">00483</a> <span class="preprocessor">#define MCAN_RXF0S_RF0L (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (MCAN_RXF0S) Receive FIFO 0 Message Lost */</span>
<a name="l00484"></a>00484 <span class="comment">/* -------- MCAN_RXF0A : (MCAN Offset: 0xA8) Receive FIFO 0 Acknowledge Register -------- */</span>
<a name="l00485"></a>00485 <span class="preprocessor">#define MCAN_RXF0A_F0AI_Pos 0</span>
<a name="l00486"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga84362157d08763073246d8133e0e3881">00486</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF0A_F0AI_Msk (0x3fu &lt;&lt; MCAN_RXF0A_F0AI_Pos) </span><span class="comment">/**&lt; \brief (MCAN_RXF0A) Receive FIFO 0 Acknowledge Index */</span>
<a name="l00487"></a>00487 <span class="preprocessor">#define MCAN_RXF0A_F0AI(value) ((MCAN_RXF0A_F0AI_Msk &amp; ((value) &lt;&lt; MCAN_RXF0A_F0AI_Pos)))</span>
<a name="l00488"></a>00488 <span class="preprocessor"></span><span class="comment">/* -------- MCAN_RXBC : (MCAN Offset: 0xAC) Receive Rx Buffer Configuration Register -------- */</span>
<a name="l00489"></a>00489 <span class="preprocessor">#define MCAN_RXBC_RBSA_Pos 2</span>
<a name="l00490"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gac0b831462d8d82b67f6a02b9315dc03d">00490</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXBC_RBSA_Msk (0x3fffu &lt;&lt; MCAN_RXBC_RBSA_Pos) </span><span class="comment">/**&lt; \brief (MCAN_RXBC) Receive Buffer Start Address */</span>
<a name="l00491"></a>00491 <span class="preprocessor">#define MCAN_RXBC_RBSA(value) ((MCAN_RXBC_RBSA_Msk &amp; ((value) &lt;&lt; MCAN_RXBC_RBSA_Pos)))</span>
<a name="l00492"></a>00492 <span class="preprocessor"></span><span class="comment">/* -------- MCAN_RXF1C : (MCAN Offset: 0xB0) Receive FIFO 1 Configuration Register -------- */</span>
<a name="l00493"></a>00493 <span class="preprocessor">#define MCAN_RXF1C_F1SA_Pos 2</span>
<a name="l00494"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga90b0b3e250ea32f64988a7739a592b8a">00494</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF1C_F1SA_Msk (0x3fffu &lt;&lt; MCAN_RXF1C_F1SA_Pos) </span><span class="comment">/**&lt; \brief (MCAN_RXF1C) Receive FIFO 1 Start Address */</span>
<a name="l00495"></a>00495 <span class="preprocessor">#define MCAN_RXF1C_F1SA(value) ((MCAN_RXF1C_F1SA_Msk &amp; ((value) &lt;&lt; MCAN_RXF1C_F1SA_Pos)))</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF1C_F1S_Pos 16</span>
<a name="l00497"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga070266123f783d1afff67235be22a3e2">00497</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF1C_F1S_Msk (0x7fu &lt;&lt; MCAN_RXF1C_F1S_Pos) </span><span class="comment">/**&lt; \brief (MCAN_RXF1C) Receive FIFO 1 Start Address */</span>
<a name="l00498"></a>00498 <span class="preprocessor">#define MCAN_RXF1C_F1S(value) ((MCAN_RXF1C_F1S_Msk &amp; ((value) &lt;&lt; MCAN_RXF1C_F1S_Pos)))</span>
<a name="l00499"></a>00499 <span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF1C_F1WM_Pos 24</span>
<a name="l00500"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaf0e58a437aeb59301df282fce604e807">00500</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF1C_F1WM_Msk (0x7fu &lt;&lt; MCAN_RXF1C_F1WM_Pos) </span><span class="comment">/**&lt; \brief (MCAN_RXF1C) Receive FIFO 1 Watermark */</span>
<a name="l00501"></a>00501 <span class="preprocessor">#define MCAN_RXF1C_F1WM(value) ((MCAN_RXF1C_F1WM_Msk &amp; ((value) &lt;&lt; MCAN_RXF1C_F1WM_Pos)))</span>
<a name="l00502"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gadf3ddf11e3409ee63579dc3d19c10dab">00502</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF1C_F1OM (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (MCAN_RXF1C) FIFO 1 Operation Mode */</span>
<a name="l00503"></a>00503 <span class="comment">/* -------- MCAN_RXF1S : (MCAN Offset: 0xB4) Receive FIFO 1 Status Register -------- */</span>
<a name="l00504"></a>00504 <span class="preprocessor">#define MCAN_RXF1S_F1FL_Pos 0</span>
<a name="l00505"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga134993b9192779f837562083ef67e7ff">00505</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF1S_F1FL_Msk (0x7fu &lt;&lt; MCAN_RXF1S_F1FL_Pos) </span><span class="comment">/**&lt; \brief (MCAN_RXF1S) Receive FIFO 1 Fill Level */</span>
<a name="l00506"></a>00506 <span class="preprocessor">#define MCAN_RXF1S_F1GI_Pos 8</span>
<a name="l00507"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga285e6e9451c099ac7f05c86eb9b11bbd">00507</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF1S_F1GI_Msk (0x3fu &lt;&lt; MCAN_RXF1S_F1GI_Pos) </span><span class="comment">/**&lt; \brief (MCAN_RXF1S) Receive FIFO 1 Get Index */</span>
<a name="l00508"></a>00508 <span class="preprocessor">#define MCAN_RXF1S_F1PI_Pos 16</span>
<a name="l00509"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga5c394b8fede5f437e1ec4a99028476d5">00509</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF1S_F1PI_Msk (0x3fu &lt;&lt; MCAN_RXF1S_F1PI_Pos) </span><span class="comment">/**&lt; \brief (MCAN_RXF1S) Receive FIFO 1 Put Index */</span>
<a name="l00510"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga25616f09dac6aff2193a22efea3f47a1">00510</a> <span class="preprocessor">#define MCAN_RXF1S_F1F (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (MCAN_RXF1S) Receive FIFO 1 Fill Level */</span>
<a name="l00511"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga0f77d66bd293f9f8f88eed2762aa412c">00511</a> <span class="preprocessor">#define MCAN_RXF1S_RF1L (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (MCAN_RXF1S) Receive FIFO 1 Message Lost */</span>
<a name="l00512"></a>00512 <span class="preprocessor">#define MCAN_RXF1S_DMS_Pos 30</span>
<a name="l00513"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga0888850ac39cee1b12e1a0ca0e075044">00513</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF1S_DMS_Msk (0x3u &lt;&lt; MCAN_RXF1S_DMS_Pos) </span><span class="comment">/**&lt; \brief (MCAN_RXF1S) Debug Message Status */</span>
<a name="l00514"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga52dd02e67510c5d2f576d62d1a7abdfb">00514</a> <span class="preprocessor">#define   MCAN_RXF1S_DMS_IDLE (0x0u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (MCAN_RXF1S) Idle state, wait for reception of debug messages, DMA request is cleared. */</span>
<a name="l00515"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae6be46d845aab5f32f5ffd7bdf9f67a4">00515</a> <span class="preprocessor">#define   MCAN_RXF1S_DMS_MSG_A (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (MCAN_RXF1S) Debug message A received. */</span>
<a name="l00516"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gacbf7bee01d40302a1d0caa4b2f5a60e8">00516</a> <span class="preprocessor">#define   MCAN_RXF1S_DMS_MSG_AB (0x2u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (MCAN_RXF1S) Debug messages A, B received. */</span>
<a name="l00517"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga8fa7bd9d8b9ddc8a7755594222a11285">00517</a> <span class="preprocessor">#define   MCAN_RXF1S_DMS_MSG_ABC (0x3u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (MCAN_RXF1S) Debug messages A, B, C received, DMA request is set. */</span>
<a name="l00518"></a>00518 <span class="comment">/* -------- MCAN_RXF1A : (MCAN Offset: 0xB8) Receive FIFO 1 Acknowledge Register -------- */</span>
<a name="l00519"></a>00519 <span class="preprocessor">#define MCAN_RXF1A_F1AI_Pos 0</span>
<a name="l00520"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga411a42b24a0a1d627c19d184d1dad935">00520</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF1A_F1AI_Msk (0x3fu &lt;&lt; MCAN_RXF1A_F1AI_Pos) </span><span class="comment">/**&lt; \brief (MCAN_RXF1A) Receive FIFO 1 Acknowledge Index */</span>
<a name="l00521"></a>00521 <span class="preprocessor">#define MCAN_RXF1A_F1AI(value) ((MCAN_RXF1A_F1AI_Msk &amp; ((value) &lt;&lt; MCAN_RXF1A_F1AI_Pos)))</span>
<a name="l00522"></a>00522 <span class="preprocessor"></span><span class="comment">/* -------- MCAN_RXESC : (MCAN Offset: 0xBC) Receive Buffer / FIFO Element Size Configuration Register -------- */</span>
<a name="l00523"></a>00523 <span class="preprocessor">#define MCAN_RXESC_F0DS_Pos 0</span>
<a name="l00524"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga61d2c8bc64a0a7d4f990f8319527abb0">00524</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXESC_F0DS_Msk (0x7u &lt;&lt; MCAN_RXESC_F0DS_Pos) </span><span class="comment">/**&lt; \brief (MCAN_RXESC) Receive FIFO 0 Data Field Size */</span>
<a name="l00525"></a>00525 <span class="preprocessor">#define MCAN_RXESC_F0DS(value) ((MCAN_RXESC_F0DS_Msk &amp; ((value) &lt;&lt; MCAN_RXESC_F0DS_Pos)))</span>
<a name="l00526"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga670e64b5248e491fe46b5fdbb74abc0b">00526</a> <span class="preprocessor"></span><span class="preprocessor">#define   MCAN_RXESC_F0DS_8_BYTE (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_RXESC) 8-byte data field */</span>
<a name="l00527"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga41a23ece8281a58f51f1963d955af330">00527</a> <span class="preprocessor">#define   MCAN_RXESC_F0DS_12_BYTE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_RXESC) 12-byte data field */</span>
<a name="l00528"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga92e90e312d3f3c6e618e127e2e184b98">00528</a> <span class="preprocessor">#define   MCAN_RXESC_F0DS_16_BYTE (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_RXESC) 16-byte data field */</span>
<a name="l00529"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaea394224dce1114717d5047366a1debe">00529</a> <span class="preprocessor">#define   MCAN_RXESC_F0DS_20_BYTE (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_RXESC) 20-byte data field */</span>
<a name="l00530"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaed2cddd308386452d98a2a4ea1c44d61">00530</a> <span class="preprocessor">#define   MCAN_RXESC_F0DS_24_BYTE (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_RXESC) 24-byte data field */</span>
<a name="l00531"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga2335c3bf50adc6329bb65252d8e50148">00531</a> <span class="preprocessor">#define   MCAN_RXESC_F0DS_32_BYTE (0x5u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_RXESC) 32-byte data field */</span>
<a name="l00532"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga67b66ce86491502013e887aaebe0b01b">00532</a> <span class="preprocessor">#define   MCAN_RXESC_F0DS_48_BYTE (0x6u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_RXESC) 48-byte data field */</span>
<a name="l00533"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gabcceebf944bc9ab4176bec5f304076a7">00533</a> <span class="preprocessor">#define   MCAN_RXESC_F0DS_64_BYTE (0x7u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_RXESC) 64-byte data field */</span>
<a name="l00534"></a>00534 <span class="preprocessor">#define MCAN_RXESC_F1DS_Pos 4</span>
<a name="l00535"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga73140fa88a89dccc958dfcb691290313">00535</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXESC_F1DS_Msk (0x7u &lt;&lt; MCAN_RXESC_F1DS_Pos) </span><span class="comment">/**&lt; \brief (MCAN_RXESC) Receive FIFO 1 Data Field Size */</span>
<a name="l00536"></a>00536 <span class="preprocessor">#define MCAN_RXESC_F1DS(value) ((MCAN_RXESC_F1DS_Msk &amp; ((value) &lt;&lt; MCAN_RXESC_F1DS_Pos)))</span>
<a name="l00537"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gac5078bd88a9f1275828fdb52c91f6f4e">00537</a> <span class="preprocessor"></span><span class="preprocessor">#define   MCAN_RXESC_F1DS_8_BYTE (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (MCAN_RXESC) 8-byte data field */</span>
<a name="l00538"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga551fbea6a7b0bbcd4d4a95539f161857">00538</a> <span class="preprocessor">#define   MCAN_RXESC_F1DS_12_BYTE (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (MCAN_RXESC) 12-byte data field */</span>
<a name="l00539"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaf103699a2aa9a0419002443948ec891b">00539</a> <span class="preprocessor">#define   MCAN_RXESC_F1DS_16_BYTE (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (MCAN_RXESC) 16-byte data field */</span>
<a name="l00540"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae65f44ba4bcad71c503ffcbdee1f4166">00540</a> <span class="preprocessor">#define   MCAN_RXESC_F1DS_20_BYTE (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (MCAN_RXESC) 20-byte data field */</span>
<a name="l00541"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae056f130e96006ee21a0041f179b7c80">00541</a> <span class="preprocessor">#define   MCAN_RXESC_F1DS_24_BYTE (0x4u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (MCAN_RXESC) 24-byte data field */</span>
<a name="l00542"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaf622995c4088792945dd20bccb974fd6">00542</a> <span class="preprocessor">#define   MCAN_RXESC_F1DS_32_BYTE (0x5u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (MCAN_RXESC) 32-byte data field */</span>
<a name="l00543"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga616d23bbeb5655290510c1fc70da1a2b">00543</a> <span class="preprocessor">#define   MCAN_RXESC_F1DS_48_BYTE (0x6u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (MCAN_RXESC) 48-byte data field */</span>
<a name="l00544"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga7c94a95637b3dfb6c639540cb76da614">00544</a> <span class="preprocessor">#define   MCAN_RXESC_F1DS_64_BYTE (0x7u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (MCAN_RXESC) 64-byte data field */</span>
<a name="l00545"></a>00545 <span class="preprocessor">#define MCAN_RXESC_RBDS_Pos 8</span>
<a name="l00546"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gafcfb4aae53ca3b3c10574df33a9dd076">00546</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXESC_RBDS_Msk (0x7u &lt;&lt; MCAN_RXESC_RBDS_Pos) </span><span class="comment">/**&lt; \brief (MCAN_RXESC) Receive Buffer Data Field Size */</span>
<a name="l00547"></a>00547 <span class="preprocessor">#define MCAN_RXESC_RBDS(value) ((MCAN_RXESC_RBDS_Msk &amp; ((value) &lt;&lt; MCAN_RXESC_RBDS_Pos)))</span>
<a name="l00548"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga608dbb54cc832ce1f35d6d4d73be5c50">00548</a> <span class="preprocessor"></span><span class="preprocessor">#define   MCAN_RXESC_RBDS_8_BYTE (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (MCAN_RXESC) 8-byte data field */</span>
<a name="l00549"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gadba205db73380d75a038de231a2df2c0">00549</a> <span class="preprocessor">#define   MCAN_RXESC_RBDS_12_BYTE (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (MCAN_RXESC) 12-byte data field */</span>
<a name="l00550"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga064d0acb73c2d495a75ecb233d58a4d3">00550</a> <span class="preprocessor">#define   MCAN_RXESC_RBDS_16_BYTE (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (MCAN_RXESC) 16-byte data field */</span>
<a name="l00551"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gadab96a3ae414786529d36ccff74ad6cb">00551</a> <span class="preprocessor">#define   MCAN_RXESC_RBDS_20_BYTE (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (MCAN_RXESC) 20-byte data field */</span>
<a name="l00552"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga12bb544ff954ac1a63924f9c1b4de0e1">00552</a> <span class="preprocessor">#define   MCAN_RXESC_RBDS_24_BYTE (0x4u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (MCAN_RXESC) 24-byte data field */</span>
<a name="l00553"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga0d2d04e1b44744cae1e065029b73c7d0">00553</a> <span class="preprocessor">#define   MCAN_RXESC_RBDS_32_BYTE (0x5u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (MCAN_RXESC) 32-byte data field */</span>
<a name="l00554"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gabb3b71fab45e157b63f869625210221a">00554</a> <span class="preprocessor">#define   MCAN_RXESC_RBDS_48_BYTE (0x6u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (MCAN_RXESC) 48-byte data field */</span>
<a name="l00555"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga0510db81a623ed98da4a06b10441bd69">00555</a> <span class="preprocessor">#define   MCAN_RXESC_RBDS_64_BYTE (0x7u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (MCAN_RXESC) 64-byte data field */</span>
<a name="l00556"></a>00556 <span class="comment">/* -------- MCAN_TXBC : (MCAN Offset: 0xC0) Transmit Buffer Configuration Register -------- */</span>
<a name="l00557"></a>00557 <span class="preprocessor">#define MCAN_TXBC_TBSA_Pos 2</span>
<a name="l00558"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga585dce7ed951c9171c7d130ff8705797">00558</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXBC_TBSA_Msk (0x3fffu &lt;&lt; MCAN_TXBC_TBSA_Pos) </span><span class="comment">/**&lt; \brief (MCAN_TXBC) Tx Buffers Start Address */</span>
<a name="l00559"></a>00559 <span class="preprocessor">#define MCAN_TXBC_TBSA(value) ((MCAN_TXBC_TBSA_Msk &amp; ((value) &lt;&lt; MCAN_TXBC_TBSA_Pos)))</span>
<a name="l00560"></a>00560 <span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXBC_NDTB_Pos 16</span>
<a name="l00561"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga2569c5d6a5ed4392bc1b5d998935c4f5">00561</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXBC_NDTB_Msk (0x3fu &lt;&lt; MCAN_TXBC_NDTB_Pos) </span><span class="comment">/**&lt; \brief (MCAN_TXBC) Number of Dedicated Transmit Buffers */</span>
<a name="l00562"></a>00562 <span class="preprocessor">#define MCAN_TXBC_NDTB(value) ((MCAN_TXBC_NDTB_Msk &amp; ((value) &lt;&lt; MCAN_TXBC_NDTB_Pos)))</span>
<a name="l00563"></a>00563 <span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXBC_TFQS_Pos 24</span>
<a name="l00564"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaab2c2b69c1c3a6ac21086392b7e1c02c">00564</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXBC_TFQS_Msk (0x3fu &lt;&lt; MCAN_TXBC_TFQS_Pos) </span><span class="comment">/**&lt; \brief (MCAN_TXBC) Transmit FIFO/Queue Size */</span>
<a name="l00565"></a>00565 <span class="preprocessor">#define MCAN_TXBC_TFQS(value) ((MCAN_TXBC_TFQS_Msk &amp; ((value) &lt;&lt; MCAN_TXBC_TFQS_Pos)))</span>
<a name="l00566"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae4323316f39295b320e432af610c794b">00566</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXBC_TFQM (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (MCAN_TXBC) Tx FIFO/Queue Mode */</span>
<a name="l00567"></a>00567 <span class="comment">/* -------- MCAN_TXFQS : (MCAN Offset: 0xC4) Transmit FIFO/Queue Status Register -------- */</span>
<a name="l00568"></a>00568 <span class="preprocessor">#define MCAN_TXFQS_TFFL_Pos 0</span>
<a name="l00569"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga499e086f227cc16cb1efafb8ac11cf57">00569</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXFQS_TFFL_Msk (0x3fu &lt;&lt; MCAN_TXFQS_TFFL_Pos) </span><span class="comment">/**&lt; \brief (MCAN_TXFQS) Tx FIFO Free Level */</span>
<a name="l00570"></a>00570 <span class="preprocessor">#define MCAN_TXFQS_TFGI_Pos 8</span>
<a name="l00571"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga8541e1347a93d7b3b6fe7e9e8e7de8bf">00571</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXFQS_TFGI_Msk (0x1fu &lt;&lt; MCAN_TXFQS_TFGI_Pos) </span><span class="comment">/**&lt; \brief (MCAN_TXFQS) Tx FIFO Get Index */</span>
<a name="l00572"></a>00572 <span class="preprocessor">#define MCAN_TXFQS_TFQPI_Pos 16</span>
<a name="l00573"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga31ac3924a17c4c89cfa5386249c23fa3">00573</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXFQS_TFQPI_Msk (0x1fu &lt;&lt; MCAN_TXFQS_TFQPI_Pos) </span><span class="comment">/**&lt; \brief (MCAN_TXFQS) Tx FIFO/Queue Put Index */</span>
<a name="l00574"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga34a2df3c3ed0ea9a3f3bd9609fac70b4">00574</a> <span class="preprocessor">#define MCAN_TXFQS_TFQF (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (MCAN_TXFQS) Tx FIFO/Queue Full */</span>
<a name="l00575"></a>00575 <span class="comment">/* -------- MCAN_TXESC : (MCAN Offset: 0xC8) Transmit Buffer Element Size Configuration Register -------- */</span>
<a name="l00576"></a>00576 <span class="preprocessor">#define MCAN_TXESC_TBDS_Pos 0</span>
<a name="l00577"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gab421ef5297aff3b5a2379559b640ffc0">00577</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXESC_TBDS_Msk (0x7u &lt;&lt; MCAN_TXESC_TBDS_Pos) </span><span class="comment">/**&lt; \brief (MCAN_TXESC) Tx Buffer Data Field Size */</span>
<a name="l00578"></a>00578 <span class="preprocessor">#define MCAN_TXESC_TBDS(value) ((MCAN_TXESC_TBDS_Msk &amp; ((value) &lt;&lt; MCAN_TXESC_TBDS_Pos)))</span>
<a name="l00579"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga27eabfaddb080d9b1286da954a031546">00579</a> <span class="preprocessor"></span><span class="preprocessor">#define   MCAN_TXESC_TBDS_8_BYTE (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_TXESC) 8-byte data field */</span>
<a name="l00580"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga69a0d4edc90ba2f2eb9b46f8760eb2fe">00580</a> <span class="preprocessor">#define   MCAN_TXESC_TBDS_12_BYTE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_TXESC) 12-byte data field */</span>
<a name="l00581"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaf4d87fd48f14f9e2800d62e9858aa5c9">00581</a> <span class="preprocessor">#define   MCAN_TXESC_TBDS_16_BYTE (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_TXESC) 16-byte data field */</span>
<a name="l00582"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaa76d9a581f77cd144114581925bf252d">00582</a> <span class="preprocessor">#define   MCAN_TXESC_TBDS_20_BYTE (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_TXESC) 20-byte data field */</span>
<a name="l00583"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga4ac00138bfabb07822a262b23abddfbb">00583</a> <span class="preprocessor">#define   MCAN_TXESC_TBDS_24_BYTE (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_TXESC) 24-byte data field */</span>
<a name="l00584"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaf72077eb72d27e669fb1d32f13142f3e">00584</a> <span class="preprocessor">#define   MCAN_TXESC_TBDS_32_BYTE (0x5u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_TXESC) 32-byte data field */</span>
<a name="l00585"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaca474e7d82d46ae8315ea0af1a847c36">00585</a> <span class="preprocessor">#define   MCAN_TXESC_TBDS_48_BYTE (0x6u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_TXESC) 4- byte data field */</span>
<a name="l00586"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga57650a3f6f9f289da5585b5a84c5823d">00586</a> <span class="preprocessor">#define   MCAN_TXESC_TBDS_64_BYTE (0x7u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_TXESC) 64-byte data field */</span>
<a name="l00587"></a>00587 <span class="comment">/* -------- MCAN_TXBRP : (MCAN Offset: 0xCC) Transmit Buffer Request Pending Register -------- */</span>
<a name="l00588"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gadc642b8a347be0717fa10e28bb033d21">00588</a> <span class="preprocessor">#define MCAN_TXBRP_TRP0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 0 */</span>
<a name="l00589"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga6514c57bd759173589727eb0e987350d">00589</a> <span class="preprocessor">#define MCAN_TXBRP_TRP1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 1 */</span>
<a name="l00590"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gafc9654b93bc2541d31ded01aeb42d44d">00590</a> <span class="preprocessor">#define MCAN_TXBRP_TRP2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 2 */</span>
<a name="l00591"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gadbbdac7a8852e015438aba7c93912523">00591</a> <span class="preprocessor">#define MCAN_TXBRP_TRP3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 3 */</span>
<a name="l00592"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaa51d8b866dd4623f162269b3663cbe0d">00592</a> <span class="preprocessor">#define MCAN_TXBRP_TRP4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 4 */</span>
<a name="l00593"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga5f3129ebd06da4027668e161a27dd8eb">00593</a> <span class="preprocessor">#define MCAN_TXBRP_TRP5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 5 */</span>
<a name="l00594"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga2bb4ebb702193b2693581f6e324b0f09">00594</a> <span class="preprocessor">#define MCAN_TXBRP_TRP6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 6 */</span>
<a name="l00595"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga9eb176e8070e241ae6aa7e3dc8bacbfc">00595</a> <span class="preprocessor">#define MCAN_TXBRP_TRP7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 7 */</span>
<a name="l00596"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga820adcd11f29fd3806368e3805007b9f">00596</a> <span class="preprocessor">#define MCAN_TXBRP_TRP8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 8 */</span>
<a name="l00597"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga635ac350cc609cbc9c37ec3a829c186e">00597</a> <span class="preprocessor">#define MCAN_TXBRP_TRP9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 9 */</span>
<a name="l00598"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaf6516fb1bee46f965b3f7815805ba685">00598</a> <span class="preprocessor">#define MCAN_TXBRP_TRP10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 10 */</span>
<a name="l00599"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae0b135d4e4af25db5a3b1c4e62e6b383">00599</a> <span class="preprocessor">#define MCAN_TXBRP_TRP11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 11 */</span>
<a name="l00600"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga2583141978bb71ee3b20ba43a4fa4706">00600</a> <span class="preprocessor">#define MCAN_TXBRP_TRP12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 12 */</span>
<a name="l00601"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga876aeed950e4c0ece9c8f4fb133a67cf">00601</a> <span class="preprocessor">#define MCAN_TXBRP_TRP13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 13 */</span>
<a name="l00602"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga831aad854696a327b7a989e5b4164b23">00602</a> <span class="preprocessor">#define MCAN_TXBRP_TRP14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 14 */</span>
<a name="l00603"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae52139842401a6e4cfcf388af72c98d9">00603</a> <span class="preprocessor">#define MCAN_TXBRP_TRP15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 15 */</span>
<a name="l00604"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gafe3133d34827ff52644ec5bb992e6219">00604</a> <span class="preprocessor">#define MCAN_TXBRP_TRP16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 16 */</span>
<a name="l00605"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga5f584fb4c2069139ec3bd70e2478e911">00605</a> <span class="preprocessor">#define MCAN_TXBRP_TRP17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 17 */</span>
<a name="l00606"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae57de9c0dc66f788c6c94830bf57ebdb">00606</a> <span class="preprocessor">#define MCAN_TXBRP_TRP18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 18 */</span>
<a name="l00607"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga2939a15bbac374110a79e5e675136756">00607</a> <span class="preprocessor">#define MCAN_TXBRP_TRP19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 19 */</span>
<a name="l00608"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga6da4bb40bb3a243edd3ae5a61916f1fc">00608</a> <span class="preprocessor">#define MCAN_TXBRP_TRP20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 20 */</span>
<a name="l00609"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga7ce1c9535a07fccf9a5345afac59c996">00609</a> <span class="preprocessor">#define MCAN_TXBRP_TRP21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 21 */</span>
<a name="l00610"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga8ac4a020918c7d38faf93a3a231f87e2">00610</a> <span class="preprocessor">#define MCAN_TXBRP_TRP22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 22 */</span>
<a name="l00611"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga80880745617271b51972e18bdeda8661">00611</a> <span class="preprocessor">#define MCAN_TXBRP_TRP23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 23 */</span>
<a name="l00612"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga24aa0bbadd09152207d404cc7bb382b7">00612</a> <span class="preprocessor">#define MCAN_TXBRP_TRP24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 24 */</span>
<a name="l00613"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga39c7c47bc39e319cabd212eed15d99c2">00613</a> <span class="preprocessor">#define MCAN_TXBRP_TRP25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 25 */</span>
<a name="l00614"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gacc9f65eaa34a9cf7a62bec131731441b">00614</a> <span class="preprocessor">#define MCAN_TXBRP_TRP26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 26 */</span>
<a name="l00615"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gac5505824dbc9caba63e6de489c0468a8">00615</a> <span class="preprocessor">#define MCAN_TXBRP_TRP27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 27 */</span>
<a name="l00616"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gad042837976e382f9c3f72d73a32f1458">00616</a> <span class="preprocessor">#define MCAN_TXBRP_TRP28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 28 */</span>
<a name="l00617"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga0002640e9307007fb4dab699ba7e1dcc">00617</a> <span class="preprocessor">#define MCAN_TXBRP_TRP29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 29 */</span>
<a name="l00618"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gabcc5a8cfa809d61c939e27365ccb80f8">00618</a> <span class="preprocessor">#define MCAN_TXBRP_TRP30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 30 */</span>
<a name="l00619"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga8b5696b10b0dd2c80f602044b172feff">00619</a> <span class="preprocessor">#define MCAN_TXBRP_TRP31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (MCAN_TXBRP) Transmission Request Pending for Buffer 31 */</span>
<a name="l00620"></a>00620 <span class="comment">/* -------- MCAN_TXBAR : (MCAN Offset: 0xD0) Transmit Buffer Add Request Register -------- */</span>
<a name="l00621"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga0bb882b6334c513e38199652ab64b487">00621</a> <span class="preprocessor">#define MCAN_TXBAR_AR0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 0 */</span>
<a name="l00622"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga7fedba40178069216312e7dd4a3f948e">00622</a> <span class="preprocessor">#define MCAN_TXBAR_AR1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 1 */</span>
<a name="l00623"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gab5c052393df6c8020c0eaafe3866b8da">00623</a> <span class="preprocessor">#define MCAN_TXBAR_AR2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 2 */</span>
<a name="l00624"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaf00a084f92823e440c36056b7e9fac1f">00624</a> <span class="preprocessor">#define MCAN_TXBAR_AR3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 3 */</span>
<a name="l00625"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae9386708340ca11d7acd8e4b38930913">00625</a> <span class="preprocessor">#define MCAN_TXBAR_AR4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 4 */</span>
<a name="l00626"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gade80b4d15c74198f0c81d3430b7f9b9b">00626</a> <span class="preprocessor">#define MCAN_TXBAR_AR5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 5 */</span>
<a name="l00627"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga4c81effd79147d7c881120ea241c66f7">00627</a> <span class="preprocessor">#define MCAN_TXBAR_AR6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 6 */</span>
<a name="l00628"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga26d783f1380c89661f246d23621bcc61">00628</a> <span class="preprocessor">#define MCAN_TXBAR_AR7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 7 */</span>
<a name="l00629"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gadac7cfd3e817608f097be1026c405e9e">00629</a> <span class="preprocessor">#define MCAN_TXBAR_AR8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 8 */</span>
<a name="l00630"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaaf206828e9094a2a768d25965fe9450c">00630</a> <span class="preprocessor">#define MCAN_TXBAR_AR9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 9 */</span>
<a name="l00631"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga2c14a0f0164f0a60f32fea8605a82d14">00631</a> <span class="preprocessor">#define MCAN_TXBAR_AR10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 10 */</span>
<a name="l00632"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga196d60064fa5a2ebc735c192abea3f5f">00632</a> <span class="preprocessor">#define MCAN_TXBAR_AR11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 11 */</span>
<a name="l00633"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gab229ceb5f4ba72c2e69b1c42f4639e5a">00633</a> <span class="preprocessor">#define MCAN_TXBAR_AR12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 12 */</span>
<a name="l00634"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga0a42652f8582f0be16dcddb64d220a2e">00634</a> <span class="preprocessor">#define MCAN_TXBAR_AR13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 13 */</span>
<a name="l00635"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gac67e9af953bd01506eeadfedbd4987fb">00635</a> <span class="preprocessor">#define MCAN_TXBAR_AR14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 14 */</span>
<a name="l00636"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga388a8aa3552452d462fee1e4696b7d1b">00636</a> <span class="preprocessor">#define MCAN_TXBAR_AR15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 15 */</span>
<a name="l00637"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga05eaf47bd5ad65e78fb586cdf94fb755">00637</a> <span class="preprocessor">#define MCAN_TXBAR_AR16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 16 */</span>
<a name="l00638"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gac2dbc9a8ad3237b2f6cda38b09e595d4">00638</a> <span class="preprocessor">#define MCAN_TXBAR_AR17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 17 */</span>
<a name="l00639"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaba2f28aeda8e7ba09f16d23e28dbecbf">00639</a> <span class="preprocessor">#define MCAN_TXBAR_AR18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 18 */</span>
<a name="l00640"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaee41bbabfa07ec94552a339c8a34de3a">00640</a> <span class="preprocessor">#define MCAN_TXBAR_AR19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 19 */</span>
<a name="l00641"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga69658eb6a547b677c99cf51742eec079">00641</a> <span class="preprocessor">#define MCAN_TXBAR_AR20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 20 */</span>
<a name="l00642"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaad6471eb5b82b35a6c68a01e4c6f916b">00642</a> <span class="preprocessor">#define MCAN_TXBAR_AR21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 21 */</span>
<a name="l00643"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gadf44a72988d526f8c84fbec840a7cb87">00643</a> <span class="preprocessor">#define MCAN_TXBAR_AR22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 22 */</span>
<a name="l00644"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae9cf056cf0aa329dbc8f7e6ba3749a9d">00644</a> <span class="preprocessor">#define MCAN_TXBAR_AR23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 23 */</span>
<a name="l00645"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga958cf85658b8563a790c11508ea1c698">00645</a> <span class="preprocessor">#define MCAN_TXBAR_AR24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 24 */</span>
<a name="l00646"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga70f3faa62153696b24e468cd35444be4">00646</a> <span class="preprocessor">#define MCAN_TXBAR_AR25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 25 */</span>
<a name="l00647"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaef332a491e7eb24f85bc95d6cb08e900">00647</a> <span class="preprocessor">#define MCAN_TXBAR_AR26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 26 */</span>
<a name="l00648"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gad363dd123126e648083db354734b98f9">00648</a> <span class="preprocessor">#define MCAN_TXBAR_AR27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 27 */</span>
<a name="l00649"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga67be6634f8337bf4039eb7340c352a71">00649</a> <span class="preprocessor">#define MCAN_TXBAR_AR28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 28 */</span>
<a name="l00650"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae3ccee22139760fb0b5e4e1d6d8f4929">00650</a> <span class="preprocessor">#define MCAN_TXBAR_AR29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 29 */</span>
<a name="l00651"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga30bcad7d24a51629e5a3c856a7ec704b">00651</a> <span class="preprocessor">#define MCAN_TXBAR_AR30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 30 */</span>
<a name="l00652"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga59ef9b5b7e318f7414115292f4bf8cd1">00652</a> <span class="preprocessor">#define MCAN_TXBAR_AR31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (MCAN_TXBAR) Add Request for Transmit Buffer 31 */</span>
<a name="l00653"></a>00653 <span class="comment">/* -------- MCAN_TXBCR : (MCAN Offset: 0xD4) Transmit Buffer Cancellation Request Register -------- */</span>
<a name="l00654"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaf8313b057e1ffe8bbade783c75761b41">00654</a> <span class="preprocessor">#define MCAN_TXBCR_CR0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 0 */</span>
<a name="l00655"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga2889829596b3754ebaf2721027155a5c">00655</a> <span class="preprocessor">#define MCAN_TXBCR_CR1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 1 */</span>
<a name="l00656"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaac55cf064292e7e7d7af4f20d0ce547a">00656</a> <span class="preprocessor">#define MCAN_TXBCR_CR2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 2 */</span>
<a name="l00657"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga18d3b7cd8f0a0fb3ac75492db467ee9d">00657</a> <span class="preprocessor">#define MCAN_TXBCR_CR3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 3 */</span>
<a name="l00658"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga896817926cae28731f387934fbe85c4e">00658</a> <span class="preprocessor">#define MCAN_TXBCR_CR4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 4 */</span>
<a name="l00659"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga7754c7fc2be7050d4b3b7faa21e0218b">00659</a> <span class="preprocessor">#define MCAN_TXBCR_CR5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 5 */</span>
<a name="l00660"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaf8a2a2116a35c6c61d7be46ed3409c95">00660</a> <span class="preprocessor">#define MCAN_TXBCR_CR6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 6 */</span>
<a name="l00661"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga81240934431c58832c50e926526d2d84">00661</a> <span class="preprocessor">#define MCAN_TXBCR_CR7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 7 */</span>
<a name="l00662"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae27d4f18641d69144ba17acb17093592">00662</a> <span class="preprocessor">#define MCAN_TXBCR_CR8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 8 */</span>
<a name="l00663"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga7f444b4fcc171e169fa2615e45a29d7e">00663</a> <span class="preprocessor">#define MCAN_TXBCR_CR9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 9 */</span>
<a name="l00664"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gab2a75514f74a8be8f487851320bc05cb">00664</a> <span class="preprocessor">#define MCAN_TXBCR_CR10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 10 */</span>
<a name="l00665"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga40714fa7ee5bb1e5b8c273e056c19337">00665</a> <span class="preprocessor">#define MCAN_TXBCR_CR11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 11 */</span>
<a name="l00666"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga20a2e4c54ab4f0e67046cb81636e7fd0">00666</a> <span class="preprocessor">#define MCAN_TXBCR_CR12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 12 */</span>
<a name="l00667"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaf10bc3a13267b9cefbfb5845aa43e4d3">00667</a> <span class="preprocessor">#define MCAN_TXBCR_CR13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 13 */</span>
<a name="l00668"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gab90e264bd69bdc9a8ab84804f7d34591">00668</a> <span class="preprocessor">#define MCAN_TXBCR_CR14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 14 */</span>
<a name="l00669"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gad1f6bfff856c3ea8d375055d2d3bb9ff">00669</a> <span class="preprocessor">#define MCAN_TXBCR_CR15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 15 */</span>
<a name="l00670"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga8622b5906ea03e3a4d75a272ea7f2ea9">00670</a> <span class="preprocessor">#define MCAN_TXBCR_CR16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 16 */</span>
<a name="l00671"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga4014ab6d38e25a3b0110754f1277c3df">00671</a> <span class="preprocessor">#define MCAN_TXBCR_CR17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 17 */</span>
<a name="l00672"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga5a7f44680d2b1db62d45ba08ab6a8c69">00672</a> <span class="preprocessor">#define MCAN_TXBCR_CR18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 18 */</span>
<a name="l00673"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaa9b6541f9c09ef574d52fcc5347d53d3">00673</a> <span class="preprocessor">#define MCAN_TXBCR_CR19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 19 */</span>
<a name="l00674"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaf7d1742b93cf103c20d51e4c65475c18">00674</a> <span class="preprocessor">#define MCAN_TXBCR_CR20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 20 */</span>
<a name="l00675"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga72056e12d5f9d0473d80b173dd96c5c0">00675</a> <span class="preprocessor">#define MCAN_TXBCR_CR21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 21 */</span>
<a name="l00676"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga024dd1dc4fec402f9814046c439abc1f">00676</a> <span class="preprocessor">#define MCAN_TXBCR_CR22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 22 */</span>
<a name="l00677"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaf03469cd3780aad36986d2fe5558bab8">00677</a> <span class="preprocessor">#define MCAN_TXBCR_CR23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 23 */</span>
<a name="l00678"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga87a6441da81829d40259923fbcc69c5f">00678</a> <span class="preprocessor">#define MCAN_TXBCR_CR24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 24 */</span>
<a name="l00679"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gab7f087e923e079859bc8778455de726f">00679</a> <span class="preprocessor">#define MCAN_TXBCR_CR25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 25 */</span>
<a name="l00680"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga239e40bcf7c628803922fe76fe18f66a">00680</a> <span class="preprocessor">#define MCAN_TXBCR_CR26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 26 */</span>
<a name="l00681"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gac959f97168bd268601a4f1ed3048a29c">00681</a> <span class="preprocessor">#define MCAN_TXBCR_CR27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 27 */</span>
<a name="l00682"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga78d4e5de4884252b694ebe44d70b7afd">00682</a> <span class="preprocessor">#define MCAN_TXBCR_CR28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 28 */</span>
<a name="l00683"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaf516bacba0d38cf9661b11387496a820">00683</a> <span class="preprocessor">#define MCAN_TXBCR_CR29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 29 */</span>
<a name="l00684"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gabd6f619674d31eaab8a68019aeb67b84">00684</a> <span class="preprocessor">#define MCAN_TXBCR_CR30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 30 */</span>
<a name="l00685"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae14b76707395d93f06cb0663b83dcd28">00685</a> <span class="preprocessor">#define MCAN_TXBCR_CR31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (MCAN_TXBCR) Cancellation Request for Transmit Buffer 31 */</span>
<a name="l00686"></a>00686 <span class="comment">/* -------- MCAN_TXBTO : (MCAN Offset: 0xD8) Transmit Buffer Transmission Occurred Register -------- */</span>
<a name="l00687"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga20b8b2e54eb7165c3f0ba511af7a11c5">00687</a> <span class="preprocessor">#define MCAN_TXBTO_TO0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 0 */</span>
<a name="l00688"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga2ce2f89808b432179278fccb661b1c87">00688</a> <span class="preprocessor">#define MCAN_TXBTO_TO1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 1 */</span>
<a name="l00689"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga7d9c57979045a4abc746a24599fb1e1a">00689</a> <span class="preprocessor">#define MCAN_TXBTO_TO2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 2 */</span>
<a name="l00690"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga3b93ae097b6581599308b59e95d1a278">00690</a> <span class="preprocessor">#define MCAN_TXBTO_TO3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 3 */</span>
<a name="l00691"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga46698ccaf9b4649dba7db533cee8060c">00691</a> <span class="preprocessor">#define MCAN_TXBTO_TO4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 4 */</span>
<a name="l00692"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaf335a10b97d8bb1bad5d0e5e3698e299">00692</a> <span class="preprocessor">#define MCAN_TXBTO_TO5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 5 */</span>
<a name="l00693"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gabe09ca151513e62b3fe0a1352d4cdb4f">00693</a> <span class="preprocessor">#define MCAN_TXBTO_TO6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 6 */</span>
<a name="l00694"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga22753049ee3478ea07ed6cea17c87f91">00694</a> <span class="preprocessor">#define MCAN_TXBTO_TO7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 7 */</span>
<a name="l00695"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga134a60b4d2b2c6ccb4c52076034c6c9a">00695</a> <span class="preprocessor">#define MCAN_TXBTO_TO8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 8 */</span>
<a name="l00696"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga40504a0fc0593e73de0e72d25fa48f5b">00696</a> <span class="preprocessor">#define MCAN_TXBTO_TO9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 9 */</span>
<a name="l00697"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga7da8d807197a8024c0b49926de2bbdd0">00697</a> <span class="preprocessor">#define MCAN_TXBTO_TO10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 10 */</span>
<a name="l00698"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga61e357b862c531bf820a69e26395a083">00698</a> <span class="preprocessor">#define MCAN_TXBTO_TO11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 11 */</span>
<a name="l00699"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga08a62772db5b5fc55044adea722b1c6f">00699</a> <span class="preprocessor">#define MCAN_TXBTO_TO12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 12 */</span>
<a name="l00700"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga73cb8b1398a4b5137f435cce0c0a2bf5">00700</a> <span class="preprocessor">#define MCAN_TXBTO_TO13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 13 */</span>
<a name="l00701"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaf306d3ca1b72c7119a5b7fe843f87891">00701</a> <span class="preprocessor">#define MCAN_TXBTO_TO14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 14 */</span>
<a name="l00702"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga9dd9ccf58286d9fb598eaf60b5475cb4">00702</a> <span class="preprocessor">#define MCAN_TXBTO_TO15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 15 */</span>
<a name="l00703"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaecedba64cdb0073292d2826427e41774">00703</a> <span class="preprocessor">#define MCAN_TXBTO_TO16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 16 */</span>
<a name="l00704"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gafa8efd7dfe177c778d0db6995dd8e636">00704</a> <span class="preprocessor">#define MCAN_TXBTO_TO17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 17 */</span>
<a name="l00705"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gafd5d72f41541d8c1af69069f6e0d8302">00705</a> <span class="preprocessor">#define MCAN_TXBTO_TO18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 18 */</span>
<a name="l00706"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gad3ab535f40c71f500185608c199bec58">00706</a> <span class="preprocessor">#define MCAN_TXBTO_TO19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 19 */</span>
<a name="l00707"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga5559af5a4bc378f4cda7a2fcc1203ac6">00707</a> <span class="preprocessor">#define MCAN_TXBTO_TO20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 20 */</span>
<a name="l00708"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga0a912d50ed7091d99b45ed77c03f0d95">00708</a> <span class="preprocessor">#define MCAN_TXBTO_TO21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 21 */</span>
<a name="l00709"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gad8b5e8718c498503bc19e14b9d2d36da">00709</a> <span class="preprocessor">#define MCAN_TXBTO_TO22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 22 */</span>
<a name="l00710"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga4990e0d40074c782a2a67f068dbf981d">00710</a> <span class="preprocessor">#define MCAN_TXBTO_TO23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 23 */</span>
<a name="l00711"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaeb1807a96b5ebf6093877b5b39c9e810">00711</a> <span class="preprocessor">#define MCAN_TXBTO_TO24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 24 */</span>
<a name="l00712"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga5fb8c1dd5ad4dea2a09816fe59fb7db4">00712</a> <span class="preprocessor">#define MCAN_TXBTO_TO25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 25 */</span>
<a name="l00713"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga3e80f17f095ceb6b28c246571080fd37">00713</a> <span class="preprocessor">#define MCAN_TXBTO_TO26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 26 */</span>
<a name="l00714"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaa7fd29b4879d9f0f6195a5a6b4e60187">00714</a> <span class="preprocessor">#define MCAN_TXBTO_TO27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 27 */</span>
<a name="l00715"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga3d4d03d989bb948fe5e28ecc225a08b4">00715</a> <span class="preprocessor">#define MCAN_TXBTO_TO28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 28 */</span>
<a name="l00716"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga52b8bcab87c85c41cb778bf0e1c05b52">00716</a> <span class="preprocessor">#define MCAN_TXBTO_TO29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 29 */</span>
<a name="l00717"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaa8694b01b9cd5c5680278d30bfb21eaf">00717</a> <span class="preprocessor">#define MCAN_TXBTO_TO30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 30 */</span>
<a name="l00718"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga470e73b34bf17c9861147ec9f65afa25">00718</a> <span class="preprocessor">#define MCAN_TXBTO_TO31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (MCAN_TXBTO) Transmission Occurred for Buffer 31 */</span>
<a name="l00719"></a>00719 <span class="comment">/* -------- MCAN_TXBCF : (MCAN Offset: 0xDC) Transmit Buffer Cancellation Finished Register -------- */</span>
<a name="l00720"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga6be17d6e8081aeb8244946ffe170c23e">00720</a> <span class="preprocessor">#define MCAN_TXBCF_CF0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 0 */</span>
<a name="l00721"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaecbe95022c50ad8e54d0f206105146c5">00721</a> <span class="preprocessor">#define MCAN_TXBCF_CF1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 1 */</span>
<a name="l00722"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae8b8a60df1b786b077b9dc74b6fc7f5f">00722</a> <span class="preprocessor">#define MCAN_TXBCF_CF2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 2 */</span>
<a name="l00723"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga03a0e0de00a8616558cd1272a06f2fe1">00723</a> <span class="preprocessor">#define MCAN_TXBCF_CF3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 3 */</span>
<a name="l00724"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga473c1612c389279d19708c31ffbb1088">00724</a> <span class="preprocessor">#define MCAN_TXBCF_CF4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 4 */</span>
<a name="l00725"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga4236938afcc1cd353760d1d7a49a18c0">00725</a> <span class="preprocessor">#define MCAN_TXBCF_CF5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 5 */</span>
<a name="l00726"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga18d55d22a7a885401524add3b47b3e42">00726</a> <span class="preprocessor">#define MCAN_TXBCF_CF6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 6 */</span>
<a name="l00727"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga086a7de2f3da77070d8cc2d626b93363">00727</a> <span class="preprocessor">#define MCAN_TXBCF_CF7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 7 */</span>
<a name="l00728"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gafdb3d0ca0f71bca36a62e98b3ce89bdd">00728</a> <span class="preprocessor">#define MCAN_TXBCF_CF8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 8 */</span>
<a name="l00729"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaca230a98302ab0c3300a6fbc30f6cc9d">00729</a> <span class="preprocessor">#define MCAN_TXBCF_CF9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 9 */</span>
<a name="l00730"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga44f7e09ec30a6bd02025f7c43a422709">00730</a> <span class="preprocessor">#define MCAN_TXBCF_CF10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 10 */</span>
<a name="l00731"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga9d7fe5de108a3e035e99e60cf3cb60cc">00731</a> <span class="preprocessor">#define MCAN_TXBCF_CF11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 11 */</span>
<a name="l00732"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae2ef7b028ebb3c702b8f4b560cc79fca">00732</a> <span class="preprocessor">#define MCAN_TXBCF_CF12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 12 */</span>
<a name="l00733"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae0299913b064b714821e37ac6435ef26">00733</a> <span class="preprocessor">#define MCAN_TXBCF_CF13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 13 */</span>
<a name="l00734"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gad0f1622830756bc4da1916df0d0e2ca7">00734</a> <span class="preprocessor">#define MCAN_TXBCF_CF14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 14 */</span>
<a name="l00735"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga57155c6b1254fc5bcab710fa4066bd34">00735</a> <span class="preprocessor">#define MCAN_TXBCF_CF15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 15 */</span>
<a name="l00736"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gab29e85e19154f70f0174511063f6aef7">00736</a> <span class="preprocessor">#define MCAN_TXBCF_CF16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 16 */</span>
<a name="l00737"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gabe3b52e31b2f04cd15443a2aeb008138">00737</a> <span class="preprocessor">#define MCAN_TXBCF_CF17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 17 */</span>
<a name="l00738"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga1f487f9f9111114f2e422753f085ec84">00738</a> <span class="preprocessor">#define MCAN_TXBCF_CF18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 18 */</span>
<a name="l00739"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaf9f26b78d3ed296ae19145df6e770fef">00739</a> <span class="preprocessor">#define MCAN_TXBCF_CF19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 19 */</span>
<a name="l00740"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga6b91e503a90f1c37c6dd0384fcfe6c42">00740</a> <span class="preprocessor">#define MCAN_TXBCF_CF20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 20 */</span>
<a name="l00741"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga5c7c6bddc443b1e6365ed3e70ded690e">00741</a> <span class="preprocessor">#define MCAN_TXBCF_CF21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 21 */</span>
<a name="l00742"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga15945f692bbca07eb99e0c0071acb387">00742</a> <span class="preprocessor">#define MCAN_TXBCF_CF22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 22 */</span>
<a name="l00743"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga3cee446b6023004524960d98455a8bcd">00743</a> <span class="preprocessor">#define MCAN_TXBCF_CF23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 23 */</span>
<a name="l00744"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga926da8dfe296ea087151c03dcf550fcb">00744</a> <span class="preprocessor">#define MCAN_TXBCF_CF24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 24 */</span>
<a name="l00745"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaa086abcfbd832e58e06b251b4cabfddd">00745</a> <span class="preprocessor">#define MCAN_TXBCF_CF25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 25 */</span>
<a name="l00746"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga77c10eb2eaacb3a355a731bc8a30d3f1">00746</a> <span class="preprocessor">#define MCAN_TXBCF_CF26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 26 */</span>
<a name="l00747"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga3c40d762aebf42c0543a733b3c22a836">00747</a> <span class="preprocessor">#define MCAN_TXBCF_CF27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 27 */</span>
<a name="l00748"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae02150c4e953dd924ff79bdea850bfa8">00748</a> <span class="preprocessor">#define MCAN_TXBCF_CF28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 28 */</span>
<a name="l00749"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga793fa2e43541029706b06b26aae6628e">00749</a> <span class="preprocessor">#define MCAN_TXBCF_CF29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 29 */</span>
<a name="l00750"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaba4dbc4aa0368bf5093453048dc5b107">00750</a> <span class="preprocessor">#define MCAN_TXBCF_CF30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 30 */</span>
<a name="l00751"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga8d906c9e2f5e1fa9e691f71451a4a869">00751</a> <span class="preprocessor">#define MCAN_TXBCF_CF31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (MCAN_TXBCF) Cancellation Finished for Transmit Buffer 31 */</span>
<a name="l00752"></a>00752 <span class="comment">/* -------- MCAN_TXBTIE : (MCAN Offset: 0xE0) Transmit Buffer Transmission Interrupt Enable Register -------- */</span>
<a name="l00753"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga7d29e3e409c31eecf76909bc98b3305b">00753</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 0 */</span>
<a name="l00754"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga83955556a0e3af9745192ca3f53cf607">00754</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 1 */</span>
<a name="l00755"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga6b3b871d24e3103e77381b16cb0c012c">00755</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 2 */</span>
<a name="l00756"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga97745bdc2897959ad0d236a52dfe56f7">00756</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 3 */</span>
<a name="l00757"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga9bc2237b657152faef6c6dc94c0f4884">00757</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 4 */</span>
<a name="l00758"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga8ea91615985e6935395da670f5a9d8a8">00758</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 5 */</span>
<a name="l00759"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga0ab6cd89ac8133b2648ff5079c2843cf">00759</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 6 */</span>
<a name="l00760"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae33cdab629fed6029a94e25e1a93b64a">00760</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 7 */</span>
<a name="l00761"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga27f7b0cf10de9b2e8b60f095c7847dcf">00761</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 8 */</span>
<a name="l00762"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gab85a78af8511ac5dc12f2e992627e47d">00762</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 9 */</span>
<a name="l00763"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga9ce3a0e91a85ffda95d5aff59da6c381">00763</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 10 */</span>
<a name="l00764"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga614dcfad43703ab55ee13f45d5aa14e5">00764</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 11 */</span>
<a name="l00765"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga3d7593f4c76959b4f63714c85fcfe769">00765</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 12 */</span>
<a name="l00766"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga723ad8c879c1051a85b93432dd2be01e">00766</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 13 */</span>
<a name="l00767"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaf51bae58524f6e396237dcf629f37806">00767</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 14 */</span>
<a name="l00768"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga43664ffde7c483eae495cde47fffdba0">00768</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 15 */</span>
<a name="l00769"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga812bc0ab034927b1b29f1c01849c6bc1">00769</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 16 */</span>
<a name="l00770"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga74d1c9d835e2056a7c52aafebee92ddb">00770</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 17 */</span>
<a name="l00771"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaae2f26490e79e1918b294e44a50d076a">00771</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 18 */</span>
<a name="l00772"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga8f919e67cd11e6c2a3e5ba0fac67b9c9">00772</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 19 */</span>
<a name="l00773"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gad9ff414ebc993b3b2598aa98bcc6a2a1">00773</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 20 */</span>
<a name="l00774"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga661c6ee4d411ee9b9c5215170f3a2bec">00774</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 21 */</span>
<a name="l00775"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga489a5c9a86509692f79a417cdb52a4a5">00775</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 22 */</span>
<a name="l00776"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga81e96f8dbcee1c2738783bae7a7c834c">00776</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 23 */</span>
<a name="l00777"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga8b1eb7aaf2c8bc3b73c5c718d5ea3427">00777</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 24 */</span>
<a name="l00778"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga2d2148fc83edec3fdf8ecf7d8fd20c40">00778</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 25 */</span>
<a name="l00779"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga8093c72d3f171c46c908cd59846a351d">00779</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 26 */</span>
<a name="l00780"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga68e9210bec0a8e220d27e82be1dead64">00780</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 27 */</span>
<a name="l00781"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga8485649a470b10c9aace069e365a2bab">00781</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 28 */</span>
<a name="l00782"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaa0eb59216e0f2638ea87bf9e48eee8cf">00782</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 29 */</span>
<a name="l00783"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga056ce90119731b98412a62489805ee63">00783</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 30 */</span>
<a name="l00784"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gabb05fb8ddb784ce81ec71535c06c0fa6">00784</a> <span class="preprocessor">#define MCAN_TXBTIE_TIE31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (MCAN_TXBTIE) Transmission Interrupt Enable for Buffer 31 */</span>
<a name="l00785"></a>00785 <span class="comment">/* -------- MCAN_TXBCIE : (MCAN Offset: 0xE4) Transmit Buffer Cancellation Finished Interrupt Enable Register -------- */</span>
<a name="l00786"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga972fa53c0db9818a43dec6aa76a64367">00786</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 0 */</span>
<a name="l00787"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga336fc3d90eeff53608b0b28e1724da16">00787</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 1 */</span>
<a name="l00788"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga66df614ddb90be2bf32bddd92587b7c8">00788</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 2 */</span>
<a name="l00789"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga55a97192dce2ee492125e833cc036ac7">00789</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 3 */</span>
<a name="l00790"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga45316c744dad11d5d4ec8505391db407">00790</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 4 */</span>
<a name="l00791"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga4d2eb8d294051ee08b2d722583685c5a">00791</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 5 */</span>
<a name="l00792"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gafca783e2f4c4237da31fdbf82e28c6f5">00792</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 6 */</span>
<a name="l00793"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga505c5bf1d5d19a73e26732d54025e7a1">00793</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 7 */</span>
<a name="l00794"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaeef531b63a4d633777612ab12f39b227">00794</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 8 */</span>
<a name="l00795"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gad43b05a5d7c2ce76523b1be2468d2294">00795</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 9 */</span>
<a name="l00796"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gab246f0983fa0dc6c301d4182f3659c23">00796</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 10 */</span>
<a name="l00797"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaeef7100b8340f4305fef9035e8fe4389">00797</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 11 */</span>
<a name="l00798"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gadd6ad3df5f2b88280ccc7fdfe798c820">00798</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 12 */</span>
<a name="l00799"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga58073a658c0192b15d9106cf01248432">00799</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 13 */</span>
<a name="l00800"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gadbf481736621f861e46febec15612697">00800</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 14 */</span>
<a name="l00801"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga0fa2d4b9cecc03b5a198086fff261ce1">00801</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 15 */</span>
<a name="l00802"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gad434237074221ea8e961f5e29348be63">00802</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 16 */</span>
<a name="l00803"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga1066c22367c2c2d2e4db5fdca542deed">00803</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 17 */</span>
<a name="l00804"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gadab5a0adcf501882f805123262d7d1a0">00804</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 18 */</span>
<a name="l00805"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gab46f135f2e6728e3cbd99f2f67a4f51d">00805</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 19 */</span>
<a name="l00806"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga68e1f5196c38e4de4f50e2e2e39d665f">00806</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 20 */</span>
<a name="l00807"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaac49dadbfbf557c0529a0baa739c9501">00807</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 21 */</span>
<a name="l00808"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gae067db543d1bc349770fa54b21655d69">00808</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 22 */</span>
<a name="l00809"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga42da9c3704cb3b1a0409f123956bda77">00809</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 23 */</span>
<a name="l00810"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gac5cfab8a731aab464b5010afe30f8d35">00810</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 24 */</span>
<a name="l00811"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga14d380e3104995a3859fe7b3b6c8ea74">00811</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 25 */</span>
<a name="l00812"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga074296efcc84e8b71c0e41c7f7be742a">00812</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 26 */</span>
<a name="l00813"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga7071a6f7080f82570110e17753d34113">00813</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 27 */</span>
<a name="l00814"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga2b5beef3def1c3625d7aca3f6b662953">00814</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 28 */</span>
<a name="l00815"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga67a6d244e6a978dc96636387531d2e7d">00815</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 29 */</span>
<a name="l00816"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gafd1ab519ab1e1ef7d2a757f45b699c22">00816</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 30 */</span>
<a name="l00817"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga9b6bc6f9c8485f86b9b4206eeb62ef62">00817</a> <span class="preprocessor">#define MCAN_TXBCIE_CFIE31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (MCAN_TXBCIE) Cancellation Finished Interrupt Enable for Transmit Buffer 31 */</span>
<a name="l00818"></a>00818 <span class="comment">/* -------- MCAN_TXEFC : (MCAN Offset: 0xF0) Transmit Event FIFO Configuration Register -------- */</span>
<a name="l00819"></a>00819 <span class="preprocessor">#define MCAN_TXEFC_EFSA_Pos 2</span>
<a name="l00820"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga4cb8e1663610473ab0ca7201eb5f4393">00820</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXEFC_EFSA_Msk (0x3fffu &lt;&lt; MCAN_TXEFC_EFSA_Pos) </span><span class="comment">/**&lt; \brief (MCAN_TXEFC) Event FIFO Start Address */</span>
<a name="l00821"></a>00821 <span class="preprocessor">#define MCAN_TXEFC_EFSA(value) ((MCAN_TXEFC_EFSA_Msk &amp; ((value) &lt;&lt; MCAN_TXEFC_EFSA_Pos)))</span>
<a name="l00822"></a>00822 <span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXEFC_EFS_Pos 16</span>
<a name="l00823"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga4eb341c9fd9466c3cee042a56566cc19">00823</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXEFC_EFS_Msk (0x3fu &lt;&lt; MCAN_TXEFC_EFS_Pos) </span><span class="comment">/**&lt; \brief (MCAN_TXEFC) Event FIFO Size */</span>
<a name="l00824"></a>00824 <span class="preprocessor">#define MCAN_TXEFC_EFS(value) ((MCAN_TXEFC_EFS_Msk &amp; ((value) &lt;&lt; MCAN_TXEFC_EFS_Pos)))</span>
<a name="l00825"></a>00825 <span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXEFC_EFWM_Pos 24</span>
<a name="l00826"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaa36619414e89fe499b60b3a103b48b17">00826</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXEFC_EFWM_Msk (0x3fu &lt;&lt; MCAN_TXEFC_EFWM_Pos) </span><span class="comment">/**&lt; \brief (MCAN_TXEFC) Event FIFO Watermark */</span>
<a name="l00827"></a>00827 <span class="preprocessor">#define MCAN_TXEFC_EFWM(value) ((MCAN_TXEFC_EFWM_Msk &amp; ((value) &lt;&lt; MCAN_TXEFC_EFWM_Pos)))</span>
<a name="l00828"></a>00828 <span class="preprocessor"></span><span class="comment">/* -------- MCAN_TXEFS : (MCAN Offset: 0xF4) Transmit Event FIFO Status Register -------- */</span>
<a name="l00829"></a>00829 <span class="preprocessor">#define MCAN_TXEFS_EFFL_Pos 0</span>
<a name="l00830"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gab2dee7c2966bd9fad283289f57a04df6">00830</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXEFS_EFFL_Msk (0x3fu &lt;&lt; MCAN_TXEFS_EFFL_Pos) </span><span class="comment">/**&lt; \brief (MCAN_TXEFS) Event FIFO Fill Level */</span>
<a name="l00831"></a>00831 <span class="preprocessor">#define MCAN_TXEFS_EFGI_Pos 8</span>
<a name="l00832"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gaea6b410c94a0b27a83fab203e42f5feb">00832</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXEFS_EFGI_Msk (0x1fu &lt;&lt; MCAN_TXEFS_EFGI_Pos) </span><span class="comment">/**&lt; \brief (MCAN_TXEFS) Event FIFO Get Index */</span>
<a name="l00833"></a>00833 <span class="preprocessor">#define MCAN_TXEFS_EFPI_Pos 16</span>
<a name="l00834"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga126ec9f7bd7c62ad41e7f6844734da72">00834</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXEFS_EFPI_Msk (0x1fu &lt;&lt; MCAN_TXEFS_EFPI_Pos) </span><span class="comment">/**&lt; \brief (MCAN_TXEFS) Event FIFO Put Index */</span>
<a name="l00835"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga3ab338d5bb14ecffaf35ea3540259e8d">00835</a> <span class="preprocessor">#define MCAN_TXEFS_EFF (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (MCAN_TXEFS) Event FIFO Full */</span>
<a name="l00836"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gab76043f68e23951e8b5e4513c1a3e724">00836</a> <span class="preprocessor">#define MCAN_TXEFS_TEFL (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (MCAN_TXEFS) Tx Event FIFO Element Lost */</span>
<a name="l00837"></a>00837 <span class="comment">/* -------- MCAN_TXEFA : (MCAN Offset: 0xF8) Transmit Event FIFO Acknowledge Register -------- */</span>
<a name="l00838"></a>00838 <span class="preprocessor">#define MCAN_TXEFA_EFAI_Pos 0</span>
<a name="l00839"></a><a class="code" href="group___s_a_m_e70___m_c_a_n.html#gad0b2e64c4288ede05f8df8bc64d49261">00839</a> <span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXEFA_EFAI_Msk (0x1fu &lt;&lt; MCAN_TXEFA_EFAI_Pos) </span><span class="comment">/**&lt; \brief (MCAN_TXEFA) Event FIFO Acknowledge Index */</span>
<a name="l00840"></a>00840 <span class="preprocessor">#define MCAN_TXEFA_EFAI(value) ((MCAN_TXEFA_EFAI_Msk &amp; ((value) &lt;&lt; MCAN_TXEFA_EFAI_Pos)))</span>
<a name="l00841"></a>00841 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00842"></a>00842 <span class="comment">/*@}*/</span>
<a name="l00843"></a>00843 
<a name="l00844"></a>00844 
<a name="l00845"></a>00845 <span class="preprocessor">#endif </span><span class="comment">/* _SAME70_MCAN_COMPONENT_ */</span>
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
