// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module SgdLR_compute (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        training_label,
        theta_local_V_0_address0,
        theta_local_V_0_ce0,
        theta_local_V_0_we0,
        theta_local_V_0_d0,
        theta_local_V_0_q0,
        theta_local_V_0_address1,
        theta_local_V_0_ce1,
        theta_local_V_0_q1,
        training_instance_V_0_address0,
        training_instance_V_0_ce0,
        training_instance_V_0_q0,
        theta_local_V_1_address0,
        theta_local_V_1_ce0,
        theta_local_V_1_we0,
        theta_local_V_1_d0,
        theta_local_V_1_q0,
        theta_local_V_1_address1,
        theta_local_V_1_ce1,
        theta_local_V_1_q1,
        training_instance_V_1_address0,
        training_instance_V_1_ce0,
        training_instance_V_1_q0,
        theta_local_V_2_address0,
        theta_local_V_2_ce0,
        theta_local_V_2_we0,
        theta_local_V_2_d0,
        theta_local_V_2_q0,
        theta_local_V_2_address1,
        theta_local_V_2_ce1,
        theta_local_V_2_q1,
        training_instance_V_2_address0,
        training_instance_V_2_ce0,
        training_instance_V_2_q0,
        theta_local_V_3_address0,
        theta_local_V_3_ce0,
        theta_local_V_3_we0,
        theta_local_V_3_d0,
        theta_local_V_3_q0,
        theta_local_V_3_address1,
        theta_local_V_3_ce1,
        theta_local_V_3_q1,
        training_instance_V_3_address0,
        training_instance_V_3_ce0,
        training_instance_V_3_q0,
        theta_local_V_4_address0,
        theta_local_V_4_ce0,
        theta_local_V_4_we0,
        theta_local_V_4_d0,
        theta_local_V_4_q0,
        theta_local_V_4_address1,
        theta_local_V_4_ce1,
        theta_local_V_4_q1,
        training_instance_V_4_address0,
        training_instance_V_4_ce0,
        training_instance_V_4_q0,
        theta_local_V_5_address0,
        theta_local_V_5_ce0,
        theta_local_V_5_we0,
        theta_local_V_5_d0,
        theta_local_V_5_q0,
        theta_local_V_5_address1,
        theta_local_V_5_ce1,
        theta_local_V_5_q1,
        training_instance_V_5_address0,
        training_instance_V_5_ce0,
        training_instance_V_5_q0,
        theta_local_V_6_address0,
        theta_local_V_6_ce0,
        theta_local_V_6_we0,
        theta_local_V_6_d0,
        theta_local_V_6_q0,
        theta_local_V_6_address1,
        theta_local_V_6_ce1,
        theta_local_V_6_q1,
        training_instance_V_6_address0,
        training_instance_V_6_ce0,
        training_instance_V_6_q0,
        theta_local_V_7_address0,
        theta_local_V_7_ce0,
        theta_local_V_7_we0,
        theta_local_V_7_d0,
        theta_local_V_7_q0,
        theta_local_V_7_address1,
        theta_local_V_7_ce1,
        theta_local_V_7_q1,
        training_instance_V_7_address0,
        training_instance_V_7_ce0,
        training_instance_V_7_q0,
        theta_local_V_8_address0,
        theta_local_V_8_ce0,
        theta_local_V_8_we0,
        theta_local_V_8_d0,
        theta_local_V_8_q0,
        theta_local_V_8_address1,
        theta_local_V_8_ce1,
        theta_local_V_8_q1,
        training_instance_V_8_address0,
        training_instance_V_8_ce0,
        training_instance_V_8_q0,
        theta_local_V_9_address0,
        theta_local_V_9_ce0,
        theta_local_V_9_we0,
        theta_local_V_9_d0,
        theta_local_V_9_q0,
        theta_local_V_9_address1,
        theta_local_V_9_ce1,
        theta_local_V_9_q1,
        training_instance_V_9_address0,
        training_instance_V_9_ce0,
        training_instance_V_9_q0,
        theta_local_V_10_address0,
        theta_local_V_10_ce0,
        theta_local_V_10_we0,
        theta_local_V_10_d0,
        theta_local_V_10_q0,
        theta_local_V_10_address1,
        theta_local_V_10_ce1,
        theta_local_V_10_q1,
        training_instance_V_10_address0,
        training_instance_V_10_ce0,
        training_instance_V_10_q0,
        theta_local_V_11_address0,
        theta_local_V_11_ce0,
        theta_local_V_11_we0,
        theta_local_V_11_d0,
        theta_local_V_11_q0,
        theta_local_V_11_address1,
        theta_local_V_11_ce1,
        theta_local_V_11_q1,
        training_instance_V_11_address0,
        training_instance_V_11_ce0,
        training_instance_V_11_q0,
        theta_local_V_12_address0,
        theta_local_V_12_ce0,
        theta_local_V_12_we0,
        theta_local_V_12_d0,
        theta_local_V_12_q0,
        theta_local_V_12_address1,
        theta_local_V_12_ce1,
        theta_local_V_12_q1,
        training_instance_V_12_address0,
        training_instance_V_12_ce0,
        training_instance_V_12_q0,
        theta_local_V_13_address0,
        theta_local_V_13_ce0,
        theta_local_V_13_we0,
        theta_local_V_13_d0,
        theta_local_V_13_q0,
        theta_local_V_13_address1,
        theta_local_V_13_ce1,
        theta_local_V_13_q1,
        training_instance_V_13_address0,
        training_instance_V_13_ce0,
        training_instance_V_13_q0,
        theta_local_V_14_address0,
        theta_local_V_14_ce0,
        theta_local_V_14_we0,
        theta_local_V_14_d0,
        theta_local_V_14_q0,
        theta_local_V_14_address1,
        theta_local_V_14_ce1,
        theta_local_V_14_q1,
        training_instance_V_14_address0,
        training_instance_V_14_ce0,
        training_instance_V_14_q0,
        theta_local_V_15_address0,
        theta_local_V_15_ce0,
        theta_local_V_15_we0,
        theta_local_V_15_d0,
        theta_local_V_15_q0,
        theta_local_V_15_address1,
        theta_local_V_15_ce1,
        theta_local_V_15_q1,
        training_instance_V_15_address0,
        training_instance_V_15_ce0,
        training_instance_V_15_q0,
        theta_local_V_16_address0,
        theta_local_V_16_ce0,
        theta_local_V_16_we0,
        theta_local_V_16_d0,
        theta_local_V_16_q0,
        theta_local_V_16_address1,
        theta_local_V_16_ce1,
        theta_local_V_16_q1,
        training_instance_V_16_address0,
        training_instance_V_16_ce0,
        training_instance_V_16_q0,
        theta_local_V_17_address0,
        theta_local_V_17_ce0,
        theta_local_V_17_we0,
        theta_local_V_17_d0,
        theta_local_V_17_q0,
        theta_local_V_17_address1,
        theta_local_V_17_ce1,
        theta_local_V_17_q1,
        training_instance_V_17_address0,
        training_instance_V_17_ce0,
        training_instance_V_17_q0,
        theta_local_V_18_address0,
        theta_local_V_18_ce0,
        theta_local_V_18_we0,
        theta_local_V_18_d0,
        theta_local_V_18_q0,
        theta_local_V_18_address1,
        theta_local_V_18_ce1,
        theta_local_V_18_q1,
        training_instance_V_18_address0,
        training_instance_V_18_ce0,
        training_instance_V_18_q0,
        theta_local_V_19_address0,
        theta_local_V_19_ce0,
        theta_local_V_19_we0,
        theta_local_V_19_d0,
        theta_local_V_19_q0,
        theta_local_V_19_address1,
        theta_local_V_19_ce1,
        theta_local_V_19_q1,
        training_instance_V_19_address0,
        training_instance_V_19_ce0,
        training_instance_V_19_q0,
        theta_local_V_20_address0,
        theta_local_V_20_ce0,
        theta_local_V_20_we0,
        theta_local_V_20_d0,
        theta_local_V_20_q0,
        theta_local_V_20_address1,
        theta_local_V_20_ce1,
        theta_local_V_20_q1,
        training_instance_V_20_address0,
        training_instance_V_20_ce0,
        training_instance_V_20_q0,
        theta_local_V_21_address0,
        theta_local_V_21_ce0,
        theta_local_V_21_we0,
        theta_local_V_21_d0,
        theta_local_V_21_q0,
        theta_local_V_21_address1,
        theta_local_V_21_ce1,
        theta_local_V_21_q1,
        training_instance_V_21_address0,
        training_instance_V_21_ce0,
        training_instance_V_21_q0,
        theta_local_V_22_address0,
        theta_local_V_22_ce0,
        theta_local_V_22_we0,
        theta_local_V_22_d0,
        theta_local_V_22_q0,
        theta_local_V_22_address1,
        theta_local_V_22_ce1,
        theta_local_V_22_q1,
        training_instance_V_22_address0,
        training_instance_V_22_ce0,
        training_instance_V_22_q0,
        theta_local_V_23_address0,
        theta_local_V_23_ce0,
        theta_local_V_23_we0,
        theta_local_V_23_d0,
        theta_local_V_23_q0,
        theta_local_V_23_address1,
        theta_local_V_23_ce1,
        theta_local_V_23_q1,
        training_instance_V_23_address0,
        training_instance_V_23_ce0,
        training_instance_V_23_q0,
        theta_local_V_24_address0,
        theta_local_V_24_ce0,
        theta_local_V_24_we0,
        theta_local_V_24_d0,
        theta_local_V_24_q0,
        theta_local_V_24_address1,
        theta_local_V_24_ce1,
        theta_local_V_24_q1,
        training_instance_V_24_address0,
        training_instance_V_24_ce0,
        training_instance_V_24_q0,
        theta_local_V_25_address0,
        theta_local_V_25_ce0,
        theta_local_V_25_we0,
        theta_local_V_25_d0,
        theta_local_V_25_q0,
        theta_local_V_25_address1,
        theta_local_V_25_ce1,
        theta_local_V_25_q1,
        training_instance_V_25_address0,
        training_instance_V_25_ce0,
        training_instance_V_25_q0,
        theta_local_V_26_address0,
        theta_local_V_26_ce0,
        theta_local_V_26_we0,
        theta_local_V_26_d0,
        theta_local_V_26_q0,
        theta_local_V_26_address1,
        theta_local_V_26_ce1,
        theta_local_V_26_q1,
        training_instance_V_26_address0,
        training_instance_V_26_ce0,
        training_instance_V_26_q0,
        theta_local_V_27_address0,
        theta_local_V_27_ce0,
        theta_local_V_27_we0,
        theta_local_V_27_d0,
        theta_local_V_27_q0,
        theta_local_V_27_address1,
        theta_local_V_27_ce1,
        theta_local_V_27_q1,
        training_instance_V_27_address0,
        training_instance_V_27_ce0,
        training_instance_V_27_q0,
        theta_local_V_28_address0,
        theta_local_V_28_ce0,
        theta_local_V_28_we0,
        theta_local_V_28_d0,
        theta_local_V_28_q0,
        theta_local_V_28_address1,
        theta_local_V_28_ce1,
        theta_local_V_28_q1,
        training_instance_V_28_address0,
        training_instance_V_28_ce0,
        training_instance_V_28_q0,
        theta_local_V_29_address0,
        theta_local_V_29_ce0,
        theta_local_V_29_we0,
        theta_local_V_29_d0,
        theta_local_V_29_q0,
        theta_local_V_29_address1,
        theta_local_V_29_ce1,
        theta_local_V_29_q1,
        training_instance_V_29_address0,
        training_instance_V_29_ce0,
        training_instance_V_29_q0,
        theta_local_V_30_address0,
        theta_local_V_30_ce0,
        theta_local_V_30_we0,
        theta_local_V_30_d0,
        theta_local_V_30_q0,
        theta_local_V_30_address1,
        theta_local_V_30_ce1,
        theta_local_V_30_q1,
        training_instance_V_30_address0,
        training_instance_V_30_ce0,
        training_instance_V_30_q0,
        theta_local_V_31_address0,
        theta_local_V_31_ce0,
        theta_local_V_31_we0,
        theta_local_V_31_d0,
        theta_local_V_31_q0,
        theta_local_V_31_address1,
        theta_local_V_31_ce1,
        theta_local_V_31_q1,
        training_instance_V_31_address0,
        training_instance_V_31_ce0,
        training_instance_V_31_q0
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_pp0_stage0 = 9'd2;
parameter    ap_ST_fsm_state8 = 9'd4;
parameter    ap_ST_fsm_state9 = 9'd8;
parameter    ap_ST_fsm_state10 = 9'd16;
parameter    ap_ST_fsm_pp1_stage0 = 9'd32;
parameter    ap_ST_fsm_state16 = 9'd64;
parameter    ap_ST_fsm_pp2_stage0 = 9'd128;
parameter    ap_ST_fsm_state22 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] training_label;
output  [4:0] theta_local_V_0_address0;
output   theta_local_V_0_ce0;
output   theta_local_V_0_we0;
output  [31:0] theta_local_V_0_d0;
input  [31:0] theta_local_V_0_q0;
output  [4:0] theta_local_V_0_address1;
output   theta_local_V_0_ce1;
input  [31:0] theta_local_V_0_q1;
output  [4:0] training_instance_V_0_address0;
output   training_instance_V_0_ce0;
input  [15:0] training_instance_V_0_q0;
output  [4:0] theta_local_V_1_address0;
output   theta_local_V_1_ce0;
output   theta_local_V_1_we0;
output  [31:0] theta_local_V_1_d0;
input  [31:0] theta_local_V_1_q0;
output  [4:0] theta_local_V_1_address1;
output   theta_local_V_1_ce1;
input  [31:0] theta_local_V_1_q1;
output  [4:0] training_instance_V_1_address0;
output   training_instance_V_1_ce0;
input  [15:0] training_instance_V_1_q0;
output  [4:0] theta_local_V_2_address0;
output   theta_local_V_2_ce0;
output   theta_local_V_2_we0;
output  [31:0] theta_local_V_2_d0;
input  [31:0] theta_local_V_2_q0;
output  [4:0] theta_local_V_2_address1;
output   theta_local_V_2_ce1;
input  [31:0] theta_local_V_2_q1;
output  [4:0] training_instance_V_2_address0;
output   training_instance_V_2_ce0;
input  [15:0] training_instance_V_2_q0;
output  [4:0] theta_local_V_3_address0;
output   theta_local_V_3_ce0;
output   theta_local_V_3_we0;
output  [31:0] theta_local_V_3_d0;
input  [31:0] theta_local_V_3_q0;
output  [4:0] theta_local_V_3_address1;
output   theta_local_V_3_ce1;
input  [31:0] theta_local_V_3_q1;
output  [4:0] training_instance_V_3_address0;
output   training_instance_V_3_ce0;
input  [15:0] training_instance_V_3_q0;
output  [4:0] theta_local_V_4_address0;
output   theta_local_V_4_ce0;
output   theta_local_V_4_we0;
output  [31:0] theta_local_V_4_d0;
input  [31:0] theta_local_V_4_q0;
output  [4:0] theta_local_V_4_address1;
output   theta_local_V_4_ce1;
input  [31:0] theta_local_V_4_q1;
output  [4:0] training_instance_V_4_address0;
output   training_instance_V_4_ce0;
input  [15:0] training_instance_V_4_q0;
output  [4:0] theta_local_V_5_address0;
output   theta_local_V_5_ce0;
output   theta_local_V_5_we0;
output  [31:0] theta_local_V_5_d0;
input  [31:0] theta_local_V_5_q0;
output  [4:0] theta_local_V_5_address1;
output   theta_local_V_5_ce1;
input  [31:0] theta_local_V_5_q1;
output  [4:0] training_instance_V_5_address0;
output   training_instance_V_5_ce0;
input  [15:0] training_instance_V_5_q0;
output  [4:0] theta_local_V_6_address0;
output   theta_local_V_6_ce0;
output   theta_local_V_6_we0;
output  [31:0] theta_local_V_6_d0;
input  [31:0] theta_local_V_6_q0;
output  [4:0] theta_local_V_6_address1;
output   theta_local_V_6_ce1;
input  [31:0] theta_local_V_6_q1;
output  [4:0] training_instance_V_6_address0;
output   training_instance_V_6_ce0;
input  [15:0] training_instance_V_6_q0;
output  [4:0] theta_local_V_7_address0;
output   theta_local_V_7_ce0;
output   theta_local_V_7_we0;
output  [31:0] theta_local_V_7_d0;
input  [31:0] theta_local_V_7_q0;
output  [4:0] theta_local_V_7_address1;
output   theta_local_V_7_ce1;
input  [31:0] theta_local_V_7_q1;
output  [4:0] training_instance_V_7_address0;
output   training_instance_V_7_ce0;
input  [15:0] training_instance_V_7_q0;
output  [4:0] theta_local_V_8_address0;
output   theta_local_V_8_ce0;
output   theta_local_V_8_we0;
output  [31:0] theta_local_V_8_d0;
input  [31:0] theta_local_V_8_q0;
output  [4:0] theta_local_V_8_address1;
output   theta_local_V_8_ce1;
input  [31:0] theta_local_V_8_q1;
output  [4:0] training_instance_V_8_address0;
output   training_instance_V_8_ce0;
input  [15:0] training_instance_V_8_q0;
output  [4:0] theta_local_V_9_address0;
output   theta_local_V_9_ce0;
output   theta_local_V_9_we0;
output  [31:0] theta_local_V_9_d0;
input  [31:0] theta_local_V_9_q0;
output  [4:0] theta_local_V_9_address1;
output   theta_local_V_9_ce1;
input  [31:0] theta_local_V_9_q1;
output  [4:0] training_instance_V_9_address0;
output   training_instance_V_9_ce0;
input  [15:0] training_instance_V_9_q0;
output  [4:0] theta_local_V_10_address0;
output   theta_local_V_10_ce0;
output   theta_local_V_10_we0;
output  [31:0] theta_local_V_10_d0;
input  [31:0] theta_local_V_10_q0;
output  [4:0] theta_local_V_10_address1;
output   theta_local_V_10_ce1;
input  [31:0] theta_local_V_10_q1;
output  [4:0] training_instance_V_10_address0;
output   training_instance_V_10_ce0;
input  [15:0] training_instance_V_10_q0;
output  [4:0] theta_local_V_11_address0;
output   theta_local_V_11_ce0;
output   theta_local_V_11_we0;
output  [31:0] theta_local_V_11_d0;
input  [31:0] theta_local_V_11_q0;
output  [4:0] theta_local_V_11_address1;
output   theta_local_V_11_ce1;
input  [31:0] theta_local_V_11_q1;
output  [4:0] training_instance_V_11_address0;
output   training_instance_V_11_ce0;
input  [15:0] training_instance_V_11_q0;
output  [4:0] theta_local_V_12_address0;
output   theta_local_V_12_ce0;
output   theta_local_V_12_we0;
output  [31:0] theta_local_V_12_d0;
input  [31:0] theta_local_V_12_q0;
output  [4:0] theta_local_V_12_address1;
output   theta_local_V_12_ce1;
input  [31:0] theta_local_V_12_q1;
output  [4:0] training_instance_V_12_address0;
output   training_instance_V_12_ce0;
input  [15:0] training_instance_V_12_q0;
output  [4:0] theta_local_V_13_address0;
output   theta_local_V_13_ce0;
output   theta_local_V_13_we0;
output  [31:0] theta_local_V_13_d0;
input  [31:0] theta_local_V_13_q0;
output  [4:0] theta_local_V_13_address1;
output   theta_local_V_13_ce1;
input  [31:0] theta_local_V_13_q1;
output  [4:0] training_instance_V_13_address0;
output   training_instance_V_13_ce0;
input  [15:0] training_instance_V_13_q0;
output  [4:0] theta_local_V_14_address0;
output   theta_local_V_14_ce0;
output   theta_local_V_14_we0;
output  [31:0] theta_local_V_14_d0;
input  [31:0] theta_local_V_14_q0;
output  [4:0] theta_local_V_14_address1;
output   theta_local_V_14_ce1;
input  [31:0] theta_local_V_14_q1;
output  [4:0] training_instance_V_14_address0;
output   training_instance_V_14_ce0;
input  [15:0] training_instance_V_14_q0;
output  [4:0] theta_local_V_15_address0;
output   theta_local_V_15_ce0;
output   theta_local_V_15_we0;
output  [31:0] theta_local_V_15_d0;
input  [31:0] theta_local_V_15_q0;
output  [4:0] theta_local_V_15_address1;
output   theta_local_V_15_ce1;
input  [31:0] theta_local_V_15_q1;
output  [4:0] training_instance_V_15_address0;
output   training_instance_V_15_ce0;
input  [15:0] training_instance_V_15_q0;
output  [4:0] theta_local_V_16_address0;
output   theta_local_V_16_ce0;
output   theta_local_V_16_we0;
output  [31:0] theta_local_V_16_d0;
input  [31:0] theta_local_V_16_q0;
output  [4:0] theta_local_V_16_address1;
output   theta_local_V_16_ce1;
input  [31:0] theta_local_V_16_q1;
output  [4:0] training_instance_V_16_address0;
output   training_instance_V_16_ce0;
input  [15:0] training_instance_V_16_q0;
output  [4:0] theta_local_V_17_address0;
output   theta_local_V_17_ce0;
output   theta_local_V_17_we0;
output  [31:0] theta_local_V_17_d0;
input  [31:0] theta_local_V_17_q0;
output  [4:0] theta_local_V_17_address1;
output   theta_local_V_17_ce1;
input  [31:0] theta_local_V_17_q1;
output  [4:0] training_instance_V_17_address0;
output   training_instance_V_17_ce0;
input  [15:0] training_instance_V_17_q0;
output  [4:0] theta_local_V_18_address0;
output   theta_local_V_18_ce0;
output   theta_local_V_18_we0;
output  [31:0] theta_local_V_18_d0;
input  [31:0] theta_local_V_18_q0;
output  [4:0] theta_local_V_18_address1;
output   theta_local_V_18_ce1;
input  [31:0] theta_local_V_18_q1;
output  [4:0] training_instance_V_18_address0;
output   training_instance_V_18_ce0;
input  [15:0] training_instance_V_18_q0;
output  [4:0] theta_local_V_19_address0;
output   theta_local_V_19_ce0;
output   theta_local_V_19_we0;
output  [31:0] theta_local_V_19_d0;
input  [31:0] theta_local_V_19_q0;
output  [4:0] theta_local_V_19_address1;
output   theta_local_V_19_ce1;
input  [31:0] theta_local_V_19_q1;
output  [4:0] training_instance_V_19_address0;
output   training_instance_V_19_ce0;
input  [15:0] training_instance_V_19_q0;
output  [4:0] theta_local_V_20_address0;
output   theta_local_V_20_ce0;
output   theta_local_V_20_we0;
output  [31:0] theta_local_V_20_d0;
input  [31:0] theta_local_V_20_q0;
output  [4:0] theta_local_V_20_address1;
output   theta_local_V_20_ce1;
input  [31:0] theta_local_V_20_q1;
output  [4:0] training_instance_V_20_address0;
output   training_instance_V_20_ce0;
input  [15:0] training_instance_V_20_q0;
output  [4:0] theta_local_V_21_address0;
output   theta_local_V_21_ce0;
output   theta_local_V_21_we0;
output  [31:0] theta_local_V_21_d0;
input  [31:0] theta_local_V_21_q0;
output  [4:0] theta_local_V_21_address1;
output   theta_local_V_21_ce1;
input  [31:0] theta_local_V_21_q1;
output  [4:0] training_instance_V_21_address0;
output   training_instance_V_21_ce0;
input  [15:0] training_instance_V_21_q0;
output  [4:0] theta_local_V_22_address0;
output   theta_local_V_22_ce0;
output   theta_local_V_22_we0;
output  [31:0] theta_local_V_22_d0;
input  [31:0] theta_local_V_22_q0;
output  [4:0] theta_local_V_22_address1;
output   theta_local_V_22_ce1;
input  [31:0] theta_local_V_22_q1;
output  [4:0] training_instance_V_22_address0;
output   training_instance_V_22_ce0;
input  [15:0] training_instance_V_22_q0;
output  [4:0] theta_local_V_23_address0;
output   theta_local_V_23_ce0;
output   theta_local_V_23_we0;
output  [31:0] theta_local_V_23_d0;
input  [31:0] theta_local_V_23_q0;
output  [4:0] theta_local_V_23_address1;
output   theta_local_V_23_ce1;
input  [31:0] theta_local_V_23_q1;
output  [4:0] training_instance_V_23_address0;
output   training_instance_V_23_ce0;
input  [15:0] training_instance_V_23_q0;
output  [4:0] theta_local_V_24_address0;
output   theta_local_V_24_ce0;
output   theta_local_V_24_we0;
output  [31:0] theta_local_V_24_d0;
input  [31:0] theta_local_V_24_q0;
output  [4:0] theta_local_V_24_address1;
output   theta_local_V_24_ce1;
input  [31:0] theta_local_V_24_q1;
output  [4:0] training_instance_V_24_address0;
output   training_instance_V_24_ce0;
input  [15:0] training_instance_V_24_q0;
output  [4:0] theta_local_V_25_address0;
output   theta_local_V_25_ce0;
output   theta_local_V_25_we0;
output  [31:0] theta_local_V_25_d0;
input  [31:0] theta_local_V_25_q0;
output  [4:0] theta_local_V_25_address1;
output   theta_local_V_25_ce1;
input  [31:0] theta_local_V_25_q1;
output  [4:0] training_instance_V_25_address0;
output   training_instance_V_25_ce0;
input  [15:0] training_instance_V_25_q0;
output  [4:0] theta_local_V_26_address0;
output   theta_local_V_26_ce0;
output   theta_local_V_26_we0;
output  [31:0] theta_local_V_26_d0;
input  [31:0] theta_local_V_26_q0;
output  [4:0] theta_local_V_26_address1;
output   theta_local_V_26_ce1;
input  [31:0] theta_local_V_26_q1;
output  [4:0] training_instance_V_26_address0;
output   training_instance_V_26_ce0;
input  [15:0] training_instance_V_26_q0;
output  [4:0] theta_local_V_27_address0;
output   theta_local_V_27_ce0;
output   theta_local_V_27_we0;
output  [31:0] theta_local_V_27_d0;
input  [31:0] theta_local_V_27_q0;
output  [4:0] theta_local_V_27_address1;
output   theta_local_V_27_ce1;
input  [31:0] theta_local_V_27_q1;
output  [4:0] training_instance_V_27_address0;
output   training_instance_V_27_ce0;
input  [15:0] training_instance_V_27_q0;
output  [4:0] theta_local_V_28_address0;
output   theta_local_V_28_ce0;
output   theta_local_V_28_we0;
output  [31:0] theta_local_V_28_d0;
input  [31:0] theta_local_V_28_q0;
output  [4:0] theta_local_V_28_address1;
output   theta_local_V_28_ce1;
input  [31:0] theta_local_V_28_q1;
output  [4:0] training_instance_V_28_address0;
output   training_instance_V_28_ce0;
input  [15:0] training_instance_V_28_q0;
output  [4:0] theta_local_V_29_address0;
output   theta_local_V_29_ce0;
output   theta_local_V_29_we0;
output  [31:0] theta_local_V_29_d0;
input  [31:0] theta_local_V_29_q0;
output  [4:0] theta_local_V_29_address1;
output   theta_local_V_29_ce1;
input  [31:0] theta_local_V_29_q1;
output  [4:0] training_instance_V_29_address0;
output   training_instance_V_29_ce0;
input  [15:0] training_instance_V_29_q0;
output  [4:0] theta_local_V_30_address0;
output   theta_local_V_30_ce0;
output   theta_local_V_30_we0;
output  [31:0] theta_local_V_30_d0;
input  [31:0] theta_local_V_30_q0;
output  [4:0] theta_local_V_30_address1;
output   theta_local_V_30_ce1;
input  [31:0] theta_local_V_30_q1;
output  [4:0] training_instance_V_30_address0;
output   training_instance_V_30_ce0;
input  [15:0] training_instance_V_30_q0;
output  [4:0] theta_local_V_31_address0;
output   theta_local_V_31_ce0;
output   theta_local_V_31_we0;
output  [31:0] theta_local_V_31_d0;
input  [31:0] theta_local_V_31_q0;
output  [4:0] theta_local_V_31_address1;
output   theta_local_V_31_ce1;
input  [31:0] theta_local_V_31_q1;
output  [4:0] training_instance_V_31_address0;
output   training_instance_V_31_ce0;
input  [15:0] training_instance_V_31_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[4:0] theta_local_V_0_address0;
reg theta_local_V_0_ce0;
reg theta_local_V_0_we0;
reg theta_local_V_0_ce1;
reg[4:0] training_instance_V_0_address0;
reg training_instance_V_0_ce0;
reg[4:0] theta_local_V_1_address0;
reg theta_local_V_1_ce0;
reg theta_local_V_1_we0;
reg theta_local_V_1_ce1;
reg[4:0] training_instance_V_1_address0;
reg training_instance_V_1_ce0;
reg[4:0] theta_local_V_2_address0;
reg theta_local_V_2_ce0;
reg theta_local_V_2_we0;
reg theta_local_V_2_ce1;
reg[4:0] training_instance_V_2_address0;
reg training_instance_V_2_ce0;
reg[4:0] theta_local_V_3_address0;
reg theta_local_V_3_ce0;
reg theta_local_V_3_we0;
reg theta_local_V_3_ce1;
reg[4:0] training_instance_V_3_address0;
reg training_instance_V_3_ce0;
reg[4:0] theta_local_V_4_address0;
reg theta_local_V_4_ce0;
reg theta_local_V_4_we0;
reg theta_local_V_4_ce1;
reg[4:0] training_instance_V_4_address0;
reg training_instance_V_4_ce0;
reg[4:0] theta_local_V_5_address0;
reg theta_local_V_5_ce0;
reg theta_local_V_5_we0;
reg theta_local_V_5_ce1;
reg[4:0] training_instance_V_5_address0;
reg training_instance_V_5_ce0;
reg[4:0] theta_local_V_6_address0;
reg theta_local_V_6_ce0;
reg theta_local_V_6_we0;
reg theta_local_V_6_ce1;
reg[4:0] training_instance_V_6_address0;
reg training_instance_V_6_ce0;
reg[4:0] theta_local_V_7_address0;
reg theta_local_V_7_ce0;
reg theta_local_V_7_we0;
reg theta_local_V_7_ce1;
reg[4:0] training_instance_V_7_address0;
reg training_instance_V_7_ce0;
reg[4:0] theta_local_V_8_address0;
reg theta_local_V_8_ce0;
reg theta_local_V_8_we0;
reg theta_local_V_8_ce1;
reg[4:0] training_instance_V_8_address0;
reg training_instance_V_8_ce0;
reg[4:0] theta_local_V_9_address0;
reg theta_local_V_9_ce0;
reg theta_local_V_9_we0;
reg theta_local_V_9_ce1;
reg[4:0] training_instance_V_9_address0;
reg training_instance_V_9_ce0;
reg[4:0] theta_local_V_10_address0;
reg theta_local_V_10_ce0;
reg theta_local_V_10_we0;
reg theta_local_V_10_ce1;
reg[4:0] training_instance_V_10_address0;
reg training_instance_V_10_ce0;
reg[4:0] theta_local_V_11_address0;
reg theta_local_V_11_ce0;
reg theta_local_V_11_we0;
reg theta_local_V_11_ce1;
reg[4:0] training_instance_V_11_address0;
reg training_instance_V_11_ce0;
reg[4:0] theta_local_V_12_address0;
reg theta_local_V_12_ce0;
reg theta_local_V_12_we0;
reg theta_local_V_12_ce1;
reg[4:0] training_instance_V_12_address0;
reg training_instance_V_12_ce0;
reg[4:0] theta_local_V_13_address0;
reg theta_local_V_13_ce0;
reg theta_local_V_13_we0;
reg theta_local_V_13_ce1;
reg[4:0] training_instance_V_13_address0;
reg training_instance_V_13_ce0;
reg[4:0] theta_local_V_14_address0;
reg theta_local_V_14_ce0;
reg theta_local_V_14_we0;
reg theta_local_V_14_ce1;
reg[4:0] training_instance_V_14_address0;
reg training_instance_V_14_ce0;
reg[4:0] theta_local_V_15_address0;
reg theta_local_V_15_ce0;
reg theta_local_V_15_we0;
reg theta_local_V_15_ce1;
reg[4:0] training_instance_V_15_address0;
reg training_instance_V_15_ce0;
reg[4:0] theta_local_V_16_address0;
reg theta_local_V_16_ce0;
reg theta_local_V_16_we0;
reg theta_local_V_16_ce1;
reg[4:0] training_instance_V_16_address0;
reg training_instance_V_16_ce0;
reg[4:0] theta_local_V_17_address0;
reg theta_local_V_17_ce0;
reg theta_local_V_17_we0;
reg theta_local_V_17_ce1;
reg[4:0] training_instance_V_17_address0;
reg training_instance_V_17_ce0;
reg[4:0] theta_local_V_18_address0;
reg theta_local_V_18_ce0;
reg theta_local_V_18_we0;
reg theta_local_V_18_ce1;
reg[4:0] training_instance_V_18_address0;
reg training_instance_V_18_ce0;
reg[4:0] theta_local_V_19_address0;
reg theta_local_V_19_ce0;
reg theta_local_V_19_we0;
reg theta_local_V_19_ce1;
reg[4:0] training_instance_V_19_address0;
reg training_instance_V_19_ce0;
reg[4:0] theta_local_V_20_address0;
reg theta_local_V_20_ce0;
reg theta_local_V_20_we0;
reg theta_local_V_20_ce1;
reg[4:0] training_instance_V_20_address0;
reg training_instance_V_20_ce0;
reg[4:0] theta_local_V_21_address0;
reg theta_local_V_21_ce0;
reg theta_local_V_21_we0;
reg theta_local_V_21_ce1;
reg[4:0] training_instance_V_21_address0;
reg training_instance_V_21_ce0;
reg[4:0] theta_local_V_22_address0;
reg theta_local_V_22_ce0;
reg theta_local_V_22_we0;
reg theta_local_V_22_ce1;
reg[4:0] training_instance_V_22_address0;
reg training_instance_V_22_ce0;
reg[4:0] theta_local_V_23_address0;
reg theta_local_V_23_ce0;
reg theta_local_V_23_we0;
reg theta_local_V_23_ce1;
reg[4:0] training_instance_V_23_address0;
reg training_instance_V_23_ce0;
reg[4:0] theta_local_V_24_address0;
reg theta_local_V_24_ce0;
reg theta_local_V_24_we0;
reg theta_local_V_24_ce1;
reg[4:0] training_instance_V_24_address0;
reg training_instance_V_24_ce0;
reg[4:0] theta_local_V_25_address0;
reg theta_local_V_25_ce0;
reg theta_local_V_25_we0;
reg theta_local_V_25_ce1;
reg[4:0] training_instance_V_25_address0;
reg training_instance_V_25_ce0;
reg[4:0] theta_local_V_26_address0;
reg theta_local_V_26_ce0;
reg theta_local_V_26_we0;
reg theta_local_V_26_ce1;
reg[4:0] training_instance_V_26_address0;
reg training_instance_V_26_ce0;
reg[4:0] theta_local_V_27_address0;
reg theta_local_V_27_ce0;
reg theta_local_V_27_we0;
reg theta_local_V_27_ce1;
reg[4:0] training_instance_V_27_address0;
reg training_instance_V_27_ce0;
reg[4:0] theta_local_V_28_address0;
reg theta_local_V_28_ce0;
reg theta_local_V_28_we0;
reg theta_local_V_28_ce1;
reg[4:0] training_instance_V_28_address0;
reg training_instance_V_28_ce0;
reg[4:0] theta_local_V_29_address0;
reg theta_local_V_29_ce0;
reg theta_local_V_29_we0;
reg theta_local_V_29_ce1;
reg[4:0] training_instance_V_29_address0;
reg training_instance_V_29_ce0;
reg[4:0] theta_local_V_30_address0;
reg theta_local_V_30_ce0;
reg theta_local_V_30_we0;
reg theta_local_V_30_ce1;
reg[4:0] training_instance_V_30_address0;
reg training_instance_V_30_ce0;
reg[4:0] theta_local_V_31_address0;
reg theta_local_V_31_ce0;
reg theta_local_V_31_we0;
reg theta_local_V_31_ce1;
reg[4:0] training_instance_V_31_address0;
reg training_instance_V_31_ce0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [10:0] lut_V_address0;
reg    lut_V_ce0;
wire   [9:0] lut_V_q0;
reg   [5:0] i_reg_2443;
reg   [31:0] result_V_reg_2454;
reg   [5:0] i_1_reg_2466;
reg   [5:0] i_2_reg_2477;
reg   [7:0] training_label_read_reg_5345;
wire   [5:0] add_ln39_fu_2488_p2;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln39_fu_2494_p2;
reg   [0:0] icmp_ln39_reg_5355;
reg   [0:0] icmp_ln39_reg_5355_pp0_iter1_reg;
reg   [0:0] icmp_ln39_reg_5355_pp0_iter2_reg;
reg   [0:0] icmp_ln39_reg_5355_pp0_iter3_reg;
reg   [0:0] icmp_ln39_reg_5355_pp0_iter4_reg;
wire   [63:0] zext_ln39_fu_2500_p1;
reg   [63:0] zext_ln39_reg_5359;
reg  signed [31:0] theta_local_V_2_load_reg_5639;
reg    ap_enable_reg_pp0_iter1;
reg  signed [15:0] training_instance_V_2_load_reg_5644;
reg  signed [31:0] theta_local_V_3_load_reg_5649;
reg  signed [15:0] training_instance_V_3_load_reg_5654;
reg  signed [31:0] theta_local_V_6_load_reg_5679;
reg  signed [15:0] training_instance_V_6_load_reg_5684;
reg  signed [31:0] theta_local_V_7_load_reg_5689;
reg  signed [15:0] training_instance_V_7_load_reg_5694;
reg  signed [31:0] theta_local_V_8_load_reg_5699;
reg  signed [15:0] training_instance_V_8_load_reg_5704;
reg  signed [31:0] theta_local_V_9_load_reg_5709;
reg  signed [15:0] training_instance_V_9_load_reg_5714;
reg  signed [31:0] theta_local_V_10_load_reg_5719;
reg  signed [15:0] training_instance_V_10_load_reg_5724;
reg  signed [31:0] theta_local_V_11_load_reg_5729;
reg  signed [15:0] training_instance_V_11_load_reg_5734;
reg  signed [31:0] theta_local_V_12_load_reg_5739;
reg  signed [15:0] training_instance_V_12_load_reg_5744;
reg  signed [31:0] theta_local_V_13_load_reg_5749;
reg  signed [15:0] training_instance_V_13_load_reg_5754;
reg  signed [31:0] theta_local_V_14_load_reg_5759;
reg  signed [15:0] training_instance_V_14_load_reg_5764;
reg  signed [31:0] theta_local_V_15_load_reg_5769;
reg  signed [15:0] training_instance_V_15_load_reg_5774;
reg  signed [31:0] theta_local_V_18_load_reg_5799;
reg  signed [15:0] training_instance_V_18_load_reg_5804;
reg  signed [31:0] theta_local_V_19_load_reg_5809;
reg  signed [15:0] training_instance_V_19_load_reg_5814;
reg  signed [31:0] theta_local_V_22_load_reg_5839;
reg  signed [15:0] training_instance_V_22_load_reg_5844;
reg  signed [31:0] theta_local_V_23_load_reg_5849;
reg  signed [15:0] training_instance_V_23_load_reg_5854;
reg  signed [31:0] theta_local_V_24_load_reg_5859;
reg  signed [15:0] training_instance_V_24_load_reg_5864;
reg  signed [31:0] theta_local_V_25_load_reg_5869;
reg  signed [15:0] training_instance_V_25_load_reg_5874;
reg  signed [31:0] theta_local_V_26_load_reg_5879;
reg  signed [15:0] training_instance_V_26_load_reg_5884;
reg  signed [31:0] theta_local_V_27_load_reg_5889;
reg  signed [15:0] training_instance_V_27_load_reg_5894;
reg  signed [31:0] theta_local_V_28_load_reg_5899;
reg  signed [15:0] training_instance_V_28_load_reg_5904;
reg  signed [31:0] theta_local_V_29_load_reg_5909;
reg  signed [15:0] training_instance_V_29_load_reg_5914;
reg  signed [31:0] theta_local_V_30_load_reg_5919;
reg  signed [15:0] training_instance_V_30_load_reg_5924;
reg  signed [31:0] theta_local_V_31_load_reg_5929;
reg  signed [15:0] training_instance_V_31_load_reg_5934;
reg  signed [31:0] theta_local_V_0_load_reg_5939;
reg    ap_enable_reg_pp0_iter2;
reg  signed [15:0] training_instance_V_0_load_reg_5944;
reg  signed [31:0] theta_local_V_1_load_reg_5949;
reg  signed [15:0] training_instance_V_1_load_reg_5954;
reg  signed [31:0] theta_local_V_4_load_reg_5979;
reg  signed [15:0] training_instance_V_4_load_reg_5984;
reg  signed [31:0] theta_local_V_5_load_reg_5989;
reg  signed [15:0] training_instance_V_5_load_reg_5994;
reg  signed [31:0] theta_local_V_16_load_reg_6099;
reg  signed [15:0] training_instance_V_16_load_reg_6104;
reg  signed [31:0] theta_local_V_17_load_reg_6109;
reg  signed [15:0] training_instance_V_17_load_reg_6114;
reg  signed [31:0] theta_local_V_20_load_reg_6139;
reg  signed [15:0] training_instance_V_20_load_reg_6144;
reg  signed [31:0] theta_local_V_21_load_reg_6149;
reg  signed [15:0] training_instance_V_21_load_reg_6154;
reg   [31:0] trunc_ln708_2_reg_6279;
reg   [31:0] trunc_ln708_3_reg_6284;
reg   [31:0] trunc_ln708_6_reg_6309;
reg   [31:0] trunc_ln708_7_reg_6314;
reg   [31:0] trunc_ln708_8_reg_6319;
reg   [31:0] trunc_ln708_9_reg_6324;
reg   [31:0] trunc_ln708_s_reg_6329;
reg   [31:0] trunc_ln708_10_reg_6334;
reg   [31:0] trunc_ln708_11_reg_6339;
reg   [31:0] trunc_ln708_12_reg_6344;
reg   [31:0] trunc_ln708_13_reg_6349;
reg   [31:0] trunc_ln708_14_reg_6354;
reg   [31:0] trunc_ln708_17_reg_6379;
reg   [31:0] trunc_ln708_18_reg_6384;
reg   [31:0] trunc_ln708_21_reg_6409;
reg   [31:0] trunc_ln708_22_reg_6414;
reg   [31:0] trunc_ln708_23_reg_6419;
reg   [31:0] trunc_ln708_24_reg_6424;
reg   [31:0] trunc_ln708_25_reg_6429;
reg   [31:0] trunc_ln708_26_reg_6434;
reg   [31:0] trunc_ln708_27_reg_6439;
reg   [31:0] trunc_ln708_28_reg_6444;
reg   [31:0] trunc_ln708_29_reg_6449;
reg   [31:0] trunc_ln708_30_reg_6454;
reg   [31:0] trunc_ln2_reg_6459;
reg   [31:0] trunc_ln708_1_reg_6464;
reg   [31:0] trunc_ln708_4_reg_6469;
reg   [31:0] trunc_ln708_5_reg_6474;
reg   [31:0] trunc_ln708_15_reg_6479;
reg   [31:0] trunc_ln708_16_reg_6484;
reg   [31:0] trunc_ln708_19_reg_6489;
reg   [31:0] trunc_ln708_20_reg_6494;
wire   [31:0] add_ln703_1_fu_3256_p2;
reg   [31:0] add_ln703_1_reg_6499;
wire   [31:0] add_ln703_4_fu_3260_p2;
reg   [31:0] add_ln703_4_reg_6504;
wire   [31:0] add_ln703_13_fu_3292_p2;
reg   [31:0] add_ln703_13_reg_6509;
wire   [31:0] add_ln703_16_fu_3298_p2;
reg   [31:0] add_ln703_16_reg_6514;
wire   [31:0] add_ln703_19_fu_3302_p2;
reg   [31:0] add_ln703_19_reg_6519;
wire   [31:0] add_ln703_28_fu_3334_p2;
reg   [31:0] add_ln703_28_reg_6524;
wire   [31:0] add_ln703_31_fu_3404_p2;
reg    ap_enable_reg_pp0_iter5;
wire   [10:0] index_V_1_fu_3458_p3;
reg   [10:0] index_V_1_reg_6534;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire  signed [43:0] sext_ln92_fu_3549_p1;
reg  signed [43:0] sext_ln92_reg_6544;
wire    ap_CS_fsm_state10;
wire   [5:0] add_ln92_fu_3553_p2;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state11_pp1_stage0_iter0;
wire    ap_block_state12_pp1_stage0_iter1;
wire    ap_block_state13_pp1_stage0_iter2;
wire    ap_block_state14_pp1_stage0_iter3;
wire    ap_block_state15_pp1_stage0_iter4;
wire    ap_block_pp1_stage0_11001;
wire   [0:0] icmp_ln92_fu_3559_p2;
reg   [0:0] icmp_ln92_reg_6585;
reg   [0:0] icmp_ln92_reg_6585_pp1_iter1_reg;
reg   [0:0] icmp_ln92_reg_6585_pp1_iter2_reg;
reg   [0:0] icmp_ln92_reg_6585_pp1_iter3_reg;
wire   [63:0] zext_ln92_fu_3565_p1;
reg   [63:0] zext_ln92_reg_6589;
reg   [63:0] zext_ln92_reg_6589_pp1_iter1_reg;
reg   [63:0] zext_ln92_reg_6589_pp1_iter2_reg;
reg   [63:0] zext_ln92_reg_6589_pp1_iter3_reg;
wire   [5:0] add_ln111_fu_4049_p2;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state17_pp2_stage0_iter0;
wire    ap_block_state18_pp2_stage0_iter1;
wire    ap_block_state19_pp2_stage0_iter2;
wire    ap_block_state20_pp2_stage0_iter3;
wire    ap_block_state21_pp2_stage0_iter4;
wire    ap_block_pp2_stage0_11001;
wire   [0:0] icmp_ln111_fu_4055_p2;
reg   [0:0] icmp_ln111_reg_6950;
reg   [0:0] icmp_ln111_reg_6950_pp2_iter1_reg;
reg   [0:0] icmp_ln111_reg_6950_pp2_iter2_reg;
reg   [0:0] icmp_ln111_reg_6950_pp2_iter3_reg;
wire   [63:0] zext_ln111_fu_4061_p1;
reg   [63:0] zext_ln111_reg_6954;
reg   [63:0] zext_ln111_reg_6954_pp2_iter1_reg;
reg   [63:0] zext_ln111_reg_6954_pp2_iter2_reg;
wire   [31:0] gradient_V_0_q0;
reg  signed [31:0] gradient_V_0_load_reg_7150;
reg    ap_enable_reg_pp2_iter1;
wire   [31:0] gradient_V_1_q0;
reg  signed [31:0] gradient_V_1_load_reg_7155;
wire   [31:0] gradient_V_2_q0;
reg  signed [31:0] gradient_V_2_load_reg_7160;
wire   [31:0] gradient_V_3_q0;
reg  signed [31:0] gradient_V_3_load_reg_7165;
wire   [31:0] gradient_V_4_q0;
reg  signed [31:0] gradient_V_4_load_reg_7170;
wire   [31:0] gradient_V_5_q0;
reg  signed [31:0] gradient_V_5_load_reg_7175;
wire   [31:0] gradient_V_6_q0;
reg  signed [31:0] gradient_V_6_load_reg_7180;
wire   [31:0] gradient_V_7_q0;
reg  signed [31:0] gradient_V_7_load_reg_7185;
wire   [31:0] gradient_V_8_q0;
reg  signed [31:0] gradient_V_8_load_reg_7190;
wire   [31:0] gradient_V_9_q0;
reg  signed [31:0] gradient_V_9_load_reg_7195;
wire   [31:0] gradient_V_10_q0;
reg  signed [31:0] gradient_V_10_load_reg_7200;
wire   [31:0] gradient_V_11_q0;
reg  signed [31:0] gradient_V_11_load_reg_7205;
wire   [31:0] gradient_V_12_q0;
reg  signed [31:0] gradient_V_12_load_reg_7210;
wire   [31:0] gradient_V_13_q0;
reg  signed [31:0] gradient_V_13_load_reg_7215;
wire   [31:0] gradient_V_14_q0;
reg  signed [31:0] gradient_V_14_load_reg_7220;
wire   [31:0] gradient_V_15_q0;
reg  signed [31:0] gradient_V_15_load_reg_7225;
wire   [31:0] gradient_V_16_q0;
reg  signed [31:0] gradient_V_16_load_reg_7230;
wire   [31:0] gradient_V_17_q0;
reg  signed [31:0] gradient_V_17_load_reg_7235;
wire   [31:0] gradient_V_18_q0;
reg  signed [31:0] gradient_V_18_load_reg_7240;
wire   [31:0] gradient_V_19_q0;
reg  signed [31:0] gradient_V_19_load_reg_7245;
wire   [31:0] gradient_V_20_q0;
reg  signed [31:0] gradient_V_20_load_reg_7250;
wire   [31:0] gradient_V_21_q0;
reg  signed [31:0] gradient_V_21_load_reg_7255;
wire   [31:0] gradient_V_22_q0;
reg  signed [31:0] gradient_V_22_load_reg_7260;
wire   [31:0] gradient_V_23_q0;
reg  signed [31:0] gradient_V_23_load_reg_7265;
wire   [31:0] gradient_V_24_q0;
reg  signed [31:0] gradient_V_24_load_reg_7270;
wire   [31:0] gradient_V_25_q0;
reg  signed [31:0] gradient_V_25_load_reg_7275;
wire   [31:0] gradient_V_26_q0;
reg  signed [31:0] gradient_V_26_load_reg_7280;
wire   [31:0] gradient_V_27_q0;
reg  signed [31:0] gradient_V_27_load_reg_7285;
wire   [31:0] gradient_V_28_q0;
reg  signed [31:0] gradient_V_28_load_reg_7290;
wire   [31:0] gradient_V_29_q0;
reg  signed [31:0] gradient_V_29_load_reg_7295;
wire   [31:0] gradient_V_30_q0;
reg  signed [31:0] gradient_V_30_load_reg_7300;
wire   [31:0] gradient_V_31_q0;
reg  signed [31:0] gradient_V_31_load_reg_7305;
wire   [50:0] grp_fu_4100_p2;
reg   [50:0] mul_ln1118_32_reg_7470;
reg   [4:0] theta_local_V_0_addr_1_reg_7475;
wire   [50:0] grp_fu_4109_p2;
reg   [50:0] mul_ln1118_33_reg_7481;
reg   [4:0] theta_local_V_1_addr_1_reg_7486;
wire   [50:0] grp_fu_4118_p2;
reg   [50:0] mul_ln1118_34_reg_7492;
reg   [4:0] theta_local_V_2_addr_1_reg_7497;
wire   [50:0] grp_fu_4127_p2;
reg   [50:0] mul_ln1118_35_reg_7503;
reg   [4:0] theta_local_V_3_addr_1_reg_7508;
wire   [50:0] grp_fu_4136_p2;
reg   [50:0] mul_ln1118_36_reg_7514;
reg   [4:0] theta_local_V_4_addr_1_reg_7519;
wire   [50:0] grp_fu_4145_p2;
reg   [50:0] mul_ln1118_37_reg_7525;
reg   [4:0] theta_local_V_5_addr_1_reg_7530;
wire   [50:0] grp_fu_4154_p2;
reg   [50:0] mul_ln1118_38_reg_7536;
reg   [4:0] theta_local_V_6_addr_1_reg_7541;
wire   [50:0] grp_fu_4163_p2;
reg   [50:0] mul_ln1118_39_reg_7547;
reg   [4:0] theta_local_V_7_addr_1_reg_7552;
wire   [50:0] grp_fu_4172_p2;
reg   [50:0] mul_ln1118_40_reg_7558;
reg   [4:0] theta_local_V_8_addr_1_reg_7563;
wire   [50:0] grp_fu_4181_p2;
reg   [50:0] mul_ln1118_41_reg_7569;
reg   [4:0] theta_local_V_9_addr_1_reg_7574;
wire   [50:0] grp_fu_4190_p2;
reg   [50:0] mul_ln1118_42_reg_7580;
reg   [4:0] theta_local_V_10_addr_1_reg_7585;
wire   [50:0] grp_fu_4199_p2;
reg   [50:0] mul_ln1118_43_reg_7591;
reg   [4:0] theta_local_V_11_addr_1_reg_7596;
wire   [50:0] grp_fu_4208_p2;
reg   [50:0] mul_ln1118_44_reg_7602;
reg   [4:0] theta_local_V_12_addr_1_reg_7607;
wire   [50:0] grp_fu_4217_p2;
reg   [50:0] mul_ln1118_45_reg_7613;
reg   [4:0] theta_local_V_13_addr_1_reg_7618;
wire   [50:0] grp_fu_4226_p2;
reg   [50:0] mul_ln1118_46_reg_7624;
reg   [4:0] theta_local_V_14_addr_1_reg_7629;
wire   [50:0] grp_fu_4235_p2;
reg   [50:0] mul_ln1118_47_reg_7635;
reg   [4:0] theta_local_V_15_addr_1_reg_7640;
wire   [50:0] grp_fu_4244_p2;
reg   [50:0] mul_ln1118_48_reg_7646;
reg   [4:0] theta_local_V_16_addr_1_reg_7651;
wire   [50:0] grp_fu_4253_p2;
reg   [50:0] mul_ln1118_49_reg_7657;
reg   [4:0] theta_local_V_17_addr_1_reg_7662;
wire   [50:0] grp_fu_4262_p2;
reg   [50:0] mul_ln1118_50_reg_7668;
reg   [4:0] theta_local_V_18_addr_1_reg_7673;
wire   [50:0] grp_fu_4271_p2;
reg   [50:0] mul_ln1118_51_reg_7679;
reg   [4:0] theta_local_V_19_addr_1_reg_7684;
wire   [50:0] grp_fu_4280_p2;
reg   [50:0] mul_ln1118_52_reg_7690;
reg   [4:0] theta_local_V_20_addr_1_reg_7695;
wire   [50:0] grp_fu_4289_p2;
reg   [50:0] mul_ln1118_53_reg_7701;
reg   [4:0] theta_local_V_21_addr_1_reg_7706;
wire   [50:0] grp_fu_4298_p2;
reg   [50:0] mul_ln1118_54_reg_7712;
reg   [4:0] theta_local_V_22_addr_1_reg_7717;
wire   [50:0] grp_fu_4307_p2;
reg   [50:0] mul_ln1118_55_reg_7723;
reg   [4:0] theta_local_V_23_addr_1_reg_7728;
wire   [50:0] grp_fu_4316_p2;
reg   [50:0] mul_ln1118_56_reg_7734;
reg   [4:0] theta_local_V_24_addr_1_reg_7739;
wire   [50:0] grp_fu_4325_p2;
reg   [50:0] mul_ln1118_57_reg_7745;
reg   [4:0] theta_local_V_25_addr_1_reg_7750;
wire   [50:0] grp_fu_4334_p2;
reg   [50:0] mul_ln1118_58_reg_7756;
reg   [4:0] theta_local_V_26_addr_1_reg_7761;
wire   [50:0] grp_fu_4343_p2;
reg   [50:0] mul_ln1118_59_reg_7767;
reg   [4:0] theta_local_V_27_addr_1_reg_7772;
wire   [50:0] grp_fu_4352_p2;
reg   [50:0] mul_ln1118_60_reg_7778;
reg   [4:0] theta_local_V_28_addr_1_reg_7783;
wire   [50:0] grp_fu_4361_p2;
reg   [50:0] mul_ln1118_61_reg_7789;
reg   [4:0] theta_local_V_29_addr_1_reg_7794;
wire   [50:0] grp_fu_4370_p2;
reg   [50:0] mul_ln1118_62_reg_7800;
reg   [4:0] theta_local_V_30_addr_1_reg_7805;
wire   [50:0] grp_fu_4379_p2;
reg   [50:0] mul_ln1118_63_reg_7811;
reg   [4:0] theta_local_V_31_addr_1_reg_7816;
reg    ap_block_state1;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state11;
reg    ap_enable_reg_pp1_iter1;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
wire    ap_CS_fsm_state16;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state17;
reg    ap_enable_reg_pp2_iter2;
reg    ap_enable_reg_pp2_iter3;
reg    ap_enable_reg_pp2_iter4;
reg   [4:0] gradient_V_0_address0;
reg    gradient_V_0_ce0;
reg    gradient_V_0_we0;
wire   [31:0] gradient_V_0_d0;
reg   [4:0] gradient_V_1_address0;
reg    gradient_V_1_ce0;
reg    gradient_V_1_we0;
wire   [31:0] gradient_V_1_d0;
reg   [4:0] gradient_V_2_address0;
reg    gradient_V_2_ce0;
reg    gradient_V_2_we0;
wire   [31:0] gradient_V_2_d0;
reg   [4:0] gradient_V_3_address0;
reg    gradient_V_3_ce0;
reg    gradient_V_3_we0;
wire   [31:0] gradient_V_3_d0;
reg   [4:0] gradient_V_4_address0;
reg    gradient_V_4_ce0;
reg    gradient_V_4_we0;
wire   [31:0] gradient_V_4_d0;
reg   [4:0] gradient_V_5_address0;
reg    gradient_V_5_ce0;
reg    gradient_V_5_we0;
wire   [31:0] gradient_V_5_d0;
reg   [4:0] gradient_V_6_address0;
reg    gradient_V_6_ce0;
reg    gradient_V_6_we0;
wire   [31:0] gradient_V_6_d0;
reg   [4:0] gradient_V_7_address0;
reg    gradient_V_7_ce0;
reg    gradient_V_7_we0;
wire   [31:0] gradient_V_7_d0;
reg   [4:0] gradient_V_8_address0;
reg    gradient_V_8_ce0;
reg    gradient_V_8_we0;
wire   [31:0] gradient_V_8_d0;
reg   [4:0] gradient_V_9_address0;
reg    gradient_V_9_ce0;
reg    gradient_V_9_we0;
wire   [31:0] gradient_V_9_d0;
reg   [4:0] gradient_V_10_address0;
reg    gradient_V_10_ce0;
reg    gradient_V_10_we0;
wire   [31:0] gradient_V_10_d0;
reg   [4:0] gradient_V_11_address0;
reg    gradient_V_11_ce0;
reg    gradient_V_11_we0;
wire   [31:0] gradient_V_11_d0;
reg   [4:0] gradient_V_12_address0;
reg    gradient_V_12_ce0;
reg    gradient_V_12_we0;
wire   [31:0] gradient_V_12_d0;
reg   [4:0] gradient_V_13_address0;
reg    gradient_V_13_ce0;
reg    gradient_V_13_we0;
wire   [31:0] gradient_V_13_d0;
reg   [4:0] gradient_V_14_address0;
reg    gradient_V_14_ce0;
reg    gradient_V_14_we0;
wire   [31:0] gradient_V_14_d0;
reg   [4:0] gradient_V_15_address0;
reg    gradient_V_15_ce0;
reg    gradient_V_15_we0;
wire   [31:0] gradient_V_15_d0;
reg   [4:0] gradient_V_16_address0;
reg    gradient_V_16_ce0;
reg    gradient_V_16_we0;
wire   [31:0] gradient_V_16_d0;
reg   [4:0] gradient_V_17_address0;
reg    gradient_V_17_ce0;
reg    gradient_V_17_we0;
wire   [31:0] gradient_V_17_d0;
reg   [4:0] gradient_V_18_address0;
reg    gradient_V_18_ce0;
reg    gradient_V_18_we0;
wire   [31:0] gradient_V_18_d0;
reg   [4:0] gradient_V_19_address0;
reg    gradient_V_19_ce0;
reg    gradient_V_19_we0;
wire   [31:0] gradient_V_19_d0;
reg   [4:0] gradient_V_20_address0;
reg    gradient_V_20_ce0;
reg    gradient_V_20_we0;
wire   [31:0] gradient_V_20_d0;
reg   [4:0] gradient_V_21_address0;
reg    gradient_V_21_ce0;
reg    gradient_V_21_we0;
wire   [31:0] gradient_V_21_d0;
reg   [4:0] gradient_V_22_address0;
reg    gradient_V_22_ce0;
reg    gradient_V_22_we0;
wire   [31:0] gradient_V_22_d0;
reg   [4:0] gradient_V_23_address0;
reg    gradient_V_23_ce0;
reg    gradient_V_23_we0;
wire   [31:0] gradient_V_23_d0;
reg   [4:0] gradient_V_24_address0;
reg    gradient_V_24_ce0;
reg    gradient_V_24_we0;
wire   [31:0] gradient_V_24_d0;
reg   [4:0] gradient_V_25_address0;
reg    gradient_V_25_ce0;
reg    gradient_V_25_we0;
wire   [31:0] gradient_V_25_d0;
reg   [4:0] gradient_V_26_address0;
reg    gradient_V_26_ce0;
reg    gradient_V_26_we0;
wire   [31:0] gradient_V_26_d0;
reg   [4:0] gradient_V_27_address0;
reg    gradient_V_27_ce0;
reg    gradient_V_27_we0;
wire   [31:0] gradient_V_27_d0;
reg   [4:0] gradient_V_28_address0;
reg    gradient_V_28_ce0;
reg    gradient_V_28_we0;
wire   [31:0] gradient_V_28_d0;
reg   [4:0] gradient_V_29_address0;
reg    gradient_V_29_ce0;
reg    gradient_V_29_we0;
wire   [31:0] gradient_V_29_d0;
reg   [4:0] gradient_V_30_address0;
reg    gradient_V_30_ce0;
reg    gradient_V_30_we0;
wire   [31:0] gradient_V_30_d0;
reg   [4:0] gradient_V_31_address0;
reg    gradient_V_31_ce0;
reg    gradient_V_31_we0;
wire   [31:0] gradient_V_31_d0;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln534_fu_3466_p1;
wire    ap_block_pp1_stage0;
wire    ap_block_pp2_stage0;
wire   [43:0] grp_fu_2558_p2;
wire   [43:0] grp_fu_2570_p2;
wire   [43:0] grp_fu_2582_p2;
wire   [43:0] grp_fu_2594_p2;
wire   [43:0] grp_fu_2606_p2;
wire   [43:0] grp_fu_2618_p2;
wire   [43:0] grp_fu_2630_p2;
wire   [43:0] grp_fu_2642_p2;
wire   [43:0] grp_fu_2654_p2;
wire   [43:0] grp_fu_2666_p2;
wire   [43:0] grp_fu_2678_p2;
wire   [43:0] grp_fu_2690_p2;
wire   [43:0] grp_fu_2702_p2;
wire   [43:0] grp_fu_2714_p2;
wire   [43:0] grp_fu_2726_p2;
wire   [43:0] grp_fu_2738_p2;
wire   [43:0] grp_fu_2750_p2;
wire   [43:0] grp_fu_2762_p2;
wire   [43:0] grp_fu_2774_p2;
wire   [43:0] grp_fu_2786_p2;
wire   [43:0] grp_fu_2798_p2;
wire   [43:0] grp_fu_2810_p2;
wire   [43:0] grp_fu_2822_p2;
wire   [43:0] grp_fu_2834_p2;
wire   [43:0] grp_fu_2846_p2;
wire   [43:0] grp_fu_2858_p2;
wire   [43:0] grp_fu_2890_p2;
wire   [43:0] grp_fu_2902_p2;
wire   [43:0] grp_fu_3014_p2;
wire   [43:0] grp_fu_3026_p2;
wire   [43:0] grp_fu_3058_p2;
wire   [43:0] grp_fu_3070_p2;
wire   [31:0] add_ln703_8_fu_3268_p2;
wire   [31:0] add_ln703_7_fu_3264_p2;
wire   [31:0] add_ln703_11_fu_3282_p2;
wire   [31:0] add_ln703_10_fu_3278_p2;
wire   [31:0] add_ln703_12_fu_3286_p2;
wire   [31:0] add_ln703_9_fu_3272_p2;
wire   [31:0] add_ln703_23_fu_3310_p2;
wire   [31:0] add_ln703_22_fu_3306_p2;
wire   [31:0] add_ln703_26_fu_3324_p2;
wire   [31:0] add_ln703_25_fu_3320_p2;
wire   [31:0] add_ln703_27_fu_3328_p2;
wire   [31:0] add_ln703_24_fu_3314_p2;
wire   [31:0] add_ln703_fu_3340_p2;
wire   [31:0] add_ln703_3_fu_3349_p2;
wire   [31:0] add_ln703_5_fu_3353_p2;
wire   [31:0] add_ln703_2_fu_3344_p2;
wire   [31:0] add_ln703_6_fu_3358_p2;
wire   [31:0] add_ln703_15_fu_3369_p2;
wire   [31:0] add_ln703_18_fu_3378_p2;
wire   [31:0] add_ln703_20_fu_3382_p2;
wire   [31:0] add_ln703_17_fu_3373_p2;
wire   [31:0] add_ln703_21_fu_3387_p2;
wire   [31:0] add_ln703_29_fu_3393_p2;
wire   [31:0] add_ln703_14_fu_3364_p2;
wire   [31:0] add_ln703_30_fu_3398_p2;
wire   [10:0] trunc_ln1_fu_3410_p4;
wire   [21:0] in_V_fu_3420_p3;
wire   [21:0] in_V_1_fu_3436_p2;
wire   [10:0] trunc_ln_fu_3442_p4;
wire   [0:0] tmp_fu_3428_p3;
wire   [10:0] index_V_fu_3452_p2;
wire   [18:0] prob_V_fu_3482_p3;
wire   [0:0] icmp_ln1494_fu_3470_p2;
wire   [0:0] icmp_ln1495_fu_3476_p2;
wire   [0:0] xor_ln1494_fu_3494_p2;
wire   [0:0] and_ln1495_fu_3500_p2;
wire   [0:0] or_ln1495_fu_3514_p2;
wire   [19:0] select_ln1495_fu_3506_p3;
wire   [19:0] zext_ln149_fu_3490_p1;
wire   [19:0] prob_V_1_fu_3520_p3;
wire   [26:0] shl_ln_fu_3532_p3;
wire   [27:0] zext_ln149_1_fu_3528_p1;
wire   [27:0] zext_ln703_fu_3539_p1;
wire   [27:0] scale_V_fu_3543_p2;
wire  signed [43:0] grp_fu_5153_p2;
wire  signed [43:0] grp_fu_5159_p2;
wire  signed [43:0] grp_fu_5165_p2;
wire  signed [43:0] grp_fu_5171_p2;
wire  signed [43:0] grp_fu_5177_p2;
wire  signed [43:0] grp_fu_5183_p2;
wire  signed [43:0] grp_fu_5189_p2;
wire  signed [43:0] grp_fu_5195_p2;
wire  signed [43:0] grp_fu_5201_p2;
wire  signed [43:0] grp_fu_5207_p2;
wire  signed [43:0] grp_fu_5213_p2;
wire  signed [43:0] grp_fu_5219_p2;
wire  signed [43:0] grp_fu_5225_p2;
wire  signed [43:0] grp_fu_5231_p2;
wire  signed [43:0] grp_fu_5237_p2;
wire  signed [43:0] grp_fu_5243_p2;
wire  signed [43:0] grp_fu_5249_p2;
wire  signed [43:0] grp_fu_5255_p2;
wire  signed [43:0] grp_fu_5261_p2;
wire  signed [43:0] grp_fu_5267_p2;
wire  signed [43:0] grp_fu_5273_p2;
wire  signed [43:0] grp_fu_5279_p2;
wire  signed [43:0] grp_fu_5285_p2;
wire  signed [43:0] grp_fu_5291_p2;
wire  signed [43:0] grp_fu_5297_p2;
wire  signed [43:0] grp_fu_5303_p2;
wire  signed [43:0] grp_fu_5309_p2;
wire  signed [43:0] grp_fu_5315_p2;
wire  signed [43:0] grp_fu_5321_p2;
wire  signed [43:0] grp_fu_5327_p2;
wire  signed [43:0] grp_fu_5333_p2;
wire  signed [43:0] grp_fu_5339_p2;
wire  signed [31:0] grp_fu_4100_p1;
wire  signed [31:0] grp_fu_4109_p1;
wire  signed [31:0] grp_fu_4118_p1;
wire  signed [31:0] grp_fu_4127_p1;
wire  signed [31:0] grp_fu_4136_p1;
wire  signed [31:0] grp_fu_4145_p1;
wire  signed [31:0] grp_fu_4154_p1;
wire  signed [31:0] grp_fu_4163_p1;
wire  signed [31:0] grp_fu_4172_p1;
wire  signed [31:0] grp_fu_4181_p1;
wire  signed [31:0] grp_fu_4190_p1;
wire  signed [31:0] grp_fu_4199_p1;
wire  signed [31:0] grp_fu_4208_p1;
wire  signed [31:0] grp_fu_4217_p1;
wire  signed [31:0] grp_fu_4226_p1;
wire  signed [31:0] grp_fu_4235_p1;
wire  signed [31:0] grp_fu_4244_p1;
wire  signed [31:0] grp_fu_4253_p1;
wire  signed [31:0] grp_fu_4262_p1;
wire  signed [31:0] grp_fu_4271_p1;
wire  signed [31:0] grp_fu_4280_p1;
wire  signed [31:0] grp_fu_4289_p1;
wire  signed [31:0] grp_fu_4298_p1;
wire  signed [31:0] grp_fu_4307_p1;
wire  signed [31:0] grp_fu_4316_p1;
wire  signed [31:0] grp_fu_4325_p1;
wire  signed [31:0] grp_fu_4334_p1;
wire  signed [31:0] grp_fu_4343_p1;
wire  signed [31:0] grp_fu_4352_p1;
wire  signed [31:0] grp_fu_4361_p1;
wire  signed [31:0] grp_fu_4370_p1;
wire  signed [31:0] grp_fu_4379_p1;
wire   [50:0] shl_ln1_fu_4385_p3;
wire   [50:0] add_ln1192_fu_4393_p2;
wire   [50:0] shl_ln728_1_fu_4409_p3;
wire   [50:0] add_ln1192_1_fu_4417_p2;
wire   [50:0] shl_ln728_2_fu_4433_p3;
wire   [50:0] add_ln1192_2_fu_4441_p2;
wire   [50:0] shl_ln728_3_fu_4457_p3;
wire   [50:0] add_ln1192_3_fu_4465_p2;
wire   [50:0] shl_ln728_4_fu_4481_p3;
wire   [50:0] add_ln1192_4_fu_4489_p2;
wire   [50:0] shl_ln728_5_fu_4505_p3;
wire   [50:0] add_ln1192_5_fu_4513_p2;
wire   [50:0] shl_ln728_6_fu_4529_p3;
wire   [50:0] add_ln1192_6_fu_4537_p2;
wire   [50:0] shl_ln728_7_fu_4553_p3;
wire   [50:0] add_ln1192_7_fu_4561_p2;
wire   [50:0] shl_ln728_8_fu_4577_p3;
wire   [50:0] add_ln1192_8_fu_4585_p2;
wire   [50:0] shl_ln728_9_fu_4601_p3;
wire   [50:0] add_ln1192_9_fu_4609_p2;
wire   [50:0] shl_ln728_s_fu_4625_p3;
wire   [50:0] add_ln1192_10_fu_4633_p2;
wire   [50:0] shl_ln728_10_fu_4649_p3;
wire   [50:0] add_ln1192_11_fu_4657_p2;
wire   [50:0] shl_ln728_11_fu_4673_p3;
wire   [50:0] add_ln1192_12_fu_4681_p2;
wire   [50:0] shl_ln728_12_fu_4697_p3;
wire   [50:0] add_ln1192_13_fu_4705_p2;
wire   [50:0] shl_ln728_13_fu_4721_p3;
wire   [50:0] add_ln1192_14_fu_4729_p2;
wire   [50:0] shl_ln728_14_fu_4745_p3;
wire   [50:0] add_ln1192_15_fu_4753_p2;
wire   [50:0] shl_ln728_15_fu_4769_p3;
wire   [50:0] add_ln1192_16_fu_4777_p2;
wire   [50:0] shl_ln728_16_fu_4793_p3;
wire   [50:0] add_ln1192_17_fu_4801_p2;
wire   [50:0] shl_ln728_17_fu_4817_p3;
wire   [50:0] add_ln1192_18_fu_4825_p2;
wire   [50:0] shl_ln728_18_fu_4841_p3;
wire   [50:0] add_ln1192_19_fu_4849_p2;
wire   [50:0] shl_ln728_19_fu_4865_p3;
wire   [50:0] add_ln1192_20_fu_4873_p2;
wire   [50:0] shl_ln728_20_fu_4889_p3;
wire   [50:0] add_ln1192_21_fu_4897_p2;
wire   [50:0] shl_ln728_21_fu_4913_p3;
wire   [50:0] add_ln1192_22_fu_4921_p2;
wire   [50:0] shl_ln728_22_fu_4937_p3;
wire   [50:0] add_ln1192_23_fu_4945_p2;
wire   [50:0] shl_ln728_23_fu_4961_p3;
wire   [50:0] add_ln1192_24_fu_4969_p2;
wire   [50:0] shl_ln728_24_fu_4985_p3;
wire   [50:0] add_ln1192_25_fu_4993_p2;
wire   [50:0] shl_ln728_25_fu_5009_p3;
wire   [50:0] add_ln1192_26_fu_5017_p2;
wire   [50:0] shl_ln728_26_fu_5033_p3;
wire   [50:0] add_ln1192_27_fu_5041_p2;
wire   [50:0] shl_ln728_27_fu_5057_p3;
wire   [50:0] add_ln1192_28_fu_5065_p2;
wire   [50:0] shl_ln728_28_fu_5081_p3;
wire   [50:0] add_ln1192_29_fu_5089_p2;
wire   [50:0] shl_ln728_29_fu_5105_p3;
wire   [50:0] add_ln1192_30_fu_5113_p2;
wire   [50:0] shl_ln728_30_fu_5129_p3;
wire   [50:0] add_ln1192_31_fu_5137_p2;
wire  signed [27:0] grp_fu_5153_p0;
wire  signed [27:0] grp_fu_5159_p0;
wire  signed [27:0] grp_fu_5165_p0;
wire  signed [27:0] grp_fu_5171_p0;
wire  signed [27:0] grp_fu_5177_p0;
wire  signed [27:0] grp_fu_5183_p0;
wire  signed [27:0] grp_fu_5189_p0;
wire  signed [27:0] grp_fu_5195_p0;
wire  signed [27:0] grp_fu_5201_p0;
wire  signed [27:0] grp_fu_5207_p0;
wire  signed [27:0] grp_fu_5213_p0;
wire  signed [27:0] grp_fu_5219_p0;
wire  signed [27:0] grp_fu_5225_p0;
wire  signed [27:0] grp_fu_5231_p0;
wire  signed [27:0] grp_fu_5237_p0;
wire  signed [27:0] grp_fu_5243_p0;
wire  signed [27:0] grp_fu_5249_p0;
wire  signed [27:0] grp_fu_5255_p0;
wire  signed [27:0] grp_fu_5261_p0;
wire  signed [27:0] grp_fu_5267_p0;
wire  signed [27:0] grp_fu_5273_p0;
wire  signed [27:0] grp_fu_5279_p0;
wire  signed [27:0] grp_fu_5285_p0;
wire  signed [27:0] grp_fu_5291_p0;
wire  signed [27:0] grp_fu_5297_p0;
wire  signed [27:0] grp_fu_5303_p0;
wire  signed [27:0] grp_fu_5309_p0;
wire  signed [27:0] grp_fu_5315_p0;
wire  signed [27:0] grp_fu_5321_p0;
wire  signed [27:0] grp_fu_5327_p0;
wire  signed [27:0] grp_fu_5333_p0;
wire  signed [27:0] grp_fu_5339_p0;
wire    ap_CS_fsm_state22;
reg   [8:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 9'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
end

SgdLR_compute_lut_V #(
    .DataWidth( 10 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
lut_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_V_address0),
    .ce0(lut_V_ce0),
    .q0(lut_V_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_0_address0),
    .ce0(gradient_V_0_ce0),
    .we0(gradient_V_0_we0),
    .d0(gradient_V_0_d0),
    .q0(gradient_V_0_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_1_address0),
    .ce0(gradient_V_1_ce0),
    .we0(gradient_V_1_we0),
    .d0(gradient_V_1_d0),
    .q0(gradient_V_1_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_2_address0),
    .ce0(gradient_V_2_ce0),
    .we0(gradient_V_2_we0),
    .d0(gradient_V_2_d0),
    .q0(gradient_V_2_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_3_address0),
    .ce0(gradient_V_3_ce0),
    .we0(gradient_V_3_we0),
    .d0(gradient_V_3_d0),
    .q0(gradient_V_3_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_4_address0),
    .ce0(gradient_V_4_ce0),
    .we0(gradient_V_4_we0),
    .d0(gradient_V_4_d0),
    .q0(gradient_V_4_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_5_address0),
    .ce0(gradient_V_5_ce0),
    .we0(gradient_V_5_we0),
    .d0(gradient_V_5_d0),
    .q0(gradient_V_5_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_6_address0),
    .ce0(gradient_V_6_ce0),
    .we0(gradient_V_6_we0),
    .d0(gradient_V_6_d0),
    .q0(gradient_V_6_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_7_address0),
    .ce0(gradient_V_7_ce0),
    .we0(gradient_V_7_we0),
    .d0(gradient_V_7_d0),
    .q0(gradient_V_7_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_8_address0),
    .ce0(gradient_V_8_ce0),
    .we0(gradient_V_8_we0),
    .d0(gradient_V_8_d0),
    .q0(gradient_V_8_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_9_address0),
    .ce0(gradient_V_9_ce0),
    .we0(gradient_V_9_we0),
    .d0(gradient_V_9_d0),
    .q0(gradient_V_9_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_10_address0),
    .ce0(gradient_V_10_ce0),
    .we0(gradient_V_10_we0),
    .d0(gradient_V_10_d0),
    .q0(gradient_V_10_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_11_address0),
    .ce0(gradient_V_11_ce0),
    .we0(gradient_V_11_we0),
    .d0(gradient_V_11_d0),
    .q0(gradient_V_11_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_12_address0),
    .ce0(gradient_V_12_ce0),
    .we0(gradient_V_12_we0),
    .d0(gradient_V_12_d0),
    .q0(gradient_V_12_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_13_address0),
    .ce0(gradient_V_13_ce0),
    .we0(gradient_V_13_we0),
    .d0(gradient_V_13_d0),
    .q0(gradient_V_13_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_14_address0),
    .ce0(gradient_V_14_ce0),
    .we0(gradient_V_14_we0),
    .d0(gradient_V_14_d0),
    .q0(gradient_V_14_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_15_address0),
    .ce0(gradient_V_15_ce0),
    .we0(gradient_V_15_we0),
    .d0(gradient_V_15_d0),
    .q0(gradient_V_15_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_16_address0),
    .ce0(gradient_V_16_ce0),
    .we0(gradient_V_16_we0),
    .d0(gradient_V_16_d0),
    .q0(gradient_V_16_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_17_address0),
    .ce0(gradient_V_17_ce0),
    .we0(gradient_V_17_we0),
    .d0(gradient_V_17_d0),
    .q0(gradient_V_17_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_18_address0),
    .ce0(gradient_V_18_ce0),
    .we0(gradient_V_18_we0),
    .d0(gradient_V_18_d0),
    .q0(gradient_V_18_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_19_address0),
    .ce0(gradient_V_19_ce0),
    .we0(gradient_V_19_we0),
    .d0(gradient_V_19_d0),
    .q0(gradient_V_19_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_20_address0),
    .ce0(gradient_V_20_ce0),
    .we0(gradient_V_20_we0),
    .d0(gradient_V_20_d0),
    .q0(gradient_V_20_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_21_address0),
    .ce0(gradient_V_21_ce0),
    .we0(gradient_V_21_we0),
    .d0(gradient_V_21_d0),
    .q0(gradient_V_21_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_22_address0),
    .ce0(gradient_V_22_ce0),
    .we0(gradient_V_22_we0),
    .d0(gradient_V_22_d0),
    .q0(gradient_V_22_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_23_address0),
    .ce0(gradient_V_23_ce0),
    .we0(gradient_V_23_we0),
    .d0(gradient_V_23_d0),
    .q0(gradient_V_23_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_24_address0),
    .ce0(gradient_V_24_ce0),
    .we0(gradient_V_24_we0),
    .d0(gradient_V_24_d0),
    .q0(gradient_V_24_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_25_address0),
    .ce0(gradient_V_25_ce0),
    .we0(gradient_V_25_we0),
    .d0(gradient_V_25_d0),
    .q0(gradient_V_25_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_26_address0),
    .ce0(gradient_V_26_ce0),
    .we0(gradient_V_26_we0),
    .d0(gradient_V_26_d0),
    .q0(gradient_V_26_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_27_address0),
    .ce0(gradient_V_27_ce0),
    .we0(gradient_V_27_we0),
    .d0(gradient_V_27_d0),
    .q0(gradient_V_27_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_28_address0),
    .ce0(gradient_V_28_ce0),
    .we0(gradient_V_28_we0),
    .d0(gradient_V_28_d0),
    .q0(gradient_V_28_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_29_address0),
    .ce0(gradient_V_29_ce0),
    .we0(gradient_V_29_we0),
    .d0(gradient_V_29_d0),
    .q0(gradient_V_29_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_30_address0),
    .ce0(gradient_V_30_ce0),
    .we0(gradient_V_30_we0),
    .d0(gradient_V_30_d0),
    .q0(gradient_V_30_q0)
);

SgdLR_compute_gradient_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
gradient_V_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_V_31_address0),
    .ce0(gradient_V_31_ce0),
    .we0(gradient_V_31_we0),
    .d0(gradient_V_31_d0),
    .q0(gradient_V_31_q0)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_2_load_reg_5639),
    .din1(training_instance_V_2_load_reg_5644),
    .ce(1'b1),
    .dout(grp_fu_2558_p2)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_3_load_reg_5649),
    .din1(training_instance_V_3_load_reg_5654),
    .ce(1'b1),
    .dout(grp_fu_2570_p2)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_6_load_reg_5679),
    .din1(training_instance_V_6_load_reg_5684),
    .ce(1'b1),
    .dout(grp_fu_2582_p2)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_7_load_reg_5689),
    .din1(training_instance_V_7_load_reg_5694),
    .ce(1'b1),
    .dout(grp_fu_2594_p2)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_8_load_reg_5699),
    .din1(training_instance_V_8_load_reg_5704),
    .ce(1'b1),
    .dout(grp_fu_2606_p2)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_9_load_reg_5709),
    .din1(training_instance_V_9_load_reg_5714),
    .ce(1'b1),
    .dout(grp_fu_2618_p2)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_10_load_reg_5719),
    .din1(training_instance_V_10_load_reg_5724),
    .ce(1'b1),
    .dout(grp_fu_2630_p2)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_11_load_reg_5729),
    .din1(training_instance_V_11_load_reg_5734),
    .ce(1'b1),
    .dout(grp_fu_2642_p2)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_12_load_reg_5739),
    .din1(training_instance_V_12_load_reg_5744),
    .ce(1'b1),
    .dout(grp_fu_2654_p2)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_13_load_reg_5749),
    .din1(training_instance_V_13_load_reg_5754),
    .ce(1'b1),
    .dout(grp_fu_2666_p2)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_14_load_reg_5759),
    .din1(training_instance_V_14_load_reg_5764),
    .ce(1'b1),
    .dout(grp_fu_2678_p2)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_15_load_reg_5769),
    .din1(training_instance_V_15_load_reg_5774),
    .ce(1'b1),
    .dout(grp_fu_2690_p2)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_18_load_reg_5799),
    .din1(training_instance_V_18_load_reg_5804),
    .ce(1'b1),
    .dout(grp_fu_2702_p2)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_19_load_reg_5809),
    .din1(training_instance_V_19_load_reg_5814),
    .ce(1'b1),
    .dout(grp_fu_2714_p2)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_22_load_reg_5839),
    .din1(training_instance_V_22_load_reg_5844),
    .ce(1'b1),
    .dout(grp_fu_2726_p2)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_23_load_reg_5849),
    .din1(training_instance_V_23_load_reg_5854),
    .ce(1'b1),
    .dout(grp_fu_2738_p2)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_24_load_reg_5859),
    .din1(training_instance_V_24_load_reg_5864),
    .ce(1'b1),
    .dout(grp_fu_2750_p2)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_25_load_reg_5869),
    .din1(training_instance_V_25_load_reg_5874),
    .ce(1'b1),
    .dout(grp_fu_2762_p2)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_26_load_reg_5879),
    .din1(training_instance_V_26_load_reg_5884),
    .ce(1'b1),
    .dout(grp_fu_2774_p2)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_27_load_reg_5889),
    .din1(training_instance_V_27_load_reg_5894),
    .ce(1'b1),
    .dout(grp_fu_2786_p2)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_28_load_reg_5899),
    .din1(training_instance_V_28_load_reg_5904),
    .ce(1'b1),
    .dout(grp_fu_2798_p2)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_29_load_reg_5909),
    .din1(training_instance_V_29_load_reg_5914),
    .ce(1'b1),
    .dout(grp_fu_2810_p2)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_30_load_reg_5919),
    .din1(training_instance_V_30_load_reg_5924),
    .ce(1'b1),
    .dout(grp_fu_2822_p2)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_31_load_reg_5929),
    .din1(training_instance_V_31_load_reg_5934),
    .ce(1'b1),
    .dout(grp_fu_2834_p2)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_0_load_reg_5939),
    .din1(training_instance_V_0_load_reg_5944),
    .ce(1'b1),
    .dout(grp_fu_2846_p2)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_1_load_reg_5949),
    .din1(training_instance_V_1_load_reg_5954),
    .ce(1'b1),
    .dout(grp_fu_2858_p2)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_4_load_reg_5979),
    .din1(training_instance_V_4_load_reg_5984),
    .ce(1'b1),
    .dout(grp_fu_2890_p2)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_5_load_reg_5989),
    .din1(training_instance_V_5_load_reg_5994),
    .ce(1'b1),
    .dout(grp_fu_2902_p2)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_16_load_reg_6099),
    .din1(training_instance_V_16_load_reg_6104),
    .ce(1'b1),
    .dout(grp_fu_3014_p2)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_17_load_reg_6109),
    .din1(training_instance_V_17_load_reg_6114),
    .ce(1'b1),
    .dout(grp_fu_3026_p2)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_20_load_reg_6139),
    .din1(training_instance_V_20_load_reg_6144),
    .ce(1'b1),
    .dout(grp_fu_3058_p2)
);

SgdLR_mul_32s_16s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_32s_16s_44_2_1_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_local_V_21_load_reg_6149),
    .din1(training_instance_V_21_load_reg_6154),
    .ce(1'b1),
    .dout(grp_fu_3070_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_0_load_reg_7150),
    .din1(grp_fu_4100_p1),
    .ce(1'b1),
    .dout(grp_fu_4100_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_1_load_reg_7155),
    .din1(grp_fu_4109_p1),
    .ce(1'b1),
    .dout(grp_fu_4109_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_2_load_reg_7160),
    .din1(grp_fu_4118_p1),
    .ce(1'b1),
    .dout(grp_fu_4118_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_3_load_reg_7165),
    .din1(grp_fu_4127_p1),
    .ce(1'b1),
    .dout(grp_fu_4127_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_4_load_reg_7170),
    .din1(grp_fu_4136_p1),
    .ce(1'b1),
    .dout(grp_fu_4136_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_5_load_reg_7175),
    .din1(grp_fu_4145_p1),
    .ce(1'b1),
    .dout(grp_fu_4145_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_6_load_reg_7180),
    .din1(grp_fu_4154_p1),
    .ce(1'b1),
    .dout(grp_fu_4154_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_7_load_reg_7185),
    .din1(grp_fu_4163_p1),
    .ce(1'b1),
    .dout(grp_fu_4163_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_8_load_reg_7190),
    .din1(grp_fu_4172_p1),
    .ce(1'b1),
    .dout(grp_fu_4172_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U88(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_9_load_reg_7195),
    .din1(grp_fu_4181_p1),
    .ce(1'b1),
    .dout(grp_fu_4181_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U89(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_10_load_reg_7200),
    .din1(grp_fu_4190_p1),
    .ce(1'b1),
    .dout(grp_fu_4190_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_11_load_reg_7205),
    .din1(grp_fu_4199_p1),
    .ce(1'b1),
    .dout(grp_fu_4199_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U91(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_12_load_reg_7210),
    .din1(grp_fu_4208_p1),
    .ce(1'b1),
    .dout(grp_fu_4208_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U92(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_13_load_reg_7215),
    .din1(grp_fu_4217_p1),
    .ce(1'b1),
    .dout(grp_fu_4217_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U93(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_14_load_reg_7220),
    .din1(grp_fu_4226_p1),
    .ce(1'b1),
    .dout(grp_fu_4226_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U94(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_15_load_reg_7225),
    .din1(grp_fu_4235_p1),
    .ce(1'b1),
    .dout(grp_fu_4235_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U95(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_16_load_reg_7230),
    .din1(grp_fu_4244_p1),
    .ce(1'b1),
    .dout(grp_fu_4244_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U96(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_17_load_reg_7235),
    .din1(grp_fu_4253_p1),
    .ce(1'b1),
    .dout(grp_fu_4253_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U97(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_18_load_reg_7240),
    .din1(grp_fu_4262_p1),
    .ce(1'b1),
    .dout(grp_fu_4262_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U98(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_19_load_reg_7245),
    .din1(grp_fu_4271_p1),
    .ce(1'b1),
    .dout(grp_fu_4271_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U99(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_20_load_reg_7250),
    .din1(grp_fu_4280_p1),
    .ce(1'b1),
    .dout(grp_fu_4280_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_21_load_reg_7255),
    .din1(grp_fu_4289_p1),
    .ce(1'b1),
    .dout(grp_fu_4289_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_22_load_reg_7260),
    .din1(grp_fu_4298_p1),
    .ce(1'b1),
    .dout(grp_fu_4298_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_23_load_reg_7265),
    .din1(grp_fu_4307_p1),
    .ce(1'b1),
    .dout(grp_fu_4307_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U103(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_24_load_reg_7270),
    .din1(grp_fu_4316_p1),
    .ce(1'b1),
    .dout(grp_fu_4316_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U104(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_25_load_reg_7275),
    .din1(grp_fu_4325_p1),
    .ce(1'b1),
    .dout(grp_fu_4325_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U105(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_26_load_reg_7280),
    .din1(grp_fu_4334_p1),
    .ce(1'b1),
    .dout(grp_fu_4334_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U106(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_27_load_reg_7285),
    .din1(grp_fu_4343_p1),
    .ce(1'b1),
    .dout(grp_fu_4343_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U107(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_28_load_reg_7290),
    .din1(grp_fu_4352_p1),
    .ce(1'b1),
    .dout(grp_fu_4352_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U108(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_29_load_reg_7295),
    .din1(grp_fu_4361_p1),
    .ce(1'b1),
    .dout(grp_fu_4361_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U109(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_30_load_reg_7300),
    .din1(grp_fu_4370_p1),
    .ce(1'b1),
    .dout(grp_fu_4370_p2)
);

SgdLR_mul_32s_32s_51_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 51 ))
mul_32s_32s_51_2_1_U110(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(gradient_V_31_load_reg_7305),
    .din1(grp_fu_4379_p1),
    .ce(1'b1),
    .dout(grp_fu_4379_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U111(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5153_p0),
    .din1(training_instance_V_0_q0),
    .ce(1'b1),
    .dout(grp_fu_5153_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U112(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5159_p0),
    .din1(training_instance_V_1_q0),
    .ce(1'b1),
    .dout(grp_fu_5159_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U113(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5165_p0),
    .din1(training_instance_V_2_q0),
    .ce(1'b1),
    .dout(grp_fu_5165_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U114(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5171_p0),
    .din1(training_instance_V_3_q0),
    .ce(1'b1),
    .dout(grp_fu_5171_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U115(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5177_p0),
    .din1(training_instance_V_4_q0),
    .ce(1'b1),
    .dout(grp_fu_5177_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U116(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5183_p0),
    .din1(training_instance_V_5_q0),
    .ce(1'b1),
    .dout(grp_fu_5183_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U117(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5189_p0),
    .din1(training_instance_V_6_q0),
    .ce(1'b1),
    .dout(grp_fu_5189_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U118(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5195_p0),
    .din1(training_instance_V_7_q0),
    .ce(1'b1),
    .dout(grp_fu_5195_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U119(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5201_p0),
    .din1(training_instance_V_8_q0),
    .ce(1'b1),
    .dout(grp_fu_5201_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U120(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5207_p0),
    .din1(training_instance_V_9_q0),
    .ce(1'b1),
    .dout(grp_fu_5207_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U121(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5213_p0),
    .din1(training_instance_V_10_q0),
    .ce(1'b1),
    .dout(grp_fu_5213_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U122(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5219_p0),
    .din1(training_instance_V_11_q0),
    .ce(1'b1),
    .dout(grp_fu_5219_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U123(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5225_p0),
    .din1(training_instance_V_12_q0),
    .ce(1'b1),
    .dout(grp_fu_5225_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U124(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5231_p0),
    .din1(training_instance_V_13_q0),
    .ce(1'b1),
    .dout(grp_fu_5231_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U125(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5237_p0),
    .din1(training_instance_V_14_q0),
    .ce(1'b1),
    .dout(grp_fu_5237_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U126(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5243_p0),
    .din1(training_instance_V_15_q0),
    .ce(1'b1),
    .dout(grp_fu_5243_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U127(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5249_p0),
    .din1(training_instance_V_16_q0),
    .ce(1'b1),
    .dout(grp_fu_5249_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U128(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5255_p0),
    .din1(training_instance_V_17_q0),
    .ce(1'b1),
    .dout(grp_fu_5255_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U129(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5261_p0),
    .din1(training_instance_V_18_q0),
    .ce(1'b1),
    .dout(grp_fu_5261_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U130(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5267_p0),
    .din1(training_instance_V_19_q0),
    .ce(1'b1),
    .dout(grp_fu_5267_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U131(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5273_p0),
    .din1(training_instance_V_20_q0),
    .ce(1'b1),
    .dout(grp_fu_5273_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U132(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5279_p0),
    .din1(training_instance_V_21_q0),
    .ce(1'b1),
    .dout(grp_fu_5279_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U133(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5285_p0),
    .din1(training_instance_V_22_q0),
    .ce(1'b1),
    .dout(grp_fu_5285_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U134(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5291_p0),
    .din1(training_instance_V_23_q0),
    .ce(1'b1),
    .dout(grp_fu_5291_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U135(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5297_p0),
    .din1(training_instance_V_24_q0),
    .ce(1'b1),
    .dout(grp_fu_5297_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U136(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5303_p0),
    .din1(training_instance_V_25_q0),
    .ce(1'b1),
    .dout(grp_fu_5303_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U137(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5309_p0),
    .din1(training_instance_V_26_q0),
    .ce(1'b1),
    .dout(grp_fu_5309_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U138(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5315_p0),
    .din1(training_instance_V_27_q0),
    .ce(1'b1),
    .dout(grp_fu_5315_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U139(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5321_p0),
    .din1(training_instance_V_28_q0),
    .ce(1'b1),
    .dout(grp_fu_5321_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U140(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5327_p0),
    .din1(training_instance_V_29_q0),
    .ce(1'b1),
    .dout(grp_fu_5327_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U141(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5333_p0),
    .din1(training_instance_V_30_q0),
    .ce(1'b1),
    .dout(grp_fu_5333_p2)
);

SgdLR_mul_mul_28s_16s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 44 ))
mul_mul_28s_16s_44_4_1_U142(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5339_p0),
    .din1(training_instance_V_31_q0),
    .ce(1'b1),
    .dout(grp_fu_5339_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state22)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state11) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state11)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state11);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_enable_reg_pp1_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state17) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state17)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state17);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_enable_reg_pp2_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln92_fu_3559_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        i_1_reg_2466 <= add_ln92_fu_3553_p2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        i_1_reg_2466 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        i_2_reg_2477 <= 6'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln111_fu_4055_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        i_2_reg_2477 <= add_ln111_fu_4049_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_fu_2494_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_2443 <= add_ln39_fu_2488_p2;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_2443 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_5355_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        result_V_reg_2454 <= add_ln703_31_fu_3404_p2;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        result_V_reg_2454 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_5355_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln703_13_reg_6509 <= add_ln703_13_fu_3292_p2;
        add_ln703_16_reg_6514 <= add_ln703_16_fu_3298_p2;
        add_ln703_19_reg_6519 <= add_ln703_19_fu_3302_p2;
        add_ln703_1_reg_6499 <= add_ln703_1_fu_3256_p2;
        add_ln703_28_reg_6524 <= add_ln703_28_fu_3334_p2;
        add_ln703_4_reg_6504 <= add_ln703_4_fu_3260_p2;
        trunc_ln2_reg_6459 <= {{grp_fu_2846_p2[43:12]}};
        trunc_ln708_15_reg_6479 <= {{grp_fu_3014_p2[43:12]}};
        trunc_ln708_16_reg_6484 <= {{grp_fu_3026_p2[43:12]}};
        trunc_ln708_19_reg_6489 <= {{grp_fu_3058_p2[43:12]}};
        trunc_ln708_1_reg_6464 <= {{grp_fu_2858_p2[43:12]}};
        trunc_ln708_20_reg_6494 <= {{grp_fu_3070_p2[43:12]}};
        trunc_ln708_4_reg_6469 <= {{grp_fu_2890_p2[43:12]}};
        trunc_ln708_5_reg_6474 <= {{grp_fu_2902_p2[43:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln111_reg_6950 == 1'd0))) begin
        gradient_V_0_load_reg_7150 <= gradient_V_0_q0;
        gradient_V_10_load_reg_7200 <= gradient_V_10_q0;
        gradient_V_11_load_reg_7205 <= gradient_V_11_q0;
        gradient_V_12_load_reg_7210 <= gradient_V_12_q0;
        gradient_V_13_load_reg_7215 <= gradient_V_13_q0;
        gradient_V_14_load_reg_7220 <= gradient_V_14_q0;
        gradient_V_15_load_reg_7225 <= gradient_V_15_q0;
        gradient_V_16_load_reg_7230 <= gradient_V_16_q0;
        gradient_V_17_load_reg_7235 <= gradient_V_17_q0;
        gradient_V_18_load_reg_7240 <= gradient_V_18_q0;
        gradient_V_19_load_reg_7245 <= gradient_V_19_q0;
        gradient_V_1_load_reg_7155 <= gradient_V_1_q0;
        gradient_V_20_load_reg_7250 <= gradient_V_20_q0;
        gradient_V_21_load_reg_7255 <= gradient_V_21_q0;
        gradient_V_22_load_reg_7260 <= gradient_V_22_q0;
        gradient_V_23_load_reg_7265 <= gradient_V_23_q0;
        gradient_V_24_load_reg_7270 <= gradient_V_24_q0;
        gradient_V_25_load_reg_7275 <= gradient_V_25_q0;
        gradient_V_26_load_reg_7280 <= gradient_V_26_q0;
        gradient_V_27_load_reg_7285 <= gradient_V_27_q0;
        gradient_V_28_load_reg_7290 <= gradient_V_28_q0;
        gradient_V_29_load_reg_7295 <= gradient_V_29_q0;
        gradient_V_2_load_reg_7160 <= gradient_V_2_q0;
        gradient_V_30_load_reg_7300 <= gradient_V_30_q0;
        gradient_V_31_load_reg_7305 <= gradient_V_31_q0;
        gradient_V_3_load_reg_7165 <= gradient_V_3_q0;
        gradient_V_4_load_reg_7170 <= gradient_V_4_q0;
        gradient_V_5_load_reg_7175 <= gradient_V_5_q0;
        gradient_V_6_load_reg_7180 <= gradient_V_6_q0;
        gradient_V_7_load_reg_7185 <= gradient_V_7_q0;
        gradient_V_8_load_reg_7190 <= gradient_V_8_q0;
        gradient_V_9_load_reg_7195 <= gradient_V_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln111_reg_6950 <= icmp_ln111_fu_4055_p2;
        icmp_ln111_reg_6950_pp2_iter1_reg <= icmp_ln111_reg_6950;
        zext_ln111_reg_6954_pp2_iter1_reg[5 : 0] <= zext_ln111_reg_6954[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        icmp_ln111_reg_6950_pp2_iter2_reg <= icmp_ln111_reg_6950_pp2_iter1_reg;
        icmp_ln111_reg_6950_pp2_iter3_reg <= icmp_ln111_reg_6950_pp2_iter2_reg;
        zext_ln111_reg_6954_pp2_iter2_reg[5 : 0] <= zext_ln111_reg_6954_pp2_iter1_reg[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln39_reg_5355 <= icmp_ln39_fu_2494_p2;
        icmp_ln39_reg_5355_pp0_iter1_reg <= icmp_ln39_reg_5355;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln39_reg_5355_pp0_iter2_reg <= icmp_ln39_reg_5355_pp0_iter1_reg;
        icmp_ln39_reg_5355_pp0_iter3_reg <= icmp_ln39_reg_5355_pp0_iter2_reg;
        icmp_ln39_reg_5355_pp0_iter4_reg <= icmp_ln39_reg_5355_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln92_reg_6585 <= icmp_ln92_fu_3559_p2;
        icmp_ln92_reg_6585_pp1_iter1_reg <= icmp_ln92_reg_6585;
        zext_ln92_reg_6589_pp1_iter1_reg[5 : 0] <= zext_ln92_reg_6589[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        icmp_ln92_reg_6585_pp1_iter2_reg <= icmp_ln92_reg_6585_pp1_iter1_reg;
        icmp_ln92_reg_6585_pp1_iter3_reg <= icmp_ln92_reg_6585_pp1_iter2_reg;
        zext_ln92_reg_6589_pp1_iter2_reg[5 : 0] <= zext_ln92_reg_6589_pp1_iter1_reg[5 : 0];
        zext_ln92_reg_6589_pp1_iter3_reg[5 : 0] <= zext_ln92_reg_6589_pp1_iter2_reg[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        index_V_1_reg_6534 <= index_V_1_fu_3458_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln111_reg_6950_pp2_iter2_reg == 1'd0))) begin
        mul_ln1118_32_reg_7470 <= grp_fu_4100_p2;
        mul_ln1118_33_reg_7481 <= grp_fu_4109_p2;
        mul_ln1118_34_reg_7492 <= grp_fu_4118_p2;
        mul_ln1118_35_reg_7503 <= grp_fu_4127_p2;
        mul_ln1118_36_reg_7514 <= grp_fu_4136_p2;
        mul_ln1118_37_reg_7525 <= grp_fu_4145_p2;
        mul_ln1118_38_reg_7536 <= grp_fu_4154_p2;
        mul_ln1118_39_reg_7547 <= grp_fu_4163_p2;
        mul_ln1118_40_reg_7558 <= grp_fu_4172_p2;
        mul_ln1118_41_reg_7569 <= grp_fu_4181_p2;
        mul_ln1118_42_reg_7580 <= grp_fu_4190_p2;
        mul_ln1118_43_reg_7591 <= grp_fu_4199_p2;
        mul_ln1118_44_reg_7602 <= grp_fu_4208_p2;
        mul_ln1118_45_reg_7613 <= grp_fu_4217_p2;
        mul_ln1118_46_reg_7624 <= grp_fu_4226_p2;
        mul_ln1118_47_reg_7635 <= grp_fu_4235_p2;
        mul_ln1118_48_reg_7646 <= grp_fu_4244_p2;
        mul_ln1118_49_reg_7657 <= grp_fu_4253_p2;
        mul_ln1118_50_reg_7668 <= grp_fu_4262_p2;
        mul_ln1118_51_reg_7679 <= grp_fu_4271_p2;
        mul_ln1118_52_reg_7690 <= grp_fu_4280_p2;
        mul_ln1118_53_reg_7701 <= grp_fu_4289_p2;
        mul_ln1118_54_reg_7712 <= grp_fu_4298_p2;
        mul_ln1118_55_reg_7723 <= grp_fu_4307_p2;
        mul_ln1118_56_reg_7734 <= grp_fu_4316_p2;
        mul_ln1118_57_reg_7745 <= grp_fu_4325_p2;
        mul_ln1118_58_reg_7756 <= grp_fu_4334_p2;
        mul_ln1118_59_reg_7767 <= grp_fu_4343_p2;
        mul_ln1118_60_reg_7778 <= grp_fu_4352_p2;
        mul_ln1118_61_reg_7789 <= grp_fu_4361_p2;
        mul_ln1118_62_reg_7800 <= grp_fu_4370_p2;
        mul_ln1118_63_reg_7811 <= grp_fu_4379_p2;
        theta_local_V_0_addr_1_reg_7475 <= zext_ln111_reg_6954_pp2_iter2_reg;
        theta_local_V_10_addr_1_reg_7585 <= zext_ln111_reg_6954_pp2_iter2_reg;
        theta_local_V_11_addr_1_reg_7596 <= zext_ln111_reg_6954_pp2_iter2_reg;
        theta_local_V_12_addr_1_reg_7607 <= zext_ln111_reg_6954_pp2_iter2_reg;
        theta_local_V_13_addr_1_reg_7618 <= zext_ln111_reg_6954_pp2_iter2_reg;
        theta_local_V_14_addr_1_reg_7629 <= zext_ln111_reg_6954_pp2_iter2_reg;
        theta_local_V_15_addr_1_reg_7640 <= zext_ln111_reg_6954_pp2_iter2_reg;
        theta_local_V_16_addr_1_reg_7651 <= zext_ln111_reg_6954_pp2_iter2_reg;
        theta_local_V_17_addr_1_reg_7662 <= zext_ln111_reg_6954_pp2_iter2_reg;
        theta_local_V_18_addr_1_reg_7673 <= zext_ln111_reg_6954_pp2_iter2_reg;
        theta_local_V_19_addr_1_reg_7684 <= zext_ln111_reg_6954_pp2_iter2_reg;
        theta_local_V_1_addr_1_reg_7486 <= zext_ln111_reg_6954_pp2_iter2_reg;
        theta_local_V_20_addr_1_reg_7695 <= zext_ln111_reg_6954_pp2_iter2_reg;
        theta_local_V_21_addr_1_reg_7706 <= zext_ln111_reg_6954_pp2_iter2_reg;
        theta_local_V_22_addr_1_reg_7717 <= zext_ln111_reg_6954_pp2_iter2_reg;
        theta_local_V_23_addr_1_reg_7728 <= zext_ln111_reg_6954_pp2_iter2_reg;
        theta_local_V_24_addr_1_reg_7739 <= zext_ln111_reg_6954_pp2_iter2_reg;
        theta_local_V_25_addr_1_reg_7750 <= zext_ln111_reg_6954_pp2_iter2_reg;
        theta_local_V_26_addr_1_reg_7761 <= zext_ln111_reg_6954_pp2_iter2_reg;
        theta_local_V_27_addr_1_reg_7772 <= zext_ln111_reg_6954_pp2_iter2_reg;
        theta_local_V_28_addr_1_reg_7783 <= zext_ln111_reg_6954_pp2_iter2_reg;
        theta_local_V_29_addr_1_reg_7794 <= zext_ln111_reg_6954_pp2_iter2_reg;
        theta_local_V_2_addr_1_reg_7497 <= zext_ln111_reg_6954_pp2_iter2_reg;
        theta_local_V_30_addr_1_reg_7805 <= zext_ln111_reg_6954_pp2_iter2_reg;
        theta_local_V_31_addr_1_reg_7816 <= zext_ln111_reg_6954_pp2_iter2_reg;
        theta_local_V_3_addr_1_reg_7508 <= zext_ln111_reg_6954_pp2_iter2_reg;
        theta_local_V_4_addr_1_reg_7519 <= zext_ln111_reg_6954_pp2_iter2_reg;
        theta_local_V_5_addr_1_reg_7530 <= zext_ln111_reg_6954_pp2_iter2_reg;
        theta_local_V_6_addr_1_reg_7541 <= zext_ln111_reg_6954_pp2_iter2_reg;
        theta_local_V_7_addr_1_reg_7552 <= zext_ln111_reg_6954_pp2_iter2_reg;
        theta_local_V_8_addr_1_reg_7563 <= zext_ln111_reg_6954_pp2_iter2_reg;
        theta_local_V_9_addr_1_reg_7574 <= zext_ln111_reg_6954_pp2_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sext_ln92_reg_6544[43 : 9] <= sext_ln92_fu_3549_p1[43 : 9];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln39_reg_5355_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        theta_local_V_0_load_reg_5939 <= theta_local_V_0_q0;
        theta_local_V_16_load_reg_6099 <= theta_local_V_16_q0;
        theta_local_V_17_load_reg_6109 <= theta_local_V_17_q0;
        theta_local_V_1_load_reg_5949 <= theta_local_V_1_q0;
        theta_local_V_20_load_reg_6139 <= theta_local_V_20_q0;
        theta_local_V_21_load_reg_6149 <= theta_local_V_21_q0;
        theta_local_V_4_load_reg_5979 <= theta_local_V_4_q0;
        theta_local_V_5_load_reg_5989 <= theta_local_V_5_q0;
        training_instance_V_0_load_reg_5944 <= training_instance_V_0_q0;
        training_instance_V_16_load_reg_6104 <= training_instance_V_16_q0;
        training_instance_V_17_load_reg_6114 <= training_instance_V_17_q0;
        training_instance_V_1_load_reg_5954 <= training_instance_V_1_q0;
        training_instance_V_20_load_reg_6144 <= training_instance_V_20_q0;
        training_instance_V_21_load_reg_6154 <= training_instance_V_21_q0;
        training_instance_V_4_load_reg_5984 <= training_instance_V_4_q0;
        training_instance_V_5_load_reg_5994 <= training_instance_V_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln39_reg_5355 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_10_load_reg_5719 <= theta_local_V_10_q0;
        theta_local_V_11_load_reg_5729 <= theta_local_V_11_q0;
        theta_local_V_12_load_reg_5739 <= theta_local_V_12_q0;
        theta_local_V_13_load_reg_5749 <= theta_local_V_13_q0;
        theta_local_V_14_load_reg_5759 <= theta_local_V_14_q0;
        theta_local_V_15_load_reg_5769 <= theta_local_V_15_q0;
        theta_local_V_18_load_reg_5799 <= theta_local_V_18_q0;
        theta_local_V_19_load_reg_5809 <= theta_local_V_19_q0;
        theta_local_V_22_load_reg_5839 <= theta_local_V_22_q0;
        theta_local_V_23_load_reg_5849 <= theta_local_V_23_q0;
        theta_local_V_24_load_reg_5859 <= theta_local_V_24_q0;
        theta_local_V_25_load_reg_5869 <= theta_local_V_25_q0;
        theta_local_V_26_load_reg_5879 <= theta_local_V_26_q0;
        theta_local_V_27_load_reg_5889 <= theta_local_V_27_q0;
        theta_local_V_28_load_reg_5899 <= theta_local_V_28_q0;
        theta_local_V_29_load_reg_5909 <= theta_local_V_29_q0;
        theta_local_V_2_load_reg_5639 <= theta_local_V_2_q0;
        theta_local_V_30_load_reg_5919 <= theta_local_V_30_q0;
        theta_local_V_31_load_reg_5929 <= theta_local_V_31_q0;
        theta_local_V_3_load_reg_5649 <= theta_local_V_3_q0;
        theta_local_V_6_load_reg_5679 <= theta_local_V_6_q0;
        theta_local_V_7_load_reg_5689 <= theta_local_V_7_q0;
        theta_local_V_8_load_reg_5699 <= theta_local_V_8_q0;
        theta_local_V_9_load_reg_5709 <= theta_local_V_9_q0;
        training_instance_V_10_load_reg_5724 <= training_instance_V_10_q0;
        training_instance_V_11_load_reg_5734 <= training_instance_V_11_q0;
        training_instance_V_12_load_reg_5744 <= training_instance_V_12_q0;
        training_instance_V_13_load_reg_5754 <= training_instance_V_13_q0;
        training_instance_V_14_load_reg_5764 <= training_instance_V_14_q0;
        training_instance_V_15_load_reg_5774 <= training_instance_V_15_q0;
        training_instance_V_18_load_reg_5804 <= training_instance_V_18_q0;
        training_instance_V_19_load_reg_5814 <= training_instance_V_19_q0;
        training_instance_V_22_load_reg_5844 <= training_instance_V_22_q0;
        training_instance_V_23_load_reg_5854 <= training_instance_V_23_q0;
        training_instance_V_24_load_reg_5864 <= training_instance_V_24_q0;
        training_instance_V_25_load_reg_5874 <= training_instance_V_25_q0;
        training_instance_V_26_load_reg_5884 <= training_instance_V_26_q0;
        training_instance_V_27_load_reg_5894 <= training_instance_V_27_q0;
        training_instance_V_28_load_reg_5904 <= training_instance_V_28_q0;
        training_instance_V_29_load_reg_5914 <= training_instance_V_29_q0;
        training_instance_V_2_load_reg_5644 <= training_instance_V_2_q0;
        training_instance_V_30_load_reg_5924 <= training_instance_V_30_q0;
        training_instance_V_31_load_reg_5934 <= training_instance_V_31_q0;
        training_instance_V_3_load_reg_5654 <= training_instance_V_3_q0;
        training_instance_V_6_load_reg_5684 <= training_instance_V_6_q0;
        training_instance_V_7_load_reg_5694 <= training_instance_V_7_q0;
        training_instance_V_8_load_reg_5704 <= training_instance_V_8_q0;
        training_instance_V_9_load_reg_5714 <= training_instance_V_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        training_label_read_reg_5345 <= training_label;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_5355_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln708_10_reg_6334 <= {{grp_fu_2642_p2[43:12]}};
        trunc_ln708_11_reg_6339 <= {{grp_fu_2654_p2[43:12]}};
        trunc_ln708_12_reg_6344 <= {{grp_fu_2666_p2[43:12]}};
        trunc_ln708_13_reg_6349 <= {{grp_fu_2678_p2[43:12]}};
        trunc_ln708_14_reg_6354 <= {{grp_fu_2690_p2[43:12]}};
        trunc_ln708_17_reg_6379 <= {{grp_fu_2702_p2[43:12]}};
        trunc_ln708_18_reg_6384 <= {{grp_fu_2714_p2[43:12]}};
        trunc_ln708_21_reg_6409 <= {{grp_fu_2726_p2[43:12]}};
        trunc_ln708_22_reg_6414 <= {{grp_fu_2738_p2[43:12]}};
        trunc_ln708_23_reg_6419 <= {{grp_fu_2750_p2[43:12]}};
        trunc_ln708_24_reg_6424 <= {{grp_fu_2762_p2[43:12]}};
        trunc_ln708_25_reg_6429 <= {{grp_fu_2774_p2[43:12]}};
        trunc_ln708_26_reg_6434 <= {{grp_fu_2786_p2[43:12]}};
        trunc_ln708_27_reg_6439 <= {{grp_fu_2798_p2[43:12]}};
        trunc_ln708_28_reg_6444 <= {{grp_fu_2810_p2[43:12]}};
        trunc_ln708_29_reg_6449 <= {{grp_fu_2822_p2[43:12]}};
        trunc_ln708_2_reg_6279 <= {{grp_fu_2558_p2[43:12]}};
        trunc_ln708_30_reg_6454 <= {{grp_fu_2834_p2[43:12]}};
        trunc_ln708_3_reg_6284 <= {{grp_fu_2570_p2[43:12]}};
        trunc_ln708_6_reg_6309 <= {{grp_fu_2582_p2[43:12]}};
        trunc_ln708_7_reg_6314 <= {{grp_fu_2594_p2[43:12]}};
        trunc_ln708_8_reg_6319 <= {{grp_fu_2606_p2[43:12]}};
        trunc_ln708_9_reg_6324 <= {{grp_fu_2618_p2[43:12]}};
        trunc_ln708_s_reg_6329 <= {{grp_fu_2630_p2[43:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln111_fu_4055_p2 == 1'd0))) begin
        zext_ln111_reg_6954[5 : 0] <= zext_ln111_fu_4061_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_fu_2494_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zext_ln39_reg_5359[5 : 0] <= zext_ln39_fu_2500_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln92_fu_3559_p2 == 1'd0))) begin
        zext_ln92_reg_6589[5 : 0] <= zext_ln92_fu_3565_p1[5 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln39_fu_2494_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln92_fu_3559_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state11 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state11 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln111_fu_4055_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state17 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state17 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_0_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_0_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_0_ce0 = 1'b1;
    end else begin
        gradient_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_0_we0 = 1'b1;
    end else begin
        gradient_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_10_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_10_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_10_ce0 = 1'b1;
    end else begin
        gradient_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_10_we0 = 1'b1;
    end else begin
        gradient_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_11_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_11_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_11_ce0 = 1'b1;
    end else begin
        gradient_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_11_we0 = 1'b1;
    end else begin
        gradient_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_12_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_12_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_12_ce0 = 1'b1;
    end else begin
        gradient_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_12_we0 = 1'b1;
    end else begin
        gradient_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_13_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_13_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_13_ce0 = 1'b1;
    end else begin
        gradient_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_13_we0 = 1'b1;
    end else begin
        gradient_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_14_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_14_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_14_ce0 = 1'b1;
    end else begin
        gradient_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_14_we0 = 1'b1;
    end else begin
        gradient_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_15_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_15_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_15_ce0 = 1'b1;
    end else begin
        gradient_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_15_we0 = 1'b1;
    end else begin
        gradient_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_16_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_16_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_16_ce0 = 1'b1;
    end else begin
        gradient_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_16_we0 = 1'b1;
    end else begin
        gradient_V_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_17_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_17_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_17_ce0 = 1'b1;
    end else begin
        gradient_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_17_we0 = 1'b1;
    end else begin
        gradient_V_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_18_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_18_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_18_ce0 = 1'b1;
    end else begin
        gradient_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_18_we0 = 1'b1;
    end else begin
        gradient_V_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_19_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_19_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_19_ce0 = 1'b1;
    end else begin
        gradient_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_19_we0 = 1'b1;
    end else begin
        gradient_V_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_1_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_1_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_1_ce0 = 1'b1;
    end else begin
        gradient_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_1_we0 = 1'b1;
    end else begin
        gradient_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_20_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_20_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_20_ce0 = 1'b1;
    end else begin
        gradient_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_20_we0 = 1'b1;
    end else begin
        gradient_V_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_21_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_21_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_21_ce0 = 1'b1;
    end else begin
        gradient_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_21_we0 = 1'b1;
    end else begin
        gradient_V_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_22_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_22_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_22_ce0 = 1'b1;
    end else begin
        gradient_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_22_we0 = 1'b1;
    end else begin
        gradient_V_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_23_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_23_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_23_ce0 = 1'b1;
    end else begin
        gradient_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_23_we0 = 1'b1;
    end else begin
        gradient_V_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_24_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_24_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_24_ce0 = 1'b1;
    end else begin
        gradient_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_24_we0 = 1'b1;
    end else begin
        gradient_V_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_25_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_25_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_25_ce0 = 1'b1;
    end else begin
        gradient_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_25_we0 = 1'b1;
    end else begin
        gradient_V_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_26_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_26_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_26_ce0 = 1'b1;
    end else begin
        gradient_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_26_we0 = 1'b1;
    end else begin
        gradient_V_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_27_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_27_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_27_ce0 = 1'b1;
    end else begin
        gradient_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_27_we0 = 1'b1;
    end else begin
        gradient_V_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_28_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_28_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_28_ce0 = 1'b1;
    end else begin
        gradient_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_28_we0 = 1'b1;
    end else begin
        gradient_V_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_29_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_29_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_29_ce0 = 1'b1;
    end else begin
        gradient_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_29_we0 = 1'b1;
    end else begin
        gradient_V_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_2_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_2_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_2_ce0 = 1'b1;
    end else begin
        gradient_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_2_we0 = 1'b1;
    end else begin
        gradient_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_30_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_30_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_30_ce0 = 1'b1;
    end else begin
        gradient_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_30_we0 = 1'b1;
    end else begin
        gradient_V_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_31_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_31_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_31_ce0 = 1'b1;
    end else begin
        gradient_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_31_we0 = 1'b1;
    end else begin
        gradient_V_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_3_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_3_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_3_ce0 = 1'b1;
    end else begin
        gradient_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_3_we0 = 1'b1;
    end else begin
        gradient_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_4_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_4_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_4_ce0 = 1'b1;
    end else begin
        gradient_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_4_we0 = 1'b1;
    end else begin
        gradient_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_5_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_5_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_5_ce0 = 1'b1;
    end else begin
        gradient_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_5_we0 = 1'b1;
    end else begin
        gradient_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_6_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_6_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_6_ce0 = 1'b1;
    end else begin
        gradient_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_6_we0 = 1'b1;
    end else begin
        gradient_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_7_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_7_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_7_ce0 = 1'b1;
    end else begin
        gradient_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_7_we0 = 1'b1;
    end else begin
        gradient_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_8_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_8_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_8_ce0 = 1'b1;
    end else begin
        gradient_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_8_we0 = 1'b1;
    end else begin
        gradient_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        gradient_V_9_address0 = zext_ln111_fu_4061_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        gradient_V_9_address0 = zext_ln92_reg_6589_pp1_iter3_reg;
    end else begin
        gradient_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        gradient_V_9_ce0 = 1'b1;
    end else begin
        gradient_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln92_reg_6585_pp1_iter3_reg == 1'd0))) begin
        gradient_V_9_we0 = 1'b1;
    end else begin
        gradient_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        lut_V_ce0 = 1'b1;
    end else begin
        lut_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_0_address0 = theta_local_V_0_addr_1_reg_7475;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_0_address0 = zext_ln39_reg_5359;
    end else begin
        theta_local_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_0_ce0 = 1'b1;
    end else begin
        theta_local_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_0_ce1 = 1'b1;
    end else begin
        theta_local_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_0_we0 = 1'b1;
    end else begin
        theta_local_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_10_address0 = theta_local_V_10_addr_1_reg_7585;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_10_address0 = zext_ln39_fu_2500_p1;
    end else begin
        theta_local_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_10_ce0 = 1'b1;
    end else begin
        theta_local_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_10_ce1 = 1'b1;
    end else begin
        theta_local_V_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_10_we0 = 1'b1;
    end else begin
        theta_local_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_11_address0 = theta_local_V_11_addr_1_reg_7596;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_11_address0 = zext_ln39_fu_2500_p1;
    end else begin
        theta_local_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_11_ce0 = 1'b1;
    end else begin
        theta_local_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_11_ce1 = 1'b1;
    end else begin
        theta_local_V_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_11_we0 = 1'b1;
    end else begin
        theta_local_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_12_address0 = theta_local_V_12_addr_1_reg_7607;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_12_address0 = zext_ln39_fu_2500_p1;
    end else begin
        theta_local_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_12_ce0 = 1'b1;
    end else begin
        theta_local_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_12_ce1 = 1'b1;
    end else begin
        theta_local_V_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_12_we0 = 1'b1;
    end else begin
        theta_local_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_13_address0 = theta_local_V_13_addr_1_reg_7618;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_13_address0 = zext_ln39_fu_2500_p1;
    end else begin
        theta_local_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_13_ce0 = 1'b1;
    end else begin
        theta_local_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_13_ce1 = 1'b1;
    end else begin
        theta_local_V_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_13_we0 = 1'b1;
    end else begin
        theta_local_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_14_address0 = theta_local_V_14_addr_1_reg_7629;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_14_address0 = zext_ln39_fu_2500_p1;
    end else begin
        theta_local_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_14_ce0 = 1'b1;
    end else begin
        theta_local_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_14_ce1 = 1'b1;
    end else begin
        theta_local_V_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_14_we0 = 1'b1;
    end else begin
        theta_local_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_15_address0 = theta_local_V_15_addr_1_reg_7640;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_15_address0 = zext_ln39_fu_2500_p1;
    end else begin
        theta_local_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_15_ce0 = 1'b1;
    end else begin
        theta_local_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_15_ce1 = 1'b1;
    end else begin
        theta_local_V_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_15_we0 = 1'b1;
    end else begin
        theta_local_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_16_address0 = theta_local_V_16_addr_1_reg_7651;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_16_address0 = zext_ln39_reg_5359;
    end else begin
        theta_local_V_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_16_ce0 = 1'b1;
    end else begin
        theta_local_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_16_ce1 = 1'b1;
    end else begin
        theta_local_V_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_16_we0 = 1'b1;
    end else begin
        theta_local_V_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_17_address0 = theta_local_V_17_addr_1_reg_7662;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_17_address0 = zext_ln39_reg_5359;
    end else begin
        theta_local_V_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_17_ce0 = 1'b1;
    end else begin
        theta_local_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_17_ce1 = 1'b1;
    end else begin
        theta_local_V_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_17_we0 = 1'b1;
    end else begin
        theta_local_V_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_18_address0 = theta_local_V_18_addr_1_reg_7673;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_18_address0 = zext_ln39_fu_2500_p1;
    end else begin
        theta_local_V_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_18_ce0 = 1'b1;
    end else begin
        theta_local_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_18_ce1 = 1'b1;
    end else begin
        theta_local_V_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_18_we0 = 1'b1;
    end else begin
        theta_local_V_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_19_address0 = theta_local_V_19_addr_1_reg_7684;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_19_address0 = zext_ln39_fu_2500_p1;
    end else begin
        theta_local_V_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_19_ce0 = 1'b1;
    end else begin
        theta_local_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_19_ce1 = 1'b1;
    end else begin
        theta_local_V_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_19_we0 = 1'b1;
    end else begin
        theta_local_V_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_1_address0 = theta_local_V_1_addr_1_reg_7486;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_1_address0 = zext_ln39_reg_5359;
    end else begin
        theta_local_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_1_ce0 = 1'b1;
    end else begin
        theta_local_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_1_ce1 = 1'b1;
    end else begin
        theta_local_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_1_we0 = 1'b1;
    end else begin
        theta_local_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_20_address0 = theta_local_V_20_addr_1_reg_7695;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_20_address0 = zext_ln39_reg_5359;
    end else begin
        theta_local_V_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_20_ce0 = 1'b1;
    end else begin
        theta_local_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_20_ce1 = 1'b1;
    end else begin
        theta_local_V_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_20_we0 = 1'b1;
    end else begin
        theta_local_V_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_21_address0 = theta_local_V_21_addr_1_reg_7706;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_21_address0 = zext_ln39_reg_5359;
    end else begin
        theta_local_V_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_21_ce0 = 1'b1;
    end else begin
        theta_local_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_21_ce1 = 1'b1;
    end else begin
        theta_local_V_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_21_we0 = 1'b1;
    end else begin
        theta_local_V_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_22_address0 = theta_local_V_22_addr_1_reg_7717;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_22_address0 = zext_ln39_fu_2500_p1;
    end else begin
        theta_local_V_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_22_ce0 = 1'b1;
    end else begin
        theta_local_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_22_ce1 = 1'b1;
    end else begin
        theta_local_V_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_22_we0 = 1'b1;
    end else begin
        theta_local_V_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_23_address0 = theta_local_V_23_addr_1_reg_7728;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_23_address0 = zext_ln39_fu_2500_p1;
    end else begin
        theta_local_V_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_23_ce0 = 1'b1;
    end else begin
        theta_local_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_23_ce1 = 1'b1;
    end else begin
        theta_local_V_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_23_we0 = 1'b1;
    end else begin
        theta_local_V_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_24_address0 = theta_local_V_24_addr_1_reg_7739;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_24_address0 = zext_ln39_fu_2500_p1;
    end else begin
        theta_local_V_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_24_ce0 = 1'b1;
    end else begin
        theta_local_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_24_ce1 = 1'b1;
    end else begin
        theta_local_V_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_24_we0 = 1'b1;
    end else begin
        theta_local_V_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_25_address0 = theta_local_V_25_addr_1_reg_7750;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_25_address0 = zext_ln39_fu_2500_p1;
    end else begin
        theta_local_V_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_25_ce0 = 1'b1;
    end else begin
        theta_local_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_25_ce1 = 1'b1;
    end else begin
        theta_local_V_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_25_we0 = 1'b1;
    end else begin
        theta_local_V_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_26_address0 = theta_local_V_26_addr_1_reg_7761;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_26_address0 = zext_ln39_fu_2500_p1;
    end else begin
        theta_local_V_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_26_ce0 = 1'b1;
    end else begin
        theta_local_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_26_ce1 = 1'b1;
    end else begin
        theta_local_V_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_26_we0 = 1'b1;
    end else begin
        theta_local_V_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_27_address0 = theta_local_V_27_addr_1_reg_7772;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_27_address0 = zext_ln39_fu_2500_p1;
    end else begin
        theta_local_V_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_27_ce0 = 1'b1;
    end else begin
        theta_local_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_27_ce1 = 1'b1;
    end else begin
        theta_local_V_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_27_we0 = 1'b1;
    end else begin
        theta_local_V_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_28_address0 = theta_local_V_28_addr_1_reg_7783;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_28_address0 = zext_ln39_fu_2500_p1;
    end else begin
        theta_local_V_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_28_ce0 = 1'b1;
    end else begin
        theta_local_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_28_ce1 = 1'b1;
    end else begin
        theta_local_V_28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_28_we0 = 1'b1;
    end else begin
        theta_local_V_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_29_address0 = theta_local_V_29_addr_1_reg_7794;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_29_address0 = zext_ln39_fu_2500_p1;
    end else begin
        theta_local_V_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_29_ce0 = 1'b1;
    end else begin
        theta_local_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_29_ce1 = 1'b1;
    end else begin
        theta_local_V_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_29_we0 = 1'b1;
    end else begin
        theta_local_V_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_2_address0 = theta_local_V_2_addr_1_reg_7497;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_2_address0 = zext_ln39_fu_2500_p1;
    end else begin
        theta_local_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_2_ce0 = 1'b1;
    end else begin
        theta_local_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_2_ce1 = 1'b1;
    end else begin
        theta_local_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_2_we0 = 1'b1;
    end else begin
        theta_local_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_30_address0 = theta_local_V_30_addr_1_reg_7805;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_30_address0 = zext_ln39_fu_2500_p1;
    end else begin
        theta_local_V_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_30_ce0 = 1'b1;
    end else begin
        theta_local_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_30_ce1 = 1'b1;
    end else begin
        theta_local_V_30_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_30_we0 = 1'b1;
    end else begin
        theta_local_V_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_31_address0 = theta_local_V_31_addr_1_reg_7816;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_31_address0 = zext_ln39_fu_2500_p1;
    end else begin
        theta_local_V_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_31_ce0 = 1'b1;
    end else begin
        theta_local_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_31_ce1 = 1'b1;
    end else begin
        theta_local_V_31_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_31_we0 = 1'b1;
    end else begin
        theta_local_V_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_3_address0 = theta_local_V_3_addr_1_reg_7508;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_3_address0 = zext_ln39_fu_2500_p1;
    end else begin
        theta_local_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_3_ce0 = 1'b1;
    end else begin
        theta_local_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_3_ce1 = 1'b1;
    end else begin
        theta_local_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_3_we0 = 1'b1;
    end else begin
        theta_local_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_4_address0 = theta_local_V_4_addr_1_reg_7519;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_4_address0 = zext_ln39_reg_5359;
    end else begin
        theta_local_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_4_ce0 = 1'b1;
    end else begin
        theta_local_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_4_ce1 = 1'b1;
    end else begin
        theta_local_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_4_we0 = 1'b1;
    end else begin
        theta_local_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_5_address0 = theta_local_V_5_addr_1_reg_7530;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_5_address0 = zext_ln39_reg_5359;
    end else begin
        theta_local_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_5_ce0 = 1'b1;
    end else begin
        theta_local_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_5_ce1 = 1'b1;
    end else begin
        theta_local_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_5_we0 = 1'b1;
    end else begin
        theta_local_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_6_address0 = theta_local_V_6_addr_1_reg_7541;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_6_address0 = zext_ln39_fu_2500_p1;
    end else begin
        theta_local_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_6_ce0 = 1'b1;
    end else begin
        theta_local_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_6_ce1 = 1'b1;
    end else begin
        theta_local_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_6_we0 = 1'b1;
    end else begin
        theta_local_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_7_address0 = theta_local_V_7_addr_1_reg_7552;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_7_address0 = zext_ln39_fu_2500_p1;
    end else begin
        theta_local_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_7_ce0 = 1'b1;
    end else begin
        theta_local_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_7_ce1 = 1'b1;
    end else begin
        theta_local_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_7_we0 = 1'b1;
    end else begin
        theta_local_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_8_address0 = theta_local_V_8_addr_1_reg_7563;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_8_address0 = zext_ln39_fu_2500_p1;
    end else begin
        theta_local_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_8_ce0 = 1'b1;
    end else begin
        theta_local_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_8_ce1 = 1'b1;
    end else begin
        theta_local_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_8_we0 = 1'b1;
    end else begin
        theta_local_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        theta_local_V_9_address0 = theta_local_V_9_addr_1_reg_7574;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        theta_local_V_9_address0 = zext_ln39_fu_2500_p1;
    end else begin
        theta_local_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        theta_local_V_9_ce0 = 1'b1;
    end else begin
        theta_local_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        theta_local_V_9_ce1 = 1'b1;
    end else begin
        theta_local_V_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln111_reg_6950_pp2_iter3_reg == 1'd0))) begin
        theta_local_V_9_we0 = 1'b1;
    end else begin
        theta_local_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_0_address0 = zext_ln92_fu_3565_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_0_address0 = zext_ln39_reg_5359;
    end else begin
        training_instance_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_0_ce0 = 1'b1;
    end else begin
        training_instance_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_10_address0 = zext_ln92_fu_3565_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_10_address0 = zext_ln39_fu_2500_p1;
    end else begin
        training_instance_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_10_ce0 = 1'b1;
    end else begin
        training_instance_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_11_address0 = zext_ln92_fu_3565_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_11_address0 = zext_ln39_fu_2500_p1;
    end else begin
        training_instance_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_11_ce0 = 1'b1;
    end else begin
        training_instance_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_12_address0 = zext_ln92_fu_3565_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_12_address0 = zext_ln39_fu_2500_p1;
    end else begin
        training_instance_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_12_ce0 = 1'b1;
    end else begin
        training_instance_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_13_address0 = zext_ln92_fu_3565_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_13_address0 = zext_ln39_fu_2500_p1;
    end else begin
        training_instance_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_13_ce0 = 1'b1;
    end else begin
        training_instance_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_14_address0 = zext_ln92_fu_3565_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_14_address0 = zext_ln39_fu_2500_p1;
    end else begin
        training_instance_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_14_ce0 = 1'b1;
    end else begin
        training_instance_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_15_address0 = zext_ln92_fu_3565_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_15_address0 = zext_ln39_fu_2500_p1;
    end else begin
        training_instance_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_15_ce0 = 1'b1;
    end else begin
        training_instance_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_16_address0 = zext_ln92_fu_3565_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_16_address0 = zext_ln39_reg_5359;
    end else begin
        training_instance_V_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_16_ce0 = 1'b1;
    end else begin
        training_instance_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_17_address0 = zext_ln92_fu_3565_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_17_address0 = zext_ln39_reg_5359;
    end else begin
        training_instance_V_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_17_ce0 = 1'b1;
    end else begin
        training_instance_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_18_address0 = zext_ln92_fu_3565_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_18_address0 = zext_ln39_fu_2500_p1;
    end else begin
        training_instance_V_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_18_ce0 = 1'b1;
    end else begin
        training_instance_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_19_address0 = zext_ln92_fu_3565_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_19_address0 = zext_ln39_fu_2500_p1;
    end else begin
        training_instance_V_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_19_ce0 = 1'b1;
    end else begin
        training_instance_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_1_address0 = zext_ln92_fu_3565_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_1_address0 = zext_ln39_reg_5359;
    end else begin
        training_instance_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_1_ce0 = 1'b1;
    end else begin
        training_instance_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_20_address0 = zext_ln92_fu_3565_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_20_address0 = zext_ln39_reg_5359;
    end else begin
        training_instance_V_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_20_ce0 = 1'b1;
    end else begin
        training_instance_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_21_address0 = zext_ln92_fu_3565_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_21_address0 = zext_ln39_reg_5359;
    end else begin
        training_instance_V_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_21_ce0 = 1'b1;
    end else begin
        training_instance_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_22_address0 = zext_ln92_fu_3565_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_22_address0 = zext_ln39_fu_2500_p1;
    end else begin
        training_instance_V_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_22_ce0 = 1'b1;
    end else begin
        training_instance_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_23_address0 = zext_ln92_fu_3565_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_23_address0 = zext_ln39_fu_2500_p1;
    end else begin
        training_instance_V_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_23_ce0 = 1'b1;
    end else begin
        training_instance_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_24_address0 = zext_ln92_fu_3565_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_24_address0 = zext_ln39_fu_2500_p1;
    end else begin
        training_instance_V_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_24_ce0 = 1'b1;
    end else begin
        training_instance_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_25_address0 = zext_ln92_fu_3565_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_25_address0 = zext_ln39_fu_2500_p1;
    end else begin
        training_instance_V_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_25_ce0 = 1'b1;
    end else begin
        training_instance_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_26_address0 = zext_ln92_fu_3565_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_26_address0 = zext_ln39_fu_2500_p1;
    end else begin
        training_instance_V_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_26_ce0 = 1'b1;
    end else begin
        training_instance_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_27_address0 = zext_ln92_fu_3565_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_27_address0 = zext_ln39_fu_2500_p1;
    end else begin
        training_instance_V_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_27_ce0 = 1'b1;
    end else begin
        training_instance_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_28_address0 = zext_ln92_fu_3565_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_28_address0 = zext_ln39_fu_2500_p1;
    end else begin
        training_instance_V_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_28_ce0 = 1'b1;
    end else begin
        training_instance_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_29_address0 = zext_ln92_fu_3565_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_29_address0 = zext_ln39_fu_2500_p1;
    end else begin
        training_instance_V_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_29_ce0 = 1'b1;
    end else begin
        training_instance_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_2_address0 = zext_ln92_fu_3565_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_2_address0 = zext_ln39_fu_2500_p1;
    end else begin
        training_instance_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_2_ce0 = 1'b1;
    end else begin
        training_instance_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_30_address0 = zext_ln92_fu_3565_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_30_address0 = zext_ln39_fu_2500_p1;
    end else begin
        training_instance_V_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_30_ce0 = 1'b1;
    end else begin
        training_instance_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_31_address0 = zext_ln92_fu_3565_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_31_address0 = zext_ln39_fu_2500_p1;
    end else begin
        training_instance_V_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_31_ce0 = 1'b1;
    end else begin
        training_instance_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_3_address0 = zext_ln92_fu_3565_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_3_address0 = zext_ln39_fu_2500_p1;
    end else begin
        training_instance_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_3_ce0 = 1'b1;
    end else begin
        training_instance_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_4_address0 = zext_ln92_fu_3565_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_4_address0 = zext_ln39_reg_5359;
    end else begin
        training_instance_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_4_ce0 = 1'b1;
    end else begin
        training_instance_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_5_address0 = zext_ln92_fu_3565_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_5_address0 = zext_ln39_reg_5359;
    end else begin
        training_instance_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_5_ce0 = 1'b1;
    end else begin
        training_instance_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_6_address0 = zext_ln92_fu_3565_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_6_address0 = zext_ln39_fu_2500_p1;
    end else begin
        training_instance_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_6_ce0 = 1'b1;
    end else begin
        training_instance_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_7_address0 = zext_ln92_fu_3565_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_7_address0 = zext_ln39_fu_2500_p1;
    end else begin
        training_instance_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_7_ce0 = 1'b1;
    end else begin
        training_instance_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_8_address0 = zext_ln92_fu_3565_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_8_address0 = zext_ln39_fu_2500_p1;
    end else begin
        training_instance_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_8_ce0 = 1'b1;
    end else begin
        training_instance_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        training_instance_V_9_address0 = zext_ln92_fu_3565_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        training_instance_V_9_address0 = zext_ln39_fu_2500_p1;
    end else begin
        training_instance_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        training_instance_V_9_ce0 = 1'b1;
    end else begin
        training_instance_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln39_fu_2494_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln39_fu_2494_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (icmp_ln92_fu_3559_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter4 == 1'b1) & (ap_enable_reg_pp1_iter3 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter4 == 1'b1) & (ap_enable_reg_pp1_iter3 == 1'b0)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (icmp_ln92_fu_3559_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (icmp_ln111_fu_4055_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter4 == 1'b1) & (ap_enable_reg_pp2_iter3 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter4 == 1'b1) & (ap_enable_reg_pp2_iter3 == 1'b0)) | ((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (icmp_ln111_fu_4055_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln111_fu_4049_p2 = (i_2_reg_2477 + 6'd1);

assign add_ln1192_10_fu_4633_p2 = (shl_ln728_s_fu_4625_p3 + mul_ln1118_42_reg_7580);

assign add_ln1192_11_fu_4657_p2 = (shl_ln728_10_fu_4649_p3 + mul_ln1118_43_reg_7591);

assign add_ln1192_12_fu_4681_p2 = (shl_ln728_11_fu_4673_p3 + mul_ln1118_44_reg_7602);

assign add_ln1192_13_fu_4705_p2 = (shl_ln728_12_fu_4697_p3 + mul_ln1118_45_reg_7613);

assign add_ln1192_14_fu_4729_p2 = (shl_ln728_13_fu_4721_p3 + mul_ln1118_46_reg_7624);

assign add_ln1192_15_fu_4753_p2 = (shl_ln728_14_fu_4745_p3 + mul_ln1118_47_reg_7635);

assign add_ln1192_16_fu_4777_p2 = (shl_ln728_15_fu_4769_p3 + mul_ln1118_48_reg_7646);

assign add_ln1192_17_fu_4801_p2 = (shl_ln728_16_fu_4793_p3 + mul_ln1118_49_reg_7657);

assign add_ln1192_18_fu_4825_p2 = (shl_ln728_17_fu_4817_p3 + mul_ln1118_50_reg_7668);

assign add_ln1192_19_fu_4849_p2 = (shl_ln728_18_fu_4841_p3 + mul_ln1118_51_reg_7679);

assign add_ln1192_1_fu_4417_p2 = (shl_ln728_1_fu_4409_p3 + mul_ln1118_33_reg_7481);

assign add_ln1192_20_fu_4873_p2 = (shl_ln728_19_fu_4865_p3 + mul_ln1118_52_reg_7690);

assign add_ln1192_21_fu_4897_p2 = (shl_ln728_20_fu_4889_p3 + mul_ln1118_53_reg_7701);

assign add_ln1192_22_fu_4921_p2 = (shl_ln728_21_fu_4913_p3 + mul_ln1118_54_reg_7712);

assign add_ln1192_23_fu_4945_p2 = (shl_ln728_22_fu_4937_p3 + mul_ln1118_55_reg_7723);

assign add_ln1192_24_fu_4969_p2 = (shl_ln728_23_fu_4961_p3 + mul_ln1118_56_reg_7734);

assign add_ln1192_25_fu_4993_p2 = (shl_ln728_24_fu_4985_p3 + mul_ln1118_57_reg_7745);

assign add_ln1192_26_fu_5017_p2 = (shl_ln728_25_fu_5009_p3 + mul_ln1118_58_reg_7756);

assign add_ln1192_27_fu_5041_p2 = (shl_ln728_26_fu_5033_p3 + mul_ln1118_59_reg_7767);

assign add_ln1192_28_fu_5065_p2 = (shl_ln728_27_fu_5057_p3 + mul_ln1118_60_reg_7778);

assign add_ln1192_29_fu_5089_p2 = (shl_ln728_28_fu_5081_p3 + mul_ln1118_61_reg_7789);

assign add_ln1192_2_fu_4441_p2 = (shl_ln728_2_fu_4433_p3 + mul_ln1118_34_reg_7492);

assign add_ln1192_30_fu_5113_p2 = (shl_ln728_29_fu_5105_p3 + mul_ln1118_62_reg_7800);

assign add_ln1192_31_fu_5137_p2 = (shl_ln728_30_fu_5129_p3 + mul_ln1118_63_reg_7811);

assign add_ln1192_3_fu_4465_p2 = (shl_ln728_3_fu_4457_p3 + mul_ln1118_35_reg_7503);

assign add_ln1192_4_fu_4489_p2 = (shl_ln728_4_fu_4481_p3 + mul_ln1118_36_reg_7514);

assign add_ln1192_5_fu_4513_p2 = (shl_ln728_5_fu_4505_p3 + mul_ln1118_37_reg_7525);

assign add_ln1192_6_fu_4537_p2 = (shl_ln728_6_fu_4529_p3 + mul_ln1118_38_reg_7536);

assign add_ln1192_7_fu_4561_p2 = (shl_ln728_7_fu_4553_p3 + mul_ln1118_39_reg_7547);

assign add_ln1192_8_fu_4585_p2 = (shl_ln728_8_fu_4577_p3 + mul_ln1118_40_reg_7558);

assign add_ln1192_9_fu_4609_p2 = (shl_ln728_9_fu_4601_p3 + mul_ln1118_41_reg_7569);

assign add_ln1192_fu_4393_p2 = (shl_ln1_fu_4385_p3 + mul_ln1118_32_reg_7470);

assign add_ln39_fu_2488_p2 = (i_reg_2443 + 6'd1);

assign add_ln703_10_fu_3278_p2 = (trunc_ln708_11_reg_6339 + trunc_ln708_12_reg_6344);

assign add_ln703_11_fu_3282_p2 = (trunc_ln708_13_reg_6349 + trunc_ln708_14_reg_6354);

assign add_ln703_12_fu_3286_p2 = (add_ln703_11_fu_3282_p2 + add_ln703_10_fu_3278_p2);

assign add_ln703_13_fu_3292_p2 = (add_ln703_12_fu_3286_p2 + add_ln703_9_fu_3272_p2);

assign add_ln703_14_fu_3364_p2 = (add_ln703_13_reg_6509 + add_ln703_6_fu_3358_p2);

assign add_ln703_15_fu_3369_p2 = (trunc_ln708_15_reg_6479 + trunc_ln708_16_reg_6484);

assign add_ln703_16_fu_3298_p2 = (trunc_ln708_17_reg_6379 + trunc_ln708_18_reg_6384);

assign add_ln703_17_fu_3373_p2 = (add_ln703_16_reg_6514 + add_ln703_15_fu_3369_p2);

assign add_ln703_18_fu_3378_p2 = (trunc_ln708_19_reg_6489 + trunc_ln708_20_reg_6494);

assign add_ln703_19_fu_3302_p2 = (trunc_ln708_21_reg_6409 + trunc_ln708_22_reg_6414);

assign add_ln703_1_fu_3256_p2 = (trunc_ln708_2_reg_6279 + trunc_ln708_3_reg_6284);

assign add_ln703_20_fu_3382_p2 = (add_ln703_19_reg_6519 + add_ln703_18_fu_3378_p2);

assign add_ln703_21_fu_3387_p2 = (add_ln703_20_fu_3382_p2 + add_ln703_17_fu_3373_p2);

assign add_ln703_22_fu_3306_p2 = (trunc_ln708_23_reg_6419 + trunc_ln708_24_reg_6424);

assign add_ln703_23_fu_3310_p2 = (trunc_ln708_25_reg_6429 + trunc_ln708_26_reg_6434);

assign add_ln703_24_fu_3314_p2 = (add_ln703_23_fu_3310_p2 + add_ln703_22_fu_3306_p2);

assign add_ln703_25_fu_3320_p2 = (trunc_ln708_27_reg_6439 + trunc_ln708_28_reg_6444);

assign add_ln703_26_fu_3324_p2 = (trunc_ln708_29_reg_6449 + trunc_ln708_30_reg_6454);

assign add_ln703_27_fu_3328_p2 = (add_ln703_26_fu_3324_p2 + add_ln703_25_fu_3320_p2);

assign add_ln703_28_fu_3334_p2 = (add_ln703_27_fu_3328_p2 + add_ln703_24_fu_3314_p2);

assign add_ln703_29_fu_3393_p2 = (add_ln703_28_reg_6524 + add_ln703_21_fu_3387_p2);

assign add_ln703_2_fu_3344_p2 = (add_ln703_1_reg_6499 + add_ln703_fu_3340_p2);

assign add_ln703_30_fu_3398_p2 = (add_ln703_29_fu_3393_p2 + add_ln703_14_fu_3364_p2);

assign add_ln703_31_fu_3404_p2 = (result_V_reg_2454 + add_ln703_30_fu_3398_p2);

assign add_ln703_3_fu_3349_p2 = (trunc_ln708_4_reg_6469 + trunc_ln708_5_reg_6474);

assign add_ln703_4_fu_3260_p2 = (trunc_ln708_6_reg_6309 + trunc_ln708_7_reg_6314);

assign add_ln703_5_fu_3353_p2 = (add_ln703_4_reg_6504 + add_ln703_3_fu_3349_p2);

assign add_ln703_6_fu_3358_p2 = (add_ln703_5_fu_3353_p2 + add_ln703_2_fu_3344_p2);

assign add_ln703_7_fu_3264_p2 = (trunc_ln708_8_reg_6319 + trunc_ln708_9_reg_6324);

assign add_ln703_8_fu_3268_p2 = (trunc_ln708_s_reg_6329 + trunc_ln708_10_reg_6334);

assign add_ln703_9_fu_3272_p2 = (add_ln703_8_fu_3268_p2 + add_ln703_7_fu_3264_p2);

assign add_ln703_fu_3340_p2 = (trunc_ln2_reg_6459 + trunc_ln708_1_reg_6464);

assign add_ln92_fu_3553_p2 = (i_1_reg_2466 + 6'd1);

assign and_ln1495_fu_3500_p2 = (xor_ln1494_fu_3494_p2 & icmp_ln1495_fu_3476_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_block_state11_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp2_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign gradient_V_0_d0 = {{grp_fu_5153_p2[43:12]}};

assign gradient_V_10_d0 = {{grp_fu_5213_p2[43:12]}};

assign gradient_V_11_d0 = {{grp_fu_5219_p2[43:12]}};

assign gradient_V_12_d0 = {{grp_fu_5225_p2[43:12]}};

assign gradient_V_13_d0 = {{grp_fu_5231_p2[43:12]}};

assign gradient_V_14_d0 = {{grp_fu_5237_p2[43:12]}};

assign gradient_V_15_d0 = {{grp_fu_5243_p2[43:12]}};

assign gradient_V_16_d0 = {{grp_fu_5249_p2[43:12]}};

assign gradient_V_17_d0 = {{grp_fu_5255_p2[43:12]}};

assign gradient_V_18_d0 = {{grp_fu_5261_p2[43:12]}};

assign gradient_V_19_d0 = {{grp_fu_5267_p2[43:12]}};

assign gradient_V_1_d0 = {{grp_fu_5159_p2[43:12]}};

assign gradient_V_20_d0 = {{grp_fu_5273_p2[43:12]}};

assign gradient_V_21_d0 = {{grp_fu_5279_p2[43:12]}};

assign gradient_V_22_d0 = {{grp_fu_5285_p2[43:12]}};

assign gradient_V_23_d0 = {{grp_fu_5291_p2[43:12]}};

assign gradient_V_24_d0 = {{grp_fu_5297_p2[43:12]}};

assign gradient_V_25_d0 = {{grp_fu_5303_p2[43:12]}};

assign gradient_V_26_d0 = {{grp_fu_5309_p2[43:12]}};

assign gradient_V_27_d0 = {{grp_fu_5315_p2[43:12]}};

assign gradient_V_28_d0 = {{grp_fu_5321_p2[43:12]}};

assign gradient_V_29_d0 = {{grp_fu_5327_p2[43:12]}};

assign gradient_V_2_d0 = {{grp_fu_5165_p2[43:12]}};

assign gradient_V_30_d0 = {{grp_fu_5333_p2[43:12]}};

assign gradient_V_31_d0 = {{grp_fu_5339_p2[43:12]}};

assign gradient_V_3_d0 = {{grp_fu_5171_p2[43:12]}};

assign gradient_V_4_d0 = {{grp_fu_5177_p2[43:12]}};

assign gradient_V_5_d0 = {{grp_fu_5183_p2[43:12]}};

assign gradient_V_6_d0 = {{grp_fu_5189_p2[43:12]}};

assign gradient_V_7_d0 = {{grp_fu_5195_p2[43:12]}};

assign gradient_V_8_d0 = {{grp_fu_5201_p2[43:12]}};

assign gradient_V_9_d0 = {{grp_fu_5207_p2[43:12]}};

assign grp_fu_4100_p1 = 51'd2251798421176320;

assign grp_fu_4109_p1 = 51'd2251798421176320;

assign grp_fu_4118_p1 = 51'd2251798421176320;

assign grp_fu_4127_p1 = 51'd2251798421176320;

assign grp_fu_4136_p1 = 51'd2251798421176320;

assign grp_fu_4145_p1 = 51'd2251798421176320;

assign grp_fu_4154_p1 = 51'd2251798421176320;

assign grp_fu_4163_p1 = 51'd2251798421176320;

assign grp_fu_4172_p1 = 51'd2251798421176320;

assign grp_fu_4181_p1 = 51'd2251798421176320;

assign grp_fu_4190_p1 = 51'd2251798421176320;

assign grp_fu_4199_p1 = 51'd2251798421176320;

assign grp_fu_4208_p1 = 51'd2251798421176320;

assign grp_fu_4217_p1 = 51'd2251798421176320;

assign grp_fu_4226_p1 = 51'd2251798421176320;

assign grp_fu_4235_p1 = 51'd2251798421176320;

assign grp_fu_4244_p1 = 51'd2251798421176320;

assign grp_fu_4253_p1 = 51'd2251798421176320;

assign grp_fu_4262_p1 = 51'd2251798421176320;

assign grp_fu_4271_p1 = 51'd2251798421176320;

assign grp_fu_4280_p1 = 51'd2251798421176320;

assign grp_fu_4289_p1 = 51'd2251798421176320;

assign grp_fu_4298_p1 = 51'd2251798421176320;

assign grp_fu_4307_p1 = 51'd2251798421176320;

assign grp_fu_4316_p1 = 51'd2251798421176320;

assign grp_fu_4325_p1 = 51'd2251798421176320;

assign grp_fu_4334_p1 = 51'd2251798421176320;

assign grp_fu_4343_p1 = 51'd2251798421176320;

assign grp_fu_4352_p1 = 51'd2251798421176320;

assign grp_fu_4361_p1 = 51'd2251798421176320;

assign grp_fu_4370_p1 = 51'd2251798421176320;

assign grp_fu_4379_p1 = 51'd2251798421176320;

assign grp_fu_5153_p0 = sext_ln92_reg_6544;

assign grp_fu_5159_p0 = sext_ln92_reg_6544;

assign grp_fu_5165_p0 = sext_ln92_reg_6544;

assign grp_fu_5171_p0 = sext_ln92_reg_6544;

assign grp_fu_5177_p0 = sext_ln92_reg_6544;

assign grp_fu_5183_p0 = sext_ln92_reg_6544;

assign grp_fu_5189_p0 = sext_ln92_reg_6544;

assign grp_fu_5195_p0 = sext_ln92_reg_6544;

assign grp_fu_5201_p0 = sext_ln92_reg_6544;

assign grp_fu_5207_p0 = sext_ln92_reg_6544;

assign grp_fu_5213_p0 = sext_ln92_reg_6544;

assign grp_fu_5219_p0 = sext_ln92_reg_6544;

assign grp_fu_5225_p0 = sext_ln92_reg_6544;

assign grp_fu_5231_p0 = sext_ln92_reg_6544;

assign grp_fu_5237_p0 = sext_ln92_reg_6544;

assign grp_fu_5243_p0 = sext_ln92_reg_6544;

assign grp_fu_5249_p0 = sext_ln92_reg_6544;

assign grp_fu_5255_p0 = sext_ln92_reg_6544;

assign grp_fu_5261_p0 = sext_ln92_reg_6544;

assign grp_fu_5267_p0 = sext_ln92_reg_6544;

assign grp_fu_5273_p0 = sext_ln92_reg_6544;

assign grp_fu_5279_p0 = sext_ln92_reg_6544;

assign grp_fu_5285_p0 = sext_ln92_reg_6544;

assign grp_fu_5291_p0 = sext_ln92_reg_6544;

assign grp_fu_5297_p0 = sext_ln92_reg_6544;

assign grp_fu_5303_p0 = sext_ln92_reg_6544;

assign grp_fu_5309_p0 = sext_ln92_reg_6544;

assign grp_fu_5315_p0 = sext_ln92_reg_6544;

assign grp_fu_5321_p0 = sext_ln92_reg_6544;

assign grp_fu_5327_p0 = sext_ln92_reg_6544;

assign grp_fu_5333_p0 = sext_ln92_reg_6544;

assign grp_fu_5339_p0 = sext_ln92_reg_6544;

assign icmp_ln111_fu_4055_p2 = ((i_2_reg_2477 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_3470_p2 = (($signed(result_V_reg_2454) > $signed(32'd2097152)) ? 1'b1 : 1'b0);

assign icmp_ln1495_fu_3476_p2 = (($signed(result_V_reg_2454) < $signed(32'd4292870144)) ? 1'b1 : 1'b0);

assign icmp_ln39_fu_2494_p2 = ((i_reg_2443 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_3559_p2 = ((i_1_reg_2466 == 6'd32) ? 1'b1 : 1'b0);

assign in_V_1_fu_3436_p2 = (22'd0 - in_V_fu_3420_p3);

assign in_V_fu_3420_p3 = {{trunc_ln1_fu_3410_p4}, {11'd0}};

assign index_V_1_fu_3458_p3 = ((tmp_fu_3428_p3[0:0] == 1'b1) ? index_V_fu_3452_p2 : trunc_ln1_fu_3410_p4);

assign index_V_fu_3452_p2 = (11'd0 - trunc_ln_fu_3442_p4);

assign lut_V_address0 = zext_ln534_fu_3466_p1;

assign or_ln1495_fu_3514_p2 = (icmp_ln1494_fu_3470_p2 | and_ln1495_fu_3500_p2);

assign prob_V_1_fu_3520_p3 = ((or_ln1495_fu_3514_p2[0:0] == 1'b1) ? select_ln1495_fu_3506_p3 : zext_ln149_fu_3490_p1);

assign prob_V_fu_3482_p3 = {{lut_V_q0}, {9'd0}};

assign scale_V_fu_3543_p2 = (zext_ln149_1_fu_3528_p1 - zext_ln703_fu_3539_p1);

assign select_ln1495_fu_3506_p3 = ((and_ln1495_fu_3500_p2[0:0] == 1'b1) ? 20'd0 : 20'd524288);

assign sext_ln92_fu_3549_p1 = $signed(scale_V_fu_3543_p2);

assign shl_ln1_fu_4385_p3 = {{theta_local_V_0_q1}, {19'd0}};

assign shl_ln728_10_fu_4649_p3 = {{theta_local_V_11_q1}, {19'd0}};

assign shl_ln728_11_fu_4673_p3 = {{theta_local_V_12_q1}, {19'd0}};

assign shl_ln728_12_fu_4697_p3 = {{theta_local_V_13_q1}, {19'd0}};

assign shl_ln728_13_fu_4721_p3 = {{theta_local_V_14_q1}, {19'd0}};

assign shl_ln728_14_fu_4745_p3 = {{theta_local_V_15_q1}, {19'd0}};

assign shl_ln728_15_fu_4769_p3 = {{theta_local_V_16_q1}, {19'd0}};

assign shl_ln728_16_fu_4793_p3 = {{theta_local_V_17_q1}, {19'd0}};

assign shl_ln728_17_fu_4817_p3 = {{theta_local_V_18_q1}, {19'd0}};

assign shl_ln728_18_fu_4841_p3 = {{theta_local_V_19_q1}, {19'd0}};

assign shl_ln728_19_fu_4865_p3 = {{theta_local_V_20_q1}, {19'd0}};

assign shl_ln728_1_fu_4409_p3 = {{theta_local_V_1_q1}, {19'd0}};

assign shl_ln728_20_fu_4889_p3 = {{theta_local_V_21_q1}, {19'd0}};

assign shl_ln728_21_fu_4913_p3 = {{theta_local_V_22_q1}, {19'd0}};

assign shl_ln728_22_fu_4937_p3 = {{theta_local_V_23_q1}, {19'd0}};

assign shl_ln728_23_fu_4961_p3 = {{theta_local_V_24_q1}, {19'd0}};

assign shl_ln728_24_fu_4985_p3 = {{theta_local_V_25_q1}, {19'd0}};

assign shl_ln728_25_fu_5009_p3 = {{theta_local_V_26_q1}, {19'd0}};

assign shl_ln728_26_fu_5033_p3 = {{theta_local_V_27_q1}, {19'd0}};

assign shl_ln728_27_fu_5057_p3 = {{theta_local_V_28_q1}, {19'd0}};

assign shl_ln728_28_fu_5081_p3 = {{theta_local_V_29_q1}, {19'd0}};

assign shl_ln728_29_fu_5105_p3 = {{theta_local_V_30_q1}, {19'd0}};

assign shl_ln728_2_fu_4433_p3 = {{theta_local_V_2_q1}, {19'd0}};

assign shl_ln728_30_fu_5129_p3 = {{theta_local_V_31_q1}, {19'd0}};

assign shl_ln728_3_fu_4457_p3 = {{theta_local_V_3_q1}, {19'd0}};

assign shl_ln728_4_fu_4481_p3 = {{theta_local_V_4_q1}, {19'd0}};

assign shl_ln728_5_fu_4505_p3 = {{theta_local_V_5_q1}, {19'd0}};

assign shl_ln728_6_fu_4529_p3 = {{theta_local_V_6_q1}, {19'd0}};

assign shl_ln728_7_fu_4553_p3 = {{theta_local_V_7_q1}, {19'd0}};

assign shl_ln728_8_fu_4577_p3 = {{theta_local_V_8_q1}, {19'd0}};

assign shl_ln728_9_fu_4601_p3 = {{theta_local_V_9_q1}, {19'd0}};

assign shl_ln728_s_fu_4625_p3 = {{theta_local_V_10_q1}, {19'd0}};

assign shl_ln_fu_3532_p3 = {{training_label_read_reg_5345}, {19'd0}};

assign theta_local_V_0_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_0_d0 = {{add_ln1192_fu_4393_p2[50:19]}};

assign theta_local_V_10_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_10_d0 = {{add_ln1192_10_fu_4633_p2[50:19]}};

assign theta_local_V_11_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_11_d0 = {{add_ln1192_11_fu_4657_p2[50:19]}};

assign theta_local_V_12_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_12_d0 = {{add_ln1192_12_fu_4681_p2[50:19]}};

assign theta_local_V_13_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_13_d0 = {{add_ln1192_13_fu_4705_p2[50:19]}};

assign theta_local_V_14_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_14_d0 = {{add_ln1192_14_fu_4729_p2[50:19]}};

assign theta_local_V_15_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_15_d0 = {{add_ln1192_15_fu_4753_p2[50:19]}};

assign theta_local_V_16_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_16_d0 = {{add_ln1192_16_fu_4777_p2[50:19]}};

assign theta_local_V_17_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_17_d0 = {{add_ln1192_17_fu_4801_p2[50:19]}};

assign theta_local_V_18_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_18_d0 = {{add_ln1192_18_fu_4825_p2[50:19]}};

assign theta_local_V_19_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_19_d0 = {{add_ln1192_19_fu_4849_p2[50:19]}};

assign theta_local_V_1_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_1_d0 = {{add_ln1192_1_fu_4417_p2[50:19]}};

assign theta_local_V_20_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_20_d0 = {{add_ln1192_20_fu_4873_p2[50:19]}};

assign theta_local_V_21_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_21_d0 = {{add_ln1192_21_fu_4897_p2[50:19]}};

assign theta_local_V_22_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_22_d0 = {{add_ln1192_22_fu_4921_p2[50:19]}};

assign theta_local_V_23_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_23_d0 = {{add_ln1192_23_fu_4945_p2[50:19]}};

assign theta_local_V_24_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_24_d0 = {{add_ln1192_24_fu_4969_p2[50:19]}};

assign theta_local_V_25_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_25_d0 = {{add_ln1192_25_fu_4993_p2[50:19]}};

assign theta_local_V_26_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_26_d0 = {{add_ln1192_26_fu_5017_p2[50:19]}};

assign theta_local_V_27_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_27_d0 = {{add_ln1192_27_fu_5041_p2[50:19]}};

assign theta_local_V_28_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_28_d0 = {{add_ln1192_28_fu_5065_p2[50:19]}};

assign theta_local_V_29_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_29_d0 = {{add_ln1192_29_fu_5089_p2[50:19]}};

assign theta_local_V_2_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_2_d0 = {{add_ln1192_2_fu_4441_p2[50:19]}};

assign theta_local_V_30_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_30_d0 = {{add_ln1192_30_fu_5113_p2[50:19]}};

assign theta_local_V_31_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_31_d0 = {{add_ln1192_31_fu_5137_p2[50:19]}};

assign theta_local_V_3_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_3_d0 = {{add_ln1192_3_fu_4465_p2[50:19]}};

assign theta_local_V_4_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_4_d0 = {{add_ln1192_4_fu_4489_p2[50:19]}};

assign theta_local_V_5_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_5_d0 = {{add_ln1192_5_fu_4513_p2[50:19]}};

assign theta_local_V_6_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_6_d0 = {{add_ln1192_6_fu_4537_p2[50:19]}};

assign theta_local_V_7_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_7_d0 = {{add_ln1192_7_fu_4561_p2[50:19]}};

assign theta_local_V_8_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_8_d0 = {{add_ln1192_8_fu_4585_p2[50:19]}};

assign theta_local_V_9_address1 = zext_ln111_reg_6954_pp2_iter2_reg;

assign theta_local_V_9_d0 = {{add_ln1192_9_fu_4609_p2[50:19]}};

assign tmp_fu_3428_p3 = result_V_reg_2454[32'd22];

assign trunc_ln1_fu_3410_p4 = {{result_V_reg_2454[21:11]}};

assign trunc_ln_fu_3442_p4 = {{in_V_1_fu_3436_p2[21:11]}};

assign xor_ln1494_fu_3494_p2 = (icmp_ln1494_fu_3470_p2 ^ 1'd1);

assign zext_ln111_fu_4061_p1 = i_2_reg_2477;

assign zext_ln149_1_fu_3528_p1 = prob_V_1_fu_3520_p3;

assign zext_ln149_fu_3490_p1 = prob_V_fu_3482_p3;

assign zext_ln39_fu_2500_p1 = i_reg_2443;

assign zext_ln534_fu_3466_p1 = index_V_1_reg_6534;

assign zext_ln703_fu_3539_p1 = shl_ln_fu_3532_p3;

assign zext_ln92_fu_3565_p1 = i_1_reg_2466;

always @ (posedge ap_clk) begin
    zext_ln39_reg_5359[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    sext_ln92_reg_6544[8:0] <= 9'b000000000;
    zext_ln92_reg_6589[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln92_reg_6589_pp1_iter1_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln92_reg_6589_pp1_iter2_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln92_reg_6589_pp1_iter3_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln111_reg_6954[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln111_reg_6954_pp2_iter1_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln111_reg_6954_pp2_iter2_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //SgdLR_compute
