$date
  Sat Apr 21 17:15:19 2018
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 2 ! din[1:0] $end
$var reg 2 " dout[1:0] $end
$var reg 1 # clock $end
$scope module r1 $end
$var reg 2 $ din[1:0] $end
$var reg 2 % dout[1:0] $end
$var reg 1 & clock $end
$upscope $end
$enddefinitions $end
#0
b00 !
b00 "
0#
b00 $
b00 %
0&
#1000000
1#
1&
#2000000
b10 !
0#
b10 $
0&
#3000000
b10 "
1#
b10 %
1&
#4000000
b00 !
0#
b00 $
0&
#5000000
b01 !
b01 "
1#
b01 $
b01 %
1&
#6000000
b00 !
0#
b00 $
0&
#7000000
b00 "
1#
b00 %
1&
#8000000
