

================================================================
== Vivado HLS Report for 'matrixmul_1D_rev2'
================================================================
* Date:           Fri Jun  3 14:46:41 2022

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        HW2_2_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  34499|  34499|  34499|  34499|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+-------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- memset_A       |  16383|  16383|         1|          -|          -|  16384|    no    |
        |- memset_B       |  16383|  16383|         1|          -|          -|  16384|    no    |
        |- Loop 3         |     24|     24|         8|          -|          -|      3|    no    |
        | + Loop 3.1      |      6|      6|         2|          -|          -|      3|    no    |
        |- Loop 4         |     24|     24|         8|          -|          -|      3|    no    |
        | + Loop 4.1      |      6|      6|         2|          -|          -|      3|    no    |
        |- Loop 5         |   1680|   1680|       210|          -|          -|      8|    no    |
        | + Loop 5.1      |    208|    208|        26|          -|          -|      8|    no    |
        |  ++ Loop 5.1.1  |     24|     24|         3|          -|          -|      8|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    223|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |       16|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    239|
|Register         |        -|      -|     123|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       16|      1|     123|    462|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixmul_1D_rev2bkb_U1  |matrixmul_1D_rev2bkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-------+---------------------+---------+---+----+-------+-----+------+-------------+
    | Memory|        Module       | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------+---------------------+---------+---+----+-------+-----+------+-------------+
    |A_U    |matrixmul_1D_rev2_A  |        8|  0|   0|  16384|    8|     1|       131072|
    |B_U    |matrixmul_1D_rev2_A  |        8|  0|   0|  16384|    8|     1|       131072|
    +-------+---------------------+---------+---+----+-------+-----+------+-------------+
    |Total  |                     |       16|  0|   0|  32768|   16|     2|       262144|
    +-------+---------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_320_p2         |     +    |      0|  0|  10|           2|           1|
    |i_2_fu_359_p2         |     +    |      0|  0|  10|           2|           1|
    |i_3_fu_428_p2         |     +    |      0|  0|  13|           4|           1|
    |indvarinc1_fu_297_p2  |     +    |      0|  0|  19|          14|           1|
    |indvarinc_fu_280_p2   |     +    |      0|  0|  19|          14|           1|
    |j_1_fu_332_p2         |     +    |      0|  0|  10|           2|           1|
    |j_2_fu_379_p2         |     +    |      0|  0|  10|           2|           1|
    |j_3_fu_440_p2         |     +    |      0|  0|  13|           4|           1|
    |k_1_fu_452_p2         |     +    |      0|  0|  13|           4|           1|
    |tmp_9_fu_397_p2       |     +    |      0|  0|  15|           9|           9|
    |exitcond3_fu_373_p2   |   icmp   |      0|  0|   8|           2|           2|
    |exitcond4_fu_353_p2   |   icmp   |      0|  0|   8|           2|           2|
    |exitcond5_fu_326_p2   |   icmp   |      0|  0|   8|           2|           2|
    |exitcond6_fu_314_p2   |   icmp   |      0|  0|   8|           2|           2|
    |exitcond7_fu_446_p2   |   icmp   |      0|  0|  11|           4|           5|
    |exitcond9_fu_434_p2   |   icmp   |      0|  0|  11|           4|           5|
    |exitcond_fu_422_p2    |   icmp   |      0|  0|  11|           4|           5|
    |tmp_1_fu_291_p2       |   icmp   |      0|  0|  13|          14|           2|
    |tmp_3_fu_308_p2       |   icmp   |      0|  0|  13|          14|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 223|         105|          45|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |A_address0        |  21|          4|   14|         56|
    |A_d0              |  15|          3|    8|         24|
    |B_address0        |  21|          4|   14|         56|
    |B_d0              |  15|          3|    8|         24|
    |Input_r_address0  |  15|          3|   15|         45|
    |ap_NS_fsm         |  62|         15|    1|         15|
    |i1_reg_209        |   9|          2|    2|          4|
    |i6_reg_233        |   9|          2|    4|          8|
    |i_reg_186         |   9|          2|    2|          4|
    |invdar1_reg_175   |   9|          2|   14|         28|
    |invdar_reg_164    |   9|          2|   14|         28|
    |j2_reg_221        |   9|          2|    2|          4|
    |j7_reg_245        |   9|          2|    4|          8|
    |j_reg_198         |   9|          2|    2|          4|
    |k_reg_269         |   9|          2|    4|          8|
    |sum_reg_257       |   9|          2|   19|         38|
    +------------------+----+-----------+-----+-----------+
    |Total             | 239|         52|  127|        354|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |A_load_reg_636   |   8|   0|    8|          0|
    |B_load_reg_641   |   8|   0|    8|          0|
    |ap_CS_fsm        |  14|   0|   14|          0|
    |i1_reg_209       |   2|   0|    2|          0|
    |i6_reg_233       |   4|   0|    4|          0|
    |i_1_reg_553      |   2|   0|    2|          0|
    |i_2_reg_579      |   2|   0|    2|          0|
    |i_3_reg_605      |   4|   0|    4|          0|
    |i_reg_186        |   2|   0|    2|          0|
    |invdar1_reg_175  |  14|   0|   14|          0|
    |invdar_reg_164   |  14|   0|   14|          0|
    |j2_reg_221       |   2|   0|    2|          0|
    |j7_reg_245       |   4|   0|    4|          0|
    |j_1_reg_561      |   2|   0|    2|          0|
    |j_2_reg_592      |   2|   0|    2|          0|
    |j_3_reg_613      |   4|   0|    4|          0|
    |j_reg_198        |   2|   0|    2|          0|
    |k_1_reg_621      |   4|   0|    4|          0|
    |k_reg_269        |   4|   0|    4|          0|
    |sum_reg_257      |  19|   0|   19|          0|
    |tmp_5_reg_584    |   2|   0|    9|          7|
    |tmp_8_reg_566    |   4|   0|   64|         60|
    +-----------------+----+----+-----+-----------+
    |Total            | 123|   0|  190|         67|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------+-----+-----+------------+-------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | matrixmul_1D_rev2 | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | matrixmul_1D_rev2 | return value |
|ap_start          |  in |    1| ap_ctrl_hs | matrixmul_1D_rev2 | return value |
|ap_done           | out |    1| ap_ctrl_hs | matrixmul_1D_rev2 | return value |
|ap_idle           | out |    1| ap_ctrl_hs | matrixmul_1D_rev2 | return value |
|ap_ready          | out |    1| ap_ctrl_hs | matrixmul_1D_rev2 | return value |
|Input_r_address0  | out |   15|  ap_memory |      Input_r      |     array    |
|Input_r_ce0       | out |    1|  ap_memory |      Input_r      |     array    |
|Input_r_q0        |  in |    8|  ap_memory |      Input_r      |     array    |
|AB_address0       | out |   14|  ap_memory |         AB        |     array    |
|AB_ce0            | out |    1|  ap_memory |         AB        |     array    |
|AB_we0            | out |    1|  ap_memory |         AB        |     array    |
|AB_d0             | out |   32|  ap_memory |         AB        |     array    |
+------------------+-----+-----+------------+-------------------+--------------+

