<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-pse-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-pse-defs.h</h1><a href="cvmx-pse-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2012  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-pse-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon pse.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_PSE_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_PSE_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_DQ_ECC_CTL0 CVMX_PSE_DQ_ECC_CTL0_FUNC()</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_DQ_ECC_CTL0_FUNC(<span class="keywordtype">void</span>)
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_DQ_ECC_CTL0 not supported on this chip\n&quot;</span>);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000000100ull);
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-pse-defs_8h.html#a6e55c29b507a84c697696c7fee7c076a">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_DQ_ECC_CTL0 (CVMX_ADD_IO_SEG(0x0001540000000100ull))</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_DQ_ECC_DBE_STS0 CVMX_PSE_DQ_ECC_DBE_STS0_FUNC()</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_DQ_ECC_DBE_STS0_FUNC(<span class="keywordtype">void</span>)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_DQ_ECC_DBE_STS0 not supported on this chip\n&quot;</span>);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000000118ull);
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-pse-defs_8h.html#adbf1656151e7a1b794b65c7fca19c0b5">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_DQ_ECC_DBE_STS0 (CVMX_ADD_IO_SEG(0x0001540000000118ull))</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_DQ_ECC_DBE_STS_CMB0 CVMX_PSE_DQ_ECC_DBE_STS_CMB0_FUNC()</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_DQ_ECC_DBE_STS_CMB0_FUNC(<span class="keywordtype">void</span>)
<a name="l00080"></a>00080 {
<a name="l00081"></a>00081     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_DQ_ECC_DBE_STS_CMB0 not supported on this chip\n&quot;</span>);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000000120ull);
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-pse-defs_8h.html#ac8297b3c7bee8df555356aa5430194a6">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_DQ_ECC_DBE_STS_CMB0 (CVMX_ADD_IO_SEG(0x0001540000000120ull))</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_DQ_ECC_SBE_STS0 CVMX_PSE_DQ_ECC_SBE_STS0_FUNC()</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_DQ_ECC_SBE_STS0_FUNC(<span class="keywordtype">void</span>)
<a name="l00091"></a>00091 {
<a name="l00092"></a>00092     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_DQ_ECC_SBE_STS0 not supported on this chip\n&quot;</span>);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000000108ull);
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-pse-defs_8h.html#a3b0b8348f2210913a2b845f9b3e91841">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_DQ_ECC_SBE_STS0 (CVMX_ADD_IO_SEG(0x0001540000000108ull))</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_DQ_ECC_SBE_STS_CMB0 CVMX_PSE_DQ_ECC_SBE_STS_CMB0_FUNC()</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_DQ_ECC_SBE_STS_CMB0_FUNC(<span class="keywordtype">void</span>)
<a name="l00102"></a>00102 {
<a name="l00103"></a>00103     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_DQ_ECC_SBE_STS_CMB0 not supported on this chip\n&quot;</span>);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000000110ull);
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-pse-defs_8h.html#a8b1371c03641cd941e700e2d2b147dfd">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_DQ_ECC_SBE_STS_CMB0 (CVMX_ADD_IO_SEG(0x0001540000000110ull))</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_PQ_ECC_CTL0 CVMX_PSE_PQ_ECC_CTL0_FUNC()</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_PQ_ECC_CTL0_FUNC(<span class="keywordtype">void</span>)
<a name="l00113"></a>00113 {
<a name="l00114"></a>00114     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_PQ_ECC_CTL0 not supported on this chip\n&quot;</span>);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000300100ull);
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-pse-defs_8h.html#ad8c36d4cd6250889d5e59c7a1ac3e4be">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_PQ_ECC_CTL0 (CVMX_ADD_IO_SEG(0x0001540000300100ull))</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_PQ_ECC_DBE_STS0 CVMX_PSE_PQ_ECC_DBE_STS0_FUNC()</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_PQ_ECC_DBE_STS0_FUNC(<span class="keywordtype">void</span>)
<a name="l00124"></a>00124 {
<a name="l00125"></a>00125     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00126"></a>00126         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_PQ_ECC_DBE_STS0 not supported on this chip\n&quot;</span>);
<a name="l00127"></a>00127     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000300118ull);
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 <span class="preprocessor">#else</span>
<a name="l00130"></a><a class="code" href="cvmx-pse-defs_8h.html#aba007fa6755b6fc1f19ebdb5b88cfb12">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_PQ_ECC_DBE_STS0 (CVMX_ADD_IO_SEG(0x0001540000300118ull))</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_PQ_ECC_DBE_STS_CMB0 CVMX_PSE_PQ_ECC_DBE_STS_CMB0_FUNC()</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_PQ_ECC_DBE_STS_CMB0_FUNC(<span class="keywordtype">void</span>)
<a name="l00135"></a>00135 {
<a name="l00136"></a>00136     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00137"></a>00137         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_PQ_ECC_DBE_STS_CMB0 not supported on this chip\n&quot;</span>);
<a name="l00138"></a>00138     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000300120ull);
<a name="l00139"></a>00139 }
<a name="l00140"></a>00140 <span class="preprocessor">#else</span>
<a name="l00141"></a><a class="code" href="cvmx-pse-defs_8h.html#a70a22d874ea5e5fd3d32369a84fc9bba">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_PQ_ECC_DBE_STS_CMB0 (CVMX_ADD_IO_SEG(0x0001540000300120ull))</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_PQ_ECC_SBE_STS0 CVMX_PSE_PQ_ECC_SBE_STS0_FUNC()</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_PQ_ECC_SBE_STS0_FUNC(<span class="keywordtype">void</span>)
<a name="l00146"></a>00146 {
<a name="l00147"></a>00147     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00148"></a>00148         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_PQ_ECC_SBE_STS0 not supported on this chip\n&quot;</span>);
<a name="l00149"></a>00149     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000300108ull);
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 <span class="preprocessor">#else</span>
<a name="l00152"></a><a class="code" href="cvmx-pse-defs_8h.html#acfd5ce8a2e6fa993db524e074cd71c59">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_PQ_ECC_SBE_STS0 (CVMX_ADD_IO_SEG(0x0001540000300108ull))</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_PQ_ECC_SBE_STS_CMB0 CVMX_PSE_PQ_ECC_SBE_STS_CMB0_FUNC()</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_PQ_ECC_SBE_STS_CMB0_FUNC(<span class="keywordtype">void</span>)
<a name="l00157"></a>00157 {
<a name="l00158"></a>00158     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00159"></a>00159         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_PQ_ECC_SBE_STS_CMB0 not supported on this chip\n&quot;</span>);
<a name="l00160"></a>00160     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000300110ull);
<a name="l00161"></a>00161 }
<a name="l00162"></a>00162 <span class="preprocessor">#else</span>
<a name="l00163"></a><a class="code" href="cvmx-pse-defs_8h.html#acc3cfc069c60033a3559b91ae296be60">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_PQ_ECC_SBE_STS_CMB0 (CVMX_ADD_IO_SEG(0x0001540000300110ull))</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ1_ECC_CTL0 CVMX_PSE_SQ1_ECC_CTL0_FUNC()</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_SQ1_ECC_CTL0_FUNC(<span class="keywordtype">void</span>)
<a name="l00168"></a>00168 {
<a name="l00169"></a>00169     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00170"></a>00170         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_SQ1_ECC_CTL0 not supported on this chip\n&quot;</span>);
<a name="l00171"></a>00171     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000080100ull);
<a name="l00172"></a>00172 }
<a name="l00173"></a>00173 <span class="preprocessor">#else</span>
<a name="l00174"></a><a class="code" href="cvmx-pse-defs_8h.html#a05d33763cfe583e9b8c9d54469ca861b">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ1_ECC_CTL0 (CVMX_ADD_IO_SEG(0x0001540000080100ull))</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ1_ECC_DBE_STS0 CVMX_PSE_SQ1_ECC_DBE_STS0_FUNC()</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_SQ1_ECC_DBE_STS0_FUNC(<span class="keywordtype">void</span>)
<a name="l00179"></a>00179 {
<a name="l00180"></a>00180     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00181"></a>00181         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_SQ1_ECC_DBE_STS0 not supported on this chip\n&quot;</span>);
<a name="l00182"></a>00182     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000080118ull);
<a name="l00183"></a>00183 }
<a name="l00184"></a>00184 <span class="preprocessor">#else</span>
<a name="l00185"></a><a class="code" href="cvmx-pse-defs_8h.html#af6fbc66e4c8cf92009759d49149f1c5f">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ1_ECC_DBE_STS0 (CVMX_ADD_IO_SEG(0x0001540000080118ull))</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ1_ECC_DBE_STS_CMB0 CVMX_PSE_SQ1_ECC_DBE_STS_CMB0_FUNC()</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_SQ1_ECC_DBE_STS_CMB0_FUNC(<span class="keywordtype">void</span>)
<a name="l00190"></a>00190 {
<a name="l00191"></a>00191     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00192"></a>00192         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_SQ1_ECC_DBE_STS_CMB0 not supported on this chip\n&quot;</span>);
<a name="l00193"></a>00193     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000080120ull);
<a name="l00194"></a>00194 }
<a name="l00195"></a>00195 <span class="preprocessor">#else</span>
<a name="l00196"></a><a class="code" href="cvmx-pse-defs_8h.html#a1d81641752a06cf21832db23b099b331">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ1_ECC_DBE_STS_CMB0 (CVMX_ADD_IO_SEG(0x0001540000080120ull))</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ1_ECC_SBE_STS0 CVMX_PSE_SQ1_ECC_SBE_STS0_FUNC()</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_SQ1_ECC_SBE_STS0_FUNC(<span class="keywordtype">void</span>)
<a name="l00201"></a>00201 {
<a name="l00202"></a>00202     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00203"></a>00203         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_SQ1_ECC_SBE_STS0 not supported on this chip\n&quot;</span>);
<a name="l00204"></a>00204     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000080108ull);
<a name="l00205"></a>00205 }
<a name="l00206"></a>00206 <span class="preprocessor">#else</span>
<a name="l00207"></a><a class="code" href="cvmx-pse-defs_8h.html#adb38613e7a69e740963e90ef332b16af">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ1_ECC_SBE_STS0 (CVMX_ADD_IO_SEG(0x0001540000080108ull))</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ1_ECC_SBE_STS_CMB0 CVMX_PSE_SQ1_ECC_SBE_STS_CMB0_FUNC()</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_SQ1_ECC_SBE_STS_CMB0_FUNC(<span class="keywordtype">void</span>)
<a name="l00212"></a>00212 {
<a name="l00213"></a>00213     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00214"></a>00214         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_SQ1_ECC_SBE_STS_CMB0 not supported on this chip\n&quot;</span>);
<a name="l00215"></a>00215     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000080110ull);
<a name="l00216"></a>00216 }
<a name="l00217"></a>00217 <span class="preprocessor">#else</span>
<a name="l00218"></a><a class="code" href="cvmx-pse-defs_8h.html#ae5a31ab55de6bbfcd2dfceb149536f80">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ1_ECC_SBE_STS_CMB0 (CVMX_ADD_IO_SEG(0x0001540000080110ull))</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ2_ECC_CTL0 CVMX_PSE_SQ2_ECC_CTL0_FUNC()</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_SQ2_ECC_CTL0_FUNC(<span class="keywordtype">void</span>)
<a name="l00223"></a>00223 {
<a name="l00224"></a>00224     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00225"></a>00225         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_SQ2_ECC_CTL0 not supported on this chip\n&quot;</span>);
<a name="l00226"></a>00226     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000100100ull);
<a name="l00227"></a>00227 }
<a name="l00228"></a>00228 <span class="preprocessor">#else</span>
<a name="l00229"></a><a class="code" href="cvmx-pse-defs_8h.html#ab7568a1a7c1bd971aa4a6ea0030dcd65">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ2_ECC_CTL0 (CVMX_ADD_IO_SEG(0x0001540000100100ull))</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ2_ECC_DBE_STS0 CVMX_PSE_SQ2_ECC_DBE_STS0_FUNC()</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_SQ2_ECC_DBE_STS0_FUNC(<span class="keywordtype">void</span>)
<a name="l00234"></a>00234 {
<a name="l00235"></a>00235     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00236"></a>00236         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_SQ2_ECC_DBE_STS0 not supported on this chip\n&quot;</span>);
<a name="l00237"></a>00237     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000100118ull);
<a name="l00238"></a>00238 }
<a name="l00239"></a>00239 <span class="preprocessor">#else</span>
<a name="l00240"></a><a class="code" href="cvmx-pse-defs_8h.html#a2cd2af26e255b13059935f862b561110">00240</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ2_ECC_DBE_STS0 (CVMX_ADD_IO_SEG(0x0001540000100118ull))</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ2_ECC_DBE_STS_CMB0 CVMX_PSE_SQ2_ECC_DBE_STS_CMB0_FUNC()</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_SQ2_ECC_DBE_STS_CMB0_FUNC(<span class="keywordtype">void</span>)
<a name="l00245"></a>00245 {
<a name="l00246"></a>00246     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00247"></a>00247         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_SQ2_ECC_DBE_STS_CMB0 not supported on this chip\n&quot;</span>);
<a name="l00248"></a>00248     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000100120ull);
<a name="l00249"></a>00249 }
<a name="l00250"></a>00250 <span class="preprocessor">#else</span>
<a name="l00251"></a><a class="code" href="cvmx-pse-defs_8h.html#a567220ae4f274ba84d0b94737d1bc634">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ2_ECC_DBE_STS_CMB0 (CVMX_ADD_IO_SEG(0x0001540000100120ull))</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ2_ECC_SBE_STS0 CVMX_PSE_SQ2_ECC_SBE_STS0_FUNC()</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_SQ2_ECC_SBE_STS0_FUNC(<span class="keywordtype">void</span>)
<a name="l00256"></a>00256 {
<a name="l00257"></a>00257     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00258"></a>00258         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_SQ2_ECC_SBE_STS0 not supported on this chip\n&quot;</span>);
<a name="l00259"></a>00259     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000100108ull);
<a name="l00260"></a>00260 }
<a name="l00261"></a>00261 <span class="preprocessor">#else</span>
<a name="l00262"></a><a class="code" href="cvmx-pse-defs_8h.html#a2366117de415ae648ddecdebb362f2bd">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ2_ECC_SBE_STS0 (CVMX_ADD_IO_SEG(0x0001540000100108ull))</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ2_ECC_SBE_STS_CMB0 CVMX_PSE_SQ2_ECC_SBE_STS_CMB0_FUNC()</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_SQ2_ECC_SBE_STS_CMB0_FUNC(<span class="keywordtype">void</span>)
<a name="l00267"></a>00267 {
<a name="l00268"></a>00268     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00269"></a>00269         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_SQ2_ECC_SBE_STS_CMB0 not supported on this chip\n&quot;</span>);
<a name="l00270"></a>00270     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000100110ull);
<a name="l00271"></a>00271 }
<a name="l00272"></a>00272 <span class="preprocessor">#else</span>
<a name="l00273"></a><a class="code" href="cvmx-pse-defs_8h.html#af542416fe79942d3b6f115687f503f01">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ2_ECC_SBE_STS_CMB0 (CVMX_ADD_IO_SEG(0x0001540000100110ull))</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ3_ECC_CTL0 CVMX_PSE_SQ3_ECC_CTL0_FUNC()</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_SQ3_ECC_CTL0_FUNC(<span class="keywordtype">void</span>)
<a name="l00278"></a>00278 {
<a name="l00279"></a>00279     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00280"></a>00280         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_SQ3_ECC_CTL0 not supported on this chip\n&quot;</span>);
<a name="l00281"></a>00281     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000180100ull);
<a name="l00282"></a>00282 }
<a name="l00283"></a>00283 <span class="preprocessor">#else</span>
<a name="l00284"></a><a class="code" href="cvmx-pse-defs_8h.html#ab8bb8fb7eadfca4a716486d16caecabb">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ3_ECC_CTL0 (CVMX_ADD_IO_SEG(0x0001540000180100ull))</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ3_ECC_DBE_STS0 CVMX_PSE_SQ3_ECC_DBE_STS0_FUNC()</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_SQ3_ECC_DBE_STS0_FUNC(<span class="keywordtype">void</span>)
<a name="l00289"></a>00289 {
<a name="l00290"></a>00290     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00291"></a>00291         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_SQ3_ECC_DBE_STS0 not supported on this chip\n&quot;</span>);
<a name="l00292"></a>00292     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000180118ull);
<a name="l00293"></a>00293 }
<a name="l00294"></a>00294 <span class="preprocessor">#else</span>
<a name="l00295"></a><a class="code" href="cvmx-pse-defs_8h.html#a2e15d1df319d88c50c1f964d1dc42f9a">00295</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ3_ECC_DBE_STS0 (CVMX_ADD_IO_SEG(0x0001540000180118ull))</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ3_ECC_DBE_STS_CMB0 CVMX_PSE_SQ3_ECC_DBE_STS_CMB0_FUNC()</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_SQ3_ECC_DBE_STS_CMB0_FUNC(<span class="keywordtype">void</span>)
<a name="l00300"></a>00300 {
<a name="l00301"></a>00301     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00302"></a>00302         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_SQ3_ECC_DBE_STS_CMB0 not supported on this chip\n&quot;</span>);
<a name="l00303"></a>00303     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000180120ull);
<a name="l00304"></a>00304 }
<a name="l00305"></a>00305 <span class="preprocessor">#else</span>
<a name="l00306"></a><a class="code" href="cvmx-pse-defs_8h.html#a1695c722877faf7095ba071ad7a5e9f6">00306</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ3_ECC_DBE_STS_CMB0 (CVMX_ADD_IO_SEG(0x0001540000180120ull))</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ3_ECC_SBE_STS0 CVMX_PSE_SQ3_ECC_SBE_STS0_FUNC()</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_SQ3_ECC_SBE_STS0_FUNC(<span class="keywordtype">void</span>)
<a name="l00311"></a>00311 {
<a name="l00312"></a>00312     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00313"></a>00313         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_SQ3_ECC_SBE_STS0 not supported on this chip\n&quot;</span>);
<a name="l00314"></a>00314     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000180108ull);
<a name="l00315"></a>00315 }
<a name="l00316"></a>00316 <span class="preprocessor">#else</span>
<a name="l00317"></a><a class="code" href="cvmx-pse-defs_8h.html#a874db5cefbbb89820aad321ef184e131">00317</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ3_ECC_SBE_STS0 (CVMX_ADD_IO_SEG(0x0001540000180108ull))</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ3_ECC_SBE_STS_CMB0 CVMX_PSE_SQ3_ECC_SBE_STS_CMB0_FUNC()</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_SQ3_ECC_SBE_STS_CMB0_FUNC(<span class="keywordtype">void</span>)
<a name="l00322"></a>00322 {
<a name="l00323"></a>00323     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00324"></a>00324         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_SQ3_ECC_SBE_STS_CMB0 not supported on this chip\n&quot;</span>);
<a name="l00325"></a>00325     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000180110ull);
<a name="l00326"></a>00326 }
<a name="l00327"></a>00327 <span class="preprocessor">#else</span>
<a name="l00328"></a><a class="code" href="cvmx-pse-defs_8h.html#a2d12f5a28ca89d6f366edfc83ec4deee">00328</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ3_ECC_SBE_STS_CMB0 (CVMX_ADD_IO_SEG(0x0001540000180110ull))</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ4_ECC_CTL0 CVMX_PSE_SQ4_ECC_CTL0_FUNC()</span>
<a name="l00332"></a>00332 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_SQ4_ECC_CTL0_FUNC(<span class="keywordtype">void</span>)
<a name="l00333"></a>00333 {
<a name="l00334"></a>00334     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00335"></a>00335         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_SQ4_ECC_CTL0 not supported on this chip\n&quot;</span>);
<a name="l00336"></a>00336     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000200100ull);
<a name="l00337"></a>00337 }
<a name="l00338"></a>00338 <span class="preprocessor">#else</span>
<a name="l00339"></a><a class="code" href="cvmx-pse-defs_8h.html#a59baabc1686223da86cd62eb40453e99">00339</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ4_ECC_CTL0 (CVMX_ADD_IO_SEG(0x0001540000200100ull))</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ4_ECC_DBE_STS0 CVMX_PSE_SQ4_ECC_DBE_STS0_FUNC()</span>
<a name="l00343"></a>00343 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_SQ4_ECC_DBE_STS0_FUNC(<span class="keywordtype">void</span>)
<a name="l00344"></a>00344 {
<a name="l00345"></a>00345     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00346"></a>00346         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_SQ4_ECC_DBE_STS0 not supported on this chip\n&quot;</span>);
<a name="l00347"></a>00347     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000200118ull);
<a name="l00348"></a>00348 }
<a name="l00349"></a>00349 <span class="preprocessor">#else</span>
<a name="l00350"></a><a class="code" href="cvmx-pse-defs_8h.html#a1269f73fed21b630450dc366de4bbee5">00350</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ4_ECC_DBE_STS0 (CVMX_ADD_IO_SEG(0x0001540000200118ull))</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ4_ECC_DBE_STS_CMB0 CVMX_PSE_SQ4_ECC_DBE_STS_CMB0_FUNC()</span>
<a name="l00354"></a>00354 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_SQ4_ECC_DBE_STS_CMB0_FUNC(<span class="keywordtype">void</span>)
<a name="l00355"></a>00355 {
<a name="l00356"></a>00356     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00357"></a>00357         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_SQ4_ECC_DBE_STS_CMB0 not supported on this chip\n&quot;</span>);
<a name="l00358"></a>00358     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000200120ull);
<a name="l00359"></a>00359 }
<a name="l00360"></a>00360 <span class="preprocessor">#else</span>
<a name="l00361"></a><a class="code" href="cvmx-pse-defs_8h.html#ac4fee20861e12faf4026106b81527558">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ4_ECC_DBE_STS_CMB0 (CVMX_ADD_IO_SEG(0x0001540000200120ull))</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ4_ECC_SBE_STS0 CVMX_PSE_SQ4_ECC_SBE_STS0_FUNC()</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_SQ4_ECC_SBE_STS0_FUNC(<span class="keywordtype">void</span>)
<a name="l00366"></a>00366 {
<a name="l00367"></a>00367     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00368"></a>00368         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_SQ4_ECC_SBE_STS0 not supported on this chip\n&quot;</span>);
<a name="l00369"></a>00369     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000200108ull);
<a name="l00370"></a>00370 }
<a name="l00371"></a>00371 <span class="preprocessor">#else</span>
<a name="l00372"></a><a class="code" href="cvmx-pse-defs_8h.html#ae077db4f4be3269e57300c3549b44685">00372</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ4_ECC_SBE_STS0 (CVMX_ADD_IO_SEG(0x0001540000200108ull))</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ4_ECC_SBE_STS_CMB0 CVMX_PSE_SQ4_ECC_SBE_STS_CMB0_FUNC()</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_SQ4_ECC_SBE_STS_CMB0_FUNC(<span class="keywordtype">void</span>)
<a name="l00377"></a>00377 {
<a name="l00378"></a>00378     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00379"></a>00379         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_SQ4_ECC_SBE_STS_CMB0 not supported on this chip\n&quot;</span>);
<a name="l00380"></a>00380     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000200110ull);
<a name="l00381"></a>00381 }
<a name="l00382"></a>00382 <span class="preprocessor">#else</span>
<a name="l00383"></a><a class="code" href="cvmx-pse-defs_8h.html#ad96927fb4b97046904a0af16f8e6de7d">00383</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ4_ECC_SBE_STS_CMB0 (CVMX_ADD_IO_SEG(0x0001540000200110ull))</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ5_ECC_CTL0 CVMX_PSE_SQ5_ECC_CTL0_FUNC()</span>
<a name="l00387"></a>00387 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_SQ5_ECC_CTL0_FUNC(<span class="keywordtype">void</span>)
<a name="l00388"></a>00388 {
<a name="l00389"></a>00389     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00390"></a>00390         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_SQ5_ECC_CTL0 not supported on this chip\n&quot;</span>);
<a name="l00391"></a>00391     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000280100ull);
<a name="l00392"></a>00392 }
<a name="l00393"></a>00393 <span class="preprocessor">#else</span>
<a name="l00394"></a><a class="code" href="cvmx-pse-defs_8h.html#a308145f932359251401a17e2360f81bf">00394</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ5_ECC_CTL0 (CVMX_ADD_IO_SEG(0x0001540000280100ull))</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ5_ECC_DBE_STS0 CVMX_PSE_SQ5_ECC_DBE_STS0_FUNC()</span>
<a name="l00398"></a>00398 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_SQ5_ECC_DBE_STS0_FUNC(<span class="keywordtype">void</span>)
<a name="l00399"></a>00399 {
<a name="l00400"></a>00400     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00401"></a>00401         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_SQ5_ECC_DBE_STS0 not supported on this chip\n&quot;</span>);
<a name="l00402"></a>00402     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000280118ull);
<a name="l00403"></a>00403 }
<a name="l00404"></a>00404 <span class="preprocessor">#else</span>
<a name="l00405"></a><a class="code" href="cvmx-pse-defs_8h.html#ab4999454045b49196d78eef4d9abe1c6">00405</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ5_ECC_DBE_STS0 (CVMX_ADD_IO_SEG(0x0001540000280118ull))</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ5_ECC_DBE_STS_CMB0 CVMX_PSE_SQ5_ECC_DBE_STS_CMB0_FUNC()</span>
<a name="l00409"></a>00409 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_SQ5_ECC_DBE_STS_CMB0_FUNC(<span class="keywordtype">void</span>)
<a name="l00410"></a>00410 {
<a name="l00411"></a>00411     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00412"></a>00412         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_SQ5_ECC_DBE_STS_CMB0 not supported on this chip\n&quot;</span>);
<a name="l00413"></a>00413     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000280120ull);
<a name="l00414"></a>00414 }
<a name="l00415"></a>00415 <span class="preprocessor">#else</span>
<a name="l00416"></a><a class="code" href="cvmx-pse-defs_8h.html#a225a9206a029a3673208fb3a63eed46b">00416</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ5_ECC_DBE_STS_CMB0 (CVMX_ADD_IO_SEG(0x0001540000280120ull))</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ5_ECC_SBE_STS0 CVMX_PSE_SQ5_ECC_SBE_STS0_FUNC()</span>
<a name="l00420"></a>00420 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_SQ5_ECC_SBE_STS0_FUNC(<span class="keywordtype">void</span>)
<a name="l00421"></a>00421 {
<a name="l00422"></a>00422     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00423"></a>00423         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_SQ5_ECC_SBE_STS0 not supported on this chip\n&quot;</span>);
<a name="l00424"></a>00424     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000280108ull);
<a name="l00425"></a>00425 }
<a name="l00426"></a>00426 <span class="preprocessor">#else</span>
<a name="l00427"></a><a class="code" href="cvmx-pse-defs_8h.html#a70c7bbfd9e15ac222ad8a837d4e5806c">00427</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ5_ECC_SBE_STS0 (CVMX_ADD_IO_SEG(0x0001540000280108ull))</span>
<a name="l00428"></a>00428 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ5_ECC_SBE_STS_CMB0 CVMX_PSE_SQ5_ECC_SBE_STS_CMB0_FUNC()</span>
<a name="l00431"></a>00431 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSE_SQ5_ECC_SBE_STS_CMB0_FUNC(<span class="keywordtype">void</span>)
<a name="l00432"></a>00432 {
<a name="l00433"></a>00433     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00434"></a>00434         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSE_SQ5_ECC_SBE_STS_CMB0 not supported on this chip\n&quot;</span>);
<a name="l00435"></a>00435     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001540000280110ull);
<a name="l00436"></a>00436 }
<a name="l00437"></a>00437 <span class="preprocessor">#else</span>
<a name="l00438"></a><a class="code" href="cvmx-pse-defs_8h.html#abf153df485bccdbe25af6d787308ebcf">00438</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSE_SQ5_ECC_SBE_STS_CMB0 (CVMX_ADD_IO_SEG(0x0001540000280110ull))</span>
<a name="l00439"></a>00439 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00441"></a>00441 <span class="comment">/**</span>
<a name="l00442"></a>00442 <span class="comment"> * cvmx_pse_dq_ecc_ctl0</span>
<a name="l00443"></a>00443 <span class="comment"> */</span>
<a name="l00444"></a><a class="code" href="unioncvmx__pse__dq__ecc__ctl0.html">00444</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__dq__ecc__ctl0.html" title="cvmx_pse_dq_ecc_ctl0">cvmx_pse_dq_ecc_ctl0</a> {
<a name="l00445"></a><a class="code" href="unioncvmx__pse__dq__ecc__ctl0.html#a9e32cf9a50309dcb6753eb7ecbe8a94c">00445</a>     uint64_t <a class="code" href="unioncvmx__pse__dq__ecc__ctl0.html#a9e32cf9a50309dcb6753eb7ecbe8a94c">u64</a>;
<a name="l00446"></a><a class="code" href="structcvmx__pse__dq__ecc__ctl0_1_1cvmx__pse__dq__ecc__ctl0__s.html">00446</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__dq__ecc__ctl0_1_1cvmx__pse__dq__ecc__ctl0__s.html">cvmx_pse_dq_ecc_ctl0_s</a> {
<a name="l00447"></a>00447 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00448"></a>00448 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__dq__ecc__ctl0_1_1cvmx__pse__dq__ecc__ctl0__s.html#a32149b3cc793878c3c602ffe43653987">dq_wt_ram_flip</a>               : 2;  <span class="comment">/**&lt; DQ_WT_RAM flip syndrome bits on write. */</span>
<a name="l00449"></a>00449     uint64_t <a class="code" href="structcvmx__pse__dq__ecc__ctl0_1_1cvmx__pse__dq__ecc__ctl0__s.html#ad511785cdc036b0b61b65fbbca4475f4">dq_wt_ram_cdis</a>               : 1;  <span class="comment">/**&lt; DQ_WT_RAM ECC correction disable. */</span>
<a name="l00450"></a>00450     uint64_t <a class="code" href="structcvmx__pse__dq__ecc__ctl0_1_1cvmx__pse__dq__ecc__ctl0__s.html#af8fd21b5093c289bb38b382418e82fb1">dq_rt0_1_flip</a>                : 2;  <span class="comment">/**&lt; DQ_RT0_1 flip syndrome bits on write. */</span>
<a name="l00451"></a>00451     uint64_t <a class="code" href="structcvmx__pse__dq__ecc__ctl0_1_1cvmx__pse__dq__ecc__ctl0__s.html#a04570b99f2abd169445c8491b9e6a38d">dq_rt0_1_cdis</a>                : 1;  <span class="comment">/**&lt; DQ_RT0_1 ECC correction disable. */</span>
<a name="l00452"></a>00452     uint64_t <a class="code" href="structcvmx__pse__dq__ecc__ctl0_1_1cvmx__pse__dq__ecc__ctl0__s.html#a403f75dddd47ecf9ffe0852f3a55bad9">dq_rt0_0_flip</a>                : 2;  <span class="comment">/**&lt; DQ_RT0_0 flip syndrome bits on write. */</span>
<a name="l00453"></a>00453     uint64_t <a class="code" href="structcvmx__pse__dq__ecc__ctl0_1_1cvmx__pse__dq__ecc__ctl0__s.html#a5289bd3699d714a05332706d5eead0ab">dq_rt0_0_cdis</a>                : 1;  <span class="comment">/**&lt; DQ_RT0_0 ECC correction disable. */</span>
<a name="l00454"></a>00454     uint64_t <a class="code" href="structcvmx__pse__dq__ecc__ctl0_1_1cvmx__pse__dq__ecc__ctl0__s.html#a0ba6f3f35581fc250d3bdc2b89d7cab1">reserved_0_54</a>                : 55;
<a name="l00455"></a>00455 <span class="preprocessor">#else</span>
<a name="l00456"></a><a class="code" href="structcvmx__pse__dq__ecc__ctl0_1_1cvmx__pse__dq__ecc__ctl0__s.html#a0ba6f3f35581fc250d3bdc2b89d7cab1">00456</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__dq__ecc__ctl0_1_1cvmx__pse__dq__ecc__ctl0__s.html#a0ba6f3f35581fc250d3bdc2b89d7cab1">reserved_0_54</a>                : 55;
<a name="l00457"></a><a class="code" href="structcvmx__pse__dq__ecc__ctl0_1_1cvmx__pse__dq__ecc__ctl0__s.html#a5289bd3699d714a05332706d5eead0ab">00457</a>     uint64_t <a class="code" href="structcvmx__pse__dq__ecc__ctl0_1_1cvmx__pse__dq__ecc__ctl0__s.html#a5289bd3699d714a05332706d5eead0ab">dq_rt0_0_cdis</a>                : 1;
<a name="l00458"></a><a class="code" href="structcvmx__pse__dq__ecc__ctl0_1_1cvmx__pse__dq__ecc__ctl0__s.html#a403f75dddd47ecf9ffe0852f3a55bad9">00458</a>     uint64_t <a class="code" href="structcvmx__pse__dq__ecc__ctl0_1_1cvmx__pse__dq__ecc__ctl0__s.html#a403f75dddd47ecf9ffe0852f3a55bad9">dq_rt0_0_flip</a>                : 2;
<a name="l00459"></a><a class="code" href="structcvmx__pse__dq__ecc__ctl0_1_1cvmx__pse__dq__ecc__ctl0__s.html#a04570b99f2abd169445c8491b9e6a38d">00459</a>     uint64_t <a class="code" href="structcvmx__pse__dq__ecc__ctl0_1_1cvmx__pse__dq__ecc__ctl0__s.html#a04570b99f2abd169445c8491b9e6a38d">dq_rt0_1_cdis</a>                : 1;
<a name="l00460"></a><a class="code" href="structcvmx__pse__dq__ecc__ctl0_1_1cvmx__pse__dq__ecc__ctl0__s.html#af8fd21b5093c289bb38b382418e82fb1">00460</a>     uint64_t <a class="code" href="structcvmx__pse__dq__ecc__ctl0_1_1cvmx__pse__dq__ecc__ctl0__s.html#af8fd21b5093c289bb38b382418e82fb1">dq_rt0_1_flip</a>                : 2;
<a name="l00461"></a><a class="code" href="structcvmx__pse__dq__ecc__ctl0_1_1cvmx__pse__dq__ecc__ctl0__s.html#ad511785cdc036b0b61b65fbbca4475f4">00461</a>     uint64_t <a class="code" href="structcvmx__pse__dq__ecc__ctl0_1_1cvmx__pse__dq__ecc__ctl0__s.html#ad511785cdc036b0b61b65fbbca4475f4">dq_wt_ram_cdis</a>               : 1;
<a name="l00462"></a><a class="code" href="structcvmx__pse__dq__ecc__ctl0_1_1cvmx__pse__dq__ecc__ctl0__s.html#a32149b3cc793878c3c602ffe43653987">00462</a>     uint64_t <a class="code" href="structcvmx__pse__dq__ecc__ctl0_1_1cvmx__pse__dq__ecc__ctl0__s.html#a32149b3cc793878c3c602ffe43653987">dq_wt_ram_flip</a>               : 2;
<a name="l00463"></a>00463 <span class="preprocessor">#endif</span>
<a name="l00464"></a>00464 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__dq__ecc__ctl0.html#ae300cb074ca5af16135e723a179cc4b0">s</a>;
<a name="l00465"></a><a class="code" href="unioncvmx__pse__dq__ecc__ctl0.html#a3c304fc4f362a9e0134670df5f194bc4">00465</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__dq__ecc__ctl0_1_1cvmx__pse__dq__ecc__ctl0__s.html">cvmx_pse_dq_ecc_ctl0_s</a>         <a class="code" href="unioncvmx__pse__dq__ecc__ctl0.html#a3c304fc4f362a9e0134670df5f194bc4">cn78xx</a>;
<a name="l00466"></a>00466 };
<a name="l00467"></a><a class="code" href="cvmx-pse-defs_8h.html#aa4c2cf864133b8a0170ab454228f1ebd">00467</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__dq__ecc__ctl0.html" title="cvmx_pse_dq_ecc_ctl0">cvmx_pse_dq_ecc_ctl0</a> <a class="code" href="unioncvmx__pse__dq__ecc__ctl0.html" title="cvmx_pse_dq_ecc_ctl0">cvmx_pse_dq_ecc_ctl0_t</a>;
<a name="l00468"></a>00468 <span class="comment"></span>
<a name="l00469"></a>00469 <span class="comment">/**</span>
<a name="l00470"></a>00470 <span class="comment"> * cvmx_pse_dq_ecc_dbe_sts0</span>
<a name="l00471"></a>00471 <span class="comment"> */</span>
<a name="l00472"></a><a class="code" href="unioncvmx__pse__dq__ecc__dbe__sts0.html">00472</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__dq__ecc__dbe__sts0.html" title="cvmx_pse_dq_ecc_dbe_sts0">cvmx_pse_dq_ecc_dbe_sts0</a> {
<a name="l00473"></a><a class="code" href="unioncvmx__pse__dq__ecc__dbe__sts0.html#ae9dfd59570c44b4a6585b00c05931e92">00473</a>     uint64_t <a class="code" href="unioncvmx__pse__dq__ecc__dbe__sts0.html#ae9dfd59570c44b4a6585b00c05931e92">u64</a>;
<a name="l00474"></a><a class="code" href="structcvmx__pse__dq__ecc__dbe__sts0_1_1cvmx__pse__dq__ecc__dbe__sts0__s.html">00474</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__dq__ecc__dbe__sts0_1_1cvmx__pse__dq__ecc__dbe__sts0__s.html">cvmx_pse_dq_ecc_dbe_sts0_s</a> {
<a name="l00475"></a>00475 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00476"></a>00476 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__dq__ecc__dbe__sts0_1_1cvmx__pse__dq__ecc__dbe__sts0__s.html#a04068d96565f6f024e757300388ef7ae">dq_wt_ram_dbe</a>                : 1;  <span class="comment">/**&lt; Double-bit error for DQ_WT_RAM. */</span>
<a name="l00477"></a>00477     uint64_t <a class="code" href="structcvmx__pse__dq__ecc__dbe__sts0_1_1cvmx__pse__dq__ecc__dbe__sts0__s.html#ae4be768ff1e0057cf8e08f038fb87b22">dq_rt0_1_dbe</a>                 : 1;  <span class="comment">/**&lt; Double-bit error for DQ_RT0_1. */</span>
<a name="l00478"></a>00478     uint64_t <a class="code" href="structcvmx__pse__dq__ecc__dbe__sts0_1_1cvmx__pse__dq__ecc__dbe__sts0__s.html#af6aab9e222e0eb6d3a06533e07e742ae">dq_rt0_0_dbe</a>                 : 1;  <span class="comment">/**&lt; Double-bit error for DQ_RT0_0. */</span>
<a name="l00479"></a>00479     uint64_t <a class="code" href="structcvmx__pse__dq__ecc__dbe__sts0_1_1cvmx__pse__dq__ecc__dbe__sts0__s.html#ad588ba5e806f6788c17d9c9f0fd9a0db">reserved_0_60</a>                : 61;
<a name="l00480"></a>00480 <span class="preprocessor">#else</span>
<a name="l00481"></a><a class="code" href="structcvmx__pse__dq__ecc__dbe__sts0_1_1cvmx__pse__dq__ecc__dbe__sts0__s.html#ad588ba5e806f6788c17d9c9f0fd9a0db">00481</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__dq__ecc__dbe__sts0_1_1cvmx__pse__dq__ecc__dbe__sts0__s.html#ad588ba5e806f6788c17d9c9f0fd9a0db">reserved_0_60</a>                : 61;
<a name="l00482"></a><a class="code" href="structcvmx__pse__dq__ecc__dbe__sts0_1_1cvmx__pse__dq__ecc__dbe__sts0__s.html#af6aab9e222e0eb6d3a06533e07e742ae">00482</a>     uint64_t <a class="code" href="structcvmx__pse__dq__ecc__dbe__sts0_1_1cvmx__pse__dq__ecc__dbe__sts0__s.html#af6aab9e222e0eb6d3a06533e07e742ae">dq_rt0_0_dbe</a>                 : 1;
<a name="l00483"></a><a class="code" href="structcvmx__pse__dq__ecc__dbe__sts0_1_1cvmx__pse__dq__ecc__dbe__sts0__s.html#ae4be768ff1e0057cf8e08f038fb87b22">00483</a>     uint64_t <a class="code" href="structcvmx__pse__dq__ecc__dbe__sts0_1_1cvmx__pse__dq__ecc__dbe__sts0__s.html#ae4be768ff1e0057cf8e08f038fb87b22">dq_rt0_1_dbe</a>                 : 1;
<a name="l00484"></a><a class="code" href="structcvmx__pse__dq__ecc__dbe__sts0_1_1cvmx__pse__dq__ecc__dbe__sts0__s.html#a04068d96565f6f024e757300388ef7ae">00484</a>     uint64_t <a class="code" href="structcvmx__pse__dq__ecc__dbe__sts0_1_1cvmx__pse__dq__ecc__dbe__sts0__s.html#a04068d96565f6f024e757300388ef7ae">dq_wt_ram_dbe</a>                : 1;
<a name="l00485"></a>00485 <span class="preprocessor">#endif</span>
<a name="l00486"></a>00486 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__dq__ecc__dbe__sts0.html#a9987b4d957a969d4be0121beb869c169">s</a>;
<a name="l00487"></a><a class="code" href="unioncvmx__pse__dq__ecc__dbe__sts0.html#af987fc10cb40faa9d46912bf50469448">00487</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__dq__ecc__dbe__sts0_1_1cvmx__pse__dq__ecc__dbe__sts0__s.html">cvmx_pse_dq_ecc_dbe_sts0_s</a>     <a class="code" href="unioncvmx__pse__dq__ecc__dbe__sts0.html#af987fc10cb40faa9d46912bf50469448">cn78xx</a>;
<a name="l00488"></a>00488 };
<a name="l00489"></a><a class="code" href="cvmx-pse-defs_8h.html#a05d7f3a8c6711716176b169723d34778">00489</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__dq__ecc__dbe__sts0.html" title="cvmx_pse_dq_ecc_dbe_sts0">cvmx_pse_dq_ecc_dbe_sts0</a> <a class="code" href="unioncvmx__pse__dq__ecc__dbe__sts0.html" title="cvmx_pse_dq_ecc_dbe_sts0">cvmx_pse_dq_ecc_dbe_sts0_t</a>;
<a name="l00490"></a>00490 <span class="comment"></span>
<a name="l00491"></a>00491 <span class="comment">/**</span>
<a name="l00492"></a>00492 <span class="comment"> * cvmx_pse_dq_ecc_dbe_sts_cmb0</span>
<a name="l00493"></a>00493 <span class="comment"> */</span>
<a name="l00494"></a><a class="code" href="unioncvmx__pse__dq__ecc__dbe__sts__cmb0.html">00494</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__dq__ecc__dbe__sts__cmb0.html" title="cvmx_pse_dq_ecc_dbe_sts_cmb0">cvmx_pse_dq_ecc_dbe_sts_cmb0</a> {
<a name="l00495"></a><a class="code" href="unioncvmx__pse__dq__ecc__dbe__sts__cmb0.html#a3758c998403ff4932ffef071842e5ccf">00495</a>     uint64_t <a class="code" href="unioncvmx__pse__dq__ecc__dbe__sts__cmb0.html#a3758c998403ff4932ffef071842e5ccf">u64</a>;
<a name="l00496"></a><a class="code" href="structcvmx__pse__dq__ecc__dbe__sts__cmb0_1_1cvmx__pse__dq__ecc__dbe__sts__cmb0__s.html">00496</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__dq__ecc__dbe__sts__cmb0_1_1cvmx__pse__dq__ecc__dbe__sts__cmb0__s.html">cvmx_pse_dq_ecc_dbe_sts_cmb0_s</a> {
<a name="l00497"></a>00497 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00498"></a>00498 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__dq__ecc__dbe__sts__cmb0_1_1cvmx__pse__dq__ecc__dbe__sts__cmb0__s.html#abd793161972c5b21f14e0b46361ddbab">pse_dq_dbe_cmb0</a>              : 1;  <span class="comment">/**&lt; Double-bit error for DQ_WT_RAM. Throws PKO_INTSN_E::PSE_DQ_DBE_CMB0. */</span>
<a name="l00499"></a>00499     uint64_t <a class="code" href="structcvmx__pse__dq__ecc__dbe__sts__cmb0_1_1cvmx__pse__dq__ecc__dbe__sts__cmb0__s.html#a086991fb06e0d36b58b323938f6a0a8e">reserved_0_62</a>                : 63;
<a name="l00500"></a>00500 <span class="preprocessor">#else</span>
<a name="l00501"></a><a class="code" href="structcvmx__pse__dq__ecc__dbe__sts__cmb0_1_1cvmx__pse__dq__ecc__dbe__sts__cmb0__s.html#a086991fb06e0d36b58b323938f6a0a8e">00501</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__dq__ecc__dbe__sts__cmb0_1_1cvmx__pse__dq__ecc__dbe__sts__cmb0__s.html#a086991fb06e0d36b58b323938f6a0a8e">reserved_0_62</a>                : 63;
<a name="l00502"></a><a class="code" href="structcvmx__pse__dq__ecc__dbe__sts__cmb0_1_1cvmx__pse__dq__ecc__dbe__sts__cmb0__s.html#abd793161972c5b21f14e0b46361ddbab">00502</a>     uint64_t <a class="code" href="structcvmx__pse__dq__ecc__dbe__sts__cmb0_1_1cvmx__pse__dq__ecc__dbe__sts__cmb0__s.html#abd793161972c5b21f14e0b46361ddbab">pse_dq_dbe_cmb0</a>              : 1;
<a name="l00503"></a>00503 <span class="preprocessor">#endif</span>
<a name="l00504"></a>00504 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__dq__ecc__dbe__sts__cmb0.html#a8c97f6d69cb50e9b9cc3b10c2dc8cf0d">s</a>;
<a name="l00505"></a><a class="code" href="unioncvmx__pse__dq__ecc__dbe__sts__cmb0.html#a6fe4192535e4a6c5a1a010e90c39bbbd">00505</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__dq__ecc__dbe__sts__cmb0_1_1cvmx__pse__dq__ecc__dbe__sts__cmb0__s.html">cvmx_pse_dq_ecc_dbe_sts_cmb0_s</a> <a class="code" href="unioncvmx__pse__dq__ecc__dbe__sts__cmb0.html#a6fe4192535e4a6c5a1a010e90c39bbbd">cn78xx</a>;
<a name="l00506"></a>00506 };
<a name="l00507"></a><a class="code" href="cvmx-pse-defs_8h.html#af151f2bfef73e220500f8a5d51d0664c">00507</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__dq__ecc__dbe__sts__cmb0.html" title="cvmx_pse_dq_ecc_dbe_sts_cmb0">cvmx_pse_dq_ecc_dbe_sts_cmb0</a> <a class="code" href="unioncvmx__pse__dq__ecc__dbe__sts__cmb0.html" title="cvmx_pse_dq_ecc_dbe_sts_cmb0">cvmx_pse_dq_ecc_dbe_sts_cmb0_t</a>;
<a name="l00508"></a>00508 <span class="comment"></span>
<a name="l00509"></a>00509 <span class="comment">/**</span>
<a name="l00510"></a>00510 <span class="comment"> * cvmx_pse_dq_ecc_sbe_sts0</span>
<a name="l00511"></a>00511 <span class="comment"> */</span>
<a name="l00512"></a><a class="code" href="unioncvmx__pse__dq__ecc__sbe__sts0.html">00512</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__dq__ecc__sbe__sts0.html" title="cvmx_pse_dq_ecc_sbe_sts0">cvmx_pse_dq_ecc_sbe_sts0</a> {
<a name="l00513"></a><a class="code" href="unioncvmx__pse__dq__ecc__sbe__sts0.html#a28c72a5fffbc9a3632a7a84579555f72">00513</a>     uint64_t <a class="code" href="unioncvmx__pse__dq__ecc__sbe__sts0.html#a28c72a5fffbc9a3632a7a84579555f72">u64</a>;
<a name="l00514"></a><a class="code" href="structcvmx__pse__dq__ecc__sbe__sts0_1_1cvmx__pse__dq__ecc__sbe__sts0__s.html">00514</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__dq__ecc__sbe__sts0_1_1cvmx__pse__dq__ecc__sbe__sts0__s.html">cvmx_pse_dq_ecc_sbe_sts0_s</a> {
<a name="l00515"></a>00515 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00516"></a>00516 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__dq__ecc__sbe__sts0_1_1cvmx__pse__dq__ecc__sbe__sts0__s.html#a10bfacbd4af87cc9f69f0614ab4963af">dq_wt_ram_sbe</a>                : 1;  <span class="comment">/**&lt; Single-bit error for DQ_WT_RAM. */</span>
<a name="l00517"></a>00517     uint64_t <a class="code" href="structcvmx__pse__dq__ecc__sbe__sts0_1_1cvmx__pse__dq__ecc__sbe__sts0__s.html#a4646fc8e0e3e8f3c246972edd78bff1d">dq_rt0_1_sbe</a>                 : 1;  <span class="comment">/**&lt; Single-bit error for DQ_RT0_1. */</span>
<a name="l00518"></a>00518     uint64_t <a class="code" href="structcvmx__pse__dq__ecc__sbe__sts0_1_1cvmx__pse__dq__ecc__sbe__sts0__s.html#a78c932eb47bb62566784eda017aee41f">dq_rt0_0_sbe</a>                 : 1;  <span class="comment">/**&lt; Single-bit error for DQ_RT0_0. */</span>
<a name="l00519"></a>00519     uint64_t <a class="code" href="structcvmx__pse__dq__ecc__sbe__sts0_1_1cvmx__pse__dq__ecc__sbe__sts0__s.html#afec7e26791d10411e8c76047343736f3">reserved_0_60</a>                : 61;
<a name="l00520"></a>00520 <span class="preprocessor">#else</span>
<a name="l00521"></a><a class="code" href="structcvmx__pse__dq__ecc__sbe__sts0_1_1cvmx__pse__dq__ecc__sbe__sts0__s.html#afec7e26791d10411e8c76047343736f3">00521</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__dq__ecc__sbe__sts0_1_1cvmx__pse__dq__ecc__sbe__sts0__s.html#afec7e26791d10411e8c76047343736f3">reserved_0_60</a>                : 61;
<a name="l00522"></a><a class="code" href="structcvmx__pse__dq__ecc__sbe__sts0_1_1cvmx__pse__dq__ecc__sbe__sts0__s.html#a78c932eb47bb62566784eda017aee41f">00522</a>     uint64_t <a class="code" href="structcvmx__pse__dq__ecc__sbe__sts0_1_1cvmx__pse__dq__ecc__sbe__sts0__s.html#a78c932eb47bb62566784eda017aee41f">dq_rt0_0_sbe</a>                 : 1;
<a name="l00523"></a><a class="code" href="structcvmx__pse__dq__ecc__sbe__sts0_1_1cvmx__pse__dq__ecc__sbe__sts0__s.html#a4646fc8e0e3e8f3c246972edd78bff1d">00523</a>     uint64_t <a class="code" href="structcvmx__pse__dq__ecc__sbe__sts0_1_1cvmx__pse__dq__ecc__sbe__sts0__s.html#a4646fc8e0e3e8f3c246972edd78bff1d">dq_rt0_1_sbe</a>                 : 1;
<a name="l00524"></a><a class="code" href="structcvmx__pse__dq__ecc__sbe__sts0_1_1cvmx__pse__dq__ecc__sbe__sts0__s.html#a10bfacbd4af87cc9f69f0614ab4963af">00524</a>     uint64_t <a class="code" href="structcvmx__pse__dq__ecc__sbe__sts0_1_1cvmx__pse__dq__ecc__sbe__sts0__s.html#a10bfacbd4af87cc9f69f0614ab4963af">dq_wt_ram_sbe</a>                : 1;
<a name="l00525"></a>00525 <span class="preprocessor">#endif</span>
<a name="l00526"></a>00526 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__dq__ecc__sbe__sts0.html#a3f923e31251d3132b12f2165c2151b45">s</a>;
<a name="l00527"></a><a class="code" href="unioncvmx__pse__dq__ecc__sbe__sts0.html#aeb8f8e09f16781a5759ee0470f6df7fa">00527</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__dq__ecc__sbe__sts0_1_1cvmx__pse__dq__ecc__sbe__sts0__s.html">cvmx_pse_dq_ecc_sbe_sts0_s</a>     <a class="code" href="unioncvmx__pse__dq__ecc__sbe__sts0.html#aeb8f8e09f16781a5759ee0470f6df7fa">cn78xx</a>;
<a name="l00528"></a>00528 };
<a name="l00529"></a><a class="code" href="cvmx-pse-defs_8h.html#a66ae3244229ac8f0ec526dca4a94a70c">00529</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__dq__ecc__sbe__sts0.html" title="cvmx_pse_dq_ecc_sbe_sts0">cvmx_pse_dq_ecc_sbe_sts0</a> <a class="code" href="unioncvmx__pse__dq__ecc__sbe__sts0.html" title="cvmx_pse_dq_ecc_sbe_sts0">cvmx_pse_dq_ecc_sbe_sts0_t</a>;
<a name="l00530"></a>00530 <span class="comment"></span>
<a name="l00531"></a>00531 <span class="comment">/**</span>
<a name="l00532"></a>00532 <span class="comment"> * cvmx_pse_dq_ecc_sbe_sts_cmb0</span>
<a name="l00533"></a>00533 <span class="comment"> */</span>
<a name="l00534"></a><a class="code" href="unioncvmx__pse__dq__ecc__sbe__sts__cmb0.html">00534</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__dq__ecc__sbe__sts__cmb0.html" title="cvmx_pse_dq_ecc_sbe_sts_cmb0">cvmx_pse_dq_ecc_sbe_sts_cmb0</a> {
<a name="l00535"></a><a class="code" href="unioncvmx__pse__dq__ecc__sbe__sts__cmb0.html#a1e584a1c7900afcc8cb60818ffb366f3">00535</a>     uint64_t <a class="code" href="unioncvmx__pse__dq__ecc__sbe__sts__cmb0.html#a1e584a1c7900afcc8cb60818ffb366f3">u64</a>;
<a name="l00536"></a><a class="code" href="structcvmx__pse__dq__ecc__sbe__sts__cmb0_1_1cvmx__pse__dq__ecc__sbe__sts__cmb0__s.html">00536</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__dq__ecc__sbe__sts__cmb0_1_1cvmx__pse__dq__ecc__sbe__sts__cmb0__s.html">cvmx_pse_dq_ecc_sbe_sts_cmb0_s</a> {
<a name="l00537"></a>00537 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00538"></a>00538 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__dq__ecc__sbe__sts__cmb0_1_1cvmx__pse__dq__ecc__sbe__sts__cmb0__s.html#a909a1d7fb8d3a73ce943365d4eb0e97a">pse_dq_sbe_cmb0</a>              : 1;  <span class="comment">/**&lt; Single-bit error for DQ_WT_RAM. Throws PKO_INTSN_E::PSE_DQ_SBE_CMB0. */</span>
<a name="l00539"></a>00539     uint64_t <a class="code" href="structcvmx__pse__dq__ecc__sbe__sts__cmb0_1_1cvmx__pse__dq__ecc__sbe__sts__cmb0__s.html#afc0e1461cd21e8f95d572adcec3b465f">reserved_0_62</a>                : 63;
<a name="l00540"></a>00540 <span class="preprocessor">#else</span>
<a name="l00541"></a><a class="code" href="structcvmx__pse__dq__ecc__sbe__sts__cmb0_1_1cvmx__pse__dq__ecc__sbe__sts__cmb0__s.html#afc0e1461cd21e8f95d572adcec3b465f">00541</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__dq__ecc__sbe__sts__cmb0_1_1cvmx__pse__dq__ecc__sbe__sts__cmb0__s.html#afc0e1461cd21e8f95d572adcec3b465f">reserved_0_62</a>                : 63;
<a name="l00542"></a><a class="code" href="structcvmx__pse__dq__ecc__sbe__sts__cmb0_1_1cvmx__pse__dq__ecc__sbe__sts__cmb0__s.html#a909a1d7fb8d3a73ce943365d4eb0e97a">00542</a>     uint64_t <a class="code" href="structcvmx__pse__dq__ecc__sbe__sts__cmb0_1_1cvmx__pse__dq__ecc__sbe__sts__cmb0__s.html#a909a1d7fb8d3a73ce943365d4eb0e97a">pse_dq_sbe_cmb0</a>              : 1;
<a name="l00543"></a>00543 <span class="preprocessor">#endif</span>
<a name="l00544"></a>00544 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__dq__ecc__sbe__sts__cmb0.html#aa86c71a097e29acd740d27865de49c22">s</a>;
<a name="l00545"></a><a class="code" href="unioncvmx__pse__dq__ecc__sbe__sts__cmb0.html#a96eaabb969573bedd347670efba75b25">00545</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__dq__ecc__sbe__sts__cmb0_1_1cvmx__pse__dq__ecc__sbe__sts__cmb0__s.html">cvmx_pse_dq_ecc_sbe_sts_cmb0_s</a> <a class="code" href="unioncvmx__pse__dq__ecc__sbe__sts__cmb0.html#a96eaabb969573bedd347670efba75b25">cn78xx</a>;
<a name="l00546"></a>00546 };
<a name="l00547"></a><a class="code" href="cvmx-pse-defs_8h.html#aaae7266a9945ed006dc0931f1403eecf">00547</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__dq__ecc__sbe__sts__cmb0.html" title="cvmx_pse_dq_ecc_sbe_sts_cmb0">cvmx_pse_dq_ecc_sbe_sts_cmb0</a> <a class="code" href="unioncvmx__pse__dq__ecc__sbe__sts__cmb0.html" title="cvmx_pse_dq_ecc_sbe_sts_cmb0">cvmx_pse_dq_ecc_sbe_sts_cmb0_t</a>;
<a name="l00548"></a>00548 <span class="comment"></span>
<a name="l00549"></a>00549 <span class="comment">/**</span>
<a name="l00550"></a>00550 <span class="comment"> * cvmx_pse_pq_ecc_ctl0</span>
<a name="l00551"></a>00551 <span class="comment"> */</span>
<a name="l00552"></a><a class="code" href="unioncvmx__pse__pq__ecc__ctl0.html">00552</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__pq__ecc__ctl0.html" title="cvmx_pse_pq_ecc_ctl0">cvmx_pse_pq_ecc_ctl0</a> {
<a name="l00553"></a><a class="code" href="unioncvmx__pse__pq__ecc__ctl0.html#aa5deb7cbffc03a6768da63a4edb4bef4">00553</a>     uint64_t <a class="code" href="unioncvmx__pse__pq__ecc__ctl0.html#aa5deb7cbffc03a6768da63a4edb4bef4">u64</a>;
<a name="l00554"></a><a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html">00554</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html">cvmx_pse_pq_ecc_ctl0_s</a> {
<a name="l00555"></a>00555 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00556"></a>00556 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a78142946c2df164a772f48a757a69adf">pq_tw_0_cmd_fifo_ram_flip</a>    : 2;  <span class="comment">/**&lt; PQ_TW_0_CMD_FIFO_RAM flip syndrome bits on write. */</span>
<a name="l00557"></a>00557     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a12a7f0379c86514125e9398419b8441e">pq_tw_0_cmd_fifo_ram_cdis</a>    : 1;  <span class="comment">/**&lt; PQ_TW_0_CMD_FIFO_RAM ECC correction disable. */</span>
<a name="l00558"></a>00558     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a787a3224c28f879f8669fdb1f392fcdc">pq_dqs_ram_flip</a>              : 2;  <span class="comment">/**&lt; PQ_DQS_RAM flip syndrome bits on write. */</span>
<a name="l00559"></a>00559     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#ac38214e1c0e7a350b12853196856c7ad">pq_dqs_ram_cdis</a>              : 1;  <span class="comment">/**&lt; PQ_DQS_RAM ECC correction disable. */</span>
<a name="l00560"></a>00560     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a6a5a5c82cd27b367724362ef5e7cb7db">pq_dqd_ram_flip</a>              : 2;  <span class="comment">/**&lt; PQ_DQD_RAM flip syndrome bits on write. */</span>
<a name="l00561"></a>00561     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#afda0c77b64abb2646afe720c2a71ebee">pq_dqd_ram_cdis</a>              : 1;  <span class="comment">/**&lt; PQ_DQD_RAM ECC correction disable. */</span>
<a name="l00562"></a>00562     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a3f32bf5f49d80a79a16776dce96b0d4a">pq_pqy_ram_flip</a>              : 2;  <span class="comment">/**&lt; PQ_PQY_RAM flip syndrome bits on write. */</span>
<a name="l00563"></a>00563     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#ad9b2eae15d71fc2644550ccec9f73a91">pq_pqy_ram_cdis</a>              : 1;  <span class="comment">/**&lt; PQ_PQY_RAM ECC correction disable. */</span>
<a name="l00564"></a>00564     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a8ae35e36f1ecef90ee965f27714cab62">pq_pqr_ram_flip</a>              : 2;  <span class="comment">/**&lt; PQ_PQR_RAM flip syndrome bits on write. */</span>
<a name="l00565"></a>00565     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a5f1eec6ab4ac3b030eb28c72be6dce33">pq_pqr_ram_cdis</a>              : 1;  <span class="comment">/**&lt; PQ_PQR_RAM ECC correction disable. */</span>
<a name="l00566"></a>00566     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a2ed0678bee3e25b3a7f79f48400aec7c">pq_pqg_ram_flip</a>              : 2;  <span class="comment">/**&lt; PQ_PQG_RAM flip syndrome bits on write. */</span>
<a name="l00567"></a>00567     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a2c0786cfd5ae4c932f3a46c20f1df5ce">pq_pqg_ram_cdis</a>              : 1;  <span class="comment">/**&lt; PQ_PQG_RAM ECC correction disable. */</span>
<a name="l00568"></a>00568     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a4e7bbf60f687d00bf400ebb41fc87b27">pq_pqd_ram_flip</a>              : 2;  <span class="comment">/**&lt; PQ_PQD_RAM flip syndrome bits on write. */</span>
<a name="l00569"></a>00569     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a90cafc02b41a3d904c54a1c29603b1c3">pq_pqd_ram_cdis</a>              : 1;  <span class="comment">/**&lt; PQ_PQD_RAM ECC correction disable. */</span>
<a name="l00570"></a>00570     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a0f5c34766be821dfc0fcbb2e186e5211">pq_std_ram_flip</a>              : 2;  <span class="comment">/**&lt; PQ_STD_RAM flip syndrome bits on write. */</span>
<a name="l00571"></a>00571     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#ab9c6f536c98cc2f22d0e4a26b36b4f45">pq_std_ram_cdis</a>              : 1;  <span class="comment">/**&lt; PQ_STD_RAM ECC correction disable. */</span>
<a name="l00572"></a>00572     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#aab7ae6ddb3b1c7ad6c3751b6e2e26ba8">pq_st_ram_flip</a>               : 2;  <span class="comment">/**&lt; PQ_ST_RAM flip syndrome bits on write. */</span>
<a name="l00573"></a>00573     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#aa28ef91311cb8078eb73251fb95ea9ab">pq_st_ram_cdis</a>               : 1;  <span class="comment">/**&lt; PQ_ST_RAM ECC correction disable. */</span>
<a name="l00574"></a>00574     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#afc9beb5b1bdbaa5c1da57fe5a589bd33">pq_wmd_ram_flip</a>              : 2;  <span class="comment">/**&lt; PQ_WMD_RAM flip syndrome bits on write. */</span>
<a name="l00575"></a>00575     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a70ee0f75b9a1f0fa267558a54177f78d">pq_wmd_ram_cdis</a>              : 1;  <span class="comment">/**&lt; PQ_WMD_RAM ECC correction disable. */</span>
<a name="l00576"></a>00576     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#af22033fbe81c6bd0194849d3972f30e5">pq_wms_ram_flip</a>              : 2;  <span class="comment">/**&lt; PQ_WMS_RAM flip syndrome bits on write. */</span>
<a name="l00577"></a>00577     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a4f039d5ac51ac43de4ebfc9f85fb0c66">pq_wms_ram_cdis</a>              : 1;  <span class="comment">/**&lt; PQ_WMS_RAM ECC correction disable. */</span>
<a name="l00578"></a>00578     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#ad581e47fc16007e3ebeb1a7ac0090461">reserved_0_30</a>                : 31;
<a name="l00579"></a>00579 <span class="preprocessor">#else</span>
<a name="l00580"></a><a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#ad581e47fc16007e3ebeb1a7ac0090461">00580</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#ad581e47fc16007e3ebeb1a7ac0090461">reserved_0_30</a>                : 31;
<a name="l00581"></a><a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a4f039d5ac51ac43de4ebfc9f85fb0c66">00581</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a4f039d5ac51ac43de4ebfc9f85fb0c66">pq_wms_ram_cdis</a>              : 1;
<a name="l00582"></a><a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#af22033fbe81c6bd0194849d3972f30e5">00582</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#af22033fbe81c6bd0194849d3972f30e5">pq_wms_ram_flip</a>              : 2;
<a name="l00583"></a><a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a70ee0f75b9a1f0fa267558a54177f78d">00583</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a70ee0f75b9a1f0fa267558a54177f78d">pq_wmd_ram_cdis</a>              : 1;
<a name="l00584"></a><a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#afc9beb5b1bdbaa5c1da57fe5a589bd33">00584</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#afc9beb5b1bdbaa5c1da57fe5a589bd33">pq_wmd_ram_flip</a>              : 2;
<a name="l00585"></a><a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#aa28ef91311cb8078eb73251fb95ea9ab">00585</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#aa28ef91311cb8078eb73251fb95ea9ab">pq_st_ram_cdis</a>               : 1;
<a name="l00586"></a><a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#aab7ae6ddb3b1c7ad6c3751b6e2e26ba8">00586</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#aab7ae6ddb3b1c7ad6c3751b6e2e26ba8">pq_st_ram_flip</a>               : 2;
<a name="l00587"></a><a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#ab9c6f536c98cc2f22d0e4a26b36b4f45">00587</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#ab9c6f536c98cc2f22d0e4a26b36b4f45">pq_std_ram_cdis</a>              : 1;
<a name="l00588"></a><a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a0f5c34766be821dfc0fcbb2e186e5211">00588</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a0f5c34766be821dfc0fcbb2e186e5211">pq_std_ram_flip</a>              : 2;
<a name="l00589"></a><a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a90cafc02b41a3d904c54a1c29603b1c3">00589</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a90cafc02b41a3d904c54a1c29603b1c3">pq_pqd_ram_cdis</a>              : 1;
<a name="l00590"></a><a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a4e7bbf60f687d00bf400ebb41fc87b27">00590</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a4e7bbf60f687d00bf400ebb41fc87b27">pq_pqd_ram_flip</a>              : 2;
<a name="l00591"></a><a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a2c0786cfd5ae4c932f3a46c20f1df5ce">00591</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a2c0786cfd5ae4c932f3a46c20f1df5ce">pq_pqg_ram_cdis</a>              : 1;
<a name="l00592"></a><a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a2ed0678bee3e25b3a7f79f48400aec7c">00592</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a2ed0678bee3e25b3a7f79f48400aec7c">pq_pqg_ram_flip</a>              : 2;
<a name="l00593"></a><a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a5f1eec6ab4ac3b030eb28c72be6dce33">00593</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a5f1eec6ab4ac3b030eb28c72be6dce33">pq_pqr_ram_cdis</a>              : 1;
<a name="l00594"></a><a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a8ae35e36f1ecef90ee965f27714cab62">00594</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a8ae35e36f1ecef90ee965f27714cab62">pq_pqr_ram_flip</a>              : 2;
<a name="l00595"></a><a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#ad9b2eae15d71fc2644550ccec9f73a91">00595</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#ad9b2eae15d71fc2644550ccec9f73a91">pq_pqy_ram_cdis</a>              : 1;
<a name="l00596"></a><a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a3f32bf5f49d80a79a16776dce96b0d4a">00596</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a3f32bf5f49d80a79a16776dce96b0d4a">pq_pqy_ram_flip</a>              : 2;
<a name="l00597"></a><a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#afda0c77b64abb2646afe720c2a71ebee">00597</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#afda0c77b64abb2646afe720c2a71ebee">pq_dqd_ram_cdis</a>              : 1;
<a name="l00598"></a><a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a6a5a5c82cd27b367724362ef5e7cb7db">00598</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a6a5a5c82cd27b367724362ef5e7cb7db">pq_dqd_ram_flip</a>              : 2;
<a name="l00599"></a><a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#ac38214e1c0e7a350b12853196856c7ad">00599</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#ac38214e1c0e7a350b12853196856c7ad">pq_dqs_ram_cdis</a>              : 1;
<a name="l00600"></a><a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a787a3224c28f879f8669fdb1f392fcdc">00600</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a787a3224c28f879f8669fdb1f392fcdc">pq_dqs_ram_flip</a>              : 2;
<a name="l00601"></a><a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a12a7f0379c86514125e9398419b8441e">00601</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a12a7f0379c86514125e9398419b8441e">pq_tw_0_cmd_fifo_ram_cdis</a>    : 1;
<a name="l00602"></a><a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a78142946c2df164a772f48a757a69adf">00602</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html#a78142946c2df164a772f48a757a69adf">pq_tw_0_cmd_fifo_ram_flip</a>    : 2;
<a name="l00603"></a>00603 <span class="preprocessor">#endif</span>
<a name="l00604"></a>00604 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__pq__ecc__ctl0.html#a82e4ad7c6430bc9ff661d49689566f94">s</a>;
<a name="l00605"></a><a class="code" href="unioncvmx__pse__pq__ecc__ctl0.html#a057599742eb96b1d663bc7d24bf539fe">00605</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__pq__ecc__ctl0_1_1cvmx__pse__pq__ecc__ctl0__s.html">cvmx_pse_pq_ecc_ctl0_s</a>         <a class="code" href="unioncvmx__pse__pq__ecc__ctl0.html#a057599742eb96b1d663bc7d24bf539fe">cn78xx</a>;
<a name="l00606"></a>00606 };
<a name="l00607"></a><a class="code" href="cvmx-pse-defs_8h.html#a93858a1046185efed498a22267eec2f5">00607</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__pq__ecc__ctl0.html" title="cvmx_pse_pq_ecc_ctl0">cvmx_pse_pq_ecc_ctl0</a> <a class="code" href="unioncvmx__pse__pq__ecc__ctl0.html" title="cvmx_pse_pq_ecc_ctl0">cvmx_pse_pq_ecc_ctl0_t</a>;
<a name="l00608"></a>00608 <span class="comment"></span>
<a name="l00609"></a>00609 <span class="comment">/**</span>
<a name="l00610"></a>00610 <span class="comment"> * cvmx_pse_pq_ecc_dbe_sts0</span>
<a name="l00611"></a>00611 <span class="comment"> */</span>
<a name="l00612"></a><a class="code" href="unioncvmx__pse__pq__ecc__dbe__sts0.html">00612</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__pq__ecc__dbe__sts0.html" title="cvmx_pse_pq_ecc_dbe_sts0">cvmx_pse_pq_ecc_dbe_sts0</a> {
<a name="l00613"></a><a class="code" href="unioncvmx__pse__pq__ecc__dbe__sts0.html#a46021ecbae0620c2cf11db18d98080ca">00613</a>     uint64_t <a class="code" href="unioncvmx__pse__pq__ecc__dbe__sts0.html#a46021ecbae0620c2cf11db18d98080ca">u64</a>;
<a name="l00614"></a><a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html">00614</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html">cvmx_pse_pq_ecc_dbe_sts0_s</a> {
<a name="l00615"></a>00615 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00616"></a>00616 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#a2121dc45e41b463ee2e04b855c368b1d">pq_tw_0_cmd_fifo_ram_dbe</a>     : 1;  <span class="comment">/**&lt; Double-bit error for PQ_TW_0_CMD_FIFO_RAM. */</span>
<a name="l00617"></a>00617     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#ac800979112313cb24e17c54d47cb0311">pq_dqs_ram_dbe</a>               : 1;  <span class="comment">/**&lt; Double-bit error for PQ_DQS_RAM. */</span>
<a name="l00618"></a>00618     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#a99448b5aa83ec3bc26e0e570f3c5b464">pq_dqd_ram_dbe</a>               : 1;  <span class="comment">/**&lt; Double-bit error for PQ_DQD_RAM. */</span>
<a name="l00619"></a>00619     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#ad5019dbd622fec857b0dd09264cacaae">pq_pqy_ram_dbe</a>               : 1;  <span class="comment">/**&lt; Double-bit error for PQ_PQY_RAM. */</span>
<a name="l00620"></a>00620     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#a82a8e4db5f36e56b53c55572df50d724">pq_pqr_ram_dbe</a>               : 1;  <span class="comment">/**&lt; Double-bit error for PQ_PQR_RAM. */</span>
<a name="l00621"></a>00621     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#a169087564f5833efff367ca4c51fa060">pq_pqg_ram_dbe</a>               : 1;  <span class="comment">/**&lt; Double-bit error for PQ_PQG_RAM. */</span>
<a name="l00622"></a>00622     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#a104cedf57ec2485a4fd2f9a7f8cbabe2">pq_pqd_ram_dbe</a>               : 1;  <span class="comment">/**&lt; Double-bit error for PQ_PQD_RAM. */</span>
<a name="l00623"></a>00623     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#a16bd33e0196f083bd16781e09409f616">pq_std_ram_dbe</a>               : 1;  <span class="comment">/**&lt; Double-bit error for PQ_STD_RAM. */</span>
<a name="l00624"></a>00624     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#afb6e2d22d93a3216bdd71cecdf70b4b5">pq_st_ram_dbe</a>                : 1;  <span class="comment">/**&lt; Double-bit error for PQ_ST_RAM. */</span>
<a name="l00625"></a>00625     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#a5c9d52761e440df6bcd28e56abf0ddf9">pq_wmd_ram_dbe</a>               : 1;  <span class="comment">/**&lt; Double-bit error for PQ_WMD_RAM. */</span>
<a name="l00626"></a>00626     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#a48ff221265eeec7a660ba3b524dae150">pq_wms_ram_dbe</a>               : 1;  <span class="comment">/**&lt; Double-bit error for PQ_WMS_RAM. */</span>
<a name="l00627"></a>00627     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#a3aee54c3488923b28cb66796986da0f8">reserved_0_52</a>                : 53;
<a name="l00628"></a>00628 <span class="preprocessor">#else</span>
<a name="l00629"></a><a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#a3aee54c3488923b28cb66796986da0f8">00629</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#a3aee54c3488923b28cb66796986da0f8">reserved_0_52</a>                : 53;
<a name="l00630"></a><a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#a48ff221265eeec7a660ba3b524dae150">00630</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#a48ff221265eeec7a660ba3b524dae150">pq_wms_ram_dbe</a>               : 1;
<a name="l00631"></a><a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#a5c9d52761e440df6bcd28e56abf0ddf9">00631</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#a5c9d52761e440df6bcd28e56abf0ddf9">pq_wmd_ram_dbe</a>               : 1;
<a name="l00632"></a><a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#afb6e2d22d93a3216bdd71cecdf70b4b5">00632</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#afb6e2d22d93a3216bdd71cecdf70b4b5">pq_st_ram_dbe</a>                : 1;
<a name="l00633"></a><a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#a16bd33e0196f083bd16781e09409f616">00633</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#a16bd33e0196f083bd16781e09409f616">pq_std_ram_dbe</a>               : 1;
<a name="l00634"></a><a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#a104cedf57ec2485a4fd2f9a7f8cbabe2">00634</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#a104cedf57ec2485a4fd2f9a7f8cbabe2">pq_pqd_ram_dbe</a>               : 1;
<a name="l00635"></a><a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#a169087564f5833efff367ca4c51fa060">00635</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#a169087564f5833efff367ca4c51fa060">pq_pqg_ram_dbe</a>               : 1;
<a name="l00636"></a><a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#a82a8e4db5f36e56b53c55572df50d724">00636</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#a82a8e4db5f36e56b53c55572df50d724">pq_pqr_ram_dbe</a>               : 1;
<a name="l00637"></a><a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#ad5019dbd622fec857b0dd09264cacaae">00637</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#ad5019dbd622fec857b0dd09264cacaae">pq_pqy_ram_dbe</a>               : 1;
<a name="l00638"></a><a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#a99448b5aa83ec3bc26e0e570f3c5b464">00638</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#a99448b5aa83ec3bc26e0e570f3c5b464">pq_dqd_ram_dbe</a>               : 1;
<a name="l00639"></a><a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#ac800979112313cb24e17c54d47cb0311">00639</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#ac800979112313cb24e17c54d47cb0311">pq_dqs_ram_dbe</a>               : 1;
<a name="l00640"></a><a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#a2121dc45e41b463ee2e04b855c368b1d">00640</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html#a2121dc45e41b463ee2e04b855c368b1d">pq_tw_0_cmd_fifo_ram_dbe</a>     : 1;
<a name="l00641"></a>00641 <span class="preprocessor">#endif</span>
<a name="l00642"></a>00642 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__pq__ecc__dbe__sts0.html#afa42b12ba53a7d8a6f20a99659c9e80c">s</a>;
<a name="l00643"></a><a class="code" href="unioncvmx__pse__pq__ecc__dbe__sts0.html#a1868a57887c7e0710c6e3132f31ca378">00643</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__pq__ecc__dbe__sts0_1_1cvmx__pse__pq__ecc__dbe__sts0__s.html">cvmx_pse_pq_ecc_dbe_sts0_s</a>     <a class="code" href="unioncvmx__pse__pq__ecc__dbe__sts0.html#a1868a57887c7e0710c6e3132f31ca378">cn78xx</a>;
<a name="l00644"></a>00644 };
<a name="l00645"></a><a class="code" href="cvmx-pse-defs_8h.html#a3f40ffd8b0f454de9a7b01200bf02c63">00645</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__pq__ecc__dbe__sts0.html" title="cvmx_pse_pq_ecc_dbe_sts0">cvmx_pse_pq_ecc_dbe_sts0</a> <a class="code" href="unioncvmx__pse__pq__ecc__dbe__sts0.html" title="cvmx_pse_pq_ecc_dbe_sts0">cvmx_pse_pq_ecc_dbe_sts0_t</a>;
<a name="l00646"></a>00646 <span class="comment"></span>
<a name="l00647"></a>00647 <span class="comment">/**</span>
<a name="l00648"></a>00648 <span class="comment"> * cvmx_pse_pq_ecc_dbe_sts_cmb0</span>
<a name="l00649"></a>00649 <span class="comment"> */</span>
<a name="l00650"></a><a class="code" href="unioncvmx__pse__pq__ecc__dbe__sts__cmb0.html">00650</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__pq__ecc__dbe__sts__cmb0.html" title="cvmx_pse_pq_ecc_dbe_sts_cmb0">cvmx_pse_pq_ecc_dbe_sts_cmb0</a> {
<a name="l00651"></a><a class="code" href="unioncvmx__pse__pq__ecc__dbe__sts__cmb0.html#a910d56508b9f06d33c7f516b33354566">00651</a>     uint64_t <a class="code" href="unioncvmx__pse__pq__ecc__dbe__sts__cmb0.html#a910d56508b9f06d33c7f516b33354566">u64</a>;
<a name="l00652"></a><a class="code" href="structcvmx__pse__pq__ecc__dbe__sts__cmb0_1_1cvmx__pse__pq__ecc__dbe__sts__cmb0__s.html">00652</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__pq__ecc__dbe__sts__cmb0_1_1cvmx__pse__pq__ecc__dbe__sts__cmb0__s.html">cvmx_pse_pq_ecc_dbe_sts_cmb0_s</a> {
<a name="l00653"></a>00653 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00654"></a>00654 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__pq__ecc__dbe__sts__cmb0_1_1cvmx__pse__pq__ecc__dbe__sts__cmb0__s.html#adba386d78b670da1a0d9d2f7afbdfce6">pse_pq_dbe_cmb0</a>              : 1;  <span class="comment">/**&lt; Double-bit error for PQ_TW_0_CMD_FIFO_RAM. Throws PKO_INTSN_E::PSE_PQ_DBE_CMB0. */</span>
<a name="l00655"></a>00655     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__dbe__sts__cmb0_1_1cvmx__pse__pq__ecc__dbe__sts__cmb0__s.html#ab824841566250c1c438947af6427e109">reserved_0_62</a>                : 63;
<a name="l00656"></a>00656 <span class="preprocessor">#else</span>
<a name="l00657"></a><a class="code" href="structcvmx__pse__pq__ecc__dbe__sts__cmb0_1_1cvmx__pse__pq__ecc__dbe__sts__cmb0__s.html#ab824841566250c1c438947af6427e109">00657</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__pq__ecc__dbe__sts__cmb0_1_1cvmx__pse__pq__ecc__dbe__sts__cmb0__s.html#ab824841566250c1c438947af6427e109">reserved_0_62</a>                : 63;
<a name="l00658"></a><a class="code" href="structcvmx__pse__pq__ecc__dbe__sts__cmb0_1_1cvmx__pse__pq__ecc__dbe__sts__cmb0__s.html#adba386d78b670da1a0d9d2f7afbdfce6">00658</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__dbe__sts__cmb0_1_1cvmx__pse__pq__ecc__dbe__sts__cmb0__s.html#adba386d78b670da1a0d9d2f7afbdfce6">pse_pq_dbe_cmb0</a>              : 1;
<a name="l00659"></a>00659 <span class="preprocessor">#endif</span>
<a name="l00660"></a>00660 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__pq__ecc__dbe__sts__cmb0.html#a21deda398f17af46a2ea3e1e2f01b701">s</a>;
<a name="l00661"></a><a class="code" href="unioncvmx__pse__pq__ecc__dbe__sts__cmb0.html#a625495b8ff01af4c7202a5af3604ae1c">00661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__pq__ecc__dbe__sts__cmb0_1_1cvmx__pse__pq__ecc__dbe__sts__cmb0__s.html">cvmx_pse_pq_ecc_dbe_sts_cmb0_s</a> <a class="code" href="unioncvmx__pse__pq__ecc__dbe__sts__cmb0.html#a625495b8ff01af4c7202a5af3604ae1c">cn78xx</a>;
<a name="l00662"></a>00662 };
<a name="l00663"></a><a class="code" href="cvmx-pse-defs_8h.html#a465cf5f3107c91e2d19288463c878fc0">00663</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__pq__ecc__dbe__sts__cmb0.html" title="cvmx_pse_pq_ecc_dbe_sts_cmb0">cvmx_pse_pq_ecc_dbe_sts_cmb0</a> <a class="code" href="unioncvmx__pse__pq__ecc__dbe__sts__cmb0.html" title="cvmx_pse_pq_ecc_dbe_sts_cmb0">cvmx_pse_pq_ecc_dbe_sts_cmb0_t</a>;
<a name="l00664"></a>00664 <span class="comment"></span>
<a name="l00665"></a>00665 <span class="comment">/**</span>
<a name="l00666"></a>00666 <span class="comment"> * cvmx_pse_pq_ecc_sbe_sts0</span>
<a name="l00667"></a>00667 <span class="comment"> */</span>
<a name="l00668"></a><a class="code" href="unioncvmx__pse__pq__ecc__sbe__sts0.html">00668</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__pq__ecc__sbe__sts0.html" title="cvmx_pse_pq_ecc_sbe_sts0">cvmx_pse_pq_ecc_sbe_sts0</a> {
<a name="l00669"></a><a class="code" href="unioncvmx__pse__pq__ecc__sbe__sts0.html#aa164db78f38de84c048339c37cd0c505">00669</a>     uint64_t <a class="code" href="unioncvmx__pse__pq__ecc__sbe__sts0.html#aa164db78f38de84c048339c37cd0c505">u64</a>;
<a name="l00670"></a><a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html">00670</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html">cvmx_pse_pq_ecc_sbe_sts0_s</a> {
<a name="l00671"></a>00671 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00672"></a>00672 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#a2b18eecc49a9baa2eb7553be10c8086c">pq_tw_0_cmd_fifo_ram_sbe</a>     : 1;  <span class="comment">/**&lt; Single-bit error for PQ_TW_0_CMD_FIFO_RAM. */</span>
<a name="l00673"></a>00673     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#a98ece21aa26c537b9533b1c2c6c11f05">pq_dqs_ram_sbe</a>               : 1;  <span class="comment">/**&lt; Single-bit error for PQ_DQS_RAM. */</span>
<a name="l00674"></a>00674     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#acc184c29c6510507228ad7194a3bb918">pq_dqd_ram_sbe</a>               : 1;  <span class="comment">/**&lt; Single-bit error for PQ_DQD_RAM. */</span>
<a name="l00675"></a>00675     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#a869d54eda13fab9e0d6ddfcc2b97a8c4">pq_pqy_ram_sbe</a>               : 1;  <span class="comment">/**&lt; Single-bit error for PQ_PQY_RAM. */</span>
<a name="l00676"></a>00676     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#aa0978f4019c2476b09e8079cff5e4c62">pq_pqr_ram_sbe</a>               : 1;  <span class="comment">/**&lt; Single-bit error for PQ_PQR_RAM. */</span>
<a name="l00677"></a>00677     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#af50f366691a905d520cfb0793a06abb9">pq_pqg_ram_sbe</a>               : 1;  <span class="comment">/**&lt; Single-bit error for PQ_PQG_RAM. */</span>
<a name="l00678"></a>00678     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#a3c081a4186cd765a7f17a558e2b44fce">pq_pqd_ram_sbe</a>               : 1;  <span class="comment">/**&lt; Single-bit error for PQ_PQD_RAM. */</span>
<a name="l00679"></a>00679     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#a28980839cdca651220f4855044655817">pq_std_ram_sbe</a>               : 1;  <span class="comment">/**&lt; Single-bit error for PQ_STD_RAM. */</span>
<a name="l00680"></a>00680     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#abc04e9a816a29238de3d395a9e7c6dad">pq_st_ram_sbe</a>                : 1;  <span class="comment">/**&lt; Single-bit error for PQ_ST_RAM. */</span>
<a name="l00681"></a>00681     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#a9bfd67f44e5c4515407251a3902e01ab">pq_wmd_ram_sbe</a>               : 1;  <span class="comment">/**&lt; Single-bit error for PQ_WMD_RAM. */</span>
<a name="l00682"></a>00682     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#a9449d61e3b097d2033d99d7bb9f71ea6">pq_wms_ram_sbe</a>               : 1;  <span class="comment">/**&lt; Single-bit error for PQ_WMS_RAM. */</span>
<a name="l00683"></a>00683     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#a4b8b8f1179452c4d88c9a3d604b5eb7e">reserved_0_52</a>                : 53;
<a name="l00684"></a>00684 <span class="preprocessor">#else</span>
<a name="l00685"></a><a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#a4b8b8f1179452c4d88c9a3d604b5eb7e">00685</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#a4b8b8f1179452c4d88c9a3d604b5eb7e">reserved_0_52</a>                : 53;
<a name="l00686"></a><a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#a9449d61e3b097d2033d99d7bb9f71ea6">00686</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#a9449d61e3b097d2033d99d7bb9f71ea6">pq_wms_ram_sbe</a>               : 1;
<a name="l00687"></a><a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#a9bfd67f44e5c4515407251a3902e01ab">00687</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#a9bfd67f44e5c4515407251a3902e01ab">pq_wmd_ram_sbe</a>               : 1;
<a name="l00688"></a><a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#abc04e9a816a29238de3d395a9e7c6dad">00688</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#abc04e9a816a29238de3d395a9e7c6dad">pq_st_ram_sbe</a>                : 1;
<a name="l00689"></a><a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#a28980839cdca651220f4855044655817">00689</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#a28980839cdca651220f4855044655817">pq_std_ram_sbe</a>               : 1;
<a name="l00690"></a><a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#a3c081a4186cd765a7f17a558e2b44fce">00690</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#a3c081a4186cd765a7f17a558e2b44fce">pq_pqd_ram_sbe</a>               : 1;
<a name="l00691"></a><a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#af50f366691a905d520cfb0793a06abb9">00691</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#af50f366691a905d520cfb0793a06abb9">pq_pqg_ram_sbe</a>               : 1;
<a name="l00692"></a><a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#aa0978f4019c2476b09e8079cff5e4c62">00692</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#aa0978f4019c2476b09e8079cff5e4c62">pq_pqr_ram_sbe</a>               : 1;
<a name="l00693"></a><a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#a869d54eda13fab9e0d6ddfcc2b97a8c4">00693</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#a869d54eda13fab9e0d6ddfcc2b97a8c4">pq_pqy_ram_sbe</a>               : 1;
<a name="l00694"></a><a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#acc184c29c6510507228ad7194a3bb918">00694</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#acc184c29c6510507228ad7194a3bb918">pq_dqd_ram_sbe</a>               : 1;
<a name="l00695"></a><a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#a98ece21aa26c537b9533b1c2c6c11f05">00695</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#a98ece21aa26c537b9533b1c2c6c11f05">pq_dqs_ram_sbe</a>               : 1;
<a name="l00696"></a><a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#a2b18eecc49a9baa2eb7553be10c8086c">00696</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html#a2b18eecc49a9baa2eb7553be10c8086c">pq_tw_0_cmd_fifo_ram_sbe</a>     : 1;
<a name="l00697"></a>00697 <span class="preprocessor">#endif</span>
<a name="l00698"></a>00698 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__pq__ecc__sbe__sts0.html#a7656ca4d07df1f595d78180ac9d4544e">s</a>;
<a name="l00699"></a><a class="code" href="unioncvmx__pse__pq__ecc__sbe__sts0.html#ab0d94f27535d15d05c5f68a8fd521eb6">00699</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__pq__ecc__sbe__sts0_1_1cvmx__pse__pq__ecc__sbe__sts0__s.html">cvmx_pse_pq_ecc_sbe_sts0_s</a>     <a class="code" href="unioncvmx__pse__pq__ecc__sbe__sts0.html#ab0d94f27535d15d05c5f68a8fd521eb6">cn78xx</a>;
<a name="l00700"></a>00700 };
<a name="l00701"></a><a class="code" href="cvmx-pse-defs_8h.html#a5c8e8dec1fb0e0977bde992ddb1b4ed2">00701</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__pq__ecc__sbe__sts0.html" title="cvmx_pse_pq_ecc_sbe_sts0">cvmx_pse_pq_ecc_sbe_sts0</a> <a class="code" href="unioncvmx__pse__pq__ecc__sbe__sts0.html" title="cvmx_pse_pq_ecc_sbe_sts0">cvmx_pse_pq_ecc_sbe_sts0_t</a>;
<a name="l00702"></a>00702 <span class="comment"></span>
<a name="l00703"></a>00703 <span class="comment">/**</span>
<a name="l00704"></a>00704 <span class="comment"> * cvmx_pse_pq_ecc_sbe_sts_cmb0</span>
<a name="l00705"></a>00705 <span class="comment"> */</span>
<a name="l00706"></a><a class="code" href="unioncvmx__pse__pq__ecc__sbe__sts__cmb0.html">00706</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__pq__ecc__sbe__sts__cmb0.html" title="cvmx_pse_pq_ecc_sbe_sts_cmb0">cvmx_pse_pq_ecc_sbe_sts_cmb0</a> {
<a name="l00707"></a><a class="code" href="unioncvmx__pse__pq__ecc__sbe__sts__cmb0.html#a2a94150327355aaeddc69482a1ce8608">00707</a>     uint64_t <a class="code" href="unioncvmx__pse__pq__ecc__sbe__sts__cmb0.html#a2a94150327355aaeddc69482a1ce8608">u64</a>;
<a name="l00708"></a><a class="code" href="structcvmx__pse__pq__ecc__sbe__sts__cmb0_1_1cvmx__pse__pq__ecc__sbe__sts__cmb0__s.html">00708</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__pq__ecc__sbe__sts__cmb0_1_1cvmx__pse__pq__ecc__sbe__sts__cmb0__s.html">cvmx_pse_pq_ecc_sbe_sts_cmb0_s</a> {
<a name="l00709"></a>00709 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00710"></a>00710 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__pq__ecc__sbe__sts__cmb0_1_1cvmx__pse__pq__ecc__sbe__sts__cmb0__s.html#ac76c1a45f283992991a1e3b92333e10a">pse_pq_sbe_cmb0</a>              : 1;  <span class="comment">/**&lt; Single-bit error for PQ_TW_0_CMD_FIFO_RAM. Throws PKO_INTSN_E::PSE_PQ_SBE_CMB0. */</span>
<a name="l00711"></a>00711     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__sbe__sts__cmb0_1_1cvmx__pse__pq__ecc__sbe__sts__cmb0__s.html#ab302205686dc7800c6932c6808cbbd97">reserved_0_62</a>                : 63;
<a name="l00712"></a>00712 <span class="preprocessor">#else</span>
<a name="l00713"></a><a class="code" href="structcvmx__pse__pq__ecc__sbe__sts__cmb0_1_1cvmx__pse__pq__ecc__sbe__sts__cmb0__s.html#ab302205686dc7800c6932c6808cbbd97">00713</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__pq__ecc__sbe__sts__cmb0_1_1cvmx__pse__pq__ecc__sbe__sts__cmb0__s.html#ab302205686dc7800c6932c6808cbbd97">reserved_0_62</a>                : 63;
<a name="l00714"></a><a class="code" href="structcvmx__pse__pq__ecc__sbe__sts__cmb0_1_1cvmx__pse__pq__ecc__sbe__sts__cmb0__s.html#ac76c1a45f283992991a1e3b92333e10a">00714</a>     uint64_t <a class="code" href="structcvmx__pse__pq__ecc__sbe__sts__cmb0_1_1cvmx__pse__pq__ecc__sbe__sts__cmb0__s.html#ac76c1a45f283992991a1e3b92333e10a">pse_pq_sbe_cmb0</a>              : 1;
<a name="l00715"></a>00715 <span class="preprocessor">#endif</span>
<a name="l00716"></a>00716 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__pq__ecc__sbe__sts__cmb0.html#a01c860a35a40f62bdb8c622b221b20d8">s</a>;
<a name="l00717"></a><a class="code" href="unioncvmx__pse__pq__ecc__sbe__sts__cmb0.html#a400a984cc657cd07771f5e14a9806608">00717</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__pq__ecc__sbe__sts__cmb0_1_1cvmx__pse__pq__ecc__sbe__sts__cmb0__s.html">cvmx_pse_pq_ecc_sbe_sts_cmb0_s</a> <a class="code" href="unioncvmx__pse__pq__ecc__sbe__sts__cmb0.html#a400a984cc657cd07771f5e14a9806608">cn78xx</a>;
<a name="l00718"></a>00718 };
<a name="l00719"></a><a class="code" href="cvmx-pse-defs_8h.html#a6edf68881a47ffa072bdf409d925588b">00719</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__pq__ecc__sbe__sts__cmb0.html" title="cvmx_pse_pq_ecc_sbe_sts_cmb0">cvmx_pse_pq_ecc_sbe_sts_cmb0</a> <a class="code" href="unioncvmx__pse__pq__ecc__sbe__sts__cmb0.html" title="cvmx_pse_pq_ecc_sbe_sts_cmb0">cvmx_pse_pq_ecc_sbe_sts_cmb0_t</a>;
<a name="l00720"></a>00720 <span class="comment"></span>
<a name="l00721"></a>00721 <span class="comment">/**</span>
<a name="l00722"></a>00722 <span class="comment"> * cvmx_pse_sq1_ecc_ctl0</span>
<a name="l00723"></a>00723 <span class="comment"> */</span>
<a name="l00724"></a><a class="code" href="unioncvmx__pse__sq1__ecc__ctl0.html">00724</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq1__ecc__ctl0.html" title="cvmx_pse_sq1_ecc_ctl0">cvmx_pse_sq1_ecc_ctl0</a> {
<a name="l00725"></a><a class="code" href="unioncvmx__pse__sq1__ecc__ctl0.html#a3cbbefc9ad84005b69c7eacb01a7b347">00725</a>     uint64_t <a class="code" href="unioncvmx__pse__sq1__ecc__ctl0.html#a3cbbefc9ad84005b69c7eacb01a7b347">u64</a>;
<a name="l00726"></a><a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html">00726</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html">cvmx_pse_sq1_ecc_ctl0_s</a> {
<a name="l00727"></a>00727 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00728"></a>00728 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a4e3b435c64a61ba37adbf0bc0ec461f4">sq1_cxs_ram_flip</a>             : 2;  <span class="comment">/**&lt; SQ1_CXS_RAM flip syndrome bits on write. */</span>
<a name="l00729"></a>00729     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#ab9f2b98bf5a19a0d5b25517542737e11">sq1_cxs_ram_cdis</a>             : 1;  <span class="comment">/**&lt; SQ1_CXS_RAM ECC correction disable. */</span>
<a name="l00730"></a>00730     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a263a72044f35ccf8230148597a416ec7">sq1_cxd_ram_flip</a>             : 2;  <span class="comment">/**&lt; SQ1_CXD_RAM flip syndrome bits on write. */</span>
<a name="l00731"></a>00731     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a845e804b6e63743b1f21532451bfeee6">sq1_cxd_ram_cdis</a>             : 1;  <span class="comment">/**&lt; SQ1_CXD_RAM ECC correction disable. */</span>
<a name="l00732"></a>00732     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#af2ac2a78450d7d4359aa15e09b2ca8d9">sq1_pt_ram_flip</a>              : 2;  <span class="comment">/**&lt; SQ1_PT_RAM flip syndrome bits on write. */</span>
<a name="l00733"></a>00733     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a33fb0fd5925b9c386a2770b447e15ba9">sq1_pt_ram_cdis</a>              : 1;  <span class="comment">/**&lt; SQ1_PT_RAM ECC correction disable. */</span>
<a name="l00734"></a>00734     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#af857c28433f9c8ad2d5adbc822fc6b4e">sq1_nt_ram_flip</a>              : 2;  <span class="comment">/**&lt; SQ1_NT_RAM flip syndrome bits on write. */</span>
<a name="l00735"></a>00735     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a4432b042571c4cf939e0d04b6d0581fd">sq1_nt_ram_cdis</a>              : 1;  <span class="comment">/**&lt; SQ1_NT_RAM ECC correction disable. */</span>
<a name="l00736"></a>00736     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a88ae8ec25316a4c8e144596c233a9238">sq1_rt_ram_flip</a>              : 2;  <span class="comment">/**&lt; SQ1_RT_RAM flip syndrome bits on write. */</span>
<a name="l00737"></a>00737     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#acab64d9c97f6d1a775ca25a52f6e37a9">sq1_rt_ram_cdis</a>              : 1;  <span class="comment">/**&lt; SQ1_RT_RAM ECC correction disable. */</span>
<a name="l00738"></a>00738     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#afaf0d75d4053ab37101f546452ffe2e4">sq1_tw_1_cmd_fifo_ram_flip</a>   : 2;  <span class="comment">/**&lt; SQ1_TW_1_CMD_FIFO_RAM flip syndrome bits on write. */</span>
<a name="l00739"></a>00739     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a6374890a981232ddf71c77e298300d7f">sq1_tw_1_cmd_fifo_ram_cdis</a>   : 1;  <span class="comment">/**&lt; SQ1_TW_1_CMD_FIFO_RAM ECC correction disable. */</span>
<a name="l00740"></a>00740     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a5dc4f525d92845755b637b4b68aaf3e4">sq1_tw_0_cmd_fifo_ram_flip</a>   : 2;  <span class="comment">/**&lt; SQ1_TW_0_CMD_FIFO_RAM flip syndrome bits on write. */</span>
<a name="l00741"></a>00741     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a7c875d18ff9ee38fb4d88b7b0f6d8023">sq1_tw_0_cmd_fifo_ram_cdis</a>   : 1;  <span class="comment">/**&lt; SQ1_TW_0_CMD_FIFO_RAM ECC correction disable. */</span>
<a name="l00742"></a>00742     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#ad023989f6bf7e14a537b606938216acc">sq1_sts1_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ1_STS1_RAM flip syndrome bits on write. */</span>
<a name="l00743"></a>00743     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#af06a8363157613c9463902f098ad4c9b">sq1_sts1_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ1_STS1_RAM ECC correction disable. */</span>
<a name="l00744"></a>00744     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#af8a72d60c0658c26ee0ba7ceb3ecba77">sq1_sts0_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ1_STS0_RAM flip syndrome bits on write. */</span>
<a name="l00745"></a>00745     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#af4be7ed5b42a965e3916ea03b4e7b680">sq1_sts0_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ1_STS0_RAM ECC correction disable. */</span>
<a name="l00746"></a>00746     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#af6ed0c420407b16570968ed17416860a">sq1_std1_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ1_STD1_RAM flip syndrome bits on write. */</span>
<a name="l00747"></a>00747     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a78e5e45ec8c37e0552dc99adf91828e4">sq1_std1_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ1_STD1_RAM ECC correction disable. */</span>
<a name="l00748"></a>00748     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a62e77751e7d28e7a226896aea0ee23fe">sq1_std0_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ1_STD0_RAM flip syndrome bits on write. */</span>
<a name="l00749"></a>00749     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a5b8c2334924a491abfed1417702ec7d3">sq1_std0_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ1_STD0_RAM ECC correction disable. */</span>
<a name="l00750"></a>00750     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a898ddc7a3de3bdddcb433554ce30e365">sq1_wt_ram_flip</a>              : 2;  <span class="comment">/**&lt; SQ1_WT_RAM flip syndrome bits on write. */</span>
<a name="l00751"></a>00751     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a1b6e5832da4d56b1b5b48b734b7ced19">sq1_wt_ram_cdis</a>              : 1;  <span class="comment">/**&lt; SQ1_WT_RAM ECC correction disable. */</span>
<a name="l00752"></a>00752     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a262924f5f2206b4207cdcdc5af988fdf">reserved_0_27</a>                : 28;
<a name="l00753"></a>00753 <span class="preprocessor">#else</span>
<a name="l00754"></a><a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a262924f5f2206b4207cdcdc5af988fdf">00754</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a262924f5f2206b4207cdcdc5af988fdf">reserved_0_27</a>                : 28;
<a name="l00755"></a><a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a1b6e5832da4d56b1b5b48b734b7ced19">00755</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a1b6e5832da4d56b1b5b48b734b7ced19">sq1_wt_ram_cdis</a>              : 1;
<a name="l00756"></a><a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a898ddc7a3de3bdddcb433554ce30e365">00756</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a898ddc7a3de3bdddcb433554ce30e365">sq1_wt_ram_flip</a>              : 2;
<a name="l00757"></a><a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a5b8c2334924a491abfed1417702ec7d3">00757</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a5b8c2334924a491abfed1417702ec7d3">sq1_std0_ram_cdis</a>            : 1;
<a name="l00758"></a><a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a62e77751e7d28e7a226896aea0ee23fe">00758</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a62e77751e7d28e7a226896aea0ee23fe">sq1_std0_ram_flip</a>            : 2;
<a name="l00759"></a><a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a78e5e45ec8c37e0552dc99adf91828e4">00759</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a78e5e45ec8c37e0552dc99adf91828e4">sq1_std1_ram_cdis</a>            : 1;
<a name="l00760"></a><a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#af6ed0c420407b16570968ed17416860a">00760</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#af6ed0c420407b16570968ed17416860a">sq1_std1_ram_flip</a>            : 2;
<a name="l00761"></a><a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#af4be7ed5b42a965e3916ea03b4e7b680">00761</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#af4be7ed5b42a965e3916ea03b4e7b680">sq1_sts0_ram_cdis</a>            : 1;
<a name="l00762"></a><a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#af8a72d60c0658c26ee0ba7ceb3ecba77">00762</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#af8a72d60c0658c26ee0ba7ceb3ecba77">sq1_sts0_ram_flip</a>            : 2;
<a name="l00763"></a><a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#af06a8363157613c9463902f098ad4c9b">00763</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#af06a8363157613c9463902f098ad4c9b">sq1_sts1_ram_cdis</a>            : 1;
<a name="l00764"></a><a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#ad023989f6bf7e14a537b606938216acc">00764</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#ad023989f6bf7e14a537b606938216acc">sq1_sts1_ram_flip</a>            : 2;
<a name="l00765"></a><a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a7c875d18ff9ee38fb4d88b7b0f6d8023">00765</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a7c875d18ff9ee38fb4d88b7b0f6d8023">sq1_tw_0_cmd_fifo_ram_cdis</a>   : 1;
<a name="l00766"></a><a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a5dc4f525d92845755b637b4b68aaf3e4">00766</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a5dc4f525d92845755b637b4b68aaf3e4">sq1_tw_0_cmd_fifo_ram_flip</a>   : 2;
<a name="l00767"></a><a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a6374890a981232ddf71c77e298300d7f">00767</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a6374890a981232ddf71c77e298300d7f">sq1_tw_1_cmd_fifo_ram_cdis</a>   : 1;
<a name="l00768"></a><a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#afaf0d75d4053ab37101f546452ffe2e4">00768</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#afaf0d75d4053ab37101f546452ffe2e4">sq1_tw_1_cmd_fifo_ram_flip</a>   : 2;
<a name="l00769"></a><a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#acab64d9c97f6d1a775ca25a52f6e37a9">00769</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#acab64d9c97f6d1a775ca25a52f6e37a9">sq1_rt_ram_cdis</a>              : 1;
<a name="l00770"></a><a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a88ae8ec25316a4c8e144596c233a9238">00770</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a88ae8ec25316a4c8e144596c233a9238">sq1_rt_ram_flip</a>              : 2;
<a name="l00771"></a><a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a4432b042571c4cf939e0d04b6d0581fd">00771</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a4432b042571c4cf939e0d04b6d0581fd">sq1_nt_ram_cdis</a>              : 1;
<a name="l00772"></a><a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#af857c28433f9c8ad2d5adbc822fc6b4e">00772</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#af857c28433f9c8ad2d5adbc822fc6b4e">sq1_nt_ram_flip</a>              : 2;
<a name="l00773"></a><a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a33fb0fd5925b9c386a2770b447e15ba9">00773</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a33fb0fd5925b9c386a2770b447e15ba9">sq1_pt_ram_cdis</a>              : 1;
<a name="l00774"></a><a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#af2ac2a78450d7d4359aa15e09b2ca8d9">00774</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#af2ac2a78450d7d4359aa15e09b2ca8d9">sq1_pt_ram_flip</a>              : 2;
<a name="l00775"></a><a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a845e804b6e63743b1f21532451bfeee6">00775</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a845e804b6e63743b1f21532451bfeee6">sq1_cxd_ram_cdis</a>             : 1;
<a name="l00776"></a><a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a263a72044f35ccf8230148597a416ec7">00776</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a263a72044f35ccf8230148597a416ec7">sq1_cxd_ram_flip</a>             : 2;
<a name="l00777"></a><a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#ab9f2b98bf5a19a0d5b25517542737e11">00777</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#ab9f2b98bf5a19a0d5b25517542737e11">sq1_cxs_ram_cdis</a>             : 1;
<a name="l00778"></a><a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a4e3b435c64a61ba37adbf0bc0ec461f4">00778</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html#a4e3b435c64a61ba37adbf0bc0ec461f4">sq1_cxs_ram_flip</a>             : 2;
<a name="l00779"></a>00779 <span class="preprocessor">#endif</span>
<a name="l00780"></a>00780 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__sq1__ecc__ctl0.html#ac6ae0ace4776f603a0a9cd9395ca0430">s</a>;
<a name="l00781"></a><a class="code" href="unioncvmx__pse__sq1__ecc__ctl0.html#a539f6ff6fe6c4e816b6e5d8b0396a570">00781</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq1__ecc__ctl0_1_1cvmx__pse__sq1__ecc__ctl0__s.html">cvmx_pse_sq1_ecc_ctl0_s</a>        <a class="code" href="unioncvmx__pse__sq1__ecc__ctl0.html#a539f6ff6fe6c4e816b6e5d8b0396a570">cn78xx</a>;
<a name="l00782"></a>00782 };
<a name="l00783"></a><a class="code" href="cvmx-pse-defs_8h.html#a47b5a9e2c2590a97594299ed4cee0866">00783</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq1__ecc__ctl0.html" title="cvmx_pse_sq1_ecc_ctl0">cvmx_pse_sq1_ecc_ctl0</a> <a class="code" href="unioncvmx__pse__sq1__ecc__ctl0.html" title="cvmx_pse_sq1_ecc_ctl0">cvmx_pse_sq1_ecc_ctl0_t</a>;
<a name="l00784"></a>00784 <span class="comment"></span>
<a name="l00785"></a>00785 <span class="comment">/**</span>
<a name="l00786"></a>00786 <span class="comment"> * cvmx_pse_sq1_ecc_dbe_sts0</span>
<a name="l00787"></a>00787 <span class="comment"> */</span>
<a name="l00788"></a><a class="code" href="unioncvmx__pse__sq1__ecc__dbe__sts0.html">00788</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq1__ecc__dbe__sts0.html" title="cvmx_pse_sq1_ecc_dbe_sts0">cvmx_pse_sq1_ecc_dbe_sts0</a> {
<a name="l00789"></a><a class="code" href="unioncvmx__pse__sq1__ecc__dbe__sts0.html#a8007af005d968bb94eb43c4c3da4d1b1">00789</a>     uint64_t <a class="code" href="unioncvmx__pse__sq1__ecc__dbe__sts0.html#a8007af005d968bb94eb43c4c3da4d1b1">u64</a>;
<a name="l00790"></a><a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html">00790</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html">cvmx_pse_sq1_ecc_dbe_sts0_s</a> {
<a name="l00791"></a>00791 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00792"></a>00792 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#ae6b86ceb23b753b49135d02c2b20e58a">sq1_cxs_ram_dbe</a>              : 1;  <span class="comment">/**&lt; Double-bit error for SQ1_CXS_RAM. */</span>
<a name="l00793"></a>00793     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#a143f4d59a6cb5cc01ac770b8e4a5f882">sq1_cxd_ram_dbe</a>              : 1;  <span class="comment">/**&lt; Double-bit error for SQ1_CXD_RAM. */</span>
<a name="l00794"></a>00794     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#ab31ff4cba1efe0de7de7e34f59dc1d24">sq1_pt_ram_dbe</a>               : 1;  <span class="comment">/**&lt; Double-bit error for SQ1_PT_RAM. */</span>
<a name="l00795"></a>00795     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#a9ddc2eddc5eea5d6cb0f3a9e6c5877c5">sq1_nt_ram_dbe</a>               : 1;  <span class="comment">/**&lt; Double-bit error for SQ1_NT_RAM. */</span>
<a name="l00796"></a>00796     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#a5976c9b7af8bce2a409334c8044e7d84">sq1_rt_ram_dbe</a>               : 1;  <span class="comment">/**&lt; Double-bit error for SQ1_RT_RAM. */</span>
<a name="l00797"></a>00797     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#a654f72fa1c4c30b6029c44d83064e34c">sq1_tw_1_cmd_fifo_ram_dbe</a>    : 1;  <span class="comment">/**&lt; Double-bit error for SQ1_TW_1_CMD_FIFO_RAM. */</span>
<a name="l00798"></a>00798     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#ae2c8697a58f579c0622ebb29b7283b9a">sq1_tw_0_cmd_fifo_ram_dbe</a>    : 1;  <span class="comment">/**&lt; Double-bit error for SQ1_TW_0_CMD_FIFO_RAM. */</span>
<a name="l00799"></a>00799     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#a05a455cb43ee2741eff27399f7066009">sq1_sts1_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ1_STS1_RAM. */</span>
<a name="l00800"></a>00800     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#a9f47c4ea35d37df2e0065cecc0db2692">sq1_sts0_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ1_STS0_RAM. */</span>
<a name="l00801"></a>00801     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#a4cf87d1d12b81f860e19a094a2c8fc2e">sq1_std1_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ1_STD1_RAM. */</span>
<a name="l00802"></a>00802     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#a2803d0d4e78546dc2f6c25287d11a5f9">sq1_std0_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ1_STD0_RAM. */</span>
<a name="l00803"></a>00803     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#aecca8a1dda5f5b6045fc912299305730">sq1_wt_ram_dbe</a>               : 1;  <span class="comment">/**&lt; Double-bit error for SQ1_WT_RAM. */</span>
<a name="l00804"></a>00804     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#ae4dbd00360e011711f5fe1e9100c0364">reserved_0_51</a>                : 52;
<a name="l00805"></a>00805 <span class="preprocessor">#else</span>
<a name="l00806"></a><a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#ae4dbd00360e011711f5fe1e9100c0364">00806</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#ae4dbd00360e011711f5fe1e9100c0364">reserved_0_51</a>                : 52;
<a name="l00807"></a><a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#aecca8a1dda5f5b6045fc912299305730">00807</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#aecca8a1dda5f5b6045fc912299305730">sq1_wt_ram_dbe</a>               : 1;
<a name="l00808"></a><a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#a2803d0d4e78546dc2f6c25287d11a5f9">00808</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#a2803d0d4e78546dc2f6c25287d11a5f9">sq1_std0_ram_dbe</a>             : 1;
<a name="l00809"></a><a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#a4cf87d1d12b81f860e19a094a2c8fc2e">00809</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#a4cf87d1d12b81f860e19a094a2c8fc2e">sq1_std1_ram_dbe</a>             : 1;
<a name="l00810"></a><a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#a9f47c4ea35d37df2e0065cecc0db2692">00810</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#a9f47c4ea35d37df2e0065cecc0db2692">sq1_sts0_ram_dbe</a>             : 1;
<a name="l00811"></a><a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#a05a455cb43ee2741eff27399f7066009">00811</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#a05a455cb43ee2741eff27399f7066009">sq1_sts1_ram_dbe</a>             : 1;
<a name="l00812"></a><a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#ae2c8697a58f579c0622ebb29b7283b9a">00812</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#ae2c8697a58f579c0622ebb29b7283b9a">sq1_tw_0_cmd_fifo_ram_dbe</a>    : 1;
<a name="l00813"></a><a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#a654f72fa1c4c30b6029c44d83064e34c">00813</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#a654f72fa1c4c30b6029c44d83064e34c">sq1_tw_1_cmd_fifo_ram_dbe</a>    : 1;
<a name="l00814"></a><a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#a5976c9b7af8bce2a409334c8044e7d84">00814</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#a5976c9b7af8bce2a409334c8044e7d84">sq1_rt_ram_dbe</a>               : 1;
<a name="l00815"></a><a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#a9ddc2eddc5eea5d6cb0f3a9e6c5877c5">00815</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#a9ddc2eddc5eea5d6cb0f3a9e6c5877c5">sq1_nt_ram_dbe</a>               : 1;
<a name="l00816"></a><a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#ab31ff4cba1efe0de7de7e34f59dc1d24">00816</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#ab31ff4cba1efe0de7de7e34f59dc1d24">sq1_pt_ram_dbe</a>               : 1;
<a name="l00817"></a><a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#a143f4d59a6cb5cc01ac770b8e4a5f882">00817</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#a143f4d59a6cb5cc01ac770b8e4a5f882">sq1_cxd_ram_dbe</a>              : 1;
<a name="l00818"></a><a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#ae6b86ceb23b753b49135d02c2b20e58a">00818</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html#ae6b86ceb23b753b49135d02c2b20e58a">sq1_cxs_ram_dbe</a>              : 1;
<a name="l00819"></a>00819 <span class="preprocessor">#endif</span>
<a name="l00820"></a>00820 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__sq1__ecc__dbe__sts0.html#afe180c344af1acdc4e50ee33eee2b0af">s</a>;
<a name="l00821"></a><a class="code" href="unioncvmx__pse__sq1__ecc__dbe__sts0.html#a8b3d6c8be9edf06a0a610ae9a771a005">00821</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts0_1_1cvmx__pse__sq1__ecc__dbe__sts0__s.html">cvmx_pse_sq1_ecc_dbe_sts0_s</a>    <a class="code" href="unioncvmx__pse__sq1__ecc__dbe__sts0.html#a8b3d6c8be9edf06a0a610ae9a771a005">cn78xx</a>;
<a name="l00822"></a>00822 };
<a name="l00823"></a><a class="code" href="cvmx-pse-defs_8h.html#abb22da4beba4d543a71005bebe6c1d05">00823</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq1__ecc__dbe__sts0.html" title="cvmx_pse_sq1_ecc_dbe_sts0">cvmx_pse_sq1_ecc_dbe_sts0</a> <a class="code" href="unioncvmx__pse__sq1__ecc__dbe__sts0.html" title="cvmx_pse_sq1_ecc_dbe_sts0">cvmx_pse_sq1_ecc_dbe_sts0_t</a>;
<a name="l00824"></a>00824 <span class="comment"></span>
<a name="l00825"></a>00825 <span class="comment">/**</span>
<a name="l00826"></a>00826 <span class="comment"> * cvmx_pse_sq1_ecc_dbe_sts_cmb0</span>
<a name="l00827"></a>00827 <span class="comment"> */</span>
<a name="l00828"></a><a class="code" href="unioncvmx__pse__sq1__ecc__dbe__sts__cmb0.html">00828</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq1__ecc__dbe__sts__cmb0.html" title="cvmx_pse_sq1_ecc_dbe_sts_cmb0">cvmx_pse_sq1_ecc_dbe_sts_cmb0</a> {
<a name="l00829"></a><a class="code" href="unioncvmx__pse__sq1__ecc__dbe__sts__cmb0.html#afee2e33651ebdeca6436c9b7038714e1">00829</a>     uint64_t <a class="code" href="unioncvmx__pse__sq1__ecc__dbe__sts__cmb0.html#afee2e33651ebdeca6436c9b7038714e1">u64</a>;
<a name="l00830"></a><a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq1__ecc__dbe__sts__cmb0__s.html">00830</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq1__ecc__dbe__sts__cmb0__s.html">cvmx_pse_sq1_ecc_dbe_sts_cmb0_s</a> {
<a name="l00831"></a>00831 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00832"></a>00832 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq1__ecc__dbe__sts__cmb0__s.html#a066d755bc59099f896460aea9b02d6c1">pse_sq1_dbe_cmb0</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ1_CXS_RAM. Throws PKO_INTSN_E::PSE_SQ1_DBE_CMB0. */</span>
<a name="l00833"></a>00833     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq1__ecc__dbe__sts__cmb0__s.html#a45bafdc74f968a9f4d9d1ec05dc5f138">reserved_0_62</a>                : 63;
<a name="l00834"></a>00834 <span class="preprocessor">#else</span>
<a name="l00835"></a><a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq1__ecc__dbe__sts__cmb0__s.html#a45bafdc74f968a9f4d9d1ec05dc5f138">00835</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq1__ecc__dbe__sts__cmb0__s.html#a45bafdc74f968a9f4d9d1ec05dc5f138">reserved_0_62</a>                : 63;
<a name="l00836"></a><a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq1__ecc__dbe__sts__cmb0__s.html#a066d755bc59099f896460aea9b02d6c1">00836</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq1__ecc__dbe__sts__cmb0__s.html#a066d755bc59099f896460aea9b02d6c1">pse_sq1_dbe_cmb0</a>             : 1;
<a name="l00837"></a>00837 <span class="preprocessor">#endif</span>
<a name="l00838"></a>00838 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__sq1__ecc__dbe__sts__cmb0.html#a9797d374509da07ea72e0e2b90e1e117">s</a>;
<a name="l00839"></a><a class="code" href="unioncvmx__pse__sq1__ecc__dbe__sts__cmb0.html#a0a02d6be4a1dfc9b9fe66e8c820f9419">00839</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq1__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq1__ecc__dbe__sts__cmb0__s.html">cvmx_pse_sq1_ecc_dbe_sts_cmb0_s</a> <a class="code" href="unioncvmx__pse__sq1__ecc__dbe__sts__cmb0.html#a0a02d6be4a1dfc9b9fe66e8c820f9419">cn78xx</a>;
<a name="l00840"></a>00840 };
<a name="l00841"></a><a class="code" href="cvmx-pse-defs_8h.html#ad9840dc1ed52c2b739ddd133d59fee5e">00841</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq1__ecc__dbe__sts__cmb0.html" title="cvmx_pse_sq1_ecc_dbe_sts_cmb0">cvmx_pse_sq1_ecc_dbe_sts_cmb0</a> <a class="code" href="unioncvmx__pse__sq1__ecc__dbe__sts__cmb0.html" title="cvmx_pse_sq1_ecc_dbe_sts_cmb0">cvmx_pse_sq1_ecc_dbe_sts_cmb0_t</a>;
<a name="l00842"></a>00842 <span class="comment"></span>
<a name="l00843"></a>00843 <span class="comment">/**</span>
<a name="l00844"></a>00844 <span class="comment"> * cvmx_pse_sq1_ecc_sbe_sts0</span>
<a name="l00845"></a>00845 <span class="comment"> */</span>
<a name="l00846"></a><a class="code" href="unioncvmx__pse__sq1__ecc__sbe__sts0.html">00846</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq1__ecc__sbe__sts0.html" title="cvmx_pse_sq1_ecc_sbe_sts0">cvmx_pse_sq1_ecc_sbe_sts0</a> {
<a name="l00847"></a><a class="code" href="unioncvmx__pse__sq1__ecc__sbe__sts0.html#a6ce40a66ba72ff2342533489f8edb038">00847</a>     uint64_t <a class="code" href="unioncvmx__pse__sq1__ecc__sbe__sts0.html#a6ce40a66ba72ff2342533489f8edb038">u64</a>;
<a name="l00848"></a><a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html">00848</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html">cvmx_pse_sq1_ecc_sbe_sts0_s</a> {
<a name="l00849"></a>00849 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00850"></a>00850 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#aab132ac9f5fa961f873213dd715eafd2">sq1_cxs_ram_sbe</a>              : 1;  <span class="comment">/**&lt; Single-bit error for SQ1_CXS_RAM. */</span>
<a name="l00851"></a>00851     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#a09e47459ca65f6ca3504de2dda663e03">sq1_cxd_ram_sbe</a>              : 1;  <span class="comment">/**&lt; Single-bit error for SQ1_CXD_RAM. */</span>
<a name="l00852"></a>00852     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#ac8a8b0f344f7822fc26a1cf781b0cbac">sq1_pt_ram_sbe</a>               : 1;  <span class="comment">/**&lt; Single-bit error for SQ1_PT_RAM. */</span>
<a name="l00853"></a>00853     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#acb245a645c6caa7187554256eaf3f006">sq1_nt_ram_sbe</a>               : 1;  <span class="comment">/**&lt; Single-bit error for SQ1_NT_RAM. */</span>
<a name="l00854"></a>00854     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#a53d7f2163c588cf968838eac2b8e8581">sq1_rt_ram_sbe</a>               : 1;  <span class="comment">/**&lt; Single-bit error for SQ1_RT_RAM. */</span>
<a name="l00855"></a>00855     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#a515f21e1ba6935a662949c4345e15320">sq1_tw_1_cmd_fifo_ram_sbe</a>    : 1;  <span class="comment">/**&lt; Single-bit error for SQ1_TW_1_CMD_FIFO_RAM. */</span>
<a name="l00856"></a>00856     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#af333c842ab85fc143e159a93d0a6dea1">sq1_tw_0_cmd_fifo_ram_sbe</a>    : 1;  <span class="comment">/**&lt; Single-bit error for SQ1_TW_0_CMD_FIFO_RAM. */</span>
<a name="l00857"></a>00857     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#a2124861361ee7368af0790a602965e8f">sq1_sts1_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ1_STS1_RAM. */</span>
<a name="l00858"></a>00858     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#aff76ddac9c0872bcda6706b51abda3e0">sq1_sts0_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ1_STS0_RAM. */</span>
<a name="l00859"></a>00859     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#aa0bb4b1aaa457dc73b95ac3442b30b6c">sq1_std1_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ1_STD1_RAM. */</span>
<a name="l00860"></a>00860     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#a5499fdf889f27d244067feb531e79455">sq1_std0_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ1_STD0_RAM. */</span>
<a name="l00861"></a>00861     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#abe1cfa63059303b95633a8340f919647">sq1_wt_ram_sbe</a>               : 1;  <span class="comment">/**&lt; Single-bit error for SQ1_WT_RAM. */</span>
<a name="l00862"></a>00862     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#a456f85ee30ca8fe7c632436b5da92cf8">reserved_0_51</a>                : 52;
<a name="l00863"></a>00863 <span class="preprocessor">#else</span>
<a name="l00864"></a><a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#a456f85ee30ca8fe7c632436b5da92cf8">00864</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#a456f85ee30ca8fe7c632436b5da92cf8">reserved_0_51</a>                : 52;
<a name="l00865"></a><a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#abe1cfa63059303b95633a8340f919647">00865</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#abe1cfa63059303b95633a8340f919647">sq1_wt_ram_sbe</a>               : 1;
<a name="l00866"></a><a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#a5499fdf889f27d244067feb531e79455">00866</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#a5499fdf889f27d244067feb531e79455">sq1_std0_ram_sbe</a>             : 1;
<a name="l00867"></a><a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#aa0bb4b1aaa457dc73b95ac3442b30b6c">00867</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#aa0bb4b1aaa457dc73b95ac3442b30b6c">sq1_std1_ram_sbe</a>             : 1;
<a name="l00868"></a><a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#aff76ddac9c0872bcda6706b51abda3e0">00868</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#aff76ddac9c0872bcda6706b51abda3e0">sq1_sts0_ram_sbe</a>             : 1;
<a name="l00869"></a><a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#a2124861361ee7368af0790a602965e8f">00869</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#a2124861361ee7368af0790a602965e8f">sq1_sts1_ram_sbe</a>             : 1;
<a name="l00870"></a><a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#af333c842ab85fc143e159a93d0a6dea1">00870</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#af333c842ab85fc143e159a93d0a6dea1">sq1_tw_0_cmd_fifo_ram_sbe</a>    : 1;
<a name="l00871"></a><a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#a515f21e1ba6935a662949c4345e15320">00871</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#a515f21e1ba6935a662949c4345e15320">sq1_tw_1_cmd_fifo_ram_sbe</a>    : 1;
<a name="l00872"></a><a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#a53d7f2163c588cf968838eac2b8e8581">00872</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#a53d7f2163c588cf968838eac2b8e8581">sq1_rt_ram_sbe</a>               : 1;
<a name="l00873"></a><a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#acb245a645c6caa7187554256eaf3f006">00873</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#acb245a645c6caa7187554256eaf3f006">sq1_nt_ram_sbe</a>               : 1;
<a name="l00874"></a><a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#ac8a8b0f344f7822fc26a1cf781b0cbac">00874</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#ac8a8b0f344f7822fc26a1cf781b0cbac">sq1_pt_ram_sbe</a>               : 1;
<a name="l00875"></a><a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#a09e47459ca65f6ca3504de2dda663e03">00875</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#a09e47459ca65f6ca3504de2dda663e03">sq1_cxd_ram_sbe</a>              : 1;
<a name="l00876"></a><a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#aab132ac9f5fa961f873213dd715eafd2">00876</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html#aab132ac9f5fa961f873213dd715eafd2">sq1_cxs_ram_sbe</a>              : 1;
<a name="l00877"></a>00877 <span class="preprocessor">#endif</span>
<a name="l00878"></a>00878 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__sq1__ecc__sbe__sts0.html#a3c9bc1a06ad974b1735511db6339707a">s</a>;
<a name="l00879"></a><a class="code" href="unioncvmx__pse__sq1__ecc__sbe__sts0.html#a26fa05a77e83387b32a9a66b03e2a14f">00879</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts0_1_1cvmx__pse__sq1__ecc__sbe__sts0__s.html">cvmx_pse_sq1_ecc_sbe_sts0_s</a>    <a class="code" href="unioncvmx__pse__sq1__ecc__sbe__sts0.html#a26fa05a77e83387b32a9a66b03e2a14f">cn78xx</a>;
<a name="l00880"></a>00880 };
<a name="l00881"></a><a class="code" href="cvmx-pse-defs_8h.html#a3a4a26a05804b247d1c7ceaf64843500">00881</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq1__ecc__sbe__sts0.html" title="cvmx_pse_sq1_ecc_sbe_sts0">cvmx_pse_sq1_ecc_sbe_sts0</a> <a class="code" href="unioncvmx__pse__sq1__ecc__sbe__sts0.html" title="cvmx_pse_sq1_ecc_sbe_sts0">cvmx_pse_sq1_ecc_sbe_sts0_t</a>;
<a name="l00882"></a>00882 <span class="comment"></span>
<a name="l00883"></a>00883 <span class="comment">/**</span>
<a name="l00884"></a>00884 <span class="comment"> * cvmx_pse_sq1_ecc_sbe_sts_cmb0</span>
<a name="l00885"></a>00885 <span class="comment"> */</span>
<a name="l00886"></a><a class="code" href="unioncvmx__pse__sq1__ecc__sbe__sts__cmb0.html">00886</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq1__ecc__sbe__sts__cmb0.html" title="cvmx_pse_sq1_ecc_sbe_sts_cmb0">cvmx_pse_sq1_ecc_sbe_sts_cmb0</a> {
<a name="l00887"></a><a class="code" href="unioncvmx__pse__sq1__ecc__sbe__sts__cmb0.html#aa287c5911cdea847dc29c78ef8132c74">00887</a>     uint64_t <a class="code" href="unioncvmx__pse__sq1__ecc__sbe__sts__cmb0.html#aa287c5911cdea847dc29c78ef8132c74">u64</a>;
<a name="l00888"></a><a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq1__ecc__sbe__sts__cmb0__s.html">00888</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq1__ecc__sbe__sts__cmb0__s.html">cvmx_pse_sq1_ecc_sbe_sts_cmb0_s</a> {
<a name="l00889"></a>00889 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00890"></a>00890 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq1__ecc__sbe__sts__cmb0__s.html#ad6cd7787a760c401cd6284d2ccfa0139">pse_sq1_sbe_cmb0</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ1_CXS_RAM. Throws PKO_INTSN_E::PSE_SQ1_SBE_CMB0. */</span>
<a name="l00891"></a>00891     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq1__ecc__sbe__sts__cmb0__s.html#a1b053422366d41fb540e8864cdd3302c">reserved_0_62</a>                : 63;
<a name="l00892"></a>00892 <span class="preprocessor">#else</span>
<a name="l00893"></a><a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq1__ecc__sbe__sts__cmb0__s.html#a1b053422366d41fb540e8864cdd3302c">00893</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq1__ecc__sbe__sts__cmb0__s.html#a1b053422366d41fb540e8864cdd3302c">reserved_0_62</a>                : 63;
<a name="l00894"></a><a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq1__ecc__sbe__sts__cmb0__s.html#ad6cd7787a760c401cd6284d2ccfa0139">00894</a>     uint64_t <a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq1__ecc__sbe__sts__cmb0__s.html#ad6cd7787a760c401cd6284d2ccfa0139">pse_sq1_sbe_cmb0</a>             : 1;
<a name="l00895"></a>00895 <span class="preprocessor">#endif</span>
<a name="l00896"></a>00896 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__sq1__ecc__sbe__sts__cmb0.html#af7599e9275482dac401ac10f362767c1">s</a>;
<a name="l00897"></a><a class="code" href="unioncvmx__pse__sq1__ecc__sbe__sts__cmb0.html#a3a67642169eb19d4a469a5735cf362ae">00897</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq1__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq1__ecc__sbe__sts__cmb0__s.html">cvmx_pse_sq1_ecc_sbe_sts_cmb0_s</a> <a class="code" href="unioncvmx__pse__sq1__ecc__sbe__sts__cmb0.html#a3a67642169eb19d4a469a5735cf362ae">cn78xx</a>;
<a name="l00898"></a>00898 };
<a name="l00899"></a><a class="code" href="cvmx-pse-defs_8h.html#aa39b6978cc8f5d95d657ce505f7ec324">00899</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq1__ecc__sbe__sts__cmb0.html" title="cvmx_pse_sq1_ecc_sbe_sts_cmb0">cvmx_pse_sq1_ecc_sbe_sts_cmb0</a> <a class="code" href="unioncvmx__pse__sq1__ecc__sbe__sts__cmb0.html" title="cvmx_pse_sq1_ecc_sbe_sts_cmb0">cvmx_pse_sq1_ecc_sbe_sts_cmb0_t</a>;
<a name="l00900"></a>00900 <span class="comment"></span>
<a name="l00901"></a>00901 <span class="comment">/**</span>
<a name="l00902"></a>00902 <span class="comment"> * cvmx_pse_sq2_ecc_ctl0</span>
<a name="l00903"></a>00903 <span class="comment"> */</span>
<a name="l00904"></a><a class="code" href="unioncvmx__pse__sq2__ecc__ctl0.html">00904</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq2__ecc__ctl0.html" title="cvmx_pse_sq2_ecc_ctl0">cvmx_pse_sq2_ecc_ctl0</a> {
<a name="l00905"></a><a class="code" href="unioncvmx__pse__sq2__ecc__ctl0.html#a0625d13832630c9626263d46ed3ace4b">00905</a>     uint64_t <a class="code" href="unioncvmx__pse__sq2__ecc__ctl0.html#a0625d13832630c9626263d46ed3ace4b">u64</a>;
<a name="l00906"></a><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html">00906</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html">cvmx_pse_sq2_ecc_ctl0_s</a> {
<a name="l00907"></a>00907 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00908"></a>00908 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a3d7f36c11789867d4ea74b868b97c01d">pq_cxs_ram_flip</a>              : 2;  <span class="comment">/**&lt; PQ_CXS_RAM flip syndrome bits on write. */</span>
<a name="l00909"></a>00909     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#adde47a25d3fff326a84ad82e253a1386">pq_cxs_ram_cdis</a>              : 1;  <span class="comment">/**&lt; PQ_CXS_RAM ECC correction disable. */</span>
<a name="l00910"></a>00910     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a61995799ffdac9ab3653aacfe3eba0c6">sq2_cxs_ram_flip</a>             : 2;  <span class="comment">/**&lt; SQ2_CXS_RAM flip syndrome bits on write. */</span>
<a name="l00911"></a>00911     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a17ab3f6a7aea4bbdc02f71be0e532556">sq2_cxs_ram_cdis</a>             : 1;  <span class="comment">/**&lt; SQ2_CXS_RAM ECC correction disable. */</span>
<a name="l00912"></a>00912     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#ac18af3fcf937dc7fae9d540bec6cddd6">pq_cxd_ram_flip</a>              : 2;  <span class="comment">/**&lt; PQ_CXD_RAM flip syndrome bits on write. */</span>
<a name="l00913"></a>00913     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a3524d1bd1d5852faf763e962fed3cf83">pq_cxd_ram_cdis</a>              : 1;  <span class="comment">/**&lt; PQ_CXD_RAM ECC correction disable. */</span>
<a name="l00914"></a>00914     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a8120001b087acc13194f7568f0762aa8">sq2_cxd_ram_flip</a>             : 2;  <span class="comment">/**&lt; SQ2_CXD_RAM flip syndrome bits on write. */</span>
<a name="l00915"></a>00915     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a4c97cf3477a7ad4b6555bdce250bdd69">sq2_cxd_ram_cdis</a>             : 1;  <span class="comment">/**&lt; SQ2_CXD_RAM ECC correction disable. */</span>
<a name="l00916"></a>00916     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a0555fc32ffb15c0c80b380a0101d395d">sq2_pt_ram_flip</a>              : 2;  <span class="comment">/**&lt; SQ2_PT_RAM flip syndrome bits on write. */</span>
<a name="l00917"></a>00917     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#ab76b2412f0563fc68e919e56d6f9fa87">sq2_pt_ram_cdis</a>              : 1;  <span class="comment">/**&lt; SQ2_PT_RAM ECC correction disable. */</span>
<a name="l00918"></a>00918     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a903ff718cb5301b17162ea1e50edcfca">sq2_nt_ram_flip</a>              : 2;  <span class="comment">/**&lt; SQ2_NT_RAM flip syndrome bits on write. */</span>
<a name="l00919"></a>00919     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#aacd3e65970fa67f9364636dd555d3c4a">sq2_nt_ram_cdis</a>              : 1;  <span class="comment">/**&lt; SQ2_NT_RAM ECC correction disable. */</span>
<a name="l00920"></a>00920     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a68bb2b7806c5a4200cc3042f71d821ea">sq2_rt_ram_flip</a>              : 2;  <span class="comment">/**&lt; SQ2_RT_RAM flip syndrome bits on write. */</span>
<a name="l00921"></a>00921     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a395863cca57d2a4976b54c398d8f89dc">sq2_rt_ram_cdis</a>              : 1;  <span class="comment">/**&lt; SQ2_RT_RAM ECC correction disable. */</span>
<a name="l00922"></a>00922     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a31e0b586a8ab6b8ef1afb495c609501e">sq2_tw_1_cmd_fifo_ram_flip</a>   : 2;  <span class="comment">/**&lt; SQ2_TW_1_CMD_FIFO_RAM flip syndrome bits on write. */</span>
<a name="l00923"></a>00923     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#aa33a59ada06a697bc4f265a43116dc8d">sq2_tw_1_cmd_fifo_ram_cdis</a>   : 1;  <span class="comment">/**&lt; SQ2_TW_1_CMD_FIFO_RAM ECC correction disable. */</span>
<a name="l00924"></a>00924     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a0cfa3c3633e38e778ea8f83508c0d4af">sq2_tw_0_cmd_fifo_ram_flip</a>   : 2;  <span class="comment">/**&lt; SQ2_TW_0_CMD_FIFO_RAM flip syndrome bits on write. */</span>
<a name="l00925"></a>00925     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#acd2632c9f68719aa2ae170e755b9cf59">sq2_tw_0_cmd_fifo_ram_cdis</a>   : 1;  <span class="comment">/**&lt; SQ2_TW_0_CMD_FIFO_RAM ECC correction disable. */</span>
<a name="l00926"></a>00926     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#ae625158c85f6c5cc7ff1e1d75a129a6a">sq2_sts1_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ2_STS1_RAM flip syndrome bits on write. */</span>
<a name="l00927"></a>00927     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a56cd004e757fa75eb08d93ef5baa0209">sq2_sts1_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ2_STS1_RAM ECC correction disable. */</span>
<a name="l00928"></a>00928     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a61dc50efa6b7e278f44130496f471f94">sq2_sts0_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ2_STS0_RAM flip syndrome bits on write. */</span>
<a name="l00929"></a>00929     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#aa6f5132b2d7bd9b4a0edc6c2b384ec46">sq2_sts0_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ2_STS0_RAM ECC correction disable. */</span>
<a name="l00930"></a>00930     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#af4dd2ede93bd84dae72040c71d43dd0c">sq2_std1_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ2_STD1_RAM flip syndrome bits on write. */</span>
<a name="l00931"></a>00931     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a7ba5d2d18b3662c3cff086b8dcfa7fb5">sq2_std1_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ2_STD1_RAM ECC correction disable. */</span>
<a name="l00932"></a>00932     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a1ab1691263f8ff1ffd547fd05064a14b">sq2_std0_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ2_STD0_RAM flip syndrome bits on write. */</span>
<a name="l00933"></a>00933     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#aea6cff1e5892fa8d88bcd50c7287d6e4">sq2_std0_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ2_STD0_RAM ECC correction disable. */</span>
<a name="l00934"></a>00934     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a7548b9b99ef042110cf2a89f82a2f3dc">sq2_wt_ram_flip</a>              : 2;  <span class="comment">/**&lt; SQ2_WT_RAM flip syndrome bits on write. */</span>
<a name="l00935"></a>00935     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#aedced545517825dd54ed6eab4941f2c9">sq2_wt_ram_cdis</a>              : 1;  <span class="comment">/**&lt; SQ2_WT_RAM ECC correction disable. */</span>
<a name="l00936"></a>00936     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a0bbe5bed92e7573b2f572aac3ed674b7">reserved_0_21</a>                : 22;
<a name="l00937"></a>00937 <span class="preprocessor">#else</span>
<a name="l00938"></a><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a0bbe5bed92e7573b2f572aac3ed674b7">00938</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a0bbe5bed92e7573b2f572aac3ed674b7">reserved_0_21</a>                : 22;
<a name="l00939"></a><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#aedced545517825dd54ed6eab4941f2c9">00939</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#aedced545517825dd54ed6eab4941f2c9">sq2_wt_ram_cdis</a>              : 1;
<a name="l00940"></a><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a7548b9b99ef042110cf2a89f82a2f3dc">00940</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a7548b9b99ef042110cf2a89f82a2f3dc">sq2_wt_ram_flip</a>              : 2;
<a name="l00941"></a><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#aea6cff1e5892fa8d88bcd50c7287d6e4">00941</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#aea6cff1e5892fa8d88bcd50c7287d6e4">sq2_std0_ram_cdis</a>            : 1;
<a name="l00942"></a><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a1ab1691263f8ff1ffd547fd05064a14b">00942</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a1ab1691263f8ff1ffd547fd05064a14b">sq2_std0_ram_flip</a>            : 2;
<a name="l00943"></a><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a7ba5d2d18b3662c3cff086b8dcfa7fb5">00943</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a7ba5d2d18b3662c3cff086b8dcfa7fb5">sq2_std1_ram_cdis</a>            : 1;
<a name="l00944"></a><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#af4dd2ede93bd84dae72040c71d43dd0c">00944</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#af4dd2ede93bd84dae72040c71d43dd0c">sq2_std1_ram_flip</a>            : 2;
<a name="l00945"></a><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#aa6f5132b2d7bd9b4a0edc6c2b384ec46">00945</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#aa6f5132b2d7bd9b4a0edc6c2b384ec46">sq2_sts0_ram_cdis</a>            : 1;
<a name="l00946"></a><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a61dc50efa6b7e278f44130496f471f94">00946</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a61dc50efa6b7e278f44130496f471f94">sq2_sts0_ram_flip</a>            : 2;
<a name="l00947"></a><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a56cd004e757fa75eb08d93ef5baa0209">00947</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a56cd004e757fa75eb08d93ef5baa0209">sq2_sts1_ram_cdis</a>            : 1;
<a name="l00948"></a><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#ae625158c85f6c5cc7ff1e1d75a129a6a">00948</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#ae625158c85f6c5cc7ff1e1d75a129a6a">sq2_sts1_ram_flip</a>            : 2;
<a name="l00949"></a><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#acd2632c9f68719aa2ae170e755b9cf59">00949</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#acd2632c9f68719aa2ae170e755b9cf59">sq2_tw_0_cmd_fifo_ram_cdis</a>   : 1;
<a name="l00950"></a><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a0cfa3c3633e38e778ea8f83508c0d4af">00950</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a0cfa3c3633e38e778ea8f83508c0d4af">sq2_tw_0_cmd_fifo_ram_flip</a>   : 2;
<a name="l00951"></a><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#aa33a59ada06a697bc4f265a43116dc8d">00951</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#aa33a59ada06a697bc4f265a43116dc8d">sq2_tw_1_cmd_fifo_ram_cdis</a>   : 1;
<a name="l00952"></a><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a31e0b586a8ab6b8ef1afb495c609501e">00952</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a31e0b586a8ab6b8ef1afb495c609501e">sq2_tw_1_cmd_fifo_ram_flip</a>   : 2;
<a name="l00953"></a><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a395863cca57d2a4976b54c398d8f89dc">00953</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a395863cca57d2a4976b54c398d8f89dc">sq2_rt_ram_cdis</a>              : 1;
<a name="l00954"></a><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a68bb2b7806c5a4200cc3042f71d821ea">00954</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a68bb2b7806c5a4200cc3042f71d821ea">sq2_rt_ram_flip</a>              : 2;
<a name="l00955"></a><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#aacd3e65970fa67f9364636dd555d3c4a">00955</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#aacd3e65970fa67f9364636dd555d3c4a">sq2_nt_ram_cdis</a>              : 1;
<a name="l00956"></a><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a903ff718cb5301b17162ea1e50edcfca">00956</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a903ff718cb5301b17162ea1e50edcfca">sq2_nt_ram_flip</a>              : 2;
<a name="l00957"></a><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#ab76b2412f0563fc68e919e56d6f9fa87">00957</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#ab76b2412f0563fc68e919e56d6f9fa87">sq2_pt_ram_cdis</a>              : 1;
<a name="l00958"></a><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a0555fc32ffb15c0c80b380a0101d395d">00958</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a0555fc32ffb15c0c80b380a0101d395d">sq2_pt_ram_flip</a>              : 2;
<a name="l00959"></a><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a4c97cf3477a7ad4b6555bdce250bdd69">00959</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a4c97cf3477a7ad4b6555bdce250bdd69">sq2_cxd_ram_cdis</a>             : 1;
<a name="l00960"></a><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a8120001b087acc13194f7568f0762aa8">00960</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a8120001b087acc13194f7568f0762aa8">sq2_cxd_ram_flip</a>             : 2;
<a name="l00961"></a><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a3524d1bd1d5852faf763e962fed3cf83">00961</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a3524d1bd1d5852faf763e962fed3cf83">pq_cxd_ram_cdis</a>              : 1;
<a name="l00962"></a><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#ac18af3fcf937dc7fae9d540bec6cddd6">00962</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#ac18af3fcf937dc7fae9d540bec6cddd6">pq_cxd_ram_flip</a>              : 2;
<a name="l00963"></a><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a17ab3f6a7aea4bbdc02f71be0e532556">00963</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a17ab3f6a7aea4bbdc02f71be0e532556">sq2_cxs_ram_cdis</a>             : 1;
<a name="l00964"></a><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a61995799ffdac9ab3653aacfe3eba0c6">00964</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a61995799ffdac9ab3653aacfe3eba0c6">sq2_cxs_ram_flip</a>             : 2;
<a name="l00965"></a><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#adde47a25d3fff326a84ad82e253a1386">00965</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#adde47a25d3fff326a84ad82e253a1386">pq_cxs_ram_cdis</a>              : 1;
<a name="l00966"></a><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a3d7f36c11789867d4ea74b868b97c01d">00966</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html#a3d7f36c11789867d4ea74b868b97c01d">pq_cxs_ram_flip</a>              : 2;
<a name="l00967"></a>00967 <span class="preprocessor">#endif</span>
<a name="l00968"></a>00968 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__sq2__ecc__ctl0.html#ad27198fd531c9e78b2518582018fa357">s</a>;
<a name="l00969"></a><a class="code" href="unioncvmx__pse__sq2__ecc__ctl0.html#aa8cba1ef348955a15377f88899df9203">00969</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq2__ecc__ctl0_1_1cvmx__pse__sq2__ecc__ctl0__s.html">cvmx_pse_sq2_ecc_ctl0_s</a>        <a class="code" href="unioncvmx__pse__sq2__ecc__ctl0.html#aa8cba1ef348955a15377f88899df9203">cn78xx</a>;
<a name="l00970"></a>00970 };
<a name="l00971"></a><a class="code" href="cvmx-pse-defs_8h.html#a15c9cd8ef57fcbd8570420482d558998">00971</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq2__ecc__ctl0.html" title="cvmx_pse_sq2_ecc_ctl0">cvmx_pse_sq2_ecc_ctl0</a> <a class="code" href="unioncvmx__pse__sq2__ecc__ctl0.html" title="cvmx_pse_sq2_ecc_ctl0">cvmx_pse_sq2_ecc_ctl0_t</a>;
<a name="l00972"></a>00972 <span class="comment"></span>
<a name="l00973"></a>00973 <span class="comment">/**</span>
<a name="l00974"></a>00974 <span class="comment"> * cvmx_pse_sq2_ecc_dbe_sts0</span>
<a name="l00975"></a>00975 <span class="comment"> */</span>
<a name="l00976"></a><a class="code" href="unioncvmx__pse__sq2__ecc__dbe__sts0.html">00976</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq2__ecc__dbe__sts0.html" title="cvmx_pse_sq2_ecc_dbe_sts0">cvmx_pse_sq2_ecc_dbe_sts0</a> {
<a name="l00977"></a><a class="code" href="unioncvmx__pse__sq2__ecc__dbe__sts0.html#a1ccd024945ffcc6b2b551c3067b31c82">00977</a>     uint64_t <a class="code" href="unioncvmx__pse__sq2__ecc__dbe__sts0.html#a1ccd024945ffcc6b2b551c3067b31c82">u64</a>;
<a name="l00978"></a><a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html">00978</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html">cvmx_pse_sq2_ecc_dbe_sts0_s</a> {
<a name="l00979"></a>00979 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00980"></a>00980 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#a96ae3fcf3201e5d9162ea02fe3b403ae">pq_cxs_ram_dbe</a>               : 1;  <span class="comment">/**&lt; Double-bit error for PQ_CXS_RAM. */</span>
<a name="l00981"></a>00981     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#a8ebc715c67bebbec01a93e35a5e60fec">sq2_cxs_ram_dbe</a>              : 1;  <span class="comment">/**&lt; Double-bit error for SQ2_CXS_RAM. */</span>
<a name="l00982"></a>00982     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#ae99c5ddb5a2936815c8b50d4468e4d89">pq_cxd_ram_dbe</a>               : 1;  <span class="comment">/**&lt; Double-bit error for PQ_CXD_RAM. */</span>
<a name="l00983"></a>00983     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#af30e0dc23ce85394778ec8848e9be0bb">sq2_cxd_ram_dbe</a>              : 1;  <span class="comment">/**&lt; Double-bit error for SQ2_CXD_RAM. */</span>
<a name="l00984"></a>00984     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#afb107e568819c80d24908a04c76b4c93">sq2_pt_ram_dbe</a>               : 1;  <span class="comment">/**&lt; Double-bit error for SQ2_PT_RAM. */</span>
<a name="l00985"></a>00985     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#a872c33a0017121279a7c1d2a84e60fb3">sq2_nt_ram_dbe</a>               : 1;  <span class="comment">/**&lt; Double-bit error for SQ2_NT_RAM. */</span>
<a name="l00986"></a>00986     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#ae6e3ea53f0fca2d0ec7b8b49b64e18b5">sq2_rt_ram_dbe</a>               : 1;  <span class="comment">/**&lt; Double-bit error for SQ2_RT_RAM. */</span>
<a name="l00987"></a>00987     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#adc355701618fcf9fdef7f1d48f785837">sq2_tw_1_cmd_fifo_ram_dbe</a>    : 1;  <span class="comment">/**&lt; Double-bit error for SQ2_TW_1_CMD_FIFO_RAM. */</span>
<a name="l00988"></a>00988     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#a30c85e82c6d766b1dc371f2b3e3da1af">sq2_tw_0_cmd_fifo_ram_dbe</a>    : 1;  <span class="comment">/**&lt; Double-bit error for SQ2_TW_0_CMD_FIFO_RAM. */</span>
<a name="l00989"></a>00989     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#ab57ce84a69030503f53c960a13cc2fc4">sq2_sts1_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ2_STS1_RAM. */</span>
<a name="l00990"></a>00990     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#a9847ef98e5d333a639c52022fc612dac">sq2_sts0_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ2_STS0_RAM. */</span>
<a name="l00991"></a>00991     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#a9f34dd6a86cdaa336cfc14f808d9fd29">sq2_std1_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ2_STD1_RAM. */</span>
<a name="l00992"></a>00992     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#a9b3048b52b68b2d9048072650ce799fa">sq2_std0_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ2_STD0_RAM. */</span>
<a name="l00993"></a>00993     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#aa7152d00bd4d473fc94f4a8454856049">sq2_wt_ram_dbe</a>               : 1;  <span class="comment">/**&lt; Double-bit error for SQ2_WT_RAM. */</span>
<a name="l00994"></a>00994     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#ac12ab09b82899e73f86eb4cdd5fbf76c">reserved_0_49</a>                : 50;
<a name="l00995"></a>00995 <span class="preprocessor">#else</span>
<a name="l00996"></a><a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#ac12ab09b82899e73f86eb4cdd5fbf76c">00996</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#ac12ab09b82899e73f86eb4cdd5fbf76c">reserved_0_49</a>                : 50;
<a name="l00997"></a><a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#aa7152d00bd4d473fc94f4a8454856049">00997</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#aa7152d00bd4d473fc94f4a8454856049">sq2_wt_ram_dbe</a>               : 1;
<a name="l00998"></a><a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#a9b3048b52b68b2d9048072650ce799fa">00998</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#a9b3048b52b68b2d9048072650ce799fa">sq2_std0_ram_dbe</a>             : 1;
<a name="l00999"></a><a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#a9f34dd6a86cdaa336cfc14f808d9fd29">00999</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#a9f34dd6a86cdaa336cfc14f808d9fd29">sq2_std1_ram_dbe</a>             : 1;
<a name="l01000"></a><a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#a9847ef98e5d333a639c52022fc612dac">01000</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#a9847ef98e5d333a639c52022fc612dac">sq2_sts0_ram_dbe</a>             : 1;
<a name="l01001"></a><a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#ab57ce84a69030503f53c960a13cc2fc4">01001</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#ab57ce84a69030503f53c960a13cc2fc4">sq2_sts1_ram_dbe</a>             : 1;
<a name="l01002"></a><a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#a30c85e82c6d766b1dc371f2b3e3da1af">01002</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#a30c85e82c6d766b1dc371f2b3e3da1af">sq2_tw_0_cmd_fifo_ram_dbe</a>    : 1;
<a name="l01003"></a><a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#adc355701618fcf9fdef7f1d48f785837">01003</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#adc355701618fcf9fdef7f1d48f785837">sq2_tw_1_cmd_fifo_ram_dbe</a>    : 1;
<a name="l01004"></a><a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#ae6e3ea53f0fca2d0ec7b8b49b64e18b5">01004</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#ae6e3ea53f0fca2d0ec7b8b49b64e18b5">sq2_rt_ram_dbe</a>               : 1;
<a name="l01005"></a><a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#a872c33a0017121279a7c1d2a84e60fb3">01005</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#a872c33a0017121279a7c1d2a84e60fb3">sq2_nt_ram_dbe</a>               : 1;
<a name="l01006"></a><a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#afb107e568819c80d24908a04c76b4c93">01006</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#afb107e568819c80d24908a04c76b4c93">sq2_pt_ram_dbe</a>               : 1;
<a name="l01007"></a><a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#af30e0dc23ce85394778ec8848e9be0bb">01007</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#af30e0dc23ce85394778ec8848e9be0bb">sq2_cxd_ram_dbe</a>              : 1;
<a name="l01008"></a><a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#ae99c5ddb5a2936815c8b50d4468e4d89">01008</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#ae99c5ddb5a2936815c8b50d4468e4d89">pq_cxd_ram_dbe</a>               : 1;
<a name="l01009"></a><a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#a8ebc715c67bebbec01a93e35a5e60fec">01009</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#a8ebc715c67bebbec01a93e35a5e60fec">sq2_cxs_ram_dbe</a>              : 1;
<a name="l01010"></a><a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#a96ae3fcf3201e5d9162ea02fe3b403ae">01010</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html#a96ae3fcf3201e5d9162ea02fe3b403ae">pq_cxs_ram_dbe</a>               : 1;
<a name="l01011"></a>01011 <span class="preprocessor">#endif</span>
<a name="l01012"></a>01012 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__sq2__ecc__dbe__sts0.html#a5eaa2ed44cbc3a7b3179d3b637a87f6c">s</a>;
<a name="l01013"></a><a class="code" href="unioncvmx__pse__sq2__ecc__dbe__sts0.html#a1ae4e35fbafdf130d06be437cbb0fee4">01013</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts0_1_1cvmx__pse__sq2__ecc__dbe__sts0__s.html">cvmx_pse_sq2_ecc_dbe_sts0_s</a>    <a class="code" href="unioncvmx__pse__sq2__ecc__dbe__sts0.html#a1ae4e35fbafdf130d06be437cbb0fee4">cn78xx</a>;
<a name="l01014"></a>01014 };
<a name="l01015"></a><a class="code" href="cvmx-pse-defs_8h.html#a37d62ac905e872e644d57a09623f0bc5">01015</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq2__ecc__dbe__sts0.html" title="cvmx_pse_sq2_ecc_dbe_sts0">cvmx_pse_sq2_ecc_dbe_sts0</a> <a class="code" href="unioncvmx__pse__sq2__ecc__dbe__sts0.html" title="cvmx_pse_sq2_ecc_dbe_sts0">cvmx_pse_sq2_ecc_dbe_sts0_t</a>;
<a name="l01016"></a>01016 <span class="comment"></span>
<a name="l01017"></a>01017 <span class="comment">/**</span>
<a name="l01018"></a>01018 <span class="comment"> * cvmx_pse_sq2_ecc_dbe_sts_cmb0</span>
<a name="l01019"></a>01019 <span class="comment"> */</span>
<a name="l01020"></a><a class="code" href="unioncvmx__pse__sq2__ecc__dbe__sts__cmb0.html">01020</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq2__ecc__dbe__sts__cmb0.html" title="cvmx_pse_sq2_ecc_dbe_sts_cmb0">cvmx_pse_sq2_ecc_dbe_sts_cmb0</a> {
<a name="l01021"></a><a class="code" href="unioncvmx__pse__sq2__ecc__dbe__sts__cmb0.html#a1b2f31480b8000d2f4e60522478e4e55">01021</a>     uint64_t <a class="code" href="unioncvmx__pse__sq2__ecc__dbe__sts__cmb0.html#a1b2f31480b8000d2f4e60522478e4e55">u64</a>;
<a name="l01022"></a><a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq2__ecc__dbe__sts__cmb0__s.html">01022</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq2__ecc__dbe__sts__cmb0__s.html">cvmx_pse_sq2_ecc_dbe_sts_cmb0_s</a> {
<a name="l01023"></a>01023 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01024"></a>01024 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq2__ecc__dbe__sts__cmb0__s.html#ad6f89f45fa4c194ea8aa3b729115ec73">pse_sq2_dbe_cmb0</a>             : 1;  <span class="comment">/**&lt; Double-bit error for PQ_CXS_RAM. Throws PKO_INTSN_E::PSE_SQ2_DBE_CMB0. */</span>
<a name="l01025"></a>01025     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq2__ecc__dbe__sts__cmb0__s.html#a1a2b3d7704ab97496d8699864ad9e802">reserved_0_62</a>                : 63;
<a name="l01026"></a>01026 <span class="preprocessor">#else</span>
<a name="l01027"></a><a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq2__ecc__dbe__sts__cmb0__s.html#a1a2b3d7704ab97496d8699864ad9e802">01027</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq2__ecc__dbe__sts__cmb0__s.html#a1a2b3d7704ab97496d8699864ad9e802">reserved_0_62</a>                : 63;
<a name="l01028"></a><a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq2__ecc__dbe__sts__cmb0__s.html#ad6f89f45fa4c194ea8aa3b729115ec73">01028</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq2__ecc__dbe__sts__cmb0__s.html#ad6f89f45fa4c194ea8aa3b729115ec73">pse_sq2_dbe_cmb0</a>             : 1;
<a name="l01029"></a>01029 <span class="preprocessor">#endif</span>
<a name="l01030"></a>01030 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__sq2__ecc__dbe__sts__cmb0.html#ad058de4e54509815497820275ff7db5e">s</a>;
<a name="l01031"></a><a class="code" href="unioncvmx__pse__sq2__ecc__dbe__sts__cmb0.html#a9da8c9c8637affffeb231195223597b9">01031</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq2__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq2__ecc__dbe__sts__cmb0__s.html">cvmx_pse_sq2_ecc_dbe_sts_cmb0_s</a> <a class="code" href="unioncvmx__pse__sq2__ecc__dbe__sts__cmb0.html#a9da8c9c8637affffeb231195223597b9">cn78xx</a>;
<a name="l01032"></a>01032 };
<a name="l01033"></a><a class="code" href="cvmx-pse-defs_8h.html#adf9b7746518eabf617259c772a1ebc48">01033</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq2__ecc__dbe__sts__cmb0.html" title="cvmx_pse_sq2_ecc_dbe_sts_cmb0">cvmx_pse_sq2_ecc_dbe_sts_cmb0</a> <a class="code" href="unioncvmx__pse__sq2__ecc__dbe__sts__cmb0.html" title="cvmx_pse_sq2_ecc_dbe_sts_cmb0">cvmx_pse_sq2_ecc_dbe_sts_cmb0_t</a>;
<a name="l01034"></a>01034 <span class="comment"></span>
<a name="l01035"></a>01035 <span class="comment">/**</span>
<a name="l01036"></a>01036 <span class="comment"> * cvmx_pse_sq2_ecc_sbe_sts0</span>
<a name="l01037"></a>01037 <span class="comment"> */</span>
<a name="l01038"></a><a class="code" href="unioncvmx__pse__sq2__ecc__sbe__sts0.html">01038</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq2__ecc__sbe__sts0.html" title="cvmx_pse_sq2_ecc_sbe_sts0">cvmx_pse_sq2_ecc_sbe_sts0</a> {
<a name="l01039"></a><a class="code" href="unioncvmx__pse__sq2__ecc__sbe__sts0.html#a41311b152af8b0997037d0c28bb61264">01039</a>     uint64_t <a class="code" href="unioncvmx__pse__sq2__ecc__sbe__sts0.html#a41311b152af8b0997037d0c28bb61264">u64</a>;
<a name="l01040"></a><a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html">01040</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html">cvmx_pse_sq2_ecc_sbe_sts0_s</a> {
<a name="l01041"></a>01041 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01042"></a>01042 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a55301ca89912b1195927c41080f37ef2">pq_cxs_ram_sbe</a>               : 1;  <span class="comment">/**&lt; Single-bit error for PQ_CXS_RAM. */</span>
<a name="l01043"></a>01043     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a502df4cc4f8bab0fef2b8d27f752188f">sq2_cxs_ram_sbe</a>              : 1;  <span class="comment">/**&lt; Single-bit error for SQ2_CXS_RAM. */</span>
<a name="l01044"></a>01044     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a1d7049f31153ea2d8f3d8ef5dc34cb79">pq_cxd_ram_sbe</a>               : 1;  <span class="comment">/**&lt; Single-bit error for PQ_CXD_RAM. */</span>
<a name="l01045"></a>01045     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a0de5f7cd6fb1e64a561acd0734e8fd0a">sq2_cxd_ram_sbe</a>              : 1;  <span class="comment">/**&lt; Single-bit error for SQ2_CXD_RAM. */</span>
<a name="l01046"></a>01046     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a0c2f736f9a2dace031935457a5cf9dfd">sq2_pt_ram_sbe</a>               : 1;  <span class="comment">/**&lt; Single-bit error for SQ2_PT_RAM. */</span>
<a name="l01047"></a>01047     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a39c1ef5962cbb2334f6c3d93ce912295">sq2_nt_ram_sbe</a>               : 1;  <span class="comment">/**&lt; Single-bit error for SQ2_NT_RAM. */</span>
<a name="l01048"></a>01048     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a3cf737902d6f77b99692358e4ccb2a8c">sq2_rt_ram_sbe</a>               : 1;  <span class="comment">/**&lt; Single-bit error for SQ2_RT_RAM. */</span>
<a name="l01049"></a>01049     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a50b46eeaebe2142717e24260b1b6e9fd">sq2_tw_1_cmd_fifo_ram_sbe</a>    : 1;  <span class="comment">/**&lt; Single-bit error for SQ2_TW_1_CMD_FIFO_RAM. */</span>
<a name="l01050"></a>01050     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a1ed538fe39cffda2cf5fd0c9b5eb753b">sq2_tw_0_cmd_fifo_ram_sbe</a>    : 1;  <span class="comment">/**&lt; Single-bit error for SQ2_TW_0_CMD_FIFO_RAM. */</span>
<a name="l01051"></a>01051     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a31323a423085053952b1888d9705f904">sq2_sts1_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ2_STS1_RAM. */</span>
<a name="l01052"></a>01052     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#af46228239ec54b2b27cec14fb06b1b63">sq2_sts0_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ2_STS0_RAM. */</span>
<a name="l01053"></a>01053     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a0ea6d1597acbb6fb181ac90a876ea512">sq2_std1_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ2_STD1_RAM. */</span>
<a name="l01054"></a>01054     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a2583ad123c0d8abfb1cadd30ac37156f">sq2_std0_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ2_STD0_RAM. */</span>
<a name="l01055"></a>01055     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a9605b80f1369d98aa6416bbc7d5ee332">sq2_wt_ram_sbe</a>               : 1;  <span class="comment">/**&lt; Single-bit error for SQ2_WT_RAM. */</span>
<a name="l01056"></a>01056     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a4eaaa4c7074c4aac21c41979fbb4cdb1">reserved_0_49</a>                : 50;
<a name="l01057"></a>01057 <span class="preprocessor">#else</span>
<a name="l01058"></a><a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a4eaaa4c7074c4aac21c41979fbb4cdb1">01058</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a4eaaa4c7074c4aac21c41979fbb4cdb1">reserved_0_49</a>                : 50;
<a name="l01059"></a><a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a9605b80f1369d98aa6416bbc7d5ee332">01059</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a9605b80f1369d98aa6416bbc7d5ee332">sq2_wt_ram_sbe</a>               : 1;
<a name="l01060"></a><a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a2583ad123c0d8abfb1cadd30ac37156f">01060</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a2583ad123c0d8abfb1cadd30ac37156f">sq2_std0_ram_sbe</a>             : 1;
<a name="l01061"></a><a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a0ea6d1597acbb6fb181ac90a876ea512">01061</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a0ea6d1597acbb6fb181ac90a876ea512">sq2_std1_ram_sbe</a>             : 1;
<a name="l01062"></a><a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#af46228239ec54b2b27cec14fb06b1b63">01062</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#af46228239ec54b2b27cec14fb06b1b63">sq2_sts0_ram_sbe</a>             : 1;
<a name="l01063"></a><a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a31323a423085053952b1888d9705f904">01063</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a31323a423085053952b1888d9705f904">sq2_sts1_ram_sbe</a>             : 1;
<a name="l01064"></a><a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a1ed538fe39cffda2cf5fd0c9b5eb753b">01064</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a1ed538fe39cffda2cf5fd0c9b5eb753b">sq2_tw_0_cmd_fifo_ram_sbe</a>    : 1;
<a name="l01065"></a><a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a50b46eeaebe2142717e24260b1b6e9fd">01065</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a50b46eeaebe2142717e24260b1b6e9fd">sq2_tw_1_cmd_fifo_ram_sbe</a>    : 1;
<a name="l01066"></a><a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a3cf737902d6f77b99692358e4ccb2a8c">01066</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a3cf737902d6f77b99692358e4ccb2a8c">sq2_rt_ram_sbe</a>               : 1;
<a name="l01067"></a><a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a39c1ef5962cbb2334f6c3d93ce912295">01067</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a39c1ef5962cbb2334f6c3d93ce912295">sq2_nt_ram_sbe</a>               : 1;
<a name="l01068"></a><a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a0c2f736f9a2dace031935457a5cf9dfd">01068</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a0c2f736f9a2dace031935457a5cf9dfd">sq2_pt_ram_sbe</a>               : 1;
<a name="l01069"></a><a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a0de5f7cd6fb1e64a561acd0734e8fd0a">01069</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a0de5f7cd6fb1e64a561acd0734e8fd0a">sq2_cxd_ram_sbe</a>              : 1;
<a name="l01070"></a><a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a1d7049f31153ea2d8f3d8ef5dc34cb79">01070</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a1d7049f31153ea2d8f3d8ef5dc34cb79">pq_cxd_ram_sbe</a>               : 1;
<a name="l01071"></a><a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a502df4cc4f8bab0fef2b8d27f752188f">01071</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a502df4cc4f8bab0fef2b8d27f752188f">sq2_cxs_ram_sbe</a>              : 1;
<a name="l01072"></a><a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a55301ca89912b1195927c41080f37ef2">01072</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html#a55301ca89912b1195927c41080f37ef2">pq_cxs_ram_sbe</a>               : 1;
<a name="l01073"></a>01073 <span class="preprocessor">#endif</span>
<a name="l01074"></a>01074 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__sq2__ecc__sbe__sts0.html#a921f892529cbb3d0201dd7b6ad1bdf83">s</a>;
<a name="l01075"></a><a class="code" href="unioncvmx__pse__sq2__ecc__sbe__sts0.html#a91b4cdeada823d32aea55732320cd2f6">01075</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts0_1_1cvmx__pse__sq2__ecc__sbe__sts0__s.html">cvmx_pse_sq2_ecc_sbe_sts0_s</a>    <a class="code" href="unioncvmx__pse__sq2__ecc__sbe__sts0.html#a91b4cdeada823d32aea55732320cd2f6">cn78xx</a>;
<a name="l01076"></a>01076 };
<a name="l01077"></a><a class="code" href="cvmx-pse-defs_8h.html#a52d8e5b7e862cf658d9a94e7bc624ecb">01077</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq2__ecc__sbe__sts0.html" title="cvmx_pse_sq2_ecc_sbe_sts0">cvmx_pse_sq2_ecc_sbe_sts0</a> <a class="code" href="unioncvmx__pse__sq2__ecc__sbe__sts0.html" title="cvmx_pse_sq2_ecc_sbe_sts0">cvmx_pse_sq2_ecc_sbe_sts0_t</a>;
<a name="l01078"></a>01078 <span class="comment"></span>
<a name="l01079"></a>01079 <span class="comment">/**</span>
<a name="l01080"></a>01080 <span class="comment"> * cvmx_pse_sq2_ecc_sbe_sts_cmb0</span>
<a name="l01081"></a>01081 <span class="comment"> */</span>
<a name="l01082"></a><a class="code" href="unioncvmx__pse__sq2__ecc__sbe__sts__cmb0.html">01082</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq2__ecc__sbe__sts__cmb0.html" title="cvmx_pse_sq2_ecc_sbe_sts_cmb0">cvmx_pse_sq2_ecc_sbe_sts_cmb0</a> {
<a name="l01083"></a><a class="code" href="unioncvmx__pse__sq2__ecc__sbe__sts__cmb0.html#aec826ed002e83a7e120fe53572c5d5b6">01083</a>     uint64_t <a class="code" href="unioncvmx__pse__sq2__ecc__sbe__sts__cmb0.html#aec826ed002e83a7e120fe53572c5d5b6">u64</a>;
<a name="l01084"></a><a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq2__ecc__sbe__sts__cmb0__s.html">01084</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq2__ecc__sbe__sts__cmb0__s.html">cvmx_pse_sq2_ecc_sbe_sts_cmb0_s</a> {
<a name="l01085"></a>01085 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01086"></a>01086 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq2__ecc__sbe__sts__cmb0__s.html#aa8b7abd399e52c473294282fd01b272d">pse_sq2_sbe_cmb0</a>             : 1;  <span class="comment">/**&lt; Single-bit error for PQ_CXS_RAM. Throws PKO_INTSN_E::PSE_SQ2_SBE_CMB0. */</span>
<a name="l01087"></a>01087     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq2__ecc__sbe__sts__cmb0__s.html#a7391ac7b5ef879a45b1f1a00528787b4">reserved_0_62</a>                : 63;
<a name="l01088"></a>01088 <span class="preprocessor">#else</span>
<a name="l01089"></a><a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq2__ecc__sbe__sts__cmb0__s.html#a7391ac7b5ef879a45b1f1a00528787b4">01089</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq2__ecc__sbe__sts__cmb0__s.html#a7391ac7b5ef879a45b1f1a00528787b4">reserved_0_62</a>                : 63;
<a name="l01090"></a><a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq2__ecc__sbe__sts__cmb0__s.html#aa8b7abd399e52c473294282fd01b272d">01090</a>     uint64_t <a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq2__ecc__sbe__sts__cmb0__s.html#aa8b7abd399e52c473294282fd01b272d">pse_sq2_sbe_cmb0</a>             : 1;
<a name="l01091"></a>01091 <span class="preprocessor">#endif</span>
<a name="l01092"></a>01092 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__sq2__ecc__sbe__sts__cmb0.html#a4500354a2b67cdefb034b4e07ce43d9c">s</a>;
<a name="l01093"></a><a class="code" href="unioncvmx__pse__sq2__ecc__sbe__sts__cmb0.html#a7348d261ad9d3dd2173c0ed22ac9a8bb">01093</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq2__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq2__ecc__sbe__sts__cmb0__s.html">cvmx_pse_sq2_ecc_sbe_sts_cmb0_s</a> <a class="code" href="unioncvmx__pse__sq2__ecc__sbe__sts__cmb0.html#a7348d261ad9d3dd2173c0ed22ac9a8bb">cn78xx</a>;
<a name="l01094"></a>01094 };
<a name="l01095"></a><a class="code" href="cvmx-pse-defs_8h.html#a555192bd46c4bd5797bc05f1320712a3">01095</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq2__ecc__sbe__sts__cmb0.html" title="cvmx_pse_sq2_ecc_sbe_sts_cmb0">cvmx_pse_sq2_ecc_sbe_sts_cmb0</a> <a class="code" href="unioncvmx__pse__sq2__ecc__sbe__sts__cmb0.html" title="cvmx_pse_sq2_ecc_sbe_sts_cmb0">cvmx_pse_sq2_ecc_sbe_sts_cmb0_t</a>;
<a name="l01096"></a>01096 <span class="comment"></span>
<a name="l01097"></a>01097 <span class="comment">/**</span>
<a name="l01098"></a>01098 <span class="comment"> * cvmx_pse_sq3_ecc_ctl0</span>
<a name="l01099"></a>01099 <span class="comment"> */</span>
<a name="l01100"></a><a class="code" href="unioncvmx__pse__sq3__ecc__ctl0.html">01100</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq3__ecc__ctl0.html" title="cvmx_pse_sq3_ecc_ctl0">cvmx_pse_sq3_ecc_ctl0</a> {
<a name="l01101"></a><a class="code" href="unioncvmx__pse__sq3__ecc__ctl0.html#a98af92b11a8b4f94458a7cd74a17c284">01101</a>     uint64_t <a class="code" href="unioncvmx__pse__sq3__ecc__ctl0.html#a98af92b11a8b4f94458a7cd74a17c284">u64</a>;
<a name="l01102"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html">01102</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html">cvmx_pse_sq3_ecc_ctl0_s</a> {
<a name="l01103"></a>01103 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01104"></a>01104 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a66f4203029b944b32171d2454f7705f1">sq3_pt_ram_flip</a>              : 2;  <span class="comment">/**&lt; SQ3_PT_RAM flip syndrome bits on write. */</span>
<a name="l01105"></a>01105     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a26b5e9a7eb63e605d2b0e83867b88975">sq3_pt_ram_cdis</a>              : 1;  <span class="comment">/**&lt; SQ3_PT_RAM ECC correction disable. */</span>
<a name="l01106"></a>01106     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a7475fcb093e5efd6b54d78ce43626c28">sq3_nt_ram_flip</a>              : 2;  <span class="comment">/**&lt; SQ3_NT_RAM flip syndrome bits on write. */</span>
<a name="l01107"></a>01107     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#ab1bd2bf807f4ccf4947d5597c7f3ef04">sq3_nt_ram_cdis</a>              : 1;  <span class="comment">/**&lt; SQ3_NT_RAM ECC correction disable. */</span>
<a name="l01108"></a>01108     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a9f6baf396eb81998051eb57f520481c8">sq3_rt_ram_flip</a>              : 2;  <span class="comment">/**&lt; SQ3_RT_RAM flip syndrome bits on write. */</span>
<a name="l01109"></a>01109     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a0389ca7823b479b292b6012bcc5082c9">sq3_rt_ram_cdis</a>              : 1;  <span class="comment">/**&lt; SQ3_RT_RAM ECC correction disable. */</span>
<a name="l01110"></a>01110     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a5bec18bcb82b1137a76418ce1bfbc680">sq3_tw_3_cmd_fifo_ram_flip</a>   : 2;  <span class="comment">/**&lt; SQ3_TW_3_CMD_FIFO_RAM flip syndrome bits on write. */</span>
<a name="l01111"></a>01111     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#ad7a477378bcd566e6e8a016fa8c44484">sq3_tw_3_cmd_fifo_ram_cdis</a>   : 1;  <span class="comment">/**&lt; SQ3_TW_3_CMD_FIFO_RAM ECC correction disable. */</span>
<a name="l01112"></a>01112     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a41fc06dcc3c0c00276d1da1e8cffeb5f">sq3_tw_2_cmd_fifo_ram_flip</a>   : 2;  <span class="comment">/**&lt; SQ3_TW_2_CMD_FIFO_RAM flip syndrome bits on write. */</span>
<a name="l01113"></a>01113     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#aacb4a99ceb5c27b44f18d560a19258d2">sq3_tw_2_cmd_fifo_ram_cdis</a>   : 1;  <span class="comment">/**&lt; SQ3_TW_2_CMD_FIFO_RAM ECC correction disable. */</span>
<a name="l01114"></a>01114     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a2d7e5ef160e156f42a0f41e5f6f915de">sq3_tw_1_cmd_fifo_ram_flip</a>   : 2;  <span class="comment">/**&lt; SQ3_TW_1_CMD_FIFO_RAM flip syndrome bits on write. */</span>
<a name="l01115"></a>01115     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a37b73e609d14c3df4a6f1f221b72dfc4">sq3_tw_1_cmd_fifo_ram_cdis</a>   : 1;  <span class="comment">/**&lt; SQ3_TW_1_CMD_FIFO_RAM ECC correction disable. */</span>
<a name="l01116"></a>01116     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a66bef8a98735e26bb1f85e4e78309906">sq3_tw_0_cmd_fifo_ram_flip</a>   : 2;  <span class="comment">/**&lt; SQ3_TW_0_CMD_FIFO_RAM flip syndrome bits on write. */</span>
<a name="l01117"></a>01117     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a018fc48c4d9c4f86fad25cbf18f4fd5e">sq3_tw_0_cmd_fifo_ram_cdis</a>   : 1;  <span class="comment">/**&lt; SQ3_TW_0_CMD_FIFO_RAM ECC correction disable. */</span>
<a name="l01118"></a>01118     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#ac8c48b63c1115f17eb5702134302d4b5">sq3_sts3_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ3_STS3_RAM flip syndrome bits on write. */</span>
<a name="l01119"></a>01119     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#ad8383d63d00a3e37e7709202e8022fa4">sq3_sts3_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ3_STS3_RAM ECC correction disable. */</span>
<a name="l01120"></a>01120     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#af35a6ba5774dd0ee1eeb8a7c87c61878">sq3_sts2_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ3_STS2_RAM flip syndrome bits on write. */</span>
<a name="l01121"></a>01121     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a1cf6ee02c3a286ac590174cfa3430feb">sq3_sts2_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ3_STS2_RAM ECC correction disable. */</span>
<a name="l01122"></a>01122     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a8a2bdc1e3dacbaedb18914027f56c2d2">sq3_sts1_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ3_STS1_RAM flip syndrome bits on write. */</span>
<a name="l01123"></a>01123     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#ac653b2842f89c2d15c66d3a9ffcbcc62">sq3_sts1_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ3_STS1_RAM ECC correction disable. */</span>
<a name="l01124"></a>01124     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#ad077a1cce9d44cf584fd5433e45f12e7">sq3_sts0_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ3_STS0_RAM flip syndrome bits on write. */</span>
<a name="l01125"></a>01125     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#afb83b2c16eb1b14dda1631f252cfaa44">sq3_sts0_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ3_STS0_RAM ECC correction disable. */</span>
<a name="l01126"></a>01126     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a62990680890435a129099d72dd133eb2">sq3_std3_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ3_STD3_RAM flip syndrome bits on write. */</span>
<a name="l01127"></a>01127     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#af89cb9d7ea4ad1b2a2f38de2dbca62b1">sq3_std3_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ3_STD3_RAM ECC correction disable. */</span>
<a name="l01128"></a>01128     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a392234a490cffba3512b7d06140a313a">sq3_std2_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ3_STD2_RAM flip syndrome bits on write. */</span>
<a name="l01129"></a>01129     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a251ef1095ca7736b1171a455cb41efe8">sq3_std2_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ3_STD2_RAM ECC correction disable. */</span>
<a name="l01130"></a>01130     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#ad6262a8bdfda6c49fee372eacdf2e430">sq3_std1_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ3_STD1_RAM flip syndrome bits on write. */</span>
<a name="l01131"></a>01131     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a3f5410d0984442d408aa34a1fe70d871">sq3_std1_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ3_STD1_RAM ECC correction disable. */</span>
<a name="l01132"></a>01132     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a181ce8b58bfa87ec8a17992b3cc03cbe">sq3_std0_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ3_STD0_RAM flip syndrome bits on write. */</span>
<a name="l01133"></a>01133     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#adb74c557df4b0b8202d819a7fe6dac33">sq3_std0_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ3_STD0_RAM ECC correction disable. */</span>
<a name="l01134"></a>01134     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a99911ae0386b8682c006cb280bb16158">sq3_wt_ram_flip</a>              : 2;  <span class="comment">/**&lt; SQ3_WT_RAM flip syndrome bits on write. */</span>
<a name="l01135"></a>01135     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#ae145530733e01d5b50aab83ad9740fa9">sq3_wt_ram_cdis</a>              : 1;  <span class="comment">/**&lt; SQ3_WT_RAM ECC correction disable. */</span>
<a name="l01136"></a>01136     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#ad587584c63e34497b4ac9f0ec9613cda">reserved_0_15</a>                : 16;
<a name="l01137"></a>01137 <span class="preprocessor">#else</span>
<a name="l01138"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#ad587584c63e34497b4ac9f0ec9613cda">01138</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#ad587584c63e34497b4ac9f0ec9613cda">reserved_0_15</a>                : 16;
<a name="l01139"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#ae145530733e01d5b50aab83ad9740fa9">01139</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#ae145530733e01d5b50aab83ad9740fa9">sq3_wt_ram_cdis</a>              : 1;
<a name="l01140"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a99911ae0386b8682c006cb280bb16158">01140</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a99911ae0386b8682c006cb280bb16158">sq3_wt_ram_flip</a>              : 2;
<a name="l01141"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#adb74c557df4b0b8202d819a7fe6dac33">01141</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#adb74c557df4b0b8202d819a7fe6dac33">sq3_std0_ram_cdis</a>            : 1;
<a name="l01142"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a181ce8b58bfa87ec8a17992b3cc03cbe">01142</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a181ce8b58bfa87ec8a17992b3cc03cbe">sq3_std0_ram_flip</a>            : 2;
<a name="l01143"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a3f5410d0984442d408aa34a1fe70d871">01143</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a3f5410d0984442d408aa34a1fe70d871">sq3_std1_ram_cdis</a>            : 1;
<a name="l01144"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#ad6262a8bdfda6c49fee372eacdf2e430">01144</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#ad6262a8bdfda6c49fee372eacdf2e430">sq3_std1_ram_flip</a>            : 2;
<a name="l01145"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a251ef1095ca7736b1171a455cb41efe8">01145</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a251ef1095ca7736b1171a455cb41efe8">sq3_std2_ram_cdis</a>            : 1;
<a name="l01146"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a392234a490cffba3512b7d06140a313a">01146</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a392234a490cffba3512b7d06140a313a">sq3_std2_ram_flip</a>            : 2;
<a name="l01147"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#af89cb9d7ea4ad1b2a2f38de2dbca62b1">01147</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#af89cb9d7ea4ad1b2a2f38de2dbca62b1">sq3_std3_ram_cdis</a>            : 1;
<a name="l01148"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a62990680890435a129099d72dd133eb2">01148</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a62990680890435a129099d72dd133eb2">sq3_std3_ram_flip</a>            : 2;
<a name="l01149"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#afb83b2c16eb1b14dda1631f252cfaa44">01149</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#afb83b2c16eb1b14dda1631f252cfaa44">sq3_sts0_ram_cdis</a>            : 1;
<a name="l01150"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#ad077a1cce9d44cf584fd5433e45f12e7">01150</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#ad077a1cce9d44cf584fd5433e45f12e7">sq3_sts0_ram_flip</a>            : 2;
<a name="l01151"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#ac653b2842f89c2d15c66d3a9ffcbcc62">01151</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#ac653b2842f89c2d15c66d3a9ffcbcc62">sq3_sts1_ram_cdis</a>            : 1;
<a name="l01152"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a8a2bdc1e3dacbaedb18914027f56c2d2">01152</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a8a2bdc1e3dacbaedb18914027f56c2d2">sq3_sts1_ram_flip</a>            : 2;
<a name="l01153"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a1cf6ee02c3a286ac590174cfa3430feb">01153</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a1cf6ee02c3a286ac590174cfa3430feb">sq3_sts2_ram_cdis</a>            : 1;
<a name="l01154"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#af35a6ba5774dd0ee1eeb8a7c87c61878">01154</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#af35a6ba5774dd0ee1eeb8a7c87c61878">sq3_sts2_ram_flip</a>            : 2;
<a name="l01155"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#ad8383d63d00a3e37e7709202e8022fa4">01155</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#ad8383d63d00a3e37e7709202e8022fa4">sq3_sts3_ram_cdis</a>            : 1;
<a name="l01156"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#ac8c48b63c1115f17eb5702134302d4b5">01156</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#ac8c48b63c1115f17eb5702134302d4b5">sq3_sts3_ram_flip</a>            : 2;
<a name="l01157"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a018fc48c4d9c4f86fad25cbf18f4fd5e">01157</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a018fc48c4d9c4f86fad25cbf18f4fd5e">sq3_tw_0_cmd_fifo_ram_cdis</a>   : 1;
<a name="l01158"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a66bef8a98735e26bb1f85e4e78309906">01158</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a66bef8a98735e26bb1f85e4e78309906">sq3_tw_0_cmd_fifo_ram_flip</a>   : 2;
<a name="l01159"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a37b73e609d14c3df4a6f1f221b72dfc4">01159</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a37b73e609d14c3df4a6f1f221b72dfc4">sq3_tw_1_cmd_fifo_ram_cdis</a>   : 1;
<a name="l01160"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a2d7e5ef160e156f42a0f41e5f6f915de">01160</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a2d7e5ef160e156f42a0f41e5f6f915de">sq3_tw_1_cmd_fifo_ram_flip</a>   : 2;
<a name="l01161"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#aacb4a99ceb5c27b44f18d560a19258d2">01161</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#aacb4a99ceb5c27b44f18d560a19258d2">sq3_tw_2_cmd_fifo_ram_cdis</a>   : 1;
<a name="l01162"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a41fc06dcc3c0c00276d1da1e8cffeb5f">01162</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a41fc06dcc3c0c00276d1da1e8cffeb5f">sq3_tw_2_cmd_fifo_ram_flip</a>   : 2;
<a name="l01163"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#ad7a477378bcd566e6e8a016fa8c44484">01163</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#ad7a477378bcd566e6e8a016fa8c44484">sq3_tw_3_cmd_fifo_ram_cdis</a>   : 1;
<a name="l01164"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a5bec18bcb82b1137a76418ce1bfbc680">01164</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a5bec18bcb82b1137a76418ce1bfbc680">sq3_tw_3_cmd_fifo_ram_flip</a>   : 2;
<a name="l01165"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a0389ca7823b479b292b6012bcc5082c9">01165</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a0389ca7823b479b292b6012bcc5082c9">sq3_rt_ram_cdis</a>              : 1;
<a name="l01166"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a9f6baf396eb81998051eb57f520481c8">01166</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a9f6baf396eb81998051eb57f520481c8">sq3_rt_ram_flip</a>              : 2;
<a name="l01167"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#ab1bd2bf807f4ccf4947d5597c7f3ef04">01167</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#ab1bd2bf807f4ccf4947d5597c7f3ef04">sq3_nt_ram_cdis</a>              : 1;
<a name="l01168"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a7475fcb093e5efd6b54d78ce43626c28">01168</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a7475fcb093e5efd6b54d78ce43626c28">sq3_nt_ram_flip</a>              : 2;
<a name="l01169"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a26b5e9a7eb63e605d2b0e83867b88975">01169</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a26b5e9a7eb63e605d2b0e83867b88975">sq3_pt_ram_cdis</a>              : 1;
<a name="l01170"></a><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a66f4203029b944b32171d2454f7705f1">01170</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html#a66f4203029b944b32171d2454f7705f1">sq3_pt_ram_flip</a>              : 2;
<a name="l01171"></a>01171 <span class="preprocessor">#endif</span>
<a name="l01172"></a>01172 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__sq3__ecc__ctl0.html#ad50cde542ba7dd1e0aeb71a7a52d59a0">s</a>;
<a name="l01173"></a><a class="code" href="unioncvmx__pse__sq3__ecc__ctl0.html#af55c4f5722d074b0cd86a2a82d95224b">01173</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq3__ecc__ctl0_1_1cvmx__pse__sq3__ecc__ctl0__s.html">cvmx_pse_sq3_ecc_ctl0_s</a>        <a class="code" href="unioncvmx__pse__sq3__ecc__ctl0.html#af55c4f5722d074b0cd86a2a82d95224b">cn78xx</a>;
<a name="l01174"></a>01174 };
<a name="l01175"></a><a class="code" href="cvmx-pse-defs_8h.html#a37271d804d33c94d2b2a9ee83f5c18ea">01175</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq3__ecc__ctl0.html" title="cvmx_pse_sq3_ecc_ctl0">cvmx_pse_sq3_ecc_ctl0</a> <a class="code" href="unioncvmx__pse__sq3__ecc__ctl0.html" title="cvmx_pse_sq3_ecc_ctl0">cvmx_pse_sq3_ecc_ctl0_t</a>;
<a name="l01176"></a>01176 <span class="comment"></span>
<a name="l01177"></a>01177 <span class="comment">/**</span>
<a name="l01178"></a>01178 <span class="comment"> * cvmx_pse_sq3_ecc_dbe_sts0</span>
<a name="l01179"></a>01179 <span class="comment"> */</span>
<a name="l01180"></a><a class="code" href="unioncvmx__pse__sq3__ecc__dbe__sts0.html">01180</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq3__ecc__dbe__sts0.html" title="cvmx_pse_sq3_ecc_dbe_sts0">cvmx_pse_sq3_ecc_dbe_sts0</a> {
<a name="l01181"></a><a class="code" href="unioncvmx__pse__sq3__ecc__dbe__sts0.html#aaa1180feb8537d734b9b83fc45f894b8">01181</a>     uint64_t <a class="code" href="unioncvmx__pse__sq3__ecc__dbe__sts0.html#aaa1180feb8537d734b9b83fc45f894b8">u64</a>;
<a name="l01182"></a><a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html">01182</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html">cvmx_pse_sq3_ecc_dbe_sts0_s</a> {
<a name="l01183"></a>01183 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01184"></a>01184 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#ae65a6a38a438f6df2328785a01639f5f">sq3_pt_ram_dbe</a>               : 1;  <span class="comment">/**&lt; Double-bit error for SQ3_PT_RAM. */</span>
<a name="l01185"></a>01185     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#a43633dcb9f56a6ea9f613ccee3261262">sq3_nt_ram_dbe</a>               : 1;  <span class="comment">/**&lt; Double-bit error for SQ3_NT_RAM. */</span>
<a name="l01186"></a>01186     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#aea77079f6db9961997fa1f3ae5770850">sq3_rt_ram_dbe</a>               : 1;  <span class="comment">/**&lt; Double-bit error for SQ3_RT_RAM. */</span>
<a name="l01187"></a>01187     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#a43710fbe2fb1265497e88e9ac5c9cdde">sq3_tw_3_cmd_fifo_ram_dbe</a>    : 1;  <span class="comment">/**&lt; Double-bit error for SQ3_TW_3_CMD_FIFO_RAM. */</span>
<a name="l01188"></a>01188     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#abb1f602a9060140eb8d952cba90e8750">sq3_tw_2_cmd_fifo_ram_dbe</a>    : 1;  <span class="comment">/**&lt; Double-bit error for SQ3_TW_2_CMD_FIFO_RAM. */</span>
<a name="l01189"></a>01189     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#ae4b7031f119c4b4da9e17ab322c76a6e">sq3_tw_1_cmd_fifo_ram_dbe</a>    : 1;  <span class="comment">/**&lt; Double-bit error for SQ3_TW_1_CMD_FIFO_RAM. */</span>
<a name="l01190"></a>01190     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#ad32ed638b8ea22148ad1fbb0d69f979d">sq3_tw_0_cmd_fifo_ram_dbe</a>    : 1;  <span class="comment">/**&lt; Double-bit error for SQ3_TW_0_CMD_FIFO_RAM. */</span>
<a name="l01191"></a>01191     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#a01df8978ac5f3b73bb4629a4466f129d">sq3_sts3_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ3_STS3_RAM. */</span>
<a name="l01192"></a>01192     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#aefdec59e9ccad61a1569ab7aa5da7d84">sq3_sts2_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ3_STS2_RAM. */</span>
<a name="l01193"></a>01193     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#ab63a686bea7d00c3a9d8a09ae2f47585">sq3_sts1_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ3_STS1_RAM. */</span>
<a name="l01194"></a>01194     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#a077d72cb5120be5651178ba206cf4e18">sq3_sts0_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ3_STS0_RAM. */</span>
<a name="l01195"></a>01195     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#a2198c0616ed2b08a8f1b8c7c9399faee">sq3_std3_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ3_STD3_RAM. */</span>
<a name="l01196"></a>01196     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#ab2509db56d5f81bcb1575b2fb6220a37">sq3_std2_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ3_STD2_RAM. */</span>
<a name="l01197"></a>01197     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#a79173d6444bb63d975041c9c81f0c9c4">sq3_std1_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ3_STD1_RAM. */</span>
<a name="l01198"></a>01198     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#ac462df80f39db795a8f20250764c39ca">sq3_std0_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ3_STD0_RAM. */</span>
<a name="l01199"></a>01199     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#a9d0284c930d2bf22d05f04a0b1cca342">sq3_wt_ram_dbe</a>               : 1;  <span class="comment">/**&lt; Double-bit error for SQ3_WT_RAM. */</span>
<a name="l01200"></a>01200     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#abb7e481c0ac8881e909b8f6c22f5e5f3">reserved_0_47</a>                : 48;
<a name="l01201"></a>01201 <span class="preprocessor">#else</span>
<a name="l01202"></a><a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#abb7e481c0ac8881e909b8f6c22f5e5f3">01202</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#abb7e481c0ac8881e909b8f6c22f5e5f3">reserved_0_47</a>                : 48;
<a name="l01203"></a><a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#a9d0284c930d2bf22d05f04a0b1cca342">01203</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#a9d0284c930d2bf22d05f04a0b1cca342">sq3_wt_ram_dbe</a>               : 1;
<a name="l01204"></a><a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#ac462df80f39db795a8f20250764c39ca">01204</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#ac462df80f39db795a8f20250764c39ca">sq3_std0_ram_dbe</a>             : 1;
<a name="l01205"></a><a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#a79173d6444bb63d975041c9c81f0c9c4">01205</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#a79173d6444bb63d975041c9c81f0c9c4">sq3_std1_ram_dbe</a>             : 1;
<a name="l01206"></a><a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#ab2509db56d5f81bcb1575b2fb6220a37">01206</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#ab2509db56d5f81bcb1575b2fb6220a37">sq3_std2_ram_dbe</a>             : 1;
<a name="l01207"></a><a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#a2198c0616ed2b08a8f1b8c7c9399faee">01207</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#a2198c0616ed2b08a8f1b8c7c9399faee">sq3_std3_ram_dbe</a>             : 1;
<a name="l01208"></a><a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#a077d72cb5120be5651178ba206cf4e18">01208</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#a077d72cb5120be5651178ba206cf4e18">sq3_sts0_ram_dbe</a>             : 1;
<a name="l01209"></a><a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#ab63a686bea7d00c3a9d8a09ae2f47585">01209</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#ab63a686bea7d00c3a9d8a09ae2f47585">sq3_sts1_ram_dbe</a>             : 1;
<a name="l01210"></a><a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#aefdec59e9ccad61a1569ab7aa5da7d84">01210</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#aefdec59e9ccad61a1569ab7aa5da7d84">sq3_sts2_ram_dbe</a>             : 1;
<a name="l01211"></a><a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#a01df8978ac5f3b73bb4629a4466f129d">01211</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#a01df8978ac5f3b73bb4629a4466f129d">sq3_sts3_ram_dbe</a>             : 1;
<a name="l01212"></a><a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#ad32ed638b8ea22148ad1fbb0d69f979d">01212</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#ad32ed638b8ea22148ad1fbb0d69f979d">sq3_tw_0_cmd_fifo_ram_dbe</a>    : 1;
<a name="l01213"></a><a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#ae4b7031f119c4b4da9e17ab322c76a6e">01213</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#ae4b7031f119c4b4da9e17ab322c76a6e">sq3_tw_1_cmd_fifo_ram_dbe</a>    : 1;
<a name="l01214"></a><a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#abb1f602a9060140eb8d952cba90e8750">01214</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#abb1f602a9060140eb8d952cba90e8750">sq3_tw_2_cmd_fifo_ram_dbe</a>    : 1;
<a name="l01215"></a><a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#a43710fbe2fb1265497e88e9ac5c9cdde">01215</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#a43710fbe2fb1265497e88e9ac5c9cdde">sq3_tw_3_cmd_fifo_ram_dbe</a>    : 1;
<a name="l01216"></a><a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#aea77079f6db9961997fa1f3ae5770850">01216</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#aea77079f6db9961997fa1f3ae5770850">sq3_rt_ram_dbe</a>               : 1;
<a name="l01217"></a><a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#a43633dcb9f56a6ea9f613ccee3261262">01217</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#a43633dcb9f56a6ea9f613ccee3261262">sq3_nt_ram_dbe</a>               : 1;
<a name="l01218"></a><a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#ae65a6a38a438f6df2328785a01639f5f">01218</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html#ae65a6a38a438f6df2328785a01639f5f">sq3_pt_ram_dbe</a>               : 1;
<a name="l01219"></a>01219 <span class="preprocessor">#endif</span>
<a name="l01220"></a>01220 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__sq3__ecc__dbe__sts0.html#ab778b45898ccb6bc439a89da00049f96">s</a>;
<a name="l01221"></a><a class="code" href="unioncvmx__pse__sq3__ecc__dbe__sts0.html#ac5f6b069372f181b9814cf172e36a058">01221</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts0_1_1cvmx__pse__sq3__ecc__dbe__sts0__s.html">cvmx_pse_sq3_ecc_dbe_sts0_s</a>    <a class="code" href="unioncvmx__pse__sq3__ecc__dbe__sts0.html#ac5f6b069372f181b9814cf172e36a058">cn78xx</a>;
<a name="l01222"></a>01222 };
<a name="l01223"></a><a class="code" href="cvmx-pse-defs_8h.html#aac60e7f54e06f49ce4b563d2c55f5c99">01223</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq3__ecc__dbe__sts0.html" title="cvmx_pse_sq3_ecc_dbe_sts0">cvmx_pse_sq3_ecc_dbe_sts0</a> <a class="code" href="unioncvmx__pse__sq3__ecc__dbe__sts0.html" title="cvmx_pse_sq3_ecc_dbe_sts0">cvmx_pse_sq3_ecc_dbe_sts0_t</a>;
<a name="l01224"></a>01224 <span class="comment"></span>
<a name="l01225"></a>01225 <span class="comment">/**</span>
<a name="l01226"></a>01226 <span class="comment"> * cvmx_pse_sq3_ecc_dbe_sts_cmb0</span>
<a name="l01227"></a>01227 <span class="comment"> */</span>
<a name="l01228"></a><a class="code" href="unioncvmx__pse__sq3__ecc__dbe__sts__cmb0.html">01228</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq3__ecc__dbe__sts__cmb0.html" title="cvmx_pse_sq3_ecc_dbe_sts_cmb0">cvmx_pse_sq3_ecc_dbe_sts_cmb0</a> {
<a name="l01229"></a><a class="code" href="unioncvmx__pse__sq3__ecc__dbe__sts__cmb0.html#ab0c16037d9d03cfb28252cdcffb0eaac">01229</a>     uint64_t <a class="code" href="unioncvmx__pse__sq3__ecc__dbe__sts__cmb0.html#ab0c16037d9d03cfb28252cdcffb0eaac">u64</a>;
<a name="l01230"></a><a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq3__ecc__dbe__sts__cmb0__s.html">01230</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq3__ecc__dbe__sts__cmb0__s.html">cvmx_pse_sq3_ecc_dbe_sts_cmb0_s</a> {
<a name="l01231"></a>01231 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01232"></a>01232 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq3__ecc__dbe__sts__cmb0__s.html#a87cd3d4448d85c61b80d93bcb75d3ad9">pse_sq3_dbe_cmb0</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ3_PT_RAM. Throws PKO_INTSN_E::PSE_SQ3_DBE_CMB0. */</span>
<a name="l01233"></a>01233     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq3__ecc__dbe__sts__cmb0__s.html#ad00349ad354445fd6b1c33b4f21ff972">reserved_0_62</a>                : 63;
<a name="l01234"></a>01234 <span class="preprocessor">#else</span>
<a name="l01235"></a><a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq3__ecc__dbe__sts__cmb0__s.html#ad00349ad354445fd6b1c33b4f21ff972">01235</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq3__ecc__dbe__sts__cmb0__s.html#ad00349ad354445fd6b1c33b4f21ff972">reserved_0_62</a>                : 63;
<a name="l01236"></a><a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq3__ecc__dbe__sts__cmb0__s.html#a87cd3d4448d85c61b80d93bcb75d3ad9">01236</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq3__ecc__dbe__sts__cmb0__s.html#a87cd3d4448d85c61b80d93bcb75d3ad9">pse_sq3_dbe_cmb0</a>             : 1;
<a name="l01237"></a>01237 <span class="preprocessor">#endif</span>
<a name="l01238"></a>01238 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__sq3__ecc__dbe__sts__cmb0.html#a2337595ac21c4354fd5d8e55b18c0121">s</a>;
<a name="l01239"></a><a class="code" href="unioncvmx__pse__sq3__ecc__dbe__sts__cmb0.html#a6cced1f0dbfb6cb269a1bc76660cd2d0">01239</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq3__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq3__ecc__dbe__sts__cmb0__s.html">cvmx_pse_sq3_ecc_dbe_sts_cmb0_s</a> <a class="code" href="unioncvmx__pse__sq3__ecc__dbe__sts__cmb0.html#a6cced1f0dbfb6cb269a1bc76660cd2d0">cn78xx</a>;
<a name="l01240"></a>01240 };
<a name="l01241"></a><a class="code" href="cvmx-pse-defs_8h.html#aa3466536de47d7a0383daa469ffd97de">01241</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq3__ecc__dbe__sts__cmb0.html" title="cvmx_pse_sq3_ecc_dbe_sts_cmb0">cvmx_pse_sq3_ecc_dbe_sts_cmb0</a> <a class="code" href="unioncvmx__pse__sq3__ecc__dbe__sts__cmb0.html" title="cvmx_pse_sq3_ecc_dbe_sts_cmb0">cvmx_pse_sq3_ecc_dbe_sts_cmb0_t</a>;
<a name="l01242"></a>01242 <span class="comment"></span>
<a name="l01243"></a>01243 <span class="comment">/**</span>
<a name="l01244"></a>01244 <span class="comment"> * cvmx_pse_sq3_ecc_sbe_sts0</span>
<a name="l01245"></a>01245 <span class="comment"> */</span>
<a name="l01246"></a><a class="code" href="unioncvmx__pse__sq3__ecc__sbe__sts0.html">01246</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq3__ecc__sbe__sts0.html" title="cvmx_pse_sq3_ecc_sbe_sts0">cvmx_pse_sq3_ecc_sbe_sts0</a> {
<a name="l01247"></a><a class="code" href="unioncvmx__pse__sq3__ecc__sbe__sts0.html#a14eed592a5564d9dfb46cd316b59a5eb">01247</a>     uint64_t <a class="code" href="unioncvmx__pse__sq3__ecc__sbe__sts0.html#a14eed592a5564d9dfb46cd316b59a5eb">u64</a>;
<a name="l01248"></a><a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html">01248</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html">cvmx_pse_sq3_ecc_sbe_sts0_s</a> {
<a name="l01249"></a>01249 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01250"></a>01250 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a571844d1ceeee72b522062b5069c703b">sq3_pt_ram_sbe</a>               : 1;  <span class="comment">/**&lt; Single-bit error for SQ3_PT_RAM. */</span>
<a name="l01251"></a>01251     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a8c7ead3039fbc6eb0de1e7e5f55a75d6">sq3_nt_ram_sbe</a>               : 1;  <span class="comment">/**&lt; Single-bit error for SQ3_NT_RAM. */</span>
<a name="l01252"></a>01252     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a538bfed63d8332ec1842030f6b92c9b3">sq3_rt_ram_sbe</a>               : 1;  <span class="comment">/**&lt; Single-bit error for SQ3_RT_RAM. */</span>
<a name="l01253"></a>01253     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#af7ad0b2a37a2b92b32da9b4b16e15829">sq3_tw_3_cmd_fifo_ram_sbe</a>    : 1;  <span class="comment">/**&lt; Single-bit error for SQ3_TW_3_CMD_FIFO_RAM. */</span>
<a name="l01254"></a>01254     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a3a37c2db73a9d0002f58c2538191595a">sq3_tw_2_cmd_fifo_ram_sbe</a>    : 1;  <span class="comment">/**&lt; Single-bit error for SQ3_TW_2_CMD_FIFO_RAM. */</span>
<a name="l01255"></a>01255     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a187aeb897531adadb7cad53e0476ed3f">sq3_tw_1_cmd_fifo_ram_sbe</a>    : 1;  <span class="comment">/**&lt; Single-bit error for SQ3_TW_1_CMD_FIFO_RAM. */</span>
<a name="l01256"></a>01256     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#abeabdbc0a5d68afbda7b4d3d051ba34a">sq3_tw_0_cmd_fifo_ram_sbe</a>    : 1;  <span class="comment">/**&lt; Single-bit error for SQ3_TW_0_CMD_FIFO_RAM. */</span>
<a name="l01257"></a>01257     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a9d92b579eae960812d771a0d1ed8e890">sq3_sts3_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ3_STS3_RAM. */</span>
<a name="l01258"></a>01258     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a697342243aea82aef0b38e2abf516bd3">sq3_sts2_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ3_STS2_RAM. */</span>
<a name="l01259"></a>01259     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a6ae09b5efc121ca82b226617f3b2eed7">sq3_sts1_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ3_STS1_RAM. */</span>
<a name="l01260"></a>01260     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#ab53f3f14deae05fbe484c1f3b692918b">sq3_sts0_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ3_STS0_RAM. */</span>
<a name="l01261"></a>01261     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#ae0ecaf70c6c5d85967364a781eb32063">sq3_std3_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ3_STD3_RAM. */</span>
<a name="l01262"></a>01262     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a48261f454334cf6786adab75bce550cd">sq3_std2_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ3_STD2_RAM. */</span>
<a name="l01263"></a>01263     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a20a829cb67d00015bec5b707a514bd29">sq3_std1_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ3_STD1_RAM. */</span>
<a name="l01264"></a>01264     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a96a1c70fb71e31044d3d4ce42cacbbf5">sq3_std0_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ3_STD0_RAM. */</span>
<a name="l01265"></a>01265     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#ac70e42de04a1076cbf905059cb93615d">sq3_wt_ram_sbe</a>               : 1;  <span class="comment">/**&lt; Single-bit error for SQ3_WT_RAM. */</span>
<a name="l01266"></a>01266     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a98cad0f1c29f5aad1e26d1099372d933">reserved_0_47</a>                : 48;
<a name="l01267"></a>01267 <span class="preprocessor">#else</span>
<a name="l01268"></a><a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a98cad0f1c29f5aad1e26d1099372d933">01268</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a98cad0f1c29f5aad1e26d1099372d933">reserved_0_47</a>                : 48;
<a name="l01269"></a><a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#ac70e42de04a1076cbf905059cb93615d">01269</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#ac70e42de04a1076cbf905059cb93615d">sq3_wt_ram_sbe</a>               : 1;
<a name="l01270"></a><a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a96a1c70fb71e31044d3d4ce42cacbbf5">01270</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a96a1c70fb71e31044d3d4ce42cacbbf5">sq3_std0_ram_sbe</a>             : 1;
<a name="l01271"></a><a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a20a829cb67d00015bec5b707a514bd29">01271</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a20a829cb67d00015bec5b707a514bd29">sq3_std1_ram_sbe</a>             : 1;
<a name="l01272"></a><a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a48261f454334cf6786adab75bce550cd">01272</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a48261f454334cf6786adab75bce550cd">sq3_std2_ram_sbe</a>             : 1;
<a name="l01273"></a><a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#ae0ecaf70c6c5d85967364a781eb32063">01273</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#ae0ecaf70c6c5d85967364a781eb32063">sq3_std3_ram_sbe</a>             : 1;
<a name="l01274"></a><a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#ab53f3f14deae05fbe484c1f3b692918b">01274</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#ab53f3f14deae05fbe484c1f3b692918b">sq3_sts0_ram_sbe</a>             : 1;
<a name="l01275"></a><a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a6ae09b5efc121ca82b226617f3b2eed7">01275</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a6ae09b5efc121ca82b226617f3b2eed7">sq3_sts1_ram_sbe</a>             : 1;
<a name="l01276"></a><a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a697342243aea82aef0b38e2abf516bd3">01276</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a697342243aea82aef0b38e2abf516bd3">sq3_sts2_ram_sbe</a>             : 1;
<a name="l01277"></a><a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a9d92b579eae960812d771a0d1ed8e890">01277</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a9d92b579eae960812d771a0d1ed8e890">sq3_sts3_ram_sbe</a>             : 1;
<a name="l01278"></a><a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#abeabdbc0a5d68afbda7b4d3d051ba34a">01278</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#abeabdbc0a5d68afbda7b4d3d051ba34a">sq3_tw_0_cmd_fifo_ram_sbe</a>    : 1;
<a name="l01279"></a><a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a187aeb897531adadb7cad53e0476ed3f">01279</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a187aeb897531adadb7cad53e0476ed3f">sq3_tw_1_cmd_fifo_ram_sbe</a>    : 1;
<a name="l01280"></a><a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a3a37c2db73a9d0002f58c2538191595a">01280</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a3a37c2db73a9d0002f58c2538191595a">sq3_tw_2_cmd_fifo_ram_sbe</a>    : 1;
<a name="l01281"></a><a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#af7ad0b2a37a2b92b32da9b4b16e15829">01281</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#af7ad0b2a37a2b92b32da9b4b16e15829">sq3_tw_3_cmd_fifo_ram_sbe</a>    : 1;
<a name="l01282"></a><a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a538bfed63d8332ec1842030f6b92c9b3">01282</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a538bfed63d8332ec1842030f6b92c9b3">sq3_rt_ram_sbe</a>               : 1;
<a name="l01283"></a><a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a8c7ead3039fbc6eb0de1e7e5f55a75d6">01283</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a8c7ead3039fbc6eb0de1e7e5f55a75d6">sq3_nt_ram_sbe</a>               : 1;
<a name="l01284"></a><a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a571844d1ceeee72b522062b5069c703b">01284</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html#a571844d1ceeee72b522062b5069c703b">sq3_pt_ram_sbe</a>               : 1;
<a name="l01285"></a>01285 <span class="preprocessor">#endif</span>
<a name="l01286"></a>01286 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__sq3__ecc__sbe__sts0.html#a8e3320a27c312ab2245d56ca8e01b2d5">s</a>;
<a name="l01287"></a><a class="code" href="unioncvmx__pse__sq3__ecc__sbe__sts0.html#af739b3a8bb20507aedbd62d108e3eb6d">01287</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts0_1_1cvmx__pse__sq3__ecc__sbe__sts0__s.html">cvmx_pse_sq3_ecc_sbe_sts0_s</a>    <a class="code" href="unioncvmx__pse__sq3__ecc__sbe__sts0.html#af739b3a8bb20507aedbd62d108e3eb6d">cn78xx</a>;
<a name="l01288"></a>01288 };
<a name="l01289"></a><a class="code" href="cvmx-pse-defs_8h.html#a9bafebf45754367073fe2caf6825829f">01289</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq3__ecc__sbe__sts0.html" title="cvmx_pse_sq3_ecc_sbe_sts0">cvmx_pse_sq3_ecc_sbe_sts0</a> <a class="code" href="unioncvmx__pse__sq3__ecc__sbe__sts0.html" title="cvmx_pse_sq3_ecc_sbe_sts0">cvmx_pse_sq3_ecc_sbe_sts0_t</a>;
<a name="l01290"></a>01290 <span class="comment"></span>
<a name="l01291"></a>01291 <span class="comment">/**</span>
<a name="l01292"></a>01292 <span class="comment"> * cvmx_pse_sq3_ecc_sbe_sts_cmb0</span>
<a name="l01293"></a>01293 <span class="comment"> */</span>
<a name="l01294"></a><a class="code" href="unioncvmx__pse__sq3__ecc__sbe__sts__cmb0.html">01294</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq3__ecc__sbe__sts__cmb0.html" title="cvmx_pse_sq3_ecc_sbe_sts_cmb0">cvmx_pse_sq3_ecc_sbe_sts_cmb0</a> {
<a name="l01295"></a><a class="code" href="unioncvmx__pse__sq3__ecc__sbe__sts__cmb0.html#a1fe502dbc9a91817eb259d39b3cdded5">01295</a>     uint64_t <a class="code" href="unioncvmx__pse__sq3__ecc__sbe__sts__cmb0.html#a1fe502dbc9a91817eb259d39b3cdded5">u64</a>;
<a name="l01296"></a><a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq3__ecc__sbe__sts__cmb0__s.html">01296</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq3__ecc__sbe__sts__cmb0__s.html">cvmx_pse_sq3_ecc_sbe_sts_cmb0_s</a> {
<a name="l01297"></a>01297 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01298"></a>01298 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq3__ecc__sbe__sts__cmb0__s.html#afa173f771e17d0e26819cc14ff65e982">pse_sq3_sbe_cmb0</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ3_PT_RAM. Throws PKO_INTSN_E::PSE_SQ3_SBE_CMB0. */</span>
<a name="l01299"></a>01299     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq3__ecc__sbe__sts__cmb0__s.html#ab68dcf5fbf94333d55b81266d3841486">reserved_0_62</a>                : 63;
<a name="l01300"></a>01300 <span class="preprocessor">#else</span>
<a name="l01301"></a><a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq3__ecc__sbe__sts__cmb0__s.html#ab68dcf5fbf94333d55b81266d3841486">01301</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq3__ecc__sbe__sts__cmb0__s.html#ab68dcf5fbf94333d55b81266d3841486">reserved_0_62</a>                : 63;
<a name="l01302"></a><a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq3__ecc__sbe__sts__cmb0__s.html#afa173f771e17d0e26819cc14ff65e982">01302</a>     uint64_t <a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq3__ecc__sbe__sts__cmb0__s.html#afa173f771e17d0e26819cc14ff65e982">pse_sq3_sbe_cmb0</a>             : 1;
<a name="l01303"></a>01303 <span class="preprocessor">#endif</span>
<a name="l01304"></a>01304 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__sq3__ecc__sbe__sts__cmb0.html#a0fbe14c715f3e971cb85b350fe595880">s</a>;
<a name="l01305"></a><a class="code" href="unioncvmx__pse__sq3__ecc__sbe__sts__cmb0.html#af7f13f2c0beb31c2431cf8546e76caf9">01305</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq3__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq3__ecc__sbe__sts__cmb0__s.html">cvmx_pse_sq3_ecc_sbe_sts_cmb0_s</a> <a class="code" href="unioncvmx__pse__sq3__ecc__sbe__sts__cmb0.html#af7f13f2c0beb31c2431cf8546e76caf9">cn78xx</a>;
<a name="l01306"></a>01306 };
<a name="l01307"></a><a class="code" href="cvmx-pse-defs_8h.html#af1818f39dc8e5372ffa95deb52f72ae0">01307</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq3__ecc__sbe__sts__cmb0.html" title="cvmx_pse_sq3_ecc_sbe_sts_cmb0">cvmx_pse_sq3_ecc_sbe_sts_cmb0</a> <a class="code" href="unioncvmx__pse__sq3__ecc__sbe__sts__cmb0.html" title="cvmx_pse_sq3_ecc_sbe_sts_cmb0">cvmx_pse_sq3_ecc_sbe_sts_cmb0_t</a>;
<a name="l01308"></a>01308 <span class="comment"></span>
<a name="l01309"></a>01309 <span class="comment">/**</span>
<a name="l01310"></a>01310 <span class="comment"> * cvmx_pse_sq4_ecc_ctl0</span>
<a name="l01311"></a>01311 <span class="comment"> */</span>
<a name="l01312"></a><a class="code" href="unioncvmx__pse__sq4__ecc__ctl0.html">01312</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq4__ecc__ctl0.html" title="cvmx_pse_sq4_ecc_ctl0">cvmx_pse_sq4_ecc_ctl0</a> {
<a name="l01313"></a><a class="code" href="unioncvmx__pse__sq4__ecc__ctl0.html#a6a91a61e4adbec577cfe1a15eeab50f7">01313</a>     uint64_t <a class="code" href="unioncvmx__pse__sq4__ecc__ctl0.html#a6a91a61e4adbec577cfe1a15eeab50f7">u64</a>;
<a name="l01314"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html">01314</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html">cvmx_pse_sq4_ecc_ctl0_s</a> {
<a name="l01315"></a>01315 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01316"></a>01316 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a4aade7ee0339af1c253ea1446dde80f3">sq4_pt_ram_flip</a>              : 2;  <span class="comment">/**&lt; SQ4_PT_RAM flip syndrome bits on write. */</span>
<a name="l01317"></a>01317     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#acd5980757a6db1ab287b998c80ef18e7">sq4_pt_ram_cdis</a>              : 1;  <span class="comment">/**&lt; SQ4_PT_RAM ECC correction disable. */</span>
<a name="l01318"></a>01318     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#ab12cfa23af2ed49c90d85b1d2e3b271c">sq4_nt_ram_flip</a>              : 2;  <span class="comment">/**&lt; SQ4_NT_RAM flip syndrome bits on write. */</span>
<a name="l01319"></a>01319     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a5c57a8eb0bc84a95d45cb7c576905857">sq4_nt_ram_cdis</a>              : 1;  <span class="comment">/**&lt; SQ4_NT_RAM ECC correction disable. */</span>
<a name="l01320"></a>01320     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a66905223de6ec53adc2882f7a954aaba">sq4_rt_ram_flip</a>              : 2;  <span class="comment">/**&lt; SQ4_RT_RAM flip syndrome bits on write. */</span>
<a name="l01321"></a>01321     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a79307de47890012e542319e7d56e3b77">sq4_rt_ram_cdis</a>              : 1;  <span class="comment">/**&lt; SQ4_RT_RAM ECC correction disable. */</span>
<a name="l01322"></a>01322     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#add3755ad3cf3bf726f843193f1ba76ab">sq4_tw_3_cmd_fifo_ram_flip</a>   : 2;  <span class="comment">/**&lt; SQ4_TW_3_CMD_FIFO_RAM flip syndrome bits on write. */</span>
<a name="l01323"></a>01323     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a665669b02944ec033502ba7abc3dc907">sq4_tw_3_cmd_fifo_ram_cdis</a>   : 1;  <span class="comment">/**&lt; SQ4_TW_3_CMD_FIFO_RAM ECC correction disable. */</span>
<a name="l01324"></a>01324     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#abd6c285b06f159d3579867bff8490abf">sq4_tw_2_cmd_fifo_ram_flip</a>   : 2;  <span class="comment">/**&lt; SQ4_TW_2_CMD_FIFO_RAM flip syndrome bits on write. */</span>
<a name="l01325"></a>01325     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#af16d30e508aa6aed42483cac73a2fb9f">sq4_tw_2_cmd_fifo_ram_cdis</a>   : 1;  <span class="comment">/**&lt; SQ4_TW_2_CMD_FIFO_RAM ECC correction disable. */</span>
<a name="l01326"></a>01326     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#ac09b22f4e64c3acb9576081dc1f054c0">sq4_tw_1_cmd_fifo_ram_flip</a>   : 2;  <span class="comment">/**&lt; SQ4_TW_1_CMD_FIFO_RAM flip syndrome bits on write. */</span>
<a name="l01327"></a>01327     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#ad93983f121b2490a019ab1b10cb0a8bb">sq4_tw_1_cmd_fifo_ram_cdis</a>   : 1;  <span class="comment">/**&lt; SQ4_TW_1_CMD_FIFO_RAM ECC correction disable. */</span>
<a name="l01328"></a>01328     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#ae310582cff0fbadf4f09b9eb86b18a97">sq4_tw_0_cmd_fifo_ram_flip</a>   : 2;  <span class="comment">/**&lt; SQ4_TW_0_CMD_FIFO_RAM flip syndrome bits on write. */</span>
<a name="l01329"></a>01329     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a35f010c9b7bde0c1e475cda2fc5d87cc">sq4_tw_0_cmd_fifo_ram_cdis</a>   : 1;  <span class="comment">/**&lt; SQ4_TW_0_CMD_FIFO_RAM ECC correction disable. */</span>
<a name="l01330"></a>01330     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#aeb077b3bcf95e0d557a5a14f722d492a">sq4_sts3_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ4_STS3_RAM flip syndrome bits on write. */</span>
<a name="l01331"></a>01331     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a919b43d5160a907c83bd6bcc4fc2fce3">sq4_sts3_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ4_STS3_RAM ECC correction disable. */</span>
<a name="l01332"></a>01332     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a90e1a8836fe2518aff86b8374f8ca298">sq4_sts2_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ4_STS2_RAM flip syndrome bits on write. */</span>
<a name="l01333"></a>01333     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a342abf43c7293832ef998cd3a7ae2252">sq4_sts2_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ4_STS2_RAM ECC correction disable. */</span>
<a name="l01334"></a>01334     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a7823cb64cdeb1c7d4323f6bd68711ecb">sq4_sts1_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ4_STS1_RAM flip syndrome bits on write. */</span>
<a name="l01335"></a>01335     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a94191abfc0ec4bd457c20db3ac93167b">sq4_sts1_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ4_STS1_RAM ECC correction disable. */</span>
<a name="l01336"></a>01336     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a38cc1220afac9c7d3fe2be68d81cc00e">sq4_sts0_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ4_STS0_RAM flip syndrome bits on write. */</span>
<a name="l01337"></a>01337     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a7060e436eac1cfbb6ebc006d5d956cd3">sq4_sts0_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ4_STS0_RAM ECC correction disable. */</span>
<a name="l01338"></a>01338     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#ae20719547b3c1f914499f4ab11ea4c67">sq4_std3_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ4_STD3_RAM flip syndrome bits on write. */</span>
<a name="l01339"></a>01339     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a92ecd035250542e6d820ee1e8311672f">sq4_std3_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ4_STD3_RAM ECC correction disable. */</span>
<a name="l01340"></a>01340     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#ab83ee154c357ec841276c831994d0b32">sq4_std2_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ4_STD2_RAM flip syndrome bits on write. */</span>
<a name="l01341"></a>01341     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#ab30b08ebf7d9be8673a69028d3d213a4">sq4_std2_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ4_STD2_RAM ECC correction disable. */</span>
<a name="l01342"></a>01342     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a7b18da0ce8d29e555e1d0943c103707a">sq4_std1_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ4_STD1_RAM flip syndrome bits on write. */</span>
<a name="l01343"></a>01343     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a1d61974553cdd7f9ec227c890b19d737">sq4_std1_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ4_STD1_RAM ECC correction disable. */</span>
<a name="l01344"></a>01344     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#addcd2a6e9bce977fa0bdfc812690fda4">sq4_std0_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ4_STD0_RAM flip syndrome bits on write. */</span>
<a name="l01345"></a>01345     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a3162de9e6f883604dd44bb463c33cf3e">sq4_std0_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ4_STD0_RAM ECC correction disable. */</span>
<a name="l01346"></a>01346     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a78d8c4b74923b04469d319ac1d9c6a26">sq4_wt_ram_flip</a>              : 2;  <span class="comment">/**&lt; SQ4_WT_RAM flip syndrome bits on write. */</span>
<a name="l01347"></a>01347     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#ab81050c7100e710be139aa21863d00c9">sq4_wt_ram_cdis</a>              : 1;  <span class="comment">/**&lt; SQ4_WT_RAM ECC correction disable. */</span>
<a name="l01348"></a>01348     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a658249c6e1128af93207bbc1c28292ee">reserved_0_15</a>                : 16;
<a name="l01349"></a>01349 <span class="preprocessor">#else</span>
<a name="l01350"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a658249c6e1128af93207bbc1c28292ee">01350</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a658249c6e1128af93207bbc1c28292ee">reserved_0_15</a>                : 16;
<a name="l01351"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#ab81050c7100e710be139aa21863d00c9">01351</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#ab81050c7100e710be139aa21863d00c9">sq4_wt_ram_cdis</a>              : 1;
<a name="l01352"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a78d8c4b74923b04469d319ac1d9c6a26">01352</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a78d8c4b74923b04469d319ac1d9c6a26">sq4_wt_ram_flip</a>              : 2;
<a name="l01353"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a3162de9e6f883604dd44bb463c33cf3e">01353</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a3162de9e6f883604dd44bb463c33cf3e">sq4_std0_ram_cdis</a>            : 1;
<a name="l01354"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#addcd2a6e9bce977fa0bdfc812690fda4">01354</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#addcd2a6e9bce977fa0bdfc812690fda4">sq4_std0_ram_flip</a>            : 2;
<a name="l01355"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a1d61974553cdd7f9ec227c890b19d737">01355</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a1d61974553cdd7f9ec227c890b19d737">sq4_std1_ram_cdis</a>            : 1;
<a name="l01356"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a7b18da0ce8d29e555e1d0943c103707a">01356</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a7b18da0ce8d29e555e1d0943c103707a">sq4_std1_ram_flip</a>            : 2;
<a name="l01357"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#ab30b08ebf7d9be8673a69028d3d213a4">01357</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#ab30b08ebf7d9be8673a69028d3d213a4">sq4_std2_ram_cdis</a>            : 1;
<a name="l01358"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#ab83ee154c357ec841276c831994d0b32">01358</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#ab83ee154c357ec841276c831994d0b32">sq4_std2_ram_flip</a>            : 2;
<a name="l01359"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a92ecd035250542e6d820ee1e8311672f">01359</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a92ecd035250542e6d820ee1e8311672f">sq4_std3_ram_cdis</a>            : 1;
<a name="l01360"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#ae20719547b3c1f914499f4ab11ea4c67">01360</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#ae20719547b3c1f914499f4ab11ea4c67">sq4_std3_ram_flip</a>            : 2;
<a name="l01361"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a7060e436eac1cfbb6ebc006d5d956cd3">01361</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a7060e436eac1cfbb6ebc006d5d956cd3">sq4_sts0_ram_cdis</a>            : 1;
<a name="l01362"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a38cc1220afac9c7d3fe2be68d81cc00e">01362</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a38cc1220afac9c7d3fe2be68d81cc00e">sq4_sts0_ram_flip</a>            : 2;
<a name="l01363"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a94191abfc0ec4bd457c20db3ac93167b">01363</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a94191abfc0ec4bd457c20db3ac93167b">sq4_sts1_ram_cdis</a>            : 1;
<a name="l01364"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a7823cb64cdeb1c7d4323f6bd68711ecb">01364</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a7823cb64cdeb1c7d4323f6bd68711ecb">sq4_sts1_ram_flip</a>            : 2;
<a name="l01365"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a342abf43c7293832ef998cd3a7ae2252">01365</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a342abf43c7293832ef998cd3a7ae2252">sq4_sts2_ram_cdis</a>            : 1;
<a name="l01366"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a90e1a8836fe2518aff86b8374f8ca298">01366</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a90e1a8836fe2518aff86b8374f8ca298">sq4_sts2_ram_flip</a>            : 2;
<a name="l01367"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a919b43d5160a907c83bd6bcc4fc2fce3">01367</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a919b43d5160a907c83bd6bcc4fc2fce3">sq4_sts3_ram_cdis</a>            : 1;
<a name="l01368"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#aeb077b3bcf95e0d557a5a14f722d492a">01368</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#aeb077b3bcf95e0d557a5a14f722d492a">sq4_sts3_ram_flip</a>            : 2;
<a name="l01369"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a35f010c9b7bde0c1e475cda2fc5d87cc">01369</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a35f010c9b7bde0c1e475cda2fc5d87cc">sq4_tw_0_cmd_fifo_ram_cdis</a>   : 1;
<a name="l01370"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#ae310582cff0fbadf4f09b9eb86b18a97">01370</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#ae310582cff0fbadf4f09b9eb86b18a97">sq4_tw_0_cmd_fifo_ram_flip</a>   : 2;
<a name="l01371"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#ad93983f121b2490a019ab1b10cb0a8bb">01371</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#ad93983f121b2490a019ab1b10cb0a8bb">sq4_tw_1_cmd_fifo_ram_cdis</a>   : 1;
<a name="l01372"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#ac09b22f4e64c3acb9576081dc1f054c0">01372</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#ac09b22f4e64c3acb9576081dc1f054c0">sq4_tw_1_cmd_fifo_ram_flip</a>   : 2;
<a name="l01373"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#af16d30e508aa6aed42483cac73a2fb9f">01373</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#af16d30e508aa6aed42483cac73a2fb9f">sq4_tw_2_cmd_fifo_ram_cdis</a>   : 1;
<a name="l01374"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#abd6c285b06f159d3579867bff8490abf">01374</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#abd6c285b06f159d3579867bff8490abf">sq4_tw_2_cmd_fifo_ram_flip</a>   : 2;
<a name="l01375"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a665669b02944ec033502ba7abc3dc907">01375</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a665669b02944ec033502ba7abc3dc907">sq4_tw_3_cmd_fifo_ram_cdis</a>   : 1;
<a name="l01376"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#add3755ad3cf3bf726f843193f1ba76ab">01376</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#add3755ad3cf3bf726f843193f1ba76ab">sq4_tw_3_cmd_fifo_ram_flip</a>   : 2;
<a name="l01377"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a79307de47890012e542319e7d56e3b77">01377</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a79307de47890012e542319e7d56e3b77">sq4_rt_ram_cdis</a>              : 1;
<a name="l01378"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a66905223de6ec53adc2882f7a954aaba">01378</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a66905223de6ec53adc2882f7a954aaba">sq4_rt_ram_flip</a>              : 2;
<a name="l01379"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a5c57a8eb0bc84a95d45cb7c576905857">01379</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a5c57a8eb0bc84a95d45cb7c576905857">sq4_nt_ram_cdis</a>              : 1;
<a name="l01380"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#ab12cfa23af2ed49c90d85b1d2e3b271c">01380</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#ab12cfa23af2ed49c90d85b1d2e3b271c">sq4_nt_ram_flip</a>              : 2;
<a name="l01381"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#acd5980757a6db1ab287b998c80ef18e7">01381</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#acd5980757a6db1ab287b998c80ef18e7">sq4_pt_ram_cdis</a>              : 1;
<a name="l01382"></a><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a4aade7ee0339af1c253ea1446dde80f3">01382</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html#a4aade7ee0339af1c253ea1446dde80f3">sq4_pt_ram_flip</a>              : 2;
<a name="l01383"></a>01383 <span class="preprocessor">#endif</span>
<a name="l01384"></a>01384 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__sq4__ecc__ctl0.html#af57099187e42b10855fadb1444871fad">s</a>;
<a name="l01385"></a><a class="code" href="unioncvmx__pse__sq4__ecc__ctl0.html#a953b0d36b05a4d51b9fb36e141c13c3b">01385</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq4__ecc__ctl0_1_1cvmx__pse__sq4__ecc__ctl0__s.html">cvmx_pse_sq4_ecc_ctl0_s</a>        <a class="code" href="unioncvmx__pse__sq4__ecc__ctl0.html#a953b0d36b05a4d51b9fb36e141c13c3b">cn78xx</a>;
<a name="l01386"></a>01386 };
<a name="l01387"></a><a class="code" href="cvmx-pse-defs_8h.html#a26be7cf9432115b096b912a3cfb9f115">01387</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq4__ecc__ctl0.html" title="cvmx_pse_sq4_ecc_ctl0">cvmx_pse_sq4_ecc_ctl0</a> <a class="code" href="unioncvmx__pse__sq4__ecc__ctl0.html" title="cvmx_pse_sq4_ecc_ctl0">cvmx_pse_sq4_ecc_ctl0_t</a>;
<a name="l01388"></a>01388 <span class="comment"></span>
<a name="l01389"></a>01389 <span class="comment">/**</span>
<a name="l01390"></a>01390 <span class="comment"> * cvmx_pse_sq4_ecc_dbe_sts0</span>
<a name="l01391"></a>01391 <span class="comment"> */</span>
<a name="l01392"></a><a class="code" href="unioncvmx__pse__sq4__ecc__dbe__sts0.html">01392</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq4__ecc__dbe__sts0.html" title="cvmx_pse_sq4_ecc_dbe_sts0">cvmx_pse_sq4_ecc_dbe_sts0</a> {
<a name="l01393"></a><a class="code" href="unioncvmx__pse__sq4__ecc__dbe__sts0.html#a8c8764e9c0b5c85ebe58942471a5e3df">01393</a>     uint64_t <a class="code" href="unioncvmx__pse__sq4__ecc__dbe__sts0.html#a8c8764e9c0b5c85ebe58942471a5e3df">u64</a>;
<a name="l01394"></a><a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html">01394</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html">cvmx_pse_sq4_ecc_dbe_sts0_s</a> {
<a name="l01395"></a>01395 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01396"></a>01396 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#a9dc79e235cdd9f466faf81ce9c970e75">sq4_pt_ram_dbe</a>               : 1;  <span class="comment">/**&lt; Double-bit error for SQ4_PT_RAM. */</span>
<a name="l01397"></a>01397     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#a8201519f317de9f3ac178cc185f1fafd">sq4_nt_ram_dbe</a>               : 1;  <span class="comment">/**&lt; Double-bit error for SQ4_NT_RAM. */</span>
<a name="l01398"></a>01398     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#af7e375cf65ef77baf727470e196fccc7">sq4_rt_ram_dbe</a>               : 1;  <span class="comment">/**&lt; Double-bit error for SQ4_RT_RAM. */</span>
<a name="l01399"></a>01399     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#aa48d9737a86432be1673ad357ef0ac0a">sq4_tw_3_cmd_fifo_ram_dbe</a>    : 1;  <span class="comment">/**&lt; Double-bit error for SQ4_TW_3_CMD_FIFO_RAM. */</span>
<a name="l01400"></a>01400     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#a74921974229fc3437c30a9c6e0f4528f">sq4_tw_2_cmd_fifo_ram_dbe</a>    : 1;  <span class="comment">/**&lt; Double-bit error for SQ4_TW_2_CMD_FIFO_RAM. */</span>
<a name="l01401"></a>01401     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#a8c4e5c4c12b3005ac75c1d0fc9708a92">sq4_tw_1_cmd_fifo_ram_dbe</a>    : 1;  <span class="comment">/**&lt; Double-bit error for SQ4_TW_1_CMD_FIFO_RAM. */</span>
<a name="l01402"></a>01402     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#aad394e8f30abc4eef064714a2beb4eb3">sq4_tw_0_cmd_fifo_ram_dbe</a>    : 1;  <span class="comment">/**&lt; Double-bit error for SQ4_TW_0_CMD_FIFO_RAM. */</span>
<a name="l01403"></a>01403     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#a5836f36cfee250f8c8484b813e804a0c">sq4_sts3_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ4_STS3_RAM. */</span>
<a name="l01404"></a>01404     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#a5420119882b4ec60cad6794f86130a10">sq4_sts2_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ4_STS2_RAM. */</span>
<a name="l01405"></a>01405     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#a41d7f11f8b419910108c1fb9b805daa6">sq4_sts1_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ4_STS1_RAM. */</span>
<a name="l01406"></a>01406     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#ab118f0b57fa16cc6e5fae856b36d4062">sq4_sts0_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ4_STS0_RAM. */</span>
<a name="l01407"></a>01407     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#a1f7d2d13b74e1d0972b1746ed3e574bf">sq4_std3_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ4_STD3_RAM. */</span>
<a name="l01408"></a>01408     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#afce5576642d2becc44320983be7d5a56">sq4_std2_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ4_STD2_RAM. */</span>
<a name="l01409"></a>01409     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#ac89d3a73f4959546f28b98121588f271">sq4_std1_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ4_STD1_RAM. */</span>
<a name="l01410"></a>01410     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#a7c05d5c5ba9509355fe423823a58ac39">sq4_std0_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ4_STD0_RAM. */</span>
<a name="l01411"></a>01411     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#aca26a3333766bd854d9ccf9861cf1d2b">sq4_wt_ram_dbe</a>               : 1;  <span class="comment">/**&lt; Double-bit error for SQ4_WT_RAM. */</span>
<a name="l01412"></a>01412     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#a66db1d10929c1cde4615338c2143eeea">reserved_0_47</a>                : 48;
<a name="l01413"></a>01413 <span class="preprocessor">#else</span>
<a name="l01414"></a><a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#a66db1d10929c1cde4615338c2143eeea">01414</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#a66db1d10929c1cde4615338c2143eeea">reserved_0_47</a>                : 48;
<a name="l01415"></a><a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#aca26a3333766bd854d9ccf9861cf1d2b">01415</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#aca26a3333766bd854d9ccf9861cf1d2b">sq4_wt_ram_dbe</a>               : 1;
<a name="l01416"></a><a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#a7c05d5c5ba9509355fe423823a58ac39">01416</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#a7c05d5c5ba9509355fe423823a58ac39">sq4_std0_ram_dbe</a>             : 1;
<a name="l01417"></a><a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#ac89d3a73f4959546f28b98121588f271">01417</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#ac89d3a73f4959546f28b98121588f271">sq4_std1_ram_dbe</a>             : 1;
<a name="l01418"></a><a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#afce5576642d2becc44320983be7d5a56">01418</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#afce5576642d2becc44320983be7d5a56">sq4_std2_ram_dbe</a>             : 1;
<a name="l01419"></a><a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#a1f7d2d13b74e1d0972b1746ed3e574bf">01419</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#a1f7d2d13b74e1d0972b1746ed3e574bf">sq4_std3_ram_dbe</a>             : 1;
<a name="l01420"></a><a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#ab118f0b57fa16cc6e5fae856b36d4062">01420</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#ab118f0b57fa16cc6e5fae856b36d4062">sq4_sts0_ram_dbe</a>             : 1;
<a name="l01421"></a><a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#a41d7f11f8b419910108c1fb9b805daa6">01421</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#a41d7f11f8b419910108c1fb9b805daa6">sq4_sts1_ram_dbe</a>             : 1;
<a name="l01422"></a><a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#a5420119882b4ec60cad6794f86130a10">01422</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#a5420119882b4ec60cad6794f86130a10">sq4_sts2_ram_dbe</a>             : 1;
<a name="l01423"></a><a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#a5836f36cfee250f8c8484b813e804a0c">01423</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#a5836f36cfee250f8c8484b813e804a0c">sq4_sts3_ram_dbe</a>             : 1;
<a name="l01424"></a><a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#aad394e8f30abc4eef064714a2beb4eb3">01424</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#aad394e8f30abc4eef064714a2beb4eb3">sq4_tw_0_cmd_fifo_ram_dbe</a>    : 1;
<a name="l01425"></a><a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#a8c4e5c4c12b3005ac75c1d0fc9708a92">01425</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#a8c4e5c4c12b3005ac75c1d0fc9708a92">sq4_tw_1_cmd_fifo_ram_dbe</a>    : 1;
<a name="l01426"></a><a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#a74921974229fc3437c30a9c6e0f4528f">01426</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#a74921974229fc3437c30a9c6e0f4528f">sq4_tw_2_cmd_fifo_ram_dbe</a>    : 1;
<a name="l01427"></a><a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#aa48d9737a86432be1673ad357ef0ac0a">01427</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#aa48d9737a86432be1673ad357ef0ac0a">sq4_tw_3_cmd_fifo_ram_dbe</a>    : 1;
<a name="l01428"></a><a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#af7e375cf65ef77baf727470e196fccc7">01428</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#af7e375cf65ef77baf727470e196fccc7">sq4_rt_ram_dbe</a>               : 1;
<a name="l01429"></a><a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#a8201519f317de9f3ac178cc185f1fafd">01429</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#a8201519f317de9f3ac178cc185f1fafd">sq4_nt_ram_dbe</a>               : 1;
<a name="l01430"></a><a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#a9dc79e235cdd9f466faf81ce9c970e75">01430</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html#a9dc79e235cdd9f466faf81ce9c970e75">sq4_pt_ram_dbe</a>               : 1;
<a name="l01431"></a>01431 <span class="preprocessor">#endif</span>
<a name="l01432"></a>01432 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__sq4__ecc__dbe__sts0.html#ad66169fba34c3c22db44eb5f1215835f">s</a>;
<a name="l01433"></a><a class="code" href="unioncvmx__pse__sq4__ecc__dbe__sts0.html#a13a85f0e317d9f9cb6baf23561e507d5">01433</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts0_1_1cvmx__pse__sq4__ecc__dbe__sts0__s.html">cvmx_pse_sq4_ecc_dbe_sts0_s</a>    <a class="code" href="unioncvmx__pse__sq4__ecc__dbe__sts0.html#a13a85f0e317d9f9cb6baf23561e507d5">cn78xx</a>;
<a name="l01434"></a>01434 };
<a name="l01435"></a><a class="code" href="cvmx-pse-defs_8h.html#a38077b557a486f192f4d2071d6ca2fcc">01435</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq4__ecc__dbe__sts0.html" title="cvmx_pse_sq4_ecc_dbe_sts0">cvmx_pse_sq4_ecc_dbe_sts0</a> <a class="code" href="unioncvmx__pse__sq4__ecc__dbe__sts0.html" title="cvmx_pse_sq4_ecc_dbe_sts0">cvmx_pse_sq4_ecc_dbe_sts0_t</a>;
<a name="l01436"></a>01436 <span class="comment"></span>
<a name="l01437"></a>01437 <span class="comment">/**</span>
<a name="l01438"></a>01438 <span class="comment"> * cvmx_pse_sq4_ecc_dbe_sts_cmb0</span>
<a name="l01439"></a>01439 <span class="comment"> */</span>
<a name="l01440"></a><a class="code" href="unioncvmx__pse__sq4__ecc__dbe__sts__cmb0.html">01440</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq4__ecc__dbe__sts__cmb0.html" title="cvmx_pse_sq4_ecc_dbe_sts_cmb0">cvmx_pse_sq4_ecc_dbe_sts_cmb0</a> {
<a name="l01441"></a><a class="code" href="unioncvmx__pse__sq4__ecc__dbe__sts__cmb0.html#a7ef527ed6d736bc35a3106ba1c4b6259">01441</a>     uint64_t <a class="code" href="unioncvmx__pse__sq4__ecc__dbe__sts__cmb0.html#a7ef527ed6d736bc35a3106ba1c4b6259">u64</a>;
<a name="l01442"></a><a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq4__ecc__dbe__sts__cmb0__s.html">01442</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq4__ecc__dbe__sts__cmb0__s.html">cvmx_pse_sq4_ecc_dbe_sts_cmb0_s</a> {
<a name="l01443"></a>01443 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01444"></a>01444 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq4__ecc__dbe__sts__cmb0__s.html#ae0cfccd17d4036ce358fa061e5971edd">pse_sq4_dbe_cmb0</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ4_PT_RAM. Throws PKO_INTSN_E::PSE_SQ4_DBE_CMB0. */</span>
<a name="l01445"></a>01445     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq4__ecc__dbe__sts__cmb0__s.html#aaf0c4fb9e0b640ae4f1b5ecfea9cbfda">reserved_0_62</a>                : 63;
<a name="l01446"></a>01446 <span class="preprocessor">#else</span>
<a name="l01447"></a><a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq4__ecc__dbe__sts__cmb0__s.html#aaf0c4fb9e0b640ae4f1b5ecfea9cbfda">01447</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq4__ecc__dbe__sts__cmb0__s.html#aaf0c4fb9e0b640ae4f1b5ecfea9cbfda">reserved_0_62</a>                : 63;
<a name="l01448"></a><a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq4__ecc__dbe__sts__cmb0__s.html#ae0cfccd17d4036ce358fa061e5971edd">01448</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq4__ecc__dbe__sts__cmb0__s.html#ae0cfccd17d4036ce358fa061e5971edd">pse_sq4_dbe_cmb0</a>             : 1;
<a name="l01449"></a>01449 <span class="preprocessor">#endif</span>
<a name="l01450"></a>01450 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__sq4__ecc__dbe__sts__cmb0.html#aa4f3e8ebfcdacc32f71ce217a2c4edc8">s</a>;
<a name="l01451"></a><a class="code" href="unioncvmx__pse__sq4__ecc__dbe__sts__cmb0.html#a6308e31daab57309c806f148963b10cb">01451</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq4__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq4__ecc__dbe__sts__cmb0__s.html">cvmx_pse_sq4_ecc_dbe_sts_cmb0_s</a> <a class="code" href="unioncvmx__pse__sq4__ecc__dbe__sts__cmb0.html#a6308e31daab57309c806f148963b10cb">cn78xx</a>;
<a name="l01452"></a>01452 };
<a name="l01453"></a><a class="code" href="cvmx-pse-defs_8h.html#a32efd824721a476dafafa0bf8509ca11">01453</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq4__ecc__dbe__sts__cmb0.html" title="cvmx_pse_sq4_ecc_dbe_sts_cmb0">cvmx_pse_sq4_ecc_dbe_sts_cmb0</a> <a class="code" href="unioncvmx__pse__sq4__ecc__dbe__sts__cmb0.html" title="cvmx_pse_sq4_ecc_dbe_sts_cmb0">cvmx_pse_sq4_ecc_dbe_sts_cmb0_t</a>;
<a name="l01454"></a>01454 <span class="comment"></span>
<a name="l01455"></a>01455 <span class="comment">/**</span>
<a name="l01456"></a>01456 <span class="comment"> * cvmx_pse_sq4_ecc_sbe_sts0</span>
<a name="l01457"></a>01457 <span class="comment"> */</span>
<a name="l01458"></a><a class="code" href="unioncvmx__pse__sq4__ecc__sbe__sts0.html">01458</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq4__ecc__sbe__sts0.html" title="cvmx_pse_sq4_ecc_sbe_sts0">cvmx_pse_sq4_ecc_sbe_sts0</a> {
<a name="l01459"></a><a class="code" href="unioncvmx__pse__sq4__ecc__sbe__sts0.html#ac5c6774e0f88da25e17e7f46ffe15ca5">01459</a>     uint64_t <a class="code" href="unioncvmx__pse__sq4__ecc__sbe__sts0.html#ac5c6774e0f88da25e17e7f46ffe15ca5">u64</a>;
<a name="l01460"></a><a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html">01460</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html">cvmx_pse_sq4_ecc_sbe_sts0_s</a> {
<a name="l01461"></a>01461 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01462"></a>01462 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#abbbd859c1872f0005c1b781be2525a94">sq4_pt_ram_sbe</a>               : 1;  <span class="comment">/**&lt; Single-bit error for SQ4_PT_RAM. */</span>
<a name="l01463"></a>01463     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#abfd17f13c333f638608f0fe27ccc57c9">sq4_nt_ram_sbe</a>               : 1;  <span class="comment">/**&lt; Single-bit error for SQ4_NT_RAM. */</span>
<a name="l01464"></a>01464     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#ac07aba2b784d6fa27549fa172d6ac630">sq4_rt_ram_sbe</a>               : 1;  <span class="comment">/**&lt; Single-bit error for SQ4_RT_RAM. */</span>
<a name="l01465"></a>01465     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#a5b4c4a985764f8a9fb62fe5669eff39f">sq4_tw_3_cmd_fifo_ram_sbe</a>    : 1;  <span class="comment">/**&lt; Single-bit error for SQ4_TW_3_CMD_FIFO_RAM. */</span>
<a name="l01466"></a>01466     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#ada0bc328c24f25c2a11ff17330911849">sq4_tw_2_cmd_fifo_ram_sbe</a>    : 1;  <span class="comment">/**&lt; Single-bit error for SQ4_TW_2_CMD_FIFO_RAM. */</span>
<a name="l01467"></a>01467     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#afdd1c838ba06faa4559e898b4e9b78a1">sq4_tw_1_cmd_fifo_ram_sbe</a>    : 1;  <span class="comment">/**&lt; Single-bit error for SQ4_TW_1_CMD_FIFO_RAM. */</span>
<a name="l01468"></a>01468     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#a8032cc281f4c17f20d2b7389f44b1ebb">sq4_tw_0_cmd_fifo_ram_sbe</a>    : 1;  <span class="comment">/**&lt; Single-bit error for SQ4_TW_0_CMD_FIFO_RAM. */</span>
<a name="l01469"></a>01469     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#ae2f9de0c68a2f00c23a1b2d58ad89a5e">sq4_sts3_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ4_STS3_RAM. */</span>
<a name="l01470"></a>01470     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#a96e0b00e9da4edbb2469c12e67d918ad">sq4_sts2_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ4_STS2_RAM. */</span>
<a name="l01471"></a>01471     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#adaf722e293bc170f924c6ceb4f63b19b">sq4_sts1_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ4_STS1_RAM. */</span>
<a name="l01472"></a>01472     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#aa3387b7b8f04fed2b62500b9c9304128">sq4_sts0_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ4_STS0_RAM. */</span>
<a name="l01473"></a>01473     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#af0c52a36b9f6d6d2f96f9102093c7ca1">sq4_std3_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ4_STD3_RAM. */</span>
<a name="l01474"></a>01474     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#aacfd75aae2c643bcc670fbae1e6d4c6d">sq4_std2_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ4_STD2_RAM. */</span>
<a name="l01475"></a>01475     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#a6d0bb86a1b26977972899f0169ac54fc">sq4_std1_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ4_STD1_RAM. */</span>
<a name="l01476"></a>01476     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#a63b3df47d71d1e41fb6e147a3825b2e0">sq4_std0_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ4_STD0_RAM. */</span>
<a name="l01477"></a>01477     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#a31ffc99f50072e0446f97b968493b3ed">sq4_wt_ram_sbe</a>               : 1;  <span class="comment">/**&lt; Single-bit error for SQ4_WT_RAM. */</span>
<a name="l01478"></a>01478     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#ad907e6439839cab38c9b607adad5d685">reserved_0_47</a>                : 48;
<a name="l01479"></a>01479 <span class="preprocessor">#else</span>
<a name="l01480"></a><a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#ad907e6439839cab38c9b607adad5d685">01480</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#ad907e6439839cab38c9b607adad5d685">reserved_0_47</a>                : 48;
<a name="l01481"></a><a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#a31ffc99f50072e0446f97b968493b3ed">01481</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#a31ffc99f50072e0446f97b968493b3ed">sq4_wt_ram_sbe</a>               : 1;
<a name="l01482"></a><a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#a63b3df47d71d1e41fb6e147a3825b2e0">01482</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#a63b3df47d71d1e41fb6e147a3825b2e0">sq4_std0_ram_sbe</a>             : 1;
<a name="l01483"></a><a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#a6d0bb86a1b26977972899f0169ac54fc">01483</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#a6d0bb86a1b26977972899f0169ac54fc">sq4_std1_ram_sbe</a>             : 1;
<a name="l01484"></a><a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#aacfd75aae2c643bcc670fbae1e6d4c6d">01484</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#aacfd75aae2c643bcc670fbae1e6d4c6d">sq4_std2_ram_sbe</a>             : 1;
<a name="l01485"></a><a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#af0c52a36b9f6d6d2f96f9102093c7ca1">01485</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#af0c52a36b9f6d6d2f96f9102093c7ca1">sq4_std3_ram_sbe</a>             : 1;
<a name="l01486"></a><a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#aa3387b7b8f04fed2b62500b9c9304128">01486</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#aa3387b7b8f04fed2b62500b9c9304128">sq4_sts0_ram_sbe</a>             : 1;
<a name="l01487"></a><a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#adaf722e293bc170f924c6ceb4f63b19b">01487</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#adaf722e293bc170f924c6ceb4f63b19b">sq4_sts1_ram_sbe</a>             : 1;
<a name="l01488"></a><a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#a96e0b00e9da4edbb2469c12e67d918ad">01488</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#a96e0b00e9da4edbb2469c12e67d918ad">sq4_sts2_ram_sbe</a>             : 1;
<a name="l01489"></a><a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#ae2f9de0c68a2f00c23a1b2d58ad89a5e">01489</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#ae2f9de0c68a2f00c23a1b2d58ad89a5e">sq4_sts3_ram_sbe</a>             : 1;
<a name="l01490"></a><a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#a8032cc281f4c17f20d2b7389f44b1ebb">01490</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#a8032cc281f4c17f20d2b7389f44b1ebb">sq4_tw_0_cmd_fifo_ram_sbe</a>    : 1;
<a name="l01491"></a><a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#afdd1c838ba06faa4559e898b4e9b78a1">01491</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#afdd1c838ba06faa4559e898b4e9b78a1">sq4_tw_1_cmd_fifo_ram_sbe</a>    : 1;
<a name="l01492"></a><a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#ada0bc328c24f25c2a11ff17330911849">01492</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#ada0bc328c24f25c2a11ff17330911849">sq4_tw_2_cmd_fifo_ram_sbe</a>    : 1;
<a name="l01493"></a><a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#a5b4c4a985764f8a9fb62fe5669eff39f">01493</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#a5b4c4a985764f8a9fb62fe5669eff39f">sq4_tw_3_cmd_fifo_ram_sbe</a>    : 1;
<a name="l01494"></a><a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#ac07aba2b784d6fa27549fa172d6ac630">01494</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#ac07aba2b784d6fa27549fa172d6ac630">sq4_rt_ram_sbe</a>               : 1;
<a name="l01495"></a><a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#abfd17f13c333f638608f0fe27ccc57c9">01495</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#abfd17f13c333f638608f0fe27ccc57c9">sq4_nt_ram_sbe</a>               : 1;
<a name="l01496"></a><a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#abbbd859c1872f0005c1b781be2525a94">01496</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html#abbbd859c1872f0005c1b781be2525a94">sq4_pt_ram_sbe</a>               : 1;
<a name="l01497"></a>01497 <span class="preprocessor">#endif</span>
<a name="l01498"></a>01498 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__sq4__ecc__sbe__sts0.html#a8e39b39b5a3b4214f5abc81df17085b0">s</a>;
<a name="l01499"></a><a class="code" href="unioncvmx__pse__sq4__ecc__sbe__sts0.html#a539ce2bd303974c136c1fae3f1326979">01499</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts0_1_1cvmx__pse__sq4__ecc__sbe__sts0__s.html">cvmx_pse_sq4_ecc_sbe_sts0_s</a>    <a class="code" href="unioncvmx__pse__sq4__ecc__sbe__sts0.html#a539ce2bd303974c136c1fae3f1326979">cn78xx</a>;
<a name="l01500"></a>01500 };
<a name="l01501"></a><a class="code" href="cvmx-pse-defs_8h.html#a5f9f1ef34592612dbb66db880c9f9e9a">01501</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq4__ecc__sbe__sts0.html" title="cvmx_pse_sq4_ecc_sbe_sts0">cvmx_pse_sq4_ecc_sbe_sts0</a> <a class="code" href="unioncvmx__pse__sq4__ecc__sbe__sts0.html" title="cvmx_pse_sq4_ecc_sbe_sts0">cvmx_pse_sq4_ecc_sbe_sts0_t</a>;
<a name="l01502"></a>01502 <span class="comment"></span>
<a name="l01503"></a>01503 <span class="comment">/**</span>
<a name="l01504"></a>01504 <span class="comment"> * cvmx_pse_sq4_ecc_sbe_sts_cmb0</span>
<a name="l01505"></a>01505 <span class="comment"> */</span>
<a name="l01506"></a><a class="code" href="unioncvmx__pse__sq4__ecc__sbe__sts__cmb0.html">01506</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq4__ecc__sbe__sts__cmb0.html" title="cvmx_pse_sq4_ecc_sbe_sts_cmb0">cvmx_pse_sq4_ecc_sbe_sts_cmb0</a> {
<a name="l01507"></a><a class="code" href="unioncvmx__pse__sq4__ecc__sbe__sts__cmb0.html#afc6016fdc17d77a9ed3259d29eedcad4">01507</a>     uint64_t <a class="code" href="unioncvmx__pse__sq4__ecc__sbe__sts__cmb0.html#afc6016fdc17d77a9ed3259d29eedcad4">u64</a>;
<a name="l01508"></a><a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq4__ecc__sbe__sts__cmb0__s.html">01508</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq4__ecc__sbe__sts__cmb0__s.html">cvmx_pse_sq4_ecc_sbe_sts_cmb0_s</a> {
<a name="l01509"></a>01509 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01510"></a>01510 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq4__ecc__sbe__sts__cmb0__s.html#a652deb86639485e62ea09727a10c1d90">pse_sq4_sbe_cmb0</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ4_PT_RAM. Throws PKO_INTSN_E::PSE_SQ4_SBE_CMB0. */</span>
<a name="l01511"></a>01511     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq4__ecc__sbe__sts__cmb0__s.html#a61b3ed431341ac47ee4b022bb189a9c6">reserved_0_62</a>                : 63;
<a name="l01512"></a>01512 <span class="preprocessor">#else</span>
<a name="l01513"></a><a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq4__ecc__sbe__sts__cmb0__s.html#a61b3ed431341ac47ee4b022bb189a9c6">01513</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq4__ecc__sbe__sts__cmb0__s.html#a61b3ed431341ac47ee4b022bb189a9c6">reserved_0_62</a>                : 63;
<a name="l01514"></a><a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq4__ecc__sbe__sts__cmb0__s.html#a652deb86639485e62ea09727a10c1d90">01514</a>     uint64_t <a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq4__ecc__sbe__sts__cmb0__s.html#a652deb86639485e62ea09727a10c1d90">pse_sq4_sbe_cmb0</a>             : 1;
<a name="l01515"></a>01515 <span class="preprocessor">#endif</span>
<a name="l01516"></a>01516 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__sq4__ecc__sbe__sts__cmb0.html#a49d2eed1e2f968cc51e2ddb8a5819339">s</a>;
<a name="l01517"></a><a class="code" href="unioncvmx__pse__sq4__ecc__sbe__sts__cmb0.html#a6b7c5551d42fcb70e27caa9c8051d5cf">01517</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq4__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq4__ecc__sbe__sts__cmb0__s.html">cvmx_pse_sq4_ecc_sbe_sts_cmb0_s</a> <a class="code" href="unioncvmx__pse__sq4__ecc__sbe__sts__cmb0.html#a6b7c5551d42fcb70e27caa9c8051d5cf">cn78xx</a>;
<a name="l01518"></a>01518 };
<a name="l01519"></a><a class="code" href="cvmx-pse-defs_8h.html#a3707f0a5c85ee603f5a79c56fe217240">01519</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq4__ecc__sbe__sts__cmb0.html" title="cvmx_pse_sq4_ecc_sbe_sts_cmb0">cvmx_pse_sq4_ecc_sbe_sts_cmb0</a> <a class="code" href="unioncvmx__pse__sq4__ecc__sbe__sts__cmb0.html" title="cvmx_pse_sq4_ecc_sbe_sts_cmb0">cvmx_pse_sq4_ecc_sbe_sts_cmb0_t</a>;
<a name="l01520"></a>01520 <span class="comment"></span>
<a name="l01521"></a>01521 <span class="comment">/**</span>
<a name="l01522"></a>01522 <span class="comment"> * cvmx_pse_sq5_ecc_ctl0</span>
<a name="l01523"></a>01523 <span class="comment"> */</span>
<a name="l01524"></a><a class="code" href="unioncvmx__pse__sq5__ecc__ctl0.html">01524</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq5__ecc__ctl0.html" title="cvmx_pse_sq5_ecc_ctl0">cvmx_pse_sq5_ecc_ctl0</a> {
<a name="l01525"></a><a class="code" href="unioncvmx__pse__sq5__ecc__ctl0.html#a01dd6757fea5cb704138a15d2cfd3787">01525</a>     uint64_t <a class="code" href="unioncvmx__pse__sq5__ecc__ctl0.html#a01dd6757fea5cb704138a15d2cfd3787">u64</a>;
<a name="l01526"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html">01526</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html">cvmx_pse_sq5_ecc_ctl0_s</a> {
<a name="l01527"></a>01527 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01528"></a>01528 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a72810296e7915113ecccc54b162cd958">sq5_pt_ram_flip</a>              : 2;  <span class="comment">/**&lt; SQ5_PT_RAM flip syndrome bits on write. */</span>
<a name="l01529"></a>01529     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#ac5ad6723042ce9fbfce3df3c0cb11573">sq5_pt_ram_cdis</a>              : 1;  <span class="comment">/**&lt; SQ5_PT_RAM ECC correction disable. */</span>
<a name="l01530"></a>01530     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#afeddef7d24135bee21753380527616a8">sq5_nt_ram_flip</a>              : 2;  <span class="comment">/**&lt; SQ5_NT_RAM flip syndrome bits on write. */</span>
<a name="l01531"></a>01531     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a1095c29556091c7f086840dd0af4dac6">sq5_nt_ram_cdis</a>              : 1;  <span class="comment">/**&lt; SQ5_NT_RAM ECC correction disable. */</span>
<a name="l01532"></a>01532     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a3409cb7ca45e433155df403b4438ae97">sq5_rt_ram_flip</a>              : 2;  <span class="comment">/**&lt; SQ5_RT_RAM flip syndrome bits on write. */</span>
<a name="l01533"></a>01533     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a4199cd94f8a38e33fde97d1ce0a5f44f">sq5_rt_ram_cdis</a>              : 1;  <span class="comment">/**&lt; SQ5_RT_RAM ECC correction disable. */</span>
<a name="l01534"></a>01534     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#ae08c350a2f1fc645e7dd2f9f76ab27ac">sq5_tw_3_cmd_fifo_ram_flip</a>   : 2;  <span class="comment">/**&lt; SQ5_TW_3_CMD_FIFO_RAM flip syndrome bits on write. */</span>
<a name="l01535"></a>01535     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#acf631bbe1491f52a3682008c727ff4e9">sq5_tw_3_cmd_fifo_ram_cdis</a>   : 1;  <span class="comment">/**&lt; SQ5_TW_3_CMD_FIFO_RAM ECC correction disable. */</span>
<a name="l01536"></a>01536     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a0c1586467b038aa15c1dcab292d1790b">sq5_tw_2_cmd_fifo_ram_flip</a>   : 2;  <span class="comment">/**&lt; SQ5_TW_2_CMD_FIFO_RAM flip syndrome bits on write. */</span>
<a name="l01537"></a>01537     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#aa18c0c25b332e71afc3b07cfd33ee74a">sq5_tw_2_cmd_fifo_ram_cdis</a>   : 1;  <span class="comment">/**&lt; SQ5_TW_2_CMD_FIFO_RAM ECC correction disable. */</span>
<a name="l01538"></a>01538     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a146ccec6fcafd95d45be6420585184fb">sq5_tw_1_cmd_fifo_ram_flip</a>   : 2;  <span class="comment">/**&lt; SQ5_TW_1_CMD_FIFO_RAM flip syndrome bits on write. */</span>
<a name="l01539"></a>01539     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#afde6290ed05344d52af9824bedf7b5f8">sq5_tw_1_cmd_fifo_ram_cdis</a>   : 1;  <span class="comment">/**&lt; SQ5_TW_1_CMD_FIFO_RAM ECC correction disable. */</span>
<a name="l01540"></a>01540     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#af7b337bcdb9819924d255e72234fcf4f">sq5_tw_0_cmd_fifo_ram_flip</a>   : 2;  <span class="comment">/**&lt; SQ5_TW_0_CMD_FIFO_RAM flip syndrome bits on write. */</span>
<a name="l01541"></a>01541     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a3b1e2c08c056420614e2ac41cdd38dff">sq5_tw_0_cmd_fifo_ram_cdis</a>   : 1;  <span class="comment">/**&lt; SQ5_TW_0_CMD_FIFO_RAM ECC correction disable. */</span>
<a name="l01542"></a>01542     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a8d1ccf564a98a7d662b2a00f52996d06">sq5_sts3_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ5_STS3_RAM flip syndrome bits on write. */</span>
<a name="l01543"></a>01543     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#af37c8b3cd52b86a46614bbea10d5deb4">sq5_sts3_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ5_STS3_RAM ECC correction disable. */</span>
<a name="l01544"></a>01544     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a3e678c720e10c8f4fe204b95746e8fd8">sq5_sts2_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ5_STS2_RAM flip syndrome bits on write. */</span>
<a name="l01545"></a>01545     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a1d82124549a3758317972989a235c633">sq5_sts2_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ5_STS2_RAM ECC correction disable. */</span>
<a name="l01546"></a>01546     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a2e0ac0d0d7310b037e4bb2a3655c63ea">sq5_sts1_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ5_STS1_RAM flip syndrome bits on write. */</span>
<a name="l01547"></a>01547     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a78308fbab86512eaf4b37461df41c0ea">sq5_sts1_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ5_STS1_RAM ECC correction disable. */</span>
<a name="l01548"></a>01548     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a977e9ecd6a8e23f6781285f9e4ef67af">sq5_sts0_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ5_STS0_RAM flip syndrome bits on write. */</span>
<a name="l01549"></a>01549     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a0875f6c18866aa58753871b9546964cf">sq5_sts0_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ5_STS0_RAM ECC correction disable. */</span>
<a name="l01550"></a>01550     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#afced6d7c8106c38926da88fa4b68ca45">sq5_std3_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ5_STD3_RAM flip syndrome bits on write. */</span>
<a name="l01551"></a>01551     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a87603485c257d347bfbf94e2035b0531">sq5_std3_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ5_STD3_RAM ECC correction disable. */</span>
<a name="l01552"></a>01552     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a9a307e3bf1b542903633708f475c86f7">sq5_std2_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ5_STD2_RAM flip syndrome bits on write. */</span>
<a name="l01553"></a>01553     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#ad53af306edf0acca81e166a719bb911a">sq5_std2_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ5_STD2_RAM ECC correction disable. */</span>
<a name="l01554"></a>01554     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a8067c195a2ff1625b74ebc955e2bbfc6">sq5_std1_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ5_STD1_RAM flip syndrome bits on write. */</span>
<a name="l01555"></a>01555     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#aa3f67a91d5463a80abac44b8c9787c62">sq5_std1_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ5_STD1_RAM ECC correction disable. */</span>
<a name="l01556"></a>01556     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a9f5ff2f245a4f2af5834898507aa4253">sq5_std0_ram_flip</a>            : 2;  <span class="comment">/**&lt; SQ5_STD0_RAM flip syndrome bits on write. */</span>
<a name="l01557"></a>01557     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a3337acb01986f72d8d27a9918c19fa19">sq5_std0_ram_cdis</a>            : 1;  <span class="comment">/**&lt; SQ5_STD0_RAM ECC correction disable. */</span>
<a name="l01558"></a>01558     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a8d34a1712cce6981deb4027b3380a3e0">sq5_wt_ram_flip</a>              : 2;  <span class="comment">/**&lt; SQ5_WT_RAM flip syndrome bits on write. */</span>
<a name="l01559"></a>01559     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a92275d502008402600be7a5acffee50f">sq5_wt_ram_cdis</a>              : 1;  <span class="comment">/**&lt; SQ5_WT_RAM ECC correction disable. */</span>
<a name="l01560"></a>01560     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#aa1ff94b05e7853016fea2cc1b46235e0">reserved_0_15</a>                : 16;
<a name="l01561"></a>01561 <span class="preprocessor">#else</span>
<a name="l01562"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#aa1ff94b05e7853016fea2cc1b46235e0">01562</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#aa1ff94b05e7853016fea2cc1b46235e0">reserved_0_15</a>                : 16;
<a name="l01563"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a92275d502008402600be7a5acffee50f">01563</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a92275d502008402600be7a5acffee50f">sq5_wt_ram_cdis</a>              : 1;
<a name="l01564"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a8d34a1712cce6981deb4027b3380a3e0">01564</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a8d34a1712cce6981deb4027b3380a3e0">sq5_wt_ram_flip</a>              : 2;
<a name="l01565"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a3337acb01986f72d8d27a9918c19fa19">01565</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a3337acb01986f72d8d27a9918c19fa19">sq5_std0_ram_cdis</a>            : 1;
<a name="l01566"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a9f5ff2f245a4f2af5834898507aa4253">01566</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a9f5ff2f245a4f2af5834898507aa4253">sq5_std0_ram_flip</a>            : 2;
<a name="l01567"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#aa3f67a91d5463a80abac44b8c9787c62">01567</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#aa3f67a91d5463a80abac44b8c9787c62">sq5_std1_ram_cdis</a>            : 1;
<a name="l01568"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a8067c195a2ff1625b74ebc955e2bbfc6">01568</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a8067c195a2ff1625b74ebc955e2bbfc6">sq5_std1_ram_flip</a>            : 2;
<a name="l01569"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#ad53af306edf0acca81e166a719bb911a">01569</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#ad53af306edf0acca81e166a719bb911a">sq5_std2_ram_cdis</a>            : 1;
<a name="l01570"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a9a307e3bf1b542903633708f475c86f7">01570</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a9a307e3bf1b542903633708f475c86f7">sq5_std2_ram_flip</a>            : 2;
<a name="l01571"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a87603485c257d347bfbf94e2035b0531">01571</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a87603485c257d347bfbf94e2035b0531">sq5_std3_ram_cdis</a>            : 1;
<a name="l01572"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#afced6d7c8106c38926da88fa4b68ca45">01572</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#afced6d7c8106c38926da88fa4b68ca45">sq5_std3_ram_flip</a>            : 2;
<a name="l01573"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a0875f6c18866aa58753871b9546964cf">01573</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a0875f6c18866aa58753871b9546964cf">sq5_sts0_ram_cdis</a>            : 1;
<a name="l01574"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a977e9ecd6a8e23f6781285f9e4ef67af">01574</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a977e9ecd6a8e23f6781285f9e4ef67af">sq5_sts0_ram_flip</a>            : 2;
<a name="l01575"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a78308fbab86512eaf4b37461df41c0ea">01575</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a78308fbab86512eaf4b37461df41c0ea">sq5_sts1_ram_cdis</a>            : 1;
<a name="l01576"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a2e0ac0d0d7310b037e4bb2a3655c63ea">01576</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a2e0ac0d0d7310b037e4bb2a3655c63ea">sq5_sts1_ram_flip</a>            : 2;
<a name="l01577"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a1d82124549a3758317972989a235c633">01577</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a1d82124549a3758317972989a235c633">sq5_sts2_ram_cdis</a>            : 1;
<a name="l01578"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a3e678c720e10c8f4fe204b95746e8fd8">01578</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a3e678c720e10c8f4fe204b95746e8fd8">sq5_sts2_ram_flip</a>            : 2;
<a name="l01579"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#af37c8b3cd52b86a46614bbea10d5deb4">01579</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#af37c8b3cd52b86a46614bbea10d5deb4">sq5_sts3_ram_cdis</a>            : 1;
<a name="l01580"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a8d1ccf564a98a7d662b2a00f52996d06">01580</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a8d1ccf564a98a7d662b2a00f52996d06">sq5_sts3_ram_flip</a>            : 2;
<a name="l01581"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a3b1e2c08c056420614e2ac41cdd38dff">01581</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a3b1e2c08c056420614e2ac41cdd38dff">sq5_tw_0_cmd_fifo_ram_cdis</a>   : 1;
<a name="l01582"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#af7b337bcdb9819924d255e72234fcf4f">01582</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#af7b337bcdb9819924d255e72234fcf4f">sq5_tw_0_cmd_fifo_ram_flip</a>   : 2;
<a name="l01583"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#afde6290ed05344d52af9824bedf7b5f8">01583</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#afde6290ed05344d52af9824bedf7b5f8">sq5_tw_1_cmd_fifo_ram_cdis</a>   : 1;
<a name="l01584"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a146ccec6fcafd95d45be6420585184fb">01584</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a146ccec6fcafd95d45be6420585184fb">sq5_tw_1_cmd_fifo_ram_flip</a>   : 2;
<a name="l01585"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#aa18c0c25b332e71afc3b07cfd33ee74a">01585</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#aa18c0c25b332e71afc3b07cfd33ee74a">sq5_tw_2_cmd_fifo_ram_cdis</a>   : 1;
<a name="l01586"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a0c1586467b038aa15c1dcab292d1790b">01586</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a0c1586467b038aa15c1dcab292d1790b">sq5_tw_2_cmd_fifo_ram_flip</a>   : 2;
<a name="l01587"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#acf631bbe1491f52a3682008c727ff4e9">01587</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#acf631bbe1491f52a3682008c727ff4e9">sq5_tw_3_cmd_fifo_ram_cdis</a>   : 1;
<a name="l01588"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#ae08c350a2f1fc645e7dd2f9f76ab27ac">01588</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#ae08c350a2f1fc645e7dd2f9f76ab27ac">sq5_tw_3_cmd_fifo_ram_flip</a>   : 2;
<a name="l01589"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a4199cd94f8a38e33fde97d1ce0a5f44f">01589</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a4199cd94f8a38e33fde97d1ce0a5f44f">sq5_rt_ram_cdis</a>              : 1;
<a name="l01590"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a3409cb7ca45e433155df403b4438ae97">01590</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a3409cb7ca45e433155df403b4438ae97">sq5_rt_ram_flip</a>              : 2;
<a name="l01591"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a1095c29556091c7f086840dd0af4dac6">01591</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a1095c29556091c7f086840dd0af4dac6">sq5_nt_ram_cdis</a>              : 1;
<a name="l01592"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#afeddef7d24135bee21753380527616a8">01592</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#afeddef7d24135bee21753380527616a8">sq5_nt_ram_flip</a>              : 2;
<a name="l01593"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#ac5ad6723042ce9fbfce3df3c0cb11573">01593</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#ac5ad6723042ce9fbfce3df3c0cb11573">sq5_pt_ram_cdis</a>              : 1;
<a name="l01594"></a><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a72810296e7915113ecccc54b162cd958">01594</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html#a72810296e7915113ecccc54b162cd958">sq5_pt_ram_flip</a>              : 2;
<a name="l01595"></a>01595 <span class="preprocessor">#endif</span>
<a name="l01596"></a>01596 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__sq5__ecc__ctl0.html#a35230484cfb83c88f88e5942c1947003">s</a>;
<a name="l01597"></a><a class="code" href="unioncvmx__pse__sq5__ecc__ctl0.html#a17506df5d671242df33ccfffce737320">01597</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq5__ecc__ctl0_1_1cvmx__pse__sq5__ecc__ctl0__s.html">cvmx_pse_sq5_ecc_ctl0_s</a>        <a class="code" href="unioncvmx__pse__sq5__ecc__ctl0.html#a17506df5d671242df33ccfffce737320">cn78xx</a>;
<a name="l01598"></a>01598 };
<a name="l01599"></a><a class="code" href="cvmx-pse-defs_8h.html#a243523bb32e675eb695bad29fbb66060">01599</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq5__ecc__ctl0.html" title="cvmx_pse_sq5_ecc_ctl0">cvmx_pse_sq5_ecc_ctl0</a> <a class="code" href="unioncvmx__pse__sq5__ecc__ctl0.html" title="cvmx_pse_sq5_ecc_ctl0">cvmx_pse_sq5_ecc_ctl0_t</a>;
<a name="l01600"></a>01600 <span class="comment"></span>
<a name="l01601"></a>01601 <span class="comment">/**</span>
<a name="l01602"></a>01602 <span class="comment"> * cvmx_pse_sq5_ecc_dbe_sts0</span>
<a name="l01603"></a>01603 <span class="comment"> */</span>
<a name="l01604"></a><a class="code" href="unioncvmx__pse__sq5__ecc__dbe__sts0.html">01604</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq5__ecc__dbe__sts0.html" title="cvmx_pse_sq5_ecc_dbe_sts0">cvmx_pse_sq5_ecc_dbe_sts0</a> {
<a name="l01605"></a><a class="code" href="unioncvmx__pse__sq5__ecc__dbe__sts0.html#aa9666e8869af9651f607ecc442627d0a">01605</a>     uint64_t <a class="code" href="unioncvmx__pse__sq5__ecc__dbe__sts0.html#aa9666e8869af9651f607ecc442627d0a">u64</a>;
<a name="l01606"></a><a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html">01606</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html">cvmx_pse_sq5_ecc_dbe_sts0_s</a> {
<a name="l01607"></a>01607 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01608"></a>01608 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#ad34be4e1101b9f89074498c02e55e963">sq5_pt_ram_dbe</a>               : 1;  <span class="comment">/**&lt; Double-bit error for SQ5_PT_RAM. */</span>
<a name="l01609"></a>01609     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#a7e74fa8d6b0e0840a7d8f01b16e7aed7">sq5_nt_ram_dbe</a>               : 1;  <span class="comment">/**&lt; Double-bit error for SQ5_NT_RAM. */</span>
<a name="l01610"></a>01610     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#a3b0843ef13ee212835aaf9092457e1e3">sq5_rt_ram_dbe</a>               : 1;  <span class="comment">/**&lt; Double-bit error for SQ5_RT_RAM. */</span>
<a name="l01611"></a>01611     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#ab7de1aece9b8ea91b0eb4bd87415fa7c">sq5_tw_3_cmd_fifo_ram_dbe</a>    : 1;  <span class="comment">/**&lt; Double-bit error for SQ5_TW_3_CMD_FIFO_RAM. */</span>
<a name="l01612"></a>01612     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#a90d942de11617d76203e201fceacba25">sq5_tw_2_cmd_fifo_ram_dbe</a>    : 1;  <span class="comment">/**&lt; Double-bit error for SQ5_TW_2_CMD_FIFO_RAM. */</span>
<a name="l01613"></a>01613     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#ae8c4a9d99ff74c13ae4ccdfc27b08a61">sq5_tw_1_cmd_fifo_ram_dbe</a>    : 1;  <span class="comment">/**&lt; Double-bit error for SQ5_TW_1_CMD_FIFO_RAM. */</span>
<a name="l01614"></a>01614     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#ac0d6821854b26282203e90dc75146c8e">sq5_tw_0_cmd_fifo_ram_dbe</a>    : 1;  <span class="comment">/**&lt; Double-bit error for SQ5_TW_0_CMD_FIFO_RAM. */</span>
<a name="l01615"></a>01615     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#abfd1ea75a951d931a4bac08b8c43c3bf">sq5_sts3_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ5_STS3_RAM. */</span>
<a name="l01616"></a>01616     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#a7a28b66a7d6a5e39c421b43ab19dd409">sq5_sts2_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ5_STS2_RAM. */</span>
<a name="l01617"></a>01617     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#a7fc52da9b18d9f503f1fa970b565f33c">sq5_sts1_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ5_STS1_RAM. */</span>
<a name="l01618"></a>01618     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#acd664d12ebc4ec4023bdf15fbda5ea5f">sq5_sts0_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ5_STS0_RAM. */</span>
<a name="l01619"></a>01619     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#a911ef9f3540e7ad07b8237a7c4489aab">sq5_std3_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ5_STD3_RAM. */</span>
<a name="l01620"></a>01620     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#adde045bb1438931e053629fbb7ba857b">sq5_std2_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ5_STD2_RAM. */</span>
<a name="l01621"></a>01621     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#a3ba525509f96bf03e93faedf7ee896b7">sq5_std1_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ5_STD1_RAM. */</span>
<a name="l01622"></a>01622     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#a94d774e651abf9a3eda1a809aa95dcda">sq5_std0_ram_dbe</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ5_STD0_RAM. */</span>
<a name="l01623"></a>01623     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#aff3b2fc460768d2d0bf2cfd0a8f5b926">sq5_wt_ram_dbe</a>               : 1;  <span class="comment">/**&lt; Double-bit error for SQ5_WT_RAM. */</span>
<a name="l01624"></a>01624     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#ae67fd82a4b991f355a0fb0c05bac6cd6">reserved_0_47</a>                : 48;
<a name="l01625"></a>01625 <span class="preprocessor">#else</span>
<a name="l01626"></a><a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#ae67fd82a4b991f355a0fb0c05bac6cd6">01626</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#ae67fd82a4b991f355a0fb0c05bac6cd6">reserved_0_47</a>                : 48;
<a name="l01627"></a><a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#aff3b2fc460768d2d0bf2cfd0a8f5b926">01627</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#aff3b2fc460768d2d0bf2cfd0a8f5b926">sq5_wt_ram_dbe</a>               : 1;
<a name="l01628"></a><a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#a94d774e651abf9a3eda1a809aa95dcda">01628</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#a94d774e651abf9a3eda1a809aa95dcda">sq5_std0_ram_dbe</a>             : 1;
<a name="l01629"></a><a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#a3ba525509f96bf03e93faedf7ee896b7">01629</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#a3ba525509f96bf03e93faedf7ee896b7">sq5_std1_ram_dbe</a>             : 1;
<a name="l01630"></a><a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#adde045bb1438931e053629fbb7ba857b">01630</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#adde045bb1438931e053629fbb7ba857b">sq5_std2_ram_dbe</a>             : 1;
<a name="l01631"></a><a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#a911ef9f3540e7ad07b8237a7c4489aab">01631</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#a911ef9f3540e7ad07b8237a7c4489aab">sq5_std3_ram_dbe</a>             : 1;
<a name="l01632"></a><a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#acd664d12ebc4ec4023bdf15fbda5ea5f">01632</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#acd664d12ebc4ec4023bdf15fbda5ea5f">sq5_sts0_ram_dbe</a>             : 1;
<a name="l01633"></a><a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#a7fc52da9b18d9f503f1fa970b565f33c">01633</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#a7fc52da9b18d9f503f1fa970b565f33c">sq5_sts1_ram_dbe</a>             : 1;
<a name="l01634"></a><a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#a7a28b66a7d6a5e39c421b43ab19dd409">01634</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#a7a28b66a7d6a5e39c421b43ab19dd409">sq5_sts2_ram_dbe</a>             : 1;
<a name="l01635"></a><a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#abfd1ea75a951d931a4bac08b8c43c3bf">01635</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#abfd1ea75a951d931a4bac08b8c43c3bf">sq5_sts3_ram_dbe</a>             : 1;
<a name="l01636"></a><a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#ac0d6821854b26282203e90dc75146c8e">01636</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#ac0d6821854b26282203e90dc75146c8e">sq5_tw_0_cmd_fifo_ram_dbe</a>    : 1;
<a name="l01637"></a><a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#ae8c4a9d99ff74c13ae4ccdfc27b08a61">01637</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#ae8c4a9d99ff74c13ae4ccdfc27b08a61">sq5_tw_1_cmd_fifo_ram_dbe</a>    : 1;
<a name="l01638"></a><a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#a90d942de11617d76203e201fceacba25">01638</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#a90d942de11617d76203e201fceacba25">sq5_tw_2_cmd_fifo_ram_dbe</a>    : 1;
<a name="l01639"></a><a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#ab7de1aece9b8ea91b0eb4bd87415fa7c">01639</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#ab7de1aece9b8ea91b0eb4bd87415fa7c">sq5_tw_3_cmd_fifo_ram_dbe</a>    : 1;
<a name="l01640"></a><a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#a3b0843ef13ee212835aaf9092457e1e3">01640</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#a3b0843ef13ee212835aaf9092457e1e3">sq5_rt_ram_dbe</a>               : 1;
<a name="l01641"></a><a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#a7e74fa8d6b0e0840a7d8f01b16e7aed7">01641</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#a7e74fa8d6b0e0840a7d8f01b16e7aed7">sq5_nt_ram_dbe</a>               : 1;
<a name="l01642"></a><a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#ad34be4e1101b9f89074498c02e55e963">01642</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html#ad34be4e1101b9f89074498c02e55e963">sq5_pt_ram_dbe</a>               : 1;
<a name="l01643"></a>01643 <span class="preprocessor">#endif</span>
<a name="l01644"></a>01644 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__sq5__ecc__dbe__sts0.html#a5a927f4998bf30c23994576b25f0f13b">s</a>;
<a name="l01645"></a><a class="code" href="unioncvmx__pse__sq5__ecc__dbe__sts0.html#aeb9e5a6d53a3226f3b2e905a7892f95f">01645</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts0_1_1cvmx__pse__sq5__ecc__dbe__sts0__s.html">cvmx_pse_sq5_ecc_dbe_sts0_s</a>    <a class="code" href="unioncvmx__pse__sq5__ecc__dbe__sts0.html#aeb9e5a6d53a3226f3b2e905a7892f95f">cn78xx</a>;
<a name="l01646"></a>01646 };
<a name="l01647"></a><a class="code" href="cvmx-pse-defs_8h.html#a3084596a4d08e56fc9c536415ced58fe">01647</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq5__ecc__dbe__sts0.html" title="cvmx_pse_sq5_ecc_dbe_sts0">cvmx_pse_sq5_ecc_dbe_sts0</a> <a class="code" href="unioncvmx__pse__sq5__ecc__dbe__sts0.html" title="cvmx_pse_sq5_ecc_dbe_sts0">cvmx_pse_sq5_ecc_dbe_sts0_t</a>;
<a name="l01648"></a>01648 <span class="comment"></span>
<a name="l01649"></a>01649 <span class="comment">/**</span>
<a name="l01650"></a>01650 <span class="comment"> * cvmx_pse_sq5_ecc_dbe_sts_cmb0</span>
<a name="l01651"></a>01651 <span class="comment"> */</span>
<a name="l01652"></a><a class="code" href="unioncvmx__pse__sq5__ecc__dbe__sts__cmb0.html">01652</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq5__ecc__dbe__sts__cmb0.html" title="cvmx_pse_sq5_ecc_dbe_sts_cmb0">cvmx_pse_sq5_ecc_dbe_sts_cmb0</a> {
<a name="l01653"></a><a class="code" href="unioncvmx__pse__sq5__ecc__dbe__sts__cmb0.html#a28704f9a2916403cd2fdd35df7bd86c6">01653</a>     uint64_t <a class="code" href="unioncvmx__pse__sq5__ecc__dbe__sts__cmb0.html#a28704f9a2916403cd2fdd35df7bd86c6">u64</a>;
<a name="l01654"></a><a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq5__ecc__dbe__sts__cmb0__s.html">01654</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq5__ecc__dbe__sts__cmb0__s.html">cvmx_pse_sq5_ecc_dbe_sts_cmb0_s</a> {
<a name="l01655"></a>01655 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01656"></a>01656 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq5__ecc__dbe__sts__cmb0__s.html#a2b003b9f75cfff4c3a754a9b7f3524e8">pse_sq5_dbe_cmb0</a>             : 1;  <span class="comment">/**&lt; Double-bit error for SQ5_PT_RAM. Throws PKO_INTSN_E::PSE_SQ5_DBE_CMB0. */</span>
<a name="l01657"></a>01657     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq5__ecc__dbe__sts__cmb0__s.html#af6637927cdb2545708e5bc4ab595413e">reserved_0_62</a>                : 63;
<a name="l01658"></a>01658 <span class="preprocessor">#else</span>
<a name="l01659"></a><a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq5__ecc__dbe__sts__cmb0__s.html#af6637927cdb2545708e5bc4ab595413e">01659</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq5__ecc__dbe__sts__cmb0__s.html#af6637927cdb2545708e5bc4ab595413e">reserved_0_62</a>                : 63;
<a name="l01660"></a><a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq5__ecc__dbe__sts__cmb0__s.html#a2b003b9f75cfff4c3a754a9b7f3524e8">01660</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq5__ecc__dbe__sts__cmb0__s.html#a2b003b9f75cfff4c3a754a9b7f3524e8">pse_sq5_dbe_cmb0</a>             : 1;
<a name="l01661"></a>01661 <span class="preprocessor">#endif</span>
<a name="l01662"></a>01662 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__sq5__ecc__dbe__sts__cmb0.html#a4428a4416146aeb4bb87cd0262f502c5">s</a>;
<a name="l01663"></a><a class="code" href="unioncvmx__pse__sq5__ecc__dbe__sts__cmb0.html#afde8c14cd21dc3034bfe165497f868f9">01663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq5__ecc__dbe__sts__cmb0_1_1cvmx__pse__sq5__ecc__dbe__sts__cmb0__s.html">cvmx_pse_sq5_ecc_dbe_sts_cmb0_s</a> <a class="code" href="unioncvmx__pse__sq5__ecc__dbe__sts__cmb0.html#afde8c14cd21dc3034bfe165497f868f9">cn78xx</a>;
<a name="l01664"></a>01664 };
<a name="l01665"></a><a class="code" href="cvmx-pse-defs_8h.html#a6ceaae4cb24b80df9aec610c6ccc3900">01665</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq5__ecc__dbe__sts__cmb0.html" title="cvmx_pse_sq5_ecc_dbe_sts_cmb0">cvmx_pse_sq5_ecc_dbe_sts_cmb0</a> <a class="code" href="unioncvmx__pse__sq5__ecc__dbe__sts__cmb0.html" title="cvmx_pse_sq5_ecc_dbe_sts_cmb0">cvmx_pse_sq5_ecc_dbe_sts_cmb0_t</a>;
<a name="l01666"></a>01666 <span class="comment"></span>
<a name="l01667"></a>01667 <span class="comment">/**</span>
<a name="l01668"></a>01668 <span class="comment"> * cvmx_pse_sq5_ecc_sbe_sts0</span>
<a name="l01669"></a>01669 <span class="comment"> */</span>
<a name="l01670"></a><a class="code" href="unioncvmx__pse__sq5__ecc__sbe__sts0.html">01670</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq5__ecc__sbe__sts0.html" title="cvmx_pse_sq5_ecc_sbe_sts0">cvmx_pse_sq5_ecc_sbe_sts0</a> {
<a name="l01671"></a><a class="code" href="unioncvmx__pse__sq5__ecc__sbe__sts0.html#ae32b5a4975782390f3fb9cd6c94a29fc">01671</a>     uint64_t <a class="code" href="unioncvmx__pse__sq5__ecc__sbe__sts0.html#ae32b5a4975782390f3fb9cd6c94a29fc">u64</a>;
<a name="l01672"></a><a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html">01672</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html">cvmx_pse_sq5_ecc_sbe_sts0_s</a> {
<a name="l01673"></a>01673 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01674"></a>01674 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#a6290568ac70d7067e1d7b1760ee7c392">sq5_pt_ram_sbe</a>               : 1;  <span class="comment">/**&lt; Single-bit error for SQ5_PT_RAM. */</span>
<a name="l01675"></a>01675     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#aebffa277ba1d362733036440a248cfcb">sq5_nt_ram_sbe</a>               : 1;  <span class="comment">/**&lt; Single-bit error for SQ5_NT_RAM. */</span>
<a name="l01676"></a>01676     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#a82bd31337455b22be9d2c60137e6b2b3">sq5_rt_ram_sbe</a>               : 1;  <span class="comment">/**&lt; Single-bit error for SQ5_RT_RAM. */</span>
<a name="l01677"></a>01677     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#a459e65f83209f60d4dcb6834a54772dd">sq5_tw_3_cmd_fifo_ram_sbe</a>    : 1;  <span class="comment">/**&lt; Single-bit error for SQ5_TW_3_CMD_FIFO_RAM. */</span>
<a name="l01678"></a>01678     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#a1f9a15842a8d6f61c3967d8d632191fa">sq5_tw_2_cmd_fifo_ram_sbe</a>    : 1;  <span class="comment">/**&lt; Single-bit error for SQ5_TW_2_CMD_FIFO_RAM. */</span>
<a name="l01679"></a>01679     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#a6c7b52a0417282ff76cd9c1bd026afb4">sq5_tw_1_cmd_fifo_ram_sbe</a>    : 1;  <span class="comment">/**&lt; Single-bit error for SQ5_TW_1_CMD_FIFO_RAM. */</span>
<a name="l01680"></a>01680     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#a495b9a65e2643e58245ab6435770395b">sq5_tw_0_cmd_fifo_ram_sbe</a>    : 1;  <span class="comment">/**&lt; Single-bit error for SQ5_TW_0_CMD_FIFO_RAM. */</span>
<a name="l01681"></a>01681     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#a9558205c0e7bcbd3ae337d565bbc44df">sq5_sts3_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ5_STS3_RAM. */</span>
<a name="l01682"></a>01682     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#aa37ea29fb6d56e5a75a4ba4473635040">sq5_sts2_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ5_STS2_RAM. */</span>
<a name="l01683"></a>01683     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#a198287e1ebd9d2e41f776b820f34d2ef">sq5_sts1_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ5_STS1_RAM. */</span>
<a name="l01684"></a>01684     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#ade26578050df0e67f52db39cbf224c01">sq5_sts0_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ5_STS0_RAM. */</span>
<a name="l01685"></a>01685     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#ab269d663aa34108d87a65f92129a5b35">sq5_std3_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ5_STD3_RAM. */</span>
<a name="l01686"></a>01686     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#ab698bfef0a65bdb73b29e8380b2b8e02">sq5_std2_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ5_STD2_RAM. */</span>
<a name="l01687"></a>01687     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#a0268a07b63d7859775b014b1cb6f2aaa">sq5_std1_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ5_STD1_RAM. */</span>
<a name="l01688"></a>01688     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#ab2d01401bf68d47ff489c820ca8d00d0">sq5_std0_ram_sbe</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ5_STD0_RAM. */</span>
<a name="l01689"></a>01689     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#ad298434ff3b43327518db7b63f062b85">sq5_wt_ram_sbe</a>               : 1;  <span class="comment">/**&lt; Single-bit error for SQ5_WT_RAM. */</span>
<a name="l01690"></a>01690     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#a8c5cfa1a46e97201129a37fb6866b90f">reserved_0_47</a>                : 48;
<a name="l01691"></a>01691 <span class="preprocessor">#else</span>
<a name="l01692"></a><a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#a8c5cfa1a46e97201129a37fb6866b90f">01692</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#a8c5cfa1a46e97201129a37fb6866b90f">reserved_0_47</a>                : 48;
<a name="l01693"></a><a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#ad298434ff3b43327518db7b63f062b85">01693</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#ad298434ff3b43327518db7b63f062b85">sq5_wt_ram_sbe</a>               : 1;
<a name="l01694"></a><a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#ab2d01401bf68d47ff489c820ca8d00d0">01694</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#ab2d01401bf68d47ff489c820ca8d00d0">sq5_std0_ram_sbe</a>             : 1;
<a name="l01695"></a><a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#a0268a07b63d7859775b014b1cb6f2aaa">01695</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#a0268a07b63d7859775b014b1cb6f2aaa">sq5_std1_ram_sbe</a>             : 1;
<a name="l01696"></a><a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#ab698bfef0a65bdb73b29e8380b2b8e02">01696</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#ab698bfef0a65bdb73b29e8380b2b8e02">sq5_std2_ram_sbe</a>             : 1;
<a name="l01697"></a><a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#ab269d663aa34108d87a65f92129a5b35">01697</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#ab269d663aa34108d87a65f92129a5b35">sq5_std3_ram_sbe</a>             : 1;
<a name="l01698"></a><a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#ade26578050df0e67f52db39cbf224c01">01698</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#ade26578050df0e67f52db39cbf224c01">sq5_sts0_ram_sbe</a>             : 1;
<a name="l01699"></a><a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#a198287e1ebd9d2e41f776b820f34d2ef">01699</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#a198287e1ebd9d2e41f776b820f34d2ef">sq5_sts1_ram_sbe</a>             : 1;
<a name="l01700"></a><a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#aa37ea29fb6d56e5a75a4ba4473635040">01700</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#aa37ea29fb6d56e5a75a4ba4473635040">sq5_sts2_ram_sbe</a>             : 1;
<a name="l01701"></a><a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#a9558205c0e7bcbd3ae337d565bbc44df">01701</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#a9558205c0e7bcbd3ae337d565bbc44df">sq5_sts3_ram_sbe</a>             : 1;
<a name="l01702"></a><a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#a495b9a65e2643e58245ab6435770395b">01702</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#a495b9a65e2643e58245ab6435770395b">sq5_tw_0_cmd_fifo_ram_sbe</a>    : 1;
<a name="l01703"></a><a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#a6c7b52a0417282ff76cd9c1bd026afb4">01703</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#a6c7b52a0417282ff76cd9c1bd026afb4">sq5_tw_1_cmd_fifo_ram_sbe</a>    : 1;
<a name="l01704"></a><a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#a1f9a15842a8d6f61c3967d8d632191fa">01704</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#a1f9a15842a8d6f61c3967d8d632191fa">sq5_tw_2_cmd_fifo_ram_sbe</a>    : 1;
<a name="l01705"></a><a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#a459e65f83209f60d4dcb6834a54772dd">01705</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#a459e65f83209f60d4dcb6834a54772dd">sq5_tw_3_cmd_fifo_ram_sbe</a>    : 1;
<a name="l01706"></a><a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#a82bd31337455b22be9d2c60137e6b2b3">01706</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#a82bd31337455b22be9d2c60137e6b2b3">sq5_rt_ram_sbe</a>               : 1;
<a name="l01707"></a><a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#aebffa277ba1d362733036440a248cfcb">01707</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#aebffa277ba1d362733036440a248cfcb">sq5_nt_ram_sbe</a>               : 1;
<a name="l01708"></a><a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#a6290568ac70d7067e1d7b1760ee7c392">01708</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html#a6290568ac70d7067e1d7b1760ee7c392">sq5_pt_ram_sbe</a>               : 1;
<a name="l01709"></a>01709 <span class="preprocessor">#endif</span>
<a name="l01710"></a>01710 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__sq5__ecc__sbe__sts0.html#af94346d00f0a18b43c227043fa3f2be5">s</a>;
<a name="l01711"></a><a class="code" href="unioncvmx__pse__sq5__ecc__sbe__sts0.html#a277cbc199cc99abb2b46eb87d1bec10d">01711</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts0_1_1cvmx__pse__sq5__ecc__sbe__sts0__s.html">cvmx_pse_sq5_ecc_sbe_sts0_s</a>    <a class="code" href="unioncvmx__pse__sq5__ecc__sbe__sts0.html#a277cbc199cc99abb2b46eb87d1bec10d">cn78xx</a>;
<a name="l01712"></a>01712 };
<a name="l01713"></a><a class="code" href="cvmx-pse-defs_8h.html#a9d1b464d8622fb4ce06e750558c9e672">01713</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq5__ecc__sbe__sts0.html" title="cvmx_pse_sq5_ecc_sbe_sts0">cvmx_pse_sq5_ecc_sbe_sts0</a> <a class="code" href="unioncvmx__pse__sq5__ecc__sbe__sts0.html" title="cvmx_pse_sq5_ecc_sbe_sts0">cvmx_pse_sq5_ecc_sbe_sts0_t</a>;
<a name="l01714"></a>01714 <span class="comment"></span>
<a name="l01715"></a>01715 <span class="comment">/**</span>
<a name="l01716"></a>01716 <span class="comment"> * cvmx_pse_sq5_ecc_sbe_sts_cmb0</span>
<a name="l01717"></a>01717 <span class="comment"> */</span>
<a name="l01718"></a><a class="code" href="unioncvmx__pse__sq5__ecc__sbe__sts__cmb0.html">01718</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq5__ecc__sbe__sts__cmb0.html" title="cvmx_pse_sq5_ecc_sbe_sts_cmb0">cvmx_pse_sq5_ecc_sbe_sts_cmb0</a> {
<a name="l01719"></a><a class="code" href="unioncvmx__pse__sq5__ecc__sbe__sts__cmb0.html#a40c854b5cb4407b9f9bf509b9df261a6">01719</a>     uint64_t <a class="code" href="unioncvmx__pse__sq5__ecc__sbe__sts__cmb0.html#a40c854b5cb4407b9f9bf509b9df261a6">u64</a>;
<a name="l01720"></a><a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq5__ecc__sbe__sts__cmb0__s.html">01720</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq5__ecc__sbe__sts__cmb0__s.html">cvmx_pse_sq5_ecc_sbe_sts_cmb0_s</a> {
<a name="l01721"></a>01721 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01722"></a>01722 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq5__ecc__sbe__sts__cmb0__s.html#a774c660a591d4b421489d71177795e4a">pse_sq5_sbe_cmb0</a>             : 1;  <span class="comment">/**&lt; Single-bit error for SQ5_PT_RAM. Throws PKO_INTSN_E::PSE_SQ5_SBE_CMB0. */</span>
<a name="l01723"></a>01723     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq5__ecc__sbe__sts__cmb0__s.html#aa5d20a7b0a2c00a243b7873db788ad00">reserved_0_62</a>                : 63;
<a name="l01724"></a>01724 <span class="preprocessor">#else</span>
<a name="l01725"></a><a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq5__ecc__sbe__sts__cmb0__s.html#aa5d20a7b0a2c00a243b7873db788ad00">01725</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq5__ecc__sbe__sts__cmb0__s.html#aa5d20a7b0a2c00a243b7873db788ad00">reserved_0_62</a>                : 63;
<a name="l01726"></a><a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq5__ecc__sbe__sts__cmb0__s.html#a774c660a591d4b421489d71177795e4a">01726</a>     uint64_t <a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq5__ecc__sbe__sts__cmb0__s.html#a774c660a591d4b421489d71177795e4a">pse_sq5_sbe_cmb0</a>             : 1;
<a name="l01727"></a>01727 <span class="preprocessor">#endif</span>
<a name="l01728"></a>01728 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pse__sq5__ecc__sbe__sts__cmb0.html#a428778774e79097514d895b6887af746">s</a>;
<a name="l01729"></a><a class="code" href="unioncvmx__pse__sq5__ecc__sbe__sts__cmb0.html#af549b4a9eaa364d95a3d8abbe586a664">01729</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pse__sq5__ecc__sbe__sts__cmb0_1_1cvmx__pse__sq5__ecc__sbe__sts__cmb0__s.html">cvmx_pse_sq5_ecc_sbe_sts_cmb0_s</a> <a class="code" href="unioncvmx__pse__sq5__ecc__sbe__sts__cmb0.html#af549b4a9eaa364d95a3d8abbe586a664">cn78xx</a>;
<a name="l01730"></a>01730 };
<a name="l01731"></a><a class="code" href="cvmx-pse-defs_8h.html#a5e0afb095d80439ccf5ca7cf87169c3d">01731</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pse__sq5__ecc__sbe__sts__cmb0.html" title="cvmx_pse_sq5_ecc_sbe_sts_cmb0">cvmx_pse_sq5_ecc_sbe_sts_cmb0</a> <a class="code" href="unioncvmx__pse__sq5__ecc__sbe__sts__cmb0.html" title="cvmx_pse_sq5_ecc_sbe_sts_cmb0">cvmx_pse_sq5_ecc_sbe_sts_cmb0_t</a>;
<a name="l01732"></a>01732 
<a name="l01733"></a>01733 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
