- ğŸ‘‹ Hi, Iâ€™m Sagar B C, M Tech (ECE) student at UVCE
- ğŸ‘€ Iâ€™m very much interested in RTL Design and Analog circuit design
- ğŸŒ± Iâ€™m currently pursuing M Tech final year and I am working on Floating point multiplier project
- ğŸ’ï¸ Iâ€™m looking to collaborate on any VLSI projects that requires RTL design.
- ğŸ“« Any Doubts???..... Just send a mail to sagarbc05@gmail.com....
- Note: Only valid queries will be replied...
