arch                    	circuit	min_chan_width_route_time	crit_path_route_time	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	num_fpu	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	logic_block_area_total	logic_block_area_used	routing_area_total	routing_area_per_tile	pack_time	place_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
hard_fpu_arch_timing.xml	bfly.v 	1.16                     	1.16                	30d086154   	success   	     	833                	649                  	353                 	260                   	24          	24           	0      	193   	64         	-1          	-1      	3      	7751                 	2.985         	-1309.88            	-2.985              	7158             	5                                	2.985              	-1353.41 	-2.985   	-1      	-1      	1.06129e+06           	103149               	1.28794e+06       	2236.02              	1.85     	0.69      	1.16                	52080      	7340        	35784      
hard_fpu_arch_timing.xml	bgm.v  	8.41                     	8.41                	30d086154   	success   	     	1281               	693                  	1021                	299                   	38          	38           	0      	257   	32         	-1          	-1      	10     	25456                	2.985         	-3103.91            	-2.985              	24104            	19                               	2.985              	-3437.93 	-2.985   	-1      	-1      	2.90196e+06           	343832               	3.35777e+06       	2325.33              	5.50     	1.73      	8.41                	108912     	8968        	37868      
hard_fpu_arch_timing.xml	dscg.v 	5.22                     	5.22                	30d086154   	success   	     	769                	585                  	513                 	198                   	32          	32           	0      	129   	64         	-1          	-1      	5      	11247                	2.985         	-1352.85            	-2.985              	11193            	18                               	2.985              	-1507.79 	-2.985   	-1      	-1      	2.063e+06             	171916               	2.37490e+06       	2319.23              	4.40     	0.84      	5.22                	77804      	7228        	36444      
hard_fpu_arch_timing.xml	fir.v  	1.85                     	1.85                	30d086154   	success   	     	993                	808                  	543                 	232                   	30          	30           	35     	161   	32         	-1          	-1      	4      	10396                	2.985         	-1321.5             	-2.985              	9078             	16                               	2.985              	-1439.96 	-2.985   	-1      	-1      	1.6779e+06            	217760               	2.03108e+06       	2256.75              	36.35    	0.81      	1.85                	69860      	7784        	36004      
hard_fpu_arch_timing.xml	mm3.v  	0.51                     	0.51                	30d086154   	success   	     	545                	422                  	289                 	227                   	21          	21           	0      	193   	32         	-1          	-1      	2      	4808                 	2.985         	-796.832            	-2.985              	4357             	12                               	2.985              	-808.072 	-2.985   	-1      	-1      	809148                	68766.3              	979092.           	2220.16              	1.02     	0.43      	0.51                	41800      	6900        	35368      
hard_fpu_arch_timing.xml	ode.v  	0.83                     	0.83                	30d086154   	success   	     	1194               	1103                 	573                 	329                   	19          	19           	125    	130   	72         	-1          	-1      	2      	7946                 	2.985         	-1338.84            	-2.985              	6856             	9                                	2.985              	-1405.11 	-2.985   	-1      	-1      	653279                	355293               	795482.           	2203.55              	34.04    	0.66      	0.83                	41612      	8188        	37220      
hard_fpu_arch_timing.xml	syn2.v 	2.40                     	2.40                	30d086154   	success   	     	641                	490                  	479                 	293                   	30          	30           	0      	161   	128        	-1          	-1      	4      	11817                	2.985         	-1451.94            	-2.985              	10444            	19                               	2.985              	-1567.97 	-2.985   	-1      	-1      	1.6779e+06            	137533               	2.03108e+06       	2256.75              	1.22     	0.90      	2.40                	69496      	7136        	36272      
hard_fpu_arch_timing.xml	syn7.v 	35.46                    	35.46               	30d086154   	success   	     	1921               	499                  	1703                	310                   	54          	54           	0      	161   	128        	-1          	-1      	21     	76097                	2.985         	-7796.95            	-2.985              	59989            	9                                	2.985              	-8544.41 	-2.985   	-1      	-1      	6.08571e+06           	722046               	6.89978e+06       	2366.18              	1.62     	4.30      	35.46               	209624     	9380        	38908      
