INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AS_4
INFO: [VRFC 10-311] analyzing module AS_32
INFO: [VRFC 10-311] analyzing module SHIFTER
INFO: [VRFC 10-311] analyzing module MUXALU
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/BranchAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/DATAMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATAMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/INSTMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/MUX2X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/MUXBranch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXBranch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/MUXWrAddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXWrAddr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/MUXWrite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXWrite
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/PC_ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAddFour
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/RIGISTERS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEC5T32E
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-311] analyzing module D_FFEC
INFO: [VRFC 10-311] analyzing module D_FFEC32
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-311] analyzing module MUX32X32
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/SLX2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLX2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
