#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Oct  4 10:30:25 2019
# Process ID: 7008
# Current directory: F:/FPGA_Contest/Con_proj_led
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4740 F:\FPGA_Contest\Con_proj_led\Con_proj_led.xpr
# Log file: F:/FPGA_Contest/Con_proj_led/vivado.log
# Journal file: F:/FPGA_Contest/Con_proj_led\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGA_Contest/Con_proj_led/Con_proj_led.xpr
INFO: [Project 1-313] Project file moved from 'F:/FPGA_Contest_Proj/Con_proj_led' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado.2017/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 741.832 ; gain = 54.926
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'MY_CLK_400M/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [F:/FPGA_Contest_Proj/Con_proj_led/Con_proj_led.runs/impl_1/.Xil/Vivado-9024-PC-20180520MDXC/dcp3/clk_wiz_0.edf:265]
Parsing XDC File [F:/FPGA_Contest/Con_proj_led/.Xil/Vivado-7008-PC-20180520MDXC/dcp0/led_board.xdc]
Finished Parsing XDC File [F:/FPGA_Contest/Con_proj_led/.Xil/Vivado-7008-PC-20180520MDXC/dcp0/led_board.xdc]
Parsing XDC File [F:/FPGA_Contest/Con_proj_led/.Xil/Vivado-7008-PC-20180520MDXC/dcp0/led_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [F:/FPGA_Contest/Con_proj_led/Con_proj_led.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [F:/FPGA_Contest/Con_proj_led/Con_proj_led.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1661.355 ; gain = 549.547
Finished Parsing XDC File [F:/FPGA_Contest/Con_proj_led/.Xil/Vivado-7008-PC-20180520MDXC/dcp0/led_early.xdc]
Parsing XDC File [F:/FPGA_Contest/Con_proj_led/.Xil/Vivado-7008-PC-20180520MDXC/dcp0/led.xdc]
Finished Parsing XDC File [F:/FPGA_Contest/Con_proj_led/.Xil/Vivado-7008-PC-20180520MDXC/dcp0/led.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1661.355 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1661.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 1741.965 ; gain = 929.734
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA_Contest/Con_proj_led/Con_proj_led.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado.2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/FPGA_Contest/Con_proj_led/Con_proj_led.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'led_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA_Contest/Con_proj_led/Con_proj_led.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest/Con_proj_led/Con_proj_led.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest/Con_proj_led/Con_proj_led.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest/Con_proj_led/Con_proj_led.srcs/sources_1/new/led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest/Con_proj_led/Con_proj_led.srcs/sim_1/new/led_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest/Con_proj_led/Con_proj_led.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1800.313 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA_Contest/Con_proj_led/Con_proj_led.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado.2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1109291d7f604fb190a7fb54bad605bb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot led_tb_behav xil_defaultlib.led_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=12,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.led
Compiling module xil_defaultlib.led_tb
Compiling module xil_defaultlib.glbl
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1800.313 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1800.313 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Oct  4 10:35:42 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/Con_proj_led/Con_proj_led.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Oct  4 10:48:29 2019] Launched impl_1...
Run output will be captured here: F:/FPGA_Contest/Con_proj_led/Con_proj_led.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct  4 10:51:33 2019] Launched impl_1...
Run output will be captured here: F:/FPGA_Contest/Con_proj_led/Con_proj_led.runs/impl_1/runme.log
