{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 3114, "design__instance__area": 68071, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.0870124, "power__switching__total": 0.0524038, "power__leakage__total": 4.56604e-07, "power__total": 0.139417, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.52405, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.52405, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.578111, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.15493, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.578111, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.15493, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 201, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 16, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 2, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.25, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.25, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.2614645240990012, "timing__setup__ws__corner:nom_ss_125C_4v50": -4.725294955734852, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -372.06207168288387, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -4.725294955734852, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.261464, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 154, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -4.725295, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 153, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 89, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 16, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 2, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.25, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.25, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.24656849482286336, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.169784635600923, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.246569, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.686817, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 0, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.52405, "clock__skew__worst_setup": 0.52405, "timing__hold__ws": 0.578111, "timing__setup__ws": 2.15493, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.578111, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 2.15493, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 337.815 355.735", "design__core__bbox": "6.72 15.68 330.96 337.12", "design__io": 106, "design__die__area": 120173, "design__core__area": 104224, "design__instance__count__stdcell": 3114, "design__instance__area__stdcell": 68071, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.653124, "design__instance__utilization__stdcell": 0.653124, "design__instance__count__class:buffer": 202, "design__instance__count__class:inverter": 139, "design__instance__count__class:sequential_cell": 280, "design__instance__count__class:multi_input_combinational_cell": 1412, "flow__warnings__count": 1, "flow__errors__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 20199051, "design__instance__count__class:endcap_cell": 164, "design__instance__count__class:tap_cell": 672, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 2251.03, "design__instance__displacement__mean": 0.7225, "design__instance__displacement__max": 20.16, "route__wirelength__estimated": 92394.9, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 134, "design__instance__count__class:clock_buffer": 92, "design__instance__count__class:clock_inverter": 19}