







.version 5.0
.target sm_61
.address_size 64

.const .align 8 .b8 kokkos_impl_cuda_constant_memory_buffer[32768];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZN6Kokkos4Impl25g_device_cuda_lock_arraysE[24];
.extern .shared .align 4 .b8 sh[];

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEEiEENS_11RangePolicyIJSF_iEEENS_11InvalidTypeESF_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEEiEENS_11RangePolicyIJSF_iEEENS_11InvalidTypeESF_EEEEvT__param_0[104]
)
{
.local .align 8 .b8 __local_depot0[8];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<40>;
.reg .b16 %rs<4>;
.reg .b32 %r<206>;
.reg .f64 %fd<45>;
.reg .b64 %rd<123>;


mov.u64 %rd122, __local_depot0;
cvta.local.u64 %SP, %rd122;
ld.param.v2.u32 {%r44, %r45}, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEEiEENS_11RangePolicyIJSF_iEEENS_11InvalidTypeESF_EEEEvT__param_0+48];
ld.param.v2.u32 {%r46, %r47}, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEEiEENS_11RangePolicyIJSF_iEEENS_11InvalidTypeESF_EEEEvT__param_0+40];
ld.param.u64 %rd21, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEEiEENS_11RangePolicyIJSF_iEEENS_11InvalidTypeESF_EEEEvT__param_0+96];
ld.param.u64 %rd19, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEEiEENS_11RangePolicyIJSF_iEEENS_11InvalidTypeESF_EEEEvT__param_0+80];
ld.param.u64 %rd18, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEEiEENS_11RangePolicyIJSF_iEEENS_11InvalidTypeESF_EEEEvT__param_0+64];
ld.param.u64 %rd15, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEEiEENS_11RangePolicyIJSF_iEEENS_11InvalidTypeESF_EEEEvT__param_0+8];
ld.param.u64 %rd20, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEEiEENS_11RangePolicyIJSF_iEEENS_11InvalidTypeESF_EEEEvT__param_0+88];
ld.param.u8 %rs2, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEEiEENS_11RangePolicyIJSF_iEEENS_11InvalidTypeESF_EEEEvT__param_0+72];
cvta.to.global.u64 %rd1, %rd20;
mov.u32 %r205, %tid.y;
shl.b32 %r49, %r205, 1;
mul.wide.u32 %rd23, %r49, 4;
mov.u64 %rd24, sh;
add.s64 %rd2, %rd24, %rd23;
cvta.shared.u64 %rd25, %rd24;
add.s64 %rd26, %rd25, %rd23;
setp.eq.s64	%p3, %rd26, 0;
mov.u64 %rd120, 0;
@%p3 bra BB0_2;

mov.u64 %rd120, %rd2;
mov.u64 %rd27, 0;
st.shared.u64 [%rd2], %rd27;

BB0_2:
mov.u32 %r52, %nctaid.x;
setp.eq.s32	%p4, %r52, 0;
mov.u32 %r198, 0;
mov.u32 %r197, %r198;
@%p4 bra BB0_4;

mov.u32 %r53, %ctaid.x;
not.b32 %r54, %r46;
add.s32 %r55, %r47, %r54;
add.s32 %r57, %r55, %r52;
div.s32 %r58, %r57, %r52;
add.s32 %r59, %r58, %r45;
not.b32 %r60, %r45;
and.b32 %r61, %r59, %r60;
mad.lo.s32 %r62, %r61, %r53, %r46;
add.s32 %r63, %r62, %r61;
min.s32 %r197, %r47, %r62;
min.s32 %r198, %r47, %r63;

BB0_4:
add.s32 %r199, %r197, %r205;
setp.ge.s32	%p5, %r199, %r198;
@%p5 bra BB0_8;

cvta.to.global.u64 %rd5, %rd15;
mov.u32 %r6, %ntid.y;
ld.shared.f64 %fd43, [%rd120];

BB0_6:
mul.wide.s32 %rd28, %r199, 8;
add.s64 %rd29, %rd5, %rd28;
ld.global.f64 %fd7, [%rd29];
add.f64 %fd43, %fd7, %fd43;
add.s32 %r199, %r6, %r199;
setp.lt.s32	%p6, %r199, %r198;
@%p6 bra BB0_6;

st.shared.f64 [%rd120], %fd43;

BB0_8:
mul.wide.u32 %rd30, %r205, 8;
add.s64 %rd32, %rd24, %rd30;
ld.shared.f64 %fd4, [%rd32];
add.u64 %rd33, %SP, 0;
cvta.to.local.u64 %rd34, %rd33;
st.local.f64 [%rd34], %fd4;
bar.sync 0;
mov.u32 %r10, %ntid.x;
mul.lo.s32 %r11, %r10, %r205;
cvt.u64.u32	%rd35, %r11;
mov.u32 %r12, %tid.x;
cvt.u64.u32	%rd36, %r12;
add.s64 %rd37, %rd35, %rd36;
shl.b64 %rd38, %rd37, 3;
add.s64 %rd6, %rd24, %rd38;
st.shared.f64 [%rd6], %fd4;
setp.gt.s32	%p7, %r10, 31;
@%p7 bra BB0_13;

mov.u32 %r200, %r10;

BB0_10:
mov.u32 %r13, %r200;
mad.lo.s32 %r68, %r10, %r205, %r12;
and.b32 %r69, %r68, 31;
add.s32 %r70, %r13, %r69;
setp.gt.s32	%p8, %r70, 31;
@%p8 bra BB0_12;

cvt.s64.s32	%rd40, %r13;
mov.u32 %r72, %ntid.x;
mul.lo.s32 %r73, %r72, %r205;
cvt.u64.u32	%rd41, %r73;
add.s64 %rd43, %rd41, %rd36;
add.s64 %rd44, %rd40, %rd43;
shl.b64 %rd45, %rd44, 3;
add.s64 %rd47, %rd24, %rd45;
ld.volatile.shared.f64 %fd8, [%rd6];
ld.volatile.shared.f64 %fd9, [%rd47];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd6], %fd10;

BB0_12:
membar.cta;
shl.b32 %r14, %r13, 1;
setp.lt.s32	%p9, %r14, 32;
mov.u32 %r200, %r14;
@%p9 bra BB0_10;

BB0_13:
mov.u32 %r75, %ntid.x;
mul.lo.s32 %r76, %r75, %r205;
add.s32 %r78, %r76, %r12;
and.b32 %r79, %r78, 31;
neg.s32 %r80, %r79;
cvt.s64.s32	%rd48, %r80;
cvt.u64.u32	%rd49, %r76;
add.s64 %rd51, %rd49, %rd36;
add.s64 %rd52, %rd48, %rd51;
shl.b64 %rd53, %rd52, 3;
add.s64 %rd55, %rd24, %rd53;
ld.shared.f64 %fd11, [%rd55];
st.shared.f64 [%rd6], %fd11;
bar.sync 0;
setp.gt.u32	%p10, %r76, 31;
@%p10 bra BB0_22;

add.s32 %r16, %r11, %r12;
mov.u32 %r84, %tid.y;
mad.lo.s32 %r86, %r75, %r84, %r12;
shl.b32 %r87, %r86, 5;
mov.u32 %r88, %ntid.y;
mul.lo.s32 %r89, %r88, %r75;
setp.ge.u32	%p11, %r87, %r89;
@%p11 bra BB0_16;

mul.wide.u32 %rd56, %r87, 8;
add.s64 %rd58, %rd24, %rd56;
ld.shared.f64 %fd12, [%rd58];
st.shared.f64 [%rd6], %fd12;

BB0_16:
membar.cta;
and.b32 %r17, %r16, 31;
mov.u32 %r201, 1;
setp.lt.u32	%p12, %r89, 64;
@%p12 bra BB0_20;

BB0_17:
add.s32 %r99, %r201, %r17;
setp.gt.s32	%p13, %r99, 31;
@%p13 bra BB0_19;

cvt.s64.s32	%rd59, %r201;
mul.lo.s32 %r102, %r75, %r84;
cvt.u64.u32	%rd60, %r102;
add.s64 %rd62, %rd60, %rd36;
add.s64 %rd63, %rd59, %rd62;
shl.b64 %rd64, %rd63, 3;
add.s64 %rd66, %rd24, %rd64;
ld.volatile.shared.f64 %fd13, [%rd6];
ld.volatile.shared.f64 %fd14, [%rd66];
add.f64 %fd15, %fd14, %fd13;
st.volatile.shared.f64 [%rd6], %fd15;

BB0_19:
membar.cta;
shr.u32 %r107, %r89, 5;
shl.b32 %r201, %r201, 1;
setp.lt.s32	%p14, %r201, %r107;
@%p14 bra BB0_17;

BB0_20:
mul.lo.s32 %r111, %r75, %r84;
add.s32 %r112, %r111, %r12;
and.b32 %r113, %r112, 31;
neg.s32 %r114, %r113;
cvt.s64.s32	%rd67, %r114;
cvt.u64.u32	%rd68, %r111;
add.s64 %rd70, %rd68, %rd36;
add.s64 %rd71, %rd67, %rd70;
shl.b64 %rd72, %rd71, 3;
add.s64 %rd74, %rd24, %rd72;
ld.shared.f64 %fd16, [%rd74];
st.shared.f64 [%rd6], %fd16;
neg.s32 %r115, %r84;
setp.ne.s32	%p15, %r12, %r115;
@%p15 bra BB0_22;

ld.shared.f64 %fd17, [sh];
mov.u32 %r116, %ctaid.x;
cvta.to.global.u64 %rd75, %rd19;
mul.wide.u32 %rd76, %r116, 8;
add.s64 %rd77, %rd75, %rd76;
st.global.f64 [%rd77], %fd17;

BB0_22:
neg.s32 %r20, %r205;
bar.sync 0;
mov.u32 %r202, 0;
setp.ne.s32	%p16, %r12, %r20;
@%p16 bra BB0_24;

membar.gl;
atom.global.add.u32 %r120, [%rd1], 1;
add.s32 %r202, %r120, 1;

BB0_24:
setp.eq.s32	%p17, %r202, %r52;
selp.u32	%r24, 1, 0, %p17;
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r24, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r25, 1, 0, %p2; 
}
setp.eq.s32	%p19, %r25, 0;
mov.pred %p39, -1;
@%p19 bra BB0_47;

mov.u32 %r121, 0;
st.global.u32 [%rd1], %r121;
mov.u64 %rd79, 0;
st.local.u64 [%rd34], %rd79;
mad.lo.s32 %r125, %r75, %r205, %r12;
mov.f64 %fd44, 0d0000000000000000;
setp.ge.s32	%p20, %r125, %r52;
@%p20 bra BB0_28;

mov.u32 %r127, %ntid.y;
mul.lo.s32 %r26, %r127, %r75;
cvta.to.global.u64 %rd9, %rd19;
mov.u32 %r203, %r125;

BB0_27:
mov.u32 %r28, %r203;
mul.wide.s32 %rd80, %r28, 8;
add.s64 %rd81, %rd9, %rd80;
ld.local.f64 %fd19, [%rd34];
ld.volatile.global.f64 %fd20, [%rd81];
add.f64 %fd44, %fd20, %fd19;
st.local.f64 [%rd34], %fd44;
add.s32 %r29, %r26, %r28;
setp.lt.s32	%p21, %r29, %r52;
mov.u32 %r203, %r29;
@%p21 bra BB0_27;

BB0_28:
st.shared.f64 [%rd6], %fd44;
and.b32 %r30, %r125, 31;
add.s32 %r135, %r30, 1;
setp.gt.u32	%p22, %r135, 31;
@%p22 bra BB0_30;

ld.volatile.shared.f64 %fd21, [%rd6];
ld.volatile.shared.f64 %fd22, [%rd6+8];
add.f64 %fd23, %fd22, %fd21;
st.volatile.shared.f64 [%rd6], %fd23;

BB0_30:
membar.cta;
add.s32 %r141, %r30, 2;
setp.gt.u32	%p23, %r141, 31;
@%p23 bra BB0_32;

ld.volatile.shared.f64 %fd24, [%rd6];
ld.volatile.shared.f64 %fd25, [%rd6+16];
add.f64 %fd26, %fd25, %fd24;
st.volatile.shared.f64 [%rd6], %fd26;

BB0_32:
membar.cta;
add.s32 %r147, %r30, 4;
setp.gt.u32	%p24, %r147, 31;
@%p24 bra BB0_34;

ld.volatile.shared.f64 %fd27, [%rd6];
ld.volatile.shared.f64 %fd28, [%rd6+32];
add.f64 %fd29, %fd28, %fd27;
st.volatile.shared.f64 [%rd6], %fd29;

BB0_34:
membar.cta;
add.s32 %r153, %r30, 8;
setp.gt.u32	%p25, %r153, 31;
@%p25 bra BB0_36;

ld.volatile.shared.f64 %fd30, [%rd6];
ld.volatile.shared.f64 %fd31, [%rd6+64];
add.f64 %fd32, %fd31, %fd30;
st.volatile.shared.f64 [%rd6], %fd32;

BB0_36:
membar.cta;
add.s32 %r159, %r30, 16;
setp.gt.u32	%p26, %r159, 31;
@%p26 bra BB0_38;

ld.volatile.shared.f64 %fd33, [%rd6];
ld.volatile.shared.f64 %fd34, [%rd6+128];
add.f64 %fd35, %fd34, %fd33;
st.volatile.shared.f64 [%rd6], %fd35;

BB0_38:
setp.lt.u32	%p1, %r76, 32;
membar.cta;
ld.shared.f64 %fd36, [%rd55];
st.shared.f64 [%rd6], %fd36;
bar.sync 0;
mov.pred %p39, 0;
@!%p1 bra BB0_47;
bra.uni BB0_39;

BB0_39:
mov.u32 %r168, %ntid.y;
mul.lo.s32 %r31, %r168, %r75;
shl.b32 %r172, %r125, 5;
setp.ge.u32	%p28, %r172, %r31;
@%p28 bra BB0_41;

mul.wide.u32 %rd90, %r172, 8;
add.s64 %rd92, %rd24, %rd90;
ld.shared.f64 %fd37, [%rd92];
st.shared.f64 [%rd6], %fd37;

BB0_41:
membar.cta;
shr.u32 %r32, %r31, 5;
mov.u32 %r204, 1;
setp.lt.u32	%p29, %r31, 64;
@%p29 bra BB0_45;

BB0_42:
add.s32 %r179, %r204, %r30;
setp.gt.s32	%p30, %r179, 31;
@%p30 bra BB0_44;

cvt.s64.s32	%rd93, %r204;
add.s64 %rd97, %rd93, %rd51;
shl.b64 %rd98, %rd97, 3;
add.s64 %rd100, %rd24, %rd98;
ld.volatile.shared.f64 %fd38, [%rd6];
ld.volatile.shared.f64 %fd39, [%rd100];
add.f64 %fd40, %fd39, %fd38;
st.volatile.shared.f64 [%rd6], %fd40;

BB0_44:
membar.cta;
shl.b32 %r204, %r204, 1;
setp.lt.s32	%p31, %r204, %r32;
@%p31 bra BB0_42;

BB0_45:
ld.shared.f64 %fd41, [%rd55];
st.shared.f64 [%rd6], %fd41;
@%p16 bra BB0_47;

add.s32 %r193, %r168, -1;
mul.wide.u32 %rd109, %r193, 8;
add.s64 %rd111, %rd24, %rd109;
ld.shared.f64 %fd42, [sh];
st.shared.f64 [%rd111], %fd42;

BB0_47:
@%p39 bra BB0_53;

mov.u32 %r35, %ntid.y;
setp.eq.s16	%p35, %rs2, 0;
@%p35 bra BB0_50;

cvta.to.global.u64 %rd121, %rd18;
bra.uni BB0_51;

BB0_50:
setp.eq.s64	%p36, %rd21, 0;
selp.b64	%rd112, %rd19, %rd21, %p36;
cvta.to.global.u64 %rd121, %rd112;

BB0_51:
add.s32 %r194, %r35, 2147483647;
shl.b32 %r195, %r194, 1;
cvt.u64.u32	%rd13, %r195;
setp.gt.u32	%p37, %r205, 1;
@%p37 bra BB0_53;

BB0_52:
cvt.u64.u32	%rd113, %r205;
add.s64 %rd114, %rd113, %rd13;
shl.b64 %rd115, %rd114, 2;
add.s64 %rd117, %rd24, %rd115;
ld.shared.u32 %r196, [%rd117];
mul.wide.u32 %rd118, %r205, 4;
add.s64 %rd119, %rd121, %rd118;
st.global.u32 [%rd119], %r196;
add.s32 %r205, %r205, %r35;
setp.lt.u32	%p38, %r205, 2;
@%p38 bra BB0_52;

BB0_53:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEElEENS_11RangePolicyIJSF_lEEENS_11InvalidTypeESF_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEElEENS_11RangePolicyIJSF_lEEENS_11InvalidTypeESF_EEEEvT__param_0[120]
)
{
.local .align 8 .b8 __local_depot1[8];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<41>;
.reg .b16 %rs<4>;
.reg .b32 %r<184>;
.reg .f64 %fd<45>;
.reg .b64 %rd<168>;


mov.u64 %rd167, __local_depot1;
cvta.local.u64 %SP, %rd167;
ld.param.u64 %rd39, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEElEENS_11RangePolicyIJSF_lEEENS_11InvalidTypeESF_EEEEvT__param_0+112];
ld.param.u64 %rd37, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEElEENS_11RangePolicyIJSF_lEEENS_11InvalidTypeESF_EEEEvT__param_0+96];
ld.param.u64 %rd36, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEElEENS_11RangePolicyIJSF_lEEENS_11InvalidTypeESF_EEEEvT__param_0+80];
ld.param.u64 %rd35, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEElEENS_11RangePolicyIJSF_lEEENS_11InvalidTypeESF_EEEEvT__param_0+64];
ld.param.u64 %rd33, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEElEENS_11RangePolicyIJSF_lEEENS_11InvalidTypeESF_EEEEvT__param_0+48];
ld.param.u64 %rd32, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEElEENS_11RangePolicyIJSF_lEEENS_11InvalidTypeESF_EEEEvT__param_0+40];
ld.param.u64 %rd29, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEElEENS_11RangePolicyIJSF_lEEENS_11InvalidTypeESF_EEEEvT__param_0+8];
ld.param.u64 %rd38, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEElEENS_11RangePolicyIJSF_lEEENS_11InvalidTypeESF_EEEEvT__param_0+104];
ld.param.u8 %rs2, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_9HostSpaceENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS_6DeviceINS_4CudaENS_9CudaSpaceEEESA_EEElEENS_11RangePolicyIJSF_lEEENS_11InvalidTypeESF_EEEEvT__param_0+88];
cvta.to.global.u64 %rd1, %rd38;
mov.u32 %r183, %tid.y;
shl.b32 %r32, %r183, 1;
mul.wide.u32 %rd41, %r32, 4;
mov.u64 %rd42, sh;
add.s64 %rd2, %rd42, %rd41;
cvta.shared.u64 %rd43, %rd42;
add.s64 %rd44, %rd43, %rd41;
setp.eq.s64	%p3, %rd44, 0;
mov.u64 %rd40, 0;
mov.u64 %rd164, %rd40;
@%p3 bra BB1_2;

mov.u64 %rd3, %rd2;
mov.u64 %rd45, 0;
st.shared.u64 [%rd2], %rd45;
mov.u64 %rd164, %rd3;

BB1_2:
mov.u64 %rd4, %rd164;
mov.u32 %r33, %nctaid.x;
setp.eq.s32	%p4, %r33, 0;
mov.u64 %rd161, %rd40;
mov.u64 %rd163, %rd40;
@%p4 bra BB1_7;

sub.s64 %rd48, %rd33, %rd32;
add.s32 %r35, %r33, -1;
cvt.s64.s32	%rd49, %r35;
add.s64 %rd50, %rd48, %rd49;
cvt.s64.s32	%rd51, %r33;
or.b64 %rd52, %rd50, %rd51;
and.b64 %rd53, %rd52, -4294967296;
setp.eq.s64	%p5, %rd53, 0;
@%p5 bra BB1_5;

div.s64 %rd160, %rd50, %rd51;
bra.uni BB1_6;

BB1_5:
cvt.u64.u32	%rd58, %r35;
add.s64 %rd60, %rd48, %rd58;
cvt.u32.u64	%r40, %rd60;
div.u32 %r41, %r40, %r33;
cvt.u64.u32	%rd160, %r41;

BB1_6:
not.b64 %rd61, %rd35;
add.s64 %rd62, %rd160, %rd35;
and.b64 %rd63, %rd62, %rd61;
mov.u32 %r42, %ctaid.x;
cvt.s64.s32	%rd64, %r42;
mul.lo.s64 %rd65, %rd63, %rd64;
add.s64 %rd66, %rd65, %rd32;
add.s64 %rd67, %rd66, %rd63;
min.s64 %rd161, %rd33, %rd66;
min.s64 %rd163, %rd33, %rd67;

BB1_7:
cvt.u64.u32	%rd14, %r183;
add.s64 %rd165, %rd161, %rd14;
setp.ge.s64	%p6, %rd165, %rd163;
@%p6 bra BB1_11;

cvta.to.global.u64 %rd16, %rd29;
mov.u32 %r44, %ntid.y;
cvt.u64.u32	%rd17, %r44;
ld.shared.f64 %fd43, [%rd4];

BB1_9:
shl.b64 %rd68, %rd165, 3;
add.s64 %rd69, %rd16, %rd68;
ld.global.f64 %fd7, [%rd69];
add.f64 %fd43, %fd7, %fd43;
add.s64 %rd165, %rd17, %rd165;
setp.lt.s64	%p7, %rd165, %rd163;
@%p7 bra BB1_9;

st.shared.f64 [%rd4], %fd43;

BB1_11:
shl.b64 %rd70, %rd14, 3;
add.s64 %rd72, %rd42, %rd70;
ld.shared.f64 %fd4, [%rd72];
add.u64 %rd73, %SP, 0;
cvta.to.local.u64 %rd74, %rd73;
st.local.f64 [%rd74], %fd4;
bar.sync 0;
mov.u32 %r1, %ntid.x;
mul.lo.s32 %r2, %r1, %r183;
cvt.u64.u32	%rd75, %r2;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd76, %r3;
add.s64 %rd77, %rd75, %rd76;
shl.b64 %rd78, %rd77, 3;
add.s64 %rd20, %rd42, %rd78;
st.shared.f64 [%rd20], %fd4;
setp.gt.s32	%p8, %r1, 31;
@%p8 bra BB1_16;

mov.u32 %r178, %r1;

BB1_13:
mov.u32 %r4, %r178;
mad.lo.s32 %r49, %r1, %r183, %r3;
and.b32 %r50, %r49, 31;
add.s32 %r51, %r4, %r50;
setp.gt.s32	%p9, %r51, 31;
@%p9 bra BB1_15;

cvt.s64.s32	%rd80, %r4;
mov.u32 %r53, %ntid.x;
mul.lo.s32 %r54, %r53, %r183;
cvt.u64.u32	%rd81, %r54;
add.s64 %rd83, %rd81, %rd76;
add.s64 %rd84, %rd80, %rd83;
shl.b64 %rd85, %rd84, 3;
add.s64 %rd87, %rd42, %rd85;
ld.volatile.shared.f64 %fd8, [%rd20];
ld.volatile.shared.f64 %fd9, [%rd87];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd20], %fd10;

BB1_15:
membar.cta;
shl.b32 %r5, %r4, 1;
setp.lt.s32	%p10, %r5, 32;
mov.u32 %r178, %r5;
@%p10 bra BB1_13;

BB1_16:
mov.u32 %r56, %ntid.x;
mul.lo.s32 %r57, %r56, %r183;
add.s32 %r59, %r57, %r3;
and.b32 %r60, %r59, 31;
neg.s32 %r61, %r60;
cvt.s64.s32	%rd88, %r61;
cvt.u64.u32	%rd89, %r57;
add.s64 %rd91, %rd89, %rd76;
add.s64 %rd92, %rd88, %rd91;
shl.b64 %rd93, %rd92, 3;
add.s64 %rd95, %rd42, %rd93;
ld.shared.f64 %fd11, [%rd95];
st.shared.f64 [%rd20], %fd11;
bar.sync 0;
setp.gt.u32	%p11, %r57, 31;
@%p11 bra BB1_25;

add.s32 %r7, %r2, %r3;
mov.u32 %r65, %tid.y;
mad.lo.s32 %r67, %r56, %r65, %r3;
shl.b32 %r68, %r67, 5;
mov.u32 %r69, %ntid.y;
mul.lo.s32 %r70, %r69, %r56;
setp.ge.u32	%p12, %r68, %r70;
@%p12 bra BB1_19;

mul.wide.u32 %rd96, %r68, 8;
add.s64 %rd98, %rd42, %rd96;
ld.shared.f64 %fd12, [%rd98];
st.shared.f64 [%rd20], %fd12;

BB1_19:
membar.cta;
and.b32 %r8, %r7, 31;
mov.u32 %r179, 1;
setp.lt.u32	%p13, %r70, 64;
@%p13 bra BB1_23;

BB1_20:
add.s32 %r80, %r179, %r8;
setp.gt.s32	%p14, %r80, 31;
@%p14 bra BB1_22;

cvt.s64.s32	%rd99, %r179;
mul.lo.s32 %r83, %r56, %r65;
cvt.u64.u32	%rd100, %r83;
add.s64 %rd102, %rd100, %rd76;
add.s64 %rd103, %rd99, %rd102;
shl.b64 %rd104, %rd103, 3;
add.s64 %rd106, %rd42, %rd104;
ld.volatile.shared.f64 %fd13, [%rd20];
ld.volatile.shared.f64 %fd14, [%rd106];
add.f64 %fd15, %fd14, %fd13;
st.volatile.shared.f64 [%rd20], %fd15;

BB1_22:
membar.cta;
shr.u32 %r88, %r70, 5;
shl.b32 %r179, %r179, 1;
setp.lt.s32	%p15, %r179, %r88;
@%p15 bra BB1_20;

BB1_23:
mul.lo.s32 %r92, %r56, %r65;
add.s32 %r93, %r92, %r3;
and.b32 %r94, %r93, 31;
neg.s32 %r95, %r94;
cvt.s64.s32	%rd107, %r95;
cvt.u64.u32	%rd108, %r92;
add.s64 %rd110, %rd108, %rd76;
add.s64 %rd111, %rd107, %rd110;
shl.b64 %rd112, %rd111, 3;
add.s64 %rd114, %rd42, %rd112;
ld.shared.f64 %fd16, [%rd114];
st.shared.f64 [%rd20], %fd16;
neg.s32 %r96, %r65;
setp.ne.s32	%p16, %r3, %r96;
@%p16 bra BB1_25;

ld.shared.f64 %fd17, [sh];
mov.u32 %r97, %ctaid.x;
cvta.to.global.u64 %rd115, %rd37;
mul.wide.u32 %rd116, %r97, 8;
add.s64 %rd117, %rd115, %rd116;
st.global.f64 [%rd117], %fd17;

BB1_25:
neg.s32 %r11, %r183;
bar.sync 0;
mov.u32 %r180, 0;
setp.ne.s32	%p17, %r3, %r11;
@%p17 bra BB1_27;

membar.gl;
atom.global.add.u32 %r101, [%rd1], 1;
add.s32 %r180, %r101, 1;

BB1_27:
setp.eq.s32	%p18, %r180, %r33;
selp.u32	%r15, 1, 0, %p18;
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r15, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r16, 1, 0, %p2; 
}
setp.eq.s32	%p20, %r16, 0;
mov.pred %p40, -1;
@%p20 bra BB1_50;

mov.u32 %r102, 0;
st.global.u32 [%rd1], %r102;
mov.u64 %rd119, 0;
st.local.u64 [%rd74], %rd119;
mad.lo.s32 %r106, %r56, %r183, %r3;
mov.f64 %fd44, 0d0000000000000000;
setp.ge.s32	%p21, %r106, %r33;
@%p21 bra BB1_31;

mov.u32 %r108, %ntid.y;
mul.lo.s32 %r17, %r108, %r56;
cvta.to.global.u64 %rd23, %rd37;
mov.u32 %r181, %r106;

BB1_30:
mov.u32 %r19, %r181;
mul.wide.s32 %rd120, %r19, 8;
add.s64 %rd121, %rd23, %rd120;
ld.local.f64 %fd19, [%rd74];
ld.volatile.global.f64 %fd20, [%rd121];
add.f64 %fd44, %fd20, %fd19;
st.local.f64 [%rd74], %fd44;
add.s32 %r20, %r17, %r19;
setp.lt.s32	%p22, %r20, %r33;
mov.u32 %r181, %r20;
@%p22 bra BB1_30;

BB1_31:
st.shared.f64 [%rd20], %fd44;
and.b32 %r21, %r106, 31;
add.s32 %r116, %r21, 1;
setp.gt.u32	%p23, %r116, 31;
@%p23 bra BB1_33;

ld.volatile.shared.f64 %fd21, [%rd20];
ld.volatile.shared.f64 %fd22, [%rd20+8];
add.f64 %fd23, %fd22, %fd21;
st.volatile.shared.f64 [%rd20], %fd23;

BB1_33:
membar.cta;
add.s32 %r122, %r21, 2;
setp.gt.u32	%p24, %r122, 31;
@%p24 bra BB1_35;

ld.volatile.shared.f64 %fd24, [%rd20];
ld.volatile.shared.f64 %fd25, [%rd20+16];
add.f64 %fd26, %fd25, %fd24;
st.volatile.shared.f64 [%rd20], %fd26;

BB1_35:
membar.cta;
add.s32 %r128, %r21, 4;
setp.gt.u32	%p25, %r128, 31;
@%p25 bra BB1_37;

ld.volatile.shared.f64 %fd27, [%rd20];
ld.volatile.shared.f64 %fd28, [%rd20+32];
add.f64 %fd29, %fd28, %fd27;
st.volatile.shared.f64 [%rd20], %fd29;

BB1_37:
membar.cta;
add.s32 %r134, %r21, 8;
setp.gt.u32	%p26, %r134, 31;
@%p26 bra BB1_39;

ld.volatile.shared.f64 %fd30, [%rd20];
ld.volatile.shared.f64 %fd31, [%rd20+64];
add.f64 %fd32, %fd31, %fd30;
st.volatile.shared.f64 [%rd20], %fd32;

BB1_39:
membar.cta;
add.s32 %r140, %r21, 16;
setp.gt.u32	%p27, %r140, 31;
@%p27 bra BB1_41;

ld.volatile.shared.f64 %fd33, [%rd20];
ld.volatile.shared.f64 %fd34, [%rd20+128];
add.f64 %fd35, %fd34, %fd33;
st.volatile.shared.f64 [%rd20], %fd35;

BB1_41:
setp.lt.u32	%p1, %r57, 32;
membar.cta;
ld.shared.f64 %fd36, [%rd95];
st.shared.f64 [%rd20], %fd36;
bar.sync 0;
mov.pred %p40, 0;
@!%p1 bra BB1_50;
bra.uni BB1_42;

BB1_42:
mov.u32 %r149, %ntid.y;
mul.lo.s32 %r22, %r149, %r56;
shl.b32 %r153, %r106, 5;
setp.ge.u32	%p29, %r153, %r22;
@%p29 bra BB1_44;

mul.wide.u32 %rd130, %r153, 8;
add.s64 %rd132, %rd42, %rd130;
ld.shared.f64 %fd37, [%rd132];
st.shared.f64 [%rd20], %fd37;

BB1_44:
membar.cta;
shr.u32 %r23, %r22, 5;
mov.u32 %r182, 1;
setp.lt.u32	%p30, %r22, 64;
@%p30 bra BB1_48;

BB1_45:
add.s32 %r160, %r182, %r21;
setp.gt.s32	%p31, %r160, 31;
@%p31 bra BB1_47;

cvt.s64.s32	%rd133, %r182;
add.s64 %rd137, %rd133, %rd91;
shl.b64 %rd138, %rd137, 3;
add.s64 %rd140, %rd42, %rd138;
ld.volatile.shared.f64 %fd38, [%rd20];
ld.volatile.shared.f64 %fd39, [%rd140];
add.f64 %fd40, %fd39, %fd38;
st.volatile.shared.f64 [%rd20], %fd40;

BB1_47:
membar.cta;
shl.b32 %r182, %r182, 1;
setp.lt.s32	%p32, %r182, %r23;
@%p32 bra BB1_45;

BB1_48:
ld.shared.f64 %fd41, [%rd95];
st.shared.f64 [%rd20], %fd41;
@%p17 bra BB1_50;

add.s32 %r174, %r149, -1;
mul.wide.u32 %rd149, %r174, 8;
add.s64 %rd151, %rd42, %rd149;
ld.shared.f64 %fd42, [sh];
st.shared.f64 [%rd151], %fd42;

BB1_50:
@%p40 bra BB1_56;

mov.u32 %r26, %ntid.y;
setp.eq.s16	%p36, %rs2, 0;
@%p36 bra BB1_53;

cvta.to.global.u64 %rd166, %rd36;
bra.uni BB1_54;

BB1_53:
setp.eq.s64	%p37, %rd39, 0;
selp.b64	%rd152, %rd37, %rd39, %p37;
cvta.to.global.u64 %rd166, %rd152;

BB1_54:
add.s32 %r175, %r26, 2147483647;
shl.b32 %r176, %r175, 1;
cvt.u64.u32	%rd27, %r176;
setp.gt.u32	%p38, %r183, 1;
@%p38 bra BB1_56;

BB1_55:
cvt.u64.u32	%rd153, %r183;
add.s64 %rd154, %rd153, %rd27;
shl.b64 %rd155, %rd154, 2;
add.s64 %rd157, %rd42, %rd155;
ld.shared.u32 %r177, [%rd157];
mul.wide.u32 %rd158, %r183, 4;
add.s64 %rd159, %rd166, %rd158;
st.global.u32 [%rd159], %r177;
add.s32 %r183, %r183, %r26;
setp.lt.u32	%p39, %r183, 2;
@%p39 bra BB1_55;

BB1_56:
ret;
}


