vendor_name = ModelSim
source_file = 1, C:/Users/HP/Desktop/IITB-CPU/IITB_RISC_23_Pipelined_Processor/components/adder.vhd
source_file = 1, C:/Users/HP/Desktop/IITB-CPU/IITB_RISC_23_Pipelined_Processor/Testbench.vhd
source_file = 1, C:/Users/HP/Desktop/IITB-CPU/IITB_RISC_23_Pipelined_Processor/components/pipeline_reg/pipeline_reg5.vhd
source_file = 1, C:/Users/HP/Desktop/IITB-CPU/IITB_RISC_23_Pipelined_Processor/components/pipeline_reg/pipeline_reg4.vhd
source_file = 1, C:/Users/HP/Desktop/IITB-CPU/IITB_RISC_23_Pipelined_Processor/components/pipeline_reg/pipeline_reg3.vhd
source_file = 1, C:/Users/HP/Desktop/IITB-CPU/IITB_RISC_23_Pipelined_Processor/components/pipeline_reg/pipeline_reg2.vhd
source_file = 1, C:/Users/HP/Desktop/IITB-CPU/IITB_RISC_23_Pipelined_Processor/components/pipeline_reg/pipeline_reg1.vhd
source_file = 1, C:/Users/HP/Desktop/IITB-CPU/IITB_RISC_23_Pipelined_Processor/components/se10.vhd
source_file = 1, C:/Users/HP/Desktop/IITB-CPU/IITB_RISC_23_Pipelined_Processor/components/se7.vhd
source_file = 1, C:/Users/HP/Desktop/IITB-CPU/IITB_RISC_23_Pipelined_Processor/components/register_file.vhd
source_file = 1, C:/Users/HP/Desktop/IITB-CPU/IITB_RISC_23_Pipelined_Processor/components/ir_memory.vhd
source_file = 1, C:/Users/HP/Desktop/IITB-CPU/IITB_RISC_23_Pipelined_Processor/components/ir_decoder.vhd
source_file = 1, C:/Users/HP/Desktop/IITB-CPU/IITB_RISC_23_Pipelined_Processor/components/data_memory.vhd
source_file = 1, C:/Users/HP/Desktop/IITB-CPU/IITB_RISC_23_Pipelined_Processor/components/carry_zero_flag.vhd
source_file = 1, C:/Users/HP/Desktop/IITB-CPU/IITB_RISC_23_Pipelined_Processor/components/b_complement.vhd
source_file = 1, C:/Users/HP/Desktop/IITB-CPU/IITB_RISC_23_Pipelined_Processor/components/alu.vhd
source_file = 1, C:/Users/HP/Desktop/IITB-CPU/IITB_RISC_23_Pipelined_Processor/components/adderpc.vhd
source_file = 1, C:/Users/HP/Desktop/IITB-CPU/IITB_RISC_23_Pipelined_Processor/IITB_RISC23.vhd
source_file = 1, C:/Users/HP/Desktop/IITB-CPU/IITB_RISC_23_Pipelined_Processor/TRACEFILE.txt
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/HP/Desktop/IITB-CPU/IITB_RISC_23_Pipelined_Processor/db/IITB_RISC_23_Pipelined_Processor.cbx.xml
design_name = hard_block
design_name = IITB_RISC23
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, IITB_RISC23, 1
instance = comp, \output_vector[0]~output\, output_vector[0]~output, IITB_RISC23, 1
instance = comp, \output_vector[1]~output\, output_vector[1]~output, IITB_RISC23, 1
instance = comp, \output_vector[2]~output\, output_vector[2]~output, IITB_RISC23, 1
instance = comp, \output_vector[3]~output\, output_vector[3]~output, IITB_RISC23, 1
instance = comp, \output_vector[4]~output\, output_vector[4]~output, IITB_RISC23, 1
instance = comp, \output_vector[5]~output\, output_vector[5]~output, IITB_RISC23, 1
instance = comp, \output_vector[6]~output\, output_vector[6]~output, IITB_RISC23, 1
instance = comp, \output_vector[7]~output\, output_vector[7]~output, IITB_RISC23, 1
instance = comp, \output_vector[8]~output\, output_vector[8]~output, IITB_RISC23, 1
instance = comp, \output_vector[9]~output\, output_vector[9]~output, IITB_RISC23, 1
instance = comp, \output_vector[10]~output\, output_vector[10]~output, IITB_RISC23, 1
instance = comp, \output_vector[11]~output\, output_vector[11]~output, IITB_RISC23, 1
instance = comp, \output_vector[12]~output\, output_vector[12]~output, IITB_RISC23, 1
instance = comp, \output_vector[13]~output\, output_vector[13]~output, IITB_RISC23, 1
instance = comp, \output_vector[14]~output\, output_vector[14]~output, IITB_RISC23, 1
instance = comp, \output_vector[15]~output\, output_vector[15]~output, IITB_RISC23, 1
instance = comp, \input_vector[0]~input\, input_vector[0]~input, IITB_RISC23, 1
instance = comp, \input_vector[0]~inputclkctrl\, input_vector[0]~inputclkctrl, IITB_RISC23, 1
instance = comp, \inst_register_file|PC[0]~4\, inst_register_file|PC[0]~4, IITB_RISC23, 1
instance = comp, \inst_register_file|PC[0]\, inst_register_file|PC[0], IITB_RISC23, 1
instance = comp, \inst_register_file|PC[1]~5\, inst_register_file|PC[1]~5, IITB_RISC23, 1
instance = comp, \inst_register_file|PC[1]\, inst_register_file|PC[1], IITB_RISC23, 1
instance = comp, \inst_register_file|PC[2]~7\, inst_register_file|PC[2]~7, IITB_RISC23, 1
instance = comp, \inst_register_file|PC[2]\, inst_register_file|PC[2], IITB_RISC23, 1
instance = comp, \inst_register_file|PC[3]~9\, inst_register_file|PC[3]~9, IITB_RISC23, 1
instance = comp, \inst_register_file|PC[3]\, inst_register_file|PC[3], IITB_RISC23, 1
instance = comp, \inst_register_file|PC[4]~11\, inst_register_file|PC[4]~11, IITB_RISC23, 1
instance = comp, \inst_register_file|PC[4]\, inst_register_file|PC[4], IITB_RISC23, 1
instance = comp, \inst_ir_memory|ir_mem~0\, inst_ir_memory|ir_mem~0, IITB_RISC23, 1
instance = comp, \inst_ir_memory|ir_mem~1\, inst_ir_memory|ir_mem~1, IITB_RISC23, 1
instance = comp, \inst_pipeline_reg2|p2_opcode_out[2]\, inst_pipeline_reg2|p2_opcode_out[2], IITB_RISC23, 1
instance = comp, \inst_pipeline_reg3|p3_opcode_out[2]~feeder\, inst_pipeline_reg3|p3_opcode_out[2]~feeder, IITB_RISC23, 1
instance = comp, \inst_pipeline_reg3|p3_opcode_out[2]\, inst_pipeline_reg3|p3_opcode_out[2], IITB_RISC23, 1
instance = comp, \inst_pipeline_reg4|p4_opcode_out[2]~feeder\, inst_pipeline_reg4|p4_opcode_out[2]~feeder, IITB_RISC23, 1
instance = comp, \inst_pipeline_reg4|p4_opcode_out[2]\, inst_pipeline_reg4|p4_opcode_out[2], IITB_RISC23, 1
instance = comp, \inst_pipeline_reg5|p5_opcode_out[2]\, inst_pipeline_reg5|p5_opcode_out[2], IITB_RISC23, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, IITB_RISC23, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, IITB_RISC23, 1
