
ADC_PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000011c0  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001348  08001348  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08001348  08001348  00011348  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800134c  0800134c  0001134c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  20000000  08001350  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020010  2**0
                  CONTENTS
  7 .bss          0000003c  20000010  20000010  00020010  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  2000004c  2000004c  00020010  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 10 .debug_info   00005b9e  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000cd8  00000000  00000000  00025bde  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000870  00000000  00000000  000268b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000007e8  00000000  00000000  00027128  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000026a0  00000000  00000000  00027910  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002735  00000000  00000000  00029fb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0002c6e5  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000024f0  00000000  00000000  0002c764  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0002ec54  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001330 	.word	0x08001330

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	08001330 	.word	0x08001330

080001c8 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 80001d2:	2300      	movs	r3, #0
 80001d4:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 80001d6:	2300      	movs	r3, #0
 80001d8:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	685b      	ldr	r3, [r3, #4]
 80001de:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 80001e0:	68fb      	ldr	r3, [r7, #12]
 80001e2:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80001e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80001ea:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80001ec:	683b      	ldr	r3, [r7, #0]
 80001ee:	791b      	ldrb	r3, [r3, #4]
 80001f0:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 80001f2:	683b      	ldr	r3, [r7, #0]
 80001f4:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80001f6:	4313      	orrs	r3, r2
 80001f8:	68fa      	ldr	r2, [r7, #12]
 80001fa:	4313      	orrs	r3, r2
 80001fc:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	68fa      	ldr	r2, [r7, #12]
 8000202:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	689b      	ldr	r3, [r3, #8]
 8000208:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 800020a:	68fa      	ldr	r2, [r7, #12]
 800020c:	4b18      	ldr	r3, [pc, #96]	; (8000270 <ADC_Init+0xa8>)
 800020e:	4013      	ands	r3, r2
 8000210:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000212:	683b      	ldr	r3, [r7, #0]
 8000214:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000216:	683b      	ldr	r3, [r7, #0]
 8000218:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800021a:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 800021c:	683b      	ldr	r3, [r7, #0]
 800021e:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000220:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000222:	683b      	ldr	r3, [r7, #0]
 8000224:	795b      	ldrb	r3, [r3, #5]
 8000226:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000228:	4313      	orrs	r3, r2
 800022a:	68fa      	ldr	r2, [r7, #12]
 800022c:	4313      	orrs	r3, r2
 800022e:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	68fa      	ldr	r2, [r7, #12]
 8000234:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800023a:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 800023c:	68fb      	ldr	r3, [r7, #12]
 800023e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000242:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000244:	683b      	ldr	r3, [r7, #0]
 8000246:	7d1b      	ldrb	r3, [r3, #20]
 8000248:	3b01      	subs	r3, #1
 800024a:	b2da      	uxtb	r2, r3
 800024c:	7afb      	ldrb	r3, [r7, #11]
 800024e:	4313      	orrs	r3, r2
 8000250:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000252:	7afb      	ldrb	r3, [r7, #11]
 8000254:	051b      	lsls	r3, r3, #20
 8000256:	68fa      	ldr	r2, [r7, #12]
 8000258:	4313      	orrs	r3, r2
 800025a:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	68fa      	ldr	r2, [r7, #12]
 8000260:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000262:	bf00      	nop
 8000264:	3714      	adds	r7, #20
 8000266:	46bd      	mov	sp, r7
 8000268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop
 8000270:	c0fff7fd 	.word	0xc0fff7fd

08000274 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000274:	b480      	push	{r7}
 8000276:	b085      	sub	sp, #20
 8000278:	af00      	add	r7, sp, #0
 800027a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 800027c:	2300      	movs	r3, #0
 800027e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8000280:	4b0e      	ldr	r3, [pc, #56]	; (80002bc <ADC_CommonInit+0x48>)
 8000282:	685b      	ldr	r3, [r3, #4]
 8000284:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8000286:	68fa      	ldr	r2, [r7, #12]
 8000288:	4b0d      	ldr	r3, [pc, #52]	; (80002c0 <ADC_CommonInit+0x4c>)
 800028a:	4013      	ands	r3, r2
 800028c:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000296:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	689b      	ldr	r3, [r3, #8]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 800029c:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	68db      	ldr	r3, [r3, #12]
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 80002a2:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80002a4:	68fa      	ldr	r2, [r7, #12]
 80002a6:	4313      	orrs	r3, r2
 80002a8:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 80002aa:	4a04      	ldr	r2, [pc, #16]	; (80002bc <ADC_CommonInit+0x48>)
 80002ac:	68fb      	ldr	r3, [r7, #12]
 80002ae:	6053      	str	r3, [r2, #4]
}
 80002b0:	bf00      	nop
 80002b2:	3714      	adds	r7, #20
 80002b4:	46bd      	mov	sp, r7
 80002b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ba:	4770      	bx	lr
 80002bc:	40012300 	.word	0x40012300
 80002c0:	fffc30e0 	.word	0xfffc30e0

080002c4 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80002c4:	b480      	push	{r7}
 80002c6:	b083      	sub	sp, #12
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	6078      	str	r0, [r7, #4]
 80002cc:	460b      	mov	r3, r1
 80002ce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80002d0:	78fb      	ldrb	r3, [r7, #3]
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d006      	beq.n	80002e4 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	689b      	ldr	r3, [r3, #8]
 80002da:	f043 0201 	orr.w	r2, r3, #1
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 80002e2:	e005      	b.n	80002f0 <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	689b      	ldr	r3, [r3, #8]
 80002e8:	f023 0201 	bic.w	r2, r3, #1
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	609a      	str	r2, [r3, #8]
}
 80002f0:	bf00      	nop
 80002f2:	370c      	adds	r7, #12
 80002f4:	46bd      	mov	sp, r7
 80002f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fa:	4770      	bx	lr

080002fc <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 80002fc:	b480      	push	{r7}
 80002fe:	b085      	sub	sp, #20
 8000300:	af00      	add	r7, sp, #0
 8000302:	6078      	str	r0, [r7, #4]
 8000304:	4608      	mov	r0, r1
 8000306:	4611      	mov	r1, r2
 8000308:	461a      	mov	r2, r3
 800030a:	4603      	mov	r3, r0
 800030c:	70fb      	strb	r3, [r7, #3]
 800030e:	460b      	mov	r3, r1
 8000310:	70bb      	strb	r3, [r7, #2]
 8000312:	4613      	mov	r3, r2
 8000314:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000316:	2300      	movs	r3, #0
 8000318:	60fb      	str	r3, [r7, #12]
 800031a:	2300      	movs	r3, #0
 800031c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800031e:	78fb      	ldrb	r3, [r7, #3]
 8000320:	2b09      	cmp	r3, #9
 8000322:	d923      	bls.n	800036c <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	68db      	ldr	r3, [r3, #12]
 8000328:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 800032a:	78fb      	ldrb	r3, [r7, #3]
 800032c:	f1a3 020a 	sub.w	r2, r3, #10
 8000330:	4613      	mov	r3, r2
 8000332:	005b      	lsls	r3, r3, #1
 8000334:	4413      	add	r3, r2
 8000336:	2207      	movs	r2, #7
 8000338:	fa02 f303 	lsl.w	r3, r2, r3
 800033c:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 800033e:	68bb      	ldr	r3, [r7, #8]
 8000340:	43db      	mvns	r3, r3
 8000342:	68fa      	ldr	r2, [r7, #12]
 8000344:	4013      	ands	r3, r2
 8000346:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000348:	7879      	ldrb	r1, [r7, #1]
 800034a:	78fb      	ldrb	r3, [r7, #3]
 800034c:	f1a3 020a 	sub.w	r2, r3, #10
 8000350:	4613      	mov	r3, r2
 8000352:	005b      	lsls	r3, r3, #1
 8000354:	4413      	add	r3, r2
 8000356:	fa01 f303 	lsl.w	r3, r1, r3
 800035a:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800035c:	68fa      	ldr	r2, [r7, #12]
 800035e:	68bb      	ldr	r3, [r7, #8]
 8000360:	4313      	orrs	r3, r2
 8000362:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	68fa      	ldr	r2, [r7, #12]
 8000368:	60da      	str	r2, [r3, #12]
 800036a:	e01e      	b.n	80003aa <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	691b      	ldr	r3, [r3, #16]
 8000370:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8000372:	78fa      	ldrb	r2, [r7, #3]
 8000374:	4613      	mov	r3, r2
 8000376:	005b      	lsls	r3, r3, #1
 8000378:	4413      	add	r3, r2
 800037a:	2207      	movs	r2, #7
 800037c:	fa02 f303 	lsl.w	r3, r2, r3
 8000380:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000382:	68bb      	ldr	r3, [r7, #8]
 8000384:	43db      	mvns	r3, r3
 8000386:	68fa      	ldr	r2, [r7, #12]
 8000388:	4013      	ands	r3, r2
 800038a:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 800038c:	7879      	ldrb	r1, [r7, #1]
 800038e:	78fa      	ldrb	r2, [r7, #3]
 8000390:	4613      	mov	r3, r2
 8000392:	005b      	lsls	r3, r3, #1
 8000394:	4413      	add	r3, r2
 8000396:	fa01 f303 	lsl.w	r3, r1, r3
 800039a:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800039c:	68fa      	ldr	r2, [r7, #12]
 800039e:	68bb      	ldr	r3, [r7, #8]
 80003a0:	4313      	orrs	r3, r2
 80003a2:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	68fa      	ldr	r2, [r7, #12]
 80003a8:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80003aa:	78bb      	ldrb	r3, [r7, #2]
 80003ac:	2b06      	cmp	r3, #6
 80003ae:	d821      	bhi.n	80003f4 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80003b4:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 80003b6:	78bb      	ldrb	r3, [r7, #2]
 80003b8:	1e5a      	subs	r2, r3, #1
 80003ba:	4613      	mov	r3, r2
 80003bc:	009b      	lsls	r3, r3, #2
 80003be:	4413      	add	r3, r2
 80003c0:	221f      	movs	r2, #31
 80003c2:	fa02 f303 	lsl.w	r3, r2, r3
 80003c6:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80003c8:	68bb      	ldr	r3, [r7, #8]
 80003ca:	43db      	mvns	r3, r3
 80003cc:	68fa      	ldr	r2, [r7, #12]
 80003ce:	4013      	ands	r3, r2
 80003d0:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 80003d2:	78f9      	ldrb	r1, [r7, #3]
 80003d4:	78bb      	ldrb	r3, [r7, #2]
 80003d6:	1e5a      	subs	r2, r3, #1
 80003d8:	4613      	mov	r3, r2
 80003da:	009b      	lsls	r3, r3, #2
 80003dc:	4413      	add	r3, r2
 80003de:	fa01 f303 	lsl.w	r3, r1, r3
 80003e2:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80003e4:	68fa      	ldr	r2, [r7, #12]
 80003e6:	68bb      	ldr	r3, [r7, #8]
 80003e8:	4313      	orrs	r3, r2
 80003ea:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	68fa      	ldr	r2, [r7, #12]
 80003f0:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80003f2:	e047      	b.n	8000484 <ADC_RegularChannelConfig+0x188>
  else if (Rank < 13)
 80003f4:	78bb      	ldrb	r3, [r7, #2]
 80003f6:	2b0c      	cmp	r3, #12
 80003f8:	d821      	bhi.n	800043e <ADC_RegularChannelConfig+0x142>
    tmpreg1 = ADCx->SQR2;
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003fe:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 8000400:	78bb      	ldrb	r3, [r7, #2]
 8000402:	1fda      	subs	r2, r3, #7
 8000404:	4613      	mov	r3, r2
 8000406:	009b      	lsls	r3, r3, #2
 8000408:	4413      	add	r3, r2
 800040a:	221f      	movs	r2, #31
 800040c:	fa02 f303 	lsl.w	r3, r2, r3
 8000410:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8000412:	68bb      	ldr	r3, [r7, #8]
 8000414:	43db      	mvns	r3, r3
 8000416:	68fa      	ldr	r2, [r7, #12]
 8000418:	4013      	ands	r3, r2
 800041a:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 800041c:	78f9      	ldrb	r1, [r7, #3]
 800041e:	78bb      	ldrb	r3, [r7, #2]
 8000420:	1fda      	subs	r2, r3, #7
 8000422:	4613      	mov	r3, r2
 8000424:	009b      	lsls	r3, r3, #2
 8000426:	4413      	add	r3, r2
 8000428:	fa01 f303 	lsl.w	r3, r1, r3
 800042c:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 800042e:	68fa      	ldr	r2, [r7, #12]
 8000430:	68bb      	ldr	r3, [r7, #8]
 8000432:	4313      	orrs	r3, r2
 8000434:	60fb      	str	r3, [r7, #12]
    ADCx->SQR2 = tmpreg1;
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	68fa      	ldr	r2, [r7, #12]
 800043a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800043c:	e022      	b.n	8000484 <ADC_RegularChannelConfig+0x188>
    tmpreg1 = ADCx->SQR1;
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000442:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8000444:	78bb      	ldrb	r3, [r7, #2]
 8000446:	f1a3 020d 	sub.w	r2, r3, #13
 800044a:	4613      	mov	r3, r2
 800044c:	009b      	lsls	r3, r3, #2
 800044e:	4413      	add	r3, r2
 8000450:	221f      	movs	r2, #31
 8000452:	fa02 f303 	lsl.w	r3, r2, r3
 8000456:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8000458:	68bb      	ldr	r3, [r7, #8]
 800045a:	43db      	mvns	r3, r3
 800045c:	68fa      	ldr	r2, [r7, #12]
 800045e:	4013      	ands	r3, r2
 8000460:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8000462:	78f9      	ldrb	r1, [r7, #3]
 8000464:	78bb      	ldrb	r3, [r7, #2]
 8000466:	f1a3 020d 	sub.w	r2, r3, #13
 800046a:	4613      	mov	r3, r2
 800046c:	009b      	lsls	r3, r3, #2
 800046e:	4413      	add	r3, r2
 8000470:	fa01 f303 	lsl.w	r3, r1, r3
 8000474:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 8000476:	68fa      	ldr	r2, [r7, #12]
 8000478:	68bb      	ldr	r3, [r7, #8]
 800047a:	4313      	orrs	r3, r2
 800047c:	60fb      	str	r3, [r7, #12]
    ADCx->SQR1 = tmpreg1;
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	68fa      	ldr	r2, [r7, #12]
 8000482:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000484:	bf00      	nop
 8000486:	3714      	adds	r7, #20
 8000488:	46bd      	mov	sp, r7
 800048a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800048e:	4770      	bx	lr

08000490 <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 8000490:	b480      	push	{r7}
 8000492:	b083      	sub	sp, #12
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	689b      	ldr	r3, [r3, #8]
 800049c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	609a      	str	r2, [r3, #8]
}
 80004a4:	bf00      	nop
 80004a6:	370c      	adds	r7, #12
 80004a8:	46bd      	mov	sp, r7
 80004aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ae:	4770      	bx	lr

080004b0 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 80004b0:	b480      	push	{r7}
 80004b2:	b083      	sub	sp, #12
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004bc:	b29b      	uxth	r3, r3
}
 80004be:	4618      	mov	r0, r3
 80004c0:	370c      	adds	r7, #12
 80004c2:	46bd      	mov	sp, r7
 80004c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c8:	4770      	bx	lr

080004ca <ADC_GetFlagStatus>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                                                 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 80004ca:	b480      	push	{r7}
 80004cc:	b085      	sub	sp, #20
 80004ce:	af00      	add	r7, sp, #0
 80004d0:	6078      	str	r0, [r7, #4]
 80004d2:	460b      	mov	r3, r1
 80004d4:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 80004d6:	2300      	movs	r3, #0
 80004d8:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	681a      	ldr	r2, [r3, #0]
 80004de:	78fb      	ldrb	r3, [r7, #3]
 80004e0:	4013      	ands	r3, r2
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d002      	beq.n	80004ec <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 80004e6:	2301      	movs	r3, #1
 80004e8:	73fb      	strb	r3, [r7, #15]
 80004ea:	e001      	b.n	80004f0 <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 80004ec:	2300      	movs	r3, #0
 80004ee:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 80004f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80004f2:	4618      	mov	r0, r3
 80004f4:	3714      	adds	r7, #20
 80004f6:	46bd      	mov	sp, r7
 80004f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fc:	4770      	bx	lr
	...

08000500 <FLASH_SetLatency>:
  *          For STM32F40xx/41xx and STM32F427x/437x devices this parameter can be   
  *          a value between FLASH_Latency_0 and FLASH_Latency_7.   
  * @retval None
  */
void FLASH_SetLatency(uint32_t FLASH_Latency)
{
 8000500:	b480      	push	{r7}
 8000502:	b083      	sub	sp, #12
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Perform Byte access to FLASH_ACR[8:0] to set the Latency value */
  *(__IO uint8_t *)ACR_BYTE0_ADDRESS = (uint8_t)FLASH_Latency;
 8000508:	4b04      	ldr	r3, [pc, #16]	; (800051c <FLASH_SetLatency+0x1c>)
 800050a:	687a      	ldr	r2, [r7, #4]
 800050c:	b2d2      	uxtb	r2, r2
 800050e:	701a      	strb	r2, [r3, #0]
}
 8000510:	bf00      	nop
 8000512:	370c      	adds	r7, #12
 8000514:	46bd      	mov	sp, r7
 8000516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051a:	4770      	bx	lr
 800051c:	40023c00 	.word	0x40023c00

08000520 <FLASH_PrefetchBufferCmd>:
  * @param  NewState: new state of the Prefetch Buffer.
  *          This parameter  can be: ENABLE or DISABLE.
  * @retval None
  */
void FLASH_PrefetchBufferCmd(FunctionalState NewState)
{
 8000520:	b480      	push	{r7}
 8000522:	b083      	sub	sp, #12
 8000524:	af00      	add	r7, sp, #0
 8000526:	4603      	mov	r3, r0
 8000528:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  /* Enable or disable the Prefetch Buffer */
  if(NewState != DISABLE)
 800052a:	79fb      	ldrb	r3, [r7, #7]
 800052c:	2b00      	cmp	r3, #0
 800052e:	d006      	beq.n	800053e <FLASH_PrefetchBufferCmd+0x1e>
  {
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 8000530:	4a09      	ldr	r2, [pc, #36]	; (8000558 <FLASH_PrefetchBufferCmd+0x38>)
 8000532:	4b09      	ldr	r3, [pc, #36]	; (8000558 <FLASH_PrefetchBufferCmd+0x38>)
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800053a:	6013      	str	r3, [r2, #0]
  }
  else
  {
    FLASH->ACR &= (~FLASH_ACR_PRFTEN);
  }
}
 800053c:	e005      	b.n	800054a <FLASH_PrefetchBufferCmd+0x2a>
    FLASH->ACR &= (~FLASH_ACR_PRFTEN);
 800053e:	4a06      	ldr	r2, [pc, #24]	; (8000558 <FLASH_PrefetchBufferCmd+0x38>)
 8000540:	4b05      	ldr	r3, [pc, #20]	; (8000558 <FLASH_PrefetchBufferCmd+0x38>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000548:	6013      	str	r3, [r2, #0]
}
 800054a:	bf00      	nop
 800054c:	370c      	adds	r7, #12
 800054e:	46bd      	mov	sp, r7
 8000550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000554:	4770      	bx	lr
 8000556:	bf00      	nop
 8000558:	40023c00 	.word	0x40023c00

0800055c <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800055c:	b480      	push	{r7}
 800055e:	b087      	sub	sp, #28
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
 8000564:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000566:	2300      	movs	r3, #0
 8000568:	617b      	str	r3, [r7, #20]
 800056a:	2300      	movs	r3, #0
 800056c:	613b      	str	r3, [r7, #16]
 800056e:	2300      	movs	r3, #0
 8000570:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000572:	2300      	movs	r3, #0
 8000574:	617b      	str	r3, [r7, #20]
 8000576:	e076      	b.n	8000666 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000578:	2201      	movs	r2, #1
 800057a:	697b      	ldr	r3, [r7, #20]
 800057c:	fa02 f303 	lsl.w	r3, r2, r3
 8000580:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000582:	683b      	ldr	r3, [r7, #0]
 8000584:	681a      	ldr	r2, [r3, #0]
 8000586:	693b      	ldr	r3, [r7, #16]
 8000588:	4013      	ands	r3, r2
 800058a:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 800058c:	68fa      	ldr	r2, [r7, #12]
 800058e:	693b      	ldr	r3, [r7, #16]
 8000590:	429a      	cmp	r2, r3
 8000592:	d165      	bne.n	8000660 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	681a      	ldr	r2, [r3, #0]
 8000598:	697b      	ldr	r3, [r7, #20]
 800059a:	005b      	lsls	r3, r3, #1
 800059c:	2103      	movs	r1, #3
 800059e:	fa01 f303 	lsl.w	r3, r1, r3
 80005a2:	43db      	mvns	r3, r3
 80005a4:	401a      	ands	r2, r3
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	681a      	ldr	r2, [r3, #0]
 80005ae:	683b      	ldr	r3, [r7, #0]
 80005b0:	791b      	ldrb	r3, [r3, #4]
 80005b2:	4619      	mov	r1, r3
 80005b4:	697b      	ldr	r3, [r7, #20]
 80005b6:	005b      	lsls	r3, r3, #1
 80005b8:	fa01 f303 	lsl.w	r3, r1, r3
 80005bc:	431a      	orrs	r2, r3
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80005c2:	683b      	ldr	r3, [r7, #0]
 80005c4:	791b      	ldrb	r3, [r3, #4]
 80005c6:	2b01      	cmp	r3, #1
 80005c8:	d003      	beq.n	80005d2 <GPIO_Init+0x76>
 80005ca:	683b      	ldr	r3, [r7, #0]
 80005cc:	791b      	ldrb	r3, [r3, #4]
 80005ce:	2b02      	cmp	r3, #2
 80005d0:	d12e      	bne.n	8000630 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	689a      	ldr	r2, [r3, #8]
 80005d6:	697b      	ldr	r3, [r7, #20]
 80005d8:	005b      	lsls	r3, r3, #1
 80005da:	2103      	movs	r1, #3
 80005dc:	fa01 f303 	lsl.w	r3, r1, r3
 80005e0:	43db      	mvns	r3, r3
 80005e2:	401a      	ands	r2, r3
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	689a      	ldr	r2, [r3, #8]
 80005ec:	683b      	ldr	r3, [r7, #0]
 80005ee:	795b      	ldrb	r3, [r3, #5]
 80005f0:	4619      	mov	r1, r3
 80005f2:	697b      	ldr	r3, [r7, #20]
 80005f4:	005b      	lsls	r3, r3, #1
 80005f6:	fa01 f303 	lsl.w	r3, r1, r3
 80005fa:	431a      	orrs	r2, r3
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	685a      	ldr	r2, [r3, #4]
 8000604:	697b      	ldr	r3, [r7, #20]
 8000606:	b29b      	uxth	r3, r3
 8000608:	4619      	mov	r1, r3
 800060a:	2301      	movs	r3, #1
 800060c:	408b      	lsls	r3, r1
 800060e:	43db      	mvns	r3, r3
 8000610:	401a      	ands	r2, r3
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	685b      	ldr	r3, [r3, #4]
 800061a:	683a      	ldr	r2, [r7, #0]
 800061c:	7992      	ldrb	r2, [r2, #6]
 800061e:	4611      	mov	r1, r2
 8000620:	697a      	ldr	r2, [r7, #20]
 8000622:	b292      	uxth	r2, r2
 8000624:	fa01 f202 	lsl.w	r2, r1, r2
 8000628:	b292      	uxth	r2, r2
 800062a:	431a      	orrs	r2, r3
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	68da      	ldr	r2, [r3, #12]
 8000634:	697b      	ldr	r3, [r7, #20]
 8000636:	b29b      	uxth	r3, r3
 8000638:	005b      	lsls	r3, r3, #1
 800063a:	2103      	movs	r1, #3
 800063c:	fa01 f303 	lsl.w	r3, r1, r3
 8000640:	43db      	mvns	r3, r3
 8000642:	401a      	ands	r2, r3
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	68da      	ldr	r2, [r3, #12]
 800064c:	683b      	ldr	r3, [r7, #0]
 800064e:	79db      	ldrb	r3, [r3, #7]
 8000650:	4619      	mov	r1, r3
 8000652:	697b      	ldr	r3, [r7, #20]
 8000654:	005b      	lsls	r3, r3, #1
 8000656:	fa01 f303 	lsl.w	r3, r1, r3
 800065a:	431a      	orrs	r2, r3
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000660:	697b      	ldr	r3, [r7, #20]
 8000662:	3301      	adds	r3, #1
 8000664:	617b      	str	r3, [r7, #20]
 8000666:	697b      	ldr	r3, [r7, #20]
 8000668:	2b0f      	cmp	r3, #15
 800066a:	d985      	bls.n	8000578 <GPIO_Init+0x1c>
    }
  }
}
 800066c:	bf00      	nop
 800066e:	371c      	adds	r7, #28
 8000670:	46bd      	mov	sp, r7
 8000672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000676:	4770      	bx	lr

08000678 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000678:	b480      	push	{r7}
 800067a:	b085      	sub	sp, #20
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
 8000680:	460b      	mov	r3, r1
 8000682:	807b      	strh	r3, [r7, #2]
 8000684:	4613      	mov	r3, r2
 8000686:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000688:	2300      	movs	r3, #0
 800068a:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 800068c:	2300      	movs	r3, #0
 800068e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000690:	787a      	ldrb	r2, [r7, #1]
 8000692:	887b      	ldrh	r3, [r7, #2]
 8000694:	f003 0307 	and.w	r3, r3, #7
 8000698:	009b      	lsls	r3, r3, #2
 800069a:	fa02 f303 	lsl.w	r3, r2, r3
 800069e:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80006a0:	887b      	ldrh	r3, [r7, #2]
 80006a2:	08db      	lsrs	r3, r3, #3
 80006a4:	b29b      	uxth	r3, r3
 80006a6:	4618      	mov	r0, r3
 80006a8:	887b      	ldrh	r3, [r7, #2]
 80006aa:	08db      	lsrs	r3, r3, #3
 80006ac:	b29b      	uxth	r3, r3
 80006ae:	461a      	mov	r2, r3
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	3208      	adds	r2, #8
 80006b4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80006b8:	887b      	ldrh	r3, [r7, #2]
 80006ba:	f003 0307 	and.w	r3, r3, #7
 80006be:	009b      	lsls	r3, r3, #2
 80006c0:	210f      	movs	r1, #15
 80006c2:	fa01 f303 	lsl.w	r3, r1, r3
 80006c6:	43db      	mvns	r3, r3
 80006c8:	ea02 0103 	and.w	r1, r2, r3
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	f100 0208 	add.w	r2, r0, #8
 80006d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80006d6:	887b      	ldrh	r3, [r7, #2]
 80006d8:	08db      	lsrs	r3, r3, #3
 80006da:	b29b      	uxth	r3, r3
 80006dc:	461a      	mov	r2, r3
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	3208      	adds	r2, #8
 80006e2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80006e6:	68fb      	ldr	r3, [r7, #12]
 80006e8:	4313      	orrs	r3, r2
 80006ea:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80006ec:	887b      	ldrh	r3, [r7, #2]
 80006ee:	08db      	lsrs	r3, r3, #3
 80006f0:	b29b      	uxth	r3, r3
 80006f2:	461a      	mov	r2, r3
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	3208      	adds	r2, #8
 80006f8:	68b9      	ldr	r1, [r7, #8]
 80006fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80006fe:	bf00      	nop
 8000700:	3714      	adds	r7, #20
 8000702:	46bd      	mov	sp, r7
 8000704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000708:	4770      	bx	lr
	...

0800070c <RCC_HSEConfig>:
  *            @arg RCC_HSE_ON: turn ON the HSE oscillator
  *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint8_t RCC_HSE)
{
 800070c:	b480      	push	{r7}
 800070e:	b083      	sub	sp, #12
 8000710:	af00      	add	r7, sp, #0
 8000712:	4603      	mov	r3, r0
 8000714:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 8000716:	4b06      	ldr	r3, [pc, #24]	; (8000730 <RCC_HSEConfig+0x24>)
 8000718:	2200      	movs	r2, #0
 800071a:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 800071c:	4a04      	ldr	r2, [pc, #16]	; (8000730 <RCC_HSEConfig+0x24>)
 800071e:	79fb      	ldrb	r3, [r7, #7]
 8000720:	7013      	strb	r3, [r2, #0]
}
 8000722:	bf00      	nop
 8000724:	370c      	adds	r7, #12
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	40023802 	.word	0x40023802

08000734 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
  __IO uint32_t startupcounter = 0;
 800073a:	2300      	movs	r3, #0
 800073c:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
 800073e:	2300      	movs	r3, #0
 8000740:	71fb      	strb	r3, [r7, #7]
  FlagStatus hsestatus = RESET;
 8000742:	2300      	movs	r3, #0
 8000744:	71bb      	strb	r3, [r7, #6]
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 8000746:	2031      	movs	r0, #49	; 0x31
 8000748:	f000 f9d6 	bl	8000af8 <RCC_GetFlagStatus>
 800074c:	4603      	mov	r3, r0
 800074e:	71bb      	strb	r3, [r7, #6]
    startupcounter++;
 8000750:	683b      	ldr	r3, [r7, #0]
 8000752:	3301      	adds	r3, #1
 8000754:	603b      	str	r3, [r7, #0]
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 8000756:	683b      	ldr	r3, [r7, #0]
 8000758:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800075c:	d002      	beq.n	8000764 <RCC_WaitForHSEStartUp+0x30>
 800075e:	79bb      	ldrb	r3, [r7, #6]
 8000760:	2b00      	cmp	r3, #0
 8000762:	d0f0      	beq.n	8000746 <RCC_WaitForHSEStartUp+0x12>

  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8000764:	2031      	movs	r0, #49	; 0x31
 8000766:	f000 f9c7 	bl	8000af8 <RCC_GetFlagStatus>
 800076a:	4603      	mov	r3, r0
 800076c:	2b00      	cmp	r3, #0
 800076e:	d002      	beq.n	8000776 <RCC_WaitForHSEStartUp+0x42>
  {
    status = SUCCESS;
 8000770:	2301      	movs	r3, #1
 8000772:	71fb      	strb	r3, [r7, #7]
 8000774:	e001      	b.n	800077a <RCC_WaitForHSEStartUp+0x46>
  }
  else
  {
    status = ERROR;
 8000776:	2300      	movs	r3, #0
 8000778:	71fb      	strb	r3, [r7, #7]
  }
  return (status);
 800077a:	79fb      	ldrb	r3, [r7, #7]
}
 800077c:	4618      	mov	r0, r3
 800077e:	3708      	adds	r7, #8
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}

08000784 <RCC_PLLConfig>:
  *         correctly.
  *   
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)
{
 8000784:	b480      	push	{r7}
 8000786:	b085      	sub	sp, #20
 8000788:	af00      	add	r7, sp, #0
 800078a:	60f8      	str	r0, [r7, #12]
 800078c:	60b9      	str	r1, [r7, #8]
 800078e:	607a      	str	r2, [r7, #4]
 8000790:	603b      	str	r3, [r7, #0]
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 8000792:	490b      	ldr	r1, [pc, #44]	; (80007c0 <RCC_PLLConfig+0x3c>)
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	019a      	lsls	r2, r3, #6
 8000798:	68bb      	ldr	r3, [r7, #8]
 800079a:	431a      	orrs	r2, r3
 800079c:	683b      	ldr	r3, [r7, #0]
 800079e:	085b      	lsrs	r3, r3, #1
 80007a0:	3b01      	subs	r3, #1
 80007a2:	041b      	lsls	r3, r3, #16
 80007a4:	431a      	orrs	r2, r3
 80007a6:	68fb      	ldr	r3, [r7, #12]
 80007a8:	431a      	orrs	r2, r3
                 (PLLQ << 24);
 80007aa:	69bb      	ldr	r3, [r7, #24]
 80007ac:	061b      	lsls	r3, r3, #24
  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 80007ae:	4313      	orrs	r3, r2
 80007b0:	604b      	str	r3, [r1, #4]
}
 80007b2:	bf00      	nop
 80007b4:	3714      	adds	r7, #20
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	40023800 	.word	0x40023800

080007c4 <RCC_PLLCmd>:
  * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
  * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
 80007c4:	b480      	push	{r7}
 80007c6:	b083      	sub	sp, #12
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	4603      	mov	r3, r0
 80007cc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 80007ce:	4a04      	ldr	r2, [pc, #16]	; (80007e0 <RCC_PLLCmd+0x1c>)
 80007d0:	79fb      	ldrb	r3, [r7, #7]
 80007d2:	6013      	str	r3, [r2, #0]
}
 80007d4:	bf00      	nop
 80007d6:	370c      	adds	r7, #12
 80007d8:	46bd      	mov	sp, r7
 80007da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007de:	4770      	bx	lr
 80007e0:	42470060 	.word	0x42470060

080007e4 <RCC_SYSCLKConfig>:
  *            @arg RCC_SYSCLKSource_HSE:    HSE selected as system clock source
  *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 80007e4:	b480      	push	{r7}
 80007e6:	b085      	sub	sp, #20
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80007ec:	2300      	movs	r3, #0
 80007ee:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 80007f0:	4b09      	ldr	r3, [pc, #36]	; (8000818 <RCC_SYSCLKConfig+0x34>)
 80007f2:	689b      	ldr	r3, [r3, #8]
 80007f4:	60fb      	str	r3, [r7, #12]

  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 80007f6:	68fb      	ldr	r3, [r7, #12]
 80007f8:	f023 0303 	bic.w	r3, r3, #3
 80007fc:	60fb      	str	r3, [r7, #12]

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 80007fe:	68fa      	ldr	r2, [r7, #12]
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	4313      	orrs	r3, r2
 8000804:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000806:	4a04      	ldr	r2, [pc, #16]	; (8000818 <RCC_SYSCLKConfig+0x34>)
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	6093      	str	r3, [r2, #8]
}
 800080c:	bf00      	nop
 800080e:	3714      	adds	r7, #20
 8000810:	46bd      	mov	sp, r7
 8000812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000816:	4770      	bx	lr
 8000818:	40023800 	.word	0x40023800

0800081c <RCC_GetSYSCLKSource>:
  *              - 0x00: HSI used as system clock
  *              - 0x04: HSE used as system clock
  *              - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
 800081c:	b480      	push	{r7}
 800081e:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 8000820:	4b05      	ldr	r3, [pc, #20]	; (8000838 <RCC_GetSYSCLKSource+0x1c>)
 8000822:	689b      	ldr	r3, [r3, #8]
 8000824:	b2db      	uxtb	r3, r3
 8000826:	f003 030c 	and.w	r3, r3, #12
 800082a:	b2db      	uxtb	r3, r3
}
 800082c:	4618      	mov	r0, r3
 800082e:	46bd      	mov	sp, r7
 8000830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000834:	4770      	bx	lr
 8000836:	bf00      	nop
 8000838:	40023800 	.word	0x40023800

0800083c <RCC_HCLKConfig>:
  *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 800083c:	b480      	push	{r7}
 800083e:	b085      	sub	sp, #20
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8000844:	2300      	movs	r3, #0
 8000846:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8000848:	4b09      	ldr	r3, [pc, #36]	; (8000870 <RCC_HCLKConfig+0x34>)
 800084a:	689b      	ldr	r3, [r3, #8]
 800084c:	60fb      	str	r3, [r7, #12]

  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 800084e:	68fb      	ldr	r3, [r7, #12]
 8000850:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000854:	60fb      	str	r3, [r7, #12]

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8000856:	68fa      	ldr	r2, [r7, #12]
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	4313      	orrs	r3, r2
 800085c:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800085e:	4a04      	ldr	r2, [pc, #16]	; (8000870 <RCC_HCLKConfig+0x34>)
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	6093      	str	r3, [r2, #8]
}
 8000864:	bf00      	nop
 8000866:	3714      	adds	r7, #20
 8000868:	46bd      	mov	sp, r7
 800086a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086e:	4770      	bx	lr
 8000870:	40023800 	.word	0x40023800

08000874 <RCC_PCLK1Config>:
  *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8
  *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 8000874:	b480      	push	{r7}
 8000876:	b085      	sub	sp, #20
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800087c:	2300      	movs	r3, #0
 800087e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8000880:	4b09      	ldr	r3, [pc, #36]	; (80008a8 <RCC_PCLK1Config+0x34>)
 8000882:	689b      	ldr	r3, [r3, #8]
 8000884:	60fb      	str	r3, [r7, #12]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE1;
 8000886:	68fb      	ldr	r3, [r7, #12]
 8000888:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 800088c:	60fb      	str	r3, [r7, #12]

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 800088e:	68fa      	ldr	r2, [r7, #12]
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	4313      	orrs	r3, r2
 8000894:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000896:	4a04      	ldr	r2, [pc, #16]	; (80008a8 <RCC_PCLK1Config+0x34>)
 8000898:	68fb      	ldr	r3, [r7, #12]
 800089a:	6093      	str	r3, [r2, #8]
}
 800089c:	bf00      	nop
 800089e:	3714      	adds	r7, #20
 80008a0:	46bd      	mov	sp, r7
 80008a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a6:	4770      	bx	lr
 80008a8:	40023800 	.word	0x40023800

080008ac <RCC_PCLK2Config>:
  *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8
  *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b085      	sub	sp, #20
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80008b4:	2300      	movs	r3, #0
 80008b6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 80008b8:	4b0a      	ldr	r3, [pc, #40]	; (80008e4 <RCC_PCLK2Config+0x38>)
 80008ba:	689b      	ldr	r3, [r3, #8]
 80008bc:	60fb      	str	r3, [r7, #12]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE2;
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80008c4:	60fb      	str	r3, [r7, #12]

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	00db      	lsls	r3, r3, #3
 80008ca:	68fa      	ldr	r2, [r7, #12]
 80008cc:	4313      	orrs	r3, r2
 80008ce:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80008d0:	4a04      	ldr	r2, [pc, #16]	; (80008e4 <RCC_PCLK2Config+0x38>)
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	6093      	str	r3, [r2, #8]
}
 80008d6:	bf00      	nop
 80008d8:	3714      	adds	r7, #20
 80008da:	46bd      	mov	sp, r7
 80008dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e0:	4770      	bx	lr
 80008e2:	bf00      	nop
 80008e4:	40023800 	.word	0x40023800

080008e8 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80008e8:	b480      	push	{r7}
 80008ea:	b089      	sub	sp, #36	; 0x24
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80008f0:	2300      	movs	r3, #0
 80008f2:	61bb      	str	r3, [r7, #24]
 80008f4:	2300      	movs	r3, #0
 80008f6:	617b      	str	r3, [r7, #20]
 80008f8:	2300      	movs	r3, #0
 80008fa:	61fb      	str	r3, [r7, #28]
 80008fc:	2302      	movs	r3, #2
 80008fe:	613b      	str	r3, [r7, #16]
 8000900:	2300      	movs	r3, #0
 8000902:	60fb      	str	r3, [r7, #12]
 8000904:	2302      	movs	r3, #2
 8000906:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000908:	4b47      	ldr	r3, [pc, #284]	; (8000a28 <RCC_GetClocksFreq+0x140>)
 800090a:	689b      	ldr	r3, [r3, #8]
 800090c:	f003 030c 	and.w	r3, r3, #12
 8000910:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8000912:	69bb      	ldr	r3, [r7, #24]
 8000914:	2b04      	cmp	r3, #4
 8000916:	d007      	beq.n	8000928 <RCC_GetClocksFreq+0x40>
 8000918:	2b08      	cmp	r3, #8
 800091a:	d009      	beq.n	8000930 <RCC_GetClocksFreq+0x48>
 800091c:	2b00      	cmp	r3, #0
 800091e:	d13d      	bne.n	800099c <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	4a42      	ldr	r2, [pc, #264]	; (8000a2c <RCC_GetClocksFreq+0x144>)
 8000924:	601a      	str	r2, [r3, #0]
      break;
 8000926:	e03d      	b.n	80009a4 <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	4a41      	ldr	r2, [pc, #260]	; (8000a30 <RCC_GetClocksFreq+0x148>)
 800092c:	601a      	str	r2, [r3, #0]
      break;
 800092e:	e039      	b.n	80009a4 <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000930:	4b3d      	ldr	r3, [pc, #244]	; (8000a28 <RCC_GetClocksFreq+0x140>)
 8000932:	685b      	ldr	r3, [r3, #4]
 8000934:	0d9b      	lsrs	r3, r3, #22
 8000936:	f003 0301 	and.w	r3, r3, #1
 800093a:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800093c:	4b3a      	ldr	r3, [pc, #232]	; (8000a28 <RCC_GetClocksFreq+0x140>)
 800093e:	685b      	ldr	r3, [r3, #4]
 8000940:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000944:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d00c      	beq.n	8000966 <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800094c:	4a38      	ldr	r2, [pc, #224]	; (8000a30 <RCC_GetClocksFreq+0x148>)
 800094e:	68bb      	ldr	r3, [r7, #8]
 8000950:	fbb2 f3f3 	udiv	r3, r2, r3
 8000954:	4a34      	ldr	r2, [pc, #208]	; (8000a28 <RCC_GetClocksFreq+0x140>)
 8000956:	6852      	ldr	r2, [r2, #4]
 8000958:	0992      	lsrs	r2, r2, #6
 800095a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800095e:	fb02 f303 	mul.w	r3, r2, r3
 8000962:	61fb      	str	r3, [r7, #28]
 8000964:	e00b      	b.n	800097e <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000966:	4a31      	ldr	r2, [pc, #196]	; (8000a2c <RCC_GetClocksFreq+0x144>)
 8000968:	68bb      	ldr	r3, [r7, #8]
 800096a:	fbb2 f3f3 	udiv	r3, r2, r3
 800096e:	4a2e      	ldr	r2, [pc, #184]	; (8000a28 <RCC_GetClocksFreq+0x140>)
 8000970:	6852      	ldr	r2, [r2, #4]
 8000972:	0992      	lsrs	r2, r2, #6
 8000974:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000978:	fb02 f303 	mul.w	r3, r2, r3
 800097c:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800097e:	4b2a      	ldr	r3, [pc, #168]	; (8000a28 <RCC_GetClocksFreq+0x140>)
 8000980:	685b      	ldr	r3, [r3, #4]
 8000982:	0c1b      	lsrs	r3, r3, #16
 8000984:	f003 0303 	and.w	r3, r3, #3
 8000988:	3301      	adds	r3, #1
 800098a:	005b      	lsls	r3, r3, #1
 800098c:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 800098e:	69fa      	ldr	r2, [r7, #28]
 8000990:	693b      	ldr	r3, [r7, #16]
 8000992:	fbb2 f2f3 	udiv	r2, r2, r3
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	601a      	str	r2, [r3, #0]
      break;
 800099a:	e003      	b.n	80009a4 <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	4a23      	ldr	r2, [pc, #140]	; (8000a2c <RCC_GetClocksFreq+0x144>)
 80009a0:	601a      	str	r2, [r3, #0]
      break;
 80009a2:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80009a4:	4b20      	ldr	r3, [pc, #128]	; (8000a28 <RCC_GetClocksFreq+0x140>)
 80009a6:	689b      	ldr	r3, [r3, #8]
 80009a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80009ac:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 80009ae:	69bb      	ldr	r3, [r7, #24]
 80009b0:	091b      	lsrs	r3, r3, #4
 80009b2:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80009b4:	4a1f      	ldr	r2, [pc, #124]	; (8000a34 <RCC_GetClocksFreq+0x14c>)
 80009b6:	69bb      	ldr	r3, [r7, #24]
 80009b8:	4413      	add	r3, r2
 80009ba:	781b      	ldrb	r3, [r3, #0]
 80009bc:	b2db      	uxtb	r3, r3
 80009be:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	681a      	ldr	r2, [r3, #0]
 80009c4:	697b      	ldr	r3, [r7, #20]
 80009c6:	40da      	lsrs	r2, r3
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80009cc:	4b16      	ldr	r3, [pc, #88]	; (8000a28 <RCC_GetClocksFreq+0x140>)
 80009ce:	689b      	ldr	r3, [r3, #8]
 80009d0:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80009d4:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 80009d6:	69bb      	ldr	r3, [r7, #24]
 80009d8:	0a9b      	lsrs	r3, r3, #10
 80009da:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80009dc:	4a15      	ldr	r2, [pc, #84]	; (8000a34 <RCC_GetClocksFreq+0x14c>)
 80009de:	69bb      	ldr	r3, [r7, #24]
 80009e0:	4413      	add	r3, r2
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	b2db      	uxtb	r3, r3
 80009e6:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	685a      	ldr	r2, [r3, #4]
 80009ec:	697b      	ldr	r3, [r7, #20]
 80009ee:	40da      	lsrs	r2, r3
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80009f4:	4b0c      	ldr	r3, [pc, #48]	; (8000a28 <RCC_GetClocksFreq+0x140>)
 80009f6:	689b      	ldr	r3, [r3, #8]
 80009f8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80009fc:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 80009fe:	69bb      	ldr	r3, [r7, #24]
 8000a00:	0b5b      	lsrs	r3, r3, #13
 8000a02:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000a04:	4a0b      	ldr	r2, [pc, #44]	; (8000a34 <RCC_GetClocksFreq+0x14c>)
 8000a06:	69bb      	ldr	r3, [r7, #24]
 8000a08:	4413      	add	r3, r2
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	b2db      	uxtb	r3, r3
 8000a0e:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	685a      	ldr	r2, [r3, #4]
 8000a14:	697b      	ldr	r3, [r7, #20]
 8000a16:	40da      	lsrs	r2, r3
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	60da      	str	r2, [r3, #12]
}
 8000a1c:	bf00      	nop
 8000a1e:	3724      	adds	r7, #36	; 0x24
 8000a20:	46bd      	mov	sp, r7
 8000a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a26:	4770      	bx	lr
 8000a28:	40023800 	.word	0x40023800
 8000a2c:	00f42400 	.word	0x00f42400
 8000a30:	017d7840 	.word	0x017d7840
 8000a34:	20000000 	.word	0x20000000

08000a38 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	b083      	sub	sp, #12
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
 8000a40:	460b      	mov	r3, r1
 8000a42:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000a44:	78fb      	ldrb	r3, [r7, #3]
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d006      	beq.n	8000a58 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000a4a:	490a      	ldr	r1, [pc, #40]	; (8000a74 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000a4c:	4b09      	ldr	r3, [pc, #36]	; (8000a74 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000a4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	4313      	orrs	r3, r2
 8000a54:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000a56:	e006      	b.n	8000a66 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000a58:	4906      	ldr	r1, [pc, #24]	; (8000a74 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000a5a:	4b06      	ldr	r3, [pc, #24]	; (8000a74 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000a5c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	43db      	mvns	r3, r3
 8000a62:	4013      	ands	r3, r2
 8000a64:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000a66:	bf00      	nop
 8000a68:	370c      	adds	r7, #12
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr
 8000a72:	bf00      	nop
 8000a74:	40023800 	.word	0x40023800

08000a78 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
 8000a80:	460b      	mov	r3, r1
 8000a82:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000a84:	78fb      	ldrb	r3, [r7, #3]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d006      	beq.n	8000a98 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000a8a:	490a      	ldr	r1, [pc, #40]	; (8000ab4 <RCC_APB1PeriphClockCmd+0x3c>)
 8000a8c:	4b09      	ldr	r3, [pc, #36]	; (8000ab4 <RCC_APB1PeriphClockCmd+0x3c>)
 8000a8e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	4313      	orrs	r3, r2
 8000a94:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000a96:	e006      	b.n	8000aa6 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000a98:	4906      	ldr	r1, [pc, #24]	; (8000ab4 <RCC_APB1PeriphClockCmd+0x3c>)
 8000a9a:	4b06      	ldr	r3, [pc, #24]	; (8000ab4 <RCC_APB1PeriphClockCmd+0x3c>)
 8000a9c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	43db      	mvns	r3, r3
 8000aa2:	4013      	ands	r3, r2
 8000aa4:	640b      	str	r3, [r1, #64]	; 0x40
}
 8000aa6:	bf00      	nop
 8000aa8:	370c      	adds	r7, #12
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr
 8000ab2:	bf00      	nop
 8000ab4:	40023800 	.word	0x40023800

08000ab8 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	b083      	sub	sp, #12
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
 8000ac0:	460b      	mov	r3, r1
 8000ac2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000ac4:	78fb      	ldrb	r3, [r7, #3]
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d006      	beq.n	8000ad8 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000aca:	490a      	ldr	r1, [pc, #40]	; (8000af4 <RCC_APB2PeriphClockCmd+0x3c>)
 8000acc:	4b09      	ldr	r3, [pc, #36]	; (8000af4 <RCC_APB2PeriphClockCmd+0x3c>)
 8000ace:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	4313      	orrs	r3, r2
 8000ad4:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000ad6:	e006      	b.n	8000ae6 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000ad8:	4906      	ldr	r1, [pc, #24]	; (8000af4 <RCC_APB2PeriphClockCmd+0x3c>)
 8000ada:	4b06      	ldr	r3, [pc, #24]	; (8000af4 <RCC_APB2PeriphClockCmd+0x3c>)
 8000adc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	43db      	mvns	r3, r3
 8000ae2:	4013      	ands	r3, r2
 8000ae4:	644b      	str	r3, [r1, #68]	; 0x44
}
 8000ae6:	bf00      	nop
 8000ae8:	370c      	adds	r7, #12
 8000aea:	46bd      	mov	sp, r7
 8000aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop
 8000af4:	40023800 	.word	0x40023800

08000af8 <RCC_GetFlagStatus>:
  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *            @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b087      	sub	sp, #28
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	4603      	mov	r3, r0
 8000b00:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8000b02:	2300      	movs	r3, #0
 8000b04:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 8000b06:	2300      	movs	r3, #0
 8000b08:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8000b0e:	79fb      	ldrb	r3, [r7, #7]
 8000b10:	095b      	lsrs	r3, r3, #5
 8000b12:	b2db      	uxtb	r3, r3
 8000b14:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	2b01      	cmp	r3, #1
 8000b1a:	d103      	bne.n	8000b24 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 8000b1c:	4b12      	ldr	r3, [pc, #72]	; (8000b68 <RCC_GetFlagStatus+0x70>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	617b      	str	r3, [r7, #20]
 8000b22:	e009      	b.n	8000b38 <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	2b02      	cmp	r3, #2
 8000b28:	d103      	bne.n	8000b32 <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 8000b2a:	4b0f      	ldr	r3, [pc, #60]	; (8000b68 <RCC_GetFlagStatus+0x70>)
 8000b2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000b2e:	617b      	str	r3, [r7, #20]
 8000b30:	e002      	b.n	8000b38 <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8000b32:	4b0d      	ldr	r3, [pc, #52]	; (8000b68 <RCC_GetFlagStatus+0x70>)
 8000b34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000b36:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 8000b38:	79fb      	ldrb	r3, [r7, #7]
 8000b3a:	f003 031f 	and.w	r3, r3, #31
 8000b3e:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8000b40:	697a      	ldr	r2, [r7, #20]
 8000b42:	68fb      	ldr	r3, [r7, #12]
 8000b44:	fa22 f303 	lsr.w	r3, r2, r3
 8000b48:	f003 0301 	and.w	r3, r3, #1
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d002      	beq.n	8000b56 <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 8000b50:	2301      	movs	r3, #1
 8000b52:	74fb      	strb	r3, [r7, #19]
 8000b54:	e001      	b.n	8000b5a <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 8000b56:	2300      	movs	r3, #0
 8000b58:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 8000b5a:	7cfb      	ldrb	r3, [r7, #19]
}
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	371c      	adds	r7, #28
 8000b60:	46bd      	mov	sp, r7
 8000b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b66:	4770      	bx	lr
 8000b68:	40023800 	.word	0x40023800

08000b6c <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	b085      	sub	sp, #20
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
 8000b74:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8000b76:	2300      	movs	r3, #0
 8000b78:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	881b      	ldrh	r3, [r3, #0]
 8000b7e:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	4a29      	ldr	r2, [pc, #164]	; (8000c28 <TIM_TimeBaseInit+0xbc>)
 8000b84:	4293      	cmp	r3, r2
 8000b86:	d013      	beq.n	8000bb0 <TIM_TimeBaseInit+0x44>
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	4a28      	ldr	r2, [pc, #160]	; (8000c2c <TIM_TimeBaseInit+0xc0>)
 8000b8c:	4293      	cmp	r3, r2
 8000b8e:	d00f      	beq.n	8000bb0 <TIM_TimeBaseInit+0x44>
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000b96:	d00b      	beq.n	8000bb0 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	4a25      	ldr	r2, [pc, #148]	; (8000c30 <TIM_TimeBaseInit+0xc4>)
 8000b9c:	4293      	cmp	r3, r2
 8000b9e:	d007      	beq.n	8000bb0 <TIM_TimeBaseInit+0x44>
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	4a24      	ldr	r2, [pc, #144]	; (8000c34 <TIM_TimeBaseInit+0xc8>)
 8000ba4:	4293      	cmp	r3, r2
 8000ba6:	d003      	beq.n	8000bb0 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	4a23      	ldr	r2, [pc, #140]	; (8000c38 <TIM_TimeBaseInit+0xcc>)
 8000bac:	4293      	cmp	r3, r2
 8000bae:	d108      	bne.n	8000bc2 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8000bb0:	89fb      	ldrh	r3, [r7, #14]
 8000bb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000bb6:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000bb8:	683b      	ldr	r3, [r7, #0]
 8000bba:	885a      	ldrh	r2, [r3, #2]
 8000bbc:	89fb      	ldrh	r3, [r7, #14]
 8000bbe:	4313      	orrs	r3, r2
 8000bc0:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	4a1d      	ldr	r2, [pc, #116]	; (8000c3c <TIM_TimeBaseInit+0xd0>)
 8000bc6:	4293      	cmp	r3, r2
 8000bc8:	d00c      	beq.n	8000be4 <TIM_TimeBaseInit+0x78>
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	4a1c      	ldr	r2, [pc, #112]	; (8000c40 <TIM_TimeBaseInit+0xd4>)
 8000bce:	4293      	cmp	r3, r2
 8000bd0:	d008      	beq.n	8000be4 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8000bd2:	89fb      	ldrh	r3, [r7, #14]
 8000bd4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000bd8:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000bda:	683b      	ldr	r3, [r7, #0]
 8000bdc:	891a      	ldrh	r2, [r3, #8]
 8000bde:	89fb      	ldrh	r3, [r7, #14]
 8000be0:	4313      	orrs	r3, r2
 8000be2:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	89fa      	ldrh	r2, [r7, #14]
 8000be8:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	685a      	ldr	r2, [r3, #4]
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	881a      	ldrh	r2, [r3, #0]
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	4a0a      	ldr	r2, [pc, #40]	; (8000c28 <TIM_TimeBaseInit+0xbc>)
 8000bfe:	4293      	cmp	r3, r2
 8000c00:	d003      	beq.n	8000c0a <TIM_TimeBaseInit+0x9e>
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	4a09      	ldr	r2, [pc, #36]	; (8000c2c <TIM_TimeBaseInit+0xc0>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d104      	bne.n	8000c14 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	7a9b      	ldrb	r3, [r3, #10]
 8000c0e:	b29a      	uxth	r2, r3
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	2201      	movs	r2, #1
 8000c18:	829a      	strh	r2, [r3, #20]
}
 8000c1a:	bf00      	nop
 8000c1c:	3714      	adds	r7, #20
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop
 8000c28:	40010000 	.word	0x40010000
 8000c2c:	40010400 	.word	0x40010400
 8000c30:	40000400 	.word	0x40000400
 8000c34:	40000800 	.word	0x40000800
 8000c38:	40000c00 	.word	0x40000c00
 8000c3c:	40001000 	.word	0x40001000
 8000c40:	40001400 	.word	0x40001400

08000c44 <TIM_CounterModeConfig>:
  *            @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
  *            @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
  * @retval None
  */
void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
{
 8000c44:	b480      	push	{r7}
 8000c46:	b085      	sub	sp, #20
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
 8000c4c:	460b      	mov	r3, r1
 8000c4e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpcr1 = 0;
 8000c50:	2300      	movs	r3, #0
 8000c52:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	881b      	ldrh	r3, [r3, #0]
 8000c58:	81fb      	strh	r3, [r7, #14]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= (uint16_t)~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000c5a:	89fb      	ldrh	r3, [r7, #14]
 8000c5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000c60:	81fb      	strh	r3, [r7, #14]

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 8000c62:	89fa      	ldrh	r2, [r7, #14]
 8000c64:	887b      	ldrh	r3, [r7, #2]
 8000c66:	4313      	orrs	r3, r2
 8000c68:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	89fa      	ldrh	r2, [r7, #14]
 8000c6e:	801a      	strh	r2, [r3, #0]
}
 8000c70:	bf00      	nop
 8000c72:	3714      	adds	r7, #20
 8000c74:	46bd      	mov	sp, r7
 8000c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7a:	4770      	bx	lr

08000c7c <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
 8000c84:	460b      	mov	r3, r1
 8000c86:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000c88:	78fb      	ldrb	r3, [r7, #3]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d008      	beq.n	8000ca0 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	881b      	ldrh	r3, [r3, #0]
 8000c92:	b29b      	uxth	r3, r3
 8000c94:	f043 0301 	orr.w	r3, r3, #1
 8000c98:	b29a      	uxth	r2, r3
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8000c9e:	e007      	b.n	8000cb0 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	881b      	ldrh	r3, [r3, #0]
 8000ca4:	b29b      	uxth	r3, r3
 8000ca6:	f023 0301 	bic.w	r3, r3, #1
 8000caa:	b29a      	uxth	r2, r3
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	801a      	strh	r2, [r3, #0]
}
 8000cb0:	bf00      	nop
 8000cb2:	370c      	adds	r7, #12
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cba:	4770      	bx	lr

08000cbc <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b085      	sub	sp, #20
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
 8000cc4:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	817b      	strh	r3, [r7, #10]
 8000cca:	2300      	movs	r3, #0
 8000ccc:	81fb      	strh	r3, [r7, #14]
 8000cce:	2300      	movs	r3, #0
 8000cd0:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	8c1b      	ldrh	r3, [r3, #32]
 8000cd6:	b29b      	uxth	r3, r3
 8000cd8:	f023 0310 	bic.w	r3, r3, #16
 8000cdc:	b29a      	uxth	r2, r3
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	8c1b      	ldrh	r3, [r3, #32]
 8000ce6:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	889b      	ldrh	r3, [r3, #4]
 8000cec:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	8b1b      	ldrh	r3, [r3, #24]
 8000cf2:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 8000cf4:	897b      	ldrh	r3, [r7, #10]
 8000cf6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000cfa:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 8000cfc:	897b      	ldrh	r3, [r7, #10]
 8000cfe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000d02:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8000d04:	683b      	ldr	r3, [r7, #0]
 8000d06:	881b      	ldrh	r3, [r3, #0]
 8000d08:	021b      	lsls	r3, r3, #8
 8000d0a:	b29a      	uxth	r2, r3
 8000d0c:	897b      	ldrh	r3, [r7, #10]
 8000d0e:	4313      	orrs	r3, r2
 8000d10:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 8000d12:	89fb      	ldrh	r3, [r7, #14]
 8000d14:	f023 0320 	bic.w	r3, r3, #32
 8000d18:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	899b      	ldrh	r3, [r3, #12]
 8000d1e:	011b      	lsls	r3, r3, #4
 8000d20:	b29a      	uxth	r2, r3
 8000d22:	89fb      	ldrh	r3, [r7, #14]
 8000d24:	4313      	orrs	r3, r2
 8000d26:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	885b      	ldrh	r3, [r3, #2]
 8000d2c:	011b      	lsls	r3, r3, #4
 8000d2e:	b29a      	uxth	r2, r3
 8000d30:	89fb      	ldrh	r3, [r7, #14]
 8000d32:	4313      	orrs	r3, r2
 8000d34:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	4a22      	ldr	r2, [pc, #136]	; (8000dc4 <TIM_OC2Init+0x108>)
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	d003      	beq.n	8000d46 <TIM_OC2Init+0x8a>
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	4a21      	ldr	r2, [pc, #132]	; (8000dc8 <TIM_OC2Init+0x10c>)
 8000d42:	4293      	cmp	r3, r2
 8000d44:	d12b      	bne.n	8000d9e <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8000d46:	89fb      	ldrh	r3, [r7, #14]
 8000d48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000d4c:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	89db      	ldrh	r3, [r3, #14]
 8000d52:	011b      	lsls	r3, r3, #4
 8000d54:	b29a      	uxth	r2, r3
 8000d56:	89fb      	ldrh	r3, [r7, #14]
 8000d58:	4313      	orrs	r3, r2
 8000d5a:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 8000d5c:	89fb      	ldrh	r3, [r7, #14]
 8000d5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000d62:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8000d64:	683b      	ldr	r3, [r7, #0]
 8000d66:	889b      	ldrh	r3, [r3, #4]
 8000d68:	011b      	lsls	r3, r3, #4
 8000d6a:	b29a      	uxth	r2, r3
 8000d6c:	89fb      	ldrh	r3, [r7, #14]
 8000d6e:	4313      	orrs	r3, r2
 8000d70:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 8000d72:	89bb      	ldrh	r3, [r7, #12]
 8000d74:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000d78:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 8000d7a:	89bb      	ldrh	r3, [r7, #12]
 8000d7c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000d80:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	8a1b      	ldrh	r3, [r3, #16]
 8000d86:	009b      	lsls	r3, r3, #2
 8000d88:	b29a      	uxth	r2, r3
 8000d8a:	89bb      	ldrh	r3, [r7, #12]
 8000d8c:	4313      	orrs	r3, r2
 8000d8e:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	8a5b      	ldrh	r3, [r3, #18]
 8000d94:	009b      	lsls	r3, r3, #2
 8000d96:	b29a      	uxth	r2, r3
 8000d98:	89bb      	ldrh	r3, [r7, #12]
 8000d9a:	4313      	orrs	r3, r2
 8000d9c:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	89ba      	ldrh	r2, [r7, #12]
 8000da2:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	897a      	ldrh	r2, [r7, #10]
 8000da8:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	689a      	ldr	r2, [r3, #8]
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	89fa      	ldrh	r2, [r7, #14]
 8000db6:	841a      	strh	r2, [r3, #32]
}
 8000db8:	bf00      	nop
 8000dba:	3714      	adds	r7, #20
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc2:	4770      	bx	lr
 8000dc4:	40010000 	.word	0x40010000
 8000dc8:	40010400 	.word	0x40010400

08000dcc <TIM_SetCompare2>:
  *         peripheral.
  * @param  Compare2: specifies the Capture Compare2 register new value.
  * @retval None
  */
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b083      	sub	sp, #12
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
 8000dd4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	683a      	ldr	r2, [r7, #0]
 8000dda:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000ddc:	bf00      	nop
 8000dde:	370c      	adds	r7, #12
 8000de0:	46bd      	mov	sp, r7
 8000de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de6:	4770      	bx	lr

08000de8 <TIM_OC2PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000de8:	b480      	push	{r7}
 8000dea:	b085      	sub	sp, #20
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
 8000df0:	460b      	mov	r3, r1
 8000df2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8000df4:	2300      	movs	r3, #0
 8000df6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	8b1b      	ldrh	r3, [r3, #24]
 8000dfc:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 8000dfe:	89fb      	ldrh	r3, [r7, #14]
 8000e00:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000e04:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8000e06:	887b      	ldrh	r3, [r7, #2]
 8000e08:	021b      	lsls	r3, r3, #8
 8000e0a:	b29a      	uxth	r2, r3
 8000e0c:	89fb      	ldrh	r3, [r7, #14]
 8000e0e:	4313      	orrs	r3, r2
 8000e10:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	89fa      	ldrh	r2, [r7, #14]
 8000e16:	831a      	strh	r2, [r3, #24]
}
 8000e18:	bf00      	nop
 8000e1a:	3714      	adds	r7, #20
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e22:	4770      	bx	lr

08000e24 <main>:
static void PWM_Config();
static uint16_t ADC_GetValue();
static void Adjust_LED_Brightness();

int main(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0

	RCC_Config();
 8000e28:	f000 f816 	bl	8000e58 <RCC_Config>
    GPIO_Config();
 8000e2c:	f000 f858 	bl	8000ee0 <GPIO_Config>
    ADC_Config();
 8000e30:	f000 f8a2 	bl	8000f78 <ADC_Config>
	PWM_Config();
 8000e34:	f000 f8e2 	bl	8000ffc <PWM_Config>
	RCC_GetClocksFreq(&Rcc);
 8000e38:	4805      	ldr	r0, [pc, #20]	; (8000e50 <main+0x2c>)
 8000e3a:	f7ff fd55 	bl	80008e8 <RCC_GetClocksFreq>

  while (1)
  {
	  ADC_Value = ADC_GetValue();
 8000e3e:	f000 f91d 	bl	800107c <ADC_GetValue>
 8000e42:	4603      	mov	r3, r0
 8000e44:	461a      	mov	r2, r3
 8000e46:	4b03      	ldr	r3, [pc, #12]	; (8000e54 <main+0x30>)
 8000e48:	801a      	strh	r2, [r3, #0]
	  Adjust_LED_Brightness();
 8000e4a:	f000 f929 	bl	80010a0 <Adjust_LED_Brightness>
	  ADC_Value = ADC_GetValue();
 8000e4e:	e7f6      	b.n	8000e3e <main+0x1a>
 8000e50:	2000003c 	.word	0x2000003c
 8000e54:	20000038 	.word	0x20000038

08000e58 <RCC_Config>:
  }
}


static void RCC_Config()
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af02      	add	r7, sp, #8

	//50 MHz with HSE

	RCC_HSEConfig(RCC_HSE_ON);
 8000e5e:	2001      	movs	r0, #1
 8000e60:	f7ff fc54 	bl	800070c <RCC_HSEConfig>
	FLASH_PrefetchBufferCmd(ENABLE);
 8000e64:	2001      	movs	r0, #1
 8000e66:	f7ff fb5b 	bl	8000520 <FLASH_PrefetchBufferCmd>
	//FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
	FLASH_SetLatency(FLASH_Latency_1);
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	f7ff fb48 	bl	8000500 <FLASH_SetLatency>
	while(RCC_WaitForHSEStartUp() != SUCCESS);
 8000e70:	bf00      	nop
 8000e72:	f7ff fc5f 	bl	8000734 <RCC_WaitForHSEStartUp>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2b01      	cmp	r3, #1
 8000e7a:	d1fa      	bne.n	8000e72 <RCC_Config+0x1a>
	while(RCC_GetFlagStatus(RCC_FLAG_HSERDY) != SET);
 8000e7c:	bf00      	nop
 8000e7e:	2031      	movs	r0, #49	; 0x31
 8000e80:	f7ff fe3a 	bl	8000af8 <RCC_GetFlagStatus>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b01      	cmp	r3, #1
 8000e88:	d1f9      	bne.n	8000e7e <RCC_Config+0x26>


	RCC_HCLKConfig(RCC_SYSCLK_Div1);
 8000e8a:	2000      	movs	r0, #0
 8000e8c:	f7ff fcd6 	bl	800083c <RCC_HCLKConfig>
	RCC_PCLK1Config(RCC_HCLK_Div2);
 8000e90:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000e94:	f7ff fcee 	bl	8000874 <RCC_PCLK1Config>
	RCC_PCLK2Config(RCC_HCLK_Div2);
 8000e98:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000e9c:	f7ff fd06 	bl	80008ac <RCC_PCLK2Config>
	RCC_PLLConfig(RCC_PLLSource_HSE,4,50,2,NoImportent);
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	9300      	str	r3, [sp, #0]
 8000ea4:	2302      	movs	r3, #2
 8000ea6:	2232      	movs	r2, #50	; 0x32
 8000ea8:	2104      	movs	r1, #4
 8000eaa:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8000eae:	f7ff fc69 	bl	8000784 <RCC_PLLConfig>

	RCC_PLLCmd(ENABLE);
 8000eb2:	2001      	movs	r0, #1
 8000eb4:	f7ff fc86 	bl	80007c4 <RCC_PLLCmd>

	while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY != SET));
 8000eb8:	bf00      	nop
 8000eba:	2001      	movs	r0, #1
 8000ebc:	f7ff fe1c 	bl	8000af8 <RCC_GetFlagStatus>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d1f9      	bne.n	8000eba <RCC_Config+0x62>

	RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 8000ec6:	2002      	movs	r0, #2
 8000ec8:	f7ff fc8c 	bl	80007e4 <RCC_SYSCLKConfig>

	while(RCC_GetSYSCLKSource() != is_PLL_Clk);
 8000ecc:	bf00      	nop
 8000ece:	f7ff fca5 	bl	800081c <RCC_GetSYSCLKSource>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	2b08      	cmp	r3, #8
 8000ed6:	d1fa      	bne.n	8000ece <RCC_Config+0x76>
}
 8000ed8:	bf00      	nop
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
	...

08000ee0 <GPIO_Config>:


static void GPIO_Config()
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE);
 8000ee6:	2101      	movs	r1, #1
 8000ee8:	2001      	movs	r0, #1
 8000eea:	f7ff fda5 	bl	8000a38 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD,ENABLE);
 8000eee:	2101      	movs	r1, #1
 8000ef0:	2008      	movs	r0, #8
 8000ef2:	f7ff fda1 	bl	8000a38 <RCC_AHB1PeriphClockCmd>
	GPIO_InitTypeDef GPIO_InitStruct;
	memset(&GPIO_InitStruct,0,sizeof(GPIO_InitStruct));
 8000ef6:	463b      	mov	r3, r7
 8000ef8:	2208      	movs	r2, #8
 8000efa:	2100      	movs	r1, #0
 8000efc:	4618      	mov	r0, r3
 8000efe:	f000 fa0f 	bl	8001320 <memset>

	// For ADC  portA 0.pin

	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AN;
 8000f02:	2303      	movs	r3, #3
 8000f04:	713b      	strb	r3, [r7, #4]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP ;
 8000f06:	2300      	movs	r3, #0
 8000f08:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_0;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.GPIO_PuPd= GPIO_PuPd_NOPULL;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 8000f12:	2303      	movs	r3, #3
 8000f14:	717b      	strb	r3, [r7, #5]

	GPIO_Init(GPIOA,&GPIO_InitStruct);
 8000f16:	463b      	mov	r3, r7
 8000f18:	4619      	mov	r1, r3
 8000f1a:	4815      	ldr	r0, [pc, #84]	; (8000f70 <GPIO_Config+0x90>)
 8000f1c:	f7ff fb1e 	bl	800055c <GPIO_Init>

	//For LEDs  PortD 12-13-14-15.pin

	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 8000f20:	2301      	movs	r3, #1
 8000f22:	713b      	strb	r3, [r7, #4]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15;
 8000f24:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000f28:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 8000f32:	2303      	movs	r3, #3
 8000f34:	717b      	strb	r3, [r7, #5]

	GPIO_Init(GPIOD,&GPIO_InitStruct);
 8000f36:	463b      	mov	r3, r7
 8000f38:	4619      	mov	r1, r3
 8000f3a:	480e      	ldr	r0, [pc, #56]	; (8000f74 <GPIO_Config+0x94>)
 8000f3c:	f7ff fb0e 	bl	800055c <GPIO_Init>

	//For PWM portA 1.pin

	GPIO_PinAFConfig(GPIOA,GPIO_PinSource1,GPIO_AF_TIM2);
 8000f40:	2201      	movs	r2, #1
 8000f42:	2101      	movs	r1, #1
 8000f44:	480a      	ldr	r0, [pc, #40]	; (8000f70 <GPIO_Config+0x90>)
 8000f46:	f7ff fb97 	bl	8000678 <GPIO_PinAFConfig>

	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	713b      	strb	r3, [r7, #4]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_1;
 8000f52:	2302      	movs	r3, #2
 8000f54:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000f56:	2300      	movs	r3, #0
 8000f58:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 8000f5a:	2303      	movs	r3, #3
 8000f5c:	717b      	strb	r3, [r7, #5]

	GPIO_Init(GPIOA,&GPIO_InitStruct);
 8000f5e:	463b      	mov	r3, r7
 8000f60:	4619      	mov	r1, r3
 8000f62:	4803      	ldr	r0, [pc, #12]	; (8000f70 <GPIO_Config+0x90>)
 8000f64:	f7ff fafa 	bl	800055c <GPIO_Init>



}
 8000f68:	bf00      	nop
 8000f6a:	3708      	adds	r7, #8
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	40020000 	.word	0x40020000
 8000f74:	40020c00 	.word	0x40020c00

08000f78 <ADC_Config>:
static void ADC_Config()
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b08a      	sub	sp, #40	; 0x28
 8000f7c:	af00      	add	r7, sp, #0

	// 12 bit resolution max 4095

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1,ENABLE);
 8000f7e:	2101      	movs	r1, #1
 8000f80:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000f84:	f7ff fd98 	bl	8000ab8 <RCC_APB2PeriphClockCmd>

	ADC_InitTypeDef ADC_InitSturct;
	ADC_CommonInitTypeDef ADC_ComInit;

	memset(&ADC_ComInit,0,sizeof(ADC_ComInit));
 8000f88:	463b      	mov	r3, r7
 8000f8a:	2210      	movs	r2, #16
 8000f8c:	2100      	movs	r1, #0
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f000 f9c6 	bl	8001320 <memset>
	memset(&ADC_InitSturct,0,sizeof ADC_InitSturct);
 8000f94:	f107 0310 	add.w	r3, r7, #16
 8000f98:	2218      	movs	r2, #24
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f000 f9bf 	bl	8001320 <memset>

	ADC_InitSturct.ADC_Resolution = ADC_Resolution_12b;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	613b      	str	r3, [r7, #16]
	ADC_InitSturct.ADC_ContinuousConvMode = ENABLE;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	757b      	strb	r3, [r7, #21]
	ADC_InitSturct.ADC_DataAlign = ADC_DataAlign_Right;
 8000faa:	2300      	movs	r3, #0
 8000fac:	623b      	str	r3, [r7, #32]
	ADC_InitSturct.ADC_ScanConvMode = DISABLE;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	753b      	strb	r3, [r7, #20]

	ADC_Init(ADC1,&ADC_InitSturct);
 8000fb2:	f107 0310 	add.w	r3, r7, #16
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	480f      	ldr	r0, [pc, #60]	; (8000ff8 <ADC_Config+0x80>)
 8000fba:	f7ff f905 	bl	80001c8 <ADC_Init>


	ADC_ComInit.ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	60bb      	str	r3, [r7, #8]
	ADC_ComInit.ADC_Mode = ADC_Mode_Independent;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	603b      	str	r3, [r7, #0]
	ADC_ComInit.ADC_Prescaler = ADC_Prescaler_Div8;
 8000fc6:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8000fca:	607b      	str	r3, [r7, #4]

	ADC_CommonInit(&ADC_ComInit);
 8000fcc:	463b      	mov	r3, r7
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f7ff f950 	bl	8000274 <ADC_CommonInit>

	ADC_RegularChannelConfig(ADC1,ADC_Channel_0,1,ADC_SampleTime_56Cycles);
 8000fd4:	2303      	movs	r3, #3
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	2100      	movs	r1, #0
 8000fda:	4807      	ldr	r0, [pc, #28]	; (8000ff8 <ADC_Config+0x80>)
 8000fdc:	f7ff f98e 	bl	80002fc <ADC_RegularChannelConfig>

	ADC_Cmd(ADC1,ENABLE);
 8000fe0:	2101      	movs	r1, #1
 8000fe2:	4805      	ldr	r0, [pc, #20]	; (8000ff8 <ADC_Config+0x80>)
 8000fe4:	f7ff f96e 	bl	80002c4 <ADC_Cmd>
	ADC_SoftwareStartConv(ADC1);
 8000fe8:	4803      	ldr	r0, [pc, #12]	; (8000ff8 <ADC_Config+0x80>)
 8000fea:	f7ff fa51 	bl	8000490 <ADC_SoftwareStartConv>


}
 8000fee:	bf00      	nop
 8000ff0:	3728      	adds	r7, #40	; 0x28
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	40012000 	.word	0x40012000

08000ffc <PWM_Config>:
static void PWM_Config()
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b086      	sub	sp, #24
 8001000:	af00      	add	r7, sp, #0
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2,ENABLE);
 8001002:	2101      	movs	r1, #1
 8001004:	2001      	movs	r0, #1
 8001006:	f7ff fd37 	bl	8000a78 <RCC_APB1PeriphClockCmd>


	TIM_OCInitTypeDef pwm_init={0};
 800100a:	1d3b      	adds	r3, r7, #4
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	609a      	str	r2, [r3, #8]
 8001014:	60da      	str	r2, [r3, #12]
 8001016:	611a      	str	r2, [r3, #16]

	tim_init.TIM_ClockDivision = TIM_CKD_DIV4;
 8001018:	4b17      	ldr	r3, [pc, #92]	; (8001078 <PWM_Config+0x7c>)
 800101a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800101e:	811a      	strh	r2, [r3, #8]
	tim_init.TIM_CounterMode = TIM_CounterMode_Up;
 8001020:	4b15      	ldr	r3, [pc, #84]	; (8001078 <PWM_Config+0x7c>)
 8001022:	2200      	movs	r2, #0
 8001024:	805a      	strh	r2, [r3, #2]
	tim_init.TIM_Period = 4095-1;
 8001026:	4b14      	ldr	r3, [pc, #80]	; (8001078 <PWM_Config+0x7c>)
 8001028:	f640 72fe 	movw	r2, #4094	; 0xffe
 800102c:	605a      	str	r2, [r3, #4]
	tim_init.TIM_Prescaler = 0 ;
 800102e:	4b12      	ldr	r3, [pc, #72]	; (8001078 <PWM_Config+0x7c>)
 8001030:	2200      	movs	r2, #0
 8001032:	801a      	strh	r2, [r3, #0]
	tim_init.TIM_RepetitionCounter = 0;
 8001034:	4b10      	ldr	r3, [pc, #64]	; (8001078 <PWM_Config+0x7c>)
 8001036:	2200      	movs	r2, #0
 8001038:	729a      	strb	r2, [r3, #10]

	TIM_TimeBaseInit(TIM2,&tim_init);
 800103a:	490f      	ldr	r1, [pc, #60]	; (8001078 <PWM_Config+0x7c>)
 800103c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001040:	f7ff fd94 	bl	8000b6c <TIM_TimeBaseInit>

	TIM_CounterModeConfig(TIM2,TIM_CounterMode_Up);
 8001044:	2100      	movs	r1, #0
 8001046:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800104a:	f7ff fdfb 	bl	8000c44 <TIM_CounterModeConfig>

	pwm_init.TIM_OCMode = TIM_OCMode_PWM1;
 800104e:	2360      	movs	r3, #96	; 0x60
 8001050:	80bb      	strh	r3, [r7, #4]
	pwm_init.TIM_OutputState = TIM_OutputState_Enable;
 8001052:	2301      	movs	r3, #1
 8001054:	80fb      	strh	r3, [r7, #6]
	pwm_init.TIM_Pulse = 0;
 8001056:	2300      	movs	r3, #0
 8001058:	60fb      	str	r3, [r7, #12]

	TIM_OC2Init(TIM2,&pwm_init);
 800105a:	1d3b      	adds	r3, r7, #4
 800105c:	4619      	mov	r1, r3
 800105e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001062:	f7ff fe2b 	bl	8000cbc <TIM_OC2Init>

	TIM_Cmd(TIM2,ENABLE);
 8001066:	2101      	movs	r1, #1
 8001068:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800106c:	f7ff fe06 	bl	8000c7c <TIM_Cmd>
}
 8001070:	bf00      	nop
 8001072:	3718      	adds	r7, #24
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	2000002c 	.word	0x2000002c

0800107c <ADC_GetValue>:
static uint16_t ADC_GetValue()
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
	while(ADC_GetFlagStatus(ADC1,ADC_FLAG_EOC)==RESET);
 8001080:	bf00      	nop
 8001082:	2102      	movs	r1, #2
 8001084:	4805      	ldr	r0, [pc, #20]	; (800109c <ADC_GetValue+0x20>)
 8001086:	f7ff fa20 	bl	80004ca <ADC_GetFlagStatus>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d0f8      	beq.n	8001082 <ADC_GetValue+0x6>

	return (uint16_t)ADC_GetConversionValue(ADC1);
 8001090:	4802      	ldr	r0, [pc, #8]	; (800109c <ADC_GetValue+0x20>)
 8001092:	f7ff fa0d 	bl	80004b0 <ADC_GetConversionValue>
 8001096:	4603      	mov	r3, r0
}
 8001098:	4618      	mov	r0, r3
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40012000 	.word	0x40012000

080010a0 <Adjust_LED_Brightness>:
static void Adjust_LED_Brightness()
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
	 TIM_SetCompare2(TIM2,ADC_Value);
 80010a4:	4b06      	ldr	r3, [pc, #24]	; (80010c0 <Adjust_LED_Brightness+0x20>)
 80010a6:	881b      	ldrh	r3, [r3, #0]
 80010a8:	4619      	mov	r1, r3
 80010aa:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80010ae:	f7ff fe8d 	bl	8000dcc <TIM_SetCompare2>
	 TIM_OC2PreloadConfig(TIM2,TIM_OCPreload_Enable);
 80010b2:	2108      	movs	r1, #8
 80010b4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80010b8:	f7ff fe96 	bl	8000de8 <TIM_OC2PreloadConfig>
}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	20000038 	.word	0x20000038

080010c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80010c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80010fc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80010c8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80010ca:	e003      	b.n	80010d4 <LoopCopyDataInit>

080010cc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80010cc:	4b0c      	ldr	r3, [pc, #48]	; (8001100 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80010ce:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80010d0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80010d2:	3104      	adds	r1, #4

080010d4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80010d4:	480b      	ldr	r0, [pc, #44]	; (8001104 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80010d6:	4b0c      	ldr	r3, [pc, #48]	; (8001108 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80010d8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80010da:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80010dc:	d3f6      	bcc.n	80010cc <CopyDataInit>
  ldr  r2, =_sbss
 80010de:	4a0b      	ldr	r2, [pc, #44]	; (800110c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80010e0:	e002      	b.n	80010e8 <LoopFillZerobss>

080010e2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80010e2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80010e4:	f842 3b04 	str.w	r3, [r2], #4

080010e8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80010e8:	4b09      	ldr	r3, [pc, #36]	; (8001110 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80010ea:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80010ec:	d3f9      	bcc.n	80010e2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80010ee:	f000 f841 	bl	8001174 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80010f2:	f000 f8f1 	bl	80012d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010f6:	f7ff fe95 	bl	8000e24 <main>
  bx  lr    
 80010fa:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80010fc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001100:	08001350 	.word	0x08001350
  ldr  r0, =_sdata
 8001104:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001108:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 800110c:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 8001110:	2000004c 	.word	0x2000004c

08001114 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001114:	e7fe      	b.n	8001114 <ADC_IRQHandler>

08001116 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001116:	b480      	push	{r7}
 8001118:	af00      	add	r7, sp, #0
}
 800111a:	bf00      	nop
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr

08001124 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001128:	e7fe      	b.n	8001128 <HardFault_Handler+0x4>

0800112a <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800112a:	b480      	push	{r7}
 800112c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800112e:	e7fe      	b.n	800112e <MemManage_Handler+0x4>

08001130 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001134:	e7fe      	b.n	8001134 <BusFault_Handler+0x4>

08001136 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001136:	b480      	push	{r7}
 8001138:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 800113a:	e7fe      	b.n	800113a <UsageFault_Handler+0x4>

0800113c <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
}
 8001140:	bf00      	nop
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr

0800114a <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800114a:	b480      	push	{r7}
 800114c:	af00      	add	r7, sp, #0
}
 800114e:	bf00      	nop
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr

08001158 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
}
 800115c:	bf00      	nop
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr

08001166 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001166:	b480      	push	{r7}
 8001168:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 800116a:	bf00      	nop
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr

08001174 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001178:	4a16      	ldr	r2, [pc, #88]	; (80011d4 <SystemInit+0x60>)
 800117a:	4b16      	ldr	r3, [pc, #88]	; (80011d4 <SystemInit+0x60>)
 800117c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001180:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001184:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001188:	4a13      	ldr	r2, [pc, #76]	; (80011d8 <SystemInit+0x64>)
 800118a:	4b13      	ldr	r3, [pc, #76]	; (80011d8 <SystemInit+0x64>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f043 0301 	orr.w	r3, r3, #1
 8001192:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001194:	4b10      	ldr	r3, [pc, #64]	; (80011d8 <SystemInit+0x64>)
 8001196:	2200      	movs	r2, #0
 8001198:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800119a:	4a0f      	ldr	r2, [pc, #60]	; (80011d8 <SystemInit+0x64>)
 800119c:	4b0e      	ldr	r3, [pc, #56]	; (80011d8 <SystemInit+0x64>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80011a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011a8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80011aa:	4b0b      	ldr	r3, [pc, #44]	; (80011d8 <SystemInit+0x64>)
 80011ac:	4a0b      	ldr	r2, [pc, #44]	; (80011dc <SystemInit+0x68>)
 80011ae:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80011b0:	4a09      	ldr	r2, [pc, #36]	; (80011d8 <SystemInit+0x64>)
 80011b2:	4b09      	ldr	r3, [pc, #36]	; (80011d8 <SystemInit+0x64>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011ba:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80011bc:	4b06      	ldr	r3, [pc, #24]	; (80011d8 <SystemInit+0x64>)
 80011be:	2200      	movs	r2, #0
 80011c0:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80011c2:	f000 f80d 	bl	80011e0 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80011c6:	4b03      	ldr	r3, [pc, #12]	; (80011d4 <SystemInit+0x60>)
 80011c8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80011cc:	609a      	str	r2, [r3, #8]
#endif
}
 80011ce:	bf00      	nop
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	e000ed00 	.word	0xe000ed00
 80011d8:	40023800 	.word	0x40023800
 80011dc:	24003010 	.word	0x24003010

080011e0 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80011e6:	2300      	movs	r3, #0
 80011e8:	607b      	str	r3, [r7, #4]
 80011ea:	2300      	movs	r3, #0
 80011ec:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80011ee:	4a36      	ldr	r2, [pc, #216]	; (80012c8 <SetSysClock+0xe8>)
 80011f0:	4b35      	ldr	r3, [pc, #212]	; (80012c8 <SetSysClock+0xe8>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011f8:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80011fa:	4b33      	ldr	r3, [pc, #204]	; (80012c8 <SetSysClock+0xe8>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001202:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	3301      	adds	r3, #1
 8001208:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d103      	bne.n	8001218 <SetSysClock+0x38>
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001216:	d1f0      	bne.n	80011fa <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001218:	4b2b      	ldr	r3, [pc, #172]	; (80012c8 <SetSysClock+0xe8>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001220:	2b00      	cmp	r3, #0
 8001222:	d002      	beq.n	800122a <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001224:	2301      	movs	r3, #1
 8001226:	603b      	str	r3, [r7, #0]
 8001228:	e001      	b.n	800122e <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800122a:	2300      	movs	r3, #0
 800122c:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	2b01      	cmp	r3, #1
 8001232:	d142      	bne.n	80012ba <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001234:	4a24      	ldr	r2, [pc, #144]	; (80012c8 <SetSysClock+0xe8>)
 8001236:	4b24      	ldr	r3, [pc, #144]	; (80012c8 <SetSysClock+0xe8>)
 8001238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800123a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800123e:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8001240:	4a22      	ldr	r2, [pc, #136]	; (80012cc <SetSysClock+0xec>)
 8001242:	4b22      	ldr	r3, [pc, #136]	; (80012cc <SetSysClock+0xec>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800124a:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 800124c:	4a1e      	ldr	r2, [pc, #120]	; (80012c8 <SetSysClock+0xe8>)
 800124e:	4b1e      	ldr	r3, [pc, #120]	; (80012c8 <SetSysClock+0xe8>)
 8001250:	689b      	ldr	r3, [r3, #8]
 8001252:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8001254:	4a1c      	ldr	r2, [pc, #112]	; (80012c8 <SetSysClock+0xe8>)
 8001256:	4b1c      	ldr	r3, [pc, #112]	; (80012c8 <SetSysClock+0xe8>)
 8001258:	689b      	ldr	r3, [r3, #8]
 800125a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800125e:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8001260:	4a19      	ldr	r2, [pc, #100]	; (80012c8 <SetSysClock+0xe8>)
 8001262:	4b19      	ldr	r3, [pc, #100]	; (80012c8 <SetSysClock+0xe8>)
 8001264:	689b      	ldr	r3, [r3, #8]
 8001266:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 800126a:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 800126c:	4b16      	ldr	r3, [pc, #88]	; (80012c8 <SetSysClock+0xe8>)
 800126e:	4a18      	ldr	r2, [pc, #96]	; (80012d0 <SetSysClock+0xf0>)
 8001270:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001272:	4a15      	ldr	r2, [pc, #84]	; (80012c8 <SetSysClock+0xe8>)
 8001274:	4b14      	ldr	r3, [pc, #80]	; (80012c8 <SetSysClock+0xe8>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800127c:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800127e:	bf00      	nop
 8001280:	4b11      	ldr	r3, [pc, #68]	; (80012c8 <SetSysClock+0xe8>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001288:	2b00      	cmp	r3, #0
 800128a:	d0f9      	beq.n	8001280 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 800128c:	4b11      	ldr	r3, [pc, #68]	; (80012d4 <SetSysClock+0xf4>)
 800128e:	f240 7205 	movw	r2, #1797	; 0x705
 8001292:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001294:	4a0c      	ldr	r2, [pc, #48]	; (80012c8 <SetSysClock+0xe8>)
 8001296:	4b0c      	ldr	r3, [pc, #48]	; (80012c8 <SetSysClock+0xe8>)
 8001298:	689b      	ldr	r3, [r3, #8]
 800129a:	f023 0303 	bic.w	r3, r3, #3
 800129e:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80012a0:	4a09      	ldr	r2, [pc, #36]	; (80012c8 <SetSysClock+0xe8>)
 80012a2:	4b09      	ldr	r3, [pc, #36]	; (80012c8 <SetSysClock+0xe8>)
 80012a4:	689b      	ldr	r3, [r3, #8]
 80012a6:	f043 0302 	orr.w	r3, r3, #2
 80012aa:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80012ac:	bf00      	nop
 80012ae:	4b06      	ldr	r3, [pc, #24]	; (80012c8 <SetSysClock+0xe8>)
 80012b0:	689b      	ldr	r3, [r3, #8]
 80012b2:	f003 030c 	and.w	r3, r3, #12
 80012b6:	2b08      	cmp	r3, #8
 80012b8:	d1f9      	bne.n	80012ae <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80012ba:	bf00      	nop
 80012bc:	370c      	adds	r7, #12
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
 80012c6:	bf00      	nop
 80012c8:	40023800 	.word	0x40023800
 80012cc:	40007000 	.word	0x40007000
 80012d0:	07405419 	.word	0x07405419
 80012d4:	40023c00 	.word	0x40023c00

080012d8 <__libc_init_array>:
 80012d8:	b570      	push	{r4, r5, r6, lr}
 80012da:	4e0d      	ldr	r6, [pc, #52]	; (8001310 <__libc_init_array+0x38>)
 80012dc:	4c0d      	ldr	r4, [pc, #52]	; (8001314 <__libc_init_array+0x3c>)
 80012de:	1ba4      	subs	r4, r4, r6
 80012e0:	10a4      	asrs	r4, r4, #2
 80012e2:	2500      	movs	r5, #0
 80012e4:	42a5      	cmp	r5, r4
 80012e6:	d109      	bne.n	80012fc <__libc_init_array+0x24>
 80012e8:	4e0b      	ldr	r6, [pc, #44]	; (8001318 <__libc_init_array+0x40>)
 80012ea:	4c0c      	ldr	r4, [pc, #48]	; (800131c <__libc_init_array+0x44>)
 80012ec:	f000 f820 	bl	8001330 <_init>
 80012f0:	1ba4      	subs	r4, r4, r6
 80012f2:	10a4      	asrs	r4, r4, #2
 80012f4:	2500      	movs	r5, #0
 80012f6:	42a5      	cmp	r5, r4
 80012f8:	d105      	bne.n	8001306 <__libc_init_array+0x2e>
 80012fa:	bd70      	pop	{r4, r5, r6, pc}
 80012fc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001300:	4798      	blx	r3
 8001302:	3501      	adds	r5, #1
 8001304:	e7ee      	b.n	80012e4 <__libc_init_array+0xc>
 8001306:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800130a:	4798      	blx	r3
 800130c:	3501      	adds	r5, #1
 800130e:	e7f2      	b.n	80012f6 <__libc_init_array+0x1e>
 8001310:	08001348 	.word	0x08001348
 8001314:	08001348 	.word	0x08001348
 8001318:	08001348 	.word	0x08001348
 800131c:	0800134c 	.word	0x0800134c

08001320 <memset>:
 8001320:	4402      	add	r2, r0
 8001322:	4603      	mov	r3, r0
 8001324:	4293      	cmp	r3, r2
 8001326:	d100      	bne.n	800132a <memset+0xa>
 8001328:	4770      	bx	lr
 800132a:	f803 1b01 	strb.w	r1, [r3], #1
 800132e:	e7f9      	b.n	8001324 <memset+0x4>

08001330 <_init>:
 8001330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001332:	bf00      	nop
 8001334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001336:	bc08      	pop	{r3}
 8001338:	469e      	mov	lr, r3
 800133a:	4770      	bx	lr

0800133c <_fini>:
 800133c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800133e:	bf00      	nop
 8001340:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001342:	bc08      	pop	{r3}
 8001344:	469e      	mov	lr, r3
 8001346:	4770      	bx	lr
