{"vcs1":{"timestamp_begin":1677613242.779252941, "rt":0.36, "ut":0.14, "st":0.10}}
{"vcselab":{"timestamp_begin":1677613243.199504839, "rt":0.41, "ut":0.26, "st":0.09}}
{"link":{"timestamp_begin":1677613243.665081993, "rt":0.20, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677613242.456992553}
{"VCS_COMP_START_TIME": 1677613242.456992553}
{"VCS_COMP_END_TIME": 1677613243.935327627}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338076}}
{"stitch_vcselab": {"peak_mem": 238952}}
