\hypertarget{class_g_p_i_oarray}{\section{G\+P\+I\+Oarray Entity Reference}
\label{class_g_p_i_oarray}\index{G\+P\+I\+Oarray@{G\+P\+I\+Oarray}}
}


Array di celle G\+P\+I\+O, pilotabili singolarmente.  




Diagramma delle classi per G\+P\+I\+Oarray\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=157pt]{class_g_p_i_oarray__inherit__graph}
\end{center}
\end{figure}


Diagramma di collaborazione per G\+P\+I\+Oarray\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=147pt]{class_g_p_i_oarray__coll__graph}
\end{center}
\end{figure}
\subsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\hyperlink{class_g_p_i_oarray_1_1_structural}{Structural} architecture
\end{DoxyCompactItemize}
\subsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{class_g_p_i_oarray_ga0a6af6eef40212dbaf130d57ce711256}{\hyperlink{group___g_p_i_o-array_ga0a6af6eef40212dbaf130d57ce711256}{ieee} }\label{class_g_p_i_oarray_ga0a6af6eef40212dbaf130d57ce711256}

\end{DoxyCompactItemize}
\subsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{class_g_p_i_oarray_gacd03516902501cd1c7296a98e22c6fcb}{\hyperlink{group___g_p_i_o-array_gacd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}   }\label{class_g_p_i_oarray_gacd03516902501cd1c7296a98e22c6fcb}

\end{DoxyCompactItemize}
\subsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{class_g_p_i_oarray_ga0b52ca75e9a6093b2b60d5e851803069}{\hyperlink{group___g_p_i_o-array_ga0b52ca75e9a6093b2b60d5e851803069}{G\+P\+I\+O\+\_\+width} {\bfseries {\bfseries \textcolor{vhdlchar}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }}}}\label{class_g_p_i_oarray_ga0b52ca75e9a6093b2b60d5e851803069}

\begin{DoxyCompactList}\small\item\em numero di istanze G\+P\+I\+O create, di default pari a 4 celle. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{class_g_p_i_oarray_ga11dd30ea6a502615af8dccf7a8bc78fe}{\hyperlink{group___g_p_i_o-array_ga11dd30ea6a502615af8dccf7a8bc78fe}{G\+P\+I\+O\+\_\+enable}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{group___g_p_i_o-array_ga0b52ca75e9a6093b2b60d5e851803069}{G\+P\+I\+O\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{class_g_p_i_oarray_ga11dd30ea6a502615af8dccf7a8bc78fe}

\begin{DoxyCompactList}\small\item\em segnale di abilitazione, permette di pilotare la linea \char`\"{}\+G\+P\+I\+O\+\_\+inout\char`\"{}. Quando G\+P\+I\+O\+\_\+enable(i)=1, la linea G\+P\+I\+O\+\_\+inout(i) e quella G\+P\+I\+O\+\_\+write(i) sono connesse tra loro, consentendo la scrittura del valore del pin. \end{DoxyCompactList}\item 
\hypertarget{class_g_p_i_oarray_ga15a2a96cc1645c826c8ac6469f70c5c0}{\hyperlink{group___g_p_i_o-array_ga15a2a96cc1645c826c8ac6469f70c5c0}{G\+P\+I\+O\+\_\+write}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{group___g_p_i_o-array_ga0b52ca75e9a6093b2b60d5e851803069}{G\+P\+I\+O\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{class_g_p_i_oarray_ga15a2a96cc1645c826c8ac6469f70c5c0}

\begin{DoxyCompactList}\small\item\em segnale di input, diretto verso l'esterno del device. Quando G\+P\+I\+O\+\_\+enable(i)=1, la linea G\+P\+I\+O\+\_\+inout(i) e quella G\+P\+I\+O\+\_\+write(i) sono connesse tra loro, consentendo la scrittura del valore del pin. \end{DoxyCompactList}\item 
\hypertarget{class_g_p_i_oarray_ga8829699d739ef35a4c5da396ffd38387}{\hyperlink{group___g_p_i_o-array_ga8829699d739ef35a4c5da396ffd38387}{G\+P\+I\+O\+\_\+inout}  {\bfseries {\bfseries \textcolor{vhdlchar}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{group___g_p_i_o-array_ga0b52ca75e9a6093b2b60d5e851803069}{G\+P\+I\+O\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{class_g_p_i_oarray_ga8829699d739ef35a4c5da396ffd38387}

\begin{DoxyCompactList}\small\item\em segnale bidirezionale diretto verso l'esterno del device. Può essere usato per leggere/scrivere segnali digitali da/verso l'esterno del device. \end{DoxyCompactList}\item 
\hypertarget{class_g_p_i_oarray_gafbe6792efd02cef42af7717592c1b04a}{\hyperlink{group___g_p_i_o-array_gafbe6792efd02cef42af7717592c1b04a}{G\+P\+I\+O\+\_\+read}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{group___g_p_i_o-array_ga0b52ca75e9a6093b2b60d5e851803069}{G\+P\+I\+O\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{class_g_p_i_oarray_gafbe6792efd02cef42af7717592c1b04a}

\begin{DoxyCompactList}\small\item\em segnale di output, diretto verso l'esterno del device. Quando G\+P\+I\+O\+\_\+enable(i)=1, la linea G\+P\+I\+O\+\_\+inout(i) e quella G\+P\+I\+O\+\_\+write(i) sono connesse tra loro, consentendo la scrittura del valore del pin, per cui questo segnale assume esattamente il valore con cui viene impostato il segnale G\+P\+I\+O\+\_\+write(i). Se G\+P\+I\+O\+\_\+enable(i)=0, il valore del segnale può essere forzato dall' esterno del device. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Descrizione dettagliata}
Array di celle G\+P\+I\+O, pilotabili singolarmente. 

La documentazione per questa classe è stata generata a partire dal seguente file\+:\begin{DoxyCompactItemize}
\item 
Src/my\+G\+P\+I\+O/\+V\+H\+D\+L/\hyperlink{_g_p_i_oarray_8vhd}{G\+P\+I\+Oarray.\+vhd}\end{DoxyCompactItemize}
