;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 212, 32
	DJN -1, @-20
	JMZ 0, <922
	ADD 1, 20
	ADD <2, @2
	MOV @20, -892
	DJN 0, <-2
	DJN 0, <-2
	SPL -120, -320
	MOV 0, <-2
	ADD @-30, 4
	MOV 0, -0
	ADD @-30, 4
	ADD @-30, 4
	ADD @-30, 4
	ADD @-30, 4
	JMZ 0, <922
	ADD 130, 9
	JMZ 0, <922
	CMP #0, -0
	SPL 0
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	CMP @-127, 100
	JMN -12, #10
	ADD 180, 9
	CMP @121, 103
	MOV -7, <-20
	JMN @12, #200
	CMP @0, @2
	MOV -7, <-20
	JMN 126, 106
	JMN 126, 106
	SUB -15, @10
	CMP #12, @700
	SPL 300, 90
	MOV -7, <-20
	SPL 0, <-2
	SPL 0, <-2
	JMN -207, @-120
	DJN -1, @-20
	CMP -207, <-120
	MOV <137, 109
	MOV <137, 109
