Unpipelined computation hardware:

![](a.png)

Three-stage pipelined computation hardware:

![](b.png)

One clock cycle of pipeline operation:

![](c.png)

The system throughput is limited by the speed of the slowest stage:

![](d.png)
