
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 256-bit Data Rate: 1600 MT/s

CPU 0 runs ../ipc1_public/server_001.champsimtrace.xz
CPU 0 Bimodal branch predictor
Heartbeat CPU 0 instructions: 10000001 cycles: 4040879 heartbeat IPC: 2.47471 cumulative IPC: 2.47471 (Simulation time: 0 hr 0 min 12 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 8195337 heartbeat IPC: 2.40705 cumulative IPC: 2.44041 (Simulation time: 0 hr 0 min 24 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 10229291 (Simulation time: 0 hr 0 min 29 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 16424171 heartbeat IPC: 1.21524 cumulative IPC: 0.807118 (Simulation time: 0 hr 0 min 37 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 30779738 heartbeat IPC: 0.696594 cumulative IPC: 0.729911 (Simulation time: 0 hr 0 min 51 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 44288145 heartbeat IPC: 0.74028 cumulative IPC: 0.734023 (Simulation time: 0 hr 1 min 6 sec) 
Finished CPU 0 instructions: 25000001 cycles: 34058855 cumulative IPC: 0.734023 (Simulation time: 0 hr 1 min 6 sec) 

CPU 0 Branch Prediction Accuracy: 95.5368% MPKI: 7.61544

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.734023 instructions: 25000001 cycles: 34058855
L1D TOTAL     ACCESS:    6410863  HIT:    6200783  MISS:     210080
L1D LOAD      ACCESS:    3781979  HIT:    3624163  MISS:     157816
L1D RFO       ACCESS:    2628884  HIT:    2576620  MISS:      52264
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL     ACCESS:    5467682  HIT:    5366801  MISS:     100881
L1I LOAD      ACCESS:    5467682  HIT:    5366801  MISS:     100881
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC TOTAL     ACCESS:     525207  HIT:     406913  MISS:     118294
LLC LOAD      ACCESS:     258696  HIT:     193439  MISS:      65257
LLC RFO       ACCESS:      52263  HIT:      11702  MISS:      40561
LLC PREFETCH  ACCESS:     110071  HIT:      97595  MISS:      12476
LLC WRITEBACK ACCESS:     104177  HIT:     104177  MISS:          0
LLC PREFETCH  REQUESTED:     214493  ISSUED:     188539  USEFUL:      20185  USELESS:        209
Major fault: 0 Minor fault: 10188

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


------------------------------------

=== CPU 0 Total Stats ===
* CPU 0 Total Accesses: 258696
* CPU 0 Total Misses: 65257
* CPU 0 Total Prefetches: 12476
* CPU 0 Total Prefetch Hits: 12197
* CPU 0 Total Non-useful Prefetches: 136
* CPU 0 Total Undecided Prefetches: 143

=== CPU 0 ROI Stats ===
* CPU 0 ROI Accesses: 258696
* CPU 0 ROI Misses: 65257
* CPU 0 ROI Prefetches: 12476
* CPU 0 ROI Prefetch Hits: 12197
* CPU 0 ROI Non-useful Prefetches: 136
* CPU 0 ROI Undecided Prefetches: 143

