Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Mar 14 12:37:59 2019
| Host         : TheShell running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file SolarRAT_Driver_timing_summary_routed.rpt -pb SolarRAT_Driver_timing_summary_routed.pb -rpx SolarRAT_Driver_timing_summary_routed.rpx -warn_on_violation
| Design       : SolarRAT_Driver
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: WIZARD/segment1/XLXI_47/clk_div_reg/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: s_clk_50_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 613 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.111      -95.082                     32                  425        0.159        0.000                      0                  425        4.500        0.000                       0                   198  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.111      -95.082                     32                  425        0.159        0.000                      0                  425        4.500        0.000                       0                   198  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           32  Failing Endpoints,  Worst Slack       -3.111ns,  Total Violation      -95.082ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.111ns  (required time - arrival time)
  Source:                 WIZARD/m_b2d/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/div_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.069ns  (logic 6.849ns (52.405%)  route 6.220ns (47.595%))
  Logic Levels:           24  (CARRY4=18 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.541     5.062    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X32Y69         FDRE                                         r  WIZARD/m_b2d/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  WIZARD/m_b2d/data_reg[7]/Q
                         net (fo=67, routed)          0.688     6.206    WIZARD/m_b2d/data_reg_n_0_[7]
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.124     6.330 r  WIZARD/m_b2d/div0__178_i_3/O
                         net (fo=6, routed)           0.819     7.149    WIZARD/m_b2d/div0__178_i_3_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.669 r  WIZARD/m_b2d/div0__178/CO[3]
                         net (fo=1, routed)           0.000     7.669    WIZARD/m_b2d/div0__178_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.786 r  WIZARD/m_b2d/div0__179/CO[3]
                         net (fo=1, routed)           0.000     7.786    WIZARD/m_b2d/div0__179_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.109 r  WIZARD/m_b2d/div0__180/O[1]
                         net (fo=3, routed)           0.679     8.788    WIZARD/m_b2d/div0__180_n_6
    SLICE_X30Y70         LUT3 (Prop_lut3_I2_O)        0.306     9.094 r  WIZARD/m_b2d/div0__224_i_2/O
                         net (fo=1, routed)           0.665     9.758    WIZARD/m_b2d/div0__224_i_2_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.156 r  WIZARD/m_b2d/div0__224/CO[3]
                         net (fo=1, routed)           0.000    10.156    WIZARD/m_b2d/div0__224_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.270 r  WIZARD/m_b2d/div0__225/CO[3]
                         net (fo=1, routed)           0.000    10.270    WIZARD/m_b2d/div0__225_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.384 r  WIZARD/m_b2d/div0__226/CO[3]
                         net (fo=1, routed)           0.000    10.384    WIZARD/m_b2d/div0__226_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.718 r  WIZARD/m_b2d/div0__227/O[1]
                         net (fo=3, routed)           0.610    11.329    WIZARD/m_b2d/div0__227_n_6
    SLICE_X29Y71         LUT3 (Prop_lut3_I0_O)        0.303    11.632 r  WIZARD/m_b2d/div0__238_i_2/O
                         net (fo=1, routed)           0.664    12.296    WIZARD/m_b2d/div0__238_i_2_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.694 r  WIZARD/m_b2d/div0__238/CO[3]
                         net (fo=1, routed)           0.000    12.694    WIZARD/m_b2d/div0__238_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.007 r  WIZARD/m_b2d/div0__239/O[3]
                         net (fo=5, routed)           0.811    13.817    WIZARD/m_b2d/div0__239_n_4
    SLICE_X34Y77         LUT2 (Prop_lut2_I0_O)        0.306    14.123 r  WIZARD/m_b2d/div0__247_i_3/O
                         net (fo=1, routed)           0.000    14.123    WIZARD/m_b2d/div0__247_i_3_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.656 r  WIZARD/m_b2d/div0__247/CO[3]
                         net (fo=1, routed)           0.000    14.656    WIZARD/m_b2d/div0__247_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.773 r  WIZARD/m_b2d/div0__248/CO[3]
                         net (fo=1, routed)           0.000    14.773    WIZARD/m_b2d/div0__248_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.890 r  WIZARD/m_b2d/div0__249/CO[3]
                         net (fo=1, routed)           0.000    14.890    WIZARD/m_b2d/div0__249_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.007 r  WIZARD/m_b2d/div0__250/CO[3]
                         net (fo=1, routed)           0.000    15.007    WIZARD/m_b2d/div0__250_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.124 r  WIZARD/m_b2d/div0__251/CO[3]
                         net (fo=1, routed)           0.000    15.124    WIZARD/m_b2d/div0__251_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.241 r  WIZARD/m_b2d/div0__252/CO[3]
                         net (fo=1, routed)           0.000    15.241    WIZARD/m_b2d/div0__252_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.460 r  WIZARD/m_b2d/div0__253/O[0]
                         net (fo=3, routed)           0.637    16.098    WIZARD/m_b2d/div0__253_n_7
    SLICE_X35Y83         LUT4 (Prop_lut4_I2_O)        0.295    16.393 r  WIZARD/m_b2d/div0__261_i_7/O
                         net (fo=1, routed)           0.000    16.393    WIZARD/m_b2d/div0__261_i_7_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.943 r  WIZARD/m_b2d/div0__261/CO[3]
                         net (fo=1, routed)           0.000    16.943    WIZARD/m_b2d/div0__261_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.171 r  WIZARD/m_b2d/div0__262/CO[2]
                         net (fo=29, routed)          0.647    17.818    WIZARD/m_b2d/div0__262_n_1
    SLICE_X33Y83         LUT4 (Prop_lut4_I1_O)        0.313    18.131 r  WIZARD/m_b2d/div[23]_i_1/O
                         net (fo=1, routed)           0.000    18.131    WIZARD/m_b2d/p_0_in[23]
    SLICE_X33Y83         FDRE                                         r  WIZARD/m_b2d/div_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.428    14.769    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X33Y83         FDRE                                         r  WIZARD/m_b2d/div_reg[23]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X33Y83         FDRE (Setup_fdre_C_D)        0.029    15.021    WIZARD/m_b2d/div_reg[23]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -18.131    
  -------------------------------------------------------------------
                         slack                                 -3.111    

Slack (VIOLATED) :        -3.106ns  (required time - arrival time)
  Source:                 WIZARD/m_b2d/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/div_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.066ns  (logic 6.849ns (52.417%)  route 6.217ns (47.583%))
  Logic Levels:           24  (CARRY4=18 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.541     5.062    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X32Y69         FDRE                                         r  WIZARD/m_b2d/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  WIZARD/m_b2d/data_reg[7]/Q
                         net (fo=67, routed)          0.688     6.206    WIZARD/m_b2d/data_reg_n_0_[7]
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.124     6.330 r  WIZARD/m_b2d/div0__178_i_3/O
                         net (fo=6, routed)           0.819     7.149    WIZARD/m_b2d/div0__178_i_3_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.669 r  WIZARD/m_b2d/div0__178/CO[3]
                         net (fo=1, routed)           0.000     7.669    WIZARD/m_b2d/div0__178_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.786 r  WIZARD/m_b2d/div0__179/CO[3]
                         net (fo=1, routed)           0.000     7.786    WIZARD/m_b2d/div0__179_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.109 r  WIZARD/m_b2d/div0__180/O[1]
                         net (fo=3, routed)           0.679     8.788    WIZARD/m_b2d/div0__180_n_6
    SLICE_X30Y70         LUT3 (Prop_lut3_I2_O)        0.306     9.094 r  WIZARD/m_b2d/div0__224_i_2/O
                         net (fo=1, routed)           0.665     9.758    WIZARD/m_b2d/div0__224_i_2_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.156 r  WIZARD/m_b2d/div0__224/CO[3]
                         net (fo=1, routed)           0.000    10.156    WIZARD/m_b2d/div0__224_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.270 r  WIZARD/m_b2d/div0__225/CO[3]
                         net (fo=1, routed)           0.000    10.270    WIZARD/m_b2d/div0__225_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.384 r  WIZARD/m_b2d/div0__226/CO[3]
                         net (fo=1, routed)           0.000    10.384    WIZARD/m_b2d/div0__226_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.718 r  WIZARD/m_b2d/div0__227/O[1]
                         net (fo=3, routed)           0.610    11.329    WIZARD/m_b2d/div0__227_n_6
    SLICE_X29Y71         LUT3 (Prop_lut3_I0_O)        0.303    11.632 r  WIZARD/m_b2d/div0__238_i_2/O
                         net (fo=1, routed)           0.664    12.296    WIZARD/m_b2d/div0__238_i_2_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.694 r  WIZARD/m_b2d/div0__238/CO[3]
                         net (fo=1, routed)           0.000    12.694    WIZARD/m_b2d/div0__238_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.007 r  WIZARD/m_b2d/div0__239/O[3]
                         net (fo=5, routed)           0.811    13.817    WIZARD/m_b2d/div0__239_n_4
    SLICE_X34Y77         LUT2 (Prop_lut2_I0_O)        0.306    14.123 r  WIZARD/m_b2d/div0__247_i_3/O
                         net (fo=1, routed)           0.000    14.123    WIZARD/m_b2d/div0__247_i_3_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.656 r  WIZARD/m_b2d/div0__247/CO[3]
                         net (fo=1, routed)           0.000    14.656    WIZARD/m_b2d/div0__247_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.773 r  WIZARD/m_b2d/div0__248/CO[3]
                         net (fo=1, routed)           0.000    14.773    WIZARD/m_b2d/div0__248_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.890 r  WIZARD/m_b2d/div0__249/CO[3]
                         net (fo=1, routed)           0.000    14.890    WIZARD/m_b2d/div0__249_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.007 r  WIZARD/m_b2d/div0__250/CO[3]
                         net (fo=1, routed)           0.000    15.007    WIZARD/m_b2d/div0__250_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.124 r  WIZARD/m_b2d/div0__251/CO[3]
                         net (fo=1, routed)           0.000    15.124    WIZARD/m_b2d/div0__251_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.241 r  WIZARD/m_b2d/div0__252/CO[3]
                         net (fo=1, routed)           0.000    15.241    WIZARD/m_b2d/div0__252_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.460 r  WIZARD/m_b2d/div0__253/O[0]
                         net (fo=3, routed)           0.637    16.098    WIZARD/m_b2d/div0__253_n_7
    SLICE_X35Y83         LUT4 (Prop_lut4_I2_O)        0.295    16.393 r  WIZARD/m_b2d/div0__261_i_7/O
                         net (fo=1, routed)           0.000    16.393    WIZARD/m_b2d/div0__261_i_7_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.943 r  WIZARD/m_b2d/div0__261/CO[3]
                         net (fo=1, routed)           0.000    16.943    WIZARD/m_b2d/div0__261_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.171 r  WIZARD/m_b2d/div0__262/CO[2]
                         net (fo=29, routed)          0.644    17.815    WIZARD/m_b2d/div0__262_n_1
    SLICE_X33Y83         LUT4 (Prop_lut4_I1_O)        0.313    18.128 r  WIZARD/m_b2d/div[21]_i_1/O
                         net (fo=1, routed)           0.000    18.128    WIZARD/m_b2d/p_0_in[21]
    SLICE_X33Y83         FDRE                                         r  WIZARD/m_b2d/div_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.428    14.769    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X33Y83         FDRE                                         r  WIZARD/m_b2d/div_reg[21]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X33Y83         FDRE (Setup_fdre_C_D)        0.031    15.023    WIZARD/m_b2d/div_reg[21]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -18.128    
  -------------------------------------------------------------------
                         slack                                 -3.106    

Slack (VIOLATED) :        -3.086ns  (required time - arrival time)
  Source:                 WIZARD/m_b2d/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.044ns  (logic 6.849ns (52.505%)  route 6.195ns (47.495%))
  Logic Levels:           24  (CARRY4=18 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.541     5.062    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X32Y69         FDRE                                         r  WIZARD/m_b2d/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  WIZARD/m_b2d/data_reg[7]/Q
                         net (fo=67, routed)          0.688     6.206    WIZARD/m_b2d/data_reg_n_0_[7]
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.124     6.330 r  WIZARD/m_b2d/div0__178_i_3/O
                         net (fo=6, routed)           0.819     7.149    WIZARD/m_b2d/div0__178_i_3_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.669 r  WIZARD/m_b2d/div0__178/CO[3]
                         net (fo=1, routed)           0.000     7.669    WIZARD/m_b2d/div0__178_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.786 r  WIZARD/m_b2d/div0__179/CO[3]
                         net (fo=1, routed)           0.000     7.786    WIZARD/m_b2d/div0__179_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.109 r  WIZARD/m_b2d/div0__180/O[1]
                         net (fo=3, routed)           0.679     8.788    WIZARD/m_b2d/div0__180_n_6
    SLICE_X30Y70         LUT3 (Prop_lut3_I2_O)        0.306     9.094 r  WIZARD/m_b2d/div0__224_i_2/O
                         net (fo=1, routed)           0.665     9.758    WIZARD/m_b2d/div0__224_i_2_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.156 r  WIZARD/m_b2d/div0__224/CO[3]
                         net (fo=1, routed)           0.000    10.156    WIZARD/m_b2d/div0__224_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.270 r  WIZARD/m_b2d/div0__225/CO[3]
                         net (fo=1, routed)           0.000    10.270    WIZARD/m_b2d/div0__225_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.384 r  WIZARD/m_b2d/div0__226/CO[3]
                         net (fo=1, routed)           0.000    10.384    WIZARD/m_b2d/div0__226_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.718 r  WIZARD/m_b2d/div0__227/O[1]
                         net (fo=3, routed)           0.610    11.329    WIZARD/m_b2d/div0__227_n_6
    SLICE_X29Y71         LUT3 (Prop_lut3_I0_O)        0.303    11.632 r  WIZARD/m_b2d/div0__238_i_2/O
                         net (fo=1, routed)           0.664    12.296    WIZARD/m_b2d/div0__238_i_2_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.694 r  WIZARD/m_b2d/div0__238/CO[3]
                         net (fo=1, routed)           0.000    12.694    WIZARD/m_b2d/div0__238_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.007 r  WIZARD/m_b2d/div0__239/O[3]
                         net (fo=5, routed)           0.811    13.817    WIZARD/m_b2d/div0__239_n_4
    SLICE_X34Y77         LUT2 (Prop_lut2_I0_O)        0.306    14.123 r  WIZARD/m_b2d/div0__247_i_3/O
                         net (fo=1, routed)           0.000    14.123    WIZARD/m_b2d/div0__247_i_3_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.656 r  WIZARD/m_b2d/div0__247/CO[3]
                         net (fo=1, routed)           0.000    14.656    WIZARD/m_b2d/div0__247_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.773 r  WIZARD/m_b2d/div0__248/CO[3]
                         net (fo=1, routed)           0.000    14.773    WIZARD/m_b2d/div0__248_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.890 r  WIZARD/m_b2d/div0__249/CO[3]
                         net (fo=1, routed)           0.000    14.890    WIZARD/m_b2d/div0__249_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.007 r  WIZARD/m_b2d/div0__250/CO[3]
                         net (fo=1, routed)           0.000    15.007    WIZARD/m_b2d/div0__250_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.124 r  WIZARD/m_b2d/div0__251/CO[3]
                         net (fo=1, routed)           0.000    15.124    WIZARD/m_b2d/div0__251_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.241 r  WIZARD/m_b2d/div0__252/CO[3]
                         net (fo=1, routed)           0.000    15.241    WIZARD/m_b2d/div0__252_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.460 r  WIZARD/m_b2d/div0__253/O[0]
                         net (fo=3, routed)           0.637    16.098    WIZARD/m_b2d/div0__253_n_7
    SLICE_X35Y83         LUT4 (Prop_lut4_I2_O)        0.295    16.393 r  WIZARD/m_b2d/div0__261_i_7/O
                         net (fo=1, routed)           0.000    16.393    WIZARD/m_b2d/div0__261_i_7_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.943 r  WIZARD/m_b2d/div0__261/CO[3]
                         net (fo=1, routed)           0.000    16.943    WIZARD/m_b2d/div0__261_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.171 r  WIZARD/m_b2d/div0__262/CO[2]
                         net (fo=29, routed)          0.622    17.793    WIZARD/m_b2d/div0__262_n_1
    SLICE_X32Y83         LUT4 (Prop_lut4_I1_O)        0.313    18.106 r  WIZARD/m_b2d/div[1]_i_1/O
                         net (fo=1, routed)           0.000    18.106    WIZARD/m_b2d/p_0_in[1]
    SLICE_X32Y83         FDRE                                         r  WIZARD/m_b2d/div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.428    14.769    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X32Y83         FDRE                                         r  WIZARD/m_b2d/div_reg[1]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X32Y83         FDRE (Setup_fdre_C_D)        0.029    15.021    WIZARD/m_b2d/div_reg[1]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -18.106    
  -------------------------------------------------------------------
                         slack                                 -3.086    

Slack (VIOLATED) :        -3.083ns  (required time - arrival time)
  Source:                 WIZARD/m_b2d/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/div_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.044ns  (logic 6.849ns (52.505%)  route 6.195ns (47.495%))
  Logic Levels:           24  (CARRY4=18 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.541     5.062    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X32Y69         FDRE                                         r  WIZARD/m_b2d/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  WIZARD/m_b2d/data_reg[7]/Q
                         net (fo=67, routed)          0.688     6.206    WIZARD/m_b2d/data_reg_n_0_[7]
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.124     6.330 r  WIZARD/m_b2d/div0__178_i_3/O
                         net (fo=6, routed)           0.819     7.149    WIZARD/m_b2d/div0__178_i_3_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.669 r  WIZARD/m_b2d/div0__178/CO[3]
                         net (fo=1, routed)           0.000     7.669    WIZARD/m_b2d/div0__178_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.786 r  WIZARD/m_b2d/div0__179/CO[3]
                         net (fo=1, routed)           0.000     7.786    WIZARD/m_b2d/div0__179_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.109 r  WIZARD/m_b2d/div0__180/O[1]
                         net (fo=3, routed)           0.679     8.788    WIZARD/m_b2d/div0__180_n_6
    SLICE_X30Y70         LUT3 (Prop_lut3_I2_O)        0.306     9.094 r  WIZARD/m_b2d/div0__224_i_2/O
                         net (fo=1, routed)           0.665     9.758    WIZARD/m_b2d/div0__224_i_2_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.156 r  WIZARD/m_b2d/div0__224/CO[3]
                         net (fo=1, routed)           0.000    10.156    WIZARD/m_b2d/div0__224_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.270 r  WIZARD/m_b2d/div0__225/CO[3]
                         net (fo=1, routed)           0.000    10.270    WIZARD/m_b2d/div0__225_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.384 r  WIZARD/m_b2d/div0__226/CO[3]
                         net (fo=1, routed)           0.000    10.384    WIZARD/m_b2d/div0__226_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.718 r  WIZARD/m_b2d/div0__227/O[1]
                         net (fo=3, routed)           0.610    11.329    WIZARD/m_b2d/div0__227_n_6
    SLICE_X29Y71         LUT3 (Prop_lut3_I0_O)        0.303    11.632 r  WIZARD/m_b2d/div0__238_i_2/O
                         net (fo=1, routed)           0.664    12.296    WIZARD/m_b2d/div0__238_i_2_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.694 r  WIZARD/m_b2d/div0__238/CO[3]
                         net (fo=1, routed)           0.000    12.694    WIZARD/m_b2d/div0__238_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.007 r  WIZARD/m_b2d/div0__239/O[3]
                         net (fo=5, routed)           0.811    13.817    WIZARD/m_b2d/div0__239_n_4
    SLICE_X34Y77         LUT2 (Prop_lut2_I0_O)        0.306    14.123 r  WIZARD/m_b2d/div0__247_i_3/O
                         net (fo=1, routed)           0.000    14.123    WIZARD/m_b2d/div0__247_i_3_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.656 r  WIZARD/m_b2d/div0__247/CO[3]
                         net (fo=1, routed)           0.000    14.656    WIZARD/m_b2d/div0__247_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.773 r  WIZARD/m_b2d/div0__248/CO[3]
                         net (fo=1, routed)           0.000    14.773    WIZARD/m_b2d/div0__248_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.890 r  WIZARD/m_b2d/div0__249/CO[3]
                         net (fo=1, routed)           0.000    14.890    WIZARD/m_b2d/div0__249_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.007 r  WIZARD/m_b2d/div0__250/CO[3]
                         net (fo=1, routed)           0.000    15.007    WIZARD/m_b2d/div0__250_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.124 r  WIZARD/m_b2d/div0__251/CO[3]
                         net (fo=1, routed)           0.000    15.124    WIZARD/m_b2d/div0__251_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.241 r  WIZARD/m_b2d/div0__252/CO[3]
                         net (fo=1, routed)           0.000    15.241    WIZARD/m_b2d/div0__252_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.460 r  WIZARD/m_b2d/div0__253/O[0]
                         net (fo=3, routed)           0.637    16.098    WIZARD/m_b2d/div0__253_n_7
    SLICE_X35Y83         LUT4 (Prop_lut4_I2_O)        0.295    16.393 r  WIZARD/m_b2d/div0__261_i_7/O
                         net (fo=1, routed)           0.000    16.393    WIZARD/m_b2d/div0__261_i_7_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.943 r  WIZARD/m_b2d/div0__261/CO[3]
                         net (fo=1, routed)           0.000    16.943    WIZARD/m_b2d/div0__261_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.171 r  WIZARD/m_b2d/div0__262/CO[2]
                         net (fo=29, routed)          0.622    17.793    WIZARD/m_b2d/div0__262_n_1
    SLICE_X32Y83         LUT4 (Prop_lut4_I1_O)        0.313    18.106 r  WIZARD/m_b2d/div[9]_i_1/O
                         net (fo=1, routed)           0.000    18.106    WIZARD/m_b2d/p_0_in[9]
    SLICE_X32Y83         FDRE                                         r  WIZARD/m_b2d/div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.428    14.769    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X32Y83         FDRE                                         r  WIZARD/m_b2d/div_reg[9]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X32Y83         FDRE (Setup_fdre_C_D)        0.032    15.024    WIZARD/m_b2d/div_reg[9]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -18.106    
  -------------------------------------------------------------------
                         slack                                 -3.083    

Slack (VIOLATED) :        -3.081ns  (required time - arrival time)
  Source:                 WIZARD/m_b2d/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.041ns  (logic 6.849ns (52.517%)  route 6.192ns (47.483%))
  Logic Levels:           24  (CARRY4=18 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.541     5.062    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X32Y69         FDRE                                         r  WIZARD/m_b2d/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  WIZARD/m_b2d/data_reg[7]/Q
                         net (fo=67, routed)          0.688     6.206    WIZARD/m_b2d/data_reg_n_0_[7]
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.124     6.330 r  WIZARD/m_b2d/div0__178_i_3/O
                         net (fo=6, routed)           0.819     7.149    WIZARD/m_b2d/div0__178_i_3_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.669 r  WIZARD/m_b2d/div0__178/CO[3]
                         net (fo=1, routed)           0.000     7.669    WIZARD/m_b2d/div0__178_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.786 r  WIZARD/m_b2d/div0__179/CO[3]
                         net (fo=1, routed)           0.000     7.786    WIZARD/m_b2d/div0__179_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.109 r  WIZARD/m_b2d/div0__180/O[1]
                         net (fo=3, routed)           0.679     8.788    WIZARD/m_b2d/div0__180_n_6
    SLICE_X30Y70         LUT3 (Prop_lut3_I2_O)        0.306     9.094 r  WIZARD/m_b2d/div0__224_i_2/O
                         net (fo=1, routed)           0.665     9.758    WIZARD/m_b2d/div0__224_i_2_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.156 r  WIZARD/m_b2d/div0__224/CO[3]
                         net (fo=1, routed)           0.000    10.156    WIZARD/m_b2d/div0__224_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.270 r  WIZARD/m_b2d/div0__225/CO[3]
                         net (fo=1, routed)           0.000    10.270    WIZARD/m_b2d/div0__225_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.384 r  WIZARD/m_b2d/div0__226/CO[3]
                         net (fo=1, routed)           0.000    10.384    WIZARD/m_b2d/div0__226_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.718 r  WIZARD/m_b2d/div0__227/O[1]
                         net (fo=3, routed)           0.610    11.329    WIZARD/m_b2d/div0__227_n_6
    SLICE_X29Y71         LUT3 (Prop_lut3_I0_O)        0.303    11.632 r  WIZARD/m_b2d/div0__238_i_2/O
                         net (fo=1, routed)           0.664    12.296    WIZARD/m_b2d/div0__238_i_2_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.694 r  WIZARD/m_b2d/div0__238/CO[3]
                         net (fo=1, routed)           0.000    12.694    WIZARD/m_b2d/div0__238_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.007 r  WIZARD/m_b2d/div0__239/O[3]
                         net (fo=5, routed)           0.811    13.817    WIZARD/m_b2d/div0__239_n_4
    SLICE_X34Y77         LUT2 (Prop_lut2_I0_O)        0.306    14.123 r  WIZARD/m_b2d/div0__247_i_3/O
                         net (fo=1, routed)           0.000    14.123    WIZARD/m_b2d/div0__247_i_3_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.656 r  WIZARD/m_b2d/div0__247/CO[3]
                         net (fo=1, routed)           0.000    14.656    WIZARD/m_b2d/div0__247_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.773 r  WIZARD/m_b2d/div0__248/CO[3]
                         net (fo=1, routed)           0.000    14.773    WIZARD/m_b2d/div0__248_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.890 r  WIZARD/m_b2d/div0__249/CO[3]
                         net (fo=1, routed)           0.000    14.890    WIZARD/m_b2d/div0__249_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.007 r  WIZARD/m_b2d/div0__250/CO[3]
                         net (fo=1, routed)           0.000    15.007    WIZARD/m_b2d/div0__250_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.124 r  WIZARD/m_b2d/div0__251/CO[3]
                         net (fo=1, routed)           0.000    15.124    WIZARD/m_b2d/div0__251_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.241 r  WIZARD/m_b2d/div0__252/CO[3]
                         net (fo=1, routed)           0.000    15.241    WIZARD/m_b2d/div0__252_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.460 r  WIZARD/m_b2d/div0__253/O[0]
                         net (fo=3, routed)           0.637    16.098    WIZARD/m_b2d/div0__253_n_7
    SLICE_X35Y83         LUT4 (Prop_lut4_I2_O)        0.295    16.393 r  WIZARD/m_b2d/div0__261_i_7/O
                         net (fo=1, routed)           0.000    16.393    WIZARD/m_b2d/div0__261_i_7_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.943 r  WIZARD/m_b2d/div0__261/CO[3]
                         net (fo=1, routed)           0.000    16.943    WIZARD/m_b2d/div0__261_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.171 r  WIZARD/m_b2d/div0__262/CO[2]
                         net (fo=29, routed)          0.619    17.790    WIZARD/m_b2d/div0__262_n_1
    SLICE_X32Y83         LUT4 (Prop_lut4_I1_O)        0.313    18.103 r  WIZARD/m_b2d/div[3]_i_1/O
                         net (fo=1, routed)           0.000    18.103    WIZARD/m_b2d/p_0_in[3]
    SLICE_X32Y83         FDRE                                         r  WIZARD/m_b2d/div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.428    14.769    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X32Y83         FDRE                                         r  WIZARD/m_b2d/div_reg[3]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X32Y83         FDRE (Setup_fdre_C_D)        0.031    15.023    WIZARD/m_b2d/div_reg[3]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -18.103    
  -------------------------------------------------------------------
                         slack                                 -3.081    

Slack (VIOLATED) :        -3.081ns  (required time - arrival time)
  Source:                 WIZARD/m_b2d/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.041ns  (logic 6.849ns (52.518%)  route 6.192ns (47.482%))
  Logic Levels:           24  (CARRY4=18 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.541     5.062    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X32Y69         FDRE                                         r  WIZARD/m_b2d/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  WIZARD/m_b2d/data_reg[7]/Q
                         net (fo=67, routed)          0.688     6.206    WIZARD/m_b2d/data_reg_n_0_[7]
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.124     6.330 r  WIZARD/m_b2d/div0__178_i_3/O
                         net (fo=6, routed)           0.819     7.149    WIZARD/m_b2d/div0__178_i_3_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.669 r  WIZARD/m_b2d/div0__178/CO[3]
                         net (fo=1, routed)           0.000     7.669    WIZARD/m_b2d/div0__178_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.786 r  WIZARD/m_b2d/div0__179/CO[3]
                         net (fo=1, routed)           0.000     7.786    WIZARD/m_b2d/div0__179_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.109 r  WIZARD/m_b2d/div0__180/O[1]
                         net (fo=3, routed)           0.679     8.788    WIZARD/m_b2d/div0__180_n_6
    SLICE_X30Y70         LUT3 (Prop_lut3_I2_O)        0.306     9.094 r  WIZARD/m_b2d/div0__224_i_2/O
                         net (fo=1, routed)           0.665     9.758    WIZARD/m_b2d/div0__224_i_2_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.156 r  WIZARD/m_b2d/div0__224/CO[3]
                         net (fo=1, routed)           0.000    10.156    WIZARD/m_b2d/div0__224_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.270 r  WIZARD/m_b2d/div0__225/CO[3]
                         net (fo=1, routed)           0.000    10.270    WIZARD/m_b2d/div0__225_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.384 r  WIZARD/m_b2d/div0__226/CO[3]
                         net (fo=1, routed)           0.000    10.384    WIZARD/m_b2d/div0__226_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.718 r  WIZARD/m_b2d/div0__227/O[1]
                         net (fo=3, routed)           0.610    11.329    WIZARD/m_b2d/div0__227_n_6
    SLICE_X29Y71         LUT3 (Prop_lut3_I0_O)        0.303    11.632 r  WIZARD/m_b2d/div0__238_i_2/O
                         net (fo=1, routed)           0.664    12.296    WIZARD/m_b2d/div0__238_i_2_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.694 r  WIZARD/m_b2d/div0__238/CO[3]
                         net (fo=1, routed)           0.000    12.694    WIZARD/m_b2d/div0__238_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.007 r  WIZARD/m_b2d/div0__239/O[3]
                         net (fo=5, routed)           0.811    13.817    WIZARD/m_b2d/div0__239_n_4
    SLICE_X34Y77         LUT2 (Prop_lut2_I0_O)        0.306    14.123 r  WIZARD/m_b2d/div0__247_i_3/O
                         net (fo=1, routed)           0.000    14.123    WIZARD/m_b2d/div0__247_i_3_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.656 r  WIZARD/m_b2d/div0__247/CO[3]
                         net (fo=1, routed)           0.000    14.656    WIZARD/m_b2d/div0__247_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.773 r  WIZARD/m_b2d/div0__248/CO[3]
                         net (fo=1, routed)           0.000    14.773    WIZARD/m_b2d/div0__248_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.890 r  WIZARD/m_b2d/div0__249/CO[3]
                         net (fo=1, routed)           0.000    14.890    WIZARD/m_b2d/div0__249_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.007 r  WIZARD/m_b2d/div0__250/CO[3]
                         net (fo=1, routed)           0.000    15.007    WIZARD/m_b2d/div0__250_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.124 r  WIZARD/m_b2d/div0__251/CO[3]
                         net (fo=1, routed)           0.000    15.124    WIZARD/m_b2d/div0__251_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.241 r  WIZARD/m_b2d/div0__252/CO[3]
                         net (fo=1, routed)           0.000    15.241    WIZARD/m_b2d/div0__252_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.460 r  WIZARD/m_b2d/div0__253/O[0]
                         net (fo=3, routed)           0.637    16.098    WIZARD/m_b2d/div0__253_n_7
    SLICE_X35Y83         LUT4 (Prop_lut4_I2_O)        0.295    16.393 r  WIZARD/m_b2d/div0__261_i_7/O
                         net (fo=1, routed)           0.000    16.393    WIZARD/m_b2d/div0__261_i_7_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.943 r  WIZARD/m_b2d/div0__261/CO[3]
                         net (fo=1, routed)           0.000    16.943    WIZARD/m_b2d/div0__261_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.171 r  WIZARD/m_b2d/div0__262/CO[2]
                         net (fo=29, routed)          0.619    17.790    WIZARD/m_b2d/div0__262_n_1
    SLICE_X32Y83         LUT4 (Prop_lut4_I1_O)        0.313    18.103 r  WIZARD/m_b2d/div[6]_i_1/O
                         net (fo=1, routed)           0.000    18.103    WIZARD/m_b2d/p_0_in[6]
    SLICE_X32Y83         FDRE                                         r  WIZARD/m_b2d/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.428    14.769    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X32Y83         FDRE                                         r  WIZARD/m_b2d/div_reg[6]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X32Y83         FDRE (Setup_fdre_C_D)        0.031    15.023    WIZARD/m_b2d/div_reg[6]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -18.103    
  -------------------------------------------------------------------
                         slack                                 -3.081    

Slack (VIOLATED) :        -3.049ns  (required time - arrival time)
  Source:                 WIZARD/m_b2d/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/div_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.009ns  (logic 6.849ns (52.650%)  route 6.160ns (47.350%))
  Logic Levels:           24  (CARRY4=18 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.541     5.062    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X32Y69         FDRE                                         r  WIZARD/m_b2d/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  WIZARD/m_b2d/data_reg[7]/Q
                         net (fo=67, routed)          0.688     6.206    WIZARD/m_b2d/data_reg_n_0_[7]
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.124     6.330 r  WIZARD/m_b2d/div0__178_i_3/O
                         net (fo=6, routed)           0.819     7.149    WIZARD/m_b2d/div0__178_i_3_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.669 r  WIZARD/m_b2d/div0__178/CO[3]
                         net (fo=1, routed)           0.000     7.669    WIZARD/m_b2d/div0__178_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.786 r  WIZARD/m_b2d/div0__179/CO[3]
                         net (fo=1, routed)           0.000     7.786    WIZARD/m_b2d/div0__179_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.109 r  WIZARD/m_b2d/div0__180/O[1]
                         net (fo=3, routed)           0.679     8.788    WIZARD/m_b2d/div0__180_n_6
    SLICE_X30Y70         LUT3 (Prop_lut3_I2_O)        0.306     9.094 r  WIZARD/m_b2d/div0__224_i_2/O
                         net (fo=1, routed)           0.665     9.758    WIZARD/m_b2d/div0__224_i_2_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.156 r  WIZARD/m_b2d/div0__224/CO[3]
                         net (fo=1, routed)           0.000    10.156    WIZARD/m_b2d/div0__224_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.270 r  WIZARD/m_b2d/div0__225/CO[3]
                         net (fo=1, routed)           0.000    10.270    WIZARD/m_b2d/div0__225_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.384 r  WIZARD/m_b2d/div0__226/CO[3]
                         net (fo=1, routed)           0.000    10.384    WIZARD/m_b2d/div0__226_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.718 r  WIZARD/m_b2d/div0__227/O[1]
                         net (fo=3, routed)           0.610    11.329    WIZARD/m_b2d/div0__227_n_6
    SLICE_X29Y71         LUT3 (Prop_lut3_I0_O)        0.303    11.632 r  WIZARD/m_b2d/div0__238_i_2/O
                         net (fo=1, routed)           0.664    12.296    WIZARD/m_b2d/div0__238_i_2_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.694 r  WIZARD/m_b2d/div0__238/CO[3]
                         net (fo=1, routed)           0.000    12.694    WIZARD/m_b2d/div0__238_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.007 r  WIZARD/m_b2d/div0__239/O[3]
                         net (fo=5, routed)           0.811    13.817    WIZARD/m_b2d/div0__239_n_4
    SLICE_X34Y77         LUT2 (Prop_lut2_I0_O)        0.306    14.123 r  WIZARD/m_b2d/div0__247_i_3/O
                         net (fo=1, routed)           0.000    14.123    WIZARD/m_b2d/div0__247_i_3_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.656 r  WIZARD/m_b2d/div0__247/CO[3]
                         net (fo=1, routed)           0.000    14.656    WIZARD/m_b2d/div0__247_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.773 r  WIZARD/m_b2d/div0__248/CO[3]
                         net (fo=1, routed)           0.000    14.773    WIZARD/m_b2d/div0__248_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.890 r  WIZARD/m_b2d/div0__249/CO[3]
                         net (fo=1, routed)           0.000    14.890    WIZARD/m_b2d/div0__249_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.007 r  WIZARD/m_b2d/div0__250/CO[3]
                         net (fo=1, routed)           0.000    15.007    WIZARD/m_b2d/div0__250_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.124 r  WIZARD/m_b2d/div0__251/CO[3]
                         net (fo=1, routed)           0.000    15.124    WIZARD/m_b2d/div0__251_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.241 r  WIZARD/m_b2d/div0__252/CO[3]
                         net (fo=1, routed)           0.000    15.241    WIZARD/m_b2d/div0__252_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.460 r  WIZARD/m_b2d/div0__253/O[0]
                         net (fo=3, routed)           0.637    16.098    WIZARD/m_b2d/div0__253_n_7
    SLICE_X35Y83         LUT4 (Prop_lut4_I2_O)        0.295    16.393 r  WIZARD/m_b2d/div0__261_i_7/O
                         net (fo=1, routed)           0.000    16.393    WIZARD/m_b2d/div0__261_i_7_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.943 r  WIZARD/m_b2d/div0__261/CO[3]
                         net (fo=1, routed)           0.000    16.943    WIZARD/m_b2d/div0__261_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.171 r  WIZARD/m_b2d/div0__262/CO[2]
                         net (fo=29, routed)          0.587    17.757    WIZARD/m_b2d/div0__262_n_1
    SLICE_X33Y84         LUT4 (Prop_lut4_I1_O)        0.313    18.070 r  WIZARD/m_b2d/div[4]_i_1/O
                         net (fo=1, routed)           0.000    18.070    WIZARD/m_b2d/p_0_in[4]
    SLICE_X33Y84         FDRE                                         r  WIZARD/m_b2d/div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.429    14.770    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X33Y84         FDRE                                         r  WIZARD/m_b2d/div_reg[4]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X33Y84         FDRE (Setup_fdre_C_D)        0.029    15.022    WIZARD/m_b2d/div_reg[4]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -18.070    
  -------------------------------------------------------------------
                         slack                                 -3.049    

Slack (VIOLATED) :        -3.048ns  (required time - arrival time)
  Source:                 WIZARD/m_b2d/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/div_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.011ns  (logic 6.849ns (52.640%)  route 6.162ns (47.360%))
  Logic Levels:           24  (CARRY4=18 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.541     5.062    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X32Y69         FDRE                                         r  WIZARD/m_b2d/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  WIZARD/m_b2d/data_reg[7]/Q
                         net (fo=67, routed)          0.688     6.206    WIZARD/m_b2d/data_reg_n_0_[7]
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.124     6.330 r  WIZARD/m_b2d/div0__178_i_3/O
                         net (fo=6, routed)           0.819     7.149    WIZARD/m_b2d/div0__178_i_3_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.669 r  WIZARD/m_b2d/div0__178/CO[3]
                         net (fo=1, routed)           0.000     7.669    WIZARD/m_b2d/div0__178_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.786 r  WIZARD/m_b2d/div0__179/CO[3]
                         net (fo=1, routed)           0.000     7.786    WIZARD/m_b2d/div0__179_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.109 r  WIZARD/m_b2d/div0__180/O[1]
                         net (fo=3, routed)           0.679     8.788    WIZARD/m_b2d/div0__180_n_6
    SLICE_X30Y70         LUT3 (Prop_lut3_I2_O)        0.306     9.094 r  WIZARD/m_b2d/div0__224_i_2/O
                         net (fo=1, routed)           0.665     9.758    WIZARD/m_b2d/div0__224_i_2_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.156 r  WIZARD/m_b2d/div0__224/CO[3]
                         net (fo=1, routed)           0.000    10.156    WIZARD/m_b2d/div0__224_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.270 r  WIZARD/m_b2d/div0__225/CO[3]
                         net (fo=1, routed)           0.000    10.270    WIZARD/m_b2d/div0__225_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.384 r  WIZARD/m_b2d/div0__226/CO[3]
                         net (fo=1, routed)           0.000    10.384    WIZARD/m_b2d/div0__226_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.718 r  WIZARD/m_b2d/div0__227/O[1]
                         net (fo=3, routed)           0.610    11.329    WIZARD/m_b2d/div0__227_n_6
    SLICE_X29Y71         LUT3 (Prop_lut3_I0_O)        0.303    11.632 r  WIZARD/m_b2d/div0__238_i_2/O
                         net (fo=1, routed)           0.664    12.296    WIZARD/m_b2d/div0__238_i_2_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.694 r  WIZARD/m_b2d/div0__238/CO[3]
                         net (fo=1, routed)           0.000    12.694    WIZARD/m_b2d/div0__238_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.007 r  WIZARD/m_b2d/div0__239/O[3]
                         net (fo=5, routed)           0.811    13.817    WIZARD/m_b2d/div0__239_n_4
    SLICE_X34Y77         LUT2 (Prop_lut2_I0_O)        0.306    14.123 r  WIZARD/m_b2d/div0__247_i_3/O
                         net (fo=1, routed)           0.000    14.123    WIZARD/m_b2d/div0__247_i_3_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.656 r  WIZARD/m_b2d/div0__247/CO[3]
                         net (fo=1, routed)           0.000    14.656    WIZARD/m_b2d/div0__247_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.773 r  WIZARD/m_b2d/div0__248/CO[3]
                         net (fo=1, routed)           0.000    14.773    WIZARD/m_b2d/div0__248_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.890 r  WIZARD/m_b2d/div0__249/CO[3]
                         net (fo=1, routed)           0.000    14.890    WIZARD/m_b2d/div0__249_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.007 r  WIZARD/m_b2d/div0__250/CO[3]
                         net (fo=1, routed)           0.000    15.007    WIZARD/m_b2d/div0__250_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.124 r  WIZARD/m_b2d/div0__251/CO[3]
                         net (fo=1, routed)           0.000    15.124    WIZARD/m_b2d/div0__251_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.241 r  WIZARD/m_b2d/div0__252/CO[3]
                         net (fo=1, routed)           0.000    15.241    WIZARD/m_b2d/div0__252_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.460 r  WIZARD/m_b2d/div0__253/O[0]
                         net (fo=3, routed)           0.637    16.098    WIZARD/m_b2d/div0__253_n_7
    SLICE_X35Y83         LUT4 (Prop_lut4_I2_O)        0.295    16.393 r  WIZARD/m_b2d/div0__261_i_7/O
                         net (fo=1, routed)           0.000    16.393    WIZARD/m_b2d/div0__261_i_7_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.943 r  WIZARD/m_b2d/div0__261/CO[3]
                         net (fo=1, routed)           0.000    16.943    WIZARD/m_b2d/div0__261_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.171 r  WIZARD/m_b2d/div0__262/CO[2]
                         net (fo=29, routed)          0.589    17.760    WIZARD/m_b2d/div0__262_n_1
    SLICE_X33Y85         LUT4 (Prop_lut4_I1_O)        0.313    18.073 r  WIZARD/m_b2d/div[26]_i_1/O
                         net (fo=1, routed)           0.000    18.073    WIZARD/m_b2d/p_0_in[26]
    SLICE_X33Y85         FDRE                                         r  WIZARD/m_b2d/div_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.430    14.771    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X33Y85         FDRE                                         r  WIZARD/m_b2d/div_reg[26]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X33Y85         FDRE (Setup_fdre_C_D)        0.031    15.025    WIZARD/m_b2d/div_reg[26]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -18.073    
  -------------------------------------------------------------------
                         slack                                 -3.048    

Slack (VIOLATED) :        -3.048ns  (required time - arrival time)
  Source:                 WIZARD/m_b2d/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/div_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.010ns  (logic 6.849ns (52.646%)  route 6.161ns (47.354%))
  Logic Levels:           24  (CARRY4=18 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.541     5.062    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X32Y69         FDRE                                         r  WIZARD/m_b2d/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  WIZARD/m_b2d/data_reg[7]/Q
                         net (fo=67, routed)          0.688     6.206    WIZARD/m_b2d/data_reg_n_0_[7]
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.124     6.330 r  WIZARD/m_b2d/div0__178_i_3/O
                         net (fo=6, routed)           0.819     7.149    WIZARD/m_b2d/div0__178_i_3_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.669 r  WIZARD/m_b2d/div0__178/CO[3]
                         net (fo=1, routed)           0.000     7.669    WIZARD/m_b2d/div0__178_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.786 r  WIZARD/m_b2d/div0__179/CO[3]
                         net (fo=1, routed)           0.000     7.786    WIZARD/m_b2d/div0__179_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.109 r  WIZARD/m_b2d/div0__180/O[1]
                         net (fo=3, routed)           0.679     8.788    WIZARD/m_b2d/div0__180_n_6
    SLICE_X30Y70         LUT3 (Prop_lut3_I2_O)        0.306     9.094 r  WIZARD/m_b2d/div0__224_i_2/O
                         net (fo=1, routed)           0.665     9.758    WIZARD/m_b2d/div0__224_i_2_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.156 r  WIZARD/m_b2d/div0__224/CO[3]
                         net (fo=1, routed)           0.000    10.156    WIZARD/m_b2d/div0__224_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.270 r  WIZARD/m_b2d/div0__225/CO[3]
                         net (fo=1, routed)           0.000    10.270    WIZARD/m_b2d/div0__225_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.384 r  WIZARD/m_b2d/div0__226/CO[3]
                         net (fo=1, routed)           0.000    10.384    WIZARD/m_b2d/div0__226_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.718 r  WIZARD/m_b2d/div0__227/O[1]
                         net (fo=3, routed)           0.610    11.329    WIZARD/m_b2d/div0__227_n_6
    SLICE_X29Y71         LUT3 (Prop_lut3_I0_O)        0.303    11.632 r  WIZARD/m_b2d/div0__238_i_2/O
                         net (fo=1, routed)           0.664    12.296    WIZARD/m_b2d/div0__238_i_2_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.694 r  WIZARD/m_b2d/div0__238/CO[3]
                         net (fo=1, routed)           0.000    12.694    WIZARD/m_b2d/div0__238_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.007 r  WIZARD/m_b2d/div0__239/O[3]
                         net (fo=5, routed)           0.811    13.817    WIZARD/m_b2d/div0__239_n_4
    SLICE_X34Y77         LUT2 (Prop_lut2_I0_O)        0.306    14.123 r  WIZARD/m_b2d/div0__247_i_3/O
                         net (fo=1, routed)           0.000    14.123    WIZARD/m_b2d/div0__247_i_3_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.656 r  WIZARD/m_b2d/div0__247/CO[3]
                         net (fo=1, routed)           0.000    14.656    WIZARD/m_b2d/div0__247_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.773 r  WIZARD/m_b2d/div0__248/CO[3]
                         net (fo=1, routed)           0.000    14.773    WIZARD/m_b2d/div0__248_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.890 r  WIZARD/m_b2d/div0__249/CO[3]
                         net (fo=1, routed)           0.000    14.890    WIZARD/m_b2d/div0__249_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.007 r  WIZARD/m_b2d/div0__250/CO[3]
                         net (fo=1, routed)           0.000    15.007    WIZARD/m_b2d/div0__250_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.124 r  WIZARD/m_b2d/div0__251/CO[3]
                         net (fo=1, routed)           0.000    15.124    WIZARD/m_b2d/div0__251_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.241 r  WIZARD/m_b2d/div0__252/CO[3]
                         net (fo=1, routed)           0.000    15.241    WIZARD/m_b2d/div0__252_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.460 r  WIZARD/m_b2d/div0__253/O[0]
                         net (fo=3, routed)           0.637    16.098    WIZARD/m_b2d/div0__253_n_7
    SLICE_X35Y83         LUT4 (Prop_lut4_I2_O)        0.295    16.393 r  WIZARD/m_b2d/div0__261_i_7/O
                         net (fo=1, routed)           0.000    16.393    WIZARD/m_b2d/div0__261_i_7_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.943 r  WIZARD/m_b2d/div0__261/CO[3]
                         net (fo=1, routed)           0.000    16.943    WIZARD/m_b2d/div0__261_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.171 r  WIZARD/m_b2d/div0__262/CO[2]
                         net (fo=29, routed)          0.588    17.758    WIZARD/m_b2d/div0__262_n_1
    SLICE_X33Y83         LUT4 (Prop_lut4_I1_O)        0.313    18.071 r  WIZARD/m_b2d/div[20]_i_1/O
                         net (fo=1, routed)           0.000    18.071    WIZARD/m_b2d/p_0_in[20]
    SLICE_X33Y83         FDRE                                         r  WIZARD/m_b2d/div_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.428    14.769    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X33Y83         FDRE                                         r  WIZARD/m_b2d/div_reg[20]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X33Y83         FDRE (Setup_fdre_C_D)        0.032    15.024    WIZARD/m_b2d/div_reg[20]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -18.071    
  -------------------------------------------------------------------
                         slack                                 -3.048    

Slack (VIOLATED) :        -3.043ns  (required time - arrival time)
  Source:                 WIZARD/m_b2d/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.002ns  (logic 6.849ns (52.676%)  route 6.153ns (47.324%))
  Logic Levels:           24  (CARRY4=18 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.541     5.062    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X32Y69         FDRE                                         r  WIZARD/m_b2d/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  WIZARD/m_b2d/data_reg[7]/Q
                         net (fo=67, routed)          0.688     6.206    WIZARD/m_b2d/data_reg_n_0_[7]
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.124     6.330 r  WIZARD/m_b2d/div0__178_i_3/O
                         net (fo=6, routed)           0.819     7.149    WIZARD/m_b2d/div0__178_i_3_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.669 r  WIZARD/m_b2d/div0__178/CO[3]
                         net (fo=1, routed)           0.000     7.669    WIZARD/m_b2d/div0__178_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.786 r  WIZARD/m_b2d/div0__179/CO[3]
                         net (fo=1, routed)           0.000     7.786    WIZARD/m_b2d/div0__179_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.109 r  WIZARD/m_b2d/div0__180/O[1]
                         net (fo=3, routed)           0.679     8.788    WIZARD/m_b2d/div0__180_n_6
    SLICE_X30Y70         LUT3 (Prop_lut3_I2_O)        0.306     9.094 r  WIZARD/m_b2d/div0__224_i_2/O
                         net (fo=1, routed)           0.665     9.758    WIZARD/m_b2d/div0__224_i_2_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.156 r  WIZARD/m_b2d/div0__224/CO[3]
                         net (fo=1, routed)           0.000    10.156    WIZARD/m_b2d/div0__224_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.270 r  WIZARD/m_b2d/div0__225/CO[3]
                         net (fo=1, routed)           0.000    10.270    WIZARD/m_b2d/div0__225_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.384 r  WIZARD/m_b2d/div0__226/CO[3]
                         net (fo=1, routed)           0.000    10.384    WIZARD/m_b2d/div0__226_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.718 r  WIZARD/m_b2d/div0__227/O[1]
                         net (fo=3, routed)           0.610    11.329    WIZARD/m_b2d/div0__227_n_6
    SLICE_X29Y71         LUT3 (Prop_lut3_I0_O)        0.303    11.632 r  WIZARD/m_b2d/div0__238_i_2/O
                         net (fo=1, routed)           0.664    12.296    WIZARD/m_b2d/div0__238_i_2_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.694 r  WIZARD/m_b2d/div0__238/CO[3]
                         net (fo=1, routed)           0.000    12.694    WIZARD/m_b2d/div0__238_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.007 r  WIZARD/m_b2d/div0__239/O[3]
                         net (fo=5, routed)           0.811    13.817    WIZARD/m_b2d/div0__239_n_4
    SLICE_X34Y77         LUT2 (Prop_lut2_I0_O)        0.306    14.123 r  WIZARD/m_b2d/div0__247_i_3/O
                         net (fo=1, routed)           0.000    14.123    WIZARD/m_b2d/div0__247_i_3_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.656 r  WIZARD/m_b2d/div0__247/CO[3]
                         net (fo=1, routed)           0.000    14.656    WIZARD/m_b2d/div0__247_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.773 r  WIZARD/m_b2d/div0__248/CO[3]
                         net (fo=1, routed)           0.000    14.773    WIZARD/m_b2d/div0__248_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.890 r  WIZARD/m_b2d/div0__249/CO[3]
                         net (fo=1, routed)           0.000    14.890    WIZARD/m_b2d/div0__249_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.007 r  WIZARD/m_b2d/div0__250/CO[3]
                         net (fo=1, routed)           0.000    15.007    WIZARD/m_b2d/div0__250_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.124 r  WIZARD/m_b2d/div0__251/CO[3]
                         net (fo=1, routed)           0.000    15.124    WIZARD/m_b2d/div0__251_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.241 r  WIZARD/m_b2d/div0__252/CO[3]
                         net (fo=1, routed)           0.000    15.241    WIZARD/m_b2d/div0__252_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.460 r  WIZARD/m_b2d/div0__253/O[0]
                         net (fo=3, routed)           0.637    16.098    WIZARD/m_b2d/div0__253_n_7
    SLICE_X35Y83         LUT4 (Prop_lut4_I2_O)        0.295    16.393 r  WIZARD/m_b2d/div0__261_i_7/O
                         net (fo=1, routed)           0.000    16.393    WIZARD/m_b2d/div0__261_i_7_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.943 r  WIZARD/m_b2d/div0__261/CO[3]
                         net (fo=1, routed)           0.000    16.943    WIZARD/m_b2d/div0__261_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.171 r  WIZARD/m_b2d/div0__262/CO[2]
                         net (fo=29, routed)          0.580    17.751    WIZARD/m_b2d/div0__262_n_1
    SLICE_X32Y84         LUT4 (Prop_lut4_I1_O)        0.313    18.064 r  WIZARD/m_b2d/div[14]_i_1/O
                         net (fo=1, routed)           0.000    18.064    WIZARD/m_b2d/p_0_in[14]
    SLICE_X32Y84         FDRE                                         r  WIZARD/m_b2d/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.429    14.770    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X32Y84         FDRE                                         r  WIZARD/m_b2d/div_reg[14]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X32Y84         FDRE (Setup_fdre_C_D)        0.029    15.022    WIZARD/m_b2d/div_reg[14]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -18.064    
  -------------------------------------------------------------------
                         slack                                 -3.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 WIZARD/m_b2d/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/sseg_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.558     1.441    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  WIZARD/m_b2d/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  WIZARD/m_b2d/dout_reg[3]/Q
                         net (fo=1, routed)           0.118     1.700    WIZARD/dout[3]
    SLICE_X43Y63         FDRE                                         r  WIZARD/sseg_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.826     1.953    WIZARD/CLK_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  WIZARD/sseg_data_reg[3]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X43Y63         FDRE (Hold_fdre_C_D)         0.066     1.541    WIZARD/sseg_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 WIZARD/m_b2d/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/sseg_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.775%)  route 0.131ns (48.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.558     1.441    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  WIZARD/m_b2d/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  WIZARD/m_b2d/dout_reg[7]/Q
                         net (fo=2, routed)           0.131     1.714    WIZARD/dout[7]
    SLICE_X43Y63         FDRE                                         r  WIZARD/sseg_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.826     1.953    WIZARD/CLK_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  WIZARD/sseg_data_reg[7]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X43Y63         FDRE (Hold_fdre_C_D)         0.072     1.547    WIZARD/sseg_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 WIZARD/m_b2d/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/sseg_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.557     1.440    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  WIZARD/m_b2d/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  WIZARD/m_b2d/dout_reg[1]/Q
                         net (fo=1, routed)           0.119     1.700    WIZARD/dout[1]
    SLICE_X41Y65         FDRE                                         r  WIZARD/sseg_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.825     1.952    WIZARD/CLK_IBUF_BUFG
    SLICE_X41Y65         FDRE                                         r  WIZARD/sseg_data_reg[1]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X41Y65         FDRE (Hold_fdre_C_D)         0.070     1.523    WIZARD/sseg_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 WIZARD/m_b2d/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/sseg_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.557     1.440    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X41Y63         FDRE                                         r  WIZARD/m_b2d/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  WIZARD/m_b2d/dout_reg[11]/Q
                         net (fo=2, routed)           0.114     1.695    WIZARD/dout[11]
    SLICE_X42Y63         FDRE                                         r  WIZARD/sseg_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.826     1.953    WIZARD/CLK_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  WIZARD/sseg_data_reg[11]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X42Y63         FDRE (Hold_fdre_C_D)         0.052     1.507    WIZARD/sseg_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 WIZARD/m_b2d/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/sseg_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.557     1.440    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  WIZARD/m_b2d/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  WIZARD/m_b2d/dout_reg[0]/Q
                         net (fo=1, routed)           0.109     1.690    WIZARD/dout[0]
    SLICE_X41Y65         FDRE                                         r  WIZARD/sseg_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.825     1.952    WIZARD/CLK_IBUF_BUFG
    SLICE_X41Y65         FDRE                                         r  WIZARD/sseg_data_reg[0]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X41Y65         FDRE (Hold_fdre_C_D)         0.046     1.499    WIZARD/sseg_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 WIZARD/m_b2d/dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/sseg_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.557     1.440    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X43Y65         FDRE                                         r  WIZARD/m_b2d/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  WIZARD/m_b2d/dout_reg[10]/Q
                         net (fo=2, routed)           0.126     1.708    WIZARD/dout[10]
    SLICE_X42Y63         FDRE                                         r  WIZARD/sseg_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.826     1.953    WIZARD/CLK_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  WIZARD/sseg_data_reg[10]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X42Y63         FDRE (Hold_fdre_C_D)         0.059     1.514    WIZARD/sseg_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 WIZARD/m_b2d/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.618%)  route 0.127ns (47.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.558     1.441    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  WIZARD/m_b2d/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  WIZARD/m_b2d/dout_reg[7]/Q
                         net (fo=2, routed)           0.127     1.709    WIZARD/m_b2d/Q[7]
    SLICE_X44Y63         FDRE                                         r  WIZARD/m_b2d/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.826     1.954    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  WIZARD/m_b2d/dout_reg[3]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X44Y63         FDRE (Hold_fdre_C_D)         0.066     1.507    WIZARD/m_b2d/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 WIZARD/m_b2d/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.316%)  route 0.372ns (66.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.556     1.439    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X33Y83         FDRE                                         r  WIZARD/m_b2d/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  WIZARD/m_b2d/div_reg[2]/Q
                         net (fo=1, routed)           0.372     1.953    WIZARD/m_b2d/div[2]
    SLICE_X37Y68         LUT3 (Prop_lut3_I0_O)        0.045     1.998 r  WIZARD/m_b2d/data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.998    WIZARD/m_b2d/data__0[2]
    SLICE_X37Y68         FDRE                                         r  WIZARD/m_b2d/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.820     1.948    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X37Y68         FDRE                                         r  WIZARD/m_b2d/data_reg[2]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X37Y68         FDRE (Hold_fdre_C_D)         0.091     1.790    WIZARD/m_b2d/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 WIZARD/m_b2d/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.604%)  route 0.175ns (55.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.557     1.440    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X41Y63         FDRE                                         r  WIZARD/m_b2d/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  WIZARD/m_b2d/dout_reg[11]/Q
                         net (fo=2, routed)           0.175     1.756    WIZARD/m_b2d/Q[11]
    SLICE_X44Y63         FDRE                                         r  WIZARD/m_b2d/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.826     1.954    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  WIZARD/m_b2d/dout_reg[7]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X44Y63         FDRE (Hold_fdre_C_D)         0.072     1.548    WIZARD/m_b2d/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 WIZARD/m_b2d/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/sseg_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.960%)  route 0.173ns (55.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.558     1.441    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  WIZARD/m_b2d/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  WIZARD/m_b2d/dout_reg[2]/Q
                         net (fo=1, routed)           0.173     1.755    WIZARD/dout[2]
    SLICE_X43Y63         FDRE                                         r  WIZARD/sseg_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.826     1.953    WIZARD/CLK_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  WIZARD/sseg_data_reg[2]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X43Y63         FDRE (Hold_fdre_C_D)         0.070     1.545    WIZARD/sseg_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      WIZARD/XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X37Y68   WIZARD/m_b2d/data_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X32Y68   WIZARD/m_b2d/data_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X33Y69   WIZARD/m_b2d/data_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X32Y70   WIZARD/m_b2d/data_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y70   WIZARD/m_b2d/data_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y71   WIZARD/m_b2d/data_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X32Y71   WIZARD/m_b2d/data_reg[15]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y70   WIZARD/m_b2d/data_reg[16]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X37Y68   WIZARD/m_b2d/data_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y68   WIZARD/m_b2d/data_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y69   WIZARD/m_b2d/data_reg[11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y70   WIZARD/m_b2d/data_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y70   WIZARD/m_b2d/data_reg[13]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y70   WIZARD/m_b2d/data_reg[16]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y67   WIZARD/m_b2d/data_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X37Y68   WIZARD/m_b2d/data_reg[2]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y67   WIZARD/m_b2d/data_reg[3]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y69   WIZARD/m_b2d/data_reg[7]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y72   WIZARD/m_b2d/data_reg[19]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y72   WIZARD/m_b2d/data_reg[19]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y72   WIZARD/m_b2d/data_reg[20]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y72   WIZARD/m_b2d/data_reg[20]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y72   WIZARD/m_b2d/data_reg[21]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y72   WIZARD/m_b2d/data_reg[21]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y77   WIZARD/m_b2d/data_reg[22]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y77   WIZARD/m_b2d/data_reg[22]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y77   WIZARD/m_b2d/data_reg[23]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y77   WIZARD/m_b2d/data_reg[23]/C



