Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Giacomo/Google Drive/FPGA/VGA_Car_universal/VGA_isim_beh.exe -prj C:/Users/Giacomo/Google Drive/FPGA/VGA_Car_universal/VGA_beh.prj work.VGA 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Giacomo/Google Drive/FPGA/VGA_Car_universal/ipcore_dir/PLL.vhd" into library work
Parsing VHDL file "C:/Users/Giacomo/Google Drive/FPGA/VGA_Car_universal/Ultrasonic_alert.vhd" into library work
Parsing VHDL file "C:/Users/Giacomo/Google Drive/FPGA/VGA_Car_universal/Square.vhd" into library work
Parsing VHDL file "C:/Users/Giacomo/Google Drive/FPGA/VGA_Car_universal/car_template.vhd" into library work
Parsing VHDL file "C:/Users/Giacomo/Google Drive/FPGA/VGA_Car_universal/buttons_vga.vhd" into library work
Parsing VHDL file "C:/Users/Giacomo/Google Drive/FPGA/VGA_Car_universal/Sync.vhd" into library work
Parsing VHDL file "C:/Users/Giacomo/Google Drive/FPGA/VGA_Car_universal/Display7.vhd" into library work
Parsing VHDL file "C:/Users/Giacomo/Google Drive/FPGA/VGA_Car_universal/VGA.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package frame
Compiling package car_vga
Compiling package ultrasonic
Compiling package button_vga
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package vcomponents
Compiling architecture main of entity Sync [sync_default]
Compiling package std_logic_signed
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture ibufg_v of entity IBUFG [\IBUFG("DONT_CARE","0",true,"DEF...]
Compiling architecture pll_adv_v of entity PLL_ADV [\PLL_ADV("OPTIMIZED","CLKFBOUT",...]
Compiling architecture pll_base_v of entity PLL_BASE [\PLL_BASE("OPTIMIZED",16,0.0,10....]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture xilinx of entity PLL [pll_default]
Compiling architecture behavioral of entity Display7 [display7_default]
Compiling architecture main of entity vga
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 30 VHDL Units
Built simulation executable C:/Users/Giacomo/Google Drive/FPGA/VGA_Car_universal/VGA_isim_beh.exe
Fuse Memory Usage: 62076 KB
Fuse CPU Usage: 1421 ms
