Running: H:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o H:/dummySPI/dummySPI/Dummy_SPI_Dummy_SPI_sch_tb_isim_beh.exe -prj H:/dummySPI/dummySPI/Dummy_SPI_Dummy_SPI_sch_tb_beh.prj work.Dummy_SPI_Dummy_SPI_sch_tb 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "H:/dummySPI/dummySPI/spi_slave.vhd" into library work
Parsing VHDL file "H:/dummySPI/dummySPI/Counter.vhd" into library work
Parsing VHDL file "H:/dummySPI/dummySPI/Dummy_SPI.vhf" into library work
Parsing VHDL file "H:/dummySPI/dummySPI/Dummy_SPI_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture logic of entity Counter [counter_default]
Compiling architecture logic of entity SPI_slave [\SPI_slave('0','0',8)\]
Compiling architecture vcc_v of entity VCC [vcc_default]
Compiling architecture behavioral of entity Dummy_SPI [dummy_spi_default]
Compiling architecture behavioral of entity dummy_spi_dummy_spi_sch_tb
Time Resolution for simulation is 1ps.
Compiled 13 VHDL Units
Built simulation executable H:/dummySPI/dummySPI/Dummy_SPI_Dummy_SPI_sch_tb_isim_beh.exe
Fuse Memory Usage: 46064 KB
Fuse CPU Usage: 530 ms
