INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/reports/link
	Log files: /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/kernel_wrapper.xclbin.link_summary, at Thu Oct  3 07:32:24 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/reports/link/v++_link_kernel_wrapper_guidance.html', at Thu Oct  3 07:32:24 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [07:32:28] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/myproject_kernel.xo -keep --config /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm --target hw --output_dir /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/int --temp_dir /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/myproject_kernel.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [07:32:40] build_xd_ip_db started: /tools/Xilinx/Vitis/2022.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/sys_link/hw.hpfm -clkid 0 -ip /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/sys_link/iprepo/xilinx_com_hls_kernel_wrapper_1_0,kernel_wrapper -o /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [07:33:06] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 429.336 ; gain = 0.000 ; free physical = 417643 ; free virtual = 874794
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [07:33:07] cfgen started: /tools/Xilinx/Vitis/2022.2/bin/cfgen  -nk kernel_wrapper:2 -sp kernel_wrapper_1.in:HBM[0:7] -sp kernel_wrapper_1.out:HBM[8:15] -sp kernel_wrapper_2.in:HBM[16:23] -sp kernel_wrapper_2.out:HBM[24:31] -dpa_mem_offload false -dmclkid 0 -r /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: kernel_wrapper, num: 2  {kernel_wrapper_1 kernel_wrapper_2}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: kernel_wrapper_1, k_port: in, sptag: HBM[0:7]
INFO: [CFGEN 83-0]   kernel: kernel_wrapper_1, k_port: out, sptag: HBM[8:15]
INFO: [CFGEN 83-0]   kernel: kernel_wrapper_2, k_port: in, sptag: HBM[16:23]
INFO: [CFGEN 83-0]   kernel: kernel_wrapper_2, k_port: out, sptag: HBM[24:31]
INFO: [SYSTEM_LINK 82-37] [07:33:18] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 429.336 ; gain = 0.000 ; free physical = 417639 ; free virtual = 874798
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [07:33:19] cf2bd started: /tools/Xilinx/Vitis/2022.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/sys_link/_sysl/.xsd --temp_dir /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/sys_link --output_dir /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [07:33:30] cf2bd finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 429.336 ; gain = 0.000 ; free physical = 417582 ; free virtual = 874785
INFO: [v++ 60-1441] [07:33:30] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:19 ; elapsed = 00:01:02 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 417635 ; free virtual = 874839
INFO: [v++ 60-1443] [07:33:30] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/int/sdsl.dat -rtd /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/int/cf2sw.rtd -nofilter /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/int/cf2sw_full.rtd -xclbin /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/int/xclbin_orig.xml -o /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/run_link
INFO: [v++ 60-1441] [07:33:38] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 417623 ; free virtual = 874836
INFO: [v++ 60-1443] [07:33:39] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/run_link
INFO: [v++ 60-1441] [07:33:39] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.25 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 417610 ; free virtual = 874822
INFO: [v++ 60-1443] [07:33:40] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u55c_gen3x16_xdma_3_202210_1 -s --remote_ip_cache /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/.ipcache --output_dir /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/int --log_dir /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link --report_dir /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/reports/link --config /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/int/vplConfig.ini -k /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link --no-info --iprepo /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/int/xo/ip_repo/xilinx_com_hls_kernel_wrapper_1_0 --messageDb /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/run_link/vpl.pb /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/run_link

****** vpl v2022.2 (64-bit)
  **** SW Build 3671529 on 2022-10-13-17:52:11
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2022.2
INFO: [VPL 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/vivado/vpl/.local/hw_platform
[07:34:18] Run vpl: Step create_project: Started
Creating Vivado project.
[07:34:32] Run vpl: Step create_project: Completed
[07:34:32] Run vpl: Step create_bd: Started
[07:35:49] Run vpl: Step create_bd: RUNNING...
[07:37:04] Run vpl: Step create_bd: RUNNING...
[07:38:19] Run vpl: Step create_bd: RUNNING...
[07:39:34] Run vpl: Step create_bd: RUNNING...
[07:40:09] Run vpl: Step create_bd: Completed
[07:40:09] Run vpl: Step update_bd: Started
[07:40:10] Run vpl: Step update_bd: Completed
[07:40:10] Run vpl: Step generate_target: Started
[07:41:25] Run vpl: Step generate_target: RUNNING...
[07:42:40] Run vpl: Step generate_target: RUNNING...
[07:43:55] Run vpl: Step generate_target: RUNNING...
[07:45:10] Run vpl: Step generate_target: RUNNING...
[07:46:25] Run vpl: Step generate_target: RUNNING...
[07:47:41] Run vpl: Step generate_target: RUNNING...
[07:48:56] Run vpl: Step generate_target: RUNNING...
[07:50:11] Run vpl: Step generate_target: RUNNING...
[07:51:26] Run vpl: Step generate_target: RUNNING...
[07:51:42] Run vpl: Step generate_target: Completed
[07:51:42] Run vpl: Step config_hw_runs: Started
[07:52:07] Run vpl: Step config_hw_runs: Completed
[07:52:07] Run vpl: Step synth: Started
[07:52:38] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[07:53:09] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[07:53:39] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[07:54:09] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[07:54:39] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[07:55:10] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[07:55:40] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[07:56:10] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[07:56:40] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[07:57:10] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[07:57:34] Run vpl: Step synth: Completed
[07:57:34] Run vpl: Step impl: Started
[08:08:07] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 34m 24s 

[08:08:07] Starting logic optimization..
[08:09:37] Phase 1 Retarget
[08:10:07] Phase 2 Constant propagation
[08:10:07] Phase 3 Sweep
[08:10:38] Phase 4 BUFG optimization
[08:10:38] Phase 5 Shift Register Optimization
[08:11:08] Phase 6 Post Processing Netlist
[08:12:08] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 04m 01s 

[08:12:08] Starting logic placement..
[08:12:38] Phase 1 Placer Initialization
[08:12:38] Phase 1.1 Placer Initialization Netlist Sorting
[08:16:09] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[08:16:39] Phase 1.3 Build Placer Netlist Model
[08:19:10] Phase 1.4 Constrain Clocks/Macros
[08:19:40] Phase 2 Global Placement
[08:19:40] Phase 2.1 Floorplanning
[08:20:10] Phase 2.1.1 Partition Driven Placement
[08:20:10] Phase 2.1.1.1 PBP: Partition Driven Placement
[08:21:40] Phase 2.1.1.2 PBP: Clock Region Placement
[08:22:41] Phase 2.1.1.3 PBP: Discrete Incremental
[08:22:41] Phase 2.1.1.4 PBP: Compute Congestion
[08:23:11] Phase 2.1.1.5 PBP: Macro Placement
[08:23:11] Phase 2.1.1.6 PBP: UpdateTiming
[08:23:42] Phase 2.1.1.7 PBP: Add part constraints
[08:23:42] Phase 2.2 Physical Synthesis After Floorplan
[08:24:12] Phase 2.3 Update Timing before SLR Path Opt
[08:24:12] Phase 2.4 Post-Processing in Floorplanning
[08:24:12] Phase 2.5 Global Placement Core
[08:31:46] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[08:32:16] Phase 2.5.2 Physical Synthesis In Placer
[08:34:17] Phase 3 Detail Placement
[08:34:47] Phase 3.1 Commit Multi Column Macros
[08:34:47] Phase 3.2 Commit Most Macros & LUTRAMs
[08:36:48] Phase 3.3 Small Shape DP
[08:36:48] Phase 3.3.1 Small Shape Clustering
[08:37:18] Phase 3.3.2 Flow Legalize Slice Clusters
[08:37:18] Phase 3.3.3 Slice Area Swap
[08:37:18] Phase 3.3.3.1 Slice Area Swap Initial
[08:38:19] Phase 3.4 Place Remaining
[08:38:49] Phase 3.5 Re-assign LUT pins
[08:38:49] Phase 3.6 Pipeline Register Optimization
[08:38:49] Phase 3.7 Fast Optimization
[08:39:50] Phase 4 Post Placement Optimization and Clean-Up
[08:39:50] Phase 4.1 Post Commit Optimization
[08:41:20] Phase 4.1.1 Post Placement Optimization
[08:41:20] Phase 4.1.1.1 BUFG Insertion
[08:41:20] Phase 1 Physical Synthesis Initialization
[08:41:51] Phase 4.1.1.2 BUFG Replication
[08:41:51] Phase 4.1.1.3 Post Placement Timing Optimization
[08:46:23] Phase 4.1.1.4 Replication
[08:47:23] Phase 4.2 Post Placement Cleanup
[08:47:54] Phase 4.3 Placer Reporting
[08:47:54] Phase 4.3.1 Print Estimated Congestion
[08:47:54] Phase 4.4 Final Placement Cleanup
[09:00:00] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 47m 51s 

[09:00:00] Starting logic routing..
[09:00:30] Phase 1 Build RT Design
[09:02:31] Phase 2 Router Initialization
[09:02:31] Phase 2.1 Fix Topology Constraints
[09:02:31] Phase 2.2 Pre Route Cleanup
[09:03:01] Phase 2.3 Global Clock Net Routing
[09:03:32] Phase 2.4 Update Timing
[09:05:33] Phase 2.5 Update Timing for Bus Skew
[09:05:33] Phase 2.5.1 Update Timing
[09:06:34] Phase 3 Initial Routing
[09:06:34] Phase 3.1 Global Routing
[09:08:04] Phase 4 Rip-up And Reroute
[09:08:04] Phase 4.1 Global Iteration 0
[09:18:40] Phase 4.2 Global Iteration 1
[09:21:11] Phase 4.3 Global Iteration 2
[09:24:12] Phase 4.4 Global Iteration 3
[09:27:14] Phase 4.5 Global Iteration 4
[09:29:45] Phase 4.6 Global Iteration 5
[09:30:46] Phase 5 Delay and Skew Optimization
[09:30:46] Phase 5.1 Delay CleanUp
[09:30:46] Phase 5.1.1 Update Timing
[09:31:46] Phase 5.1.2 Update Timing
[09:32:16] Phase 5.1.3 Update Timing
[09:33:17] Phase 5.2 Clock Skew Optimization
[09:33:17] Phase 6 Post Hold Fix
[09:33:17] Phase 6.1 Hold Fix Iter
[09:33:47] Phase 6.1.1 Update Timing
[09:34:17] Phase 7 Leaf Clock Prog Delay Opt
[09:36:18] Phase 7.1 Delay CleanUp
[09:36:18] Phase 7.1.1 Update Timing
[09:37:19] Phase 7.1.2 Update Timing
[09:37:49] Phase 7.1.3 Update Timing
[09:38:19] Phase 7.2 Hold Fix Iter
[09:38:19] Phase 7.2.1 Update Timing
[09:40:51] Phase 8 Route finalize
[09:40:51] Phase 9 Verifying routed nets
[09:40:51] Phase 10 Depositing Routes
[09:41:51] Phase 11 Resolve XTalk
[09:41:51] Phase 12 Post Router Timing
[09:42:52] Phase 13 Physical Synthesis in Router
[09:42:52] Phase 13.1 Physical Synthesis Initialization
[09:44:22] Phase 13.2 Critical Path Optimization
[09:44:53] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 44m 53s 

[09:44:53] Starting bitstream generation..
[09:55:59] Creating bitmap...
[10:07:35] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[10:07:35] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 22m 42s 
Check VPL, containing 1 checks, has run: 0 errors
[10:08:23] Run vpl: Step impl: Completed
[10:08:23] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [10:08:24] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:56 ; elapsed = 02:34:44 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 416751 ; free virtual = 871973
INFO: [v++ 60-1443] [10:08:25] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 55
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/int/address_map.xml -sdsl /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/int/sdsl.dat -xclbin /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/int/xclbin_orig.xml -rtd /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/int/kernel_wrapper.rtd -o /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/int/kernel_wrapper.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [10:08:41] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 419617 ; free virtual = 874868
INFO: [v++ 60-1443] [10:08:41] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/int/kernel_wrapper.rtd --append-section :JSON:/home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/int/kernel_wrapper_xml.rtd --add-section BUILD_METADATA:JSON:/home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/int/kernel_wrapper_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/int/kernel_wrapper.xml --add-section SYSTEM_METADATA:RAW:/home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u55c_gen3x16_xdma_3_202210_1 --output /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/kernel_wrapper.xclbin
INFO: [v++ 60-1454] Run Directory: /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/run_link
XRT Build Version: 2.15.225 (2023.1)
       Build Date: 2023-05-03 10:13:38
          Hash ID: adf27adb3cfadc6e4c41d6db814159f1329b24f3
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 53652590 bytes
Format : RAW
File   : '/home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/int/kernel_wrapper_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2444 bytes
Format : JSON
File   : '/home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/int/kernel_wrapper_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 27354 bytes
Format : RAW
File   : '/home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/int/kernel_wrapper.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 44597 bytes
Format : RAW
File   : '/home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (53759891 bytes) to the output file: /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/kernel_wrapper.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [10:08:44] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:03 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 419553 ; free virtual = 874862
INFO: [v++ 60-1443] [10:08:44] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/kernel_wrapper.xclbin.info --input /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/kernel_wrapper.xclbin
INFO: [v++ 60-1454] Run Directory: /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/run_link
INFO: [v++ 60-1441] [10:08:44] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.5 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 419552 ; free virtual = 874861
INFO: [v++ 60-1443] [10:08:44] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/run_link
INFO: [v++ 60-1441] [10:08:44] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 419552 ; free virtual = 874861
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/reports/link/system_estimate_kernel_wrapper.xtxt
INFO: [v++ 60-586] Created /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/kernel_wrapper.ltx
INFO: [v++ 60-586] Created build_hw_rel/kernel_wrapper.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/reports/link/v++_link_kernel_wrapper_guidance.html
	Timing Report: /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/vivado.log
	Steps Log File: /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/xclbin/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/ayvol/Topo2A_Trigger_VitisAccel/vitis_accel_prj/build_hw_rel/kernel_wrapper.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 2h 36m 31s
INFO: [v++ 60-1653] Closing dispatch client.
