<pre>name: asicworld_code_hdl_models_arbiter_tb
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: 
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_arbiter_tb.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_arbiter_tb.v</a>


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
ERROR: Parser error in line <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_arbiter_tb.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_arbiter_tb.v:22</a>: Unimplemented compiler directive or undefined macro `outfile.
</pre>