<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CoreAhbSram</name><vendor>Actel</vendor><library>DirectCore</library><version>1.4.104</version><fileSets><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="0"><name>bfm\CoreAhbSram_scriptlet.bfm</name><userFileType>unknown</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="1"><name>rtl\vhdl\u\ahbsramif.vhd</name><userFileType>vhdlSource</userFileType></file><file fileid="2"><name>rtl\vhdl\u\ahbwrapper_sram.vhd</name><userFileType>vhdlSource</userFileType></file><file fileid="3"><name>rtl\vhdl\u\coreahbsram.vhd</name><userFileType>vhdlSource</userFileType></file><file fileid="4"><name>rtl\vhdl\u\sram.vhd</name><userFileType>vhdlSource</userFileType></file><file fileid="5"><name>rtl\vhdl\u\sramctrl.vhd</name><userFileType>vhdlSource</userFileType></file><file fileid="6"><name>rtl\vhdl\u\components.vhd</name><userFileType>vhdlSource</userFileType></file><file fileid="7"><name>rtl\vhdl\u\Sram_512to8192x8_fusion.vhd</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>