{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1546869841967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546869841967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 07 22:04:01 2019 " "Processing started: Mon Jan 07 22:04:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546869841967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1546869841967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8-bit-cpu -c 8-bit-cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8-bit-cpu -c 8-bit-cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1546869841967 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1546869842489 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MY_ALU.v " "Can't analyze file -- file MY_ALU.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1546869842582 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "8-bit-cpu.bdf " "Can't analyze file -- file 8-bit-cpu.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1546869842589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step.bdf 1 1 " "Found 1 design units, including 1 entities, in source file step.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 STEP " "Found entity 1: STEP" {  } { { "step.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/step.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546869842593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546869842593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu181a.v 1 1 " "Found 1 design units, including 1 entities, in source file alu181a.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU181A " "Found entity 1: ALU181A" {  } { { "ALU181A.v" "" { Text "F:/GitHub/Computer-composition-principle/ALU181A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546869842596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546869842596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_A " "Found entity 1: decoder_A" {  } { { "decoder_A.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/decoder_A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546869842598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546869842598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_B " "Found entity 1: decoder_B" {  } { { "decoder_B.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/decoder_B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546869842600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546869842600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_C " "Found entity 1: decoder_C" {  } { { "decoder_C.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/decoder_C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546869842603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546869842603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_d.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_d.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_D " "Found entity 1: decoder_D" {  } { { "decoder_D.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/decoder_D.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546869842604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546869842604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ui_c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ui_c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uI_C " "Found entity 1: uI_C" {  } { { "uI_C.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uI_C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546869842606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546869842606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ua_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ua_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uA_reg " "Found entity 1: uA_reg" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546869842608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546869842608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldr0_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ldr0_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LDR0_2 " "Found entity 1: LDR0_2" {  } { { "LDR0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/LDR0_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546869842610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546869842610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg0_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg0_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG0_2 " "Found entity 1: REG0_2" {  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546869842612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546869842612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_md.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_md.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_MD " "Found entity 1: ALU_MD" {  } { { "ALU_MD.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/ALU_MD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546869842614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546869842614 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RESG_MD.bdf " "Can't analyze file -- file RESG_MD.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1546869842619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs_md.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regs_md.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGS_MD " "Found entity 1: REGS_MD" {  } { { "REGS_MD.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REGS_MD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546869842621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546869842621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt8b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cnt8b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CNT8B " "Found entity 1: CNT8B" {  } { { "CNT8B.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/CNT8B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546869842623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546869842623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "F:/GitHub/Computer-composition-principle/counter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546869842625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546869842625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dff_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_test " "Found entity 1: DFF_test" {  } { { "DFF_test.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/DFF_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546869842627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546869842627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_latch0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lpm_latch0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_latch0 " "Found entity 1: lpm_latch0" {  } { { "lpm_latch0.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/lpm_latch0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546869842629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546869842629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file up_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 uP_ROM " "Found entity 1: uP_ROM" {  } { { "uP_ROM.v" "" { Text "F:/GitHub/Computer-composition-principle/uP_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546869842631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546869842631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_rom_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file up_rom_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uP_ROM_test " "Found entity 1: uP_ROM_test" {  } { { "up_ROM_test.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/up_ROM_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546869842633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546869842633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file upc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uPC " "Found entity 1: uPC" {  } { { "uPC.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546869842635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546869842635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_test " "Found entity 1: RAM_test" {  } { { "RAM_test.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/RAM_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546869842637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546869842637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram8.v 1 1 " "Found 1 design units, including 1 entities, in source file ram8.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM8 " "Found entity 1: RAM8" {  } { { "RAM8.v" "" { Text "F:/GitHub/Computer-composition-principle/RAM8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546869842640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546869842640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_8bit " "Found entity 1: cpu_8bit" {  } { { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546869842642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546869842642 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu_8bit " "Elaborating entity \"cpu_8bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1546869842735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_MD ALU_MD:inst7 " "Elaborating entity \"ALU_MD\" for hierarchy \"ALU_MD:inst7\"" {  } { { "cpu_8bit.bdf" "inst7" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 40 168 328 328 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869842739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU181A ALU_MD:inst7\|ALU181A:inst1 " "Elaborating entity \"ALU181A\" for hierarchy \"ALU_MD:inst7\|ALU181A:inst1\"" {  } { { "ALU_MD.bdf" "inst1" { Schematic "F:/GitHub/Computer-composition-principle/ALU_MD.bdf" { { 200 784 936 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869842742 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "F9 ALU181A.v(26) " "Verilog HDL Always Construct warning at ALU181A.v(26): variable \"F9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU181A.v" "" { Text "F:/GitHub/Computer-composition-principle/ALU181A.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1546869842743 "|cpu_8bit|ALU_MD:inst|ALU181A:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDR0_2 ALU_MD:inst7\|LDR0_2:inst " "Elaborating entity \"LDR0_2\" for hierarchy \"ALU_MD:inst7\|LDR0_2:inst\"" {  } { { "ALU_MD.bdf" "inst" { Schematic "F:/GitHub/Computer-composition-principle/ALU_MD.bdf" { { 192 120 232 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869842746 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst8 " "Block or symbol \"NOT\" of instance \"inst8\" overlaps another block or symbol" {  } { { "LDR0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/LDR0_2.bdf" { { 440 264 312 472 "inst8" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1546869842747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139M ALU_MD:inst7\|LDR0_2:inst\|74139M:21312 " "Elaborating entity \"74139M\" for hierarchy \"ALU_MD:inst7\|LDR0_2:inst\|74139M:21312\"" {  } { { "LDR0_2.bdf" "21312" { Schematic "F:/GitHub/Computer-composition-principle/LDR0_2.bdf" { { 144 360 464 240 "21312" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869842774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MD:inst7\|LDR0_2:inst\|74139M:21312 " "Elaborated megafunction instantiation \"ALU_MD:inst7\|LDR0_2:inst\|74139M:21312\"" {  } { { "LDR0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/LDR0_2.bdf" { { 144 360 464 240 "21312" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546869842775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG0_2 ALU_MD:inst7\|REG0_2:inst2 " "Elaborating entity \"REG0_2\" for hierarchy \"ALU_MD:inst7\|REG0_2:inst2\"" {  } { { "ALU_MD.bdf" "inst2" { Schematic "F:/GitHub/Computer-composition-principle/ALU_MD.bdf" { { 160 352 488 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869842784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uPC uPC:inst6 " "Elaborating entity \"uPC\" for hierarchy \"uPC:inst6\"" {  } { { "cpu_8bit.bdf" "inst6" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 48 792 936 400 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869842791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_D uPC:inst6\|decoder_D:inst5 " "Elaborating entity \"decoder_D\" for hierarchy \"uPC:inst6\|decoder_D:inst5\"" {  } { { "uPC.bdf" "inst5" { Schematic "F:/GitHub/Computer-composition-principle/uPC.bdf" { { 360 800 896 488 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869842794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uP_ROM uPC:inst6\|uP_ROM:inst6 " "Elaborating entity \"uP_ROM\" for hierarchy \"uPC:inst6\|uP_ROM:inst6\"" {  } { { "uPC.bdf" "inst6" { Schematic "F:/GitHub/Computer-composition-principle/uPC.bdf" { { 112 808 1024 240 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869842802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\"" {  } { { "uP_ROM.v" "altsyncram_component" { Text "F:/GitHub/Computer-composition-principle/uP_ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869842853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\"" {  } { { "uP_ROM.v" "" { Text "F:/GitHub/Computer-composition-principle/uP_ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546869842856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869842856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869842856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869842856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DATA24X6.mif " "Parameter \"init_file\" = \"DATA24X6.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869842856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869842856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869842856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869842856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869842856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869842856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869842856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869842856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869842856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869842856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869842856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869842856 ""}  } { { "uP_ROM.v" "" { Text "F:/GitHub/Computer-composition-principle/uP_ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546869842856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gqb1 " "Found entity 1: altsyncram_gqb1" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546869842944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546869842944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gqb1 uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated " "Elaborating entity \"altsyncram_gqb1\" for hierarchy \"uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869842946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uA_reg uPC:inst6\|uA_reg:inst9 " "Elaborating entity \"uA_reg\" for hierarchy \"uPC:inst6\|uA_reg:inst9\"" {  } { { "uPC.bdf" "inst9" { Schematic "F:/GitHub/Computer-composition-principle/uPC.bdf" { { 112 568 704 240 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869842996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uI_C uPC:inst6\|uI_C:inst11 " "Elaborating entity \"uI_C\" for hierarchy \"uPC:inst6\|uI_C:inst11\"" {  } { { "uPC.bdf" "inst11" { Schematic "F:/GitHub/Computer-composition-principle/uPC.bdf" { { 160 312 448 320 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869842999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_C uPC:inst6\|decoder_C:inst12 " "Elaborating entity \"decoder_C\" for hierarchy \"uPC:inst6\|decoder_C:inst12\"" {  } { { "uPC.bdf" "inst12" { Schematic "F:/GitHub/Computer-composition-principle/uPC.bdf" { { 360 96 192 520 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 uPC:inst6\|decoder_C:inst12\|74138:decoder_C_1 " "Elaborating entity \"74138\" for hierarchy \"uPC:inst6\|decoder_C:inst12\|74138:decoder_C_1\"" {  } { { "decoder_C.bdf" "decoder_C_1" { Schematic "F:/GitHub/Computer-composition-principle/decoder_C.bdf" { { 216 480 600 376 "decoder_C_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst6\|decoder_C:inst12\|74138:decoder_C_1 " "Elaborated megafunction instantiation \"uPC:inst6\|decoder_C:inst12\|74138:decoder_C_1\"" {  } { { "decoder_C.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/decoder_C.bdf" { { 216 480 600 376 "decoder_C_1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546869843024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_A uPC:inst6\|decoder_A:inst2 " "Elaborating entity \"decoder_A\" for hierarchy \"uPC:inst6\|decoder_A:inst2\"" {  } { { "uPC.bdf" "inst2" { Schematic "F:/GitHub/Computer-composition-principle/uPC.bdf" { { 360 552 648 520 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_B uPC:inst6\|decoder_B:inst3 " "Elaborating entity \"decoder_B\" for hierarchy \"uPC:inst6\|decoder_B:inst3\"" {  } { { "uPC.bdf" "inst3" { Schematic "F:/GitHub/Computer-composition-principle/uPC.bdf" { { 360 328 424 520 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STEP STEP:inst1 " "Elaborating entity \"STEP\" for hierarchy \"STEP:inst1\"" {  } { { "cpu_8bit.bdf" "inst1" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 400 216 312 528 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGS_MD REGS_MD:inst4 " "Elaborating entity \"REGS_MD\" for hierarchy \"REGS_MD:inst4\"" {  } { { "cpu_8bit.bdf" "inst4" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 552 48 208 744 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch0 REGS_MD:inst4\|lpm_latch0:inst1 " "Elaborating entity \"lpm_latch0\" for hierarchy \"REGS_MD:inst4\|lpm_latch0:inst1\"" {  } { { "REGS_MD.bdf" "inst1" { Schematic "F:/GitHub/Computer-composition-principle/REGS_MD.bdf" { { 112 576 720 208 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH REGS_MD:inst4\|lpm_latch0:inst1\|LPM_LATCH:inst " "Elaborating entity \"LPM_LATCH\" for hierarchy \"REGS_MD:inst4\|lpm_latch0:inst1\|LPM_LATCH:inst\"" {  } { { "lpm_latch0.bdf" "inst" { Schematic "F:/GitHub/Computer-composition-principle/lpm_latch0.bdf" { { 312 560 672 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "REGS_MD:inst4\|lpm_latch0:inst1\|LPM_LATCH:inst " "Elaborated megafunction instantiation \"REGS_MD:inst4\|lpm_latch0:inst1\|LPM_LATCH:inst\"" {  } { { "lpm_latch0.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/lpm_latch0.bdf" { { 312 560 672 424 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546869843065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REGS_MD:inst4\|lpm_latch0:inst1\|LPM_LATCH:inst " "Instantiated megafunction \"REGS_MD:inst4\|lpm_latch0:inst1\|LPM_LATCH:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843065 ""}  } { { "lpm_latch0.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/lpm_latch0.bdf" { { 312 560 672 424 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546869843065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter REGS_MD:inst4\|counter:inst " "Elaborating entity \"counter\" for hierarchy \"REGS_MD:inst4\|counter:inst\"" {  } { { "REGS_MD.bdf" "inst" { Schematic "F:/GitHub/Computer-composition-principle/REGS_MD.bdf" { { 176 256 400 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter REGS_MD:inst4\|counter:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"REGS_MD:inst4\|counter:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.v" "LPM_COUNTER_component" { Text "F:/GitHub/Computer-composition-principle/counter.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "REGS_MD:inst4\|counter:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"REGS_MD:inst4\|counter:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.v" "" { Text "F:/GitHub/Computer-composition-principle/counter.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546869843114 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REGS_MD:inst4\|counter:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"REGS_MD:inst4\|counter:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843114 ""}  } { { "counter.v" "" { Text "F:/GitHub/Computer-composition-principle/counter.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546869843114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k5j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_k5j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k5j " "Found entity 1: cntr_k5j" {  } { { "db/cntr_k5j.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/cntr_k5j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546869843191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546869843191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_k5j REGS_MD:inst4\|counter:inst\|lpm_counter:LPM_COUNTER_component\|cntr_k5j:auto_generated " "Elaborating entity \"cntr_k5j\" for hierarchy \"REGS_MD:inst4\|counter:inst\|lpm_counter:LPM_COUNTER_component\|cntr_k5j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM8 RAM8:inst3 " "Elaborating entity \"RAM8\" for hierarchy \"RAM8:inst3\"" {  } { { "cpu_8bit.bdf" "inst3" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 448 696 912 576 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM8:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM8:inst3\|altsyncram:altsyncram_component\"" {  } { { "RAM8.v" "altsyncram_component" { Text "F:/GitHub/Computer-composition-principle/RAM8.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM8:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM8:inst3\|altsyncram:altsyncram_component\"" {  } { { "RAM8.v" "" { Text "F:/GitHub/Computer-composition-principle/RAM8.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546869843224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM8:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM8:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DATA8X8.mif " "Parameter \"init_file\" = \"DATA8X8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843224 ""}  } { { "RAM8.v" "" { Text "F:/GitHub/Computer-composition-principle/RAM8.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546869843224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1k1 " "Found entity 1: altsyncram_r1k1" {  } { { "db/altsyncram_r1k1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_r1k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546869843298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546869843298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1k1 RAM8:inst3\|altsyncram:altsyncram_component\|altsyncram_r1k1:auto_generated " "Elaborating entity \"altsyncram_r1k1\" for hierarchy \"RAM8:inst3\|altsyncram:altsyncram_component\|altsyncram_r1k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546869843300 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[7\] ALU_MD:inst7\|inst7\[7\] " "Converted the fan-out from the tri-state buffer \"inst5\[7\]\" to the node \"ALU_MD:inst7\|inst7\[7\]\" into an OR gate" {  } { { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 464 976 1024 496 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546869844083 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[6\] ALU_MD:inst7\|inst7\[6\] " "Converted the fan-out from the tri-state buffer \"inst5\[6\]\" to the node \"ALU_MD:inst7\|inst7\[6\]\" into an OR gate" {  } { { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 464 976 1024 496 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546869844083 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[5\] ALU_MD:inst7\|inst7\[5\] " "Converted the fan-out from the tri-state buffer \"inst5\[5\]\" to the node \"ALU_MD:inst7\|inst7\[5\]\" into an OR gate" {  } { { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 464 976 1024 496 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546869844083 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[4\] ALU_MD:inst7\|inst7\[4\] " "Converted the fan-out from the tri-state buffer \"inst5\[4\]\" to the node \"ALU_MD:inst7\|inst7\[4\]\" into an OR gate" {  } { { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 464 976 1024 496 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546869844083 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[3\] ALU_MD:inst7\|inst7\[3\] " "Converted the fan-out from the tri-state buffer \"inst5\[3\]\" to the node \"ALU_MD:inst7\|inst7\[3\]\" into an OR gate" {  } { { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 464 976 1024 496 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546869844083 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[2\] ALU_MD:inst7\|inst7\[2\] " "Converted the fan-out from the tri-state buffer \"inst5\[2\]\" to the node \"ALU_MD:inst7\|inst7\[2\]\" into an OR gate" {  } { { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 464 976 1024 496 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546869844083 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[1\] ALU_MD:inst7\|inst7\[1\] " "Converted the fan-out from the tri-state buffer \"inst5\[1\]\" to the node \"ALU_MD:inst7\|inst7\[1\]\" into an OR gate" {  } { { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 464 976 1024 496 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546869844083 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[0\] ALU_MD:inst7\|inst7\[0\] " "Converted the fan-out from the tri-state buffer \"inst5\[0\]\" to the node \"ALU_MD:inst7\|inst7\[0\]\" into an OR gate" {  } { { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 464 976 1024 496 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1546869844083 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1546869844083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[7\] " "Latch REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844089 ""}  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[6\] " "Latch REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844090 ""}  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[5\] " "Latch REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844090 ""}  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[4\] " "Latch REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844091 ""}  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[3\] " "Latch REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844091 ""}  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[2\] " "Latch REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844091 ""}  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[1\] " "Latch REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844091 ""}  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[0\] " "Latch REGS_MD:inst4\|lpm_latch0:inst3\|lpm_latch:inst\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst6\|uP_ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_gqb1:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_gqb1.tdf" "" { Text "F:/GitHub/Computer-composition-principle/db/altsyncram_gqb1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844091 ""}  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst\[7\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844091 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 192 552 616 272 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst\[6\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844092 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 192 552 616 272 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst\[5\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844092 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 192 552 616 272 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst\[4\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844092 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 192 552 616 272 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst\[3\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844092 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 192 552 616 272 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst\[2\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844093 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 192 552 616 272 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst\[1\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844093 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 192 552 616 272 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst\[0\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844093 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 192 552 616 272 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst1\[7\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844093 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 288 552 616 368 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst1\[6\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844093 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 288 552 616 368 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst1\[5\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844094 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 288 552 616 368 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst1\[4\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844094 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 288 552 616 368 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst1\[3\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844094 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 288 552 616 368 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst1\[2\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844094 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 288 552 616 368 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst1\[1\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844094 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 288 552 616 368 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst1\[0\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844094 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 288 552 616 368 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst2\[7\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844095 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 384 552 616 464 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst2\[6\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844095 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 384 552 616 464 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst2\[5\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844095 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 384 552 616 464 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst2\[4\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844095 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 384 552 616 464 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst2\[3\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844095 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 384 552 616 464 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst2\[2\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844096 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 384 552 616 464 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst2\[1\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844096 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 384 552 616 464 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst7\|REG0_2:inst2\|inst2\[0\] " "Latch ALU_MD:inst7\|REG0_2:inst2\|inst2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGS_MD:inst4\|lpm_latch0:inst2\|lpm_latch:inst\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546869844096 ""}  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { { 384 552 616 464 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546869844096 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst6\|uA_reg:inst9\|inst3 uPC:inst6\|uA_reg:inst9\|inst3~_emulated uPC:inst6\|uA_reg:inst9\|inst3~1 " "Register \"uPC:inst6\|uA_reg:inst9\|inst3\" is converted into an equivalent circuit using register \"uPC:inst6\|uA_reg:inst9\|inst3~_emulated\" and latch \"uPC:inst6\|uA_reg:inst9\|inst3~1\"" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { { 176 584 648 256 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1546869844099 "|cpu_8bit|uPC:inst6|uA_reg:inst9|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst6\|uA_reg:inst9\|inst1 uPC:inst6\|uA_reg:inst9\|inst1~_emulated uPC:inst6\|uA_reg:inst9\|inst1~1 " "Register \"uPC:inst6\|uA_reg:inst9\|inst1\" is converted into an equivalent circuit using register \"uPC:inst6\|uA_reg:inst9\|inst1~_emulated\" and latch \"uPC:inst6\|uA_reg:inst9\|inst1~1\"" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { { 176 312 376 256 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1546869844099 "|cpu_8bit|uPC:inst6|uA_reg:inst9|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst6\|uA_reg:inst9\|inst5 uPC:inst6\|uA_reg:inst9\|inst5~_emulated uPC:inst6\|uA_reg:inst9\|inst5~1 " "Register \"uPC:inst6\|uA_reg:inst9\|inst5\" is converted into an equivalent circuit using register \"uPC:inst6\|uA_reg:inst9\|inst5~_emulated\" and latch \"uPC:inst6\|uA_reg:inst9\|inst5~1\"" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { { 176 872 936 256 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1546869844099 "|cpu_8bit|uPC:inst6|uA_reg:inst9|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst6\|uA_reg:inst9\|inst4 uPC:inst6\|uA_reg:inst9\|inst4~_emulated uPC:inst6\|uA_reg:inst9\|inst4~1 " "Register \"uPC:inst6\|uA_reg:inst9\|inst4\" is converted into an equivalent circuit using register \"uPC:inst6\|uA_reg:inst9\|inst4~_emulated\" and latch \"uPC:inst6\|uA_reg:inst9\|inst4~1\"" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { { 176 728 792 256 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1546869844099 "|cpu_8bit|uPC:inst6|uA_reg:inst9|inst4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst6\|uA_reg:inst9\|inst uPC:inst6\|uA_reg:inst9\|inst~_emulated uPC:inst6\|uA_reg:inst9\|inst~1 " "Register \"uPC:inst6\|uA_reg:inst9\|inst\" is converted into an equivalent circuit using register \"uPC:inst6\|uA_reg:inst9\|inst~_emulated\" and latch \"uPC:inst6\|uA_reg:inst9\|inst~1\"" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { { 176 168 232 256 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1546869844099 "|cpu_8bit|uPC:inst6|uA_reg:inst9|inst"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1546869844099 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SE\[5\] VCC " "Pin \"SE\[5\]\" is stuck at VCC" {  } { { "cpu_8bit.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/cpu_8bit.bdf" { { 360 992 1168 376 "SE\[6..1\]" "" } { 352 936 992 368 "SE\[6..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546869844306 "|cpu_8bit|SE[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1546869844306 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1546869844469 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1546869845461 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546869845461 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "771 " "Implemented 771 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1546869845562 ""} { "Info" "ICUT_CUT_TM_OPINS" "160 " "Implemented 160 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1546869845562 ""} { "Info" "ICUT_CUT_TM_LCELLS" "566 " "Implemented 566 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1546869845562 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1546869845562 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1546869845562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546869845596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 07 22:04:05 2019 " "Processing ended: Mon Jan 07 22:04:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546869845596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546869845596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546869845596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546869845596 ""}
