
neptune-firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c9a4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000464  0800cb48  0800cb48  0001cb48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cfac  0800cfac  000202cc  2**0
                  CONTENTS
  4 .ARM          00000008  0800cfac  0800cfac  0001cfac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cfb4  0800cfb4  000202cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cfb4  0800cfb4  0001cfb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cfb8  0800cfb8  0001cfb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002cc  20000000  0800cfbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001dd8  200002cc  0800d288  000202cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200020a4  0800d288  000220a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017444  00000000  00000000  000202fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000383b  00000000  00000000  00037740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001488  00000000  00000000  0003af80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012e0  00000000  00000000  0003c408  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001beb6  00000000  00000000  0003d6e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001958b  00000000  00000000  0005959e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f392  00000000  00000000  00072b29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00111ebb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000067b0  00000000  00000000  00111f0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002cc 	.word	0x200002cc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800cb2c 	.word	0x0800cb2c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002d0 	.word	0x200002d0
 80001dc:	0800cb2c 	.word	0x0800cb2c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bcc:	f000 b974 	b.w	8000eb8 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468e      	mov	lr, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d14d      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf6:	428a      	cmp	r2, r1
 8000bf8:	4694      	mov	ip, r2
 8000bfa:	d969      	bls.n	8000cd0 <__udivmoddi4+0xe8>
 8000bfc:	fab2 f282 	clz	r2, r2
 8000c00:	b152      	cbz	r2, 8000c18 <__udivmoddi4+0x30>
 8000c02:	fa01 f302 	lsl.w	r3, r1, r2
 8000c06:	f1c2 0120 	rsb	r1, r2, #32
 8000c0a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c0e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c12:	ea41 0e03 	orr.w	lr, r1, r3
 8000c16:	4094      	lsls	r4, r2
 8000c18:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c1c:	0c21      	lsrs	r1, r4, #16
 8000c1e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c22:	fa1f f78c 	uxth.w	r7, ip
 8000c26:	fb08 e316 	mls	r3, r8, r6, lr
 8000c2a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c2e:	fb06 f107 	mul.w	r1, r6, r7
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c3e:	f080 811f 	bcs.w	8000e80 <__udivmoddi4+0x298>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 811c 	bls.w	8000e80 <__udivmoddi4+0x298>
 8000c48:	3e02      	subs	r6, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a5b      	subs	r3, r3, r1
 8000c4e:	b2a4      	uxth	r4, r4
 8000c50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c54:	fb08 3310 	mls	r3, r8, r0, r3
 8000c58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c5c:	fb00 f707 	mul.w	r7, r0, r7
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x92>
 8000c64:	eb1c 0404 	adds.w	r4, ip, r4
 8000c68:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c6c:	f080 810a 	bcs.w	8000e84 <__udivmoddi4+0x29c>
 8000c70:	42a7      	cmp	r7, r4
 8000c72:	f240 8107 	bls.w	8000e84 <__udivmoddi4+0x29c>
 8000c76:	4464      	add	r4, ip
 8000c78:	3802      	subs	r0, #2
 8000c7a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c7e:	1be4      	subs	r4, r4, r7
 8000c80:	2600      	movs	r6, #0
 8000c82:	b11d      	cbz	r5, 8000c8c <__udivmoddi4+0xa4>
 8000c84:	40d4      	lsrs	r4, r2
 8000c86:	2300      	movs	r3, #0
 8000c88:	e9c5 4300 	strd	r4, r3, [r5]
 8000c8c:	4631      	mov	r1, r6
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0xc2>
 8000c96:	2d00      	cmp	r5, #0
 8000c98:	f000 80ef 	beq.w	8000e7a <__udivmoddi4+0x292>
 8000c9c:	2600      	movs	r6, #0
 8000c9e:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca2:	4630      	mov	r0, r6
 8000ca4:	4631      	mov	r1, r6
 8000ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000caa:	fab3 f683 	clz	r6, r3
 8000cae:	2e00      	cmp	r6, #0
 8000cb0:	d14a      	bne.n	8000d48 <__udivmoddi4+0x160>
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d302      	bcc.n	8000cbc <__udivmoddi4+0xd4>
 8000cb6:	4282      	cmp	r2, r0
 8000cb8:	f200 80f9 	bhi.w	8000eae <__udivmoddi4+0x2c6>
 8000cbc:	1a84      	subs	r4, r0, r2
 8000cbe:	eb61 0303 	sbc.w	r3, r1, r3
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	469e      	mov	lr, r3
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	d0e0      	beq.n	8000c8c <__udivmoddi4+0xa4>
 8000cca:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cce:	e7dd      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000cd0:	b902      	cbnz	r2, 8000cd4 <__udivmoddi4+0xec>
 8000cd2:	deff      	udf	#255	; 0xff
 8000cd4:	fab2 f282 	clz	r2, r2
 8000cd8:	2a00      	cmp	r2, #0
 8000cda:	f040 8092 	bne.w	8000e02 <__udivmoddi4+0x21a>
 8000cde:	eba1 010c 	sub.w	r1, r1, ip
 8000ce2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ce6:	fa1f fe8c 	uxth.w	lr, ip
 8000cea:	2601      	movs	r6, #1
 8000cec:	0c20      	lsrs	r0, r4, #16
 8000cee:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cf2:	fb07 1113 	mls	r1, r7, r3, r1
 8000cf6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cfa:	fb0e f003 	mul.w	r0, lr, r3
 8000cfe:	4288      	cmp	r0, r1
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0x12c>
 8000d02:	eb1c 0101 	adds.w	r1, ip, r1
 8000d06:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x12a>
 8000d0c:	4288      	cmp	r0, r1
 8000d0e:	f200 80cb 	bhi.w	8000ea8 <__udivmoddi4+0x2c0>
 8000d12:	4643      	mov	r3, r8
 8000d14:	1a09      	subs	r1, r1, r0
 8000d16:	b2a4      	uxth	r4, r4
 8000d18:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d1c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d20:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d24:	fb0e fe00 	mul.w	lr, lr, r0
 8000d28:	45a6      	cmp	lr, r4
 8000d2a:	d908      	bls.n	8000d3e <__udivmoddi4+0x156>
 8000d2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d30:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d34:	d202      	bcs.n	8000d3c <__udivmoddi4+0x154>
 8000d36:	45a6      	cmp	lr, r4
 8000d38:	f200 80bb 	bhi.w	8000eb2 <__udivmoddi4+0x2ca>
 8000d3c:	4608      	mov	r0, r1
 8000d3e:	eba4 040e 	sub.w	r4, r4, lr
 8000d42:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d46:	e79c      	b.n	8000c82 <__udivmoddi4+0x9a>
 8000d48:	f1c6 0720 	rsb	r7, r6, #32
 8000d4c:	40b3      	lsls	r3, r6
 8000d4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d56:	fa20 f407 	lsr.w	r4, r0, r7
 8000d5a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d5e:	431c      	orrs	r4, r3
 8000d60:	40f9      	lsrs	r1, r7
 8000d62:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d66:	fa00 f306 	lsl.w	r3, r0, r6
 8000d6a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d6e:	0c20      	lsrs	r0, r4, #16
 8000d70:	fa1f fe8c 	uxth.w	lr, ip
 8000d74:	fb09 1118 	mls	r1, r9, r8, r1
 8000d78:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d7c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d80:	4288      	cmp	r0, r1
 8000d82:	fa02 f206 	lsl.w	r2, r2, r6
 8000d86:	d90b      	bls.n	8000da0 <__udivmoddi4+0x1b8>
 8000d88:	eb1c 0101 	adds.w	r1, ip, r1
 8000d8c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000d90:	f080 8088 	bcs.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d94:	4288      	cmp	r0, r1
 8000d96:	f240 8085 	bls.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d9a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d9e:	4461      	add	r1, ip
 8000da0:	1a09      	subs	r1, r1, r0
 8000da2:	b2a4      	uxth	r4, r4
 8000da4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000da8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dac:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000db0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db4:	458e      	cmp	lr, r1
 8000db6:	d908      	bls.n	8000dca <__udivmoddi4+0x1e2>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000dc0:	d26c      	bcs.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc2:	458e      	cmp	lr, r1
 8000dc4:	d96a      	bls.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	4461      	add	r1, ip
 8000dca:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dce:	fba0 9402 	umull	r9, r4, r0, r2
 8000dd2:	eba1 010e 	sub.w	r1, r1, lr
 8000dd6:	42a1      	cmp	r1, r4
 8000dd8:	46c8      	mov	r8, r9
 8000dda:	46a6      	mov	lr, r4
 8000ddc:	d356      	bcc.n	8000e8c <__udivmoddi4+0x2a4>
 8000dde:	d053      	beq.n	8000e88 <__udivmoddi4+0x2a0>
 8000de0:	b15d      	cbz	r5, 8000dfa <__udivmoddi4+0x212>
 8000de2:	ebb3 0208 	subs.w	r2, r3, r8
 8000de6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dea:	fa01 f707 	lsl.w	r7, r1, r7
 8000dee:	fa22 f306 	lsr.w	r3, r2, r6
 8000df2:	40f1      	lsrs	r1, r6
 8000df4:	431f      	orrs	r7, r3
 8000df6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dfa:	2600      	movs	r6, #0
 8000dfc:	4631      	mov	r1, r6
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	f1c2 0320 	rsb	r3, r2, #32
 8000e06:	40d8      	lsrs	r0, r3
 8000e08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e0c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e10:	4091      	lsls	r1, r2
 8000e12:	4301      	orrs	r1, r0
 8000e14:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e18:	fa1f fe8c 	uxth.w	lr, ip
 8000e1c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e20:	fb07 3610 	mls	r6, r7, r0, r3
 8000e24:	0c0b      	lsrs	r3, r1, #16
 8000e26:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e2a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e2e:	429e      	cmp	r6, r3
 8000e30:	fa04 f402 	lsl.w	r4, r4, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x260>
 8000e36:	eb1c 0303 	adds.w	r3, ip, r3
 8000e3a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e3e:	d22f      	bcs.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e40:	429e      	cmp	r6, r3
 8000e42:	d92d      	bls.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e44:	3802      	subs	r0, #2
 8000e46:	4463      	add	r3, ip
 8000e48:	1b9b      	subs	r3, r3, r6
 8000e4a:	b289      	uxth	r1, r1
 8000e4c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e50:	fb07 3316 	mls	r3, r7, r6, r3
 8000e54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e58:	fb06 f30e 	mul.w	r3, r6, lr
 8000e5c:	428b      	cmp	r3, r1
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x28a>
 8000e60:	eb1c 0101 	adds.w	r1, ip, r1
 8000e64:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000e68:	d216      	bcs.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d914      	bls.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6e:	3e02      	subs	r6, #2
 8000e70:	4461      	add	r1, ip
 8000e72:	1ac9      	subs	r1, r1, r3
 8000e74:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e78:	e738      	b.n	8000cec <__udivmoddi4+0x104>
 8000e7a:	462e      	mov	r6, r5
 8000e7c:	4628      	mov	r0, r5
 8000e7e:	e705      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000e80:	4606      	mov	r6, r0
 8000e82:	e6e3      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e84:	4618      	mov	r0, r3
 8000e86:	e6f8      	b.n	8000c7a <__udivmoddi4+0x92>
 8000e88:	454b      	cmp	r3, r9
 8000e8a:	d2a9      	bcs.n	8000de0 <__udivmoddi4+0x1f8>
 8000e8c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e90:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e94:	3801      	subs	r0, #1
 8000e96:	e7a3      	b.n	8000de0 <__udivmoddi4+0x1f8>
 8000e98:	4646      	mov	r6, r8
 8000e9a:	e7ea      	b.n	8000e72 <__udivmoddi4+0x28a>
 8000e9c:	4620      	mov	r0, r4
 8000e9e:	e794      	b.n	8000dca <__udivmoddi4+0x1e2>
 8000ea0:	4640      	mov	r0, r8
 8000ea2:	e7d1      	b.n	8000e48 <__udivmoddi4+0x260>
 8000ea4:	46d0      	mov	r8, sl
 8000ea6:	e77b      	b.n	8000da0 <__udivmoddi4+0x1b8>
 8000ea8:	3b02      	subs	r3, #2
 8000eaa:	4461      	add	r1, ip
 8000eac:	e732      	b.n	8000d14 <__udivmoddi4+0x12c>
 8000eae:	4630      	mov	r0, r6
 8000eb0:	e709      	b.n	8000cc6 <__udivmoddi4+0xde>
 8000eb2:	4464      	add	r4, ip
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	e742      	b.n	8000d3e <__udivmoddi4+0x156>

08000eb8 <__aeabi_idiv0>:
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop

08000ebc <imu_read8>:
// GYRO
// bit 0 = read/write, 1 if read
// bits 1-7 = address
// bits 8-15 = data written to/from address

uint8_t imu_read8(SPI_HandleTypeDef hspi, char ce, uint8_t addr, uint8_t *data) {
 8000ebc:	b084      	sub	sp, #16
 8000ebe:	b580      	push	{r7, lr}
 8000ec0:	b08a      	sub	sp, #40	; 0x28
 8000ec2:	af00      	add	r7, sp, #0
 8000ec4:	f107 0c30 	add.w	ip, r7, #48	; 0x30
 8000ec8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    uint16_t chip_enable;
    GPIO_TypeDef *port;

    if (ce == 'g') {
 8000ecc:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 8000ed0:	2b67      	cmp	r3, #103	; 0x67
 8000ed2:	d104      	bne.n	8000ede <imu_read8+0x22>
        chip_enable = GYR_CE_Pin;
 8000ed4:	2302      	movs	r3, #2
 8000ed6:	84fb      	strh	r3, [r7, #38]	; 0x26
        port = GYR_CE_GPIO_Port;
 8000ed8:	4b33      	ldr	r3, [pc, #204]	; (8000fa8 <imu_read8+0xec>)
 8000eda:	623b      	str	r3, [r7, #32]
 8000edc:	e022      	b.n	8000f24 <imu_read8+0x68>
    } else if (ce == 'a') {
 8000ede:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 8000ee2:	2b61      	cmp	r3, #97	; 0x61
 8000ee4:	d104      	bne.n	8000ef0 <imu_read8+0x34>
        chip_enable = ACC_CE_Pin;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	84fb      	strh	r3, [r7, #38]	; 0x26
        port = ACC_CE_GPIO_Port;
 8000eea:	4b2f      	ldr	r3, [pc, #188]	; (8000fa8 <imu_read8+0xec>)
 8000eec:	623b      	str	r3, [r7, #32]
 8000eee:	e019      	b.n	8000f24 <imu_read8+0x68>
    } else if (ce == 'm') {
 8000ef0:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 8000ef4:	2b6d      	cmp	r3, #109	; 0x6d
 8000ef6:	d104      	bne.n	8000f02 <imu_read8+0x46>
        chip_enable = MAG_CE_Pin;
 8000ef8:	2304      	movs	r3, #4
 8000efa:	84fb      	strh	r3, [r7, #38]	; 0x26
        port = MAG_CE_GPIO_Port;
 8000efc:	4b2a      	ldr	r3, [pc, #168]	; (8000fa8 <imu_read8+0xec>)
 8000efe:	623b      	str	r3, [r7, #32]
 8000f00:	e010      	b.n	8000f24 <imu_read8+0x68>
    } else {
        char buff[25];
        sprintf("ERROR: Invalid CE: %c\n", ce);
 8000f02:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 8000f06:	4619      	mov	r1, r3
 8000f08:	4828      	ldr	r0, [pc, #160]	; (8000fac <imu_read8+0xf0>)
 8000f0a:	f009 fba5 	bl	800a658 <siprintf>
        CDC_Transmit_FS(buff, strlen(buff));
 8000f0e:	463b      	mov	r3, r7
 8000f10:	4618      	mov	r0, r3
 8000f12:	f7ff f965 	bl	80001e0 <strlen>
 8000f16:	4603      	mov	r3, r0
 8000f18:	b29a      	uxth	r2, r3
 8000f1a:	463b      	mov	r3, r7
 8000f1c:	4611      	mov	r1, r2
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f008 fa9e 	bl	8009460 <CDC_Transmit_FS>
    }
    // we're using full-duplex so we need to read as we write
    // and vice versa, hence the dummy data
    uint8_t tx = addr | 0x80;
 8000f24:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 8000f28:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000f2c:	b2db      	uxtb	r3, r3
 8000f2e:	777b      	strb	r3, [r7, #29]
    uint8_t rx;

    HAL_GPIO_WritePin(port, chip_enable, GPIO_PIN_RESET);
 8000f30:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000f32:	2200      	movs	r2, #0
 8000f34:	4619      	mov	r1, r3
 8000f36:	6a38      	ldr	r0, [r7, #32]
 8000f38:	f001 fb34 	bl	80025a4 <HAL_GPIO_WritePin>
    uint8_t status1 = (HAL_SPI_Transmit(&hspi, &tx, 1, HAL_MAX_DELAY) == HAL_OK);
 8000f3c:	f107 011d 	add.w	r1, r7, #29
 8000f40:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f44:	2201      	movs	r2, #1
 8000f46:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8000f4a:	f003 fa7a 	bl	8004442 <HAL_SPI_Transmit>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	bf0c      	ite	eq
 8000f54:	2301      	moveq	r3, #1
 8000f56:	2300      	movne	r3, #0
 8000f58:	b2db      	uxtb	r3, r3
 8000f5a:	77fb      	strb	r3, [r7, #31]
    uint8_t status2 = (HAL_SPI_Receive(&hspi, &rx, 1, HAL_MAX_DELAY) == HAL_OK);
 8000f5c:	f107 011c 	add.w	r1, r7, #28
 8000f60:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f64:	2201      	movs	r2, #1
 8000f66:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8000f6a:	f003 fba6 	bl	80046ba <HAL_SPI_Receive>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	bf0c      	ite	eq
 8000f74:	2301      	moveq	r3, #1
 8000f76:	2300      	movne	r3, #0
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	77bb      	strb	r3, [r7, #30]
    // uint8_t status = (HAL_SPI_TransmitReceive(&hspi, txBuff, rxBuff, 2, HAL_MAX_DELAY) == HAL_OK);
    HAL_GPIO_WritePin(port, chip_enable, GPIO_PIN_SET);
 8000f7c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000f7e:	2201      	movs	r2, #1
 8000f80:	4619      	mov	r1, r3
 8000f82:	6a38      	ldr	r0, [r7, #32]
 8000f84:	f001 fb0e 	bl	80025a4 <HAL_GPIO_WritePin>

    *data = rx;
 8000f88:	7f3a      	ldrb	r2, [r7, #28]
 8000f8a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000f8e:	701a      	strb	r2, [r3, #0]

    return status1 | status2;
 8000f90:	7ffa      	ldrb	r2, [r7, #31]
 8000f92:	7fbb      	ldrb	r3, [r7, #30]
 8000f94:	4313      	orrs	r3, r2
 8000f96:	b2db      	uxtb	r3, r3
}
 8000f98:	4618      	mov	r0, r3
 8000f9a:	3728      	adds	r7, #40	; 0x28
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000fa2:	b004      	add	sp, #16
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop
 8000fa8:	40020400 	.word	0x40020400
 8000fac:	0800cb48 	.word	0x0800cb48

08000fb0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fb0:	b590      	push	{r4, r7, lr}
 8000fb2:	b09f      	sub	sp, #124	; 0x7c
 8000fb4:	af16      	add	r7, sp, #88	; 0x58
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fb6:	f000 fd57 	bl	8001a68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fba:	f000 f83b 	bl	8001034 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fbe:	f000 fa19 	bl	80013f4 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000fc2:	f000 f8f3 	bl	80011ac <MX_SPI1_Init>
  MX_SPI2_Init();
 8000fc6:	f000 f927 	bl	8001218 <MX_SPI2_Init>
  MX_SPI3_Init();
 8000fca:	f000 f95b 	bl	8001284 <MX_SPI3_Init>
  MX_ADC1_Init();
 8000fce:	f000 f89b 	bl	8001108 <MX_ADC1_Init>
  MX_TIM3_Init();
 8000fd2:	f000 f98d 	bl	80012f0 <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 8000fd6:	f008 f985 	bl	80092e4 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000fda:	2100      	movs	r1, #0
 8000fdc:	4813      	ldr	r0, [pc, #76]	; (800102c <main+0x7c>)
 8000fde:	f003 fff7 	bl	8004fd0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000fe2:	2104      	movs	r1, #4
 8000fe4:	4811      	ldr	r0, [pc, #68]	; (800102c <main+0x7c>)
 8000fe6:	f003 fff3 	bl	8004fd0 <HAL_TIM_PWM_Start>
  float duty_cycle = 4;
 8000fea:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 8000fee:	61fb      	str	r3, [r7, #28]
  int reverse = 0;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	61bb      	str	r3, [r7, #24]

//  if (get_roll_and_pitch(hspi1, &roll, &pitch)) {
//    continue;
//  }

  if (imu_read8(hspi1, 'a', 0x00, &data)) {
 8000ff4:	4c0e      	ldr	r4, [pc, #56]	; (8001030 <main+0x80>)
 8000ff6:	1cfb      	adds	r3, r7, #3
 8000ff8:	9314      	str	r3, [sp, #80]	; 0x50
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	9313      	str	r3, [sp, #76]	; 0x4c
 8000ffe:	2361      	movs	r3, #97	; 0x61
 8001000:	9312      	str	r3, [sp, #72]	; 0x48
 8001002:	4668      	mov	r0, sp
 8001004:	f104 0310 	add.w	r3, r4, #16
 8001008:	2248      	movs	r2, #72	; 0x48
 800100a:	4619      	mov	r1, r3
 800100c:	f008 fea4 	bl	8009d58 <memcpy>
 8001010:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001014:	f7ff ff52 	bl	8000ebc <imu_read8>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d104      	bne.n	8001028 <main+0x78>
	  continue;
  }

  
	HAL_Delay(300);
 800101e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001022:	f000 fd93 	bl	8001b4c <HAL_Delay>
 8001026:	e7e5      	b.n	8000ff4 <main+0x44>
	  continue;
 8001028:	bf00      	nop
  {
 800102a:	e7e3      	b.n	8000ff4 <main+0x44>
 800102c:	20000438 	.word	0x20000438
 8001030:	20000330 	.word	0x20000330

08001034 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b094      	sub	sp, #80	; 0x50
 8001038:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800103a:	f107 0320 	add.w	r3, r7, #32
 800103e:	2230      	movs	r2, #48	; 0x30
 8001040:	2100      	movs	r1, #0
 8001042:	4618      	mov	r0, r3
 8001044:	f008 fe96 	bl	8009d74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001048:	f107 030c 	add.w	r3, r7, #12
 800104c:	2200      	movs	r2, #0
 800104e:	601a      	str	r2, [r3, #0]
 8001050:	605a      	str	r2, [r3, #4]
 8001052:	609a      	str	r2, [r3, #8]
 8001054:	60da      	str	r2, [r3, #12]
 8001056:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001058:	2300      	movs	r3, #0
 800105a:	60bb      	str	r3, [r7, #8]
 800105c:	4b28      	ldr	r3, [pc, #160]	; (8001100 <SystemClock_Config+0xcc>)
 800105e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001060:	4a27      	ldr	r2, [pc, #156]	; (8001100 <SystemClock_Config+0xcc>)
 8001062:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001066:	6413      	str	r3, [r2, #64]	; 0x40
 8001068:	4b25      	ldr	r3, [pc, #148]	; (8001100 <SystemClock_Config+0xcc>)
 800106a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800106c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001070:	60bb      	str	r3, [r7, #8]
 8001072:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001074:	2300      	movs	r3, #0
 8001076:	607b      	str	r3, [r7, #4]
 8001078:	4b22      	ldr	r3, [pc, #136]	; (8001104 <SystemClock_Config+0xd0>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	4a21      	ldr	r2, [pc, #132]	; (8001104 <SystemClock_Config+0xd0>)
 800107e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001082:	6013      	str	r3, [r2, #0]
 8001084:	4b1f      	ldr	r3, [pc, #124]	; (8001104 <SystemClock_Config+0xd0>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800108c:	607b      	str	r3, [r7, #4]
 800108e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001090:	2301      	movs	r3, #1
 8001092:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001094:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001098:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800109a:	2302      	movs	r3, #2
 800109c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800109e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80010a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 80010a4:	230c      	movs	r3, #12
 80010a6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 384;
 80010a8:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80010ac:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80010ae:	2304      	movs	r3, #4
 80010b0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80010b2:	2308      	movs	r3, #8
 80010b4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010b6:	f107 0320 	add.w	r3, r7, #32
 80010ba:	4618      	mov	r0, r3
 80010bc:	f002 fd08 	bl	8003ad0 <HAL_RCC_OscConfig>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <SystemClock_Config+0x96>
  {
    Error_Handler();
 80010c6:	f000 fa15 	bl	80014f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010ca:	230f      	movs	r3, #15
 80010cc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010ce:	2302      	movs	r3, #2
 80010d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010d2:	2300      	movs	r3, #0
 80010d4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010da:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010dc:	2300      	movs	r3, #0
 80010de:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80010e0:	f107 030c 	add.w	r3, r7, #12
 80010e4:	2103      	movs	r1, #3
 80010e6:	4618      	mov	r0, r3
 80010e8:	f002 ff6a 	bl	8003fc0 <HAL_RCC_ClockConfig>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80010f2:	f000 f9ff 	bl	80014f4 <Error_Handler>
  }
}
 80010f6:	bf00      	nop
 80010f8:	3750      	adds	r7, #80	; 0x50
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	40023800 	.word	0x40023800
 8001104:	40007000 	.word	0x40007000

08001108 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800110e:	463b      	mov	r3, r7
 8001110:	2200      	movs	r2, #0
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	605a      	str	r2, [r3, #4]
 8001116:	609a      	str	r2, [r3, #8]
 8001118:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800111a:	4b21      	ldr	r3, [pc, #132]	; (80011a0 <MX_ADC1_Init+0x98>)
 800111c:	4a21      	ldr	r2, [pc, #132]	; (80011a4 <MX_ADC1_Init+0x9c>)
 800111e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001120:	4b1f      	ldr	r3, [pc, #124]	; (80011a0 <MX_ADC1_Init+0x98>)
 8001122:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001126:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001128:	4b1d      	ldr	r3, [pc, #116]	; (80011a0 <MX_ADC1_Init+0x98>)
 800112a:	2200      	movs	r2, #0
 800112c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800112e:	4b1c      	ldr	r3, [pc, #112]	; (80011a0 <MX_ADC1_Init+0x98>)
 8001130:	2200      	movs	r2, #0
 8001132:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001134:	4b1a      	ldr	r3, [pc, #104]	; (80011a0 <MX_ADC1_Init+0x98>)
 8001136:	2200      	movs	r2, #0
 8001138:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800113a:	4b19      	ldr	r3, [pc, #100]	; (80011a0 <MX_ADC1_Init+0x98>)
 800113c:	2200      	movs	r2, #0
 800113e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001142:	4b17      	ldr	r3, [pc, #92]	; (80011a0 <MX_ADC1_Init+0x98>)
 8001144:	2200      	movs	r2, #0
 8001146:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001148:	4b15      	ldr	r3, [pc, #84]	; (80011a0 <MX_ADC1_Init+0x98>)
 800114a:	4a17      	ldr	r2, [pc, #92]	; (80011a8 <MX_ADC1_Init+0xa0>)
 800114c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800114e:	4b14      	ldr	r3, [pc, #80]	; (80011a0 <MX_ADC1_Init+0x98>)
 8001150:	2200      	movs	r2, #0
 8001152:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001154:	4b12      	ldr	r3, [pc, #72]	; (80011a0 <MX_ADC1_Init+0x98>)
 8001156:	2201      	movs	r2, #1
 8001158:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800115a:	4b11      	ldr	r3, [pc, #68]	; (80011a0 <MX_ADC1_Init+0x98>)
 800115c:	2200      	movs	r2, #0
 800115e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001162:	4b0f      	ldr	r3, [pc, #60]	; (80011a0 <MX_ADC1_Init+0x98>)
 8001164:	2201      	movs	r2, #1
 8001166:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001168:	480d      	ldr	r0, [pc, #52]	; (80011a0 <MX_ADC1_Init+0x98>)
 800116a:	f000 fd13 	bl	8001b94 <HAL_ADC_Init>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001174:	f000 f9be 	bl	80014f4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001178:	2302      	movs	r3, #2
 800117a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800117c:	2301      	movs	r3, #1
 800117e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001180:	2300      	movs	r3, #0
 8001182:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001184:	463b      	mov	r3, r7
 8001186:	4619      	mov	r1, r3
 8001188:	4805      	ldr	r0, [pc, #20]	; (80011a0 <MX_ADC1_Init+0x98>)
 800118a:	f000 fd47 	bl	8001c1c <HAL_ADC_ConfigChannel>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001194:	f000 f9ae 	bl	80014f4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001198:	bf00      	nop
 800119a:	3710      	adds	r7, #16
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	200002e8 	.word	0x200002e8
 80011a4:	40012000 	.word	0x40012000
 80011a8:	0f000001 	.word	0x0f000001

080011ac <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80011b0:	4b17      	ldr	r3, [pc, #92]	; (8001210 <MX_SPI1_Init+0x64>)
 80011b2:	4a18      	ldr	r2, [pc, #96]	; (8001214 <MX_SPI1_Init+0x68>)
 80011b4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80011b6:	4b16      	ldr	r3, [pc, #88]	; (8001210 <MX_SPI1_Init+0x64>)
 80011b8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80011bc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80011be:	4b14      	ldr	r3, [pc, #80]	; (8001210 <MX_SPI1_Init+0x64>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80011c4:	4b12      	ldr	r3, [pc, #72]	; (8001210 <MX_SPI1_Init+0x64>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011ca:	4b11      	ldr	r3, [pc, #68]	; (8001210 <MX_SPI1_Init+0x64>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011d0:	4b0f      	ldr	r3, [pc, #60]	; (8001210 <MX_SPI1_Init+0x64>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80011d6:	4b0e      	ldr	r3, [pc, #56]	; (8001210 <MX_SPI1_Init+0x64>)
 80011d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011dc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80011de:	4b0c      	ldr	r3, [pc, #48]	; (8001210 <MX_SPI1_Init+0x64>)
 80011e0:	2218      	movs	r2, #24
 80011e2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011e4:	4b0a      	ldr	r3, [pc, #40]	; (8001210 <MX_SPI1_Init+0x64>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80011ea:	4b09      	ldr	r3, [pc, #36]	; (8001210 <MX_SPI1_Init+0x64>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011f0:	4b07      	ldr	r3, [pc, #28]	; (8001210 <MX_SPI1_Init+0x64>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80011f6:	4b06      	ldr	r3, [pc, #24]	; (8001210 <MX_SPI1_Init+0x64>)
 80011f8:	220a      	movs	r2, #10
 80011fa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80011fc:	4804      	ldr	r0, [pc, #16]	; (8001210 <MX_SPI1_Init+0x64>)
 80011fe:	f003 f897 	bl	8004330 <HAL_SPI_Init>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001208:	f000 f974 	bl	80014f4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800120c:	bf00      	nop
 800120e:	bd80      	pop	{r7, pc}
 8001210:	20000330 	.word	0x20000330
 8001214:	40013000 	.word	0x40013000

08001218 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800121c:	4b17      	ldr	r3, [pc, #92]	; (800127c <MX_SPI2_Init+0x64>)
 800121e:	4a18      	ldr	r2, [pc, #96]	; (8001280 <MX_SPI2_Init+0x68>)
 8001220:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001222:	4b16      	ldr	r3, [pc, #88]	; (800127c <MX_SPI2_Init+0x64>)
 8001224:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001228:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800122a:	4b14      	ldr	r3, [pc, #80]	; (800127c <MX_SPI2_Init+0x64>)
 800122c:	2200      	movs	r2, #0
 800122e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001230:	4b12      	ldr	r3, [pc, #72]	; (800127c <MX_SPI2_Init+0x64>)
 8001232:	2200      	movs	r2, #0
 8001234:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001236:	4b11      	ldr	r3, [pc, #68]	; (800127c <MX_SPI2_Init+0x64>)
 8001238:	2200      	movs	r2, #0
 800123a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800123c:	4b0f      	ldr	r3, [pc, #60]	; (800127c <MX_SPI2_Init+0x64>)
 800123e:	2200      	movs	r2, #0
 8001240:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001242:	4b0e      	ldr	r3, [pc, #56]	; (800127c <MX_SPI2_Init+0x64>)
 8001244:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001248:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800124a:	4b0c      	ldr	r3, [pc, #48]	; (800127c <MX_SPI2_Init+0x64>)
 800124c:	2220      	movs	r2, #32
 800124e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001250:	4b0a      	ldr	r3, [pc, #40]	; (800127c <MX_SPI2_Init+0x64>)
 8001252:	2200      	movs	r2, #0
 8001254:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001256:	4b09      	ldr	r3, [pc, #36]	; (800127c <MX_SPI2_Init+0x64>)
 8001258:	2200      	movs	r2, #0
 800125a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800125c:	4b07      	ldr	r3, [pc, #28]	; (800127c <MX_SPI2_Init+0x64>)
 800125e:	2200      	movs	r2, #0
 8001260:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001262:	4b06      	ldr	r3, [pc, #24]	; (800127c <MX_SPI2_Init+0x64>)
 8001264:	220a      	movs	r2, #10
 8001266:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001268:	4804      	ldr	r0, [pc, #16]	; (800127c <MX_SPI2_Init+0x64>)
 800126a:	f003 f861 	bl	8004330 <HAL_SPI_Init>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001274:	f000 f93e 	bl	80014f4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001278:	bf00      	nop
 800127a:	bd80      	pop	{r7, pc}
 800127c:	20000388 	.word	0x20000388
 8001280:	40003800 	.word	0x40003800

08001284 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001288:	4b17      	ldr	r3, [pc, #92]	; (80012e8 <MX_SPI3_Init+0x64>)
 800128a:	4a18      	ldr	r2, [pc, #96]	; (80012ec <MX_SPI3_Init+0x68>)
 800128c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800128e:	4b16      	ldr	r3, [pc, #88]	; (80012e8 <MX_SPI3_Init+0x64>)
 8001290:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001294:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001296:	4b14      	ldr	r3, [pc, #80]	; (80012e8 <MX_SPI3_Init+0x64>)
 8001298:	2200      	movs	r2, #0
 800129a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800129c:	4b12      	ldr	r3, [pc, #72]	; (80012e8 <MX_SPI3_Init+0x64>)
 800129e:	2200      	movs	r2, #0
 80012a0:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012a2:	4b11      	ldr	r3, [pc, #68]	; (80012e8 <MX_SPI3_Init+0x64>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012a8:	4b0f      	ldr	r3, [pc, #60]	; (80012e8 <MX_SPI3_Init+0x64>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80012ae:	4b0e      	ldr	r3, [pc, #56]	; (80012e8 <MX_SPI3_Init+0x64>)
 80012b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012b4:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80012b6:	4b0c      	ldr	r3, [pc, #48]	; (80012e8 <MX_SPI3_Init+0x64>)
 80012b8:	2230      	movs	r2, #48	; 0x30
 80012ba:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012bc:	4b0a      	ldr	r3, [pc, #40]	; (80012e8 <MX_SPI3_Init+0x64>)
 80012be:	2200      	movs	r2, #0
 80012c0:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80012c2:	4b09      	ldr	r3, [pc, #36]	; (80012e8 <MX_SPI3_Init+0x64>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012c8:	4b07      	ldr	r3, [pc, #28]	; (80012e8 <MX_SPI3_Init+0x64>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80012ce:	4b06      	ldr	r3, [pc, #24]	; (80012e8 <MX_SPI3_Init+0x64>)
 80012d0:	220a      	movs	r2, #10
 80012d2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80012d4:	4804      	ldr	r0, [pc, #16]	; (80012e8 <MX_SPI3_Init+0x64>)
 80012d6:	f003 f82b 	bl	8004330 <HAL_SPI_Init>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80012e0:	f000 f908 	bl	80014f4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80012e4:	bf00      	nop
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	200003e0 	.word	0x200003e0
 80012ec:	40003c00 	.word	0x40003c00

080012f0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b08e      	sub	sp, #56	; 0x38
 80012f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012fa:	2200      	movs	r2, #0
 80012fc:	601a      	str	r2, [r3, #0]
 80012fe:	605a      	str	r2, [r3, #4]
 8001300:	609a      	str	r2, [r3, #8]
 8001302:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001304:	f107 0320 	add.w	r3, r7, #32
 8001308:	2200      	movs	r2, #0
 800130a:	601a      	str	r2, [r3, #0]
 800130c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800130e:	1d3b      	adds	r3, r7, #4
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]
 8001314:	605a      	str	r2, [r3, #4]
 8001316:	609a      	str	r2, [r3, #8]
 8001318:	60da      	str	r2, [r3, #12]
 800131a:	611a      	str	r2, [r3, #16]
 800131c:	615a      	str	r2, [r3, #20]
 800131e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001320:	4b32      	ldr	r3, [pc, #200]	; (80013ec <MX_TIM3_Init+0xfc>)
 8001322:	4a33      	ldr	r2, [pc, #204]	; (80013f0 <MX_TIM3_Init+0x100>)
 8001324:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9600-1;
 8001326:	4b31      	ldr	r3, [pc, #196]	; (80013ec <MX_TIM3_Init+0xfc>)
 8001328:	f242 527f 	movw	r2, #9599	; 0x257f
 800132c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800132e:	4b2f      	ldr	r3, [pc, #188]	; (80013ec <MX_TIM3_Init+0xfc>)
 8001330:	2200      	movs	r2, #0
 8001332:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 200-1;
 8001334:	4b2d      	ldr	r3, [pc, #180]	; (80013ec <MX_TIM3_Init+0xfc>)
 8001336:	22c7      	movs	r2, #199	; 0xc7
 8001338:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800133a:	4b2c      	ldr	r3, [pc, #176]	; (80013ec <MX_TIM3_Init+0xfc>)
 800133c:	2200      	movs	r2, #0
 800133e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001340:	4b2a      	ldr	r3, [pc, #168]	; (80013ec <MX_TIM3_Init+0xfc>)
 8001342:	2200      	movs	r2, #0
 8001344:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001346:	4829      	ldr	r0, [pc, #164]	; (80013ec <MX_TIM3_Init+0xfc>)
 8001348:	f003 fd9a 	bl	8004e80 <HAL_TIM_Base_Init>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001352:	f000 f8cf 	bl	80014f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001356:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800135a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800135c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001360:	4619      	mov	r1, r3
 8001362:	4822      	ldr	r0, [pc, #136]	; (80013ec <MX_TIM3_Init+0xfc>)
 8001364:	f003 ffa6 	bl	80052b4 <HAL_TIM_ConfigClockSource>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d001      	beq.n	8001372 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800136e:	f000 f8c1 	bl	80014f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001372:	481e      	ldr	r0, [pc, #120]	; (80013ec <MX_TIM3_Init+0xfc>)
 8001374:	f003 fdd3 	bl	8004f1e <HAL_TIM_PWM_Init>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800137e:	f000 f8b9 	bl	80014f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001382:	2300      	movs	r3, #0
 8001384:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001386:	2300      	movs	r3, #0
 8001388:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800138a:	f107 0320 	add.w	r3, r7, #32
 800138e:	4619      	mov	r1, r3
 8001390:	4816      	ldr	r0, [pc, #88]	; (80013ec <MX_TIM3_Init+0xfc>)
 8001392:	f004 fb23 	bl	80059dc <HAL_TIMEx_MasterConfigSynchronization>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800139c:	f000 f8aa 	bl	80014f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013a0:	2360      	movs	r3, #96	; 0x60
 80013a2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80013a4:	2300      	movs	r3, #0
 80013a6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013a8:	2300      	movs	r3, #0
 80013aa:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013ac:	2300      	movs	r3, #0
 80013ae:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013b0:	1d3b      	adds	r3, r7, #4
 80013b2:	2200      	movs	r2, #0
 80013b4:	4619      	mov	r1, r3
 80013b6:	480d      	ldr	r0, [pc, #52]	; (80013ec <MX_TIM3_Init+0xfc>)
 80013b8:	f003 feba 	bl	8005130 <HAL_TIM_PWM_ConfigChannel>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80013c2:	f000 f897 	bl	80014f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80013c6:	1d3b      	adds	r3, r7, #4
 80013c8:	2204      	movs	r2, #4
 80013ca:	4619      	mov	r1, r3
 80013cc:	4807      	ldr	r0, [pc, #28]	; (80013ec <MX_TIM3_Init+0xfc>)
 80013ce:	f003 feaf 	bl	8005130 <HAL_TIM_PWM_ConfigChannel>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80013d8:	f000 f88c 	bl	80014f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80013dc:	4803      	ldr	r0, [pc, #12]	; (80013ec <MX_TIM3_Init+0xfc>)
 80013de:	f000 f9d3 	bl	8001788 <HAL_TIM_MspPostInit>

}
 80013e2:	bf00      	nop
 80013e4:	3738      	adds	r7, #56	; 0x38
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	20000438 	.word	0x20000438
 80013f0:	40000400 	.word	0x40000400

080013f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b08a      	sub	sp, #40	; 0x28
 80013f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013fa:	f107 0314 	add.w	r3, r7, #20
 80013fe:	2200      	movs	r2, #0
 8001400:	601a      	str	r2, [r3, #0]
 8001402:	605a      	str	r2, [r3, #4]
 8001404:	609a      	str	r2, [r3, #8]
 8001406:	60da      	str	r2, [r3, #12]
 8001408:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800140a:	2300      	movs	r3, #0
 800140c:	613b      	str	r3, [r7, #16]
 800140e:	4b36      	ldr	r3, [pc, #216]	; (80014e8 <MX_GPIO_Init+0xf4>)
 8001410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001412:	4a35      	ldr	r2, [pc, #212]	; (80014e8 <MX_GPIO_Init+0xf4>)
 8001414:	f043 0304 	orr.w	r3, r3, #4
 8001418:	6313      	str	r3, [r2, #48]	; 0x30
 800141a:	4b33      	ldr	r3, [pc, #204]	; (80014e8 <MX_GPIO_Init+0xf4>)
 800141c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141e:	f003 0304 	and.w	r3, r3, #4
 8001422:	613b      	str	r3, [r7, #16]
 8001424:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001426:	2300      	movs	r3, #0
 8001428:	60fb      	str	r3, [r7, #12]
 800142a:	4b2f      	ldr	r3, [pc, #188]	; (80014e8 <MX_GPIO_Init+0xf4>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142e:	4a2e      	ldr	r2, [pc, #184]	; (80014e8 <MX_GPIO_Init+0xf4>)
 8001430:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001434:	6313      	str	r3, [r2, #48]	; 0x30
 8001436:	4b2c      	ldr	r3, [pc, #176]	; (80014e8 <MX_GPIO_Init+0xf4>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800143e:	60fb      	str	r3, [r7, #12]
 8001440:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001442:	2300      	movs	r3, #0
 8001444:	60bb      	str	r3, [r7, #8]
 8001446:	4b28      	ldr	r3, [pc, #160]	; (80014e8 <MX_GPIO_Init+0xf4>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144a:	4a27      	ldr	r2, [pc, #156]	; (80014e8 <MX_GPIO_Init+0xf4>)
 800144c:	f043 0301 	orr.w	r3, r3, #1
 8001450:	6313      	str	r3, [r2, #48]	; 0x30
 8001452:	4b25      	ldr	r3, [pc, #148]	; (80014e8 <MX_GPIO_Init+0xf4>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001456:	f003 0301 	and.w	r3, r3, #1
 800145a:	60bb      	str	r3, [r7, #8]
 800145c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800145e:	2300      	movs	r3, #0
 8001460:	607b      	str	r3, [r7, #4]
 8001462:	4b21      	ldr	r3, [pc, #132]	; (80014e8 <MX_GPIO_Init+0xf4>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001466:	4a20      	ldr	r2, [pc, #128]	; (80014e8 <MX_GPIO_Init+0xf4>)
 8001468:	f043 0302 	orr.w	r3, r3, #2
 800146c:	6313      	str	r3, [r2, #48]	; 0x30
 800146e:	4b1e      	ldr	r3, [pc, #120]	; (80014e8 <MX_GPIO_Init+0xf4>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001472:	f003 0302 	and.w	r3, r3, #2
 8001476:	607b      	str	r3, [r7, #4]
 8001478:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RF_RESET_Pin|RF_CE_Pin|SD_CE_Pin, GPIO_PIN_RESET);
 800147a:	2200      	movs	r2, #0
 800147c:	210e      	movs	r1, #14
 800147e:	481b      	ldr	r0, [pc, #108]	; (80014ec <MX_GPIO_Init+0xf8>)
 8001480:	f001 f890 	bl	80025a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ACC_CE_Pin|GYR_CE_Pin|MAG_CE_Pin, GPIO_PIN_RESET);
 8001484:	2200      	movs	r2, #0
 8001486:	2107      	movs	r1, #7
 8001488:	4819      	ldr	r0, [pc, #100]	; (80014f0 <MX_GPIO_Init+0xfc>)
 800148a:	f001 f88b 	bl	80025a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RF_10O_Pin */
  GPIO_InitStruct.Pin = RF_10O_Pin;
 800148e:	2301      	movs	r3, #1
 8001490:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001492:	2300      	movs	r3, #0
 8001494:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001496:	2300      	movs	r3, #0
 8001498:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RF_10O_GPIO_Port, &GPIO_InitStruct);
 800149a:	f107 0314 	add.w	r3, r7, #20
 800149e:	4619      	mov	r1, r3
 80014a0:	4812      	ldr	r0, [pc, #72]	; (80014ec <MX_GPIO_Init+0xf8>)
 80014a2:	f000 fefb 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pins : RF_RESET_Pin RF_CE_Pin SD_CE_Pin */
  GPIO_InitStruct.Pin = RF_RESET_Pin|RF_CE_Pin|SD_CE_Pin;
 80014a6:	230e      	movs	r3, #14
 80014a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014aa:	2301      	movs	r3, #1
 80014ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ae:	2300      	movs	r3, #0
 80014b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b2:	2300      	movs	r3, #0
 80014b4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014b6:	f107 0314 	add.w	r3, r7, #20
 80014ba:	4619      	mov	r1, r3
 80014bc:	480b      	ldr	r0, [pc, #44]	; (80014ec <MX_GPIO_Init+0xf8>)
 80014be:	f000 feed 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pins : ACC_CE_Pin GYR_CE_Pin MAG_CE_Pin */
  GPIO_InitStruct.Pin = ACC_CE_Pin|GYR_CE_Pin|MAG_CE_Pin;
 80014c2:	2307      	movs	r3, #7
 80014c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014c6:	2301      	movs	r3, #1
 80014c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ca:	2300      	movs	r3, #0
 80014cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ce:	2300      	movs	r3, #0
 80014d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014d2:	f107 0314 	add.w	r3, r7, #20
 80014d6:	4619      	mov	r1, r3
 80014d8:	4805      	ldr	r0, [pc, #20]	; (80014f0 <MX_GPIO_Init+0xfc>)
 80014da:	f000 fedf 	bl	800229c <HAL_GPIO_Init>

}
 80014de:	bf00      	nop
 80014e0:	3728      	adds	r7, #40	; 0x28
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	40023800 	.word	0x40023800
 80014ec:	40020800 	.word	0x40020800
 80014f0:	40020400 	.word	0x40020400

080014f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014f8:	b672      	cpsid	i
}
 80014fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014fc:	e7fe      	b.n	80014fc <Error_Handler+0x8>
	...

08001500 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001506:	2300      	movs	r3, #0
 8001508:	607b      	str	r3, [r7, #4]
 800150a:	4b10      	ldr	r3, [pc, #64]	; (800154c <HAL_MspInit+0x4c>)
 800150c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800150e:	4a0f      	ldr	r2, [pc, #60]	; (800154c <HAL_MspInit+0x4c>)
 8001510:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001514:	6453      	str	r3, [r2, #68]	; 0x44
 8001516:	4b0d      	ldr	r3, [pc, #52]	; (800154c <HAL_MspInit+0x4c>)
 8001518:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800151a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800151e:	607b      	str	r3, [r7, #4]
 8001520:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001522:	2300      	movs	r3, #0
 8001524:	603b      	str	r3, [r7, #0]
 8001526:	4b09      	ldr	r3, [pc, #36]	; (800154c <HAL_MspInit+0x4c>)
 8001528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800152a:	4a08      	ldr	r2, [pc, #32]	; (800154c <HAL_MspInit+0x4c>)
 800152c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001530:	6413      	str	r3, [r2, #64]	; 0x40
 8001532:	4b06      	ldr	r3, [pc, #24]	; (800154c <HAL_MspInit+0x4c>)
 8001534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001536:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800153a:	603b      	str	r3, [r7, #0]
 800153c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800153e:	bf00      	nop
 8001540:	370c      	adds	r7, #12
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	40023800 	.word	0x40023800

08001550 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b08a      	sub	sp, #40	; 0x28
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001558:	f107 0314 	add.w	r3, r7, #20
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
 8001560:	605a      	str	r2, [r3, #4]
 8001562:	609a      	str	r2, [r3, #8]
 8001564:	60da      	str	r2, [r3, #12]
 8001566:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a17      	ldr	r2, [pc, #92]	; (80015cc <HAL_ADC_MspInit+0x7c>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d127      	bne.n	80015c2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001572:	2300      	movs	r3, #0
 8001574:	613b      	str	r3, [r7, #16]
 8001576:	4b16      	ldr	r3, [pc, #88]	; (80015d0 <HAL_ADC_MspInit+0x80>)
 8001578:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800157a:	4a15      	ldr	r2, [pc, #84]	; (80015d0 <HAL_ADC_MspInit+0x80>)
 800157c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001580:	6453      	str	r3, [r2, #68]	; 0x44
 8001582:	4b13      	ldr	r3, [pc, #76]	; (80015d0 <HAL_ADC_MspInit+0x80>)
 8001584:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001586:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800158a:	613b      	str	r3, [r7, #16]
 800158c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800158e:	2300      	movs	r3, #0
 8001590:	60fb      	str	r3, [r7, #12]
 8001592:	4b0f      	ldr	r3, [pc, #60]	; (80015d0 <HAL_ADC_MspInit+0x80>)
 8001594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001596:	4a0e      	ldr	r2, [pc, #56]	; (80015d0 <HAL_ADC_MspInit+0x80>)
 8001598:	f043 0301 	orr.w	r3, r3, #1
 800159c:	6313      	str	r3, [r2, #48]	; 0x30
 800159e:	4b0c      	ldr	r3, [pc, #48]	; (80015d0 <HAL_ADC_MspInit+0x80>)
 80015a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a2:	f003 0301 	and.w	r3, r3, #1
 80015a6:	60fb      	str	r3, [r7, #12]
 80015a8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = S1_FBK_Pin|S2_FBK_Pin;
 80015aa:	230c      	movs	r3, #12
 80015ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015ae:	2303      	movs	r3, #3
 80015b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b2:	2300      	movs	r3, #0
 80015b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b6:	f107 0314 	add.w	r3, r7, #20
 80015ba:	4619      	mov	r1, r3
 80015bc:	4805      	ldr	r0, [pc, #20]	; (80015d4 <HAL_ADC_MspInit+0x84>)
 80015be:	f000 fe6d 	bl	800229c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80015c2:	bf00      	nop
 80015c4:	3728      	adds	r7, #40	; 0x28
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	40012000 	.word	0x40012000
 80015d0:	40023800 	.word	0x40023800
 80015d4:	40020000 	.word	0x40020000

080015d8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b08e      	sub	sp, #56	; 0x38
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015e4:	2200      	movs	r2, #0
 80015e6:	601a      	str	r2, [r3, #0]
 80015e8:	605a      	str	r2, [r3, #4]
 80015ea:	609a      	str	r2, [r3, #8]
 80015ec:	60da      	str	r2, [r3, #12]
 80015ee:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a4c      	ldr	r2, [pc, #304]	; (8001728 <HAL_SPI_MspInit+0x150>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d12c      	bne.n	8001654 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80015fa:	2300      	movs	r3, #0
 80015fc:	623b      	str	r3, [r7, #32]
 80015fe:	4b4b      	ldr	r3, [pc, #300]	; (800172c <HAL_SPI_MspInit+0x154>)
 8001600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001602:	4a4a      	ldr	r2, [pc, #296]	; (800172c <HAL_SPI_MspInit+0x154>)
 8001604:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001608:	6453      	str	r3, [r2, #68]	; 0x44
 800160a:	4b48      	ldr	r3, [pc, #288]	; (800172c <HAL_SPI_MspInit+0x154>)
 800160c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800160e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001612:	623b      	str	r3, [r7, #32]
 8001614:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001616:	2300      	movs	r3, #0
 8001618:	61fb      	str	r3, [r7, #28]
 800161a:	4b44      	ldr	r3, [pc, #272]	; (800172c <HAL_SPI_MspInit+0x154>)
 800161c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161e:	4a43      	ldr	r2, [pc, #268]	; (800172c <HAL_SPI_MspInit+0x154>)
 8001620:	f043 0301 	orr.w	r3, r3, #1
 8001624:	6313      	str	r3, [r2, #48]	; 0x30
 8001626:	4b41      	ldr	r3, [pc, #260]	; (800172c <HAL_SPI_MspInit+0x154>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162a:	f003 0301 	and.w	r3, r3, #1
 800162e:	61fb      	str	r3, [r7, #28]
 8001630:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = IMU_SCK_Pin|IMU_MISO_Pin|IMU_MOSI_Pin;
 8001632:	23e0      	movs	r3, #224	; 0xe0
 8001634:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001636:	2302      	movs	r3, #2
 8001638:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163a:	2300      	movs	r3, #0
 800163c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800163e:	2303      	movs	r3, #3
 8001640:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001642:	2305      	movs	r3, #5
 8001644:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001646:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800164a:	4619      	mov	r1, r3
 800164c:	4838      	ldr	r0, [pc, #224]	; (8001730 <HAL_SPI_MspInit+0x158>)
 800164e:	f000 fe25 	bl	800229c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001652:	e064      	b.n	800171e <HAL_SPI_MspInit+0x146>
  else if(hspi->Instance==SPI2)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a36      	ldr	r2, [pc, #216]	; (8001734 <HAL_SPI_MspInit+0x15c>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d12d      	bne.n	80016ba <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800165e:	2300      	movs	r3, #0
 8001660:	61bb      	str	r3, [r7, #24]
 8001662:	4b32      	ldr	r3, [pc, #200]	; (800172c <HAL_SPI_MspInit+0x154>)
 8001664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001666:	4a31      	ldr	r2, [pc, #196]	; (800172c <HAL_SPI_MspInit+0x154>)
 8001668:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800166c:	6413      	str	r3, [r2, #64]	; 0x40
 800166e:	4b2f      	ldr	r3, [pc, #188]	; (800172c <HAL_SPI_MspInit+0x154>)
 8001670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001672:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001676:	61bb      	str	r3, [r7, #24]
 8001678:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800167a:	2300      	movs	r3, #0
 800167c:	617b      	str	r3, [r7, #20]
 800167e:	4b2b      	ldr	r3, [pc, #172]	; (800172c <HAL_SPI_MspInit+0x154>)
 8001680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001682:	4a2a      	ldr	r2, [pc, #168]	; (800172c <HAL_SPI_MspInit+0x154>)
 8001684:	f043 0302 	orr.w	r3, r3, #2
 8001688:	6313      	str	r3, [r2, #48]	; 0x30
 800168a:	4b28      	ldr	r3, [pc, #160]	; (800172c <HAL_SPI_MspInit+0x154>)
 800168c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168e:	f003 0302 	and.w	r3, r3, #2
 8001692:	617b      	str	r3, [r7, #20]
 8001694:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = RF_SCK_Pin|RF_MISO_Pin|RF_MOSI_Pin;
 8001696:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800169a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800169c:	2302      	movs	r3, #2
 800169e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a0:	2300      	movs	r3, #0
 80016a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016a4:	2303      	movs	r3, #3
 80016a6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80016a8:	2305      	movs	r3, #5
 80016aa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016b0:	4619      	mov	r1, r3
 80016b2:	4821      	ldr	r0, [pc, #132]	; (8001738 <HAL_SPI_MspInit+0x160>)
 80016b4:	f000 fdf2 	bl	800229c <HAL_GPIO_Init>
}
 80016b8:	e031      	b.n	800171e <HAL_SPI_MspInit+0x146>
  else if(hspi->Instance==SPI3)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4a1f      	ldr	r2, [pc, #124]	; (800173c <HAL_SPI_MspInit+0x164>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d12c      	bne.n	800171e <HAL_SPI_MspInit+0x146>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80016c4:	2300      	movs	r3, #0
 80016c6:	613b      	str	r3, [r7, #16]
 80016c8:	4b18      	ldr	r3, [pc, #96]	; (800172c <HAL_SPI_MspInit+0x154>)
 80016ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016cc:	4a17      	ldr	r2, [pc, #92]	; (800172c <HAL_SPI_MspInit+0x154>)
 80016ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80016d2:	6413      	str	r3, [r2, #64]	; 0x40
 80016d4:	4b15      	ldr	r3, [pc, #84]	; (800172c <HAL_SPI_MspInit+0x154>)
 80016d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80016dc:	613b      	str	r3, [r7, #16]
 80016de:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016e0:	2300      	movs	r3, #0
 80016e2:	60fb      	str	r3, [r7, #12]
 80016e4:	4b11      	ldr	r3, [pc, #68]	; (800172c <HAL_SPI_MspInit+0x154>)
 80016e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e8:	4a10      	ldr	r2, [pc, #64]	; (800172c <HAL_SPI_MspInit+0x154>)
 80016ea:	f043 0304 	orr.w	r3, r3, #4
 80016ee:	6313      	str	r3, [r2, #48]	; 0x30
 80016f0:	4b0e      	ldr	r3, [pc, #56]	; (800172c <HAL_SPI_MspInit+0x154>)
 80016f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f4:	f003 0304 	and.w	r3, r3, #4
 80016f8:	60fb      	str	r3, [r7, #12]
 80016fa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SD_SCK_Pin|SD_MISO_Pin|SD_MOSI_Pin;
 80016fc:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001700:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001702:	2302      	movs	r3, #2
 8001704:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001706:	2300      	movs	r3, #0
 8001708:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800170a:	2303      	movs	r3, #3
 800170c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800170e:	2306      	movs	r3, #6
 8001710:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001712:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001716:	4619      	mov	r1, r3
 8001718:	4809      	ldr	r0, [pc, #36]	; (8001740 <HAL_SPI_MspInit+0x168>)
 800171a:	f000 fdbf 	bl	800229c <HAL_GPIO_Init>
}
 800171e:	bf00      	nop
 8001720:	3738      	adds	r7, #56	; 0x38
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	40013000 	.word	0x40013000
 800172c:	40023800 	.word	0x40023800
 8001730:	40020000 	.word	0x40020000
 8001734:	40003800 	.word	0x40003800
 8001738:	40020400 	.word	0x40020400
 800173c:	40003c00 	.word	0x40003c00
 8001740:	40020800 	.word	0x40020800

08001744 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001744:	b480      	push	{r7}
 8001746:	b085      	sub	sp, #20
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a0b      	ldr	r2, [pc, #44]	; (8001780 <HAL_TIM_Base_MspInit+0x3c>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d10d      	bne.n	8001772 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001756:	2300      	movs	r3, #0
 8001758:	60fb      	str	r3, [r7, #12]
 800175a:	4b0a      	ldr	r3, [pc, #40]	; (8001784 <HAL_TIM_Base_MspInit+0x40>)
 800175c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800175e:	4a09      	ldr	r2, [pc, #36]	; (8001784 <HAL_TIM_Base_MspInit+0x40>)
 8001760:	f043 0302 	orr.w	r3, r3, #2
 8001764:	6413      	str	r3, [r2, #64]	; 0x40
 8001766:	4b07      	ldr	r3, [pc, #28]	; (8001784 <HAL_TIM_Base_MspInit+0x40>)
 8001768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800176a:	f003 0302 	and.w	r3, r3, #2
 800176e:	60fb      	str	r3, [r7, #12]
 8001770:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001772:	bf00      	nop
 8001774:	3714      	adds	r7, #20
 8001776:	46bd      	mov	sp, r7
 8001778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177c:	4770      	bx	lr
 800177e:	bf00      	nop
 8001780:	40000400 	.word	0x40000400
 8001784:	40023800 	.word	0x40023800

08001788 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b088      	sub	sp, #32
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001790:	f107 030c 	add.w	r3, r7, #12
 8001794:	2200      	movs	r2, #0
 8001796:	601a      	str	r2, [r3, #0]
 8001798:	605a      	str	r2, [r3, #4]
 800179a:	609a      	str	r2, [r3, #8]
 800179c:	60da      	str	r2, [r3, #12]
 800179e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a12      	ldr	r2, [pc, #72]	; (80017f0 <HAL_TIM_MspPostInit+0x68>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d11d      	bne.n	80017e6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017aa:	2300      	movs	r3, #0
 80017ac:	60bb      	str	r3, [r7, #8]
 80017ae:	4b11      	ldr	r3, [pc, #68]	; (80017f4 <HAL_TIM_MspPostInit+0x6c>)
 80017b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b2:	4a10      	ldr	r2, [pc, #64]	; (80017f4 <HAL_TIM_MspPostInit+0x6c>)
 80017b4:	f043 0302 	orr.w	r3, r3, #2
 80017b8:	6313      	str	r3, [r2, #48]	; 0x30
 80017ba:	4b0e      	ldr	r3, [pc, #56]	; (80017f4 <HAL_TIM_MspPostInit+0x6c>)
 80017bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017be:	f003 0302 	and.w	r3, r3, #2
 80017c2:	60bb      	str	r3, [r7, #8]
 80017c4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = S1_CTRL_Pin|S2_CTRL_Pin;
 80017c6:	2330      	movs	r3, #48	; 0x30
 80017c8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ca:	2302      	movs	r3, #2
 80017cc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ce:	2300      	movs	r3, #0
 80017d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d2:	2300      	movs	r3, #0
 80017d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80017d6:	2302      	movs	r3, #2
 80017d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017da:	f107 030c 	add.w	r3, r7, #12
 80017de:	4619      	mov	r1, r3
 80017e0:	4805      	ldr	r0, [pc, #20]	; (80017f8 <HAL_TIM_MspPostInit+0x70>)
 80017e2:	f000 fd5b 	bl	800229c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80017e6:	bf00      	nop
 80017e8:	3720      	adds	r7, #32
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	40000400 	.word	0x40000400
 80017f4:	40023800 	.word	0x40023800
 80017f8:	40020400 	.word	0x40020400

080017fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001800:	e7fe      	b.n	8001800 <NMI_Handler+0x4>

08001802 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001802:	b480      	push	{r7}
 8001804:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001806:	e7fe      	b.n	8001806 <HardFault_Handler+0x4>

08001808 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800180c:	e7fe      	b.n	800180c <MemManage_Handler+0x4>

0800180e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800180e:	b480      	push	{r7}
 8001810:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001812:	e7fe      	b.n	8001812 <BusFault_Handler+0x4>

08001814 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001818:	e7fe      	b.n	8001818 <UsageFault_Handler+0x4>

0800181a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800181a:	b480      	push	{r7}
 800181c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800181e:	bf00      	nop
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr

08001828 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800182c:	bf00      	nop
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr

08001836 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001836:	b480      	push	{r7}
 8001838:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800183a:	bf00      	nop
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr

08001844 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001848:	f000 f960 	bl	8001b0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800184c:	bf00      	nop
 800184e:	bd80      	pop	{r7, pc}

08001850 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001854:	4802      	ldr	r0, [pc, #8]	; (8001860 <OTG_FS_IRQHandler+0x10>)
 8001856:	f001 f80e 	bl	8002876 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800185a:	bf00      	nop
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	20001968 	.word	0x20001968

08001864 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  return 1;
 8001868:	2301      	movs	r3, #1
}
 800186a:	4618      	mov	r0, r3
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr

08001874 <_kill>:

int _kill(int pid, int sig)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
 800187c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800187e:	f008 fa41 	bl	8009d04 <__errno>
 8001882:	4603      	mov	r3, r0
 8001884:	2216      	movs	r2, #22
 8001886:	601a      	str	r2, [r3, #0]
  return -1;
 8001888:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800188c:	4618      	mov	r0, r3
 800188e:	3708      	adds	r7, #8
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}

08001894 <_exit>:

void _exit (int status)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800189c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80018a0:	6878      	ldr	r0, [r7, #4]
 80018a2:	f7ff ffe7 	bl	8001874 <_kill>
  while (1) {}    /* Make sure we hang here */
 80018a6:	e7fe      	b.n	80018a6 <_exit+0x12>

080018a8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b086      	sub	sp, #24
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	60f8      	str	r0, [r7, #12]
 80018b0:	60b9      	str	r1, [r7, #8]
 80018b2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018b4:	2300      	movs	r3, #0
 80018b6:	617b      	str	r3, [r7, #20]
 80018b8:	e00a      	b.n	80018d0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80018ba:	f3af 8000 	nop.w
 80018be:	4601      	mov	r1, r0
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	1c5a      	adds	r2, r3, #1
 80018c4:	60ba      	str	r2, [r7, #8]
 80018c6:	b2ca      	uxtb	r2, r1
 80018c8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	3301      	adds	r3, #1
 80018ce:	617b      	str	r3, [r7, #20]
 80018d0:	697a      	ldr	r2, [r7, #20]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	429a      	cmp	r2, r3
 80018d6:	dbf0      	blt.n	80018ba <_read+0x12>
  }

  return len;
 80018d8:	687b      	ldr	r3, [r7, #4]
}
 80018da:	4618      	mov	r0, r3
 80018dc:	3718      	adds	r7, #24
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}

080018e2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018e2:	b580      	push	{r7, lr}
 80018e4:	b086      	sub	sp, #24
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	60f8      	str	r0, [r7, #12]
 80018ea:	60b9      	str	r1, [r7, #8]
 80018ec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ee:	2300      	movs	r3, #0
 80018f0:	617b      	str	r3, [r7, #20]
 80018f2:	e009      	b.n	8001908 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80018f4:	68bb      	ldr	r3, [r7, #8]
 80018f6:	1c5a      	adds	r2, r3, #1
 80018f8:	60ba      	str	r2, [r7, #8]
 80018fa:	781b      	ldrb	r3, [r3, #0]
 80018fc:	4618      	mov	r0, r3
 80018fe:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	3301      	adds	r3, #1
 8001906:	617b      	str	r3, [r7, #20]
 8001908:	697a      	ldr	r2, [r7, #20]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	429a      	cmp	r2, r3
 800190e:	dbf1      	blt.n	80018f4 <_write+0x12>
  }
  return len;
 8001910:	687b      	ldr	r3, [r7, #4]
}
 8001912:	4618      	mov	r0, r3
 8001914:	3718      	adds	r7, #24
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}

0800191a <_close>:

int _close(int file)
{
 800191a:	b480      	push	{r7}
 800191c:	b083      	sub	sp, #12
 800191e:	af00      	add	r7, sp, #0
 8001920:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001922:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001926:	4618      	mov	r0, r3
 8001928:	370c      	adds	r7, #12
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr

08001932 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001932:	b480      	push	{r7}
 8001934:	b083      	sub	sp, #12
 8001936:	af00      	add	r7, sp, #0
 8001938:	6078      	str	r0, [r7, #4]
 800193a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001942:	605a      	str	r2, [r3, #4]
  return 0;
 8001944:	2300      	movs	r3, #0
}
 8001946:	4618      	mov	r0, r3
 8001948:	370c      	adds	r7, #12
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr

08001952 <_isatty>:

int _isatty(int file)
{
 8001952:	b480      	push	{r7}
 8001954:	b083      	sub	sp, #12
 8001956:	af00      	add	r7, sp, #0
 8001958:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800195a:	2301      	movs	r3, #1
}
 800195c:	4618      	mov	r0, r3
 800195e:	370c      	adds	r7, #12
 8001960:	46bd      	mov	sp, r7
 8001962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001966:	4770      	bx	lr

08001968 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001968:	b480      	push	{r7}
 800196a:	b085      	sub	sp, #20
 800196c:	af00      	add	r7, sp, #0
 800196e:	60f8      	str	r0, [r7, #12]
 8001970:	60b9      	str	r1, [r7, #8]
 8001972:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001974:	2300      	movs	r3, #0
}
 8001976:	4618      	mov	r0, r3
 8001978:	3714      	adds	r7, #20
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr
	...

08001984 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b086      	sub	sp, #24
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800198c:	4a14      	ldr	r2, [pc, #80]	; (80019e0 <_sbrk+0x5c>)
 800198e:	4b15      	ldr	r3, [pc, #84]	; (80019e4 <_sbrk+0x60>)
 8001990:	1ad3      	subs	r3, r2, r3
 8001992:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001998:	4b13      	ldr	r3, [pc, #76]	; (80019e8 <_sbrk+0x64>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d102      	bne.n	80019a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019a0:	4b11      	ldr	r3, [pc, #68]	; (80019e8 <_sbrk+0x64>)
 80019a2:	4a12      	ldr	r2, [pc, #72]	; (80019ec <_sbrk+0x68>)
 80019a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019a6:	4b10      	ldr	r3, [pc, #64]	; (80019e8 <_sbrk+0x64>)
 80019a8:	681a      	ldr	r2, [r3, #0]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	4413      	add	r3, r2
 80019ae:	693a      	ldr	r2, [r7, #16]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	d207      	bcs.n	80019c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019b4:	f008 f9a6 	bl	8009d04 <__errno>
 80019b8:	4603      	mov	r3, r0
 80019ba:	220c      	movs	r2, #12
 80019bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80019c2:	e009      	b.n	80019d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019c4:	4b08      	ldr	r3, [pc, #32]	; (80019e8 <_sbrk+0x64>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019ca:	4b07      	ldr	r3, [pc, #28]	; (80019e8 <_sbrk+0x64>)
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	4413      	add	r3, r2
 80019d2:	4a05      	ldr	r2, [pc, #20]	; (80019e8 <_sbrk+0x64>)
 80019d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019d6:	68fb      	ldr	r3, [r7, #12]
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3718      	adds	r7, #24
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	20020000 	.word	0x20020000
 80019e4:	00000400 	.word	0x00000400
 80019e8:	20000480 	.word	0x20000480
 80019ec:	200020a8 	.word	0x200020a8

080019f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019f4:	4b06      	ldr	r3, [pc, #24]	; (8001a10 <SystemInit+0x20>)
 80019f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80019fa:	4a05      	ldr	r2, [pc, #20]	; (8001a10 <SystemInit+0x20>)
 80019fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a04:	bf00      	nop
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop
 8001a10:	e000ed00 	.word	0xe000ed00

08001a14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a14:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a4c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a18:	480d      	ldr	r0, [pc, #52]	; (8001a50 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001a1a:	490e      	ldr	r1, [pc, #56]	; (8001a54 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001a1c:	4a0e      	ldr	r2, [pc, #56]	; (8001a58 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a20:	e002      	b.n	8001a28 <LoopCopyDataInit>

08001a22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a26:	3304      	adds	r3, #4

08001a28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a2c:	d3f9      	bcc.n	8001a22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a2e:	4a0b      	ldr	r2, [pc, #44]	; (8001a5c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001a30:	4c0b      	ldr	r4, [pc, #44]	; (8001a60 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001a32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a34:	e001      	b.n	8001a3a <LoopFillZerobss>

08001a36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a38:	3204      	adds	r2, #4

08001a3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a3c:	d3fb      	bcc.n	8001a36 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a3e:	f7ff ffd7 	bl	80019f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a42:	f008 f965 	bl	8009d10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a46:	f7ff fab3 	bl	8000fb0 <main>
  bx  lr    
 8001a4a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a4c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001a50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a54:	200002cc 	.word	0x200002cc
  ldr r2, =_sidata
 8001a58:	0800cfbc 	.word	0x0800cfbc
  ldr r2, =_sbss
 8001a5c:	200002cc 	.word	0x200002cc
  ldr r4, =_ebss
 8001a60:	200020a4 	.word	0x200020a4

08001a64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a64:	e7fe      	b.n	8001a64 <ADC_IRQHandler>
	...

08001a68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a6c:	4b0e      	ldr	r3, [pc, #56]	; (8001aa8 <HAL_Init+0x40>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a0d      	ldr	r2, [pc, #52]	; (8001aa8 <HAL_Init+0x40>)
 8001a72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a78:	4b0b      	ldr	r3, [pc, #44]	; (8001aa8 <HAL_Init+0x40>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a0a      	ldr	r2, [pc, #40]	; (8001aa8 <HAL_Init+0x40>)
 8001a7e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a84:	4b08      	ldr	r3, [pc, #32]	; (8001aa8 <HAL_Init+0x40>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a07      	ldr	r2, [pc, #28]	; (8001aa8 <HAL_Init+0x40>)
 8001a8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a90:	2003      	movs	r0, #3
 8001a92:	f000 fbc1 	bl	8002218 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a96:	200f      	movs	r0, #15
 8001a98:	f000 f808 	bl	8001aac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a9c:	f7ff fd30 	bl	8001500 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001aa0:	2300      	movs	r3, #0
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	40023c00 	.word	0x40023c00

08001aac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ab4:	4b12      	ldr	r3, [pc, #72]	; (8001b00 <HAL_InitTick+0x54>)
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	4b12      	ldr	r3, [pc, #72]	; (8001b04 <HAL_InitTick+0x58>)
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	4619      	mov	r1, r3
 8001abe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ac2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ac6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aca:	4618      	mov	r0, r3
 8001acc:	f000 fbd9 	bl	8002282 <HAL_SYSTICK_Config>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d001      	beq.n	8001ada <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	e00e      	b.n	8001af8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2b0f      	cmp	r3, #15
 8001ade:	d80a      	bhi.n	8001af6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	6879      	ldr	r1, [r7, #4]
 8001ae4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001ae8:	f000 fba1 	bl	800222e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001aec:	4a06      	ldr	r2, [pc, #24]	; (8001b08 <HAL_InitTick+0x5c>)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001af2:	2300      	movs	r3, #0
 8001af4:	e000      	b.n	8001af8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	3708      	adds	r7, #8
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	20000000 	.word	0x20000000
 8001b04:	20000008 	.word	0x20000008
 8001b08:	20000004 	.word	0x20000004

08001b0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b10:	4b06      	ldr	r3, [pc, #24]	; (8001b2c <HAL_IncTick+0x20>)
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	461a      	mov	r2, r3
 8001b16:	4b06      	ldr	r3, [pc, #24]	; (8001b30 <HAL_IncTick+0x24>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4413      	add	r3, r2
 8001b1c:	4a04      	ldr	r2, [pc, #16]	; (8001b30 <HAL_IncTick+0x24>)
 8001b1e:	6013      	str	r3, [r2, #0]
}
 8001b20:	bf00      	nop
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr
 8001b2a:	bf00      	nop
 8001b2c:	20000008 	.word	0x20000008
 8001b30:	20000484 	.word	0x20000484

08001b34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
  return uwTick;
 8001b38:	4b03      	ldr	r3, [pc, #12]	; (8001b48 <HAL_GetTick+0x14>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr
 8001b46:	bf00      	nop
 8001b48:	20000484 	.word	0x20000484

08001b4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b084      	sub	sp, #16
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b54:	f7ff ffee 	bl	8001b34 <HAL_GetTick>
 8001b58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001b64:	d005      	beq.n	8001b72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b66:	4b0a      	ldr	r3, [pc, #40]	; (8001b90 <HAL_Delay+0x44>)
 8001b68:	781b      	ldrb	r3, [r3, #0]
 8001b6a:	461a      	mov	r2, r3
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	4413      	add	r3, r2
 8001b70:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b72:	bf00      	nop
 8001b74:	f7ff ffde 	bl	8001b34 <HAL_GetTick>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	68bb      	ldr	r3, [r7, #8]
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	68fa      	ldr	r2, [r7, #12]
 8001b80:	429a      	cmp	r2, r3
 8001b82:	d8f7      	bhi.n	8001b74 <HAL_Delay+0x28>
  {
  }
}
 8001b84:	bf00      	nop
 8001b86:	bf00      	nop
 8001b88:	3710      	adds	r7, #16
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	20000008 	.word	0x20000008

08001b94 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b084      	sub	sp, #16
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d101      	bne.n	8001baa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e033      	b.n	8001c12 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d109      	bne.n	8001bc6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001bb2:	6878      	ldr	r0, [r7, #4]
 8001bb4:	f7ff fccc 	bl	8001550 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2200      	movs	r2, #0
 8001bbc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bca:	f003 0310 	and.w	r3, r3, #16
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d118      	bne.n	8001c04 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001bda:	f023 0302 	bic.w	r3, r3, #2
 8001bde:	f043 0202 	orr.w	r2, r3, #2
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	f000 f94a 	bl	8001e80 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2200      	movs	r2, #0
 8001bf0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf6:	f023 0303 	bic.w	r3, r3, #3
 8001bfa:	f043 0201 	orr.w	r2, r3, #1
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	641a      	str	r2, [r3, #64]	; 0x40
 8001c02:	e001      	b.n	8001c08 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c04:	2301      	movs	r3, #1
 8001c06:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001c10:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	3710      	adds	r7, #16
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
	...

08001c1c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b085      	sub	sp, #20
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
 8001c24:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001c26:	2300      	movs	r3, #0
 8001c28:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c30:	2b01      	cmp	r3, #1
 8001c32:	d101      	bne.n	8001c38 <HAL_ADC_ConfigChannel+0x1c>
 8001c34:	2302      	movs	r3, #2
 8001c36:	e113      	b.n	8001e60 <HAL_ADC_ConfigChannel+0x244>
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	2b09      	cmp	r3, #9
 8001c46:	d925      	bls.n	8001c94 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	68d9      	ldr	r1, [r3, #12]
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	b29b      	uxth	r3, r3
 8001c54:	461a      	mov	r2, r3
 8001c56:	4613      	mov	r3, r2
 8001c58:	005b      	lsls	r3, r3, #1
 8001c5a:	4413      	add	r3, r2
 8001c5c:	3b1e      	subs	r3, #30
 8001c5e:	2207      	movs	r2, #7
 8001c60:	fa02 f303 	lsl.w	r3, r2, r3
 8001c64:	43da      	mvns	r2, r3
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	400a      	ands	r2, r1
 8001c6c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	68d9      	ldr	r1, [r3, #12]
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	689a      	ldr	r2, [r3, #8]
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	b29b      	uxth	r3, r3
 8001c7e:	4618      	mov	r0, r3
 8001c80:	4603      	mov	r3, r0
 8001c82:	005b      	lsls	r3, r3, #1
 8001c84:	4403      	add	r3, r0
 8001c86:	3b1e      	subs	r3, #30
 8001c88:	409a      	lsls	r2, r3
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	430a      	orrs	r2, r1
 8001c90:	60da      	str	r2, [r3, #12]
 8001c92:	e022      	b.n	8001cda <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	6919      	ldr	r1, [r3, #16]
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	b29b      	uxth	r3, r3
 8001ca0:	461a      	mov	r2, r3
 8001ca2:	4613      	mov	r3, r2
 8001ca4:	005b      	lsls	r3, r3, #1
 8001ca6:	4413      	add	r3, r2
 8001ca8:	2207      	movs	r2, #7
 8001caa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cae:	43da      	mvns	r2, r3
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	400a      	ands	r2, r1
 8001cb6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	6919      	ldr	r1, [r3, #16]
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	689a      	ldr	r2, [r3, #8]
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	b29b      	uxth	r3, r3
 8001cc8:	4618      	mov	r0, r3
 8001cca:	4603      	mov	r3, r0
 8001ccc:	005b      	lsls	r3, r3, #1
 8001cce:	4403      	add	r3, r0
 8001cd0:	409a      	lsls	r2, r3
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	430a      	orrs	r2, r1
 8001cd8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	2b06      	cmp	r3, #6
 8001ce0:	d824      	bhi.n	8001d2c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685a      	ldr	r2, [r3, #4]
 8001cec:	4613      	mov	r3, r2
 8001cee:	009b      	lsls	r3, r3, #2
 8001cf0:	4413      	add	r3, r2
 8001cf2:	3b05      	subs	r3, #5
 8001cf4:	221f      	movs	r2, #31
 8001cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfa:	43da      	mvns	r2, r3
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	400a      	ands	r2, r1
 8001d02:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	b29b      	uxth	r3, r3
 8001d10:	4618      	mov	r0, r3
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	685a      	ldr	r2, [r3, #4]
 8001d16:	4613      	mov	r3, r2
 8001d18:	009b      	lsls	r3, r3, #2
 8001d1a:	4413      	add	r3, r2
 8001d1c:	3b05      	subs	r3, #5
 8001d1e:	fa00 f203 	lsl.w	r2, r0, r3
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	430a      	orrs	r2, r1
 8001d28:	635a      	str	r2, [r3, #52]	; 0x34
 8001d2a:	e04c      	b.n	8001dc6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	2b0c      	cmp	r3, #12
 8001d32:	d824      	bhi.n	8001d7e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	685a      	ldr	r2, [r3, #4]
 8001d3e:	4613      	mov	r3, r2
 8001d40:	009b      	lsls	r3, r3, #2
 8001d42:	4413      	add	r3, r2
 8001d44:	3b23      	subs	r3, #35	; 0x23
 8001d46:	221f      	movs	r2, #31
 8001d48:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4c:	43da      	mvns	r2, r3
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	400a      	ands	r2, r1
 8001d54:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	b29b      	uxth	r3, r3
 8001d62:	4618      	mov	r0, r3
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	685a      	ldr	r2, [r3, #4]
 8001d68:	4613      	mov	r3, r2
 8001d6a:	009b      	lsls	r3, r3, #2
 8001d6c:	4413      	add	r3, r2
 8001d6e:	3b23      	subs	r3, #35	; 0x23
 8001d70:	fa00 f203 	lsl.w	r2, r0, r3
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	430a      	orrs	r2, r1
 8001d7a:	631a      	str	r2, [r3, #48]	; 0x30
 8001d7c:	e023      	b.n	8001dc6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	685a      	ldr	r2, [r3, #4]
 8001d88:	4613      	mov	r3, r2
 8001d8a:	009b      	lsls	r3, r3, #2
 8001d8c:	4413      	add	r3, r2
 8001d8e:	3b41      	subs	r3, #65	; 0x41
 8001d90:	221f      	movs	r2, #31
 8001d92:	fa02 f303 	lsl.w	r3, r2, r3
 8001d96:	43da      	mvns	r2, r3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	400a      	ands	r2, r1
 8001d9e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	b29b      	uxth	r3, r3
 8001dac:	4618      	mov	r0, r3
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	685a      	ldr	r2, [r3, #4]
 8001db2:	4613      	mov	r3, r2
 8001db4:	009b      	lsls	r3, r3, #2
 8001db6:	4413      	add	r3, r2
 8001db8:	3b41      	subs	r3, #65	; 0x41
 8001dba:	fa00 f203 	lsl.w	r2, r0, r3
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	430a      	orrs	r2, r1
 8001dc4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001dc6:	4b29      	ldr	r3, [pc, #164]	; (8001e6c <HAL_ADC_ConfigChannel+0x250>)
 8001dc8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a28      	ldr	r2, [pc, #160]	; (8001e70 <HAL_ADC_ConfigChannel+0x254>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d10f      	bne.n	8001df4 <HAL_ADC_ConfigChannel+0x1d8>
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	2b12      	cmp	r3, #18
 8001dda:	d10b      	bne.n	8001df4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a1d      	ldr	r2, [pc, #116]	; (8001e70 <HAL_ADC_ConfigChannel+0x254>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d12b      	bne.n	8001e56 <HAL_ADC_ConfigChannel+0x23a>
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a1c      	ldr	r2, [pc, #112]	; (8001e74 <HAL_ADC_ConfigChannel+0x258>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d003      	beq.n	8001e10 <HAL_ADC_ConfigChannel+0x1f4>
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2b11      	cmp	r3, #17
 8001e0e:	d122      	bne.n	8001e56 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a11      	ldr	r2, [pc, #68]	; (8001e74 <HAL_ADC_ConfigChannel+0x258>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d111      	bne.n	8001e56 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001e32:	4b11      	ldr	r3, [pc, #68]	; (8001e78 <HAL_ADC_ConfigChannel+0x25c>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4a11      	ldr	r2, [pc, #68]	; (8001e7c <HAL_ADC_ConfigChannel+0x260>)
 8001e38:	fba2 2303 	umull	r2, r3, r2, r3
 8001e3c:	0c9a      	lsrs	r2, r3, #18
 8001e3e:	4613      	mov	r3, r2
 8001e40:	009b      	lsls	r3, r3, #2
 8001e42:	4413      	add	r3, r2
 8001e44:	005b      	lsls	r3, r3, #1
 8001e46:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001e48:	e002      	b.n	8001e50 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001e4a:	68bb      	ldr	r3, [r7, #8]
 8001e4c:	3b01      	subs	r3, #1
 8001e4e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001e50:	68bb      	ldr	r3, [r7, #8]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d1f9      	bne.n	8001e4a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001e5e:	2300      	movs	r3, #0
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	3714      	adds	r7, #20
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr
 8001e6c:	40012300 	.word	0x40012300
 8001e70:	40012000 	.word	0x40012000
 8001e74:	10000012 	.word	0x10000012
 8001e78:	20000000 	.word	0x20000000
 8001e7c:	431bde83 	.word	0x431bde83

08001e80 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b085      	sub	sp, #20
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e88:	4b79      	ldr	r3, [pc, #484]	; (8002070 <ADC_Init+0x1f0>)
 8001e8a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	685a      	ldr	r2, [r3, #4]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	431a      	orrs	r2, r3
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	685a      	ldr	r2, [r3, #4]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001eb4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	6859      	ldr	r1, [r3, #4]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	691b      	ldr	r3, [r3, #16]
 8001ec0:	021a      	lsls	r2, r3, #8
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	430a      	orrs	r2, r1
 8001ec8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	685a      	ldr	r2, [r3, #4]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001ed8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	6859      	ldr	r1, [r3, #4]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	689a      	ldr	r2, [r3, #8]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	430a      	orrs	r2, r1
 8001eea:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	689a      	ldr	r2, [r3, #8]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001efa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	6899      	ldr	r1, [r3, #8]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	68da      	ldr	r2, [r3, #12]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	430a      	orrs	r2, r1
 8001f0c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f12:	4a58      	ldr	r2, [pc, #352]	; (8002074 <ADC_Init+0x1f4>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d022      	beq.n	8001f5e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	689a      	ldr	r2, [r3, #8]
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001f26:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	6899      	ldr	r1, [r3, #8]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	430a      	orrs	r2, r1
 8001f38:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	689a      	ldr	r2, [r3, #8]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001f48:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	6899      	ldr	r1, [r3, #8]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	430a      	orrs	r2, r1
 8001f5a:	609a      	str	r2, [r3, #8]
 8001f5c:	e00f      	b.n	8001f7e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	689a      	ldr	r2, [r3, #8]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001f6c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	689a      	ldr	r2, [r3, #8]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001f7c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	689a      	ldr	r2, [r3, #8]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f022 0202 	bic.w	r2, r2, #2
 8001f8c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	6899      	ldr	r1, [r3, #8]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	7e1b      	ldrb	r3, [r3, #24]
 8001f98:	005a      	lsls	r2, r3, #1
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	430a      	orrs	r2, r1
 8001fa0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d01b      	beq.n	8001fe4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	685a      	ldr	r2, [r3, #4]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001fba:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	685a      	ldr	r2, [r3, #4]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001fca:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	6859      	ldr	r1, [r3, #4]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fd6:	3b01      	subs	r3, #1
 8001fd8:	035a      	lsls	r2, r3, #13
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	430a      	orrs	r2, r1
 8001fe0:	605a      	str	r2, [r3, #4]
 8001fe2:	e007      	b.n	8001ff4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	685a      	ldr	r2, [r3, #4]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001ff2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002002:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	69db      	ldr	r3, [r3, #28]
 800200e:	3b01      	subs	r3, #1
 8002010:	051a      	lsls	r2, r3, #20
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	430a      	orrs	r2, r1
 8002018:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	689a      	ldr	r2, [r3, #8]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002028:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	6899      	ldr	r1, [r3, #8]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002036:	025a      	lsls	r2, r3, #9
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	430a      	orrs	r2, r1
 800203e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	689a      	ldr	r2, [r3, #8]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800204e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	6899      	ldr	r1, [r3, #8]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	695b      	ldr	r3, [r3, #20]
 800205a:	029a      	lsls	r2, r3, #10
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	430a      	orrs	r2, r1
 8002062:	609a      	str	r2, [r3, #8]
}
 8002064:	bf00      	nop
 8002066:	3714      	adds	r7, #20
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr
 8002070:	40012300 	.word	0x40012300
 8002074:	0f000001 	.word	0x0f000001

08002078 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002078:	b480      	push	{r7}
 800207a:	b085      	sub	sp, #20
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	f003 0307 	and.w	r3, r3, #7
 8002086:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002088:	4b0c      	ldr	r3, [pc, #48]	; (80020bc <__NVIC_SetPriorityGrouping+0x44>)
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800208e:	68ba      	ldr	r2, [r7, #8]
 8002090:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002094:	4013      	ands	r3, r2
 8002096:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020aa:	4a04      	ldr	r2, [pc, #16]	; (80020bc <__NVIC_SetPriorityGrouping+0x44>)
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	60d3      	str	r3, [r2, #12]
}
 80020b0:	bf00      	nop
 80020b2:	3714      	adds	r7, #20
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr
 80020bc:	e000ed00 	.word	0xe000ed00

080020c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020c4:	4b04      	ldr	r3, [pc, #16]	; (80020d8 <__NVIC_GetPriorityGrouping+0x18>)
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	0a1b      	lsrs	r3, r3, #8
 80020ca:	f003 0307 	and.w	r3, r3, #7
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr
 80020d8:	e000ed00 	.word	0xe000ed00

080020dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	4603      	mov	r3, r0
 80020e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	db0b      	blt.n	8002106 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020ee:	79fb      	ldrb	r3, [r7, #7]
 80020f0:	f003 021f 	and.w	r2, r3, #31
 80020f4:	4907      	ldr	r1, [pc, #28]	; (8002114 <__NVIC_EnableIRQ+0x38>)
 80020f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020fa:	095b      	lsrs	r3, r3, #5
 80020fc:	2001      	movs	r0, #1
 80020fe:	fa00 f202 	lsl.w	r2, r0, r2
 8002102:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002106:	bf00      	nop
 8002108:	370c      	adds	r7, #12
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr
 8002112:	bf00      	nop
 8002114:	e000e100 	.word	0xe000e100

08002118 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
 800211e:	4603      	mov	r3, r0
 8002120:	6039      	str	r1, [r7, #0]
 8002122:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002124:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002128:	2b00      	cmp	r3, #0
 800212a:	db0a      	blt.n	8002142 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	b2da      	uxtb	r2, r3
 8002130:	490c      	ldr	r1, [pc, #48]	; (8002164 <__NVIC_SetPriority+0x4c>)
 8002132:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002136:	0112      	lsls	r2, r2, #4
 8002138:	b2d2      	uxtb	r2, r2
 800213a:	440b      	add	r3, r1
 800213c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002140:	e00a      	b.n	8002158 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	b2da      	uxtb	r2, r3
 8002146:	4908      	ldr	r1, [pc, #32]	; (8002168 <__NVIC_SetPriority+0x50>)
 8002148:	79fb      	ldrb	r3, [r7, #7]
 800214a:	f003 030f 	and.w	r3, r3, #15
 800214e:	3b04      	subs	r3, #4
 8002150:	0112      	lsls	r2, r2, #4
 8002152:	b2d2      	uxtb	r2, r2
 8002154:	440b      	add	r3, r1
 8002156:	761a      	strb	r2, [r3, #24]
}
 8002158:	bf00      	nop
 800215a:	370c      	adds	r7, #12
 800215c:	46bd      	mov	sp, r7
 800215e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002162:	4770      	bx	lr
 8002164:	e000e100 	.word	0xe000e100
 8002168:	e000ed00 	.word	0xe000ed00

0800216c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800216c:	b480      	push	{r7}
 800216e:	b089      	sub	sp, #36	; 0x24
 8002170:	af00      	add	r7, sp, #0
 8002172:	60f8      	str	r0, [r7, #12]
 8002174:	60b9      	str	r1, [r7, #8]
 8002176:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	f003 0307 	and.w	r3, r3, #7
 800217e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002180:	69fb      	ldr	r3, [r7, #28]
 8002182:	f1c3 0307 	rsb	r3, r3, #7
 8002186:	2b04      	cmp	r3, #4
 8002188:	bf28      	it	cs
 800218a:	2304      	movcs	r3, #4
 800218c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800218e:	69fb      	ldr	r3, [r7, #28]
 8002190:	3304      	adds	r3, #4
 8002192:	2b06      	cmp	r3, #6
 8002194:	d902      	bls.n	800219c <NVIC_EncodePriority+0x30>
 8002196:	69fb      	ldr	r3, [r7, #28]
 8002198:	3b03      	subs	r3, #3
 800219a:	e000      	b.n	800219e <NVIC_EncodePriority+0x32>
 800219c:	2300      	movs	r3, #0
 800219e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021a0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80021a4:	69bb      	ldr	r3, [r7, #24]
 80021a6:	fa02 f303 	lsl.w	r3, r2, r3
 80021aa:	43da      	mvns	r2, r3
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	401a      	ands	r2, r3
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021b4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	fa01 f303 	lsl.w	r3, r1, r3
 80021be:	43d9      	mvns	r1, r3
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021c4:	4313      	orrs	r3, r2
         );
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3724      	adds	r7, #36	; 0x24
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr
	...

080021d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	3b01      	subs	r3, #1
 80021e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021e4:	d301      	bcc.n	80021ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021e6:	2301      	movs	r3, #1
 80021e8:	e00f      	b.n	800220a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021ea:	4a0a      	ldr	r2, [pc, #40]	; (8002214 <SysTick_Config+0x40>)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	3b01      	subs	r3, #1
 80021f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021f2:	210f      	movs	r1, #15
 80021f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80021f8:	f7ff ff8e 	bl	8002118 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021fc:	4b05      	ldr	r3, [pc, #20]	; (8002214 <SysTick_Config+0x40>)
 80021fe:	2200      	movs	r2, #0
 8002200:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002202:	4b04      	ldr	r3, [pc, #16]	; (8002214 <SysTick_Config+0x40>)
 8002204:	2207      	movs	r2, #7
 8002206:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002208:	2300      	movs	r3, #0
}
 800220a:	4618      	mov	r0, r3
 800220c:	3708      	adds	r7, #8
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	e000e010 	.word	0xe000e010

08002218 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002220:	6878      	ldr	r0, [r7, #4]
 8002222:	f7ff ff29 	bl	8002078 <__NVIC_SetPriorityGrouping>
}
 8002226:	bf00      	nop
 8002228:	3708      	adds	r7, #8
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}

0800222e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800222e:	b580      	push	{r7, lr}
 8002230:	b086      	sub	sp, #24
 8002232:	af00      	add	r7, sp, #0
 8002234:	4603      	mov	r3, r0
 8002236:	60b9      	str	r1, [r7, #8]
 8002238:	607a      	str	r2, [r7, #4]
 800223a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800223c:	2300      	movs	r3, #0
 800223e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002240:	f7ff ff3e 	bl	80020c0 <__NVIC_GetPriorityGrouping>
 8002244:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002246:	687a      	ldr	r2, [r7, #4]
 8002248:	68b9      	ldr	r1, [r7, #8]
 800224a:	6978      	ldr	r0, [r7, #20]
 800224c:	f7ff ff8e 	bl	800216c <NVIC_EncodePriority>
 8002250:	4602      	mov	r2, r0
 8002252:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002256:	4611      	mov	r1, r2
 8002258:	4618      	mov	r0, r3
 800225a:	f7ff ff5d 	bl	8002118 <__NVIC_SetPriority>
}
 800225e:	bf00      	nop
 8002260:	3718      	adds	r7, #24
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}

08002266 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002266:	b580      	push	{r7, lr}
 8002268:	b082      	sub	sp, #8
 800226a:	af00      	add	r7, sp, #0
 800226c:	4603      	mov	r3, r0
 800226e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002270:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002274:	4618      	mov	r0, r3
 8002276:	f7ff ff31 	bl	80020dc <__NVIC_EnableIRQ>
}
 800227a:	bf00      	nop
 800227c:	3708      	adds	r7, #8
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}

08002282 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002282:	b580      	push	{r7, lr}
 8002284:	b082      	sub	sp, #8
 8002286:	af00      	add	r7, sp, #0
 8002288:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800228a:	6878      	ldr	r0, [r7, #4]
 800228c:	f7ff ffa2 	bl	80021d4 <SysTick_Config>
 8002290:	4603      	mov	r3, r0
}
 8002292:	4618      	mov	r0, r3
 8002294:	3708      	adds	r7, #8
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
	...

0800229c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800229c:	b480      	push	{r7}
 800229e:	b089      	sub	sp, #36	; 0x24
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80022a6:	2300      	movs	r3, #0
 80022a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80022aa:	2300      	movs	r3, #0
 80022ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80022ae:	2300      	movs	r3, #0
 80022b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022b2:	2300      	movs	r3, #0
 80022b4:	61fb      	str	r3, [r7, #28]
 80022b6:	e159      	b.n	800256c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80022b8:	2201      	movs	r2, #1
 80022ba:	69fb      	ldr	r3, [r7, #28]
 80022bc:	fa02 f303 	lsl.w	r3, r2, r3
 80022c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	697a      	ldr	r2, [r7, #20]
 80022c8:	4013      	ands	r3, r2
 80022ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80022cc:	693a      	ldr	r2, [r7, #16]
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	429a      	cmp	r2, r3
 80022d2:	f040 8148 	bne.w	8002566 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	f003 0303 	and.w	r3, r3, #3
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d005      	beq.n	80022ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022ea:	2b02      	cmp	r3, #2
 80022ec:	d130      	bne.n	8002350 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	005b      	lsls	r3, r3, #1
 80022f8:	2203      	movs	r2, #3
 80022fa:	fa02 f303 	lsl.w	r3, r2, r3
 80022fe:	43db      	mvns	r3, r3
 8002300:	69ba      	ldr	r2, [r7, #24]
 8002302:	4013      	ands	r3, r2
 8002304:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	68da      	ldr	r2, [r3, #12]
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	005b      	lsls	r3, r3, #1
 800230e:	fa02 f303 	lsl.w	r3, r2, r3
 8002312:	69ba      	ldr	r2, [r7, #24]
 8002314:	4313      	orrs	r3, r2
 8002316:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	69ba      	ldr	r2, [r7, #24]
 800231c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002324:	2201      	movs	r2, #1
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	fa02 f303 	lsl.w	r3, r2, r3
 800232c:	43db      	mvns	r3, r3
 800232e:	69ba      	ldr	r2, [r7, #24]
 8002330:	4013      	ands	r3, r2
 8002332:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	091b      	lsrs	r3, r3, #4
 800233a:	f003 0201 	and.w	r2, r3, #1
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	fa02 f303 	lsl.w	r3, r2, r3
 8002344:	69ba      	ldr	r2, [r7, #24]
 8002346:	4313      	orrs	r3, r2
 8002348:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	f003 0303 	and.w	r3, r3, #3
 8002358:	2b03      	cmp	r3, #3
 800235a:	d017      	beq.n	800238c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	68db      	ldr	r3, [r3, #12]
 8002360:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002362:	69fb      	ldr	r3, [r7, #28]
 8002364:	005b      	lsls	r3, r3, #1
 8002366:	2203      	movs	r2, #3
 8002368:	fa02 f303 	lsl.w	r3, r2, r3
 800236c:	43db      	mvns	r3, r3
 800236e:	69ba      	ldr	r2, [r7, #24]
 8002370:	4013      	ands	r3, r2
 8002372:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	689a      	ldr	r2, [r3, #8]
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	005b      	lsls	r3, r3, #1
 800237c:	fa02 f303 	lsl.w	r3, r2, r3
 8002380:	69ba      	ldr	r2, [r7, #24]
 8002382:	4313      	orrs	r3, r2
 8002384:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	69ba      	ldr	r2, [r7, #24]
 800238a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	f003 0303 	and.w	r3, r3, #3
 8002394:	2b02      	cmp	r3, #2
 8002396:	d123      	bne.n	80023e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	08da      	lsrs	r2, r3, #3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	3208      	adds	r2, #8
 80023a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80023a6:	69fb      	ldr	r3, [r7, #28]
 80023a8:	f003 0307 	and.w	r3, r3, #7
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	220f      	movs	r2, #15
 80023b0:	fa02 f303 	lsl.w	r3, r2, r3
 80023b4:	43db      	mvns	r3, r3
 80023b6:	69ba      	ldr	r2, [r7, #24]
 80023b8:	4013      	ands	r3, r2
 80023ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	691a      	ldr	r2, [r3, #16]
 80023c0:	69fb      	ldr	r3, [r7, #28]
 80023c2:	f003 0307 	and.w	r3, r3, #7
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	fa02 f303 	lsl.w	r3, r2, r3
 80023cc:	69ba      	ldr	r2, [r7, #24]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023d2:	69fb      	ldr	r3, [r7, #28]
 80023d4:	08da      	lsrs	r2, r3, #3
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	3208      	adds	r2, #8
 80023da:	69b9      	ldr	r1, [r7, #24]
 80023dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023e6:	69fb      	ldr	r3, [r7, #28]
 80023e8:	005b      	lsls	r3, r3, #1
 80023ea:	2203      	movs	r2, #3
 80023ec:	fa02 f303 	lsl.w	r3, r2, r3
 80023f0:	43db      	mvns	r3, r3
 80023f2:	69ba      	ldr	r2, [r7, #24]
 80023f4:	4013      	ands	r3, r2
 80023f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	f003 0203 	and.w	r2, r3, #3
 8002400:	69fb      	ldr	r3, [r7, #28]
 8002402:	005b      	lsls	r3, r3, #1
 8002404:	fa02 f303 	lsl.w	r3, r2, r3
 8002408:	69ba      	ldr	r2, [r7, #24]
 800240a:	4313      	orrs	r3, r2
 800240c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	69ba      	ldr	r2, [r7, #24]
 8002412:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800241c:	2b00      	cmp	r3, #0
 800241e:	f000 80a2 	beq.w	8002566 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002422:	2300      	movs	r3, #0
 8002424:	60fb      	str	r3, [r7, #12]
 8002426:	4b57      	ldr	r3, [pc, #348]	; (8002584 <HAL_GPIO_Init+0x2e8>)
 8002428:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800242a:	4a56      	ldr	r2, [pc, #344]	; (8002584 <HAL_GPIO_Init+0x2e8>)
 800242c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002430:	6453      	str	r3, [r2, #68]	; 0x44
 8002432:	4b54      	ldr	r3, [pc, #336]	; (8002584 <HAL_GPIO_Init+0x2e8>)
 8002434:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002436:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800243a:	60fb      	str	r3, [r7, #12]
 800243c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800243e:	4a52      	ldr	r2, [pc, #328]	; (8002588 <HAL_GPIO_Init+0x2ec>)
 8002440:	69fb      	ldr	r3, [r7, #28]
 8002442:	089b      	lsrs	r3, r3, #2
 8002444:	3302      	adds	r3, #2
 8002446:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800244a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800244c:	69fb      	ldr	r3, [r7, #28]
 800244e:	f003 0303 	and.w	r3, r3, #3
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	220f      	movs	r2, #15
 8002456:	fa02 f303 	lsl.w	r3, r2, r3
 800245a:	43db      	mvns	r3, r3
 800245c:	69ba      	ldr	r2, [r7, #24]
 800245e:	4013      	ands	r3, r2
 8002460:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	4a49      	ldr	r2, [pc, #292]	; (800258c <HAL_GPIO_Init+0x2f0>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d019      	beq.n	800249e <HAL_GPIO_Init+0x202>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4a48      	ldr	r2, [pc, #288]	; (8002590 <HAL_GPIO_Init+0x2f4>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d013      	beq.n	800249a <HAL_GPIO_Init+0x1fe>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	4a47      	ldr	r2, [pc, #284]	; (8002594 <HAL_GPIO_Init+0x2f8>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d00d      	beq.n	8002496 <HAL_GPIO_Init+0x1fa>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	4a46      	ldr	r2, [pc, #280]	; (8002598 <HAL_GPIO_Init+0x2fc>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d007      	beq.n	8002492 <HAL_GPIO_Init+0x1f6>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4a45      	ldr	r2, [pc, #276]	; (800259c <HAL_GPIO_Init+0x300>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d101      	bne.n	800248e <HAL_GPIO_Init+0x1f2>
 800248a:	2304      	movs	r3, #4
 800248c:	e008      	b.n	80024a0 <HAL_GPIO_Init+0x204>
 800248e:	2307      	movs	r3, #7
 8002490:	e006      	b.n	80024a0 <HAL_GPIO_Init+0x204>
 8002492:	2303      	movs	r3, #3
 8002494:	e004      	b.n	80024a0 <HAL_GPIO_Init+0x204>
 8002496:	2302      	movs	r3, #2
 8002498:	e002      	b.n	80024a0 <HAL_GPIO_Init+0x204>
 800249a:	2301      	movs	r3, #1
 800249c:	e000      	b.n	80024a0 <HAL_GPIO_Init+0x204>
 800249e:	2300      	movs	r3, #0
 80024a0:	69fa      	ldr	r2, [r7, #28]
 80024a2:	f002 0203 	and.w	r2, r2, #3
 80024a6:	0092      	lsls	r2, r2, #2
 80024a8:	4093      	lsls	r3, r2
 80024aa:	69ba      	ldr	r2, [r7, #24]
 80024ac:	4313      	orrs	r3, r2
 80024ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80024b0:	4935      	ldr	r1, [pc, #212]	; (8002588 <HAL_GPIO_Init+0x2ec>)
 80024b2:	69fb      	ldr	r3, [r7, #28]
 80024b4:	089b      	lsrs	r3, r3, #2
 80024b6:	3302      	adds	r3, #2
 80024b8:	69ba      	ldr	r2, [r7, #24]
 80024ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024be:	4b38      	ldr	r3, [pc, #224]	; (80025a0 <HAL_GPIO_Init+0x304>)
 80024c0:	689b      	ldr	r3, [r3, #8]
 80024c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	43db      	mvns	r3, r3
 80024c8:	69ba      	ldr	r2, [r7, #24]
 80024ca:	4013      	ands	r3, r2
 80024cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d003      	beq.n	80024e2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80024da:	69ba      	ldr	r2, [r7, #24]
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	4313      	orrs	r3, r2
 80024e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80024e2:	4a2f      	ldr	r2, [pc, #188]	; (80025a0 <HAL_GPIO_Init+0x304>)
 80024e4:	69bb      	ldr	r3, [r7, #24]
 80024e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024e8:	4b2d      	ldr	r3, [pc, #180]	; (80025a0 <HAL_GPIO_Init+0x304>)
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024ee:	693b      	ldr	r3, [r7, #16]
 80024f0:	43db      	mvns	r3, r3
 80024f2:	69ba      	ldr	r2, [r7, #24]
 80024f4:	4013      	ands	r3, r2
 80024f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002500:	2b00      	cmp	r3, #0
 8002502:	d003      	beq.n	800250c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002504:	69ba      	ldr	r2, [r7, #24]
 8002506:	693b      	ldr	r3, [r7, #16]
 8002508:	4313      	orrs	r3, r2
 800250a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800250c:	4a24      	ldr	r2, [pc, #144]	; (80025a0 <HAL_GPIO_Init+0x304>)
 800250e:	69bb      	ldr	r3, [r7, #24]
 8002510:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002512:	4b23      	ldr	r3, [pc, #140]	; (80025a0 <HAL_GPIO_Init+0x304>)
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	43db      	mvns	r3, r3
 800251c:	69ba      	ldr	r2, [r7, #24]
 800251e:	4013      	ands	r3, r2
 8002520:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800252a:	2b00      	cmp	r3, #0
 800252c:	d003      	beq.n	8002536 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800252e:	69ba      	ldr	r2, [r7, #24]
 8002530:	693b      	ldr	r3, [r7, #16]
 8002532:	4313      	orrs	r3, r2
 8002534:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002536:	4a1a      	ldr	r2, [pc, #104]	; (80025a0 <HAL_GPIO_Init+0x304>)
 8002538:	69bb      	ldr	r3, [r7, #24]
 800253a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800253c:	4b18      	ldr	r3, [pc, #96]	; (80025a0 <HAL_GPIO_Init+0x304>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	43db      	mvns	r3, r3
 8002546:	69ba      	ldr	r2, [r7, #24]
 8002548:	4013      	ands	r3, r2
 800254a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002554:	2b00      	cmp	r3, #0
 8002556:	d003      	beq.n	8002560 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002558:	69ba      	ldr	r2, [r7, #24]
 800255a:	693b      	ldr	r3, [r7, #16]
 800255c:	4313      	orrs	r3, r2
 800255e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002560:	4a0f      	ldr	r2, [pc, #60]	; (80025a0 <HAL_GPIO_Init+0x304>)
 8002562:	69bb      	ldr	r3, [r7, #24]
 8002564:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002566:	69fb      	ldr	r3, [r7, #28]
 8002568:	3301      	adds	r3, #1
 800256a:	61fb      	str	r3, [r7, #28]
 800256c:	69fb      	ldr	r3, [r7, #28]
 800256e:	2b0f      	cmp	r3, #15
 8002570:	f67f aea2 	bls.w	80022b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002574:	bf00      	nop
 8002576:	bf00      	nop
 8002578:	3724      	adds	r7, #36	; 0x24
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	40023800 	.word	0x40023800
 8002588:	40013800 	.word	0x40013800
 800258c:	40020000 	.word	0x40020000
 8002590:	40020400 	.word	0x40020400
 8002594:	40020800 	.word	0x40020800
 8002598:	40020c00 	.word	0x40020c00
 800259c:	40021000 	.word	0x40021000
 80025a0:	40013c00 	.word	0x40013c00

080025a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	460b      	mov	r3, r1
 80025ae:	807b      	strh	r3, [r7, #2]
 80025b0:	4613      	mov	r3, r2
 80025b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025b4:	787b      	ldrb	r3, [r7, #1]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d003      	beq.n	80025c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025ba:	887a      	ldrh	r2, [r7, #2]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80025c0:	e003      	b.n	80025ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80025c2:	887b      	ldrh	r3, [r7, #2]
 80025c4:	041a      	lsls	r2, r3, #16
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	619a      	str	r2, [r3, #24]
}
 80025ca:	bf00      	nop
 80025cc:	370c      	adds	r7, #12
 80025ce:	46bd      	mov	sp, r7
 80025d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d4:	4770      	bx	lr

080025d6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80025d6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025d8:	b08f      	sub	sp, #60	; 0x3c
 80025da:	af0a      	add	r7, sp, #40	; 0x28
 80025dc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d101      	bne.n	80025e8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80025e4:	2301      	movs	r3, #1
 80025e6:	e10f      	b.n	8002808 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d106      	bne.n	8002608 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2200      	movs	r2, #0
 80025fe:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	f007 f874 	bl	80096f0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2203      	movs	r2, #3
 800260c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002614:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002618:	2b00      	cmp	r3, #0
 800261a:	d102      	bne.n	8002622 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2200      	movs	r2, #0
 8002620:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4618      	mov	r0, r3
 8002628:	f003 fb5b 	bl	8005ce2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	603b      	str	r3, [r7, #0]
 8002632:	687e      	ldr	r6, [r7, #4]
 8002634:	466d      	mov	r5, sp
 8002636:	f106 0410 	add.w	r4, r6, #16
 800263a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800263c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800263e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002640:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002642:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002646:	e885 0003 	stmia.w	r5, {r0, r1}
 800264a:	1d33      	adds	r3, r6, #4
 800264c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800264e:	6838      	ldr	r0, [r7, #0]
 8002650:	f003 fa32 	bl	8005ab8 <USB_CoreInit>
 8002654:	4603      	mov	r3, r0
 8002656:	2b00      	cmp	r3, #0
 8002658:	d005      	beq.n	8002666 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2202      	movs	r2, #2
 800265e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e0d0      	b.n	8002808 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	2100      	movs	r1, #0
 800266c:	4618      	mov	r0, r3
 800266e:	f003 fb49 	bl	8005d04 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002672:	2300      	movs	r3, #0
 8002674:	73fb      	strb	r3, [r7, #15]
 8002676:	e04a      	b.n	800270e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002678:	7bfa      	ldrb	r2, [r7, #15]
 800267a:	6879      	ldr	r1, [r7, #4]
 800267c:	4613      	mov	r3, r2
 800267e:	00db      	lsls	r3, r3, #3
 8002680:	4413      	add	r3, r2
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	440b      	add	r3, r1
 8002686:	333d      	adds	r3, #61	; 0x3d
 8002688:	2201      	movs	r2, #1
 800268a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800268c:	7bfa      	ldrb	r2, [r7, #15]
 800268e:	6879      	ldr	r1, [r7, #4]
 8002690:	4613      	mov	r3, r2
 8002692:	00db      	lsls	r3, r3, #3
 8002694:	4413      	add	r3, r2
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	440b      	add	r3, r1
 800269a:	333c      	adds	r3, #60	; 0x3c
 800269c:	7bfa      	ldrb	r2, [r7, #15]
 800269e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80026a0:	7bfa      	ldrb	r2, [r7, #15]
 80026a2:	7bfb      	ldrb	r3, [r7, #15]
 80026a4:	b298      	uxth	r0, r3
 80026a6:	6879      	ldr	r1, [r7, #4]
 80026a8:	4613      	mov	r3, r2
 80026aa:	00db      	lsls	r3, r3, #3
 80026ac:	4413      	add	r3, r2
 80026ae:	009b      	lsls	r3, r3, #2
 80026b0:	440b      	add	r3, r1
 80026b2:	3344      	adds	r3, #68	; 0x44
 80026b4:	4602      	mov	r2, r0
 80026b6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80026b8:	7bfa      	ldrb	r2, [r7, #15]
 80026ba:	6879      	ldr	r1, [r7, #4]
 80026bc:	4613      	mov	r3, r2
 80026be:	00db      	lsls	r3, r3, #3
 80026c0:	4413      	add	r3, r2
 80026c2:	009b      	lsls	r3, r3, #2
 80026c4:	440b      	add	r3, r1
 80026c6:	3340      	adds	r3, #64	; 0x40
 80026c8:	2200      	movs	r2, #0
 80026ca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80026cc:	7bfa      	ldrb	r2, [r7, #15]
 80026ce:	6879      	ldr	r1, [r7, #4]
 80026d0:	4613      	mov	r3, r2
 80026d2:	00db      	lsls	r3, r3, #3
 80026d4:	4413      	add	r3, r2
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	440b      	add	r3, r1
 80026da:	3348      	adds	r3, #72	; 0x48
 80026dc:	2200      	movs	r2, #0
 80026de:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80026e0:	7bfa      	ldrb	r2, [r7, #15]
 80026e2:	6879      	ldr	r1, [r7, #4]
 80026e4:	4613      	mov	r3, r2
 80026e6:	00db      	lsls	r3, r3, #3
 80026e8:	4413      	add	r3, r2
 80026ea:	009b      	lsls	r3, r3, #2
 80026ec:	440b      	add	r3, r1
 80026ee:	334c      	adds	r3, #76	; 0x4c
 80026f0:	2200      	movs	r2, #0
 80026f2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80026f4:	7bfa      	ldrb	r2, [r7, #15]
 80026f6:	6879      	ldr	r1, [r7, #4]
 80026f8:	4613      	mov	r3, r2
 80026fa:	00db      	lsls	r3, r3, #3
 80026fc:	4413      	add	r3, r2
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	440b      	add	r3, r1
 8002702:	3354      	adds	r3, #84	; 0x54
 8002704:	2200      	movs	r2, #0
 8002706:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002708:	7bfb      	ldrb	r3, [r7, #15]
 800270a:	3301      	adds	r3, #1
 800270c:	73fb      	strb	r3, [r7, #15]
 800270e:	7bfa      	ldrb	r2, [r7, #15]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	429a      	cmp	r2, r3
 8002716:	d3af      	bcc.n	8002678 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002718:	2300      	movs	r3, #0
 800271a:	73fb      	strb	r3, [r7, #15]
 800271c:	e044      	b.n	80027a8 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800271e:	7bfa      	ldrb	r2, [r7, #15]
 8002720:	6879      	ldr	r1, [r7, #4]
 8002722:	4613      	mov	r3, r2
 8002724:	00db      	lsls	r3, r3, #3
 8002726:	4413      	add	r3, r2
 8002728:	009b      	lsls	r3, r3, #2
 800272a:	440b      	add	r3, r1
 800272c:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002730:	2200      	movs	r2, #0
 8002732:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002734:	7bfa      	ldrb	r2, [r7, #15]
 8002736:	6879      	ldr	r1, [r7, #4]
 8002738:	4613      	mov	r3, r2
 800273a:	00db      	lsls	r3, r3, #3
 800273c:	4413      	add	r3, r2
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	440b      	add	r3, r1
 8002742:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002746:	7bfa      	ldrb	r2, [r7, #15]
 8002748:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800274a:	7bfa      	ldrb	r2, [r7, #15]
 800274c:	6879      	ldr	r1, [r7, #4]
 800274e:	4613      	mov	r3, r2
 8002750:	00db      	lsls	r3, r3, #3
 8002752:	4413      	add	r3, r2
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	440b      	add	r3, r1
 8002758:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800275c:	2200      	movs	r2, #0
 800275e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002760:	7bfa      	ldrb	r2, [r7, #15]
 8002762:	6879      	ldr	r1, [r7, #4]
 8002764:	4613      	mov	r3, r2
 8002766:	00db      	lsls	r3, r3, #3
 8002768:	4413      	add	r3, r2
 800276a:	009b      	lsls	r3, r3, #2
 800276c:	440b      	add	r3, r1
 800276e:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002772:	2200      	movs	r2, #0
 8002774:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002776:	7bfa      	ldrb	r2, [r7, #15]
 8002778:	6879      	ldr	r1, [r7, #4]
 800277a:	4613      	mov	r3, r2
 800277c:	00db      	lsls	r3, r3, #3
 800277e:	4413      	add	r3, r2
 8002780:	009b      	lsls	r3, r3, #2
 8002782:	440b      	add	r3, r1
 8002784:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002788:	2200      	movs	r2, #0
 800278a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800278c:	7bfa      	ldrb	r2, [r7, #15]
 800278e:	6879      	ldr	r1, [r7, #4]
 8002790:	4613      	mov	r3, r2
 8002792:	00db      	lsls	r3, r3, #3
 8002794:	4413      	add	r3, r2
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	440b      	add	r3, r1
 800279a:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800279e:	2200      	movs	r2, #0
 80027a0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80027a2:	7bfb      	ldrb	r3, [r7, #15]
 80027a4:	3301      	adds	r3, #1
 80027a6:	73fb      	strb	r3, [r7, #15]
 80027a8:	7bfa      	ldrb	r2, [r7, #15]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d3b5      	bcc.n	800271e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	603b      	str	r3, [r7, #0]
 80027b8:	687e      	ldr	r6, [r7, #4]
 80027ba:	466d      	mov	r5, sp
 80027bc:	f106 0410 	add.w	r4, r6, #16
 80027c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80027c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80027c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80027c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80027c8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80027cc:	e885 0003 	stmia.w	r5, {r0, r1}
 80027d0:	1d33      	adds	r3, r6, #4
 80027d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027d4:	6838      	ldr	r0, [r7, #0]
 80027d6:	f003 fae1 	bl	8005d9c <USB_DevInit>
 80027da:	4603      	mov	r3, r0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d005      	beq.n	80027ec <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2202      	movs	r2, #2
 80027e4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80027e8:	2301      	movs	r3, #1
 80027ea:	e00d      	b.n	8002808 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2200      	movs	r2, #0
 80027f0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2201      	movs	r2, #1
 80027f8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4618      	mov	r0, r3
 8002802:	f004 fc30 	bl	8007066 <USB_DevDisconnect>

  return HAL_OK;
 8002806:	2300      	movs	r3, #0
}
 8002808:	4618      	mov	r0, r3
 800280a:	3714      	adds	r7, #20
 800280c:	46bd      	mov	sp, r7
 800280e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002810 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b084      	sub	sp, #16
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002824:	2b01      	cmp	r3, #1
 8002826:	d101      	bne.n	800282c <HAL_PCD_Start+0x1c>
 8002828:	2302      	movs	r3, #2
 800282a:	e020      	b.n	800286e <HAL_PCD_Start+0x5e>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2201      	movs	r2, #1
 8002830:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002838:	2b01      	cmp	r3, #1
 800283a:	d109      	bne.n	8002850 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002840:	2b01      	cmp	r3, #1
 8002842:	d005      	beq.n	8002850 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002848:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4618      	mov	r0, r3
 8002856:	f003 fa33 	bl	8005cc0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4618      	mov	r0, r3
 8002860:	f004 fbe0 	bl	8007024 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2200      	movs	r2, #0
 8002868:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800286c:	2300      	movs	r3, #0
}
 800286e:	4618      	mov	r0, r3
 8002870:	3710      	adds	r7, #16
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}

08002876 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002876:	b590      	push	{r4, r7, lr}
 8002878:	b08d      	sub	sp, #52	; 0x34
 800287a:	af00      	add	r7, sp, #0
 800287c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002884:	6a3b      	ldr	r3, [r7, #32]
 8002886:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4618      	mov	r0, r3
 800288e:	f004 fc9e 	bl	80071ce <USB_GetMode>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	f040 848a 	bne.w	80031ae <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4618      	mov	r0, r3
 80028a0:	f004 fc02 	bl	80070a8 <USB_ReadInterrupts>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	f000 8480 	beq.w	80031ac <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80028ac:	69fb      	ldr	r3, [r7, #28]
 80028ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	0a1b      	lsrs	r3, r3, #8
 80028b6:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4618      	mov	r0, r3
 80028c6:	f004 fbef 	bl	80070a8 <USB_ReadInterrupts>
 80028ca:	4603      	mov	r3, r0
 80028cc:	f003 0302 	and.w	r3, r3, #2
 80028d0:	2b02      	cmp	r3, #2
 80028d2:	d107      	bne.n	80028e4 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	695a      	ldr	r2, [r3, #20]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f002 0202 	and.w	r2, r2, #2
 80028e2:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4618      	mov	r0, r3
 80028ea:	f004 fbdd 	bl	80070a8 <USB_ReadInterrupts>
 80028ee:	4603      	mov	r3, r0
 80028f0:	f003 0310 	and.w	r3, r3, #16
 80028f4:	2b10      	cmp	r3, #16
 80028f6:	d161      	bne.n	80029bc <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	699a      	ldr	r2, [r3, #24]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f022 0210 	bic.w	r2, r2, #16
 8002906:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002908:	6a3b      	ldr	r3, [r7, #32]
 800290a:	6a1b      	ldr	r3, [r3, #32]
 800290c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800290e:	69bb      	ldr	r3, [r7, #24]
 8002910:	f003 020f 	and.w	r2, r3, #15
 8002914:	4613      	mov	r3, r2
 8002916:	00db      	lsls	r3, r3, #3
 8002918:	4413      	add	r3, r2
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002920:	687a      	ldr	r2, [r7, #4]
 8002922:	4413      	add	r3, r2
 8002924:	3304      	adds	r3, #4
 8002926:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002928:	69bb      	ldr	r3, [r7, #24]
 800292a:	0c5b      	lsrs	r3, r3, #17
 800292c:	f003 030f 	and.w	r3, r3, #15
 8002930:	2b02      	cmp	r3, #2
 8002932:	d124      	bne.n	800297e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002934:	69ba      	ldr	r2, [r7, #24]
 8002936:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800293a:	4013      	ands	r3, r2
 800293c:	2b00      	cmp	r3, #0
 800293e:	d035      	beq.n	80029ac <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002944:	69bb      	ldr	r3, [r7, #24]
 8002946:	091b      	lsrs	r3, r3, #4
 8002948:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800294a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800294e:	b29b      	uxth	r3, r3
 8002950:	461a      	mov	r2, r3
 8002952:	6a38      	ldr	r0, [r7, #32]
 8002954:	f004 fa14 	bl	8006d80 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	691a      	ldr	r2, [r3, #16]
 800295c:	69bb      	ldr	r3, [r7, #24]
 800295e:	091b      	lsrs	r3, r3, #4
 8002960:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002964:	441a      	add	r2, r3
 8002966:	697b      	ldr	r3, [r7, #20]
 8002968:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	6a1a      	ldr	r2, [r3, #32]
 800296e:	69bb      	ldr	r3, [r7, #24]
 8002970:	091b      	lsrs	r3, r3, #4
 8002972:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002976:	441a      	add	r2, r3
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	621a      	str	r2, [r3, #32]
 800297c:	e016      	b.n	80029ac <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800297e:	69bb      	ldr	r3, [r7, #24]
 8002980:	0c5b      	lsrs	r3, r3, #17
 8002982:	f003 030f 	and.w	r3, r3, #15
 8002986:	2b06      	cmp	r3, #6
 8002988:	d110      	bne.n	80029ac <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002990:	2208      	movs	r2, #8
 8002992:	4619      	mov	r1, r3
 8002994:	6a38      	ldr	r0, [r7, #32]
 8002996:	f004 f9f3 	bl	8006d80 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	6a1a      	ldr	r2, [r3, #32]
 800299e:	69bb      	ldr	r3, [r7, #24]
 80029a0:	091b      	lsrs	r3, r3, #4
 80029a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80029a6:	441a      	add	r2, r3
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	699a      	ldr	r2, [r3, #24]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f042 0210 	orr.w	r2, r2, #16
 80029ba:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4618      	mov	r0, r3
 80029c2:	f004 fb71 	bl	80070a8 <USB_ReadInterrupts>
 80029c6:	4603      	mov	r3, r0
 80029c8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80029cc:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80029d0:	f040 80a7 	bne.w	8002b22 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80029d4:	2300      	movs	r3, #0
 80029d6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4618      	mov	r0, r3
 80029de:	f004 fb76 	bl	80070ce <USB_ReadDevAllOutEpInterrupt>
 80029e2:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80029e4:	e099      	b.n	8002b1a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80029e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029e8:	f003 0301 	and.w	r3, r3, #1
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	f000 808e 	beq.w	8002b0e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029f8:	b2d2      	uxtb	r2, r2
 80029fa:	4611      	mov	r1, r2
 80029fc:	4618      	mov	r0, r3
 80029fe:	f004 fb9a 	bl	8007136 <USB_ReadDevOutEPInterrupt>
 8002a02:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	f003 0301 	and.w	r3, r3, #1
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d00c      	beq.n	8002a28 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a10:	015a      	lsls	r2, r3, #5
 8002a12:	69fb      	ldr	r3, [r7, #28]
 8002a14:	4413      	add	r3, r2
 8002a16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002a1a:	461a      	mov	r2, r3
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002a20:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f000 fec2 	bl	80037ac <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	f003 0308 	and.w	r3, r3, #8
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d00c      	beq.n	8002a4c <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a34:	015a      	lsls	r2, r3, #5
 8002a36:	69fb      	ldr	r3, [r7, #28]
 8002a38:	4413      	add	r3, r2
 8002a3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002a3e:	461a      	mov	r2, r3
 8002a40:	2308      	movs	r3, #8
 8002a42:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002a44:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f000 ff98 	bl	800397c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	f003 0310 	and.w	r3, r3, #16
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d008      	beq.n	8002a68 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a58:	015a      	lsls	r2, r3, #5
 8002a5a:	69fb      	ldr	r3, [r7, #28]
 8002a5c:	4413      	add	r3, r2
 8002a5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002a62:	461a      	mov	r2, r3
 8002a64:	2310      	movs	r3, #16
 8002a66:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	f003 0302 	and.w	r3, r3, #2
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d030      	beq.n	8002ad4 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002a72:	6a3b      	ldr	r3, [r7, #32]
 8002a74:	695b      	ldr	r3, [r3, #20]
 8002a76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a7a:	2b80      	cmp	r3, #128	; 0x80
 8002a7c:	d109      	bne.n	8002a92 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002a7e:	69fb      	ldr	r3, [r7, #28]
 8002a80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	69fa      	ldr	r2, [r7, #28]
 8002a88:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002a8c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a90:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002a92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a94:	4613      	mov	r3, r2
 8002a96:	00db      	lsls	r3, r3, #3
 8002a98:	4413      	add	r3, r2
 8002a9a:	009b      	lsls	r3, r3, #2
 8002a9c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002aa0:	687a      	ldr	r2, [r7, #4]
 8002aa2:	4413      	add	r3, r2
 8002aa4:	3304      	adds	r3, #4
 8002aa6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	78db      	ldrb	r3, [r3, #3]
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d108      	bne.n	8002ac2 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ab8:	b2db      	uxtb	r3, r3
 8002aba:	4619      	mov	r1, r3
 8002abc:	6878      	ldr	r0, [r7, #4]
 8002abe:	f006 ff13 	bl	80098e8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ac4:	015a      	lsls	r2, r3, #5
 8002ac6:	69fb      	ldr	r3, [r7, #28]
 8002ac8:	4413      	add	r3, r2
 8002aca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002ace:	461a      	mov	r2, r3
 8002ad0:	2302      	movs	r3, #2
 8002ad2:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	f003 0320 	and.w	r3, r3, #32
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d008      	beq.n	8002af0 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ae0:	015a      	lsls	r2, r3, #5
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	4413      	add	r3, r2
 8002ae6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002aea:	461a      	mov	r2, r3
 8002aec:	2320      	movs	r3, #32
 8002aee:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d009      	beq.n	8002b0e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002afc:	015a      	lsls	r2, r3, #5
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	4413      	add	r3, r2
 8002b02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002b06:	461a      	mov	r2, r3
 8002b08:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002b0c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b10:	3301      	adds	r3, #1
 8002b12:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002b14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b16:	085b      	lsrs	r3, r3, #1
 8002b18:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002b1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	f47f af62 	bne.w	80029e6 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4618      	mov	r0, r3
 8002b28:	f004 fabe 	bl	80070a8 <USB_ReadInterrupts>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b32:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002b36:	f040 80db 	bne.w	8002cf0 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f004 fadf 	bl	8007102 <USB_ReadDevAllInEpInterrupt>
 8002b44:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8002b46:	2300      	movs	r3, #0
 8002b48:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8002b4a:	e0cd      	b.n	8002ce8 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002b4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b4e:	f003 0301 	and.w	r3, r3, #1
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	f000 80c2 	beq.w	8002cdc <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b5e:	b2d2      	uxtb	r2, r2
 8002b60:	4611      	mov	r1, r2
 8002b62:	4618      	mov	r0, r3
 8002b64:	f004 fb05 	bl	8007172 <USB_ReadDevInEPInterrupt>
 8002b68:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	f003 0301 	and.w	r3, r3, #1
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d057      	beq.n	8002c24 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b76:	f003 030f 	and.w	r3, r3, #15
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b80:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002b82:	69fb      	ldr	r3, [r7, #28]
 8002b84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002b88:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	43db      	mvns	r3, r3
 8002b8e:	69f9      	ldr	r1, [r7, #28]
 8002b90:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002b94:	4013      	ands	r3, r2
 8002b96:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b9a:	015a      	lsls	r2, r3, #5
 8002b9c:	69fb      	ldr	r3, [r7, #28]
 8002b9e:	4413      	add	r3, r2
 8002ba0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002ba4:	461a      	mov	r2, r3
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	691b      	ldr	r3, [r3, #16]
 8002bae:	2b01      	cmp	r3, #1
 8002bb0:	d132      	bne.n	8002c18 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002bb2:	6879      	ldr	r1, [r7, #4]
 8002bb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bb6:	4613      	mov	r3, r2
 8002bb8:	00db      	lsls	r3, r3, #3
 8002bba:	4413      	add	r3, r2
 8002bbc:	009b      	lsls	r3, r3, #2
 8002bbe:	440b      	add	r3, r1
 8002bc0:	334c      	adds	r3, #76	; 0x4c
 8002bc2:	6819      	ldr	r1, [r3, #0]
 8002bc4:	6878      	ldr	r0, [r7, #4]
 8002bc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bc8:	4613      	mov	r3, r2
 8002bca:	00db      	lsls	r3, r3, #3
 8002bcc:	4413      	add	r3, r2
 8002bce:	009b      	lsls	r3, r3, #2
 8002bd0:	4403      	add	r3, r0
 8002bd2:	3348      	adds	r3, #72	; 0x48
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4419      	add	r1, r3
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bdc:	4613      	mov	r3, r2
 8002bde:	00db      	lsls	r3, r3, #3
 8002be0:	4413      	add	r3, r2
 8002be2:	009b      	lsls	r3, r3, #2
 8002be4:	4403      	add	r3, r0
 8002be6:	334c      	adds	r3, #76	; 0x4c
 8002be8:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d113      	bne.n	8002c18 <HAL_PCD_IRQHandler+0x3a2>
 8002bf0:	6879      	ldr	r1, [r7, #4]
 8002bf2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bf4:	4613      	mov	r3, r2
 8002bf6:	00db      	lsls	r3, r3, #3
 8002bf8:	4413      	add	r3, r2
 8002bfa:	009b      	lsls	r3, r3, #2
 8002bfc:	440b      	add	r3, r1
 8002bfe:	3354      	adds	r3, #84	; 0x54
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d108      	bne.n	8002c18 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6818      	ldr	r0, [r3, #0]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002c10:	461a      	mov	r2, r3
 8002c12:	2101      	movs	r1, #1
 8002c14:	f004 fb0c 	bl	8007230 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c1a:	b2db      	uxtb	r3, r3
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f006 fde7 	bl	80097f2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	f003 0308 	and.w	r3, r3, #8
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d008      	beq.n	8002c40 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c30:	015a      	lsls	r2, r3, #5
 8002c32:	69fb      	ldr	r3, [r7, #28]
 8002c34:	4413      	add	r3, r2
 8002c36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	2308      	movs	r3, #8
 8002c3e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	f003 0310 	and.w	r3, r3, #16
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d008      	beq.n	8002c5c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c4c:	015a      	lsls	r2, r3, #5
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	4413      	add	r3, r2
 8002c52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002c56:	461a      	mov	r2, r3
 8002c58:	2310      	movs	r3, #16
 8002c5a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d008      	beq.n	8002c78 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c68:	015a      	lsls	r2, r3, #5
 8002c6a:	69fb      	ldr	r3, [r7, #28]
 8002c6c:	4413      	add	r3, r2
 8002c6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002c72:	461a      	mov	r2, r3
 8002c74:	2340      	movs	r3, #64	; 0x40
 8002c76:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	f003 0302 	and.w	r3, r3, #2
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d023      	beq.n	8002cca <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002c82:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002c84:	6a38      	ldr	r0, [r7, #32]
 8002c86:	f003 f9ed 	bl	8006064 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002c8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c8c:	4613      	mov	r3, r2
 8002c8e:	00db      	lsls	r3, r3, #3
 8002c90:	4413      	add	r3, r2
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	3338      	adds	r3, #56	; 0x38
 8002c96:	687a      	ldr	r2, [r7, #4]
 8002c98:	4413      	add	r3, r2
 8002c9a:	3304      	adds	r3, #4
 8002c9c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	78db      	ldrb	r3, [r3, #3]
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d108      	bne.n	8002cb8 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	4619      	mov	r1, r3
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f006 fe2a 	bl	800990c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cba:	015a      	lsls	r2, r3, #5
 8002cbc:	69fb      	ldr	r3, [r7, #28]
 8002cbe:	4413      	add	r3, r2
 8002cc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002cc4:	461a      	mov	r2, r3
 8002cc6:	2302      	movs	r3, #2
 8002cc8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d003      	beq.n	8002cdc <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002cd4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f000 fcdb 	bl	8003692 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cde:	3301      	adds	r3, #1
 8002ce0:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ce4:	085b      	lsrs	r3, r3, #1
 8002ce6:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002ce8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	f47f af2e 	bne.w	8002b4c <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f004 f9d7 	bl	80070a8 <USB_ReadInterrupts>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002d00:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002d04:	d122      	bne.n	8002d4c <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002d06:	69fb      	ldr	r3, [r7, #28]
 8002d08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	69fa      	ldr	r2, [r7, #28]
 8002d10:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002d14:	f023 0301 	bic.w	r3, r3, #1
 8002d18:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d108      	bne.n	8002d36 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2200      	movs	r2, #0
 8002d28:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002d2c:	2100      	movs	r1, #0
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f000 fec2 	bl	8003ab8 <HAL_PCDEx_LPM_Callback>
 8002d34:	e002      	b.n	8002d3c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f006 fdc8 	bl	80098cc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	695a      	ldr	r2, [r3, #20]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8002d4a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4618      	mov	r0, r3
 8002d52:	f004 f9a9 	bl	80070a8 <USB_ReadInterrupts>
 8002d56:	4603      	mov	r3, r0
 8002d58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d60:	d112      	bne.n	8002d88 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002d62:	69fb      	ldr	r3, [r7, #28]
 8002d64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	f003 0301 	and.w	r3, r3, #1
 8002d6e:	2b01      	cmp	r3, #1
 8002d70:	d102      	bne.n	8002d78 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f006 fd84 	bl	8009880 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	695a      	ldr	r2, [r3, #20]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8002d86:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f004 f98b 	bl	80070a8 <USB_ReadInterrupts>
 8002d92:	4603      	mov	r3, r0
 8002d94:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d9c:	f040 80b7 	bne.w	8002f0e <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002da0:	69fb      	ldr	r3, [r7, #28]
 8002da2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	69fa      	ldr	r2, [r7, #28]
 8002daa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002dae:	f023 0301 	bic.w	r3, r3, #1
 8002db2:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	2110      	movs	r1, #16
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f003 f952 	bl	8006064 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002dc4:	e046      	b.n	8002e54 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002dc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dc8:	015a      	lsls	r2, r3, #5
 8002dca:	69fb      	ldr	r3, [r7, #28]
 8002dcc:	4413      	add	r3, r2
 8002dce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002dd2:	461a      	mov	r2, r3
 8002dd4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002dd8:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002dda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ddc:	015a      	lsls	r2, r3, #5
 8002dde:	69fb      	ldr	r3, [r7, #28]
 8002de0:	4413      	add	r3, r2
 8002de2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002dea:	0151      	lsls	r1, r2, #5
 8002dec:	69fa      	ldr	r2, [r7, #28]
 8002dee:	440a      	add	r2, r1
 8002df0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8002df4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002df8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002dfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dfc:	015a      	lsls	r2, r3, #5
 8002dfe:	69fb      	ldr	r3, [r7, #28]
 8002e00:	4413      	add	r3, r2
 8002e02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002e06:	461a      	mov	r2, r3
 8002e08:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002e0c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002e0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e10:	015a      	lsls	r2, r3, #5
 8002e12:	69fb      	ldr	r3, [r7, #28]
 8002e14:	4413      	add	r3, r2
 8002e16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e1e:	0151      	lsls	r1, r2, #5
 8002e20:	69fa      	ldr	r2, [r7, #28]
 8002e22:	440a      	add	r2, r1
 8002e24:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002e28:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002e2c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002e2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e30:	015a      	lsls	r2, r3, #5
 8002e32:	69fb      	ldr	r3, [r7, #28]
 8002e34:	4413      	add	r3, r2
 8002e36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e3e:	0151      	lsls	r1, r2, #5
 8002e40:	69fa      	ldr	r2, [r7, #28]
 8002e42:	440a      	add	r2, r1
 8002e44:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002e48:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002e4c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e50:	3301      	adds	r3, #1
 8002e52:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	d3b3      	bcc.n	8002dc6 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002e64:	69db      	ldr	r3, [r3, #28]
 8002e66:	69fa      	ldr	r2, [r7, #28]
 8002e68:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002e6c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8002e70:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d016      	beq.n	8002ea8 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002e80:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e84:	69fa      	ldr	r2, [r7, #28]
 8002e86:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002e8a:	f043 030b 	orr.w	r3, r3, #11
 8002e8e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e9a:	69fa      	ldr	r2, [r7, #28]
 8002e9c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002ea0:	f043 030b 	orr.w	r3, r3, #11
 8002ea4:	6453      	str	r3, [r2, #68]	; 0x44
 8002ea6:	e015      	b.n	8002ed4 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002ea8:	69fb      	ldr	r3, [r7, #28]
 8002eaa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002eae:	695b      	ldr	r3, [r3, #20]
 8002eb0:	69fa      	ldr	r2, [r7, #28]
 8002eb2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002eb6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002eba:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8002ebe:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002ec0:	69fb      	ldr	r3, [r7, #28]
 8002ec2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002ec6:	691b      	ldr	r3, [r3, #16]
 8002ec8:	69fa      	ldr	r2, [r7, #28]
 8002eca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002ece:	f043 030b 	orr.w	r3, r3, #11
 8002ed2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002ed4:	69fb      	ldr	r3, [r7, #28]
 8002ed6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	69fa      	ldr	r2, [r7, #28]
 8002ede:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002ee2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8002ee6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6818      	ldr	r0, [r3, #0]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	691b      	ldr	r3, [r3, #16]
 8002ef0:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002ef8:	461a      	mov	r2, r3
 8002efa:	f004 f999 	bl	8007230 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	695a      	ldr	r2, [r3, #20]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8002f0c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4618      	mov	r0, r3
 8002f14:	f004 f8c8 	bl	80070a8 <USB_ReadInterrupts>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f22:	d124      	bne.n	8002f6e <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f004 f95e 	bl	80071ea <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4618      	mov	r0, r3
 8002f34:	f003 f913 	bl	800615e <USB_GetDevSpeed>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	461a      	mov	r2, r3
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681c      	ldr	r4, [r3, #0]
 8002f44:	f001 f9e8 	bl	8004318 <HAL_RCC_GetHCLKFreq>
 8002f48:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002f4e:	b2db      	uxtb	r3, r3
 8002f50:	461a      	mov	r2, r3
 8002f52:	4620      	mov	r0, r4
 8002f54:	f002 fe12 	bl	8005b7c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002f58:	6878      	ldr	r0, [r7, #4]
 8002f5a:	f006 fc72 	bl	8009842 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	695a      	ldr	r2, [r3, #20]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002f6c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4618      	mov	r0, r3
 8002f74:	f004 f898 	bl	80070a8 <USB_ReadInterrupts>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	f003 0308 	and.w	r3, r3, #8
 8002f7e:	2b08      	cmp	r3, #8
 8002f80:	d10a      	bne.n	8002f98 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	f006 fc4f 	bl	8009826 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	695a      	ldr	r2, [r3, #20]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f002 0208 	and.w	r2, r2, #8
 8002f96:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f004 f883 	bl	80070a8 <USB_ReadInterrupts>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fa8:	2b80      	cmp	r3, #128	; 0x80
 8002faa:	d122      	bne.n	8002ff2 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002fac:	6a3b      	ldr	r3, [r7, #32]
 8002fae:	699b      	ldr	r3, [r3, #24]
 8002fb0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002fb4:	6a3b      	ldr	r3, [r7, #32]
 8002fb6:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002fb8:	2301      	movs	r3, #1
 8002fba:	627b      	str	r3, [r7, #36]	; 0x24
 8002fbc:	e014      	b.n	8002fe8 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002fbe:	6879      	ldr	r1, [r7, #4]
 8002fc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fc2:	4613      	mov	r3, r2
 8002fc4:	00db      	lsls	r3, r3, #3
 8002fc6:	4413      	add	r3, r2
 8002fc8:	009b      	lsls	r3, r3, #2
 8002fca:	440b      	add	r3, r1
 8002fcc:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8002fd0:	781b      	ldrb	r3, [r3, #0]
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	d105      	bne.n	8002fe2 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fd8:	b2db      	uxtb	r3, r3
 8002fda:	4619      	mov	r1, r3
 8002fdc:	6878      	ldr	r0, [r7, #4]
 8002fde:	f000 fb27 	bl	8003630 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fe4:	3301      	adds	r3, #1
 8002fe6:	627b      	str	r3, [r7, #36]	; 0x24
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d3e5      	bcc.n	8002fbe <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f004 f856 	bl	80070a8 <USB_ReadInterrupts>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003002:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003006:	d13b      	bne.n	8003080 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003008:	2301      	movs	r3, #1
 800300a:	627b      	str	r3, [r7, #36]	; 0x24
 800300c:	e02b      	b.n	8003066 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800300e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003010:	015a      	lsls	r2, r3, #5
 8003012:	69fb      	ldr	r3, [r7, #28]
 8003014:	4413      	add	r3, r2
 8003016:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800301e:	6879      	ldr	r1, [r7, #4]
 8003020:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003022:	4613      	mov	r3, r2
 8003024:	00db      	lsls	r3, r3, #3
 8003026:	4413      	add	r3, r2
 8003028:	009b      	lsls	r3, r3, #2
 800302a:	440b      	add	r3, r1
 800302c:	3340      	adds	r3, #64	; 0x40
 800302e:	781b      	ldrb	r3, [r3, #0]
 8003030:	2b01      	cmp	r3, #1
 8003032:	d115      	bne.n	8003060 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003034:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003036:	2b00      	cmp	r3, #0
 8003038:	da12      	bge.n	8003060 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800303a:	6879      	ldr	r1, [r7, #4]
 800303c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800303e:	4613      	mov	r3, r2
 8003040:	00db      	lsls	r3, r3, #3
 8003042:	4413      	add	r3, r2
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	440b      	add	r3, r1
 8003048:	333f      	adds	r3, #63	; 0x3f
 800304a:	2201      	movs	r2, #1
 800304c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800304e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003050:	b2db      	uxtb	r3, r3
 8003052:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003056:	b2db      	uxtb	r3, r3
 8003058:	4619      	mov	r1, r3
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f000 fae8 	bl	8003630 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003062:	3301      	adds	r3, #1
 8003064:	627b      	str	r3, [r7, #36]	; 0x24
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800306c:	429a      	cmp	r2, r3
 800306e:	d3ce      	bcc.n	800300e <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	695a      	ldr	r2, [r3, #20]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800307e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4618      	mov	r0, r3
 8003086:	f004 f80f 	bl	80070a8 <USB_ReadInterrupts>
 800308a:	4603      	mov	r3, r0
 800308c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003090:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003094:	d155      	bne.n	8003142 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003096:	2301      	movs	r3, #1
 8003098:	627b      	str	r3, [r7, #36]	; 0x24
 800309a:	e045      	b.n	8003128 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800309c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800309e:	015a      	lsls	r2, r3, #5
 80030a0:	69fb      	ldr	r3, [r7, #28]
 80030a2:	4413      	add	r3, r2
 80030a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80030ac:	6879      	ldr	r1, [r7, #4]
 80030ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030b0:	4613      	mov	r3, r2
 80030b2:	00db      	lsls	r3, r3, #3
 80030b4:	4413      	add	r3, r2
 80030b6:	009b      	lsls	r3, r3, #2
 80030b8:	440b      	add	r3, r1
 80030ba:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80030be:	781b      	ldrb	r3, [r3, #0]
 80030c0:	2b01      	cmp	r3, #1
 80030c2:	d12e      	bne.n	8003122 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80030c4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	da2b      	bge.n	8003122 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80030ca:	69bb      	ldr	r3, [r7, #24]
 80030cc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80030d6:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80030da:	429a      	cmp	r2, r3
 80030dc:	d121      	bne.n	8003122 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80030de:	6879      	ldr	r1, [r7, #4]
 80030e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030e2:	4613      	mov	r3, r2
 80030e4:	00db      	lsls	r3, r3, #3
 80030e6:	4413      	add	r3, r2
 80030e8:	009b      	lsls	r3, r3, #2
 80030ea:	440b      	add	r3, r1
 80030ec:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80030f0:	2201      	movs	r2, #1
 80030f2:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80030f4:	6a3b      	ldr	r3, [r7, #32]
 80030f6:	699b      	ldr	r3, [r3, #24]
 80030f8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80030fc:	6a3b      	ldr	r3, [r7, #32]
 80030fe:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003100:	6a3b      	ldr	r3, [r7, #32]
 8003102:	695b      	ldr	r3, [r3, #20]
 8003104:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003108:	2b00      	cmp	r3, #0
 800310a:	d10a      	bne.n	8003122 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800310c:	69fb      	ldr	r3, [r7, #28]
 800310e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	69fa      	ldr	r2, [r7, #28]
 8003116:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800311a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800311e:	6053      	str	r3, [r2, #4]
            break;
 8003120:	e007      	b.n	8003132 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003124:	3301      	adds	r3, #1
 8003126:	627b      	str	r3, [r7, #36]	; 0x24
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800312e:	429a      	cmp	r2, r3
 8003130:	d3b4      	bcc.n	800309c <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	695a      	ldr	r2, [r3, #20]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003140:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4618      	mov	r0, r3
 8003148:	f003 ffae 	bl	80070a8 <USB_ReadInterrupts>
 800314c:	4603      	mov	r3, r0
 800314e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003152:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003156:	d10a      	bne.n	800316e <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	f006 fbe9 	bl	8009930 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	695a      	ldr	r2, [r3, #20]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800316c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4618      	mov	r0, r3
 8003174:	f003 ff98 	bl	80070a8 <USB_ReadInterrupts>
 8003178:	4603      	mov	r3, r0
 800317a:	f003 0304 	and.w	r3, r3, #4
 800317e:	2b04      	cmp	r3, #4
 8003180:	d115      	bne.n	80031ae <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800318a:	69bb      	ldr	r3, [r7, #24]
 800318c:	f003 0304 	and.w	r3, r3, #4
 8003190:	2b00      	cmp	r3, #0
 8003192:	d002      	beq.n	800319a <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	f006 fbd9 	bl	800994c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	6859      	ldr	r1, [r3, #4]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	69ba      	ldr	r2, [r7, #24]
 80031a6:	430a      	orrs	r2, r1
 80031a8:	605a      	str	r2, [r3, #4]
 80031aa:	e000      	b.n	80031ae <HAL_PCD_IRQHandler+0x938>
      return;
 80031ac:	bf00      	nop
    }
  }
}
 80031ae:	3734      	adds	r7, #52	; 0x34
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd90      	pop	{r4, r7, pc}

080031b4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b082      	sub	sp, #8
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
 80031bc:	460b      	mov	r3, r1
 80031be:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d101      	bne.n	80031ce <HAL_PCD_SetAddress+0x1a>
 80031ca:	2302      	movs	r3, #2
 80031cc:	e013      	b.n	80031f6 <HAL_PCD_SetAddress+0x42>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2201      	movs	r2, #1
 80031d2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	78fa      	ldrb	r2, [r7, #3]
 80031da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	78fa      	ldrb	r2, [r7, #3]
 80031e4:	4611      	mov	r1, r2
 80031e6:	4618      	mov	r0, r3
 80031e8:	f003 fef6 	bl	8006fd8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2200      	movs	r2, #0
 80031f0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80031f4:	2300      	movs	r3, #0
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3708      	adds	r7, #8
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}

080031fe <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80031fe:	b580      	push	{r7, lr}
 8003200:	b084      	sub	sp, #16
 8003202:	af00      	add	r7, sp, #0
 8003204:	6078      	str	r0, [r7, #4]
 8003206:	4608      	mov	r0, r1
 8003208:	4611      	mov	r1, r2
 800320a:	461a      	mov	r2, r3
 800320c:	4603      	mov	r3, r0
 800320e:	70fb      	strb	r3, [r7, #3]
 8003210:	460b      	mov	r3, r1
 8003212:	803b      	strh	r3, [r7, #0]
 8003214:	4613      	mov	r3, r2
 8003216:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003218:	2300      	movs	r3, #0
 800321a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800321c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003220:	2b00      	cmp	r3, #0
 8003222:	da0f      	bge.n	8003244 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003224:	78fb      	ldrb	r3, [r7, #3]
 8003226:	f003 020f 	and.w	r2, r3, #15
 800322a:	4613      	mov	r3, r2
 800322c:	00db      	lsls	r3, r3, #3
 800322e:	4413      	add	r3, r2
 8003230:	009b      	lsls	r3, r3, #2
 8003232:	3338      	adds	r3, #56	; 0x38
 8003234:	687a      	ldr	r2, [r7, #4]
 8003236:	4413      	add	r3, r2
 8003238:	3304      	adds	r3, #4
 800323a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	2201      	movs	r2, #1
 8003240:	705a      	strb	r2, [r3, #1]
 8003242:	e00f      	b.n	8003264 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003244:	78fb      	ldrb	r3, [r7, #3]
 8003246:	f003 020f 	and.w	r2, r3, #15
 800324a:	4613      	mov	r3, r2
 800324c:	00db      	lsls	r3, r3, #3
 800324e:	4413      	add	r3, r2
 8003250:	009b      	lsls	r3, r3, #2
 8003252:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003256:	687a      	ldr	r2, [r7, #4]
 8003258:	4413      	add	r3, r2
 800325a:	3304      	adds	r3, #4
 800325c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2200      	movs	r2, #0
 8003262:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003264:	78fb      	ldrb	r3, [r7, #3]
 8003266:	f003 030f 	and.w	r3, r3, #15
 800326a:	b2da      	uxtb	r2, r3
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003270:	883a      	ldrh	r2, [r7, #0]
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	78ba      	ldrb	r2, [r7, #2]
 800327a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	785b      	ldrb	r3, [r3, #1]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d004      	beq.n	800328e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	781b      	ldrb	r3, [r3, #0]
 8003288:	b29a      	uxth	r2, r3
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800328e:	78bb      	ldrb	r3, [r7, #2]
 8003290:	2b02      	cmp	r3, #2
 8003292:	d102      	bne.n	800329a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2200      	movs	r2, #0
 8003298:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80032a0:	2b01      	cmp	r3, #1
 80032a2:	d101      	bne.n	80032a8 <HAL_PCD_EP_Open+0xaa>
 80032a4:	2302      	movs	r3, #2
 80032a6:	e00e      	b.n	80032c6 <HAL_PCD_EP_Open+0xc8>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2201      	movs	r2, #1
 80032ac:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	68f9      	ldr	r1, [r7, #12]
 80032b6:	4618      	mov	r0, r3
 80032b8:	f002 ff76 	bl	80061a8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2200      	movs	r2, #0
 80032c0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 80032c4:	7afb      	ldrb	r3, [r7, #11]
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3710      	adds	r7, #16
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}

080032ce <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80032ce:	b580      	push	{r7, lr}
 80032d0:	b084      	sub	sp, #16
 80032d2:	af00      	add	r7, sp, #0
 80032d4:	6078      	str	r0, [r7, #4]
 80032d6:	460b      	mov	r3, r1
 80032d8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80032da:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	da0f      	bge.n	8003302 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80032e2:	78fb      	ldrb	r3, [r7, #3]
 80032e4:	f003 020f 	and.w	r2, r3, #15
 80032e8:	4613      	mov	r3, r2
 80032ea:	00db      	lsls	r3, r3, #3
 80032ec:	4413      	add	r3, r2
 80032ee:	009b      	lsls	r3, r3, #2
 80032f0:	3338      	adds	r3, #56	; 0x38
 80032f2:	687a      	ldr	r2, [r7, #4]
 80032f4:	4413      	add	r3, r2
 80032f6:	3304      	adds	r3, #4
 80032f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2201      	movs	r2, #1
 80032fe:	705a      	strb	r2, [r3, #1]
 8003300:	e00f      	b.n	8003322 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003302:	78fb      	ldrb	r3, [r7, #3]
 8003304:	f003 020f 	and.w	r2, r3, #15
 8003308:	4613      	mov	r3, r2
 800330a:	00db      	lsls	r3, r3, #3
 800330c:	4413      	add	r3, r2
 800330e:	009b      	lsls	r3, r3, #2
 8003310:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003314:	687a      	ldr	r2, [r7, #4]
 8003316:	4413      	add	r3, r2
 8003318:	3304      	adds	r3, #4
 800331a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	2200      	movs	r2, #0
 8003320:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003322:	78fb      	ldrb	r3, [r7, #3]
 8003324:	f003 030f 	and.w	r3, r3, #15
 8003328:	b2da      	uxtb	r2, r3
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003334:	2b01      	cmp	r3, #1
 8003336:	d101      	bne.n	800333c <HAL_PCD_EP_Close+0x6e>
 8003338:	2302      	movs	r3, #2
 800333a:	e00e      	b.n	800335a <HAL_PCD_EP_Close+0x8c>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2201      	movs	r2, #1
 8003340:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	68f9      	ldr	r1, [r7, #12]
 800334a:	4618      	mov	r0, r3
 800334c:	f002 ffb4 	bl	80062b8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2200      	movs	r2, #0
 8003354:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8003358:	2300      	movs	r3, #0
}
 800335a:	4618      	mov	r0, r3
 800335c:	3710      	adds	r7, #16
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}

08003362 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003362:	b580      	push	{r7, lr}
 8003364:	b086      	sub	sp, #24
 8003366:	af00      	add	r7, sp, #0
 8003368:	60f8      	str	r0, [r7, #12]
 800336a:	607a      	str	r2, [r7, #4]
 800336c:	603b      	str	r3, [r7, #0]
 800336e:	460b      	mov	r3, r1
 8003370:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003372:	7afb      	ldrb	r3, [r7, #11]
 8003374:	f003 020f 	and.w	r2, r3, #15
 8003378:	4613      	mov	r3, r2
 800337a:	00db      	lsls	r3, r3, #3
 800337c:	4413      	add	r3, r2
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003384:	68fa      	ldr	r2, [r7, #12]
 8003386:	4413      	add	r3, r2
 8003388:	3304      	adds	r3, #4
 800338a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	687a      	ldr	r2, [r7, #4]
 8003390:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	683a      	ldr	r2, [r7, #0]
 8003396:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	2200      	movs	r2, #0
 800339c:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	2200      	movs	r2, #0
 80033a2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80033a4:	7afb      	ldrb	r3, [r7, #11]
 80033a6:	f003 030f 	and.w	r3, r3, #15
 80033aa:	b2da      	uxtb	r2, r3
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	691b      	ldr	r3, [r3, #16]
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d102      	bne.n	80033be <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80033b8:	687a      	ldr	r2, [r7, #4]
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80033be:	7afb      	ldrb	r3, [r7, #11]
 80033c0:	f003 030f 	and.w	r3, r3, #15
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d109      	bne.n	80033dc <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	6818      	ldr	r0, [r3, #0]
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	691b      	ldr	r3, [r3, #16]
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	461a      	mov	r2, r3
 80033d4:	6979      	ldr	r1, [r7, #20]
 80033d6:	f003 fa93 	bl	8006900 <USB_EP0StartXfer>
 80033da:	e008      	b.n	80033ee <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	6818      	ldr	r0, [r3, #0]
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	691b      	ldr	r3, [r3, #16]
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	461a      	mov	r2, r3
 80033e8:	6979      	ldr	r1, [r7, #20]
 80033ea:	f003 f841 	bl	8006470 <USB_EPStartXfer>
  }

  return HAL_OK;
 80033ee:	2300      	movs	r3, #0
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	3718      	adds	r7, #24
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}

080033f8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80033f8:	b480      	push	{r7}
 80033fa:	b083      	sub	sp, #12
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
 8003400:	460b      	mov	r3, r1
 8003402:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003404:	78fb      	ldrb	r3, [r7, #3]
 8003406:	f003 020f 	and.w	r2, r3, #15
 800340a:	6879      	ldr	r1, [r7, #4]
 800340c:	4613      	mov	r3, r2
 800340e:	00db      	lsls	r3, r3, #3
 8003410:	4413      	add	r3, r2
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	440b      	add	r3, r1
 8003416:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 800341a:	681b      	ldr	r3, [r3, #0]
}
 800341c:	4618      	mov	r0, r3
 800341e:	370c      	adds	r7, #12
 8003420:	46bd      	mov	sp, r7
 8003422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003426:	4770      	bx	lr

08003428 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b086      	sub	sp, #24
 800342c:	af00      	add	r7, sp, #0
 800342e:	60f8      	str	r0, [r7, #12]
 8003430:	607a      	str	r2, [r7, #4]
 8003432:	603b      	str	r3, [r7, #0]
 8003434:	460b      	mov	r3, r1
 8003436:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003438:	7afb      	ldrb	r3, [r7, #11]
 800343a:	f003 020f 	and.w	r2, r3, #15
 800343e:	4613      	mov	r3, r2
 8003440:	00db      	lsls	r3, r3, #3
 8003442:	4413      	add	r3, r2
 8003444:	009b      	lsls	r3, r3, #2
 8003446:	3338      	adds	r3, #56	; 0x38
 8003448:	68fa      	ldr	r2, [r7, #12]
 800344a:	4413      	add	r3, r2
 800344c:	3304      	adds	r3, #4
 800344e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	687a      	ldr	r2, [r7, #4]
 8003454:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	683a      	ldr	r2, [r7, #0]
 800345a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800345c:	697b      	ldr	r3, [r7, #20]
 800345e:	2200      	movs	r2, #0
 8003460:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8003462:	697b      	ldr	r3, [r7, #20]
 8003464:	2201      	movs	r2, #1
 8003466:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003468:	7afb      	ldrb	r3, [r7, #11]
 800346a:	f003 030f 	and.w	r3, r3, #15
 800346e:	b2da      	uxtb	r2, r3
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	691b      	ldr	r3, [r3, #16]
 8003478:	2b01      	cmp	r3, #1
 800347a:	d102      	bne.n	8003482 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800347c:	687a      	ldr	r2, [r7, #4]
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003482:	7afb      	ldrb	r3, [r7, #11]
 8003484:	f003 030f 	and.w	r3, r3, #15
 8003488:	2b00      	cmp	r3, #0
 800348a:	d109      	bne.n	80034a0 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	6818      	ldr	r0, [r3, #0]
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	691b      	ldr	r3, [r3, #16]
 8003494:	b2db      	uxtb	r3, r3
 8003496:	461a      	mov	r2, r3
 8003498:	6979      	ldr	r1, [r7, #20]
 800349a:	f003 fa31 	bl	8006900 <USB_EP0StartXfer>
 800349e:	e008      	b.n	80034b2 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6818      	ldr	r0, [r3, #0]
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	691b      	ldr	r3, [r3, #16]
 80034a8:	b2db      	uxtb	r3, r3
 80034aa:	461a      	mov	r2, r3
 80034ac:	6979      	ldr	r1, [r7, #20]
 80034ae:	f002 ffdf 	bl	8006470 <USB_EPStartXfer>
  }

  return HAL_OK;
 80034b2:	2300      	movs	r3, #0
}
 80034b4:	4618      	mov	r0, r3
 80034b6:	3718      	adds	r7, #24
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bd80      	pop	{r7, pc}

080034bc <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b084      	sub	sp, #16
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
 80034c4:	460b      	mov	r3, r1
 80034c6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80034c8:	78fb      	ldrb	r3, [r7, #3]
 80034ca:	f003 020f 	and.w	r2, r3, #15
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	429a      	cmp	r2, r3
 80034d4:	d901      	bls.n	80034da <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	e050      	b.n	800357c <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80034da:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	da0f      	bge.n	8003502 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80034e2:	78fb      	ldrb	r3, [r7, #3]
 80034e4:	f003 020f 	and.w	r2, r3, #15
 80034e8:	4613      	mov	r3, r2
 80034ea:	00db      	lsls	r3, r3, #3
 80034ec:	4413      	add	r3, r2
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	3338      	adds	r3, #56	; 0x38
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	4413      	add	r3, r2
 80034f6:	3304      	adds	r3, #4
 80034f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2201      	movs	r2, #1
 80034fe:	705a      	strb	r2, [r3, #1]
 8003500:	e00d      	b.n	800351e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003502:	78fa      	ldrb	r2, [r7, #3]
 8003504:	4613      	mov	r3, r2
 8003506:	00db      	lsls	r3, r3, #3
 8003508:	4413      	add	r3, r2
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003510:	687a      	ldr	r2, [r7, #4]
 8003512:	4413      	add	r3, r2
 8003514:	3304      	adds	r3, #4
 8003516:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2200      	movs	r2, #0
 800351c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	2201      	movs	r2, #1
 8003522:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003524:	78fb      	ldrb	r3, [r7, #3]
 8003526:	f003 030f 	and.w	r3, r3, #15
 800352a:	b2da      	uxtb	r2, r3
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003536:	2b01      	cmp	r3, #1
 8003538:	d101      	bne.n	800353e <HAL_PCD_EP_SetStall+0x82>
 800353a:	2302      	movs	r3, #2
 800353c:	e01e      	b.n	800357c <HAL_PCD_EP_SetStall+0xc0>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2201      	movs	r2, #1
 8003542:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	68f9      	ldr	r1, [r7, #12]
 800354c:	4618      	mov	r0, r3
 800354e:	f003 fc6f 	bl	8006e30 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003552:	78fb      	ldrb	r3, [r7, #3]
 8003554:	f003 030f 	and.w	r3, r3, #15
 8003558:	2b00      	cmp	r3, #0
 800355a:	d10a      	bne.n	8003572 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6818      	ldr	r0, [r3, #0]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	691b      	ldr	r3, [r3, #16]
 8003564:	b2d9      	uxtb	r1, r3
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800356c:	461a      	mov	r2, r3
 800356e:	f003 fe5f 	bl	8007230 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2200      	movs	r2, #0
 8003576:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800357a:	2300      	movs	r3, #0
}
 800357c:	4618      	mov	r0, r3
 800357e:	3710      	adds	r7, #16
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}

08003584 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b084      	sub	sp, #16
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
 800358c:	460b      	mov	r3, r1
 800358e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003590:	78fb      	ldrb	r3, [r7, #3]
 8003592:	f003 020f 	and.w	r2, r3, #15
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	429a      	cmp	r2, r3
 800359c:	d901      	bls.n	80035a2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e042      	b.n	8003628 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80035a2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	da0f      	bge.n	80035ca <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80035aa:	78fb      	ldrb	r3, [r7, #3]
 80035ac:	f003 020f 	and.w	r2, r3, #15
 80035b0:	4613      	mov	r3, r2
 80035b2:	00db      	lsls	r3, r3, #3
 80035b4:	4413      	add	r3, r2
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	3338      	adds	r3, #56	; 0x38
 80035ba:	687a      	ldr	r2, [r7, #4]
 80035bc:	4413      	add	r3, r2
 80035be:	3304      	adds	r3, #4
 80035c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2201      	movs	r2, #1
 80035c6:	705a      	strb	r2, [r3, #1]
 80035c8:	e00f      	b.n	80035ea <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80035ca:	78fb      	ldrb	r3, [r7, #3]
 80035cc:	f003 020f 	and.w	r2, r3, #15
 80035d0:	4613      	mov	r3, r2
 80035d2:	00db      	lsls	r3, r3, #3
 80035d4:	4413      	add	r3, r2
 80035d6:	009b      	lsls	r3, r3, #2
 80035d8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80035dc:	687a      	ldr	r2, [r7, #4]
 80035de:	4413      	add	r3, r2
 80035e0:	3304      	adds	r3, #4
 80035e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2200      	movs	r2, #0
 80035e8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2200      	movs	r2, #0
 80035ee:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80035f0:	78fb      	ldrb	r3, [r7, #3]
 80035f2:	f003 030f 	and.w	r3, r3, #15
 80035f6:	b2da      	uxtb	r2, r3
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003602:	2b01      	cmp	r3, #1
 8003604:	d101      	bne.n	800360a <HAL_PCD_EP_ClrStall+0x86>
 8003606:	2302      	movs	r3, #2
 8003608:	e00e      	b.n	8003628 <HAL_PCD_EP_ClrStall+0xa4>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2201      	movs	r2, #1
 800360e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	68f9      	ldr	r1, [r7, #12]
 8003618:	4618      	mov	r0, r3
 800361a:	f003 fc77 	bl	8006f0c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2200      	movs	r2, #0
 8003622:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003626:	2300      	movs	r3, #0
}
 8003628:	4618      	mov	r0, r3
 800362a:	3710      	adds	r7, #16
 800362c:	46bd      	mov	sp, r7
 800362e:	bd80      	pop	{r7, pc}

08003630 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b084      	sub	sp, #16
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
 8003638:	460b      	mov	r3, r1
 800363a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800363c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003640:	2b00      	cmp	r3, #0
 8003642:	da0c      	bge.n	800365e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003644:	78fb      	ldrb	r3, [r7, #3]
 8003646:	f003 020f 	and.w	r2, r3, #15
 800364a:	4613      	mov	r3, r2
 800364c:	00db      	lsls	r3, r3, #3
 800364e:	4413      	add	r3, r2
 8003650:	009b      	lsls	r3, r3, #2
 8003652:	3338      	adds	r3, #56	; 0x38
 8003654:	687a      	ldr	r2, [r7, #4]
 8003656:	4413      	add	r3, r2
 8003658:	3304      	adds	r3, #4
 800365a:	60fb      	str	r3, [r7, #12]
 800365c:	e00c      	b.n	8003678 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800365e:	78fb      	ldrb	r3, [r7, #3]
 8003660:	f003 020f 	and.w	r2, r3, #15
 8003664:	4613      	mov	r3, r2
 8003666:	00db      	lsls	r3, r3, #3
 8003668:	4413      	add	r3, r2
 800366a:	009b      	lsls	r3, r3, #2
 800366c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003670:	687a      	ldr	r2, [r7, #4]
 8003672:	4413      	add	r3, r2
 8003674:	3304      	adds	r3, #4
 8003676:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	68f9      	ldr	r1, [r7, #12]
 800367e:	4618      	mov	r0, r3
 8003680:	f003 fa96 	bl	8006bb0 <USB_EPStopXfer>
 8003684:	4603      	mov	r3, r0
 8003686:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003688:	7afb      	ldrb	r3, [r7, #11]
}
 800368a:	4618      	mov	r0, r3
 800368c:	3710      	adds	r7, #16
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}

08003692 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003692:	b580      	push	{r7, lr}
 8003694:	b08a      	sub	sp, #40	; 0x28
 8003696:	af02      	add	r7, sp, #8
 8003698:	6078      	str	r0, [r7, #4]
 800369a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80036a6:	683a      	ldr	r2, [r7, #0]
 80036a8:	4613      	mov	r3, r2
 80036aa:	00db      	lsls	r3, r3, #3
 80036ac:	4413      	add	r3, r2
 80036ae:	009b      	lsls	r3, r3, #2
 80036b0:	3338      	adds	r3, #56	; 0x38
 80036b2:	687a      	ldr	r2, [r7, #4]
 80036b4:	4413      	add	r3, r2
 80036b6:	3304      	adds	r3, #4
 80036b8:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	6a1a      	ldr	r2, [r3, #32]
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	699b      	ldr	r3, [r3, #24]
 80036c2:	429a      	cmp	r2, r3
 80036c4:	d901      	bls.n	80036ca <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e06c      	b.n	80037a4 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	699a      	ldr	r2, [r3, #24]
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	6a1b      	ldr	r3, [r3, #32]
 80036d2:	1ad3      	subs	r3, r2, r3
 80036d4:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	68db      	ldr	r3, [r3, #12]
 80036da:	69fa      	ldr	r2, [r7, #28]
 80036dc:	429a      	cmp	r2, r3
 80036de:	d902      	bls.n	80036e6 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	68db      	ldr	r3, [r3, #12]
 80036e4:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	3303      	adds	r3, #3
 80036ea:	089b      	lsrs	r3, r3, #2
 80036ec:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80036ee:	e02b      	b.n	8003748 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	699a      	ldr	r2, [r3, #24]
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	6a1b      	ldr	r3, [r3, #32]
 80036f8:	1ad3      	subs	r3, r2, r3
 80036fa:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	69fa      	ldr	r2, [r7, #28]
 8003702:	429a      	cmp	r2, r3
 8003704:	d902      	bls.n	800370c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	68db      	ldr	r3, [r3, #12]
 800370a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800370c:	69fb      	ldr	r3, [r7, #28]
 800370e:	3303      	adds	r3, #3
 8003710:	089b      	lsrs	r3, r3, #2
 8003712:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6919      	ldr	r1, [r3, #16]
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	b2da      	uxtb	r2, r3
 800371c:	69fb      	ldr	r3, [r7, #28]
 800371e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003724:	b2db      	uxtb	r3, r3
 8003726:	9300      	str	r3, [sp, #0]
 8003728:	4603      	mov	r3, r0
 800372a:	6978      	ldr	r0, [r7, #20]
 800372c:	f003 faea 	bl	8006d04 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	691a      	ldr	r2, [r3, #16]
 8003734:	69fb      	ldr	r3, [r7, #28]
 8003736:	441a      	add	r2, r3
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	6a1a      	ldr	r2, [r3, #32]
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	441a      	add	r2, r3
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	015a      	lsls	r2, r3, #5
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	4413      	add	r3, r2
 8003750:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003754:	699b      	ldr	r3, [r3, #24]
 8003756:	b29b      	uxth	r3, r3
 8003758:	69ba      	ldr	r2, [r7, #24]
 800375a:	429a      	cmp	r2, r3
 800375c:	d809      	bhi.n	8003772 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	6a1a      	ldr	r2, [r3, #32]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003766:	429a      	cmp	r2, r3
 8003768:	d203      	bcs.n	8003772 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	699b      	ldr	r3, [r3, #24]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d1be      	bne.n	80036f0 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	699a      	ldr	r2, [r3, #24]
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	6a1b      	ldr	r3, [r3, #32]
 800377a:	429a      	cmp	r2, r3
 800377c:	d811      	bhi.n	80037a2 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	f003 030f 	and.w	r3, r3, #15
 8003784:	2201      	movs	r2, #1
 8003786:	fa02 f303 	lsl.w	r3, r2, r3
 800378a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003792:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	43db      	mvns	r3, r3
 8003798:	6939      	ldr	r1, [r7, #16]
 800379a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800379e:	4013      	ands	r3, r2
 80037a0:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80037a2:	2300      	movs	r3, #0
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3720      	adds	r7, #32
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}

080037ac <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b088      	sub	sp, #32
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037bc:	69fb      	ldr	r3, [r7, #28]
 80037be:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80037c0:	69fb      	ldr	r3, [r7, #28]
 80037c2:	333c      	adds	r3, #60	; 0x3c
 80037c4:	3304      	adds	r3, #4
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	015a      	lsls	r2, r3, #5
 80037ce:	69bb      	ldr	r3, [r7, #24]
 80037d0:	4413      	add	r3, r2
 80037d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	691b      	ldr	r3, [r3, #16]
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d17b      	bne.n	80038da <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	f003 0308 	and.w	r3, r3, #8
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d015      	beq.n	8003818 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	4a61      	ldr	r2, [pc, #388]	; (8003974 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	f240 80b9 	bls.w	8003968 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	f000 80b3 	beq.w	8003968 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	015a      	lsls	r2, r3, #5
 8003806:	69bb      	ldr	r3, [r7, #24]
 8003808:	4413      	add	r3, r2
 800380a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800380e:	461a      	mov	r2, r3
 8003810:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003814:	6093      	str	r3, [r2, #8]
 8003816:	e0a7      	b.n	8003968 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	f003 0320 	and.w	r3, r3, #32
 800381e:	2b00      	cmp	r3, #0
 8003820:	d009      	beq.n	8003836 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	015a      	lsls	r2, r3, #5
 8003826:	69bb      	ldr	r3, [r7, #24]
 8003828:	4413      	add	r3, r2
 800382a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800382e:	461a      	mov	r2, r3
 8003830:	2320      	movs	r3, #32
 8003832:	6093      	str	r3, [r2, #8]
 8003834:	e098      	b.n	8003968 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800383c:	2b00      	cmp	r3, #0
 800383e:	f040 8093 	bne.w	8003968 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	4a4b      	ldr	r2, [pc, #300]	; (8003974 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d90f      	bls.n	800386a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003850:	2b00      	cmp	r3, #0
 8003852:	d00a      	beq.n	800386a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	015a      	lsls	r2, r3, #5
 8003858:	69bb      	ldr	r3, [r7, #24]
 800385a:	4413      	add	r3, r2
 800385c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003860:	461a      	mov	r2, r3
 8003862:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003866:	6093      	str	r3, [r2, #8]
 8003868:	e07e      	b.n	8003968 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800386a:	683a      	ldr	r2, [r7, #0]
 800386c:	4613      	mov	r3, r2
 800386e:	00db      	lsls	r3, r3, #3
 8003870:	4413      	add	r3, r2
 8003872:	009b      	lsls	r3, r3, #2
 8003874:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003878:	687a      	ldr	r2, [r7, #4]
 800387a:	4413      	add	r3, r2
 800387c:	3304      	adds	r3, #4
 800387e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	69da      	ldr	r2, [r3, #28]
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	0159      	lsls	r1, r3, #5
 8003888:	69bb      	ldr	r3, [r7, #24]
 800388a:	440b      	add	r3, r1
 800388c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003890:	691b      	ldr	r3, [r3, #16]
 8003892:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003896:	1ad2      	subs	r2, r2, r3
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d114      	bne.n	80038cc <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	699b      	ldr	r3, [r3, #24]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d109      	bne.n	80038be <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6818      	ldr	r0, [r3, #0]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80038b4:	461a      	mov	r2, r3
 80038b6:	2101      	movs	r1, #1
 80038b8:	f003 fcba 	bl	8007230 <USB_EP0_OutStart>
 80038bc:	e006      	b.n	80038cc <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	691a      	ldr	r2, [r3, #16]
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	6a1b      	ldr	r3, [r3, #32]
 80038c6:	441a      	add	r2, r3
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	4619      	mov	r1, r3
 80038d2:	6878      	ldr	r0, [r7, #4]
 80038d4:	f005 ff72 	bl	80097bc <HAL_PCD_DataOutStageCallback>
 80038d8:	e046      	b.n	8003968 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	4a26      	ldr	r2, [pc, #152]	; (8003978 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d124      	bne.n	800392c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d00a      	beq.n	8003902 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	015a      	lsls	r2, r3, #5
 80038f0:	69bb      	ldr	r3, [r7, #24]
 80038f2:	4413      	add	r3, r2
 80038f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80038f8:	461a      	mov	r2, r3
 80038fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80038fe:	6093      	str	r3, [r2, #8]
 8003900:	e032      	b.n	8003968 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	f003 0320 	and.w	r3, r3, #32
 8003908:	2b00      	cmp	r3, #0
 800390a:	d008      	beq.n	800391e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	015a      	lsls	r2, r3, #5
 8003910:	69bb      	ldr	r3, [r7, #24]
 8003912:	4413      	add	r3, r2
 8003914:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003918:	461a      	mov	r2, r3
 800391a:	2320      	movs	r3, #32
 800391c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	b2db      	uxtb	r3, r3
 8003922:	4619      	mov	r1, r3
 8003924:	6878      	ldr	r0, [r7, #4]
 8003926:	f005 ff49 	bl	80097bc <HAL_PCD_DataOutStageCallback>
 800392a:	e01d      	b.n	8003968 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d114      	bne.n	800395c <PCD_EP_OutXfrComplete_int+0x1b0>
 8003932:	6879      	ldr	r1, [r7, #4]
 8003934:	683a      	ldr	r2, [r7, #0]
 8003936:	4613      	mov	r3, r2
 8003938:	00db      	lsls	r3, r3, #3
 800393a:	4413      	add	r3, r2
 800393c:	009b      	lsls	r3, r3, #2
 800393e:	440b      	add	r3, r1
 8003940:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d108      	bne.n	800395c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6818      	ldr	r0, [r3, #0]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003954:	461a      	mov	r2, r3
 8003956:	2100      	movs	r1, #0
 8003958:	f003 fc6a 	bl	8007230 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	b2db      	uxtb	r3, r3
 8003960:	4619      	mov	r1, r3
 8003962:	6878      	ldr	r0, [r7, #4]
 8003964:	f005 ff2a 	bl	80097bc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003968:	2300      	movs	r3, #0
}
 800396a:	4618      	mov	r0, r3
 800396c:	3720      	adds	r7, #32
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}
 8003972:	bf00      	nop
 8003974:	4f54300a 	.word	0x4f54300a
 8003978:	4f54310a 	.word	0x4f54310a

0800397c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b086      	sub	sp, #24
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
 8003984:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800398c:	697b      	ldr	r3, [r7, #20]
 800398e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	333c      	adds	r3, #60	; 0x3c
 8003994:	3304      	adds	r3, #4
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	015a      	lsls	r2, r3, #5
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	4413      	add	r3, r2
 80039a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	4a15      	ldr	r2, [pc, #84]	; (8003a04 <PCD_EP_OutSetupPacket_int+0x88>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d90e      	bls.n	80039d0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d009      	beq.n	80039d0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	015a      	lsls	r2, r3, #5
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	4413      	add	r3, r2
 80039c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80039c8:	461a      	mov	r2, r3
 80039ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80039ce:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80039d0:	6878      	ldr	r0, [r7, #4]
 80039d2:	f005 fee1 	bl	8009798 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	4a0a      	ldr	r2, [pc, #40]	; (8003a04 <PCD_EP_OutSetupPacket_int+0x88>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d90c      	bls.n	80039f8 <PCD_EP_OutSetupPacket_int+0x7c>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	691b      	ldr	r3, [r3, #16]
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d108      	bne.n	80039f8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6818      	ldr	r0, [r3, #0]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80039f0:	461a      	mov	r2, r3
 80039f2:	2101      	movs	r1, #1
 80039f4:	f003 fc1c 	bl	8007230 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80039f8:	2300      	movs	r3, #0
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3718      	adds	r7, #24
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	bf00      	nop
 8003a04:	4f54300a 	.word	0x4f54300a

08003a08 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b085      	sub	sp, #20
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
 8003a10:	460b      	mov	r3, r1
 8003a12:	70fb      	strb	r3, [r7, #3]
 8003a14:	4613      	mov	r3, r2
 8003a16:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a1e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003a20:	78fb      	ldrb	r3, [r7, #3]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d107      	bne.n	8003a36 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003a26:	883b      	ldrh	r3, [r7, #0]
 8003a28:	0419      	lsls	r1, r3, #16
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	68ba      	ldr	r2, [r7, #8]
 8003a30:	430a      	orrs	r2, r1
 8003a32:	629a      	str	r2, [r3, #40]	; 0x28
 8003a34:	e028      	b.n	8003a88 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a3c:	0c1b      	lsrs	r3, r3, #16
 8003a3e:	68ba      	ldr	r2, [r7, #8]
 8003a40:	4413      	add	r3, r2
 8003a42:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003a44:	2300      	movs	r3, #0
 8003a46:	73fb      	strb	r3, [r7, #15]
 8003a48:	e00d      	b.n	8003a66 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681a      	ldr	r2, [r3, #0]
 8003a4e:	7bfb      	ldrb	r3, [r7, #15]
 8003a50:	3340      	adds	r3, #64	; 0x40
 8003a52:	009b      	lsls	r3, r3, #2
 8003a54:	4413      	add	r3, r2
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	0c1b      	lsrs	r3, r3, #16
 8003a5a:	68ba      	ldr	r2, [r7, #8]
 8003a5c:	4413      	add	r3, r2
 8003a5e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003a60:	7bfb      	ldrb	r3, [r7, #15]
 8003a62:	3301      	adds	r3, #1
 8003a64:	73fb      	strb	r3, [r7, #15]
 8003a66:	7bfa      	ldrb	r2, [r7, #15]
 8003a68:	78fb      	ldrb	r3, [r7, #3]
 8003a6a:	3b01      	subs	r3, #1
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d3ec      	bcc.n	8003a4a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003a70:	883b      	ldrh	r3, [r7, #0]
 8003a72:	0418      	lsls	r0, r3, #16
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6819      	ldr	r1, [r3, #0]
 8003a78:	78fb      	ldrb	r3, [r7, #3]
 8003a7a:	3b01      	subs	r3, #1
 8003a7c:	68ba      	ldr	r2, [r7, #8]
 8003a7e:	4302      	orrs	r2, r0
 8003a80:	3340      	adds	r3, #64	; 0x40
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	440b      	add	r3, r1
 8003a86:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003a88:	2300      	movs	r3, #0
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3714      	adds	r7, #20
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a94:	4770      	bx	lr

08003a96 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003a96:	b480      	push	{r7}
 8003a98:	b083      	sub	sp, #12
 8003a9a:	af00      	add	r7, sp, #0
 8003a9c:	6078      	str	r0, [r7, #4]
 8003a9e:	460b      	mov	r3, r1
 8003aa0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	887a      	ldrh	r2, [r7, #2]
 8003aa8:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003aaa:	2300      	movs	r3, #0
}
 8003aac:	4618      	mov	r0, r3
 8003aae:	370c      	adds	r7, #12
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab6:	4770      	bx	lr

08003ab8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b083      	sub	sp, #12
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
 8003ac0:	460b      	mov	r3, r1
 8003ac2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003ac4:	bf00      	nop
 8003ac6:	370c      	adds	r7, #12
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ace:	4770      	bx	lr

08003ad0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b086      	sub	sp, #24
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d101      	bne.n	8003ae2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ade:	2301      	movs	r3, #1
 8003ae0:	e267      	b.n	8003fb2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 0301 	and.w	r3, r3, #1
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d075      	beq.n	8003bda <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003aee:	4b88      	ldr	r3, [pc, #544]	; (8003d10 <HAL_RCC_OscConfig+0x240>)
 8003af0:	689b      	ldr	r3, [r3, #8]
 8003af2:	f003 030c 	and.w	r3, r3, #12
 8003af6:	2b04      	cmp	r3, #4
 8003af8:	d00c      	beq.n	8003b14 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003afa:	4b85      	ldr	r3, [pc, #532]	; (8003d10 <HAL_RCC_OscConfig+0x240>)
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003b02:	2b08      	cmp	r3, #8
 8003b04:	d112      	bne.n	8003b2c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b06:	4b82      	ldr	r3, [pc, #520]	; (8003d10 <HAL_RCC_OscConfig+0x240>)
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b0e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b12:	d10b      	bne.n	8003b2c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b14:	4b7e      	ldr	r3, [pc, #504]	; (8003d10 <HAL_RCC_OscConfig+0x240>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d05b      	beq.n	8003bd8 <HAL_RCC_OscConfig+0x108>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d157      	bne.n	8003bd8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	e242      	b.n	8003fb2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b34:	d106      	bne.n	8003b44 <HAL_RCC_OscConfig+0x74>
 8003b36:	4b76      	ldr	r3, [pc, #472]	; (8003d10 <HAL_RCC_OscConfig+0x240>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a75      	ldr	r2, [pc, #468]	; (8003d10 <HAL_RCC_OscConfig+0x240>)
 8003b3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b40:	6013      	str	r3, [r2, #0]
 8003b42:	e01d      	b.n	8003b80 <HAL_RCC_OscConfig+0xb0>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b4c:	d10c      	bne.n	8003b68 <HAL_RCC_OscConfig+0x98>
 8003b4e:	4b70      	ldr	r3, [pc, #448]	; (8003d10 <HAL_RCC_OscConfig+0x240>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a6f      	ldr	r2, [pc, #444]	; (8003d10 <HAL_RCC_OscConfig+0x240>)
 8003b54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b58:	6013      	str	r3, [r2, #0]
 8003b5a:	4b6d      	ldr	r3, [pc, #436]	; (8003d10 <HAL_RCC_OscConfig+0x240>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4a6c      	ldr	r2, [pc, #432]	; (8003d10 <HAL_RCC_OscConfig+0x240>)
 8003b60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b64:	6013      	str	r3, [r2, #0]
 8003b66:	e00b      	b.n	8003b80 <HAL_RCC_OscConfig+0xb0>
 8003b68:	4b69      	ldr	r3, [pc, #420]	; (8003d10 <HAL_RCC_OscConfig+0x240>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a68      	ldr	r2, [pc, #416]	; (8003d10 <HAL_RCC_OscConfig+0x240>)
 8003b6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b72:	6013      	str	r3, [r2, #0]
 8003b74:	4b66      	ldr	r3, [pc, #408]	; (8003d10 <HAL_RCC_OscConfig+0x240>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a65      	ldr	r2, [pc, #404]	; (8003d10 <HAL_RCC_OscConfig+0x240>)
 8003b7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d013      	beq.n	8003bb0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b88:	f7fd ffd4 	bl	8001b34 <HAL_GetTick>
 8003b8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b8e:	e008      	b.n	8003ba2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b90:	f7fd ffd0 	bl	8001b34 <HAL_GetTick>
 8003b94:	4602      	mov	r2, r0
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	1ad3      	subs	r3, r2, r3
 8003b9a:	2b64      	cmp	r3, #100	; 0x64
 8003b9c:	d901      	bls.n	8003ba2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003b9e:	2303      	movs	r3, #3
 8003ba0:	e207      	b.n	8003fb2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ba2:	4b5b      	ldr	r3, [pc, #364]	; (8003d10 <HAL_RCC_OscConfig+0x240>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d0f0      	beq.n	8003b90 <HAL_RCC_OscConfig+0xc0>
 8003bae:	e014      	b.n	8003bda <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bb0:	f7fd ffc0 	bl	8001b34 <HAL_GetTick>
 8003bb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bb6:	e008      	b.n	8003bca <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003bb8:	f7fd ffbc 	bl	8001b34 <HAL_GetTick>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	2b64      	cmp	r3, #100	; 0x64
 8003bc4:	d901      	bls.n	8003bca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e1f3      	b.n	8003fb2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bca:	4b51      	ldr	r3, [pc, #324]	; (8003d10 <HAL_RCC_OscConfig+0x240>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d1f0      	bne.n	8003bb8 <HAL_RCC_OscConfig+0xe8>
 8003bd6:	e000      	b.n	8003bda <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 0302 	and.w	r3, r3, #2
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d063      	beq.n	8003cae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003be6:	4b4a      	ldr	r3, [pc, #296]	; (8003d10 <HAL_RCC_OscConfig+0x240>)
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	f003 030c 	and.w	r3, r3, #12
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d00b      	beq.n	8003c0a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003bf2:	4b47      	ldr	r3, [pc, #284]	; (8003d10 <HAL_RCC_OscConfig+0x240>)
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003bfa:	2b08      	cmp	r3, #8
 8003bfc:	d11c      	bne.n	8003c38 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003bfe:	4b44      	ldr	r3, [pc, #272]	; (8003d10 <HAL_RCC_OscConfig+0x240>)
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d116      	bne.n	8003c38 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c0a:	4b41      	ldr	r3, [pc, #260]	; (8003d10 <HAL_RCC_OscConfig+0x240>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f003 0302 	and.w	r3, r3, #2
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d005      	beq.n	8003c22 <HAL_RCC_OscConfig+0x152>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	68db      	ldr	r3, [r3, #12]
 8003c1a:	2b01      	cmp	r3, #1
 8003c1c:	d001      	beq.n	8003c22 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e1c7      	b.n	8003fb2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c22:	4b3b      	ldr	r3, [pc, #236]	; (8003d10 <HAL_RCC_OscConfig+0x240>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	691b      	ldr	r3, [r3, #16]
 8003c2e:	00db      	lsls	r3, r3, #3
 8003c30:	4937      	ldr	r1, [pc, #220]	; (8003d10 <HAL_RCC_OscConfig+0x240>)
 8003c32:	4313      	orrs	r3, r2
 8003c34:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c36:	e03a      	b.n	8003cae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d020      	beq.n	8003c82 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c40:	4b34      	ldr	r3, [pc, #208]	; (8003d14 <HAL_RCC_OscConfig+0x244>)
 8003c42:	2201      	movs	r2, #1
 8003c44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c46:	f7fd ff75 	bl	8001b34 <HAL_GetTick>
 8003c4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c4c:	e008      	b.n	8003c60 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c4e:	f7fd ff71 	bl	8001b34 <HAL_GetTick>
 8003c52:	4602      	mov	r2, r0
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	1ad3      	subs	r3, r2, r3
 8003c58:	2b02      	cmp	r3, #2
 8003c5a:	d901      	bls.n	8003c60 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003c5c:	2303      	movs	r3, #3
 8003c5e:	e1a8      	b.n	8003fb2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c60:	4b2b      	ldr	r3, [pc, #172]	; (8003d10 <HAL_RCC_OscConfig+0x240>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f003 0302 	and.w	r3, r3, #2
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d0f0      	beq.n	8003c4e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c6c:	4b28      	ldr	r3, [pc, #160]	; (8003d10 <HAL_RCC_OscConfig+0x240>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	691b      	ldr	r3, [r3, #16]
 8003c78:	00db      	lsls	r3, r3, #3
 8003c7a:	4925      	ldr	r1, [pc, #148]	; (8003d10 <HAL_RCC_OscConfig+0x240>)
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	600b      	str	r3, [r1, #0]
 8003c80:	e015      	b.n	8003cae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c82:	4b24      	ldr	r3, [pc, #144]	; (8003d14 <HAL_RCC_OscConfig+0x244>)
 8003c84:	2200      	movs	r2, #0
 8003c86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c88:	f7fd ff54 	bl	8001b34 <HAL_GetTick>
 8003c8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c8e:	e008      	b.n	8003ca2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c90:	f7fd ff50 	bl	8001b34 <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	2b02      	cmp	r3, #2
 8003c9c:	d901      	bls.n	8003ca2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003c9e:	2303      	movs	r3, #3
 8003ca0:	e187      	b.n	8003fb2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ca2:	4b1b      	ldr	r3, [pc, #108]	; (8003d10 <HAL_RCC_OscConfig+0x240>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f003 0302 	and.w	r3, r3, #2
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d1f0      	bne.n	8003c90 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f003 0308 	and.w	r3, r3, #8
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d036      	beq.n	8003d28 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	695b      	ldr	r3, [r3, #20]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d016      	beq.n	8003cf0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003cc2:	4b15      	ldr	r3, [pc, #84]	; (8003d18 <HAL_RCC_OscConfig+0x248>)
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cc8:	f7fd ff34 	bl	8001b34 <HAL_GetTick>
 8003ccc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cce:	e008      	b.n	8003ce2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003cd0:	f7fd ff30 	bl	8001b34 <HAL_GetTick>
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	1ad3      	subs	r3, r2, r3
 8003cda:	2b02      	cmp	r3, #2
 8003cdc:	d901      	bls.n	8003ce2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003cde:	2303      	movs	r3, #3
 8003ce0:	e167      	b.n	8003fb2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ce2:	4b0b      	ldr	r3, [pc, #44]	; (8003d10 <HAL_RCC_OscConfig+0x240>)
 8003ce4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ce6:	f003 0302 	and.w	r3, r3, #2
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d0f0      	beq.n	8003cd0 <HAL_RCC_OscConfig+0x200>
 8003cee:	e01b      	b.n	8003d28 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003cf0:	4b09      	ldr	r3, [pc, #36]	; (8003d18 <HAL_RCC_OscConfig+0x248>)
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cf6:	f7fd ff1d 	bl	8001b34 <HAL_GetTick>
 8003cfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003cfc:	e00e      	b.n	8003d1c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003cfe:	f7fd ff19 	bl	8001b34 <HAL_GetTick>
 8003d02:	4602      	mov	r2, r0
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	1ad3      	subs	r3, r2, r3
 8003d08:	2b02      	cmp	r3, #2
 8003d0a:	d907      	bls.n	8003d1c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003d0c:	2303      	movs	r3, #3
 8003d0e:	e150      	b.n	8003fb2 <HAL_RCC_OscConfig+0x4e2>
 8003d10:	40023800 	.word	0x40023800
 8003d14:	42470000 	.word	0x42470000
 8003d18:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d1c:	4b88      	ldr	r3, [pc, #544]	; (8003f40 <HAL_RCC_OscConfig+0x470>)
 8003d1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d20:	f003 0302 	and.w	r3, r3, #2
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d1ea      	bne.n	8003cfe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 0304 	and.w	r3, r3, #4
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	f000 8097 	beq.w	8003e64 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d36:	2300      	movs	r3, #0
 8003d38:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d3a:	4b81      	ldr	r3, [pc, #516]	; (8003f40 <HAL_RCC_OscConfig+0x470>)
 8003d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d10f      	bne.n	8003d66 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d46:	2300      	movs	r3, #0
 8003d48:	60bb      	str	r3, [r7, #8]
 8003d4a:	4b7d      	ldr	r3, [pc, #500]	; (8003f40 <HAL_RCC_OscConfig+0x470>)
 8003d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d4e:	4a7c      	ldr	r2, [pc, #496]	; (8003f40 <HAL_RCC_OscConfig+0x470>)
 8003d50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d54:	6413      	str	r3, [r2, #64]	; 0x40
 8003d56:	4b7a      	ldr	r3, [pc, #488]	; (8003f40 <HAL_RCC_OscConfig+0x470>)
 8003d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d5e:	60bb      	str	r3, [r7, #8]
 8003d60:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d62:	2301      	movs	r3, #1
 8003d64:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d66:	4b77      	ldr	r3, [pc, #476]	; (8003f44 <HAL_RCC_OscConfig+0x474>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d118      	bne.n	8003da4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d72:	4b74      	ldr	r3, [pc, #464]	; (8003f44 <HAL_RCC_OscConfig+0x474>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a73      	ldr	r2, [pc, #460]	; (8003f44 <HAL_RCC_OscConfig+0x474>)
 8003d78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d7c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d7e:	f7fd fed9 	bl	8001b34 <HAL_GetTick>
 8003d82:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d84:	e008      	b.n	8003d98 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d86:	f7fd fed5 	bl	8001b34 <HAL_GetTick>
 8003d8a:	4602      	mov	r2, r0
 8003d8c:	693b      	ldr	r3, [r7, #16]
 8003d8e:	1ad3      	subs	r3, r2, r3
 8003d90:	2b02      	cmp	r3, #2
 8003d92:	d901      	bls.n	8003d98 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003d94:	2303      	movs	r3, #3
 8003d96:	e10c      	b.n	8003fb2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d98:	4b6a      	ldr	r3, [pc, #424]	; (8003f44 <HAL_RCC_OscConfig+0x474>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d0f0      	beq.n	8003d86 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	d106      	bne.n	8003dba <HAL_RCC_OscConfig+0x2ea>
 8003dac:	4b64      	ldr	r3, [pc, #400]	; (8003f40 <HAL_RCC_OscConfig+0x470>)
 8003dae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003db0:	4a63      	ldr	r2, [pc, #396]	; (8003f40 <HAL_RCC_OscConfig+0x470>)
 8003db2:	f043 0301 	orr.w	r3, r3, #1
 8003db6:	6713      	str	r3, [r2, #112]	; 0x70
 8003db8:	e01c      	b.n	8003df4 <HAL_RCC_OscConfig+0x324>
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	2b05      	cmp	r3, #5
 8003dc0:	d10c      	bne.n	8003ddc <HAL_RCC_OscConfig+0x30c>
 8003dc2:	4b5f      	ldr	r3, [pc, #380]	; (8003f40 <HAL_RCC_OscConfig+0x470>)
 8003dc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dc6:	4a5e      	ldr	r2, [pc, #376]	; (8003f40 <HAL_RCC_OscConfig+0x470>)
 8003dc8:	f043 0304 	orr.w	r3, r3, #4
 8003dcc:	6713      	str	r3, [r2, #112]	; 0x70
 8003dce:	4b5c      	ldr	r3, [pc, #368]	; (8003f40 <HAL_RCC_OscConfig+0x470>)
 8003dd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dd2:	4a5b      	ldr	r2, [pc, #364]	; (8003f40 <HAL_RCC_OscConfig+0x470>)
 8003dd4:	f043 0301 	orr.w	r3, r3, #1
 8003dd8:	6713      	str	r3, [r2, #112]	; 0x70
 8003dda:	e00b      	b.n	8003df4 <HAL_RCC_OscConfig+0x324>
 8003ddc:	4b58      	ldr	r3, [pc, #352]	; (8003f40 <HAL_RCC_OscConfig+0x470>)
 8003dde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003de0:	4a57      	ldr	r2, [pc, #348]	; (8003f40 <HAL_RCC_OscConfig+0x470>)
 8003de2:	f023 0301 	bic.w	r3, r3, #1
 8003de6:	6713      	str	r3, [r2, #112]	; 0x70
 8003de8:	4b55      	ldr	r3, [pc, #340]	; (8003f40 <HAL_RCC_OscConfig+0x470>)
 8003dea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dec:	4a54      	ldr	r2, [pc, #336]	; (8003f40 <HAL_RCC_OscConfig+0x470>)
 8003dee:	f023 0304 	bic.w	r3, r3, #4
 8003df2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	689b      	ldr	r3, [r3, #8]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d015      	beq.n	8003e28 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dfc:	f7fd fe9a 	bl	8001b34 <HAL_GetTick>
 8003e00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e02:	e00a      	b.n	8003e1a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e04:	f7fd fe96 	bl	8001b34 <HAL_GetTick>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	1ad3      	subs	r3, r2, r3
 8003e0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d901      	bls.n	8003e1a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003e16:	2303      	movs	r3, #3
 8003e18:	e0cb      	b.n	8003fb2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e1a:	4b49      	ldr	r3, [pc, #292]	; (8003f40 <HAL_RCC_OscConfig+0x470>)
 8003e1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e1e:	f003 0302 	and.w	r3, r3, #2
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d0ee      	beq.n	8003e04 <HAL_RCC_OscConfig+0x334>
 8003e26:	e014      	b.n	8003e52 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e28:	f7fd fe84 	bl	8001b34 <HAL_GetTick>
 8003e2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e2e:	e00a      	b.n	8003e46 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e30:	f7fd fe80 	bl	8001b34 <HAL_GetTick>
 8003e34:	4602      	mov	r2, r0
 8003e36:	693b      	ldr	r3, [r7, #16]
 8003e38:	1ad3      	subs	r3, r2, r3
 8003e3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d901      	bls.n	8003e46 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003e42:	2303      	movs	r3, #3
 8003e44:	e0b5      	b.n	8003fb2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e46:	4b3e      	ldr	r3, [pc, #248]	; (8003f40 <HAL_RCC_OscConfig+0x470>)
 8003e48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e4a:	f003 0302 	and.w	r3, r3, #2
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d1ee      	bne.n	8003e30 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e52:	7dfb      	ldrb	r3, [r7, #23]
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d105      	bne.n	8003e64 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e58:	4b39      	ldr	r3, [pc, #228]	; (8003f40 <HAL_RCC_OscConfig+0x470>)
 8003e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e5c:	4a38      	ldr	r2, [pc, #224]	; (8003f40 <HAL_RCC_OscConfig+0x470>)
 8003e5e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e62:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	699b      	ldr	r3, [r3, #24]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	f000 80a1 	beq.w	8003fb0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003e6e:	4b34      	ldr	r3, [pc, #208]	; (8003f40 <HAL_RCC_OscConfig+0x470>)
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	f003 030c 	and.w	r3, r3, #12
 8003e76:	2b08      	cmp	r3, #8
 8003e78:	d05c      	beq.n	8003f34 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	699b      	ldr	r3, [r3, #24]
 8003e7e:	2b02      	cmp	r3, #2
 8003e80:	d141      	bne.n	8003f06 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e82:	4b31      	ldr	r3, [pc, #196]	; (8003f48 <HAL_RCC_OscConfig+0x478>)
 8003e84:	2200      	movs	r2, #0
 8003e86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e88:	f7fd fe54 	bl	8001b34 <HAL_GetTick>
 8003e8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e8e:	e008      	b.n	8003ea2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e90:	f7fd fe50 	bl	8001b34 <HAL_GetTick>
 8003e94:	4602      	mov	r2, r0
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	1ad3      	subs	r3, r2, r3
 8003e9a:	2b02      	cmp	r3, #2
 8003e9c:	d901      	bls.n	8003ea2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003e9e:	2303      	movs	r3, #3
 8003ea0:	e087      	b.n	8003fb2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ea2:	4b27      	ldr	r3, [pc, #156]	; (8003f40 <HAL_RCC_OscConfig+0x470>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d1f0      	bne.n	8003e90 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	69da      	ldr	r2, [r3, #28]
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6a1b      	ldr	r3, [r3, #32]
 8003eb6:	431a      	orrs	r2, r3
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ebc:	019b      	lsls	r3, r3, #6
 8003ebe:	431a      	orrs	r2, r3
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ec4:	085b      	lsrs	r3, r3, #1
 8003ec6:	3b01      	subs	r3, #1
 8003ec8:	041b      	lsls	r3, r3, #16
 8003eca:	431a      	orrs	r2, r3
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ed0:	061b      	lsls	r3, r3, #24
 8003ed2:	491b      	ldr	r1, [pc, #108]	; (8003f40 <HAL_RCC_OscConfig+0x470>)
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ed8:	4b1b      	ldr	r3, [pc, #108]	; (8003f48 <HAL_RCC_OscConfig+0x478>)
 8003eda:	2201      	movs	r2, #1
 8003edc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ede:	f7fd fe29 	bl	8001b34 <HAL_GetTick>
 8003ee2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ee4:	e008      	b.n	8003ef8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ee6:	f7fd fe25 	bl	8001b34 <HAL_GetTick>
 8003eea:	4602      	mov	r2, r0
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	1ad3      	subs	r3, r2, r3
 8003ef0:	2b02      	cmp	r3, #2
 8003ef2:	d901      	bls.n	8003ef8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003ef4:	2303      	movs	r3, #3
 8003ef6:	e05c      	b.n	8003fb2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ef8:	4b11      	ldr	r3, [pc, #68]	; (8003f40 <HAL_RCC_OscConfig+0x470>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d0f0      	beq.n	8003ee6 <HAL_RCC_OscConfig+0x416>
 8003f04:	e054      	b.n	8003fb0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f06:	4b10      	ldr	r3, [pc, #64]	; (8003f48 <HAL_RCC_OscConfig+0x478>)
 8003f08:	2200      	movs	r2, #0
 8003f0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f0c:	f7fd fe12 	bl	8001b34 <HAL_GetTick>
 8003f10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f12:	e008      	b.n	8003f26 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f14:	f7fd fe0e 	bl	8001b34 <HAL_GetTick>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	693b      	ldr	r3, [r7, #16]
 8003f1c:	1ad3      	subs	r3, r2, r3
 8003f1e:	2b02      	cmp	r3, #2
 8003f20:	d901      	bls.n	8003f26 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003f22:	2303      	movs	r3, #3
 8003f24:	e045      	b.n	8003fb2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f26:	4b06      	ldr	r3, [pc, #24]	; (8003f40 <HAL_RCC_OscConfig+0x470>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d1f0      	bne.n	8003f14 <HAL_RCC_OscConfig+0x444>
 8003f32:	e03d      	b.n	8003fb0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	699b      	ldr	r3, [r3, #24]
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d107      	bne.n	8003f4c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e038      	b.n	8003fb2 <HAL_RCC_OscConfig+0x4e2>
 8003f40:	40023800 	.word	0x40023800
 8003f44:	40007000 	.word	0x40007000
 8003f48:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003f4c:	4b1b      	ldr	r3, [pc, #108]	; (8003fbc <HAL_RCC_OscConfig+0x4ec>)
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	699b      	ldr	r3, [r3, #24]
 8003f56:	2b01      	cmp	r3, #1
 8003f58:	d028      	beq.n	8003fac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f64:	429a      	cmp	r2, r3
 8003f66:	d121      	bne.n	8003fac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f72:	429a      	cmp	r2, r3
 8003f74:	d11a      	bne.n	8003fac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f76:	68fa      	ldr	r2, [r7, #12]
 8003f78:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003f82:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d111      	bne.n	8003fac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f92:	085b      	lsrs	r3, r3, #1
 8003f94:	3b01      	subs	r3, #1
 8003f96:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	d107      	bne.n	8003fac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fa6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fa8:	429a      	cmp	r2, r3
 8003faa:	d001      	beq.n	8003fb0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003fac:	2301      	movs	r3, #1
 8003fae:	e000      	b.n	8003fb2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003fb0:	2300      	movs	r3, #0
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3718      	adds	r7, #24
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	bf00      	nop
 8003fbc:	40023800 	.word	0x40023800

08003fc0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b084      	sub	sp, #16
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
 8003fc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d101      	bne.n	8003fd4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	e0cc      	b.n	800416e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003fd4:	4b68      	ldr	r3, [pc, #416]	; (8004178 <HAL_RCC_ClockConfig+0x1b8>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f003 0307 	and.w	r3, r3, #7
 8003fdc:	683a      	ldr	r2, [r7, #0]
 8003fde:	429a      	cmp	r2, r3
 8003fe0:	d90c      	bls.n	8003ffc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fe2:	4b65      	ldr	r3, [pc, #404]	; (8004178 <HAL_RCC_ClockConfig+0x1b8>)
 8003fe4:	683a      	ldr	r2, [r7, #0]
 8003fe6:	b2d2      	uxtb	r2, r2
 8003fe8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fea:	4b63      	ldr	r3, [pc, #396]	; (8004178 <HAL_RCC_ClockConfig+0x1b8>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f003 0307 	and.w	r3, r3, #7
 8003ff2:	683a      	ldr	r2, [r7, #0]
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d001      	beq.n	8003ffc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	e0b8      	b.n	800416e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f003 0302 	and.w	r3, r3, #2
 8004004:	2b00      	cmp	r3, #0
 8004006:	d020      	beq.n	800404a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 0304 	and.w	r3, r3, #4
 8004010:	2b00      	cmp	r3, #0
 8004012:	d005      	beq.n	8004020 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004014:	4b59      	ldr	r3, [pc, #356]	; (800417c <HAL_RCC_ClockConfig+0x1bc>)
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	4a58      	ldr	r2, [pc, #352]	; (800417c <HAL_RCC_ClockConfig+0x1bc>)
 800401a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800401e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f003 0308 	and.w	r3, r3, #8
 8004028:	2b00      	cmp	r3, #0
 800402a:	d005      	beq.n	8004038 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800402c:	4b53      	ldr	r3, [pc, #332]	; (800417c <HAL_RCC_ClockConfig+0x1bc>)
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	4a52      	ldr	r2, [pc, #328]	; (800417c <HAL_RCC_ClockConfig+0x1bc>)
 8004032:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004036:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004038:	4b50      	ldr	r3, [pc, #320]	; (800417c <HAL_RCC_ClockConfig+0x1bc>)
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	494d      	ldr	r1, [pc, #308]	; (800417c <HAL_RCC_ClockConfig+0x1bc>)
 8004046:	4313      	orrs	r3, r2
 8004048:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f003 0301 	and.w	r3, r3, #1
 8004052:	2b00      	cmp	r3, #0
 8004054:	d044      	beq.n	80040e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	2b01      	cmp	r3, #1
 800405c:	d107      	bne.n	800406e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800405e:	4b47      	ldr	r3, [pc, #284]	; (800417c <HAL_RCC_ClockConfig+0x1bc>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004066:	2b00      	cmp	r3, #0
 8004068:	d119      	bne.n	800409e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	e07f      	b.n	800416e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	2b02      	cmp	r3, #2
 8004074:	d003      	beq.n	800407e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800407a:	2b03      	cmp	r3, #3
 800407c:	d107      	bne.n	800408e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800407e:	4b3f      	ldr	r3, [pc, #252]	; (800417c <HAL_RCC_ClockConfig+0x1bc>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004086:	2b00      	cmp	r3, #0
 8004088:	d109      	bne.n	800409e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	e06f      	b.n	800416e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800408e:	4b3b      	ldr	r3, [pc, #236]	; (800417c <HAL_RCC_ClockConfig+0x1bc>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 0302 	and.w	r3, r3, #2
 8004096:	2b00      	cmp	r3, #0
 8004098:	d101      	bne.n	800409e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	e067      	b.n	800416e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800409e:	4b37      	ldr	r3, [pc, #220]	; (800417c <HAL_RCC_ClockConfig+0x1bc>)
 80040a0:	689b      	ldr	r3, [r3, #8]
 80040a2:	f023 0203 	bic.w	r2, r3, #3
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	4934      	ldr	r1, [pc, #208]	; (800417c <HAL_RCC_ClockConfig+0x1bc>)
 80040ac:	4313      	orrs	r3, r2
 80040ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040b0:	f7fd fd40 	bl	8001b34 <HAL_GetTick>
 80040b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040b6:	e00a      	b.n	80040ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040b8:	f7fd fd3c 	bl	8001b34 <HAL_GetTick>
 80040bc:	4602      	mov	r2, r0
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	1ad3      	subs	r3, r2, r3
 80040c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d901      	bls.n	80040ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80040ca:	2303      	movs	r3, #3
 80040cc:	e04f      	b.n	800416e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040ce:	4b2b      	ldr	r3, [pc, #172]	; (800417c <HAL_RCC_ClockConfig+0x1bc>)
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	f003 020c 	and.w	r2, r3, #12
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	009b      	lsls	r3, r3, #2
 80040dc:	429a      	cmp	r2, r3
 80040de:	d1eb      	bne.n	80040b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80040e0:	4b25      	ldr	r3, [pc, #148]	; (8004178 <HAL_RCC_ClockConfig+0x1b8>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 0307 	and.w	r3, r3, #7
 80040e8:	683a      	ldr	r2, [r7, #0]
 80040ea:	429a      	cmp	r2, r3
 80040ec:	d20c      	bcs.n	8004108 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040ee:	4b22      	ldr	r3, [pc, #136]	; (8004178 <HAL_RCC_ClockConfig+0x1b8>)
 80040f0:	683a      	ldr	r2, [r7, #0]
 80040f2:	b2d2      	uxtb	r2, r2
 80040f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80040f6:	4b20      	ldr	r3, [pc, #128]	; (8004178 <HAL_RCC_ClockConfig+0x1b8>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f003 0307 	and.w	r3, r3, #7
 80040fe:	683a      	ldr	r2, [r7, #0]
 8004100:	429a      	cmp	r2, r3
 8004102:	d001      	beq.n	8004108 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	e032      	b.n	800416e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f003 0304 	and.w	r3, r3, #4
 8004110:	2b00      	cmp	r3, #0
 8004112:	d008      	beq.n	8004126 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004114:	4b19      	ldr	r3, [pc, #100]	; (800417c <HAL_RCC_ClockConfig+0x1bc>)
 8004116:	689b      	ldr	r3, [r3, #8]
 8004118:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	68db      	ldr	r3, [r3, #12]
 8004120:	4916      	ldr	r1, [pc, #88]	; (800417c <HAL_RCC_ClockConfig+0x1bc>)
 8004122:	4313      	orrs	r3, r2
 8004124:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0308 	and.w	r3, r3, #8
 800412e:	2b00      	cmp	r3, #0
 8004130:	d009      	beq.n	8004146 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004132:	4b12      	ldr	r3, [pc, #72]	; (800417c <HAL_RCC_ClockConfig+0x1bc>)
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	691b      	ldr	r3, [r3, #16]
 800413e:	00db      	lsls	r3, r3, #3
 8004140:	490e      	ldr	r1, [pc, #56]	; (800417c <HAL_RCC_ClockConfig+0x1bc>)
 8004142:	4313      	orrs	r3, r2
 8004144:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004146:	f000 f821 	bl	800418c <HAL_RCC_GetSysClockFreq>
 800414a:	4602      	mov	r2, r0
 800414c:	4b0b      	ldr	r3, [pc, #44]	; (800417c <HAL_RCC_ClockConfig+0x1bc>)
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	091b      	lsrs	r3, r3, #4
 8004152:	f003 030f 	and.w	r3, r3, #15
 8004156:	490a      	ldr	r1, [pc, #40]	; (8004180 <HAL_RCC_ClockConfig+0x1c0>)
 8004158:	5ccb      	ldrb	r3, [r1, r3]
 800415a:	fa22 f303 	lsr.w	r3, r2, r3
 800415e:	4a09      	ldr	r2, [pc, #36]	; (8004184 <HAL_RCC_ClockConfig+0x1c4>)
 8004160:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004162:	4b09      	ldr	r3, [pc, #36]	; (8004188 <HAL_RCC_ClockConfig+0x1c8>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4618      	mov	r0, r3
 8004168:	f7fd fca0 	bl	8001aac <HAL_InitTick>

  return HAL_OK;
 800416c:	2300      	movs	r3, #0
}
 800416e:	4618      	mov	r0, r3
 8004170:	3710      	adds	r7, #16
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}
 8004176:	bf00      	nop
 8004178:	40023c00 	.word	0x40023c00
 800417c:	40023800 	.word	0x40023800
 8004180:	0800cbc4 	.word	0x0800cbc4
 8004184:	20000000 	.word	0x20000000
 8004188:	20000004 	.word	0x20000004

0800418c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800418c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004190:	b090      	sub	sp, #64	; 0x40
 8004192:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004194:	2300      	movs	r3, #0
 8004196:	637b      	str	r3, [r7, #52]	; 0x34
 8004198:	2300      	movs	r3, #0
 800419a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800419c:	2300      	movs	r3, #0
 800419e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80041a0:	2300      	movs	r3, #0
 80041a2:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80041a4:	4b59      	ldr	r3, [pc, #356]	; (800430c <HAL_RCC_GetSysClockFreq+0x180>)
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	f003 030c 	and.w	r3, r3, #12
 80041ac:	2b08      	cmp	r3, #8
 80041ae:	d00d      	beq.n	80041cc <HAL_RCC_GetSysClockFreq+0x40>
 80041b0:	2b08      	cmp	r3, #8
 80041b2:	f200 80a1 	bhi.w	80042f8 <HAL_RCC_GetSysClockFreq+0x16c>
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d002      	beq.n	80041c0 <HAL_RCC_GetSysClockFreq+0x34>
 80041ba:	2b04      	cmp	r3, #4
 80041bc:	d003      	beq.n	80041c6 <HAL_RCC_GetSysClockFreq+0x3a>
 80041be:	e09b      	b.n	80042f8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80041c0:	4b53      	ldr	r3, [pc, #332]	; (8004310 <HAL_RCC_GetSysClockFreq+0x184>)
 80041c2:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80041c4:	e09b      	b.n	80042fe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80041c6:	4b53      	ldr	r3, [pc, #332]	; (8004314 <HAL_RCC_GetSysClockFreq+0x188>)
 80041c8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80041ca:	e098      	b.n	80042fe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80041cc:	4b4f      	ldr	r3, [pc, #316]	; (800430c <HAL_RCC_GetSysClockFreq+0x180>)
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80041d4:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80041d6:	4b4d      	ldr	r3, [pc, #308]	; (800430c <HAL_RCC_GetSysClockFreq+0x180>)
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d028      	beq.n	8004234 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041e2:	4b4a      	ldr	r3, [pc, #296]	; (800430c <HAL_RCC_GetSysClockFreq+0x180>)
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	099b      	lsrs	r3, r3, #6
 80041e8:	2200      	movs	r2, #0
 80041ea:	623b      	str	r3, [r7, #32]
 80041ec:	627a      	str	r2, [r7, #36]	; 0x24
 80041ee:	6a3b      	ldr	r3, [r7, #32]
 80041f0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80041f4:	2100      	movs	r1, #0
 80041f6:	4b47      	ldr	r3, [pc, #284]	; (8004314 <HAL_RCC_GetSysClockFreq+0x188>)
 80041f8:	fb03 f201 	mul.w	r2, r3, r1
 80041fc:	2300      	movs	r3, #0
 80041fe:	fb00 f303 	mul.w	r3, r0, r3
 8004202:	4413      	add	r3, r2
 8004204:	4a43      	ldr	r2, [pc, #268]	; (8004314 <HAL_RCC_GetSysClockFreq+0x188>)
 8004206:	fba0 1202 	umull	r1, r2, r0, r2
 800420a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800420c:	460a      	mov	r2, r1
 800420e:	62ba      	str	r2, [r7, #40]	; 0x28
 8004210:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004212:	4413      	add	r3, r2
 8004214:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004216:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004218:	2200      	movs	r2, #0
 800421a:	61bb      	str	r3, [r7, #24]
 800421c:	61fa      	str	r2, [r7, #28]
 800421e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004222:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004226:	f7fc fcc7 	bl	8000bb8 <__aeabi_uldivmod>
 800422a:	4602      	mov	r2, r0
 800422c:	460b      	mov	r3, r1
 800422e:	4613      	mov	r3, r2
 8004230:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004232:	e053      	b.n	80042dc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004234:	4b35      	ldr	r3, [pc, #212]	; (800430c <HAL_RCC_GetSysClockFreq+0x180>)
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	099b      	lsrs	r3, r3, #6
 800423a:	2200      	movs	r2, #0
 800423c:	613b      	str	r3, [r7, #16]
 800423e:	617a      	str	r2, [r7, #20]
 8004240:	693b      	ldr	r3, [r7, #16]
 8004242:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004246:	f04f 0b00 	mov.w	fp, #0
 800424a:	4652      	mov	r2, sl
 800424c:	465b      	mov	r3, fp
 800424e:	f04f 0000 	mov.w	r0, #0
 8004252:	f04f 0100 	mov.w	r1, #0
 8004256:	0159      	lsls	r1, r3, #5
 8004258:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800425c:	0150      	lsls	r0, r2, #5
 800425e:	4602      	mov	r2, r0
 8004260:	460b      	mov	r3, r1
 8004262:	ebb2 080a 	subs.w	r8, r2, sl
 8004266:	eb63 090b 	sbc.w	r9, r3, fp
 800426a:	f04f 0200 	mov.w	r2, #0
 800426e:	f04f 0300 	mov.w	r3, #0
 8004272:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004276:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800427a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800427e:	ebb2 0408 	subs.w	r4, r2, r8
 8004282:	eb63 0509 	sbc.w	r5, r3, r9
 8004286:	f04f 0200 	mov.w	r2, #0
 800428a:	f04f 0300 	mov.w	r3, #0
 800428e:	00eb      	lsls	r3, r5, #3
 8004290:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004294:	00e2      	lsls	r2, r4, #3
 8004296:	4614      	mov	r4, r2
 8004298:	461d      	mov	r5, r3
 800429a:	eb14 030a 	adds.w	r3, r4, sl
 800429e:	603b      	str	r3, [r7, #0]
 80042a0:	eb45 030b 	adc.w	r3, r5, fp
 80042a4:	607b      	str	r3, [r7, #4]
 80042a6:	f04f 0200 	mov.w	r2, #0
 80042aa:	f04f 0300 	mov.w	r3, #0
 80042ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80042b2:	4629      	mov	r1, r5
 80042b4:	028b      	lsls	r3, r1, #10
 80042b6:	4621      	mov	r1, r4
 80042b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80042bc:	4621      	mov	r1, r4
 80042be:	028a      	lsls	r2, r1, #10
 80042c0:	4610      	mov	r0, r2
 80042c2:	4619      	mov	r1, r3
 80042c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042c6:	2200      	movs	r2, #0
 80042c8:	60bb      	str	r3, [r7, #8]
 80042ca:	60fa      	str	r2, [r7, #12]
 80042cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80042d0:	f7fc fc72 	bl	8000bb8 <__aeabi_uldivmod>
 80042d4:	4602      	mov	r2, r0
 80042d6:	460b      	mov	r3, r1
 80042d8:	4613      	mov	r3, r2
 80042da:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80042dc:	4b0b      	ldr	r3, [pc, #44]	; (800430c <HAL_RCC_GetSysClockFreq+0x180>)
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	0c1b      	lsrs	r3, r3, #16
 80042e2:	f003 0303 	and.w	r3, r3, #3
 80042e6:	3301      	adds	r3, #1
 80042e8:	005b      	lsls	r3, r3, #1
 80042ea:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80042ec:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80042ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80042f4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80042f6:	e002      	b.n	80042fe <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80042f8:	4b05      	ldr	r3, [pc, #20]	; (8004310 <HAL_RCC_GetSysClockFreq+0x184>)
 80042fa:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80042fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004300:	4618      	mov	r0, r3
 8004302:	3740      	adds	r7, #64	; 0x40
 8004304:	46bd      	mov	sp, r7
 8004306:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800430a:	bf00      	nop
 800430c:	40023800 	.word	0x40023800
 8004310:	00f42400 	.word	0x00f42400
 8004314:	00b71b00 	.word	0x00b71b00

08004318 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004318:	b480      	push	{r7}
 800431a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800431c:	4b03      	ldr	r3, [pc, #12]	; (800432c <HAL_RCC_GetHCLKFreq+0x14>)
 800431e:	681b      	ldr	r3, [r3, #0]
}
 8004320:	4618      	mov	r0, r3
 8004322:	46bd      	mov	sp, r7
 8004324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004328:	4770      	bx	lr
 800432a:	bf00      	nop
 800432c:	20000000 	.word	0x20000000

08004330 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b082      	sub	sp, #8
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d101      	bne.n	8004342 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e07b      	b.n	800443a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004346:	2b00      	cmp	r3, #0
 8004348:	d108      	bne.n	800435c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004352:	d009      	beq.n	8004368 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2200      	movs	r2, #0
 8004358:	61da      	str	r2, [r3, #28]
 800435a:	e005      	b.n	8004368 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2200      	movs	r2, #0
 8004360:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2200      	movs	r2, #0
 8004366:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2200      	movs	r2, #0
 800436c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004374:	b2db      	uxtb	r3, r3
 8004376:	2b00      	cmp	r3, #0
 8004378:	d106      	bne.n	8004388 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2200      	movs	r2, #0
 800437e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004382:	6878      	ldr	r0, [r7, #4]
 8004384:	f7fd f928 	bl	80015d8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2202      	movs	r2, #2
 800438c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800439e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80043b0:	431a      	orrs	r2, r3
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	68db      	ldr	r3, [r3, #12]
 80043b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80043ba:	431a      	orrs	r2, r3
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	691b      	ldr	r3, [r3, #16]
 80043c0:	f003 0302 	and.w	r3, r3, #2
 80043c4:	431a      	orrs	r2, r3
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	695b      	ldr	r3, [r3, #20]
 80043ca:	f003 0301 	and.w	r3, r3, #1
 80043ce:	431a      	orrs	r2, r3
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	699b      	ldr	r3, [r3, #24]
 80043d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80043d8:	431a      	orrs	r2, r3
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	69db      	ldr	r3, [r3, #28]
 80043de:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80043e2:	431a      	orrs	r2, r3
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6a1b      	ldr	r3, [r3, #32]
 80043e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043ec:	ea42 0103 	orr.w	r1, r2, r3
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043f4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	430a      	orrs	r2, r1
 80043fe:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	699b      	ldr	r3, [r3, #24]
 8004404:	0c1b      	lsrs	r3, r3, #16
 8004406:	f003 0104 	and.w	r1, r3, #4
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800440e:	f003 0210 	and.w	r2, r3, #16
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	430a      	orrs	r2, r1
 8004418:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	69da      	ldr	r2, [r3, #28]
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004428:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2200      	movs	r2, #0
 800442e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2201      	movs	r2, #1
 8004434:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004438:	2300      	movs	r3, #0
}
 800443a:	4618      	mov	r0, r3
 800443c:	3708      	adds	r7, #8
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}

08004442 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004442:	b580      	push	{r7, lr}
 8004444:	b088      	sub	sp, #32
 8004446:	af00      	add	r7, sp, #0
 8004448:	60f8      	str	r0, [r7, #12]
 800444a:	60b9      	str	r1, [r7, #8]
 800444c:	603b      	str	r3, [r7, #0]
 800444e:	4613      	mov	r3, r2
 8004450:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004452:	2300      	movs	r3, #0
 8004454:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800445c:	2b01      	cmp	r3, #1
 800445e:	d101      	bne.n	8004464 <HAL_SPI_Transmit+0x22>
 8004460:	2302      	movs	r3, #2
 8004462:	e126      	b.n	80046b2 <HAL_SPI_Transmit+0x270>
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2201      	movs	r2, #1
 8004468:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800446c:	f7fd fb62 	bl	8001b34 <HAL_GetTick>
 8004470:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004472:	88fb      	ldrh	r3, [r7, #6]
 8004474:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800447c:	b2db      	uxtb	r3, r3
 800447e:	2b01      	cmp	r3, #1
 8004480:	d002      	beq.n	8004488 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004482:	2302      	movs	r3, #2
 8004484:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004486:	e10b      	b.n	80046a0 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d002      	beq.n	8004494 <HAL_SPI_Transmit+0x52>
 800448e:	88fb      	ldrh	r3, [r7, #6]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d102      	bne.n	800449a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004494:	2301      	movs	r3, #1
 8004496:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004498:	e102      	b.n	80046a0 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2203      	movs	r2, #3
 800449e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2200      	movs	r2, #0
 80044a6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	68ba      	ldr	r2, [r7, #8]
 80044ac:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	88fa      	ldrh	r2, [r7, #6]
 80044b2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	88fa      	ldrh	r2, [r7, #6]
 80044b8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	2200      	movs	r2, #0
 80044be:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2200      	movs	r2, #0
 80044c4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2200      	movs	r2, #0
 80044ca:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2200      	movs	r2, #0
 80044d0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2200      	movs	r2, #0
 80044d6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044e0:	d10f      	bne.n	8004502 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	681a      	ldr	r2, [r3, #0]
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044f0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004500:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800450c:	2b40      	cmp	r3, #64	; 0x40
 800450e:	d007      	beq.n	8004520 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800451e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004528:	d14b      	bne.n	80045c2 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d002      	beq.n	8004538 <HAL_SPI_Transmit+0xf6>
 8004532:	8afb      	ldrh	r3, [r7, #22]
 8004534:	2b01      	cmp	r3, #1
 8004536:	d13e      	bne.n	80045b6 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800453c:	881a      	ldrh	r2, [r3, #0]
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004548:	1c9a      	adds	r2, r3, #2
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004552:	b29b      	uxth	r3, r3
 8004554:	3b01      	subs	r3, #1
 8004556:	b29a      	uxth	r2, r3
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800455c:	e02b      	b.n	80045b6 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	689b      	ldr	r3, [r3, #8]
 8004564:	f003 0302 	and.w	r3, r3, #2
 8004568:	2b02      	cmp	r3, #2
 800456a:	d112      	bne.n	8004592 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004570:	881a      	ldrh	r2, [r3, #0]
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800457c:	1c9a      	adds	r2, r3, #2
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004586:	b29b      	uxth	r3, r3
 8004588:	3b01      	subs	r3, #1
 800458a:	b29a      	uxth	r2, r3
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	86da      	strh	r2, [r3, #54]	; 0x36
 8004590:	e011      	b.n	80045b6 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004592:	f7fd facf 	bl	8001b34 <HAL_GetTick>
 8004596:	4602      	mov	r2, r0
 8004598:	69bb      	ldr	r3, [r7, #24]
 800459a:	1ad3      	subs	r3, r2, r3
 800459c:	683a      	ldr	r2, [r7, #0]
 800459e:	429a      	cmp	r2, r3
 80045a0:	d803      	bhi.n	80045aa <HAL_SPI_Transmit+0x168>
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045a8:	d102      	bne.n	80045b0 <HAL_SPI_Transmit+0x16e>
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d102      	bne.n	80045b6 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80045b0:	2303      	movs	r3, #3
 80045b2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80045b4:	e074      	b.n	80046a0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045ba:	b29b      	uxth	r3, r3
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d1ce      	bne.n	800455e <HAL_SPI_Transmit+0x11c>
 80045c0:	e04c      	b.n	800465c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d002      	beq.n	80045d0 <HAL_SPI_Transmit+0x18e>
 80045ca:	8afb      	ldrh	r3, [r7, #22]
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d140      	bne.n	8004652 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	330c      	adds	r3, #12
 80045da:	7812      	ldrb	r2, [r2, #0]
 80045dc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045e2:	1c5a      	adds	r2, r3, #1
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045ec:	b29b      	uxth	r3, r3
 80045ee:	3b01      	subs	r3, #1
 80045f0:	b29a      	uxth	r2, r3
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80045f6:	e02c      	b.n	8004652 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	f003 0302 	and.w	r3, r3, #2
 8004602:	2b02      	cmp	r3, #2
 8004604:	d113      	bne.n	800462e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	330c      	adds	r3, #12
 8004610:	7812      	ldrb	r2, [r2, #0]
 8004612:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004618:	1c5a      	adds	r2, r3, #1
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004622:	b29b      	uxth	r3, r3
 8004624:	3b01      	subs	r3, #1
 8004626:	b29a      	uxth	r2, r3
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	86da      	strh	r2, [r3, #54]	; 0x36
 800462c:	e011      	b.n	8004652 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800462e:	f7fd fa81 	bl	8001b34 <HAL_GetTick>
 8004632:	4602      	mov	r2, r0
 8004634:	69bb      	ldr	r3, [r7, #24]
 8004636:	1ad3      	subs	r3, r2, r3
 8004638:	683a      	ldr	r2, [r7, #0]
 800463a:	429a      	cmp	r2, r3
 800463c:	d803      	bhi.n	8004646 <HAL_SPI_Transmit+0x204>
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004644:	d102      	bne.n	800464c <HAL_SPI_Transmit+0x20a>
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d102      	bne.n	8004652 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800464c:	2303      	movs	r3, #3
 800464e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004650:	e026      	b.n	80046a0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004656:	b29b      	uxth	r3, r3
 8004658:	2b00      	cmp	r3, #0
 800465a:	d1cd      	bne.n	80045f8 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800465c:	69ba      	ldr	r2, [r7, #24]
 800465e:	6839      	ldr	r1, [r7, #0]
 8004660:	68f8      	ldr	r0, [r7, #12]
 8004662:	f000 fbcb 	bl	8004dfc <SPI_EndRxTxTransaction>
 8004666:	4603      	mov	r3, r0
 8004668:	2b00      	cmp	r3, #0
 800466a:	d002      	beq.n	8004672 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	2220      	movs	r2, #32
 8004670:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	689b      	ldr	r3, [r3, #8]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d10a      	bne.n	8004690 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800467a:	2300      	movs	r3, #0
 800467c:	613b      	str	r3, [r7, #16]
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	68db      	ldr	r3, [r3, #12]
 8004684:	613b      	str	r3, [r7, #16]
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	613b      	str	r3, [r7, #16]
 800468e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004694:	2b00      	cmp	r3, #0
 8004696:	d002      	beq.n	800469e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004698:	2301      	movs	r3, #1
 800469a:	77fb      	strb	r3, [r7, #31]
 800469c:	e000      	b.n	80046a0 <HAL_SPI_Transmit+0x25e>
  }

error:
 800469e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2200      	movs	r2, #0
 80046ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80046b0:	7ffb      	ldrb	r3, [r7, #31]
}
 80046b2:	4618      	mov	r0, r3
 80046b4:	3720      	adds	r7, #32
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bd80      	pop	{r7, pc}

080046ba <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046ba:	b580      	push	{r7, lr}
 80046bc:	b088      	sub	sp, #32
 80046be:	af02      	add	r7, sp, #8
 80046c0:	60f8      	str	r0, [r7, #12]
 80046c2:	60b9      	str	r1, [r7, #8]
 80046c4:	603b      	str	r3, [r7, #0]
 80046c6:	4613      	mov	r3, r2
 80046c8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80046ca:	2300      	movs	r3, #0
 80046cc:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046d6:	d112      	bne.n	80046fe <HAL_SPI_Receive+0x44>
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d10e      	bne.n	80046fe <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	2204      	movs	r2, #4
 80046e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80046e8:	88fa      	ldrh	r2, [r7, #6]
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	9300      	str	r3, [sp, #0]
 80046ee:	4613      	mov	r3, r2
 80046f0:	68ba      	ldr	r2, [r7, #8]
 80046f2:	68b9      	ldr	r1, [r7, #8]
 80046f4:	68f8      	ldr	r0, [r7, #12]
 80046f6:	f000 f8f1 	bl	80048dc <HAL_SPI_TransmitReceive>
 80046fa:	4603      	mov	r3, r0
 80046fc:	e0ea      	b.n	80048d4 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004704:	2b01      	cmp	r3, #1
 8004706:	d101      	bne.n	800470c <HAL_SPI_Receive+0x52>
 8004708:	2302      	movs	r3, #2
 800470a:	e0e3      	b.n	80048d4 <HAL_SPI_Receive+0x21a>
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2201      	movs	r2, #1
 8004710:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004714:	f7fd fa0e 	bl	8001b34 <HAL_GetTick>
 8004718:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004720:	b2db      	uxtb	r3, r3
 8004722:	2b01      	cmp	r3, #1
 8004724:	d002      	beq.n	800472c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004726:	2302      	movs	r3, #2
 8004728:	75fb      	strb	r3, [r7, #23]
    goto error;
 800472a:	e0ca      	b.n	80048c2 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d002      	beq.n	8004738 <HAL_SPI_Receive+0x7e>
 8004732:	88fb      	ldrh	r3, [r7, #6]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d102      	bne.n	800473e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800473c:	e0c1      	b.n	80048c2 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	2204      	movs	r2, #4
 8004742:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2200      	movs	r2, #0
 800474a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	68ba      	ldr	r2, [r7, #8]
 8004750:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	88fa      	ldrh	r2, [r7, #6]
 8004756:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	88fa      	ldrh	r2, [r7, #6]
 800475c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2200      	movs	r2, #0
 8004762:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	2200      	movs	r2, #0
 8004768:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	2200      	movs	r2, #0
 800476e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2200      	movs	r2, #0
 8004774:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2200      	movs	r2, #0
 800477a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	689b      	ldr	r3, [r3, #8]
 8004780:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004784:	d10f      	bne.n	80047a6 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004794:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80047a4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047b0:	2b40      	cmp	r3, #64	; 0x40
 80047b2:	d007      	beq.n	80047c4 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	681a      	ldr	r2, [r3, #0]
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80047c2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	68db      	ldr	r3, [r3, #12]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d162      	bne.n	8004892 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80047cc:	e02e      	b.n	800482c <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	689b      	ldr	r3, [r3, #8]
 80047d4:	f003 0301 	and.w	r3, r3, #1
 80047d8:	2b01      	cmp	r3, #1
 80047da:	d115      	bne.n	8004808 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f103 020c 	add.w	r2, r3, #12
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047e8:	7812      	ldrb	r2, [r2, #0]
 80047ea:	b2d2      	uxtb	r2, r2
 80047ec:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047f2:	1c5a      	adds	r2, r3, #1
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047fc:	b29b      	uxth	r3, r3
 80047fe:	3b01      	subs	r3, #1
 8004800:	b29a      	uxth	r2, r3
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004806:	e011      	b.n	800482c <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004808:	f7fd f994 	bl	8001b34 <HAL_GetTick>
 800480c:	4602      	mov	r2, r0
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	1ad3      	subs	r3, r2, r3
 8004812:	683a      	ldr	r2, [r7, #0]
 8004814:	429a      	cmp	r2, r3
 8004816:	d803      	bhi.n	8004820 <HAL_SPI_Receive+0x166>
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800481e:	d102      	bne.n	8004826 <HAL_SPI_Receive+0x16c>
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d102      	bne.n	800482c <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8004826:	2303      	movs	r3, #3
 8004828:	75fb      	strb	r3, [r7, #23]
          goto error;
 800482a:	e04a      	b.n	80048c2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004830:	b29b      	uxth	r3, r3
 8004832:	2b00      	cmp	r3, #0
 8004834:	d1cb      	bne.n	80047ce <HAL_SPI_Receive+0x114>
 8004836:	e031      	b.n	800489c <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	689b      	ldr	r3, [r3, #8]
 800483e:	f003 0301 	and.w	r3, r3, #1
 8004842:	2b01      	cmp	r3, #1
 8004844:	d113      	bne.n	800486e <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	68da      	ldr	r2, [r3, #12]
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004850:	b292      	uxth	r2, r2
 8004852:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004858:	1c9a      	adds	r2, r3, #2
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004862:	b29b      	uxth	r3, r3
 8004864:	3b01      	subs	r3, #1
 8004866:	b29a      	uxth	r2, r3
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800486c:	e011      	b.n	8004892 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800486e:	f7fd f961 	bl	8001b34 <HAL_GetTick>
 8004872:	4602      	mov	r2, r0
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	1ad3      	subs	r3, r2, r3
 8004878:	683a      	ldr	r2, [r7, #0]
 800487a:	429a      	cmp	r2, r3
 800487c:	d803      	bhi.n	8004886 <HAL_SPI_Receive+0x1cc>
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004884:	d102      	bne.n	800488c <HAL_SPI_Receive+0x1d2>
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d102      	bne.n	8004892 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800488c:	2303      	movs	r3, #3
 800488e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004890:	e017      	b.n	80048c2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004896:	b29b      	uxth	r3, r3
 8004898:	2b00      	cmp	r3, #0
 800489a:	d1cd      	bne.n	8004838 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800489c:	693a      	ldr	r2, [r7, #16]
 800489e:	6839      	ldr	r1, [r7, #0]
 80048a0:	68f8      	ldr	r0, [r7, #12]
 80048a2:	f000 fa45 	bl	8004d30 <SPI_EndRxTransaction>
 80048a6:	4603      	mov	r3, r0
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d002      	beq.n	80048b2 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2220      	movs	r2, #32
 80048b0:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d002      	beq.n	80048c0 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	75fb      	strb	r3, [r7, #23]
 80048be:	e000      	b.n	80048c2 <HAL_SPI_Receive+0x208>
  }

error :
 80048c0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2201      	movs	r2, #1
 80048c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2200      	movs	r2, #0
 80048ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80048d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	3718      	adds	r7, #24
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}

080048dc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b08c      	sub	sp, #48	; 0x30
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	60f8      	str	r0, [r7, #12]
 80048e4:	60b9      	str	r1, [r7, #8]
 80048e6:	607a      	str	r2, [r7, #4]
 80048e8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80048ea:	2301      	movs	r3, #1
 80048ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80048ee:	2300      	movs	r3, #0
 80048f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80048fa:	2b01      	cmp	r3, #1
 80048fc:	d101      	bne.n	8004902 <HAL_SPI_TransmitReceive+0x26>
 80048fe:	2302      	movs	r3, #2
 8004900:	e18a      	b.n	8004c18 <HAL_SPI_TransmitReceive+0x33c>
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	2201      	movs	r2, #1
 8004906:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800490a:	f7fd f913 	bl	8001b34 <HAL_GetTick>
 800490e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004916:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004920:	887b      	ldrh	r3, [r7, #2]
 8004922:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004924:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004928:	2b01      	cmp	r3, #1
 800492a:	d00f      	beq.n	800494c <HAL_SPI_TransmitReceive+0x70>
 800492c:	69fb      	ldr	r3, [r7, #28]
 800492e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004932:	d107      	bne.n	8004944 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d103      	bne.n	8004944 <HAL_SPI_TransmitReceive+0x68>
 800493c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004940:	2b04      	cmp	r3, #4
 8004942:	d003      	beq.n	800494c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004944:	2302      	movs	r3, #2
 8004946:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800494a:	e15b      	b.n	8004c04 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d005      	beq.n	800495e <HAL_SPI_TransmitReceive+0x82>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d002      	beq.n	800495e <HAL_SPI_TransmitReceive+0x82>
 8004958:	887b      	ldrh	r3, [r7, #2]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d103      	bne.n	8004966 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004964:	e14e      	b.n	8004c04 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800496c:	b2db      	uxtb	r3, r3
 800496e:	2b04      	cmp	r3, #4
 8004970:	d003      	beq.n	800497a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	2205      	movs	r2, #5
 8004976:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	2200      	movs	r2, #0
 800497e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	687a      	ldr	r2, [r7, #4]
 8004984:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	887a      	ldrh	r2, [r7, #2]
 800498a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	887a      	ldrh	r2, [r7, #2]
 8004990:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	68ba      	ldr	r2, [r7, #8]
 8004996:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	887a      	ldrh	r2, [r7, #2]
 800499c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	887a      	ldrh	r2, [r7, #2]
 80049a2:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	2200      	movs	r2, #0
 80049a8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2200      	movs	r2, #0
 80049ae:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049ba:	2b40      	cmp	r3, #64	; 0x40
 80049bc:	d007      	beq.n	80049ce <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	681a      	ldr	r2, [r3, #0]
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80049cc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	68db      	ldr	r3, [r3, #12]
 80049d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80049d6:	d178      	bne.n	8004aca <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d002      	beq.n	80049e6 <HAL_SPI_TransmitReceive+0x10a>
 80049e0:	8b7b      	ldrh	r3, [r7, #26]
 80049e2:	2b01      	cmp	r3, #1
 80049e4:	d166      	bne.n	8004ab4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ea:	881a      	ldrh	r2, [r3, #0]
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049f6:	1c9a      	adds	r2, r3, #2
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a00:	b29b      	uxth	r3, r3
 8004a02:	3b01      	subs	r3, #1
 8004a04:	b29a      	uxth	r2, r3
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a0a:	e053      	b.n	8004ab4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	f003 0302 	and.w	r3, r3, #2
 8004a16:	2b02      	cmp	r3, #2
 8004a18:	d11b      	bne.n	8004a52 <HAL_SPI_TransmitReceive+0x176>
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a1e:	b29b      	uxth	r3, r3
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d016      	beq.n	8004a52 <HAL_SPI_TransmitReceive+0x176>
 8004a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a26:	2b01      	cmp	r3, #1
 8004a28:	d113      	bne.n	8004a52 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a2e:	881a      	ldrh	r2, [r3, #0]
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a3a:	1c9a      	adds	r2, r3, #2
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a44:	b29b      	uxth	r3, r3
 8004a46:	3b01      	subs	r3, #1
 8004a48:	b29a      	uxth	r2, r3
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a4e:	2300      	movs	r3, #0
 8004a50:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	f003 0301 	and.w	r3, r3, #1
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	d119      	bne.n	8004a94 <HAL_SPI_TransmitReceive+0x1b8>
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a64:	b29b      	uxth	r3, r3
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d014      	beq.n	8004a94 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	68da      	ldr	r2, [r3, #12]
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a74:	b292      	uxth	r2, r2
 8004a76:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a7c:	1c9a      	adds	r2, r3, #2
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a86:	b29b      	uxth	r3, r3
 8004a88:	3b01      	subs	r3, #1
 8004a8a:	b29a      	uxth	r2, r3
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004a90:	2301      	movs	r3, #1
 8004a92:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004a94:	f7fd f84e 	bl	8001b34 <HAL_GetTick>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004aa0:	429a      	cmp	r2, r3
 8004aa2:	d807      	bhi.n	8004ab4 <HAL_SPI_TransmitReceive+0x1d8>
 8004aa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aa6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004aaa:	d003      	beq.n	8004ab4 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004aac:	2303      	movs	r3, #3
 8004aae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004ab2:	e0a7      	b.n	8004c04 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ab8:	b29b      	uxth	r3, r3
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d1a6      	bne.n	8004a0c <HAL_SPI_TransmitReceive+0x130>
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ac2:	b29b      	uxth	r3, r3
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d1a1      	bne.n	8004a0c <HAL_SPI_TransmitReceive+0x130>
 8004ac8:	e07c      	b.n	8004bc4 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d002      	beq.n	8004ad8 <HAL_SPI_TransmitReceive+0x1fc>
 8004ad2:	8b7b      	ldrh	r3, [r7, #26]
 8004ad4:	2b01      	cmp	r3, #1
 8004ad6:	d16b      	bne.n	8004bb0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	330c      	adds	r3, #12
 8004ae2:	7812      	ldrb	r2, [r2, #0]
 8004ae4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aea:	1c5a      	adds	r2, r3, #1
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004af4:	b29b      	uxth	r3, r3
 8004af6:	3b01      	subs	r3, #1
 8004af8:	b29a      	uxth	r2, r3
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004afe:	e057      	b.n	8004bb0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	689b      	ldr	r3, [r3, #8]
 8004b06:	f003 0302 	and.w	r3, r3, #2
 8004b0a:	2b02      	cmp	r3, #2
 8004b0c:	d11c      	bne.n	8004b48 <HAL_SPI_TransmitReceive+0x26c>
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b12:	b29b      	uxth	r3, r3
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d017      	beq.n	8004b48 <HAL_SPI_TransmitReceive+0x26c>
 8004b18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d114      	bne.n	8004b48 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	330c      	adds	r3, #12
 8004b28:	7812      	ldrb	r2, [r2, #0]
 8004b2a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b30:	1c5a      	adds	r2, r3, #1
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b3a:	b29b      	uxth	r3, r3
 8004b3c:	3b01      	subs	r3, #1
 8004b3e:	b29a      	uxth	r2, r3
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004b44:	2300      	movs	r3, #0
 8004b46:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	f003 0301 	and.w	r3, r3, #1
 8004b52:	2b01      	cmp	r3, #1
 8004b54:	d119      	bne.n	8004b8a <HAL_SPI_TransmitReceive+0x2ae>
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b5a:	b29b      	uxth	r3, r3
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d014      	beq.n	8004b8a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	68da      	ldr	r2, [r3, #12]
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b6a:	b2d2      	uxtb	r2, r2
 8004b6c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b72:	1c5a      	adds	r2, r3, #1
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b7c:	b29b      	uxth	r3, r3
 8004b7e:	3b01      	subs	r3, #1
 8004b80:	b29a      	uxth	r2, r3
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004b86:	2301      	movs	r3, #1
 8004b88:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004b8a:	f7fc ffd3 	bl	8001b34 <HAL_GetTick>
 8004b8e:	4602      	mov	r2, r0
 8004b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b92:	1ad3      	subs	r3, r2, r3
 8004b94:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004b96:	429a      	cmp	r2, r3
 8004b98:	d803      	bhi.n	8004ba2 <HAL_SPI_TransmitReceive+0x2c6>
 8004b9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b9c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ba0:	d102      	bne.n	8004ba8 <HAL_SPI_TransmitReceive+0x2cc>
 8004ba2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d103      	bne.n	8004bb0 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004ba8:	2303      	movs	r3, #3
 8004baa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004bae:	e029      	b.n	8004c04 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d1a2      	bne.n	8004b00 <HAL_SPI_TransmitReceive+0x224>
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004bbe:	b29b      	uxth	r3, r3
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d19d      	bne.n	8004b00 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004bc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bc6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004bc8:	68f8      	ldr	r0, [r7, #12]
 8004bca:	f000 f917 	bl	8004dfc <SPI_EndRxTxTransaction>
 8004bce:	4603      	mov	r3, r0
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d006      	beq.n	8004be2 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2220      	movs	r2, #32
 8004bde:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004be0:	e010      	b.n	8004c04 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	689b      	ldr	r3, [r3, #8]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d10b      	bne.n	8004c02 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004bea:	2300      	movs	r3, #0
 8004bec:	617b      	str	r3, [r7, #20]
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	68db      	ldr	r3, [r3, #12]
 8004bf4:	617b      	str	r3, [r7, #20]
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	689b      	ldr	r3, [r3, #8]
 8004bfc:	617b      	str	r3, [r7, #20]
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	e000      	b.n	8004c04 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004c02:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	2201      	movs	r2, #1
 8004c08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004c14:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	3730      	adds	r7, #48	; 0x30
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}

08004c20 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b088      	sub	sp, #32
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	60f8      	str	r0, [r7, #12]
 8004c28:	60b9      	str	r1, [r7, #8]
 8004c2a:	603b      	str	r3, [r7, #0]
 8004c2c:	4613      	mov	r3, r2
 8004c2e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004c30:	f7fc ff80 	bl	8001b34 <HAL_GetTick>
 8004c34:	4602      	mov	r2, r0
 8004c36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c38:	1a9b      	subs	r3, r3, r2
 8004c3a:	683a      	ldr	r2, [r7, #0]
 8004c3c:	4413      	add	r3, r2
 8004c3e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004c40:	f7fc ff78 	bl	8001b34 <HAL_GetTick>
 8004c44:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004c46:	4b39      	ldr	r3, [pc, #228]	; (8004d2c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	015b      	lsls	r3, r3, #5
 8004c4c:	0d1b      	lsrs	r3, r3, #20
 8004c4e:	69fa      	ldr	r2, [r7, #28]
 8004c50:	fb02 f303 	mul.w	r3, r2, r3
 8004c54:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c56:	e054      	b.n	8004d02 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c5e:	d050      	beq.n	8004d02 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004c60:	f7fc ff68 	bl	8001b34 <HAL_GetTick>
 8004c64:	4602      	mov	r2, r0
 8004c66:	69bb      	ldr	r3, [r7, #24]
 8004c68:	1ad3      	subs	r3, r2, r3
 8004c6a:	69fa      	ldr	r2, [r7, #28]
 8004c6c:	429a      	cmp	r2, r3
 8004c6e:	d902      	bls.n	8004c76 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004c70:	69fb      	ldr	r3, [r7, #28]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d13d      	bne.n	8004cf2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	685a      	ldr	r2, [r3, #4]
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004c84:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c8e:	d111      	bne.n	8004cb4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c98:	d004      	beq.n	8004ca4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ca2:	d107      	bne.n	8004cb4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	681a      	ldr	r2, [r3, #0]
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004cb2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cb8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004cbc:	d10f      	bne.n	8004cde <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	681a      	ldr	r2, [r3, #0]
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004ccc:	601a      	str	r2, [r3, #0]
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	681a      	ldr	r2, [r3, #0]
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004cdc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2201      	movs	r2, #1
 8004ce2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004cee:	2303      	movs	r3, #3
 8004cf0:	e017      	b.n	8004d22 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d101      	bne.n	8004cfc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	3b01      	subs	r3, #1
 8004d00:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	689a      	ldr	r2, [r3, #8]
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	4013      	ands	r3, r2
 8004d0c:	68ba      	ldr	r2, [r7, #8]
 8004d0e:	429a      	cmp	r2, r3
 8004d10:	bf0c      	ite	eq
 8004d12:	2301      	moveq	r3, #1
 8004d14:	2300      	movne	r3, #0
 8004d16:	b2db      	uxtb	r3, r3
 8004d18:	461a      	mov	r2, r3
 8004d1a:	79fb      	ldrb	r3, [r7, #7]
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	d19b      	bne.n	8004c58 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004d20:	2300      	movs	r3, #0
}
 8004d22:	4618      	mov	r0, r3
 8004d24:	3720      	adds	r7, #32
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bd80      	pop	{r7, pc}
 8004d2a:	bf00      	nop
 8004d2c:	20000000 	.word	0x20000000

08004d30 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b086      	sub	sp, #24
 8004d34:	af02      	add	r7, sp, #8
 8004d36:	60f8      	str	r0, [r7, #12]
 8004d38:	60b9      	str	r1, [r7, #8]
 8004d3a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d44:	d111      	bne.n	8004d6a <SPI_EndRxTransaction+0x3a>
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	689b      	ldr	r3, [r3, #8]
 8004d4a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d4e:	d004      	beq.n	8004d5a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d58:	d107      	bne.n	8004d6a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	681a      	ldr	r2, [r3, #0]
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d68:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d72:	d12a      	bne.n	8004dca <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d7c:	d012      	beq.n	8004da4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	9300      	str	r3, [sp, #0]
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	2200      	movs	r2, #0
 8004d86:	2180      	movs	r1, #128	; 0x80
 8004d88:	68f8      	ldr	r0, [r7, #12]
 8004d8a:	f7ff ff49 	bl	8004c20 <SPI_WaitFlagStateUntilTimeout>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d02d      	beq.n	8004df0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d98:	f043 0220 	orr.w	r2, r3, #32
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004da0:	2303      	movs	r3, #3
 8004da2:	e026      	b.n	8004df2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	9300      	str	r3, [sp, #0]
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	2200      	movs	r2, #0
 8004dac:	2101      	movs	r1, #1
 8004dae:	68f8      	ldr	r0, [r7, #12]
 8004db0:	f7ff ff36 	bl	8004c20 <SPI_WaitFlagStateUntilTimeout>
 8004db4:	4603      	mov	r3, r0
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d01a      	beq.n	8004df0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dbe:	f043 0220 	orr.w	r2, r3, #32
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004dc6:	2303      	movs	r3, #3
 8004dc8:	e013      	b.n	8004df2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	9300      	str	r3, [sp, #0]
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	2101      	movs	r1, #1
 8004dd4:	68f8      	ldr	r0, [r7, #12]
 8004dd6:	f7ff ff23 	bl	8004c20 <SPI_WaitFlagStateUntilTimeout>
 8004dda:	4603      	mov	r3, r0
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d007      	beq.n	8004df0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004de4:	f043 0220 	orr.w	r2, r3, #32
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004dec:	2303      	movs	r3, #3
 8004dee:	e000      	b.n	8004df2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004df0:	2300      	movs	r3, #0
}
 8004df2:	4618      	mov	r0, r3
 8004df4:	3710      	adds	r7, #16
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}
	...

08004dfc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b088      	sub	sp, #32
 8004e00:	af02      	add	r7, sp, #8
 8004e02:	60f8      	str	r0, [r7, #12]
 8004e04:	60b9      	str	r1, [r7, #8]
 8004e06:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004e08:	4b1b      	ldr	r3, [pc, #108]	; (8004e78 <SPI_EndRxTxTransaction+0x7c>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a1b      	ldr	r2, [pc, #108]	; (8004e7c <SPI_EndRxTxTransaction+0x80>)
 8004e0e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e12:	0d5b      	lsrs	r3, r3, #21
 8004e14:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004e18:	fb02 f303 	mul.w	r3, r2, r3
 8004e1c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e26:	d112      	bne.n	8004e4e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	9300      	str	r3, [sp, #0]
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	2200      	movs	r2, #0
 8004e30:	2180      	movs	r1, #128	; 0x80
 8004e32:	68f8      	ldr	r0, [r7, #12]
 8004e34:	f7ff fef4 	bl	8004c20 <SPI_WaitFlagStateUntilTimeout>
 8004e38:	4603      	mov	r3, r0
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d016      	beq.n	8004e6c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e42:	f043 0220 	orr.w	r2, r3, #32
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004e4a:	2303      	movs	r3, #3
 8004e4c:	e00f      	b.n	8004e6e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004e4e:	697b      	ldr	r3, [r7, #20]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d00a      	beq.n	8004e6a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	3b01      	subs	r3, #1
 8004e58:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	689b      	ldr	r3, [r3, #8]
 8004e60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e64:	2b80      	cmp	r3, #128	; 0x80
 8004e66:	d0f2      	beq.n	8004e4e <SPI_EndRxTxTransaction+0x52>
 8004e68:	e000      	b.n	8004e6c <SPI_EndRxTxTransaction+0x70>
        break;
 8004e6a:	bf00      	nop
  }

  return HAL_OK;
 8004e6c:	2300      	movs	r3, #0
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	3718      	adds	r7, #24
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bd80      	pop	{r7, pc}
 8004e76:	bf00      	nop
 8004e78:	20000000 	.word	0x20000000
 8004e7c:	165e9f81 	.word	0x165e9f81

08004e80 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b082      	sub	sp, #8
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d101      	bne.n	8004e92 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e041      	b.n	8004f16 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e98:	b2db      	uxtb	r3, r3
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d106      	bne.n	8004eac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	f7fc fc4c 	bl	8001744 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2202      	movs	r2, #2
 8004eb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	3304      	adds	r3, #4
 8004ebc:	4619      	mov	r1, r3
 8004ebe:	4610      	mov	r0, r2
 8004ec0:	f000 fac0 	bl	8005444 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2201      	movs	r2, #1
 8004ed0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2201      	movs	r2, #1
 8004f00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2201      	movs	r2, #1
 8004f08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f14:	2300      	movs	r3, #0
}
 8004f16:	4618      	mov	r0, r3
 8004f18:	3708      	adds	r7, #8
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}

08004f1e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004f1e:	b580      	push	{r7, lr}
 8004f20:	b082      	sub	sp, #8
 8004f22:	af00      	add	r7, sp, #0
 8004f24:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d101      	bne.n	8004f30 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	e041      	b.n	8004fb4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f36:	b2db      	uxtb	r3, r3
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d106      	bne.n	8004f4a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004f44:	6878      	ldr	r0, [r7, #4]
 8004f46:	f000 f839 	bl	8004fbc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2202      	movs	r2, #2
 8004f4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	3304      	adds	r3, #4
 8004f5a:	4619      	mov	r1, r3
 8004f5c:	4610      	mov	r0, r2
 8004f5e:	f000 fa71 	bl	8005444 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2201      	movs	r2, #1
 8004f66:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2201      	movs	r2, #1
 8004f76:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2201      	movs	r2, #1
 8004f7e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2201      	movs	r2, #1
 8004f86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2201      	movs	r2, #1
 8004f96:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2201      	movs	r2, #1
 8004f9e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2201      	movs	r2, #1
 8004fa6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2201      	movs	r2, #1
 8004fae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004fb2:	2300      	movs	r3, #0
}
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	3708      	adds	r7, #8
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	bd80      	pop	{r7, pc}

08004fbc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b083      	sub	sp, #12
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004fc4:	bf00      	nop
 8004fc6:	370c      	adds	r7, #12
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fce:	4770      	bx	lr

08004fd0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b084      	sub	sp, #16
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
 8004fd8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d109      	bne.n	8004ff4 <HAL_TIM_PWM_Start+0x24>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004fe6:	b2db      	uxtb	r3, r3
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	bf14      	ite	ne
 8004fec:	2301      	movne	r3, #1
 8004fee:	2300      	moveq	r3, #0
 8004ff0:	b2db      	uxtb	r3, r3
 8004ff2:	e022      	b.n	800503a <HAL_TIM_PWM_Start+0x6a>
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	2b04      	cmp	r3, #4
 8004ff8:	d109      	bne.n	800500e <HAL_TIM_PWM_Start+0x3e>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005000:	b2db      	uxtb	r3, r3
 8005002:	2b01      	cmp	r3, #1
 8005004:	bf14      	ite	ne
 8005006:	2301      	movne	r3, #1
 8005008:	2300      	moveq	r3, #0
 800500a:	b2db      	uxtb	r3, r3
 800500c:	e015      	b.n	800503a <HAL_TIM_PWM_Start+0x6a>
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	2b08      	cmp	r3, #8
 8005012:	d109      	bne.n	8005028 <HAL_TIM_PWM_Start+0x58>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800501a:	b2db      	uxtb	r3, r3
 800501c:	2b01      	cmp	r3, #1
 800501e:	bf14      	ite	ne
 8005020:	2301      	movne	r3, #1
 8005022:	2300      	moveq	r3, #0
 8005024:	b2db      	uxtb	r3, r3
 8005026:	e008      	b.n	800503a <HAL_TIM_PWM_Start+0x6a>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800502e:	b2db      	uxtb	r3, r3
 8005030:	2b01      	cmp	r3, #1
 8005032:	bf14      	ite	ne
 8005034:	2301      	movne	r3, #1
 8005036:	2300      	moveq	r3, #0
 8005038:	b2db      	uxtb	r3, r3
 800503a:	2b00      	cmp	r3, #0
 800503c:	d001      	beq.n	8005042 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	e068      	b.n	8005114 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d104      	bne.n	8005052 <HAL_TIM_PWM_Start+0x82>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2202      	movs	r2, #2
 800504c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005050:	e013      	b.n	800507a <HAL_TIM_PWM_Start+0xaa>
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	2b04      	cmp	r3, #4
 8005056:	d104      	bne.n	8005062 <HAL_TIM_PWM_Start+0x92>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2202      	movs	r2, #2
 800505c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005060:	e00b      	b.n	800507a <HAL_TIM_PWM_Start+0xaa>
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	2b08      	cmp	r3, #8
 8005066:	d104      	bne.n	8005072 <HAL_TIM_PWM_Start+0xa2>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2202      	movs	r2, #2
 800506c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005070:	e003      	b.n	800507a <HAL_TIM_PWM_Start+0xaa>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2202      	movs	r2, #2
 8005076:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	2201      	movs	r2, #1
 8005080:	6839      	ldr	r1, [r7, #0]
 8005082:	4618      	mov	r0, r3
 8005084:	f000 fc84 	bl	8005990 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4a23      	ldr	r2, [pc, #140]	; (800511c <HAL_TIM_PWM_Start+0x14c>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d107      	bne.n	80050a2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80050a0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4a1d      	ldr	r2, [pc, #116]	; (800511c <HAL_TIM_PWM_Start+0x14c>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d018      	beq.n	80050de <HAL_TIM_PWM_Start+0x10e>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050b4:	d013      	beq.n	80050de <HAL_TIM_PWM_Start+0x10e>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4a19      	ldr	r2, [pc, #100]	; (8005120 <HAL_TIM_PWM_Start+0x150>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d00e      	beq.n	80050de <HAL_TIM_PWM_Start+0x10e>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a17      	ldr	r2, [pc, #92]	; (8005124 <HAL_TIM_PWM_Start+0x154>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d009      	beq.n	80050de <HAL_TIM_PWM_Start+0x10e>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a16      	ldr	r2, [pc, #88]	; (8005128 <HAL_TIM_PWM_Start+0x158>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d004      	beq.n	80050de <HAL_TIM_PWM_Start+0x10e>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a14      	ldr	r2, [pc, #80]	; (800512c <HAL_TIM_PWM_Start+0x15c>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d111      	bne.n	8005102 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	f003 0307 	and.w	r3, r3, #7
 80050e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	2b06      	cmp	r3, #6
 80050ee:	d010      	beq.n	8005112 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	681a      	ldr	r2, [r3, #0]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f042 0201 	orr.w	r2, r2, #1
 80050fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005100:	e007      	b.n	8005112 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	681a      	ldr	r2, [r3, #0]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f042 0201 	orr.w	r2, r2, #1
 8005110:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005112:	2300      	movs	r3, #0
}
 8005114:	4618      	mov	r0, r3
 8005116:	3710      	adds	r7, #16
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}
 800511c:	40010000 	.word	0x40010000
 8005120:	40000400 	.word	0x40000400
 8005124:	40000800 	.word	0x40000800
 8005128:	40000c00 	.word	0x40000c00
 800512c:	40014000 	.word	0x40014000

08005130 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b086      	sub	sp, #24
 8005134:	af00      	add	r7, sp, #0
 8005136:	60f8      	str	r0, [r7, #12]
 8005138:	60b9      	str	r1, [r7, #8]
 800513a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800513c:	2300      	movs	r3, #0
 800513e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005146:	2b01      	cmp	r3, #1
 8005148:	d101      	bne.n	800514e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800514a:	2302      	movs	r3, #2
 800514c:	e0ae      	b.n	80052ac <HAL_TIM_PWM_ConfigChannel+0x17c>
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	2201      	movs	r2, #1
 8005152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2b0c      	cmp	r3, #12
 800515a:	f200 809f 	bhi.w	800529c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800515e:	a201      	add	r2, pc, #4	; (adr r2, 8005164 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005164:	08005199 	.word	0x08005199
 8005168:	0800529d 	.word	0x0800529d
 800516c:	0800529d 	.word	0x0800529d
 8005170:	0800529d 	.word	0x0800529d
 8005174:	080051d9 	.word	0x080051d9
 8005178:	0800529d 	.word	0x0800529d
 800517c:	0800529d 	.word	0x0800529d
 8005180:	0800529d 	.word	0x0800529d
 8005184:	0800521b 	.word	0x0800521b
 8005188:	0800529d 	.word	0x0800529d
 800518c:	0800529d 	.word	0x0800529d
 8005190:	0800529d 	.word	0x0800529d
 8005194:	0800525b 	.word	0x0800525b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	68b9      	ldr	r1, [r7, #8]
 800519e:	4618      	mov	r0, r3
 80051a0:	f000 f9d0 	bl	8005544 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	699a      	ldr	r2, [r3, #24]
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f042 0208 	orr.w	r2, r2, #8
 80051b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	699a      	ldr	r2, [r3, #24]
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f022 0204 	bic.w	r2, r2, #4
 80051c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	6999      	ldr	r1, [r3, #24]
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	691a      	ldr	r2, [r3, #16]
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	430a      	orrs	r2, r1
 80051d4:	619a      	str	r2, [r3, #24]
      break;
 80051d6:	e064      	b.n	80052a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	68b9      	ldr	r1, [r7, #8]
 80051de:	4618      	mov	r0, r3
 80051e0:	f000 fa16 	bl	8005610 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	699a      	ldr	r2, [r3, #24]
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80051f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	699a      	ldr	r2, [r3, #24]
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005202:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	6999      	ldr	r1, [r3, #24]
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	691b      	ldr	r3, [r3, #16]
 800520e:	021a      	lsls	r2, r3, #8
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	430a      	orrs	r2, r1
 8005216:	619a      	str	r2, [r3, #24]
      break;
 8005218:	e043      	b.n	80052a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	68b9      	ldr	r1, [r7, #8]
 8005220:	4618      	mov	r0, r3
 8005222:	f000 fa61 	bl	80056e8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	69da      	ldr	r2, [r3, #28]
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f042 0208 	orr.w	r2, r2, #8
 8005234:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	69da      	ldr	r2, [r3, #28]
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f022 0204 	bic.w	r2, r2, #4
 8005244:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	69d9      	ldr	r1, [r3, #28]
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	691a      	ldr	r2, [r3, #16]
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	430a      	orrs	r2, r1
 8005256:	61da      	str	r2, [r3, #28]
      break;
 8005258:	e023      	b.n	80052a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	68b9      	ldr	r1, [r7, #8]
 8005260:	4618      	mov	r0, r3
 8005262:	f000 faab 	bl	80057bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	69da      	ldr	r2, [r3, #28]
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005274:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	69da      	ldr	r2, [r3, #28]
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005284:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	69d9      	ldr	r1, [r3, #28]
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	691b      	ldr	r3, [r3, #16]
 8005290:	021a      	lsls	r2, r3, #8
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	430a      	orrs	r2, r1
 8005298:	61da      	str	r2, [r3, #28]
      break;
 800529a:	e002      	b.n	80052a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800529c:	2301      	movs	r3, #1
 800529e:	75fb      	strb	r3, [r7, #23]
      break;
 80052a0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2200      	movs	r2, #0
 80052a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80052aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80052ac:	4618      	mov	r0, r3
 80052ae:	3718      	adds	r7, #24
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}

080052b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b084      	sub	sp, #16
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
 80052bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80052be:	2300      	movs	r3, #0
 80052c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052c8:	2b01      	cmp	r3, #1
 80052ca:	d101      	bne.n	80052d0 <HAL_TIM_ConfigClockSource+0x1c>
 80052cc:	2302      	movs	r3, #2
 80052ce:	e0b4      	b.n	800543a <HAL_TIM_ConfigClockSource+0x186>
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2202      	movs	r2, #2
 80052dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80052ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80052f6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	68ba      	ldr	r2, [r7, #8]
 80052fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005308:	d03e      	beq.n	8005388 <HAL_TIM_ConfigClockSource+0xd4>
 800530a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800530e:	f200 8087 	bhi.w	8005420 <HAL_TIM_ConfigClockSource+0x16c>
 8005312:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005316:	f000 8086 	beq.w	8005426 <HAL_TIM_ConfigClockSource+0x172>
 800531a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800531e:	d87f      	bhi.n	8005420 <HAL_TIM_ConfigClockSource+0x16c>
 8005320:	2b70      	cmp	r3, #112	; 0x70
 8005322:	d01a      	beq.n	800535a <HAL_TIM_ConfigClockSource+0xa6>
 8005324:	2b70      	cmp	r3, #112	; 0x70
 8005326:	d87b      	bhi.n	8005420 <HAL_TIM_ConfigClockSource+0x16c>
 8005328:	2b60      	cmp	r3, #96	; 0x60
 800532a:	d050      	beq.n	80053ce <HAL_TIM_ConfigClockSource+0x11a>
 800532c:	2b60      	cmp	r3, #96	; 0x60
 800532e:	d877      	bhi.n	8005420 <HAL_TIM_ConfigClockSource+0x16c>
 8005330:	2b50      	cmp	r3, #80	; 0x50
 8005332:	d03c      	beq.n	80053ae <HAL_TIM_ConfigClockSource+0xfa>
 8005334:	2b50      	cmp	r3, #80	; 0x50
 8005336:	d873      	bhi.n	8005420 <HAL_TIM_ConfigClockSource+0x16c>
 8005338:	2b40      	cmp	r3, #64	; 0x40
 800533a:	d058      	beq.n	80053ee <HAL_TIM_ConfigClockSource+0x13a>
 800533c:	2b40      	cmp	r3, #64	; 0x40
 800533e:	d86f      	bhi.n	8005420 <HAL_TIM_ConfigClockSource+0x16c>
 8005340:	2b30      	cmp	r3, #48	; 0x30
 8005342:	d064      	beq.n	800540e <HAL_TIM_ConfigClockSource+0x15a>
 8005344:	2b30      	cmp	r3, #48	; 0x30
 8005346:	d86b      	bhi.n	8005420 <HAL_TIM_ConfigClockSource+0x16c>
 8005348:	2b20      	cmp	r3, #32
 800534a:	d060      	beq.n	800540e <HAL_TIM_ConfigClockSource+0x15a>
 800534c:	2b20      	cmp	r3, #32
 800534e:	d867      	bhi.n	8005420 <HAL_TIM_ConfigClockSource+0x16c>
 8005350:	2b00      	cmp	r3, #0
 8005352:	d05c      	beq.n	800540e <HAL_TIM_ConfigClockSource+0x15a>
 8005354:	2b10      	cmp	r3, #16
 8005356:	d05a      	beq.n	800540e <HAL_TIM_ConfigClockSource+0x15a>
 8005358:	e062      	b.n	8005420 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6818      	ldr	r0, [r3, #0]
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	6899      	ldr	r1, [r3, #8]
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	685a      	ldr	r2, [r3, #4]
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	68db      	ldr	r3, [r3, #12]
 800536a:	f000 faf1 	bl	8005950 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	689b      	ldr	r3, [r3, #8]
 8005374:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005376:	68bb      	ldr	r3, [r7, #8]
 8005378:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800537c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	68ba      	ldr	r2, [r7, #8]
 8005384:	609a      	str	r2, [r3, #8]
      break;
 8005386:	e04f      	b.n	8005428 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6818      	ldr	r0, [r3, #0]
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	6899      	ldr	r1, [r3, #8]
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	685a      	ldr	r2, [r3, #4]
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	68db      	ldr	r3, [r3, #12]
 8005398:	f000 fada 	bl	8005950 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	689a      	ldr	r2, [r3, #8]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80053aa:	609a      	str	r2, [r3, #8]
      break;
 80053ac:	e03c      	b.n	8005428 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6818      	ldr	r0, [r3, #0]
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	6859      	ldr	r1, [r3, #4]
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	68db      	ldr	r3, [r3, #12]
 80053ba:	461a      	mov	r2, r3
 80053bc:	f000 fa4e 	bl	800585c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	2150      	movs	r1, #80	; 0x50
 80053c6:	4618      	mov	r0, r3
 80053c8:	f000 faa7 	bl	800591a <TIM_ITRx_SetConfig>
      break;
 80053cc:	e02c      	b.n	8005428 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6818      	ldr	r0, [r3, #0]
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	6859      	ldr	r1, [r3, #4]
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	68db      	ldr	r3, [r3, #12]
 80053da:	461a      	mov	r2, r3
 80053dc:	f000 fa6d 	bl	80058ba <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	2160      	movs	r1, #96	; 0x60
 80053e6:	4618      	mov	r0, r3
 80053e8:	f000 fa97 	bl	800591a <TIM_ITRx_SetConfig>
      break;
 80053ec:	e01c      	b.n	8005428 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6818      	ldr	r0, [r3, #0]
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	6859      	ldr	r1, [r3, #4]
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	68db      	ldr	r3, [r3, #12]
 80053fa:	461a      	mov	r2, r3
 80053fc:	f000 fa2e 	bl	800585c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	2140      	movs	r1, #64	; 0x40
 8005406:	4618      	mov	r0, r3
 8005408:	f000 fa87 	bl	800591a <TIM_ITRx_SetConfig>
      break;
 800540c:	e00c      	b.n	8005428 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681a      	ldr	r2, [r3, #0]
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4619      	mov	r1, r3
 8005418:	4610      	mov	r0, r2
 800541a:	f000 fa7e 	bl	800591a <TIM_ITRx_SetConfig>
      break;
 800541e:	e003      	b.n	8005428 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005420:	2301      	movs	r3, #1
 8005422:	73fb      	strb	r3, [r7, #15]
      break;
 8005424:	e000      	b.n	8005428 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005426:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2201      	movs	r2, #1
 800542c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2200      	movs	r2, #0
 8005434:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005438:	7bfb      	ldrb	r3, [r7, #15]
}
 800543a:	4618      	mov	r0, r3
 800543c:	3710      	adds	r7, #16
 800543e:	46bd      	mov	sp, r7
 8005440:	bd80      	pop	{r7, pc}
	...

08005444 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005444:	b480      	push	{r7}
 8005446:	b085      	sub	sp, #20
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
 800544c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	4a34      	ldr	r2, [pc, #208]	; (8005528 <TIM_Base_SetConfig+0xe4>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d00f      	beq.n	800547c <TIM_Base_SetConfig+0x38>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005462:	d00b      	beq.n	800547c <TIM_Base_SetConfig+0x38>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	4a31      	ldr	r2, [pc, #196]	; (800552c <TIM_Base_SetConfig+0xe8>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d007      	beq.n	800547c <TIM_Base_SetConfig+0x38>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	4a30      	ldr	r2, [pc, #192]	; (8005530 <TIM_Base_SetConfig+0xec>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d003      	beq.n	800547c <TIM_Base_SetConfig+0x38>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	4a2f      	ldr	r2, [pc, #188]	; (8005534 <TIM_Base_SetConfig+0xf0>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d108      	bne.n	800548e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005482:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	68fa      	ldr	r2, [r7, #12]
 800548a:	4313      	orrs	r3, r2
 800548c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	4a25      	ldr	r2, [pc, #148]	; (8005528 <TIM_Base_SetConfig+0xe4>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d01b      	beq.n	80054ce <TIM_Base_SetConfig+0x8a>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800549c:	d017      	beq.n	80054ce <TIM_Base_SetConfig+0x8a>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	4a22      	ldr	r2, [pc, #136]	; (800552c <TIM_Base_SetConfig+0xe8>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d013      	beq.n	80054ce <TIM_Base_SetConfig+0x8a>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	4a21      	ldr	r2, [pc, #132]	; (8005530 <TIM_Base_SetConfig+0xec>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d00f      	beq.n	80054ce <TIM_Base_SetConfig+0x8a>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	4a20      	ldr	r2, [pc, #128]	; (8005534 <TIM_Base_SetConfig+0xf0>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d00b      	beq.n	80054ce <TIM_Base_SetConfig+0x8a>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	4a1f      	ldr	r2, [pc, #124]	; (8005538 <TIM_Base_SetConfig+0xf4>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d007      	beq.n	80054ce <TIM_Base_SetConfig+0x8a>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	4a1e      	ldr	r2, [pc, #120]	; (800553c <TIM_Base_SetConfig+0xf8>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d003      	beq.n	80054ce <TIM_Base_SetConfig+0x8a>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	4a1d      	ldr	r2, [pc, #116]	; (8005540 <TIM_Base_SetConfig+0xfc>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d108      	bne.n	80054e0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	68db      	ldr	r3, [r3, #12]
 80054da:	68fa      	ldr	r2, [r7, #12]
 80054dc:	4313      	orrs	r3, r2
 80054de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	695b      	ldr	r3, [r3, #20]
 80054ea:	4313      	orrs	r3, r2
 80054ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	68fa      	ldr	r2, [r7, #12]
 80054f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	689a      	ldr	r2, [r3, #8]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	681a      	ldr	r2, [r3, #0]
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	4a08      	ldr	r2, [pc, #32]	; (8005528 <TIM_Base_SetConfig+0xe4>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d103      	bne.n	8005514 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	691a      	ldr	r2, [r3, #16]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2201      	movs	r2, #1
 8005518:	615a      	str	r2, [r3, #20]
}
 800551a:	bf00      	nop
 800551c:	3714      	adds	r7, #20
 800551e:	46bd      	mov	sp, r7
 8005520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005524:	4770      	bx	lr
 8005526:	bf00      	nop
 8005528:	40010000 	.word	0x40010000
 800552c:	40000400 	.word	0x40000400
 8005530:	40000800 	.word	0x40000800
 8005534:	40000c00 	.word	0x40000c00
 8005538:	40014000 	.word	0x40014000
 800553c:	40014400 	.word	0x40014400
 8005540:	40014800 	.word	0x40014800

08005544 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005544:	b480      	push	{r7}
 8005546:	b087      	sub	sp, #28
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
 800554c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6a1b      	ldr	r3, [r3, #32]
 8005552:	f023 0201 	bic.w	r2, r3, #1
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6a1b      	ldr	r3, [r3, #32]
 800555e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	699b      	ldr	r3, [r3, #24]
 800556a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005572:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	f023 0303 	bic.w	r3, r3, #3
 800557a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	68fa      	ldr	r2, [r7, #12]
 8005582:	4313      	orrs	r3, r2
 8005584:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	f023 0302 	bic.w	r3, r3, #2
 800558c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	697a      	ldr	r2, [r7, #20]
 8005594:	4313      	orrs	r3, r2
 8005596:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	4a1c      	ldr	r2, [pc, #112]	; (800560c <TIM_OC1_SetConfig+0xc8>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d10c      	bne.n	80055ba <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	f023 0308 	bic.w	r3, r3, #8
 80055a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	68db      	ldr	r3, [r3, #12]
 80055ac:	697a      	ldr	r2, [r7, #20]
 80055ae:	4313      	orrs	r3, r2
 80055b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80055b2:	697b      	ldr	r3, [r7, #20]
 80055b4:	f023 0304 	bic.w	r3, r3, #4
 80055b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	4a13      	ldr	r2, [pc, #76]	; (800560c <TIM_OC1_SetConfig+0xc8>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d111      	bne.n	80055e6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80055c2:	693b      	ldr	r3, [r7, #16]
 80055c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80055d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	695b      	ldr	r3, [r3, #20]
 80055d6:	693a      	ldr	r2, [r7, #16]
 80055d8:	4313      	orrs	r3, r2
 80055da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	699b      	ldr	r3, [r3, #24]
 80055e0:	693a      	ldr	r2, [r7, #16]
 80055e2:	4313      	orrs	r3, r2
 80055e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	693a      	ldr	r2, [r7, #16]
 80055ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	68fa      	ldr	r2, [r7, #12]
 80055f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	685a      	ldr	r2, [r3, #4]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	697a      	ldr	r2, [r7, #20]
 80055fe:	621a      	str	r2, [r3, #32]
}
 8005600:	bf00      	nop
 8005602:	371c      	adds	r7, #28
 8005604:	46bd      	mov	sp, r7
 8005606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560a:	4770      	bx	lr
 800560c:	40010000 	.word	0x40010000

08005610 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005610:	b480      	push	{r7}
 8005612:	b087      	sub	sp, #28
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
 8005618:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6a1b      	ldr	r3, [r3, #32]
 800561e:	f023 0210 	bic.w	r2, r3, #16
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6a1b      	ldr	r3, [r3, #32]
 800562a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	699b      	ldr	r3, [r3, #24]
 8005636:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800563e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005646:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	021b      	lsls	r3, r3, #8
 800564e:	68fa      	ldr	r2, [r7, #12]
 8005650:	4313      	orrs	r3, r2
 8005652:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005654:	697b      	ldr	r3, [r7, #20]
 8005656:	f023 0320 	bic.w	r3, r3, #32
 800565a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	011b      	lsls	r3, r3, #4
 8005662:	697a      	ldr	r2, [r7, #20]
 8005664:	4313      	orrs	r3, r2
 8005666:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	4a1e      	ldr	r2, [pc, #120]	; (80056e4 <TIM_OC2_SetConfig+0xd4>)
 800566c:	4293      	cmp	r3, r2
 800566e:	d10d      	bne.n	800568c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005676:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	68db      	ldr	r3, [r3, #12]
 800567c:	011b      	lsls	r3, r3, #4
 800567e:	697a      	ldr	r2, [r7, #20]
 8005680:	4313      	orrs	r3, r2
 8005682:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800568a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	4a15      	ldr	r2, [pc, #84]	; (80056e4 <TIM_OC2_SetConfig+0xd4>)
 8005690:	4293      	cmp	r3, r2
 8005692:	d113      	bne.n	80056bc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005694:	693b      	ldr	r3, [r7, #16]
 8005696:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800569a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800569c:	693b      	ldr	r3, [r7, #16]
 800569e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80056a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	695b      	ldr	r3, [r3, #20]
 80056a8:	009b      	lsls	r3, r3, #2
 80056aa:	693a      	ldr	r2, [r7, #16]
 80056ac:	4313      	orrs	r3, r2
 80056ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	699b      	ldr	r3, [r3, #24]
 80056b4:	009b      	lsls	r3, r3, #2
 80056b6:	693a      	ldr	r2, [r7, #16]
 80056b8:	4313      	orrs	r3, r2
 80056ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	693a      	ldr	r2, [r7, #16]
 80056c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	68fa      	ldr	r2, [r7, #12]
 80056c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	685a      	ldr	r2, [r3, #4]
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	697a      	ldr	r2, [r7, #20]
 80056d4:	621a      	str	r2, [r3, #32]
}
 80056d6:	bf00      	nop
 80056d8:	371c      	adds	r7, #28
 80056da:	46bd      	mov	sp, r7
 80056dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e0:	4770      	bx	lr
 80056e2:	bf00      	nop
 80056e4:	40010000 	.word	0x40010000

080056e8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b087      	sub	sp, #28
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
 80056f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6a1b      	ldr	r3, [r3, #32]
 80056f6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6a1b      	ldr	r3, [r3, #32]
 8005702:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	69db      	ldr	r3, [r3, #28]
 800570e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005716:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f023 0303 	bic.w	r3, r3, #3
 800571e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	68fa      	ldr	r2, [r7, #12]
 8005726:	4313      	orrs	r3, r2
 8005728:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800572a:	697b      	ldr	r3, [r7, #20]
 800572c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005730:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	689b      	ldr	r3, [r3, #8]
 8005736:	021b      	lsls	r3, r3, #8
 8005738:	697a      	ldr	r2, [r7, #20]
 800573a:	4313      	orrs	r3, r2
 800573c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	4a1d      	ldr	r2, [pc, #116]	; (80057b8 <TIM_OC3_SetConfig+0xd0>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d10d      	bne.n	8005762 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800574c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	68db      	ldr	r3, [r3, #12]
 8005752:	021b      	lsls	r3, r3, #8
 8005754:	697a      	ldr	r2, [r7, #20]
 8005756:	4313      	orrs	r3, r2
 8005758:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800575a:	697b      	ldr	r3, [r7, #20]
 800575c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005760:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	4a14      	ldr	r2, [pc, #80]	; (80057b8 <TIM_OC3_SetConfig+0xd0>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d113      	bne.n	8005792 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800576a:	693b      	ldr	r3, [r7, #16]
 800576c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005770:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005772:	693b      	ldr	r3, [r7, #16]
 8005774:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005778:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	695b      	ldr	r3, [r3, #20]
 800577e:	011b      	lsls	r3, r3, #4
 8005780:	693a      	ldr	r2, [r7, #16]
 8005782:	4313      	orrs	r3, r2
 8005784:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	699b      	ldr	r3, [r3, #24]
 800578a:	011b      	lsls	r3, r3, #4
 800578c:	693a      	ldr	r2, [r7, #16]
 800578e:	4313      	orrs	r3, r2
 8005790:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	693a      	ldr	r2, [r7, #16]
 8005796:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	68fa      	ldr	r2, [r7, #12]
 800579c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	685a      	ldr	r2, [r3, #4]
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	697a      	ldr	r2, [r7, #20]
 80057aa:	621a      	str	r2, [r3, #32]
}
 80057ac:	bf00      	nop
 80057ae:	371c      	adds	r7, #28
 80057b0:	46bd      	mov	sp, r7
 80057b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b6:	4770      	bx	lr
 80057b8:	40010000 	.word	0x40010000

080057bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80057bc:	b480      	push	{r7}
 80057be:	b087      	sub	sp, #28
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
 80057c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6a1b      	ldr	r3, [r3, #32]
 80057ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6a1b      	ldr	r3, [r3, #32]
 80057d6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	685b      	ldr	r3, [r3, #4]
 80057dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	69db      	ldr	r3, [r3, #28]
 80057e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80057ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	021b      	lsls	r3, r3, #8
 80057fa:	68fa      	ldr	r2, [r7, #12]
 80057fc:	4313      	orrs	r3, r2
 80057fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005800:	693b      	ldr	r3, [r7, #16]
 8005802:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005806:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	689b      	ldr	r3, [r3, #8]
 800580c:	031b      	lsls	r3, r3, #12
 800580e:	693a      	ldr	r2, [r7, #16]
 8005810:	4313      	orrs	r3, r2
 8005812:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	4a10      	ldr	r2, [pc, #64]	; (8005858 <TIM_OC4_SetConfig+0x9c>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d109      	bne.n	8005830 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800581c:	697b      	ldr	r3, [r7, #20]
 800581e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005822:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	695b      	ldr	r3, [r3, #20]
 8005828:	019b      	lsls	r3, r3, #6
 800582a:	697a      	ldr	r2, [r7, #20]
 800582c:	4313      	orrs	r3, r2
 800582e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	697a      	ldr	r2, [r7, #20]
 8005834:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	68fa      	ldr	r2, [r7, #12]
 800583a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	685a      	ldr	r2, [r3, #4]
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	693a      	ldr	r2, [r7, #16]
 8005848:	621a      	str	r2, [r3, #32]
}
 800584a:	bf00      	nop
 800584c:	371c      	adds	r7, #28
 800584e:	46bd      	mov	sp, r7
 8005850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005854:	4770      	bx	lr
 8005856:	bf00      	nop
 8005858:	40010000 	.word	0x40010000

0800585c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800585c:	b480      	push	{r7}
 800585e:	b087      	sub	sp, #28
 8005860:	af00      	add	r7, sp, #0
 8005862:	60f8      	str	r0, [r7, #12]
 8005864:	60b9      	str	r1, [r7, #8]
 8005866:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	6a1b      	ldr	r3, [r3, #32]
 800586c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	6a1b      	ldr	r3, [r3, #32]
 8005872:	f023 0201 	bic.w	r2, r3, #1
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	699b      	ldr	r3, [r3, #24]
 800587e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005880:	693b      	ldr	r3, [r7, #16]
 8005882:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005886:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	011b      	lsls	r3, r3, #4
 800588c:	693a      	ldr	r2, [r7, #16]
 800588e:	4313      	orrs	r3, r2
 8005890:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	f023 030a 	bic.w	r3, r3, #10
 8005898:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800589a:	697a      	ldr	r2, [r7, #20]
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	4313      	orrs	r3, r2
 80058a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	693a      	ldr	r2, [r7, #16]
 80058a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	697a      	ldr	r2, [r7, #20]
 80058ac:	621a      	str	r2, [r3, #32]
}
 80058ae:	bf00      	nop
 80058b0:	371c      	adds	r7, #28
 80058b2:	46bd      	mov	sp, r7
 80058b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b8:	4770      	bx	lr

080058ba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80058ba:	b480      	push	{r7}
 80058bc:	b087      	sub	sp, #28
 80058be:	af00      	add	r7, sp, #0
 80058c0:	60f8      	str	r0, [r7, #12]
 80058c2:	60b9      	str	r1, [r7, #8]
 80058c4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	6a1b      	ldr	r3, [r3, #32]
 80058ca:	f023 0210 	bic.w	r2, r3, #16
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	699b      	ldr	r3, [r3, #24]
 80058d6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	6a1b      	ldr	r3, [r3, #32]
 80058dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80058de:	697b      	ldr	r3, [r7, #20]
 80058e0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80058e4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	031b      	lsls	r3, r3, #12
 80058ea:	697a      	ldr	r2, [r7, #20]
 80058ec:	4313      	orrs	r3, r2
 80058ee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80058f6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	011b      	lsls	r3, r3, #4
 80058fc:	693a      	ldr	r2, [r7, #16]
 80058fe:	4313      	orrs	r3, r2
 8005900:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	697a      	ldr	r2, [r7, #20]
 8005906:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	693a      	ldr	r2, [r7, #16]
 800590c:	621a      	str	r2, [r3, #32]
}
 800590e:	bf00      	nop
 8005910:	371c      	adds	r7, #28
 8005912:	46bd      	mov	sp, r7
 8005914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005918:	4770      	bx	lr

0800591a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800591a:	b480      	push	{r7}
 800591c:	b085      	sub	sp, #20
 800591e:	af00      	add	r7, sp, #0
 8005920:	6078      	str	r0, [r7, #4]
 8005922:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	689b      	ldr	r3, [r3, #8]
 8005928:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005930:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005932:	683a      	ldr	r2, [r7, #0]
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	4313      	orrs	r3, r2
 8005938:	f043 0307 	orr.w	r3, r3, #7
 800593c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	68fa      	ldr	r2, [r7, #12]
 8005942:	609a      	str	r2, [r3, #8]
}
 8005944:	bf00      	nop
 8005946:	3714      	adds	r7, #20
 8005948:	46bd      	mov	sp, r7
 800594a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594e:	4770      	bx	lr

08005950 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005950:	b480      	push	{r7}
 8005952:	b087      	sub	sp, #28
 8005954:	af00      	add	r7, sp, #0
 8005956:	60f8      	str	r0, [r7, #12]
 8005958:	60b9      	str	r1, [r7, #8]
 800595a:	607a      	str	r2, [r7, #4]
 800595c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	689b      	ldr	r3, [r3, #8]
 8005962:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800596a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	021a      	lsls	r2, r3, #8
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	431a      	orrs	r2, r3
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	4313      	orrs	r3, r2
 8005978:	697a      	ldr	r2, [r7, #20]
 800597a:	4313      	orrs	r3, r2
 800597c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	697a      	ldr	r2, [r7, #20]
 8005982:	609a      	str	r2, [r3, #8]
}
 8005984:	bf00      	nop
 8005986:	371c      	adds	r7, #28
 8005988:	46bd      	mov	sp, r7
 800598a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598e:	4770      	bx	lr

08005990 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005990:	b480      	push	{r7}
 8005992:	b087      	sub	sp, #28
 8005994:	af00      	add	r7, sp, #0
 8005996:	60f8      	str	r0, [r7, #12]
 8005998:	60b9      	str	r1, [r7, #8]
 800599a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	f003 031f 	and.w	r3, r3, #31
 80059a2:	2201      	movs	r2, #1
 80059a4:	fa02 f303 	lsl.w	r3, r2, r3
 80059a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	6a1a      	ldr	r2, [r3, #32]
 80059ae:	697b      	ldr	r3, [r7, #20]
 80059b0:	43db      	mvns	r3, r3
 80059b2:	401a      	ands	r2, r3
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	6a1a      	ldr	r2, [r3, #32]
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	f003 031f 	and.w	r3, r3, #31
 80059c2:	6879      	ldr	r1, [r7, #4]
 80059c4:	fa01 f303 	lsl.w	r3, r1, r3
 80059c8:	431a      	orrs	r2, r3
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	621a      	str	r2, [r3, #32]
}
 80059ce:	bf00      	nop
 80059d0:	371c      	adds	r7, #28
 80059d2:	46bd      	mov	sp, r7
 80059d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d8:	4770      	bx	lr
	...

080059dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80059dc:	b480      	push	{r7}
 80059de:	b085      	sub	sp, #20
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
 80059e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059ec:	2b01      	cmp	r3, #1
 80059ee:	d101      	bne.n	80059f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80059f0:	2302      	movs	r3, #2
 80059f2:	e050      	b.n	8005a96 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2201      	movs	r2, #1
 80059f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2202      	movs	r2, #2
 8005a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	685b      	ldr	r3, [r3, #4]
 8005a0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	689b      	ldr	r3, [r3, #8]
 8005a12:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a1a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	68fa      	ldr	r2, [r7, #12]
 8005a22:	4313      	orrs	r3, r2
 8005a24:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	68fa      	ldr	r2, [r7, #12]
 8005a2c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a1c      	ldr	r2, [pc, #112]	; (8005aa4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d018      	beq.n	8005a6a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a40:	d013      	beq.n	8005a6a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a18      	ldr	r2, [pc, #96]	; (8005aa8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d00e      	beq.n	8005a6a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a16      	ldr	r2, [pc, #88]	; (8005aac <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d009      	beq.n	8005a6a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a15      	ldr	r2, [pc, #84]	; (8005ab0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d004      	beq.n	8005a6a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4a13      	ldr	r2, [pc, #76]	; (8005ab4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d10c      	bne.n	8005a84 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a70:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	685b      	ldr	r3, [r3, #4]
 8005a76:	68ba      	ldr	r2, [r7, #8]
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	68ba      	ldr	r2, [r7, #8]
 8005a82:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2201      	movs	r2, #1
 8005a88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005a94:	2300      	movs	r3, #0
}
 8005a96:	4618      	mov	r0, r3
 8005a98:	3714      	adds	r7, #20
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa0:	4770      	bx	lr
 8005aa2:	bf00      	nop
 8005aa4:	40010000 	.word	0x40010000
 8005aa8:	40000400 	.word	0x40000400
 8005aac:	40000800 	.word	0x40000800
 8005ab0:	40000c00 	.word	0x40000c00
 8005ab4:	40014000 	.word	0x40014000

08005ab8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005ab8:	b084      	sub	sp, #16
 8005aba:	b580      	push	{r7, lr}
 8005abc:	b084      	sub	sp, #16
 8005abe:	af00      	add	r7, sp, #0
 8005ac0:	6078      	str	r0, [r7, #4]
 8005ac2:	f107 001c 	add.w	r0, r7, #28
 8005ac6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005acc:	2b01      	cmp	r3, #1
 8005ace:	d122      	bne.n	8005b16 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ad4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	68db      	ldr	r3, [r3, #12]
 8005ae0:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8005ae4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ae8:	687a      	ldr	r2, [r7, #4]
 8005aea:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	68db      	ldr	r3, [r3, #12]
 8005af0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005af8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005afa:	2b01      	cmp	r3, #1
 8005afc:	d105      	bne.n	8005b0a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	68db      	ldr	r3, [r3, #12]
 8005b02:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f001 fbee 	bl	80072ec <USB_CoreReset>
 8005b10:	4603      	mov	r3, r0
 8005b12:	73fb      	strb	r3, [r7, #15]
 8005b14:	e01a      	b.n	8005b4c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	68db      	ldr	r3, [r3, #12]
 8005b1a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005b22:	6878      	ldr	r0, [r7, #4]
 8005b24:	f001 fbe2 	bl	80072ec <USB_CoreReset>
 8005b28:	4603      	mov	r3, r0
 8005b2a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005b2c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d106      	bne.n	8005b40 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b36:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	639a      	str	r2, [r3, #56]	; 0x38
 8005b3e:	e005      	b.n	8005b4c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b44:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005b4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b4e:	2b01      	cmp	r3, #1
 8005b50:	d10b      	bne.n	8005b6a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	f043 0206 	orr.w	r2, r3, #6
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	689b      	ldr	r3, [r3, #8]
 8005b62:	f043 0220 	orr.w	r2, r3, #32
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005b6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	3710      	adds	r7, #16
 8005b70:	46bd      	mov	sp, r7
 8005b72:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005b76:	b004      	add	sp, #16
 8005b78:	4770      	bx	lr
	...

08005b7c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	b087      	sub	sp, #28
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	60f8      	str	r0, [r7, #12]
 8005b84:	60b9      	str	r1, [r7, #8]
 8005b86:	4613      	mov	r3, r2
 8005b88:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005b8a:	79fb      	ldrb	r3, [r7, #7]
 8005b8c:	2b02      	cmp	r3, #2
 8005b8e:	d165      	bne.n	8005c5c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005b90:	68bb      	ldr	r3, [r7, #8]
 8005b92:	4a41      	ldr	r2, [pc, #260]	; (8005c98 <USB_SetTurnaroundTime+0x11c>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d906      	bls.n	8005ba6 <USB_SetTurnaroundTime+0x2a>
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	4a40      	ldr	r2, [pc, #256]	; (8005c9c <USB_SetTurnaroundTime+0x120>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d202      	bcs.n	8005ba6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005ba0:	230f      	movs	r3, #15
 8005ba2:	617b      	str	r3, [r7, #20]
 8005ba4:	e062      	b.n	8005c6c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005ba6:	68bb      	ldr	r3, [r7, #8]
 8005ba8:	4a3c      	ldr	r2, [pc, #240]	; (8005c9c <USB_SetTurnaroundTime+0x120>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d306      	bcc.n	8005bbc <USB_SetTurnaroundTime+0x40>
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	4a3b      	ldr	r2, [pc, #236]	; (8005ca0 <USB_SetTurnaroundTime+0x124>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d202      	bcs.n	8005bbc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005bb6:	230e      	movs	r3, #14
 8005bb8:	617b      	str	r3, [r7, #20]
 8005bba:	e057      	b.n	8005c6c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005bbc:	68bb      	ldr	r3, [r7, #8]
 8005bbe:	4a38      	ldr	r2, [pc, #224]	; (8005ca0 <USB_SetTurnaroundTime+0x124>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d306      	bcc.n	8005bd2 <USB_SetTurnaroundTime+0x56>
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	4a37      	ldr	r2, [pc, #220]	; (8005ca4 <USB_SetTurnaroundTime+0x128>)
 8005bc8:	4293      	cmp	r3, r2
 8005bca:	d202      	bcs.n	8005bd2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005bcc:	230d      	movs	r3, #13
 8005bce:	617b      	str	r3, [r7, #20]
 8005bd0:	e04c      	b.n	8005c6c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005bd2:	68bb      	ldr	r3, [r7, #8]
 8005bd4:	4a33      	ldr	r2, [pc, #204]	; (8005ca4 <USB_SetTurnaroundTime+0x128>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d306      	bcc.n	8005be8 <USB_SetTurnaroundTime+0x6c>
 8005bda:	68bb      	ldr	r3, [r7, #8]
 8005bdc:	4a32      	ldr	r2, [pc, #200]	; (8005ca8 <USB_SetTurnaroundTime+0x12c>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d802      	bhi.n	8005be8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8005be2:	230c      	movs	r3, #12
 8005be4:	617b      	str	r3, [r7, #20]
 8005be6:	e041      	b.n	8005c6c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	4a2f      	ldr	r2, [pc, #188]	; (8005ca8 <USB_SetTurnaroundTime+0x12c>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d906      	bls.n	8005bfe <USB_SetTurnaroundTime+0x82>
 8005bf0:	68bb      	ldr	r3, [r7, #8]
 8005bf2:	4a2e      	ldr	r2, [pc, #184]	; (8005cac <USB_SetTurnaroundTime+0x130>)
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d802      	bhi.n	8005bfe <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005bf8:	230b      	movs	r3, #11
 8005bfa:	617b      	str	r3, [r7, #20]
 8005bfc:	e036      	b.n	8005c6c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005bfe:	68bb      	ldr	r3, [r7, #8]
 8005c00:	4a2a      	ldr	r2, [pc, #168]	; (8005cac <USB_SetTurnaroundTime+0x130>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d906      	bls.n	8005c14 <USB_SetTurnaroundTime+0x98>
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	4a29      	ldr	r2, [pc, #164]	; (8005cb0 <USB_SetTurnaroundTime+0x134>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d802      	bhi.n	8005c14 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005c0e:	230a      	movs	r3, #10
 8005c10:	617b      	str	r3, [r7, #20]
 8005c12:	e02b      	b.n	8005c6c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005c14:	68bb      	ldr	r3, [r7, #8]
 8005c16:	4a26      	ldr	r2, [pc, #152]	; (8005cb0 <USB_SetTurnaroundTime+0x134>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d906      	bls.n	8005c2a <USB_SetTurnaroundTime+0xae>
 8005c1c:	68bb      	ldr	r3, [r7, #8]
 8005c1e:	4a25      	ldr	r2, [pc, #148]	; (8005cb4 <USB_SetTurnaroundTime+0x138>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d202      	bcs.n	8005c2a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005c24:	2309      	movs	r3, #9
 8005c26:	617b      	str	r3, [r7, #20]
 8005c28:	e020      	b.n	8005c6c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	4a21      	ldr	r2, [pc, #132]	; (8005cb4 <USB_SetTurnaroundTime+0x138>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d306      	bcc.n	8005c40 <USB_SetTurnaroundTime+0xc4>
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	4a20      	ldr	r2, [pc, #128]	; (8005cb8 <USB_SetTurnaroundTime+0x13c>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d802      	bhi.n	8005c40 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005c3a:	2308      	movs	r3, #8
 8005c3c:	617b      	str	r3, [r7, #20]
 8005c3e:	e015      	b.n	8005c6c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005c40:	68bb      	ldr	r3, [r7, #8]
 8005c42:	4a1d      	ldr	r2, [pc, #116]	; (8005cb8 <USB_SetTurnaroundTime+0x13c>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d906      	bls.n	8005c56 <USB_SetTurnaroundTime+0xda>
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	4a1c      	ldr	r2, [pc, #112]	; (8005cbc <USB_SetTurnaroundTime+0x140>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d202      	bcs.n	8005c56 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005c50:	2307      	movs	r3, #7
 8005c52:	617b      	str	r3, [r7, #20]
 8005c54:	e00a      	b.n	8005c6c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005c56:	2306      	movs	r3, #6
 8005c58:	617b      	str	r3, [r7, #20]
 8005c5a:	e007      	b.n	8005c6c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005c5c:	79fb      	ldrb	r3, [r7, #7]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d102      	bne.n	8005c68 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005c62:	2309      	movs	r3, #9
 8005c64:	617b      	str	r3, [r7, #20]
 8005c66:	e001      	b.n	8005c6c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005c68:	2309      	movs	r3, #9
 8005c6a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	68db      	ldr	r3, [r3, #12]
 8005c70:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	68da      	ldr	r2, [r3, #12]
 8005c7c:	697b      	ldr	r3, [r7, #20]
 8005c7e:	029b      	lsls	r3, r3, #10
 8005c80:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8005c84:	431a      	orrs	r2, r3
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005c8a:	2300      	movs	r3, #0
}
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	371c      	adds	r7, #28
 8005c90:	46bd      	mov	sp, r7
 8005c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c96:	4770      	bx	lr
 8005c98:	00d8acbf 	.word	0x00d8acbf
 8005c9c:	00e4e1c0 	.word	0x00e4e1c0
 8005ca0:	00f42400 	.word	0x00f42400
 8005ca4:	01067380 	.word	0x01067380
 8005ca8:	011a499f 	.word	0x011a499f
 8005cac:	01312cff 	.word	0x01312cff
 8005cb0:	014ca43f 	.word	0x014ca43f
 8005cb4:	016e3600 	.word	0x016e3600
 8005cb8:	01a6ab1f 	.word	0x01a6ab1f
 8005cbc:	01e84800 	.word	0x01e84800

08005cc0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b083      	sub	sp, #12
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	689b      	ldr	r3, [r3, #8]
 8005ccc:	f043 0201 	orr.w	r2, r3, #1
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005cd4:	2300      	movs	r3, #0
}
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	370c      	adds	r7, #12
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce0:	4770      	bx	lr

08005ce2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005ce2:	b480      	push	{r7}
 8005ce4:	b083      	sub	sp, #12
 8005ce6:	af00      	add	r7, sp, #0
 8005ce8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	689b      	ldr	r3, [r3, #8]
 8005cee:	f023 0201 	bic.w	r2, r3, #1
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005cf6:	2300      	movs	r3, #0
}
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	370c      	adds	r7, #12
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d02:	4770      	bx	lr

08005d04 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b084      	sub	sp, #16
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
 8005d0c:	460b      	mov	r3, r1
 8005d0e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005d10:	2300      	movs	r3, #0
 8005d12:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	68db      	ldr	r3, [r3, #12]
 8005d18:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005d20:	78fb      	ldrb	r3, [r7, #3]
 8005d22:	2b01      	cmp	r3, #1
 8005d24:	d115      	bne.n	8005d52 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	68db      	ldr	r3, [r3, #12]
 8005d2a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005d32:	2001      	movs	r0, #1
 8005d34:	f7fb ff0a 	bl	8001b4c <HAL_Delay>
      ms++;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	3301      	adds	r3, #1
 8005d3c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	f001 fa45 	bl	80071ce <USB_GetMode>
 8005d44:	4603      	mov	r3, r0
 8005d46:	2b01      	cmp	r3, #1
 8005d48:	d01e      	beq.n	8005d88 <USB_SetCurrentMode+0x84>
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	2b31      	cmp	r3, #49	; 0x31
 8005d4e:	d9f0      	bls.n	8005d32 <USB_SetCurrentMode+0x2e>
 8005d50:	e01a      	b.n	8005d88 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005d52:	78fb      	ldrb	r3, [r7, #3]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d115      	bne.n	8005d84 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	68db      	ldr	r3, [r3, #12]
 8005d5c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005d64:	2001      	movs	r0, #1
 8005d66:	f7fb fef1 	bl	8001b4c <HAL_Delay>
      ms++;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	3301      	adds	r3, #1
 8005d6e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8005d70:	6878      	ldr	r0, [r7, #4]
 8005d72:	f001 fa2c 	bl	80071ce <USB_GetMode>
 8005d76:	4603      	mov	r3, r0
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d005      	beq.n	8005d88 <USB_SetCurrentMode+0x84>
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	2b31      	cmp	r3, #49	; 0x31
 8005d80:	d9f0      	bls.n	8005d64 <USB_SetCurrentMode+0x60>
 8005d82:	e001      	b.n	8005d88 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005d84:	2301      	movs	r3, #1
 8005d86:	e005      	b.n	8005d94 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	2b32      	cmp	r3, #50	; 0x32
 8005d8c:	d101      	bne.n	8005d92 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005d8e:	2301      	movs	r3, #1
 8005d90:	e000      	b.n	8005d94 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005d92:	2300      	movs	r3, #0
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	3710      	adds	r7, #16
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}

08005d9c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005d9c:	b084      	sub	sp, #16
 8005d9e:	b580      	push	{r7, lr}
 8005da0:	b086      	sub	sp, #24
 8005da2:	af00      	add	r7, sp, #0
 8005da4:	6078      	str	r0, [r7, #4]
 8005da6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005daa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005dae:	2300      	movs	r3, #0
 8005db0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005db6:	2300      	movs	r3, #0
 8005db8:	613b      	str	r3, [r7, #16]
 8005dba:	e009      	b.n	8005dd0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005dbc:	687a      	ldr	r2, [r7, #4]
 8005dbe:	693b      	ldr	r3, [r7, #16]
 8005dc0:	3340      	adds	r3, #64	; 0x40
 8005dc2:	009b      	lsls	r3, r3, #2
 8005dc4:	4413      	add	r3, r2
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	3301      	adds	r3, #1
 8005dce:	613b      	str	r3, [r7, #16]
 8005dd0:	693b      	ldr	r3, [r7, #16]
 8005dd2:	2b0e      	cmp	r3, #14
 8005dd4:	d9f2      	bls.n	8005dbc <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005dd6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d11c      	bne.n	8005e16 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	68fa      	ldr	r2, [r7, #12]
 8005de6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005dea:	f043 0302 	orr.w	r3, r3, #2
 8005dee:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005df4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e00:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e0c:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	639a      	str	r2, [r3, #56]	; 0x38
 8005e14:	e00b      	b.n	8005e2e <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e1a:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e26:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005e34:	461a      	mov	r2, r3
 8005e36:	2300      	movs	r3, #0
 8005e38:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e40:	4619      	mov	r1, r3
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e48:	461a      	mov	r2, r3
 8005e4a:	680b      	ldr	r3, [r1, #0]
 8005e4c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005e4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e50:	2b01      	cmp	r3, #1
 8005e52:	d10c      	bne.n	8005e6e <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005e54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d104      	bne.n	8005e64 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005e5a:	2100      	movs	r1, #0
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	f000 f965 	bl	800612c <USB_SetDevSpeed>
 8005e62:	e008      	b.n	8005e76 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005e64:	2101      	movs	r1, #1
 8005e66:	6878      	ldr	r0, [r7, #4]
 8005e68:	f000 f960 	bl	800612c <USB_SetDevSpeed>
 8005e6c:	e003      	b.n	8005e76 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005e6e:	2103      	movs	r1, #3
 8005e70:	6878      	ldr	r0, [r7, #4]
 8005e72:	f000 f95b 	bl	800612c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005e76:	2110      	movs	r1, #16
 8005e78:	6878      	ldr	r0, [r7, #4]
 8005e7a:	f000 f8f3 	bl	8006064 <USB_FlushTxFifo>
 8005e7e:	4603      	mov	r3, r0
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d001      	beq.n	8005e88 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8005e84:	2301      	movs	r3, #1
 8005e86:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005e88:	6878      	ldr	r0, [r7, #4]
 8005e8a:	f000 f91f 	bl	80060cc <USB_FlushRxFifo>
 8005e8e:	4603      	mov	r3, r0
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d001      	beq.n	8005e98 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8005e94:	2301      	movs	r3, #1
 8005e96:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e9e:	461a      	mov	r2, r3
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005eaa:	461a      	mov	r2, r3
 8005eac:	2300      	movs	r3, #0
 8005eae:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005eb6:	461a      	mov	r2, r3
 8005eb8:	2300      	movs	r3, #0
 8005eba:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	613b      	str	r3, [r7, #16]
 8005ec0:	e043      	b.n	8005f4a <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005ec2:	693b      	ldr	r3, [r7, #16]
 8005ec4:	015a      	lsls	r2, r3, #5
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	4413      	add	r3, r2
 8005eca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005ed4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005ed8:	d118      	bne.n	8005f0c <USB_DevInit+0x170>
    {
      if (i == 0U)
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d10a      	bne.n	8005ef6 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005ee0:	693b      	ldr	r3, [r7, #16]
 8005ee2:	015a      	lsls	r2, r3, #5
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	4413      	add	r3, r2
 8005ee8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005eec:	461a      	mov	r2, r3
 8005eee:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005ef2:	6013      	str	r3, [r2, #0]
 8005ef4:	e013      	b.n	8005f1e <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005ef6:	693b      	ldr	r3, [r7, #16]
 8005ef8:	015a      	lsls	r2, r3, #5
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	4413      	add	r3, r2
 8005efe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f02:	461a      	mov	r2, r3
 8005f04:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005f08:	6013      	str	r3, [r2, #0]
 8005f0a:	e008      	b.n	8005f1e <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005f0c:	693b      	ldr	r3, [r7, #16]
 8005f0e:	015a      	lsls	r2, r3, #5
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	4413      	add	r3, r2
 8005f14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f18:	461a      	mov	r2, r3
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005f1e:	693b      	ldr	r3, [r7, #16]
 8005f20:	015a      	lsls	r2, r3, #5
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	4413      	add	r3, r2
 8005f26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f2a:	461a      	mov	r2, r3
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005f30:	693b      	ldr	r3, [r7, #16]
 8005f32:	015a      	lsls	r2, r3, #5
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	4413      	add	r3, r2
 8005f38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f3c:	461a      	mov	r2, r3
 8005f3e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005f42:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005f44:	693b      	ldr	r3, [r7, #16]
 8005f46:	3301      	adds	r3, #1
 8005f48:	613b      	str	r3, [r7, #16]
 8005f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f4c:	693a      	ldr	r2, [r7, #16]
 8005f4e:	429a      	cmp	r2, r3
 8005f50:	d3b7      	bcc.n	8005ec2 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005f52:	2300      	movs	r3, #0
 8005f54:	613b      	str	r3, [r7, #16]
 8005f56:	e043      	b.n	8005fe0 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005f58:	693b      	ldr	r3, [r7, #16]
 8005f5a:	015a      	lsls	r2, r3, #5
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	4413      	add	r3, r2
 8005f60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005f6a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005f6e:	d118      	bne.n	8005fa2 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8005f70:	693b      	ldr	r3, [r7, #16]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d10a      	bne.n	8005f8c <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	015a      	lsls	r2, r3, #5
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	4413      	add	r3, r2
 8005f7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f82:	461a      	mov	r2, r3
 8005f84:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005f88:	6013      	str	r3, [r2, #0]
 8005f8a:	e013      	b.n	8005fb4 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005f8c:	693b      	ldr	r3, [r7, #16]
 8005f8e:	015a      	lsls	r2, r3, #5
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	4413      	add	r3, r2
 8005f94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f98:	461a      	mov	r2, r3
 8005f9a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005f9e:	6013      	str	r3, [r2, #0]
 8005fa0:	e008      	b.n	8005fb4 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	015a      	lsls	r2, r3, #5
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	4413      	add	r3, r2
 8005faa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fae:	461a      	mov	r2, r3
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005fb4:	693b      	ldr	r3, [r7, #16]
 8005fb6:	015a      	lsls	r2, r3, #5
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	4413      	add	r3, r2
 8005fbc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fc0:	461a      	mov	r2, r3
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005fc6:	693b      	ldr	r3, [r7, #16]
 8005fc8:	015a      	lsls	r2, r3, #5
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	4413      	add	r3, r2
 8005fce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fd2:	461a      	mov	r2, r3
 8005fd4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005fd8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005fda:	693b      	ldr	r3, [r7, #16]
 8005fdc:	3301      	adds	r3, #1
 8005fde:	613b      	str	r3, [r7, #16]
 8005fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fe2:	693a      	ldr	r2, [r7, #16]
 8005fe4:	429a      	cmp	r2, r3
 8005fe6:	d3b7      	bcc.n	8005f58 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005fee:	691b      	ldr	r3, [r3, #16]
 8005ff0:	68fa      	ldr	r2, [r7, #12]
 8005ff2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005ff6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ffa:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2200      	movs	r2, #0
 8006000:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006008:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800600a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800600c:	2b00      	cmp	r3, #0
 800600e:	d105      	bne.n	800601c <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	699b      	ldr	r3, [r3, #24]
 8006014:	f043 0210 	orr.w	r2, r3, #16
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	699a      	ldr	r2, [r3, #24]
 8006020:	4b0f      	ldr	r3, [pc, #60]	; (8006060 <USB_DevInit+0x2c4>)
 8006022:	4313      	orrs	r3, r2
 8006024:	687a      	ldr	r2, [r7, #4]
 8006026:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006028:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800602a:	2b00      	cmp	r3, #0
 800602c:	d005      	beq.n	800603a <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	699b      	ldr	r3, [r3, #24]
 8006032:	f043 0208 	orr.w	r2, r3, #8
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800603a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800603c:	2b01      	cmp	r3, #1
 800603e:	d107      	bne.n	8006050 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	699b      	ldr	r3, [r3, #24]
 8006044:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006048:	f043 0304 	orr.w	r3, r3, #4
 800604c:	687a      	ldr	r2, [r7, #4]
 800604e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006050:	7dfb      	ldrb	r3, [r7, #23]
}
 8006052:	4618      	mov	r0, r3
 8006054:	3718      	adds	r7, #24
 8006056:	46bd      	mov	sp, r7
 8006058:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800605c:	b004      	add	sp, #16
 800605e:	4770      	bx	lr
 8006060:	803c3800 	.word	0x803c3800

08006064 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006064:	b480      	push	{r7}
 8006066:	b085      	sub	sp, #20
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
 800606c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800606e:	2300      	movs	r3, #0
 8006070:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	3301      	adds	r3, #1
 8006076:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	4a13      	ldr	r2, [pc, #76]	; (80060c8 <USB_FlushTxFifo+0x64>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d901      	bls.n	8006084 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006080:	2303      	movs	r3, #3
 8006082:	e01b      	b.n	80060bc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	691b      	ldr	r3, [r3, #16]
 8006088:	2b00      	cmp	r3, #0
 800608a:	daf2      	bge.n	8006072 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800608c:	2300      	movs	r3, #0
 800608e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	019b      	lsls	r3, r3, #6
 8006094:	f043 0220 	orr.w	r2, r3, #32
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	3301      	adds	r3, #1
 80060a0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	4a08      	ldr	r2, [pc, #32]	; (80060c8 <USB_FlushTxFifo+0x64>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d901      	bls.n	80060ae <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80060aa:	2303      	movs	r3, #3
 80060ac:	e006      	b.n	80060bc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	691b      	ldr	r3, [r3, #16]
 80060b2:	f003 0320 	and.w	r3, r3, #32
 80060b6:	2b20      	cmp	r3, #32
 80060b8:	d0f0      	beq.n	800609c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80060ba:	2300      	movs	r3, #0
}
 80060bc:	4618      	mov	r0, r3
 80060be:	3714      	adds	r7, #20
 80060c0:	46bd      	mov	sp, r7
 80060c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c6:	4770      	bx	lr
 80060c8:	00030d40 	.word	0x00030d40

080060cc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80060cc:	b480      	push	{r7}
 80060ce:	b085      	sub	sp, #20
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80060d4:	2300      	movs	r3, #0
 80060d6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	3301      	adds	r3, #1
 80060dc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	4a11      	ldr	r2, [pc, #68]	; (8006128 <USB_FlushRxFifo+0x5c>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d901      	bls.n	80060ea <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80060e6:	2303      	movs	r3, #3
 80060e8:	e018      	b.n	800611c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	691b      	ldr	r3, [r3, #16]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	daf2      	bge.n	80060d8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80060f2:	2300      	movs	r3, #0
 80060f4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2210      	movs	r2, #16
 80060fa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	3301      	adds	r3, #1
 8006100:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	4a08      	ldr	r2, [pc, #32]	; (8006128 <USB_FlushRxFifo+0x5c>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d901      	bls.n	800610e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800610a:	2303      	movs	r3, #3
 800610c:	e006      	b.n	800611c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	691b      	ldr	r3, [r3, #16]
 8006112:	f003 0310 	and.w	r3, r3, #16
 8006116:	2b10      	cmp	r3, #16
 8006118:	d0f0      	beq.n	80060fc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800611a:	2300      	movs	r3, #0
}
 800611c:	4618      	mov	r0, r3
 800611e:	3714      	adds	r7, #20
 8006120:	46bd      	mov	sp, r7
 8006122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006126:	4770      	bx	lr
 8006128:	00030d40 	.word	0x00030d40

0800612c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800612c:	b480      	push	{r7}
 800612e:	b085      	sub	sp, #20
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
 8006134:	460b      	mov	r3, r1
 8006136:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006142:	681a      	ldr	r2, [r3, #0]
 8006144:	78fb      	ldrb	r3, [r7, #3]
 8006146:	68f9      	ldr	r1, [r7, #12]
 8006148:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800614c:	4313      	orrs	r3, r2
 800614e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006150:	2300      	movs	r3, #0
}
 8006152:	4618      	mov	r0, r3
 8006154:	3714      	adds	r7, #20
 8006156:	46bd      	mov	sp, r7
 8006158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615c:	4770      	bx	lr

0800615e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800615e:	b480      	push	{r7}
 8006160:	b087      	sub	sp, #28
 8006162:	af00      	add	r7, sp, #0
 8006164:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800616a:	693b      	ldr	r3, [r7, #16]
 800616c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006170:	689b      	ldr	r3, [r3, #8]
 8006172:	f003 0306 	and.w	r3, r3, #6
 8006176:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d102      	bne.n	8006184 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800617e:	2300      	movs	r3, #0
 8006180:	75fb      	strb	r3, [r7, #23]
 8006182:	e00a      	b.n	800619a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	2b02      	cmp	r3, #2
 8006188:	d002      	beq.n	8006190 <USB_GetDevSpeed+0x32>
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2b06      	cmp	r3, #6
 800618e:	d102      	bne.n	8006196 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006190:	2302      	movs	r3, #2
 8006192:	75fb      	strb	r3, [r7, #23]
 8006194:	e001      	b.n	800619a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006196:	230f      	movs	r3, #15
 8006198:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800619a:	7dfb      	ldrb	r3, [r7, #23]
}
 800619c:	4618      	mov	r0, r3
 800619e:	371c      	adds	r7, #28
 80061a0:	46bd      	mov	sp, r7
 80061a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a6:	4770      	bx	lr

080061a8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80061a8:	b480      	push	{r7}
 80061aa:	b085      	sub	sp, #20
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
 80061b0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	781b      	ldrb	r3, [r3, #0]
 80061ba:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	785b      	ldrb	r3, [r3, #1]
 80061c0:	2b01      	cmp	r3, #1
 80061c2:	d13a      	bne.n	800623a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80061ca:	69da      	ldr	r2, [r3, #28]
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	781b      	ldrb	r3, [r3, #0]
 80061d0:	f003 030f 	and.w	r3, r3, #15
 80061d4:	2101      	movs	r1, #1
 80061d6:	fa01 f303 	lsl.w	r3, r1, r3
 80061da:	b29b      	uxth	r3, r3
 80061dc:	68f9      	ldr	r1, [r7, #12]
 80061de:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80061e2:	4313      	orrs	r3, r2
 80061e4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	015a      	lsls	r2, r3, #5
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	4413      	add	r3, r2
 80061ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d155      	bne.n	80062a8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	015a      	lsls	r2, r3, #5
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	4413      	add	r3, r2
 8006204:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	68db      	ldr	r3, [r3, #12]
 800620e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	791b      	ldrb	r3, [r3, #4]
 8006216:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006218:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800621a:	68bb      	ldr	r3, [r7, #8]
 800621c:	059b      	lsls	r3, r3, #22
 800621e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006220:	4313      	orrs	r3, r2
 8006222:	68ba      	ldr	r2, [r7, #8]
 8006224:	0151      	lsls	r1, r2, #5
 8006226:	68fa      	ldr	r2, [r7, #12]
 8006228:	440a      	add	r2, r1
 800622a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800622e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006232:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006236:	6013      	str	r3, [r2, #0]
 8006238:	e036      	b.n	80062a8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006240:	69da      	ldr	r2, [r3, #28]
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	781b      	ldrb	r3, [r3, #0]
 8006246:	f003 030f 	and.w	r3, r3, #15
 800624a:	2101      	movs	r1, #1
 800624c:	fa01 f303 	lsl.w	r3, r1, r3
 8006250:	041b      	lsls	r3, r3, #16
 8006252:	68f9      	ldr	r1, [r7, #12]
 8006254:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006258:	4313      	orrs	r3, r2
 800625a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800625c:	68bb      	ldr	r3, [r7, #8]
 800625e:	015a      	lsls	r2, r3, #5
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	4413      	add	r3, r2
 8006264:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800626e:	2b00      	cmp	r3, #0
 8006270:	d11a      	bne.n	80062a8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	015a      	lsls	r2, r3, #5
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	4413      	add	r3, r2
 800627a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800627e:	681a      	ldr	r2, [r3, #0]
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	68db      	ldr	r3, [r3, #12]
 8006284:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	791b      	ldrb	r3, [r3, #4]
 800628c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800628e:	430b      	orrs	r3, r1
 8006290:	4313      	orrs	r3, r2
 8006292:	68ba      	ldr	r2, [r7, #8]
 8006294:	0151      	lsls	r1, r2, #5
 8006296:	68fa      	ldr	r2, [r7, #12]
 8006298:	440a      	add	r2, r1
 800629a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800629e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80062a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80062a6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80062a8:	2300      	movs	r3, #0
}
 80062aa:	4618      	mov	r0, r3
 80062ac:	3714      	adds	r7, #20
 80062ae:	46bd      	mov	sp, r7
 80062b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b4:	4770      	bx	lr
	...

080062b8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80062b8:	b480      	push	{r7}
 80062ba:	b085      	sub	sp, #20
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
 80062c0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	781b      	ldrb	r3, [r3, #0]
 80062ca:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	785b      	ldrb	r3, [r3, #1]
 80062d0:	2b01      	cmp	r3, #1
 80062d2:	d161      	bne.n	8006398 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80062d4:	68bb      	ldr	r3, [r7, #8]
 80062d6:	015a      	lsls	r2, r3, #5
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	4413      	add	r3, r2
 80062dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80062e6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80062ea:	d11f      	bne.n	800632c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	015a      	lsls	r2, r3, #5
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	4413      	add	r3, r2
 80062f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	68ba      	ldr	r2, [r7, #8]
 80062fc:	0151      	lsls	r1, r2, #5
 80062fe:	68fa      	ldr	r2, [r7, #12]
 8006300:	440a      	add	r2, r1
 8006302:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006306:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800630a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	015a      	lsls	r2, r3, #5
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	4413      	add	r3, r2
 8006314:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	68ba      	ldr	r2, [r7, #8]
 800631c:	0151      	lsls	r1, r2, #5
 800631e:	68fa      	ldr	r2, [r7, #12]
 8006320:	440a      	add	r2, r1
 8006322:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006326:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800632a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006332:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	781b      	ldrb	r3, [r3, #0]
 8006338:	f003 030f 	and.w	r3, r3, #15
 800633c:	2101      	movs	r1, #1
 800633e:	fa01 f303 	lsl.w	r3, r1, r3
 8006342:	b29b      	uxth	r3, r3
 8006344:	43db      	mvns	r3, r3
 8006346:	68f9      	ldr	r1, [r7, #12]
 8006348:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800634c:	4013      	ands	r3, r2
 800634e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006356:	69da      	ldr	r2, [r3, #28]
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	781b      	ldrb	r3, [r3, #0]
 800635c:	f003 030f 	and.w	r3, r3, #15
 8006360:	2101      	movs	r1, #1
 8006362:	fa01 f303 	lsl.w	r3, r1, r3
 8006366:	b29b      	uxth	r3, r3
 8006368:	43db      	mvns	r3, r3
 800636a:	68f9      	ldr	r1, [r7, #12]
 800636c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006370:	4013      	ands	r3, r2
 8006372:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	015a      	lsls	r2, r3, #5
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	4413      	add	r3, r2
 800637c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006380:	681a      	ldr	r2, [r3, #0]
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	0159      	lsls	r1, r3, #5
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	440b      	add	r3, r1
 800638a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800638e:	4619      	mov	r1, r3
 8006390:	4b35      	ldr	r3, [pc, #212]	; (8006468 <USB_DeactivateEndpoint+0x1b0>)
 8006392:	4013      	ands	r3, r2
 8006394:	600b      	str	r3, [r1, #0]
 8006396:	e060      	b.n	800645a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	015a      	lsls	r2, r3, #5
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	4413      	add	r3, r2
 80063a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80063aa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80063ae:	d11f      	bne.n	80063f0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80063b0:	68bb      	ldr	r3, [r7, #8]
 80063b2:	015a      	lsls	r2, r3, #5
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	4413      	add	r3, r2
 80063b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	68ba      	ldr	r2, [r7, #8]
 80063c0:	0151      	lsls	r1, r2, #5
 80063c2:	68fa      	ldr	r2, [r7, #12]
 80063c4:	440a      	add	r2, r1
 80063c6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80063ca:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80063ce:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	015a      	lsls	r2, r3, #5
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	4413      	add	r3, r2
 80063d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	68ba      	ldr	r2, [r7, #8]
 80063e0:	0151      	lsls	r1, r2, #5
 80063e2:	68fa      	ldr	r2, [r7, #12]
 80063e4:	440a      	add	r2, r1
 80063e6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80063ea:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80063ee:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80063f6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	781b      	ldrb	r3, [r3, #0]
 80063fc:	f003 030f 	and.w	r3, r3, #15
 8006400:	2101      	movs	r1, #1
 8006402:	fa01 f303 	lsl.w	r3, r1, r3
 8006406:	041b      	lsls	r3, r3, #16
 8006408:	43db      	mvns	r3, r3
 800640a:	68f9      	ldr	r1, [r7, #12]
 800640c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006410:	4013      	ands	r3, r2
 8006412:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800641a:	69da      	ldr	r2, [r3, #28]
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	781b      	ldrb	r3, [r3, #0]
 8006420:	f003 030f 	and.w	r3, r3, #15
 8006424:	2101      	movs	r1, #1
 8006426:	fa01 f303 	lsl.w	r3, r1, r3
 800642a:	041b      	lsls	r3, r3, #16
 800642c:	43db      	mvns	r3, r3
 800642e:	68f9      	ldr	r1, [r7, #12]
 8006430:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006434:	4013      	ands	r3, r2
 8006436:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006438:	68bb      	ldr	r3, [r7, #8]
 800643a:	015a      	lsls	r2, r3, #5
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	4413      	add	r3, r2
 8006440:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006444:	681a      	ldr	r2, [r3, #0]
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	0159      	lsls	r1, r3, #5
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	440b      	add	r3, r1
 800644e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006452:	4619      	mov	r1, r3
 8006454:	4b05      	ldr	r3, [pc, #20]	; (800646c <USB_DeactivateEndpoint+0x1b4>)
 8006456:	4013      	ands	r3, r2
 8006458:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800645a:	2300      	movs	r3, #0
}
 800645c:	4618      	mov	r0, r3
 800645e:	3714      	adds	r7, #20
 8006460:	46bd      	mov	sp, r7
 8006462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006466:	4770      	bx	lr
 8006468:	ec337800 	.word	0xec337800
 800646c:	eff37800 	.word	0xeff37800

08006470 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006470:	b580      	push	{r7, lr}
 8006472:	b08a      	sub	sp, #40	; 0x28
 8006474:	af02      	add	r7, sp, #8
 8006476:	60f8      	str	r0, [r7, #12]
 8006478:	60b9      	str	r1, [r7, #8]
 800647a:	4613      	mov	r3, r2
 800647c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006482:	68bb      	ldr	r3, [r7, #8]
 8006484:	781b      	ldrb	r3, [r3, #0]
 8006486:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006488:	68bb      	ldr	r3, [r7, #8]
 800648a:	785b      	ldrb	r3, [r3, #1]
 800648c:	2b01      	cmp	r3, #1
 800648e:	f040 815c 	bne.w	800674a <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006492:	68bb      	ldr	r3, [r7, #8]
 8006494:	699b      	ldr	r3, [r3, #24]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d132      	bne.n	8006500 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800649a:	69bb      	ldr	r3, [r7, #24]
 800649c:	015a      	lsls	r2, r3, #5
 800649e:	69fb      	ldr	r3, [r7, #28]
 80064a0:	4413      	add	r3, r2
 80064a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064a6:	691b      	ldr	r3, [r3, #16]
 80064a8:	69ba      	ldr	r2, [r7, #24]
 80064aa:	0151      	lsls	r1, r2, #5
 80064ac:	69fa      	ldr	r2, [r7, #28]
 80064ae:	440a      	add	r2, r1
 80064b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80064b4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80064b8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80064bc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80064be:	69bb      	ldr	r3, [r7, #24]
 80064c0:	015a      	lsls	r2, r3, #5
 80064c2:	69fb      	ldr	r3, [r7, #28]
 80064c4:	4413      	add	r3, r2
 80064c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064ca:	691b      	ldr	r3, [r3, #16]
 80064cc:	69ba      	ldr	r2, [r7, #24]
 80064ce:	0151      	lsls	r1, r2, #5
 80064d0:	69fa      	ldr	r2, [r7, #28]
 80064d2:	440a      	add	r2, r1
 80064d4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80064d8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80064dc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80064de:	69bb      	ldr	r3, [r7, #24]
 80064e0:	015a      	lsls	r2, r3, #5
 80064e2:	69fb      	ldr	r3, [r7, #28]
 80064e4:	4413      	add	r3, r2
 80064e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064ea:	691b      	ldr	r3, [r3, #16]
 80064ec:	69ba      	ldr	r2, [r7, #24]
 80064ee:	0151      	lsls	r1, r2, #5
 80064f0:	69fa      	ldr	r2, [r7, #28]
 80064f2:	440a      	add	r2, r1
 80064f4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80064f8:	0cdb      	lsrs	r3, r3, #19
 80064fa:	04db      	lsls	r3, r3, #19
 80064fc:	6113      	str	r3, [r2, #16]
 80064fe:	e074      	b.n	80065ea <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006500:	69bb      	ldr	r3, [r7, #24]
 8006502:	015a      	lsls	r2, r3, #5
 8006504:	69fb      	ldr	r3, [r7, #28]
 8006506:	4413      	add	r3, r2
 8006508:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800650c:	691b      	ldr	r3, [r3, #16]
 800650e:	69ba      	ldr	r2, [r7, #24]
 8006510:	0151      	lsls	r1, r2, #5
 8006512:	69fa      	ldr	r2, [r7, #28]
 8006514:	440a      	add	r2, r1
 8006516:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800651a:	0cdb      	lsrs	r3, r3, #19
 800651c:	04db      	lsls	r3, r3, #19
 800651e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006520:	69bb      	ldr	r3, [r7, #24]
 8006522:	015a      	lsls	r2, r3, #5
 8006524:	69fb      	ldr	r3, [r7, #28]
 8006526:	4413      	add	r3, r2
 8006528:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800652c:	691b      	ldr	r3, [r3, #16]
 800652e:	69ba      	ldr	r2, [r7, #24]
 8006530:	0151      	lsls	r1, r2, #5
 8006532:	69fa      	ldr	r2, [r7, #28]
 8006534:	440a      	add	r2, r1
 8006536:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800653a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800653e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006542:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006544:	69bb      	ldr	r3, [r7, #24]
 8006546:	015a      	lsls	r2, r3, #5
 8006548:	69fb      	ldr	r3, [r7, #28]
 800654a:	4413      	add	r3, r2
 800654c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006550:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8006552:	68bb      	ldr	r3, [r7, #8]
 8006554:	6999      	ldr	r1, [r3, #24]
 8006556:	68bb      	ldr	r3, [r7, #8]
 8006558:	68db      	ldr	r3, [r3, #12]
 800655a:	440b      	add	r3, r1
 800655c:	1e59      	subs	r1, r3, #1
 800655e:	68bb      	ldr	r3, [r7, #8]
 8006560:	68db      	ldr	r3, [r3, #12]
 8006562:	fbb1 f3f3 	udiv	r3, r1, r3
 8006566:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006568:	4b9d      	ldr	r3, [pc, #628]	; (80067e0 <USB_EPStartXfer+0x370>)
 800656a:	400b      	ands	r3, r1
 800656c:	69b9      	ldr	r1, [r7, #24]
 800656e:	0148      	lsls	r0, r1, #5
 8006570:	69f9      	ldr	r1, [r7, #28]
 8006572:	4401      	add	r1, r0
 8006574:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006578:	4313      	orrs	r3, r2
 800657a:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800657c:	69bb      	ldr	r3, [r7, #24]
 800657e:	015a      	lsls	r2, r3, #5
 8006580:	69fb      	ldr	r3, [r7, #28]
 8006582:	4413      	add	r3, r2
 8006584:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006588:	691a      	ldr	r2, [r3, #16]
 800658a:	68bb      	ldr	r3, [r7, #8]
 800658c:	699b      	ldr	r3, [r3, #24]
 800658e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006592:	69b9      	ldr	r1, [r7, #24]
 8006594:	0148      	lsls	r0, r1, #5
 8006596:	69f9      	ldr	r1, [r7, #28]
 8006598:	4401      	add	r1, r0
 800659a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800659e:	4313      	orrs	r3, r2
 80065a0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80065a2:	68bb      	ldr	r3, [r7, #8]
 80065a4:	791b      	ldrb	r3, [r3, #4]
 80065a6:	2b01      	cmp	r3, #1
 80065a8:	d11f      	bne.n	80065ea <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80065aa:	69bb      	ldr	r3, [r7, #24]
 80065ac:	015a      	lsls	r2, r3, #5
 80065ae:	69fb      	ldr	r3, [r7, #28]
 80065b0:	4413      	add	r3, r2
 80065b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065b6:	691b      	ldr	r3, [r3, #16]
 80065b8:	69ba      	ldr	r2, [r7, #24]
 80065ba:	0151      	lsls	r1, r2, #5
 80065bc:	69fa      	ldr	r2, [r7, #28]
 80065be:	440a      	add	r2, r1
 80065c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80065c4:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80065c8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80065ca:	69bb      	ldr	r3, [r7, #24]
 80065cc:	015a      	lsls	r2, r3, #5
 80065ce:	69fb      	ldr	r3, [r7, #28]
 80065d0:	4413      	add	r3, r2
 80065d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065d6:	691b      	ldr	r3, [r3, #16]
 80065d8:	69ba      	ldr	r2, [r7, #24]
 80065da:	0151      	lsls	r1, r2, #5
 80065dc:	69fa      	ldr	r2, [r7, #28]
 80065de:	440a      	add	r2, r1
 80065e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80065e4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80065e8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80065ea:	79fb      	ldrb	r3, [r7, #7]
 80065ec:	2b01      	cmp	r3, #1
 80065ee:	d14b      	bne.n	8006688 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	695b      	ldr	r3, [r3, #20]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d009      	beq.n	800660c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80065f8:	69bb      	ldr	r3, [r7, #24]
 80065fa:	015a      	lsls	r2, r3, #5
 80065fc:	69fb      	ldr	r3, [r7, #28]
 80065fe:	4413      	add	r3, r2
 8006600:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006604:	461a      	mov	r2, r3
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	695b      	ldr	r3, [r3, #20]
 800660a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	791b      	ldrb	r3, [r3, #4]
 8006610:	2b01      	cmp	r3, #1
 8006612:	d128      	bne.n	8006666 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006614:	69fb      	ldr	r3, [r7, #28]
 8006616:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800661a:	689b      	ldr	r3, [r3, #8]
 800661c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006620:	2b00      	cmp	r3, #0
 8006622:	d110      	bne.n	8006646 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006624:	69bb      	ldr	r3, [r7, #24]
 8006626:	015a      	lsls	r2, r3, #5
 8006628:	69fb      	ldr	r3, [r7, #28]
 800662a:	4413      	add	r3, r2
 800662c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	69ba      	ldr	r2, [r7, #24]
 8006634:	0151      	lsls	r1, r2, #5
 8006636:	69fa      	ldr	r2, [r7, #28]
 8006638:	440a      	add	r2, r1
 800663a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800663e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006642:	6013      	str	r3, [r2, #0]
 8006644:	e00f      	b.n	8006666 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006646:	69bb      	ldr	r3, [r7, #24]
 8006648:	015a      	lsls	r2, r3, #5
 800664a:	69fb      	ldr	r3, [r7, #28]
 800664c:	4413      	add	r3, r2
 800664e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	69ba      	ldr	r2, [r7, #24]
 8006656:	0151      	lsls	r1, r2, #5
 8006658:	69fa      	ldr	r2, [r7, #28]
 800665a:	440a      	add	r2, r1
 800665c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006660:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006664:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006666:	69bb      	ldr	r3, [r7, #24]
 8006668:	015a      	lsls	r2, r3, #5
 800666a:	69fb      	ldr	r3, [r7, #28]
 800666c:	4413      	add	r3, r2
 800666e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	69ba      	ldr	r2, [r7, #24]
 8006676:	0151      	lsls	r1, r2, #5
 8006678:	69fa      	ldr	r2, [r7, #28]
 800667a:	440a      	add	r2, r1
 800667c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006680:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006684:	6013      	str	r3, [r2, #0]
 8006686:	e133      	b.n	80068f0 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006688:	69bb      	ldr	r3, [r7, #24]
 800668a:	015a      	lsls	r2, r3, #5
 800668c:	69fb      	ldr	r3, [r7, #28]
 800668e:	4413      	add	r3, r2
 8006690:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	69ba      	ldr	r2, [r7, #24]
 8006698:	0151      	lsls	r1, r2, #5
 800669a:	69fa      	ldr	r2, [r7, #28]
 800669c:	440a      	add	r2, r1
 800669e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80066a2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80066a6:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	791b      	ldrb	r3, [r3, #4]
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	d015      	beq.n	80066dc <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80066b0:	68bb      	ldr	r3, [r7, #8]
 80066b2:	699b      	ldr	r3, [r3, #24]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	f000 811b 	beq.w	80068f0 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80066ba:	69fb      	ldr	r3, [r7, #28]
 80066bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	781b      	ldrb	r3, [r3, #0]
 80066c6:	f003 030f 	and.w	r3, r3, #15
 80066ca:	2101      	movs	r1, #1
 80066cc:	fa01 f303 	lsl.w	r3, r1, r3
 80066d0:	69f9      	ldr	r1, [r7, #28]
 80066d2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80066d6:	4313      	orrs	r3, r2
 80066d8:	634b      	str	r3, [r1, #52]	; 0x34
 80066da:	e109      	b.n	80068f0 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80066dc:	69fb      	ldr	r3, [r7, #28]
 80066de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066e2:	689b      	ldr	r3, [r3, #8]
 80066e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d110      	bne.n	800670e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80066ec:	69bb      	ldr	r3, [r7, #24]
 80066ee:	015a      	lsls	r2, r3, #5
 80066f0:	69fb      	ldr	r3, [r7, #28]
 80066f2:	4413      	add	r3, r2
 80066f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	69ba      	ldr	r2, [r7, #24]
 80066fc:	0151      	lsls	r1, r2, #5
 80066fe:	69fa      	ldr	r2, [r7, #28]
 8006700:	440a      	add	r2, r1
 8006702:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006706:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800670a:	6013      	str	r3, [r2, #0]
 800670c:	e00f      	b.n	800672e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800670e:	69bb      	ldr	r3, [r7, #24]
 8006710:	015a      	lsls	r2, r3, #5
 8006712:	69fb      	ldr	r3, [r7, #28]
 8006714:	4413      	add	r3, r2
 8006716:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	69ba      	ldr	r2, [r7, #24]
 800671e:	0151      	lsls	r1, r2, #5
 8006720:	69fa      	ldr	r2, [r7, #28]
 8006722:	440a      	add	r2, r1
 8006724:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006728:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800672c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800672e:	68bb      	ldr	r3, [r7, #8]
 8006730:	6919      	ldr	r1, [r3, #16]
 8006732:	68bb      	ldr	r3, [r7, #8]
 8006734:	781a      	ldrb	r2, [r3, #0]
 8006736:	68bb      	ldr	r3, [r7, #8]
 8006738:	699b      	ldr	r3, [r3, #24]
 800673a:	b298      	uxth	r0, r3
 800673c:	79fb      	ldrb	r3, [r7, #7]
 800673e:	9300      	str	r3, [sp, #0]
 8006740:	4603      	mov	r3, r0
 8006742:	68f8      	ldr	r0, [r7, #12]
 8006744:	f000 fade 	bl	8006d04 <USB_WritePacket>
 8006748:	e0d2      	b.n	80068f0 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800674a:	69bb      	ldr	r3, [r7, #24]
 800674c:	015a      	lsls	r2, r3, #5
 800674e:	69fb      	ldr	r3, [r7, #28]
 8006750:	4413      	add	r3, r2
 8006752:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006756:	691b      	ldr	r3, [r3, #16]
 8006758:	69ba      	ldr	r2, [r7, #24]
 800675a:	0151      	lsls	r1, r2, #5
 800675c:	69fa      	ldr	r2, [r7, #28]
 800675e:	440a      	add	r2, r1
 8006760:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006764:	0cdb      	lsrs	r3, r3, #19
 8006766:	04db      	lsls	r3, r3, #19
 8006768:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800676a:	69bb      	ldr	r3, [r7, #24]
 800676c:	015a      	lsls	r2, r3, #5
 800676e:	69fb      	ldr	r3, [r7, #28]
 8006770:	4413      	add	r3, r2
 8006772:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006776:	691b      	ldr	r3, [r3, #16]
 8006778:	69ba      	ldr	r2, [r7, #24]
 800677a:	0151      	lsls	r1, r2, #5
 800677c:	69fa      	ldr	r2, [r7, #28]
 800677e:	440a      	add	r2, r1
 8006780:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006784:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006788:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800678c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800678e:	68bb      	ldr	r3, [r7, #8]
 8006790:	699b      	ldr	r3, [r3, #24]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d126      	bne.n	80067e4 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006796:	69bb      	ldr	r3, [r7, #24]
 8006798:	015a      	lsls	r2, r3, #5
 800679a:	69fb      	ldr	r3, [r7, #28]
 800679c:	4413      	add	r3, r2
 800679e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067a2:	691a      	ldr	r2, [r3, #16]
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	68db      	ldr	r3, [r3, #12]
 80067a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80067ac:	69b9      	ldr	r1, [r7, #24]
 80067ae:	0148      	lsls	r0, r1, #5
 80067b0:	69f9      	ldr	r1, [r7, #28]
 80067b2:	4401      	add	r1, r0
 80067b4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80067b8:	4313      	orrs	r3, r2
 80067ba:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80067bc:	69bb      	ldr	r3, [r7, #24]
 80067be:	015a      	lsls	r2, r3, #5
 80067c0:	69fb      	ldr	r3, [r7, #28]
 80067c2:	4413      	add	r3, r2
 80067c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067c8:	691b      	ldr	r3, [r3, #16]
 80067ca:	69ba      	ldr	r2, [r7, #24]
 80067cc:	0151      	lsls	r1, r2, #5
 80067ce:	69fa      	ldr	r2, [r7, #28]
 80067d0:	440a      	add	r2, r1
 80067d2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80067d6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80067da:	6113      	str	r3, [r2, #16]
 80067dc:	e03a      	b.n	8006854 <USB_EPStartXfer+0x3e4>
 80067de:	bf00      	nop
 80067e0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80067e4:	68bb      	ldr	r3, [r7, #8]
 80067e6:	699a      	ldr	r2, [r3, #24]
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	68db      	ldr	r3, [r3, #12]
 80067ec:	4413      	add	r3, r2
 80067ee:	1e5a      	subs	r2, r3, #1
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	68db      	ldr	r3, [r3, #12]
 80067f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80067f8:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 80067fa:	68bb      	ldr	r3, [r7, #8]
 80067fc:	68db      	ldr	r3, [r3, #12]
 80067fe:	8afa      	ldrh	r2, [r7, #22]
 8006800:	fb03 f202 	mul.w	r2, r3, r2
 8006804:	68bb      	ldr	r3, [r7, #8]
 8006806:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006808:	69bb      	ldr	r3, [r7, #24]
 800680a:	015a      	lsls	r2, r3, #5
 800680c:	69fb      	ldr	r3, [r7, #28]
 800680e:	4413      	add	r3, r2
 8006810:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006814:	691a      	ldr	r2, [r3, #16]
 8006816:	8afb      	ldrh	r3, [r7, #22]
 8006818:	04d9      	lsls	r1, r3, #19
 800681a:	4b38      	ldr	r3, [pc, #224]	; (80068fc <USB_EPStartXfer+0x48c>)
 800681c:	400b      	ands	r3, r1
 800681e:	69b9      	ldr	r1, [r7, #24]
 8006820:	0148      	lsls	r0, r1, #5
 8006822:	69f9      	ldr	r1, [r7, #28]
 8006824:	4401      	add	r1, r0
 8006826:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800682a:	4313      	orrs	r3, r2
 800682c:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800682e:	69bb      	ldr	r3, [r7, #24]
 8006830:	015a      	lsls	r2, r3, #5
 8006832:	69fb      	ldr	r3, [r7, #28]
 8006834:	4413      	add	r3, r2
 8006836:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800683a:	691a      	ldr	r2, [r3, #16]
 800683c:	68bb      	ldr	r3, [r7, #8]
 800683e:	69db      	ldr	r3, [r3, #28]
 8006840:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006844:	69b9      	ldr	r1, [r7, #24]
 8006846:	0148      	lsls	r0, r1, #5
 8006848:	69f9      	ldr	r1, [r7, #28]
 800684a:	4401      	add	r1, r0
 800684c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006850:	4313      	orrs	r3, r2
 8006852:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006854:	79fb      	ldrb	r3, [r7, #7]
 8006856:	2b01      	cmp	r3, #1
 8006858:	d10d      	bne.n	8006876 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800685a:	68bb      	ldr	r3, [r7, #8]
 800685c:	691b      	ldr	r3, [r3, #16]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d009      	beq.n	8006876 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	6919      	ldr	r1, [r3, #16]
 8006866:	69bb      	ldr	r3, [r7, #24]
 8006868:	015a      	lsls	r2, r3, #5
 800686a:	69fb      	ldr	r3, [r7, #28]
 800686c:	4413      	add	r3, r2
 800686e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006872:	460a      	mov	r2, r1
 8006874:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006876:	68bb      	ldr	r3, [r7, #8]
 8006878:	791b      	ldrb	r3, [r3, #4]
 800687a:	2b01      	cmp	r3, #1
 800687c:	d128      	bne.n	80068d0 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800687e:	69fb      	ldr	r3, [r7, #28]
 8006880:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006884:	689b      	ldr	r3, [r3, #8]
 8006886:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800688a:	2b00      	cmp	r3, #0
 800688c:	d110      	bne.n	80068b0 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800688e:	69bb      	ldr	r3, [r7, #24]
 8006890:	015a      	lsls	r2, r3, #5
 8006892:	69fb      	ldr	r3, [r7, #28]
 8006894:	4413      	add	r3, r2
 8006896:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	69ba      	ldr	r2, [r7, #24]
 800689e:	0151      	lsls	r1, r2, #5
 80068a0:	69fa      	ldr	r2, [r7, #28]
 80068a2:	440a      	add	r2, r1
 80068a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80068a8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80068ac:	6013      	str	r3, [r2, #0]
 80068ae:	e00f      	b.n	80068d0 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80068b0:	69bb      	ldr	r3, [r7, #24]
 80068b2:	015a      	lsls	r2, r3, #5
 80068b4:	69fb      	ldr	r3, [r7, #28]
 80068b6:	4413      	add	r3, r2
 80068b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	69ba      	ldr	r2, [r7, #24]
 80068c0:	0151      	lsls	r1, r2, #5
 80068c2:	69fa      	ldr	r2, [r7, #28]
 80068c4:	440a      	add	r2, r1
 80068c6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80068ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80068ce:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80068d0:	69bb      	ldr	r3, [r7, #24]
 80068d2:	015a      	lsls	r2, r3, #5
 80068d4:	69fb      	ldr	r3, [r7, #28]
 80068d6:	4413      	add	r3, r2
 80068d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	69ba      	ldr	r2, [r7, #24]
 80068e0:	0151      	lsls	r1, r2, #5
 80068e2:	69fa      	ldr	r2, [r7, #28]
 80068e4:	440a      	add	r2, r1
 80068e6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80068ea:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80068ee:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80068f0:	2300      	movs	r3, #0
}
 80068f2:	4618      	mov	r0, r3
 80068f4:	3720      	adds	r7, #32
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bd80      	pop	{r7, pc}
 80068fa:	bf00      	nop
 80068fc:	1ff80000 	.word	0x1ff80000

08006900 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006900:	b480      	push	{r7}
 8006902:	b087      	sub	sp, #28
 8006904:	af00      	add	r7, sp, #0
 8006906:	60f8      	str	r0, [r7, #12]
 8006908:	60b9      	str	r1, [r7, #8]
 800690a:	4613      	mov	r3, r2
 800690c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8006912:	68bb      	ldr	r3, [r7, #8]
 8006914:	781b      	ldrb	r3, [r3, #0]
 8006916:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	785b      	ldrb	r3, [r3, #1]
 800691c:	2b01      	cmp	r3, #1
 800691e:	f040 80ce 	bne.w	8006abe <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006922:	68bb      	ldr	r3, [r7, #8]
 8006924:	699b      	ldr	r3, [r3, #24]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d132      	bne.n	8006990 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800692a:	693b      	ldr	r3, [r7, #16]
 800692c:	015a      	lsls	r2, r3, #5
 800692e:	697b      	ldr	r3, [r7, #20]
 8006930:	4413      	add	r3, r2
 8006932:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006936:	691b      	ldr	r3, [r3, #16]
 8006938:	693a      	ldr	r2, [r7, #16]
 800693a:	0151      	lsls	r1, r2, #5
 800693c:	697a      	ldr	r2, [r7, #20]
 800693e:	440a      	add	r2, r1
 8006940:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006944:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006948:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800694c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800694e:	693b      	ldr	r3, [r7, #16]
 8006950:	015a      	lsls	r2, r3, #5
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	4413      	add	r3, r2
 8006956:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800695a:	691b      	ldr	r3, [r3, #16]
 800695c:	693a      	ldr	r2, [r7, #16]
 800695e:	0151      	lsls	r1, r2, #5
 8006960:	697a      	ldr	r2, [r7, #20]
 8006962:	440a      	add	r2, r1
 8006964:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006968:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800696c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800696e:	693b      	ldr	r3, [r7, #16]
 8006970:	015a      	lsls	r2, r3, #5
 8006972:	697b      	ldr	r3, [r7, #20]
 8006974:	4413      	add	r3, r2
 8006976:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800697a:	691b      	ldr	r3, [r3, #16]
 800697c:	693a      	ldr	r2, [r7, #16]
 800697e:	0151      	lsls	r1, r2, #5
 8006980:	697a      	ldr	r2, [r7, #20]
 8006982:	440a      	add	r2, r1
 8006984:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006988:	0cdb      	lsrs	r3, r3, #19
 800698a:	04db      	lsls	r3, r3, #19
 800698c:	6113      	str	r3, [r2, #16]
 800698e:	e04e      	b.n	8006a2e <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006990:	693b      	ldr	r3, [r7, #16]
 8006992:	015a      	lsls	r2, r3, #5
 8006994:	697b      	ldr	r3, [r7, #20]
 8006996:	4413      	add	r3, r2
 8006998:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800699c:	691b      	ldr	r3, [r3, #16]
 800699e:	693a      	ldr	r2, [r7, #16]
 80069a0:	0151      	lsls	r1, r2, #5
 80069a2:	697a      	ldr	r2, [r7, #20]
 80069a4:	440a      	add	r2, r1
 80069a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80069aa:	0cdb      	lsrs	r3, r3, #19
 80069ac:	04db      	lsls	r3, r3, #19
 80069ae:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	015a      	lsls	r2, r3, #5
 80069b4:	697b      	ldr	r3, [r7, #20]
 80069b6:	4413      	add	r3, r2
 80069b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069bc:	691b      	ldr	r3, [r3, #16]
 80069be:	693a      	ldr	r2, [r7, #16]
 80069c0:	0151      	lsls	r1, r2, #5
 80069c2:	697a      	ldr	r2, [r7, #20]
 80069c4:	440a      	add	r2, r1
 80069c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80069ca:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80069ce:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80069d2:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	699a      	ldr	r2, [r3, #24]
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	68db      	ldr	r3, [r3, #12]
 80069dc:	429a      	cmp	r2, r3
 80069de:	d903      	bls.n	80069e8 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80069e0:	68bb      	ldr	r3, [r7, #8]
 80069e2:	68da      	ldr	r2, [r3, #12]
 80069e4:	68bb      	ldr	r3, [r7, #8]
 80069e6:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80069e8:	693b      	ldr	r3, [r7, #16]
 80069ea:	015a      	lsls	r2, r3, #5
 80069ec:	697b      	ldr	r3, [r7, #20]
 80069ee:	4413      	add	r3, r2
 80069f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069f4:	691b      	ldr	r3, [r3, #16]
 80069f6:	693a      	ldr	r2, [r7, #16]
 80069f8:	0151      	lsls	r1, r2, #5
 80069fa:	697a      	ldr	r2, [r7, #20]
 80069fc:	440a      	add	r2, r1
 80069fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006a02:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006a06:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006a08:	693b      	ldr	r3, [r7, #16]
 8006a0a:	015a      	lsls	r2, r3, #5
 8006a0c:	697b      	ldr	r3, [r7, #20]
 8006a0e:	4413      	add	r3, r2
 8006a10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a14:	691a      	ldr	r2, [r3, #16]
 8006a16:	68bb      	ldr	r3, [r7, #8]
 8006a18:	699b      	ldr	r3, [r3, #24]
 8006a1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a1e:	6939      	ldr	r1, [r7, #16]
 8006a20:	0148      	lsls	r0, r1, #5
 8006a22:	6979      	ldr	r1, [r7, #20]
 8006a24:	4401      	add	r1, r0
 8006a26:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006a2a:	4313      	orrs	r3, r2
 8006a2c:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006a2e:	79fb      	ldrb	r3, [r7, #7]
 8006a30:	2b01      	cmp	r3, #1
 8006a32:	d11e      	bne.n	8006a72 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006a34:	68bb      	ldr	r3, [r7, #8]
 8006a36:	695b      	ldr	r3, [r3, #20]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d009      	beq.n	8006a50 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006a3c:	693b      	ldr	r3, [r7, #16]
 8006a3e:	015a      	lsls	r2, r3, #5
 8006a40:	697b      	ldr	r3, [r7, #20]
 8006a42:	4413      	add	r3, r2
 8006a44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a48:	461a      	mov	r2, r3
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	695b      	ldr	r3, [r3, #20]
 8006a4e:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006a50:	693b      	ldr	r3, [r7, #16]
 8006a52:	015a      	lsls	r2, r3, #5
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	4413      	add	r3, r2
 8006a58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	693a      	ldr	r2, [r7, #16]
 8006a60:	0151      	lsls	r1, r2, #5
 8006a62:	697a      	ldr	r2, [r7, #20]
 8006a64:	440a      	add	r2, r1
 8006a66:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006a6a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006a6e:	6013      	str	r3, [r2, #0]
 8006a70:	e097      	b.n	8006ba2 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006a72:	693b      	ldr	r3, [r7, #16]
 8006a74:	015a      	lsls	r2, r3, #5
 8006a76:	697b      	ldr	r3, [r7, #20]
 8006a78:	4413      	add	r3, r2
 8006a7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	693a      	ldr	r2, [r7, #16]
 8006a82:	0151      	lsls	r1, r2, #5
 8006a84:	697a      	ldr	r2, [r7, #20]
 8006a86:	440a      	add	r2, r1
 8006a88:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006a8c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006a90:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	699b      	ldr	r3, [r3, #24]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	f000 8083 	beq.w	8006ba2 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006aa2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	781b      	ldrb	r3, [r3, #0]
 8006aa8:	f003 030f 	and.w	r3, r3, #15
 8006aac:	2101      	movs	r1, #1
 8006aae:	fa01 f303 	lsl.w	r3, r1, r3
 8006ab2:	6979      	ldr	r1, [r7, #20]
 8006ab4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006ab8:	4313      	orrs	r3, r2
 8006aba:	634b      	str	r3, [r1, #52]	; 0x34
 8006abc:	e071      	b.n	8006ba2 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	015a      	lsls	r2, r3, #5
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	4413      	add	r3, r2
 8006ac6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006aca:	691b      	ldr	r3, [r3, #16]
 8006acc:	693a      	ldr	r2, [r7, #16]
 8006ace:	0151      	lsls	r1, r2, #5
 8006ad0:	697a      	ldr	r2, [r7, #20]
 8006ad2:	440a      	add	r2, r1
 8006ad4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006ad8:	0cdb      	lsrs	r3, r3, #19
 8006ada:	04db      	lsls	r3, r3, #19
 8006adc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006ade:	693b      	ldr	r3, [r7, #16]
 8006ae0:	015a      	lsls	r2, r3, #5
 8006ae2:	697b      	ldr	r3, [r7, #20]
 8006ae4:	4413      	add	r3, r2
 8006ae6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006aea:	691b      	ldr	r3, [r3, #16]
 8006aec:	693a      	ldr	r2, [r7, #16]
 8006aee:	0151      	lsls	r1, r2, #5
 8006af0:	697a      	ldr	r2, [r7, #20]
 8006af2:	440a      	add	r2, r1
 8006af4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006af8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006afc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006b00:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8006b02:	68bb      	ldr	r3, [r7, #8]
 8006b04:	699b      	ldr	r3, [r3, #24]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d003      	beq.n	8006b12 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	68da      	ldr	r2, [r3, #12]
 8006b0e:	68bb      	ldr	r3, [r7, #8]
 8006b10:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	68da      	ldr	r2, [r3, #12]
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006b1a:	693b      	ldr	r3, [r7, #16]
 8006b1c:	015a      	lsls	r2, r3, #5
 8006b1e:	697b      	ldr	r3, [r7, #20]
 8006b20:	4413      	add	r3, r2
 8006b22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b26:	691b      	ldr	r3, [r3, #16]
 8006b28:	693a      	ldr	r2, [r7, #16]
 8006b2a:	0151      	lsls	r1, r2, #5
 8006b2c:	697a      	ldr	r2, [r7, #20]
 8006b2e:	440a      	add	r2, r1
 8006b30:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006b34:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006b38:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006b3a:	693b      	ldr	r3, [r7, #16]
 8006b3c:	015a      	lsls	r2, r3, #5
 8006b3e:	697b      	ldr	r3, [r7, #20]
 8006b40:	4413      	add	r3, r2
 8006b42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b46:	691a      	ldr	r2, [r3, #16]
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	69db      	ldr	r3, [r3, #28]
 8006b4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b50:	6939      	ldr	r1, [r7, #16]
 8006b52:	0148      	lsls	r0, r1, #5
 8006b54:	6979      	ldr	r1, [r7, #20]
 8006b56:	4401      	add	r1, r0
 8006b58:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006b5c:	4313      	orrs	r3, r2
 8006b5e:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8006b60:	79fb      	ldrb	r3, [r7, #7]
 8006b62:	2b01      	cmp	r3, #1
 8006b64:	d10d      	bne.n	8006b82 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006b66:	68bb      	ldr	r3, [r7, #8]
 8006b68:	691b      	ldr	r3, [r3, #16]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d009      	beq.n	8006b82 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	6919      	ldr	r1, [r3, #16]
 8006b72:	693b      	ldr	r3, [r7, #16]
 8006b74:	015a      	lsls	r2, r3, #5
 8006b76:	697b      	ldr	r3, [r7, #20]
 8006b78:	4413      	add	r3, r2
 8006b7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b7e:	460a      	mov	r2, r1
 8006b80:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006b82:	693b      	ldr	r3, [r7, #16]
 8006b84:	015a      	lsls	r2, r3, #5
 8006b86:	697b      	ldr	r3, [r7, #20]
 8006b88:	4413      	add	r3, r2
 8006b8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	693a      	ldr	r2, [r7, #16]
 8006b92:	0151      	lsls	r1, r2, #5
 8006b94:	697a      	ldr	r2, [r7, #20]
 8006b96:	440a      	add	r2, r1
 8006b98:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006b9c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006ba0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006ba2:	2300      	movs	r3, #0
}
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	371c      	adds	r7, #28
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bae:	4770      	bx	lr

08006bb0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b087      	sub	sp, #28
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
 8006bb8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006bba:	2300      	movs	r3, #0
 8006bbc:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	785b      	ldrb	r3, [r3, #1]
 8006bca:	2b01      	cmp	r3, #1
 8006bcc:	d14a      	bne.n	8006c64 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	781b      	ldrb	r3, [r3, #0]
 8006bd2:	015a      	lsls	r2, r3, #5
 8006bd4:	693b      	ldr	r3, [r7, #16]
 8006bd6:	4413      	add	r3, r2
 8006bd8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006be2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006be6:	f040 8086 	bne.w	8006cf6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	781b      	ldrb	r3, [r3, #0]
 8006bee:	015a      	lsls	r2, r3, #5
 8006bf0:	693b      	ldr	r3, [r7, #16]
 8006bf2:	4413      	add	r3, r2
 8006bf4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	683a      	ldr	r2, [r7, #0]
 8006bfc:	7812      	ldrb	r2, [r2, #0]
 8006bfe:	0151      	lsls	r1, r2, #5
 8006c00:	693a      	ldr	r2, [r7, #16]
 8006c02:	440a      	add	r2, r1
 8006c04:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006c08:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006c0c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	781b      	ldrb	r3, [r3, #0]
 8006c12:	015a      	lsls	r2, r3, #5
 8006c14:	693b      	ldr	r3, [r7, #16]
 8006c16:	4413      	add	r3, r2
 8006c18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	683a      	ldr	r2, [r7, #0]
 8006c20:	7812      	ldrb	r2, [r2, #0]
 8006c22:	0151      	lsls	r1, r2, #5
 8006c24:	693a      	ldr	r2, [r7, #16]
 8006c26:	440a      	add	r2, r1
 8006c28:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006c2c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006c30:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	3301      	adds	r3, #1
 8006c36:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	f242 7210 	movw	r2, #10000	; 0x2710
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d902      	bls.n	8006c48 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006c42:	2301      	movs	r3, #1
 8006c44:	75fb      	strb	r3, [r7, #23]
          break;
 8006c46:	e056      	b.n	8006cf6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	781b      	ldrb	r3, [r3, #0]
 8006c4c:	015a      	lsls	r2, r3, #5
 8006c4e:	693b      	ldr	r3, [r7, #16]
 8006c50:	4413      	add	r3, r2
 8006c52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006c5c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006c60:	d0e7      	beq.n	8006c32 <USB_EPStopXfer+0x82>
 8006c62:	e048      	b.n	8006cf6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	781b      	ldrb	r3, [r3, #0]
 8006c68:	015a      	lsls	r2, r3, #5
 8006c6a:	693b      	ldr	r3, [r7, #16]
 8006c6c:	4413      	add	r3, r2
 8006c6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006c78:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006c7c:	d13b      	bne.n	8006cf6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	781b      	ldrb	r3, [r3, #0]
 8006c82:	015a      	lsls	r2, r3, #5
 8006c84:	693b      	ldr	r3, [r7, #16]
 8006c86:	4413      	add	r3, r2
 8006c88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	683a      	ldr	r2, [r7, #0]
 8006c90:	7812      	ldrb	r2, [r2, #0]
 8006c92:	0151      	lsls	r1, r2, #5
 8006c94:	693a      	ldr	r2, [r7, #16]
 8006c96:	440a      	add	r2, r1
 8006c98:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006c9c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006ca0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	781b      	ldrb	r3, [r3, #0]
 8006ca6:	015a      	lsls	r2, r3, #5
 8006ca8:	693b      	ldr	r3, [r7, #16]
 8006caa:	4413      	add	r3, r2
 8006cac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	683a      	ldr	r2, [r7, #0]
 8006cb4:	7812      	ldrb	r2, [r2, #0]
 8006cb6:	0151      	lsls	r1, r2, #5
 8006cb8:	693a      	ldr	r2, [r7, #16]
 8006cba:	440a      	add	r2, r1
 8006cbc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006cc0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006cc4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	3301      	adds	r3, #1
 8006cca:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	f242 7210 	movw	r2, #10000	; 0x2710
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d902      	bls.n	8006cdc <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	75fb      	strb	r3, [r7, #23]
          break;
 8006cda:	e00c      	b.n	8006cf6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	781b      	ldrb	r3, [r3, #0]
 8006ce0:	015a      	lsls	r2, r3, #5
 8006ce2:	693b      	ldr	r3, [r7, #16]
 8006ce4:	4413      	add	r3, r2
 8006ce6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006cf0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006cf4:	d0e7      	beq.n	8006cc6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8006cf6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	371c      	adds	r7, #28
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d02:	4770      	bx	lr

08006d04 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006d04:	b480      	push	{r7}
 8006d06:	b089      	sub	sp, #36	; 0x24
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	60f8      	str	r0, [r7, #12]
 8006d0c:	60b9      	str	r1, [r7, #8]
 8006d0e:	4611      	mov	r1, r2
 8006d10:	461a      	mov	r2, r3
 8006d12:	460b      	mov	r3, r1
 8006d14:	71fb      	strb	r3, [r7, #7]
 8006d16:	4613      	mov	r3, r2
 8006d18:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006d1e:	68bb      	ldr	r3, [r7, #8]
 8006d20:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006d22:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d123      	bne.n	8006d72 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006d2a:	88bb      	ldrh	r3, [r7, #4]
 8006d2c:	3303      	adds	r3, #3
 8006d2e:	089b      	lsrs	r3, r3, #2
 8006d30:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006d32:	2300      	movs	r3, #0
 8006d34:	61bb      	str	r3, [r7, #24]
 8006d36:	e018      	b.n	8006d6a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006d38:	79fb      	ldrb	r3, [r7, #7]
 8006d3a:	031a      	lsls	r2, r3, #12
 8006d3c:	697b      	ldr	r3, [r7, #20]
 8006d3e:	4413      	add	r3, r2
 8006d40:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006d44:	461a      	mov	r2, r3
 8006d46:	69fb      	ldr	r3, [r7, #28]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006d4c:	69fb      	ldr	r3, [r7, #28]
 8006d4e:	3301      	adds	r3, #1
 8006d50:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006d52:	69fb      	ldr	r3, [r7, #28]
 8006d54:	3301      	adds	r3, #1
 8006d56:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006d58:	69fb      	ldr	r3, [r7, #28]
 8006d5a:	3301      	adds	r3, #1
 8006d5c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006d5e:	69fb      	ldr	r3, [r7, #28]
 8006d60:	3301      	adds	r3, #1
 8006d62:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006d64:	69bb      	ldr	r3, [r7, #24]
 8006d66:	3301      	adds	r3, #1
 8006d68:	61bb      	str	r3, [r7, #24]
 8006d6a:	69ba      	ldr	r2, [r7, #24]
 8006d6c:	693b      	ldr	r3, [r7, #16]
 8006d6e:	429a      	cmp	r2, r3
 8006d70:	d3e2      	bcc.n	8006d38 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006d72:	2300      	movs	r3, #0
}
 8006d74:	4618      	mov	r0, r3
 8006d76:	3724      	adds	r7, #36	; 0x24
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7e:	4770      	bx	lr

08006d80 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006d80:	b480      	push	{r7}
 8006d82:	b08b      	sub	sp, #44	; 0x2c
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	60f8      	str	r0, [r7, #12]
 8006d88:	60b9      	str	r1, [r7, #8]
 8006d8a:	4613      	mov	r3, r2
 8006d8c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006d92:	68bb      	ldr	r3, [r7, #8]
 8006d94:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006d96:	88fb      	ldrh	r3, [r7, #6]
 8006d98:	089b      	lsrs	r3, r3, #2
 8006d9a:	b29b      	uxth	r3, r3
 8006d9c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006d9e:	88fb      	ldrh	r3, [r7, #6]
 8006da0:	f003 0303 	and.w	r3, r3, #3
 8006da4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006da6:	2300      	movs	r3, #0
 8006da8:	623b      	str	r3, [r7, #32]
 8006daa:	e014      	b.n	8006dd6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006dac:	69bb      	ldr	r3, [r7, #24]
 8006dae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006db2:	681a      	ldr	r2, [r3, #0]
 8006db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006db6:	601a      	str	r2, [r3, #0]
    pDest++;
 8006db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dba:	3301      	adds	r3, #1
 8006dbc:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dc0:	3301      	adds	r3, #1
 8006dc2:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dc6:	3301      	adds	r3, #1
 8006dc8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dcc:	3301      	adds	r3, #1
 8006dce:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8006dd0:	6a3b      	ldr	r3, [r7, #32]
 8006dd2:	3301      	adds	r3, #1
 8006dd4:	623b      	str	r3, [r7, #32]
 8006dd6:	6a3a      	ldr	r2, [r7, #32]
 8006dd8:	697b      	ldr	r3, [r7, #20]
 8006dda:	429a      	cmp	r2, r3
 8006ddc:	d3e6      	bcc.n	8006dac <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006dde:	8bfb      	ldrh	r3, [r7, #30]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d01e      	beq.n	8006e22 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006de4:	2300      	movs	r3, #0
 8006de6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006de8:	69bb      	ldr	r3, [r7, #24]
 8006dea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006dee:	461a      	mov	r2, r3
 8006df0:	f107 0310 	add.w	r3, r7, #16
 8006df4:	6812      	ldr	r2, [r2, #0]
 8006df6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006df8:	693a      	ldr	r2, [r7, #16]
 8006dfa:	6a3b      	ldr	r3, [r7, #32]
 8006dfc:	b2db      	uxtb	r3, r3
 8006dfe:	00db      	lsls	r3, r3, #3
 8006e00:	fa22 f303 	lsr.w	r3, r2, r3
 8006e04:	b2da      	uxtb	r2, r3
 8006e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e08:	701a      	strb	r2, [r3, #0]
      i++;
 8006e0a:	6a3b      	ldr	r3, [r7, #32]
 8006e0c:	3301      	adds	r3, #1
 8006e0e:	623b      	str	r3, [r7, #32]
      pDest++;
 8006e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e12:	3301      	adds	r3, #1
 8006e14:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8006e16:	8bfb      	ldrh	r3, [r7, #30]
 8006e18:	3b01      	subs	r3, #1
 8006e1a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006e1c:	8bfb      	ldrh	r3, [r7, #30]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d1ea      	bne.n	8006df8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006e24:	4618      	mov	r0, r3
 8006e26:	372c      	adds	r7, #44	; 0x2c
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2e:	4770      	bx	lr

08006e30 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006e30:	b480      	push	{r7}
 8006e32:	b085      	sub	sp, #20
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
 8006e38:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	781b      	ldrb	r3, [r3, #0]
 8006e42:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	785b      	ldrb	r3, [r3, #1]
 8006e48:	2b01      	cmp	r3, #1
 8006e4a:	d12c      	bne.n	8006ea6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	015a      	lsls	r2, r3, #5
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	4413      	add	r3, r2
 8006e54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	db12      	blt.n	8006e84 <USB_EPSetStall+0x54>
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d00f      	beq.n	8006e84 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006e64:	68bb      	ldr	r3, [r7, #8]
 8006e66:	015a      	lsls	r2, r3, #5
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	4413      	add	r3, r2
 8006e6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	68ba      	ldr	r2, [r7, #8]
 8006e74:	0151      	lsls	r1, r2, #5
 8006e76:	68fa      	ldr	r2, [r7, #12]
 8006e78:	440a      	add	r2, r1
 8006e7a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e7e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006e82:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006e84:	68bb      	ldr	r3, [r7, #8]
 8006e86:	015a      	lsls	r2, r3, #5
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	4413      	add	r3, r2
 8006e8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	68ba      	ldr	r2, [r7, #8]
 8006e94:	0151      	lsls	r1, r2, #5
 8006e96:	68fa      	ldr	r2, [r7, #12]
 8006e98:	440a      	add	r2, r1
 8006e9a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e9e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006ea2:	6013      	str	r3, [r2, #0]
 8006ea4:	e02b      	b.n	8006efe <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	015a      	lsls	r2, r3, #5
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	4413      	add	r3, r2
 8006eae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	db12      	blt.n	8006ede <USB_EPSetStall+0xae>
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d00f      	beq.n	8006ede <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	015a      	lsls	r2, r3, #5
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	4413      	add	r3, r2
 8006ec6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	68ba      	ldr	r2, [r7, #8]
 8006ece:	0151      	lsls	r1, r2, #5
 8006ed0:	68fa      	ldr	r2, [r7, #12]
 8006ed2:	440a      	add	r2, r1
 8006ed4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006ed8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006edc:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	015a      	lsls	r2, r3, #5
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	4413      	add	r3, r2
 8006ee6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	68ba      	ldr	r2, [r7, #8]
 8006eee:	0151      	lsls	r1, r2, #5
 8006ef0:	68fa      	ldr	r2, [r7, #12]
 8006ef2:	440a      	add	r2, r1
 8006ef4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006ef8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006efc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006efe:	2300      	movs	r3, #0
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	3714      	adds	r7, #20
 8006f04:	46bd      	mov	sp, r7
 8006f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0a:	4770      	bx	lr

08006f0c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006f0c:	b480      	push	{r7}
 8006f0e:	b085      	sub	sp, #20
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
 8006f14:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	781b      	ldrb	r3, [r3, #0]
 8006f1e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	785b      	ldrb	r3, [r3, #1]
 8006f24:	2b01      	cmp	r3, #1
 8006f26:	d128      	bne.n	8006f7a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	015a      	lsls	r2, r3, #5
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	4413      	add	r3, r2
 8006f30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	68ba      	ldr	r2, [r7, #8]
 8006f38:	0151      	lsls	r1, r2, #5
 8006f3a:	68fa      	ldr	r2, [r7, #12]
 8006f3c:	440a      	add	r2, r1
 8006f3e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f42:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006f46:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	791b      	ldrb	r3, [r3, #4]
 8006f4c:	2b03      	cmp	r3, #3
 8006f4e:	d003      	beq.n	8006f58 <USB_EPClearStall+0x4c>
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	791b      	ldrb	r3, [r3, #4]
 8006f54:	2b02      	cmp	r3, #2
 8006f56:	d138      	bne.n	8006fca <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	015a      	lsls	r2, r3, #5
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	4413      	add	r3, r2
 8006f60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	68ba      	ldr	r2, [r7, #8]
 8006f68:	0151      	lsls	r1, r2, #5
 8006f6a:	68fa      	ldr	r2, [r7, #12]
 8006f6c:	440a      	add	r2, r1
 8006f6e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006f76:	6013      	str	r3, [r2, #0]
 8006f78:	e027      	b.n	8006fca <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	015a      	lsls	r2, r3, #5
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	4413      	add	r3, r2
 8006f82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	68ba      	ldr	r2, [r7, #8]
 8006f8a:	0151      	lsls	r1, r2, #5
 8006f8c:	68fa      	ldr	r2, [r7, #12]
 8006f8e:	440a      	add	r2, r1
 8006f90:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f94:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006f98:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	791b      	ldrb	r3, [r3, #4]
 8006f9e:	2b03      	cmp	r3, #3
 8006fa0:	d003      	beq.n	8006faa <USB_EPClearStall+0x9e>
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	791b      	ldrb	r3, [r3, #4]
 8006fa6:	2b02      	cmp	r3, #2
 8006fa8:	d10f      	bne.n	8006fca <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	015a      	lsls	r2, r3, #5
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	4413      	add	r3, r2
 8006fb2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	68ba      	ldr	r2, [r7, #8]
 8006fba:	0151      	lsls	r1, r2, #5
 8006fbc:	68fa      	ldr	r2, [r7, #12]
 8006fbe:	440a      	add	r2, r1
 8006fc0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006fc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006fc8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006fca:	2300      	movs	r3, #0
}
 8006fcc:	4618      	mov	r0, r3
 8006fce:	3714      	adds	r7, #20
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd6:	4770      	bx	lr

08006fd8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b085      	sub	sp, #20
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
 8006fe0:	460b      	mov	r3, r1
 8006fe2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	68fa      	ldr	r2, [r7, #12]
 8006ff2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006ff6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8006ffa:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007002:	681a      	ldr	r2, [r3, #0]
 8007004:	78fb      	ldrb	r3, [r7, #3]
 8007006:	011b      	lsls	r3, r3, #4
 8007008:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800700c:	68f9      	ldr	r1, [r7, #12]
 800700e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007012:	4313      	orrs	r3, r2
 8007014:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007016:	2300      	movs	r3, #0
}
 8007018:	4618      	mov	r0, r3
 800701a:	3714      	adds	r7, #20
 800701c:	46bd      	mov	sp, r7
 800701e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007022:	4770      	bx	lr

08007024 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007024:	b480      	push	{r7}
 8007026:	b085      	sub	sp, #20
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	68fa      	ldr	r2, [r7, #12]
 800703a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800703e:	f023 0303 	bic.w	r3, r3, #3
 8007042:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800704a:	685b      	ldr	r3, [r3, #4]
 800704c:	68fa      	ldr	r2, [r7, #12]
 800704e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007052:	f023 0302 	bic.w	r3, r3, #2
 8007056:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007058:	2300      	movs	r3, #0
}
 800705a:	4618      	mov	r0, r3
 800705c:	3714      	adds	r7, #20
 800705e:	46bd      	mov	sp, r7
 8007060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007064:	4770      	bx	lr

08007066 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007066:	b480      	push	{r7}
 8007068:	b085      	sub	sp, #20
 800706a:	af00      	add	r7, sp, #0
 800706c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	68fa      	ldr	r2, [r7, #12]
 800707c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007080:	f023 0303 	bic.w	r3, r3, #3
 8007084:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800708c:	685b      	ldr	r3, [r3, #4]
 800708e:	68fa      	ldr	r2, [r7, #12]
 8007090:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007094:	f043 0302 	orr.w	r3, r3, #2
 8007098:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800709a:	2300      	movs	r3, #0
}
 800709c:	4618      	mov	r0, r3
 800709e:	3714      	adds	r7, #20
 80070a0:	46bd      	mov	sp, r7
 80070a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a6:	4770      	bx	lr

080070a8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80070a8:	b480      	push	{r7}
 80070aa:	b085      	sub	sp, #20
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	695b      	ldr	r3, [r3, #20]
 80070b4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	699b      	ldr	r3, [r3, #24]
 80070ba:	68fa      	ldr	r2, [r7, #12]
 80070bc:	4013      	ands	r3, r2
 80070be:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80070c0:	68fb      	ldr	r3, [r7, #12]
}
 80070c2:	4618      	mov	r0, r3
 80070c4:	3714      	adds	r7, #20
 80070c6:	46bd      	mov	sp, r7
 80070c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070cc:	4770      	bx	lr

080070ce <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80070ce:	b480      	push	{r7}
 80070d0:	b085      	sub	sp, #20
 80070d2:	af00      	add	r7, sp, #0
 80070d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80070e0:	699b      	ldr	r3, [r3, #24]
 80070e2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80070ea:	69db      	ldr	r3, [r3, #28]
 80070ec:	68ba      	ldr	r2, [r7, #8]
 80070ee:	4013      	ands	r3, r2
 80070f0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	0c1b      	lsrs	r3, r3, #16
}
 80070f6:	4618      	mov	r0, r3
 80070f8:	3714      	adds	r7, #20
 80070fa:	46bd      	mov	sp, r7
 80070fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007100:	4770      	bx	lr

08007102 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007102:	b480      	push	{r7}
 8007104:	b085      	sub	sp, #20
 8007106:	af00      	add	r7, sp, #0
 8007108:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007114:	699b      	ldr	r3, [r3, #24]
 8007116:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800711e:	69db      	ldr	r3, [r3, #28]
 8007120:	68ba      	ldr	r2, [r7, #8]
 8007122:	4013      	ands	r3, r2
 8007124:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	b29b      	uxth	r3, r3
}
 800712a:	4618      	mov	r0, r3
 800712c:	3714      	adds	r7, #20
 800712e:	46bd      	mov	sp, r7
 8007130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007134:	4770      	bx	lr

08007136 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007136:	b480      	push	{r7}
 8007138:	b085      	sub	sp, #20
 800713a:	af00      	add	r7, sp, #0
 800713c:	6078      	str	r0, [r7, #4]
 800713e:	460b      	mov	r3, r1
 8007140:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007146:	78fb      	ldrb	r3, [r7, #3]
 8007148:	015a      	lsls	r2, r3, #5
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	4413      	add	r3, r2
 800714e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007152:	689b      	ldr	r3, [r3, #8]
 8007154:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800715c:	695b      	ldr	r3, [r3, #20]
 800715e:	68ba      	ldr	r2, [r7, #8]
 8007160:	4013      	ands	r3, r2
 8007162:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007164:	68bb      	ldr	r3, [r7, #8]
}
 8007166:	4618      	mov	r0, r3
 8007168:	3714      	adds	r7, #20
 800716a:	46bd      	mov	sp, r7
 800716c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007170:	4770      	bx	lr

08007172 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007172:	b480      	push	{r7}
 8007174:	b087      	sub	sp, #28
 8007176:	af00      	add	r7, sp, #0
 8007178:	6078      	str	r0, [r7, #4]
 800717a:	460b      	mov	r3, r1
 800717c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007182:	697b      	ldr	r3, [r7, #20]
 8007184:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007188:	691b      	ldr	r3, [r3, #16]
 800718a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800718c:	697b      	ldr	r3, [r7, #20]
 800718e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007192:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007194:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007196:	78fb      	ldrb	r3, [r7, #3]
 8007198:	f003 030f 	and.w	r3, r3, #15
 800719c:	68fa      	ldr	r2, [r7, #12]
 800719e:	fa22 f303 	lsr.w	r3, r2, r3
 80071a2:	01db      	lsls	r3, r3, #7
 80071a4:	b2db      	uxtb	r3, r3
 80071a6:	693a      	ldr	r2, [r7, #16]
 80071a8:	4313      	orrs	r3, r2
 80071aa:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80071ac:	78fb      	ldrb	r3, [r7, #3]
 80071ae:	015a      	lsls	r2, r3, #5
 80071b0:	697b      	ldr	r3, [r7, #20]
 80071b2:	4413      	add	r3, r2
 80071b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071b8:	689b      	ldr	r3, [r3, #8]
 80071ba:	693a      	ldr	r2, [r7, #16]
 80071bc:	4013      	ands	r3, r2
 80071be:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80071c0:	68bb      	ldr	r3, [r7, #8]
}
 80071c2:	4618      	mov	r0, r3
 80071c4:	371c      	adds	r7, #28
 80071c6:	46bd      	mov	sp, r7
 80071c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071cc:	4770      	bx	lr

080071ce <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80071ce:	b480      	push	{r7}
 80071d0:	b083      	sub	sp, #12
 80071d2:	af00      	add	r7, sp, #0
 80071d4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	695b      	ldr	r3, [r3, #20]
 80071da:	f003 0301 	and.w	r3, r3, #1
}
 80071de:	4618      	mov	r0, r3
 80071e0:	370c      	adds	r7, #12
 80071e2:	46bd      	mov	sp, r7
 80071e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e8:	4770      	bx	lr

080071ea <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80071ea:	b480      	push	{r7}
 80071ec:	b085      	sub	sp, #20
 80071ee:	af00      	add	r7, sp, #0
 80071f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	68fa      	ldr	r2, [r7, #12]
 8007200:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007204:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007208:	f023 0307 	bic.w	r3, r3, #7
 800720c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007214:	685b      	ldr	r3, [r3, #4]
 8007216:	68fa      	ldr	r2, [r7, #12]
 8007218:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800721c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007220:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007222:	2300      	movs	r3, #0
}
 8007224:	4618      	mov	r0, r3
 8007226:	3714      	adds	r7, #20
 8007228:	46bd      	mov	sp, r7
 800722a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722e:	4770      	bx	lr

08007230 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8007230:	b480      	push	{r7}
 8007232:	b087      	sub	sp, #28
 8007234:	af00      	add	r7, sp, #0
 8007236:	60f8      	str	r0, [r7, #12]
 8007238:	460b      	mov	r3, r1
 800723a:	607a      	str	r2, [r7, #4]
 800723c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	333c      	adds	r3, #60	; 0x3c
 8007246:	3304      	adds	r3, #4
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800724c:	693b      	ldr	r3, [r7, #16]
 800724e:	4a26      	ldr	r2, [pc, #152]	; (80072e8 <USB_EP0_OutStart+0xb8>)
 8007250:	4293      	cmp	r3, r2
 8007252:	d90a      	bls.n	800726a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007254:	697b      	ldr	r3, [r7, #20]
 8007256:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007260:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007264:	d101      	bne.n	800726a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007266:	2300      	movs	r3, #0
 8007268:	e037      	b.n	80072da <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800726a:	697b      	ldr	r3, [r7, #20]
 800726c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007270:	461a      	mov	r2, r3
 8007272:	2300      	movs	r3, #0
 8007274:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007276:	697b      	ldr	r3, [r7, #20]
 8007278:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800727c:	691b      	ldr	r3, [r3, #16]
 800727e:	697a      	ldr	r2, [r7, #20]
 8007280:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007284:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007288:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800728a:	697b      	ldr	r3, [r7, #20]
 800728c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007290:	691b      	ldr	r3, [r3, #16]
 8007292:	697a      	ldr	r2, [r7, #20]
 8007294:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007298:	f043 0318 	orr.w	r3, r3, #24
 800729c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800729e:	697b      	ldr	r3, [r7, #20]
 80072a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072a4:	691b      	ldr	r3, [r3, #16]
 80072a6:	697a      	ldr	r2, [r7, #20]
 80072a8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80072ac:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80072b0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80072b2:	7afb      	ldrb	r3, [r7, #11]
 80072b4:	2b01      	cmp	r3, #1
 80072b6:	d10f      	bne.n	80072d8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80072b8:	697b      	ldr	r3, [r7, #20]
 80072ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072be:	461a      	mov	r2, r3
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80072c4:	697b      	ldr	r3, [r7, #20]
 80072c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	697a      	ldr	r2, [r7, #20]
 80072ce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80072d2:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80072d6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80072d8:	2300      	movs	r3, #0
}
 80072da:	4618      	mov	r0, r3
 80072dc:	371c      	adds	r7, #28
 80072de:	46bd      	mov	sp, r7
 80072e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e4:	4770      	bx	lr
 80072e6:	bf00      	nop
 80072e8:	4f54300a 	.word	0x4f54300a

080072ec <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80072ec:	b480      	push	{r7}
 80072ee:	b085      	sub	sp, #20
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80072f4:	2300      	movs	r3, #0
 80072f6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	3301      	adds	r3, #1
 80072fc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	4a13      	ldr	r2, [pc, #76]	; (8007350 <USB_CoreReset+0x64>)
 8007302:	4293      	cmp	r3, r2
 8007304:	d901      	bls.n	800730a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007306:	2303      	movs	r3, #3
 8007308:	e01b      	b.n	8007342 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	691b      	ldr	r3, [r3, #16]
 800730e:	2b00      	cmp	r3, #0
 8007310:	daf2      	bge.n	80072f8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007312:	2300      	movs	r3, #0
 8007314:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	691b      	ldr	r3, [r3, #16]
 800731a:	f043 0201 	orr.w	r2, r3, #1
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	3301      	adds	r3, #1
 8007326:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	4a09      	ldr	r2, [pc, #36]	; (8007350 <USB_CoreReset+0x64>)
 800732c:	4293      	cmp	r3, r2
 800732e:	d901      	bls.n	8007334 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007330:	2303      	movs	r3, #3
 8007332:	e006      	b.n	8007342 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	691b      	ldr	r3, [r3, #16]
 8007338:	f003 0301 	and.w	r3, r3, #1
 800733c:	2b01      	cmp	r3, #1
 800733e:	d0f0      	beq.n	8007322 <USB_CoreReset+0x36>

  return HAL_OK;
 8007340:	2300      	movs	r3, #0
}
 8007342:	4618      	mov	r0, r3
 8007344:	3714      	adds	r7, #20
 8007346:	46bd      	mov	sp, r7
 8007348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734c:	4770      	bx	lr
 800734e:	bf00      	nop
 8007350:	00030d40 	.word	0x00030d40

08007354 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b084      	sub	sp, #16
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
 800735c:	460b      	mov	r3, r1
 800735e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007360:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8007364:	f002 fc8a 	bl	8009c7c <USBD_static_malloc>
 8007368:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d109      	bne.n	8007384 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	32b0      	adds	r2, #176	; 0xb0
 800737a:	2100      	movs	r1, #0
 800737c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007380:	2302      	movs	r3, #2
 8007382:	e0d4      	b.n	800752e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8007384:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8007388:	2100      	movs	r1, #0
 800738a:	68f8      	ldr	r0, [r7, #12]
 800738c:	f002 fcf2 	bl	8009d74 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	32b0      	adds	r2, #176	; 0xb0
 800739a:	68f9      	ldr	r1, [r7, #12]
 800739c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	32b0      	adds	r2, #176	; 0xb0
 80073aa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	7c1b      	ldrb	r3, [r3, #16]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d138      	bne.n	800742e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80073bc:	4b5e      	ldr	r3, [pc, #376]	; (8007538 <USBD_CDC_Init+0x1e4>)
 80073be:	7819      	ldrb	r1, [r3, #0]
 80073c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80073c4:	2202      	movs	r2, #2
 80073c6:	6878      	ldr	r0, [r7, #4]
 80073c8:	f002 fb35 	bl	8009a36 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80073cc:	4b5a      	ldr	r3, [pc, #360]	; (8007538 <USBD_CDC_Init+0x1e4>)
 80073ce:	781b      	ldrb	r3, [r3, #0]
 80073d0:	f003 020f 	and.w	r2, r3, #15
 80073d4:	6879      	ldr	r1, [r7, #4]
 80073d6:	4613      	mov	r3, r2
 80073d8:	009b      	lsls	r3, r3, #2
 80073da:	4413      	add	r3, r2
 80073dc:	009b      	lsls	r3, r3, #2
 80073de:	440b      	add	r3, r1
 80073e0:	3324      	adds	r3, #36	; 0x24
 80073e2:	2201      	movs	r2, #1
 80073e4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80073e6:	4b55      	ldr	r3, [pc, #340]	; (800753c <USBD_CDC_Init+0x1e8>)
 80073e8:	7819      	ldrb	r1, [r3, #0]
 80073ea:	f44f 7300 	mov.w	r3, #512	; 0x200
 80073ee:	2202      	movs	r2, #2
 80073f0:	6878      	ldr	r0, [r7, #4]
 80073f2:	f002 fb20 	bl	8009a36 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80073f6:	4b51      	ldr	r3, [pc, #324]	; (800753c <USBD_CDC_Init+0x1e8>)
 80073f8:	781b      	ldrb	r3, [r3, #0]
 80073fa:	f003 020f 	and.w	r2, r3, #15
 80073fe:	6879      	ldr	r1, [r7, #4]
 8007400:	4613      	mov	r3, r2
 8007402:	009b      	lsls	r3, r3, #2
 8007404:	4413      	add	r3, r2
 8007406:	009b      	lsls	r3, r3, #2
 8007408:	440b      	add	r3, r1
 800740a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800740e:	2201      	movs	r2, #1
 8007410:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007412:	4b4b      	ldr	r3, [pc, #300]	; (8007540 <USBD_CDC_Init+0x1ec>)
 8007414:	781b      	ldrb	r3, [r3, #0]
 8007416:	f003 020f 	and.w	r2, r3, #15
 800741a:	6879      	ldr	r1, [r7, #4]
 800741c:	4613      	mov	r3, r2
 800741e:	009b      	lsls	r3, r3, #2
 8007420:	4413      	add	r3, r2
 8007422:	009b      	lsls	r3, r3, #2
 8007424:	440b      	add	r3, r1
 8007426:	3326      	adds	r3, #38	; 0x26
 8007428:	2210      	movs	r2, #16
 800742a:	801a      	strh	r2, [r3, #0]
 800742c:	e035      	b.n	800749a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800742e:	4b42      	ldr	r3, [pc, #264]	; (8007538 <USBD_CDC_Init+0x1e4>)
 8007430:	7819      	ldrb	r1, [r3, #0]
 8007432:	2340      	movs	r3, #64	; 0x40
 8007434:	2202      	movs	r2, #2
 8007436:	6878      	ldr	r0, [r7, #4]
 8007438:	f002 fafd 	bl	8009a36 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800743c:	4b3e      	ldr	r3, [pc, #248]	; (8007538 <USBD_CDC_Init+0x1e4>)
 800743e:	781b      	ldrb	r3, [r3, #0]
 8007440:	f003 020f 	and.w	r2, r3, #15
 8007444:	6879      	ldr	r1, [r7, #4]
 8007446:	4613      	mov	r3, r2
 8007448:	009b      	lsls	r3, r3, #2
 800744a:	4413      	add	r3, r2
 800744c:	009b      	lsls	r3, r3, #2
 800744e:	440b      	add	r3, r1
 8007450:	3324      	adds	r3, #36	; 0x24
 8007452:	2201      	movs	r2, #1
 8007454:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007456:	4b39      	ldr	r3, [pc, #228]	; (800753c <USBD_CDC_Init+0x1e8>)
 8007458:	7819      	ldrb	r1, [r3, #0]
 800745a:	2340      	movs	r3, #64	; 0x40
 800745c:	2202      	movs	r2, #2
 800745e:	6878      	ldr	r0, [r7, #4]
 8007460:	f002 fae9 	bl	8009a36 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007464:	4b35      	ldr	r3, [pc, #212]	; (800753c <USBD_CDC_Init+0x1e8>)
 8007466:	781b      	ldrb	r3, [r3, #0]
 8007468:	f003 020f 	and.w	r2, r3, #15
 800746c:	6879      	ldr	r1, [r7, #4]
 800746e:	4613      	mov	r3, r2
 8007470:	009b      	lsls	r3, r3, #2
 8007472:	4413      	add	r3, r2
 8007474:	009b      	lsls	r3, r3, #2
 8007476:	440b      	add	r3, r1
 8007478:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800747c:	2201      	movs	r2, #1
 800747e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007480:	4b2f      	ldr	r3, [pc, #188]	; (8007540 <USBD_CDC_Init+0x1ec>)
 8007482:	781b      	ldrb	r3, [r3, #0]
 8007484:	f003 020f 	and.w	r2, r3, #15
 8007488:	6879      	ldr	r1, [r7, #4]
 800748a:	4613      	mov	r3, r2
 800748c:	009b      	lsls	r3, r3, #2
 800748e:	4413      	add	r3, r2
 8007490:	009b      	lsls	r3, r3, #2
 8007492:	440b      	add	r3, r1
 8007494:	3326      	adds	r3, #38	; 0x26
 8007496:	2210      	movs	r2, #16
 8007498:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800749a:	4b29      	ldr	r3, [pc, #164]	; (8007540 <USBD_CDC_Init+0x1ec>)
 800749c:	7819      	ldrb	r1, [r3, #0]
 800749e:	2308      	movs	r3, #8
 80074a0:	2203      	movs	r2, #3
 80074a2:	6878      	ldr	r0, [r7, #4]
 80074a4:	f002 fac7 	bl	8009a36 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80074a8:	4b25      	ldr	r3, [pc, #148]	; (8007540 <USBD_CDC_Init+0x1ec>)
 80074aa:	781b      	ldrb	r3, [r3, #0]
 80074ac:	f003 020f 	and.w	r2, r3, #15
 80074b0:	6879      	ldr	r1, [r7, #4]
 80074b2:	4613      	mov	r3, r2
 80074b4:	009b      	lsls	r3, r3, #2
 80074b6:	4413      	add	r3, r2
 80074b8:	009b      	lsls	r3, r3, #2
 80074ba:	440b      	add	r3, r1
 80074bc:	3324      	adds	r3, #36	; 0x24
 80074be:	2201      	movs	r2, #1
 80074c0:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	2200      	movs	r2, #0
 80074c6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80074d0:	687a      	ldr	r2, [r7, #4]
 80074d2:	33b0      	adds	r3, #176	; 0xb0
 80074d4:	009b      	lsls	r3, r3, #2
 80074d6:	4413      	add	r3, r2
 80074d8:	685b      	ldr	r3, [r3, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	2200      	movs	r2, #0
 80074e2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	2200      	movs	r2, #0
 80074ea:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d101      	bne.n	80074fc <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80074f8:	2302      	movs	r3, #2
 80074fa:	e018      	b.n	800752e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	7c1b      	ldrb	r3, [r3, #16]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d10a      	bne.n	800751a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007504:	4b0d      	ldr	r3, [pc, #52]	; (800753c <USBD_CDC_Init+0x1e8>)
 8007506:	7819      	ldrb	r1, [r3, #0]
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800750e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007512:	6878      	ldr	r0, [r7, #4]
 8007514:	f002 fb7e 	bl	8009c14 <USBD_LL_PrepareReceive>
 8007518:	e008      	b.n	800752c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800751a:	4b08      	ldr	r3, [pc, #32]	; (800753c <USBD_CDC_Init+0x1e8>)
 800751c:	7819      	ldrb	r1, [r3, #0]
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007524:	2340      	movs	r3, #64	; 0x40
 8007526:	6878      	ldr	r0, [r7, #4]
 8007528:	f002 fb74 	bl	8009c14 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800752c:	2300      	movs	r3, #0
}
 800752e:	4618      	mov	r0, r3
 8007530:	3710      	adds	r7, #16
 8007532:	46bd      	mov	sp, r7
 8007534:	bd80      	pop	{r7, pc}
 8007536:	bf00      	nop
 8007538:	20000093 	.word	0x20000093
 800753c:	20000094 	.word	0x20000094
 8007540:	20000095 	.word	0x20000095

08007544 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b082      	sub	sp, #8
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
 800754c:	460b      	mov	r3, r1
 800754e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007550:	4b3a      	ldr	r3, [pc, #232]	; (800763c <USBD_CDC_DeInit+0xf8>)
 8007552:	781b      	ldrb	r3, [r3, #0]
 8007554:	4619      	mov	r1, r3
 8007556:	6878      	ldr	r0, [r7, #4]
 8007558:	f002 fa93 	bl	8009a82 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800755c:	4b37      	ldr	r3, [pc, #220]	; (800763c <USBD_CDC_DeInit+0xf8>)
 800755e:	781b      	ldrb	r3, [r3, #0]
 8007560:	f003 020f 	and.w	r2, r3, #15
 8007564:	6879      	ldr	r1, [r7, #4]
 8007566:	4613      	mov	r3, r2
 8007568:	009b      	lsls	r3, r3, #2
 800756a:	4413      	add	r3, r2
 800756c:	009b      	lsls	r3, r3, #2
 800756e:	440b      	add	r3, r1
 8007570:	3324      	adds	r3, #36	; 0x24
 8007572:	2200      	movs	r2, #0
 8007574:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8007576:	4b32      	ldr	r3, [pc, #200]	; (8007640 <USBD_CDC_DeInit+0xfc>)
 8007578:	781b      	ldrb	r3, [r3, #0]
 800757a:	4619      	mov	r1, r3
 800757c:	6878      	ldr	r0, [r7, #4]
 800757e:	f002 fa80 	bl	8009a82 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8007582:	4b2f      	ldr	r3, [pc, #188]	; (8007640 <USBD_CDC_DeInit+0xfc>)
 8007584:	781b      	ldrb	r3, [r3, #0]
 8007586:	f003 020f 	and.w	r2, r3, #15
 800758a:	6879      	ldr	r1, [r7, #4]
 800758c:	4613      	mov	r3, r2
 800758e:	009b      	lsls	r3, r3, #2
 8007590:	4413      	add	r3, r2
 8007592:	009b      	lsls	r3, r3, #2
 8007594:	440b      	add	r3, r1
 8007596:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800759a:	2200      	movs	r2, #0
 800759c:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800759e:	4b29      	ldr	r3, [pc, #164]	; (8007644 <USBD_CDC_DeInit+0x100>)
 80075a0:	781b      	ldrb	r3, [r3, #0]
 80075a2:	4619      	mov	r1, r3
 80075a4:	6878      	ldr	r0, [r7, #4]
 80075a6:	f002 fa6c 	bl	8009a82 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80075aa:	4b26      	ldr	r3, [pc, #152]	; (8007644 <USBD_CDC_DeInit+0x100>)
 80075ac:	781b      	ldrb	r3, [r3, #0]
 80075ae:	f003 020f 	and.w	r2, r3, #15
 80075b2:	6879      	ldr	r1, [r7, #4]
 80075b4:	4613      	mov	r3, r2
 80075b6:	009b      	lsls	r3, r3, #2
 80075b8:	4413      	add	r3, r2
 80075ba:	009b      	lsls	r3, r3, #2
 80075bc:	440b      	add	r3, r1
 80075be:	3324      	adds	r3, #36	; 0x24
 80075c0:	2200      	movs	r2, #0
 80075c2:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80075c4:	4b1f      	ldr	r3, [pc, #124]	; (8007644 <USBD_CDC_DeInit+0x100>)
 80075c6:	781b      	ldrb	r3, [r3, #0]
 80075c8:	f003 020f 	and.w	r2, r3, #15
 80075cc:	6879      	ldr	r1, [r7, #4]
 80075ce:	4613      	mov	r3, r2
 80075d0:	009b      	lsls	r3, r3, #2
 80075d2:	4413      	add	r3, r2
 80075d4:	009b      	lsls	r3, r3, #2
 80075d6:	440b      	add	r3, r1
 80075d8:	3326      	adds	r3, #38	; 0x26
 80075da:	2200      	movs	r2, #0
 80075dc:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	32b0      	adds	r2, #176	; 0xb0
 80075e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d01f      	beq.n	8007630 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80075f6:	687a      	ldr	r2, [r7, #4]
 80075f8:	33b0      	adds	r3, #176	; 0xb0
 80075fa:	009b      	lsls	r3, r3, #2
 80075fc:	4413      	add	r3, r2
 80075fe:	685b      	ldr	r3, [r3, #4]
 8007600:	685b      	ldr	r3, [r3, #4]
 8007602:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	32b0      	adds	r2, #176	; 0xb0
 800760e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007612:	4618      	mov	r0, r3
 8007614:	f002 fb40 	bl	8009c98 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	32b0      	adds	r2, #176	; 0xb0
 8007622:	2100      	movs	r1, #0
 8007624:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2200      	movs	r2, #0
 800762c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007630:	2300      	movs	r3, #0
}
 8007632:	4618      	mov	r0, r3
 8007634:	3708      	adds	r7, #8
 8007636:	46bd      	mov	sp, r7
 8007638:	bd80      	pop	{r7, pc}
 800763a:	bf00      	nop
 800763c:	20000093 	.word	0x20000093
 8007640:	20000094 	.word	0x20000094
 8007644:	20000095 	.word	0x20000095

08007648 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007648:	b580      	push	{r7, lr}
 800764a:	b086      	sub	sp, #24
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
 8007650:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	32b0      	adds	r2, #176	; 0xb0
 800765c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007660:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007662:	2300      	movs	r3, #0
 8007664:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8007666:	2300      	movs	r3, #0
 8007668:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800766a:	2300      	movs	r3, #0
 800766c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800766e:	693b      	ldr	r3, [r7, #16]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d101      	bne.n	8007678 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007674:	2303      	movs	r3, #3
 8007676:	e0bf      	b.n	80077f8 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	781b      	ldrb	r3, [r3, #0]
 800767c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007680:	2b00      	cmp	r3, #0
 8007682:	d050      	beq.n	8007726 <USBD_CDC_Setup+0xde>
 8007684:	2b20      	cmp	r3, #32
 8007686:	f040 80af 	bne.w	80077e8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	88db      	ldrh	r3, [r3, #6]
 800768e:	2b00      	cmp	r3, #0
 8007690:	d03a      	beq.n	8007708 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	781b      	ldrb	r3, [r3, #0]
 8007696:	b25b      	sxtb	r3, r3
 8007698:	2b00      	cmp	r3, #0
 800769a:	da1b      	bge.n	80076d4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80076a2:	687a      	ldr	r2, [r7, #4]
 80076a4:	33b0      	adds	r3, #176	; 0xb0
 80076a6:	009b      	lsls	r3, r3, #2
 80076a8:	4413      	add	r3, r2
 80076aa:	685b      	ldr	r3, [r3, #4]
 80076ac:	689b      	ldr	r3, [r3, #8]
 80076ae:	683a      	ldr	r2, [r7, #0]
 80076b0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80076b2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80076b4:	683a      	ldr	r2, [r7, #0]
 80076b6:	88d2      	ldrh	r2, [r2, #6]
 80076b8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80076ba:	683b      	ldr	r3, [r7, #0]
 80076bc:	88db      	ldrh	r3, [r3, #6]
 80076be:	2b07      	cmp	r3, #7
 80076c0:	bf28      	it	cs
 80076c2:	2307      	movcs	r3, #7
 80076c4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80076c6:	693b      	ldr	r3, [r7, #16]
 80076c8:	89fa      	ldrh	r2, [r7, #14]
 80076ca:	4619      	mov	r1, r3
 80076cc:	6878      	ldr	r0, [r7, #4]
 80076ce:	f001 fd89 	bl	80091e4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80076d2:	e090      	b.n	80077f6 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	785a      	ldrb	r2, [r3, #1]
 80076d8:	693b      	ldr	r3, [r7, #16]
 80076da:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	88db      	ldrh	r3, [r3, #6]
 80076e2:	2b3f      	cmp	r3, #63	; 0x3f
 80076e4:	d803      	bhi.n	80076ee <USBD_CDC_Setup+0xa6>
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	88db      	ldrh	r3, [r3, #6]
 80076ea:	b2da      	uxtb	r2, r3
 80076ec:	e000      	b.n	80076f0 <USBD_CDC_Setup+0xa8>
 80076ee:	2240      	movs	r2, #64	; 0x40
 80076f0:	693b      	ldr	r3, [r7, #16]
 80076f2:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80076f6:	6939      	ldr	r1, [r7, #16]
 80076f8:	693b      	ldr	r3, [r7, #16]
 80076fa:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80076fe:	461a      	mov	r2, r3
 8007700:	6878      	ldr	r0, [r7, #4]
 8007702:	f001 fd9b 	bl	800923c <USBD_CtlPrepareRx>
      break;
 8007706:	e076      	b.n	80077f6 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800770e:	687a      	ldr	r2, [r7, #4]
 8007710:	33b0      	adds	r3, #176	; 0xb0
 8007712:	009b      	lsls	r3, r3, #2
 8007714:	4413      	add	r3, r2
 8007716:	685b      	ldr	r3, [r3, #4]
 8007718:	689b      	ldr	r3, [r3, #8]
 800771a:	683a      	ldr	r2, [r7, #0]
 800771c:	7850      	ldrb	r0, [r2, #1]
 800771e:	2200      	movs	r2, #0
 8007720:	6839      	ldr	r1, [r7, #0]
 8007722:	4798      	blx	r3
      break;
 8007724:	e067      	b.n	80077f6 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	785b      	ldrb	r3, [r3, #1]
 800772a:	2b0b      	cmp	r3, #11
 800772c:	d851      	bhi.n	80077d2 <USBD_CDC_Setup+0x18a>
 800772e:	a201      	add	r2, pc, #4	; (adr r2, 8007734 <USBD_CDC_Setup+0xec>)
 8007730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007734:	08007765 	.word	0x08007765
 8007738:	080077e1 	.word	0x080077e1
 800773c:	080077d3 	.word	0x080077d3
 8007740:	080077d3 	.word	0x080077d3
 8007744:	080077d3 	.word	0x080077d3
 8007748:	080077d3 	.word	0x080077d3
 800774c:	080077d3 	.word	0x080077d3
 8007750:	080077d3 	.word	0x080077d3
 8007754:	080077d3 	.word	0x080077d3
 8007758:	080077d3 	.word	0x080077d3
 800775c:	0800778f 	.word	0x0800778f
 8007760:	080077b9 	.word	0x080077b9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800776a:	b2db      	uxtb	r3, r3
 800776c:	2b03      	cmp	r3, #3
 800776e:	d107      	bne.n	8007780 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007770:	f107 030a 	add.w	r3, r7, #10
 8007774:	2202      	movs	r2, #2
 8007776:	4619      	mov	r1, r3
 8007778:	6878      	ldr	r0, [r7, #4]
 800777a:	f001 fd33 	bl	80091e4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800777e:	e032      	b.n	80077e6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007780:	6839      	ldr	r1, [r7, #0]
 8007782:	6878      	ldr	r0, [r7, #4]
 8007784:	f001 fcbd 	bl	8009102 <USBD_CtlError>
            ret = USBD_FAIL;
 8007788:	2303      	movs	r3, #3
 800778a:	75fb      	strb	r3, [r7, #23]
          break;
 800778c:	e02b      	b.n	80077e6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007794:	b2db      	uxtb	r3, r3
 8007796:	2b03      	cmp	r3, #3
 8007798:	d107      	bne.n	80077aa <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800779a:	f107 030d 	add.w	r3, r7, #13
 800779e:	2201      	movs	r2, #1
 80077a0:	4619      	mov	r1, r3
 80077a2:	6878      	ldr	r0, [r7, #4]
 80077a4:	f001 fd1e 	bl	80091e4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80077a8:	e01d      	b.n	80077e6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80077aa:	6839      	ldr	r1, [r7, #0]
 80077ac:	6878      	ldr	r0, [r7, #4]
 80077ae:	f001 fca8 	bl	8009102 <USBD_CtlError>
            ret = USBD_FAIL;
 80077b2:	2303      	movs	r3, #3
 80077b4:	75fb      	strb	r3, [r7, #23]
          break;
 80077b6:	e016      	b.n	80077e6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80077be:	b2db      	uxtb	r3, r3
 80077c0:	2b03      	cmp	r3, #3
 80077c2:	d00f      	beq.n	80077e4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80077c4:	6839      	ldr	r1, [r7, #0]
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	f001 fc9b 	bl	8009102 <USBD_CtlError>
            ret = USBD_FAIL;
 80077cc:	2303      	movs	r3, #3
 80077ce:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80077d0:	e008      	b.n	80077e4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80077d2:	6839      	ldr	r1, [r7, #0]
 80077d4:	6878      	ldr	r0, [r7, #4]
 80077d6:	f001 fc94 	bl	8009102 <USBD_CtlError>
          ret = USBD_FAIL;
 80077da:	2303      	movs	r3, #3
 80077dc:	75fb      	strb	r3, [r7, #23]
          break;
 80077de:	e002      	b.n	80077e6 <USBD_CDC_Setup+0x19e>
          break;
 80077e0:	bf00      	nop
 80077e2:	e008      	b.n	80077f6 <USBD_CDC_Setup+0x1ae>
          break;
 80077e4:	bf00      	nop
      }
      break;
 80077e6:	e006      	b.n	80077f6 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80077e8:	6839      	ldr	r1, [r7, #0]
 80077ea:	6878      	ldr	r0, [r7, #4]
 80077ec:	f001 fc89 	bl	8009102 <USBD_CtlError>
      ret = USBD_FAIL;
 80077f0:	2303      	movs	r3, #3
 80077f2:	75fb      	strb	r3, [r7, #23]
      break;
 80077f4:	bf00      	nop
  }

  return (uint8_t)ret;
 80077f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80077f8:	4618      	mov	r0, r3
 80077fa:	3718      	adds	r7, #24
 80077fc:	46bd      	mov	sp, r7
 80077fe:	bd80      	pop	{r7, pc}

08007800 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b084      	sub	sp, #16
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
 8007808:	460b      	mov	r3, r1
 800780a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007812:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	32b0      	adds	r2, #176	; 0xb0
 800781e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d101      	bne.n	800782a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8007826:	2303      	movs	r3, #3
 8007828:	e065      	b.n	80078f6 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	32b0      	adds	r2, #176	; 0xb0
 8007834:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007838:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800783a:	78fb      	ldrb	r3, [r7, #3]
 800783c:	f003 020f 	and.w	r2, r3, #15
 8007840:	6879      	ldr	r1, [r7, #4]
 8007842:	4613      	mov	r3, r2
 8007844:	009b      	lsls	r3, r3, #2
 8007846:	4413      	add	r3, r2
 8007848:	009b      	lsls	r3, r3, #2
 800784a:	440b      	add	r3, r1
 800784c:	3318      	adds	r3, #24
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d02f      	beq.n	80078b4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007854:	78fb      	ldrb	r3, [r7, #3]
 8007856:	f003 020f 	and.w	r2, r3, #15
 800785a:	6879      	ldr	r1, [r7, #4]
 800785c:	4613      	mov	r3, r2
 800785e:	009b      	lsls	r3, r3, #2
 8007860:	4413      	add	r3, r2
 8007862:	009b      	lsls	r3, r3, #2
 8007864:	440b      	add	r3, r1
 8007866:	3318      	adds	r3, #24
 8007868:	681a      	ldr	r2, [r3, #0]
 800786a:	78fb      	ldrb	r3, [r7, #3]
 800786c:	f003 010f 	and.w	r1, r3, #15
 8007870:	68f8      	ldr	r0, [r7, #12]
 8007872:	460b      	mov	r3, r1
 8007874:	00db      	lsls	r3, r3, #3
 8007876:	440b      	add	r3, r1
 8007878:	009b      	lsls	r3, r3, #2
 800787a:	4403      	add	r3, r0
 800787c:	3348      	adds	r3, #72	; 0x48
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	fbb2 f1f3 	udiv	r1, r2, r3
 8007884:	fb01 f303 	mul.w	r3, r1, r3
 8007888:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800788a:	2b00      	cmp	r3, #0
 800788c:	d112      	bne.n	80078b4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800788e:	78fb      	ldrb	r3, [r7, #3]
 8007890:	f003 020f 	and.w	r2, r3, #15
 8007894:	6879      	ldr	r1, [r7, #4]
 8007896:	4613      	mov	r3, r2
 8007898:	009b      	lsls	r3, r3, #2
 800789a:	4413      	add	r3, r2
 800789c:	009b      	lsls	r3, r3, #2
 800789e:	440b      	add	r3, r1
 80078a0:	3318      	adds	r3, #24
 80078a2:	2200      	movs	r2, #0
 80078a4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80078a6:	78f9      	ldrb	r1, [r7, #3]
 80078a8:	2300      	movs	r3, #0
 80078aa:	2200      	movs	r2, #0
 80078ac:	6878      	ldr	r0, [r7, #4]
 80078ae:	f002 f990 	bl	8009bd2 <USBD_LL_Transmit>
 80078b2:	e01f      	b.n	80078f4 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80078b4:	68bb      	ldr	r3, [r7, #8]
 80078b6:	2200      	movs	r2, #0
 80078b8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80078c2:	687a      	ldr	r2, [r7, #4]
 80078c4:	33b0      	adds	r3, #176	; 0xb0
 80078c6:	009b      	lsls	r3, r3, #2
 80078c8:	4413      	add	r3, r2
 80078ca:	685b      	ldr	r3, [r3, #4]
 80078cc:	691b      	ldr	r3, [r3, #16]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d010      	beq.n	80078f4 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80078d8:	687a      	ldr	r2, [r7, #4]
 80078da:	33b0      	adds	r3, #176	; 0xb0
 80078dc:	009b      	lsls	r3, r3, #2
 80078de:	4413      	add	r3, r2
 80078e0:	685b      	ldr	r3, [r3, #4]
 80078e2:	691b      	ldr	r3, [r3, #16]
 80078e4:	68ba      	ldr	r2, [r7, #8]
 80078e6:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80078ea:	68ba      	ldr	r2, [r7, #8]
 80078ec:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80078f0:	78fa      	ldrb	r2, [r7, #3]
 80078f2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80078f4:	2300      	movs	r3, #0
}
 80078f6:	4618      	mov	r0, r3
 80078f8:	3710      	adds	r7, #16
 80078fa:	46bd      	mov	sp, r7
 80078fc:	bd80      	pop	{r7, pc}

080078fe <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80078fe:	b580      	push	{r7, lr}
 8007900:	b084      	sub	sp, #16
 8007902:	af00      	add	r7, sp, #0
 8007904:	6078      	str	r0, [r7, #4]
 8007906:	460b      	mov	r3, r1
 8007908:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	32b0      	adds	r2, #176	; 0xb0
 8007914:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007918:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	32b0      	adds	r2, #176	; 0xb0
 8007924:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007928:	2b00      	cmp	r3, #0
 800792a:	d101      	bne.n	8007930 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800792c:	2303      	movs	r3, #3
 800792e:	e01a      	b.n	8007966 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007930:	78fb      	ldrb	r3, [r7, #3]
 8007932:	4619      	mov	r1, r3
 8007934:	6878      	ldr	r0, [r7, #4]
 8007936:	f002 f98e 	bl	8009c56 <USBD_LL_GetRxDataSize>
 800793a:	4602      	mov	r2, r0
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007948:	687a      	ldr	r2, [r7, #4]
 800794a:	33b0      	adds	r3, #176	; 0xb0
 800794c:	009b      	lsls	r3, r3, #2
 800794e:	4413      	add	r3, r2
 8007950:	685b      	ldr	r3, [r3, #4]
 8007952:	68db      	ldr	r3, [r3, #12]
 8007954:	68fa      	ldr	r2, [r7, #12]
 8007956:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800795a:	68fa      	ldr	r2, [r7, #12]
 800795c:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8007960:	4611      	mov	r1, r2
 8007962:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007964:	2300      	movs	r3, #0
}
 8007966:	4618      	mov	r0, r3
 8007968:	3710      	adds	r7, #16
 800796a:	46bd      	mov	sp, r7
 800796c:	bd80      	pop	{r7, pc}

0800796e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800796e:	b580      	push	{r7, lr}
 8007970:	b084      	sub	sp, #16
 8007972:	af00      	add	r7, sp, #0
 8007974:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	32b0      	adds	r2, #176	; 0xb0
 8007980:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007984:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d101      	bne.n	8007990 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800798c:	2303      	movs	r3, #3
 800798e:	e025      	b.n	80079dc <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007996:	687a      	ldr	r2, [r7, #4]
 8007998:	33b0      	adds	r3, #176	; 0xb0
 800799a:	009b      	lsls	r3, r3, #2
 800799c:	4413      	add	r3, r2
 800799e:	685b      	ldr	r3, [r3, #4]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d01a      	beq.n	80079da <USBD_CDC_EP0_RxReady+0x6c>
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80079aa:	2bff      	cmp	r3, #255	; 0xff
 80079ac:	d015      	beq.n	80079da <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80079b4:	687a      	ldr	r2, [r7, #4]
 80079b6:	33b0      	adds	r3, #176	; 0xb0
 80079b8:	009b      	lsls	r3, r3, #2
 80079ba:	4413      	add	r3, r2
 80079bc:	685b      	ldr	r3, [r3, #4]
 80079be:	689b      	ldr	r3, [r3, #8]
 80079c0:	68fa      	ldr	r2, [r7, #12]
 80079c2:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 80079c6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80079c8:	68fa      	ldr	r2, [r7, #12]
 80079ca:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80079ce:	b292      	uxth	r2, r2
 80079d0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	22ff      	movs	r2, #255	; 0xff
 80079d6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80079da:	2300      	movs	r3, #0
}
 80079dc:	4618      	mov	r0, r3
 80079de:	3710      	adds	r7, #16
 80079e0:	46bd      	mov	sp, r7
 80079e2:	bd80      	pop	{r7, pc}

080079e4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b086      	sub	sp, #24
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80079ec:	2182      	movs	r1, #130	; 0x82
 80079ee:	4818      	ldr	r0, [pc, #96]	; (8007a50 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80079f0:	f000 fd4f 	bl	8008492 <USBD_GetEpDesc>
 80079f4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80079f6:	2101      	movs	r1, #1
 80079f8:	4815      	ldr	r0, [pc, #84]	; (8007a50 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80079fa:	f000 fd4a 	bl	8008492 <USBD_GetEpDesc>
 80079fe:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007a00:	2181      	movs	r1, #129	; 0x81
 8007a02:	4813      	ldr	r0, [pc, #76]	; (8007a50 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007a04:	f000 fd45 	bl	8008492 <USBD_GetEpDesc>
 8007a08:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007a0a:	697b      	ldr	r3, [r7, #20]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d002      	beq.n	8007a16 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007a10:	697b      	ldr	r3, [r7, #20]
 8007a12:	2210      	movs	r2, #16
 8007a14:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007a16:	693b      	ldr	r3, [r7, #16]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d006      	beq.n	8007a2a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007a1c:	693b      	ldr	r3, [r7, #16]
 8007a1e:	2200      	movs	r2, #0
 8007a20:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007a24:	711a      	strb	r2, [r3, #4]
 8007a26:	2200      	movs	r2, #0
 8007a28:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d006      	beq.n	8007a3e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	2200      	movs	r2, #0
 8007a34:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007a38:	711a      	strb	r2, [r3, #4]
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2243      	movs	r2, #67	; 0x43
 8007a42:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007a44:	4b02      	ldr	r3, [pc, #8]	; (8007a50 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8007a46:	4618      	mov	r0, r3
 8007a48:	3718      	adds	r7, #24
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	bd80      	pop	{r7, pc}
 8007a4e:	bf00      	nop
 8007a50:	20000050 	.word	0x20000050

08007a54 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	b086      	sub	sp, #24
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007a5c:	2182      	movs	r1, #130	; 0x82
 8007a5e:	4818      	ldr	r0, [pc, #96]	; (8007ac0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007a60:	f000 fd17 	bl	8008492 <USBD_GetEpDesc>
 8007a64:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007a66:	2101      	movs	r1, #1
 8007a68:	4815      	ldr	r0, [pc, #84]	; (8007ac0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007a6a:	f000 fd12 	bl	8008492 <USBD_GetEpDesc>
 8007a6e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007a70:	2181      	movs	r1, #129	; 0x81
 8007a72:	4813      	ldr	r0, [pc, #76]	; (8007ac0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007a74:	f000 fd0d 	bl	8008492 <USBD_GetEpDesc>
 8007a78:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007a7a:	697b      	ldr	r3, [r7, #20]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d002      	beq.n	8007a86 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007a80:	697b      	ldr	r3, [r7, #20]
 8007a82:	2210      	movs	r2, #16
 8007a84:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007a86:	693b      	ldr	r3, [r7, #16]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d006      	beq.n	8007a9a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007a8c:	693b      	ldr	r3, [r7, #16]
 8007a8e:	2200      	movs	r2, #0
 8007a90:	711a      	strb	r2, [r3, #4]
 8007a92:	2200      	movs	r2, #0
 8007a94:	f042 0202 	orr.w	r2, r2, #2
 8007a98:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d006      	beq.n	8007aae <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	711a      	strb	r2, [r3, #4]
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	f042 0202 	orr.w	r2, r2, #2
 8007aac:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	2243      	movs	r2, #67	; 0x43
 8007ab2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007ab4:	4b02      	ldr	r3, [pc, #8]	; (8007ac0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	3718      	adds	r7, #24
 8007aba:	46bd      	mov	sp, r7
 8007abc:	bd80      	pop	{r7, pc}
 8007abe:	bf00      	nop
 8007ac0:	20000050 	.word	0x20000050

08007ac4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b086      	sub	sp, #24
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007acc:	2182      	movs	r1, #130	; 0x82
 8007ace:	4818      	ldr	r0, [pc, #96]	; (8007b30 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007ad0:	f000 fcdf 	bl	8008492 <USBD_GetEpDesc>
 8007ad4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007ad6:	2101      	movs	r1, #1
 8007ad8:	4815      	ldr	r0, [pc, #84]	; (8007b30 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007ada:	f000 fcda 	bl	8008492 <USBD_GetEpDesc>
 8007ade:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007ae0:	2181      	movs	r1, #129	; 0x81
 8007ae2:	4813      	ldr	r0, [pc, #76]	; (8007b30 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007ae4:	f000 fcd5 	bl	8008492 <USBD_GetEpDesc>
 8007ae8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007aea:	697b      	ldr	r3, [r7, #20]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d002      	beq.n	8007af6 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007af0:	697b      	ldr	r3, [r7, #20]
 8007af2:	2210      	movs	r2, #16
 8007af4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007af6:	693b      	ldr	r3, [r7, #16]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d006      	beq.n	8007b0a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007afc:	693b      	ldr	r3, [r7, #16]
 8007afe:	2200      	movs	r2, #0
 8007b00:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007b04:	711a      	strb	r2, [r3, #4]
 8007b06:	2200      	movs	r2, #0
 8007b08:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d006      	beq.n	8007b1e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	2200      	movs	r2, #0
 8007b14:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007b18:	711a      	strb	r2, [r3, #4]
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2243      	movs	r2, #67	; 0x43
 8007b22:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007b24:	4b02      	ldr	r3, [pc, #8]	; (8007b30 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8007b26:	4618      	mov	r0, r3
 8007b28:	3718      	adds	r7, #24
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	bd80      	pop	{r7, pc}
 8007b2e:	bf00      	nop
 8007b30:	20000050 	.word	0x20000050

08007b34 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007b34:	b480      	push	{r7}
 8007b36:	b083      	sub	sp, #12
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	220a      	movs	r2, #10
 8007b40:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007b42:	4b03      	ldr	r3, [pc, #12]	; (8007b50 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007b44:	4618      	mov	r0, r3
 8007b46:	370c      	adds	r7, #12
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4e:	4770      	bx	lr
 8007b50:	2000000c 	.word	0x2000000c

08007b54 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007b54:	b480      	push	{r7}
 8007b56:	b083      	sub	sp, #12
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
 8007b5c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007b5e:	683b      	ldr	r3, [r7, #0]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d101      	bne.n	8007b68 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007b64:	2303      	movs	r3, #3
 8007b66:	e009      	b.n	8007b7c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007b6e:	687a      	ldr	r2, [r7, #4]
 8007b70:	33b0      	adds	r3, #176	; 0xb0
 8007b72:	009b      	lsls	r3, r3, #2
 8007b74:	4413      	add	r3, r2
 8007b76:	683a      	ldr	r2, [r7, #0]
 8007b78:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007b7a:	2300      	movs	r3, #0
}
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	370c      	adds	r7, #12
 8007b80:	46bd      	mov	sp, r7
 8007b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b86:	4770      	bx	lr

08007b88 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007b88:	b480      	push	{r7}
 8007b8a:	b087      	sub	sp, #28
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	60f8      	str	r0, [r7, #12]
 8007b90:	60b9      	str	r1, [r7, #8]
 8007b92:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	32b0      	adds	r2, #176	; 0xb0
 8007b9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ba2:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8007ba4:	697b      	ldr	r3, [r7, #20]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d101      	bne.n	8007bae <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007baa:	2303      	movs	r3, #3
 8007bac:	e008      	b.n	8007bc0 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007bae:	697b      	ldr	r3, [r7, #20]
 8007bb0:	68ba      	ldr	r2, [r7, #8]
 8007bb2:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8007bb6:	697b      	ldr	r3, [r7, #20]
 8007bb8:	687a      	ldr	r2, [r7, #4]
 8007bba:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8007bbe:	2300      	movs	r3, #0
}
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	371c      	adds	r7, #28
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bca:	4770      	bx	lr

08007bcc <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007bcc:	b480      	push	{r7}
 8007bce:	b085      	sub	sp, #20
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	6078      	str	r0, [r7, #4]
 8007bd4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	32b0      	adds	r2, #176	; 0xb0
 8007be0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007be4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d101      	bne.n	8007bf0 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8007bec:	2303      	movs	r3, #3
 8007bee:	e004      	b.n	8007bfa <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	683a      	ldr	r2, [r7, #0]
 8007bf4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8007bf8:	2300      	movs	r3, #0
}
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	3714      	adds	r7, #20
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c04:	4770      	bx	lr
	...

08007c08 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b084      	sub	sp, #16
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	32b0      	adds	r2, #176	; 0xb0
 8007c1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c1e:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8007c20:	2301      	movs	r3, #1
 8007c22:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	32b0      	adds	r2, #176	; 0xb0
 8007c2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d101      	bne.n	8007c3a <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007c36:	2303      	movs	r3, #3
 8007c38:	e025      	b.n	8007c86 <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 8007c3a:	68bb      	ldr	r3, [r7, #8]
 8007c3c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d11f      	bne.n	8007c84 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8007c44:	68bb      	ldr	r3, [r7, #8]
 8007c46:	2201      	movs	r2, #1
 8007c48:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8007c4c:	4b10      	ldr	r3, [pc, #64]	; (8007c90 <USBD_CDC_TransmitPacket+0x88>)
 8007c4e:	781b      	ldrb	r3, [r3, #0]
 8007c50:	f003 020f 	and.w	r2, r3, #15
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8007c5a:	6878      	ldr	r0, [r7, #4]
 8007c5c:	4613      	mov	r3, r2
 8007c5e:	009b      	lsls	r3, r3, #2
 8007c60:	4413      	add	r3, r2
 8007c62:	009b      	lsls	r3, r3, #2
 8007c64:	4403      	add	r3, r0
 8007c66:	3318      	adds	r3, #24
 8007c68:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8007c6a:	4b09      	ldr	r3, [pc, #36]	; (8007c90 <USBD_CDC_TransmitPacket+0x88>)
 8007c6c:	7819      	ldrb	r1, [r3, #0]
 8007c6e:	68bb      	ldr	r3, [r7, #8]
 8007c70:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8007c74:	68bb      	ldr	r3, [r7, #8]
 8007c76:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8007c7a:	6878      	ldr	r0, [r7, #4]
 8007c7c:	f001 ffa9 	bl	8009bd2 <USBD_LL_Transmit>

    ret = USBD_OK;
 8007c80:	2300      	movs	r3, #0
 8007c82:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8007c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c86:	4618      	mov	r0, r3
 8007c88:	3710      	adds	r7, #16
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	bd80      	pop	{r7, pc}
 8007c8e:	bf00      	nop
 8007c90:	20000093 	.word	0x20000093

08007c94 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007c94:	b580      	push	{r7, lr}
 8007c96:	b084      	sub	sp, #16
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	32b0      	adds	r2, #176	; 0xb0
 8007ca6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007caa:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	32b0      	adds	r2, #176	; 0xb0
 8007cb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d101      	bne.n	8007cc2 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8007cbe:	2303      	movs	r3, #3
 8007cc0:	e018      	b.n	8007cf4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	7c1b      	ldrb	r3, [r3, #16]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d10a      	bne.n	8007ce0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007cca:	4b0c      	ldr	r3, [pc, #48]	; (8007cfc <USBD_CDC_ReceivePacket+0x68>)
 8007ccc:	7819      	ldrb	r1, [r3, #0]
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007cd4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007cd8:	6878      	ldr	r0, [r7, #4]
 8007cda:	f001 ff9b 	bl	8009c14 <USBD_LL_PrepareReceive>
 8007cde:	e008      	b.n	8007cf2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007ce0:	4b06      	ldr	r3, [pc, #24]	; (8007cfc <USBD_CDC_ReceivePacket+0x68>)
 8007ce2:	7819      	ldrb	r1, [r3, #0]
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007cea:	2340      	movs	r3, #64	; 0x40
 8007cec:	6878      	ldr	r0, [r7, #4]
 8007cee:	f001 ff91 	bl	8009c14 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007cf2:	2300      	movs	r3, #0
}
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	3710      	adds	r7, #16
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	bd80      	pop	{r7, pc}
 8007cfc:	20000094 	.word	0x20000094

08007d00 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b086      	sub	sp, #24
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	60f8      	str	r0, [r7, #12]
 8007d08:	60b9      	str	r1, [r7, #8]
 8007d0a:	4613      	mov	r3, r2
 8007d0c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d101      	bne.n	8007d18 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007d14:	2303      	movs	r3, #3
 8007d16:	e01f      	b.n	8007d58 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	2200      	movs	r2, #0
 8007d24:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007d30:	68bb      	ldr	r3, [r7, #8]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d003      	beq.n	8007d3e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	68ba      	ldr	r2, [r7, #8]
 8007d3a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	2201      	movs	r2, #1
 8007d42:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	79fa      	ldrb	r2, [r7, #7]
 8007d4a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007d4c:	68f8      	ldr	r0, [r7, #12]
 8007d4e:	f001 fe0b 	bl	8009968 <USBD_LL_Init>
 8007d52:	4603      	mov	r3, r0
 8007d54:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007d56:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	3718      	adds	r7, #24
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	bd80      	pop	{r7, pc}

08007d60 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b084      	sub	sp, #16
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
 8007d68:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007d6e:	683b      	ldr	r3, [r7, #0]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d101      	bne.n	8007d78 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007d74:	2303      	movs	r3, #3
 8007d76:	e025      	b.n	8007dc4 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	683a      	ldr	r2, [r7, #0]
 8007d7c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	32ae      	adds	r2, #174	; 0xae
 8007d8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d00f      	beq.n	8007db4 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	32ae      	adds	r2, #174	; 0xae
 8007d9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007da4:	f107 020e 	add.w	r2, r7, #14
 8007da8:	4610      	mov	r0, r2
 8007daa:	4798      	blx	r3
 8007dac:	4602      	mov	r2, r0
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8007dba:	1c5a      	adds	r2, r3, #1
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8007dc2:	2300      	movs	r3, #0
}
 8007dc4:	4618      	mov	r0, r3
 8007dc6:	3710      	adds	r7, #16
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	bd80      	pop	{r7, pc}

08007dcc <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b082      	sub	sp, #8
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007dd4:	6878      	ldr	r0, [r7, #4]
 8007dd6:	f001 fe13 	bl	8009a00 <USBD_LL_Start>
 8007dda:	4603      	mov	r3, r0
}
 8007ddc:	4618      	mov	r0, r3
 8007dde:	3708      	adds	r7, #8
 8007de0:	46bd      	mov	sp, r7
 8007de2:	bd80      	pop	{r7, pc}

08007de4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007de4:	b480      	push	{r7}
 8007de6:	b083      	sub	sp, #12
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007dec:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007dee:	4618      	mov	r0, r3
 8007df0:	370c      	adds	r7, #12
 8007df2:	46bd      	mov	sp, r7
 8007df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df8:	4770      	bx	lr

08007dfa <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007dfa:	b580      	push	{r7, lr}
 8007dfc:	b084      	sub	sp, #16
 8007dfe:	af00      	add	r7, sp, #0
 8007e00:	6078      	str	r0, [r7, #4]
 8007e02:	460b      	mov	r3, r1
 8007e04:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007e06:	2300      	movs	r3, #0
 8007e08:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d009      	beq.n	8007e28 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	78fa      	ldrb	r2, [r7, #3]
 8007e1e:	4611      	mov	r1, r2
 8007e20:	6878      	ldr	r0, [r7, #4]
 8007e22:	4798      	blx	r3
 8007e24:	4603      	mov	r3, r0
 8007e26:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007e28:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	3710      	adds	r7, #16
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	bd80      	pop	{r7, pc}

08007e32 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007e32:	b580      	push	{r7, lr}
 8007e34:	b084      	sub	sp, #16
 8007e36:	af00      	add	r7, sp, #0
 8007e38:	6078      	str	r0, [r7, #4]
 8007e3a:	460b      	mov	r3, r1
 8007e3c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007e3e:	2300      	movs	r3, #0
 8007e40:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e48:	685b      	ldr	r3, [r3, #4]
 8007e4a:	78fa      	ldrb	r2, [r7, #3]
 8007e4c:	4611      	mov	r1, r2
 8007e4e:	6878      	ldr	r0, [r7, #4]
 8007e50:	4798      	blx	r3
 8007e52:	4603      	mov	r3, r0
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d001      	beq.n	8007e5c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007e58:	2303      	movs	r3, #3
 8007e5a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007e5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e5e:	4618      	mov	r0, r3
 8007e60:	3710      	adds	r7, #16
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bd80      	pop	{r7, pc}

08007e66 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007e66:	b580      	push	{r7, lr}
 8007e68:	b084      	sub	sp, #16
 8007e6a:	af00      	add	r7, sp, #0
 8007e6c:	6078      	str	r0, [r7, #4]
 8007e6e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007e76:	6839      	ldr	r1, [r7, #0]
 8007e78:	4618      	mov	r0, r3
 8007e7a:	f001 f908 	bl	800908e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2201      	movs	r2, #1
 8007e82:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8007e8c:	461a      	mov	r2, r3
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007e9a:	f003 031f 	and.w	r3, r3, #31
 8007e9e:	2b02      	cmp	r3, #2
 8007ea0:	d01a      	beq.n	8007ed8 <USBD_LL_SetupStage+0x72>
 8007ea2:	2b02      	cmp	r3, #2
 8007ea4:	d822      	bhi.n	8007eec <USBD_LL_SetupStage+0x86>
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d002      	beq.n	8007eb0 <USBD_LL_SetupStage+0x4a>
 8007eaa:	2b01      	cmp	r3, #1
 8007eac:	d00a      	beq.n	8007ec4 <USBD_LL_SetupStage+0x5e>
 8007eae:	e01d      	b.n	8007eec <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007eb6:	4619      	mov	r1, r3
 8007eb8:	6878      	ldr	r0, [r7, #4]
 8007eba:	f000 fb5f 	bl	800857c <USBD_StdDevReq>
 8007ebe:	4603      	mov	r3, r0
 8007ec0:	73fb      	strb	r3, [r7, #15]
      break;
 8007ec2:	e020      	b.n	8007f06 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007eca:	4619      	mov	r1, r3
 8007ecc:	6878      	ldr	r0, [r7, #4]
 8007ece:	f000 fbc7 	bl	8008660 <USBD_StdItfReq>
 8007ed2:	4603      	mov	r3, r0
 8007ed4:	73fb      	strb	r3, [r7, #15]
      break;
 8007ed6:	e016      	b.n	8007f06 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007ede:	4619      	mov	r1, r3
 8007ee0:	6878      	ldr	r0, [r7, #4]
 8007ee2:	f000 fc29 	bl	8008738 <USBD_StdEPReq>
 8007ee6:	4603      	mov	r3, r0
 8007ee8:	73fb      	strb	r3, [r7, #15]
      break;
 8007eea:	e00c      	b.n	8007f06 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007ef2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007ef6:	b2db      	uxtb	r3, r3
 8007ef8:	4619      	mov	r1, r3
 8007efa:	6878      	ldr	r0, [r7, #4]
 8007efc:	f001 fde0 	bl	8009ac0 <USBD_LL_StallEP>
 8007f00:	4603      	mov	r3, r0
 8007f02:	73fb      	strb	r3, [r7, #15]
      break;
 8007f04:	bf00      	nop
  }

  return ret;
 8007f06:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f08:	4618      	mov	r0, r3
 8007f0a:	3710      	adds	r7, #16
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bd80      	pop	{r7, pc}

08007f10 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b086      	sub	sp, #24
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	60f8      	str	r0, [r7, #12]
 8007f18:	460b      	mov	r3, r1
 8007f1a:	607a      	str	r2, [r7, #4]
 8007f1c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8007f1e:	2300      	movs	r3, #0
 8007f20:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8007f22:	7afb      	ldrb	r3, [r7, #11]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d16e      	bne.n	8008006 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8007f2e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007f36:	2b03      	cmp	r3, #3
 8007f38:	f040 8098 	bne.w	800806c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8007f3c:	693b      	ldr	r3, [r7, #16]
 8007f3e:	689a      	ldr	r2, [r3, #8]
 8007f40:	693b      	ldr	r3, [r7, #16]
 8007f42:	68db      	ldr	r3, [r3, #12]
 8007f44:	429a      	cmp	r2, r3
 8007f46:	d913      	bls.n	8007f70 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8007f48:	693b      	ldr	r3, [r7, #16]
 8007f4a:	689a      	ldr	r2, [r3, #8]
 8007f4c:	693b      	ldr	r3, [r7, #16]
 8007f4e:	68db      	ldr	r3, [r3, #12]
 8007f50:	1ad2      	subs	r2, r2, r3
 8007f52:	693b      	ldr	r3, [r7, #16]
 8007f54:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8007f56:	693b      	ldr	r3, [r7, #16]
 8007f58:	68da      	ldr	r2, [r3, #12]
 8007f5a:	693b      	ldr	r3, [r7, #16]
 8007f5c:	689b      	ldr	r3, [r3, #8]
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	bf28      	it	cs
 8007f62:	4613      	movcs	r3, r2
 8007f64:	461a      	mov	r2, r3
 8007f66:	6879      	ldr	r1, [r7, #4]
 8007f68:	68f8      	ldr	r0, [r7, #12]
 8007f6a:	f001 f984 	bl	8009276 <USBD_CtlContinueRx>
 8007f6e:	e07d      	b.n	800806c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007f76:	f003 031f 	and.w	r3, r3, #31
 8007f7a:	2b02      	cmp	r3, #2
 8007f7c:	d014      	beq.n	8007fa8 <USBD_LL_DataOutStage+0x98>
 8007f7e:	2b02      	cmp	r3, #2
 8007f80:	d81d      	bhi.n	8007fbe <USBD_LL_DataOutStage+0xae>
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d002      	beq.n	8007f8c <USBD_LL_DataOutStage+0x7c>
 8007f86:	2b01      	cmp	r3, #1
 8007f88:	d003      	beq.n	8007f92 <USBD_LL_DataOutStage+0x82>
 8007f8a:	e018      	b.n	8007fbe <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	75bb      	strb	r3, [r7, #22]
            break;
 8007f90:	e018      	b.n	8007fc4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8007f98:	b2db      	uxtb	r3, r3
 8007f9a:	4619      	mov	r1, r3
 8007f9c:	68f8      	ldr	r0, [r7, #12]
 8007f9e:	f000 fa5e 	bl	800845e <USBD_CoreFindIF>
 8007fa2:	4603      	mov	r3, r0
 8007fa4:	75bb      	strb	r3, [r7, #22]
            break;
 8007fa6:	e00d      	b.n	8007fc4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8007fae:	b2db      	uxtb	r3, r3
 8007fb0:	4619      	mov	r1, r3
 8007fb2:	68f8      	ldr	r0, [r7, #12]
 8007fb4:	f000 fa60 	bl	8008478 <USBD_CoreFindEP>
 8007fb8:	4603      	mov	r3, r0
 8007fba:	75bb      	strb	r3, [r7, #22]
            break;
 8007fbc:	e002      	b.n	8007fc4 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	75bb      	strb	r3, [r7, #22]
            break;
 8007fc2:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007fc4:	7dbb      	ldrb	r3, [r7, #22]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d119      	bne.n	8007ffe <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007fd0:	b2db      	uxtb	r3, r3
 8007fd2:	2b03      	cmp	r3, #3
 8007fd4:	d113      	bne.n	8007ffe <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007fd6:	7dba      	ldrb	r2, [r7, #22]
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	32ae      	adds	r2, #174	; 0xae
 8007fdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fe0:	691b      	ldr	r3, [r3, #16]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d00b      	beq.n	8007ffe <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8007fe6:	7dba      	ldrb	r2, [r7, #22]
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007fee:	7dba      	ldrb	r2, [r7, #22]
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	32ae      	adds	r2, #174	; 0xae
 8007ff4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ff8:	691b      	ldr	r3, [r3, #16]
 8007ffa:	68f8      	ldr	r0, [r7, #12]
 8007ffc:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007ffe:	68f8      	ldr	r0, [r7, #12]
 8008000:	f001 f94a 	bl	8009298 <USBD_CtlSendStatus>
 8008004:	e032      	b.n	800806c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008006:	7afb      	ldrb	r3, [r7, #11]
 8008008:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800800c:	b2db      	uxtb	r3, r3
 800800e:	4619      	mov	r1, r3
 8008010:	68f8      	ldr	r0, [r7, #12]
 8008012:	f000 fa31 	bl	8008478 <USBD_CoreFindEP>
 8008016:	4603      	mov	r3, r0
 8008018:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800801a:	7dbb      	ldrb	r3, [r7, #22]
 800801c:	2bff      	cmp	r3, #255	; 0xff
 800801e:	d025      	beq.n	800806c <USBD_LL_DataOutStage+0x15c>
 8008020:	7dbb      	ldrb	r3, [r7, #22]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d122      	bne.n	800806c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800802c:	b2db      	uxtb	r3, r3
 800802e:	2b03      	cmp	r3, #3
 8008030:	d117      	bne.n	8008062 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008032:	7dba      	ldrb	r2, [r7, #22]
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	32ae      	adds	r2, #174	; 0xae
 8008038:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800803c:	699b      	ldr	r3, [r3, #24]
 800803e:	2b00      	cmp	r3, #0
 8008040:	d00f      	beq.n	8008062 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8008042:	7dba      	ldrb	r2, [r7, #22]
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800804a:	7dba      	ldrb	r2, [r7, #22]
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	32ae      	adds	r2, #174	; 0xae
 8008050:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008054:	699b      	ldr	r3, [r3, #24]
 8008056:	7afa      	ldrb	r2, [r7, #11]
 8008058:	4611      	mov	r1, r2
 800805a:	68f8      	ldr	r0, [r7, #12]
 800805c:	4798      	blx	r3
 800805e:	4603      	mov	r3, r0
 8008060:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008062:	7dfb      	ldrb	r3, [r7, #23]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d001      	beq.n	800806c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8008068:	7dfb      	ldrb	r3, [r7, #23]
 800806a:	e000      	b.n	800806e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800806c:	2300      	movs	r3, #0
}
 800806e:	4618      	mov	r0, r3
 8008070:	3718      	adds	r7, #24
 8008072:	46bd      	mov	sp, r7
 8008074:	bd80      	pop	{r7, pc}

08008076 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008076:	b580      	push	{r7, lr}
 8008078:	b086      	sub	sp, #24
 800807a:	af00      	add	r7, sp, #0
 800807c:	60f8      	str	r0, [r7, #12]
 800807e:	460b      	mov	r3, r1
 8008080:	607a      	str	r2, [r7, #4]
 8008082:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8008084:	7afb      	ldrb	r3, [r7, #11]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d16f      	bne.n	800816a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	3314      	adds	r3, #20
 800808e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008096:	2b02      	cmp	r3, #2
 8008098:	d15a      	bne.n	8008150 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800809a:	693b      	ldr	r3, [r7, #16]
 800809c:	689a      	ldr	r2, [r3, #8]
 800809e:	693b      	ldr	r3, [r7, #16]
 80080a0:	68db      	ldr	r3, [r3, #12]
 80080a2:	429a      	cmp	r2, r3
 80080a4:	d914      	bls.n	80080d0 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80080a6:	693b      	ldr	r3, [r7, #16]
 80080a8:	689a      	ldr	r2, [r3, #8]
 80080aa:	693b      	ldr	r3, [r7, #16]
 80080ac:	68db      	ldr	r3, [r3, #12]
 80080ae:	1ad2      	subs	r2, r2, r3
 80080b0:	693b      	ldr	r3, [r7, #16]
 80080b2:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80080b4:	693b      	ldr	r3, [r7, #16]
 80080b6:	689b      	ldr	r3, [r3, #8]
 80080b8:	461a      	mov	r2, r3
 80080ba:	6879      	ldr	r1, [r7, #4]
 80080bc:	68f8      	ldr	r0, [r7, #12]
 80080be:	f001 f8ac 	bl	800921a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80080c2:	2300      	movs	r3, #0
 80080c4:	2200      	movs	r2, #0
 80080c6:	2100      	movs	r1, #0
 80080c8:	68f8      	ldr	r0, [r7, #12]
 80080ca:	f001 fda3 	bl	8009c14 <USBD_LL_PrepareReceive>
 80080ce:	e03f      	b.n	8008150 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80080d0:	693b      	ldr	r3, [r7, #16]
 80080d2:	68da      	ldr	r2, [r3, #12]
 80080d4:	693b      	ldr	r3, [r7, #16]
 80080d6:	689b      	ldr	r3, [r3, #8]
 80080d8:	429a      	cmp	r2, r3
 80080da:	d11c      	bne.n	8008116 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80080dc:	693b      	ldr	r3, [r7, #16]
 80080de:	685a      	ldr	r2, [r3, #4]
 80080e0:	693b      	ldr	r3, [r7, #16]
 80080e2:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80080e4:	429a      	cmp	r2, r3
 80080e6:	d316      	bcc.n	8008116 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80080e8:	693b      	ldr	r3, [r7, #16]
 80080ea:	685a      	ldr	r2, [r3, #4]
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80080f2:	429a      	cmp	r2, r3
 80080f4:	d20f      	bcs.n	8008116 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80080f6:	2200      	movs	r2, #0
 80080f8:	2100      	movs	r1, #0
 80080fa:	68f8      	ldr	r0, [r7, #12]
 80080fc:	f001 f88d 	bl	800921a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	2200      	movs	r2, #0
 8008104:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008108:	2300      	movs	r3, #0
 800810a:	2200      	movs	r2, #0
 800810c:	2100      	movs	r1, #0
 800810e:	68f8      	ldr	r0, [r7, #12]
 8008110:	f001 fd80 	bl	8009c14 <USBD_LL_PrepareReceive>
 8008114:	e01c      	b.n	8008150 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800811c:	b2db      	uxtb	r3, r3
 800811e:	2b03      	cmp	r3, #3
 8008120:	d10f      	bne.n	8008142 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008128:	68db      	ldr	r3, [r3, #12]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d009      	beq.n	8008142 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	2200      	movs	r2, #0
 8008132:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800813c:	68db      	ldr	r3, [r3, #12]
 800813e:	68f8      	ldr	r0, [r7, #12]
 8008140:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008142:	2180      	movs	r1, #128	; 0x80
 8008144:	68f8      	ldr	r0, [r7, #12]
 8008146:	f001 fcbb 	bl	8009ac0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800814a:	68f8      	ldr	r0, [r7, #12]
 800814c:	f001 f8b7 	bl	80092be <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8008156:	2b00      	cmp	r3, #0
 8008158:	d03a      	beq.n	80081d0 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800815a:	68f8      	ldr	r0, [r7, #12]
 800815c:	f7ff fe42 	bl	8007de4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	2200      	movs	r2, #0
 8008164:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8008168:	e032      	b.n	80081d0 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800816a:	7afb      	ldrb	r3, [r7, #11]
 800816c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008170:	b2db      	uxtb	r3, r3
 8008172:	4619      	mov	r1, r3
 8008174:	68f8      	ldr	r0, [r7, #12]
 8008176:	f000 f97f 	bl	8008478 <USBD_CoreFindEP>
 800817a:	4603      	mov	r3, r0
 800817c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800817e:	7dfb      	ldrb	r3, [r7, #23]
 8008180:	2bff      	cmp	r3, #255	; 0xff
 8008182:	d025      	beq.n	80081d0 <USBD_LL_DataInStage+0x15a>
 8008184:	7dfb      	ldrb	r3, [r7, #23]
 8008186:	2b00      	cmp	r3, #0
 8008188:	d122      	bne.n	80081d0 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008190:	b2db      	uxtb	r3, r3
 8008192:	2b03      	cmp	r3, #3
 8008194:	d11c      	bne.n	80081d0 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008196:	7dfa      	ldrb	r2, [r7, #23]
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	32ae      	adds	r2, #174	; 0xae
 800819c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081a0:	695b      	ldr	r3, [r3, #20]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d014      	beq.n	80081d0 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80081a6:	7dfa      	ldrb	r2, [r7, #23]
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80081ae:	7dfa      	ldrb	r2, [r7, #23]
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	32ae      	adds	r2, #174	; 0xae
 80081b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081b8:	695b      	ldr	r3, [r3, #20]
 80081ba:	7afa      	ldrb	r2, [r7, #11]
 80081bc:	4611      	mov	r1, r2
 80081be:	68f8      	ldr	r0, [r7, #12]
 80081c0:	4798      	blx	r3
 80081c2:	4603      	mov	r3, r0
 80081c4:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80081c6:	7dbb      	ldrb	r3, [r7, #22]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d001      	beq.n	80081d0 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80081cc:	7dbb      	ldrb	r3, [r7, #22]
 80081ce:	e000      	b.n	80081d2 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80081d0:	2300      	movs	r3, #0
}
 80081d2:	4618      	mov	r0, r3
 80081d4:	3718      	adds	r7, #24
 80081d6:	46bd      	mov	sp, r7
 80081d8:	bd80      	pop	{r7, pc}

080081da <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80081da:	b580      	push	{r7, lr}
 80081dc:	b084      	sub	sp, #16
 80081de:	af00      	add	r7, sp, #0
 80081e0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80081e2:	2300      	movs	r3, #0
 80081e4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2201      	movs	r2, #1
 80081ea:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2200      	movs	r2, #0
 80081f2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	2200      	movs	r2, #0
 80081fa:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2200      	movs	r2, #0
 8008200:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2200      	movs	r2, #0
 8008208:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008212:	2b00      	cmp	r3, #0
 8008214:	d014      	beq.n	8008240 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800821c:	685b      	ldr	r3, [r3, #4]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d00e      	beq.n	8008240 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008228:	685b      	ldr	r3, [r3, #4]
 800822a:	687a      	ldr	r2, [r7, #4]
 800822c:	6852      	ldr	r2, [r2, #4]
 800822e:	b2d2      	uxtb	r2, r2
 8008230:	4611      	mov	r1, r2
 8008232:	6878      	ldr	r0, [r7, #4]
 8008234:	4798      	blx	r3
 8008236:	4603      	mov	r3, r0
 8008238:	2b00      	cmp	r3, #0
 800823a:	d001      	beq.n	8008240 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800823c:	2303      	movs	r3, #3
 800823e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008240:	2340      	movs	r3, #64	; 0x40
 8008242:	2200      	movs	r2, #0
 8008244:	2100      	movs	r1, #0
 8008246:	6878      	ldr	r0, [r7, #4]
 8008248:	f001 fbf5 	bl	8009a36 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2201      	movs	r2, #1
 8008250:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2240      	movs	r2, #64	; 0x40
 8008258:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800825c:	2340      	movs	r3, #64	; 0x40
 800825e:	2200      	movs	r2, #0
 8008260:	2180      	movs	r1, #128	; 0x80
 8008262:	6878      	ldr	r0, [r7, #4]
 8008264:	f001 fbe7 	bl	8009a36 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2201      	movs	r2, #1
 800826c:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2240      	movs	r2, #64	; 0x40
 8008272:	621a      	str	r2, [r3, #32]

  return ret;
 8008274:	7bfb      	ldrb	r3, [r7, #15]
}
 8008276:	4618      	mov	r0, r3
 8008278:	3710      	adds	r7, #16
 800827a:	46bd      	mov	sp, r7
 800827c:	bd80      	pop	{r7, pc}

0800827e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800827e:	b480      	push	{r7}
 8008280:	b083      	sub	sp, #12
 8008282:	af00      	add	r7, sp, #0
 8008284:	6078      	str	r0, [r7, #4]
 8008286:	460b      	mov	r3, r1
 8008288:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	78fa      	ldrb	r2, [r7, #3]
 800828e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008290:	2300      	movs	r3, #0
}
 8008292:	4618      	mov	r0, r3
 8008294:	370c      	adds	r7, #12
 8008296:	46bd      	mov	sp, r7
 8008298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829c:	4770      	bx	lr

0800829e <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800829e:	b480      	push	{r7}
 80082a0:	b083      	sub	sp, #12
 80082a2:	af00      	add	r7, sp, #0
 80082a4:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80082ac:	b2da      	uxtb	r2, r3
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2204      	movs	r2, #4
 80082b8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80082bc:	2300      	movs	r3, #0
}
 80082be:	4618      	mov	r0, r3
 80082c0:	370c      	adds	r7, #12
 80082c2:	46bd      	mov	sp, r7
 80082c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c8:	4770      	bx	lr

080082ca <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80082ca:	b480      	push	{r7}
 80082cc:	b083      	sub	sp, #12
 80082ce:	af00      	add	r7, sp, #0
 80082d0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80082d8:	b2db      	uxtb	r3, r3
 80082da:	2b04      	cmp	r3, #4
 80082dc:	d106      	bne.n	80082ec <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 80082e4:	b2da      	uxtb	r2, r3
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80082ec:	2300      	movs	r3, #0
}
 80082ee:	4618      	mov	r0, r3
 80082f0:	370c      	adds	r7, #12
 80082f2:	46bd      	mov	sp, r7
 80082f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f8:	4770      	bx	lr

080082fa <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80082fa:	b580      	push	{r7, lr}
 80082fc:	b082      	sub	sp, #8
 80082fe:	af00      	add	r7, sp, #0
 8008300:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008308:	b2db      	uxtb	r3, r3
 800830a:	2b03      	cmp	r3, #3
 800830c:	d110      	bne.n	8008330 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008314:	2b00      	cmp	r3, #0
 8008316:	d00b      	beq.n	8008330 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800831e:	69db      	ldr	r3, [r3, #28]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d005      	beq.n	8008330 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800832a:	69db      	ldr	r3, [r3, #28]
 800832c:	6878      	ldr	r0, [r7, #4]
 800832e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8008330:	2300      	movs	r3, #0
}
 8008332:	4618      	mov	r0, r3
 8008334:	3708      	adds	r7, #8
 8008336:	46bd      	mov	sp, r7
 8008338:	bd80      	pop	{r7, pc}

0800833a <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800833a:	b580      	push	{r7, lr}
 800833c:	b082      	sub	sp, #8
 800833e:	af00      	add	r7, sp, #0
 8008340:	6078      	str	r0, [r7, #4]
 8008342:	460b      	mov	r3, r1
 8008344:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	32ae      	adds	r2, #174	; 0xae
 8008350:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d101      	bne.n	800835c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8008358:	2303      	movs	r3, #3
 800835a:	e01c      	b.n	8008396 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008362:	b2db      	uxtb	r3, r3
 8008364:	2b03      	cmp	r3, #3
 8008366:	d115      	bne.n	8008394 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	32ae      	adds	r2, #174	; 0xae
 8008372:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008376:	6a1b      	ldr	r3, [r3, #32]
 8008378:	2b00      	cmp	r3, #0
 800837a:	d00b      	beq.n	8008394 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	32ae      	adds	r2, #174	; 0xae
 8008386:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800838a:	6a1b      	ldr	r3, [r3, #32]
 800838c:	78fa      	ldrb	r2, [r7, #3]
 800838e:	4611      	mov	r1, r2
 8008390:	6878      	ldr	r0, [r7, #4]
 8008392:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008394:	2300      	movs	r3, #0
}
 8008396:	4618      	mov	r0, r3
 8008398:	3708      	adds	r7, #8
 800839a:	46bd      	mov	sp, r7
 800839c:	bd80      	pop	{r7, pc}

0800839e <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800839e:	b580      	push	{r7, lr}
 80083a0:	b082      	sub	sp, #8
 80083a2:	af00      	add	r7, sp, #0
 80083a4:	6078      	str	r0, [r7, #4]
 80083a6:	460b      	mov	r3, r1
 80083a8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	32ae      	adds	r2, #174	; 0xae
 80083b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d101      	bne.n	80083c0 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80083bc:	2303      	movs	r3, #3
 80083be:	e01c      	b.n	80083fa <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80083c6:	b2db      	uxtb	r3, r3
 80083c8:	2b03      	cmp	r3, #3
 80083ca:	d115      	bne.n	80083f8 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	32ae      	adds	r2, #174	; 0xae
 80083d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d00b      	beq.n	80083f8 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	32ae      	adds	r2, #174	; 0xae
 80083ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083f0:	78fa      	ldrb	r2, [r7, #3]
 80083f2:	4611      	mov	r1, r2
 80083f4:	6878      	ldr	r0, [r7, #4]
 80083f6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80083f8:	2300      	movs	r3, #0
}
 80083fa:	4618      	mov	r0, r3
 80083fc:	3708      	adds	r7, #8
 80083fe:	46bd      	mov	sp, r7
 8008400:	bd80      	pop	{r7, pc}

08008402 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008402:	b480      	push	{r7}
 8008404:	b083      	sub	sp, #12
 8008406:	af00      	add	r7, sp, #0
 8008408:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800840a:	2300      	movs	r3, #0
}
 800840c:	4618      	mov	r0, r3
 800840e:	370c      	adds	r7, #12
 8008410:	46bd      	mov	sp, r7
 8008412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008416:	4770      	bx	lr

08008418 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008418:	b580      	push	{r7, lr}
 800841a:	b084      	sub	sp, #16
 800841c:	af00      	add	r7, sp, #0
 800841e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8008420:	2300      	movs	r3, #0
 8008422:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2201      	movs	r2, #1
 8008428:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008432:	2b00      	cmp	r3, #0
 8008434:	d00e      	beq.n	8008454 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800843c:	685b      	ldr	r3, [r3, #4]
 800843e:	687a      	ldr	r2, [r7, #4]
 8008440:	6852      	ldr	r2, [r2, #4]
 8008442:	b2d2      	uxtb	r2, r2
 8008444:	4611      	mov	r1, r2
 8008446:	6878      	ldr	r0, [r7, #4]
 8008448:	4798      	blx	r3
 800844a:	4603      	mov	r3, r0
 800844c:	2b00      	cmp	r3, #0
 800844e:	d001      	beq.n	8008454 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8008450:	2303      	movs	r3, #3
 8008452:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008454:	7bfb      	ldrb	r3, [r7, #15]
}
 8008456:	4618      	mov	r0, r3
 8008458:	3710      	adds	r7, #16
 800845a:	46bd      	mov	sp, r7
 800845c:	bd80      	pop	{r7, pc}

0800845e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800845e:	b480      	push	{r7}
 8008460:	b083      	sub	sp, #12
 8008462:	af00      	add	r7, sp, #0
 8008464:	6078      	str	r0, [r7, #4]
 8008466:	460b      	mov	r3, r1
 8008468:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800846a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800846c:	4618      	mov	r0, r3
 800846e:	370c      	adds	r7, #12
 8008470:	46bd      	mov	sp, r7
 8008472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008476:	4770      	bx	lr

08008478 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008478:	b480      	push	{r7}
 800847a:	b083      	sub	sp, #12
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
 8008480:	460b      	mov	r3, r1
 8008482:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008484:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008486:	4618      	mov	r0, r3
 8008488:	370c      	adds	r7, #12
 800848a:	46bd      	mov	sp, r7
 800848c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008490:	4770      	bx	lr

08008492 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8008492:	b580      	push	{r7, lr}
 8008494:	b086      	sub	sp, #24
 8008496:	af00      	add	r7, sp, #0
 8008498:	6078      	str	r0, [r7, #4]
 800849a:	460b      	mov	r3, r1
 800849c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80084a6:	2300      	movs	r3, #0
 80084a8:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	885b      	ldrh	r3, [r3, #2]
 80084ae:	b29a      	uxth	r2, r3
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	781b      	ldrb	r3, [r3, #0]
 80084b4:	b29b      	uxth	r3, r3
 80084b6:	429a      	cmp	r2, r3
 80084b8:	d920      	bls.n	80084fc <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	781b      	ldrb	r3, [r3, #0]
 80084be:	b29b      	uxth	r3, r3
 80084c0:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80084c2:	e013      	b.n	80084ec <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80084c4:	f107 030a 	add.w	r3, r7, #10
 80084c8:	4619      	mov	r1, r3
 80084ca:	6978      	ldr	r0, [r7, #20]
 80084cc:	f000 f81b 	bl	8008506 <USBD_GetNextDesc>
 80084d0:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80084d2:	697b      	ldr	r3, [r7, #20]
 80084d4:	785b      	ldrb	r3, [r3, #1]
 80084d6:	2b05      	cmp	r3, #5
 80084d8:	d108      	bne.n	80084ec <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80084da:	697b      	ldr	r3, [r7, #20]
 80084dc:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80084de:	693b      	ldr	r3, [r7, #16]
 80084e0:	789b      	ldrb	r3, [r3, #2]
 80084e2:	78fa      	ldrb	r2, [r7, #3]
 80084e4:	429a      	cmp	r2, r3
 80084e6:	d008      	beq.n	80084fa <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80084e8:	2300      	movs	r3, #0
 80084ea:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	885b      	ldrh	r3, [r3, #2]
 80084f0:	b29a      	uxth	r2, r3
 80084f2:	897b      	ldrh	r3, [r7, #10]
 80084f4:	429a      	cmp	r2, r3
 80084f6:	d8e5      	bhi.n	80084c4 <USBD_GetEpDesc+0x32>
 80084f8:	e000      	b.n	80084fc <USBD_GetEpDesc+0x6a>
          break;
 80084fa:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80084fc:	693b      	ldr	r3, [r7, #16]
}
 80084fe:	4618      	mov	r0, r3
 8008500:	3718      	adds	r7, #24
 8008502:	46bd      	mov	sp, r7
 8008504:	bd80      	pop	{r7, pc}

08008506 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008506:	b480      	push	{r7}
 8008508:	b085      	sub	sp, #20
 800850a:	af00      	add	r7, sp, #0
 800850c:	6078      	str	r0, [r7, #4]
 800850e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008514:	683b      	ldr	r3, [r7, #0]
 8008516:	881a      	ldrh	r2, [r3, #0]
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	781b      	ldrb	r3, [r3, #0]
 800851c:	b29b      	uxth	r3, r3
 800851e:	4413      	add	r3, r2
 8008520:	b29a      	uxth	r2, r3
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	781b      	ldrb	r3, [r3, #0]
 800852a:	461a      	mov	r2, r3
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	4413      	add	r3, r2
 8008530:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008532:	68fb      	ldr	r3, [r7, #12]
}
 8008534:	4618      	mov	r0, r3
 8008536:	3714      	adds	r7, #20
 8008538:	46bd      	mov	sp, r7
 800853a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853e:	4770      	bx	lr

08008540 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008540:	b480      	push	{r7}
 8008542:	b087      	sub	sp, #28
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800854c:	697b      	ldr	r3, [r7, #20]
 800854e:	781b      	ldrb	r3, [r3, #0]
 8008550:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008552:	697b      	ldr	r3, [r7, #20]
 8008554:	3301      	adds	r3, #1
 8008556:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008558:	697b      	ldr	r3, [r7, #20]
 800855a:	781b      	ldrb	r3, [r3, #0]
 800855c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800855e:	8a3b      	ldrh	r3, [r7, #16]
 8008560:	021b      	lsls	r3, r3, #8
 8008562:	b21a      	sxth	r2, r3
 8008564:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008568:	4313      	orrs	r3, r2
 800856a:	b21b      	sxth	r3, r3
 800856c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800856e:	89fb      	ldrh	r3, [r7, #14]
}
 8008570:	4618      	mov	r0, r3
 8008572:	371c      	adds	r7, #28
 8008574:	46bd      	mov	sp, r7
 8008576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857a:	4770      	bx	lr

0800857c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b084      	sub	sp, #16
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
 8008584:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008586:	2300      	movs	r3, #0
 8008588:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800858a:	683b      	ldr	r3, [r7, #0]
 800858c:	781b      	ldrb	r3, [r3, #0]
 800858e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008592:	2b40      	cmp	r3, #64	; 0x40
 8008594:	d005      	beq.n	80085a2 <USBD_StdDevReq+0x26>
 8008596:	2b40      	cmp	r3, #64	; 0x40
 8008598:	d857      	bhi.n	800864a <USBD_StdDevReq+0xce>
 800859a:	2b00      	cmp	r3, #0
 800859c:	d00f      	beq.n	80085be <USBD_StdDevReq+0x42>
 800859e:	2b20      	cmp	r3, #32
 80085a0:	d153      	bne.n	800864a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	32ae      	adds	r2, #174	; 0xae
 80085ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085b0:	689b      	ldr	r3, [r3, #8]
 80085b2:	6839      	ldr	r1, [r7, #0]
 80085b4:	6878      	ldr	r0, [r7, #4]
 80085b6:	4798      	blx	r3
 80085b8:	4603      	mov	r3, r0
 80085ba:	73fb      	strb	r3, [r7, #15]
      break;
 80085bc:	e04a      	b.n	8008654 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80085be:	683b      	ldr	r3, [r7, #0]
 80085c0:	785b      	ldrb	r3, [r3, #1]
 80085c2:	2b09      	cmp	r3, #9
 80085c4:	d83b      	bhi.n	800863e <USBD_StdDevReq+0xc2>
 80085c6:	a201      	add	r2, pc, #4	; (adr r2, 80085cc <USBD_StdDevReq+0x50>)
 80085c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085cc:	08008621 	.word	0x08008621
 80085d0:	08008635 	.word	0x08008635
 80085d4:	0800863f 	.word	0x0800863f
 80085d8:	0800862b 	.word	0x0800862b
 80085dc:	0800863f 	.word	0x0800863f
 80085e0:	080085ff 	.word	0x080085ff
 80085e4:	080085f5 	.word	0x080085f5
 80085e8:	0800863f 	.word	0x0800863f
 80085ec:	08008617 	.word	0x08008617
 80085f0:	08008609 	.word	0x08008609
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80085f4:	6839      	ldr	r1, [r7, #0]
 80085f6:	6878      	ldr	r0, [r7, #4]
 80085f8:	f000 fa3c 	bl	8008a74 <USBD_GetDescriptor>
          break;
 80085fc:	e024      	b.n	8008648 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80085fe:	6839      	ldr	r1, [r7, #0]
 8008600:	6878      	ldr	r0, [r7, #4]
 8008602:	f000 fba1 	bl	8008d48 <USBD_SetAddress>
          break;
 8008606:	e01f      	b.n	8008648 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008608:	6839      	ldr	r1, [r7, #0]
 800860a:	6878      	ldr	r0, [r7, #4]
 800860c:	f000 fbe0 	bl	8008dd0 <USBD_SetConfig>
 8008610:	4603      	mov	r3, r0
 8008612:	73fb      	strb	r3, [r7, #15]
          break;
 8008614:	e018      	b.n	8008648 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008616:	6839      	ldr	r1, [r7, #0]
 8008618:	6878      	ldr	r0, [r7, #4]
 800861a:	f000 fc83 	bl	8008f24 <USBD_GetConfig>
          break;
 800861e:	e013      	b.n	8008648 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008620:	6839      	ldr	r1, [r7, #0]
 8008622:	6878      	ldr	r0, [r7, #4]
 8008624:	f000 fcb4 	bl	8008f90 <USBD_GetStatus>
          break;
 8008628:	e00e      	b.n	8008648 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800862a:	6839      	ldr	r1, [r7, #0]
 800862c:	6878      	ldr	r0, [r7, #4]
 800862e:	f000 fce3 	bl	8008ff8 <USBD_SetFeature>
          break;
 8008632:	e009      	b.n	8008648 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008634:	6839      	ldr	r1, [r7, #0]
 8008636:	6878      	ldr	r0, [r7, #4]
 8008638:	f000 fd07 	bl	800904a <USBD_ClrFeature>
          break;
 800863c:	e004      	b.n	8008648 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800863e:	6839      	ldr	r1, [r7, #0]
 8008640:	6878      	ldr	r0, [r7, #4]
 8008642:	f000 fd5e 	bl	8009102 <USBD_CtlError>
          break;
 8008646:	bf00      	nop
      }
      break;
 8008648:	e004      	b.n	8008654 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800864a:	6839      	ldr	r1, [r7, #0]
 800864c:	6878      	ldr	r0, [r7, #4]
 800864e:	f000 fd58 	bl	8009102 <USBD_CtlError>
      break;
 8008652:	bf00      	nop
  }

  return ret;
 8008654:	7bfb      	ldrb	r3, [r7, #15]
}
 8008656:	4618      	mov	r0, r3
 8008658:	3710      	adds	r7, #16
 800865a:	46bd      	mov	sp, r7
 800865c:	bd80      	pop	{r7, pc}
 800865e:	bf00      	nop

08008660 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b084      	sub	sp, #16
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
 8008668:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800866a:	2300      	movs	r3, #0
 800866c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	781b      	ldrb	r3, [r3, #0]
 8008672:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008676:	2b40      	cmp	r3, #64	; 0x40
 8008678:	d005      	beq.n	8008686 <USBD_StdItfReq+0x26>
 800867a:	2b40      	cmp	r3, #64	; 0x40
 800867c:	d852      	bhi.n	8008724 <USBD_StdItfReq+0xc4>
 800867e:	2b00      	cmp	r3, #0
 8008680:	d001      	beq.n	8008686 <USBD_StdItfReq+0x26>
 8008682:	2b20      	cmp	r3, #32
 8008684:	d14e      	bne.n	8008724 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800868c:	b2db      	uxtb	r3, r3
 800868e:	3b01      	subs	r3, #1
 8008690:	2b02      	cmp	r3, #2
 8008692:	d840      	bhi.n	8008716 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008694:	683b      	ldr	r3, [r7, #0]
 8008696:	889b      	ldrh	r3, [r3, #4]
 8008698:	b2db      	uxtb	r3, r3
 800869a:	2b01      	cmp	r3, #1
 800869c:	d836      	bhi.n	800870c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	889b      	ldrh	r3, [r3, #4]
 80086a2:	b2db      	uxtb	r3, r3
 80086a4:	4619      	mov	r1, r3
 80086a6:	6878      	ldr	r0, [r7, #4]
 80086a8:	f7ff fed9 	bl	800845e <USBD_CoreFindIF>
 80086ac:	4603      	mov	r3, r0
 80086ae:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80086b0:	7bbb      	ldrb	r3, [r7, #14]
 80086b2:	2bff      	cmp	r3, #255	; 0xff
 80086b4:	d01d      	beq.n	80086f2 <USBD_StdItfReq+0x92>
 80086b6:	7bbb      	ldrb	r3, [r7, #14]
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d11a      	bne.n	80086f2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80086bc:	7bba      	ldrb	r2, [r7, #14]
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	32ae      	adds	r2, #174	; 0xae
 80086c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086c6:	689b      	ldr	r3, [r3, #8]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d00f      	beq.n	80086ec <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80086cc:	7bba      	ldrb	r2, [r7, #14]
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80086d4:	7bba      	ldrb	r2, [r7, #14]
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	32ae      	adds	r2, #174	; 0xae
 80086da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086de:	689b      	ldr	r3, [r3, #8]
 80086e0:	6839      	ldr	r1, [r7, #0]
 80086e2:	6878      	ldr	r0, [r7, #4]
 80086e4:	4798      	blx	r3
 80086e6:	4603      	mov	r3, r0
 80086e8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80086ea:	e004      	b.n	80086f6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80086ec:	2303      	movs	r3, #3
 80086ee:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80086f0:	e001      	b.n	80086f6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80086f2:	2303      	movs	r3, #3
 80086f4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	88db      	ldrh	r3, [r3, #6]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d110      	bne.n	8008720 <USBD_StdItfReq+0xc0>
 80086fe:	7bfb      	ldrb	r3, [r7, #15]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d10d      	bne.n	8008720 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008704:	6878      	ldr	r0, [r7, #4]
 8008706:	f000 fdc7 	bl	8009298 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800870a:	e009      	b.n	8008720 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800870c:	6839      	ldr	r1, [r7, #0]
 800870e:	6878      	ldr	r0, [r7, #4]
 8008710:	f000 fcf7 	bl	8009102 <USBD_CtlError>
          break;
 8008714:	e004      	b.n	8008720 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008716:	6839      	ldr	r1, [r7, #0]
 8008718:	6878      	ldr	r0, [r7, #4]
 800871a:	f000 fcf2 	bl	8009102 <USBD_CtlError>
          break;
 800871e:	e000      	b.n	8008722 <USBD_StdItfReq+0xc2>
          break;
 8008720:	bf00      	nop
      }
      break;
 8008722:	e004      	b.n	800872e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008724:	6839      	ldr	r1, [r7, #0]
 8008726:	6878      	ldr	r0, [r7, #4]
 8008728:	f000 fceb 	bl	8009102 <USBD_CtlError>
      break;
 800872c:	bf00      	nop
  }

  return ret;
 800872e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008730:	4618      	mov	r0, r3
 8008732:	3710      	adds	r7, #16
 8008734:	46bd      	mov	sp, r7
 8008736:	bd80      	pop	{r7, pc}

08008738 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008738:	b580      	push	{r7, lr}
 800873a:	b084      	sub	sp, #16
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
 8008740:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008742:	2300      	movs	r3, #0
 8008744:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8008746:	683b      	ldr	r3, [r7, #0]
 8008748:	889b      	ldrh	r3, [r3, #4]
 800874a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	781b      	ldrb	r3, [r3, #0]
 8008750:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008754:	2b40      	cmp	r3, #64	; 0x40
 8008756:	d007      	beq.n	8008768 <USBD_StdEPReq+0x30>
 8008758:	2b40      	cmp	r3, #64	; 0x40
 800875a:	f200 817f 	bhi.w	8008a5c <USBD_StdEPReq+0x324>
 800875e:	2b00      	cmp	r3, #0
 8008760:	d02a      	beq.n	80087b8 <USBD_StdEPReq+0x80>
 8008762:	2b20      	cmp	r3, #32
 8008764:	f040 817a 	bne.w	8008a5c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008768:	7bbb      	ldrb	r3, [r7, #14]
 800876a:	4619      	mov	r1, r3
 800876c:	6878      	ldr	r0, [r7, #4]
 800876e:	f7ff fe83 	bl	8008478 <USBD_CoreFindEP>
 8008772:	4603      	mov	r3, r0
 8008774:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008776:	7b7b      	ldrb	r3, [r7, #13]
 8008778:	2bff      	cmp	r3, #255	; 0xff
 800877a:	f000 8174 	beq.w	8008a66 <USBD_StdEPReq+0x32e>
 800877e:	7b7b      	ldrb	r3, [r7, #13]
 8008780:	2b00      	cmp	r3, #0
 8008782:	f040 8170 	bne.w	8008a66 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8008786:	7b7a      	ldrb	r2, [r7, #13]
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800878e:	7b7a      	ldrb	r2, [r7, #13]
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	32ae      	adds	r2, #174	; 0xae
 8008794:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008798:	689b      	ldr	r3, [r3, #8]
 800879a:	2b00      	cmp	r3, #0
 800879c:	f000 8163 	beq.w	8008a66 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80087a0:	7b7a      	ldrb	r2, [r7, #13]
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	32ae      	adds	r2, #174	; 0xae
 80087a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087aa:	689b      	ldr	r3, [r3, #8]
 80087ac:	6839      	ldr	r1, [r7, #0]
 80087ae:	6878      	ldr	r0, [r7, #4]
 80087b0:	4798      	blx	r3
 80087b2:	4603      	mov	r3, r0
 80087b4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80087b6:	e156      	b.n	8008a66 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	785b      	ldrb	r3, [r3, #1]
 80087bc:	2b03      	cmp	r3, #3
 80087be:	d008      	beq.n	80087d2 <USBD_StdEPReq+0x9a>
 80087c0:	2b03      	cmp	r3, #3
 80087c2:	f300 8145 	bgt.w	8008a50 <USBD_StdEPReq+0x318>
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	f000 809b 	beq.w	8008902 <USBD_StdEPReq+0x1ca>
 80087cc:	2b01      	cmp	r3, #1
 80087ce:	d03c      	beq.n	800884a <USBD_StdEPReq+0x112>
 80087d0:	e13e      	b.n	8008a50 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80087d8:	b2db      	uxtb	r3, r3
 80087da:	2b02      	cmp	r3, #2
 80087dc:	d002      	beq.n	80087e4 <USBD_StdEPReq+0xac>
 80087de:	2b03      	cmp	r3, #3
 80087e0:	d016      	beq.n	8008810 <USBD_StdEPReq+0xd8>
 80087e2:	e02c      	b.n	800883e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80087e4:	7bbb      	ldrb	r3, [r7, #14]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d00d      	beq.n	8008806 <USBD_StdEPReq+0xce>
 80087ea:	7bbb      	ldrb	r3, [r7, #14]
 80087ec:	2b80      	cmp	r3, #128	; 0x80
 80087ee:	d00a      	beq.n	8008806 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80087f0:	7bbb      	ldrb	r3, [r7, #14]
 80087f2:	4619      	mov	r1, r3
 80087f4:	6878      	ldr	r0, [r7, #4]
 80087f6:	f001 f963 	bl	8009ac0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80087fa:	2180      	movs	r1, #128	; 0x80
 80087fc:	6878      	ldr	r0, [r7, #4]
 80087fe:	f001 f95f 	bl	8009ac0 <USBD_LL_StallEP>
 8008802:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008804:	e020      	b.n	8008848 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008806:	6839      	ldr	r1, [r7, #0]
 8008808:	6878      	ldr	r0, [r7, #4]
 800880a:	f000 fc7a 	bl	8009102 <USBD_CtlError>
              break;
 800880e:	e01b      	b.n	8008848 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008810:	683b      	ldr	r3, [r7, #0]
 8008812:	885b      	ldrh	r3, [r3, #2]
 8008814:	2b00      	cmp	r3, #0
 8008816:	d10e      	bne.n	8008836 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008818:	7bbb      	ldrb	r3, [r7, #14]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d00b      	beq.n	8008836 <USBD_StdEPReq+0xfe>
 800881e:	7bbb      	ldrb	r3, [r7, #14]
 8008820:	2b80      	cmp	r3, #128	; 0x80
 8008822:	d008      	beq.n	8008836 <USBD_StdEPReq+0xfe>
 8008824:	683b      	ldr	r3, [r7, #0]
 8008826:	88db      	ldrh	r3, [r3, #6]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d104      	bne.n	8008836 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800882c:	7bbb      	ldrb	r3, [r7, #14]
 800882e:	4619      	mov	r1, r3
 8008830:	6878      	ldr	r0, [r7, #4]
 8008832:	f001 f945 	bl	8009ac0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008836:	6878      	ldr	r0, [r7, #4]
 8008838:	f000 fd2e 	bl	8009298 <USBD_CtlSendStatus>

              break;
 800883c:	e004      	b.n	8008848 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800883e:	6839      	ldr	r1, [r7, #0]
 8008840:	6878      	ldr	r0, [r7, #4]
 8008842:	f000 fc5e 	bl	8009102 <USBD_CtlError>
              break;
 8008846:	bf00      	nop
          }
          break;
 8008848:	e107      	b.n	8008a5a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008850:	b2db      	uxtb	r3, r3
 8008852:	2b02      	cmp	r3, #2
 8008854:	d002      	beq.n	800885c <USBD_StdEPReq+0x124>
 8008856:	2b03      	cmp	r3, #3
 8008858:	d016      	beq.n	8008888 <USBD_StdEPReq+0x150>
 800885a:	e04b      	b.n	80088f4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800885c:	7bbb      	ldrb	r3, [r7, #14]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d00d      	beq.n	800887e <USBD_StdEPReq+0x146>
 8008862:	7bbb      	ldrb	r3, [r7, #14]
 8008864:	2b80      	cmp	r3, #128	; 0x80
 8008866:	d00a      	beq.n	800887e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008868:	7bbb      	ldrb	r3, [r7, #14]
 800886a:	4619      	mov	r1, r3
 800886c:	6878      	ldr	r0, [r7, #4]
 800886e:	f001 f927 	bl	8009ac0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008872:	2180      	movs	r1, #128	; 0x80
 8008874:	6878      	ldr	r0, [r7, #4]
 8008876:	f001 f923 	bl	8009ac0 <USBD_LL_StallEP>
 800887a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800887c:	e040      	b.n	8008900 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800887e:	6839      	ldr	r1, [r7, #0]
 8008880:	6878      	ldr	r0, [r7, #4]
 8008882:	f000 fc3e 	bl	8009102 <USBD_CtlError>
              break;
 8008886:	e03b      	b.n	8008900 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008888:	683b      	ldr	r3, [r7, #0]
 800888a:	885b      	ldrh	r3, [r3, #2]
 800888c:	2b00      	cmp	r3, #0
 800888e:	d136      	bne.n	80088fe <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008890:	7bbb      	ldrb	r3, [r7, #14]
 8008892:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008896:	2b00      	cmp	r3, #0
 8008898:	d004      	beq.n	80088a4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800889a:	7bbb      	ldrb	r3, [r7, #14]
 800889c:	4619      	mov	r1, r3
 800889e:	6878      	ldr	r0, [r7, #4]
 80088a0:	f001 f92d 	bl	8009afe <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80088a4:	6878      	ldr	r0, [r7, #4]
 80088a6:	f000 fcf7 	bl	8009298 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80088aa:	7bbb      	ldrb	r3, [r7, #14]
 80088ac:	4619      	mov	r1, r3
 80088ae:	6878      	ldr	r0, [r7, #4]
 80088b0:	f7ff fde2 	bl	8008478 <USBD_CoreFindEP>
 80088b4:	4603      	mov	r3, r0
 80088b6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80088b8:	7b7b      	ldrb	r3, [r7, #13]
 80088ba:	2bff      	cmp	r3, #255	; 0xff
 80088bc:	d01f      	beq.n	80088fe <USBD_StdEPReq+0x1c6>
 80088be:	7b7b      	ldrb	r3, [r7, #13]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d11c      	bne.n	80088fe <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80088c4:	7b7a      	ldrb	r2, [r7, #13]
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80088cc:	7b7a      	ldrb	r2, [r7, #13]
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	32ae      	adds	r2, #174	; 0xae
 80088d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088d6:	689b      	ldr	r3, [r3, #8]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d010      	beq.n	80088fe <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80088dc:	7b7a      	ldrb	r2, [r7, #13]
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	32ae      	adds	r2, #174	; 0xae
 80088e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088e6:	689b      	ldr	r3, [r3, #8]
 80088e8:	6839      	ldr	r1, [r7, #0]
 80088ea:	6878      	ldr	r0, [r7, #4]
 80088ec:	4798      	blx	r3
 80088ee:	4603      	mov	r3, r0
 80088f0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80088f2:	e004      	b.n	80088fe <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80088f4:	6839      	ldr	r1, [r7, #0]
 80088f6:	6878      	ldr	r0, [r7, #4]
 80088f8:	f000 fc03 	bl	8009102 <USBD_CtlError>
              break;
 80088fc:	e000      	b.n	8008900 <USBD_StdEPReq+0x1c8>
              break;
 80088fe:	bf00      	nop
          }
          break;
 8008900:	e0ab      	b.n	8008a5a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008908:	b2db      	uxtb	r3, r3
 800890a:	2b02      	cmp	r3, #2
 800890c:	d002      	beq.n	8008914 <USBD_StdEPReq+0x1dc>
 800890e:	2b03      	cmp	r3, #3
 8008910:	d032      	beq.n	8008978 <USBD_StdEPReq+0x240>
 8008912:	e097      	b.n	8008a44 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008914:	7bbb      	ldrb	r3, [r7, #14]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d007      	beq.n	800892a <USBD_StdEPReq+0x1f2>
 800891a:	7bbb      	ldrb	r3, [r7, #14]
 800891c:	2b80      	cmp	r3, #128	; 0x80
 800891e:	d004      	beq.n	800892a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008920:	6839      	ldr	r1, [r7, #0]
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	f000 fbed 	bl	8009102 <USBD_CtlError>
                break;
 8008928:	e091      	b.n	8008a4e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800892a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800892e:	2b00      	cmp	r3, #0
 8008930:	da0b      	bge.n	800894a <USBD_StdEPReq+0x212>
 8008932:	7bbb      	ldrb	r3, [r7, #14]
 8008934:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008938:	4613      	mov	r3, r2
 800893a:	009b      	lsls	r3, r3, #2
 800893c:	4413      	add	r3, r2
 800893e:	009b      	lsls	r3, r3, #2
 8008940:	3310      	adds	r3, #16
 8008942:	687a      	ldr	r2, [r7, #4]
 8008944:	4413      	add	r3, r2
 8008946:	3304      	adds	r3, #4
 8008948:	e00b      	b.n	8008962 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800894a:	7bbb      	ldrb	r3, [r7, #14]
 800894c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008950:	4613      	mov	r3, r2
 8008952:	009b      	lsls	r3, r3, #2
 8008954:	4413      	add	r3, r2
 8008956:	009b      	lsls	r3, r3, #2
 8008958:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800895c:	687a      	ldr	r2, [r7, #4]
 800895e:	4413      	add	r3, r2
 8008960:	3304      	adds	r3, #4
 8008962:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008964:	68bb      	ldr	r3, [r7, #8]
 8008966:	2200      	movs	r2, #0
 8008968:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800896a:	68bb      	ldr	r3, [r7, #8]
 800896c:	2202      	movs	r2, #2
 800896e:	4619      	mov	r1, r3
 8008970:	6878      	ldr	r0, [r7, #4]
 8008972:	f000 fc37 	bl	80091e4 <USBD_CtlSendData>
              break;
 8008976:	e06a      	b.n	8008a4e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008978:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800897c:	2b00      	cmp	r3, #0
 800897e:	da11      	bge.n	80089a4 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008980:	7bbb      	ldrb	r3, [r7, #14]
 8008982:	f003 020f 	and.w	r2, r3, #15
 8008986:	6879      	ldr	r1, [r7, #4]
 8008988:	4613      	mov	r3, r2
 800898a:	009b      	lsls	r3, r3, #2
 800898c:	4413      	add	r3, r2
 800898e:	009b      	lsls	r3, r3, #2
 8008990:	440b      	add	r3, r1
 8008992:	3324      	adds	r3, #36	; 0x24
 8008994:	881b      	ldrh	r3, [r3, #0]
 8008996:	2b00      	cmp	r3, #0
 8008998:	d117      	bne.n	80089ca <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800899a:	6839      	ldr	r1, [r7, #0]
 800899c:	6878      	ldr	r0, [r7, #4]
 800899e:	f000 fbb0 	bl	8009102 <USBD_CtlError>
                  break;
 80089a2:	e054      	b.n	8008a4e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80089a4:	7bbb      	ldrb	r3, [r7, #14]
 80089a6:	f003 020f 	and.w	r2, r3, #15
 80089aa:	6879      	ldr	r1, [r7, #4]
 80089ac:	4613      	mov	r3, r2
 80089ae:	009b      	lsls	r3, r3, #2
 80089b0:	4413      	add	r3, r2
 80089b2:	009b      	lsls	r3, r3, #2
 80089b4:	440b      	add	r3, r1
 80089b6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80089ba:	881b      	ldrh	r3, [r3, #0]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d104      	bne.n	80089ca <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80089c0:	6839      	ldr	r1, [r7, #0]
 80089c2:	6878      	ldr	r0, [r7, #4]
 80089c4:	f000 fb9d 	bl	8009102 <USBD_CtlError>
                  break;
 80089c8:	e041      	b.n	8008a4e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80089ca:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	da0b      	bge.n	80089ea <USBD_StdEPReq+0x2b2>
 80089d2:	7bbb      	ldrb	r3, [r7, #14]
 80089d4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80089d8:	4613      	mov	r3, r2
 80089da:	009b      	lsls	r3, r3, #2
 80089dc:	4413      	add	r3, r2
 80089de:	009b      	lsls	r3, r3, #2
 80089e0:	3310      	adds	r3, #16
 80089e2:	687a      	ldr	r2, [r7, #4]
 80089e4:	4413      	add	r3, r2
 80089e6:	3304      	adds	r3, #4
 80089e8:	e00b      	b.n	8008a02 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80089ea:	7bbb      	ldrb	r3, [r7, #14]
 80089ec:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80089f0:	4613      	mov	r3, r2
 80089f2:	009b      	lsls	r3, r3, #2
 80089f4:	4413      	add	r3, r2
 80089f6:	009b      	lsls	r3, r3, #2
 80089f8:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80089fc:	687a      	ldr	r2, [r7, #4]
 80089fe:	4413      	add	r3, r2
 8008a00:	3304      	adds	r3, #4
 8008a02:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008a04:	7bbb      	ldrb	r3, [r7, #14]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d002      	beq.n	8008a10 <USBD_StdEPReq+0x2d8>
 8008a0a:	7bbb      	ldrb	r3, [r7, #14]
 8008a0c:	2b80      	cmp	r3, #128	; 0x80
 8008a0e:	d103      	bne.n	8008a18 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8008a10:	68bb      	ldr	r3, [r7, #8]
 8008a12:	2200      	movs	r2, #0
 8008a14:	601a      	str	r2, [r3, #0]
 8008a16:	e00e      	b.n	8008a36 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008a18:	7bbb      	ldrb	r3, [r7, #14]
 8008a1a:	4619      	mov	r1, r3
 8008a1c:	6878      	ldr	r0, [r7, #4]
 8008a1e:	f001 f88d 	bl	8009b3c <USBD_LL_IsStallEP>
 8008a22:	4603      	mov	r3, r0
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d003      	beq.n	8008a30 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8008a28:	68bb      	ldr	r3, [r7, #8]
 8008a2a:	2201      	movs	r2, #1
 8008a2c:	601a      	str	r2, [r3, #0]
 8008a2e:	e002      	b.n	8008a36 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8008a30:	68bb      	ldr	r3, [r7, #8]
 8008a32:	2200      	movs	r2, #0
 8008a34:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008a36:	68bb      	ldr	r3, [r7, #8]
 8008a38:	2202      	movs	r2, #2
 8008a3a:	4619      	mov	r1, r3
 8008a3c:	6878      	ldr	r0, [r7, #4]
 8008a3e:	f000 fbd1 	bl	80091e4 <USBD_CtlSendData>
              break;
 8008a42:	e004      	b.n	8008a4e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8008a44:	6839      	ldr	r1, [r7, #0]
 8008a46:	6878      	ldr	r0, [r7, #4]
 8008a48:	f000 fb5b 	bl	8009102 <USBD_CtlError>
              break;
 8008a4c:	bf00      	nop
          }
          break;
 8008a4e:	e004      	b.n	8008a5a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8008a50:	6839      	ldr	r1, [r7, #0]
 8008a52:	6878      	ldr	r0, [r7, #4]
 8008a54:	f000 fb55 	bl	8009102 <USBD_CtlError>
          break;
 8008a58:	bf00      	nop
      }
      break;
 8008a5a:	e005      	b.n	8008a68 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8008a5c:	6839      	ldr	r1, [r7, #0]
 8008a5e:	6878      	ldr	r0, [r7, #4]
 8008a60:	f000 fb4f 	bl	8009102 <USBD_CtlError>
      break;
 8008a64:	e000      	b.n	8008a68 <USBD_StdEPReq+0x330>
      break;
 8008a66:	bf00      	nop
  }

  return ret;
 8008a68:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	3710      	adds	r7, #16
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	bd80      	pop	{r7, pc}
	...

08008a74 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a74:	b580      	push	{r7, lr}
 8008a76:	b084      	sub	sp, #16
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
 8008a7c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008a7e:	2300      	movs	r3, #0
 8008a80:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008a82:	2300      	movs	r3, #0
 8008a84:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008a86:	2300      	movs	r3, #0
 8008a88:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	885b      	ldrh	r3, [r3, #2]
 8008a8e:	0a1b      	lsrs	r3, r3, #8
 8008a90:	b29b      	uxth	r3, r3
 8008a92:	3b01      	subs	r3, #1
 8008a94:	2b06      	cmp	r3, #6
 8008a96:	f200 8128 	bhi.w	8008cea <USBD_GetDescriptor+0x276>
 8008a9a:	a201      	add	r2, pc, #4	; (adr r2, 8008aa0 <USBD_GetDescriptor+0x2c>)
 8008a9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aa0:	08008abd 	.word	0x08008abd
 8008aa4:	08008ad5 	.word	0x08008ad5
 8008aa8:	08008b15 	.word	0x08008b15
 8008aac:	08008ceb 	.word	0x08008ceb
 8008ab0:	08008ceb 	.word	0x08008ceb
 8008ab4:	08008c8b 	.word	0x08008c8b
 8008ab8:	08008cb7 	.word	0x08008cb7
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	687a      	ldr	r2, [r7, #4]
 8008ac6:	7c12      	ldrb	r2, [r2, #16]
 8008ac8:	f107 0108 	add.w	r1, r7, #8
 8008acc:	4610      	mov	r0, r2
 8008ace:	4798      	blx	r3
 8008ad0:	60f8      	str	r0, [r7, #12]
      break;
 8008ad2:	e112      	b.n	8008cfa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	7c1b      	ldrb	r3, [r3, #16]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d10d      	bne.n	8008af8 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ae2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ae4:	f107 0208 	add.w	r2, r7, #8
 8008ae8:	4610      	mov	r0, r2
 8008aea:	4798      	blx	r3
 8008aec:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	3301      	adds	r3, #1
 8008af2:	2202      	movs	r2, #2
 8008af4:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008af6:	e100      	b.n	8008cfa <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b00:	f107 0208 	add.w	r2, r7, #8
 8008b04:	4610      	mov	r0, r2
 8008b06:	4798      	blx	r3
 8008b08:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	3301      	adds	r3, #1
 8008b0e:	2202      	movs	r2, #2
 8008b10:	701a      	strb	r2, [r3, #0]
      break;
 8008b12:	e0f2      	b.n	8008cfa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008b14:	683b      	ldr	r3, [r7, #0]
 8008b16:	885b      	ldrh	r3, [r3, #2]
 8008b18:	b2db      	uxtb	r3, r3
 8008b1a:	2b05      	cmp	r3, #5
 8008b1c:	f200 80ac 	bhi.w	8008c78 <USBD_GetDescriptor+0x204>
 8008b20:	a201      	add	r2, pc, #4	; (adr r2, 8008b28 <USBD_GetDescriptor+0xb4>)
 8008b22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b26:	bf00      	nop
 8008b28:	08008b41 	.word	0x08008b41
 8008b2c:	08008b75 	.word	0x08008b75
 8008b30:	08008ba9 	.word	0x08008ba9
 8008b34:	08008bdd 	.word	0x08008bdd
 8008b38:	08008c11 	.word	0x08008c11
 8008b3c:	08008c45 	.word	0x08008c45
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008b46:	685b      	ldr	r3, [r3, #4]
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d00b      	beq.n	8008b64 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008b52:	685b      	ldr	r3, [r3, #4]
 8008b54:	687a      	ldr	r2, [r7, #4]
 8008b56:	7c12      	ldrb	r2, [r2, #16]
 8008b58:	f107 0108 	add.w	r1, r7, #8
 8008b5c:	4610      	mov	r0, r2
 8008b5e:	4798      	blx	r3
 8008b60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008b62:	e091      	b.n	8008c88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008b64:	6839      	ldr	r1, [r7, #0]
 8008b66:	6878      	ldr	r0, [r7, #4]
 8008b68:	f000 facb 	bl	8009102 <USBD_CtlError>
            err++;
 8008b6c:	7afb      	ldrb	r3, [r7, #11]
 8008b6e:	3301      	adds	r3, #1
 8008b70:	72fb      	strb	r3, [r7, #11]
          break;
 8008b72:	e089      	b.n	8008c88 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008b7a:	689b      	ldr	r3, [r3, #8]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d00b      	beq.n	8008b98 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008b86:	689b      	ldr	r3, [r3, #8]
 8008b88:	687a      	ldr	r2, [r7, #4]
 8008b8a:	7c12      	ldrb	r2, [r2, #16]
 8008b8c:	f107 0108 	add.w	r1, r7, #8
 8008b90:	4610      	mov	r0, r2
 8008b92:	4798      	blx	r3
 8008b94:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008b96:	e077      	b.n	8008c88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008b98:	6839      	ldr	r1, [r7, #0]
 8008b9a:	6878      	ldr	r0, [r7, #4]
 8008b9c:	f000 fab1 	bl	8009102 <USBD_CtlError>
            err++;
 8008ba0:	7afb      	ldrb	r3, [r7, #11]
 8008ba2:	3301      	adds	r3, #1
 8008ba4:	72fb      	strb	r3, [r7, #11]
          break;
 8008ba6:	e06f      	b.n	8008c88 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008bae:	68db      	ldr	r3, [r3, #12]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d00b      	beq.n	8008bcc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008bba:	68db      	ldr	r3, [r3, #12]
 8008bbc:	687a      	ldr	r2, [r7, #4]
 8008bbe:	7c12      	ldrb	r2, [r2, #16]
 8008bc0:	f107 0108 	add.w	r1, r7, #8
 8008bc4:	4610      	mov	r0, r2
 8008bc6:	4798      	blx	r3
 8008bc8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008bca:	e05d      	b.n	8008c88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008bcc:	6839      	ldr	r1, [r7, #0]
 8008bce:	6878      	ldr	r0, [r7, #4]
 8008bd0:	f000 fa97 	bl	8009102 <USBD_CtlError>
            err++;
 8008bd4:	7afb      	ldrb	r3, [r7, #11]
 8008bd6:	3301      	adds	r3, #1
 8008bd8:	72fb      	strb	r3, [r7, #11]
          break;
 8008bda:	e055      	b.n	8008c88 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008be2:	691b      	ldr	r3, [r3, #16]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d00b      	beq.n	8008c00 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008bee:	691b      	ldr	r3, [r3, #16]
 8008bf0:	687a      	ldr	r2, [r7, #4]
 8008bf2:	7c12      	ldrb	r2, [r2, #16]
 8008bf4:	f107 0108 	add.w	r1, r7, #8
 8008bf8:	4610      	mov	r0, r2
 8008bfa:	4798      	blx	r3
 8008bfc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008bfe:	e043      	b.n	8008c88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008c00:	6839      	ldr	r1, [r7, #0]
 8008c02:	6878      	ldr	r0, [r7, #4]
 8008c04:	f000 fa7d 	bl	8009102 <USBD_CtlError>
            err++;
 8008c08:	7afb      	ldrb	r3, [r7, #11]
 8008c0a:	3301      	adds	r3, #1
 8008c0c:	72fb      	strb	r3, [r7, #11]
          break;
 8008c0e:	e03b      	b.n	8008c88 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008c16:	695b      	ldr	r3, [r3, #20]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d00b      	beq.n	8008c34 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008c22:	695b      	ldr	r3, [r3, #20]
 8008c24:	687a      	ldr	r2, [r7, #4]
 8008c26:	7c12      	ldrb	r2, [r2, #16]
 8008c28:	f107 0108 	add.w	r1, r7, #8
 8008c2c:	4610      	mov	r0, r2
 8008c2e:	4798      	blx	r3
 8008c30:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008c32:	e029      	b.n	8008c88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008c34:	6839      	ldr	r1, [r7, #0]
 8008c36:	6878      	ldr	r0, [r7, #4]
 8008c38:	f000 fa63 	bl	8009102 <USBD_CtlError>
            err++;
 8008c3c:	7afb      	ldrb	r3, [r7, #11]
 8008c3e:	3301      	adds	r3, #1
 8008c40:	72fb      	strb	r3, [r7, #11]
          break;
 8008c42:	e021      	b.n	8008c88 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008c4a:	699b      	ldr	r3, [r3, #24]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d00b      	beq.n	8008c68 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008c56:	699b      	ldr	r3, [r3, #24]
 8008c58:	687a      	ldr	r2, [r7, #4]
 8008c5a:	7c12      	ldrb	r2, [r2, #16]
 8008c5c:	f107 0108 	add.w	r1, r7, #8
 8008c60:	4610      	mov	r0, r2
 8008c62:	4798      	blx	r3
 8008c64:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008c66:	e00f      	b.n	8008c88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008c68:	6839      	ldr	r1, [r7, #0]
 8008c6a:	6878      	ldr	r0, [r7, #4]
 8008c6c:	f000 fa49 	bl	8009102 <USBD_CtlError>
            err++;
 8008c70:	7afb      	ldrb	r3, [r7, #11]
 8008c72:	3301      	adds	r3, #1
 8008c74:	72fb      	strb	r3, [r7, #11]
          break;
 8008c76:	e007      	b.n	8008c88 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008c78:	6839      	ldr	r1, [r7, #0]
 8008c7a:	6878      	ldr	r0, [r7, #4]
 8008c7c:	f000 fa41 	bl	8009102 <USBD_CtlError>
          err++;
 8008c80:	7afb      	ldrb	r3, [r7, #11]
 8008c82:	3301      	adds	r3, #1
 8008c84:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8008c86:	bf00      	nop
      }
      break;
 8008c88:	e037      	b.n	8008cfa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	7c1b      	ldrb	r3, [r3, #16]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d109      	bne.n	8008ca6 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c9a:	f107 0208 	add.w	r2, r7, #8
 8008c9e:	4610      	mov	r0, r2
 8008ca0:	4798      	blx	r3
 8008ca2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008ca4:	e029      	b.n	8008cfa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008ca6:	6839      	ldr	r1, [r7, #0]
 8008ca8:	6878      	ldr	r0, [r7, #4]
 8008caa:	f000 fa2a 	bl	8009102 <USBD_CtlError>
        err++;
 8008cae:	7afb      	ldrb	r3, [r7, #11]
 8008cb0:	3301      	adds	r3, #1
 8008cb2:	72fb      	strb	r3, [r7, #11]
      break;
 8008cb4:	e021      	b.n	8008cfa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	7c1b      	ldrb	r3, [r3, #16]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d10d      	bne.n	8008cda <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cc6:	f107 0208 	add.w	r2, r7, #8
 8008cca:	4610      	mov	r0, r2
 8008ccc:	4798      	blx	r3
 8008cce:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	3301      	adds	r3, #1
 8008cd4:	2207      	movs	r2, #7
 8008cd6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008cd8:	e00f      	b.n	8008cfa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008cda:	6839      	ldr	r1, [r7, #0]
 8008cdc:	6878      	ldr	r0, [r7, #4]
 8008cde:	f000 fa10 	bl	8009102 <USBD_CtlError>
        err++;
 8008ce2:	7afb      	ldrb	r3, [r7, #11]
 8008ce4:	3301      	adds	r3, #1
 8008ce6:	72fb      	strb	r3, [r7, #11]
      break;
 8008ce8:	e007      	b.n	8008cfa <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008cea:	6839      	ldr	r1, [r7, #0]
 8008cec:	6878      	ldr	r0, [r7, #4]
 8008cee:	f000 fa08 	bl	8009102 <USBD_CtlError>
      err++;
 8008cf2:	7afb      	ldrb	r3, [r7, #11]
 8008cf4:	3301      	adds	r3, #1
 8008cf6:	72fb      	strb	r3, [r7, #11]
      break;
 8008cf8:	bf00      	nop
  }

  if (err != 0U)
 8008cfa:	7afb      	ldrb	r3, [r7, #11]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d11e      	bne.n	8008d3e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8008d00:	683b      	ldr	r3, [r7, #0]
 8008d02:	88db      	ldrh	r3, [r3, #6]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d016      	beq.n	8008d36 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8008d08:	893b      	ldrh	r3, [r7, #8]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d00e      	beq.n	8008d2c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8008d0e:	683b      	ldr	r3, [r7, #0]
 8008d10:	88da      	ldrh	r2, [r3, #6]
 8008d12:	893b      	ldrh	r3, [r7, #8]
 8008d14:	4293      	cmp	r3, r2
 8008d16:	bf28      	it	cs
 8008d18:	4613      	movcs	r3, r2
 8008d1a:	b29b      	uxth	r3, r3
 8008d1c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008d1e:	893b      	ldrh	r3, [r7, #8]
 8008d20:	461a      	mov	r2, r3
 8008d22:	68f9      	ldr	r1, [r7, #12]
 8008d24:	6878      	ldr	r0, [r7, #4]
 8008d26:	f000 fa5d 	bl	80091e4 <USBD_CtlSendData>
 8008d2a:	e009      	b.n	8008d40 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008d2c:	6839      	ldr	r1, [r7, #0]
 8008d2e:	6878      	ldr	r0, [r7, #4]
 8008d30:	f000 f9e7 	bl	8009102 <USBD_CtlError>
 8008d34:	e004      	b.n	8008d40 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8008d36:	6878      	ldr	r0, [r7, #4]
 8008d38:	f000 faae 	bl	8009298 <USBD_CtlSendStatus>
 8008d3c:	e000      	b.n	8008d40 <USBD_GetDescriptor+0x2cc>
    return;
 8008d3e:	bf00      	nop
  }
}
 8008d40:	3710      	adds	r7, #16
 8008d42:	46bd      	mov	sp, r7
 8008d44:	bd80      	pop	{r7, pc}
 8008d46:	bf00      	nop

08008d48 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b084      	sub	sp, #16
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
 8008d50:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008d52:	683b      	ldr	r3, [r7, #0]
 8008d54:	889b      	ldrh	r3, [r3, #4]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d131      	bne.n	8008dbe <USBD_SetAddress+0x76>
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	88db      	ldrh	r3, [r3, #6]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d12d      	bne.n	8008dbe <USBD_SetAddress+0x76>
 8008d62:	683b      	ldr	r3, [r7, #0]
 8008d64:	885b      	ldrh	r3, [r3, #2]
 8008d66:	2b7f      	cmp	r3, #127	; 0x7f
 8008d68:	d829      	bhi.n	8008dbe <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008d6a:	683b      	ldr	r3, [r7, #0]
 8008d6c:	885b      	ldrh	r3, [r3, #2]
 8008d6e:	b2db      	uxtb	r3, r3
 8008d70:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008d74:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008d7c:	b2db      	uxtb	r3, r3
 8008d7e:	2b03      	cmp	r3, #3
 8008d80:	d104      	bne.n	8008d8c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008d82:	6839      	ldr	r1, [r7, #0]
 8008d84:	6878      	ldr	r0, [r7, #4]
 8008d86:	f000 f9bc 	bl	8009102 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d8a:	e01d      	b.n	8008dc8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	7bfa      	ldrb	r2, [r7, #15]
 8008d90:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008d94:	7bfb      	ldrb	r3, [r7, #15]
 8008d96:	4619      	mov	r1, r3
 8008d98:	6878      	ldr	r0, [r7, #4]
 8008d9a:	f000 fefb 	bl	8009b94 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008d9e:	6878      	ldr	r0, [r7, #4]
 8008da0:	f000 fa7a 	bl	8009298 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008da4:	7bfb      	ldrb	r3, [r7, #15]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d004      	beq.n	8008db4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2202      	movs	r2, #2
 8008dae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008db2:	e009      	b.n	8008dc8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	2201      	movs	r2, #1
 8008db8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008dbc:	e004      	b.n	8008dc8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008dbe:	6839      	ldr	r1, [r7, #0]
 8008dc0:	6878      	ldr	r0, [r7, #4]
 8008dc2:	f000 f99e 	bl	8009102 <USBD_CtlError>
  }
}
 8008dc6:	bf00      	nop
 8008dc8:	bf00      	nop
 8008dca:	3710      	adds	r7, #16
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	bd80      	pop	{r7, pc}

08008dd0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b084      	sub	sp, #16
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
 8008dd8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008dde:	683b      	ldr	r3, [r7, #0]
 8008de0:	885b      	ldrh	r3, [r3, #2]
 8008de2:	b2da      	uxtb	r2, r3
 8008de4:	4b4e      	ldr	r3, [pc, #312]	; (8008f20 <USBD_SetConfig+0x150>)
 8008de6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008de8:	4b4d      	ldr	r3, [pc, #308]	; (8008f20 <USBD_SetConfig+0x150>)
 8008dea:	781b      	ldrb	r3, [r3, #0]
 8008dec:	2b01      	cmp	r3, #1
 8008dee:	d905      	bls.n	8008dfc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008df0:	6839      	ldr	r1, [r7, #0]
 8008df2:	6878      	ldr	r0, [r7, #4]
 8008df4:	f000 f985 	bl	8009102 <USBD_CtlError>
    return USBD_FAIL;
 8008df8:	2303      	movs	r3, #3
 8008dfa:	e08c      	b.n	8008f16 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008e02:	b2db      	uxtb	r3, r3
 8008e04:	2b02      	cmp	r3, #2
 8008e06:	d002      	beq.n	8008e0e <USBD_SetConfig+0x3e>
 8008e08:	2b03      	cmp	r3, #3
 8008e0a:	d029      	beq.n	8008e60 <USBD_SetConfig+0x90>
 8008e0c:	e075      	b.n	8008efa <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008e0e:	4b44      	ldr	r3, [pc, #272]	; (8008f20 <USBD_SetConfig+0x150>)
 8008e10:	781b      	ldrb	r3, [r3, #0]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d020      	beq.n	8008e58 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8008e16:	4b42      	ldr	r3, [pc, #264]	; (8008f20 <USBD_SetConfig+0x150>)
 8008e18:	781b      	ldrb	r3, [r3, #0]
 8008e1a:	461a      	mov	r2, r3
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008e20:	4b3f      	ldr	r3, [pc, #252]	; (8008f20 <USBD_SetConfig+0x150>)
 8008e22:	781b      	ldrb	r3, [r3, #0]
 8008e24:	4619      	mov	r1, r3
 8008e26:	6878      	ldr	r0, [r7, #4]
 8008e28:	f7fe ffe7 	bl	8007dfa <USBD_SetClassConfig>
 8008e2c:	4603      	mov	r3, r0
 8008e2e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008e30:	7bfb      	ldrb	r3, [r7, #15]
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d008      	beq.n	8008e48 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8008e36:	6839      	ldr	r1, [r7, #0]
 8008e38:	6878      	ldr	r0, [r7, #4]
 8008e3a:	f000 f962 	bl	8009102 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	2202      	movs	r2, #2
 8008e42:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008e46:	e065      	b.n	8008f14 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008e48:	6878      	ldr	r0, [r7, #4]
 8008e4a:	f000 fa25 	bl	8009298 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	2203      	movs	r2, #3
 8008e52:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8008e56:	e05d      	b.n	8008f14 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008e58:	6878      	ldr	r0, [r7, #4]
 8008e5a:	f000 fa1d 	bl	8009298 <USBD_CtlSendStatus>
      break;
 8008e5e:	e059      	b.n	8008f14 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008e60:	4b2f      	ldr	r3, [pc, #188]	; (8008f20 <USBD_SetConfig+0x150>)
 8008e62:	781b      	ldrb	r3, [r3, #0]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d112      	bne.n	8008e8e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	2202      	movs	r2, #2
 8008e6c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8008e70:	4b2b      	ldr	r3, [pc, #172]	; (8008f20 <USBD_SetConfig+0x150>)
 8008e72:	781b      	ldrb	r3, [r3, #0]
 8008e74:	461a      	mov	r2, r3
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008e7a:	4b29      	ldr	r3, [pc, #164]	; (8008f20 <USBD_SetConfig+0x150>)
 8008e7c:	781b      	ldrb	r3, [r3, #0]
 8008e7e:	4619      	mov	r1, r3
 8008e80:	6878      	ldr	r0, [r7, #4]
 8008e82:	f7fe ffd6 	bl	8007e32 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	f000 fa06 	bl	8009298 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008e8c:	e042      	b.n	8008f14 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008e8e:	4b24      	ldr	r3, [pc, #144]	; (8008f20 <USBD_SetConfig+0x150>)
 8008e90:	781b      	ldrb	r3, [r3, #0]
 8008e92:	461a      	mov	r2, r3
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	685b      	ldr	r3, [r3, #4]
 8008e98:	429a      	cmp	r2, r3
 8008e9a:	d02a      	beq.n	8008ef2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	685b      	ldr	r3, [r3, #4]
 8008ea0:	b2db      	uxtb	r3, r3
 8008ea2:	4619      	mov	r1, r3
 8008ea4:	6878      	ldr	r0, [r7, #4]
 8008ea6:	f7fe ffc4 	bl	8007e32 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008eaa:	4b1d      	ldr	r3, [pc, #116]	; (8008f20 <USBD_SetConfig+0x150>)
 8008eac:	781b      	ldrb	r3, [r3, #0]
 8008eae:	461a      	mov	r2, r3
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008eb4:	4b1a      	ldr	r3, [pc, #104]	; (8008f20 <USBD_SetConfig+0x150>)
 8008eb6:	781b      	ldrb	r3, [r3, #0]
 8008eb8:	4619      	mov	r1, r3
 8008eba:	6878      	ldr	r0, [r7, #4]
 8008ebc:	f7fe ff9d 	bl	8007dfa <USBD_SetClassConfig>
 8008ec0:	4603      	mov	r3, r0
 8008ec2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008ec4:	7bfb      	ldrb	r3, [r7, #15]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d00f      	beq.n	8008eea <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008eca:	6839      	ldr	r1, [r7, #0]
 8008ecc:	6878      	ldr	r0, [r7, #4]
 8008ece:	f000 f918 	bl	8009102 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	685b      	ldr	r3, [r3, #4]
 8008ed6:	b2db      	uxtb	r3, r3
 8008ed8:	4619      	mov	r1, r3
 8008eda:	6878      	ldr	r0, [r7, #4]
 8008edc:	f7fe ffa9 	bl	8007e32 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	2202      	movs	r2, #2
 8008ee4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8008ee8:	e014      	b.n	8008f14 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008eea:	6878      	ldr	r0, [r7, #4]
 8008eec:	f000 f9d4 	bl	8009298 <USBD_CtlSendStatus>
      break;
 8008ef0:	e010      	b.n	8008f14 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008ef2:	6878      	ldr	r0, [r7, #4]
 8008ef4:	f000 f9d0 	bl	8009298 <USBD_CtlSendStatus>
      break;
 8008ef8:	e00c      	b.n	8008f14 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008efa:	6839      	ldr	r1, [r7, #0]
 8008efc:	6878      	ldr	r0, [r7, #4]
 8008efe:	f000 f900 	bl	8009102 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008f02:	4b07      	ldr	r3, [pc, #28]	; (8008f20 <USBD_SetConfig+0x150>)
 8008f04:	781b      	ldrb	r3, [r3, #0]
 8008f06:	4619      	mov	r1, r3
 8008f08:	6878      	ldr	r0, [r7, #4]
 8008f0a:	f7fe ff92 	bl	8007e32 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008f0e:	2303      	movs	r3, #3
 8008f10:	73fb      	strb	r3, [r7, #15]
      break;
 8008f12:	bf00      	nop
  }

  return ret;
 8008f14:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f16:	4618      	mov	r0, r3
 8008f18:	3710      	adds	r7, #16
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	bd80      	pop	{r7, pc}
 8008f1e:	bf00      	nop
 8008f20:	20000488 	.word	0x20000488

08008f24 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008f24:	b580      	push	{r7, lr}
 8008f26:	b082      	sub	sp, #8
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	6078      	str	r0, [r7, #4]
 8008f2c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008f2e:	683b      	ldr	r3, [r7, #0]
 8008f30:	88db      	ldrh	r3, [r3, #6]
 8008f32:	2b01      	cmp	r3, #1
 8008f34:	d004      	beq.n	8008f40 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008f36:	6839      	ldr	r1, [r7, #0]
 8008f38:	6878      	ldr	r0, [r7, #4]
 8008f3a:	f000 f8e2 	bl	8009102 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008f3e:	e023      	b.n	8008f88 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008f46:	b2db      	uxtb	r3, r3
 8008f48:	2b02      	cmp	r3, #2
 8008f4a:	dc02      	bgt.n	8008f52 <USBD_GetConfig+0x2e>
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	dc03      	bgt.n	8008f58 <USBD_GetConfig+0x34>
 8008f50:	e015      	b.n	8008f7e <USBD_GetConfig+0x5a>
 8008f52:	2b03      	cmp	r3, #3
 8008f54:	d00b      	beq.n	8008f6e <USBD_GetConfig+0x4a>
 8008f56:	e012      	b.n	8008f7e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	3308      	adds	r3, #8
 8008f62:	2201      	movs	r2, #1
 8008f64:	4619      	mov	r1, r3
 8008f66:	6878      	ldr	r0, [r7, #4]
 8008f68:	f000 f93c 	bl	80091e4 <USBD_CtlSendData>
        break;
 8008f6c:	e00c      	b.n	8008f88 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	3304      	adds	r3, #4
 8008f72:	2201      	movs	r2, #1
 8008f74:	4619      	mov	r1, r3
 8008f76:	6878      	ldr	r0, [r7, #4]
 8008f78:	f000 f934 	bl	80091e4 <USBD_CtlSendData>
        break;
 8008f7c:	e004      	b.n	8008f88 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008f7e:	6839      	ldr	r1, [r7, #0]
 8008f80:	6878      	ldr	r0, [r7, #4]
 8008f82:	f000 f8be 	bl	8009102 <USBD_CtlError>
        break;
 8008f86:	bf00      	nop
}
 8008f88:	bf00      	nop
 8008f8a:	3708      	adds	r7, #8
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	bd80      	pop	{r7, pc}

08008f90 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b082      	sub	sp, #8
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
 8008f98:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008fa0:	b2db      	uxtb	r3, r3
 8008fa2:	3b01      	subs	r3, #1
 8008fa4:	2b02      	cmp	r3, #2
 8008fa6:	d81e      	bhi.n	8008fe6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	88db      	ldrh	r3, [r3, #6]
 8008fac:	2b02      	cmp	r3, #2
 8008fae:	d004      	beq.n	8008fba <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008fb0:	6839      	ldr	r1, [r7, #0]
 8008fb2:	6878      	ldr	r0, [r7, #4]
 8008fb4:	f000 f8a5 	bl	8009102 <USBD_CtlError>
        break;
 8008fb8:	e01a      	b.n	8008ff0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	2201      	movs	r2, #1
 8008fbe:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d005      	beq.n	8008fd6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	68db      	ldr	r3, [r3, #12]
 8008fce:	f043 0202 	orr.w	r2, r3, #2
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	330c      	adds	r3, #12
 8008fda:	2202      	movs	r2, #2
 8008fdc:	4619      	mov	r1, r3
 8008fde:	6878      	ldr	r0, [r7, #4]
 8008fe0:	f000 f900 	bl	80091e4 <USBD_CtlSendData>
      break;
 8008fe4:	e004      	b.n	8008ff0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008fe6:	6839      	ldr	r1, [r7, #0]
 8008fe8:	6878      	ldr	r0, [r7, #4]
 8008fea:	f000 f88a 	bl	8009102 <USBD_CtlError>
      break;
 8008fee:	bf00      	nop
  }
}
 8008ff0:	bf00      	nop
 8008ff2:	3708      	adds	r7, #8
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	bd80      	pop	{r7, pc}

08008ff8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b082      	sub	sp, #8
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
 8009000:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009002:	683b      	ldr	r3, [r7, #0]
 8009004:	885b      	ldrh	r3, [r3, #2]
 8009006:	2b01      	cmp	r3, #1
 8009008:	d107      	bne.n	800901a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	2201      	movs	r2, #1
 800900e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009012:	6878      	ldr	r0, [r7, #4]
 8009014:	f000 f940 	bl	8009298 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009018:	e013      	b.n	8009042 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800901a:	683b      	ldr	r3, [r7, #0]
 800901c:	885b      	ldrh	r3, [r3, #2]
 800901e:	2b02      	cmp	r3, #2
 8009020:	d10b      	bne.n	800903a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 8009022:	683b      	ldr	r3, [r7, #0]
 8009024:	889b      	ldrh	r3, [r3, #4]
 8009026:	0a1b      	lsrs	r3, r3, #8
 8009028:	b29b      	uxth	r3, r3
 800902a:	b2da      	uxtb	r2, r3
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009032:	6878      	ldr	r0, [r7, #4]
 8009034:	f000 f930 	bl	8009298 <USBD_CtlSendStatus>
}
 8009038:	e003      	b.n	8009042 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800903a:	6839      	ldr	r1, [r7, #0]
 800903c:	6878      	ldr	r0, [r7, #4]
 800903e:	f000 f860 	bl	8009102 <USBD_CtlError>
}
 8009042:	bf00      	nop
 8009044:	3708      	adds	r7, #8
 8009046:	46bd      	mov	sp, r7
 8009048:	bd80      	pop	{r7, pc}

0800904a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800904a:	b580      	push	{r7, lr}
 800904c:	b082      	sub	sp, #8
 800904e:	af00      	add	r7, sp, #0
 8009050:	6078      	str	r0, [r7, #4]
 8009052:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800905a:	b2db      	uxtb	r3, r3
 800905c:	3b01      	subs	r3, #1
 800905e:	2b02      	cmp	r3, #2
 8009060:	d80b      	bhi.n	800907a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009062:	683b      	ldr	r3, [r7, #0]
 8009064:	885b      	ldrh	r3, [r3, #2]
 8009066:	2b01      	cmp	r3, #1
 8009068:	d10c      	bne.n	8009084 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	2200      	movs	r2, #0
 800906e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009072:	6878      	ldr	r0, [r7, #4]
 8009074:	f000 f910 	bl	8009298 <USBD_CtlSendStatus>
      }
      break;
 8009078:	e004      	b.n	8009084 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800907a:	6839      	ldr	r1, [r7, #0]
 800907c:	6878      	ldr	r0, [r7, #4]
 800907e:	f000 f840 	bl	8009102 <USBD_CtlError>
      break;
 8009082:	e000      	b.n	8009086 <USBD_ClrFeature+0x3c>
      break;
 8009084:	bf00      	nop
  }
}
 8009086:	bf00      	nop
 8009088:	3708      	adds	r7, #8
 800908a:	46bd      	mov	sp, r7
 800908c:	bd80      	pop	{r7, pc}

0800908e <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800908e:	b580      	push	{r7, lr}
 8009090:	b084      	sub	sp, #16
 8009092:	af00      	add	r7, sp, #0
 8009094:	6078      	str	r0, [r7, #4]
 8009096:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009098:	683b      	ldr	r3, [r7, #0]
 800909a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	781a      	ldrb	r2, [r3, #0]
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	3301      	adds	r3, #1
 80090a8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	781a      	ldrb	r2, [r3, #0]
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	3301      	adds	r3, #1
 80090b6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80090b8:	68f8      	ldr	r0, [r7, #12]
 80090ba:	f7ff fa41 	bl	8008540 <SWAPBYTE>
 80090be:	4603      	mov	r3, r0
 80090c0:	461a      	mov	r2, r3
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	3301      	adds	r3, #1
 80090ca:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	3301      	adds	r3, #1
 80090d0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80090d2:	68f8      	ldr	r0, [r7, #12]
 80090d4:	f7ff fa34 	bl	8008540 <SWAPBYTE>
 80090d8:	4603      	mov	r3, r0
 80090da:	461a      	mov	r2, r3
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	3301      	adds	r3, #1
 80090e4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	3301      	adds	r3, #1
 80090ea:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80090ec:	68f8      	ldr	r0, [r7, #12]
 80090ee:	f7ff fa27 	bl	8008540 <SWAPBYTE>
 80090f2:	4603      	mov	r3, r0
 80090f4:	461a      	mov	r2, r3
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	80da      	strh	r2, [r3, #6]
}
 80090fa:	bf00      	nop
 80090fc:	3710      	adds	r7, #16
 80090fe:	46bd      	mov	sp, r7
 8009100:	bd80      	pop	{r7, pc}

08009102 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009102:	b580      	push	{r7, lr}
 8009104:	b082      	sub	sp, #8
 8009106:	af00      	add	r7, sp, #0
 8009108:	6078      	str	r0, [r7, #4]
 800910a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800910c:	2180      	movs	r1, #128	; 0x80
 800910e:	6878      	ldr	r0, [r7, #4]
 8009110:	f000 fcd6 	bl	8009ac0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009114:	2100      	movs	r1, #0
 8009116:	6878      	ldr	r0, [r7, #4]
 8009118:	f000 fcd2 	bl	8009ac0 <USBD_LL_StallEP>
}
 800911c:	bf00      	nop
 800911e:	3708      	adds	r7, #8
 8009120:	46bd      	mov	sp, r7
 8009122:	bd80      	pop	{r7, pc}

08009124 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009124:	b580      	push	{r7, lr}
 8009126:	b086      	sub	sp, #24
 8009128:	af00      	add	r7, sp, #0
 800912a:	60f8      	str	r0, [r7, #12]
 800912c:	60b9      	str	r1, [r7, #8]
 800912e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009130:	2300      	movs	r3, #0
 8009132:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	2b00      	cmp	r3, #0
 8009138:	d036      	beq.n	80091a8 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800913e:	6938      	ldr	r0, [r7, #16]
 8009140:	f000 f836 	bl	80091b0 <USBD_GetLen>
 8009144:	4603      	mov	r3, r0
 8009146:	3301      	adds	r3, #1
 8009148:	b29b      	uxth	r3, r3
 800914a:	005b      	lsls	r3, r3, #1
 800914c:	b29a      	uxth	r2, r3
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009152:	7dfb      	ldrb	r3, [r7, #23]
 8009154:	68ba      	ldr	r2, [r7, #8]
 8009156:	4413      	add	r3, r2
 8009158:	687a      	ldr	r2, [r7, #4]
 800915a:	7812      	ldrb	r2, [r2, #0]
 800915c:	701a      	strb	r2, [r3, #0]
  idx++;
 800915e:	7dfb      	ldrb	r3, [r7, #23]
 8009160:	3301      	adds	r3, #1
 8009162:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009164:	7dfb      	ldrb	r3, [r7, #23]
 8009166:	68ba      	ldr	r2, [r7, #8]
 8009168:	4413      	add	r3, r2
 800916a:	2203      	movs	r2, #3
 800916c:	701a      	strb	r2, [r3, #0]
  idx++;
 800916e:	7dfb      	ldrb	r3, [r7, #23]
 8009170:	3301      	adds	r3, #1
 8009172:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009174:	e013      	b.n	800919e <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8009176:	7dfb      	ldrb	r3, [r7, #23]
 8009178:	68ba      	ldr	r2, [r7, #8]
 800917a:	4413      	add	r3, r2
 800917c:	693a      	ldr	r2, [r7, #16]
 800917e:	7812      	ldrb	r2, [r2, #0]
 8009180:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009182:	693b      	ldr	r3, [r7, #16]
 8009184:	3301      	adds	r3, #1
 8009186:	613b      	str	r3, [r7, #16]
    idx++;
 8009188:	7dfb      	ldrb	r3, [r7, #23]
 800918a:	3301      	adds	r3, #1
 800918c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800918e:	7dfb      	ldrb	r3, [r7, #23]
 8009190:	68ba      	ldr	r2, [r7, #8]
 8009192:	4413      	add	r3, r2
 8009194:	2200      	movs	r2, #0
 8009196:	701a      	strb	r2, [r3, #0]
    idx++;
 8009198:	7dfb      	ldrb	r3, [r7, #23]
 800919a:	3301      	adds	r3, #1
 800919c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800919e:	693b      	ldr	r3, [r7, #16]
 80091a0:	781b      	ldrb	r3, [r3, #0]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d1e7      	bne.n	8009176 <USBD_GetString+0x52>
 80091a6:	e000      	b.n	80091aa <USBD_GetString+0x86>
    return;
 80091a8:	bf00      	nop
  }
}
 80091aa:	3718      	adds	r7, #24
 80091ac:	46bd      	mov	sp, r7
 80091ae:	bd80      	pop	{r7, pc}

080091b0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80091b0:	b480      	push	{r7}
 80091b2:	b085      	sub	sp, #20
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80091b8:	2300      	movs	r3, #0
 80091ba:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80091c0:	e005      	b.n	80091ce <USBD_GetLen+0x1e>
  {
    len++;
 80091c2:	7bfb      	ldrb	r3, [r7, #15]
 80091c4:	3301      	adds	r3, #1
 80091c6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80091c8:	68bb      	ldr	r3, [r7, #8]
 80091ca:	3301      	adds	r3, #1
 80091cc:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80091ce:	68bb      	ldr	r3, [r7, #8]
 80091d0:	781b      	ldrb	r3, [r3, #0]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d1f5      	bne.n	80091c2 <USBD_GetLen+0x12>
  }

  return len;
 80091d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80091d8:	4618      	mov	r0, r3
 80091da:	3714      	adds	r7, #20
 80091dc:	46bd      	mov	sp, r7
 80091de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e2:	4770      	bx	lr

080091e4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b084      	sub	sp, #16
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	60f8      	str	r0, [r7, #12]
 80091ec:	60b9      	str	r1, [r7, #8]
 80091ee:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	2202      	movs	r2, #2
 80091f4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	687a      	ldr	r2, [r7, #4]
 80091fc:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	687a      	ldr	r2, [r7, #4]
 8009202:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	68ba      	ldr	r2, [r7, #8]
 8009208:	2100      	movs	r1, #0
 800920a:	68f8      	ldr	r0, [r7, #12]
 800920c:	f000 fce1 	bl	8009bd2 <USBD_LL_Transmit>

  return USBD_OK;
 8009210:	2300      	movs	r3, #0
}
 8009212:	4618      	mov	r0, r3
 8009214:	3710      	adds	r7, #16
 8009216:	46bd      	mov	sp, r7
 8009218:	bd80      	pop	{r7, pc}

0800921a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800921a:	b580      	push	{r7, lr}
 800921c:	b084      	sub	sp, #16
 800921e:	af00      	add	r7, sp, #0
 8009220:	60f8      	str	r0, [r7, #12]
 8009222:	60b9      	str	r1, [r7, #8]
 8009224:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	68ba      	ldr	r2, [r7, #8]
 800922a:	2100      	movs	r1, #0
 800922c:	68f8      	ldr	r0, [r7, #12]
 800922e:	f000 fcd0 	bl	8009bd2 <USBD_LL_Transmit>

  return USBD_OK;
 8009232:	2300      	movs	r3, #0
}
 8009234:	4618      	mov	r0, r3
 8009236:	3710      	adds	r7, #16
 8009238:	46bd      	mov	sp, r7
 800923a:	bd80      	pop	{r7, pc}

0800923c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b084      	sub	sp, #16
 8009240:	af00      	add	r7, sp, #0
 8009242:	60f8      	str	r0, [r7, #12]
 8009244:	60b9      	str	r1, [r7, #8]
 8009246:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	2203      	movs	r2, #3
 800924c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	687a      	ldr	r2, [r7, #4]
 8009254:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	687a      	ldr	r2, [r7, #4]
 800925c:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	68ba      	ldr	r2, [r7, #8]
 8009264:	2100      	movs	r1, #0
 8009266:	68f8      	ldr	r0, [r7, #12]
 8009268:	f000 fcd4 	bl	8009c14 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800926c:	2300      	movs	r3, #0
}
 800926e:	4618      	mov	r0, r3
 8009270:	3710      	adds	r7, #16
 8009272:	46bd      	mov	sp, r7
 8009274:	bd80      	pop	{r7, pc}

08009276 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009276:	b580      	push	{r7, lr}
 8009278:	b084      	sub	sp, #16
 800927a:	af00      	add	r7, sp, #0
 800927c:	60f8      	str	r0, [r7, #12]
 800927e:	60b9      	str	r1, [r7, #8]
 8009280:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	68ba      	ldr	r2, [r7, #8]
 8009286:	2100      	movs	r1, #0
 8009288:	68f8      	ldr	r0, [r7, #12]
 800928a:	f000 fcc3 	bl	8009c14 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800928e:	2300      	movs	r3, #0
}
 8009290:	4618      	mov	r0, r3
 8009292:	3710      	adds	r7, #16
 8009294:	46bd      	mov	sp, r7
 8009296:	bd80      	pop	{r7, pc}

08009298 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009298:	b580      	push	{r7, lr}
 800929a:	b082      	sub	sp, #8
 800929c:	af00      	add	r7, sp, #0
 800929e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	2204      	movs	r2, #4
 80092a4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80092a8:	2300      	movs	r3, #0
 80092aa:	2200      	movs	r2, #0
 80092ac:	2100      	movs	r1, #0
 80092ae:	6878      	ldr	r0, [r7, #4]
 80092b0:	f000 fc8f 	bl	8009bd2 <USBD_LL_Transmit>

  return USBD_OK;
 80092b4:	2300      	movs	r3, #0
}
 80092b6:	4618      	mov	r0, r3
 80092b8:	3708      	adds	r7, #8
 80092ba:	46bd      	mov	sp, r7
 80092bc:	bd80      	pop	{r7, pc}

080092be <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80092be:	b580      	push	{r7, lr}
 80092c0:	b082      	sub	sp, #8
 80092c2:	af00      	add	r7, sp, #0
 80092c4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	2205      	movs	r2, #5
 80092ca:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80092ce:	2300      	movs	r3, #0
 80092d0:	2200      	movs	r2, #0
 80092d2:	2100      	movs	r1, #0
 80092d4:	6878      	ldr	r0, [r7, #4]
 80092d6:	f000 fc9d 	bl	8009c14 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80092da:	2300      	movs	r3, #0
}
 80092dc:	4618      	mov	r0, r3
 80092de:	3708      	adds	r7, #8
 80092e0:	46bd      	mov	sp, r7
 80092e2:	bd80      	pop	{r7, pc}

080092e4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80092e8:	2200      	movs	r2, #0
 80092ea:	4912      	ldr	r1, [pc, #72]	; (8009334 <MX_USB_DEVICE_Init+0x50>)
 80092ec:	4812      	ldr	r0, [pc, #72]	; (8009338 <MX_USB_DEVICE_Init+0x54>)
 80092ee:	f7fe fd07 	bl	8007d00 <USBD_Init>
 80092f2:	4603      	mov	r3, r0
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d001      	beq.n	80092fc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80092f8:	f7f8 f8fc 	bl	80014f4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80092fc:	490f      	ldr	r1, [pc, #60]	; (800933c <MX_USB_DEVICE_Init+0x58>)
 80092fe:	480e      	ldr	r0, [pc, #56]	; (8009338 <MX_USB_DEVICE_Init+0x54>)
 8009300:	f7fe fd2e 	bl	8007d60 <USBD_RegisterClass>
 8009304:	4603      	mov	r3, r0
 8009306:	2b00      	cmp	r3, #0
 8009308:	d001      	beq.n	800930e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800930a:	f7f8 f8f3 	bl	80014f4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800930e:	490c      	ldr	r1, [pc, #48]	; (8009340 <MX_USB_DEVICE_Init+0x5c>)
 8009310:	4809      	ldr	r0, [pc, #36]	; (8009338 <MX_USB_DEVICE_Init+0x54>)
 8009312:	f7fe fc1f 	bl	8007b54 <USBD_CDC_RegisterInterface>
 8009316:	4603      	mov	r3, r0
 8009318:	2b00      	cmp	r3, #0
 800931a:	d001      	beq.n	8009320 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800931c:	f7f8 f8ea 	bl	80014f4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009320:	4805      	ldr	r0, [pc, #20]	; (8009338 <MX_USB_DEVICE_Init+0x54>)
 8009322:	f7fe fd53 	bl	8007dcc <USBD_Start>
 8009326:	4603      	mov	r3, r0
 8009328:	2b00      	cmp	r3, #0
 800932a:	d001      	beq.n	8009330 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800932c:	f7f8 f8e2 	bl	80014f4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009330:	bf00      	nop
 8009332:	bd80      	pop	{r7, pc}
 8009334:	200000ac 	.word	0x200000ac
 8009338:	2000048c 	.word	0x2000048c
 800933c:	20000018 	.word	0x20000018
 8009340:	20000098 	.word	0x20000098

08009344 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009344:	b580      	push	{r7, lr}
 8009346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009348:	2200      	movs	r2, #0
 800934a:	4905      	ldr	r1, [pc, #20]	; (8009360 <CDC_Init_FS+0x1c>)
 800934c:	4805      	ldr	r0, [pc, #20]	; (8009364 <CDC_Init_FS+0x20>)
 800934e:	f7fe fc1b 	bl	8007b88 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009352:	4905      	ldr	r1, [pc, #20]	; (8009368 <CDC_Init_FS+0x24>)
 8009354:	4803      	ldr	r0, [pc, #12]	; (8009364 <CDC_Init_FS+0x20>)
 8009356:	f7fe fc39 	bl	8007bcc <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800935a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800935c:	4618      	mov	r0, r3
 800935e:	bd80      	pop	{r7, pc}
 8009360:	20000f68 	.word	0x20000f68
 8009364:	2000048c 	.word	0x2000048c
 8009368:	20000768 	.word	0x20000768

0800936c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800936c:	b480      	push	{r7}
 800936e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009370:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009372:	4618      	mov	r0, r3
 8009374:	46bd      	mov	sp, r7
 8009376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800937a:	4770      	bx	lr

0800937c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800937c:	b480      	push	{r7}
 800937e:	b083      	sub	sp, #12
 8009380:	af00      	add	r7, sp, #0
 8009382:	4603      	mov	r3, r0
 8009384:	6039      	str	r1, [r7, #0]
 8009386:	71fb      	strb	r3, [r7, #7]
 8009388:	4613      	mov	r3, r2
 800938a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800938c:	79fb      	ldrb	r3, [r7, #7]
 800938e:	2b23      	cmp	r3, #35	; 0x23
 8009390:	d84a      	bhi.n	8009428 <CDC_Control_FS+0xac>
 8009392:	a201      	add	r2, pc, #4	; (adr r2, 8009398 <CDC_Control_FS+0x1c>)
 8009394:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009398:	08009429 	.word	0x08009429
 800939c:	08009429 	.word	0x08009429
 80093a0:	08009429 	.word	0x08009429
 80093a4:	08009429 	.word	0x08009429
 80093a8:	08009429 	.word	0x08009429
 80093ac:	08009429 	.word	0x08009429
 80093b0:	08009429 	.word	0x08009429
 80093b4:	08009429 	.word	0x08009429
 80093b8:	08009429 	.word	0x08009429
 80093bc:	08009429 	.word	0x08009429
 80093c0:	08009429 	.word	0x08009429
 80093c4:	08009429 	.word	0x08009429
 80093c8:	08009429 	.word	0x08009429
 80093cc:	08009429 	.word	0x08009429
 80093d0:	08009429 	.word	0x08009429
 80093d4:	08009429 	.word	0x08009429
 80093d8:	08009429 	.word	0x08009429
 80093dc:	08009429 	.word	0x08009429
 80093e0:	08009429 	.word	0x08009429
 80093e4:	08009429 	.word	0x08009429
 80093e8:	08009429 	.word	0x08009429
 80093ec:	08009429 	.word	0x08009429
 80093f0:	08009429 	.word	0x08009429
 80093f4:	08009429 	.word	0x08009429
 80093f8:	08009429 	.word	0x08009429
 80093fc:	08009429 	.word	0x08009429
 8009400:	08009429 	.word	0x08009429
 8009404:	08009429 	.word	0x08009429
 8009408:	08009429 	.word	0x08009429
 800940c:	08009429 	.word	0x08009429
 8009410:	08009429 	.word	0x08009429
 8009414:	08009429 	.word	0x08009429
 8009418:	08009429 	.word	0x08009429
 800941c:	08009429 	.word	0x08009429
 8009420:	08009429 	.word	0x08009429
 8009424:	08009429 	.word	0x08009429
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009428:	bf00      	nop
  }

  return (USBD_OK);
 800942a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800942c:	4618      	mov	r0, r3
 800942e:	370c      	adds	r7, #12
 8009430:	46bd      	mov	sp, r7
 8009432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009436:	4770      	bx	lr

08009438 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009438:	b580      	push	{r7, lr}
 800943a:	b082      	sub	sp, #8
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
 8009440:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009442:	6879      	ldr	r1, [r7, #4]
 8009444:	4805      	ldr	r0, [pc, #20]	; (800945c <CDC_Receive_FS+0x24>)
 8009446:	f7fe fbc1 	bl	8007bcc <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800944a:	4804      	ldr	r0, [pc, #16]	; (800945c <CDC_Receive_FS+0x24>)
 800944c:	f7fe fc22 	bl	8007c94 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009450:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009452:	4618      	mov	r0, r3
 8009454:	3708      	adds	r7, #8
 8009456:	46bd      	mov	sp, r7
 8009458:	bd80      	pop	{r7, pc}
 800945a:	bf00      	nop
 800945c:	2000048c 	.word	0x2000048c

08009460 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b084      	sub	sp, #16
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
 8009468:	460b      	mov	r3, r1
 800946a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800946c:	2300      	movs	r3, #0
 800946e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009470:	4b0d      	ldr	r3, [pc, #52]	; (80094a8 <CDC_Transmit_FS+0x48>)
 8009472:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009476:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8009478:	68bb      	ldr	r3, [r7, #8]
 800947a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800947e:	2b00      	cmp	r3, #0
 8009480:	d001      	beq.n	8009486 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8009482:	2301      	movs	r3, #1
 8009484:	e00b      	b.n	800949e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8009486:	887b      	ldrh	r3, [r7, #2]
 8009488:	461a      	mov	r2, r3
 800948a:	6879      	ldr	r1, [r7, #4]
 800948c:	4806      	ldr	r0, [pc, #24]	; (80094a8 <CDC_Transmit_FS+0x48>)
 800948e:	f7fe fb7b 	bl	8007b88 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009492:	4805      	ldr	r0, [pc, #20]	; (80094a8 <CDC_Transmit_FS+0x48>)
 8009494:	f7fe fbb8 	bl	8007c08 <USBD_CDC_TransmitPacket>
 8009498:	4603      	mov	r3, r0
 800949a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800949c:	7bfb      	ldrb	r3, [r7, #15]
}
 800949e:	4618      	mov	r0, r3
 80094a0:	3710      	adds	r7, #16
 80094a2:	46bd      	mov	sp, r7
 80094a4:	bd80      	pop	{r7, pc}
 80094a6:	bf00      	nop
 80094a8:	2000048c 	.word	0x2000048c

080094ac <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80094ac:	b480      	push	{r7}
 80094ae:	b087      	sub	sp, #28
 80094b0:	af00      	add	r7, sp, #0
 80094b2:	60f8      	str	r0, [r7, #12]
 80094b4:	60b9      	str	r1, [r7, #8]
 80094b6:	4613      	mov	r3, r2
 80094b8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80094ba:	2300      	movs	r3, #0
 80094bc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80094be:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80094c2:	4618      	mov	r0, r3
 80094c4:	371c      	adds	r7, #28
 80094c6:	46bd      	mov	sp, r7
 80094c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094cc:	4770      	bx	lr
	...

080094d0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80094d0:	b480      	push	{r7}
 80094d2:	b083      	sub	sp, #12
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	4603      	mov	r3, r0
 80094d8:	6039      	str	r1, [r7, #0]
 80094da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	2212      	movs	r2, #18
 80094e0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80094e2:	4b03      	ldr	r3, [pc, #12]	; (80094f0 <USBD_FS_DeviceDescriptor+0x20>)
}
 80094e4:	4618      	mov	r0, r3
 80094e6:	370c      	adds	r7, #12
 80094e8:	46bd      	mov	sp, r7
 80094ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ee:	4770      	bx	lr
 80094f0:	200000c8 	.word	0x200000c8

080094f4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80094f4:	b480      	push	{r7}
 80094f6:	b083      	sub	sp, #12
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	4603      	mov	r3, r0
 80094fc:	6039      	str	r1, [r7, #0]
 80094fe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009500:	683b      	ldr	r3, [r7, #0]
 8009502:	2204      	movs	r2, #4
 8009504:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009506:	4b03      	ldr	r3, [pc, #12]	; (8009514 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009508:	4618      	mov	r0, r3
 800950a:	370c      	adds	r7, #12
 800950c:	46bd      	mov	sp, r7
 800950e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009512:	4770      	bx	lr
 8009514:	200000dc 	.word	0x200000dc

08009518 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b082      	sub	sp, #8
 800951c:	af00      	add	r7, sp, #0
 800951e:	4603      	mov	r3, r0
 8009520:	6039      	str	r1, [r7, #0]
 8009522:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009524:	79fb      	ldrb	r3, [r7, #7]
 8009526:	2b00      	cmp	r3, #0
 8009528:	d105      	bne.n	8009536 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800952a:	683a      	ldr	r2, [r7, #0]
 800952c:	4907      	ldr	r1, [pc, #28]	; (800954c <USBD_FS_ProductStrDescriptor+0x34>)
 800952e:	4808      	ldr	r0, [pc, #32]	; (8009550 <USBD_FS_ProductStrDescriptor+0x38>)
 8009530:	f7ff fdf8 	bl	8009124 <USBD_GetString>
 8009534:	e004      	b.n	8009540 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009536:	683a      	ldr	r2, [r7, #0]
 8009538:	4904      	ldr	r1, [pc, #16]	; (800954c <USBD_FS_ProductStrDescriptor+0x34>)
 800953a:	4805      	ldr	r0, [pc, #20]	; (8009550 <USBD_FS_ProductStrDescriptor+0x38>)
 800953c:	f7ff fdf2 	bl	8009124 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009540:	4b02      	ldr	r3, [pc, #8]	; (800954c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009542:	4618      	mov	r0, r3
 8009544:	3708      	adds	r7, #8
 8009546:	46bd      	mov	sp, r7
 8009548:	bd80      	pop	{r7, pc}
 800954a:	bf00      	nop
 800954c:	20001768 	.word	0x20001768
 8009550:	0800cb7c 	.word	0x0800cb7c

08009554 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009554:	b580      	push	{r7, lr}
 8009556:	b082      	sub	sp, #8
 8009558:	af00      	add	r7, sp, #0
 800955a:	4603      	mov	r3, r0
 800955c:	6039      	str	r1, [r7, #0]
 800955e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009560:	683a      	ldr	r2, [r7, #0]
 8009562:	4904      	ldr	r1, [pc, #16]	; (8009574 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009564:	4804      	ldr	r0, [pc, #16]	; (8009578 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009566:	f7ff fddd 	bl	8009124 <USBD_GetString>
  return USBD_StrDesc;
 800956a:	4b02      	ldr	r3, [pc, #8]	; (8009574 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800956c:	4618      	mov	r0, r3
 800956e:	3708      	adds	r7, #8
 8009570:	46bd      	mov	sp, r7
 8009572:	bd80      	pop	{r7, pc}
 8009574:	20001768 	.word	0x20001768
 8009578:	0800cb94 	.word	0x0800cb94

0800957c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800957c:	b580      	push	{r7, lr}
 800957e:	b082      	sub	sp, #8
 8009580:	af00      	add	r7, sp, #0
 8009582:	4603      	mov	r3, r0
 8009584:	6039      	str	r1, [r7, #0]
 8009586:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	221a      	movs	r2, #26
 800958c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800958e:	f000 f843 	bl	8009618 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009592:	4b02      	ldr	r3, [pc, #8]	; (800959c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009594:	4618      	mov	r0, r3
 8009596:	3708      	adds	r7, #8
 8009598:	46bd      	mov	sp, r7
 800959a:	bd80      	pop	{r7, pc}
 800959c:	200000e0 	.word	0x200000e0

080095a0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80095a0:	b580      	push	{r7, lr}
 80095a2:	b082      	sub	sp, #8
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	4603      	mov	r3, r0
 80095a8:	6039      	str	r1, [r7, #0]
 80095aa:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80095ac:	79fb      	ldrb	r3, [r7, #7]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d105      	bne.n	80095be <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80095b2:	683a      	ldr	r2, [r7, #0]
 80095b4:	4907      	ldr	r1, [pc, #28]	; (80095d4 <USBD_FS_ConfigStrDescriptor+0x34>)
 80095b6:	4808      	ldr	r0, [pc, #32]	; (80095d8 <USBD_FS_ConfigStrDescriptor+0x38>)
 80095b8:	f7ff fdb4 	bl	8009124 <USBD_GetString>
 80095bc:	e004      	b.n	80095c8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80095be:	683a      	ldr	r2, [r7, #0]
 80095c0:	4904      	ldr	r1, [pc, #16]	; (80095d4 <USBD_FS_ConfigStrDescriptor+0x34>)
 80095c2:	4805      	ldr	r0, [pc, #20]	; (80095d8 <USBD_FS_ConfigStrDescriptor+0x38>)
 80095c4:	f7ff fdae 	bl	8009124 <USBD_GetString>
  }
  return USBD_StrDesc;
 80095c8:	4b02      	ldr	r3, [pc, #8]	; (80095d4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80095ca:	4618      	mov	r0, r3
 80095cc:	3708      	adds	r7, #8
 80095ce:	46bd      	mov	sp, r7
 80095d0:	bd80      	pop	{r7, pc}
 80095d2:	bf00      	nop
 80095d4:	20001768 	.word	0x20001768
 80095d8:	0800cba8 	.word	0x0800cba8

080095dc <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80095dc:	b580      	push	{r7, lr}
 80095de:	b082      	sub	sp, #8
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	4603      	mov	r3, r0
 80095e4:	6039      	str	r1, [r7, #0]
 80095e6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80095e8:	79fb      	ldrb	r3, [r7, #7]
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d105      	bne.n	80095fa <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80095ee:	683a      	ldr	r2, [r7, #0]
 80095f0:	4907      	ldr	r1, [pc, #28]	; (8009610 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80095f2:	4808      	ldr	r0, [pc, #32]	; (8009614 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80095f4:	f7ff fd96 	bl	8009124 <USBD_GetString>
 80095f8:	e004      	b.n	8009604 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80095fa:	683a      	ldr	r2, [r7, #0]
 80095fc:	4904      	ldr	r1, [pc, #16]	; (8009610 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80095fe:	4805      	ldr	r0, [pc, #20]	; (8009614 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009600:	f7ff fd90 	bl	8009124 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009604:	4b02      	ldr	r3, [pc, #8]	; (8009610 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009606:	4618      	mov	r0, r3
 8009608:	3708      	adds	r7, #8
 800960a:	46bd      	mov	sp, r7
 800960c:	bd80      	pop	{r7, pc}
 800960e:	bf00      	nop
 8009610:	20001768 	.word	0x20001768
 8009614:	0800cbb4 	.word	0x0800cbb4

08009618 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009618:	b580      	push	{r7, lr}
 800961a:	b084      	sub	sp, #16
 800961c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800961e:	4b0f      	ldr	r3, [pc, #60]	; (800965c <Get_SerialNum+0x44>)
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009624:	4b0e      	ldr	r3, [pc, #56]	; (8009660 <Get_SerialNum+0x48>)
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800962a:	4b0e      	ldr	r3, [pc, #56]	; (8009664 <Get_SerialNum+0x4c>)
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009630:	68fa      	ldr	r2, [r7, #12]
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	4413      	add	r3, r2
 8009636:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d009      	beq.n	8009652 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800963e:	2208      	movs	r2, #8
 8009640:	4909      	ldr	r1, [pc, #36]	; (8009668 <Get_SerialNum+0x50>)
 8009642:	68f8      	ldr	r0, [r7, #12]
 8009644:	f000 f814 	bl	8009670 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009648:	2204      	movs	r2, #4
 800964a:	4908      	ldr	r1, [pc, #32]	; (800966c <Get_SerialNum+0x54>)
 800964c:	68b8      	ldr	r0, [r7, #8]
 800964e:	f000 f80f 	bl	8009670 <IntToUnicode>
  }
}
 8009652:	bf00      	nop
 8009654:	3710      	adds	r7, #16
 8009656:	46bd      	mov	sp, r7
 8009658:	bd80      	pop	{r7, pc}
 800965a:	bf00      	nop
 800965c:	1fff7a10 	.word	0x1fff7a10
 8009660:	1fff7a14 	.word	0x1fff7a14
 8009664:	1fff7a18 	.word	0x1fff7a18
 8009668:	200000e2 	.word	0x200000e2
 800966c:	200000f2 	.word	0x200000f2

08009670 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009670:	b480      	push	{r7}
 8009672:	b087      	sub	sp, #28
 8009674:	af00      	add	r7, sp, #0
 8009676:	60f8      	str	r0, [r7, #12]
 8009678:	60b9      	str	r1, [r7, #8]
 800967a:	4613      	mov	r3, r2
 800967c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800967e:	2300      	movs	r3, #0
 8009680:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009682:	2300      	movs	r3, #0
 8009684:	75fb      	strb	r3, [r7, #23]
 8009686:	e027      	b.n	80096d8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	0f1b      	lsrs	r3, r3, #28
 800968c:	2b09      	cmp	r3, #9
 800968e:	d80b      	bhi.n	80096a8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	0f1b      	lsrs	r3, r3, #28
 8009694:	b2da      	uxtb	r2, r3
 8009696:	7dfb      	ldrb	r3, [r7, #23]
 8009698:	005b      	lsls	r3, r3, #1
 800969a:	4619      	mov	r1, r3
 800969c:	68bb      	ldr	r3, [r7, #8]
 800969e:	440b      	add	r3, r1
 80096a0:	3230      	adds	r2, #48	; 0x30
 80096a2:	b2d2      	uxtb	r2, r2
 80096a4:	701a      	strb	r2, [r3, #0]
 80096a6:	e00a      	b.n	80096be <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	0f1b      	lsrs	r3, r3, #28
 80096ac:	b2da      	uxtb	r2, r3
 80096ae:	7dfb      	ldrb	r3, [r7, #23]
 80096b0:	005b      	lsls	r3, r3, #1
 80096b2:	4619      	mov	r1, r3
 80096b4:	68bb      	ldr	r3, [r7, #8]
 80096b6:	440b      	add	r3, r1
 80096b8:	3237      	adds	r2, #55	; 0x37
 80096ba:	b2d2      	uxtb	r2, r2
 80096bc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	011b      	lsls	r3, r3, #4
 80096c2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80096c4:	7dfb      	ldrb	r3, [r7, #23]
 80096c6:	005b      	lsls	r3, r3, #1
 80096c8:	3301      	adds	r3, #1
 80096ca:	68ba      	ldr	r2, [r7, #8]
 80096cc:	4413      	add	r3, r2
 80096ce:	2200      	movs	r2, #0
 80096d0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80096d2:	7dfb      	ldrb	r3, [r7, #23]
 80096d4:	3301      	adds	r3, #1
 80096d6:	75fb      	strb	r3, [r7, #23]
 80096d8:	7dfa      	ldrb	r2, [r7, #23]
 80096da:	79fb      	ldrb	r3, [r7, #7]
 80096dc:	429a      	cmp	r2, r3
 80096de:	d3d3      	bcc.n	8009688 <IntToUnicode+0x18>
  }
}
 80096e0:	bf00      	nop
 80096e2:	bf00      	nop
 80096e4:	371c      	adds	r7, #28
 80096e6:	46bd      	mov	sp, r7
 80096e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ec:	4770      	bx	lr
	...

080096f0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80096f0:	b580      	push	{r7, lr}
 80096f2:	b08a      	sub	sp, #40	; 0x28
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80096f8:	f107 0314 	add.w	r3, r7, #20
 80096fc:	2200      	movs	r2, #0
 80096fe:	601a      	str	r2, [r3, #0]
 8009700:	605a      	str	r2, [r3, #4]
 8009702:	609a      	str	r2, [r3, #8]
 8009704:	60da      	str	r2, [r3, #12]
 8009706:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009710:	d13a      	bne.n	8009788 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009712:	2300      	movs	r3, #0
 8009714:	613b      	str	r3, [r7, #16]
 8009716:	4b1e      	ldr	r3, [pc, #120]	; (8009790 <HAL_PCD_MspInit+0xa0>)
 8009718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800971a:	4a1d      	ldr	r2, [pc, #116]	; (8009790 <HAL_PCD_MspInit+0xa0>)
 800971c:	f043 0301 	orr.w	r3, r3, #1
 8009720:	6313      	str	r3, [r2, #48]	; 0x30
 8009722:	4b1b      	ldr	r3, [pc, #108]	; (8009790 <HAL_PCD_MspInit+0xa0>)
 8009724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009726:	f003 0301 	and.w	r3, r3, #1
 800972a:	613b      	str	r3, [r7, #16]
 800972c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800972e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8009732:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009734:	2302      	movs	r3, #2
 8009736:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009738:	2300      	movs	r3, #0
 800973a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800973c:	2303      	movs	r3, #3
 800973e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009740:	230a      	movs	r3, #10
 8009742:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009744:	f107 0314 	add.w	r3, r7, #20
 8009748:	4619      	mov	r1, r3
 800974a:	4812      	ldr	r0, [pc, #72]	; (8009794 <HAL_PCD_MspInit+0xa4>)
 800974c:	f7f8 fda6 	bl	800229c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009750:	4b0f      	ldr	r3, [pc, #60]	; (8009790 <HAL_PCD_MspInit+0xa0>)
 8009752:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009754:	4a0e      	ldr	r2, [pc, #56]	; (8009790 <HAL_PCD_MspInit+0xa0>)
 8009756:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800975a:	6353      	str	r3, [r2, #52]	; 0x34
 800975c:	2300      	movs	r3, #0
 800975e:	60fb      	str	r3, [r7, #12]
 8009760:	4b0b      	ldr	r3, [pc, #44]	; (8009790 <HAL_PCD_MspInit+0xa0>)
 8009762:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009764:	4a0a      	ldr	r2, [pc, #40]	; (8009790 <HAL_PCD_MspInit+0xa0>)
 8009766:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800976a:	6453      	str	r3, [r2, #68]	; 0x44
 800976c:	4b08      	ldr	r3, [pc, #32]	; (8009790 <HAL_PCD_MspInit+0xa0>)
 800976e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009770:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009774:	60fb      	str	r3, [r7, #12]
 8009776:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009778:	2200      	movs	r2, #0
 800977a:	2100      	movs	r1, #0
 800977c:	2043      	movs	r0, #67	; 0x43
 800977e:	f7f8 fd56 	bl	800222e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009782:	2043      	movs	r0, #67	; 0x43
 8009784:	f7f8 fd6f 	bl	8002266 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009788:	bf00      	nop
 800978a:	3728      	adds	r7, #40	; 0x28
 800978c:	46bd      	mov	sp, r7
 800978e:	bd80      	pop	{r7, pc}
 8009790:	40023800 	.word	0x40023800
 8009794:	40020000 	.word	0x40020000

08009798 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009798:	b580      	push	{r7, lr}
 800979a:	b082      	sub	sp, #8
 800979c:	af00      	add	r7, sp, #0
 800979e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80097ac:	4619      	mov	r1, r3
 80097ae:	4610      	mov	r0, r2
 80097b0:	f7fe fb59 	bl	8007e66 <USBD_LL_SetupStage>
}
 80097b4:	bf00      	nop
 80097b6:	3708      	adds	r7, #8
 80097b8:	46bd      	mov	sp, r7
 80097ba:	bd80      	pop	{r7, pc}

080097bc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80097bc:	b580      	push	{r7, lr}
 80097be:	b082      	sub	sp, #8
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	6078      	str	r0, [r7, #4]
 80097c4:	460b      	mov	r3, r1
 80097c6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 80097ce:	78fa      	ldrb	r2, [r7, #3]
 80097d0:	6879      	ldr	r1, [r7, #4]
 80097d2:	4613      	mov	r3, r2
 80097d4:	00db      	lsls	r3, r3, #3
 80097d6:	4413      	add	r3, r2
 80097d8:	009b      	lsls	r3, r3, #2
 80097da:	440b      	add	r3, r1
 80097dc:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80097e0:	681a      	ldr	r2, [r3, #0]
 80097e2:	78fb      	ldrb	r3, [r7, #3]
 80097e4:	4619      	mov	r1, r3
 80097e6:	f7fe fb93 	bl	8007f10 <USBD_LL_DataOutStage>
}
 80097ea:	bf00      	nop
 80097ec:	3708      	adds	r7, #8
 80097ee:	46bd      	mov	sp, r7
 80097f0:	bd80      	pop	{r7, pc}

080097f2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80097f2:	b580      	push	{r7, lr}
 80097f4:	b082      	sub	sp, #8
 80097f6:	af00      	add	r7, sp, #0
 80097f8:	6078      	str	r0, [r7, #4]
 80097fa:	460b      	mov	r3, r1
 80097fc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8009804:	78fa      	ldrb	r2, [r7, #3]
 8009806:	6879      	ldr	r1, [r7, #4]
 8009808:	4613      	mov	r3, r2
 800980a:	00db      	lsls	r3, r3, #3
 800980c:	4413      	add	r3, r2
 800980e:	009b      	lsls	r3, r3, #2
 8009810:	440b      	add	r3, r1
 8009812:	334c      	adds	r3, #76	; 0x4c
 8009814:	681a      	ldr	r2, [r3, #0]
 8009816:	78fb      	ldrb	r3, [r7, #3]
 8009818:	4619      	mov	r1, r3
 800981a:	f7fe fc2c 	bl	8008076 <USBD_LL_DataInStage>
}
 800981e:	bf00      	nop
 8009820:	3708      	adds	r7, #8
 8009822:	46bd      	mov	sp, r7
 8009824:	bd80      	pop	{r7, pc}

08009826 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009826:	b580      	push	{r7, lr}
 8009828:	b082      	sub	sp, #8
 800982a:	af00      	add	r7, sp, #0
 800982c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009834:	4618      	mov	r0, r3
 8009836:	f7fe fd60 	bl	80082fa <USBD_LL_SOF>
}
 800983a:	bf00      	nop
 800983c:	3708      	adds	r7, #8
 800983e:	46bd      	mov	sp, r7
 8009840:	bd80      	pop	{r7, pc}

08009842 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009842:	b580      	push	{r7, lr}
 8009844:	b084      	sub	sp, #16
 8009846:	af00      	add	r7, sp, #0
 8009848:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800984a:	2301      	movs	r3, #1
 800984c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	68db      	ldr	r3, [r3, #12]
 8009852:	2b02      	cmp	r3, #2
 8009854:	d001      	beq.n	800985a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8009856:	f7f7 fe4d 	bl	80014f4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009860:	7bfa      	ldrb	r2, [r7, #15]
 8009862:	4611      	mov	r1, r2
 8009864:	4618      	mov	r0, r3
 8009866:	f7fe fd0a 	bl	800827e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009870:	4618      	mov	r0, r3
 8009872:	f7fe fcb2 	bl	80081da <USBD_LL_Reset>
}
 8009876:	bf00      	nop
 8009878:	3710      	adds	r7, #16
 800987a:	46bd      	mov	sp, r7
 800987c:	bd80      	pop	{r7, pc}
	...

08009880 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009880:	b580      	push	{r7, lr}
 8009882:	b082      	sub	sp, #8
 8009884:	af00      	add	r7, sp, #0
 8009886:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800988e:	4618      	mov	r0, r3
 8009890:	f7fe fd05 	bl	800829e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	687a      	ldr	r2, [r7, #4]
 80098a0:	6812      	ldr	r2, [r2, #0]
 80098a2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80098a6:	f043 0301 	orr.w	r3, r3, #1
 80098aa:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	6a1b      	ldr	r3, [r3, #32]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d005      	beq.n	80098c0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80098b4:	4b04      	ldr	r3, [pc, #16]	; (80098c8 <HAL_PCD_SuspendCallback+0x48>)
 80098b6:	691b      	ldr	r3, [r3, #16]
 80098b8:	4a03      	ldr	r2, [pc, #12]	; (80098c8 <HAL_PCD_SuspendCallback+0x48>)
 80098ba:	f043 0306 	orr.w	r3, r3, #6
 80098be:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80098c0:	bf00      	nop
 80098c2:	3708      	adds	r7, #8
 80098c4:	46bd      	mov	sp, r7
 80098c6:	bd80      	pop	{r7, pc}
 80098c8:	e000ed00 	.word	0xe000ed00

080098cc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80098cc:	b580      	push	{r7, lr}
 80098ce:	b082      	sub	sp, #8
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80098da:	4618      	mov	r0, r3
 80098dc:	f7fe fcf5 	bl	80082ca <USBD_LL_Resume>
}
 80098e0:	bf00      	nop
 80098e2:	3708      	adds	r7, #8
 80098e4:	46bd      	mov	sp, r7
 80098e6:	bd80      	pop	{r7, pc}

080098e8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80098e8:	b580      	push	{r7, lr}
 80098ea:	b082      	sub	sp, #8
 80098ec:	af00      	add	r7, sp, #0
 80098ee:	6078      	str	r0, [r7, #4]
 80098f0:	460b      	mov	r3, r1
 80098f2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80098fa:	78fa      	ldrb	r2, [r7, #3]
 80098fc:	4611      	mov	r1, r2
 80098fe:	4618      	mov	r0, r3
 8009900:	f7fe fd4d 	bl	800839e <USBD_LL_IsoOUTIncomplete>
}
 8009904:	bf00      	nop
 8009906:	3708      	adds	r7, #8
 8009908:	46bd      	mov	sp, r7
 800990a:	bd80      	pop	{r7, pc}

0800990c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800990c:	b580      	push	{r7, lr}
 800990e:	b082      	sub	sp, #8
 8009910:	af00      	add	r7, sp, #0
 8009912:	6078      	str	r0, [r7, #4]
 8009914:	460b      	mov	r3, r1
 8009916:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800991e:	78fa      	ldrb	r2, [r7, #3]
 8009920:	4611      	mov	r1, r2
 8009922:	4618      	mov	r0, r3
 8009924:	f7fe fd09 	bl	800833a <USBD_LL_IsoINIncomplete>
}
 8009928:	bf00      	nop
 800992a:	3708      	adds	r7, #8
 800992c:	46bd      	mov	sp, r7
 800992e:	bd80      	pop	{r7, pc}

08009930 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009930:	b580      	push	{r7, lr}
 8009932:	b082      	sub	sp, #8
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800993e:	4618      	mov	r0, r3
 8009940:	f7fe fd5f 	bl	8008402 <USBD_LL_DevConnected>
}
 8009944:	bf00      	nop
 8009946:	3708      	adds	r7, #8
 8009948:	46bd      	mov	sp, r7
 800994a:	bd80      	pop	{r7, pc}

0800994c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800994c:	b580      	push	{r7, lr}
 800994e:	b082      	sub	sp, #8
 8009950:	af00      	add	r7, sp, #0
 8009952:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800995a:	4618      	mov	r0, r3
 800995c:	f7fe fd5c 	bl	8008418 <USBD_LL_DevDisconnected>
}
 8009960:	bf00      	nop
 8009962:	3708      	adds	r7, #8
 8009964:	46bd      	mov	sp, r7
 8009966:	bd80      	pop	{r7, pc}

08009968 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009968:	b580      	push	{r7, lr}
 800996a:	b082      	sub	sp, #8
 800996c:	af00      	add	r7, sp, #0
 800996e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	781b      	ldrb	r3, [r3, #0]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d13c      	bne.n	80099f2 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009978:	4a20      	ldr	r2, [pc, #128]	; (80099fc <USBD_LL_Init+0x94>)
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	4a1e      	ldr	r2, [pc, #120]	; (80099fc <USBD_LL_Init+0x94>)
 8009984:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009988:	4b1c      	ldr	r3, [pc, #112]	; (80099fc <USBD_LL_Init+0x94>)
 800998a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800998e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009990:	4b1a      	ldr	r3, [pc, #104]	; (80099fc <USBD_LL_Init+0x94>)
 8009992:	2204      	movs	r2, #4
 8009994:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009996:	4b19      	ldr	r3, [pc, #100]	; (80099fc <USBD_LL_Init+0x94>)
 8009998:	2202      	movs	r2, #2
 800999a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800999c:	4b17      	ldr	r3, [pc, #92]	; (80099fc <USBD_LL_Init+0x94>)
 800999e:	2200      	movs	r2, #0
 80099a0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80099a2:	4b16      	ldr	r3, [pc, #88]	; (80099fc <USBD_LL_Init+0x94>)
 80099a4:	2202      	movs	r2, #2
 80099a6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80099a8:	4b14      	ldr	r3, [pc, #80]	; (80099fc <USBD_LL_Init+0x94>)
 80099aa:	2200      	movs	r2, #0
 80099ac:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80099ae:	4b13      	ldr	r3, [pc, #76]	; (80099fc <USBD_LL_Init+0x94>)
 80099b0:	2200      	movs	r2, #0
 80099b2:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80099b4:	4b11      	ldr	r3, [pc, #68]	; (80099fc <USBD_LL_Init+0x94>)
 80099b6:	2200      	movs	r2, #0
 80099b8:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80099ba:	4b10      	ldr	r3, [pc, #64]	; (80099fc <USBD_LL_Init+0x94>)
 80099bc:	2200      	movs	r2, #0
 80099be:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80099c0:	4b0e      	ldr	r3, [pc, #56]	; (80099fc <USBD_LL_Init+0x94>)
 80099c2:	2200      	movs	r2, #0
 80099c4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80099c6:	480d      	ldr	r0, [pc, #52]	; (80099fc <USBD_LL_Init+0x94>)
 80099c8:	f7f8 fe05 	bl	80025d6 <HAL_PCD_Init>
 80099cc:	4603      	mov	r3, r0
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d001      	beq.n	80099d6 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80099d2:	f7f7 fd8f 	bl	80014f4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80099d6:	2180      	movs	r1, #128	; 0x80
 80099d8:	4808      	ldr	r0, [pc, #32]	; (80099fc <USBD_LL_Init+0x94>)
 80099da:	f7fa f85c 	bl	8003a96 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80099de:	2240      	movs	r2, #64	; 0x40
 80099e0:	2100      	movs	r1, #0
 80099e2:	4806      	ldr	r0, [pc, #24]	; (80099fc <USBD_LL_Init+0x94>)
 80099e4:	f7fa f810 	bl	8003a08 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80099e8:	2280      	movs	r2, #128	; 0x80
 80099ea:	2101      	movs	r1, #1
 80099ec:	4803      	ldr	r0, [pc, #12]	; (80099fc <USBD_LL_Init+0x94>)
 80099ee:	f7fa f80b 	bl	8003a08 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80099f2:	2300      	movs	r3, #0
}
 80099f4:	4618      	mov	r0, r3
 80099f6:	3708      	adds	r7, #8
 80099f8:	46bd      	mov	sp, r7
 80099fa:	bd80      	pop	{r7, pc}
 80099fc:	20001968 	.word	0x20001968

08009a00 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009a00:	b580      	push	{r7, lr}
 8009a02:	b084      	sub	sp, #16
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a08:	2300      	movs	r3, #0
 8009a0a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009a16:	4618      	mov	r0, r3
 8009a18:	f7f8 fefa 	bl	8002810 <HAL_PCD_Start>
 8009a1c:	4603      	mov	r3, r0
 8009a1e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009a20:	7bfb      	ldrb	r3, [r7, #15]
 8009a22:	4618      	mov	r0, r3
 8009a24:	f000 f942 	bl	8009cac <USBD_Get_USB_Status>
 8009a28:	4603      	mov	r3, r0
 8009a2a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009a2c:	7bbb      	ldrb	r3, [r7, #14]
}
 8009a2e:	4618      	mov	r0, r3
 8009a30:	3710      	adds	r7, #16
 8009a32:	46bd      	mov	sp, r7
 8009a34:	bd80      	pop	{r7, pc}

08009a36 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009a36:	b580      	push	{r7, lr}
 8009a38:	b084      	sub	sp, #16
 8009a3a:	af00      	add	r7, sp, #0
 8009a3c:	6078      	str	r0, [r7, #4]
 8009a3e:	4608      	mov	r0, r1
 8009a40:	4611      	mov	r1, r2
 8009a42:	461a      	mov	r2, r3
 8009a44:	4603      	mov	r3, r0
 8009a46:	70fb      	strb	r3, [r7, #3]
 8009a48:	460b      	mov	r3, r1
 8009a4a:	70bb      	strb	r3, [r7, #2]
 8009a4c:	4613      	mov	r3, r2
 8009a4e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a50:	2300      	movs	r3, #0
 8009a52:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a54:	2300      	movs	r3, #0
 8009a56:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8009a5e:	78bb      	ldrb	r3, [r7, #2]
 8009a60:	883a      	ldrh	r2, [r7, #0]
 8009a62:	78f9      	ldrb	r1, [r7, #3]
 8009a64:	f7f9 fbcb 	bl	80031fe <HAL_PCD_EP_Open>
 8009a68:	4603      	mov	r3, r0
 8009a6a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009a6c:	7bfb      	ldrb	r3, [r7, #15]
 8009a6e:	4618      	mov	r0, r3
 8009a70:	f000 f91c 	bl	8009cac <USBD_Get_USB_Status>
 8009a74:	4603      	mov	r3, r0
 8009a76:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009a78:	7bbb      	ldrb	r3, [r7, #14]
}
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	3710      	adds	r7, #16
 8009a7e:	46bd      	mov	sp, r7
 8009a80:	bd80      	pop	{r7, pc}

08009a82 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009a82:	b580      	push	{r7, lr}
 8009a84:	b084      	sub	sp, #16
 8009a86:	af00      	add	r7, sp, #0
 8009a88:	6078      	str	r0, [r7, #4]
 8009a8a:	460b      	mov	r3, r1
 8009a8c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a8e:	2300      	movs	r3, #0
 8009a90:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a92:	2300      	movs	r3, #0
 8009a94:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009a9c:	78fa      	ldrb	r2, [r7, #3]
 8009a9e:	4611      	mov	r1, r2
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	f7f9 fc14 	bl	80032ce <HAL_PCD_EP_Close>
 8009aa6:	4603      	mov	r3, r0
 8009aa8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009aaa:	7bfb      	ldrb	r3, [r7, #15]
 8009aac:	4618      	mov	r0, r3
 8009aae:	f000 f8fd 	bl	8009cac <USBD_Get_USB_Status>
 8009ab2:	4603      	mov	r3, r0
 8009ab4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009ab6:	7bbb      	ldrb	r3, [r7, #14]
}
 8009ab8:	4618      	mov	r0, r3
 8009aba:	3710      	adds	r7, #16
 8009abc:	46bd      	mov	sp, r7
 8009abe:	bd80      	pop	{r7, pc}

08009ac0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009ac0:	b580      	push	{r7, lr}
 8009ac2:	b084      	sub	sp, #16
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	6078      	str	r0, [r7, #4]
 8009ac8:	460b      	mov	r3, r1
 8009aca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009acc:	2300      	movs	r3, #0
 8009ace:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009ad0:	2300      	movs	r3, #0
 8009ad2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009ada:	78fa      	ldrb	r2, [r7, #3]
 8009adc:	4611      	mov	r1, r2
 8009ade:	4618      	mov	r0, r3
 8009ae0:	f7f9 fcec 	bl	80034bc <HAL_PCD_EP_SetStall>
 8009ae4:	4603      	mov	r3, r0
 8009ae6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ae8:	7bfb      	ldrb	r3, [r7, #15]
 8009aea:	4618      	mov	r0, r3
 8009aec:	f000 f8de 	bl	8009cac <USBD_Get_USB_Status>
 8009af0:	4603      	mov	r3, r0
 8009af2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009af4:	7bbb      	ldrb	r3, [r7, #14]
}
 8009af6:	4618      	mov	r0, r3
 8009af8:	3710      	adds	r7, #16
 8009afa:	46bd      	mov	sp, r7
 8009afc:	bd80      	pop	{r7, pc}

08009afe <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009afe:	b580      	push	{r7, lr}
 8009b00:	b084      	sub	sp, #16
 8009b02:	af00      	add	r7, sp, #0
 8009b04:	6078      	str	r0, [r7, #4]
 8009b06:	460b      	mov	r3, r1
 8009b08:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009b0e:	2300      	movs	r3, #0
 8009b10:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009b18:	78fa      	ldrb	r2, [r7, #3]
 8009b1a:	4611      	mov	r1, r2
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	f7f9 fd31 	bl	8003584 <HAL_PCD_EP_ClrStall>
 8009b22:	4603      	mov	r3, r0
 8009b24:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009b26:	7bfb      	ldrb	r3, [r7, #15]
 8009b28:	4618      	mov	r0, r3
 8009b2a:	f000 f8bf 	bl	8009cac <USBD_Get_USB_Status>
 8009b2e:	4603      	mov	r3, r0
 8009b30:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009b32:	7bbb      	ldrb	r3, [r7, #14]
}
 8009b34:	4618      	mov	r0, r3
 8009b36:	3710      	adds	r7, #16
 8009b38:	46bd      	mov	sp, r7
 8009b3a:	bd80      	pop	{r7, pc}

08009b3c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009b3c:	b480      	push	{r7}
 8009b3e:	b085      	sub	sp, #20
 8009b40:	af00      	add	r7, sp, #0
 8009b42:	6078      	str	r0, [r7, #4]
 8009b44:	460b      	mov	r3, r1
 8009b46:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009b4e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009b50:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	da0b      	bge.n	8009b70 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009b58:	78fb      	ldrb	r3, [r7, #3]
 8009b5a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009b5e:	68f9      	ldr	r1, [r7, #12]
 8009b60:	4613      	mov	r3, r2
 8009b62:	00db      	lsls	r3, r3, #3
 8009b64:	4413      	add	r3, r2
 8009b66:	009b      	lsls	r3, r3, #2
 8009b68:	440b      	add	r3, r1
 8009b6a:	333e      	adds	r3, #62	; 0x3e
 8009b6c:	781b      	ldrb	r3, [r3, #0]
 8009b6e:	e00b      	b.n	8009b88 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009b70:	78fb      	ldrb	r3, [r7, #3]
 8009b72:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009b76:	68f9      	ldr	r1, [r7, #12]
 8009b78:	4613      	mov	r3, r2
 8009b7a:	00db      	lsls	r3, r3, #3
 8009b7c:	4413      	add	r3, r2
 8009b7e:	009b      	lsls	r3, r3, #2
 8009b80:	440b      	add	r3, r1
 8009b82:	f203 237e 	addw	r3, r3, #638	; 0x27e
 8009b86:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009b88:	4618      	mov	r0, r3
 8009b8a:	3714      	adds	r7, #20
 8009b8c:	46bd      	mov	sp, r7
 8009b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b92:	4770      	bx	lr

08009b94 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b084      	sub	sp, #16
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
 8009b9c:	460b      	mov	r3, r1
 8009b9e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009bae:	78fa      	ldrb	r2, [r7, #3]
 8009bb0:	4611      	mov	r1, r2
 8009bb2:	4618      	mov	r0, r3
 8009bb4:	f7f9 fafe 	bl	80031b4 <HAL_PCD_SetAddress>
 8009bb8:	4603      	mov	r3, r0
 8009bba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009bbc:	7bfb      	ldrb	r3, [r7, #15]
 8009bbe:	4618      	mov	r0, r3
 8009bc0:	f000 f874 	bl	8009cac <USBD_Get_USB_Status>
 8009bc4:	4603      	mov	r3, r0
 8009bc6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009bc8:	7bbb      	ldrb	r3, [r7, #14]
}
 8009bca:	4618      	mov	r0, r3
 8009bcc:	3710      	adds	r7, #16
 8009bce:	46bd      	mov	sp, r7
 8009bd0:	bd80      	pop	{r7, pc}

08009bd2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009bd2:	b580      	push	{r7, lr}
 8009bd4:	b086      	sub	sp, #24
 8009bd6:	af00      	add	r7, sp, #0
 8009bd8:	60f8      	str	r0, [r7, #12]
 8009bda:	607a      	str	r2, [r7, #4]
 8009bdc:	603b      	str	r3, [r7, #0]
 8009bde:	460b      	mov	r3, r1
 8009be0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009be2:	2300      	movs	r3, #0
 8009be4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009be6:	2300      	movs	r3, #0
 8009be8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8009bf0:	7af9      	ldrb	r1, [r7, #11]
 8009bf2:	683b      	ldr	r3, [r7, #0]
 8009bf4:	687a      	ldr	r2, [r7, #4]
 8009bf6:	f7f9 fc17 	bl	8003428 <HAL_PCD_EP_Transmit>
 8009bfa:	4603      	mov	r3, r0
 8009bfc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009bfe:	7dfb      	ldrb	r3, [r7, #23]
 8009c00:	4618      	mov	r0, r3
 8009c02:	f000 f853 	bl	8009cac <USBD_Get_USB_Status>
 8009c06:	4603      	mov	r3, r0
 8009c08:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009c0a:	7dbb      	ldrb	r3, [r7, #22]
}
 8009c0c:	4618      	mov	r0, r3
 8009c0e:	3718      	adds	r7, #24
 8009c10:	46bd      	mov	sp, r7
 8009c12:	bd80      	pop	{r7, pc}

08009c14 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009c14:	b580      	push	{r7, lr}
 8009c16:	b086      	sub	sp, #24
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	60f8      	str	r0, [r7, #12]
 8009c1c:	607a      	str	r2, [r7, #4]
 8009c1e:	603b      	str	r3, [r7, #0]
 8009c20:	460b      	mov	r3, r1
 8009c22:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009c24:	2300      	movs	r3, #0
 8009c26:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009c28:	2300      	movs	r3, #0
 8009c2a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8009c32:	7af9      	ldrb	r1, [r7, #11]
 8009c34:	683b      	ldr	r3, [r7, #0]
 8009c36:	687a      	ldr	r2, [r7, #4]
 8009c38:	f7f9 fb93 	bl	8003362 <HAL_PCD_EP_Receive>
 8009c3c:	4603      	mov	r3, r0
 8009c3e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009c40:	7dfb      	ldrb	r3, [r7, #23]
 8009c42:	4618      	mov	r0, r3
 8009c44:	f000 f832 	bl	8009cac <USBD_Get_USB_Status>
 8009c48:	4603      	mov	r3, r0
 8009c4a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009c4c:	7dbb      	ldrb	r3, [r7, #22]
}
 8009c4e:	4618      	mov	r0, r3
 8009c50:	3718      	adds	r7, #24
 8009c52:	46bd      	mov	sp, r7
 8009c54:	bd80      	pop	{r7, pc}

08009c56 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009c56:	b580      	push	{r7, lr}
 8009c58:	b082      	sub	sp, #8
 8009c5a:	af00      	add	r7, sp, #0
 8009c5c:	6078      	str	r0, [r7, #4]
 8009c5e:	460b      	mov	r3, r1
 8009c60:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009c68:	78fa      	ldrb	r2, [r7, #3]
 8009c6a:	4611      	mov	r1, r2
 8009c6c:	4618      	mov	r0, r3
 8009c6e:	f7f9 fbc3 	bl	80033f8 <HAL_PCD_EP_GetRxCount>
 8009c72:	4603      	mov	r3, r0
}
 8009c74:	4618      	mov	r0, r3
 8009c76:	3708      	adds	r7, #8
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	bd80      	pop	{r7, pc}

08009c7c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009c7c:	b480      	push	{r7}
 8009c7e:	b083      	sub	sp, #12
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009c84:	4b03      	ldr	r3, [pc, #12]	; (8009c94 <USBD_static_malloc+0x18>)
}
 8009c86:	4618      	mov	r0, r3
 8009c88:	370c      	adds	r7, #12
 8009c8a:	46bd      	mov	sp, r7
 8009c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c90:	4770      	bx	lr
 8009c92:	bf00      	nop
 8009c94:	20001e74 	.word	0x20001e74

08009c98 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009c98:	b480      	push	{r7}
 8009c9a:	b083      	sub	sp, #12
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	6078      	str	r0, [r7, #4]

}
 8009ca0:	bf00      	nop
 8009ca2:	370c      	adds	r7, #12
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009caa:	4770      	bx	lr

08009cac <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009cac:	b480      	push	{r7}
 8009cae:	b085      	sub	sp, #20
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	4603      	mov	r3, r0
 8009cb4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009cb6:	2300      	movs	r3, #0
 8009cb8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009cba:	79fb      	ldrb	r3, [r7, #7]
 8009cbc:	2b03      	cmp	r3, #3
 8009cbe:	d817      	bhi.n	8009cf0 <USBD_Get_USB_Status+0x44>
 8009cc0:	a201      	add	r2, pc, #4	; (adr r2, 8009cc8 <USBD_Get_USB_Status+0x1c>)
 8009cc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cc6:	bf00      	nop
 8009cc8:	08009cd9 	.word	0x08009cd9
 8009ccc:	08009cdf 	.word	0x08009cdf
 8009cd0:	08009ce5 	.word	0x08009ce5
 8009cd4:	08009ceb 	.word	0x08009ceb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009cd8:	2300      	movs	r3, #0
 8009cda:	73fb      	strb	r3, [r7, #15]
    break;
 8009cdc:	e00b      	b.n	8009cf6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009cde:	2303      	movs	r3, #3
 8009ce0:	73fb      	strb	r3, [r7, #15]
    break;
 8009ce2:	e008      	b.n	8009cf6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009ce4:	2301      	movs	r3, #1
 8009ce6:	73fb      	strb	r3, [r7, #15]
    break;
 8009ce8:	e005      	b.n	8009cf6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009cea:	2303      	movs	r3, #3
 8009cec:	73fb      	strb	r3, [r7, #15]
    break;
 8009cee:	e002      	b.n	8009cf6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009cf0:	2303      	movs	r3, #3
 8009cf2:	73fb      	strb	r3, [r7, #15]
    break;
 8009cf4:	bf00      	nop
  }
  return usb_status;
 8009cf6:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cf8:	4618      	mov	r0, r3
 8009cfa:	3714      	adds	r7, #20
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d02:	4770      	bx	lr

08009d04 <__errno>:
 8009d04:	4b01      	ldr	r3, [pc, #4]	; (8009d0c <__errno+0x8>)
 8009d06:	6818      	ldr	r0, [r3, #0]
 8009d08:	4770      	bx	lr
 8009d0a:	bf00      	nop
 8009d0c:	200000fc 	.word	0x200000fc

08009d10 <__libc_init_array>:
 8009d10:	b570      	push	{r4, r5, r6, lr}
 8009d12:	4d0d      	ldr	r5, [pc, #52]	; (8009d48 <__libc_init_array+0x38>)
 8009d14:	4c0d      	ldr	r4, [pc, #52]	; (8009d4c <__libc_init_array+0x3c>)
 8009d16:	1b64      	subs	r4, r4, r5
 8009d18:	10a4      	asrs	r4, r4, #2
 8009d1a:	2600      	movs	r6, #0
 8009d1c:	42a6      	cmp	r6, r4
 8009d1e:	d109      	bne.n	8009d34 <__libc_init_array+0x24>
 8009d20:	4d0b      	ldr	r5, [pc, #44]	; (8009d50 <__libc_init_array+0x40>)
 8009d22:	4c0c      	ldr	r4, [pc, #48]	; (8009d54 <__libc_init_array+0x44>)
 8009d24:	f002 ff02 	bl	800cb2c <_init>
 8009d28:	1b64      	subs	r4, r4, r5
 8009d2a:	10a4      	asrs	r4, r4, #2
 8009d2c:	2600      	movs	r6, #0
 8009d2e:	42a6      	cmp	r6, r4
 8009d30:	d105      	bne.n	8009d3e <__libc_init_array+0x2e>
 8009d32:	bd70      	pop	{r4, r5, r6, pc}
 8009d34:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d38:	4798      	blx	r3
 8009d3a:	3601      	adds	r6, #1
 8009d3c:	e7ee      	b.n	8009d1c <__libc_init_array+0xc>
 8009d3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d42:	4798      	blx	r3
 8009d44:	3601      	adds	r6, #1
 8009d46:	e7f2      	b.n	8009d2e <__libc_init_array+0x1e>
 8009d48:	0800cfb4 	.word	0x0800cfb4
 8009d4c:	0800cfb4 	.word	0x0800cfb4
 8009d50:	0800cfb4 	.word	0x0800cfb4
 8009d54:	0800cfb8 	.word	0x0800cfb8

08009d58 <memcpy>:
 8009d58:	440a      	add	r2, r1
 8009d5a:	4291      	cmp	r1, r2
 8009d5c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8009d60:	d100      	bne.n	8009d64 <memcpy+0xc>
 8009d62:	4770      	bx	lr
 8009d64:	b510      	push	{r4, lr}
 8009d66:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009d6a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009d6e:	4291      	cmp	r1, r2
 8009d70:	d1f9      	bne.n	8009d66 <memcpy+0xe>
 8009d72:	bd10      	pop	{r4, pc}

08009d74 <memset>:
 8009d74:	4402      	add	r2, r0
 8009d76:	4603      	mov	r3, r0
 8009d78:	4293      	cmp	r3, r2
 8009d7a:	d100      	bne.n	8009d7e <memset+0xa>
 8009d7c:	4770      	bx	lr
 8009d7e:	f803 1b01 	strb.w	r1, [r3], #1
 8009d82:	e7f9      	b.n	8009d78 <memset+0x4>

08009d84 <__cvt>:
 8009d84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009d88:	ec55 4b10 	vmov	r4, r5, d0
 8009d8c:	2d00      	cmp	r5, #0
 8009d8e:	460e      	mov	r6, r1
 8009d90:	4619      	mov	r1, r3
 8009d92:	462b      	mov	r3, r5
 8009d94:	bfbb      	ittet	lt
 8009d96:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009d9a:	461d      	movlt	r5, r3
 8009d9c:	2300      	movge	r3, #0
 8009d9e:	232d      	movlt	r3, #45	; 0x2d
 8009da0:	700b      	strb	r3, [r1, #0]
 8009da2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009da4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009da8:	4691      	mov	r9, r2
 8009daa:	f023 0820 	bic.w	r8, r3, #32
 8009dae:	bfbc      	itt	lt
 8009db0:	4622      	movlt	r2, r4
 8009db2:	4614      	movlt	r4, r2
 8009db4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009db8:	d005      	beq.n	8009dc6 <__cvt+0x42>
 8009dba:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009dbe:	d100      	bne.n	8009dc2 <__cvt+0x3e>
 8009dc0:	3601      	adds	r6, #1
 8009dc2:	2102      	movs	r1, #2
 8009dc4:	e000      	b.n	8009dc8 <__cvt+0x44>
 8009dc6:	2103      	movs	r1, #3
 8009dc8:	ab03      	add	r3, sp, #12
 8009dca:	9301      	str	r3, [sp, #4]
 8009dcc:	ab02      	add	r3, sp, #8
 8009dce:	9300      	str	r3, [sp, #0]
 8009dd0:	ec45 4b10 	vmov	d0, r4, r5
 8009dd4:	4653      	mov	r3, sl
 8009dd6:	4632      	mov	r2, r6
 8009dd8:	f000 fcea 	bl	800a7b0 <_dtoa_r>
 8009ddc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009de0:	4607      	mov	r7, r0
 8009de2:	d102      	bne.n	8009dea <__cvt+0x66>
 8009de4:	f019 0f01 	tst.w	r9, #1
 8009de8:	d022      	beq.n	8009e30 <__cvt+0xac>
 8009dea:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009dee:	eb07 0906 	add.w	r9, r7, r6
 8009df2:	d110      	bne.n	8009e16 <__cvt+0x92>
 8009df4:	783b      	ldrb	r3, [r7, #0]
 8009df6:	2b30      	cmp	r3, #48	; 0x30
 8009df8:	d10a      	bne.n	8009e10 <__cvt+0x8c>
 8009dfa:	2200      	movs	r2, #0
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	4620      	mov	r0, r4
 8009e00:	4629      	mov	r1, r5
 8009e02:	f7f6 fe69 	bl	8000ad8 <__aeabi_dcmpeq>
 8009e06:	b918      	cbnz	r0, 8009e10 <__cvt+0x8c>
 8009e08:	f1c6 0601 	rsb	r6, r6, #1
 8009e0c:	f8ca 6000 	str.w	r6, [sl]
 8009e10:	f8da 3000 	ldr.w	r3, [sl]
 8009e14:	4499      	add	r9, r3
 8009e16:	2200      	movs	r2, #0
 8009e18:	2300      	movs	r3, #0
 8009e1a:	4620      	mov	r0, r4
 8009e1c:	4629      	mov	r1, r5
 8009e1e:	f7f6 fe5b 	bl	8000ad8 <__aeabi_dcmpeq>
 8009e22:	b108      	cbz	r0, 8009e28 <__cvt+0xa4>
 8009e24:	f8cd 900c 	str.w	r9, [sp, #12]
 8009e28:	2230      	movs	r2, #48	; 0x30
 8009e2a:	9b03      	ldr	r3, [sp, #12]
 8009e2c:	454b      	cmp	r3, r9
 8009e2e:	d307      	bcc.n	8009e40 <__cvt+0xbc>
 8009e30:	9b03      	ldr	r3, [sp, #12]
 8009e32:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009e34:	1bdb      	subs	r3, r3, r7
 8009e36:	4638      	mov	r0, r7
 8009e38:	6013      	str	r3, [r2, #0]
 8009e3a:	b004      	add	sp, #16
 8009e3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e40:	1c59      	adds	r1, r3, #1
 8009e42:	9103      	str	r1, [sp, #12]
 8009e44:	701a      	strb	r2, [r3, #0]
 8009e46:	e7f0      	b.n	8009e2a <__cvt+0xa6>

08009e48 <__exponent>:
 8009e48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009e4a:	4603      	mov	r3, r0
 8009e4c:	2900      	cmp	r1, #0
 8009e4e:	bfb8      	it	lt
 8009e50:	4249      	neglt	r1, r1
 8009e52:	f803 2b02 	strb.w	r2, [r3], #2
 8009e56:	bfb4      	ite	lt
 8009e58:	222d      	movlt	r2, #45	; 0x2d
 8009e5a:	222b      	movge	r2, #43	; 0x2b
 8009e5c:	2909      	cmp	r1, #9
 8009e5e:	7042      	strb	r2, [r0, #1]
 8009e60:	dd2a      	ble.n	8009eb8 <__exponent+0x70>
 8009e62:	f10d 0407 	add.w	r4, sp, #7
 8009e66:	46a4      	mov	ip, r4
 8009e68:	270a      	movs	r7, #10
 8009e6a:	46a6      	mov	lr, r4
 8009e6c:	460a      	mov	r2, r1
 8009e6e:	fb91 f6f7 	sdiv	r6, r1, r7
 8009e72:	fb07 1516 	mls	r5, r7, r6, r1
 8009e76:	3530      	adds	r5, #48	; 0x30
 8009e78:	2a63      	cmp	r2, #99	; 0x63
 8009e7a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8009e7e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009e82:	4631      	mov	r1, r6
 8009e84:	dcf1      	bgt.n	8009e6a <__exponent+0x22>
 8009e86:	3130      	adds	r1, #48	; 0x30
 8009e88:	f1ae 0502 	sub.w	r5, lr, #2
 8009e8c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009e90:	1c44      	adds	r4, r0, #1
 8009e92:	4629      	mov	r1, r5
 8009e94:	4561      	cmp	r1, ip
 8009e96:	d30a      	bcc.n	8009eae <__exponent+0x66>
 8009e98:	f10d 0209 	add.w	r2, sp, #9
 8009e9c:	eba2 020e 	sub.w	r2, r2, lr
 8009ea0:	4565      	cmp	r5, ip
 8009ea2:	bf88      	it	hi
 8009ea4:	2200      	movhi	r2, #0
 8009ea6:	4413      	add	r3, r2
 8009ea8:	1a18      	subs	r0, r3, r0
 8009eaa:	b003      	add	sp, #12
 8009eac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009eae:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009eb2:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009eb6:	e7ed      	b.n	8009e94 <__exponent+0x4c>
 8009eb8:	2330      	movs	r3, #48	; 0x30
 8009eba:	3130      	adds	r1, #48	; 0x30
 8009ebc:	7083      	strb	r3, [r0, #2]
 8009ebe:	70c1      	strb	r1, [r0, #3]
 8009ec0:	1d03      	adds	r3, r0, #4
 8009ec2:	e7f1      	b.n	8009ea8 <__exponent+0x60>

08009ec4 <_printf_float>:
 8009ec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ec8:	ed2d 8b02 	vpush	{d8}
 8009ecc:	b08d      	sub	sp, #52	; 0x34
 8009ece:	460c      	mov	r4, r1
 8009ed0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009ed4:	4616      	mov	r6, r2
 8009ed6:	461f      	mov	r7, r3
 8009ed8:	4605      	mov	r5, r0
 8009eda:	f001 fa57 	bl	800b38c <_localeconv_r>
 8009ede:	f8d0 a000 	ldr.w	sl, [r0]
 8009ee2:	4650      	mov	r0, sl
 8009ee4:	f7f6 f97c 	bl	80001e0 <strlen>
 8009ee8:	2300      	movs	r3, #0
 8009eea:	930a      	str	r3, [sp, #40]	; 0x28
 8009eec:	6823      	ldr	r3, [r4, #0]
 8009eee:	9305      	str	r3, [sp, #20]
 8009ef0:	f8d8 3000 	ldr.w	r3, [r8]
 8009ef4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009ef8:	3307      	adds	r3, #7
 8009efa:	f023 0307 	bic.w	r3, r3, #7
 8009efe:	f103 0208 	add.w	r2, r3, #8
 8009f02:	f8c8 2000 	str.w	r2, [r8]
 8009f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f0a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009f0e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009f12:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009f16:	9307      	str	r3, [sp, #28]
 8009f18:	f8cd 8018 	str.w	r8, [sp, #24]
 8009f1c:	ee08 0a10 	vmov	s16, r0
 8009f20:	4b9f      	ldr	r3, [pc, #636]	; (800a1a0 <_printf_float+0x2dc>)
 8009f22:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009f26:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009f2a:	f7f6 fe07 	bl	8000b3c <__aeabi_dcmpun>
 8009f2e:	bb88      	cbnz	r0, 8009f94 <_printf_float+0xd0>
 8009f30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009f34:	4b9a      	ldr	r3, [pc, #616]	; (800a1a0 <_printf_float+0x2dc>)
 8009f36:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009f3a:	f7f6 fde1 	bl	8000b00 <__aeabi_dcmple>
 8009f3e:	bb48      	cbnz	r0, 8009f94 <_printf_float+0xd0>
 8009f40:	2200      	movs	r2, #0
 8009f42:	2300      	movs	r3, #0
 8009f44:	4640      	mov	r0, r8
 8009f46:	4649      	mov	r1, r9
 8009f48:	f7f6 fdd0 	bl	8000aec <__aeabi_dcmplt>
 8009f4c:	b110      	cbz	r0, 8009f54 <_printf_float+0x90>
 8009f4e:	232d      	movs	r3, #45	; 0x2d
 8009f50:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009f54:	4b93      	ldr	r3, [pc, #588]	; (800a1a4 <_printf_float+0x2e0>)
 8009f56:	4894      	ldr	r0, [pc, #592]	; (800a1a8 <_printf_float+0x2e4>)
 8009f58:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009f5c:	bf94      	ite	ls
 8009f5e:	4698      	movls	r8, r3
 8009f60:	4680      	movhi	r8, r0
 8009f62:	2303      	movs	r3, #3
 8009f64:	6123      	str	r3, [r4, #16]
 8009f66:	9b05      	ldr	r3, [sp, #20]
 8009f68:	f023 0204 	bic.w	r2, r3, #4
 8009f6c:	6022      	str	r2, [r4, #0]
 8009f6e:	f04f 0900 	mov.w	r9, #0
 8009f72:	9700      	str	r7, [sp, #0]
 8009f74:	4633      	mov	r3, r6
 8009f76:	aa0b      	add	r2, sp, #44	; 0x2c
 8009f78:	4621      	mov	r1, r4
 8009f7a:	4628      	mov	r0, r5
 8009f7c:	f000 f9d8 	bl	800a330 <_printf_common>
 8009f80:	3001      	adds	r0, #1
 8009f82:	f040 8090 	bne.w	800a0a6 <_printf_float+0x1e2>
 8009f86:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009f8a:	b00d      	add	sp, #52	; 0x34
 8009f8c:	ecbd 8b02 	vpop	{d8}
 8009f90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f94:	4642      	mov	r2, r8
 8009f96:	464b      	mov	r3, r9
 8009f98:	4640      	mov	r0, r8
 8009f9a:	4649      	mov	r1, r9
 8009f9c:	f7f6 fdce 	bl	8000b3c <__aeabi_dcmpun>
 8009fa0:	b140      	cbz	r0, 8009fb4 <_printf_float+0xf0>
 8009fa2:	464b      	mov	r3, r9
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	bfbc      	itt	lt
 8009fa8:	232d      	movlt	r3, #45	; 0x2d
 8009faa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009fae:	487f      	ldr	r0, [pc, #508]	; (800a1ac <_printf_float+0x2e8>)
 8009fb0:	4b7f      	ldr	r3, [pc, #508]	; (800a1b0 <_printf_float+0x2ec>)
 8009fb2:	e7d1      	b.n	8009f58 <_printf_float+0x94>
 8009fb4:	6863      	ldr	r3, [r4, #4]
 8009fb6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009fba:	9206      	str	r2, [sp, #24]
 8009fbc:	1c5a      	adds	r2, r3, #1
 8009fbe:	d13f      	bne.n	800a040 <_printf_float+0x17c>
 8009fc0:	2306      	movs	r3, #6
 8009fc2:	6063      	str	r3, [r4, #4]
 8009fc4:	9b05      	ldr	r3, [sp, #20]
 8009fc6:	6861      	ldr	r1, [r4, #4]
 8009fc8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009fcc:	2300      	movs	r3, #0
 8009fce:	9303      	str	r3, [sp, #12]
 8009fd0:	ab0a      	add	r3, sp, #40	; 0x28
 8009fd2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009fd6:	ab09      	add	r3, sp, #36	; 0x24
 8009fd8:	ec49 8b10 	vmov	d0, r8, r9
 8009fdc:	9300      	str	r3, [sp, #0]
 8009fde:	6022      	str	r2, [r4, #0]
 8009fe0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009fe4:	4628      	mov	r0, r5
 8009fe6:	f7ff fecd 	bl	8009d84 <__cvt>
 8009fea:	9b06      	ldr	r3, [sp, #24]
 8009fec:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009fee:	2b47      	cmp	r3, #71	; 0x47
 8009ff0:	4680      	mov	r8, r0
 8009ff2:	d108      	bne.n	800a006 <_printf_float+0x142>
 8009ff4:	1cc8      	adds	r0, r1, #3
 8009ff6:	db02      	blt.n	8009ffe <_printf_float+0x13a>
 8009ff8:	6863      	ldr	r3, [r4, #4]
 8009ffa:	4299      	cmp	r1, r3
 8009ffc:	dd41      	ble.n	800a082 <_printf_float+0x1be>
 8009ffe:	f1ab 0b02 	sub.w	fp, fp, #2
 800a002:	fa5f fb8b 	uxtb.w	fp, fp
 800a006:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a00a:	d820      	bhi.n	800a04e <_printf_float+0x18a>
 800a00c:	3901      	subs	r1, #1
 800a00e:	465a      	mov	r2, fp
 800a010:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a014:	9109      	str	r1, [sp, #36]	; 0x24
 800a016:	f7ff ff17 	bl	8009e48 <__exponent>
 800a01a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a01c:	1813      	adds	r3, r2, r0
 800a01e:	2a01      	cmp	r2, #1
 800a020:	4681      	mov	r9, r0
 800a022:	6123      	str	r3, [r4, #16]
 800a024:	dc02      	bgt.n	800a02c <_printf_float+0x168>
 800a026:	6822      	ldr	r2, [r4, #0]
 800a028:	07d2      	lsls	r2, r2, #31
 800a02a:	d501      	bpl.n	800a030 <_printf_float+0x16c>
 800a02c:	3301      	adds	r3, #1
 800a02e:	6123      	str	r3, [r4, #16]
 800a030:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a034:	2b00      	cmp	r3, #0
 800a036:	d09c      	beq.n	8009f72 <_printf_float+0xae>
 800a038:	232d      	movs	r3, #45	; 0x2d
 800a03a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a03e:	e798      	b.n	8009f72 <_printf_float+0xae>
 800a040:	9a06      	ldr	r2, [sp, #24]
 800a042:	2a47      	cmp	r2, #71	; 0x47
 800a044:	d1be      	bne.n	8009fc4 <_printf_float+0x100>
 800a046:	2b00      	cmp	r3, #0
 800a048:	d1bc      	bne.n	8009fc4 <_printf_float+0x100>
 800a04a:	2301      	movs	r3, #1
 800a04c:	e7b9      	b.n	8009fc2 <_printf_float+0xfe>
 800a04e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a052:	d118      	bne.n	800a086 <_printf_float+0x1c2>
 800a054:	2900      	cmp	r1, #0
 800a056:	6863      	ldr	r3, [r4, #4]
 800a058:	dd0b      	ble.n	800a072 <_printf_float+0x1ae>
 800a05a:	6121      	str	r1, [r4, #16]
 800a05c:	b913      	cbnz	r3, 800a064 <_printf_float+0x1a0>
 800a05e:	6822      	ldr	r2, [r4, #0]
 800a060:	07d0      	lsls	r0, r2, #31
 800a062:	d502      	bpl.n	800a06a <_printf_float+0x1a6>
 800a064:	3301      	adds	r3, #1
 800a066:	440b      	add	r3, r1
 800a068:	6123      	str	r3, [r4, #16]
 800a06a:	65a1      	str	r1, [r4, #88]	; 0x58
 800a06c:	f04f 0900 	mov.w	r9, #0
 800a070:	e7de      	b.n	800a030 <_printf_float+0x16c>
 800a072:	b913      	cbnz	r3, 800a07a <_printf_float+0x1b6>
 800a074:	6822      	ldr	r2, [r4, #0]
 800a076:	07d2      	lsls	r2, r2, #31
 800a078:	d501      	bpl.n	800a07e <_printf_float+0x1ba>
 800a07a:	3302      	adds	r3, #2
 800a07c:	e7f4      	b.n	800a068 <_printf_float+0x1a4>
 800a07e:	2301      	movs	r3, #1
 800a080:	e7f2      	b.n	800a068 <_printf_float+0x1a4>
 800a082:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a086:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a088:	4299      	cmp	r1, r3
 800a08a:	db05      	blt.n	800a098 <_printf_float+0x1d4>
 800a08c:	6823      	ldr	r3, [r4, #0]
 800a08e:	6121      	str	r1, [r4, #16]
 800a090:	07d8      	lsls	r0, r3, #31
 800a092:	d5ea      	bpl.n	800a06a <_printf_float+0x1a6>
 800a094:	1c4b      	adds	r3, r1, #1
 800a096:	e7e7      	b.n	800a068 <_printf_float+0x1a4>
 800a098:	2900      	cmp	r1, #0
 800a09a:	bfd4      	ite	le
 800a09c:	f1c1 0202 	rsble	r2, r1, #2
 800a0a0:	2201      	movgt	r2, #1
 800a0a2:	4413      	add	r3, r2
 800a0a4:	e7e0      	b.n	800a068 <_printf_float+0x1a4>
 800a0a6:	6823      	ldr	r3, [r4, #0]
 800a0a8:	055a      	lsls	r2, r3, #21
 800a0aa:	d407      	bmi.n	800a0bc <_printf_float+0x1f8>
 800a0ac:	6923      	ldr	r3, [r4, #16]
 800a0ae:	4642      	mov	r2, r8
 800a0b0:	4631      	mov	r1, r6
 800a0b2:	4628      	mov	r0, r5
 800a0b4:	47b8      	blx	r7
 800a0b6:	3001      	adds	r0, #1
 800a0b8:	d12c      	bne.n	800a114 <_printf_float+0x250>
 800a0ba:	e764      	b.n	8009f86 <_printf_float+0xc2>
 800a0bc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a0c0:	f240 80e0 	bls.w	800a284 <_printf_float+0x3c0>
 800a0c4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a0c8:	2200      	movs	r2, #0
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	f7f6 fd04 	bl	8000ad8 <__aeabi_dcmpeq>
 800a0d0:	2800      	cmp	r0, #0
 800a0d2:	d034      	beq.n	800a13e <_printf_float+0x27a>
 800a0d4:	4a37      	ldr	r2, [pc, #220]	; (800a1b4 <_printf_float+0x2f0>)
 800a0d6:	2301      	movs	r3, #1
 800a0d8:	4631      	mov	r1, r6
 800a0da:	4628      	mov	r0, r5
 800a0dc:	47b8      	blx	r7
 800a0de:	3001      	adds	r0, #1
 800a0e0:	f43f af51 	beq.w	8009f86 <_printf_float+0xc2>
 800a0e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a0e8:	429a      	cmp	r2, r3
 800a0ea:	db02      	blt.n	800a0f2 <_printf_float+0x22e>
 800a0ec:	6823      	ldr	r3, [r4, #0]
 800a0ee:	07d8      	lsls	r0, r3, #31
 800a0f0:	d510      	bpl.n	800a114 <_printf_float+0x250>
 800a0f2:	ee18 3a10 	vmov	r3, s16
 800a0f6:	4652      	mov	r2, sl
 800a0f8:	4631      	mov	r1, r6
 800a0fa:	4628      	mov	r0, r5
 800a0fc:	47b8      	blx	r7
 800a0fe:	3001      	adds	r0, #1
 800a100:	f43f af41 	beq.w	8009f86 <_printf_float+0xc2>
 800a104:	f04f 0800 	mov.w	r8, #0
 800a108:	f104 091a 	add.w	r9, r4, #26
 800a10c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a10e:	3b01      	subs	r3, #1
 800a110:	4543      	cmp	r3, r8
 800a112:	dc09      	bgt.n	800a128 <_printf_float+0x264>
 800a114:	6823      	ldr	r3, [r4, #0]
 800a116:	079b      	lsls	r3, r3, #30
 800a118:	f100 8105 	bmi.w	800a326 <_printf_float+0x462>
 800a11c:	68e0      	ldr	r0, [r4, #12]
 800a11e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a120:	4298      	cmp	r0, r3
 800a122:	bfb8      	it	lt
 800a124:	4618      	movlt	r0, r3
 800a126:	e730      	b.n	8009f8a <_printf_float+0xc6>
 800a128:	2301      	movs	r3, #1
 800a12a:	464a      	mov	r2, r9
 800a12c:	4631      	mov	r1, r6
 800a12e:	4628      	mov	r0, r5
 800a130:	47b8      	blx	r7
 800a132:	3001      	adds	r0, #1
 800a134:	f43f af27 	beq.w	8009f86 <_printf_float+0xc2>
 800a138:	f108 0801 	add.w	r8, r8, #1
 800a13c:	e7e6      	b.n	800a10c <_printf_float+0x248>
 800a13e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a140:	2b00      	cmp	r3, #0
 800a142:	dc39      	bgt.n	800a1b8 <_printf_float+0x2f4>
 800a144:	4a1b      	ldr	r2, [pc, #108]	; (800a1b4 <_printf_float+0x2f0>)
 800a146:	2301      	movs	r3, #1
 800a148:	4631      	mov	r1, r6
 800a14a:	4628      	mov	r0, r5
 800a14c:	47b8      	blx	r7
 800a14e:	3001      	adds	r0, #1
 800a150:	f43f af19 	beq.w	8009f86 <_printf_float+0xc2>
 800a154:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a158:	4313      	orrs	r3, r2
 800a15a:	d102      	bne.n	800a162 <_printf_float+0x29e>
 800a15c:	6823      	ldr	r3, [r4, #0]
 800a15e:	07d9      	lsls	r1, r3, #31
 800a160:	d5d8      	bpl.n	800a114 <_printf_float+0x250>
 800a162:	ee18 3a10 	vmov	r3, s16
 800a166:	4652      	mov	r2, sl
 800a168:	4631      	mov	r1, r6
 800a16a:	4628      	mov	r0, r5
 800a16c:	47b8      	blx	r7
 800a16e:	3001      	adds	r0, #1
 800a170:	f43f af09 	beq.w	8009f86 <_printf_float+0xc2>
 800a174:	f04f 0900 	mov.w	r9, #0
 800a178:	f104 0a1a 	add.w	sl, r4, #26
 800a17c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a17e:	425b      	negs	r3, r3
 800a180:	454b      	cmp	r3, r9
 800a182:	dc01      	bgt.n	800a188 <_printf_float+0x2c4>
 800a184:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a186:	e792      	b.n	800a0ae <_printf_float+0x1ea>
 800a188:	2301      	movs	r3, #1
 800a18a:	4652      	mov	r2, sl
 800a18c:	4631      	mov	r1, r6
 800a18e:	4628      	mov	r0, r5
 800a190:	47b8      	blx	r7
 800a192:	3001      	adds	r0, #1
 800a194:	f43f aef7 	beq.w	8009f86 <_printf_float+0xc2>
 800a198:	f109 0901 	add.w	r9, r9, #1
 800a19c:	e7ee      	b.n	800a17c <_printf_float+0x2b8>
 800a19e:	bf00      	nop
 800a1a0:	7fefffff 	.word	0x7fefffff
 800a1a4:	0800cbd8 	.word	0x0800cbd8
 800a1a8:	0800cbdc 	.word	0x0800cbdc
 800a1ac:	0800cbe4 	.word	0x0800cbe4
 800a1b0:	0800cbe0 	.word	0x0800cbe0
 800a1b4:	0800cbe8 	.word	0x0800cbe8
 800a1b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a1ba:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a1bc:	429a      	cmp	r2, r3
 800a1be:	bfa8      	it	ge
 800a1c0:	461a      	movge	r2, r3
 800a1c2:	2a00      	cmp	r2, #0
 800a1c4:	4691      	mov	r9, r2
 800a1c6:	dc37      	bgt.n	800a238 <_printf_float+0x374>
 800a1c8:	f04f 0b00 	mov.w	fp, #0
 800a1cc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a1d0:	f104 021a 	add.w	r2, r4, #26
 800a1d4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a1d6:	9305      	str	r3, [sp, #20]
 800a1d8:	eba3 0309 	sub.w	r3, r3, r9
 800a1dc:	455b      	cmp	r3, fp
 800a1de:	dc33      	bgt.n	800a248 <_printf_float+0x384>
 800a1e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a1e4:	429a      	cmp	r2, r3
 800a1e6:	db3b      	blt.n	800a260 <_printf_float+0x39c>
 800a1e8:	6823      	ldr	r3, [r4, #0]
 800a1ea:	07da      	lsls	r2, r3, #31
 800a1ec:	d438      	bmi.n	800a260 <_printf_float+0x39c>
 800a1ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a1f0:	9a05      	ldr	r2, [sp, #20]
 800a1f2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a1f4:	1a9a      	subs	r2, r3, r2
 800a1f6:	eba3 0901 	sub.w	r9, r3, r1
 800a1fa:	4591      	cmp	r9, r2
 800a1fc:	bfa8      	it	ge
 800a1fe:	4691      	movge	r9, r2
 800a200:	f1b9 0f00 	cmp.w	r9, #0
 800a204:	dc35      	bgt.n	800a272 <_printf_float+0x3ae>
 800a206:	f04f 0800 	mov.w	r8, #0
 800a20a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a20e:	f104 0a1a 	add.w	sl, r4, #26
 800a212:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a216:	1a9b      	subs	r3, r3, r2
 800a218:	eba3 0309 	sub.w	r3, r3, r9
 800a21c:	4543      	cmp	r3, r8
 800a21e:	f77f af79 	ble.w	800a114 <_printf_float+0x250>
 800a222:	2301      	movs	r3, #1
 800a224:	4652      	mov	r2, sl
 800a226:	4631      	mov	r1, r6
 800a228:	4628      	mov	r0, r5
 800a22a:	47b8      	blx	r7
 800a22c:	3001      	adds	r0, #1
 800a22e:	f43f aeaa 	beq.w	8009f86 <_printf_float+0xc2>
 800a232:	f108 0801 	add.w	r8, r8, #1
 800a236:	e7ec      	b.n	800a212 <_printf_float+0x34e>
 800a238:	4613      	mov	r3, r2
 800a23a:	4631      	mov	r1, r6
 800a23c:	4642      	mov	r2, r8
 800a23e:	4628      	mov	r0, r5
 800a240:	47b8      	blx	r7
 800a242:	3001      	adds	r0, #1
 800a244:	d1c0      	bne.n	800a1c8 <_printf_float+0x304>
 800a246:	e69e      	b.n	8009f86 <_printf_float+0xc2>
 800a248:	2301      	movs	r3, #1
 800a24a:	4631      	mov	r1, r6
 800a24c:	4628      	mov	r0, r5
 800a24e:	9205      	str	r2, [sp, #20]
 800a250:	47b8      	blx	r7
 800a252:	3001      	adds	r0, #1
 800a254:	f43f ae97 	beq.w	8009f86 <_printf_float+0xc2>
 800a258:	9a05      	ldr	r2, [sp, #20]
 800a25a:	f10b 0b01 	add.w	fp, fp, #1
 800a25e:	e7b9      	b.n	800a1d4 <_printf_float+0x310>
 800a260:	ee18 3a10 	vmov	r3, s16
 800a264:	4652      	mov	r2, sl
 800a266:	4631      	mov	r1, r6
 800a268:	4628      	mov	r0, r5
 800a26a:	47b8      	blx	r7
 800a26c:	3001      	adds	r0, #1
 800a26e:	d1be      	bne.n	800a1ee <_printf_float+0x32a>
 800a270:	e689      	b.n	8009f86 <_printf_float+0xc2>
 800a272:	9a05      	ldr	r2, [sp, #20]
 800a274:	464b      	mov	r3, r9
 800a276:	4442      	add	r2, r8
 800a278:	4631      	mov	r1, r6
 800a27a:	4628      	mov	r0, r5
 800a27c:	47b8      	blx	r7
 800a27e:	3001      	adds	r0, #1
 800a280:	d1c1      	bne.n	800a206 <_printf_float+0x342>
 800a282:	e680      	b.n	8009f86 <_printf_float+0xc2>
 800a284:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a286:	2a01      	cmp	r2, #1
 800a288:	dc01      	bgt.n	800a28e <_printf_float+0x3ca>
 800a28a:	07db      	lsls	r3, r3, #31
 800a28c:	d538      	bpl.n	800a300 <_printf_float+0x43c>
 800a28e:	2301      	movs	r3, #1
 800a290:	4642      	mov	r2, r8
 800a292:	4631      	mov	r1, r6
 800a294:	4628      	mov	r0, r5
 800a296:	47b8      	blx	r7
 800a298:	3001      	adds	r0, #1
 800a29a:	f43f ae74 	beq.w	8009f86 <_printf_float+0xc2>
 800a29e:	ee18 3a10 	vmov	r3, s16
 800a2a2:	4652      	mov	r2, sl
 800a2a4:	4631      	mov	r1, r6
 800a2a6:	4628      	mov	r0, r5
 800a2a8:	47b8      	blx	r7
 800a2aa:	3001      	adds	r0, #1
 800a2ac:	f43f ae6b 	beq.w	8009f86 <_printf_float+0xc2>
 800a2b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a2b4:	2200      	movs	r2, #0
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	f7f6 fc0e 	bl	8000ad8 <__aeabi_dcmpeq>
 800a2bc:	b9d8      	cbnz	r0, 800a2f6 <_printf_float+0x432>
 800a2be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a2c0:	f108 0201 	add.w	r2, r8, #1
 800a2c4:	3b01      	subs	r3, #1
 800a2c6:	4631      	mov	r1, r6
 800a2c8:	4628      	mov	r0, r5
 800a2ca:	47b8      	blx	r7
 800a2cc:	3001      	adds	r0, #1
 800a2ce:	d10e      	bne.n	800a2ee <_printf_float+0x42a>
 800a2d0:	e659      	b.n	8009f86 <_printf_float+0xc2>
 800a2d2:	2301      	movs	r3, #1
 800a2d4:	4652      	mov	r2, sl
 800a2d6:	4631      	mov	r1, r6
 800a2d8:	4628      	mov	r0, r5
 800a2da:	47b8      	blx	r7
 800a2dc:	3001      	adds	r0, #1
 800a2de:	f43f ae52 	beq.w	8009f86 <_printf_float+0xc2>
 800a2e2:	f108 0801 	add.w	r8, r8, #1
 800a2e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a2e8:	3b01      	subs	r3, #1
 800a2ea:	4543      	cmp	r3, r8
 800a2ec:	dcf1      	bgt.n	800a2d2 <_printf_float+0x40e>
 800a2ee:	464b      	mov	r3, r9
 800a2f0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a2f4:	e6dc      	b.n	800a0b0 <_printf_float+0x1ec>
 800a2f6:	f04f 0800 	mov.w	r8, #0
 800a2fa:	f104 0a1a 	add.w	sl, r4, #26
 800a2fe:	e7f2      	b.n	800a2e6 <_printf_float+0x422>
 800a300:	2301      	movs	r3, #1
 800a302:	4642      	mov	r2, r8
 800a304:	e7df      	b.n	800a2c6 <_printf_float+0x402>
 800a306:	2301      	movs	r3, #1
 800a308:	464a      	mov	r2, r9
 800a30a:	4631      	mov	r1, r6
 800a30c:	4628      	mov	r0, r5
 800a30e:	47b8      	blx	r7
 800a310:	3001      	adds	r0, #1
 800a312:	f43f ae38 	beq.w	8009f86 <_printf_float+0xc2>
 800a316:	f108 0801 	add.w	r8, r8, #1
 800a31a:	68e3      	ldr	r3, [r4, #12]
 800a31c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a31e:	1a5b      	subs	r3, r3, r1
 800a320:	4543      	cmp	r3, r8
 800a322:	dcf0      	bgt.n	800a306 <_printf_float+0x442>
 800a324:	e6fa      	b.n	800a11c <_printf_float+0x258>
 800a326:	f04f 0800 	mov.w	r8, #0
 800a32a:	f104 0919 	add.w	r9, r4, #25
 800a32e:	e7f4      	b.n	800a31a <_printf_float+0x456>

0800a330 <_printf_common>:
 800a330:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a334:	4616      	mov	r6, r2
 800a336:	4699      	mov	r9, r3
 800a338:	688a      	ldr	r2, [r1, #8]
 800a33a:	690b      	ldr	r3, [r1, #16]
 800a33c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a340:	4293      	cmp	r3, r2
 800a342:	bfb8      	it	lt
 800a344:	4613      	movlt	r3, r2
 800a346:	6033      	str	r3, [r6, #0]
 800a348:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a34c:	4607      	mov	r7, r0
 800a34e:	460c      	mov	r4, r1
 800a350:	b10a      	cbz	r2, 800a356 <_printf_common+0x26>
 800a352:	3301      	adds	r3, #1
 800a354:	6033      	str	r3, [r6, #0]
 800a356:	6823      	ldr	r3, [r4, #0]
 800a358:	0699      	lsls	r1, r3, #26
 800a35a:	bf42      	ittt	mi
 800a35c:	6833      	ldrmi	r3, [r6, #0]
 800a35e:	3302      	addmi	r3, #2
 800a360:	6033      	strmi	r3, [r6, #0]
 800a362:	6825      	ldr	r5, [r4, #0]
 800a364:	f015 0506 	ands.w	r5, r5, #6
 800a368:	d106      	bne.n	800a378 <_printf_common+0x48>
 800a36a:	f104 0a19 	add.w	sl, r4, #25
 800a36e:	68e3      	ldr	r3, [r4, #12]
 800a370:	6832      	ldr	r2, [r6, #0]
 800a372:	1a9b      	subs	r3, r3, r2
 800a374:	42ab      	cmp	r3, r5
 800a376:	dc26      	bgt.n	800a3c6 <_printf_common+0x96>
 800a378:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a37c:	1e13      	subs	r3, r2, #0
 800a37e:	6822      	ldr	r2, [r4, #0]
 800a380:	bf18      	it	ne
 800a382:	2301      	movne	r3, #1
 800a384:	0692      	lsls	r2, r2, #26
 800a386:	d42b      	bmi.n	800a3e0 <_printf_common+0xb0>
 800a388:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a38c:	4649      	mov	r1, r9
 800a38e:	4638      	mov	r0, r7
 800a390:	47c0      	blx	r8
 800a392:	3001      	adds	r0, #1
 800a394:	d01e      	beq.n	800a3d4 <_printf_common+0xa4>
 800a396:	6823      	ldr	r3, [r4, #0]
 800a398:	68e5      	ldr	r5, [r4, #12]
 800a39a:	6832      	ldr	r2, [r6, #0]
 800a39c:	f003 0306 	and.w	r3, r3, #6
 800a3a0:	2b04      	cmp	r3, #4
 800a3a2:	bf08      	it	eq
 800a3a4:	1aad      	subeq	r5, r5, r2
 800a3a6:	68a3      	ldr	r3, [r4, #8]
 800a3a8:	6922      	ldr	r2, [r4, #16]
 800a3aa:	bf0c      	ite	eq
 800a3ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a3b0:	2500      	movne	r5, #0
 800a3b2:	4293      	cmp	r3, r2
 800a3b4:	bfc4      	itt	gt
 800a3b6:	1a9b      	subgt	r3, r3, r2
 800a3b8:	18ed      	addgt	r5, r5, r3
 800a3ba:	2600      	movs	r6, #0
 800a3bc:	341a      	adds	r4, #26
 800a3be:	42b5      	cmp	r5, r6
 800a3c0:	d11a      	bne.n	800a3f8 <_printf_common+0xc8>
 800a3c2:	2000      	movs	r0, #0
 800a3c4:	e008      	b.n	800a3d8 <_printf_common+0xa8>
 800a3c6:	2301      	movs	r3, #1
 800a3c8:	4652      	mov	r2, sl
 800a3ca:	4649      	mov	r1, r9
 800a3cc:	4638      	mov	r0, r7
 800a3ce:	47c0      	blx	r8
 800a3d0:	3001      	adds	r0, #1
 800a3d2:	d103      	bne.n	800a3dc <_printf_common+0xac>
 800a3d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a3d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3dc:	3501      	adds	r5, #1
 800a3de:	e7c6      	b.n	800a36e <_printf_common+0x3e>
 800a3e0:	18e1      	adds	r1, r4, r3
 800a3e2:	1c5a      	adds	r2, r3, #1
 800a3e4:	2030      	movs	r0, #48	; 0x30
 800a3e6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a3ea:	4422      	add	r2, r4
 800a3ec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a3f0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a3f4:	3302      	adds	r3, #2
 800a3f6:	e7c7      	b.n	800a388 <_printf_common+0x58>
 800a3f8:	2301      	movs	r3, #1
 800a3fa:	4622      	mov	r2, r4
 800a3fc:	4649      	mov	r1, r9
 800a3fe:	4638      	mov	r0, r7
 800a400:	47c0      	blx	r8
 800a402:	3001      	adds	r0, #1
 800a404:	d0e6      	beq.n	800a3d4 <_printf_common+0xa4>
 800a406:	3601      	adds	r6, #1
 800a408:	e7d9      	b.n	800a3be <_printf_common+0x8e>
	...

0800a40c <_printf_i>:
 800a40c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a410:	7e0f      	ldrb	r7, [r1, #24]
 800a412:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a414:	2f78      	cmp	r7, #120	; 0x78
 800a416:	4691      	mov	r9, r2
 800a418:	4680      	mov	r8, r0
 800a41a:	460c      	mov	r4, r1
 800a41c:	469a      	mov	sl, r3
 800a41e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a422:	d807      	bhi.n	800a434 <_printf_i+0x28>
 800a424:	2f62      	cmp	r7, #98	; 0x62
 800a426:	d80a      	bhi.n	800a43e <_printf_i+0x32>
 800a428:	2f00      	cmp	r7, #0
 800a42a:	f000 80d8 	beq.w	800a5de <_printf_i+0x1d2>
 800a42e:	2f58      	cmp	r7, #88	; 0x58
 800a430:	f000 80a3 	beq.w	800a57a <_printf_i+0x16e>
 800a434:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a438:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a43c:	e03a      	b.n	800a4b4 <_printf_i+0xa8>
 800a43e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a442:	2b15      	cmp	r3, #21
 800a444:	d8f6      	bhi.n	800a434 <_printf_i+0x28>
 800a446:	a101      	add	r1, pc, #4	; (adr r1, 800a44c <_printf_i+0x40>)
 800a448:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a44c:	0800a4a5 	.word	0x0800a4a5
 800a450:	0800a4b9 	.word	0x0800a4b9
 800a454:	0800a435 	.word	0x0800a435
 800a458:	0800a435 	.word	0x0800a435
 800a45c:	0800a435 	.word	0x0800a435
 800a460:	0800a435 	.word	0x0800a435
 800a464:	0800a4b9 	.word	0x0800a4b9
 800a468:	0800a435 	.word	0x0800a435
 800a46c:	0800a435 	.word	0x0800a435
 800a470:	0800a435 	.word	0x0800a435
 800a474:	0800a435 	.word	0x0800a435
 800a478:	0800a5c5 	.word	0x0800a5c5
 800a47c:	0800a4e9 	.word	0x0800a4e9
 800a480:	0800a5a7 	.word	0x0800a5a7
 800a484:	0800a435 	.word	0x0800a435
 800a488:	0800a435 	.word	0x0800a435
 800a48c:	0800a5e7 	.word	0x0800a5e7
 800a490:	0800a435 	.word	0x0800a435
 800a494:	0800a4e9 	.word	0x0800a4e9
 800a498:	0800a435 	.word	0x0800a435
 800a49c:	0800a435 	.word	0x0800a435
 800a4a0:	0800a5af 	.word	0x0800a5af
 800a4a4:	682b      	ldr	r3, [r5, #0]
 800a4a6:	1d1a      	adds	r2, r3, #4
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	602a      	str	r2, [r5, #0]
 800a4ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a4b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a4b4:	2301      	movs	r3, #1
 800a4b6:	e0a3      	b.n	800a600 <_printf_i+0x1f4>
 800a4b8:	6820      	ldr	r0, [r4, #0]
 800a4ba:	6829      	ldr	r1, [r5, #0]
 800a4bc:	0606      	lsls	r6, r0, #24
 800a4be:	f101 0304 	add.w	r3, r1, #4
 800a4c2:	d50a      	bpl.n	800a4da <_printf_i+0xce>
 800a4c4:	680e      	ldr	r6, [r1, #0]
 800a4c6:	602b      	str	r3, [r5, #0]
 800a4c8:	2e00      	cmp	r6, #0
 800a4ca:	da03      	bge.n	800a4d4 <_printf_i+0xc8>
 800a4cc:	232d      	movs	r3, #45	; 0x2d
 800a4ce:	4276      	negs	r6, r6
 800a4d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a4d4:	485e      	ldr	r0, [pc, #376]	; (800a650 <_printf_i+0x244>)
 800a4d6:	230a      	movs	r3, #10
 800a4d8:	e019      	b.n	800a50e <_printf_i+0x102>
 800a4da:	680e      	ldr	r6, [r1, #0]
 800a4dc:	602b      	str	r3, [r5, #0]
 800a4de:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a4e2:	bf18      	it	ne
 800a4e4:	b236      	sxthne	r6, r6
 800a4e6:	e7ef      	b.n	800a4c8 <_printf_i+0xbc>
 800a4e8:	682b      	ldr	r3, [r5, #0]
 800a4ea:	6820      	ldr	r0, [r4, #0]
 800a4ec:	1d19      	adds	r1, r3, #4
 800a4ee:	6029      	str	r1, [r5, #0]
 800a4f0:	0601      	lsls	r1, r0, #24
 800a4f2:	d501      	bpl.n	800a4f8 <_printf_i+0xec>
 800a4f4:	681e      	ldr	r6, [r3, #0]
 800a4f6:	e002      	b.n	800a4fe <_printf_i+0xf2>
 800a4f8:	0646      	lsls	r6, r0, #25
 800a4fa:	d5fb      	bpl.n	800a4f4 <_printf_i+0xe8>
 800a4fc:	881e      	ldrh	r6, [r3, #0]
 800a4fe:	4854      	ldr	r0, [pc, #336]	; (800a650 <_printf_i+0x244>)
 800a500:	2f6f      	cmp	r7, #111	; 0x6f
 800a502:	bf0c      	ite	eq
 800a504:	2308      	moveq	r3, #8
 800a506:	230a      	movne	r3, #10
 800a508:	2100      	movs	r1, #0
 800a50a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a50e:	6865      	ldr	r5, [r4, #4]
 800a510:	60a5      	str	r5, [r4, #8]
 800a512:	2d00      	cmp	r5, #0
 800a514:	bfa2      	ittt	ge
 800a516:	6821      	ldrge	r1, [r4, #0]
 800a518:	f021 0104 	bicge.w	r1, r1, #4
 800a51c:	6021      	strge	r1, [r4, #0]
 800a51e:	b90e      	cbnz	r6, 800a524 <_printf_i+0x118>
 800a520:	2d00      	cmp	r5, #0
 800a522:	d04d      	beq.n	800a5c0 <_printf_i+0x1b4>
 800a524:	4615      	mov	r5, r2
 800a526:	fbb6 f1f3 	udiv	r1, r6, r3
 800a52a:	fb03 6711 	mls	r7, r3, r1, r6
 800a52e:	5dc7      	ldrb	r7, [r0, r7]
 800a530:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a534:	4637      	mov	r7, r6
 800a536:	42bb      	cmp	r3, r7
 800a538:	460e      	mov	r6, r1
 800a53a:	d9f4      	bls.n	800a526 <_printf_i+0x11a>
 800a53c:	2b08      	cmp	r3, #8
 800a53e:	d10b      	bne.n	800a558 <_printf_i+0x14c>
 800a540:	6823      	ldr	r3, [r4, #0]
 800a542:	07de      	lsls	r6, r3, #31
 800a544:	d508      	bpl.n	800a558 <_printf_i+0x14c>
 800a546:	6923      	ldr	r3, [r4, #16]
 800a548:	6861      	ldr	r1, [r4, #4]
 800a54a:	4299      	cmp	r1, r3
 800a54c:	bfde      	ittt	le
 800a54e:	2330      	movle	r3, #48	; 0x30
 800a550:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a554:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800a558:	1b52      	subs	r2, r2, r5
 800a55a:	6122      	str	r2, [r4, #16]
 800a55c:	f8cd a000 	str.w	sl, [sp]
 800a560:	464b      	mov	r3, r9
 800a562:	aa03      	add	r2, sp, #12
 800a564:	4621      	mov	r1, r4
 800a566:	4640      	mov	r0, r8
 800a568:	f7ff fee2 	bl	800a330 <_printf_common>
 800a56c:	3001      	adds	r0, #1
 800a56e:	d14c      	bne.n	800a60a <_printf_i+0x1fe>
 800a570:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a574:	b004      	add	sp, #16
 800a576:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a57a:	4835      	ldr	r0, [pc, #212]	; (800a650 <_printf_i+0x244>)
 800a57c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a580:	6829      	ldr	r1, [r5, #0]
 800a582:	6823      	ldr	r3, [r4, #0]
 800a584:	f851 6b04 	ldr.w	r6, [r1], #4
 800a588:	6029      	str	r1, [r5, #0]
 800a58a:	061d      	lsls	r5, r3, #24
 800a58c:	d514      	bpl.n	800a5b8 <_printf_i+0x1ac>
 800a58e:	07df      	lsls	r7, r3, #31
 800a590:	bf44      	itt	mi
 800a592:	f043 0320 	orrmi.w	r3, r3, #32
 800a596:	6023      	strmi	r3, [r4, #0]
 800a598:	b91e      	cbnz	r6, 800a5a2 <_printf_i+0x196>
 800a59a:	6823      	ldr	r3, [r4, #0]
 800a59c:	f023 0320 	bic.w	r3, r3, #32
 800a5a0:	6023      	str	r3, [r4, #0]
 800a5a2:	2310      	movs	r3, #16
 800a5a4:	e7b0      	b.n	800a508 <_printf_i+0xfc>
 800a5a6:	6823      	ldr	r3, [r4, #0]
 800a5a8:	f043 0320 	orr.w	r3, r3, #32
 800a5ac:	6023      	str	r3, [r4, #0]
 800a5ae:	2378      	movs	r3, #120	; 0x78
 800a5b0:	4828      	ldr	r0, [pc, #160]	; (800a654 <_printf_i+0x248>)
 800a5b2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a5b6:	e7e3      	b.n	800a580 <_printf_i+0x174>
 800a5b8:	0659      	lsls	r1, r3, #25
 800a5ba:	bf48      	it	mi
 800a5bc:	b2b6      	uxthmi	r6, r6
 800a5be:	e7e6      	b.n	800a58e <_printf_i+0x182>
 800a5c0:	4615      	mov	r5, r2
 800a5c2:	e7bb      	b.n	800a53c <_printf_i+0x130>
 800a5c4:	682b      	ldr	r3, [r5, #0]
 800a5c6:	6826      	ldr	r6, [r4, #0]
 800a5c8:	6961      	ldr	r1, [r4, #20]
 800a5ca:	1d18      	adds	r0, r3, #4
 800a5cc:	6028      	str	r0, [r5, #0]
 800a5ce:	0635      	lsls	r5, r6, #24
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	d501      	bpl.n	800a5d8 <_printf_i+0x1cc>
 800a5d4:	6019      	str	r1, [r3, #0]
 800a5d6:	e002      	b.n	800a5de <_printf_i+0x1d2>
 800a5d8:	0670      	lsls	r0, r6, #25
 800a5da:	d5fb      	bpl.n	800a5d4 <_printf_i+0x1c8>
 800a5dc:	8019      	strh	r1, [r3, #0]
 800a5de:	2300      	movs	r3, #0
 800a5e0:	6123      	str	r3, [r4, #16]
 800a5e2:	4615      	mov	r5, r2
 800a5e4:	e7ba      	b.n	800a55c <_printf_i+0x150>
 800a5e6:	682b      	ldr	r3, [r5, #0]
 800a5e8:	1d1a      	adds	r2, r3, #4
 800a5ea:	602a      	str	r2, [r5, #0]
 800a5ec:	681d      	ldr	r5, [r3, #0]
 800a5ee:	6862      	ldr	r2, [r4, #4]
 800a5f0:	2100      	movs	r1, #0
 800a5f2:	4628      	mov	r0, r5
 800a5f4:	f7f5 fdfc 	bl	80001f0 <memchr>
 800a5f8:	b108      	cbz	r0, 800a5fe <_printf_i+0x1f2>
 800a5fa:	1b40      	subs	r0, r0, r5
 800a5fc:	6060      	str	r0, [r4, #4]
 800a5fe:	6863      	ldr	r3, [r4, #4]
 800a600:	6123      	str	r3, [r4, #16]
 800a602:	2300      	movs	r3, #0
 800a604:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a608:	e7a8      	b.n	800a55c <_printf_i+0x150>
 800a60a:	6923      	ldr	r3, [r4, #16]
 800a60c:	462a      	mov	r2, r5
 800a60e:	4649      	mov	r1, r9
 800a610:	4640      	mov	r0, r8
 800a612:	47d0      	blx	sl
 800a614:	3001      	adds	r0, #1
 800a616:	d0ab      	beq.n	800a570 <_printf_i+0x164>
 800a618:	6823      	ldr	r3, [r4, #0]
 800a61a:	079b      	lsls	r3, r3, #30
 800a61c:	d413      	bmi.n	800a646 <_printf_i+0x23a>
 800a61e:	68e0      	ldr	r0, [r4, #12]
 800a620:	9b03      	ldr	r3, [sp, #12]
 800a622:	4298      	cmp	r0, r3
 800a624:	bfb8      	it	lt
 800a626:	4618      	movlt	r0, r3
 800a628:	e7a4      	b.n	800a574 <_printf_i+0x168>
 800a62a:	2301      	movs	r3, #1
 800a62c:	4632      	mov	r2, r6
 800a62e:	4649      	mov	r1, r9
 800a630:	4640      	mov	r0, r8
 800a632:	47d0      	blx	sl
 800a634:	3001      	adds	r0, #1
 800a636:	d09b      	beq.n	800a570 <_printf_i+0x164>
 800a638:	3501      	adds	r5, #1
 800a63a:	68e3      	ldr	r3, [r4, #12]
 800a63c:	9903      	ldr	r1, [sp, #12]
 800a63e:	1a5b      	subs	r3, r3, r1
 800a640:	42ab      	cmp	r3, r5
 800a642:	dcf2      	bgt.n	800a62a <_printf_i+0x21e>
 800a644:	e7eb      	b.n	800a61e <_printf_i+0x212>
 800a646:	2500      	movs	r5, #0
 800a648:	f104 0619 	add.w	r6, r4, #25
 800a64c:	e7f5      	b.n	800a63a <_printf_i+0x22e>
 800a64e:	bf00      	nop
 800a650:	0800cbea 	.word	0x0800cbea
 800a654:	0800cbfb 	.word	0x0800cbfb

0800a658 <siprintf>:
 800a658:	b40e      	push	{r1, r2, r3}
 800a65a:	b500      	push	{lr}
 800a65c:	b09c      	sub	sp, #112	; 0x70
 800a65e:	ab1d      	add	r3, sp, #116	; 0x74
 800a660:	9002      	str	r0, [sp, #8]
 800a662:	9006      	str	r0, [sp, #24]
 800a664:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a668:	4809      	ldr	r0, [pc, #36]	; (800a690 <siprintf+0x38>)
 800a66a:	9107      	str	r1, [sp, #28]
 800a66c:	9104      	str	r1, [sp, #16]
 800a66e:	4909      	ldr	r1, [pc, #36]	; (800a694 <siprintf+0x3c>)
 800a670:	f853 2b04 	ldr.w	r2, [r3], #4
 800a674:	9105      	str	r1, [sp, #20]
 800a676:	6800      	ldr	r0, [r0, #0]
 800a678:	9301      	str	r3, [sp, #4]
 800a67a:	a902      	add	r1, sp, #8
 800a67c:	f001 fb68 	bl	800bd50 <_svfiprintf_r>
 800a680:	9b02      	ldr	r3, [sp, #8]
 800a682:	2200      	movs	r2, #0
 800a684:	701a      	strb	r2, [r3, #0]
 800a686:	b01c      	add	sp, #112	; 0x70
 800a688:	f85d eb04 	ldr.w	lr, [sp], #4
 800a68c:	b003      	add	sp, #12
 800a68e:	4770      	bx	lr
 800a690:	200000fc 	.word	0x200000fc
 800a694:	ffff0208 	.word	0xffff0208

0800a698 <quorem>:
 800a698:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a69c:	6903      	ldr	r3, [r0, #16]
 800a69e:	690c      	ldr	r4, [r1, #16]
 800a6a0:	42a3      	cmp	r3, r4
 800a6a2:	4607      	mov	r7, r0
 800a6a4:	f2c0 8081 	blt.w	800a7aa <quorem+0x112>
 800a6a8:	3c01      	subs	r4, #1
 800a6aa:	f101 0814 	add.w	r8, r1, #20
 800a6ae:	f100 0514 	add.w	r5, r0, #20
 800a6b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a6b6:	9301      	str	r3, [sp, #4]
 800a6b8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a6bc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a6c0:	3301      	adds	r3, #1
 800a6c2:	429a      	cmp	r2, r3
 800a6c4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a6c8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a6cc:	fbb2 f6f3 	udiv	r6, r2, r3
 800a6d0:	d331      	bcc.n	800a736 <quorem+0x9e>
 800a6d2:	f04f 0e00 	mov.w	lr, #0
 800a6d6:	4640      	mov	r0, r8
 800a6d8:	46ac      	mov	ip, r5
 800a6da:	46f2      	mov	sl, lr
 800a6dc:	f850 2b04 	ldr.w	r2, [r0], #4
 800a6e0:	b293      	uxth	r3, r2
 800a6e2:	fb06 e303 	mla	r3, r6, r3, lr
 800a6e6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a6ea:	b29b      	uxth	r3, r3
 800a6ec:	ebaa 0303 	sub.w	r3, sl, r3
 800a6f0:	f8dc a000 	ldr.w	sl, [ip]
 800a6f4:	0c12      	lsrs	r2, r2, #16
 800a6f6:	fa13 f38a 	uxtah	r3, r3, sl
 800a6fa:	fb06 e202 	mla	r2, r6, r2, lr
 800a6fe:	9300      	str	r3, [sp, #0]
 800a700:	9b00      	ldr	r3, [sp, #0]
 800a702:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a706:	b292      	uxth	r2, r2
 800a708:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a70c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a710:	f8bd 3000 	ldrh.w	r3, [sp]
 800a714:	4581      	cmp	r9, r0
 800a716:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a71a:	f84c 3b04 	str.w	r3, [ip], #4
 800a71e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a722:	d2db      	bcs.n	800a6dc <quorem+0x44>
 800a724:	f855 300b 	ldr.w	r3, [r5, fp]
 800a728:	b92b      	cbnz	r3, 800a736 <quorem+0x9e>
 800a72a:	9b01      	ldr	r3, [sp, #4]
 800a72c:	3b04      	subs	r3, #4
 800a72e:	429d      	cmp	r5, r3
 800a730:	461a      	mov	r2, r3
 800a732:	d32e      	bcc.n	800a792 <quorem+0xfa>
 800a734:	613c      	str	r4, [r7, #16]
 800a736:	4638      	mov	r0, r7
 800a738:	f001 f8b6 	bl	800b8a8 <__mcmp>
 800a73c:	2800      	cmp	r0, #0
 800a73e:	db24      	blt.n	800a78a <quorem+0xf2>
 800a740:	3601      	adds	r6, #1
 800a742:	4628      	mov	r0, r5
 800a744:	f04f 0c00 	mov.w	ip, #0
 800a748:	f858 2b04 	ldr.w	r2, [r8], #4
 800a74c:	f8d0 e000 	ldr.w	lr, [r0]
 800a750:	b293      	uxth	r3, r2
 800a752:	ebac 0303 	sub.w	r3, ip, r3
 800a756:	0c12      	lsrs	r2, r2, #16
 800a758:	fa13 f38e 	uxtah	r3, r3, lr
 800a75c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a760:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a764:	b29b      	uxth	r3, r3
 800a766:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a76a:	45c1      	cmp	r9, r8
 800a76c:	f840 3b04 	str.w	r3, [r0], #4
 800a770:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a774:	d2e8      	bcs.n	800a748 <quorem+0xb0>
 800a776:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a77a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a77e:	b922      	cbnz	r2, 800a78a <quorem+0xf2>
 800a780:	3b04      	subs	r3, #4
 800a782:	429d      	cmp	r5, r3
 800a784:	461a      	mov	r2, r3
 800a786:	d30a      	bcc.n	800a79e <quorem+0x106>
 800a788:	613c      	str	r4, [r7, #16]
 800a78a:	4630      	mov	r0, r6
 800a78c:	b003      	add	sp, #12
 800a78e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a792:	6812      	ldr	r2, [r2, #0]
 800a794:	3b04      	subs	r3, #4
 800a796:	2a00      	cmp	r2, #0
 800a798:	d1cc      	bne.n	800a734 <quorem+0x9c>
 800a79a:	3c01      	subs	r4, #1
 800a79c:	e7c7      	b.n	800a72e <quorem+0x96>
 800a79e:	6812      	ldr	r2, [r2, #0]
 800a7a0:	3b04      	subs	r3, #4
 800a7a2:	2a00      	cmp	r2, #0
 800a7a4:	d1f0      	bne.n	800a788 <quorem+0xf0>
 800a7a6:	3c01      	subs	r4, #1
 800a7a8:	e7eb      	b.n	800a782 <quorem+0xea>
 800a7aa:	2000      	movs	r0, #0
 800a7ac:	e7ee      	b.n	800a78c <quorem+0xf4>
	...

0800a7b0 <_dtoa_r>:
 800a7b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7b4:	ed2d 8b04 	vpush	{d8-d9}
 800a7b8:	ec57 6b10 	vmov	r6, r7, d0
 800a7bc:	b093      	sub	sp, #76	; 0x4c
 800a7be:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a7c0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a7c4:	9106      	str	r1, [sp, #24]
 800a7c6:	ee10 aa10 	vmov	sl, s0
 800a7ca:	4604      	mov	r4, r0
 800a7cc:	9209      	str	r2, [sp, #36]	; 0x24
 800a7ce:	930c      	str	r3, [sp, #48]	; 0x30
 800a7d0:	46bb      	mov	fp, r7
 800a7d2:	b975      	cbnz	r5, 800a7f2 <_dtoa_r+0x42>
 800a7d4:	2010      	movs	r0, #16
 800a7d6:	f000 fddd 	bl	800b394 <malloc>
 800a7da:	4602      	mov	r2, r0
 800a7dc:	6260      	str	r0, [r4, #36]	; 0x24
 800a7de:	b920      	cbnz	r0, 800a7ea <_dtoa_r+0x3a>
 800a7e0:	4ba7      	ldr	r3, [pc, #668]	; (800aa80 <_dtoa_r+0x2d0>)
 800a7e2:	21ea      	movs	r1, #234	; 0xea
 800a7e4:	48a7      	ldr	r0, [pc, #668]	; (800aa84 <_dtoa_r+0x2d4>)
 800a7e6:	f001 fbc3 	bl	800bf70 <__assert_func>
 800a7ea:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a7ee:	6005      	str	r5, [r0, #0]
 800a7f0:	60c5      	str	r5, [r0, #12]
 800a7f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a7f4:	6819      	ldr	r1, [r3, #0]
 800a7f6:	b151      	cbz	r1, 800a80e <_dtoa_r+0x5e>
 800a7f8:	685a      	ldr	r2, [r3, #4]
 800a7fa:	604a      	str	r2, [r1, #4]
 800a7fc:	2301      	movs	r3, #1
 800a7fe:	4093      	lsls	r3, r2
 800a800:	608b      	str	r3, [r1, #8]
 800a802:	4620      	mov	r0, r4
 800a804:	f000 fe0e 	bl	800b424 <_Bfree>
 800a808:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a80a:	2200      	movs	r2, #0
 800a80c:	601a      	str	r2, [r3, #0]
 800a80e:	1e3b      	subs	r3, r7, #0
 800a810:	bfaa      	itet	ge
 800a812:	2300      	movge	r3, #0
 800a814:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a818:	f8c8 3000 	strge.w	r3, [r8]
 800a81c:	4b9a      	ldr	r3, [pc, #616]	; (800aa88 <_dtoa_r+0x2d8>)
 800a81e:	bfbc      	itt	lt
 800a820:	2201      	movlt	r2, #1
 800a822:	f8c8 2000 	strlt.w	r2, [r8]
 800a826:	ea33 030b 	bics.w	r3, r3, fp
 800a82a:	d11b      	bne.n	800a864 <_dtoa_r+0xb4>
 800a82c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a82e:	f242 730f 	movw	r3, #9999	; 0x270f
 800a832:	6013      	str	r3, [r2, #0]
 800a834:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a838:	4333      	orrs	r3, r6
 800a83a:	f000 8592 	beq.w	800b362 <_dtoa_r+0xbb2>
 800a83e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a840:	b963      	cbnz	r3, 800a85c <_dtoa_r+0xac>
 800a842:	4b92      	ldr	r3, [pc, #584]	; (800aa8c <_dtoa_r+0x2dc>)
 800a844:	e022      	b.n	800a88c <_dtoa_r+0xdc>
 800a846:	4b92      	ldr	r3, [pc, #584]	; (800aa90 <_dtoa_r+0x2e0>)
 800a848:	9301      	str	r3, [sp, #4]
 800a84a:	3308      	adds	r3, #8
 800a84c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a84e:	6013      	str	r3, [r2, #0]
 800a850:	9801      	ldr	r0, [sp, #4]
 800a852:	b013      	add	sp, #76	; 0x4c
 800a854:	ecbd 8b04 	vpop	{d8-d9}
 800a858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a85c:	4b8b      	ldr	r3, [pc, #556]	; (800aa8c <_dtoa_r+0x2dc>)
 800a85e:	9301      	str	r3, [sp, #4]
 800a860:	3303      	adds	r3, #3
 800a862:	e7f3      	b.n	800a84c <_dtoa_r+0x9c>
 800a864:	2200      	movs	r2, #0
 800a866:	2300      	movs	r3, #0
 800a868:	4650      	mov	r0, sl
 800a86a:	4659      	mov	r1, fp
 800a86c:	f7f6 f934 	bl	8000ad8 <__aeabi_dcmpeq>
 800a870:	ec4b ab19 	vmov	d9, sl, fp
 800a874:	4680      	mov	r8, r0
 800a876:	b158      	cbz	r0, 800a890 <_dtoa_r+0xe0>
 800a878:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a87a:	2301      	movs	r3, #1
 800a87c:	6013      	str	r3, [r2, #0]
 800a87e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a880:	2b00      	cmp	r3, #0
 800a882:	f000 856b 	beq.w	800b35c <_dtoa_r+0xbac>
 800a886:	4883      	ldr	r0, [pc, #524]	; (800aa94 <_dtoa_r+0x2e4>)
 800a888:	6018      	str	r0, [r3, #0]
 800a88a:	1e43      	subs	r3, r0, #1
 800a88c:	9301      	str	r3, [sp, #4]
 800a88e:	e7df      	b.n	800a850 <_dtoa_r+0xa0>
 800a890:	ec4b ab10 	vmov	d0, sl, fp
 800a894:	aa10      	add	r2, sp, #64	; 0x40
 800a896:	a911      	add	r1, sp, #68	; 0x44
 800a898:	4620      	mov	r0, r4
 800a89a:	f001 f8ab 	bl	800b9f4 <__d2b>
 800a89e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a8a2:	ee08 0a10 	vmov	s16, r0
 800a8a6:	2d00      	cmp	r5, #0
 800a8a8:	f000 8084 	beq.w	800a9b4 <_dtoa_r+0x204>
 800a8ac:	ee19 3a90 	vmov	r3, s19
 800a8b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a8b4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a8b8:	4656      	mov	r6, sl
 800a8ba:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a8be:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a8c2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a8c6:	4b74      	ldr	r3, [pc, #464]	; (800aa98 <_dtoa_r+0x2e8>)
 800a8c8:	2200      	movs	r2, #0
 800a8ca:	4630      	mov	r0, r6
 800a8cc:	4639      	mov	r1, r7
 800a8ce:	f7f5 fce3 	bl	8000298 <__aeabi_dsub>
 800a8d2:	a365      	add	r3, pc, #404	; (adr r3, 800aa68 <_dtoa_r+0x2b8>)
 800a8d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8d8:	f7f5 fe96 	bl	8000608 <__aeabi_dmul>
 800a8dc:	a364      	add	r3, pc, #400	; (adr r3, 800aa70 <_dtoa_r+0x2c0>)
 800a8de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8e2:	f7f5 fcdb 	bl	800029c <__adddf3>
 800a8e6:	4606      	mov	r6, r0
 800a8e8:	4628      	mov	r0, r5
 800a8ea:	460f      	mov	r7, r1
 800a8ec:	f7f5 fe22 	bl	8000534 <__aeabi_i2d>
 800a8f0:	a361      	add	r3, pc, #388	; (adr r3, 800aa78 <_dtoa_r+0x2c8>)
 800a8f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8f6:	f7f5 fe87 	bl	8000608 <__aeabi_dmul>
 800a8fa:	4602      	mov	r2, r0
 800a8fc:	460b      	mov	r3, r1
 800a8fe:	4630      	mov	r0, r6
 800a900:	4639      	mov	r1, r7
 800a902:	f7f5 fccb 	bl	800029c <__adddf3>
 800a906:	4606      	mov	r6, r0
 800a908:	460f      	mov	r7, r1
 800a90a:	f7f6 f92d 	bl	8000b68 <__aeabi_d2iz>
 800a90e:	2200      	movs	r2, #0
 800a910:	9000      	str	r0, [sp, #0]
 800a912:	2300      	movs	r3, #0
 800a914:	4630      	mov	r0, r6
 800a916:	4639      	mov	r1, r7
 800a918:	f7f6 f8e8 	bl	8000aec <__aeabi_dcmplt>
 800a91c:	b150      	cbz	r0, 800a934 <_dtoa_r+0x184>
 800a91e:	9800      	ldr	r0, [sp, #0]
 800a920:	f7f5 fe08 	bl	8000534 <__aeabi_i2d>
 800a924:	4632      	mov	r2, r6
 800a926:	463b      	mov	r3, r7
 800a928:	f7f6 f8d6 	bl	8000ad8 <__aeabi_dcmpeq>
 800a92c:	b910      	cbnz	r0, 800a934 <_dtoa_r+0x184>
 800a92e:	9b00      	ldr	r3, [sp, #0]
 800a930:	3b01      	subs	r3, #1
 800a932:	9300      	str	r3, [sp, #0]
 800a934:	9b00      	ldr	r3, [sp, #0]
 800a936:	2b16      	cmp	r3, #22
 800a938:	d85a      	bhi.n	800a9f0 <_dtoa_r+0x240>
 800a93a:	9a00      	ldr	r2, [sp, #0]
 800a93c:	4b57      	ldr	r3, [pc, #348]	; (800aa9c <_dtoa_r+0x2ec>)
 800a93e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a942:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a946:	ec51 0b19 	vmov	r0, r1, d9
 800a94a:	f7f6 f8cf 	bl	8000aec <__aeabi_dcmplt>
 800a94e:	2800      	cmp	r0, #0
 800a950:	d050      	beq.n	800a9f4 <_dtoa_r+0x244>
 800a952:	9b00      	ldr	r3, [sp, #0]
 800a954:	3b01      	subs	r3, #1
 800a956:	9300      	str	r3, [sp, #0]
 800a958:	2300      	movs	r3, #0
 800a95a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a95c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a95e:	1b5d      	subs	r5, r3, r5
 800a960:	1e6b      	subs	r3, r5, #1
 800a962:	9305      	str	r3, [sp, #20]
 800a964:	bf45      	ittet	mi
 800a966:	f1c5 0301 	rsbmi	r3, r5, #1
 800a96a:	9304      	strmi	r3, [sp, #16]
 800a96c:	2300      	movpl	r3, #0
 800a96e:	2300      	movmi	r3, #0
 800a970:	bf4c      	ite	mi
 800a972:	9305      	strmi	r3, [sp, #20]
 800a974:	9304      	strpl	r3, [sp, #16]
 800a976:	9b00      	ldr	r3, [sp, #0]
 800a978:	2b00      	cmp	r3, #0
 800a97a:	db3d      	blt.n	800a9f8 <_dtoa_r+0x248>
 800a97c:	9b05      	ldr	r3, [sp, #20]
 800a97e:	9a00      	ldr	r2, [sp, #0]
 800a980:	920a      	str	r2, [sp, #40]	; 0x28
 800a982:	4413      	add	r3, r2
 800a984:	9305      	str	r3, [sp, #20]
 800a986:	2300      	movs	r3, #0
 800a988:	9307      	str	r3, [sp, #28]
 800a98a:	9b06      	ldr	r3, [sp, #24]
 800a98c:	2b09      	cmp	r3, #9
 800a98e:	f200 8089 	bhi.w	800aaa4 <_dtoa_r+0x2f4>
 800a992:	2b05      	cmp	r3, #5
 800a994:	bfc4      	itt	gt
 800a996:	3b04      	subgt	r3, #4
 800a998:	9306      	strgt	r3, [sp, #24]
 800a99a:	9b06      	ldr	r3, [sp, #24]
 800a99c:	f1a3 0302 	sub.w	r3, r3, #2
 800a9a0:	bfcc      	ite	gt
 800a9a2:	2500      	movgt	r5, #0
 800a9a4:	2501      	movle	r5, #1
 800a9a6:	2b03      	cmp	r3, #3
 800a9a8:	f200 8087 	bhi.w	800aaba <_dtoa_r+0x30a>
 800a9ac:	e8df f003 	tbb	[pc, r3]
 800a9b0:	59383a2d 	.word	0x59383a2d
 800a9b4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a9b8:	441d      	add	r5, r3
 800a9ba:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a9be:	2b20      	cmp	r3, #32
 800a9c0:	bfc1      	itttt	gt
 800a9c2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a9c6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a9ca:	fa0b f303 	lslgt.w	r3, fp, r3
 800a9ce:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a9d2:	bfda      	itte	le
 800a9d4:	f1c3 0320 	rsble	r3, r3, #32
 800a9d8:	fa06 f003 	lslle.w	r0, r6, r3
 800a9dc:	4318      	orrgt	r0, r3
 800a9de:	f7f5 fd99 	bl	8000514 <__aeabi_ui2d>
 800a9e2:	2301      	movs	r3, #1
 800a9e4:	4606      	mov	r6, r0
 800a9e6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a9ea:	3d01      	subs	r5, #1
 800a9ec:	930e      	str	r3, [sp, #56]	; 0x38
 800a9ee:	e76a      	b.n	800a8c6 <_dtoa_r+0x116>
 800a9f0:	2301      	movs	r3, #1
 800a9f2:	e7b2      	b.n	800a95a <_dtoa_r+0x1aa>
 800a9f4:	900b      	str	r0, [sp, #44]	; 0x2c
 800a9f6:	e7b1      	b.n	800a95c <_dtoa_r+0x1ac>
 800a9f8:	9b04      	ldr	r3, [sp, #16]
 800a9fa:	9a00      	ldr	r2, [sp, #0]
 800a9fc:	1a9b      	subs	r3, r3, r2
 800a9fe:	9304      	str	r3, [sp, #16]
 800aa00:	4253      	negs	r3, r2
 800aa02:	9307      	str	r3, [sp, #28]
 800aa04:	2300      	movs	r3, #0
 800aa06:	930a      	str	r3, [sp, #40]	; 0x28
 800aa08:	e7bf      	b.n	800a98a <_dtoa_r+0x1da>
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	9308      	str	r3, [sp, #32]
 800aa0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	dc55      	bgt.n	800aac0 <_dtoa_r+0x310>
 800aa14:	2301      	movs	r3, #1
 800aa16:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800aa1a:	461a      	mov	r2, r3
 800aa1c:	9209      	str	r2, [sp, #36]	; 0x24
 800aa1e:	e00c      	b.n	800aa3a <_dtoa_r+0x28a>
 800aa20:	2301      	movs	r3, #1
 800aa22:	e7f3      	b.n	800aa0c <_dtoa_r+0x25c>
 800aa24:	2300      	movs	r3, #0
 800aa26:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aa28:	9308      	str	r3, [sp, #32]
 800aa2a:	9b00      	ldr	r3, [sp, #0]
 800aa2c:	4413      	add	r3, r2
 800aa2e:	9302      	str	r3, [sp, #8]
 800aa30:	3301      	adds	r3, #1
 800aa32:	2b01      	cmp	r3, #1
 800aa34:	9303      	str	r3, [sp, #12]
 800aa36:	bfb8      	it	lt
 800aa38:	2301      	movlt	r3, #1
 800aa3a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800aa3c:	2200      	movs	r2, #0
 800aa3e:	6042      	str	r2, [r0, #4]
 800aa40:	2204      	movs	r2, #4
 800aa42:	f102 0614 	add.w	r6, r2, #20
 800aa46:	429e      	cmp	r6, r3
 800aa48:	6841      	ldr	r1, [r0, #4]
 800aa4a:	d93d      	bls.n	800aac8 <_dtoa_r+0x318>
 800aa4c:	4620      	mov	r0, r4
 800aa4e:	f000 fca9 	bl	800b3a4 <_Balloc>
 800aa52:	9001      	str	r0, [sp, #4]
 800aa54:	2800      	cmp	r0, #0
 800aa56:	d13b      	bne.n	800aad0 <_dtoa_r+0x320>
 800aa58:	4b11      	ldr	r3, [pc, #68]	; (800aaa0 <_dtoa_r+0x2f0>)
 800aa5a:	4602      	mov	r2, r0
 800aa5c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800aa60:	e6c0      	b.n	800a7e4 <_dtoa_r+0x34>
 800aa62:	2301      	movs	r3, #1
 800aa64:	e7df      	b.n	800aa26 <_dtoa_r+0x276>
 800aa66:	bf00      	nop
 800aa68:	636f4361 	.word	0x636f4361
 800aa6c:	3fd287a7 	.word	0x3fd287a7
 800aa70:	8b60c8b3 	.word	0x8b60c8b3
 800aa74:	3fc68a28 	.word	0x3fc68a28
 800aa78:	509f79fb 	.word	0x509f79fb
 800aa7c:	3fd34413 	.word	0x3fd34413
 800aa80:	0800cc19 	.word	0x0800cc19
 800aa84:	0800cc30 	.word	0x0800cc30
 800aa88:	7ff00000 	.word	0x7ff00000
 800aa8c:	0800cc15 	.word	0x0800cc15
 800aa90:	0800cc0c 	.word	0x0800cc0c
 800aa94:	0800cbe9 	.word	0x0800cbe9
 800aa98:	3ff80000 	.word	0x3ff80000
 800aa9c:	0800cd20 	.word	0x0800cd20
 800aaa0:	0800cc8b 	.word	0x0800cc8b
 800aaa4:	2501      	movs	r5, #1
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	9306      	str	r3, [sp, #24]
 800aaaa:	9508      	str	r5, [sp, #32]
 800aaac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800aab0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800aab4:	2200      	movs	r2, #0
 800aab6:	2312      	movs	r3, #18
 800aab8:	e7b0      	b.n	800aa1c <_dtoa_r+0x26c>
 800aaba:	2301      	movs	r3, #1
 800aabc:	9308      	str	r3, [sp, #32]
 800aabe:	e7f5      	b.n	800aaac <_dtoa_r+0x2fc>
 800aac0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aac2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800aac6:	e7b8      	b.n	800aa3a <_dtoa_r+0x28a>
 800aac8:	3101      	adds	r1, #1
 800aaca:	6041      	str	r1, [r0, #4]
 800aacc:	0052      	lsls	r2, r2, #1
 800aace:	e7b8      	b.n	800aa42 <_dtoa_r+0x292>
 800aad0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aad2:	9a01      	ldr	r2, [sp, #4]
 800aad4:	601a      	str	r2, [r3, #0]
 800aad6:	9b03      	ldr	r3, [sp, #12]
 800aad8:	2b0e      	cmp	r3, #14
 800aada:	f200 809d 	bhi.w	800ac18 <_dtoa_r+0x468>
 800aade:	2d00      	cmp	r5, #0
 800aae0:	f000 809a 	beq.w	800ac18 <_dtoa_r+0x468>
 800aae4:	9b00      	ldr	r3, [sp, #0]
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	dd32      	ble.n	800ab50 <_dtoa_r+0x3a0>
 800aaea:	4ab7      	ldr	r2, [pc, #732]	; (800adc8 <_dtoa_r+0x618>)
 800aaec:	f003 030f 	and.w	r3, r3, #15
 800aaf0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800aaf4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800aaf8:	9b00      	ldr	r3, [sp, #0]
 800aafa:	05d8      	lsls	r0, r3, #23
 800aafc:	ea4f 1723 	mov.w	r7, r3, asr #4
 800ab00:	d516      	bpl.n	800ab30 <_dtoa_r+0x380>
 800ab02:	4bb2      	ldr	r3, [pc, #712]	; (800adcc <_dtoa_r+0x61c>)
 800ab04:	ec51 0b19 	vmov	r0, r1, d9
 800ab08:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ab0c:	f7f5 fea6 	bl	800085c <__aeabi_ddiv>
 800ab10:	f007 070f 	and.w	r7, r7, #15
 800ab14:	4682      	mov	sl, r0
 800ab16:	468b      	mov	fp, r1
 800ab18:	2503      	movs	r5, #3
 800ab1a:	4eac      	ldr	r6, [pc, #688]	; (800adcc <_dtoa_r+0x61c>)
 800ab1c:	b957      	cbnz	r7, 800ab34 <_dtoa_r+0x384>
 800ab1e:	4642      	mov	r2, r8
 800ab20:	464b      	mov	r3, r9
 800ab22:	4650      	mov	r0, sl
 800ab24:	4659      	mov	r1, fp
 800ab26:	f7f5 fe99 	bl	800085c <__aeabi_ddiv>
 800ab2a:	4682      	mov	sl, r0
 800ab2c:	468b      	mov	fp, r1
 800ab2e:	e028      	b.n	800ab82 <_dtoa_r+0x3d2>
 800ab30:	2502      	movs	r5, #2
 800ab32:	e7f2      	b.n	800ab1a <_dtoa_r+0x36a>
 800ab34:	07f9      	lsls	r1, r7, #31
 800ab36:	d508      	bpl.n	800ab4a <_dtoa_r+0x39a>
 800ab38:	4640      	mov	r0, r8
 800ab3a:	4649      	mov	r1, r9
 800ab3c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ab40:	f7f5 fd62 	bl	8000608 <__aeabi_dmul>
 800ab44:	3501      	adds	r5, #1
 800ab46:	4680      	mov	r8, r0
 800ab48:	4689      	mov	r9, r1
 800ab4a:	107f      	asrs	r7, r7, #1
 800ab4c:	3608      	adds	r6, #8
 800ab4e:	e7e5      	b.n	800ab1c <_dtoa_r+0x36c>
 800ab50:	f000 809b 	beq.w	800ac8a <_dtoa_r+0x4da>
 800ab54:	9b00      	ldr	r3, [sp, #0]
 800ab56:	4f9d      	ldr	r7, [pc, #628]	; (800adcc <_dtoa_r+0x61c>)
 800ab58:	425e      	negs	r6, r3
 800ab5a:	4b9b      	ldr	r3, [pc, #620]	; (800adc8 <_dtoa_r+0x618>)
 800ab5c:	f006 020f 	and.w	r2, r6, #15
 800ab60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ab64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab68:	ec51 0b19 	vmov	r0, r1, d9
 800ab6c:	f7f5 fd4c 	bl	8000608 <__aeabi_dmul>
 800ab70:	1136      	asrs	r6, r6, #4
 800ab72:	4682      	mov	sl, r0
 800ab74:	468b      	mov	fp, r1
 800ab76:	2300      	movs	r3, #0
 800ab78:	2502      	movs	r5, #2
 800ab7a:	2e00      	cmp	r6, #0
 800ab7c:	d17a      	bne.n	800ac74 <_dtoa_r+0x4c4>
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d1d3      	bne.n	800ab2a <_dtoa_r+0x37a>
 800ab82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	f000 8082 	beq.w	800ac8e <_dtoa_r+0x4de>
 800ab8a:	4b91      	ldr	r3, [pc, #580]	; (800add0 <_dtoa_r+0x620>)
 800ab8c:	2200      	movs	r2, #0
 800ab8e:	4650      	mov	r0, sl
 800ab90:	4659      	mov	r1, fp
 800ab92:	f7f5 ffab 	bl	8000aec <__aeabi_dcmplt>
 800ab96:	2800      	cmp	r0, #0
 800ab98:	d079      	beq.n	800ac8e <_dtoa_r+0x4de>
 800ab9a:	9b03      	ldr	r3, [sp, #12]
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d076      	beq.n	800ac8e <_dtoa_r+0x4de>
 800aba0:	9b02      	ldr	r3, [sp, #8]
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	dd36      	ble.n	800ac14 <_dtoa_r+0x464>
 800aba6:	9b00      	ldr	r3, [sp, #0]
 800aba8:	4650      	mov	r0, sl
 800abaa:	4659      	mov	r1, fp
 800abac:	1e5f      	subs	r7, r3, #1
 800abae:	2200      	movs	r2, #0
 800abb0:	4b88      	ldr	r3, [pc, #544]	; (800add4 <_dtoa_r+0x624>)
 800abb2:	f7f5 fd29 	bl	8000608 <__aeabi_dmul>
 800abb6:	9e02      	ldr	r6, [sp, #8]
 800abb8:	4682      	mov	sl, r0
 800abba:	468b      	mov	fp, r1
 800abbc:	3501      	adds	r5, #1
 800abbe:	4628      	mov	r0, r5
 800abc0:	f7f5 fcb8 	bl	8000534 <__aeabi_i2d>
 800abc4:	4652      	mov	r2, sl
 800abc6:	465b      	mov	r3, fp
 800abc8:	f7f5 fd1e 	bl	8000608 <__aeabi_dmul>
 800abcc:	4b82      	ldr	r3, [pc, #520]	; (800add8 <_dtoa_r+0x628>)
 800abce:	2200      	movs	r2, #0
 800abd0:	f7f5 fb64 	bl	800029c <__adddf3>
 800abd4:	46d0      	mov	r8, sl
 800abd6:	46d9      	mov	r9, fp
 800abd8:	4682      	mov	sl, r0
 800abda:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800abde:	2e00      	cmp	r6, #0
 800abe0:	d158      	bne.n	800ac94 <_dtoa_r+0x4e4>
 800abe2:	4b7e      	ldr	r3, [pc, #504]	; (800addc <_dtoa_r+0x62c>)
 800abe4:	2200      	movs	r2, #0
 800abe6:	4640      	mov	r0, r8
 800abe8:	4649      	mov	r1, r9
 800abea:	f7f5 fb55 	bl	8000298 <__aeabi_dsub>
 800abee:	4652      	mov	r2, sl
 800abf0:	465b      	mov	r3, fp
 800abf2:	4680      	mov	r8, r0
 800abf4:	4689      	mov	r9, r1
 800abf6:	f7f5 ff97 	bl	8000b28 <__aeabi_dcmpgt>
 800abfa:	2800      	cmp	r0, #0
 800abfc:	f040 8295 	bne.w	800b12a <_dtoa_r+0x97a>
 800ac00:	4652      	mov	r2, sl
 800ac02:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800ac06:	4640      	mov	r0, r8
 800ac08:	4649      	mov	r1, r9
 800ac0a:	f7f5 ff6f 	bl	8000aec <__aeabi_dcmplt>
 800ac0e:	2800      	cmp	r0, #0
 800ac10:	f040 8289 	bne.w	800b126 <_dtoa_r+0x976>
 800ac14:	ec5b ab19 	vmov	sl, fp, d9
 800ac18:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	f2c0 8148 	blt.w	800aeb0 <_dtoa_r+0x700>
 800ac20:	9a00      	ldr	r2, [sp, #0]
 800ac22:	2a0e      	cmp	r2, #14
 800ac24:	f300 8144 	bgt.w	800aeb0 <_dtoa_r+0x700>
 800ac28:	4b67      	ldr	r3, [pc, #412]	; (800adc8 <_dtoa_r+0x618>)
 800ac2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ac2e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ac32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	f280 80d5 	bge.w	800ade4 <_dtoa_r+0x634>
 800ac3a:	9b03      	ldr	r3, [sp, #12]
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	f300 80d1 	bgt.w	800ade4 <_dtoa_r+0x634>
 800ac42:	f040 826f 	bne.w	800b124 <_dtoa_r+0x974>
 800ac46:	4b65      	ldr	r3, [pc, #404]	; (800addc <_dtoa_r+0x62c>)
 800ac48:	2200      	movs	r2, #0
 800ac4a:	4640      	mov	r0, r8
 800ac4c:	4649      	mov	r1, r9
 800ac4e:	f7f5 fcdb 	bl	8000608 <__aeabi_dmul>
 800ac52:	4652      	mov	r2, sl
 800ac54:	465b      	mov	r3, fp
 800ac56:	f7f5 ff5d 	bl	8000b14 <__aeabi_dcmpge>
 800ac5a:	9e03      	ldr	r6, [sp, #12]
 800ac5c:	4637      	mov	r7, r6
 800ac5e:	2800      	cmp	r0, #0
 800ac60:	f040 8245 	bne.w	800b0ee <_dtoa_r+0x93e>
 800ac64:	9d01      	ldr	r5, [sp, #4]
 800ac66:	2331      	movs	r3, #49	; 0x31
 800ac68:	f805 3b01 	strb.w	r3, [r5], #1
 800ac6c:	9b00      	ldr	r3, [sp, #0]
 800ac6e:	3301      	adds	r3, #1
 800ac70:	9300      	str	r3, [sp, #0]
 800ac72:	e240      	b.n	800b0f6 <_dtoa_r+0x946>
 800ac74:	07f2      	lsls	r2, r6, #31
 800ac76:	d505      	bpl.n	800ac84 <_dtoa_r+0x4d4>
 800ac78:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac7c:	f7f5 fcc4 	bl	8000608 <__aeabi_dmul>
 800ac80:	3501      	adds	r5, #1
 800ac82:	2301      	movs	r3, #1
 800ac84:	1076      	asrs	r6, r6, #1
 800ac86:	3708      	adds	r7, #8
 800ac88:	e777      	b.n	800ab7a <_dtoa_r+0x3ca>
 800ac8a:	2502      	movs	r5, #2
 800ac8c:	e779      	b.n	800ab82 <_dtoa_r+0x3d2>
 800ac8e:	9f00      	ldr	r7, [sp, #0]
 800ac90:	9e03      	ldr	r6, [sp, #12]
 800ac92:	e794      	b.n	800abbe <_dtoa_r+0x40e>
 800ac94:	9901      	ldr	r1, [sp, #4]
 800ac96:	4b4c      	ldr	r3, [pc, #304]	; (800adc8 <_dtoa_r+0x618>)
 800ac98:	4431      	add	r1, r6
 800ac9a:	910d      	str	r1, [sp, #52]	; 0x34
 800ac9c:	9908      	ldr	r1, [sp, #32]
 800ac9e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800aca2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800aca6:	2900      	cmp	r1, #0
 800aca8:	d043      	beq.n	800ad32 <_dtoa_r+0x582>
 800acaa:	494d      	ldr	r1, [pc, #308]	; (800ade0 <_dtoa_r+0x630>)
 800acac:	2000      	movs	r0, #0
 800acae:	f7f5 fdd5 	bl	800085c <__aeabi_ddiv>
 800acb2:	4652      	mov	r2, sl
 800acb4:	465b      	mov	r3, fp
 800acb6:	f7f5 faef 	bl	8000298 <__aeabi_dsub>
 800acba:	9d01      	ldr	r5, [sp, #4]
 800acbc:	4682      	mov	sl, r0
 800acbe:	468b      	mov	fp, r1
 800acc0:	4649      	mov	r1, r9
 800acc2:	4640      	mov	r0, r8
 800acc4:	f7f5 ff50 	bl	8000b68 <__aeabi_d2iz>
 800acc8:	4606      	mov	r6, r0
 800acca:	f7f5 fc33 	bl	8000534 <__aeabi_i2d>
 800acce:	4602      	mov	r2, r0
 800acd0:	460b      	mov	r3, r1
 800acd2:	4640      	mov	r0, r8
 800acd4:	4649      	mov	r1, r9
 800acd6:	f7f5 fadf 	bl	8000298 <__aeabi_dsub>
 800acda:	3630      	adds	r6, #48	; 0x30
 800acdc:	f805 6b01 	strb.w	r6, [r5], #1
 800ace0:	4652      	mov	r2, sl
 800ace2:	465b      	mov	r3, fp
 800ace4:	4680      	mov	r8, r0
 800ace6:	4689      	mov	r9, r1
 800ace8:	f7f5 ff00 	bl	8000aec <__aeabi_dcmplt>
 800acec:	2800      	cmp	r0, #0
 800acee:	d163      	bne.n	800adb8 <_dtoa_r+0x608>
 800acf0:	4642      	mov	r2, r8
 800acf2:	464b      	mov	r3, r9
 800acf4:	4936      	ldr	r1, [pc, #216]	; (800add0 <_dtoa_r+0x620>)
 800acf6:	2000      	movs	r0, #0
 800acf8:	f7f5 face 	bl	8000298 <__aeabi_dsub>
 800acfc:	4652      	mov	r2, sl
 800acfe:	465b      	mov	r3, fp
 800ad00:	f7f5 fef4 	bl	8000aec <__aeabi_dcmplt>
 800ad04:	2800      	cmp	r0, #0
 800ad06:	f040 80b5 	bne.w	800ae74 <_dtoa_r+0x6c4>
 800ad0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ad0c:	429d      	cmp	r5, r3
 800ad0e:	d081      	beq.n	800ac14 <_dtoa_r+0x464>
 800ad10:	4b30      	ldr	r3, [pc, #192]	; (800add4 <_dtoa_r+0x624>)
 800ad12:	2200      	movs	r2, #0
 800ad14:	4650      	mov	r0, sl
 800ad16:	4659      	mov	r1, fp
 800ad18:	f7f5 fc76 	bl	8000608 <__aeabi_dmul>
 800ad1c:	4b2d      	ldr	r3, [pc, #180]	; (800add4 <_dtoa_r+0x624>)
 800ad1e:	4682      	mov	sl, r0
 800ad20:	468b      	mov	fp, r1
 800ad22:	4640      	mov	r0, r8
 800ad24:	4649      	mov	r1, r9
 800ad26:	2200      	movs	r2, #0
 800ad28:	f7f5 fc6e 	bl	8000608 <__aeabi_dmul>
 800ad2c:	4680      	mov	r8, r0
 800ad2e:	4689      	mov	r9, r1
 800ad30:	e7c6      	b.n	800acc0 <_dtoa_r+0x510>
 800ad32:	4650      	mov	r0, sl
 800ad34:	4659      	mov	r1, fp
 800ad36:	f7f5 fc67 	bl	8000608 <__aeabi_dmul>
 800ad3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ad3c:	9d01      	ldr	r5, [sp, #4]
 800ad3e:	930f      	str	r3, [sp, #60]	; 0x3c
 800ad40:	4682      	mov	sl, r0
 800ad42:	468b      	mov	fp, r1
 800ad44:	4649      	mov	r1, r9
 800ad46:	4640      	mov	r0, r8
 800ad48:	f7f5 ff0e 	bl	8000b68 <__aeabi_d2iz>
 800ad4c:	4606      	mov	r6, r0
 800ad4e:	f7f5 fbf1 	bl	8000534 <__aeabi_i2d>
 800ad52:	3630      	adds	r6, #48	; 0x30
 800ad54:	4602      	mov	r2, r0
 800ad56:	460b      	mov	r3, r1
 800ad58:	4640      	mov	r0, r8
 800ad5a:	4649      	mov	r1, r9
 800ad5c:	f7f5 fa9c 	bl	8000298 <__aeabi_dsub>
 800ad60:	f805 6b01 	strb.w	r6, [r5], #1
 800ad64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ad66:	429d      	cmp	r5, r3
 800ad68:	4680      	mov	r8, r0
 800ad6a:	4689      	mov	r9, r1
 800ad6c:	f04f 0200 	mov.w	r2, #0
 800ad70:	d124      	bne.n	800adbc <_dtoa_r+0x60c>
 800ad72:	4b1b      	ldr	r3, [pc, #108]	; (800ade0 <_dtoa_r+0x630>)
 800ad74:	4650      	mov	r0, sl
 800ad76:	4659      	mov	r1, fp
 800ad78:	f7f5 fa90 	bl	800029c <__adddf3>
 800ad7c:	4602      	mov	r2, r0
 800ad7e:	460b      	mov	r3, r1
 800ad80:	4640      	mov	r0, r8
 800ad82:	4649      	mov	r1, r9
 800ad84:	f7f5 fed0 	bl	8000b28 <__aeabi_dcmpgt>
 800ad88:	2800      	cmp	r0, #0
 800ad8a:	d173      	bne.n	800ae74 <_dtoa_r+0x6c4>
 800ad8c:	4652      	mov	r2, sl
 800ad8e:	465b      	mov	r3, fp
 800ad90:	4913      	ldr	r1, [pc, #76]	; (800ade0 <_dtoa_r+0x630>)
 800ad92:	2000      	movs	r0, #0
 800ad94:	f7f5 fa80 	bl	8000298 <__aeabi_dsub>
 800ad98:	4602      	mov	r2, r0
 800ad9a:	460b      	mov	r3, r1
 800ad9c:	4640      	mov	r0, r8
 800ad9e:	4649      	mov	r1, r9
 800ada0:	f7f5 fea4 	bl	8000aec <__aeabi_dcmplt>
 800ada4:	2800      	cmp	r0, #0
 800ada6:	f43f af35 	beq.w	800ac14 <_dtoa_r+0x464>
 800adaa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800adac:	1e6b      	subs	r3, r5, #1
 800adae:	930f      	str	r3, [sp, #60]	; 0x3c
 800adb0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800adb4:	2b30      	cmp	r3, #48	; 0x30
 800adb6:	d0f8      	beq.n	800adaa <_dtoa_r+0x5fa>
 800adb8:	9700      	str	r7, [sp, #0]
 800adba:	e049      	b.n	800ae50 <_dtoa_r+0x6a0>
 800adbc:	4b05      	ldr	r3, [pc, #20]	; (800add4 <_dtoa_r+0x624>)
 800adbe:	f7f5 fc23 	bl	8000608 <__aeabi_dmul>
 800adc2:	4680      	mov	r8, r0
 800adc4:	4689      	mov	r9, r1
 800adc6:	e7bd      	b.n	800ad44 <_dtoa_r+0x594>
 800adc8:	0800cd20 	.word	0x0800cd20
 800adcc:	0800ccf8 	.word	0x0800ccf8
 800add0:	3ff00000 	.word	0x3ff00000
 800add4:	40240000 	.word	0x40240000
 800add8:	401c0000 	.word	0x401c0000
 800addc:	40140000 	.word	0x40140000
 800ade0:	3fe00000 	.word	0x3fe00000
 800ade4:	9d01      	ldr	r5, [sp, #4]
 800ade6:	4656      	mov	r6, sl
 800ade8:	465f      	mov	r7, fp
 800adea:	4642      	mov	r2, r8
 800adec:	464b      	mov	r3, r9
 800adee:	4630      	mov	r0, r6
 800adf0:	4639      	mov	r1, r7
 800adf2:	f7f5 fd33 	bl	800085c <__aeabi_ddiv>
 800adf6:	f7f5 feb7 	bl	8000b68 <__aeabi_d2iz>
 800adfa:	4682      	mov	sl, r0
 800adfc:	f7f5 fb9a 	bl	8000534 <__aeabi_i2d>
 800ae00:	4642      	mov	r2, r8
 800ae02:	464b      	mov	r3, r9
 800ae04:	f7f5 fc00 	bl	8000608 <__aeabi_dmul>
 800ae08:	4602      	mov	r2, r0
 800ae0a:	460b      	mov	r3, r1
 800ae0c:	4630      	mov	r0, r6
 800ae0e:	4639      	mov	r1, r7
 800ae10:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800ae14:	f7f5 fa40 	bl	8000298 <__aeabi_dsub>
 800ae18:	f805 6b01 	strb.w	r6, [r5], #1
 800ae1c:	9e01      	ldr	r6, [sp, #4]
 800ae1e:	9f03      	ldr	r7, [sp, #12]
 800ae20:	1bae      	subs	r6, r5, r6
 800ae22:	42b7      	cmp	r7, r6
 800ae24:	4602      	mov	r2, r0
 800ae26:	460b      	mov	r3, r1
 800ae28:	d135      	bne.n	800ae96 <_dtoa_r+0x6e6>
 800ae2a:	f7f5 fa37 	bl	800029c <__adddf3>
 800ae2e:	4642      	mov	r2, r8
 800ae30:	464b      	mov	r3, r9
 800ae32:	4606      	mov	r6, r0
 800ae34:	460f      	mov	r7, r1
 800ae36:	f7f5 fe77 	bl	8000b28 <__aeabi_dcmpgt>
 800ae3a:	b9d0      	cbnz	r0, 800ae72 <_dtoa_r+0x6c2>
 800ae3c:	4642      	mov	r2, r8
 800ae3e:	464b      	mov	r3, r9
 800ae40:	4630      	mov	r0, r6
 800ae42:	4639      	mov	r1, r7
 800ae44:	f7f5 fe48 	bl	8000ad8 <__aeabi_dcmpeq>
 800ae48:	b110      	cbz	r0, 800ae50 <_dtoa_r+0x6a0>
 800ae4a:	f01a 0f01 	tst.w	sl, #1
 800ae4e:	d110      	bne.n	800ae72 <_dtoa_r+0x6c2>
 800ae50:	4620      	mov	r0, r4
 800ae52:	ee18 1a10 	vmov	r1, s16
 800ae56:	f000 fae5 	bl	800b424 <_Bfree>
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	9800      	ldr	r0, [sp, #0]
 800ae5e:	702b      	strb	r3, [r5, #0]
 800ae60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ae62:	3001      	adds	r0, #1
 800ae64:	6018      	str	r0, [r3, #0]
 800ae66:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	f43f acf1 	beq.w	800a850 <_dtoa_r+0xa0>
 800ae6e:	601d      	str	r5, [r3, #0]
 800ae70:	e4ee      	b.n	800a850 <_dtoa_r+0xa0>
 800ae72:	9f00      	ldr	r7, [sp, #0]
 800ae74:	462b      	mov	r3, r5
 800ae76:	461d      	mov	r5, r3
 800ae78:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ae7c:	2a39      	cmp	r2, #57	; 0x39
 800ae7e:	d106      	bne.n	800ae8e <_dtoa_r+0x6de>
 800ae80:	9a01      	ldr	r2, [sp, #4]
 800ae82:	429a      	cmp	r2, r3
 800ae84:	d1f7      	bne.n	800ae76 <_dtoa_r+0x6c6>
 800ae86:	9901      	ldr	r1, [sp, #4]
 800ae88:	2230      	movs	r2, #48	; 0x30
 800ae8a:	3701      	adds	r7, #1
 800ae8c:	700a      	strb	r2, [r1, #0]
 800ae8e:	781a      	ldrb	r2, [r3, #0]
 800ae90:	3201      	adds	r2, #1
 800ae92:	701a      	strb	r2, [r3, #0]
 800ae94:	e790      	b.n	800adb8 <_dtoa_r+0x608>
 800ae96:	4ba6      	ldr	r3, [pc, #664]	; (800b130 <_dtoa_r+0x980>)
 800ae98:	2200      	movs	r2, #0
 800ae9a:	f7f5 fbb5 	bl	8000608 <__aeabi_dmul>
 800ae9e:	2200      	movs	r2, #0
 800aea0:	2300      	movs	r3, #0
 800aea2:	4606      	mov	r6, r0
 800aea4:	460f      	mov	r7, r1
 800aea6:	f7f5 fe17 	bl	8000ad8 <__aeabi_dcmpeq>
 800aeaa:	2800      	cmp	r0, #0
 800aeac:	d09d      	beq.n	800adea <_dtoa_r+0x63a>
 800aeae:	e7cf      	b.n	800ae50 <_dtoa_r+0x6a0>
 800aeb0:	9a08      	ldr	r2, [sp, #32]
 800aeb2:	2a00      	cmp	r2, #0
 800aeb4:	f000 80d7 	beq.w	800b066 <_dtoa_r+0x8b6>
 800aeb8:	9a06      	ldr	r2, [sp, #24]
 800aeba:	2a01      	cmp	r2, #1
 800aebc:	f300 80ba 	bgt.w	800b034 <_dtoa_r+0x884>
 800aec0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aec2:	2a00      	cmp	r2, #0
 800aec4:	f000 80b2 	beq.w	800b02c <_dtoa_r+0x87c>
 800aec8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800aecc:	9e07      	ldr	r6, [sp, #28]
 800aece:	9d04      	ldr	r5, [sp, #16]
 800aed0:	9a04      	ldr	r2, [sp, #16]
 800aed2:	441a      	add	r2, r3
 800aed4:	9204      	str	r2, [sp, #16]
 800aed6:	9a05      	ldr	r2, [sp, #20]
 800aed8:	2101      	movs	r1, #1
 800aeda:	441a      	add	r2, r3
 800aedc:	4620      	mov	r0, r4
 800aede:	9205      	str	r2, [sp, #20]
 800aee0:	f000 fb58 	bl	800b594 <__i2b>
 800aee4:	4607      	mov	r7, r0
 800aee6:	2d00      	cmp	r5, #0
 800aee8:	dd0c      	ble.n	800af04 <_dtoa_r+0x754>
 800aeea:	9b05      	ldr	r3, [sp, #20]
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	dd09      	ble.n	800af04 <_dtoa_r+0x754>
 800aef0:	42ab      	cmp	r3, r5
 800aef2:	9a04      	ldr	r2, [sp, #16]
 800aef4:	bfa8      	it	ge
 800aef6:	462b      	movge	r3, r5
 800aef8:	1ad2      	subs	r2, r2, r3
 800aefa:	9204      	str	r2, [sp, #16]
 800aefc:	9a05      	ldr	r2, [sp, #20]
 800aefe:	1aed      	subs	r5, r5, r3
 800af00:	1ad3      	subs	r3, r2, r3
 800af02:	9305      	str	r3, [sp, #20]
 800af04:	9b07      	ldr	r3, [sp, #28]
 800af06:	b31b      	cbz	r3, 800af50 <_dtoa_r+0x7a0>
 800af08:	9b08      	ldr	r3, [sp, #32]
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	f000 80af 	beq.w	800b06e <_dtoa_r+0x8be>
 800af10:	2e00      	cmp	r6, #0
 800af12:	dd13      	ble.n	800af3c <_dtoa_r+0x78c>
 800af14:	4639      	mov	r1, r7
 800af16:	4632      	mov	r2, r6
 800af18:	4620      	mov	r0, r4
 800af1a:	f000 fbfb 	bl	800b714 <__pow5mult>
 800af1e:	ee18 2a10 	vmov	r2, s16
 800af22:	4601      	mov	r1, r0
 800af24:	4607      	mov	r7, r0
 800af26:	4620      	mov	r0, r4
 800af28:	f000 fb4a 	bl	800b5c0 <__multiply>
 800af2c:	ee18 1a10 	vmov	r1, s16
 800af30:	4680      	mov	r8, r0
 800af32:	4620      	mov	r0, r4
 800af34:	f000 fa76 	bl	800b424 <_Bfree>
 800af38:	ee08 8a10 	vmov	s16, r8
 800af3c:	9b07      	ldr	r3, [sp, #28]
 800af3e:	1b9a      	subs	r2, r3, r6
 800af40:	d006      	beq.n	800af50 <_dtoa_r+0x7a0>
 800af42:	ee18 1a10 	vmov	r1, s16
 800af46:	4620      	mov	r0, r4
 800af48:	f000 fbe4 	bl	800b714 <__pow5mult>
 800af4c:	ee08 0a10 	vmov	s16, r0
 800af50:	2101      	movs	r1, #1
 800af52:	4620      	mov	r0, r4
 800af54:	f000 fb1e 	bl	800b594 <__i2b>
 800af58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	4606      	mov	r6, r0
 800af5e:	f340 8088 	ble.w	800b072 <_dtoa_r+0x8c2>
 800af62:	461a      	mov	r2, r3
 800af64:	4601      	mov	r1, r0
 800af66:	4620      	mov	r0, r4
 800af68:	f000 fbd4 	bl	800b714 <__pow5mult>
 800af6c:	9b06      	ldr	r3, [sp, #24]
 800af6e:	2b01      	cmp	r3, #1
 800af70:	4606      	mov	r6, r0
 800af72:	f340 8081 	ble.w	800b078 <_dtoa_r+0x8c8>
 800af76:	f04f 0800 	mov.w	r8, #0
 800af7a:	6933      	ldr	r3, [r6, #16]
 800af7c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800af80:	6918      	ldr	r0, [r3, #16]
 800af82:	f000 fab7 	bl	800b4f4 <__hi0bits>
 800af86:	f1c0 0020 	rsb	r0, r0, #32
 800af8a:	9b05      	ldr	r3, [sp, #20]
 800af8c:	4418      	add	r0, r3
 800af8e:	f010 001f 	ands.w	r0, r0, #31
 800af92:	f000 8092 	beq.w	800b0ba <_dtoa_r+0x90a>
 800af96:	f1c0 0320 	rsb	r3, r0, #32
 800af9a:	2b04      	cmp	r3, #4
 800af9c:	f340 808a 	ble.w	800b0b4 <_dtoa_r+0x904>
 800afa0:	f1c0 001c 	rsb	r0, r0, #28
 800afa4:	9b04      	ldr	r3, [sp, #16]
 800afa6:	4403      	add	r3, r0
 800afa8:	9304      	str	r3, [sp, #16]
 800afaa:	9b05      	ldr	r3, [sp, #20]
 800afac:	4403      	add	r3, r0
 800afae:	4405      	add	r5, r0
 800afb0:	9305      	str	r3, [sp, #20]
 800afb2:	9b04      	ldr	r3, [sp, #16]
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	dd07      	ble.n	800afc8 <_dtoa_r+0x818>
 800afb8:	ee18 1a10 	vmov	r1, s16
 800afbc:	461a      	mov	r2, r3
 800afbe:	4620      	mov	r0, r4
 800afc0:	f000 fc02 	bl	800b7c8 <__lshift>
 800afc4:	ee08 0a10 	vmov	s16, r0
 800afc8:	9b05      	ldr	r3, [sp, #20]
 800afca:	2b00      	cmp	r3, #0
 800afcc:	dd05      	ble.n	800afda <_dtoa_r+0x82a>
 800afce:	4631      	mov	r1, r6
 800afd0:	461a      	mov	r2, r3
 800afd2:	4620      	mov	r0, r4
 800afd4:	f000 fbf8 	bl	800b7c8 <__lshift>
 800afd8:	4606      	mov	r6, r0
 800afda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d06e      	beq.n	800b0be <_dtoa_r+0x90e>
 800afe0:	ee18 0a10 	vmov	r0, s16
 800afe4:	4631      	mov	r1, r6
 800afe6:	f000 fc5f 	bl	800b8a8 <__mcmp>
 800afea:	2800      	cmp	r0, #0
 800afec:	da67      	bge.n	800b0be <_dtoa_r+0x90e>
 800afee:	9b00      	ldr	r3, [sp, #0]
 800aff0:	3b01      	subs	r3, #1
 800aff2:	ee18 1a10 	vmov	r1, s16
 800aff6:	9300      	str	r3, [sp, #0]
 800aff8:	220a      	movs	r2, #10
 800affa:	2300      	movs	r3, #0
 800affc:	4620      	mov	r0, r4
 800affe:	f000 fa33 	bl	800b468 <__multadd>
 800b002:	9b08      	ldr	r3, [sp, #32]
 800b004:	ee08 0a10 	vmov	s16, r0
 800b008:	2b00      	cmp	r3, #0
 800b00a:	f000 81b1 	beq.w	800b370 <_dtoa_r+0xbc0>
 800b00e:	2300      	movs	r3, #0
 800b010:	4639      	mov	r1, r7
 800b012:	220a      	movs	r2, #10
 800b014:	4620      	mov	r0, r4
 800b016:	f000 fa27 	bl	800b468 <__multadd>
 800b01a:	9b02      	ldr	r3, [sp, #8]
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	4607      	mov	r7, r0
 800b020:	f300 808e 	bgt.w	800b140 <_dtoa_r+0x990>
 800b024:	9b06      	ldr	r3, [sp, #24]
 800b026:	2b02      	cmp	r3, #2
 800b028:	dc51      	bgt.n	800b0ce <_dtoa_r+0x91e>
 800b02a:	e089      	b.n	800b140 <_dtoa_r+0x990>
 800b02c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b02e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b032:	e74b      	b.n	800aecc <_dtoa_r+0x71c>
 800b034:	9b03      	ldr	r3, [sp, #12]
 800b036:	1e5e      	subs	r6, r3, #1
 800b038:	9b07      	ldr	r3, [sp, #28]
 800b03a:	42b3      	cmp	r3, r6
 800b03c:	bfbf      	itttt	lt
 800b03e:	9b07      	ldrlt	r3, [sp, #28]
 800b040:	9607      	strlt	r6, [sp, #28]
 800b042:	1af2      	sublt	r2, r6, r3
 800b044:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b046:	bfb6      	itet	lt
 800b048:	189b      	addlt	r3, r3, r2
 800b04a:	1b9e      	subge	r6, r3, r6
 800b04c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800b04e:	9b03      	ldr	r3, [sp, #12]
 800b050:	bfb8      	it	lt
 800b052:	2600      	movlt	r6, #0
 800b054:	2b00      	cmp	r3, #0
 800b056:	bfb7      	itett	lt
 800b058:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800b05c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800b060:	1a9d      	sublt	r5, r3, r2
 800b062:	2300      	movlt	r3, #0
 800b064:	e734      	b.n	800aed0 <_dtoa_r+0x720>
 800b066:	9e07      	ldr	r6, [sp, #28]
 800b068:	9d04      	ldr	r5, [sp, #16]
 800b06a:	9f08      	ldr	r7, [sp, #32]
 800b06c:	e73b      	b.n	800aee6 <_dtoa_r+0x736>
 800b06e:	9a07      	ldr	r2, [sp, #28]
 800b070:	e767      	b.n	800af42 <_dtoa_r+0x792>
 800b072:	9b06      	ldr	r3, [sp, #24]
 800b074:	2b01      	cmp	r3, #1
 800b076:	dc18      	bgt.n	800b0aa <_dtoa_r+0x8fa>
 800b078:	f1ba 0f00 	cmp.w	sl, #0
 800b07c:	d115      	bne.n	800b0aa <_dtoa_r+0x8fa>
 800b07e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b082:	b993      	cbnz	r3, 800b0aa <_dtoa_r+0x8fa>
 800b084:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b088:	0d1b      	lsrs	r3, r3, #20
 800b08a:	051b      	lsls	r3, r3, #20
 800b08c:	b183      	cbz	r3, 800b0b0 <_dtoa_r+0x900>
 800b08e:	9b04      	ldr	r3, [sp, #16]
 800b090:	3301      	adds	r3, #1
 800b092:	9304      	str	r3, [sp, #16]
 800b094:	9b05      	ldr	r3, [sp, #20]
 800b096:	3301      	adds	r3, #1
 800b098:	9305      	str	r3, [sp, #20]
 800b09a:	f04f 0801 	mov.w	r8, #1
 800b09e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	f47f af6a 	bne.w	800af7a <_dtoa_r+0x7ca>
 800b0a6:	2001      	movs	r0, #1
 800b0a8:	e76f      	b.n	800af8a <_dtoa_r+0x7da>
 800b0aa:	f04f 0800 	mov.w	r8, #0
 800b0ae:	e7f6      	b.n	800b09e <_dtoa_r+0x8ee>
 800b0b0:	4698      	mov	r8, r3
 800b0b2:	e7f4      	b.n	800b09e <_dtoa_r+0x8ee>
 800b0b4:	f43f af7d 	beq.w	800afb2 <_dtoa_r+0x802>
 800b0b8:	4618      	mov	r0, r3
 800b0ba:	301c      	adds	r0, #28
 800b0bc:	e772      	b.n	800afa4 <_dtoa_r+0x7f4>
 800b0be:	9b03      	ldr	r3, [sp, #12]
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	dc37      	bgt.n	800b134 <_dtoa_r+0x984>
 800b0c4:	9b06      	ldr	r3, [sp, #24]
 800b0c6:	2b02      	cmp	r3, #2
 800b0c8:	dd34      	ble.n	800b134 <_dtoa_r+0x984>
 800b0ca:	9b03      	ldr	r3, [sp, #12]
 800b0cc:	9302      	str	r3, [sp, #8]
 800b0ce:	9b02      	ldr	r3, [sp, #8]
 800b0d0:	b96b      	cbnz	r3, 800b0ee <_dtoa_r+0x93e>
 800b0d2:	4631      	mov	r1, r6
 800b0d4:	2205      	movs	r2, #5
 800b0d6:	4620      	mov	r0, r4
 800b0d8:	f000 f9c6 	bl	800b468 <__multadd>
 800b0dc:	4601      	mov	r1, r0
 800b0de:	4606      	mov	r6, r0
 800b0e0:	ee18 0a10 	vmov	r0, s16
 800b0e4:	f000 fbe0 	bl	800b8a8 <__mcmp>
 800b0e8:	2800      	cmp	r0, #0
 800b0ea:	f73f adbb 	bgt.w	800ac64 <_dtoa_r+0x4b4>
 800b0ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0f0:	9d01      	ldr	r5, [sp, #4]
 800b0f2:	43db      	mvns	r3, r3
 800b0f4:	9300      	str	r3, [sp, #0]
 800b0f6:	f04f 0800 	mov.w	r8, #0
 800b0fa:	4631      	mov	r1, r6
 800b0fc:	4620      	mov	r0, r4
 800b0fe:	f000 f991 	bl	800b424 <_Bfree>
 800b102:	2f00      	cmp	r7, #0
 800b104:	f43f aea4 	beq.w	800ae50 <_dtoa_r+0x6a0>
 800b108:	f1b8 0f00 	cmp.w	r8, #0
 800b10c:	d005      	beq.n	800b11a <_dtoa_r+0x96a>
 800b10e:	45b8      	cmp	r8, r7
 800b110:	d003      	beq.n	800b11a <_dtoa_r+0x96a>
 800b112:	4641      	mov	r1, r8
 800b114:	4620      	mov	r0, r4
 800b116:	f000 f985 	bl	800b424 <_Bfree>
 800b11a:	4639      	mov	r1, r7
 800b11c:	4620      	mov	r0, r4
 800b11e:	f000 f981 	bl	800b424 <_Bfree>
 800b122:	e695      	b.n	800ae50 <_dtoa_r+0x6a0>
 800b124:	2600      	movs	r6, #0
 800b126:	4637      	mov	r7, r6
 800b128:	e7e1      	b.n	800b0ee <_dtoa_r+0x93e>
 800b12a:	9700      	str	r7, [sp, #0]
 800b12c:	4637      	mov	r7, r6
 800b12e:	e599      	b.n	800ac64 <_dtoa_r+0x4b4>
 800b130:	40240000 	.word	0x40240000
 800b134:	9b08      	ldr	r3, [sp, #32]
 800b136:	2b00      	cmp	r3, #0
 800b138:	f000 80ca 	beq.w	800b2d0 <_dtoa_r+0xb20>
 800b13c:	9b03      	ldr	r3, [sp, #12]
 800b13e:	9302      	str	r3, [sp, #8]
 800b140:	2d00      	cmp	r5, #0
 800b142:	dd05      	ble.n	800b150 <_dtoa_r+0x9a0>
 800b144:	4639      	mov	r1, r7
 800b146:	462a      	mov	r2, r5
 800b148:	4620      	mov	r0, r4
 800b14a:	f000 fb3d 	bl	800b7c8 <__lshift>
 800b14e:	4607      	mov	r7, r0
 800b150:	f1b8 0f00 	cmp.w	r8, #0
 800b154:	d05b      	beq.n	800b20e <_dtoa_r+0xa5e>
 800b156:	6879      	ldr	r1, [r7, #4]
 800b158:	4620      	mov	r0, r4
 800b15a:	f000 f923 	bl	800b3a4 <_Balloc>
 800b15e:	4605      	mov	r5, r0
 800b160:	b928      	cbnz	r0, 800b16e <_dtoa_r+0x9be>
 800b162:	4b87      	ldr	r3, [pc, #540]	; (800b380 <_dtoa_r+0xbd0>)
 800b164:	4602      	mov	r2, r0
 800b166:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b16a:	f7ff bb3b 	b.w	800a7e4 <_dtoa_r+0x34>
 800b16e:	693a      	ldr	r2, [r7, #16]
 800b170:	3202      	adds	r2, #2
 800b172:	0092      	lsls	r2, r2, #2
 800b174:	f107 010c 	add.w	r1, r7, #12
 800b178:	300c      	adds	r0, #12
 800b17a:	f7fe fded 	bl	8009d58 <memcpy>
 800b17e:	2201      	movs	r2, #1
 800b180:	4629      	mov	r1, r5
 800b182:	4620      	mov	r0, r4
 800b184:	f000 fb20 	bl	800b7c8 <__lshift>
 800b188:	9b01      	ldr	r3, [sp, #4]
 800b18a:	f103 0901 	add.w	r9, r3, #1
 800b18e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800b192:	4413      	add	r3, r2
 800b194:	9305      	str	r3, [sp, #20]
 800b196:	f00a 0301 	and.w	r3, sl, #1
 800b19a:	46b8      	mov	r8, r7
 800b19c:	9304      	str	r3, [sp, #16]
 800b19e:	4607      	mov	r7, r0
 800b1a0:	4631      	mov	r1, r6
 800b1a2:	ee18 0a10 	vmov	r0, s16
 800b1a6:	f7ff fa77 	bl	800a698 <quorem>
 800b1aa:	4641      	mov	r1, r8
 800b1ac:	9002      	str	r0, [sp, #8]
 800b1ae:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b1b2:	ee18 0a10 	vmov	r0, s16
 800b1b6:	f000 fb77 	bl	800b8a8 <__mcmp>
 800b1ba:	463a      	mov	r2, r7
 800b1bc:	9003      	str	r0, [sp, #12]
 800b1be:	4631      	mov	r1, r6
 800b1c0:	4620      	mov	r0, r4
 800b1c2:	f000 fb8d 	bl	800b8e0 <__mdiff>
 800b1c6:	68c2      	ldr	r2, [r0, #12]
 800b1c8:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800b1cc:	4605      	mov	r5, r0
 800b1ce:	bb02      	cbnz	r2, 800b212 <_dtoa_r+0xa62>
 800b1d0:	4601      	mov	r1, r0
 800b1d2:	ee18 0a10 	vmov	r0, s16
 800b1d6:	f000 fb67 	bl	800b8a8 <__mcmp>
 800b1da:	4602      	mov	r2, r0
 800b1dc:	4629      	mov	r1, r5
 800b1de:	4620      	mov	r0, r4
 800b1e0:	9207      	str	r2, [sp, #28]
 800b1e2:	f000 f91f 	bl	800b424 <_Bfree>
 800b1e6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800b1ea:	ea43 0102 	orr.w	r1, r3, r2
 800b1ee:	9b04      	ldr	r3, [sp, #16]
 800b1f0:	430b      	orrs	r3, r1
 800b1f2:	464d      	mov	r5, r9
 800b1f4:	d10f      	bne.n	800b216 <_dtoa_r+0xa66>
 800b1f6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b1fa:	d02a      	beq.n	800b252 <_dtoa_r+0xaa2>
 800b1fc:	9b03      	ldr	r3, [sp, #12]
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	dd02      	ble.n	800b208 <_dtoa_r+0xa58>
 800b202:	9b02      	ldr	r3, [sp, #8]
 800b204:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800b208:	f88b a000 	strb.w	sl, [fp]
 800b20c:	e775      	b.n	800b0fa <_dtoa_r+0x94a>
 800b20e:	4638      	mov	r0, r7
 800b210:	e7ba      	b.n	800b188 <_dtoa_r+0x9d8>
 800b212:	2201      	movs	r2, #1
 800b214:	e7e2      	b.n	800b1dc <_dtoa_r+0xa2c>
 800b216:	9b03      	ldr	r3, [sp, #12]
 800b218:	2b00      	cmp	r3, #0
 800b21a:	db04      	blt.n	800b226 <_dtoa_r+0xa76>
 800b21c:	9906      	ldr	r1, [sp, #24]
 800b21e:	430b      	orrs	r3, r1
 800b220:	9904      	ldr	r1, [sp, #16]
 800b222:	430b      	orrs	r3, r1
 800b224:	d122      	bne.n	800b26c <_dtoa_r+0xabc>
 800b226:	2a00      	cmp	r2, #0
 800b228:	ddee      	ble.n	800b208 <_dtoa_r+0xa58>
 800b22a:	ee18 1a10 	vmov	r1, s16
 800b22e:	2201      	movs	r2, #1
 800b230:	4620      	mov	r0, r4
 800b232:	f000 fac9 	bl	800b7c8 <__lshift>
 800b236:	4631      	mov	r1, r6
 800b238:	ee08 0a10 	vmov	s16, r0
 800b23c:	f000 fb34 	bl	800b8a8 <__mcmp>
 800b240:	2800      	cmp	r0, #0
 800b242:	dc03      	bgt.n	800b24c <_dtoa_r+0xa9c>
 800b244:	d1e0      	bne.n	800b208 <_dtoa_r+0xa58>
 800b246:	f01a 0f01 	tst.w	sl, #1
 800b24a:	d0dd      	beq.n	800b208 <_dtoa_r+0xa58>
 800b24c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b250:	d1d7      	bne.n	800b202 <_dtoa_r+0xa52>
 800b252:	2339      	movs	r3, #57	; 0x39
 800b254:	f88b 3000 	strb.w	r3, [fp]
 800b258:	462b      	mov	r3, r5
 800b25a:	461d      	mov	r5, r3
 800b25c:	3b01      	subs	r3, #1
 800b25e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b262:	2a39      	cmp	r2, #57	; 0x39
 800b264:	d071      	beq.n	800b34a <_dtoa_r+0xb9a>
 800b266:	3201      	adds	r2, #1
 800b268:	701a      	strb	r2, [r3, #0]
 800b26a:	e746      	b.n	800b0fa <_dtoa_r+0x94a>
 800b26c:	2a00      	cmp	r2, #0
 800b26e:	dd07      	ble.n	800b280 <_dtoa_r+0xad0>
 800b270:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b274:	d0ed      	beq.n	800b252 <_dtoa_r+0xaa2>
 800b276:	f10a 0301 	add.w	r3, sl, #1
 800b27a:	f88b 3000 	strb.w	r3, [fp]
 800b27e:	e73c      	b.n	800b0fa <_dtoa_r+0x94a>
 800b280:	9b05      	ldr	r3, [sp, #20]
 800b282:	f809 ac01 	strb.w	sl, [r9, #-1]
 800b286:	4599      	cmp	r9, r3
 800b288:	d047      	beq.n	800b31a <_dtoa_r+0xb6a>
 800b28a:	ee18 1a10 	vmov	r1, s16
 800b28e:	2300      	movs	r3, #0
 800b290:	220a      	movs	r2, #10
 800b292:	4620      	mov	r0, r4
 800b294:	f000 f8e8 	bl	800b468 <__multadd>
 800b298:	45b8      	cmp	r8, r7
 800b29a:	ee08 0a10 	vmov	s16, r0
 800b29e:	f04f 0300 	mov.w	r3, #0
 800b2a2:	f04f 020a 	mov.w	r2, #10
 800b2a6:	4641      	mov	r1, r8
 800b2a8:	4620      	mov	r0, r4
 800b2aa:	d106      	bne.n	800b2ba <_dtoa_r+0xb0a>
 800b2ac:	f000 f8dc 	bl	800b468 <__multadd>
 800b2b0:	4680      	mov	r8, r0
 800b2b2:	4607      	mov	r7, r0
 800b2b4:	f109 0901 	add.w	r9, r9, #1
 800b2b8:	e772      	b.n	800b1a0 <_dtoa_r+0x9f0>
 800b2ba:	f000 f8d5 	bl	800b468 <__multadd>
 800b2be:	4639      	mov	r1, r7
 800b2c0:	4680      	mov	r8, r0
 800b2c2:	2300      	movs	r3, #0
 800b2c4:	220a      	movs	r2, #10
 800b2c6:	4620      	mov	r0, r4
 800b2c8:	f000 f8ce 	bl	800b468 <__multadd>
 800b2cc:	4607      	mov	r7, r0
 800b2ce:	e7f1      	b.n	800b2b4 <_dtoa_r+0xb04>
 800b2d0:	9b03      	ldr	r3, [sp, #12]
 800b2d2:	9302      	str	r3, [sp, #8]
 800b2d4:	9d01      	ldr	r5, [sp, #4]
 800b2d6:	ee18 0a10 	vmov	r0, s16
 800b2da:	4631      	mov	r1, r6
 800b2dc:	f7ff f9dc 	bl	800a698 <quorem>
 800b2e0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b2e4:	9b01      	ldr	r3, [sp, #4]
 800b2e6:	f805 ab01 	strb.w	sl, [r5], #1
 800b2ea:	1aea      	subs	r2, r5, r3
 800b2ec:	9b02      	ldr	r3, [sp, #8]
 800b2ee:	4293      	cmp	r3, r2
 800b2f0:	dd09      	ble.n	800b306 <_dtoa_r+0xb56>
 800b2f2:	ee18 1a10 	vmov	r1, s16
 800b2f6:	2300      	movs	r3, #0
 800b2f8:	220a      	movs	r2, #10
 800b2fa:	4620      	mov	r0, r4
 800b2fc:	f000 f8b4 	bl	800b468 <__multadd>
 800b300:	ee08 0a10 	vmov	s16, r0
 800b304:	e7e7      	b.n	800b2d6 <_dtoa_r+0xb26>
 800b306:	9b02      	ldr	r3, [sp, #8]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	bfc8      	it	gt
 800b30c:	461d      	movgt	r5, r3
 800b30e:	9b01      	ldr	r3, [sp, #4]
 800b310:	bfd8      	it	le
 800b312:	2501      	movle	r5, #1
 800b314:	441d      	add	r5, r3
 800b316:	f04f 0800 	mov.w	r8, #0
 800b31a:	ee18 1a10 	vmov	r1, s16
 800b31e:	2201      	movs	r2, #1
 800b320:	4620      	mov	r0, r4
 800b322:	f000 fa51 	bl	800b7c8 <__lshift>
 800b326:	4631      	mov	r1, r6
 800b328:	ee08 0a10 	vmov	s16, r0
 800b32c:	f000 fabc 	bl	800b8a8 <__mcmp>
 800b330:	2800      	cmp	r0, #0
 800b332:	dc91      	bgt.n	800b258 <_dtoa_r+0xaa8>
 800b334:	d102      	bne.n	800b33c <_dtoa_r+0xb8c>
 800b336:	f01a 0f01 	tst.w	sl, #1
 800b33a:	d18d      	bne.n	800b258 <_dtoa_r+0xaa8>
 800b33c:	462b      	mov	r3, r5
 800b33e:	461d      	mov	r5, r3
 800b340:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b344:	2a30      	cmp	r2, #48	; 0x30
 800b346:	d0fa      	beq.n	800b33e <_dtoa_r+0xb8e>
 800b348:	e6d7      	b.n	800b0fa <_dtoa_r+0x94a>
 800b34a:	9a01      	ldr	r2, [sp, #4]
 800b34c:	429a      	cmp	r2, r3
 800b34e:	d184      	bne.n	800b25a <_dtoa_r+0xaaa>
 800b350:	9b00      	ldr	r3, [sp, #0]
 800b352:	3301      	adds	r3, #1
 800b354:	9300      	str	r3, [sp, #0]
 800b356:	2331      	movs	r3, #49	; 0x31
 800b358:	7013      	strb	r3, [r2, #0]
 800b35a:	e6ce      	b.n	800b0fa <_dtoa_r+0x94a>
 800b35c:	4b09      	ldr	r3, [pc, #36]	; (800b384 <_dtoa_r+0xbd4>)
 800b35e:	f7ff ba95 	b.w	800a88c <_dtoa_r+0xdc>
 800b362:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b364:	2b00      	cmp	r3, #0
 800b366:	f47f aa6e 	bne.w	800a846 <_dtoa_r+0x96>
 800b36a:	4b07      	ldr	r3, [pc, #28]	; (800b388 <_dtoa_r+0xbd8>)
 800b36c:	f7ff ba8e 	b.w	800a88c <_dtoa_r+0xdc>
 800b370:	9b02      	ldr	r3, [sp, #8]
 800b372:	2b00      	cmp	r3, #0
 800b374:	dcae      	bgt.n	800b2d4 <_dtoa_r+0xb24>
 800b376:	9b06      	ldr	r3, [sp, #24]
 800b378:	2b02      	cmp	r3, #2
 800b37a:	f73f aea8 	bgt.w	800b0ce <_dtoa_r+0x91e>
 800b37e:	e7a9      	b.n	800b2d4 <_dtoa_r+0xb24>
 800b380:	0800cc8b 	.word	0x0800cc8b
 800b384:	0800cbe8 	.word	0x0800cbe8
 800b388:	0800cc0c 	.word	0x0800cc0c

0800b38c <_localeconv_r>:
 800b38c:	4800      	ldr	r0, [pc, #0]	; (800b390 <_localeconv_r+0x4>)
 800b38e:	4770      	bx	lr
 800b390:	20000250 	.word	0x20000250

0800b394 <malloc>:
 800b394:	4b02      	ldr	r3, [pc, #8]	; (800b3a0 <malloc+0xc>)
 800b396:	4601      	mov	r1, r0
 800b398:	6818      	ldr	r0, [r3, #0]
 800b39a:	f000 bc09 	b.w	800bbb0 <_malloc_r>
 800b39e:	bf00      	nop
 800b3a0:	200000fc 	.word	0x200000fc

0800b3a4 <_Balloc>:
 800b3a4:	b570      	push	{r4, r5, r6, lr}
 800b3a6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b3a8:	4604      	mov	r4, r0
 800b3aa:	460d      	mov	r5, r1
 800b3ac:	b976      	cbnz	r6, 800b3cc <_Balloc+0x28>
 800b3ae:	2010      	movs	r0, #16
 800b3b0:	f7ff fff0 	bl	800b394 <malloc>
 800b3b4:	4602      	mov	r2, r0
 800b3b6:	6260      	str	r0, [r4, #36]	; 0x24
 800b3b8:	b920      	cbnz	r0, 800b3c4 <_Balloc+0x20>
 800b3ba:	4b18      	ldr	r3, [pc, #96]	; (800b41c <_Balloc+0x78>)
 800b3bc:	4818      	ldr	r0, [pc, #96]	; (800b420 <_Balloc+0x7c>)
 800b3be:	2166      	movs	r1, #102	; 0x66
 800b3c0:	f000 fdd6 	bl	800bf70 <__assert_func>
 800b3c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b3c8:	6006      	str	r6, [r0, #0]
 800b3ca:	60c6      	str	r6, [r0, #12]
 800b3cc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b3ce:	68f3      	ldr	r3, [r6, #12]
 800b3d0:	b183      	cbz	r3, 800b3f4 <_Balloc+0x50>
 800b3d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b3d4:	68db      	ldr	r3, [r3, #12]
 800b3d6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b3da:	b9b8      	cbnz	r0, 800b40c <_Balloc+0x68>
 800b3dc:	2101      	movs	r1, #1
 800b3de:	fa01 f605 	lsl.w	r6, r1, r5
 800b3e2:	1d72      	adds	r2, r6, #5
 800b3e4:	0092      	lsls	r2, r2, #2
 800b3e6:	4620      	mov	r0, r4
 800b3e8:	f000 fb60 	bl	800baac <_calloc_r>
 800b3ec:	b160      	cbz	r0, 800b408 <_Balloc+0x64>
 800b3ee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b3f2:	e00e      	b.n	800b412 <_Balloc+0x6e>
 800b3f4:	2221      	movs	r2, #33	; 0x21
 800b3f6:	2104      	movs	r1, #4
 800b3f8:	4620      	mov	r0, r4
 800b3fa:	f000 fb57 	bl	800baac <_calloc_r>
 800b3fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b400:	60f0      	str	r0, [r6, #12]
 800b402:	68db      	ldr	r3, [r3, #12]
 800b404:	2b00      	cmp	r3, #0
 800b406:	d1e4      	bne.n	800b3d2 <_Balloc+0x2e>
 800b408:	2000      	movs	r0, #0
 800b40a:	bd70      	pop	{r4, r5, r6, pc}
 800b40c:	6802      	ldr	r2, [r0, #0]
 800b40e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b412:	2300      	movs	r3, #0
 800b414:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b418:	e7f7      	b.n	800b40a <_Balloc+0x66>
 800b41a:	bf00      	nop
 800b41c:	0800cc19 	.word	0x0800cc19
 800b420:	0800cc9c 	.word	0x0800cc9c

0800b424 <_Bfree>:
 800b424:	b570      	push	{r4, r5, r6, lr}
 800b426:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b428:	4605      	mov	r5, r0
 800b42a:	460c      	mov	r4, r1
 800b42c:	b976      	cbnz	r6, 800b44c <_Bfree+0x28>
 800b42e:	2010      	movs	r0, #16
 800b430:	f7ff ffb0 	bl	800b394 <malloc>
 800b434:	4602      	mov	r2, r0
 800b436:	6268      	str	r0, [r5, #36]	; 0x24
 800b438:	b920      	cbnz	r0, 800b444 <_Bfree+0x20>
 800b43a:	4b09      	ldr	r3, [pc, #36]	; (800b460 <_Bfree+0x3c>)
 800b43c:	4809      	ldr	r0, [pc, #36]	; (800b464 <_Bfree+0x40>)
 800b43e:	218a      	movs	r1, #138	; 0x8a
 800b440:	f000 fd96 	bl	800bf70 <__assert_func>
 800b444:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b448:	6006      	str	r6, [r0, #0]
 800b44a:	60c6      	str	r6, [r0, #12]
 800b44c:	b13c      	cbz	r4, 800b45e <_Bfree+0x3a>
 800b44e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b450:	6862      	ldr	r2, [r4, #4]
 800b452:	68db      	ldr	r3, [r3, #12]
 800b454:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b458:	6021      	str	r1, [r4, #0]
 800b45a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b45e:	bd70      	pop	{r4, r5, r6, pc}
 800b460:	0800cc19 	.word	0x0800cc19
 800b464:	0800cc9c 	.word	0x0800cc9c

0800b468 <__multadd>:
 800b468:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b46c:	690d      	ldr	r5, [r1, #16]
 800b46e:	4607      	mov	r7, r0
 800b470:	460c      	mov	r4, r1
 800b472:	461e      	mov	r6, r3
 800b474:	f101 0c14 	add.w	ip, r1, #20
 800b478:	2000      	movs	r0, #0
 800b47a:	f8dc 3000 	ldr.w	r3, [ip]
 800b47e:	b299      	uxth	r1, r3
 800b480:	fb02 6101 	mla	r1, r2, r1, r6
 800b484:	0c1e      	lsrs	r6, r3, #16
 800b486:	0c0b      	lsrs	r3, r1, #16
 800b488:	fb02 3306 	mla	r3, r2, r6, r3
 800b48c:	b289      	uxth	r1, r1
 800b48e:	3001      	adds	r0, #1
 800b490:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b494:	4285      	cmp	r5, r0
 800b496:	f84c 1b04 	str.w	r1, [ip], #4
 800b49a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b49e:	dcec      	bgt.n	800b47a <__multadd+0x12>
 800b4a0:	b30e      	cbz	r6, 800b4e6 <__multadd+0x7e>
 800b4a2:	68a3      	ldr	r3, [r4, #8]
 800b4a4:	42ab      	cmp	r3, r5
 800b4a6:	dc19      	bgt.n	800b4dc <__multadd+0x74>
 800b4a8:	6861      	ldr	r1, [r4, #4]
 800b4aa:	4638      	mov	r0, r7
 800b4ac:	3101      	adds	r1, #1
 800b4ae:	f7ff ff79 	bl	800b3a4 <_Balloc>
 800b4b2:	4680      	mov	r8, r0
 800b4b4:	b928      	cbnz	r0, 800b4c2 <__multadd+0x5a>
 800b4b6:	4602      	mov	r2, r0
 800b4b8:	4b0c      	ldr	r3, [pc, #48]	; (800b4ec <__multadd+0x84>)
 800b4ba:	480d      	ldr	r0, [pc, #52]	; (800b4f0 <__multadd+0x88>)
 800b4bc:	21b5      	movs	r1, #181	; 0xb5
 800b4be:	f000 fd57 	bl	800bf70 <__assert_func>
 800b4c2:	6922      	ldr	r2, [r4, #16]
 800b4c4:	3202      	adds	r2, #2
 800b4c6:	f104 010c 	add.w	r1, r4, #12
 800b4ca:	0092      	lsls	r2, r2, #2
 800b4cc:	300c      	adds	r0, #12
 800b4ce:	f7fe fc43 	bl	8009d58 <memcpy>
 800b4d2:	4621      	mov	r1, r4
 800b4d4:	4638      	mov	r0, r7
 800b4d6:	f7ff ffa5 	bl	800b424 <_Bfree>
 800b4da:	4644      	mov	r4, r8
 800b4dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b4e0:	3501      	adds	r5, #1
 800b4e2:	615e      	str	r6, [r3, #20]
 800b4e4:	6125      	str	r5, [r4, #16]
 800b4e6:	4620      	mov	r0, r4
 800b4e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b4ec:	0800cc8b 	.word	0x0800cc8b
 800b4f0:	0800cc9c 	.word	0x0800cc9c

0800b4f4 <__hi0bits>:
 800b4f4:	0c03      	lsrs	r3, r0, #16
 800b4f6:	041b      	lsls	r3, r3, #16
 800b4f8:	b9d3      	cbnz	r3, 800b530 <__hi0bits+0x3c>
 800b4fa:	0400      	lsls	r0, r0, #16
 800b4fc:	2310      	movs	r3, #16
 800b4fe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b502:	bf04      	itt	eq
 800b504:	0200      	lsleq	r0, r0, #8
 800b506:	3308      	addeq	r3, #8
 800b508:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b50c:	bf04      	itt	eq
 800b50e:	0100      	lsleq	r0, r0, #4
 800b510:	3304      	addeq	r3, #4
 800b512:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b516:	bf04      	itt	eq
 800b518:	0080      	lsleq	r0, r0, #2
 800b51a:	3302      	addeq	r3, #2
 800b51c:	2800      	cmp	r0, #0
 800b51e:	db05      	blt.n	800b52c <__hi0bits+0x38>
 800b520:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b524:	f103 0301 	add.w	r3, r3, #1
 800b528:	bf08      	it	eq
 800b52a:	2320      	moveq	r3, #32
 800b52c:	4618      	mov	r0, r3
 800b52e:	4770      	bx	lr
 800b530:	2300      	movs	r3, #0
 800b532:	e7e4      	b.n	800b4fe <__hi0bits+0xa>

0800b534 <__lo0bits>:
 800b534:	6803      	ldr	r3, [r0, #0]
 800b536:	f013 0207 	ands.w	r2, r3, #7
 800b53a:	4601      	mov	r1, r0
 800b53c:	d00b      	beq.n	800b556 <__lo0bits+0x22>
 800b53e:	07da      	lsls	r2, r3, #31
 800b540:	d423      	bmi.n	800b58a <__lo0bits+0x56>
 800b542:	0798      	lsls	r0, r3, #30
 800b544:	bf49      	itett	mi
 800b546:	085b      	lsrmi	r3, r3, #1
 800b548:	089b      	lsrpl	r3, r3, #2
 800b54a:	2001      	movmi	r0, #1
 800b54c:	600b      	strmi	r3, [r1, #0]
 800b54e:	bf5c      	itt	pl
 800b550:	600b      	strpl	r3, [r1, #0]
 800b552:	2002      	movpl	r0, #2
 800b554:	4770      	bx	lr
 800b556:	b298      	uxth	r0, r3
 800b558:	b9a8      	cbnz	r0, 800b586 <__lo0bits+0x52>
 800b55a:	0c1b      	lsrs	r3, r3, #16
 800b55c:	2010      	movs	r0, #16
 800b55e:	b2da      	uxtb	r2, r3
 800b560:	b90a      	cbnz	r2, 800b566 <__lo0bits+0x32>
 800b562:	3008      	adds	r0, #8
 800b564:	0a1b      	lsrs	r3, r3, #8
 800b566:	071a      	lsls	r2, r3, #28
 800b568:	bf04      	itt	eq
 800b56a:	091b      	lsreq	r3, r3, #4
 800b56c:	3004      	addeq	r0, #4
 800b56e:	079a      	lsls	r2, r3, #30
 800b570:	bf04      	itt	eq
 800b572:	089b      	lsreq	r3, r3, #2
 800b574:	3002      	addeq	r0, #2
 800b576:	07da      	lsls	r2, r3, #31
 800b578:	d403      	bmi.n	800b582 <__lo0bits+0x4e>
 800b57a:	085b      	lsrs	r3, r3, #1
 800b57c:	f100 0001 	add.w	r0, r0, #1
 800b580:	d005      	beq.n	800b58e <__lo0bits+0x5a>
 800b582:	600b      	str	r3, [r1, #0]
 800b584:	4770      	bx	lr
 800b586:	4610      	mov	r0, r2
 800b588:	e7e9      	b.n	800b55e <__lo0bits+0x2a>
 800b58a:	2000      	movs	r0, #0
 800b58c:	4770      	bx	lr
 800b58e:	2020      	movs	r0, #32
 800b590:	4770      	bx	lr
	...

0800b594 <__i2b>:
 800b594:	b510      	push	{r4, lr}
 800b596:	460c      	mov	r4, r1
 800b598:	2101      	movs	r1, #1
 800b59a:	f7ff ff03 	bl	800b3a4 <_Balloc>
 800b59e:	4602      	mov	r2, r0
 800b5a0:	b928      	cbnz	r0, 800b5ae <__i2b+0x1a>
 800b5a2:	4b05      	ldr	r3, [pc, #20]	; (800b5b8 <__i2b+0x24>)
 800b5a4:	4805      	ldr	r0, [pc, #20]	; (800b5bc <__i2b+0x28>)
 800b5a6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b5aa:	f000 fce1 	bl	800bf70 <__assert_func>
 800b5ae:	2301      	movs	r3, #1
 800b5b0:	6144      	str	r4, [r0, #20]
 800b5b2:	6103      	str	r3, [r0, #16]
 800b5b4:	bd10      	pop	{r4, pc}
 800b5b6:	bf00      	nop
 800b5b8:	0800cc8b 	.word	0x0800cc8b
 800b5bc:	0800cc9c 	.word	0x0800cc9c

0800b5c0 <__multiply>:
 800b5c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5c4:	4691      	mov	r9, r2
 800b5c6:	690a      	ldr	r2, [r1, #16]
 800b5c8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b5cc:	429a      	cmp	r2, r3
 800b5ce:	bfb8      	it	lt
 800b5d0:	460b      	movlt	r3, r1
 800b5d2:	460c      	mov	r4, r1
 800b5d4:	bfbc      	itt	lt
 800b5d6:	464c      	movlt	r4, r9
 800b5d8:	4699      	movlt	r9, r3
 800b5da:	6927      	ldr	r7, [r4, #16]
 800b5dc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b5e0:	68a3      	ldr	r3, [r4, #8]
 800b5e2:	6861      	ldr	r1, [r4, #4]
 800b5e4:	eb07 060a 	add.w	r6, r7, sl
 800b5e8:	42b3      	cmp	r3, r6
 800b5ea:	b085      	sub	sp, #20
 800b5ec:	bfb8      	it	lt
 800b5ee:	3101      	addlt	r1, #1
 800b5f0:	f7ff fed8 	bl	800b3a4 <_Balloc>
 800b5f4:	b930      	cbnz	r0, 800b604 <__multiply+0x44>
 800b5f6:	4602      	mov	r2, r0
 800b5f8:	4b44      	ldr	r3, [pc, #272]	; (800b70c <__multiply+0x14c>)
 800b5fa:	4845      	ldr	r0, [pc, #276]	; (800b710 <__multiply+0x150>)
 800b5fc:	f240 115d 	movw	r1, #349	; 0x15d
 800b600:	f000 fcb6 	bl	800bf70 <__assert_func>
 800b604:	f100 0514 	add.w	r5, r0, #20
 800b608:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b60c:	462b      	mov	r3, r5
 800b60e:	2200      	movs	r2, #0
 800b610:	4543      	cmp	r3, r8
 800b612:	d321      	bcc.n	800b658 <__multiply+0x98>
 800b614:	f104 0314 	add.w	r3, r4, #20
 800b618:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b61c:	f109 0314 	add.w	r3, r9, #20
 800b620:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b624:	9202      	str	r2, [sp, #8]
 800b626:	1b3a      	subs	r2, r7, r4
 800b628:	3a15      	subs	r2, #21
 800b62a:	f022 0203 	bic.w	r2, r2, #3
 800b62e:	3204      	adds	r2, #4
 800b630:	f104 0115 	add.w	r1, r4, #21
 800b634:	428f      	cmp	r7, r1
 800b636:	bf38      	it	cc
 800b638:	2204      	movcc	r2, #4
 800b63a:	9201      	str	r2, [sp, #4]
 800b63c:	9a02      	ldr	r2, [sp, #8]
 800b63e:	9303      	str	r3, [sp, #12]
 800b640:	429a      	cmp	r2, r3
 800b642:	d80c      	bhi.n	800b65e <__multiply+0x9e>
 800b644:	2e00      	cmp	r6, #0
 800b646:	dd03      	ble.n	800b650 <__multiply+0x90>
 800b648:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d05a      	beq.n	800b706 <__multiply+0x146>
 800b650:	6106      	str	r6, [r0, #16]
 800b652:	b005      	add	sp, #20
 800b654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b658:	f843 2b04 	str.w	r2, [r3], #4
 800b65c:	e7d8      	b.n	800b610 <__multiply+0x50>
 800b65e:	f8b3 a000 	ldrh.w	sl, [r3]
 800b662:	f1ba 0f00 	cmp.w	sl, #0
 800b666:	d024      	beq.n	800b6b2 <__multiply+0xf2>
 800b668:	f104 0e14 	add.w	lr, r4, #20
 800b66c:	46a9      	mov	r9, r5
 800b66e:	f04f 0c00 	mov.w	ip, #0
 800b672:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b676:	f8d9 1000 	ldr.w	r1, [r9]
 800b67a:	fa1f fb82 	uxth.w	fp, r2
 800b67e:	b289      	uxth	r1, r1
 800b680:	fb0a 110b 	mla	r1, sl, fp, r1
 800b684:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b688:	f8d9 2000 	ldr.w	r2, [r9]
 800b68c:	4461      	add	r1, ip
 800b68e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b692:	fb0a c20b 	mla	r2, sl, fp, ip
 800b696:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b69a:	b289      	uxth	r1, r1
 800b69c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b6a0:	4577      	cmp	r7, lr
 800b6a2:	f849 1b04 	str.w	r1, [r9], #4
 800b6a6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b6aa:	d8e2      	bhi.n	800b672 <__multiply+0xb2>
 800b6ac:	9a01      	ldr	r2, [sp, #4]
 800b6ae:	f845 c002 	str.w	ip, [r5, r2]
 800b6b2:	9a03      	ldr	r2, [sp, #12]
 800b6b4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b6b8:	3304      	adds	r3, #4
 800b6ba:	f1b9 0f00 	cmp.w	r9, #0
 800b6be:	d020      	beq.n	800b702 <__multiply+0x142>
 800b6c0:	6829      	ldr	r1, [r5, #0]
 800b6c2:	f104 0c14 	add.w	ip, r4, #20
 800b6c6:	46ae      	mov	lr, r5
 800b6c8:	f04f 0a00 	mov.w	sl, #0
 800b6cc:	f8bc b000 	ldrh.w	fp, [ip]
 800b6d0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b6d4:	fb09 220b 	mla	r2, r9, fp, r2
 800b6d8:	4492      	add	sl, r2
 800b6da:	b289      	uxth	r1, r1
 800b6dc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b6e0:	f84e 1b04 	str.w	r1, [lr], #4
 800b6e4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b6e8:	f8be 1000 	ldrh.w	r1, [lr]
 800b6ec:	0c12      	lsrs	r2, r2, #16
 800b6ee:	fb09 1102 	mla	r1, r9, r2, r1
 800b6f2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b6f6:	4567      	cmp	r7, ip
 800b6f8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b6fc:	d8e6      	bhi.n	800b6cc <__multiply+0x10c>
 800b6fe:	9a01      	ldr	r2, [sp, #4]
 800b700:	50a9      	str	r1, [r5, r2]
 800b702:	3504      	adds	r5, #4
 800b704:	e79a      	b.n	800b63c <__multiply+0x7c>
 800b706:	3e01      	subs	r6, #1
 800b708:	e79c      	b.n	800b644 <__multiply+0x84>
 800b70a:	bf00      	nop
 800b70c:	0800cc8b 	.word	0x0800cc8b
 800b710:	0800cc9c 	.word	0x0800cc9c

0800b714 <__pow5mult>:
 800b714:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b718:	4615      	mov	r5, r2
 800b71a:	f012 0203 	ands.w	r2, r2, #3
 800b71e:	4606      	mov	r6, r0
 800b720:	460f      	mov	r7, r1
 800b722:	d007      	beq.n	800b734 <__pow5mult+0x20>
 800b724:	4c25      	ldr	r4, [pc, #148]	; (800b7bc <__pow5mult+0xa8>)
 800b726:	3a01      	subs	r2, #1
 800b728:	2300      	movs	r3, #0
 800b72a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b72e:	f7ff fe9b 	bl	800b468 <__multadd>
 800b732:	4607      	mov	r7, r0
 800b734:	10ad      	asrs	r5, r5, #2
 800b736:	d03d      	beq.n	800b7b4 <__pow5mult+0xa0>
 800b738:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b73a:	b97c      	cbnz	r4, 800b75c <__pow5mult+0x48>
 800b73c:	2010      	movs	r0, #16
 800b73e:	f7ff fe29 	bl	800b394 <malloc>
 800b742:	4602      	mov	r2, r0
 800b744:	6270      	str	r0, [r6, #36]	; 0x24
 800b746:	b928      	cbnz	r0, 800b754 <__pow5mult+0x40>
 800b748:	4b1d      	ldr	r3, [pc, #116]	; (800b7c0 <__pow5mult+0xac>)
 800b74a:	481e      	ldr	r0, [pc, #120]	; (800b7c4 <__pow5mult+0xb0>)
 800b74c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b750:	f000 fc0e 	bl	800bf70 <__assert_func>
 800b754:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b758:	6004      	str	r4, [r0, #0]
 800b75a:	60c4      	str	r4, [r0, #12]
 800b75c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b760:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b764:	b94c      	cbnz	r4, 800b77a <__pow5mult+0x66>
 800b766:	f240 2171 	movw	r1, #625	; 0x271
 800b76a:	4630      	mov	r0, r6
 800b76c:	f7ff ff12 	bl	800b594 <__i2b>
 800b770:	2300      	movs	r3, #0
 800b772:	f8c8 0008 	str.w	r0, [r8, #8]
 800b776:	4604      	mov	r4, r0
 800b778:	6003      	str	r3, [r0, #0]
 800b77a:	f04f 0900 	mov.w	r9, #0
 800b77e:	07eb      	lsls	r3, r5, #31
 800b780:	d50a      	bpl.n	800b798 <__pow5mult+0x84>
 800b782:	4639      	mov	r1, r7
 800b784:	4622      	mov	r2, r4
 800b786:	4630      	mov	r0, r6
 800b788:	f7ff ff1a 	bl	800b5c0 <__multiply>
 800b78c:	4639      	mov	r1, r7
 800b78e:	4680      	mov	r8, r0
 800b790:	4630      	mov	r0, r6
 800b792:	f7ff fe47 	bl	800b424 <_Bfree>
 800b796:	4647      	mov	r7, r8
 800b798:	106d      	asrs	r5, r5, #1
 800b79a:	d00b      	beq.n	800b7b4 <__pow5mult+0xa0>
 800b79c:	6820      	ldr	r0, [r4, #0]
 800b79e:	b938      	cbnz	r0, 800b7b0 <__pow5mult+0x9c>
 800b7a0:	4622      	mov	r2, r4
 800b7a2:	4621      	mov	r1, r4
 800b7a4:	4630      	mov	r0, r6
 800b7a6:	f7ff ff0b 	bl	800b5c0 <__multiply>
 800b7aa:	6020      	str	r0, [r4, #0]
 800b7ac:	f8c0 9000 	str.w	r9, [r0]
 800b7b0:	4604      	mov	r4, r0
 800b7b2:	e7e4      	b.n	800b77e <__pow5mult+0x6a>
 800b7b4:	4638      	mov	r0, r7
 800b7b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b7ba:	bf00      	nop
 800b7bc:	0800cde8 	.word	0x0800cde8
 800b7c0:	0800cc19 	.word	0x0800cc19
 800b7c4:	0800cc9c 	.word	0x0800cc9c

0800b7c8 <__lshift>:
 800b7c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b7cc:	460c      	mov	r4, r1
 800b7ce:	6849      	ldr	r1, [r1, #4]
 800b7d0:	6923      	ldr	r3, [r4, #16]
 800b7d2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b7d6:	68a3      	ldr	r3, [r4, #8]
 800b7d8:	4607      	mov	r7, r0
 800b7da:	4691      	mov	r9, r2
 800b7dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b7e0:	f108 0601 	add.w	r6, r8, #1
 800b7e4:	42b3      	cmp	r3, r6
 800b7e6:	db0b      	blt.n	800b800 <__lshift+0x38>
 800b7e8:	4638      	mov	r0, r7
 800b7ea:	f7ff fddb 	bl	800b3a4 <_Balloc>
 800b7ee:	4605      	mov	r5, r0
 800b7f0:	b948      	cbnz	r0, 800b806 <__lshift+0x3e>
 800b7f2:	4602      	mov	r2, r0
 800b7f4:	4b2a      	ldr	r3, [pc, #168]	; (800b8a0 <__lshift+0xd8>)
 800b7f6:	482b      	ldr	r0, [pc, #172]	; (800b8a4 <__lshift+0xdc>)
 800b7f8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b7fc:	f000 fbb8 	bl	800bf70 <__assert_func>
 800b800:	3101      	adds	r1, #1
 800b802:	005b      	lsls	r3, r3, #1
 800b804:	e7ee      	b.n	800b7e4 <__lshift+0x1c>
 800b806:	2300      	movs	r3, #0
 800b808:	f100 0114 	add.w	r1, r0, #20
 800b80c:	f100 0210 	add.w	r2, r0, #16
 800b810:	4618      	mov	r0, r3
 800b812:	4553      	cmp	r3, sl
 800b814:	db37      	blt.n	800b886 <__lshift+0xbe>
 800b816:	6920      	ldr	r0, [r4, #16]
 800b818:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b81c:	f104 0314 	add.w	r3, r4, #20
 800b820:	f019 091f 	ands.w	r9, r9, #31
 800b824:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b828:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b82c:	d02f      	beq.n	800b88e <__lshift+0xc6>
 800b82e:	f1c9 0e20 	rsb	lr, r9, #32
 800b832:	468a      	mov	sl, r1
 800b834:	f04f 0c00 	mov.w	ip, #0
 800b838:	681a      	ldr	r2, [r3, #0]
 800b83a:	fa02 f209 	lsl.w	r2, r2, r9
 800b83e:	ea42 020c 	orr.w	r2, r2, ip
 800b842:	f84a 2b04 	str.w	r2, [sl], #4
 800b846:	f853 2b04 	ldr.w	r2, [r3], #4
 800b84a:	4298      	cmp	r0, r3
 800b84c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b850:	d8f2      	bhi.n	800b838 <__lshift+0x70>
 800b852:	1b03      	subs	r3, r0, r4
 800b854:	3b15      	subs	r3, #21
 800b856:	f023 0303 	bic.w	r3, r3, #3
 800b85a:	3304      	adds	r3, #4
 800b85c:	f104 0215 	add.w	r2, r4, #21
 800b860:	4290      	cmp	r0, r2
 800b862:	bf38      	it	cc
 800b864:	2304      	movcc	r3, #4
 800b866:	f841 c003 	str.w	ip, [r1, r3]
 800b86a:	f1bc 0f00 	cmp.w	ip, #0
 800b86e:	d001      	beq.n	800b874 <__lshift+0xac>
 800b870:	f108 0602 	add.w	r6, r8, #2
 800b874:	3e01      	subs	r6, #1
 800b876:	4638      	mov	r0, r7
 800b878:	612e      	str	r6, [r5, #16]
 800b87a:	4621      	mov	r1, r4
 800b87c:	f7ff fdd2 	bl	800b424 <_Bfree>
 800b880:	4628      	mov	r0, r5
 800b882:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b886:	f842 0f04 	str.w	r0, [r2, #4]!
 800b88a:	3301      	adds	r3, #1
 800b88c:	e7c1      	b.n	800b812 <__lshift+0x4a>
 800b88e:	3904      	subs	r1, #4
 800b890:	f853 2b04 	ldr.w	r2, [r3], #4
 800b894:	f841 2f04 	str.w	r2, [r1, #4]!
 800b898:	4298      	cmp	r0, r3
 800b89a:	d8f9      	bhi.n	800b890 <__lshift+0xc8>
 800b89c:	e7ea      	b.n	800b874 <__lshift+0xac>
 800b89e:	bf00      	nop
 800b8a0:	0800cc8b 	.word	0x0800cc8b
 800b8a4:	0800cc9c 	.word	0x0800cc9c

0800b8a8 <__mcmp>:
 800b8a8:	b530      	push	{r4, r5, lr}
 800b8aa:	6902      	ldr	r2, [r0, #16]
 800b8ac:	690c      	ldr	r4, [r1, #16]
 800b8ae:	1b12      	subs	r2, r2, r4
 800b8b0:	d10e      	bne.n	800b8d0 <__mcmp+0x28>
 800b8b2:	f100 0314 	add.w	r3, r0, #20
 800b8b6:	3114      	adds	r1, #20
 800b8b8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b8bc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b8c0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b8c4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b8c8:	42a5      	cmp	r5, r4
 800b8ca:	d003      	beq.n	800b8d4 <__mcmp+0x2c>
 800b8cc:	d305      	bcc.n	800b8da <__mcmp+0x32>
 800b8ce:	2201      	movs	r2, #1
 800b8d0:	4610      	mov	r0, r2
 800b8d2:	bd30      	pop	{r4, r5, pc}
 800b8d4:	4283      	cmp	r3, r0
 800b8d6:	d3f3      	bcc.n	800b8c0 <__mcmp+0x18>
 800b8d8:	e7fa      	b.n	800b8d0 <__mcmp+0x28>
 800b8da:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b8de:	e7f7      	b.n	800b8d0 <__mcmp+0x28>

0800b8e0 <__mdiff>:
 800b8e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8e4:	460c      	mov	r4, r1
 800b8e6:	4606      	mov	r6, r0
 800b8e8:	4611      	mov	r1, r2
 800b8ea:	4620      	mov	r0, r4
 800b8ec:	4690      	mov	r8, r2
 800b8ee:	f7ff ffdb 	bl	800b8a8 <__mcmp>
 800b8f2:	1e05      	subs	r5, r0, #0
 800b8f4:	d110      	bne.n	800b918 <__mdiff+0x38>
 800b8f6:	4629      	mov	r1, r5
 800b8f8:	4630      	mov	r0, r6
 800b8fa:	f7ff fd53 	bl	800b3a4 <_Balloc>
 800b8fe:	b930      	cbnz	r0, 800b90e <__mdiff+0x2e>
 800b900:	4b3a      	ldr	r3, [pc, #232]	; (800b9ec <__mdiff+0x10c>)
 800b902:	4602      	mov	r2, r0
 800b904:	f240 2132 	movw	r1, #562	; 0x232
 800b908:	4839      	ldr	r0, [pc, #228]	; (800b9f0 <__mdiff+0x110>)
 800b90a:	f000 fb31 	bl	800bf70 <__assert_func>
 800b90e:	2301      	movs	r3, #1
 800b910:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b914:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b918:	bfa4      	itt	ge
 800b91a:	4643      	movge	r3, r8
 800b91c:	46a0      	movge	r8, r4
 800b91e:	4630      	mov	r0, r6
 800b920:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b924:	bfa6      	itte	ge
 800b926:	461c      	movge	r4, r3
 800b928:	2500      	movge	r5, #0
 800b92a:	2501      	movlt	r5, #1
 800b92c:	f7ff fd3a 	bl	800b3a4 <_Balloc>
 800b930:	b920      	cbnz	r0, 800b93c <__mdiff+0x5c>
 800b932:	4b2e      	ldr	r3, [pc, #184]	; (800b9ec <__mdiff+0x10c>)
 800b934:	4602      	mov	r2, r0
 800b936:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b93a:	e7e5      	b.n	800b908 <__mdiff+0x28>
 800b93c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b940:	6926      	ldr	r6, [r4, #16]
 800b942:	60c5      	str	r5, [r0, #12]
 800b944:	f104 0914 	add.w	r9, r4, #20
 800b948:	f108 0514 	add.w	r5, r8, #20
 800b94c:	f100 0e14 	add.w	lr, r0, #20
 800b950:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b954:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b958:	f108 0210 	add.w	r2, r8, #16
 800b95c:	46f2      	mov	sl, lr
 800b95e:	2100      	movs	r1, #0
 800b960:	f859 3b04 	ldr.w	r3, [r9], #4
 800b964:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b968:	fa1f f883 	uxth.w	r8, r3
 800b96c:	fa11 f18b 	uxtah	r1, r1, fp
 800b970:	0c1b      	lsrs	r3, r3, #16
 800b972:	eba1 0808 	sub.w	r8, r1, r8
 800b976:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b97a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b97e:	fa1f f888 	uxth.w	r8, r8
 800b982:	1419      	asrs	r1, r3, #16
 800b984:	454e      	cmp	r6, r9
 800b986:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b98a:	f84a 3b04 	str.w	r3, [sl], #4
 800b98e:	d8e7      	bhi.n	800b960 <__mdiff+0x80>
 800b990:	1b33      	subs	r3, r6, r4
 800b992:	3b15      	subs	r3, #21
 800b994:	f023 0303 	bic.w	r3, r3, #3
 800b998:	3304      	adds	r3, #4
 800b99a:	3415      	adds	r4, #21
 800b99c:	42a6      	cmp	r6, r4
 800b99e:	bf38      	it	cc
 800b9a0:	2304      	movcc	r3, #4
 800b9a2:	441d      	add	r5, r3
 800b9a4:	4473      	add	r3, lr
 800b9a6:	469e      	mov	lr, r3
 800b9a8:	462e      	mov	r6, r5
 800b9aa:	4566      	cmp	r6, ip
 800b9ac:	d30e      	bcc.n	800b9cc <__mdiff+0xec>
 800b9ae:	f10c 0203 	add.w	r2, ip, #3
 800b9b2:	1b52      	subs	r2, r2, r5
 800b9b4:	f022 0203 	bic.w	r2, r2, #3
 800b9b8:	3d03      	subs	r5, #3
 800b9ba:	45ac      	cmp	ip, r5
 800b9bc:	bf38      	it	cc
 800b9be:	2200      	movcc	r2, #0
 800b9c0:	441a      	add	r2, r3
 800b9c2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b9c6:	b17b      	cbz	r3, 800b9e8 <__mdiff+0x108>
 800b9c8:	6107      	str	r7, [r0, #16]
 800b9ca:	e7a3      	b.n	800b914 <__mdiff+0x34>
 800b9cc:	f856 8b04 	ldr.w	r8, [r6], #4
 800b9d0:	fa11 f288 	uxtah	r2, r1, r8
 800b9d4:	1414      	asrs	r4, r2, #16
 800b9d6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b9da:	b292      	uxth	r2, r2
 800b9dc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b9e0:	f84e 2b04 	str.w	r2, [lr], #4
 800b9e4:	1421      	asrs	r1, r4, #16
 800b9e6:	e7e0      	b.n	800b9aa <__mdiff+0xca>
 800b9e8:	3f01      	subs	r7, #1
 800b9ea:	e7ea      	b.n	800b9c2 <__mdiff+0xe2>
 800b9ec:	0800cc8b 	.word	0x0800cc8b
 800b9f0:	0800cc9c 	.word	0x0800cc9c

0800b9f4 <__d2b>:
 800b9f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b9f8:	4689      	mov	r9, r1
 800b9fa:	2101      	movs	r1, #1
 800b9fc:	ec57 6b10 	vmov	r6, r7, d0
 800ba00:	4690      	mov	r8, r2
 800ba02:	f7ff fccf 	bl	800b3a4 <_Balloc>
 800ba06:	4604      	mov	r4, r0
 800ba08:	b930      	cbnz	r0, 800ba18 <__d2b+0x24>
 800ba0a:	4602      	mov	r2, r0
 800ba0c:	4b25      	ldr	r3, [pc, #148]	; (800baa4 <__d2b+0xb0>)
 800ba0e:	4826      	ldr	r0, [pc, #152]	; (800baa8 <__d2b+0xb4>)
 800ba10:	f240 310a 	movw	r1, #778	; 0x30a
 800ba14:	f000 faac 	bl	800bf70 <__assert_func>
 800ba18:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ba1c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ba20:	bb35      	cbnz	r5, 800ba70 <__d2b+0x7c>
 800ba22:	2e00      	cmp	r6, #0
 800ba24:	9301      	str	r3, [sp, #4]
 800ba26:	d028      	beq.n	800ba7a <__d2b+0x86>
 800ba28:	4668      	mov	r0, sp
 800ba2a:	9600      	str	r6, [sp, #0]
 800ba2c:	f7ff fd82 	bl	800b534 <__lo0bits>
 800ba30:	9900      	ldr	r1, [sp, #0]
 800ba32:	b300      	cbz	r0, 800ba76 <__d2b+0x82>
 800ba34:	9a01      	ldr	r2, [sp, #4]
 800ba36:	f1c0 0320 	rsb	r3, r0, #32
 800ba3a:	fa02 f303 	lsl.w	r3, r2, r3
 800ba3e:	430b      	orrs	r3, r1
 800ba40:	40c2      	lsrs	r2, r0
 800ba42:	6163      	str	r3, [r4, #20]
 800ba44:	9201      	str	r2, [sp, #4]
 800ba46:	9b01      	ldr	r3, [sp, #4]
 800ba48:	61a3      	str	r3, [r4, #24]
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	bf14      	ite	ne
 800ba4e:	2202      	movne	r2, #2
 800ba50:	2201      	moveq	r2, #1
 800ba52:	6122      	str	r2, [r4, #16]
 800ba54:	b1d5      	cbz	r5, 800ba8c <__d2b+0x98>
 800ba56:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ba5a:	4405      	add	r5, r0
 800ba5c:	f8c9 5000 	str.w	r5, [r9]
 800ba60:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ba64:	f8c8 0000 	str.w	r0, [r8]
 800ba68:	4620      	mov	r0, r4
 800ba6a:	b003      	add	sp, #12
 800ba6c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba70:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ba74:	e7d5      	b.n	800ba22 <__d2b+0x2e>
 800ba76:	6161      	str	r1, [r4, #20]
 800ba78:	e7e5      	b.n	800ba46 <__d2b+0x52>
 800ba7a:	a801      	add	r0, sp, #4
 800ba7c:	f7ff fd5a 	bl	800b534 <__lo0bits>
 800ba80:	9b01      	ldr	r3, [sp, #4]
 800ba82:	6163      	str	r3, [r4, #20]
 800ba84:	2201      	movs	r2, #1
 800ba86:	6122      	str	r2, [r4, #16]
 800ba88:	3020      	adds	r0, #32
 800ba8a:	e7e3      	b.n	800ba54 <__d2b+0x60>
 800ba8c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ba90:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ba94:	f8c9 0000 	str.w	r0, [r9]
 800ba98:	6918      	ldr	r0, [r3, #16]
 800ba9a:	f7ff fd2b 	bl	800b4f4 <__hi0bits>
 800ba9e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800baa2:	e7df      	b.n	800ba64 <__d2b+0x70>
 800baa4:	0800cc8b 	.word	0x0800cc8b
 800baa8:	0800cc9c 	.word	0x0800cc9c

0800baac <_calloc_r>:
 800baac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800baae:	fba1 2402 	umull	r2, r4, r1, r2
 800bab2:	b94c      	cbnz	r4, 800bac8 <_calloc_r+0x1c>
 800bab4:	4611      	mov	r1, r2
 800bab6:	9201      	str	r2, [sp, #4]
 800bab8:	f000 f87a 	bl	800bbb0 <_malloc_r>
 800babc:	9a01      	ldr	r2, [sp, #4]
 800babe:	4605      	mov	r5, r0
 800bac0:	b930      	cbnz	r0, 800bad0 <_calloc_r+0x24>
 800bac2:	4628      	mov	r0, r5
 800bac4:	b003      	add	sp, #12
 800bac6:	bd30      	pop	{r4, r5, pc}
 800bac8:	220c      	movs	r2, #12
 800baca:	6002      	str	r2, [r0, #0]
 800bacc:	2500      	movs	r5, #0
 800bace:	e7f8      	b.n	800bac2 <_calloc_r+0x16>
 800bad0:	4621      	mov	r1, r4
 800bad2:	f7fe f94f 	bl	8009d74 <memset>
 800bad6:	e7f4      	b.n	800bac2 <_calloc_r+0x16>

0800bad8 <_free_r>:
 800bad8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bada:	2900      	cmp	r1, #0
 800badc:	d044      	beq.n	800bb68 <_free_r+0x90>
 800bade:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bae2:	9001      	str	r0, [sp, #4]
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	f1a1 0404 	sub.w	r4, r1, #4
 800baea:	bfb8      	it	lt
 800baec:	18e4      	addlt	r4, r4, r3
 800baee:	f000 fa9b 	bl	800c028 <__malloc_lock>
 800baf2:	4a1e      	ldr	r2, [pc, #120]	; (800bb6c <_free_r+0x94>)
 800baf4:	9801      	ldr	r0, [sp, #4]
 800baf6:	6813      	ldr	r3, [r2, #0]
 800baf8:	b933      	cbnz	r3, 800bb08 <_free_r+0x30>
 800bafa:	6063      	str	r3, [r4, #4]
 800bafc:	6014      	str	r4, [r2, #0]
 800bafe:	b003      	add	sp, #12
 800bb00:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bb04:	f000 ba96 	b.w	800c034 <__malloc_unlock>
 800bb08:	42a3      	cmp	r3, r4
 800bb0a:	d908      	bls.n	800bb1e <_free_r+0x46>
 800bb0c:	6825      	ldr	r5, [r4, #0]
 800bb0e:	1961      	adds	r1, r4, r5
 800bb10:	428b      	cmp	r3, r1
 800bb12:	bf01      	itttt	eq
 800bb14:	6819      	ldreq	r1, [r3, #0]
 800bb16:	685b      	ldreq	r3, [r3, #4]
 800bb18:	1949      	addeq	r1, r1, r5
 800bb1a:	6021      	streq	r1, [r4, #0]
 800bb1c:	e7ed      	b.n	800bafa <_free_r+0x22>
 800bb1e:	461a      	mov	r2, r3
 800bb20:	685b      	ldr	r3, [r3, #4]
 800bb22:	b10b      	cbz	r3, 800bb28 <_free_r+0x50>
 800bb24:	42a3      	cmp	r3, r4
 800bb26:	d9fa      	bls.n	800bb1e <_free_r+0x46>
 800bb28:	6811      	ldr	r1, [r2, #0]
 800bb2a:	1855      	adds	r5, r2, r1
 800bb2c:	42a5      	cmp	r5, r4
 800bb2e:	d10b      	bne.n	800bb48 <_free_r+0x70>
 800bb30:	6824      	ldr	r4, [r4, #0]
 800bb32:	4421      	add	r1, r4
 800bb34:	1854      	adds	r4, r2, r1
 800bb36:	42a3      	cmp	r3, r4
 800bb38:	6011      	str	r1, [r2, #0]
 800bb3a:	d1e0      	bne.n	800bafe <_free_r+0x26>
 800bb3c:	681c      	ldr	r4, [r3, #0]
 800bb3e:	685b      	ldr	r3, [r3, #4]
 800bb40:	6053      	str	r3, [r2, #4]
 800bb42:	4421      	add	r1, r4
 800bb44:	6011      	str	r1, [r2, #0]
 800bb46:	e7da      	b.n	800bafe <_free_r+0x26>
 800bb48:	d902      	bls.n	800bb50 <_free_r+0x78>
 800bb4a:	230c      	movs	r3, #12
 800bb4c:	6003      	str	r3, [r0, #0]
 800bb4e:	e7d6      	b.n	800bafe <_free_r+0x26>
 800bb50:	6825      	ldr	r5, [r4, #0]
 800bb52:	1961      	adds	r1, r4, r5
 800bb54:	428b      	cmp	r3, r1
 800bb56:	bf04      	itt	eq
 800bb58:	6819      	ldreq	r1, [r3, #0]
 800bb5a:	685b      	ldreq	r3, [r3, #4]
 800bb5c:	6063      	str	r3, [r4, #4]
 800bb5e:	bf04      	itt	eq
 800bb60:	1949      	addeq	r1, r1, r5
 800bb62:	6021      	streq	r1, [r4, #0]
 800bb64:	6054      	str	r4, [r2, #4]
 800bb66:	e7ca      	b.n	800bafe <_free_r+0x26>
 800bb68:	b003      	add	sp, #12
 800bb6a:	bd30      	pop	{r4, r5, pc}
 800bb6c:	20002094 	.word	0x20002094

0800bb70 <sbrk_aligned>:
 800bb70:	b570      	push	{r4, r5, r6, lr}
 800bb72:	4e0e      	ldr	r6, [pc, #56]	; (800bbac <sbrk_aligned+0x3c>)
 800bb74:	460c      	mov	r4, r1
 800bb76:	6831      	ldr	r1, [r6, #0]
 800bb78:	4605      	mov	r5, r0
 800bb7a:	b911      	cbnz	r1, 800bb82 <sbrk_aligned+0x12>
 800bb7c:	f000 f9e8 	bl	800bf50 <_sbrk_r>
 800bb80:	6030      	str	r0, [r6, #0]
 800bb82:	4621      	mov	r1, r4
 800bb84:	4628      	mov	r0, r5
 800bb86:	f000 f9e3 	bl	800bf50 <_sbrk_r>
 800bb8a:	1c43      	adds	r3, r0, #1
 800bb8c:	d00a      	beq.n	800bba4 <sbrk_aligned+0x34>
 800bb8e:	1cc4      	adds	r4, r0, #3
 800bb90:	f024 0403 	bic.w	r4, r4, #3
 800bb94:	42a0      	cmp	r0, r4
 800bb96:	d007      	beq.n	800bba8 <sbrk_aligned+0x38>
 800bb98:	1a21      	subs	r1, r4, r0
 800bb9a:	4628      	mov	r0, r5
 800bb9c:	f000 f9d8 	bl	800bf50 <_sbrk_r>
 800bba0:	3001      	adds	r0, #1
 800bba2:	d101      	bne.n	800bba8 <sbrk_aligned+0x38>
 800bba4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800bba8:	4620      	mov	r0, r4
 800bbaa:	bd70      	pop	{r4, r5, r6, pc}
 800bbac:	20002098 	.word	0x20002098

0800bbb0 <_malloc_r>:
 800bbb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bbb4:	1ccd      	adds	r5, r1, #3
 800bbb6:	f025 0503 	bic.w	r5, r5, #3
 800bbba:	3508      	adds	r5, #8
 800bbbc:	2d0c      	cmp	r5, #12
 800bbbe:	bf38      	it	cc
 800bbc0:	250c      	movcc	r5, #12
 800bbc2:	2d00      	cmp	r5, #0
 800bbc4:	4607      	mov	r7, r0
 800bbc6:	db01      	blt.n	800bbcc <_malloc_r+0x1c>
 800bbc8:	42a9      	cmp	r1, r5
 800bbca:	d905      	bls.n	800bbd8 <_malloc_r+0x28>
 800bbcc:	230c      	movs	r3, #12
 800bbce:	603b      	str	r3, [r7, #0]
 800bbd0:	2600      	movs	r6, #0
 800bbd2:	4630      	mov	r0, r6
 800bbd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bbd8:	4e2e      	ldr	r6, [pc, #184]	; (800bc94 <_malloc_r+0xe4>)
 800bbda:	f000 fa25 	bl	800c028 <__malloc_lock>
 800bbde:	6833      	ldr	r3, [r6, #0]
 800bbe0:	461c      	mov	r4, r3
 800bbe2:	bb34      	cbnz	r4, 800bc32 <_malloc_r+0x82>
 800bbe4:	4629      	mov	r1, r5
 800bbe6:	4638      	mov	r0, r7
 800bbe8:	f7ff ffc2 	bl	800bb70 <sbrk_aligned>
 800bbec:	1c43      	adds	r3, r0, #1
 800bbee:	4604      	mov	r4, r0
 800bbf0:	d14d      	bne.n	800bc8e <_malloc_r+0xde>
 800bbf2:	6834      	ldr	r4, [r6, #0]
 800bbf4:	4626      	mov	r6, r4
 800bbf6:	2e00      	cmp	r6, #0
 800bbf8:	d140      	bne.n	800bc7c <_malloc_r+0xcc>
 800bbfa:	6823      	ldr	r3, [r4, #0]
 800bbfc:	4631      	mov	r1, r6
 800bbfe:	4638      	mov	r0, r7
 800bc00:	eb04 0803 	add.w	r8, r4, r3
 800bc04:	f000 f9a4 	bl	800bf50 <_sbrk_r>
 800bc08:	4580      	cmp	r8, r0
 800bc0a:	d13a      	bne.n	800bc82 <_malloc_r+0xd2>
 800bc0c:	6821      	ldr	r1, [r4, #0]
 800bc0e:	3503      	adds	r5, #3
 800bc10:	1a6d      	subs	r5, r5, r1
 800bc12:	f025 0503 	bic.w	r5, r5, #3
 800bc16:	3508      	adds	r5, #8
 800bc18:	2d0c      	cmp	r5, #12
 800bc1a:	bf38      	it	cc
 800bc1c:	250c      	movcc	r5, #12
 800bc1e:	4629      	mov	r1, r5
 800bc20:	4638      	mov	r0, r7
 800bc22:	f7ff ffa5 	bl	800bb70 <sbrk_aligned>
 800bc26:	3001      	adds	r0, #1
 800bc28:	d02b      	beq.n	800bc82 <_malloc_r+0xd2>
 800bc2a:	6823      	ldr	r3, [r4, #0]
 800bc2c:	442b      	add	r3, r5
 800bc2e:	6023      	str	r3, [r4, #0]
 800bc30:	e00e      	b.n	800bc50 <_malloc_r+0xa0>
 800bc32:	6822      	ldr	r2, [r4, #0]
 800bc34:	1b52      	subs	r2, r2, r5
 800bc36:	d41e      	bmi.n	800bc76 <_malloc_r+0xc6>
 800bc38:	2a0b      	cmp	r2, #11
 800bc3a:	d916      	bls.n	800bc6a <_malloc_r+0xba>
 800bc3c:	1961      	adds	r1, r4, r5
 800bc3e:	42a3      	cmp	r3, r4
 800bc40:	6025      	str	r5, [r4, #0]
 800bc42:	bf18      	it	ne
 800bc44:	6059      	strne	r1, [r3, #4]
 800bc46:	6863      	ldr	r3, [r4, #4]
 800bc48:	bf08      	it	eq
 800bc4a:	6031      	streq	r1, [r6, #0]
 800bc4c:	5162      	str	r2, [r4, r5]
 800bc4e:	604b      	str	r3, [r1, #4]
 800bc50:	4638      	mov	r0, r7
 800bc52:	f104 060b 	add.w	r6, r4, #11
 800bc56:	f000 f9ed 	bl	800c034 <__malloc_unlock>
 800bc5a:	f026 0607 	bic.w	r6, r6, #7
 800bc5e:	1d23      	adds	r3, r4, #4
 800bc60:	1af2      	subs	r2, r6, r3
 800bc62:	d0b6      	beq.n	800bbd2 <_malloc_r+0x22>
 800bc64:	1b9b      	subs	r3, r3, r6
 800bc66:	50a3      	str	r3, [r4, r2]
 800bc68:	e7b3      	b.n	800bbd2 <_malloc_r+0x22>
 800bc6a:	6862      	ldr	r2, [r4, #4]
 800bc6c:	42a3      	cmp	r3, r4
 800bc6e:	bf0c      	ite	eq
 800bc70:	6032      	streq	r2, [r6, #0]
 800bc72:	605a      	strne	r2, [r3, #4]
 800bc74:	e7ec      	b.n	800bc50 <_malloc_r+0xa0>
 800bc76:	4623      	mov	r3, r4
 800bc78:	6864      	ldr	r4, [r4, #4]
 800bc7a:	e7b2      	b.n	800bbe2 <_malloc_r+0x32>
 800bc7c:	4634      	mov	r4, r6
 800bc7e:	6876      	ldr	r6, [r6, #4]
 800bc80:	e7b9      	b.n	800bbf6 <_malloc_r+0x46>
 800bc82:	230c      	movs	r3, #12
 800bc84:	603b      	str	r3, [r7, #0]
 800bc86:	4638      	mov	r0, r7
 800bc88:	f000 f9d4 	bl	800c034 <__malloc_unlock>
 800bc8c:	e7a1      	b.n	800bbd2 <_malloc_r+0x22>
 800bc8e:	6025      	str	r5, [r4, #0]
 800bc90:	e7de      	b.n	800bc50 <_malloc_r+0xa0>
 800bc92:	bf00      	nop
 800bc94:	20002094 	.word	0x20002094

0800bc98 <__ssputs_r>:
 800bc98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc9c:	688e      	ldr	r6, [r1, #8]
 800bc9e:	429e      	cmp	r6, r3
 800bca0:	4682      	mov	sl, r0
 800bca2:	460c      	mov	r4, r1
 800bca4:	4690      	mov	r8, r2
 800bca6:	461f      	mov	r7, r3
 800bca8:	d838      	bhi.n	800bd1c <__ssputs_r+0x84>
 800bcaa:	898a      	ldrh	r2, [r1, #12]
 800bcac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bcb0:	d032      	beq.n	800bd18 <__ssputs_r+0x80>
 800bcb2:	6825      	ldr	r5, [r4, #0]
 800bcb4:	6909      	ldr	r1, [r1, #16]
 800bcb6:	eba5 0901 	sub.w	r9, r5, r1
 800bcba:	6965      	ldr	r5, [r4, #20]
 800bcbc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bcc0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bcc4:	3301      	adds	r3, #1
 800bcc6:	444b      	add	r3, r9
 800bcc8:	106d      	asrs	r5, r5, #1
 800bcca:	429d      	cmp	r5, r3
 800bccc:	bf38      	it	cc
 800bcce:	461d      	movcc	r5, r3
 800bcd0:	0553      	lsls	r3, r2, #21
 800bcd2:	d531      	bpl.n	800bd38 <__ssputs_r+0xa0>
 800bcd4:	4629      	mov	r1, r5
 800bcd6:	f7ff ff6b 	bl	800bbb0 <_malloc_r>
 800bcda:	4606      	mov	r6, r0
 800bcdc:	b950      	cbnz	r0, 800bcf4 <__ssputs_r+0x5c>
 800bcde:	230c      	movs	r3, #12
 800bce0:	f8ca 3000 	str.w	r3, [sl]
 800bce4:	89a3      	ldrh	r3, [r4, #12]
 800bce6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bcea:	81a3      	strh	r3, [r4, #12]
 800bcec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bcf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bcf4:	6921      	ldr	r1, [r4, #16]
 800bcf6:	464a      	mov	r2, r9
 800bcf8:	f7fe f82e 	bl	8009d58 <memcpy>
 800bcfc:	89a3      	ldrh	r3, [r4, #12]
 800bcfe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bd02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bd06:	81a3      	strh	r3, [r4, #12]
 800bd08:	6126      	str	r6, [r4, #16]
 800bd0a:	6165      	str	r5, [r4, #20]
 800bd0c:	444e      	add	r6, r9
 800bd0e:	eba5 0509 	sub.w	r5, r5, r9
 800bd12:	6026      	str	r6, [r4, #0]
 800bd14:	60a5      	str	r5, [r4, #8]
 800bd16:	463e      	mov	r6, r7
 800bd18:	42be      	cmp	r6, r7
 800bd1a:	d900      	bls.n	800bd1e <__ssputs_r+0x86>
 800bd1c:	463e      	mov	r6, r7
 800bd1e:	6820      	ldr	r0, [r4, #0]
 800bd20:	4632      	mov	r2, r6
 800bd22:	4641      	mov	r1, r8
 800bd24:	f000 f966 	bl	800bff4 <memmove>
 800bd28:	68a3      	ldr	r3, [r4, #8]
 800bd2a:	1b9b      	subs	r3, r3, r6
 800bd2c:	60a3      	str	r3, [r4, #8]
 800bd2e:	6823      	ldr	r3, [r4, #0]
 800bd30:	4433      	add	r3, r6
 800bd32:	6023      	str	r3, [r4, #0]
 800bd34:	2000      	movs	r0, #0
 800bd36:	e7db      	b.n	800bcf0 <__ssputs_r+0x58>
 800bd38:	462a      	mov	r2, r5
 800bd3a:	f000 f981 	bl	800c040 <_realloc_r>
 800bd3e:	4606      	mov	r6, r0
 800bd40:	2800      	cmp	r0, #0
 800bd42:	d1e1      	bne.n	800bd08 <__ssputs_r+0x70>
 800bd44:	6921      	ldr	r1, [r4, #16]
 800bd46:	4650      	mov	r0, sl
 800bd48:	f7ff fec6 	bl	800bad8 <_free_r>
 800bd4c:	e7c7      	b.n	800bcde <__ssputs_r+0x46>
	...

0800bd50 <_svfiprintf_r>:
 800bd50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd54:	4698      	mov	r8, r3
 800bd56:	898b      	ldrh	r3, [r1, #12]
 800bd58:	061b      	lsls	r3, r3, #24
 800bd5a:	b09d      	sub	sp, #116	; 0x74
 800bd5c:	4607      	mov	r7, r0
 800bd5e:	460d      	mov	r5, r1
 800bd60:	4614      	mov	r4, r2
 800bd62:	d50e      	bpl.n	800bd82 <_svfiprintf_r+0x32>
 800bd64:	690b      	ldr	r3, [r1, #16]
 800bd66:	b963      	cbnz	r3, 800bd82 <_svfiprintf_r+0x32>
 800bd68:	2140      	movs	r1, #64	; 0x40
 800bd6a:	f7ff ff21 	bl	800bbb0 <_malloc_r>
 800bd6e:	6028      	str	r0, [r5, #0]
 800bd70:	6128      	str	r0, [r5, #16]
 800bd72:	b920      	cbnz	r0, 800bd7e <_svfiprintf_r+0x2e>
 800bd74:	230c      	movs	r3, #12
 800bd76:	603b      	str	r3, [r7, #0]
 800bd78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bd7c:	e0d1      	b.n	800bf22 <_svfiprintf_r+0x1d2>
 800bd7e:	2340      	movs	r3, #64	; 0x40
 800bd80:	616b      	str	r3, [r5, #20]
 800bd82:	2300      	movs	r3, #0
 800bd84:	9309      	str	r3, [sp, #36]	; 0x24
 800bd86:	2320      	movs	r3, #32
 800bd88:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bd8c:	f8cd 800c 	str.w	r8, [sp, #12]
 800bd90:	2330      	movs	r3, #48	; 0x30
 800bd92:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800bf3c <_svfiprintf_r+0x1ec>
 800bd96:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bd9a:	f04f 0901 	mov.w	r9, #1
 800bd9e:	4623      	mov	r3, r4
 800bda0:	469a      	mov	sl, r3
 800bda2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bda6:	b10a      	cbz	r2, 800bdac <_svfiprintf_r+0x5c>
 800bda8:	2a25      	cmp	r2, #37	; 0x25
 800bdaa:	d1f9      	bne.n	800bda0 <_svfiprintf_r+0x50>
 800bdac:	ebba 0b04 	subs.w	fp, sl, r4
 800bdb0:	d00b      	beq.n	800bdca <_svfiprintf_r+0x7a>
 800bdb2:	465b      	mov	r3, fp
 800bdb4:	4622      	mov	r2, r4
 800bdb6:	4629      	mov	r1, r5
 800bdb8:	4638      	mov	r0, r7
 800bdba:	f7ff ff6d 	bl	800bc98 <__ssputs_r>
 800bdbe:	3001      	adds	r0, #1
 800bdc0:	f000 80aa 	beq.w	800bf18 <_svfiprintf_r+0x1c8>
 800bdc4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bdc6:	445a      	add	r2, fp
 800bdc8:	9209      	str	r2, [sp, #36]	; 0x24
 800bdca:	f89a 3000 	ldrb.w	r3, [sl]
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	f000 80a2 	beq.w	800bf18 <_svfiprintf_r+0x1c8>
 800bdd4:	2300      	movs	r3, #0
 800bdd6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bdda:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bdde:	f10a 0a01 	add.w	sl, sl, #1
 800bde2:	9304      	str	r3, [sp, #16]
 800bde4:	9307      	str	r3, [sp, #28]
 800bde6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bdea:	931a      	str	r3, [sp, #104]	; 0x68
 800bdec:	4654      	mov	r4, sl
 800bdee:	2205      	movs	r2, #5
 800bdf0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bdf4:	4851      	ldr	r0, [pc, #324]	; (800bf3c <_svfiprintf_r+0x1ec>)
 800bdf6:	f7f4 f9fb 	bl	80001f0 <memchr>
 800bdfa:	9a04      	ldr	r2, [sp, #16]
 800bdfc:	b9d8      	cbnz	r0, 800be36 <_svfiprintf_r+0xe6>
 800bdfe:	06d0      	lsls	r0, r2, #27
 800be00:	bf44      	itt	mi
 800be02:	2320      	movmi	r3, #32
 800be04:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800be08:	0711      	lsls	r1, r2, #28
 800be0a:	bf44      	itt	mi
 800be0c:	232b      	movmi	r3, #43	; 0x2b
 800be0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800be12:	f89a 3000 	ldrb.w	r3, [sl]
 800be16:	2b2a      	cmp	r3, #42	; 0x2a
 800be18:	d015      	beq.n	800be46 <_svfiprintf_r+0xf6>
 800be1a:	9a07      	ldr	r2, [sp, #28]
 800be1c:	4654      	mov	r4, sl
 800be1e:	2000      	movs	r0, #0
 800be20:	f04f 0c0a 	mov.w	ip, #10
 800be24:	4621      	mov	r1, r4
 800be26:	f811 3b01 	ldrb.w	r3, [r1], #1
 800be2a:	3b30      	subs	r3, #48	; 0x30
 800be2c:	2b09      	cmp	r3, #9
 800be2e:	d94e      	bls.n	800bece <_svfiprintf_r+0x17e>
 800be30:	b1b0      	cbz	r0, 800be60 <_svfiprintf_r+0x110>
 800be32:	9207      	str	r2, [sp, #28]
 800be34:	e014      	b.n	800be60 <_svfiprintf_r+0x110>
 800be36:	eba0 0308 	sub.w	r3, r0, r8
 800be3a:	fa09 f303 	lsl.w	r3, r9, r3
 800be3e:	4313      	orrs	r3, r2
 800be40:	9304      	str	r3, [sp, #16]
 800be42:	46a2      	mov	sl, r4
 800be44:	e7d2      	b.n	800bdec <_svfiprintf_r+0x9c>
 800be46:	9b03      	ldr	r3, [sp, #12]
 800be48:	1d19      	adds	r1, r3, #4
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	9103      	str	r1, [sp, #12]
 800be4e:	2b00      	cmp	r3, #0
 800be50:	bfbb      	ittet	lt
 800be52:	425b      	neglt	r3, r3
 800be54:	f042 0202 	orrlt.w	r2, r2, #2
 800be58:	9307      	strge	r3, [sp, #28]
 800be5a:	9307      	strlt	r3, [sp, #28]
 800be5c:	bfb8      	it	lt
 800be5e:	9204      	strlt	r2, [sp, #16]
 800be60:	7823      	ldrb	r3, [r4, #0]
 800be62:	2b2e      	cmp	r3, #46	; 0x2e
 800be64:	d10c      	bne.n	800be80 <_svfiprintf_r+0x130>
 800be66:	7863      	ldrb	r3, [r4, #1]
 800be68:	2b2a      	cmp	r3, #42	; 0x2a
 800be6a:	d135      	bne.n	800bed8 <_svfiprintf_r+0x188>
 800be6c:	9b03      	ldr	r3, [sp, #12]
 800be6e:	1d1a      	adds	r2, r3, #4
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	9203      	str	r2, [sp, #12]
 800be74:	2b00      	cmp	r3, #0
 800be76:	bfb8      	it	lt
 800be78:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800be7c:	3402      	adds	r4, #2
 800be7e:	9305      	str	r3, [sp, #20]
 800be80:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800bf4c <_svfiprintf_r+0x1fc>
 800be84:	7821      	ldrb	r1, [r4, #0]
 800be86:	2203      	movs	r2, #3
 800be88:	4650      	mov	r0, sl
 800be8a:	f7f4 f9b1 	bl	80001f0 <memchr>
 800be8e:	b140      	cbz	r0, 800bea2 <_svfiprintf_r+0x152>
 800be90:	2340      	movs	r3, #64	; 0x40
 800be92:	eba0 000a 	sub.w	r0, r0, sl
 800be96:	fa03 f000 	lsl.w	r0, r3, r0
 800be9a:	9b04      	ldr	r3, [sp, #16]
 800be9c:	4303      	orrs	r3, r0
 800be9e:	3401      	adds	r4, #1
 800bea0:	9304      	str	r3, [sp, #16]
 800bea2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bea6:	4826      	ldr	r0, [pc, #152]	; (800bf40 <_svfiprintf_r+0x1f0>)
 800bea8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800beac:	2206      	movs	r2, #6
 800beae:	f7f4 f99f 	bl	80001f0 <memchr>
 800beb2:	2800      	cmp	r0, #0
 800beb4:	d038      	beq.n	800bf28 <_svfiprintf_r+0x1d8>
 800beb6:	4b23      	ldr	r3, [pc, #140]	; (800bf44 <_svfiprintf_r+0x1f4>)
 800beb8:	bb1b      	cbnz	r3, 800bf02 <_svfiprintf_r+0x1b2>
 800beba:	9b03      	ldr	r3, [sp, #12]
 800bebc:	3307      	adds	r3, #7
 800bebe:	f023 0307 	bic.w	r3, r3, #7
 800bec2:	3308      	adds	r3, #8
 800bec4:	9303      	str	r3, [sp, #12]
 800bec6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bec8:	4433      	add	r3, r6
 800beca:	9309      	str	r3, [sp, #36]	; 0x24
 800becc:	e767      	b.n	800bd9e <_svfiprintf_r+0x4e>
 800bece:	fb0c 3202 	mla	r2, ip, r2, r3
 800bed2:	460c      	mov	r4, r1
 800bed4:	2001      	movs	r0, #1
 800bed6:	e7a5      	b.n	800be24 <_svfiprintf_r+0xd4>
 800bed8:	2300      	movs	r3, #0
 800beda:	3401      	adds	r4, #1
 800bedc:	9305      	str	r3, [sp, #20]
 800bede:	4619      	mov	r1, r3
 800bee0:	f04f 0c0a 	mov.w	ip, #10
 800bee4:	4620      	mov	r0, r4
 800bee6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800beea:	3a30      	subs	r2, #48	; 0x30
 800beec:	2a09      	cmp	r2, #9
 800beee:	d903      	bls.n	800bef8 <_svfiprintf_r+0x1a8>
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d0c5      	beq.n	800be80 <_svfiprintf_r+0x130>
 800bef4:	9105      	str	r1, [sp, #20]
 800bef6:	e7c3      	b.n	800be80 <_svfiprintf_r+0x130>
 800bef8:	fb0c 2101 	mla	r1, ip, r1, r2
 800befc:	4604      	mov	r4, r0
 800befe:	2301      	movs	r3, #1
 800bf00:	e7f0      	b.n	800bee4 <_svfiprintf_r+0x194>
 800bf02:	ab03      	add	r3, sp, #12
 800bf04:	9300      	str	r3, [sp, #0]
 800bf06:	462a      	mov	r2, r5
 800bf08:	4b0f      	ldr	r3, [pc, #60]	; (800bf48 <_svfiprintf_r+0x1f8>)
 800bf0a:	a904      	add	r1, sp, #16
 800bf0c:	4638      	mov	r0, r7
 800bf0e:	f7fd ffd9 	bl	8009ec4 <_printf_float>
 800bf12:	1c42      	adds	r2, r0, #1
 800bf14:	4606      	mov	r6, r0
 800bf16:	d1d6      	bne.n	800bec6 <_svfiprintf_r+0x176>
 800bf18:	89ab      	ldrh	r3, [r5, #12]
 800bf1a:	065b      	lsls	r3, r3, #25
 800bf1c:	f53f af2c 	bmi.w	800bd78 <_svfiprintf_r+0x28>
 800bf20:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bf22:	b01d      	add	sp, #116	; 0x74
 800bf24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf28:	ab03      	add	r3, sp, #12
 800bf2a:	9300      	str	r3, [sp, #0]
 800bf2c:	462a      	mov	r2, r5
 800bf2e:	4b06      	ldr	r3, [pc, #24]	; (800bf48 <_svfiprintf_r+0x1f8>)
 800bf30:	a904      	add	r1, sp, #16
 800bf32:	4638      	mov	r0, r7
 800bf34:	f7fe fa6a 	bl	800a40c <_printf_i>
 800bf38:	e7eb      	b.n	800bf12 <_svfiprintf_r+0x1c2>
 800bf3a:	bf00      	nop
 800bf3c:	0800cdf4 	.word	0x0800cdf4
 800bf40:	0800cdfe 	.word	0x0800cdfe
 800bf44:	08009ec5 	.word	0x08009ec5
 800bf48:	0800bc99 	.word	0x0800bc99
 800bf4c:	0800cdfa 	.word	0x0800cdfa

0800bf50 <_sbrk_r>:
 800bf50:	b538      	push	{r3, r4, r5, lr}
 800bf52:	4d06      	ldr	r5, [pc, #24]	; (800bf6c <_sbrk_r+0x1c>)
 800bf54:	2300      	movs	r3, #0
 800bf56:	4604      	mov	r4, r0
 800bf58:	4608      	mov	r0, r1
 800bf5a:	602b      	str	r3, [r5, #0]
 800bf5c:	f7f5 fd12 	bl	8001984 <_sbrk>
 800bf60:	1c43      	adds	r3, r0, #1
 800bf62:	d102      	bne.n	800bf6a <_sbrk_r+0x1a>
 800bf64:	682b      	ldr	r3, [r5, #0]
 800bf66:	b103      	cbz	r3, 800bf6a <_sbrk_r+0x1a>
 800bf68:	6023      	str	r3, [r4, #0]
 800bf6a:	bd38      	pop	{r3, r4, r5, pc}
 800bf6c:	2000209c 	.word	0x2000209c

0800bf70 <__assert_func>:
 800bf70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bf72:	4614      	mov	r4, r2
 800bf74:	461a      	mov	r2, r3
 800bf76:	4b09      	ldr	r3, [pc, #36]	; (800bf9c <__assert_func+0x2c>)
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	4605      	mov	r5, r0
 800bf7c:	68d8      	ldr	r0, [r3, #12]
 800bf7e:	b14c      	cbz	r4, 800bf94 <__assert_func+0x24>
 800bf80:	4b07      	ldr	r3, [pc, #28]	; (800bfa0 <__assert_func+0x30>)
 800bf82:	9100      	str	r1, [sp, #0]
 800bf84:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bf88:	4906      	ldr	r1, [pc, #24]	; (800bfa4 <__assert_func+0x34>)
 800bf8a:	462b      	mov	r3, r5
 800bf8c:	f000 f80e 	bl	800bfac <fiprintf>
 800bf90:	f000 faac 	bl	800c4ec <abort>
 800bf94:	4b04      	ldr	r3, [pc, #16]	; (800bfa8 <__assert_func+0x38>)
 800bf96:	461c      	mov	r4, r3
 800bf98:	e7f3      	b.n	800bf82 <__assert_func+0x12>
 800bf9a:	bf00      	nop
 800bf9c:	200000fc 	.word	0x200000fc
 800bfa0:	0800ce05 	.word	0x0800ce05
 800bfa4:	0800ce12 	.word	0x0800ce12
 800bfa8:	0800ce40 	.word	0x0800ce40

0800bfac <fiprintf>:
 800bfac:	b40e      	push	{r1, r2, r3}
 800bfae:	b503      	push	{r0, r1, lr}
 800bfb0:	4601      	mov	r1, r0
 800bfb2:	ab03      	add	r3, sp, #12
 800bfb4:	4805      	ldr	r0, [pc, #20]	; (800bfcc <fiprintf+0x20>)
 800bfb6:	f853 2b04 	ldr.w	r2, [r3], #4
 800bfba:	6800      	ldr	r0, [r0, #0]
 800bfbc:	9301      	str	r3, [sp, #4]
 800bfbe:	f000 f897 	bl	800c0f0 <_vfiprintf_r>
 800bfc2:	b002      	add	sp, #8
 800bfc4:	f85d eb04 	ldr.w	lr, [sp], #4
 800bfc8:	b003      	add	sp, #12
 800bfca:	4770      	bx	lr
 800bfcc:	200000fc 	.word	0x200000fc

0800bfd0 <__ascii_mbtowc>:
 800bfd0:	b082      	sub	sp, #8
 800bfd2:	b901      	cbnz	r1, 800bfd6 <__ascii_mbtowc+0x6>
 800bfd4:	a901      	add	r1, sp, #4
 800bfd6:	b142      	cbz	r2, 800bfea <__ascii_mbtowc+0x1a>
 800bfd8:	b14b      	cbz	r3, 800bfee <__ascii_mbtowc+0x1e>
 800bfda:	7813      	ldrb	r3, [r2, #0]
 800bfdc:	600b      	str	r3, [r1, #0]
 800bfde:	7812      	ldrb	r2, [r2, #0]
 800bfe0:	1e10      	subs	r0, r2, #0
 800bfe2:	bf18      	it	ne
 800bfe4:	2001      	movne	r0, #1
 800bfe6:	b002      	add	sp, #8
 800bfe8:	4770      	bx	lr
 800bfea:	4610      	mov	r0, r2
 800bfec:	e7fb      	b.n	800bfe6 <__ascii_mbtowc+0x16>
 800bfee:	f06f 0001 	mvn.w	r0, #1
 800bff2:	e7f8      	b.n	800bfe6 <__ascii_mbtowc+0x16>

0800bff4 <memmove>:
 800bff4:	4288      	cmp	r0, r1
 800bff6:	b510      	push	{r4, lr}
 800bff8:	eb01 0402 	add.w	r4, r1, r2
 800bffc:	d902      	bls.n	800c004 <memmove+0x10>
 800bffe:	4284      	cmp	r4, r0
 800c000:	4623      	mov	r3, r4
 800c002:	d807      	bhi.n	800c014 <memmove+0x20>
 800c004:	1e43      	subs	r3, r0, #1
 800c006:	42a1      	cmp	r1, r4
 800c008:	d008      	beq.n	800c01c <memmove+0x28>
 800c00a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c00e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c012:	e7f8      	b.n	800c006 <memmove+0x12>
 800c014:	4402      	add	r2, r0
 800c016:	4601      	mov	r1, r0
 800c018:	428a      	cmp	r2, r1
 800c01a:	d100      	bne.n	800c01e <memmove+0x2a>
 800c01c:	bd10      	pop	{r4, pc}
 800c01e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c022:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c026:	e7f7      	b.n	800c018 <memmove+0x24>

0800c028 <__malloc_lock>:
 800c028:	4801      	ldr	r0, [pc, #4]	; (800c030 <__malloc_lock+0x8>)
 800c02a:	f000 bc1f 	b.w	800c86c <__retarget_lock_acquire_recursive>
 800c02e:	bf00      	nop
 800c030:	200020a0 	.word	0x200020a0

0800c034 <__malloc_unlock>:
 800c034:	4801      	ldr	r0, [pc, #4]	; (800c03c <__malloc_unlock+0x8>)
 800c036:	f000 bc1a 	b.w	800c86e <__retarget_lock_release_recursive>
 800c03a:	bf00      	nop
 800c03c:	200020a0 	.word	0x200020a0

0800c040 <_realloc_r>:
 800c040:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c044:	4680      	mov	r8, r0
 800c046:	4614      	mov	r4, r2
 800c048:	460e      	mov	r6, r1
 800c04a:	b921      	cbnz	r1, 800c056 <_realloc_r+0x16>
 800c04c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c050:	4611      	mov	r1, r2
 800c052:	f7ff bdad 	b.w	800bbb0 <_malloc_r>
 800c056:	b92a      	cbnz	r2, 800c064 <_realloc_r+0x24>
 800c058:	f7ff fd3e 	bl	800bad8 <_free_r>
 800c05c:	4625      	mov	r5, r4
 800c05e:	4628      	mov	r0, r5
 800c060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c064:	f000 fc6a 	bl	800c93c <_malloc_usable_size_r>
 800c068:	4284      	cmp	r4, r0
 800c06a:	4607      	mov	r7, r0
 800c06c:	d802      	bhi.n	800c074 <_realloc_r+0x34>
 800c06e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c072:	d812      	bhi.n	800c09a <_realloc_r+0x5a>
 800c074:	4621      	mov	r1, r4
 800c076:	4640      	mov	r0, r8
 800c078:	f7ff fd9a 	bl	800bbb0 <_malloc_r>
 800c07c:	4605      	mov	r5, r0
 800c07e:	2800      	cmp	r0, #0
 800c080:	d0ed      	beq.n	800c05e <_realloc_r+0x1e>
 800c082:	42bc      	cmp	r4, r7
 800c084:	4622      	mov	r2, r4
 800c086:	4631      	mov	r1, r6
 800c088:	bf28      	it	cs
 800c08a:	463a      	movcs	r2, r7
 800c08c:	f7fd fe64 	bl	8009d58 <memcpy>
 800c090:	4631      	mov	r1, r6
 800c092:	4640      	mov	r0, r8
 800c094:	f7ff fd20 	bl	800bad8 <_free_r>
 800c098:	e7e1      	b.n	800c05e <_realloc_r+0x1e>
 800c09a:	4635      	mov	r5, r6
 800c09c:	e7df      	b.n	800c05e <_realloc_r+0x1e>

0800c09e <__sfputc_r>:
 800c09e:	6893      	ldr	r3, [r2, #8]
 800c0a0:	3b01      	subs	r3, #1
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	b410      	push	{r4}
 800c0a6:	6093      	str	r3, [r2, #8]
 800c0a8:	da08      	bge.n	800c0bc <__sfputc_r+0x1e>
 800c0aa:	6994      	ldr	r4, [r2, #24]
 800c0ac:	42a3      	cmp	r3, r4
 800c0ae:	db01      	blt.n	800c0b4 <__sfputc_r+0x16>
 800c0b0:	290a      	cmp	r1, #10
 800c0b2:	d103      	bne.n	800c0bc <__sfputc_r+0x1e>
 800c0b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c0b8:	f000 b94a 	b.w	800c350 <__swbuf_r>
 800c0bc:	6813      	ldr	r3, [r2, #0]
 800c0be:	1c58      	adds	r0, r3, #1
 800c0c0:	6010      	str	r0, [r2, #0]
 800c0c2:	7019      	strb	r1, [r3, #0]
 800c0c4:	4608      	mov	r0, r1
 800c0c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c0ca:	4770      	bx	lr

0800c0cc <__sfputs_r>:
 800c0cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0ce:	4606      	mov	r6, r0
 800c0d0:	460f      	mov	r7, r1
 800c0d2:	4614      	mov	r4, r2
 800c0d4:	18d5      	adds	r5, r2, r3
 800c0d6:	42ac      	cmp	r4, r5
 800c0d8:	d101      	bne.n	800c0de <__sfputs_r+0x12>
 800c0da:	2000      	movs	r0, #0
 800c0dc:	e007      	b.n	800c0ee <__sfputs_r+0x22>
 800c0de:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c0e2:	463a      	mov	r2, r7
 800c0e4:	4630      	mov	r0, r6
 800c0e6:	f7ff ffda 	bl	800c09e <__sfputc_r>
 800c0ea:	1c43      	adds	r3, r0, #1
 800c0ec:	d1f3      	bne.n	800c0d6 <__sfputs_r+0xa>
 800c0ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c0f0 <_vfiprintf_r>:
 800c0f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0f4:	460d      	mov	r5, r1
 800c0f6:	b09d      	sub	sp, #116	; 0x74
 800c0f8:	4614      	mov	r4, r2
 800c0fa:	4698      	mov	r8, r3
 800c0fc:	4606      	mov	r6, r0
 800c0fe:	b118      	cbz	r0, 800c108 <_vfiprintf_r+0x18>
 800c100:	6983      	ldr	r3, [r0, #24]
 800c102:	b90b      	cbnz	r3, 800c108 <_vfiprintf_r+0x18>
 800c104:	f000 fb14 	bl	800c730 <__sinit>
 800c108:	4b89      	ldr	r3, [pc, #548]	; (800c330 <_vfiprintf_r+0x240>)
 800c10a:	429d      	cmp	r5, r3
 800c10c:	d11b      	bne.n	800c146 <_vfiprintf_r+0x56>
 800c10e:	6875      	ldr	r5, [r6, #4]
 800c110:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c112:	07d9      	lsls	r1, r3, #31
 800c114:	d405      	bmi.n	800c122 <_vfiprintf_r+0x32>
 800c116:	89ab      	ldrh	r3, [r5, #12]
 800c118:	059a      	lsls	r2, r3, #22
 800c11a:	d402      	bmi.n	800c122 <_vfiprintf_r+0x32>
 800c11c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c11e:	f000 fba5 	bl	800c86c <__retarget_lock_acquire_recursive>
 800c122:	89ab      	ldrh	r3, [r5, #12]
 800c124:	071b      	lsls	r3, r3, #28
 800c126:	d501      	bpl.n	800c12c <_vfiprintf_r+0x3c>
 800c128:	692b      	ldr	r3, [r5, #16]
 800c12a:	b9eb      	cbnz	r3, 800c168 <_vfiprintf_r+0x78>
 800c12c:	4629      	mov	r1, r5
 800c12e:	4630      	mov	r0, r6
 800c130:	f000 f96e 	bl	800c410 <__swsetup_r>
 800c134:	b1c0      	cbz	r0, 800c168 <_vfiprintf_r+0x78>
 800c136:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c138:	07dc      	lsls	r4, r3, #31
 800c13a:	d50e      	bpl.n	800c15a <_vfiprintf_r+0x6a>
 800c13c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c140:	b01d      	add	sp, #116	; 0x74
 800c142:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c146:	4b7b      	ldr	r3, [pc, #492]	; (800c334 <_vfiprintf_r+0x244>)
 800c148:	429d      	cmp	r5, r3
 800c14a:	d101      	bne.n	800c150 <_vfiprintf_r+0x60>
 800c14c:	68b5      	ldr	r5, [r6, #8]
 800c14e:	e7df      	b.n	800c110 <_vfiprintf_r+0x20>
 800c150:	4b79      	ldr	r3, [pc, #484]	; (800c338 <_vfiprintf_r+0x248>)
 800c152:	429d      	cmp	r5, r3
 800c154:	bf08      	it	eq
 800c156:	68f5      	ldreq	r5, [r6, #12]
 800c158:	e7da      	b.n	800c110 <_vfiprintf_r+0x20>
 800c15a:	89ab      	ldrh	r3, [r5, #12]
 800c15c:	0598      	lsls	r0, r3, #22
 800c15e:	d4ed      	bmi.n	800c13c <_vfiprintf_r+0x4c>
 800c160:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c162:	f000 fb84 	bl	800c86e <__retarget_lock_release_recursive>
 800c166:	e7e9      	b.n	800c13c <_vfiprintf_r+0x4c>
 800c168:	2300      	movs	r3, #0
 800c16a:	9309      	str	r3, [sp, #36]	; 0x24
 800c16c:	2320      	movs	r3, #32
 800c16e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c172:	f8cd 800c 	str.w	r8, [sp, #12]
 800c176:	2330      	movs	r3, #48	; 0x30
 800c178:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c33c <_vfiprintf_r+0x24c>
 800c17c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c180:	f04f 0901 	mov.w	r9, #1
 800c184:	4623      	mov	r3, r4
 800c186:	469a      	mov	sl, r3
 800c188:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c18c:	b10a      	cbz	r2, 800c192 <_vfiprintf_r+0xa2>
 800c18e:	2a25      	cmp	r2, #37	; 0x25
 800c190:	d1f9      	bne.n	800c186 <_vfiprintf_r+0x96>
 800c192:	ebba 0b04 	subs.w	fp, sl, r4
 800c196:	d00b      	beq.n	800c1b0 <_vfiprintf_r+0xc0>
 800c198:	465b      	mov	r3, fp
 800c19a:	4622      	mov	r2, r4
 800c19c:	4629      	mov	r1, r5
 800c19e:	4630      	mov	r0, r6
 800c1a0:	f7ff ff94 	bl	800c0cc <__sfputs_r>
 800c1a4:	3001      	adds	r0, #1
 800c1a6:	f000 80aa 	beq.w	800c2fe <_vfiprintf_r+0x20e>
 800c1aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c1ac:	445a      	add	r2, fp
 800c1ae:	9209      	str	r2, [sp, #36]	; 0x24
 800c1b0:	f89a 3000 	ldrb.w	r3, [sl]
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	f000 80a2 	beq.w	800c2fe <_vfiprintf_r+0x20e>
 800c1ba:	2300      	movs	r3, #0
 800c1bc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c1c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c1c4:	f10a 0a01 	add.w	sl, sl, #1
 800c1c8:	9304      	str	r3, [sp, #16]
 800c1ca:	9307      	str	r3, [sp, #28]
 800c1cc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c1d0:	931a      	str	r3, [sp, #104]	; 0x68
 800c1d2:	4654      	mov	r4, sl
 800c1d4:	2205      	movs	r2, #5
 800c1d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1da:	4858      	ldr	r0, [pc, #352]	; (800c33c <_vfiprintf_r+0x24c>)
 800c1dc:	f7f4 f808 	bl	80001f0 <memchr>
 800c1e0:	9a04      	ldr	r2, [sp, #16]
 800c1e2:	b9d8      	cbnz	r0, 800c21c <_vfiprintf_r+0x12c>
 800c1e4:	06d1      	lsls	r1, r2, #27
 800c1e6:	bf44      	itt	mi
 800c1e8:	2320      	movmi	r3, #32
 800c1ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c1ee:	0713      	lsls	r3, r2, #28
 800c1f0:	bf44      	itt	mi
 800c1f2:	232b      	movmi	r3, #43	; 0x2b
 800c1f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c1f8:	f89a 3000 	ldrb.w	r3, [sl]
 800c1fc:	2b2a      	cmp	r3, #42	; 0x2a
 800c1fe:	d015      	beq.n	800c22c <_vfiprintf_r+0x13c>
 800c200:	9a07      	ldr	r2, [sp, #28]
 800c202:	4654      	mov	r4, sl
 800c204:	2000      	movs	r0, #0
 800c206:	f04f 0c0a 	mov.w	ip, #10
 800c20a:	4621      	mov	r1, r4
 800c20c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c210:	3b30      	subs	r3, #48	; 0x30
 800c212:	2b09      	cmp	r3, #9
 800c214:	d94e      	bls.n	800c2b4 <_vfiprintf_r+0x1c4>
 800c216:	b1b0      	cbz	r0, 800c246 <_vfiprintf_r+0x156>
 800c218:	9207      	str	r2, [sp, #28]
 800c21a:	e014      	b.n	800c246 <_vfiprintf_r+0x156>
 800c21c:	eba0 0308 	sub.w	r3, r0, r8
 800c220:	fa09 f303 	lsl.w	r3, r9, r3
 800c224:	4313      	orrs	r3, r2
 800c226:	9304      	str	r3, [sp, #16]
 800c228:	46a2      	mov	sl, r4
 800c22a:	e7d2      	b.n	800c1d2 <_vfiprintf_r+0xe2>
 800c22c:	9b03      	ldr	r3, [sp, #12]
 800c22e:	1d19      	adds	r1, r3, #4
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	9103      	str	r1, [sp, #12]
 800c234:	2b00      	cmp	r3, #0
 800c236:	bfbb      	ittet	lt
 800c238:	425b      	neglt	r3, r3
 800c23a:	f042 0202 	orrlt.w	r2, r2, #2
 800c23e:	9307      	strge	r3, [sp, #28]
 800c240:	9307      	strlt	r3, [sp, #28]
 800c242:	bfb8      	it	lt
 800c244:	9204      	strlt	r2, [sp, #16]
 800c246:	7823      	ldrb	r3, [r4, #0]
 800c248:	2b2e      	cmp	r3, #46	; 0x2e
 800c24a:	d10c      	bne.n	800c266 <_vfiprintf_r+0x176>
 800c24c:	7863      	ldrb	r3, [r4, #1]
 800c24e:	2b2a      	cmp	r3, #42	; 0x2a
 800c250:	d135      	bne.n	800c2be <_vfiprintf_r+0x1ce>
 800c252:	9b03      	ldr	r3, [sp, #12]
 800c254:	1d1a      	adds	r2, r3, #4
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	9203      	str	r2, [sp, #12]
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	bfb8      	it	lt
 800c25e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800c262:	3402      	adds	r4, #2
 800c264:	9305      	str	r3, [sp, #20]
 800c266:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c34c <_vfiprintf_r+0x25c>
 800c26a:	7821      	ldrb	r1, [r4, #0]
 800c26c:	2203      	movs	r2, #3
 800c26e:	4650      	mov	r0, sl
 800c270:	f7f3 ffbe 	bl	80001f0 <memchr>
 800c274:	b140      	cbz	r0, 800c288 <_vfiprintf_r+0x198>
 800c276:	2340      	movs	r3, #64	; 0x40
 800c278:	eba0 000a 	sub.w	r0, r0, sl
 800c27c:	fa03 f000 	lsl.w	r0, r3, r0
 800c280:	9b04      	ldr	r3, [sp, #16]
 800c282:	4303      	orrs	r3, r0
 800c284:	3401      	adds	r4, #1
 800c286:	9304      	str	r3, [sp, #16]
 800c288:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c28c:	482c      	ldr	r0, [pc, #176]	; (800c340 <_vfiprintf_r+0x250>)
 800c28e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c292:	2206      	movs	r2, #6
 800c294:	f7f3 ffac 	bl	80001f0 <memchr>
 800c298:	2800      	cmp	r0, #0
 800c29a:	d03f      	beq.n	800c31c <_vfiprintf_r+0x22c>
 800c29c:	4b29      	ldr	r3, [pc, #164]	; (800c344 <_vfiprintf_r+0x254>)
 800c29e:	bb1b      	cbnz	r3, 800c2e8 <_vfiprintf_r+0x1f8>
 800c2a0:	9b03      	ldr	r3, [sp, #12]
 800c2a2:	3307      	adds	r3, #7
 800c2a4:	f023 0307 	bic.w	r3, r3, #7
 800c2a8:	3308      	adds	r3, #8
 800c2aa:	9303      	str	r3, [sp, #12]
 800c2ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c2ae:	443b      	add	r3, r7
 800c2b0:	9309      	str	r3, [sp, #36]	; 0x24
 800c2b2:	e767      	b.n	800c184 <_vfiprintf_r+0x94>
 800c2b4:	fb0c 3202 	mla	r2, ip, r2, r3
 800c2b8:	460c      	mov	r4, r1
 800c2ba:	2001      	movs	r0, #1
 800c2bc:	e7a5      	b.n	800c20a <_vfiprintf_r+0x11a>
 800c2be:	2300      	movs	r3, #0
 800c2c0:	3401      	adds	r4, #1
 800c2c2:	9305      	str	r3, [sp, #20]
 800c2c4:	4619      	mov	r1, r3
 800c2c6:	f04f 0c0a 	mov.w	ip, #10
 800c2ca:	4620      	mov	r0, r4
 800c2cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c2d0:	3a30      	subs	r2, #48	; 0x30
 800c2d2:	2a09      	cmp	r2, #9
 800c2d4:	d903      	bls.n	800c2de <_vfiprintf_r+0x1ee>
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d0c5      	beq.n	800c266 <_vfiprintf_r+0x176>
 800c2da:	9105      	str	r1, [sp, #20]
 800c2dc:	e7c3      	b.n	800c266 <_vfiprintf_r+0x176>
 800c2de:	fb0c 2101 	mla	r1, ip, r1, r2
 800c2e2:	4604      	mov	r4, r0
 800c2e4:	2301      	movs	r3, #1
 800c2e6:	e7f0      	b.n	800c2ca <_vfiprintf_r+0x1da>
 800c2e8:	ab03      	add	r3, sp, #12
 800c2ea:	9300      	str	r3, [sp, #0]
 800c2ec:	462a      	mov	r2, r5
 800c2ee:	4b16      	ldr	r3, [pc, #88]	; (800c348 <_vfiprintf_r+0x258>)
 800c2f0:	a904      	add	r1, sp, #16
 800c2f2:	4630      	mov	r0, r6
 800c2f4:	f7fd fde6 	bl	8009ec4 <_printf_float>
 800c2f8:	4607      	mov	r7, r0
 800c2fa:	1c78      	adds	r0, r7, #1
 800c2fc:	d1d6      	bne.n	800c2ac <_vfiprintf_r+0x1bc>
 800c2fe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c300:	07d9      	lsls	r1, r3, #31
 800c302:	d405      	bmi.n	800c310 <_vfiprintf_r+0x220>
 800c304:	89ab      	ldrh	r3, [r5, #12]
 800c306:	059a      	lsls	r2, r3, #22
 800c308:	d402      	bmi.n	800c310 <_vfiprintf_r+0x220>
 800c30a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c30c:	f000 faaf 	bl	800c86e <__retarget_lock_release_recursive>
 800c310:	89ab      	ldrh	r3, [r5, #12]
 800c312:	065b      	lsls	r3, r3, #25
 800c314:	f53f af12 	bmi.w	800c13c <_vfiprintf_r+0x4c>
 800c318:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c31a:	e711      	b.n	800c140 <_vfiprintf_r+0x50>
 800c31c:	ab03      	add	r3, sp, #12
 800c31e:	9300      	str	r3, [sp, #0]
 800c320:	462a      	mov	r2, r5
 800c322:	4b09      	ldr	r3, [pc, #36]	; (800c348 <_vfiprintf_r+0x258>)
 800c324:	a904      	add	r1, sp, #16
 800c326:	4630      	mov	r0, r6
 800c328:	f7fe f870 	bl	800a40c <_printf_i>
 800c32c:	e7e4      	b.n	800c2f8 <_vfiprintf_r+0x208>
 800c32e:	bf00      	nop
 800c330:	0800cf6c 	.word	0x0800cf6c
 800c334:	0800cf8c 	.word	0x0800cf8c
 800c338:	0800cf4c 	.word	0x0800cf4c
 800c33c:	0800cdf4 	.word	0x0800cdf4
 800c340:	0800cdfe 	.word	0x0800cdfe
 800c344:	08009ec5 	.word	0x08009ec5
 800c348:	0800c0cd 	.word	0x0800c0cd
 800c34c:	0800cdfa 	.word	0x0800cdfa

0800c350 <__swbuf_r>:
 800c350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c352:	460e      	mov	r6, r1
 800c354:	4614      	mov	r4, r2
 800c356:	4605      	mov	r5, r0
 800c358:	b118      	cbz	r0, 800c362 <__swbuf_r+0x12>
 800c35a:	6983      	ldr	r3, [r0, #24]
 800c35c:	b90b      	cbnz	r3, 800c362 <__swbuf_r+0x12>
 800c35e:	f000 f9e7 	bl	800c730 <__sinit>
 800c362:	4b21      	ldr	r3, [pc, #132]	; (800c3e8 <__swbuf_r+0x98>)
 800c364:	429c      	cmp	r4, r3
 800c366:	d12b      	bne.n	800c3c0 <__swbuf_r+0x70>
 800c368:	686c      	ldr	r4, [r5, #4]
 800c36a:	69a3      	ldr	r3, [r4, #24]
 800c36c:	60a3      	str	r3, [r4, #8]
 800c36e:	89a3      	ldrh	r3, [r4, #12]
 800c370:	071a      	lsls	r2, r3, #28
 800c372:	d52f      	bpl.n	800c3d4 <__swbuf_r+0x84>
 800c374:	6923      	ldr	r3, [r4, #16]
 800c376:	b36b      	cbz	r3, 800c3d4 <__swbuf_r+0x84>
 800c378:	6923      	ldr	r3, [r4, #16]
 800c37a:	6820      	ldr	r0, [r4, #0]
 800c37c:	1ac0      	subs	r0, r0, r3
 800c37e:	6963      	ldr	r3, [r4, #20]
 800c380:	b2f6      	uxtb	r6, r6
 800c382:	4283      	cmp	r3, r0
 800c384:	4637      	mov	r7, r6
 800c386:	dc04      	bgt.n	800c392 <__swbuf_r+0x42>
 800c388:	4621      	mov	r1, r4
 800c38a:	4628      	mov	r0, r5
 800c38c:	f000 f93c 	bl	800c608 <_fflush_r>
 800c390:	bb30      	cbnz	r0, 800c3e0 <__swbuf_r+0x90>
 800c392:	68a3      	ldr	r3, [r4, #8]
 800c394:	3b01      	subs	r3, #1
 800c396:	60a3      	str	r3, [r4, #8]
 800c398:	6823      	ldr	r3, [r4, #0]
 800c39a:	1c5a      	adds	r2, r3, #1
 800c39c:	6022      	str	r2, [r4, #0]
 800c39e:	701e      	strb	r6, [r3, #0]
 800c3a0:	6963      	ldr	r3, [r4, #20]
 800c3a2:	3001      	adds	r0, #1
 800c3a4:	4283      	cmp	r3, r0
 800c3a6:	d004      	beq.n	800c3b2 <__swbuf_r+0x62>
 800c3a8:	89a3      	ldrh	r3, [r4, #12]
 800c3aa:	07db      	lsls	r3, r3, #31
 800c3ac:	d506      	bpl.n	800c3bc <__swbuf_r+0x6c>
 800c3ae:	2e0a      	cmp	r6, #10
 800c3b0:	d104      	bne.n	800c3bc <__swbuf_r+0x6c>
 800c3b2:	4621      	mov	r1, r4
 800c3b4:	4628      	mov	r0, r5
 800c3b6:	f000 f927 	bl	800c608 <_fflush_r>
 800c3ba:	b988      	cbnz	r0, 800c3e0 <__swbuf_r+0x90>
 800c3bc:	4638      	mov	r0, r7
 800c3be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c3c0:	4b0a      	ldr	r3, [pc, #40]	; (800c3ec <__swbuf_r+0x9c>)
 800c3c2:	429c      	cmp	r4, r3
 800c3c4:	d101      	bne.n	800c3ca <__swbuf_r+0x7a>
 800c3c6:	68ac      	ldr	r4, [r5, #8]
 800c3c8:	e7cf      	b.n	800c36a <__swbuf_r+0x1a>
 800c3ca:	4b09      	ldr	r3, [pc, #36]	; (800c3f0 <__swbuf_r+0xa0>)
 800c3cc:	429c      	cmp	r4, r3
 800c3ce:	bf08      	it	eq
 800c3d0:	68ec      	ldreq	r4, [r5, #12]
 800c3d2:	e7ca      	b.n	800c36a <__swbuf_r+0x1a>
 800c3d4:	4621      	mov	r1, r4
 800c3d6:	4628      	mov	r0, r5
 800c3d8:	f000 f81a 	bl	800c410 <__swsetup_r>
 800c3dc:	2800      	cmp	r0, #0
 800c3de:	d0cb      	beq.n	800c378 <__swbuf_r+0x28>
 800c3e0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800c3e4:	e7ea      	b.n	800c3bc <__swbuf_r+0x6c>
 800c3e6:	bf00      	nop
 800c3e8:	0800cf6c 	.word	0x0800cf6c
 800c3ec:	0800cf8c 	.word	0x0800cf8c
 800c3f0:	0800cf4c 	.word	0x0800cf4c

0800c3f4 <__ascii_wctomb>:
 800c3f4:	b149      	cbz	r1, 800c40a <__ascii_wctomb+0x16>
 800c3f6:	2aff      	cmp	r2, #255	; 0xff
 800c3f8:	bf85      	ittet	hi
 800c3fa:	238a      	movhi	r3, #138	; 0x8a
 800c3fc:	6003      	strhi	r3, [r0, #0]
 800c3fe:	700a      	strbls	r2, [r1, #0]
 800c400:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800c404:	bf98      	it	ls
 800c406:	2001      	movls	r0, #1
 800c408:	4770      	bx	lr
 800c40a:	4608      	mov	r0, r1
 800c40c:	4770      	bx	lr
	...

0800c410 <__swsetup_r>:
 800c410:	4b32      	ldr	r3, [pc, #200]	; (800c4dc <__swsetup_r+0xcc>)
 800c412:	b570      	push	{r4, r5, r6, lr}
 800c414:	681d      	ldr	r5, [r3, #0]
 800c416:	4606      	mov	r6, r0
 800c418:	460c      	mov	r4, r1
 800c41a:	b125      	cbz	r5, 800c426 <__swsetup_r+0x16>
 800c41c:	69ab      	ldr	r3, [r5, #24]
 800c41e:	b913      	cbnz	r3, 800c426 <__swsetup_r+0x16>
 800c420:	4628      	mov	r0, r5
 800c422:	f000 f985 	bl	800c730 <__sinit>
 800c426:	4b2e      	ldr	r3, [pc, #184]	; (800c4e0 <__swsetup_r+0xd0>)
 800c428:	429c      	cmp	r4, r3
 800c42a:	d10f      	bne.n	800c44c <__swsetup_r+0x3c>
 800c42c:	686c      	ldr	r4, [r5, #4]
 800c42e:	89a3      	ldrh	r3, [r4, #12]
 800c430:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c434:	0719      	lsls	r1, r3, #28
 800c436:	d42c      	bmi.n	800c492 <__swsetup_r+0x82>
 800c438:	06dd      	lsls	r5, r3, #27
 800c43a:	d411      	bmi.n	800c460 <__swsetup_r+0x50>
 800c43c:	2309      	movs	r3, #9
 800c43e:	6033      	str	r3, [r6, #0]
 800c440:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c444:	81a3      	strh	r3, [r4, #12]
 800c446:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c44a:	e03e      	b.n	800c4ca <__swsetup_r+0xba>
 800c44c:	4b25      	ldr	r3, [pc, #148]	; (800c4e4 <__swsetup_r+0xd4>)
 800c44e:	429c      	cmp	r4, r3
 800c450:	d101      	bne.n	800c456 <__swsetup_r+0x46>
 800c452:	68ac      	ldr	r4, [r5, #8]
 800c454:	e7eb      	b.n	800c42e <__swsetup_r+0x1e>
 800c456:	4b24      	ldr	r3, [pc, #144]	; (800c4e8 <__swsetup_r+0xd8>)
 800c458:	429c      	cmp	r4, r3
 800c45a:	bf08      	it	eq
 800c45c:	68ec      	ldreq	r4, [r5, #12]
 800c45e:	e7e6      	b.n	800c42e <__swsetup_r+0x1e>
 800c460:	0758      	lsls	r0, r3, #29
 800c462:	d512      	bpl.n	800c48a <__swsetup_r+0x7a>
 800c464:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c466:	b141      	cbz	r1, 800c47a <__swsetup_r+0x6a>
 800c468:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c46c:	4299      	cmp	r1, r3
 800c46e:	d002      	beq.n	800c476 <__swsetup_r+0x66>
 800c470:	4630      	mov	r0, r6
 800c472:	f7ff fb31 	bl	800bad8 <_free_r>
 800c476:	2300      	movs	r3, #0
 800c478:	6363      	str	r3, [r4, #52]	; 0x34
 800c47a:	89a3      	ldrh	r3, [r4, #12]
 800c47c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c480:	81a3      	strh	r3, [r4, #12]
 800c482:	2300      	movs	r3, #0
 800c484:	6063      	str	r3, [r4, #4]
 800c486:	6923      	ldr	r3, [r4, #16]
 800c488:	6023      	str	r3, [r4, #0]
 800c48a:	89a3      	ldrh	r3, [r4, #12]
 800c48c:	f043 0308 	orr.w	r3, r3, #8
 800c490:	81a3      	strh	r3, [r4, #12]
 800c492:	6923      	ldr	r3, [r4, #16]
 800c494:	b94b      	cbnz	r3, 800c4aa <__swsetup_r+0x9a>
 800c496:	89a3      	ldrh	r3, [r4, #12]
 800c498:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c49c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c4a0:	d003      	beq.n	800c4aa <__swsetup_r+0x9a>
 800c4a2:	4621      	mov	r1, r4
 800c4a4:	4630      	mov	r0, r6
 800c4a6:	f000 fa09 	bl	800c8bc <__smakebuf_r>
 800c4aa:	89a0      	ldrh	r0, [r4, #12]
 800c4ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c4b0:	f010 0301 	ands.w	r3, r0, #1
 800c4b4:	d00a      	beq.n	800c4cc <__swsetup_r+0xbc>
 800c4b6:	2300      	movs	r3, #0
 800c4b8:	60a3      	str	r3, [r4, #8]
 800c4ba:	6963      	ldr	r3, [r4, #20]
 800c4bc:	425b      	negs	r3, r3
 800c4be:	61a3      	str	r3, [r4, #24]
 800c4c0:	6923      	ldr	r3, [r4, #16]
 800c4c2:	b943      	cbnz	r3, 800c4d6 <__swsetup_r+0xc6>
 800c4c4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c4c8:	d1ba      	bne.n	800c440 <__swsetup_r+0x30>
 800c4ca:	bd70      	pop	{r4, r5, r6, pc}
 800c4cc:	0781      	lsls	r1, r0, #30
 800c4ce:	bf58      	it	pl
 800c4d0:	6963      	ldrpl	r3, [r4, #20]
 800c4d2:	60a3      	str	r3, [r4, #8]
 800c4d4:	e7f4      	b.n	800c4c0 <__swsetup_r+0xb0>
 800c4d6:	2000      	movs	r0, #0
 800c4d8:	e7f7      	b.n	800c4ca <__swsetup_r+0xba>
 800c4da:	bf00      	nop
 800c4dc:	200000fc 	.word	0x200000fc
 800c4e0:	0800cf6c 	.word	0x0800cf6c
 800c4e4:	0800cf8c 	.word	0x0800cf8c
 800c4e8:	0800cf4c 	.word	0x0800cf4c

0800c4ec <abort>:
 800c4ec:	b508      	push	{r3, lr}
 800c4ee:	2006      	movs	r0, #6
 800c4f0:	f000 fa54 	bl	800c99c <raise>
 800c4f4:	2001      	movs	r0, #1
 800c4f6:	f7f5 f9cd 	bl	8001894 <_exit>
	...

0800c4fc <__sflush_r>:
 800c4fc:	898a      	ldrh	r2, [r1, #12]
 800c4fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c502:	4605      	mov	r5, r0
 800c504:	0710      	lsls	r0, r2, #28
 800c506:	460c      	mov	r4, r1
 800c508:	d458      	bmi.n	800c5bc <__sflush_r+0xc0>
 800c50a:	684b      	ldr	r3, [r1, #4]
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	dc05      	bgt.n	800c51c <__sflush_r+0x20>
 800c510:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c512:	2b00      	cmp	r3, #0
 800c514:	dc02      	bgt.n	800c51c <__sflush_r+0x20>
 800c516:	2000      	movs	r0, #0
 800c518:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c51c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c51e:	2e00      	cmp	r6, #0
 800c520:	d0f9      	beq.n	800c516 <__sflush_r+0x1a>
 800c522:	2300      	movs	r3, #0
 800c524:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c528:	682f      	ldr	r7, [r5, #0]
 800c52a:	602b      	str	r3, [r5, #0]
 800c52c:	d032      	beq.n	800c594 <__sflush_r+0x98>
 800c52e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c530:	89a3      	ldrh	r3, [r4, #12]
 800c532:	075a      	lsls	r2, r3, #29
 800c534:	d505      	bpl.n	800c542 <__sflush_r+0x46>
 800c536:	6863      	ldr	r3, [r4, #4]
 800c538:	1ac0      	subs	r0, r0, r3
 800c53a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c53c:	b10b      	cbz	r3, 800c542 <__sflush_r+0x46>
 800c53e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c540:	1ac0      	subs	r0, r0, r3
 800c542:	2300      	movs	r3, #0
 800c544:	4602      	mov	r2, r0
 800c546:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c548:	6a21      	ldr	r1, [r4, #32]
 800c54a:	4628      	mov	r0, r5
 800c54c:	47b0      	blx	r6
 800c54e:	1c43      	adds	r3, r0, #1
 800c550:	89a3      	ldrh	r3, [r4, #12]
 800c552:	d106      	bne.n	800c562 <__sflush_r+0x66>
 800c554:	6829      	ldr	r1, [r5, #0]
 800c556:	291d      	cmp	r1, #29
 800c558:	d82c      	bhi.n	800c5b4 <__sflush_r+0xb8>
 800c55a:	4a2a      	ldr	r2, [pc, #168]	; (800c604 <__sflush_r+0x108>)
 800c55c:	40ca      	lsrs	r2, r1
 800c55e:	07d6      	lsls	r6, r2, #31
 800c560:	d528      	bpl.n	800c5b4 <__sflush_r+0xb8>
 800c562:	2200      	movs	r2, #0
 800c564:	6062      	str	r2, [r4, #4]
 800c566:	04d9      	lsls	r1, r3, #19
 800c568:	6922      	ldr	r2, [r4, #16]
 800c56a:	6022      	str	r2, [r4, #0]
 800c56c:	d504      	bpl.n	800c578 <__sflush_r+0x7c>
 800c56e:	1c42      	adds	r2, r0, #1
 800c570:	d101      	bne.n	800c576 <__sflush_r+0x7a>
 800c572:	682b      	ldr	r3, [r5, #0]
 800c574:	b903      	cbnz	r3, 800c578 <__sflush_r+0x7c>
 800c576:	6560      	str	r0, [r4, #84]	; 0x54
 800c578:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c57a:	602f      	str	r7, [r5, #0]
 800c57c:	2900      	cmp	r1, #0
 800c57e:	d0ca      	beq.n	800c516 <__sflush_r+0x1a>
 800c580:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c584:	4299      	cmp	r1, r3
 800c586:	d002      	beq.n	800c58e <__sflush_r+0x92>
 800c588:	4628      	mov	r0, r5
 800c58a:	f7ff faa5 	bl	800bad8 <_free_r>
 800c58e:	2000      	movs	r0, #0
 800c590:	6360      	str	r0, [r4, #52]	; 0x34
 800c592:	e7c1      	b.n	800c518 <__sflush_r+0x1c>
 800c594:	6a21      	ldr	r1, [r4, #32]
 800c596:	2301      	movs	r3, #1
 800c598:	4628      	mov	r0, r5
 800c59a:	47b0      	blx	r6
 800c59c:	1c41      	adds	r1, r0, #1
 800c59e:	d1c7      	bne.n	800c530 <__sflush_r+0x34>
 800c5a0:	682b      	ldr	r3, [r5, #0]
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d0c4      	beq.n	800c530 <__sflush_r+0x34>
 800c5a6:	2b1d      	cmp	r3, #29
 800c5a8:	d001      	beq.n	800c5ae <__sflush_r+0xb2>
 800c5aa:	2b16      	cmp	r3, #22
 800c5ac:	d101      	bne.n	800c5b2 <__sflush_r+0xb6>
 800c5ae:	602f      	str	r7, [r5, #0]
 800c5b0:	e7b1      	b.n	800c516 <__sflush_r+0x1a>
 800c5b2:	89a3      	ldrh	r3, [r4, #12]
 800c5b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c5b8:	81a3      	strh	r3, [r4, #12]
 800c5ba:	e7ad      	b.n	800c518 <__sflush_r+0x1c>
 800c5bc:	690f      	ldr	r7, [r1, #16]
 800c5be:	2f00      	cmp	r7, #0
 800c5c0:	d0a9      	beq.n	800c516 <__sflush_r+0x1a>
 800c5c2:	0793      	lsls	r3, r2, #30
 800c5c4:	680e      	ldr	r6, [r1, #0]
 800c5c6:	bf08      	it	eq
 800c5c8:	694b      	ldreq	r3, [r1, #20]
 800c5ca:	600f      	str	r7, [r1, #0]
 800c5cc:	bf18      	it	ne
 800c5ce:	2300      	movne	r3, #0
 800c5d0:	eba6 0807 	sub.w	r8, r6, r7
 800c5d4:	608b      	str	r3, [r1, #8]
 800c5d6:	f1b8 0f00 	cmp.w	r8, #0
 800c5da:	dd9c      	ble.n	800c516 <__sflush_r+0x1a>
 800c5dc:	6a21      	ldr	r1, [r4, #32]
 800c5de:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c5e0:	4643      	mov	r3, r8
 800c5e2:	463a      	mov	r2, r7
 800c5e4:	4628      	mov	r0, r5
 800c5e6:	47b0      	blx	r6
 800c5e8:	2800      	cmp	r0, #0
 800c5ea:	dc06      	bgt.n	800c5fa <__sflush_r+0xfe>
 800c5ec:	89a3      	ldrh	r3, [r4, #12]
 800c5ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c5f2:	81a3      	strh	r3, [r4, #12]
 800c5f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c5f8:	e78e      	b.n	800c518 <__sflush_r+0x1c>
 800c5fa:	4407      	add	r7, r0
 800c5fc:	eba8 0800 	sub.w	r8, r8, r0
 800c600:	e7e9      	b.n	800c5d6 <__sflush_r+0xda>
 800c602:	bf00      	nop
 800c604:	20400001 	.word	0x20400001

0800c608 <_fflush_r>:
 800c608:	b538      	push	{r3, r4, r5, lr}
 800c60a:	690b      	ldr	r3, [r1, #16]
 800c60c:	4605      	mov	r5, r0
 800c60e:	460c      	mov	r4, r1
 800c610:	b913      	cbnz	r3, 800c618 <_fflush_r+0x10>
 800c612:	2500      	movs	r5, #0
 800c614:	4628      	mov	r0, r5
 800c616:	bd38      	pop	{r3, r4, r5, pc}
 800c618:	b118      	cbz	r0, 800c622 <_fflush_r+0x1a>
 800c61a:	6983      	ldr	r3, [r0, #24]
 800c61c:	b90b      	cbnz	r3, 800c622 <_fflush_r+0x1a>
 800c61e:	f000 f887 	bl	800c730 <__sinit>
 800c622:	4b14      	ldr	r3, [pc, #80]	; (800c674 <_fflush_r+0x6c>)
 800c624:	429c      	cmp	r4, r3
 800c626:	d11b      	bne.n	800c660 <_fflush_r+0x58>
 800c628:	686c      	ldr	r4, [r5, #4]
 800c62a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d0ef      	beq.n	800c612 <_fflush_r+0xa>
 800c632:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c634:	07d0      	lsls	r0, r2, #31
 800c636:	d404      	bmi.n	800c642 <_fflush_r+0x3a>
 800c638:	0599      	lsls	r1, r3, #22
 800c63a:	d402      	bmi.n	800c642 <_fflush_r+0x3a>
 800c63c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c63e:	f000 f915 	bl	800c86c <__retarget_lock_acquire_recursive>
 800c642:	4628      	mov	r0, r5
 800c644:	4621      	mov	r1, r4
 800c646:	f7ff ff59 	bl	800c4fc <__sflush_r>
 800c64a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c64c:	07da      	lsls	r2, r3, #31
 800c64e:	4605      	mov	r5, r0
 800c650:	d4e0      	bmi.n	800c614 <_fflush_r+0xc>
 800c652:	89a3      	ldrh	r3, [r4, #12]
 800c654:	059b      	lsls	r3, r3, #22
 800c656:	d4dd      	bmi.n	800c614 <_fflush_r+0xc>
 800c658:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c65a:	f000 f908 	bl	800c86e <__retarget_lock_release_recursive>
 800c65e:	e7d9      	b.n	800c614 <_fflush_r+0xc>
 800c660:	4b05      	ldr	r3, [pc, #20]	; (800c678 <_fflush_r+0x70>)
 800c662:	429c      	cmp	r4, r3
 800c664:	d101      	bne.n	800c66a <_fflush_r+0x62>
 800c666:	68ac      	ldr	r4, [r5, #8]
 800c668:	e7df      	b.n	800c62a <_fflush_r+0x22>
 800c66a:	4b04      	ldr	r3, [pc, #16]	; (800c67c <_fflush_r+0x74>)
 800c66c:	429c      	cmp	r4, r3
 800c66e:	bf08      	it	eq
 800c670:	68ec      	ldreq	r4, [r5, #12]
 800c672:	e7da      	b.n	800c62a <_fflush_r+0x22>
 800c674:	0800cf6c 	.word	0x0800cf6c
 800c678:	0800cf8c 	.word	0x0800cf8c
 800c67c:	0800cf4c 	.word	0x0800cf4c

0800c680 <std>:
 800c680:	2300      	movs	r3, #0
 800c682:	b510      	push	{r4, lr}
 800c684:	4604      	mov	r4, r0
 800c686:	e9c0 3300 	strd	r3, r3, [r0]
 800c68a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c68e:	6083      	str	r3, [r0, #8]
 800c690:	8181      	strh	r1, [r0, #12]
 800c692:	6643      	str	r3, [r0, #100]	; 0x64
 800c694:	81c2      	strh	r2, [r0, #14]
 800c696:	6183      	str	r3, [r0, #24]
 800c698:	4619      	mov	r1, r3
 800c69a:	2208      	movs	r2, #8
 800c69c:	305c      	adds	r0, #92	; 0x5c
 800c69e:	f7fd fb69 	bl	8009d74 <memset>
 800c6a2:	4b05      	ldr	r3, [pc, #20]	; (800c6b8 <std+0x38>)
 800c6a4:	6263      	str	r3, [r4, #36]	; 0x24
 800c6a6:	4b05      	ldr	r3, [pc, #20]	; (800c6bc <std+0x3c>)
 800c6a8:	62a3      	str	r3, [r4, #40]	; 0x28
 800c6aa:	4b05      	ldr	r3, [pc, #20]	; (800c6c0 <std+0x40>)
 800c6ac:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c6ae:	4b05      	ldr	r3, [pc, #20]	; (800c6c4 <std+0x44>)
 800c6b0:	6224      	str	r4, [r4, #32]
 800c6b2:	6323      	str	r3, [r4, #48]	; 0x30
 800c6b4:	bd10      	pop	{r4, pc}
 800c6b6:	bf00      	nop
 800c6b8:	0800c9d5 	.word	0x0800c9d5
 800c6bc:	0800c9f7 	.word	0x0800c9f7
 800c6c0:	0800ca2f 	.word	0x0800ca2f
 800c6c4:	0800ca53 	.word	0x0800ca53

0800c6c8 <_cleanup_r>:
 800c6c8:	4901      	ldr	r1, [pc, #4]	; (800c6d0 <_cleanup_r+0x8>)
 800c6ca:	f000 b8af 	b.w	800c82c <_fwalk_reent>
 800c6ce:	bf00      	nop
 800c6d0:	0800c609 	.word	0x0800c609

0800c6d4 <__sfmoreglue>:
 800c6d4:	b570      	push	{r4, r5, r6, lr}
 800c6d6:	2268      	movs	r2, #104	; 0x68
 800c6d8:	1e4d      	subs	r5, r1, #1
 800c6da:	4355      	muls	r5, r2
 800c6dc:	460e      	mov	r6, r1
 800c6de:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c6e2:	f7ff fa65 	bl	800bbb0 <_malloc_r>
 800c6e6:	4604      	mov	r4, r0
 800c6e8:	b140      	cbz	r0, 800c6fc <__sfmoreglue+0x28>
 800c6ea:	2100      	movs	r1, #0
 800c6ec:	e9c0 1600 	strd	r1, r6, [r0]
 800c6f0:	300c      	adds	r0, #12
 800c6f2:	60a0      	str	r0, [r4, #8]
 800c6f4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c6f8:	f7fd fb3c 	bl	8009d74 <memset>
 800c6fc:	4620      	mov	r0, r4
 800c6fe:	bd70      	pop	{r4, r5, r6, pc}

0800c700 <__sfp_lock_acquire>:
 800c700:	4801      	ldr	r0, [pc, #4]	; (800c708 <__sfp_lock_acquire+0x8>)
 800c702:	f000 b8b3 	b.w	800c86c <__retarget_lock_acquire_recursive>
 800c706:	bf00      	nop
 800c708:	200020a1 	.word	0x200020a1

0800c70c <__sfp_lock_release>:
 800c70c:	4801      	ldr	r0, [pc, #4]	; (800c714 <__sfp_lock_release+0x8>)
 800c70e:	f000 b8ae 	b.w	800c86e <__retarget_lock_release_recursive>
 800c712:	bf00      	nop
 800c714:	200020a1 	.word	0x200020a1

0800c718 <__sinit_lock_acquire>:
 800c718:	4801      	ldr	r0, [pc, #4]	; (800c720 <__sinit_lock_acquire+0x8>)
 800c71a:	f000 b8a7 	b.w	800c86c <__retarget_lock_acquire_recursive>
 800c71e:	bf00      	nop
 800c720:	200020a2 	.word	0x200020a2

0800c724 <__sinit_lock_release>:
 800c724:	4801      	ldr	r0, [pc, #4]	; (800c72c <__sinit_lock_release+0x8>)
 800c726:	f000 b8a2 	b.w	800c86e <__retarget_lock_release_recursive>
 800c72a:	bf00      	nop
 800c72c:	200020a2 	.word	0x200020a2

0800c730 <__sinit>:
 800c730:	b510      	push	{r4, lr}
 800c732:	4604      	mov	r4, r0
 800c734:	f7ff fff0 	bl	800c718 <__sinit_lock_acquire>
 800c738:	69a3      	ldr	r3, [r4, #24]
 800c73a:	b11b      	cbz	r3, 800c744 <__sinit+0x14>
 800c73c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c740:	f7ff bff0 	b.w	800c724 <__sinit_lock_release>
 800c744:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c748:	6523      	str	r3, [r4, #80]	; 0x50
 800c74a:	4b13      	ldr	r3, [pc, #76]	; (800c798 <__sinit+0x68>)
 800c74c:	4a13      	ldr	r2, [pc, #76]	; (800c79c <__sinit+0x6c>)
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	62a2      	str	r2, [r4, #40]	; 0x28
 800c752:	42a3      	cmp	r3, r4
 800c754:	bf04      	itt	eq
 800c756:	2301      	moveq	r3, #1
 800c758:	61a3      	streq	r3, [r4, #24]
 800c75a:	4620      	mov	r0, r4
 800c75c:	f000 f820 	bl	800c7a0 <__sfp>
 800c760:	6060      	str	r0, [r4, #4]
 800c762:	4620      	mov	r0, r4
 800c764:	f000 f81c 	bl	800c7a0 <__sfp>
 800c768:	60a0      	str	r0, [r4, #8]
 800c76a:	4620      	mov	r0, r4
 800c76c:	f000 f818 	bl	800c7a0 <__sfp>
 800c770:	2200      	movs	r2, #0
 800c772:	60e0      	str	r0, [r4, #12]
 800c774:	2104      	movs	r1, #4
 800c776:	6860      	ldr	r0, [r4, #4]
 800c778:	f7ff ff82 	bl	800c680 <std>
 800c77c:	68a0      	ldr	r0, [r4, #8]
 800c77e:	2201      	movs	r2, #1
 800c780:	2109      	movs	r1, #9
 800c782:	f7ff ff7d 	bl	800c680 <std>
 800c786:	68e0      	ldr	r0, [r4, #12]
 800c788:	2202      	movs	r2, #2
 800c78a:	2112      	movs	r1, #18
 800c78c:	f7ff ff78 	bl	800c680 <std>
 800c790:	2301      	movs	r3, #1
 800c792:	61a3      	str	r3, [r4, #24]
 800c794:	e7d2      	b.n	800c73c <__sinit+0xc>
 800c796:	bf00      	nop
 800c798:	0800cbd4 	.word	0x0800cbd4
 800c79c:	0800c6c9 	.word	0x0800c6c9

0800c7a0 <__sfp>:
 800c7a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7a2:	4607      	mov	r7, r0
 800c7a4:	f7ff ffac 	bl	800c700 <__sfp_lock_acquire>
 800c7a8:	4b1e      	ldr	r3, [pc, #120]	; (800c824 <__sfp+0x84>)
 800c7aa:	681e      	ldr	r6, [r3, #0]
 800c7ac:	69b3      	ldr	r3, [r6, #24]
 800c7ae:	b913      	cbnz	r3, 800c7b6 <__sfp+0x16>
 800c7b0:	4630      	mov	r0, r6
 800c7b2:	f7ff ffbd 	bl	800c730 <__sinit>
 800c7b6:	3648      	adds	r6, #72	; 0x48
 800c7b8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c7bc:	3b01      	subs	r3, #1
 800c7be:	d503      	bpl.n	800c7c8 <__sfp+0x28>
 800c7c0:	6833      	ldr	r3, [r6, #0]
 800c7c2:	b30b      	cbz	r3, 800c808 <__sfp+0x68>
 800c7c4:	6836      	ldr	r6, [r6, #0]
 800c7c6:	e7f7      	b.n	800c7b8 <__sfp+0x18>
 800c7c8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c7cc:	b9d5      	cbnz	r5, 800c804 <__sfp+0x64>
 800c7ce:	4b16      	ldr	r3, [pc, #88]	; (800c828 <__sfp+0x88>)
 800c7d0:	60e3      	str	r3, [r4, #12]
 800c7d2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c7d6:	6665      	str	r5, [r4, #100]	; 0x64
 800c7d8:	f000 f847 	bl	800c86a <__retarget_lock_init_recursive>
 800c7dc:	f7ff ff96 	bl	800c70c <__sfp_lock_release>
 800c7e0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c7e4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c7e8:	6025      	str	r5, [r4, #0]
 800c7ea:	61a5      	str	r5, [r4, #24]
 800c7ec:	2208      	movs	r2, #8
 800c7ee:	4629      	mov	r1, r5
 800c7f0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c7f4:	f7fd fabe 	bl	8009d74 <memset>
 800c7f8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c7fc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c800:	4620      	mov	r0, r4
 800c802:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c804:	3468      	adds	r4, #104	; 0x68
 800c806:	e7d9      	b.n	800c7bc <__sfp+0x1c>
 800c808:	2104      	movs	r1, #4
 800c80a:	4638      	mov	r0, r7
 800c80c:	f7ff ff62 	bl	800c6d4 <__sfmoreglue>
 800c810:	4604      	mov	r4, r0
 800c812:	6030      	str	r0, [r6, #0]
 800c814:	2800      	cmp	r0, #0
 800c816:	d1d5      	bne.n	800c7c4 <__sfp+0x24>
 800c818:	f7ff ff78 	bl	800c70c <__sfp_lock_release>
 800c81c:	230c      	movs	r3, #12
 800c81e:	603b      	str	r3, [r7, #0]
 800c820:	e7ee      	b.n	800c800 <__sfp+0x60>
 800c822:	bf00      	nop
 800c824:	0800cbd4 	.word	0x0800cbd4
 800c828:	ffff0001 	.word	0xffff0001

0800c82c <_fwalk_reent>:
 800c82c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c830:	4606      	mov	r6, r0
 800c832:	4688      	mov	r8, r1
 800c834:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c838:	2700      	movs	r7, #0
 800c83a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c83e:	f1b9 0901 	subs.w	r9, r9, #1
 800c842:	d505      	bpl.n	800c850 <_fwalk_reent+0x24>
 800c844:	6824      	ldr	r4, [r4, #0]
 800c846:	2c00      	cmp	r4, #0
 800c848:	d1f7      	bne.n	800c83a <_fwalk_reent+0xe>
 800c84a:	4638      	mov	r0, r7
 800c84c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c850:	89ab      	ldrh	r3, [r5, #12]
 800c852:	2b01      	cmp	r3, #1
 800c854:	d907      	bls.n	800c866 <_fwalk_reent+0x3a>
 800c856:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c85a:	3301      	adds	r3, #1
 800c85c:	d003      	beq.n	800c866 <_fwalk_reent+0x3a>
 800c85e:	4629      	mov	r1, r5
 800c860:	4630      	mov	r0, r6
 800c862:	47c0      	blx	r8
 800c864:	4307      	orrs	r7, r0
 800c866:	3568      	adds	r5, #104	; 0x68
 800c868:	e7e9      	b.n	800c83e <_fwalk_reent+0x12>

0800c86a <__retarget_lock_init_recursive>:
 800c86a:	4770      	bx	lr

0800c86c <__retarget_lock_acquire_recursive>:
 800c86c:	4770      	bx	lr

0800c86e <__retarget_lock_release_recursive>:
 800c86e:	4770      	bx	lr

0800c870 <__swhatbuf_r>:
 800c870:	b570      	push	{r4, r5, r6, lr}
 800c872:	460e      	mov	r6, r1
 800c874:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c878:	2900      	cmp	r1, #0
 800c87a:	b096      	sub	sp, #88	; 0x58
 800c87c:	4614      	mov	r4, r2
 800c87e:	461d      	mov	r5, r3
 800c880:	da08      	bge.n	800c894 <__swhatbuf_r+0x24>
 800c882:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c886:	2200      	movs	r2, #0
 800c888:	602a      	str	r2, [r5, #0]
 800c88a:	061a      	lsls	r2, r3, #24
 800c88c:	d410      	bmi.n	800c8b0 <__swhatbuf_r+0x40>
 800c88e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c892:	e00e      	b.n	800c8b2 <__swhatbuf_r+0x42>
 800c894:	466a      	mov	r2, sp
 800c896:	f000 f903 	bl	800caa0 <_fstat_r>
 800c89a:	2800      	cmp	r0, #0
 800c89c:	dbf1      	blt.n	800c882 <__swhatbuf_r+0x12>
 800c89e:	9a01      	ldr	r2, [sp, #4]
 800c8a0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c8a4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c8a8:	425a      	negs	r2, r3
 800c8aa:	415a      	adcs	r2, r3
 800c8ac:	602a      	str	r2, [r5, #0]
 800c8ae:	e7ee      	b.n	800c88e <__swhatbuf_r+0x1e>
 800c8b0:	2340      	movs	r3, #64	; 0x40
 800c8b2:	2000      	movs	r0, #0
 800c8b4:	6023      	str	r3, [r4, #0]
 800c8b6:	b016      	add	sp, #88	; 0x58
 800c8b8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c8bc <__smakebuf_r>:
 800c8bc:	898b      	ldrh	r3, [r1, #12]
 800c8be:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c8c0:	079d      	lsls	r5, r3, #30
 800c8c2:	4606      	mov	r6, r0
 800c8c4:	460c      	mov	r4, r1
 800c8c6:	d507      	bpl.n	800c8d8 <__smakebuf_r+0x1c>
 800c8c8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c8cc:	6023      	str	r3, [r4, #0]
 800c8ce:	6123      	str	r3, [r4, #16]
 800c8d0:	2301      	movs	r3, #1
 800c8d2:	6163      	str	r3, [r4, #20]
 800c8d4:	b002      	add	sp, #8
 800c8d6:	bd70      	pop	{r4, r5, r6, pc}
 800c8d8:	ab01      	add	r3, sp, #4
 800c8da:	466a      	mov	r2, sp
 800c8dc:	f7ff ffc8 	bl	800c870 <__swhatbuf_r>
 800c8e0:	9900      	ldr	r1, [sp, #0]
 800c8e2:	4605      	mov	r5, r0
 800c8e4:	4630      	mov	r0, r6
 800c8e6:	f7ff f963 	bl	800bbb0 <_malloc_r>
 800c8ea:	b948      	cbnz	r0, 800c900 <__smakebuf_r+0x44>
 800c8ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c8f0:	059a      	lsls	r2, r3, #22
 800c8f2:	d4ef      	bmi.n	800c8d4 <__smakebuf_r+0x18>
 800c8f4:	f023 0303 	bic.w	r3, r3, #3
 800c8f8:	f043 0302 	orr.w	r3, r3, #2
 800c8fc:	81a3      	strh	r3, [r4, #12]
 800c8fe:	e7e3      	b.n	800c8c8 <__smakebuf_r+0xc>
 800c900:	4b0d      	ldr	r3, [pc, #52]	; (800c938 <__smakebuf_r+0x7c>)
 800c902:	62b3      	str	r3, [r6, #40]	; 0x28
 800c904:	89a3      	ldrh	r3, [r4, #12]
 800c906:	6020      	str	r0, [r4, #0]
 800c908:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c90c:	81a3      	strh	r3, [r4, #12]
 800c90e:	9b00      	ldr	r3, [sp, #0]
 800c910:	6163      	str	r3, [r4, #20]
 800c912:	9b01      	ldr	r3, [sp, #4]
 800c914:	6120      	str	r0, [r4, #16]
 800c916:	b15b      	cbz	r3, 800c930 <__smakebuf_r+0x74>
 800c918:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c91c:	4630      	mov	r0, r6
 800c91e:	f000 f8d1 	bl	800cac4 <_isatty_r>
 800c922:	b128      	cbz	r0, 800c930 <__smakebuf_r+0x74>
 800c924:	89a3      	ldrh	r3, [r4, #12]
 800c926:	f023 0303 	bic.w	r3, r3, #3
 800c92a:	f043 0301 	orr.w	r3, r3, #1
 800c92e:	81a3      	strh	r3, [r4, #12]
 800c930:	89a0      	ldrh	r0, [r4, #12]
 800c932:	4305      	orrs	r5, r0
 800c934:	81a5      	strh	r5, [r4, #12]
 800c936:	e7cd      	b.n	800c8d4 <__smakebuf_r+0x18>
 800c938:	0800c6c9 	.word	0x0800c6c9

0800c93c <_malloc_usable_size_r>:
 800c93c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c940:	1f18      	subs	r0, r3, #4
 800c942:	2b00      	cmp	r3, #0
 800c944:	bfbc      	itt	lt
 800c946:	580b      	ldrlt	r3, [r1, r0]
 800c948:	18c0      	addlt	r0, r0, r3
 800c94a:	4770      	bx	lr

0800c94c <_raise_r>:
 800c94c:	291f      	cmp	r1, #31
 800c94e:	b538      	push	{r3, r4, r5, lr}
 800c950:	4604      	mov	r4, r0
 800c952:	460d      	mov	r5, r1
 800c954:	d904      	bls.n	800c960 <_raise_r+0x14>
 800c956:	2316      	movs	r3, #22
 800c958:	6003      	str	r3, [r0, #0]
 800c95a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c95e:	bd38      	pop	{r3, r4, r5, pc}
 800c960:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c962:	b112      	cbz	r2, 800c96a <_raise_r+0x1e>
 800c964:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c968:	b94b      	cbnz	r3, 800c97e <_raise_r+0x32>
 800c96a:	4620      	mov	r0, r4
 800c96c:	f000 f830 	bl	800c9d0 <_getpid_r>
 800c970:	462a      	mov	r2, r5
 800c972:	4601      	mov	r1, r0
 800c974:	4620      	mov	r0, r4
 800c976:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c97a:	f000 b817 	b.w	800c9ac <_kill_r>
 800c97e:	2b01      	cmp	r3, #1
 800c980:	d00a      	beq.n	800c998 <_raise_r+0x4c>
 800c982:	1c59      	adds	r1, r3, #1
 800c984:	d103      	bne.n	800c98e <_raise_r+0x42>
 800c986:	2316      	movs	r3, #22
 800c988:	6003      	str	r3, [r0, #0]
 800c98a:	2001      	movs	r0, #1
 800c98c:	e7e7      	b.n	800c95e <_raise_r+0x12>
 800c98e:	2400      	movs	r4, #0
 800c990:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c994:	4628      	mov	r0, r5
 800c996:	4798      	blx	r3
 800c998:	2000      	movs	r0, #0
 800c99a:	e7e0      	b.n	800c95e <_raise_r+0x12>

0800c99c <raise>:
 800c99c:	4b02      	ldr	r3, [pc, #8]	; (800c9a8 <raise+0xc>)
 800c99e:	4601      	mov	r1, r0
 800c9a0:	6818      	ldr	r0, [r3, #0]
 800c9a2:	f7ff bfd3 	b.w	800c94c <_raise_r>
 800c9a6:	bf00      	nop
 800c9a8:	200000fc 	.word	0x200000fc

0800c9ac <_kill_r>:
 800c9ac:	b538      	push	{r3, r4, r5, lr}
 800c9ae:	4d07      	ldr	r5, [pc, #28]	; (800c9cc <_kill_r+0x20>)
 800c9b0:	2300      	movs	r3, #0
 800c9b2:	4604      	mov	r4, r0
 800c9b4:	4608      	mov	r0, r1
 800c9b6:	4611      	mov	r1, r2
 800c9b8:	602b      	str	r3, [r5, #0]
 800c9ba:	f7f4 ff5b 	bl	8001874 <_kill>
 800c9be:	1c43      	adds	r3, r0, #1
 800c9c0:	d102      	bne.n	800c9c8 <_kill_r+0x1c>
 800c9c2:	682b      	ldr	r3, [r5, #0]
 800c9c4:	b103      	cbz	r3, 800c9c8 <_kill_r+0x1c>
 800c9c6:	6023      	str	r3, [r4, #0]
 800c9c8:	bd38      	pop	{r3, r4, r5, pc}
 800c9ca:	bf00      	nop
 800c9cc:	2000209c 	.word	0x2000209c

0800c9d0 <_getpid_r>:
 800c9d0:	f7f4 bf48 	b.w	8001864 <_getpid>

0800c9d4 <__sread>:
 800c9d4:	b510      	push	{r4, lr}
 800c9d6:	460c      	mov	r4, r1
 800c9d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c9dc:	f000 f894 	bl	800cb08 <_read_r>
 800c9e0:	2800      	cmp	r0, #0
 800c9e2:	bfab      	itete	ge
 800c9e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c9e6:	89a3      	ldrhlt	r3, [r4, #12]
 800c9e8:	181b      	addge	r3, r3, r0
 800c9ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c9ee:	bfac      	ite	ge
 800c9f0:	6563      	strge	r3, [r4, #84]	; 0x54
 800c9f2:	81a3      	strhlt	r3, [r4, #12]
 800c9f4:	bd10      	pop	{r4, pc}

0800c9f6 <__swrite>:
 800c9f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9fa:	461f      	mov	r7, r3
 800c9fc:	898b      	ldrh	r3, [r1, #12]
 800c9fe:	05db      	lsls	r3, r3, #23
 800ca00:	4605      	mov	r5, r0
 800ca02:	460c      	mov	r4, r1
 800ca04:	4616      	mov	r6, r2
 800ca06:	d505      	bpl.n	800ca14 <__swrite+0x1e>
 800ca08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca0c:	2302      	movs	r3, #2
 800ca0e:	2200      	movs	r2, #0
 800ca10:	f000 f868 	bl	800cae4 <_lseek_r>
 800ca14:	89a3      	ldrh	r3, [r4, #12]
 800ca16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ca1a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ca1e:	81a3      	strh	r3, [r4, #12]
 800ca20:	4632      	mov	r2, r6
 800ca22:	463b      	mov	r3, r7
 800ca24:	4628      	mov	r0, r5
 800ca26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ca2a:	f000 b817 	b.w	800ca5c <_write_r>

0800ca2e <__sseek>:
 800ca2e:	b510      	push	{r4, lr}
 800ca30:	460c      	mov	r4, r1
 800ca32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca36:	f000 f855 	bl	800cae4 <_lseek_r>
 800ca3a:	1c43      	adds	r3, r0, #1
 800ca3c:	89a3      	ldrh	r3, [r4, #12]
 800ca3e:	bf15      	itete	ne
 800ca40:	6560      	strne	r0, [r4, #84]	; 0x54
 800ca42:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ca46:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ca4a:	81a3      	strheq	r3, [r4, #12]
 800ca4c:	bf18      	it	ne
 800ca4e:	81a3      	strhne	r3, [r4, #12]
 800ca50:	bd10      	pop	{r4, pc}

0800ca52 <__sclose>:
 800ca52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca56:	f000 b813 	b.w	800ca80 <_close_r>
	...

0800ca5c <_write_r>:
 800ca5c:	b538      	push	{r3, r4, r5, lr}
 800ca5e:	4d07      	ldr	r5, [pc, #28]	; (800ca7c <_write_r+0x20>)
 800ca60:	4604      	mov	r4, r0
 800ca62:	4608      	mov	r0, r1
 800ca64:	4611      	mov	r1, r2
 800ca66:	2200      	movs	r2, #0
 800ca68:	602a      	str	r2, [r5, #0]
 800ca6a:	461a      	mov	r2, r3
 800ca6c:	f7f4 ff39 	bl	80018e2 <_write>
 800ca70:	1c43      	adds	r3, r0, #1
 800ca72:	d102      	bne.n	800ca7a <_write_r+0x1e>
 800ca74:	682b      	ldr	r3, [r5, #0]
 800ca76:	b103      	cbz	r3, 800ca7a <_write_r+0x1e>
 800ca78:	6023      	str	r3, [r4, #0]
 800ca7a:	bd38      	pop	{r3, r4, r5, pc}
 800ca7c:	2000209c 	.word	0x2000209c

0800ca80 <_close_r>:
 800ca80:	b538      	push	{r3, r4, r5, lr}
 800ca82:	4d06      	ldr	r5, [pc, #24]	; (800ca9c <_close_r+0x1c>)
 800ca84:	2300      	movs	r3, #0
 800ca86:	4604      	mov	r4, r0
 800ca88:	4608      	mov	r0, r1
 800ca8a:	602b      	str	r3, [r5, #0]
 800ca8c:	f7f4 ff45 	bl	800191a <_close>
 800ca90:	1c43      	adds	r3, r0, #1
 800ca92:	d102      	bne.n	800ca9a <_close_r+0x1a>
 800ca94:	682b      	ldr	r3, [r5, #0]
 800ca96:	b103      	cbz	r3, 800ca9a <_close_r+0x1a>
 800ca98:	6023      	str	r3, [r4, #0]
 800ca9a:	bd38      	pop	{r3, r4, r5, pc}
 800ca9c:	2000209c 	.word	0x2000209c

0800caa0 <_fstat_r>:
 800caa0:	b538      	push	{r3, r4, r5, lr}
 800caa2:	4d07      	ldr	r5, [pc, #28]	; (800cac0 <_fstat_r+0x20>)
 800caa4:	2300      	movs	r3, #0
 800caa6:	4604      	mov	r4, r0
 800caa8:	4608      	mov	r0, r1
 800caaa:	4611      	mov	r1, r2
 800caac:	602b      	str	r3, [r5, #0]
 800caae:	f7f4 ff40 	bl	8001932 <_fstat>
 800cab2:	1c43      	adds	r3, r0, #1
 800cab4:	d102      	bne.n	800cabc <_fstat_r+0x1c>
 800cab6:	682b      	ldr	r3, [r5, #0]
 800cab8:	b103      	cbz	r3, 800cabc <_fstat_r+0x1c>
 800caba:	6023      	str	r3, [r4, #0]
 800cabc:	bd38      	pop	{r3, r4, r5, pc}
 800cabe:	bf00      	nop
 800cac0:	2000209c 	.word	0x2000209c

0800cac4 <_isatty_r>:
 800cac4:	b538      	push	{r3, r4, r5, lr}
 800cac6:	4d06      	ldr	r5, [pc, #24]	; (800cae0 <_isatty_r+0x1c>)
 800cac8:	2300      	movs	r3, #0
 800caca:	4604      	mov	r4, r0
 800cacc:	4608      	mov	r0, r1
 800cace:	602b      	str	r3, [r5, #0]
 800cad0:	f7f4 ff3f 	bl	8001952 <_isatty>
 800cad4:	1c43      	adds	r3, r0, #1
 800cad6:	d102      	bne.n	800cade <_isatty_r+0x1a>
 800cad8:	682b      	ldr	r3, [r5, #0]
 800cada:	b103      	cbz	r3, 800cade <_isatty_r+0x1a>
 800cadc:	6023      	str	r3, [r4, #0]
 800cade:	bd38      	pop	{r3, r4, r5, pc}
 800cae0:	2000209c 	.word	0x2000209c

0800cae4 <_lseek_r>:
 800cae4:	b538      	push	{r3, r4, r5, lr}
 800cae6:	4d07      	ldr	r5, [pc, #28]	; (800cb04 <_lseek_r+0x20>)
 800cae8:	4604      	mov	r4, r0
 800caea:	4608      	mov	r0, r1
 800caec:	4611      	mov	r1, r2
 800caee:	2200      	movs	r2, #0
 800caf0:	602a      	str	r2, [r5, #0]
 800caf2:	461a      	mov	r2, r3
 800caf4:	f7f4 ff38 	bl	8001968 <_lseek>
 800caf8:	1c43      	adds	r3, r0, #1
 800cafa:	d102      	bne.n	800cb02 <_lseek_r+0x1e>
 800cafc:	682b      	ldr	r3, [r5, #0]
 800cafe:	b103      	cbz	r3, 800cb02 <_lseek_r+0x1e>
 800cb00:	6023      	str	r3, [r4, #0]
 800cb02:	bd38      	pop	{r3, r4, r5, pc}
 800cb04:	2000209c 	.word	0x2000209c

0800cb08 <_read_r>:
 800cb08:	b538      	push	{r3, r4, r5, lr}
 800cb0a:	4d07      	ldr	r5, [pc, #28]	; (800cb28 <_read_r+0x20>)
 800cb0c:	4604      	mov	r4, r0
 800cb0e:	4608      	mov	r0, r1
 800cb10:	4611      	mov	r1, r2
 800cb12:	2200      	movs	r2, #0
 800cb14:	602a      	str	r2, [r5, #0]
 800cb16:	461a      	mov	r2, r3
 800cb18:	f7f4 fec6 	bl	80018a8 <_read>
 800cb1c:	1c43      	adds	r3, r0, #1
 800cb1e:	d102      	bne.n	800cb26 <_read_r+0x1e>
 800cb20:	682b      	ldr	r3, [r5, #0]
 800cb22:	b103      	cbz	r3, 800cb26 <_read_r+0x1e>
 800cb24:	6023      	str	r3, [r4, #0]
 800cb26:	bd38      	pop	{r3, r4, r5, pc}
 800cb28:	2000209c 	.word	0x2000209c

0800cb2c <_init>:
 800cb2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb2e:	bf00      	nop
 800cb30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb32:	bc08      	pop	{r3}
 800cb34:	469e      	mov	lr, r3
 800cb36:	4770      	bx	lr

0800cb38 <_fini>:
 800cb38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb3a:	bf00      	nop
 800cb3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb3e:	bc08      	pop	{r3}
 800cb40:	469e      	mov	lr, r3
 800cb42:	4770      	bx	lr
