--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk_pin
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RX_pin      |    3.342(R)|   -1.221(R)|Clk_pin_BUFGP     |   0.000|
Rst_pin     |    3.329(R)|   -0.486(R)|Clk_pin_BUFGP     |   0.000|
leds_pin<0> |    1.465(R)|   -0.464(R)|Clk_pin_BUFGP     |   0.000|
leds_pin<1> |    1.156(R)|   -0.201(R)|Clk_pin_BUFGP     |   0.000|
leds_pin<2> |    1.578(R)|   -0.545(R)|Clk_pin_BUFGP     |   0.000|
leds_pin<3> |    1.561(R)|   -0.525(R)|Clk_pin_BUFGP     |   0.000|
leds_pin<4> |    1.662(R)|   -0.666(R)|Clk_pin_BUFGP     |   0.000|
leds_pin<5> |    1.285(R)|   -0.333(R)|Clk_pin_BUFGP     |   0.000|
leds_pin<6> |    0.883(R)|    0.001(R)|Clk_pin_BUFGP     |   0.000|
leds_pin<7> |    1.262(R)|   -0.299(R)|Clk_pin_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk_pin to Pad
------------------------------+------------+------------------+--------+
                              | clk (edge) |                  | Clock  |
Destination                   |   to PAD   |Internal Clock(s) | Phase  |
------------------------------+------------+------------------+--------+
TX_pin                        |    6.523(R)|Clk_pin_BUFGP     |   0.000|
lcd_pantalla_0_e_pin          |   10.171(R)|Clk_pin_BUFGP     |   0.000|
lcd_pantalla_0_lcd_data_pin<0>|    9.739(R)|Clk_pin_BUFGP     |   0.000|
lcd_pantalla_0_lcd_data_pin<1>|    9.462(R)|Clk_pin_BUFGP     |   0.000|
lcd_pantalla_0_lcd_data_pin<2>|   11.285(R)|Clk_pin_BUFGP     |   0.000|
lcd_pantalla_0_lcd_data_pin<3>|   11.975(R)|Clk_pin_BUFGP     |   0.000|
lcd_pantalla_0_lcd_data_pin<4>|   10.168(R)|Clk_pin_BUFGP     |   0.000|
lcd_pantalla_0_lcd_data_pin<5>|    8.608(R)|Clk_pin_BUFGP     |   0.000|
lcd_pantalla_0_lcd_data_pin<6>|    8.902(R)|Clk_pin_BUFGP     |   0.000|
lcd_pantalla_0_lcd_data_pin<7>|    8.796(R)|Clk_pin_BUFGP     |   0.000|
lcd_pantalla_0_rs_pin         |    8.090(R)|Clk_pin_BUFGP     |   0.000|
lcd_pantalla_0_rw_pin         |    8.181(R)|Clk_pin_BUFGP     |   0.000|
leds_pin<0>                   |    9.570(R)|Clk_pin_BUFGP     |   0.000|
leds_pin<1>                   |    9.350(R)|Clk_pin_BUFGP     |   0.000|
leds_pin<2>                   |    9.364(R)|Clk_pin_BUFGP     |   0.000|
leds_pin<3>                   |   10.946(R)|Clk_pin_BUFGP     |   0.000|
leds_pin<4>                   |    9.606(R)|Clk_pin_BUFGP     |   0.000|
leds_pin<5>                   |    9.313(R)|Clk_pin_BUFGP     |   0.000|
leds_pin<6>                   |    9.421(R)|Clk_pin_BUFGP     |   0.000|
leds_pin<7>                   |    9.672(R)|Clk_pin_BUFGP     |   0.000|
------------------------------+------------+------------------+--------+

Clock to Setup on destination clock Clk_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_pin        |   10.972|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Feb 17 21:29:08 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4544 MB



