$date
	Tue Jul 08 18:08:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_control_signals $end
$var wire 3 ! ULA [2:0] $end
$var wire 1 " Store_Size $end
$var wire 3 # Shift [2:0] $end
$var wire 1 $ Reg_WR $end
$var wire 1 % PCWrite $end
$var wire 2 & Mux_WR_Registers [1:0] $end
$var wire 3 ' Mux_WD_Registers [2:0] $end
$var wire 1 ( Mux_WD_Memory $end
$var wire 2 ) Mux_PC [1:0] $end
$var wire 1 * Mux_N $end
$var wire 1 + Mux_Low $end
$var wire 1 , Mux_High $end
$var wire 1 - Mux_Extend $end
$var wire 1 . Mux_Entrada $end
$var wire 1 / Mux_B $end
$var wire 3 0 Mux_Address [2:0] $end
$var wire 2 1 Mux_ALU2 [1:0] $end
$var wire 2 2 Mux_ALU1 [1:0] $end
$var wire 2 3 Mux_A [1:0] $end
$var wire 1 4 MultInit $end
$var wire 1 5 Memory_WR $end
$var wire 1 6 MDR_Load $end
$var wire 1 7 Low_Load $end
$var wire 2 8 Load_Size [1:0] $end
$var wire 1 9 IsBNE $end
$var wire 1 : IsBEQ $end
$var wire 1 ; IR_Load $end
$var wire 1 < High_Load $end
$var wire 1 = EPC_Load $end
$var wire 1 > DivInit $end
$var wire 1 ? B_Load $end
$var wire 1 @ Adress_RG_Load $end
$var wire 1 A A_Load $end
$var wire 1 B ALUOut_Load $end
$var reg 1 C DivStop $end
$var reg 1 D DivZero $end
$var reg 16 E IMMEDIATE [15:0] $end
$var reg 1 F MultStop $end
$var reg 6 G Opcode [5:0] $end
$var reg 1 H Overflow $end
$var reg 1 I Reset_In $end
$var reg 1 J Zero_Div $end
$var reg 1 K clk $end
$scope module uut $end
$var wire 1 C DivStop $end
$var wire 1 D DivZero $end
$var wire 16 L IMMEDIATE [15:0] $end
$var wire 1 F MultStop $end
$var wire 6 M Opcode [5:0] $end
$var wire 1 H Overflow $end
$var wire 1 I Reset_In $end
$var wire 1 J Zero_Div $end
$var wire 1 K clk $end
$var wire 6 N Funct [5:0] $end
$var parameter 6 O Funct_Add $end
$var parameter 6 P Funct_And $end
$var parameter 6 Q Funct_Div $end
$var parameter 6 R Funct_Jr $end
$var parameter 6 S Funct_Mfhi $end
$var parameter 6 T Funct_Mflo $end
$var parameter 6 U Funct_Mult $end
$var parameter 6 V Funct_Sll $end
$var parameter 6 W Funct_Slt $end
$var parameter 6 X Funct_Sra $end
$var parameter 6 Y Funct_Sub $end
$var parameter 6 Z Funct_Xchg $end
$var parameter 6 [ Op_Addi $end
$var parameter 6 \ Op_Beq $end
$var parameter 6 ] Op_Bne $end
$var parameter 6 ^ Op_J $end
$var parameter 6 _ Op_Jal $end
$var parameter 6 ` Op_Lb $end
$var parameter 6 a Op_Lui $end
$var parameter 6 b Op_Lw $end
$var parameter 6 c Op_Sb $end
$var parameter 6 d Op_Sllm $end
$var parameter 6 e Op_Sw $end
$var parameter 6 f Op_Type_r $end
$var parameter 6 g State_Add $end
$var parameter 6 h State_Addi $end
$var parameter 6 i State_And $end
$var parameter 6 j State_Beq $end
$var parameter 6 k State_Bne $end
$var parameter 6 l State_Decode $end
$var parameter 6 m State_Div $end
$var parameter 6 n State_Div0 $end
$var parameter 6 o State_Fetch $end
$var parameter 6 p State_J $end
$var parameter 6 q State_Jal $end
$var parameter 6 r State_Jr $end
$var parameter 6 s State_Lb $end
$var parameter 6 t State_Lui $end
$var parameter 6 u State_Lw $end
$var parameter 6 v State_Mfhi $end
$var parameter 6 w State_Mflo $end
$var parameter 6 x State_Mult $end
$var parameter 6 y State_Opcode404 $end
$var parameter 6 z State_Overflow $end
$var parameter 6 { State_Reset $end
$var parameter 6 | State_Sb $end
$var parameter 6 } State_Sll $end
$var parameter 6 ~ State_Sllm $end
$var parameter 6 !" State_Slt $end
$var parameter 6 "" State_Sra $end
$var parameter 6 #" State_Sub $end
$var parameter 6 $" State_Sw $end
$var parameter 6 %" State_Xchg $end
$var reg 1 B ALUOut_Load $end
$var reg 1 A A_Load $end
$var reg 1 @ Adress_RG_Load $end
$var reg 1 ? B_Load $end
$var reg 1 > DivInit $end
$var reg 1 = EPC_Load $end
$var reg 1 < High_Load $end
$var reg 1 ; IR_Load $end
$var reg 1 : IsBEQ $end
$var reg 1 9 IsBNE $end
$var reg 2 &" Load_Size [1:0] $end
$var reg 1 7 Low_Load $end
$var reg 1 6 MDR_Load $end
$var reg 1 5 Memory_WR $end
$var reg 1 4 MultInit $end
$var reg 2 '" Mux_A [1:0] $end
$var reg 2 (" Mux_ALU1 [1:0] $end
$var reg 2 )" Mux_ALU2 [1:0] $end
$var reg 3 *" Mux_Address [2:0] $end
$var reg 1 / Mux_B $end
$var reg 1 . Mux_Entrada $end
$var reg 1 - Mux_Extend $end
$var reg 1 , Mux_High $end
$var reg 1 + Mux_Low $end
$var reg 1 * Mux_N $end
$var reg 2 +" Mux_PC [1:0] $end
$var reg 1 ( Mux_WD_Memory $end
$var reg 3 ," Mux_WD_Registers [2:0] $end
$var reg 2 -" Mux_WR_Registers [1:0] $end
$var reg 1 % PCWrite $end
$var reg 1 $ Reg_WR $end
$var reg 3 ." Shift [2:0] $end
$var reg 1 " Store_Size $end
$var reg 3 /" ULA [2:0] $end
$var reg 5 0" counter [4:0] $end
$var reg 6 1" states [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10010 %"
b11011 $"
b10001 #"
b1111 ""
b1110 !"
b10110 ~
b1101 }
b11010 |
b0 {
b11 z
b100 y
b1001 x
b1100 w
b1011 v
b11001 u
b11000 t
b10111 s
b1010 r
b11111 q
b11110 p
b1 o
b101 n
b1000 m
b10 l
b10101 k
b10100 j
b111 i
b10011 h
b110 g
b0 f
b101011 e
b1001 d
b101000 c
b100011 b
b1111 a
b100000 `
b11 _
b10 ^
b101 ]
b100 \
b1000 [
b101 Z
b100010 Y
b11 X
b101010 W
b0 V
b11000 U
b10010 T
b10000 S
b1000 R
b11010 Q
b100100 P
b100000 O
$end
#0
$dumpvars
b0 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx N
bx M
bx L
0K
0J
1I
0H
bx G
0F
bx E
0D
0C
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
bx 8
x7
x6
x5
x4
bx 3
bx 2
bx 1
bx 0
x/
x.
x-
x,
x+
x*
bx )
x(
bx '
bx &
x%
x$
bx #
x"
bx !
$end
#5
b0 0"
b1 1"
0>
04
b0 8
b0 &"
0"
b0 0
b0 *"
b0 )
b0 +"
b0 1
b0 )"
b0 2
b0 ("
b0 3
b0 '"
0*
0.
0/
0-
0+
0,
0(
b0 #
b0 ."
b0 !
b0 /"
09
0:
0%
1$
05
0B
0?
0A
07
0<
0;
06
0=
0@
b0 '
b0 ,"
b1 &
b1 -"
1K
#10
b100000 N
0K
b1000000100000 E
b1000000100000 L
b0 G
b0 M
0I
#15
b1 0"
0$
1B
1@
b1 !
b1 /"
b1 1
b1 )"
1K
#20
0K
#25
b10 0"
1K
#30
0K
#35
b11 0"
1K
#40
0K
#45
b0 0"
b10 1"
1%
0B
1;
0@
b10 )
b10 +"
1K
#50
0K
#55
b1 0"
0%
1B
0;
b11 1
b11 )"
1-
1K
#60
0K
1I
#65
b0 0"
b1 1"
b0 )
b0 +"
b0 1
b0 )"
0-
b0 !
b0 /"
1$
0B
1K
#70
b100100 N
0K
b1000000100100 E
b1000000100100 L
0I
#75
b1 0"
0$
1B
1@
b1 !
b1 /"
b1 1
b1 )"
1K
#80
0K
#85
b10 0"
1K
#90
0K
#95
b11 0"
1K
#100
0K
#105
b0 0"
b10 1"
1%
0B
1;
0@
b10 )
b10 +"
1K
#110
0K
#115
b1 0"
0%
1B
0;
b11 1
b11 )"
1-
1K
#120
0K
1I
#125
b0 0"
b1 1"
b0 )
b0 +"
b0 1
b0 )"
0-
b0 !
b0 /"
1$
0B
1K
#130
b100010 N
0K
b1000000100010 E
b1000000100010 L
0I
#135
b1 0"
0$
1B
1@
b1 !
b1 /"
b1 1
b1 )"
1K
#140
0K
#145
b10 0"
1K
#150
0K
#155
b11 0"
1K
#160
0K
#165
b0 0"
b10 1"
1%
0B
1;
0@
b10 )
b10 +"
1K
#170
0K
#175
b1 0"
0%
1B
0;
b11 1
b11 )"
1-
1K
#180
0K
1I
#185
b0 0"
b1 1"
b0 )
b0 +"
b0 1
b0 )"
0-
b0 !
b0 /"
1$
0B
1K
#190
b101 N
0K
b1000000000101 E
b1000000000101 L
0I
#195
b1 0"
0$
1B
1@
b1 !
b1 /"
b1 1
b1 )"
1K
#200
0K
#205
b10 0"
1K
#210
0K
#215
b11 0"
1K
#220
0K
#225
b0 0"
b10 1"
1%
0B
1;
0@
b10 )
b10 +"
1K
#230
0K
#235
b1 0"
0%
1B
0;
b11 1
b11 )"
1-
1K
#240
0K
1I
#245
b0 0"
b1 1"
b0 )
b0 +"
b0 1
b0 )"
0-
b0 !
b0 /"
1$
0B
1K
#250
0K
b101 E
b101 L
b1000 G
b1000 M
0I
#255
b1 0"
0$
1B
1@
b1 !
b1 /"
b1 1
b1 )"
1K
#260
0K
#265
b10 0"
1K
#270
0K
#275
b11 0"
1K
#280
0K
#285
b0 0"
b10 1"
1%
0B
1;
0@
b10 )
b10 +"
1K
#290
0K
#295
b1 0"
0%
1B
0;
b11 1
b11 )"
1-
1K
#300
0K
1I
#305
b0 0"
b1 1"
b0 )
b0 +"
b0 1
b0 )"
0-
b0 !
b0 /"
1$
0B
1K
#310
b10 N
0K
1J
b10 E
b10 L
b100 G
b100 M
0I
#315
b1 0"
0$
1B
1@
b1 !
b1 /"
b1 1
b1 )"
1K
#320
0K
#325
b10 0"
1K
#330
0K
#335
b11 0"
1K
#340
0K
#345
b0 0"
b10 1"
1%
0B
1;
0@
b10 )
b10 +"
1K
#350
0K
#355
b1 0"
0%
1B
0;
b11 1
b11 )"
1-
1K
#360
0K
0J
1I
#365
b0 0"
b1 1"
b0 )
b0 +"
b0 1
b0 )"
0-
b0 !
b0 /"
1$
0B
1K
#370
0K
b101 G
b101 M
0I
#375
b1 0"
0$
1B
1@
b1 !
b1 /"
b1 1
b1 )"
1K
#380
0K
#385
b10 0"
1K
#390
0K
#395
b11 0"
1K
#400
0K
#405
b0 0"
b10 1"
1%
0B
1;
0@
b10 )
b10 +"
1K
#410
0K
#415
b1 0"
0%
1B
0;
b11 1
b11 )"
1-
1K
#420
0K
1I
#425
b0 0"
b1 1"
b0 )
b0 +"
b0 1
b0 )"
0-
b0 !
b0 /"
1$
0B
1K
#430
b100 N
0K
b100 E
b100 L
b100011 G
b100011 M
0I
#435
b1 0"
0$
1B
1@
b1 !
b1 /"
b1 1
b1 )"
1K
#440
0K
#445
b10 0"
1K
#450
0K
#455
b11 0"
1K
#460
0K
#465
b0 0"
b10 1"
1%
0B
1;
0@
b10 )
b10 +"
1K
#470
0K
#475
b1 0"
0%
1B
0;
b11 1
b11 )"
1-
1K
#480
0K
1I
#485
b0 0"
b1 1"
b0 )
b0 +"
b0 1
b0 )"
0-
b0 !
b0 /"
1$
0B
1K
#490
0K
b101011 G
b101011 M
0I
#495
b1 0"
0$
1B
1@
b1 !
b1 /"
b1 1
b1 )"
1K
#500
0K
#505
b10 0"
1K
#510
0K
#515
b11 0"
1K
#520
0K
#525
b0 0"
b10 1"
1%
0B
1;
0@
b10 )
b10 +"
1K
#530
0K
#535
b1 0"
0%
1B
0;
b11 1
b11 )"
1-
1K
#540
0K
1I
#545
b0 0"
b1 1"
b0 )
b0 +"
b0 1
b0 )"
0-
b0 !
b0 /"
1$
0B
1K
#550
b0 N
0K
b1000000000000 E
b1000000000000 L
b10 G
b10 M
0I
#555
b1 0"
0$
1B
1@
b1 !
b1 /"
b1 1
b1 )"
1K
#560
0K
#565
b10 0"
1K
#570
0K
#575
b11 0"
1K
#580
0K
#585
b0 0"
b10 1"
1%
0B
1;
0@
b10 )
b10 +"
1K
#590
0K
#595
b1 0"
0%
1B
0;
b11 1
b11 )"
1-
1K
#600
0K
1I
#605
b0 0"
b1 1"
b0 )
b0 +"
b0 1
b0 )"
0-
b0 !
b0 /"
1$
0B
1K
#610
0K
b10000000000000 E
b10000000000000 L
b11 G
b11 M
0I
#615
b1 0"
0$
1B
1@
b1 !
b1 /"
b1 1
b1 )"
1K
#620
0K
#625
b10 0"
1K
#630
0K
#635
b11 0"
1K
#640
0K
#645
b0 0"
b10 1"
1%
0B
1;
0@
b10 )
b10 +"
1K
#650
0K
#655
b1 0"
0%
1B
0;
b11 1
b11 )"
1-
1K
#660
0K
1I
#665
b0 0"
b1 1"
b0 )
b0 +"
b0 1
b0 )"
0-
b0 !
b0 /"
1$
0B
1K
#670
b100 N
0K
b100 E
b100 L
b1001 G
b1001 M
0I
#675
b1 0"
0$
1B
1@
b1 !
b1 /"
b1 1
b1 )"
1K
#680
0K
#685
b10 0"
1K
#690
0K
#695
b11 0"
1K
#700
0K
#705
b0 0"
b10 1"
1%
0B
1;
0@
b10 )
b10 +"
1K
#710
0K
#715
b1 0"
0%
1B
0;
b11 1
b11 )"
1-
1K
#720
0K
